#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Wed Nov 22 16:38:04 2017
# Process ID: 11636
# Current directory: D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.runs/synth_1
# Command line: vivado.exe -log TOP_CPU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_CPU.tcl
# Log file: D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.runs/synth_1/TOP_CPU.vds
# Journal file: D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP_CPU.tcl -notrace
Command: synth_design -top TOP_CPU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2560 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 334.320 ; gain = 101.930
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_CPU' [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/TOP_CPU.v:3]
INFO: [Synth 8-638] synthesizing module 'Button_In' [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/Button_In.v:3]
INFO: [Synth 8-638] synthesizing module 'CLKDIV_40' [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/CLKDIV_40.v:3]
INFO: [Synth 8-256] done synthesizing module 'CLKDIV_40' (1#1) [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/CLKDIV_40.v:3]
INFO: [Synth 8-638] synthesizing module 'AvoidShake' [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/AvoidShake.v:3]
INFO: [Synth 8-256] done synthesizing module 'AvoidShake' (2#1) [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/AvoidShake.v:3]
INFO: [Synth 8-256] done synthesizing module 'Button_In' (3#1) [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/Button_In.v:3]
INFO: [Synth 8-638] synthesizing module 'single_cycle_CPU' [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/single_cycle_CPU.v:3]
INFO: [Synth 8-638] synthesizing module 'PC' [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/PC.v:3]
INFO: [Synth 8-256] done synthesizing module 'PC' (4#1) [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/PC.v:3]
INFO: [Synth 8-638] synthesizing module 'PC_add_4' [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/PC_add_4.v:3]
INFO: [Synth 8-256] done synthesizing module 'PC_add_4' (5#1) [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/PC_add_4.v:3]
INFO: [Synth 8-638] synthesizing module 'PC4_add_imm' [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/PC4_add_imm.v:3]
INFO: [Synth 8-256] done synthesizing module 'PC4_add_imm' (6#1) [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/PC4_add_imm.v:3]
INFO: [Synth 8-638] synthesizing module 'Ins_Mem' [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/Ins_Mem.v:3]
INFO: [Synth 8-3876] $readmem data file 'D:/vivado/single_cycle_CPU/rom_data.txt' is read successfully [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/Ins_Mem.v:10]
INFO: [Synth 8-256] done synthesizing module 'Ins_Mem' (7#1) [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/Ins_Mem.v:3]
INFO: [Synth 8-638] synthesizing module 'Jump_Address' [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/Jump_Address.v:3]
INFO: [Synth 8-256] done synthesizing module 'Jump_Address' (8#1) [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/Jump_Address.v:3]
INFO: [Synth 8-638] synthesizing module 'MUX4to1_PCSrc' [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/MUX4to1_PCSrc.v:3]
INFO: [Synth 8-256] done synthesizing module 'MUX4to1_PCSrc' (9#1) [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/MUX4to1_PCSrc.v:3]
INFO: [Synth 8-638] synthesizing module 'Control_Unit' [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/Control_Unit.v:3]
INFO: [Synth 8-256] done synthesizing module 'Control_Unit' (10#1) [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/Control_Unit.v:3]
INFO: [Synth 8-638] synthesizing module 'MUX5_RegDst' [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/MUX5.v:3]
INFO: [Synth 8-256] done synthesizing module 'MUX5_RegDst' (11#1) [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/MUX5.v:3]
INFO: [Synth 8-638] synthesizing module 'RegFile' [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/RegFile.v:3]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/RegFile.v:21]
INFO: [Synth 8-256] done synthesizing module 'RegFile' (12#1) [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/RegFile.v:3]
INFO: [Synth 8-638] synthesizing module 'sign_zero_extend' [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/sign_zero_extend.v:3]
INFO: [Synth 8-256] done synthesizing module 'sign_zero_extend' (13#1) [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/sign_zero_extend.v:3]
INFO: [Synth 8-638] synthesizing module 'MUX32_ALUSrcA' [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/MUX32_ALUSrcA.v:3]
INFO: [Synth 8-256] done synthesizing module 'MUX32_ALUSrcA' (14#1) [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/MUX32_ALUSrcA.v:3]
INFO: [Synth 8-638] synthesizing module 'MUX32_ALUSrcB' [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/MUX32_ALUSrcB.v:3]
INFO: [Synth 8-256] done synthesizing module 'MUX32_ALUSrcB' (15#1) [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/MUX32_ALUSrcB.v:3]
INFO: [Synth 8-638] synthesizing module 'ALU32' [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/ALU32.v:3]
INFO: [Synth 8-256] done synthesizing module 'ALU32' (16#1) [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/ALU32.v:3]
INFO: [Synth 8-638] synthesizing module 'Data_Mem' [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/Data_Mem.v:3]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "ram_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'Data_Mem' (17#1) [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/Data_Mem.v:3]
INFO: [Synth 8-638] synthesizing module 'MUX32_DBDataSrc' [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/MUX32_DBDataSrc.v:3]
INFO: [Synth 8-256] done synthesizing module 'MUX32_DBDataSrc' (18#1) [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/MUX32_DBDataSrc.v:3]
INFO: [Synth 8-256] done synthesizing module 'single_cycle_CPU' (19#1) [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/single_cycle_CPU.v:3]
INFO: [Synth 8-638] synthesizing module 'CLKDIV' [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/CLKDIV.v:3]
INFO: [Synth 8-256] done synthesizing module 'CLKDIV' (20#1) [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/CLKDIV.v:3]
INFO: [Synth 8-638] synthesizing module 'Display' [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/Display.v:3]
WARNING: [Synth 8-567] referenced signal 'curPC' should be on the sensitivity list [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/Display.v:11]
WARNING: [Synth 8-567] referenced signal 'nextPC' should be on the sensitivity list [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/Display.v:11]
WARNING: [Synth 8-567] referenced signal 'RSaddr' should be on the sensitivity list [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/Display.v:11]
WARNING: [Synth 8-567] referenced signal 'RSdata' should be on the sensitivity list [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/Display.v:11]
WARNING: [Synth 8-567] referenced signal 'RTaddr' should be on the sensitivity list [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/Display.v:11]
WARNING: [Synth 8-567] referenced signal 'RTdata' should be on the sensitivity list [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/Display.v:11]
WARNING: [Synth 8-567] referenced signal 'ALUresult' should be on the sensitivity list [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/Display.v:11]
WARNING: [Synth 8-567] referenced signal 'dbdata' should be on the sensitivity list [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/Display.v:11]
INFO: [Synth 8-638] synthesizing module 'SegLED' [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/SegLED.v:3]
INFO: [Synth 8-256] done synthesizing module 'SegLED' (21#1) [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/SegLED.v:3]
INFO: [Synth 8-256] done synthesizing module 'Display' (22#1) [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/Display.v:3]
INFO: [Synth 8-256] done synthesizing module 'TOP_CPU' (23#1) [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/TOP_CPU.v:3]
WARNING: [Synth 8-3331] design RegFile has unconnected port RST
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port RW
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 390.180 ; gain = 157.789
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 390.180 ; gain = 157.789
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/constrs_1/imports/new/port.xdc]
Finished Parsing XDC File [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/constrs_1/imports/new/port.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/constrs_1/imports/new/port.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_CPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_CPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 725.113 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 725.113 ; gain = 492.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 725.113 ; gain = 492.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 725.113 ; gain = 492.723
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element tmp_reg was removed.  [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/CLKDIV_40.v:10]
INFO: [Synth 8-5546] ROM "PCWre0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ExtSel0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DBDataSrc0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "WR0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RD0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUSrcA0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element q_reg was removed.  [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/CLKDIV.v:8]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 725.113 ; gain = 492.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---RAMs : 
	              992 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 35    
	   2 Input      8 Bit        Muxes := 57    
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 10    
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 56    
	   5 Input      1 Bit        Muxes := 46    
	   4 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CLKDIV_40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AvoidShake 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module PC_add_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module PC4_add_imm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module Ins_Mem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
Module MUX4to1_PCSrc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Control_Unit 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 9     
Module MUX5_RegDst 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module RegFile 
Detailed RTL Component Info : 
+---RAMs : 
	              992 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module sign_zero_extend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module MUX32_ALUSrcA 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MUX32_ALUSrcB 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Data_Mem 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 35    
	   2 Input      8 Bit        Muxes := 57    
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 55    
	   5 Input      1 Bit        Muxes := 46    
	   4 Input      1 Bit        Muxes := 15    
Module MUX32_DBDataSrc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SegLED 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module Display 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element clkdiv_40/tmp_reg was removed.  [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/CLKDIV_40.v:10]
WARNING: [Synth 8-6014] Unused sequential element clkdiv_40/tmp_reg was removed.  [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/CLKDIV_40.v:10]
WARNING: [Synth 8-6014] Unused sequential element clkdiv_40/tmp_reg was removed.  [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/CLKDIV_40.v:10]
WARNING: [Synth 8-6014] Unused sequential element clkdiv_40/tmp_reg was removed.  [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/CLKDIV_40.v:10]
INFO: [Synth 8-5545] ROM "alu32/zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element clkdiv/q_reg was removed.  [D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/CLKDIV.v:8]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port address[31]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port address[30]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port address[29]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port address[28]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port address[27]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port address[26]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port address[25]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port address[24]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port address[23]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port address[22]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port address[21]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port address[20]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port address[19]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port address[18]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port address[17]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port address[16]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port address[15]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port address[14]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port address[13]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port address[12]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port address[11]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port address[10]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port address[9]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port address[8]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port address[7]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port address[6]
WARNING: [Synth 8-3331] design single_cycle_CPU has unconnected port RST
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\singlecyclecpu/curPC/PCout_reg_rep[0] )
WARNING: [Synth 8-3332] Sequential element (button_in_RST/clkdiv_40/tmp_reg[0]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/clkdiv_40/tmp_reg[1]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/clkdiv_40/tmp_reg[2]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/clkdiv_40/tmp_reg[3]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/clkdiv_40/tmp_reg[4]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/clkdiv_40/tmp_reg[5]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/clkdiv_40/tmp_reg[6]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/clkdiv_40/tmp_reg[7]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/clkdiv_40/tmp_reg[8]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/clkdiv_40/tmp_reg[9]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/clkdiv_40/tmp_reg[10]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/clkdiv_40/tmp_reg[11]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/clkdiv_40/tmp_reg[12]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/clkdiv_40/tmp_reg[13]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/clkdiv_40/tmp_reg[14]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/clkdiv_40/tmp_reg[15]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/clkdiv_40/tmp_reg[16]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/clkdiv_40/tmp_reg[17]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/clkdiv_40/tmp_reg[18]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/clkdiv_40/tmp_reg[19]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/clkdiv_40/tmp_reg[20]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/clkdiv_40/tmp_reg[21]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/clkdiv_40/tmp_reg[22]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/clkdiv_40/tmp_reg[23]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/clkdiv_40/tmp_reg[24]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/clkdiv_40/tmp_reg[25]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/clkdiv_40/tmp_reg[26]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/clkdiv_40/tmp_reg[27]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/clkdiv_40/tmp_reg[28]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/clkdiv_40/tmp_reg[29]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/clkdiv_40/tmp_reg[30]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/clkdiv_40/tmp_reg[31]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/clkdiv_40/tmp_reg[32]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/clkdiv_40/tmp_reg[33]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/clkdiv_40/tmp_reg[34]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/clkdiv_40/tmp_reg[35]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/clkdiv_40/tmp_reg[36]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/clkdiv_40/tmp_reg[37]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/clkdiv_40/tmp_reg[38]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/clkdiv_40/tmp_reg[39]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/clkdiv_40/tmp_reg[40]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/clkdiv_40/tmp_clk_reg) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/nolabel_line13/tmp_in_reg[0]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/nolabel_line13/tmp_in_reg[1]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (button_in_RST/nolabel_line13/tmp_in_reg[2]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg_rep[31]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg_rep[30]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg_rep[29]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg_rep[28]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg_rep[27]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg_rep[26]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg_rep[25]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg_rep[24]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg_rep[23]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg_rep[22]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg_rep[21]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg_rep[20]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg_rep[19]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg_rep[18]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg_rep[17]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg_rep[16]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg_rep[15]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg_rep[14]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg_rep[13]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg_rep[12]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg_rep[11]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg_rep[10]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg_rep[9]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg_rep[8]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg_rep[7]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg_rep[0]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg[31]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg[30]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg[29]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg[28]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg[27]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg[26]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg[25]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg[24]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg[23]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg[22]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg[21]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg[20]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg[19]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg[18]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg[17]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg[16]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg[15]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg[14]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg[13]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg[12]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg[11]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg[10]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg[9]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg[8]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (singlecyclecpu/curPC/PCout_reg[0]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (clkdiv/q_reg[18]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (clkdiv/q_reg[19]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (clkdiv/q_reg[20]) is unused and will be removed from module TOP_CPU.
WARNING: [Synth 8-3332] Sequential element (clkdiv/q_reg[21]) is unused and will be removed from module TOP_CPU.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 725.113 ; gain = 492.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------+------------+---------------+----------------+
|Module Name      | RTL Object | Depth x Width | Implemented As | 
+-----------------+------------+---------------+----------------+
|Ins_Mem          | p_0_out    | 128x8         | LUT            | 
|Ins_Mem          | p_0_out    | 128x8         | LUT            | 
|Ins_Mem          | p_0_out    | 128x8         | LUT            | 
|Ins_Mem          | p_0_out    | 128x8         | LUT            | 
|single_cycle_CPU | p_0_out    | 128x8         | LUT            | 
|single_cycle_CPU | p_0_out    | 128x8         | LUT            | 
|single_cycle_CPU | p_0_out    | 128x8         | LUT            | 
|single_cycle_CPU | p_0_out    | 128x8         | LUT            | 
+-----------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                         | Inference | Size (Depth x Width) | Primitives    | 
+------------+------------------------------------+-----------+----------------------+---------------+
|TOP_CPU     | singlecyclecpu/regfile/regFile_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 765.457 ; gain = 533.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 767.195 ; gain = 534.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+------------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                         | Inference | Size (Depth x Width) | Primitives    | 
+------------+------------------------------------+-----------+----------------------+---------------+
|TOP_CPU     | singlecyclecpu/regfile/regFile_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+------------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 844.109 ; gain = 611.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 844.109 ; gain = 611.719
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 844.109 ; gain = 611.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 844.109 ; gain = 611.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 844.109 ; gain = 611.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 844.109 ; gain = 611.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 844.109 ; gain = 611.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    62|
|3     |LUT1   |    14|
|4     |LUT2   |    70|
|5     |LUT3   |   215|
|6     |LUT4   |   107|
|7     |LUT5   |   276|
|8     |LUT6   |  1046|
|9     |MUXF7  |   199|
|10    |RAM32M |    12|
|11    |FDCE   |    15|
|12    |FDRE   |   641|
|13    |IBUF   |     6|
|14    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+-----------------+------+
|      |Instance             |Module           |Cells |
+------+---------------------+-----------------+------+
|1     |top                  |                 |  2676|
|2     |  button_in_CPUclk   |Button_In        |    71|
|3     |    clkdiv_40        |CLKDIV_40_4      |    66|
|4     |    nolabel_line13   |AvoidShake_5     |     5|
|5     |  button_in_LEDreset |Button_In_0      |    74|
|6     |    clkdiv_40        |CLKDIV_40_2      |    66|
|7     |    nolabel_line13   |AvoidShake_3     |     8|
|8     |  button_in_PCreset  |Button_In_1      |    70|
|9     |    clkdiv_40        |CLKDIV_40        |    66|
|10    |    nolabel_line13   |AvoidShake       |     4|
|11    |  clkdiv             |CLKDIV           |    24|
|12    |  display            |Display          |     6|
|13    |    segled           |SegLED           |     6|
|14    |  singlecyclecpu     |single_cycle_CPU |  2411|
|15    |    alu32            |ALU32            |    44|
|16    |    curPC            |PC               |   973|
|17    |    data_mem         |Data_Mem         |  1307|
|18    |    pc4_add_imm      |PC4_add_imm      |     3|
|19    |    pc_add_4         |PC_add_4         |     2|
|20    |    regfile          |RegFile          |    61|
+------+---------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 844.109 ; gain = 611.719
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 153 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:01:06 . Memory (MB): peak = 844.109 ; gain = 276.785
Synthesis Optimization Complete : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 844.109 ; gain = 611.719
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 279 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 146 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 844.109 ; gain = 616.340
INFO: [Common 17-1381] The checkpoint 'D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.runs/synth_1/TOP_CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_CPU_utilization_synth.rpt -pb TOP_CPU_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 844.109 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 22 16:39:27 2017...
