

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Sun Apr  2 13:35:49 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        DFT_1024_Stream
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
    +---------+---------+----------+----------+--------+--------+----------+
    |   132122|   132122|  1.321 ms|  1.321 ms|  132123|  132123|  dataflow|
    +---------+---------+----------+----------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------+----------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                               |                            |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |            Instance           |           Module           |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +-------------------------------+----------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |Loop_DFT_INIT_LOOP_proc1_U0    |Loop_DFT_INIT_LOOP_proc1    |   132122|   132122|   1.321 ms|   1.321 ms|  132122|  132122|       no|
        |Loop_DFT_OUTPUT_LOOP_proc2_U0  |Loop_DFT_OUTPUT_LOOP_proc2  |     1027|     1027|  10.270 us|  10.270 us|    1027|    1027|       no|
        +-------------------------------+----------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     70|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       32|  160|   15841|  25136|    0|
|Memory           |       64|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    144|    -|
|Register         |        -|    -|      16|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       96|  160|   15857|  25350|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       34|   72|      14|     47|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+-----+-------+-------+-----+
    |            Instance           |           Module           | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +-------------------------------+----------------------------+---------+-----+-------+-------+-----+
    |Loop_DFT_INIT_LOOP_proc1_U0    |Loop_DFT_INIT_LOOP_proc1    |       32|  160|  15785|  24911|    0|
    |Loop_DFT_OUTPUT_LOOP_proc2_U0  |Loop_DFT_OUTPUT_LOOP_proc2  |        0|    0|     20|    185|    0|
    |control_s_axi_U                |control_s_axi               |        0|    0|     36|     40|    0|
    +-------------------------------+----------------------------+---------+-----+-------+-------+-----+
    |Total                          |                            |       32|  160|  15841|  25136|    0|
    +-------------------------------+----------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |       Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |Real_U    |Real_RAM_AUTO_1R1W  |        4|  0|   0|    0|   128|   32|     1|         4096|
    |Real_1_U  |Real_RAM_AUTO_1R1W  |        4|  0|   0|    0|   128|   32|     1|         4096|
    |Real_2_U  |Real_RAM_AUTO_1R1W  |        4|  0|   0|    0|   128|   32|     1|         4096|
    |Real_3_U  |Real_RAM_AUTO_1R1W  |        4|  0|   0|    0|   128|   32|     1|         4096|
    |Real_4_U  |Real_RAM_AUTO_1R1W  |        4|  0|   0|    0|   128|   32|     1|         4096|
    |Real_5_U  |Real_RAM_AUTO_1R1W  |        4|  0|   0|    0|   128|   32|     1|         4096|
    |Real_6_U  |Real_RAM_AUTO_1R1W  |        4|  0|   0|    0|   128|   32|     1|         4096|
    |Real_7_U  |Real_RAM_AUTO_1R1W  |        4|  0|   0|    0|   128|   32|     1|         4096|
    |Imag_U    |Real_RAM_AUTO_1R1W  |        4|  0|   0|    0|   128|   32|     1|         4096|
    |Imag_1_U  |Real_RAM_AUTO_1R1W  |        4|  0|   0|    0|   128|   32|     1|         4096|
    |Imag_2_U  |Real_RAM_AUTO_1R1W  |        4|  0|   0|    0|   128|   32|     1|         4096|
    |Imag_3_U  |Real_RAM_AUTO_1R1W  |        4|  0|   0|    0|   128|   32|     1|         4096|
    |Imag_4_U  |Real_RAM_AUTO_1R1W  |        4|  0|   0|    0|   128|   32|     1|         4096|
    |Imag_5_U  |Real_RAM_AUTO_1R1W  |        4|  0|   0|    0|   128|   32|     1|         4096|
    |Imag_6_U  |Real_RAM_AUTO_1R1W  |        4|  0|   0|    0|   128|   32|     1|         4096|
    |Imag_7_U  |Real_RAM_AUTO_1R1W  |        4|  0|   0|    0|   128|   32|     1|         4096|
    +----------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                    |       64|  0|   0|    0|  2048|  512|    16|        65536|
    +----------+--------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |Loop_DFT_INIT_LOOP_proc1_U0_ap_continue  |       and|   0|  0|   2|           1|           1|
    |Loop_DFT_OUTPUT_LOOP_proc2_U0_ap_start   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Imag                     |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Imag_1                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Imag_2                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Imag_3                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Imag_4                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Imag_5                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Imag_6                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Imag_7                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Real                     |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Real_1                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Real_2                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Real_3                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Real_4                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Real_5                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Real_6                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Real_7                   |       and|   0|  0|   2|           1|           1|
    |ap_idle                                  |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Imag               |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Imag_1             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Imag_2             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Imag_3             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Imag_4             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Imag_5             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Imag_6             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Imag_7             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Real               |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Real_1             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Real_2             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Real_3             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Real_4             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Real_5             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Real_6             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Real_7             |        or|   0|  0|   2|           1|           1|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                    |          |   0|  0|  70|          35|          35|
    +-----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_Imag    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Imag_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Imag_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Imag_3  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Imag_4  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Imag_5  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Imag_6  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Imag_7  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Real    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Real_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Real_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Real_3  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Real_4  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Real_5  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Real_6  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Real_7  |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 144|         32|   16|         32|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_Imag    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Imag_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Imag_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Imag_3  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Imag_4  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Imag_5  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Imag_6  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Imag_7  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Real    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Real_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Real_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Real_3  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Real_4  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Real_5  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Real_6  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Real_7  |  1|   0|    1|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 16|   0|   16|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|   return void|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|   return void|
|s_axi_control_AWADDR   |   in|    4|       s_axi|       control|   return void|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|   return void|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|   return void|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|   return void|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|   return void|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|   return void|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|   return void|
|s_axi_control_ARADDR   |   in|    4|       s_axi|       control|   return void|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|   return void|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|   return void|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|   return void|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|   return void|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|   return void|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|   return void|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|           dft|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|           dft|  return value|
|real_sample_TDATA      |   in|   64|        axis|   real_sample|       pointer|
|real_sample_TVALID     |   in|    1|        axis|   real_sample|       pointer|
|real_sample_TREADY     |  out|    1|        axis|   real_sample|       pointer|
|imag_sample_TDATA      |   in|   64|        axis|   imag_sample|       pointer|
|imag_sample_TVALID     |   in|    1|        axis|   imag_sample|       pointer|
|imag_sample_TREADY     |  out|    1|        axis|   imag_sample|       pointer|
|Real_freq_TDATA        |  out|   64|        axis|     Real_freq|       pointer|
|Real_freq_TVALID       |  out|    1|        axis|     Real_freq|       pointer|
|Real_freq_TREADY       |   in|    1|        axis|     Real_freq|       pointer|
|Imag_freq_TDATA        |  out|   64|        axis|     Imag_freq|       pointer|
|Imag_freq_TVALID       |  out|    1|        axis|     Imag_freq|       pointer|
|Imag_freq_TREADY       |   in|    1|        axis|     Imag_freq|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

