{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus II " "Info: Running Quartus II Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 26 16:43:10 2014 " "Info: Processing started: Wed Feb 26 16:43:10 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OV_7620 -c OV_7620 --generate_symbol=G:/FPGA/FPGA_OV7620/SRAM_Control_module.v " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off OV_7620 -c OV_7620 --generate_symbol=G:/FPGA/FPGA_OV7620/SRAM_Control_module.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "sram_control_module.v(34) " "Warning (10090): Verilog HDL syntax warning at sram_control_module.v(34): extra block comment delimiter characters /* within block comment" {  } { { "sram_control_module.v" "" { Text "G:/FPGA/FPGA_OV7620/sram_control_module.v" 34 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "sram_control_module.v(44) " "Warning (10090): Verilog HDL syntax warning at sram_control_module.v(44): extra block comment delimiter characters /* within block comment" {  } { { "sram_control_module.v" "" { Text "G:/FPGA/FPGA_OV7620/sram_control_module.v" 44 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram_control_module.v(183) " "Warning (10273): Verilog HDL warning at sram_control_module.v(183): extended using \"x\" or \"z\"" {  } { { "sram_control_module.v" "" { Text "G:/FPGA/FPGA_OV7620/sram_control_module.v" 183 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADDR_r ADDR_R sram_control_module.v(124) " "Info (10281): Verilog HDL Declaration information at sram_control_module.v(124): object \"ADDR_r\" differs only in case from object \"ADDR_R\" in the same scope" {  } { { "sram_control_module.v" "" { Text "G:/FPGA/FPGA_OV7620/sram_control_module.v" 124 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA data sram_control_module.v(27) " "Info (10281): Verilog HDL Declaration information at sram_control_module.v(27): object \"DATA\" differs only in case from object \"data\" in the same scope" {  } { { "sram_control_module.v" "" { Text "G:/FPGA/FPGA_OV7620/sram_control_module.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sram_control_module.v(66) " "Warning (10037): Verilog HDL or VHDL warning at sram_control_module.v(66): conditional expression evaluates to a constant" {  } { { "sram_control_module.v" "" { Text "G:/FPGA/FPGA_OV7620/sram_control_module.v" 66 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Create Symbol File 0 s 3 s Quartus II " "Info: Quartus II Create Symbol File was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 26 16:43:10 2014 " "Info: Processing ended: Wed Feb 26 16:43:10 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
