<html><body><samp><pre>
<!@TC:0>
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:216:20:216:34:@W:CD604:@XP_MSG">rcb.vhd(216)</a><!@TM:0> | OTHERS clause is not synthesized </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:63:11:63:19:@W:CD638:@XP_MSG">rcb.vhd(63)</a><!@TM:0> | Signal ram_data is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:76:11:76:21:@W:CL169:@XP_MSG">rcb.vhd(76)</a><!@TM:0> | Pruning register dbb_busReg.startcmd  </font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:94:11:94:21:@W:CL111:@XP_MSG">rcb.vhd(94)</a><!@TM:0> | All reachable assignments to one_vector(0) assign '1'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:94:11:94:21:@W:CL111:@XP_MSG">rcb.vhd(94)</a><!@TM:0> | All reachable assignments to one_vector(1) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:94:11:94:21:@W:CL111:@XP_MSG">rcb.vhd(94)</a><!@TM:0> | All reachable assignments to one_vector(2) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:94:11:94:21:@W:CL111:@XP_MSG">rcb.vhd(94)</a><!@TM:0> | All reachable assignments to one_vector(3) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:94:11:94:21:@W:CL111:@XP_MSG">rcb.vhd(94)</a><!@TM:0> | All reachable assignments to one_vector(4) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:94:11:94:21:@W:CL111:@XP_MSG">rcb.vhd(94)</a><!@TM:0> | All reachable assignments to one_vector(5) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:94:11:94:21:@W:CL111:@XP_MSG">rcb.vhd(94)</a><!@TM:0> | All reachable assignments to one_vector(6) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:94:11:94:21:@W:CL111:@XP_MSG">rcb.vhd(94)</a><!@TM:0> | All reachable assignments to one_vector(7) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:80:31:80:41:@W:CL279:@XP_MSG">rcb.vhd(80)</a><!@TM:0> | Pruning register bits 0 to 1 of prev_state(0 to 7)  </font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:80:31:80:41:@W:CL260:@XP_MSG">rcb.vhd(80)</a><!@TM:0> | Pruning register bit 5 of prev_state(0 to 7)  </font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:80:31:80:41:@W:CL260:@XP_MSG">rcb.vhd(80)</a><!@TM:0> | Pruning register bit 7 of prev_state(0 to 7)  </font>
<font color=#A52A2A>@W:<a href="@W:CL238:@XP_HELP">CL238</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:143:8:143:12:@W:CL238:@XP_MSG">rcb.vhd(143)</a><!@TM:0> | Latch state_transition.assert_sig3 enable evaluates to constant 0, optimized</font>


</pre></samp></body></html>
