#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000015f0081baa0 .scope module, "registerFile_tb" "registerFile_tb" 2 4;
 .timescale -12 -12;
v0000015f007f2f30_0 .net "ReadData1", 63 0, v0000015f0081cac0_0;  1 drivers
v0000015f00886030_0 .net "ReadData2", 63 0, v0000015f0082f620_0;  1 drivers
v0000015f008236f0_0 .var "RegWrite", 0 0;
v0000015f00823f10_0 .var "WriteData", 63 0;
v0000015f00823150_0 .var "clk", 0 0;
v0000015f00823790_0 .var "rd", 4 0;
v0000015f00823c90_0 .var "reset", 0 0;
v0000015f00823650_0 .var "rs1", 4 0;
v0000015f008231f0_0 .var "rs2", 4 0;
S_0000015f0081c930 .scope module, "r1" "registerFile" 2 17, 3 1 0, S_0000015f0081baa0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "WriteData";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "reset";
    .port_info 7 /OUTPUT 64 "ReadData1";
    .port_info 8 /OUTPUT 64 "ReadData2";
v0000015f0081cac0_0 .var "ReadData1", 63 0;
v0000015f0082f620_0 .var "ReadData2", 63 0;
v0000015f0081cb60_0 .net "RegWrite", 0 0, v0000015f008236f0_0;  1 drivers
v0000015f007f2ad0_0 .net "WriteData", 63 0, v0000015f00823f10_0;  1 drivers
v0000015f007f2b70_0 .net "clk", 0 0, v0000015f00823150_0;  1 drivers
v0000015f007f2c10_0 .net "rd", 4 0, v0000015f00823790_0;  1 drivers
v0000015f007f2cb0 .array "registers", 0 31, 63 0;
v0000015f007f2d50_0 .net "reset", 0 0, v0000015f00823c90_0;  1 drivers
v0000015f007f2df0_0 .net "rs1", 4 0, v0000015f00823650_0;  1 drivers
v0000015f007f2e90_0 .net "rs2", 4 0, v0000015f008231f0_0;  1 drivers
E_0000015f00818680 .event posedge, v0000015f007f2b70_0;
v0000015f007f2cb0_0 .array/port v0000015f007f2cb0, 0;
v0000015f007f2cb0_1 .array/port v0000015f007f2cb0, 1;
E_0000015f00817e00/0 .event anyedge, v0000015f007f2d50_0, v0000015f007f2df0_0, v0000015f007f2cb0_0, v0000015f007f2cb0_1;
v0000015f007f2cb0_2 .array/port v0000015f007f2cb0, 2;
v0000015f007f2cb0_3 .array/port v0000015f007f2cb0, 3;
v0000015f007f2cb0_4 .array/port v0000015f007f2cb0, 4;
v0000015f007f2cb0_5 .array/port v0000015f007f2cb0, 5;
E_0000015f00817e00/1 .event anyedge, v0000015f007f2cb0_2, v0000015f007f2cb0_3, v0000015f007f2cb0_4, v0000015f007f2cb0_5;
v0000015f007f2cb0_6 .array/port v0000015f007f2cb0, 6;
v0000015f007f2cb0_7 .array/port v0000015f007f2cb0, 7;
v0000015f007f2cb0_8 .array/port v0000015f007f2cb0, 8;
v0000015f007f2cb0_9 .array/port v0000015f007f2cb0, 9;
E_0000015f00817e00/2 .event anyedge, v0000015f007f2cb0_6, v0000015f007f2cb0_7, v0000015f007f2cb0_8, v0000015f007f2cb0_9;
v0000015f007f2cb0_10 .array/port v0000015f007f2cb0, 10;
v0000015f007f2cb0_11 .array/port v0000015f007f2cb0, 11;
v0000015f007f2cb0_12 .array/port v0000015f007f2cb0, 12;
v0000015f007f2cb0_13 .array/port v0000015f007f2cb0, 13;
E_0000015f00817e00/3 .event anyedge, v0000015f007f2cb0_10, v0000015f007f2cb0_11, v0000015f007f2cb0_12, v0000015f007f2cb0_13;
v0000015f007f2cb0_14 .array/port v0000015f007f2cb0, 14;
v0000015f007f2cb0_15 .array/port v0000015f007f2cb0, 15;
v0000015f007f2cb0_16 .array/port v0000015f007f2cb0, 16;
v0000015f007f2cb0_17 .array/port v0000015f007f2cb0, 17;
E_0000015f00817e00/4 .event anyedge, v0000015f007f2cb0_14, v0000015f007f2cb0_15, v0000015f007f2cb0_16, v0000015f007f2cb0_17;
v0000015f007f2cb0_18 .array/port v0000015f007f2cb0, 18;
v0000015f007f2cb0_19 .array/port v0000015f007f2cb0, 19;
v0000015f007f2cb0_20 .array/port v0000015f007f2cb0, 20;
v0000015f007f2cb0_21 .array/port v0000015f007f2cb0, 21;
E_0000015f00817e00/5 .event anyedge, v0000015f007f2cb0_18, v0000015f007f2cb0_19, v0000015f007f2cb0_20, v0000015f007f2cb0_21;
v0000015f007f2cb0_22 .array/port v0000015f007f2cb0, 22;
v0000015f007f2cb0_23 .array/port v0000015f007f2cb0, 23;
v0000015f007f2cb0_24 .array/port v0000015f007f2cb0, 24;
v0000015f007f2cb0_25 .array/port v0000015f007f2cb0, 25;
E_0000015f00817e00/6 .event anyedge, v0000015f007f2cb0_22, v0000015f007f2cb0_23, v0000015f007f2cb0_24, v0000015f007f2cb0_25;
v0000015f007f2cb0_26 .array/port v0000015f007f2cb0, 26;
v0000015f007f2cb0_27 .array/port v0000015f007f2cb0, 27;
v0000015f007f2cb0_28 .array/port v0000015f007f2cb0, 28;
v0000015f007f2cb0_29 .array/port v0000015f007f2cb0, 29;
E_0000015f00817e00/7 .event anyedge, v0000015f007f2cb0_26, v0000015f007f2cb0_27, v0000015f007f2cb0_28, v0000015f007f2cb0_29;
v0000015f007f2cb0_30 .array/port v0000015f007f2cb0, 30;
v0000015f007f2cb0_31 .array/port v0000015f007f2cb0, 31;
E_0000015f00817e00/8 .event anyedge, v0000015f007f2cb0_30, v0000015f007f2cb0_31, v0000015f007f2e90_0;
E_0000015f00817e00 .event/or E_0000015f00817e00/0, E_0000015f00817e00/1, E_0000015f00817e00/2, E_0000015f00817e00/3, E_0000015f00817e00/4, E_0000015f00817e00/5, E_0000015f00817e00/6, E_0000015f00817e00/7, E_0000015f00817e00/8;
    .scope S_0000015f0081c930;
T_0 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000015f007f2cb0, 4, 0;
    %pushi/vec4 1, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000015f007f2cb0, 4, 0;
    %pushi/vec4 2, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000015f007f2cb0, 4, 0;
    %pushi/vec4 3, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000015f007f2cb0, 4, 0;
    %pushi/vec4 4, 0, 64;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000015f007f2cb0, 4, 0;
    %pushi/vec4 5, 0, 64;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000015f007f2cb0, 4, 0;
    %pushi/vec4 6, 0, 64;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000015f007f2cb0, 4, 0;
    %pushi/vec4 7, 0, 64;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000015f007f2cb0, 4, 0;
    %pushi/vec4 8, 0, 64;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000015f007f2cb0, 4, 0;
    %pushi/vec4 9, 0, 64;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000015f007f2cb0, 4, 0;
    %pushi/vec4 10, 0, 64;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000015f007f2cb0, 4, 0;
    %pushi/vec4 11, 0, 64;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000015f007f2cb0, 4, 0;
    %pushi/vec4 12, 0, 64;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000015f007f2cb0, 4, 0;
    %pushi/vec4 13, 0, 64;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000015f007f2cb0, 4, 0;
    %pushi/vec4 14, 0, 64;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000015f007f2cb0, 4, 0;
    %pushi/vec4 15, 0, 64;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000015f007f2cb0, 4, 0;
    %pushi/vec4 16, 0, 64;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000015f007f2cb0, 4, 0;
    %pushi/vec4 17, 0, 64;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000015f007f2cb0, 4, 0;
    %pushi/vec4 18, 0, 64;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000015f007f2cb0, 4, 0;
    %pushi/vec4 19, 0, 64;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000015f007f2cb0, 4, 0;
    %pushi/vec4 20, 0, 64;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000015f007f2cb0, 4, 0;
    %pushi/vec4 21, 0, 64;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000015f007f2cb0, 4, 0;
    %pushi/vec4 22, 0, 64;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000015f007f2cb0, 4, 0;
    %pushi/vec4 23, 0, 64;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000015f007f2cb0, 4, 0;
    %pushi/vec4 24, 0, 64;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000015f007f2cb0, 4, 0;
    %pushi/vec4 25, 0, 64;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000015f007f2cb0, 4, 0;
    %pushi/vec4 26, 0, 64;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000015f007f2cb0, 4, 0;
    %pushi/vec4 27, 0, 64;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000015f007f2cb0, 4, 0;
    %pushi/vec4 28, 0, 64;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000015f007f2cb0, 4, 0;
    %pushi/vec4 29, 0, 64;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000015f007f2cb0, 4, 0;
    %pushi/vec4 30, 0, 64;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000015f007f2cb0, 4, 0;
    %pushi/vec4 31, 0, 64;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000015f007f2cb0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0000015f0081c930;
T_1 ;
    %wait E_0000015f00817e00;
    %load/vec4 v0000015f007f2d50_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_1.0, 8;
    %pushi/vec4 0, 0, 64;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0000015f007f2df0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000015f007f2cb0, 4;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %assign/vec4 v0000015f0081cac0_0, 0;
    %load/vec4 v0000015f007f2d50_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_1.2, 8;
    %pushi/vec4 0, 0, 64;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0000015f007f2e90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000015f007f2cb0, 4;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %assign/vec4 v0000015f0082f620_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000015f0081c930;
T_2 ;
    %wait E_0000015f00818680;
    %load/vec4 v0000015f0081cb60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0000015f007f2ad0_0;
    %load/vec4 v0000015f007f2c10_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000015f007f2cb0, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000015f0081baa0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015f00823150_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0000015f0081baa0;
T_4 ;
    %delay 20, 0;
    %load/vec4 v0000015f00823150_0;
    %inv;
    %store/vec4 v0000015f00823150_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000015f0081baa0;
T_5 ;
    %pushi/vec4 30, 0, 64;
    %store/vec4 v0000015f00823f10_0, 0, 64;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0000015f00823650_0, 0, 5;
    %pushi/vec4 29, 0, 5;
    %store/vec4 v0000015f008231f0_0, 0, 5;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0000015f00823790_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015f008236f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015f00823c90_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 768, 0, 64;
    %store/vec4 v0000015f00823f10_0, 0, 64;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0000015f00823650_0, 0, 5;
    %pushi/vec4 29, 0, 5;
    %store/vec4 v0000015f008231f0_0, 0, 5;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0000015f00823790_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015f008236f0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015f008236f0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 31, 0, 64;
    %store/vec4 v0000015f00823f10_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015f008236f0_0, 0, 1;
    %pushi/vec4 30, 0, 64;
    %store/vec4 v0000015f00823f10_0, 0, 64;
    %pushi/vec4 28, 0, 5;
    %store/vec4 v0000015f00823650_0, 0, 5;
    %pushi/vec4 29, 0, 5;
    %store/vec4 v0000015f008231f0_0, 0, 5;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0000015f00823790_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015f008236f0_0, 0, 1;
    %vpi_call 2 30 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000015f0081baa0;
T_6 ;
    %vpi_call 2 33 "$dumpfile", "registerFile_results.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "registerFile_tb.v";
    "./registerFile.v";
