{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645759378235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645759378246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 24 21:22:58 2022 " "Processing started: Thu Feb 24 21:22:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645759378246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645759378246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplier -c multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplier -c multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645759378246 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645759378829 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645759378829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ldm18/desktop/385_fpga_project/multiplier_code/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ldm18/desktop/385_fpga_project/multiplier_code/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "../multiplier_code/testbench.sv" "" { Text "C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645759388463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645759388463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ldm18/desktop/385_fpga_project/multiplier_code/multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ldm18/desktop/385_fpga_project/multiplier_code/multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "../multiplier_code/Multiplier.sv" "" { Text "C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code/Multiplier.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645759388467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645759388467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ldm18/desktop/385_fpga_project/multiplier_code/synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file /users/ldm18/desktop/385_fpga_project/multiplier_code/synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "../multiplier_code/Synchronizers.sv" "" { Text "C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code/Synchronizers.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645759388473 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "../multiplier_code/Synchronizers.sv" "" { Text "C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code/Synchronizers.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645759388473 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "../multiplier_code/Synchronizers.sv" "" { Text "C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code/Synchronizers.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645759388473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645759388473 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Minus minus Control.sv(6) " "Verilog HDL Declaration information at Control.sv(6): object \"Minus\" differs only in case from object \"minus\" in the same scope" {  } { { "../multiplier_code/Control.sv" "" { Text "C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code/Control.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645759388478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ldm18/desktop/385_fpga_project/multiplier_code/control.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ldm18/desktop/385_fpga_project/multiplier_code/control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../multiplier_code/Control.sv" "" { Text "C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code/Control.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645759388479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645759388479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ldm18/desktop/385_fpga_project/multiplier_code/reg_8.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/ldm18/desktop/385_fpga_project/multiplier_code/reg_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8 " "Found entity 1: reg_8" {  } { { "../multiplier_code/Reg_8.sv" "" { Text "C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code/Reg_8.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645759388483 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_1 " "Found entity 2: reg_1" {  } { { "../multiplier_code/Reg_8.sv" "" { Text "C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code/Reg_8.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645759388483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645759388483 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(24) " "Verilog HDL warning at HexDriver.sv(24): extended using \"x\" or \"z\"" {  } { { "../multiplier_code/HexDriver.sv" "" { Text "C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code/HexDriver.sv" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1645759388488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ldm18/desktop/385_fpga_project/multiplier_code/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ldm18/desktop/385_fpga_project/multiplier_code/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "../multiplier_code/HexDriver.sv" "" { Text "C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645759388489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645759388489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ldm18/desktop/385_fpga_project/multiplier_code/ripple_adder.sv 3 3 " "Found 3 design units, including 3 entities, in source file /users/ldm18/desktop/385_fpga_project/multiplier_code/ripple_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_adder " "Found entity 1: ripple_adder" {  } { { "../multiplier_code/ripple_adder.sv" "" { Text "C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code/ripple_adder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645759388493 ""} { "Info" "ISGN_ENTITY_NAME" "2 unit_full_adder " "Found entity 2: unit_full_adder" {  } { { "../multiplier_code/ripple_adder.sv" "" { Text "C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code/ripple_adder.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645759388493 ""} { "Info" "ISGN_ENTITY_NAME" "3 four_bit_add_sub " "Found entity 3: four_bit_add_sub" {  } { { "../multiplier_code/ripple_adder.sv" "" { Text "C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code/ripple_adder.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645759388493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645759388493 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m Multiplier.sv(66) " "Verilog HDL Implicit Net warning at Multiplier.sv(66): created implicit net for \"m\"" {  } { { "../multiplier_code/Multiplier.sv" "" { Text "C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code/Multiplier.sv" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645759388494 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Multiplier " "Elaborating entity \"Multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645759388537 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m Multiplier.sv(66) " "Verilog HDL or VHDL warning at Multiplier.sv(66): object \"m\" assigned a value but never read" {  } { { "../multiplier_code/Multiplier.sv" "" { Text "C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code/Multiplier.sv" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645759388542 "|Multiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control_unit " "Elaborating entity \"control\" for hierarchy \"control:control_unit\"" {  } { { "../multiplier_code/Multiplier.sv" "control_unit" { Text "C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code/Multiplier.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645759388547 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Control.sv(102) " "Verilog HDL Case Statement information at Control.sv(102): all case item expressions in this case statement are onehot" {  } { { "../multiplier_code/Control.sv" "" { Text "C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code/Control.sv" 102 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1645759388549 "|Multiplier|control:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_adder ripple_adder:adder1 " "Elaborating entity \"ripple_adder\" for hierarchy \"ripple_adder:adder1\"" {  } { { "../multiplier_code/Multiplier.sv" "adder1" { Text "C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code/Multiplier.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645759388552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_add_sub ripple_adder:adder1\|four_bit_add_sub:cra0 " "Elaborating entity \"four_bit_add_sub\" for hierarchy \"ripple_adder:adder1\|four_bit_add_sub:cra0\"" {  } { { "../multiplier_code/ripple_adder.sv" "cra0" { Text "C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code/ripple_adder.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645759388556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unit_full_adder ripple_adder:adder1\|four_bit_add_sub:cra0\|unit_full_adder:AS0 " "Elaborating entity \"unit_full_adder\" for hierarchy \"ripple_adder:adder1\|four_bit_add_sub:cra0\|unit_full_adder:AS0\"" {  } { { "../multiplier_code/ripple_adder.sv" "AS0" { Text "C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code/ripple_adder.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645759388559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_1 reg_1:X_bit " "Elaborating entity \"reg_1\" for hierarchy \"reg_1:X_bit\"" {  } { { "../multiplier_code/Multiplier.sv" "X_bit" { Text "C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code/Multiplier.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645759388577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8 reg_8:reg_A " "Elaborating entity \"reg_8\" for hierarchy \"reg_8:reg_A\"" {  } { { "../multiplier_code/Multiplier.sv" "reg_A" { Text "C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code/Multiplier.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645759388582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:BHex0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:BHex0\"" {  } { { "../multiplier_code/Multiplier.sv" "BHex0" { Text "C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code/Multiplier.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645759388587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:button_sync\[0\] " "Elaborating entity \"sync\" for hierarchy \"sync:button_sync\[0\]\"" {  } { { "../multiplier_code/Multiplier.sv" "button_sync\[0\]" { Text "C:/Users/ldm18/Desktop/385_FPGA_project/multiplier_code/Multiplier.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645759388595 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1645759389196 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645759389528 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ldm18/Desktop/385_FPGA_project/lab_4/output_files/multiplier.map.smsg " "Generated suppressed messages file C:/Users/ldm18/Desktop/385_FPGA_project/lab_4/output_files/multiplier.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645759389587 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1645759389721 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645759389721 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "172 " "Implemented 172 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645759389809 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645759389809 ""} { "Info" "ICUT_CUT_TM_LCELLS" "107 " "Implemented 107 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1645759389809 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645759389809 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645759389822 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 24 21:23:09 2022 " "Processing ended: Thu Feb 24 21:23:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645759389822 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645759389822 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645759389822 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645759389822 ""}
