/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [7:0] _01_;
  reg [2:0] _02_;
  wire [20:0] _03_;
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [15:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire [6:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire [11:0] celloutsig_0_34z;
  wire [3:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_41z;
  wire [2:0] celloutsig_0_49z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [8:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [19:0] celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = !(celloutsig_0_7z ? celloutsig_0_5z[0] : celloutsig_0_14z);
  assign celloutsig_1_1z = !(celloutsig_1_0z[7] ? in_data[156] : in_data[158]);
  assign celloutsig_0_14z = !(celloutsig_0_3z[1] ? celloutsig_0_8z : celloutsig_0_18z[4]);
  assign celloutsig_0_15z = !(celloutsig_0_5z[1] ? celloutsig_0_14z : celloutsig_0_0z[1]);
  assign celloutsig_0_22z = !(celloutsig_0_4z[2] ? celloutsig_0_1z[2] : celloutsig_0_18z[6]);
  assign celloutsig_0_27z = !(_00_ ? celloutsig_0_11z : celloutsig_0_19z);
  reg [7:0] _10_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _10_ <= 8'h00;
    else _10_ <= { celloutsig_0_11z, 3'h7, celloutsig_0_9z[3:1], 1'h1 };
  assign { _01_[7], celloutsig_0_18z[6:4], _01_[3:1], celloutsig_0_18z[0] } = _10_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 3'h0;
    else _02_ <= celloutsig_0_0z[7:5];
  reg [20:0] _12_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _12_ <= 21'h000000;
    else _12_ <= { celloutsig_0_13z[14:11], celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_19z };
  assign { _03_[20:2], _00_, _03_[0] } = _12_;
  assign celloutsig_1_19z = celloutsig_1_4z[16:9] * { celloutsig_1_10z[3:1], celloutsig_1_2z, celloutsig_1_9z };
  assign celloutsig_0_0z = in_data[38] ? in_data[73:66] : { in_data[41:39], 1'h0, in_data[37:34] };
  assign celloutsig_0_34z = _03_[19] ? { celloutsig_0_30z[3:2], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_33z, celloutsig_0_7z, celloutsig_0_30z } : { in_data[43:38], celloutsig_0_27z, celloutsig_0_33z, celloutsig_0_3z };
  assign celloutsig_0_3z = celloutsig_0_0z[2] ? celloutsig_0_0z[7:4] : { celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_4z = celloutsig_1_3z[2] ? in_data[165:146] : { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, 1'h0, celloutsig_1_3z[1:0] };
  assign celloutsig_1_10z[4:1] = celloutsig_1_6z[5] ? { in_data[143], celloutsig_1_3z } : celloutsig_1_5z[5:2];
  assign celloutsig_0_28z = - { _02_[0], celloutsig_0_27z, celloutsig_0_21z, _02_, celloutsig_0_2z };
  assign celloutsig_1_0z = - in_data[184:177];
  assign celloutsig_1_3z = - { in_data[168], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_5z = - in_data[171:162];
  assign celloutsig_0_5z = - { celloutsig_0_0z[4:0], celloutsig_0_3z };
  assign celloutsig_1_9z = - celloutsig_1_6z[4:1];
  assign celloutsig_0_10z = { celloutsig_0_0z[1:0], celloutsig_0_2z, celloutsig_0_1z } !== { 2'h3, celloutsig_0_9z[3:1], 1'h1 };
  assign celloutsig_0_19z = { celloutsig_0_5z[7], celloutsig_0_3z } !== { celloutsig_0_13z[2:1], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_6z = | celloutsig_0_3z;
  assign celloutsig_0_7z = | { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_21z = | { celloutsig_0_5z[6:5], celloutsig_0_3z };
  assign celloutsig_0_24z = | { celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_18z[7:1], celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_30z = { celloutsig_0_1z[1], celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_24z } ~^ celloutsig_0_28z[5:0];
  assign celloutsig_0_41z = { celloutsig_0_18z[6:2], celloutsig_0_2z } ~^ { celloutsig_0_34z[9:5], celloutsig_0_6z };
  assign celloutsig_0_49z = celloutsig_0_41z[4:2] ~^ _03_[6:4];
  assign celloutsig_0_4z = in_data[6:4] ~^ celloutsig_0_3z[3:1];
  assign celloutsig_1_6z = { in_data[132:125], celloutsig_1_2z } ~^ { celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_18z = celloutsig_1_6z[4:0] ~^ { celloutsig_1_10z[4:1], celloutsig_1_2z };
  assign celloutsig_0_1z = celloutsig_0_0z[6:4] ~^ in_data[78:76];
  assign celloutsig_0_50z = ~((celloutsig_0_5z[0] & celloutsig_0_2z) | (celloutsig_0_49z[2] & celloutsig_0_17z));
  assign celloutsig_1_2z = ~((celloutsig_1_1z & in_data[185]) | (in_data[168] & in_data[170]));
  assign celloutsig_0_8z = ~((celloutsig_0_5z[3] & celloutsig_0_1z[1]) | (celloutsig_0_2z & celloutsig_0_2z));
  assign celloutsig_0_11z = ~((celloutsig_0_10z & celloutsig_0_1z[0]) | (celloutsig_0_9z[1] & celloutsig_0_10z));
  assign celloutsig_0_17z = ~((celloutsig_0_2z & celloutsig_0_13z[9]) | (celloutsig_0_8z & celloutsig_0_4z[0]));
  assign celloutsig_0_2z = ~((celloutsig_0_1z[0] & in_data[8]) | (celloutsig_0_0z[5] & celloutsig_0_1z[0]));
  assign celloutsig_0_23z = ~((celloutsig_0_10z & celloutsig_0_0z[4]) | (celloutsig_0_18z[6] & in_data[30]));
  assign celloutsig_0_9z[3:1] = celloutsig_0_5z[3:1] ~^ { celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_2z };
  assign { celloutsig_0_13z[3:1], celloutsig_0_13z[7], celloutsig_0_13z[8], celloutsig_0_13z[15:9] } = { celloutsig_0_9z[3:1], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_0z[6:0] } ~^ { celloutsig_0_5z[0], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_5z[4], celloutsig_0_5z[5], celloutsig_0_18z[5:4], celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_5z[8:6] };
  assign { celloutsig_0_18z[3:1], celloutsig_0_18z[7] } = { celloutsig_0_9z[3:1], celloutsig_0_17z } ~^ { _01_[3:1], _01_[7] };
  assign { _01_[6:4], _01_[0] } = { celloutsig_0_18z[6:4], celloutsig_0_18z[0] };
  assign _03_[1] = _00_;
  assign { celloutsig_0_13z[6:4], celloutsig_0_13z[0] } = { celloutsig_0_5z[3:1], celloutsig_0_7z };
  assign { celloutsig_0_9z[6:4], celloutsig_0_9z[0] } = 4'hf;
  assign celloutsig_1_10z[0] = celloutsig_1_2z;
  assign { out_data[132:128], out_data[103:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z, celloutsig_0_50z };
endmodule
