
 PARAMETER VERSION = 2.1.0


 PORT processing_system7_0_MIO = processing_system7_0_MIO, DIR = IO, VEC = [53:0]
 PORT processing_system7_0_PS_SRSTB_pin = processing_system7_0_PS_SRSTB, DIR = I
 PORT processing_system7_0_PS_CLK_pin = processing_system7_0_PS_CLK, DIR = I, SIGIS = CLK
 PORT processing_system7_0_PS_PORB_pin = processing_system7_0_PS_PORB, DIR = I
 PORT processing_system7_0_GPIO_I_pin = net_processing_system7_0_GPIO_I_pin, DIR = I, VEC = [63:0]
 PORT processing_system7_0_GPIO_O_pin = processing_system7_0_GPIO_O, DIR = O, VEC = [63:0]
 PORT processing_system7_0_GPIO_T_pin = processing_system7_0_GPIO_T, DIR = O, VEC = [63:0]
 PORT processing_system7_0_FCLK_CLK0_pin = processing_system7_0_FCLK_CLK0, DIR = O, SIGIS = CLK, CLK_FREQ = 200000000
 PORT gmii_to_rgmii_1_rgmii_txd_pin = gmii_to_rgmii_1_rgmii_txd, DIR = O, VEC = [3:0]
 PORT gmii_to_rgmii_1_rgmii_tx_ctl_pin = gmii_to_rgmii_1_rgmii_tx_ctl, DIR = O
 PORT gmii_to_rgmii_1_rgmii_txc_pin = gmii_to_rgmii_1_rgmii_txc, DIR = O, SIGIS = CLK
 PORT gmii_to_rgmii_1_rgmii_rxd_pin = gmii_to_rgmii_1_rgmii_rxd, DIR = I, VEC = [3:0]
 PORT gmii_to_rgmii_1_rgmii_rx_ctl_pin = gmii_to_rgmii_1_rgmii_rx_ctl, DIR = I
 PORT gmii_to_rgmii_1_rgmii_rxc_pin = gmii_to_rgmii_1_rgmii_rxc, DIR = I, SIGIS = CLK
 PORT gmii_to_rgmii_1_gmii_rxd_pin = gmii_to_rgmii_1_gmii_rxd, DIR = O, VEC = [7:0]
 PORT gmii_to_rgmii_1_gmii_rx_dv_pin = gmii_to_rgmii_1_gmii_rx_dv, DIR = O
 PORT gmii_to_rgmii_1_gmii_rx_er_pin = gmii_to_rgmii_1_gmii_rx_er, DIR = O
 PORT gmii_to_rgmii_1_gmii_rx_clk_pin = gmii_to_rgmii_1_gmii_rx_clk, DIR = O, SIGIS = CLK
 PORT gmii_to_rgmii_1_MDIO_MDC_pin = net_gmii_to_rgmii_1_MDIO_MDC_pin, DIR = I
 PORT gmii_to_rgmii_1_MDIO_I_pin = gmii_to_rgmii_1_MDIO_I, DIR = O
 PORT gmii_to_rgmii_1_MDIO_O_pin = net_gmii_to_rgmii_1_MDIO_O_pin, DIR = I
 PORT gmii_to_rgmii_1_MDIO_T_pin = net_gmii_to_rgmii_1_MDIO_T_pin, DIR = I
 PORT gmii_to_rgmii_1_gmii_txd_pin = net_gmii_to_rgmii_1_gmii_txd_pin, DIR = I, VEC = [7:0]
 PORT gmii_to_rgmii_1_gmii_tx_en_pin = net_gmii_to_rgmii_1_gmii_tx_en_pin, DIR = I
 PORT gmii_to_rgmii_1_gmii_tx_clk_pin = gmii_to_rgmii_1_gmii_tx_clk, DIR = O, SIGIS = CLK
 PORT gmii_to_rgmii_1_gmii_tx_er_pin = net_gmii_to_rgmii_1_gmii_tx_er_pin, DIR = I
 PORT gmii_to_rgmii_1_MDC_pin = gmii_to_rgmii_1_MDC, DIR = O
 PORT gmii_to_rgmii_1_MDIO = gmii_to_rgmii_1_MDIO, DIR = IO
 PORT gmii_to_rgmii_1_clock_speed_pin = gmii_to_rgmii_1_clock_speed, DIR = O, VEC = [1:0]
 PORT gmii_to_rgmii_1_speed_mode_pin = gmii_to_rgmii_1_speed_mode, DIR = O, VEC = [1:0]
 PORT processing_system7_0_ENET0_GMII_RX_CLK_pin = processing_system7_0_ENET0_GMII_RX_CLK, DIR = I, SIGIS = CLK
 PORT processing_system7_0_ENET0_GMII_RX_DV_pin = processing_system7_0_ENET0_GMII_RX_DV, DIR = I
 PORT processing_system7_0_ENET0_GMII_RX_ER_pin = processing_system7_0_ENET0_GMII_RX_ER, DIR = I
 PORT processing_system7_0_ENET0_GMII_RXD_pin = processing_system7_0_ENET0_GMII_RXD, DIR = I, VEC = [7:0]
 PORT processing_system7_0_ENET0_GMII_TX_EN_pin = processing_system7_0_ENET0_GMII_TX_EN, DIR = O
 PORT processing_system7_0_ENET0_GMII_TX_ER_pin = processing_system7_0_ENET0_GMII_TX_ER, DIR = O
 PORT processing_system7_0_ENET0_GMII_TX_CLK_pin = net_processing_system7_0_ENET0_GMII_TX_CLK_pin, DIR = I, SIGIS = CLK
 PORT processing_system7_0_ENET0_GMII_TXD_pin = processing_system7_0_ENET0_GMII_TXD, DIR = O, VEC = [7:0]
 PORT processing_system7_0_ENET0_MDIO_MDC_pin = processing_system7_0_ENET0_MDIO_MDC, DIR = O
 PORT processing_system7_0_ENET0_MDIO_I_pin = net_processing_system7_0_ENET0_MDIO_I_pin, DIR = I
 PORT processing_system7_0_ENET0_MDIO_O_pin = processing_system7_0_ENET0_MDIO_O, DIR = O
 PORT processing_system7_0_ENET0_MDIO_T_pin = processing_system7_0_ENET0_MDIO_T, DIR = O
 PORT gmii_to_rgmii_2_rgmii_txd_pin = gmii_to_rgmii_2_rgmii_txd, DIR = O, VEC = [3:0]
 PORT gmii_to_rgmii_2_rgmii_tx_ctl_pin = gmii_to_rgmii_2_rgmii_tx_ctl, DIR = O
 PORT gmii_to_rgmii_2_rgmii_txc_pin = gmii_to_rgmii_2_rgmii_txc, DIR = O, SIGIS = CLK
 PORT gmii_to_rgmii_2_rgmii_rxd_pin = net_gmii_to_rgmii_2_rgmii_rxd_pin, DIR = I, VEC = [3:0]
 PORT gmii_to_rgmii_2_rgmii_rx_ctl_pin = net_gmii_to_rgmii_2_rgmii_rx_ctl_pin, DIR = I
 PORT gmii_to_rgmii_2_rgmii_rxc_pin = net_gmii_to_rgmii_2_rgmii_rxc_pin, DIR = I, SIGIS = CLK
 PORT gmii_to_rgmii_2_clock_speed_pin = gmii_to_rgmii_2_clock_speed, DIR = O, VEC = [1:0]
 PORT gmii_to_rgmii_2_MDIO_MDC_pin = net_gmii_to_rgmii_2_MDIO_MDC_pin, DIR = I
 PORT gmii_to_rgmii_2_MDIO_I_pin = gmii_to_rgmii_2_MDIO_I, DIR = O
 PORT gmii_to_rgmii_2_MDIO_O_pin = net_gmii_to_rgmii_2_MDIO_O_pin, DIR = I
 PORT gmii_to_rgmii_2_MDIO_T_pin = net_gmii_to_rgmii_2_MDIO_T_pin, DIR = I
 PORT gmii_to_rgmii_2_MDC_pin = gmii_to_rgmii_2_MDC, DIR = O
 PORT gmii_to_rgmii_2_MDIO = gmii_to_rgmii_2_MDIO, DIR = IO
 PORT gmii_to_rgmii_2_gmii_txd_pin = net_gmii_to_rgmii_2_gmii_txd_pin, DIR = I, VEC = [7:0]
 PORT gmii_to_rgmii_2_gmii_tx_en_pin = net_gmii_to_rgmii_2_gmii_tx_en_pin, DIR = I
 PORT gmii_to_rgmii_2_gmii_tx_er_pin = net_gmii_to_rgmii_2_gmii_tx_er_pin, DIR = I
 PORT gmii_to_rgmii_2_gmii_tx_clk_pin = gmii_to_rgmii_2_gmii_tx_clk, DIR = O, SIGIS = CLK
 PORT gmii_to_rgmii_2_gmii_rxd_pin = gmii_to_rgmii_2_gmii_rxd, DIR = O, VEC = [7:0]
 PORT gmii_to_rgmii_2_gmii_rx_dv_pin = gmii_to_rgmii_2_gmii_rx_dv, DIR = O
 PORT gmii_to_rgmii_2_speed_mode_pin = gmii_to_rgmii_2_speed_mode, DIR = O, VEC = [1:0]
 PORT gmii_to_rgmii_2_gmii_rx_clk_pin = gmii_to_rgmii_2_gmii_rx_clk, DIR = O, SIGIS = CLK
 PORT gmii_to_rgmii_2_gmii_rx_er_pin = gmii_to_rgmii_2_gmii_rx_er, DIR = O
 PORT processing_system7_0_RESETn_PHY_0_pin = processing_system7_0_FCLK_RESET0_N_0, DIR = O, SIGIS = RST
 PORT processing_system7_0_FCLK_CLK1_pin = processing_system7_0_FCLK_CLK1, DIR = O, SIGIS = CLK, CLK_FREQ = 125000000


BEGIN processing_system7
 PARAMETER INSTANCE = processing_system7_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_DDR_RAM_HIGHADDR = 0x3FFFFFFF
 PARAMETER C_EN_EMIO_CAN0 = 0
 PARAMETER C_EN_EMIO_CAN1 = 0
 PARAMETER C_EN_EMIO_ENET0 = 1
 PARAMETER C_EN_EMIO_ENET1 = 0
 PARAMETER C_EN_EMIO_I2C0 = 0
 PARAMETER C_EN_EMIO_I2C1 = 0
 PARAMETER C_EN_EMIO_PJTAG = 0
 PARAMETER C_EN_EMIO_SDIO0 = 0
 PARAMETER C_EN_EMIO_CD_SDIO0 = 0
 PARAMETER C_EN_EMIO_WP_SDIO0 = 0
 PARAMETER C_EN_EMIO_SDIO1 = 0
 PARAMETER C_EN_EMIO_CD_SDIO1 = 0
 PARAMETER C_EN_EMIO_WP_SDIO1 = 0
 PARAMETER C_EN_EMIO_SPI0 = 0
 PARAMETER C_EN_EMIO_SPI1 = 0
 PARAMETER C_EN_EMIO_SRAM_INT = 0
 PARAMETER C_EN_EMIO_TRACE = 0
 PARAMETER C_EN_EMIO_TTC0 = 0
 PARAMETER C_EN_EMIO_TTC1 = 0
 PARAMETER C_EN_EMIO_UART0 = 0
 PARAMETER C_EN_EMIO_UART1 = 0
 PARAMETER C_EN_EMIO_MODEM_UART0 = 0
 PARAMETER C_EN_EMIO_MODEM_UART1 = 0
 PARAMETER C_EN_EMIO_WDT = 0
 PARAMETER C_EN_EMIO_GPIO = 1
 PARAMETER C_EMIO_GPIO_WIDTH = 64
 PARAMETER C_EN_QSPI = 1
 PARAMETER C_EN_SMC = 0
 PARAMETER C_EN_CAN0 = 0
 PARAMETER C_EN_CAN1 = 0
 PARAMETER C_EN_ENET0 = 1
 PARAMETER C_EN_ENET1 = 0
 PARAMETER C_EN_I2C0 = 0
 PARAMETER C_EN_I2C1 = 0
 PARAMETER C_EN_PJTAG = 0
 PARAMETER C_EN_SDIO0 = 1
 PARAMETER C_EN_SDIO1 = 0
 PARAMETER C_EN_SPI0 = 0
 PARAMETER C_EN_SPI1 = 0
 PARAMETER C_EN_TRACE = 0
 PARAMETER C_EN_TTC0 = 0
 PARAMETER C_EN_TTC1 = 0
 PARAMETER C_EN_UART0 = 0
 PARAMETER C_EN_UART1 = 1
 PARAMETER C_EN_MODEM_UART0 = 0
 PARAMETER C_EN_MODEM_UART1 = 0
 PARAMETER C_EN_USB0 = 0
 PARAMETER C_EN_USB1 = 0
 PARAMETER C_EN_WDT = 0
 PARAMETER C_EN_DDR = 1
 PARAMETER C_EN_GPIO = 1
 PARAMETER C_FCLK_CLK0_FREQ = 200000000
 PARAMETER C_FCLK_CLK1_FREQ = 125000000
 PARAMETER C_FCLK_CLK2_FREQ = 50000000
 PARAMETER C_FCLK_CLK3_FREQ = 50000000
 PARAMETER C_USE_FABRIC_INTERRUPT = 1
 PORT MIO = processing_system7_0_MIO
 PORT PS_SRSTB = processing_system7_0_PS_SRSTB
 PORT PS_CLK = processing_system7_0_PS_CLK
 PORT PS_PORB = processing_system7_0_PS_PORB
 PORT GPIO_I = net_processing_system7_0_GPIO_I_pin
 PORT GPIO_O = processing_system7_0_GPIO_O
 PORT GPIO_T = processing_system7_0_GPIO_T
 PORT FCLK_CLK0 = processing_system7_0_FCLK_CLK0
 PORT FCLK_CLK1 = processing_system7_0_FCLK_CLK1
 PORT FCLK_CLK2 = processing_system7_0_FCLK_CLK2
 PORT ENET0_GMII_RX_DV = processing_system7_0_ENET0_GMII_RX_DV
 PORT ENET0_GMII_RX_ER = processing_system7_0_ENET0_GMII_RX_ER
 PORT ENET0_GMII_RXD = processing_system7_0_ENET0_GMII_RXD
 PORT ENET0_GMII_RX_CLK = processing_system7_0_ENET0_GMII_RX_CLK
 PORT ENET0_GMII_TX_EN = processing_system7_0_ENET0_GMII_TX_EN
 PORT ENET0_GMII_TX_ER = processing_system7_0_ENET0_GMII_TX_ER
 PORT ENET0_GMII_TX_CLK = net_processing_system7_0_ENET0_GMII_TX_CLK_pin
 PORT ENET0_GMII_TXD = processing_system7_0_ENET0_GMII_TXD
 PORT ENET0_MDIO_MDC = processing_system7_0_ENET0_MDIO_MDC
 PORT ENET0_MDIO_I = net_processing_system7_0_ENET0_MDIO_I_pin
 PORT ENET0_MDIO_O = processing_system7_0_ENET0_MDIO_O
 PORT ENET0_MDIO_T = processing_system7_0_ENET0_MDIO_T
 PORT FCLK_RESET0_N = processing_system7_0_FCLK_RESET0_N_0
END

BEGIN gmii_to_rgmii
 PARAMETER INSTANCE = gmii_to_rgmii_1
 PARAMETER HW_VER = 1.01.a
 PORT rgmii_txd = gmii_to_rgmii_1_rgmii_txd
 PORT rgmii_tx_ctl = gmii_to_rgmii_1_rgmii_tx_ctl
 PORT rgmii_txc = gmii_to_rgmii_1_rgmii_txc
 PORT rgmii_rxd = gmii_to_rgmii_1_rgmii_rxd
 PORT rgmii_rx_ctl = gmii_to_rgmii_1_rgmii_rx_ctl
 PORT rgmii_rxc = gmii_to_rgmii_1_rgmii_rxc
 PORT clkin = processing_system7_0_FCLK_CLK0
 PORT gmii_clk = net_gnd
 PORT rx_reset = net_gnd
 PORT tx_reset = net_gnd
 PORT gmii_rxd = gmii_to_rgmii_1_gmii_rxd
 PORT gmii_rx_dv = gmii_to_rgmii_1_gmii_rx_dv
 PORT gmii_rx_er = gmii_to_rgmii_1_gmii_rx_er
 PORT gmii_rx_clk = gmii_to_rgmii_1_gmii_rx_clk
 PORT MDIO_MDC = net_gmii_to_rgmii_1_MDIO_MDC_pin
 PORT MDIO_I = gmii_to_rgmii_1_MDIO_I
 PORT MDIO_O = net_gmii_to_rgmii_1_MDIO_O_pin
 PORT MDIO_T = net_gmii_to_rgmii_1_MDIO_T_pin
 PORT gmii_txd = net_gmii_to_rgmii_1_gmii_txd_pin
 PORT gmii_tx_en = net_gmii_to_rgmii_1_gmii_tx_en_pin
 PORT gmii_tx_clk = gmii_to_rgmii_1_gmii_tx_clk
 PORT gmii_tx_er = net_gmii_to_rgmii_1_gmii_tx_er_pin
 PORT MDC = gmii_to_rgmii_1_MDC
 PORT MDIO = gmii_to_rgmii_1_MDIO
 PORT clock_speed = gmii_to_rgmii_1_clock_speed
 PORT speed_mode = gmii_to_rgmii_1_speed_mode
END

BEGIN gmii_to_rgmii
 PARAMETER INSTANCE = gmii_to_rgmii_2
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_USE_IDELAY_CTRL = 0
 PORT tx_reset = net_gnd
 PORT rx_reset = net_gnd
 PORT gmii_clk = net_gnd
 PORT rgmii_txd = gmii_to_rgmii_2_rgmii_txd
 PORT rgmii_tx_ctl = gmii_to_rgmii_2_rgmii_tx_ctl
 PORT rgmii_txc = gmii_to_rgmii_2_rgmii_txc
 PORT rgmii_rxd = net_gmii_to_rgmii_2_rgmii_rxd_pin
 PORT rgmii_rx_ctl = net_gmii_to_rgmii_2_rgmii_rx_ctl_pin
 PORT rgmii_rxc = net_gmii_to_rgmii_2_rgmii_rxc_pin
 PORT clock_speed = gmii_to_rgmii_2_clock_speed
 PORT MDIO_MDC = net_gmii_to_rgmii_2_MDIO_MDC_pin
 PORT MDIO_I = gmii_to_rgmii_2_MDIO_I
 PORT MDIO_O = net_gmii_to_rgmii_2_MDIO_O_pin
 PORT MDIO_T = net_gmii_to_rgmii_2_MDIO_T_pin
 PORT MDC = gmii_to_rgmii_2_MDC
 PORT MDIO = gmii_to_rgmii_2_MDIO
 PORT gmii_txd = net_gmii_to_rgmii_2_gmii_txd_pin
 PORT gmii_tx_en = net_gmii_to_rgmii_2_gmii_tx_en_pin
 PORT gmii_tx_er = net_gmii_to_rgmii_2_gmii_tx_er_pin
 PORT gmii_tx_clk = gmii_to_rgmii_2_gmii_tx_clk
 PORT gmii_rxd = gmii_to_rgmii_2_gmii_rxd
 PORT gmii_rx_dv = gmii_to_rgmii_2_gmii_rx_dv
 PORT gmii_rx_er = gmii_to_rgmii_2_gmii_rx_er
 PORT gmii_rx_clk = gmii_to_rgmii_2_gmii_rx_clk
 PORT speed_mode = gmii_to_rgmii_2_speed_mode
 PORT clkin = processing_system7_0_FCLK_CLK0
 PORT duplex_status = gmii_to_rgmii_2_duplex_status
END

