{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "import magma as m\n",
    "m.set_mantle_target(\"coreir\")\n",
    "import mantle\n",
    "\n",
    "def DefineShiftRegister(n, init=0, has_ce=False, has_reset=False):\n",
    "    class _ShiftRegister(m.Circuit):\n",
    "        name = 'ShiftRegister_{}_{}_{}_{}'.format(n, init, has_ce, has_reset)\n",
    "        IO = ['I', m.In(m.Bit), 'O', m.Out(m.Bit)] + \\\n",
    "               m.ClockInterface(has_ce, has_reset)\n",
    "        @classmethod\n",
    "        def definition(siso):\n",
    "            ffs = mantle.FFs(n, init=init, has_ce=has_ce, has_reset=has_reset)\n",
    "            reg = m.braid(ffs, foldargs={\"I\":\"O\"})\n",
    "            reg(siso.I)\n",
    "            m.wire(reg.O, siso.O)\n",
    "            m.wireclock(siso, reg)\n",
    "    return _ShiftRegister"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "compiling DFF_init0_has_ceTrue_has_resetFalse\n",
      "compiling ShiftRegister_2_0_True_False\n",
      "module DFF_init0_has_ceTrue_has_resetFalse (input  I, output  O, input  CLK, input  CE);\n",
      "wire [0:0] inst0_out;\n",
      "coreir_reg_PE #(.init(0)) inst0 (.in({I}), .clk(CLK), .out(inst0_out), .en(CE));\n",
      "assign O = inst0_out[0];\n",
      "endmodule\n",
      "\n",
      "module ShiftRegister_2_0_True_False (input  I, output  O, input  CLK, input  CE);\n",
      "wire  inst0_O;\n",
      "wire  inst1_O;\n",
      "DFF_init0_has_ceTrue_has_resetFalse inst0 (.I(I), .O(inst0_O), .CLK(CLK), .CE(CE));\n",
      "DFF_init0_has_ceTrue_has_resetFalse inst1 (.I(inst0_O), .O(inst1_O), .CLK(CLK), .CE(CE));\n",
      "assign O = inst1_O;\n",
      "endmodule\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "from magma.backend.verilog import compile as compile_verilog\n",
    "print(compile_verilog(DefineShiftRegister(2, has_ce=True)))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{\"top\":\"global.ShiftRegister_2_0_True_False\",\n",
      "\"namespaces\":{\n",
      "  \"global\":{\n",
      "    \"modules\":{\n",
      "      \"DFF_init0_has_ceTrue_has_resetFalse\":{\n",
      "        \"type\":[\"Record\",[\n",
      "          [\"I\",\"BitIn\"],\n",
      "          [\"O\",\"Bit\"],\n",
      "          [\"CLK\",[\"Named\",\"coreir.clkIn\"]],\n",
      "          [\"CE\",\"BitIn\"]\n",
      "        ]],\n",
      "        \"instances\":{\n",
      "          \"inst0\":{\n",
      "            \"genref\":\"mantle.reg\",\n",
      "            \"genargs\":{\"has_clr\":[\"Bool\",false], \"has_en\":[\"Bool\",true], \"has_rst\":[\"Bool\",false], \"width\":[\"Int\",1]},\n",
      "            \"modargs\":{\"init\":[[\"BitVector\",1],\"1'h0\"]}\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"self.CLK\",\"inst0.clk\"],\n",
      "          [\"self.CE\",\"inst0.en\"],\n",
      "          [\"self.I\",\"inst0.in.0\"],\n",
      "          [\"self.O\",\"inst0.out.0\"]\n",
      "        ]\n",
      "      },\n",
      "      \"ShiftRegister_2_0_True_False\":{\n",
      "        \"type\":[\"Record\",[\n",
      "          [\"I\",\"BitIn\"],\n",
      "          [\"O\",\"Bit\"],\n",
      "          [\"CLK\",[\"Named\",\"coreir.clkIn\"]],\n",
      "          [\"CE\",\"BitIn\"]\n",
      "        ]],\n",
      "        \"instances\":{\n",
      "          \"inst0\":{\n",
      "            \"modref\":\"global.DFF_init0_has_ceTrue_has_resetFalse\"\n",
      "          },\n",
      "          \"inst1\":{\n",
      "            \"modref\":\"global.DFF_init0_has_ceTrue_has_resetFalse\"\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"self.CE\",\"inst0.CE\"],\n",
      "          [\"self.CLK\",\"inst0.CLK\"],\n",
      "          [\"self.I\",\"inst0.I\"],\n",
      "          [\"inst1.I\",\"inst0.O\"],\n",
      "          [\"self.CE\",\"inst1.CE\"],\n",
      "          [\"self.CLK\",\"inst1.CLK\"],\n",
      "          [\"self.O\",\"inst1.O\"]\n",
      "        ]\n",
      "      }\n",
      "    }\n",
      "  }\n",
      "}\n",
      "}\n"
     ]
    }
   ],
   "source": [
    "from magma.backend.coreir_ import compile as compile_coreir\n",
    "\n",
    "compile_coreir(DefineShiftRegister(2, has_ce=True), \"build/DefineShiftRegister.json\")\n",
    "with open(\"build/DefineShiftRegister.json\", \"r\") as f:\n",
    "    print(f.read())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "from magma.simulator import PythonSimulator\n",
    "from magma.bit_vector import BitVector\n",
    "\n",
    "N = 3\n",
    "ShiftRegisterNCE = DefineShiftRegister(N, has_ce=True)\n",
    "simulator = PythonSimulator(ShiftRegisterNCE, clock=ShiftRegisterNCE.CLK)\n",
    "outputs = []\n",
    "for j in range(2):\n",
    "    simulator.advance()\n",
    "for I, enable in [(1, 1), (0, 1), (1, 1), (0, 1), (1, 0), (0, 0), (1, 1), (1, 1), (1, 1), (1, 1)]:\n",
    "    simulator.set_value(ShiftRegisterNCE.I, bool(I))\n",
    "    simulator.set_value(ShiftRegisterNCE.CE, bool(enable))\n",
    "    for j in range(2):\n",
    "        simulator.advance()\n",
    "        O = simulator.get_value(ShiftRegisterNCE.O)\n",
    "        CLK = simulator.get_value(ShiftRegisterNCE.CLK)\n",
    "        outputs.append([O, I, enable, CLK])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAX8AAAD8CAYAAACfF6SlAAAABHNCSVQICAgIfAhkiAAAAAlwSFlz\nAAALEgAACxIB0t1+/AAAADl0RVh0U29mdHdhcmUAbWF0cGxvdGxpYiB2ZXJzaW9uIDIuMS4wLCBo\ndHRwOi8vbWF0cGxvdGxpYi5vcmcvpW3flQAACAJJREFUeJzt3bGLpHcdx/HvV5cE5FSwMEEMKdSz\nMMVBTKkQxCYpJGAgVcAivZ1go42lGm0SLDRBkKs8LXbFIlfZHh7iBTQcihH/ABENpPhZ3C2sZy47\nl5nn+e3M5/WChfDkZr+/38zs+56bnX22xxgFQJYPzV4AAOsTf4BA4g8QSPwBAok/QCDxBwgk/gCB\nxB8gkPgDBBJ/gEDiDxBI/AECiT9AIPEHCCT+AIHEHyCQ+AMEEn+AQIcX/+6x5cfxB5x7vMez92tu\n4p49v/Zt9gd/bq+kD+53+HZvv6ExesrcmbP3ae7M2fs8d+Zse75wjmYvYOe2ucPFbL/mzpy9T3Nn\nzrbnC+vwXvYB4FziDxBI/AECiT9AIPEHCLRR/Lv70e6+2t23u/vN7j7p7svd/cf3+LOvdffX7/73\nJ7r79939jV0vHIAP7ty3enZ3V9W1qnp9jPHC3WNXquqRc2738ar6bVX9ZIzxsx2sFYAd2eTM/+mq\neneM8erpgTHGzap6+31uc6mqflNVvxhjvLLdEgHYtU3i/0RV3XjAz/uDqvrdGOOHD74kAJa21Dd8\nr1fV17r7kwt9fgC2sEn8b1XVkw/4ea9W1StVddLdH33gVQGwqE3if72qHu7ul04PdPdTVfX4+91o\njPFyVb1RVde6+6GtVgnATp0b/3Hnsp/PVdVX777V81ZVfbeq/lFVn+/uv5/5eP6e236r7nxj+Ofd\n7WcKAC6Iw7uk8zZOr8a3zZX8tr0C4dqz9/G2M2fv421nzrbnC8vZOEAg8QcIJP4AgcQfIJD4AwQS\nf4BA4g8QSPwBAok/QCDxBwgk/gCBzv01jpFOr82RNDtt7szZ9pwxe5u5K1wXyJn//zqZePtZs/d1\n7szZ+zZ35mx7vqBc1RMgkDN/gEDiDxBI/AECiT9AIPEHCCT+AIHEHyCQ+AMEEn+AQOIPEEj8AQKJ\nP0Ag8QcIJP4AgcQfIJD4AwQSf4BA4g8QSPwBAok/QCDxBwgk/gCBxB8gkPgDBBJ/gEDiDxDoaPYC\ndq57zF4CqzmpMZ6dvYhVdB9X1TOzl8FKxuilR/QYB9ZK8c+ywhfJheB5nWWF5/XhnfmnxCBdagw9\nv9kRr/kDBBJ/gEDiDxBI/AECbRT/7n60u6929+3ufrO7T7r7cnf/p7tvnvl4cekFA7C9c9/t091d\nVdeq6vUxxgt3j12pqkeq6vYY48qySwRg1zY583+6qt4dY7x6emCMcbOq3l5sVQAsapP4P1FVN+7z\n/z5zz8s+X9rh2gBYyLY/5OVlH4A9tMmZ/62qenLphQCwnk3if72qHu7ul04PdPdTVfX4YqsCYFEb\nXdituz9VVS/XnX8BvFNVf62qb1bVH6rqT2f+6E/HGD/e/TLhHqfX9km51k3aflnc4V3VkwxpMUzb\nL4vzE74AgcQfIJD4AwQSf4BA4g8QSPwBAok/QCDxBwgk/gCBxB8gkPgDBBJ/gEDb/jIXmOv0gmfA\nA3Hmz746mb2ACRL3zEJc0hkgkDN/gEDiDxBI/AECiT9AIPEHCCT+AIHEHyCQ+AMEEn+AQOIPEEj8\nAQKJP0Ag8QcIJP4AgcQfIJD4AwQSf4BA4g8QSPwBAok/QCDxBwgk/gCBxB8gkPgDBBJ/gEBHsxew\nc91j4vSTGuPZ1ad2H1fVM6vPvcOe1zB3v6xtjF56RI8xs5ULmBv/VR60/2PP61t7z7P3y7pWeH4d\n3pn/jBBVXYwvzsQgpe151vObg+M1f4BA4g8QSPwBAok/QCDxBwh0bvy7+19rLASA9TjzBwgk/gCB\nxB8gkPgDBBJ/gEDiDxBI/AECnRv/McalNRYCwHqc+QMEEn+AQOIPEEj8AQKJP0Ag8QcIJP4AgcQf\nIJD4AwQSf4BA4g8Q6Gj2Ag5O95i9hNXZM+wdZ/67cxI4355zZnNgegwnMABpnPkDBBJ/gEDiDxBI\n/AECiT9AIPEHCCT+AIHEHyCQ+AMEEn+AQOIPEEj8AQKJP0Ag8QcIJP4AgcQfIJD4AwQSf4BA4g8Q\nSPwBAok/QCDxBwgk/gCBxB8gkPgDBBJ/gEDifwi6j6t7TPo4nr39CHMf4zmP8/w9z/tY4+4dY5U5\nLGmlJ8t9jdFT5yeY/RhXrf84X4Q9z7LCfX209ABW5Ivz8M34i3b24+zkYhFe9gEIJP4AgcQfIJD4\nAwTaKP7d/enu/nV3v9Xdt7v7R9390NKLA2AZ58a/u7uqfllVvxpjfK6qLlfVpar63sJrA2Ah577P\nv7u/UlXfGWN8+cyxj1XVX6rqsTHGv5ddIuc6fSverLd6eive8mbe155fB2mTl32+UFU3zh4YY/yz\nqv5WVZ9dYlEALGuT+HdVvdc/D+53HIALbpP436qqL549cPdln8eq6vYSiwJgWZvE/42q+kh3v1hV\n1d0frqrvV9VrXu8H2E/nxn/c+Y7wc1X1fHe/VVV/rqp3qurbC68NgIW4quch8G6Mw+fdPuyYn/AF\nCCT+AIHEHyCQ+AMEEn+AQOIPEEj8AQKJP0Ag8QcIJP4AgcQfIJD4AwQ6mr2AnTu9GBTrcZ9n8Dgf\nFGf+h+MkZGayWff3zMfZc2whLukMEMiZP0Ag8QcIJP4AgcQfIJD4AwQSf4BA4g8QSPwBAok/QCDx\nBwgk/gCBxB8gkPgDBBJ/gEDiDxBI/AECiT9AIPEHCCT+AIHEHyCQ+AMEEn+AQOIPEEj8AQKJP0Ag\n8QcIJP4AgcQfIJD4AwQSf4BA4g8QSPwBAv0Xq0D/B9DwHiMAAAAASUVORK5CYII=\n",
      "text/plain": [
       "<matplotlib.figure.Figure at 0x10f8469e8>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "from magma.waveform import waveform\n",
    "\n",
    "waveform(outputs, [\"O\", \"I\", \"CE\", \"CLK\"])"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.5"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
