// Seed: 2651018767
module module_0 (
    input supply1 id_0,
    input supply1 id_1
);
  assign {id_1, ~id_1}  = 1;
  assign module_1._id_1 = 0;
endmodule
module module_1 #(
    parameter id_1  = 32'd86,
    parameter id_10 = 32'd41,
    parameter id_3  = 32'd65
) (
    output supply0 id_0,
    output wor _id_1,
    output tri0 id_2,
    output tri1 _id_3,
    input wire id_4,
    input tri0 id_5,
    input wor id_6,
    output supply0 id_7,
    output supply1 id_8,
    output tri id_9,
    input supply1 _id_10
);
  assign id_7 = id_5;
  localparam id_12 = (1 + 1);
  assign id_9 = id_5;
  nor primCall (id_0, id_12, id_5, id_4);
  logic [id_3 : -1] id_13[{  -1  &&  id_10  ,  id_1  } : -1 'h0];
  always id_13 = 1;
  module_0 modCall_1 (
      id_6,
      id_6
  );
endmodule
