DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
]
instances [
(Instance
name "io"
duLibraryName "idx_fpga_lib"
duName "subbus_io"
elements [
]
mwi 0
uid 239,0
)
(Instance
name "addr_dec"
duLibraryName "idx_fpga_lib"
duName "vm_addr"
elements [
(GiElement
name "BASE_ADDR"
type "unsigned(15 DOWNTO 0)"
value "BASE_ADDR"
)
]
mwi 0
uid 345,0
)
(Instance
name "dprams"
duLibraryName "idx_fpga_lib"
duName "vm_dprams"
elements [
]
mwi 0
uid 363,0
)
(Instance
name "acq_sm"
duLibraryName "idx_fpga_lib"
duName "vm_acq_sm"
elements [
(GiElement
name "I2C_ADDR1"
type "std_logic_vector(6 DOWNTO 0)"
value "I2C_ADDR1"
)
(GiElement
name "I2C_ADDR2"
type "std_logic_vector(6 DOWNTO 0)"
value "I2C_ADDR2"
)
]
mwi 0
uid 401,0
)
(Instance
name "i2c_sm"
duLibraryName "idx_fpga_lib"
duName "ptrh_i2c_sm"
elements [
(GiElement
name "I2C_CLK_PRESCALE"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"009F\""
)
]
mwi 0
uid 527,0
)
(Instance
name "i2c"
duLibraryName "idx_fpga_lib"
duName "ptrh_i2c"
elements [
]
mwi 0
uid 657,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2010.3 (Build 21)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\vm\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\vm\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\vm"
)
(vvPair
variable "d_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\vm"
)
(vvPair
variable "date"
value "02/15/2012"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "15"
)
(vvPair
variable "entity_name"
value "vm"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "NORT-NBX200T"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "idx_fpga_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/idx_fpga_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/idx_fpga_lib/work"
)
(vvPair
variable "mm"
value "02"
)
(vvPair
variable "module_name"
value "vm"
)
(vvPair
variable "month"
value "Feb"
)
(vvPair
variable "month_long"
value "February"
)
(vvPair
variable "p"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\vm\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\vm\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "idx_fpga"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:/modeltech_10.0c/win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "16:59:38"
)
(vvPair
variable "unit"
value "vm"
)
(vvPair
variable "user"
value "nort"
)
(vvPair
variable "version"
value "2010.3 (Build 21)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2012"
)
(vvPair
variable "yy"
value "12"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "61000,73000,78000,74000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "61200,73000,69900,74000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "78000,69000,82000,70000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "78200,69000,81200,70000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "61000,71000,78000,72000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "61200,71000,71200,72000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,71000,61000,72000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,71000,59300,72000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "78000,70000,98000,74000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "78200,70200,87400,71200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "82000,69000,98000,70000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "82200,69000,85400,70000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,69000,78000,71000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "64150,69500,70850,70500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,72000,61000,73000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,72000,59300,73000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,73000,61000,74000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,73000,59900,74000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "61000,72000,78000,73000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "61200,72000,69600,73000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "57000,69000,98000,74000"
)
oxt "14000,66000,55000,71000"
)
*12 (SaComponent
uid 239,0
optionalChildren [
*13 (CptPort
uid 211,0
ps "OnEdgeStrategy"
shape (Triangle
uid 212,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,21625,11000,22375"
)
tg (CPTG
uid 213,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 214,0
va (VaSet
font "arial,8,0"
)
xt "12000,21500,14600,22500"
st "ExpRd"
blo "12000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpRd"
t "std_ulogic"
o 1
)
)
)
*14 (CptPort
uid 215,0
ps "OnEdgeStrategy"
shape (Triangle
uid 216,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,22625,11000,23375"
)
tg (CPTG
uid 217,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 218,0
va (VaSet
font "arial,8,0"
)
xt "12000,22500,14600,23500"
st "ExpWr"
blo "12000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpWr"
t "std_ulogic"
o 2
)
)
)
*15 (CptPort
uid 219,0
ps "OnEdgeStrategy"
shape (Triangle
uid 220,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20000,21625,20750,22375"
)
tg (CPTG
uid 221,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 222,0
va (VaSet
font "arial,8,0"
)
xt "16200,21500,19000,22500"
st "ExpAck"
ju 2
blo "19000,22300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ExpAck"
t "std_ulogic"
o 3
)
)
)
*16 (CptPort
uid 223,0
ps "OnEdgeStrategy"
shape (Triangle
uid 224,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,23625,11000,24375"
)
tg (CPTG
uid 225,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 226,0
va (VaSet
font "arial,8,0"
)
xt "12000,23500,14000,24500"
st "F8M"
blo "12000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "F8M"
t "std_ulogic"
o 4
)
)
)
*17 (CptPort
uid 227,0
ps "OnEdgeStrategy"
shape (Triangle
uid 228,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20000,22625,20750,23375"
)
tg (CPTG
uid 229,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 230,0
va (VaSet
font "arial,8,0"
)
xt "16700,22500,19000,23500"
st "RdEn"
ju 2
blo "19000,23300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RdEn"
t "std_ulogic"
o 5
)
)
)
*18 (CptPort
uid 231,0
ps "OnEdgeStrategy"
shape (Triangle
uid 232,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20000,23625,20750,24375"
)
tg (CPTG
uid 233,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 234,0
va (VaSet
font "arial,8,0"
)
xt "16700,23500,19000,24500"
st "WrEn"
ju 2
blo "19000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WrEn"
t "std_ulogic"
o 6
)
)
)
*19 (CptPort
uid 235,0
ps "OnEdgeStrategy"
shape (Triangle
uid 236,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20000,24625,20750,25375"
)
tg (CPTG
uid 237,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 238,0
va (VaSet
font "arial,8,0"
)
xt "16800,24500,19000,25500"
st "BdEn"
ju 2
blo "19000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "BdEn"
t "std_ulogic"
o 7
)
)
)
]
shape (Rectangle
uid 240,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "11000,21000,20000,27000"
)
ttg (MlTextGroup
uid 241,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*20 (Text
uid 242,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "12350,24000,17650,25000"
st "idx_fpga_lib"
blo "12350,24800"
tm "BdLibraryNameMgr"
)
*21 (Text
uid 243,0
va (VaSet
font "arial,8,1"
)
xt "12350,25000,16650,26000"
st "subbus_io"
blo "12350,25800"
tm "CptNameMgr"
)
*22 (Text
uid 244,0
va (VaSet
font "arial,8,1"
)
xt "12350,26000,13450,27000"
st "io"
blo "12350,26800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 245,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 246,0
text (MLText
uid 247,0
va (VaSet
font "Courier New,8,0"
)
xt "15000,21000,15000,21000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 248,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "11250,25250,12750,26750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*23 (PortIoIn
uid 261,0
shape (CompositeShape
uid 262,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 263,0
sl 0
ro 270
xt "6000,21625,7500,22375"
)
(Line
uid 264,0
sl 0
ro 270
xt "7500,22000,8000,22000"
pts [
"7500,22000"
"8000,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 265,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 266,0
va (VaSet
font "arial,8,0"
)
xt "2400,21500,5000,22500"
st "ExpRd"
ju 2
blo "5000,22300"
tm "WireNameMgr"
)
)
)
*24 (Net
uid 273,0
decl (Decl
n "ExpRd"
t "std_ulogic"
o 2
suid 1,0
)
declText (MLText
uid 274,0
va (VaSet
font "Courier New,8,0"
)
xt "58000,2800,70500,3600"
st "ExpRd     : std_ulogic
"
)
)
*25 (PortIoIn
uid 275,0
shape (CompositeShape
uid 276,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 277,0
sl 0
ro 270
xt "6000,31625,7500,32375"
)
(Line
uid 278,0
sl 0
ro 270
xt "7500,32000,8000,32000"
pts [
"7500,32000"
"8000,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 279,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 280,0
va (VaSet
font "arial,8,0"
)
xt "3000,31500,5000,32500"
st "Addr"
ju 2
blo "5000,32300"
tm "WireNameMgr"
)
)
)
*26 (Net
uid 287,0
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 2,0
)
declText (MLText
uid 288,0
va (VaSet
font "Courier New,8,0"
)
xt "58000,2000,80500,2800"
st "Addr      : std_logic_vector(15 DOWNTO 0)
"
)
)
*27 (PortIoIn
uid 289,0
shape (CompositeShape
uid 290,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 291,0
sl 0
ro 270
xt "18000,44625,19500,45375"
)
(Line
uid 292,0
sl 0
ro 270
xt "19500,45000,20000,45000"
pts [
"19500,45000"
"20000,45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 293,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 294,0
va (VaSet
font "arial,8,0"
)
xt "15700,44500,17000,45500"
st "rst"
ju 2
blo "17000,45300"
tm "WireNameMgr"
)
)
)
*28 (Net
uid 301,0
decl (Decl
n "rst"
t "std_ulogic"
o 4
suid 3,0
)
declText (MLText
uid 302,0
va (VaSet
font "Courier New,8,0"
)
xt "58000,4400,70500,5200"
st "rst       : std_ulogic
"
)
)
*29 (PortIoIn
uid 303,0
shape (CompositeShape
uid 304,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 305,0
sl 0
ro 270
xt "6000,23625,7500,24375"
)
(Line
uid 306,0
sl 0
ro 270
xt "7500,24000,8000,24000"
pts [
"7500,24000"
"8000,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 307,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 308,0
va (VaSet
font "arial,8,0"
)
xt "3000,23500,5000,24500"
st "F8M"
ju 2
blo "5000,24300"
tm "WireNameMgr"
)
)
)
*30 (Net
uid 315,0
decl (Decl
n "F8M"
t "std_ulogic"
o 3
suid 4,0
)
declText (MLText
uid 316,0
va (VaSet
font "Courier New,8,0"
)
xt "58000,3600,70500,4400"
st "F8M       : std_ulogic
"
)
)
*31 (PortIoOut
uid 317,0
shape (CompositeShape
uid 318,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 319,0
sl 0
ro 270
xt "39500,33625,41000,34375"
)
(Line
uid 320,0
sl 0
ro 270
xt "39000,34000,39500,34000"
pts [
"39000,34000"
"39500,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 321,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 322,0
va (VaSet
font "arial,8,0"
)
xt "42000,33500,44300,34500"
st "rData"
blo "42000,34300"
tm "WireNameMgr"
)
)
)
*32 (Net
uid 329,0
decl (Decl
n "rData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 5,0
)
declText (MLText
uid 330,0
va (VaSet
font "Courier New,8,0"
)
xt "58000,6000,80500,6800"
st "rData     : std_logic_vector(15 DOWNTO 0)
"
)
)
*33 (PortIoOut
uid 331,0
shape (CompositeShape
uid 332,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 333,0
sl 0
ro 270
xt "28500,21625,30000,22375"
)
(Line
uid 334,0
sl 0
ro 270
xt "28000,22000,28500,22000"
pts [
"28000,22000"
"28500,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 335,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 336,0
va (VaSet
font "arial,8,0"
)
xt "31000,21500,33800,22500"
st "ExpAck"
blo "31000,22300"
tm "WireNameMgr"
)
)
)
*34 (Net
uid 343,0
decl (Decl
n "ExpAck"
t "std_ulogic"
o 5
suid 6,0
)
declText (MLText
uid 344,0
va (VaSet
font "Courier New,8,0"
)
xt "58000,5200,70500,6000"
st "ExpAck    : std_ulogic
"
)
)
*35 (Blk
uid 345,0
shape (Rectangle
uid 346,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "11000,31000,19000,35000"
)
ttg (MlTextGroup
uid 347,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*36 (Text
uid 348,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "13350,31500,18650,32500"
st "idx_fpga_lib"
blo "13350,32300"
tm "BdLibraryNameMgr"
)
*37 (Text
uid 349,0
va (VaSet
font "arial,8,1"
)
xt "13350,32500,17050,33500"
st "vm_addr"
blo "13350,33300"
tm "BlkNameMgr"
)
*38 (Text
uid 350,0
va (VaSet
font "arial,8,1"
)
xt "13350,33500,17150,34500"
st "addr_dec"
blo "13350,34300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 351,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 352,0
text (MLText
uid 353,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "2000,41200,30000,42000"
st "BASE_ADDR = BASE_ADDR    ( unsigned(15 DOWNTO 0) )  "
)
header ""
)
elements [
(GiElement
name "BASE_ADDR"
type "unsigned(15 DOWNTO 0)"
value "BASE_ADDR"
)
]
)
viewicon (ZoomableIcon
uid 354,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "11250,33250,12750,34750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*39 (Net
uid 355,0
decl (Decl
n "BdEn"
t "std_ulogic"
o 9
suid 7,0
)
declText (MLText
uid 356,0
va (VaSet
font "Courier New,8,0"
)
xt "58000,12800,74000,13600"
st "SIGNAL BdEn      : std_ulogic
"
)
)
*40 (Blk
uid 363,0
shape (Rectangle
uid 364,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "28000,31000,36000,38000"
)
ttg (MlTextGroup
uid 365,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*41 (Text
uid 366,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "29350,31500,34650,32500"
st "idx_fpga_lib"
blo "29350,32300"
tm "BdLibraryNameMgr"
)
*42 (Text
uid 367,0
va (VaSet
font "arial,8,1"
)
xt "29350,32500,34150,33500"
st "vm_dprams"
blo "29350,33300"
tm "BlkNameMgr"
)
*43 (Text
uid 368,0
va (VaSet
font "arial,8,1"
)
xt "29350,33500,32550,34500"
st "dprams"
blo "29350,34300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 369,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 370,0
text (MLText
uid 371,0
va (VaSet
font "Courier New,8,0"
)
xt "29350,44500,29350,44500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 372,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "28250,36250,29750,37750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
blkPorts [
"F8M"
"RdEn"
"RegEn"
"WrEn"
"wData"
"rData"
"rst"
]
)
*44 (Net
uid 373,0
decl (Decl
n "RdEn"
t "std_ulogic"
o 15
suid 8,0
)
declText (MLText
uid 374,0
va (VaSet
font "Courier New,8,0"
)
xt "58000,17600,74000,18400"
st "SIGNAL RdEn      : std_ulogic
"
)
)
*45 (Net
uid 391,0
decl (Decl
n "RegEn"
t "std_ulogic_vector"
b "(4 DOWNTO 0)"
o 16
suid 10,0
)
declText (MLText
uid 392,0
va (VaSet
font "Courier New,8,0"
)
xt "58000,18400,84000,19200"
st "SIGNAL RegEn     : std_ulogic_vector(4 DOWNTO 0)
"
)
)
*46 (Blk
uid 401,0
shape (Rectangle
uid 402,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "45000,30000,53000,40000"
)
ttg (MlTextGroup
uid 403,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*47 (Text
uid 404,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "46350,31500,51650,32500"
st "idx_fpga_lib"
blo "46350,32300"
tm "BdLibraryNameMgr"
)
*48 (Text
uid 405,0
va (VaSet
font "arial,8,1"
)
xt "46350,32500,51150,33500"
st "vm_acq_sm"
blo "46350,33300"
tm "BlkNameMgr"
)
*49 (Text
uid 406,0
va (VaSet
font "arial,8,1"
)
xt "46350,33500,49550,34500"
st "acq_sm"
blo "46350,34300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 407,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 408,0
text (MLText
uid 409,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "46350,43500,77850,45100"
st "I2C_ADDR1 = I2C_ADDR1    ( std_logic_vector(6 DOWNTO 0) )  
I2C_ADDR2 = I2C_ADDR2    ( std_logic_vector(6 DOWNTO 0) )  "
)
header ""
)
elements [
(GiElement
name "I2C_ADDR1"
type "std_logic_vector(6 DOWNTO 0)"
value "I2C_ADDR1"
)
(GiElement
name "I2C_ADDR2"
type "std_logic_vector(6 DOWNTO 0)"
value "I2C_ADDR2"
)
]
)
viewicon (ZoomableIcon
uid 410,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "45250,38250,46750,39750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
)
*50 (Net
uid 421,0
lang 10
decl (Decl
n "wData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 23
suid 12,0
)
declText (MLText
uid 422,0
va (VaSet
font "Courier New,8,0"
)
xt "58000,24000,84000,24800"
st "SIGNAL wData     : std_logic_vector(15 DOWNTO 0)
"
)
)
*51 (Net
uid 433,0
decl (Decl
n "WrEn"
t "std_ulogic_vector"
b "(4 DOWNTO 0)"
o 18
suid 14,0
)
declText (MLText
uid 434,0
va (VaSet
font "Courier New,8,0"
)
xt "58000,20000,84000,20800"
st "SIGNAL WrEn      : std_ulogic_vector(4 DOWNTO 0)
"
)
)
*52 (SaComponent
uid 527,0
optionalChildren [
*53 (CptPort
uid 451,0
ps "OnEdgeStrategy"
shape (Triangle
uid 452,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,37625,59000,38375"
)
tg (CPTG
uid 453,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 454,0
va (VaSet
font "arial,8,0"
)
xt "60000,37500,62200,38500"
st "Done"
blo "60000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Done"
t "std_logic"
o 8
suid 116,0
)
)
)
*54 (CptPort
uid 455,0
ps "OnEdgeStrategy"
shape (Triangle
uid 456,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,38625,59000,39375"
)
tg (CPTG
uid 457,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 458,0
va (VaSet
font "arial,8,0"
)
xt "60000,38500,61500,39500"
st "Err"
blo "60000,39300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Err"
t "std_logic"
o 9
suid 117,0
)
)
)
*55 (CptPort
uid 459,0
ps "OnEdgeStrategy"
shape (Triangle
uid 460,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,39625,59000,40375"
)
tg (CPTG
uid 461,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 462,0
va (VaSet
font "arial,8,0"
)
xt "60000,39500,62000,40500"
st "F8M"
blo "60000,40300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "F8M"
t "std_ulogic"
o 25
suid 118,0
)
)
)
*56 (CptPort
uid 463,0
ps "OnEdgeStrategy"
shape (Triangle
uid 464,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,30625,59000,31375"
)
tg (CPTG
uid 465,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 466,0
va (VaSet
font "arial,8,0"
)
xt "60000,30500,63300,31500"
st "i2c_addr"
blo "60000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "i2c_addr"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 14
suid 119,0
)
)
)
*57 (CptPort
uid 467,0
ps "OnEdgeStrategy"
shape (Triangle
uid 468,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,34625,59000,35375"
)
tg (CPTG
uid 469,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 470,0
va (VaSet
font "arial,8,0"
)
xt "60000,34500,63500,35500"
st "i2c_rdata"
blo "60000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "i2c_rdata"
t "std_logic_vector"
b "(23 DOWNTO 0)"
o 15
suid 120,0
)
)
)
*58 (CptPort
uid 471,0
ps "OnEdgeStrategy"
shape (Triangle
uid 472,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,31625,59000,32375"
)
tg (CPTG
uid 473,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 474,0
va (VaSet
font "arial,8,0"
)
xt "60000,31500,63700,32500"
st "i2c_wdata"
blo "60000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "i2c_wdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 16
suid 121,0
)
)
)
*59 (CptPort
uid 475,0
ps "OnEdgeStrategy"
shape (Triangle
uid 476,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,35625,59000,36375"
)
tg (CPTG
uid 477,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 478,0
va (VaSet
font "arial,8,0"
)
xt "60000,35500,61400,36500"
st "Rd"
blo "60000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "Rd"
t "std_logic"
o 10
suid 122,0
)
)
)
*60 (CptPort
uid 479,0
ps "OnEdgeStrategy"
shape (Triangle
uid 480,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,36625,59000,37375"
)
tg (CPTG
uid 481,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 482,0
va (VaSet
font "arial,8,0"
)
xt "60000,36500,61800,37500"
st "Rd3"
blo "60000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "Rd3"
t "std_logic"
o 11
suid 123,0
)
)
)
*61 (CptPort
uid 483,0
ps "OnEdgeStrategy"
shape (Triangle
uid 484,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,40625,59000,41375"
)
tg (CPTG
uid 485,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 486,0
va (VaSet
font "arial,8,0"
)
xt "60000,40500,61300,41500"
st "rst"
blo "60000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 3
suid 124,0
)
)
)
*62 (CptPort
uid 487,0
ps "OnEdgeStrategy"
shape (Triangle
uid 488,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71000,36625,71750,37375"
)
tg (CPTG
uid 489,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 490,0
va (VaSet
font "arial,8,0"
)
xt "66400,36500,70000,37500"
st "wb_ack_o"
ju 2
blo "70000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_ack_o"
t "std_logic"
o 17
suid 125,0
)
)
)
*63 (CptPort
uid 491,0
ps "OnEdgeStrategy"
shape (Triangle
uid 492,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71000,30625,71750,31375"
)
tg (CPTG
uid 493,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 494,0
va (VaSet
font "arial,8,0"
)
xt "66600,30500,70000,31500"
st "wb_adr_i"
ju 2
blo "70000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 18
suid 126,0
)
)
)
*64 (CptPort
uid 495,0
ps "OnEdgeStrategy"
shape (Triangle
uid 496,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71000,35625,71750,36375"
)
tg (CPTG
uid 497,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 498,0
va (VaSet
font "arial,8,0"
)
xt "66600,35500,70000,36500"
st "wb_cyc_i"
ju 2
blo "70000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 19
suid 127,0
)
)
)
*65 (CptPort
uid 499,0
ps "OnEdgeStrategy"
shape (Triangle
uid 500,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71000,31625,71750,32375"
)
tg (CPTG
uid 501,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 502,0
va (VaSet
font "arial,8,0"
)
xt "66700,31500,70000,32500"
st "wb_dat_i"
ju 2
blo "70000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 20
suid 128,0
)
)
)
*66 (CptPort
uid 503,0
ps "OnEdgeStrategy"
shape (Triangle
uid 504,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71000,32625,71750,33375"
)
tg (CPTG
uid 505,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 506,0
va (VaSet
font "arial,8,0"
)
xt "66500,32500,70000,33500"
st "wb_dat_o"
ju 2
blo "70000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 21
suid 129,0
)
)
)
*67 (CptPort
uid 507,0
ps "OnEdgeStrategy"
shape (Triangle
uid 508,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71000,37625,71750,38375"
)
tg (CPTG
uid 509,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 510,0
va (VaSet
font "arial,8,0"
)
xt "66300,37500,70000,38500"
st "wb_inta_o"
ju 2
blo "70000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_inta_o"
t "std_logic"
o 22
suid 130,0
)
)
)
*68 (CptPort
uid 511,0
ps "OnEdgeStrategy"
shape (Triangle
uid 512,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71000,34625,71750,35375"
)
tg (CPTG
uid 513,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 514,0
va (VaSet
font "arial,8,0"
)
xt "66700,34500,70000,35500"
st "wb_stb_i"
ju 2
blo "70000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_stb_i"
t "std_logic"
o 23
suid 131,0
)
)
)
*69 (CptPort
uid 515,0
ps "OnEdgeStrategy"
shape (Triangle
uid 516,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71000,33625,71750,34375"
)
tg (CPTG
uid 517,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 518,0
va (VaSet
font "arial,8,0"
)
xt "66800,33500,70000,34500"
st "wb_we_i"
ju 2
blo "70000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_we_i"
t "std_logic"
o 24
suid 132,0
)
)
)
*70 (CptPort
uid 519,0
ps "OnEdgeStrategy"
shape (Triangle
uid 520,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,32625,59000,33375"
)
tg (CPTG
uid 521,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 522,0
va (VaSet
font "arial,8,0"
)
xt "60000,32500,61400,33500"
st "Wr"
blo "60000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "Wr"
t "std_logic"
o 12
suid 133,0
)
)
)
*71 (CptPort
uid 523,0
ps "OnEdgeStrategy"
shape (Triangle
uid 524,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,33625,59000,34375"
)
tg (CPTG
uid 525,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 526,0
va (VaSet
font "arial,8,0"
)
xt "60000,33500,62900,34500"
st "WrStop"
blo "60000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "WrStop"
t "std_logic"
o 13
suid 134,0
)
)
)
]
shape (Rectangle
uid 528,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "59000,30000,71000,43000"
)
oxt "15000,6000,23000,21000"
ttg (MlTextGroup
uid 529,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*72 (Text
uid 530,0
va (VaSet
font "arial,8,1"
)
xt "63350,39500,68650,40500"
st "idx_fpga_lib"
blo "63350,40300"
tm "BdLibraryNameMgr"
)
*73 (Text
uid 531,0
va (VaSet
font "arial,8,1"
)
xt "63350,40500,68650,41500"
st "ptrh_i2c_sm"
blo "63350,41300"
tm "CptNameMgr"
)
*74 (Text
uid 532,0
va (VaSet
font "arial,8,1"
)
xt "63350,41500,66250,42500"
st "i2c_sm"
blo "63350,42300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 533,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 534,0
text (MLText
uid 535,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,50200,76500,51000"
st "I2C_CLK_PRESCALE = X\"009F\"    ( std_logic_vector(15 DOWNTO 0) )  "
)
header ""
)
elements [
(GiElement
name "I2C_CLK_PRESCALE"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"009F\""
)
]
)
viewicon (ZoomableIcon
uid 536,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "59250,41250,60750,42750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*75 (Net
uid 537,0
decl (Decl
n "i2c_addr"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 20
suid 15,0
)
declText (MLText
uid 538,0
va (VaSet
font "Courier New,8,0"
)
xt "58000,21600,83500,22400"
st "SIGNAL i2c_addr  : std_logic_vector(6 DOWNTO 0)
"
)
)
*76 (Net
uid 545,0
decl (Decl
n "i2c_wdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 22
suid 16,0
)
declText (MLText
uid 546,0
va (VaSet
font "Courier New,8,0"
)
xt "58000,23200,83500,24000"
st "SIGNAL i2c_wdata : std_logic_vector(7 DOWNTO 0)
"
)
)
*77 (Net
uid 553,0
decl (Decl
n "Wr"
t "std_logic"
o 17
suid 17,0
)
declText (MLText
uid 554,0
va (VaSet
font "Courier New,8,0"
)
xt "58000,19200,73500,20000"
st "SIGNAL Wr        : std_logic
"
)
)
*78 (Net
uid 561,0
decl (Decl
n "WrStop"
t "std_logic"
o 19
suid 18,0
)
declText (MLText
uid 562,0
va (VaSet
font "Courier New,8,0"
)
xt "58000,20800,73500,21600"
st "SIGNAL WrStop    : std_logic
"
)
)
*79 (Net
uid 569,0
decl (Decl
n "i2c_rdata"
t "std_logic_vector"
b "(23 DOWNTO 0)"
o 21
suid 19,0
)
declText (MLText
uid 570,0
va (VaSet
font "Courier New,8,0"
)
xt "58000,22400,84000,23200"
st "SIGNAL i2c_rdata : std_logic_vector(23 DOWNTO 0)
"
)
)
*80 (Net
uid 577,0
decl (Decl
n "Rd"
t "std_logic"
o 13
suid 20,0
)
declText (MLText
uid 578,0
va (VaSet
font "Courier New,8,0"
)
xt "58000,16000,73500,16800"
st "SIGNAL Rd        : std_logic
"
)
)
*81 (Net
uid 585,0
decl (Decl
n "Rd3"
t "std_logic"
o 14
suid 21,0
)
declText (MLText
uid 586,0
va (VaSet
font "Courier New,8,0"
)
xt "58000,16800,73500,17600"
st "SIGNAL Rd3       : std_logic
"
)
)
*82 (Net
uid 593,0
decl (Decl
n "Done"
t "std_logic"
o 10
suid 22,0
)
declText (MLText
uid 594,0
va (VaSet
font "Courier New,8,0"
)
xt "58000,13600,73500,14400"
st "SIGNAL Done      : std_logic
"
)
)
*83 (Net
uid 601,0
decl (Decl
n "Err"
t "std_logic"
o 11
suid 23,0
)
declText (MLText
uid 602,0
va (VaSet
font "Courier New,8,0"
)
xt "58000,14400,73500,15200"
st "SIGNAL Err       : std_logic
"
)
)
*84 (SaComponent
uid 657,0
optionalChildren [
*85 (CptPort
uid 609,0
ps "OnEdgeStrategy"
shape (Triangle
uid 610,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78250,39625,79000,40375"
)
tg (CPTG
uid 611,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 612,0
va (VaSet
font "arial,8,0"
)
xt "80000,39500,82000,40500"
st "F8M"
blo "80000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "F8M"
t "std_ulogic"
o 1
)
)
)
*86 (CptPort
uid 613,0
ps "OnEdgeStrategy"
shape (Triangle
uid 614,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78250,40625,79000,41375"
)
tg (CPTG
uid 615,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 616,0
va (VaSet
font "arial,8,0"
)
xt "80000,40500,81300,41500"
st "rst"
blo "80000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 2
)
)
)
*87 (CptPort
uid 617,0
ps "OnEdgeStrategy"
shape (Triangle
uid 618,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78250,30625,79000,31375"
)
tg (CPTG
uid 619,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 620,0
va (VaSet
font "arial,8,0"
)
xt "80000,30500,86000,31500"
st "wb_adr_i : (2:0)"
blo "80000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 3
)
)
)
*88 (CptPort
uid 621,0
ps "OnEdgeStrategy"
shape (Triangle
uid 622,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78250,35625,79000,36375"
)
tg (CPTG
uid 623,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 624,0
va (VaSet
font "arial,8,0"
)
xt "80000,35500,83400,36500"
st "wb_cyc_i"
blo "80000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 4
)
)
)
*89 (CptPort
uid 625,0
ps "OnEdgeStrategy"
shape (Triangle
uid 626,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78250,31625,79000,32375"
)
tg (CPTG
uid 627,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 628,0
va (VaSet
font "arial,8,0"
)
xt "80000,31500,85900,32500"
st "wb_dat_i : (7:0)"
blo "80000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 5
)
)
)
*90 (CptPort
uid 629,0
ps "OnEdgeStrategy"
shape (Triangle
uid 630,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78250,34625,79000,35375"
)
tg (CPTG
uid 631,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 632,0
va (VaSet
font "arial,8,0"
)
xt "80000,34500,83300,35500"
st "wb_stb_i"
blo "80000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_stb_i"
t "std_logic"
o 6
)
)
)
*91 (CptPort
uid 633,0
ps "OnEdgeStrategy"
shape (Triangle
uid 634,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78250,33625,79000,34375"
)
tg (CPTG
uid 635,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 636,0
va (VaSet
font "arial,8,0"
)
xt "80000,33500,83200,34500"
st "wb_we_i"
blo "80000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_we_i"
t "std_logic"
o 7
)
)
)
*92 (CptPort
uid 637,0
ps "OnEdgeStrategy"
shape (Diamond
uid 638,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89000,34625,89750,35375"
)
tg (CPTG
uid 639,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 640,0
va (VaSet
font "arial,8,0"
)
xt "86600,34500,88000,35500"
st "scl"
ju 2
blo "88000,35300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "scl"
t "std_logic"
o 8
)
)
)
*93 (CptPort
uid 641,0
ps "OnEdgeStrategy"
shape (Diamond
uid 642,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89000,35625,89750,36375"
)
tg (CPTG
uid 643,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 644,0
va (VaSet
font "arial,8,0"
)
xt "86400,35500,88000,36500"
st "sda"
ju 2
blo "88000,36300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda"
t "std_logic"
o 9
)
)
)
*94 (CptPort
uid 645,0
ps "OnEdgeStrategy"
shape (Triangle
uid 646,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78250,36625,79000,37375"
)
tg (CPTG
uid 647,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 648,0
va (VaSet
font "arial,8,0"
)
xt "80000,36500,83600,37500"
st "wb_ack_o"
blo "80000,37300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_ack_o"
t "std_logic"
o 10
)
)
)
*95 (CptPort
uid 649,0
ps "OnEdgeStrategy"
shape (Triangle
uid 650,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78250,32625,79000,33375"
)
tg (CPTG
uid 651,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 652,0
va (VaSet
font "arial,8,0"
)
xt "80000,32500,86100,33500"
st "wb_dat_o : (7:0)"
blo "80000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 11
)
)
)
*96 (CptPort
uid 653,0
ps "OnEdgeStrategy"
shape (Triangle
uid 654,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78250,37625,79000,38375"
)
tg (CPTG
uid 655,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 656,0
va (VaSet
font "arial,8,0"
)
xt "80000,37500,83700,38500"
st "wb_inta_o"
blo "80000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_inta_o"
t "std_logic"
o 12
)
)
)
]
shape (Rectangle
uid 658,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "79000,30000,89000,43000"
)
ttg (MlTextGroup
uid 659,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*97 (Text
uid 660,0
va (VaSet
font "arial,8,1"
)
xt "82850,40000,88150,41000"
st "idx_fpga_lib"
blo "82850,40800"
tm "BdLibraryNameMgr"
)
*98 (Text
uid 661,0
va (VaSet
font "arial,8,1"
)
xt "82850,41000,86250,42000"
st "ptrh_i2c"
blo "82850,41800"
tm "CptNameMgr"
)
*99 (Text
uid 662,0
va (VaSet
font "arial,8,1"
)
xt "82850,42000,84250,43000"
st "i2c"
blo "82850,42800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 663,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 664,0
text (MLText
uid 665,0
va (VaSet
font "Courier New,8,0"
)
xt "86500,30000,86500,30000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 666,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "79250,41250,80750,42750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*100 (Net
uid 691,0
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 25
suid 24,0
)
declText (MLText
uid 692,0
va (VaSet
font "Courier New,8,0"
)
xt "58000,25600,83500,26400"
st "SIGNAL wb_adr_i  : std_logic_vector(2 DOWNTO 0)
"
)
)
*101 (Net
uid 697,0
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 27
suid 25,0
)
declText (MLText
uid 698,0
va (VaSet
font "Courier New,8,0"
)
xt "58000,27200,83500,28000"
st "SIGNAL wb_dat_i  : std_logic_vector(7 DOWNTO 0)
"
)
)
*102 (Net
uid 703,0
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 28
suid 26,0
)
declText (MLText
uid 704,0
va (VaSet
font "Courier New,8,0"
)
xt "58000,28000,83500,28800"
st "SIGNAL wb_dat_o  : std_logic_vector(7 DOWNTO 0)
"
)
)
*103 (Net
uid 709,0
decl (Decl
n "wb_we_i"
t "std_logic"
o 31
suid 27,0
)
declText (MLText
uid 710,0
va (VaSet
font "Courier New,8,0"
)
xt "58000,30400,73500,31200"
st "SIGNAL wb_we_i   : std_logic
"
)
)
*104 (Net
uid 715,0
decl (Decl
n "wb_stb_i"
t "std_logic"
o 30
suid 28,0
)
declText (MLText
uid 716,0
va (VaSet
font "Courier New,8,0"
)
xt "58000,29600,73500,30400"
st "SIGNAL wb_stb_i  : std_logic
"
)
)
*105 (Net
uid 721,0
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 26
suid 29,0
)
declText (MLText
uid 722,0
va (VaSet
font "Courier New,8,0"
)
xt "58000,26400,73500,27200"
st "SIGNAL wb_cyc_i  : std_logic
"
)
)
*106 (Net
uid 727,0
decl (Decl
n "wb_ack_o"
t "std_logic"
o 24
suid 30,0
)
declText (MLText
uid 728,0
va (VaSet
font "Courier New,8,0"
)
xt "58000,24800,73500,25600"
st "SIGNAL wb_ack_o  : std_logic
"
)
)
*107 (Net
uid 733,0
decl (Decl
n "wb_inta_o"
t "std_logic"
o 29
suid 31,0
)
declText (MLText
uid 734,0
va (VaSet
font "Courier New,8,0"
)
xt "58000,28800,73500,29600"
st "SIGNAL wb_inta_o : std_logic
"
)
)
*108 (PortIoInOut
uid 787,0
shape (CompositeShape
uid 788,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 789,0
sl 0
xt "91500,34625,93000,35375"
)
(Line
uid 790,0
sl 0
xt "91000,35000,91500,35000"
pts [
"91000,35000"
"91500,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 791,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 792,0
va (VaSet
font "arial,8,0"
)
xt "94000,34500,95900,35500"
st "SCL"
blo "94000,35300"
tm "WireNameMgr"
)
)
)
*109 (Net
uid 799,0
decl (Decl
n "SCL"
t "std_logic"
o 7
suid 32,0
)
declText (MLText
uid 800,0
va (VaSet
font "Courier New,8,0"
)
xt "58000,6800,70000,7600"
st "SCL       : std_logic
"
)
)
*110 (PortIoInOut
uid 801,0
shape (CompositeShape
uid 802,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 803,0
sl 0
xt "91500,35625,93000,36375"
)
(Line
uid 804,0
sl 0
xt "91000,36000,91500,36000"
pts [
"91000,36000"
"91500,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 805,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 806,0
va (VaSet
font "arial,8,0"
)
xt "94000,35500,96000,36500"
st "SDA"
blo "94000,36300"
tm "WireNameMgr"
)
)
)
*111 (Net
uid 813,0
decl (Decl
n "SDA"
t "std_logic"
o 8
suid 33,0
)
declText (MLText
uid 814,0
va (VaSet
font "Courier New,8,0"
)
xt "58000,7600,70000,8400"
st "SDA       : std_logic
"
)
)
*112 (Net
uid 979,0
decl (Decl
n "ExpWr"
t "std_ulogic"
o 12
suid 36,0
i "'0'"
)
declText (MLText
uid 980,0
va (VaSet
font "Courier New,8,0"
)
xt "58000,15200,77500,16000"
st "SIGNAL ExpWr     : std_ulogic := '0'
"
)
)
*113 (Wire
uid 267,0
shape (OrthoPolyLine
uid 268,0
va (VaSet
vasetType 3
)
xt "8000,22000,10250,22000"
pts [
"8000,22000"
"10250,22000"
]
)
start &23
end &13
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 271,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 272,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "10000,21000,12600,22000"
st "ExpRd"
blo "10000,21800"
tm "WireNameMgr"
)
)
on &24
)
*114 (Wire
uid 281,0
shape (OrthoPolyLine
uid 282,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,32000,11000,32000"
pts [
"8000,32000"
"11000,32000"
]
)
start &25
end &35
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 285,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 286,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "10000,31000,15000,32000"
st "Addr : (15:0)"
blo "10000,31800"
tm "WireNameMgr"
)
)
on &26
)
*115 (Wire
uid 295,0
optionalChildren [
*116 (BdJunction
uid 677,0
ps "OnConnectorStrategy"
shape (Circle
uid 678,0
va (VaSet
vasetType 1
)
xt "41600,44600,42400,45400"
radius 400
)
)
*117 (BdJunction
uid 1206,0
ps "OnConnectorStrategy"
shape (Circle
uid 1207,0
va (VaSet
vasetType 1
)
xt "24600,44600,25400,45400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 296,0
va (VaSet
vasetType 3
)
xt "20000,37000,45000,45000"
pts [
"20000,45000"
"42000,45000"
"42000,37000"
"45000,37000"
]
)
start &27
end &46
ss 0
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 299,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 300,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "22000,44000,23300,45000"
st "rst"
blo "22000,44800"
tm "WireNameMgr"
)
)
on &28
)
*118 (Wire
uid 309,0
optionalChildren [
*119 (BdJunction
uid 399,0
ps "OnConnectorStrategy"
shape (Circle
uid 400,0
va (VaSet
vasetType 1
)
xt "8600,23600,9400,24400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 310,0
va (VaSet
vasetType 3
)
xt "8000,24000,10250,24000"
pts [
"8000,24000"
"10250,24000"
]
)
start &29
end &16
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 313,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 314,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "10000,23000,12000,24000"
st "F8M"
blo "10000,23800"
tm "WireNameMgr"
)
)
on &30
)
*120 (Wire
uid 323,0
shape (OrthoPolyLine
uid 324,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "36000,34000,39000,34000"
pts [
"36000,34000"
"39000,34000"
]
)
start &40
end &31
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 327,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 328,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "38000,33000,43300,34000"
st "rData : (15:0)"
blo "38000,33800"
tm "WireNameMgr"
)
)
on &32
)
*121 (Wire
uid 337,0
shape (OrthoPolyLine
uid 338,0
va (VaSet
vasetType 3
)
xt "20750,22000,28000,22000"
pts [
"20750,22000"
"28000,22000"
]
)
start &15
end &33
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 341,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 342,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "23000,21000,25800,22000"
st "ExpAck"
blo "23000,21800"
tm "WireNameMgr"
)
)
on &34
)
*122 (Wire
uid 357,0
shape (OrthoPolyLine
uid 358,0
va (VaSet
vasetType 3
)
xt "19000,25000,23000,32000"
pts [
"19000,32000"
"23000,32000"
"23000,25000"
"20750,25000"
]
)
start &35
end &19
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 361,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 362,0
va (VaSet
font "arial,8,0"
)
xt "21000,31000,23200,32000"
st "BdEn"
blo "21000,31800"
tm "WireNameMgr"
)
)
on &39
)
*123 (Wire
uid 375,0
shape (OrthoPolyLine
uid 376,0
va (VaSet
vasetType 3
)
xt "20750,23000,28000,32000"
pts [
"20750,23000"
"24000,23000"
"24000,32000"
"28000,32000"
]
)
start &17
end &40
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 379,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 380,0
va (VaSet
font "arial,8,0"
)
xt "22750,22000,25050,23000"
st "RdEn"
blo "22750,22800"
tm "WireNameMgr"
)
)
on &44
)
*124 (Wire
uid 383,0
shape (OrthoPolyLine
uid 384,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19000,33000,28000,33000"
pts [
"19000,33000"
"28000,33000"
]
)
start &35
end &40
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 389,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 390,0
va (VaSet
font "arial,8,0"
)
xt "21000,32000,26400,33000"
st "RegEn : (4:0)"
blo "21000,32800"
tm "WireNameMgr"
)
)
on &45
)
*125 (Wire
uid 393,0
optionalChildren [
*126 (BdJunction
uid 441,0
ps "OnConnectorStrategy"
shape (Circle
uid 442,0
va (VaSet
vasetType 1
)
xt "8600,35600,9400,36400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 394,0
va (VaSet
vasetType 3
)
xt "9000,24000,28000,36000"
pts [
"9000,24000"
"9000,36000"
"28000,36000"
]
)
start &119
end &40
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 397,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 398,0
va (VaSet
font "arial,8,0"
)
xt "25000,35000,27000,36000"
st "F8M"
blo "25000,35800"
tm "WireNameMgr"
)
)
on &30
)
*127 (Wire
uid 413,0
shape (OrthoPolyLine
uid 414,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "36000,32000,45000,32000"
pts [
"45000,32000"
"36000,32000"
]
)
start &46
end &40
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 419,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 420,0
va (VaSet
font "arial,8,0"
)
xt "39000,31000,44500,32000"
st "wData : (15:0)"
blo "39000,31800"
tm "WireNameMgr"
)
)
on &50
)
*128 (Wire
uid 425,0
shape (OrthoPolyLine
uid 426,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "36000,33000,45000,33000"
pts [
"45000,33000"
"36000,33000"
]
)
start &46
end &40
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 431,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 432,0
va (VaSet
font "arial,8,0"
)
xt "39000,32000,43900,33000"
st "WrEn : (4:0)"
blo "39000,32800"
tm "WireNameMgr"
)
)
on &51
)
*129 (Wire
uid 435,0
optionalChildren [
*130 (BdJunction
uid 671,0
ps "OnConnectorStrategy"
shape (Circle
uid 672,0
va (VaSet
vasetType 1
)
xt "40600,43600,41400,44400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 436,0
va (VaSet
vasetType 3
)
xt "9000,36000,45000,44000"
pts [
"9000,36000"
"9000,44000"
"41000,44000"
"41000,36000"
"45000,36000"
]
)
start &126
end &46
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 439,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 440,0
va (VaSet
font "arial,8,0"
)
xt "42000,35000,44000,36000"
st "F8M"
blo "42000,35800"
tm "WireNameMgr"
)
)
on &30
)
*131 (Wire
uid 539,0
shape (OrthoPolyLine
uid 540,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53000,31000,58250,31000"
pts [
"58250,31000"
"53000,31000"
]
)
start &56
end &46
sat 32
eat 2
sty 1
stc 0
st 0
si 0
tg (WTG
uid 543,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 544,0
va (VaSet
font "arial,8,0"
)
xt "54250,30000,57550,31000"
st "i2c_addr"
blo "54250,30800"
tm "WireNameMgr"
)
)
on &75
)
*132 (Wire
uid 547,0
shape (OrthoPolyLine
uid 548,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53000,32000,58250,32000"
pts [
"58250,32000"
"53000,32000"
]
)
start &58
end &46
sat 32
eat 2
sty 1
stc 0
st 0
si 0
tg (WTG
uid 551,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 552,0
va (VaSet
font "arial,8,0"
)
xt "53250,31000,56950,32000"
st "i2c_wdata"
blo "53250,31800"
tm "WireNameMgr"
)
)
on &76
)
*133 (Wire
uid 555,0
shape (OrthoPolyLine
uid 556,0
va (VaSet
vasetType 3
)
xt "53000,33000,58250,33000"
pts [
"58250,33000"
"53000,33000"
]
)
start &70
end &46
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 559,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 560,0
va (VaSet
font "arial,8,0"
)
xt "56250,32000,57650,33000"
st "Wr"
blo "56250,32800"
tm "WireNameMgr"
)
)
on &77
)
*134 (Wire
uid 563,0
shape (OrthoPolyLine
uid 564,0
va (VaSet
vasetType 3
)
xt "53000,34000,58250,34000"
pts [
"58250,34000"
"53000,34000"
]
)
start &71
end &46
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 567,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 568,0
va (VaSet
font "arial,8,0"
)
xt "54250,33000,57150,34000"
st "WrStop"
blo "54250,33800"
tm "WireNameMgr"
)
)
on &78
)
*135 (Wire
uid 571,0
shape (OrthoPolyLine
uid 572,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53000,35000,58250,35000"
pts [
"58250,35000"
"53000,35000"
]
)
start &57
end &46
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 575,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 576,0
va (VaSet
font "arial,8,0"
)
xt "53250,34000,56750,35000"
st "i2c_rdata"
blo "53250,34800"
tm "WireNameMgr"
)
)
on &79
)
*136 (Wire
uid 579,0
shape (OrthoPolyLine
uid 580,0
va (VaSet
vasetType 3
)
xt "53000,36000,58250,36000"
pts [
"58250,36000"
"53000,36000"
]
)
start &59
end &46
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 583,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 584,0
va (VaSet
font "arial,8,0"
)
xt "56250,35000,57650,36000"
st "Rd"
blo "56250,35800"
tm "WireNameMgr"
)
)
on &80
)
*137 (Wire
uid 587,0
shape (OrthoPolyLine
uid 588,0
va (VaSet
vasetType 3
)
xt "53000,37000,58250,37000"
pts [
"58250,37000"
"53000,37000"
]
)
start &60
end &46
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 591,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 592,0
va (VaSet
font "arial,8,0"
)
xt "55250,36000,57050,37000"
st "Rd3"
blo "55250,36800"
tm "WireNameMgr"
)
)
on &81
)
*138 (Wire
uid 595,0
shape (OrthoPolyLine
uid 596,0
va (VaSet
vasetType 3
)
xt "53000,38000,58250,38000"
pts [
"58250,38000"
"53000,38000"
]
)
start &53
end &46
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 599,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 600,0
va (VaSet
font "arial,8,0"
)
xt "55250,37000,57450,38000"
st "Done"
blo "55250,37800"
tm "WireNameMgr"
)
)
on &82
)
*139 (Wire
uid 603,0
shape (OrthoPolyLine
uid 604,0
va (VaSet
vasetType 3
)
xt "53000,39000,58250,39000"
pts [
"58250,39000"
"53000,39000"
]
)
start &54
end &46
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 607,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 608,0
va (VaSet
font "arial,8,0"
)
xt "55250,38000,56750,39000"
st "Err"
blo "55250,38800"
tm "WireNameMgr"
)
)
on &83
)
*140 (Wire
uid 667,0
optionalChildren [
*141 (BdJunction
uid 683,0
ps "OnConnectorStrategy"
shape (Circle
uid 684,0
va (VaSet
vasetType 1
)
xt "54600,43600,55400,44400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 668,0
va (VaSet
vasetType 3
)
xt "41000,40000,58250,44000"
pts [
"58250,40000"
"55000,40000"
"55000,44000"
"41000,44000"
]
)
start &55
end &130
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 669,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 670,0
va (VaSet
font "arial,8,0"
)
xt "55250,39000,57250,40000"
st "F8M"
blo "55250,39800"
tm "WireNameMgr"
)
)
on &30
)
*142 (Wire
uid 673,0
optionalChildren [
*143 (BdJunction
uid 689,0
ps "OnConnectorStrategy"
shape (Circle
uid 690,0
va (VaSet
vasetType 1
)
xt "55600,44600,56400,45400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 674,0
va (VaSet
vasetType 3
)
xt "42000,41000,58250,45000"
pts [
"58250,41000"
"56000,41000"
"56000,45000"
"42000,45000"
]
)
start &61
end &116
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 675,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 676,0
va (VaSet
font "arial,8,0"
)
xt "56250,40000,57550,41000"
st "rst"
blo "56250,40800"
tm "WireNameMgr"
)
)
on &28
)
*144 (Wire
uid 679,0
shape (OrthoPolyLine
uid 680,0
va (VaSet
vasetType 3
)
xt "55000,40000,78250,44000"
pts [
"78250,40000"
"75000,40000"
"75000,44000"
"55000,44000"
]
)
start &85
end &141
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 681,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 682,0
va (VaSet
font "arial,8,0"
)
xt "75250,39000,77250,40000"
st "F8M"
blo "75250,39800"
tm "WireNameMgr"
)
)
on &30
)
*145 (Wire
uid 685,0
shape (OrthoPolyLine
uid 686,0
va (VaSet
vasetType 3
)
xt "56000,41000,78250,45000"
pts [
"78250,41000"
"76000,41000"
"76000,45000"
"56000,45000"
]
)
start &86
end &143
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 687,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 688,0
va (VaSet
font "arial,8,0"
)
xt "76250,40000,77550,41000"
st "rst"
blo "76250,40800"
tm "WireNameMgr"
)
)
on &28
)
*146 (Wire
uid 693,0
shape (OrthoPolyLine
uid 694,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "71750,31000,78250,31000"
pts [
"78250,31000"
"71750,31000"
]
)
start &87
end &63
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 695,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 696,0
va (VaSet
font "arial,8,0"
)
xt "71250,30000,77250,31000"
st "wb_adr_i : (2:0)"
blo "71250,30800"
tm "WireNameMgr"
)
)
on &100
)
*147 (Wire
uid 699,0
shape (OrthoPolyLine
uid 700,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "71750,32000,78250,32000"
pts [
"71750,32000"
"78250,32000"
]
)
start &65
end &89
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 701,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 702,0
va (VaSet
font "arial,8,0"
)
xt "73750,31000,77050,32000"
st "wb_dat_i"
blo "73750,31800"
tm "WireNameMgr"
)
)
on &101
)
*148 (Wire
uid 705,0
shape (OrthoPolyLine
uid 706,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "71750,33000,78250,33000"
pts [
"78250,33000"
"71750,33000"
]
)
start &95
end &66
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 707,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 708,0
va (VaSet
font "arial,8,0"
)
xt "71250,32000,77350,33000"
st "wb_dat_o : (7:0)"
blo "71250,32800"
tm "WireNameMgr"
)
)
on &102
)
*149 (Wire
uid 711,0
shape (OrthoPolyLine
uid 712,0
va (VaSet
vasetType 3
)
xt "71750,34000,78250,34000"
pts [
"71750,34000"
"78250,34000"
]
)
start &69
end &91
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 713,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 714,0
va (VaSet
font "arial,8,0"
)
xt "73750,33000,76950,34000"
st "wb_we_i"
blo "73750,33800"
tm "WireNameMgr"
)
)
on &103
)
*150 (Wire
uid 717,0
shape (OrthoPolyLine
uid 718,0
va (VaSet
vasetType 3
)
xt "71750,35000,78250,35000"
pts [
"78250,35000"
"71750,35000"
]
)
start &90
end &68
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 719,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 720,0
va (VaSet
font "arial,8,0"
)
xt "74250,34000,77550,35000"
st "wb_stb_i"
blo "74250,34800"
tm "WireNameMgr"
)
)
on &104
)
*151 (Wire
uid 723,0
shape (OrthoPolyLine
uid 724,0
va (VaSet
vasetType 3
)
xt "71750,36000,78250,36000"
pts [
"71750,36000"
"78250,36000"
]
)
start &64
end &88
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 725,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 726,0
va (VaSet
font "arial,8,0"
)
xt "73750,35000,77150,36000"
st "wb_cyc_i"
blo "73750,35800"
tm "WireNameMgr"
)
)
on &105
)
*152 (Wire
uid 729,0
shape (OrthoPolyLine
uid 730,0
va (VaSet
vasetType 3
)
xt "71750,37000,78250,37000"
pts [
"78250,37000"
"71750,37000"
]
)
start &94
end &62
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 731,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 732,0
va (VaSet
font "arial,8,0"
)
xt "73250,36000,76850,37000"
st "wb_ack_o"
blo "73250,36800"
tm "WireNameMgr"
)
)
on &106
)
*153 (Wire
uid 735,0
shape (OrthoPolyLine
uid 736,0
va (VaSet
vasetType 3
)
xt "71750,38000,78250,38000"
pts [
"71750,38000"
"78250,38000"
]
)
start &67
end &96
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 737,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 738,0
va (VaSet
font "arial,8,0"
)
xt "73750,37000,77450,38000"
st "wb_inta_o"
blo "73750,37800"
tm "WireNameMgr"
)
)
on &107
)
*154 (Wire
uid 793,0
shape (OrthoPolyLine
uid 794,0
va (VaSet
vasetType 3
)
xt "89750,35000,91000,35000"
pts [
"89750,35000"
"91000,35000"
]
)
start &92
end &108
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 797,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 798,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "92000,34000,93900,35000"
st "SCL"
blo "92000,34800"
tm "WireNameMgr"
)
)
on &109
)
*155 (Wire
uid 807,0
shape (OrthoPolyLine
uid 808,0
va (VaSet
vasetType 3
)
xt "89750,36000,91000,36000"
pts [
"89750,36000"
"91000,36000"
]
)
start &93
end &110
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 811,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 812,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "92000,35000,94000,36000"
st "SDA"
blo "92000,35800"
tm "WireNameMgr"
)
)
on &111
)
*156 (Wire
uid 981,0
shape (OrthoPolyLine
uid 982,0
va (VaSet
vasetType 3
)
xt "6000,23000,10250,23000"
pts [
"10250,23000"
"6000,23000"
]
)
start &14
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 985,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 986,0
va (VaSet
font "arial,8,0"
)
xt "6250,22000,8850,23000"
st "ExpWr"
blo "6250,22800"
tm "WireNameMgr"
)
)
on &112
)
*157 (Wire
uid 1200,0
shape (OrthoPolyLine
uid 1201,0
va (VaSet
vasetType 3
)
xt "25000,37000,28000,45000"
pts [
"25000,45000"
"25000,37000"
"28000,37000"
]
)
start &117
end &40
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1204,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1205,0
va (VaSet
font "arial,8,0"
)
xt "26000,36000,27300,37000"
st "rst"
blo "26000,36800"
tm "WireNameMgr"
)
)
on &28
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *158 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*159 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*160 (MLText
uid 43,0
va (VaSet
font "arial,8,0"
)
xt "0,1000,10900,4000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*161 (Text
uid 45,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*162 (Text
uid 46,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*163 (MLText
uid 47,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*164 (Text
uid 48,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*165 (MLText
uid 49,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*166 (Text
uid 50,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*167 (MLText
uid 51,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,153,1281,931"
viewArea "17236,-24073,100162,25089"
cachedDiagramExtent "0,0,98000,74000"
pageSetupInfo (PageSetupInfo
ptrCmd "Adobe PDF,winspool,"
fileName "My Documents\\*.pdf"
toPrinter 1
colour 1
xMargin 49
yMargin 49
paperWidth 783
paperHeight 1013
windowsPaperWidth 783
windowsPaperHeight 1013
paperType "Letter"
windowsPaperName "Letter"
windowsPaperType 1
scale 70
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 1349,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*168 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*169 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*170 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*171 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*172 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*173 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*174 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*175 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*176 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*177 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*178 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*179 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*180 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*181 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*182 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*183 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*184 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*185 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*186 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*187 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*188 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "56000,0,61400,1000"
st "Declarations"
blo "56000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "56000,1000,58700,2000"
st "Ports:"
blo "56000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "arial,8,1"
)
xt "56000,8400,59800,9400"
st "Pre User:"
blo "56000,9200"
)
preUserText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "58000,9400,81500,11800"
st "attribute PULLUP: string;
attribute PULLUP of SCL : SIGNAL is \"TRUE\";
attribute PULLUP of SDA : SIGNAL is \"TRUE\";"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "56000,11800,63100,12800"
st "Diagram Signals:"
blo "56000,12600"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "56000,0,60700,1000"
st "Post User:"
blo "56000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "56000,0,56000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 36,0
usingSuid 1
emptyRow *189 (LEmptyRow
)
uid 54,0
optionalChildren [
*190 (RefLabelRowHdr
)
*191 (TitleRowHdr
)
*192 (FilterRowHdr
)
*193 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*194 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*195 (GroupColHdr
tm "GroupColHdrMgr"
)
*196 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*197 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*198 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*199 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*200 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*201 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*202 (LeafLogPort
port (LogicalPort
decl (Decl
n "ExpRd"
t "std_ulogic"
o 2
suid 1,0
)
)
uid 249,0
scheme 0
)
*203 (LeafLogPort
port (LogicalPort
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 2,0
)
)
uid 251,0
scheme 0
)
*204 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 4
suid 3,0
)
)
uid 253,0
scheme 0
)
*205 (LeafLogPort
port (LogicalPort
decl (Decl
n "F8M"
t "std_ulogic"
o 3
suid 4,0
)
)
uid 255,0
scheme 0
)
*206 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 5,0
)
)
uid 257,0
scheme 0
)
*207 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ExpAck"
t "std_ulogic"
o 5
suid 6,0
)
)
uid 259,0
scheme 0
)
*208 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "BdEn"
t "std_ulogic"
o 9
suid 7,0
)
)
uid 739,0
)
*209 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RdEn"
t "std_ulogic"
o 15
suid 8,0
)
)
uid 741,0
)
*210 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RegEn"
t "std_ulogic_vector"
b "(4 DOWNTO 0)"
o 16
suid 10,0
)
)
uid 743,0
)
*211 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "wData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 23
suid 12,0
)
)
uid 745,0
)
*212 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WrEn"
t "std_ulogic_vector"
b "(4 DOWNTO 0)"
o 18
suid 14,0
)
)
uid 747,0
)
*213 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "i2c_addr"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 20
suid 15,0
)
)
uid 749,0
)
*214 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "i2c_wdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 22
suid 16,0
)
)
uid 751,0
)
*215 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Wr"
t "std_logic"
o 17
suid 17,0
)
)
uid 753,0
)
*216 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WrStop"
t "std_logic"
o 19
suid 18,0
)
)
uid 755,0
)
*217 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "i2c_rdata"
t "std_logic_vector"
b "(23 DOWNTO 0)"
o 21
suid 19,0
)
)
uid 757,0
)
*218 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Rd"
t "std_logic"
o 13
suid 20,0
)
)
uid 759,0
)
*219 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Rd3"
t "std_logic"
o 14
suid 21,0
)
)
uid 761,0
)
*220 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Done"
t "std_logic"
o 10
suid 22,0
)
)
uid 763,0
)
*221 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Err"
t "std_logic"
o 11
suid 23,0
)
)
uid 765,0
)
*222 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 25
suid 24,0
)
)
uid 767,0
)
*223 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 27
suid 25,0
)
)
uid 769,0
)
*224 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 28
suid 26,0
)
)
uid 771,0
)
*225 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_we_i"
t "std_logic"
o 31
suid 27,0
)
)
uid 773,0
)
*226 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_stb_i"
t "std_logic"
o 30
suid 28,0
)
)
uid 775,0
)
*227 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 26
suid 29,0
)
)
uid 777,0
)
*228 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_ack_o"
t "std_logic"
o 24
suid 30,0
)
)
uid 779,0
)
*229 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_inta_o"
t "std_logic"
o 29
suid 31,0
)
)
uid 781,0
)
*230 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "SCL"
t "std_logic"
o 7
suid 32,0
)
)
uid 783,0
scheme 0
)
*231 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "SDA"
t "std_logic"
o 8
suid 33,0
)
)
uid 785,0
scheme 0
)
*232 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ExpWr"
t "std_ulogic"
o 12
suid 36,0
i "'0'"
)
)
uid 987,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*233 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *234 (MRCItem
litem &189
pos 31
dimension 20
)
uid 69,0
optionalChildren [
*235 (MRCItem
litem &190
pos 0
dimension 20
uid 70,0
)
*236 (MRCItem
litem &191
pos 1
dimension 23
uid 71,0
)
*237 (MRCItem
litem &192
pos 2
hidden 1
dimension 20
uid 72,0
)
*238 (MRCItem
litem &202
pos 0
dimension 20
uid 250,0
)
*239 (MRCItem
litem &203
pos 1
dimension 20
uid 252,0
)
*240 (MRCItem
litem &204
pos 2
dimension 20
uid 254,0
)
*241 (MRCItem
litem &205
pos 3
dimension 20
uid 256,0
)
*242 (MRCItem
litem &206
pos 4
dimension 20
uid 258,0
)
*243 (MRCItem
litem &207
pos 5
dimension 20
uid 260,0
)
*244 (MRCItem
litem &208
pos 8
dimension 20
uid 740,0
)
*245 (MRCItem
litem &209
pos 9
dimension 20
uid 742,0
)
*246 (MRCItem
litem &210
pos 10
dimension 20
uid 744,0
)
*247 (MRCItem
litem &211
pos 11
dimension 20
uid 746,0
)
*248 (MRCItem
litem &212
pos 12
dimension 20
uid 748,0
)
*249 (MRCItem
litem &213
pos 13
dimension 20
uid 750,0
)
*250 (MRCItem
litem &214
pos 14
dimension 20
uid 752,0
)
*251 (MRCItem
litem &215
pos 15
dimension 20
uid 754,0
)
*252 (MRCItem
litem &216
pos 16
dimension 20
uid 756,0
)
*253 (MRCItem
litem &217
pos 17
dimension 20
uid 758,0
)
*254 (MRCItem
litem &218
pos 18
dimension 20
uid 760,0
)
*255 (MRCItem
litem &219
pos 19
dimension 20
uid 762,0
)
*256 (MRCItem
litem &220
pos 20
dimension 20
uid 764,0
)
*257 (MRCItem
litem &221
pos 21
dimension 20
uid 766,0
)
*258 (MRCItem
litem &222
pos 22
dimension 20
uid 768,0
)
*259 (MRCItem
litem &223
pos 23
dimension 20
uid 770,0
)
*260 (MRCItem
litem &224
pos 24
dimension 20
uid 772,0
)
*261 (MRCItem
litem &225
pos 25
dimension 20
uid 774,0
)
*262 (MRCItem
litem &226
pos 26
dimension 20
uid 776,0
)
*263 (MRCItem
litem &227
pos 27
dimension 20
uid 778,0
)
*264 (MRCItem
litem &228
pos 28
dimension 20
uid 780,0
)
*265 (MRCItem
litem &229
pos 29
dimension 20
uid 782,0
)
*266 (MRCItem
litem &230
pos 6
dimension 20
uid 784,0
)
*267 (MRCItem
litem &231
pos 7
dimension 20
uid 786,0
)
*268 (MRCItem
litem &232
pos 30
dimension 20
uid 988,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*269 (MRCItem
litem &193
pos 0
dimension 20
uid 74,0
)
*270 (MRCItem
litem &195
pos 1
dimension 50
uid 75,0
)
*271 (MRCItem
litem &196
pos 2
dimension 100
uid 76,0
)
*272 (MRCItem
litem &197
pos 3
dimension 50
uid 77,0
)
*273 (MRCItem
litem &198
pos 4
dimension 100
uid 78,0
)
*274 (MRCItem
litem &199
pos 5
dimension 100
uid 79,0
)
*275 (MRCItem
litem &200
pos 6
dimension 50
uid 80,0
)
*276 (MRCItem
litem &201
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *277 (LEmptyRow
)
uid 83,0
optionalChildren [
*278 (RefLabelRowHdr
)
*279 (TitleRowHdr
)
*280 (FilterRowHdr
)
*281 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*282 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*283 (GroupColHdr
tm "GroupColHdrMgr"
)
*284 (NameColHdr
tm "GenericNameColHdrMgr"
)
*285 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*286 (InitColHdr
tm "GenericValueColHdrMgr"
)
*287 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*288 (EolColHdr
tm "GenericEolColHdrMgr"
)
*289 (LogGeneric
generic (GiElement
name "BASE_ADDR"
type "unsigned(15 DOWNTO 0)"
value "X\"0360\""
)
uid 815,0
)
*290 (LogGeneric
generic (GiElement
name "I2C_ADDR1"
type "std_logic_vector(6 DOWNTO 0)"
value "\"1101000\""
)
uid 1058,0
)
*291 (LogGeneric
generic (GiElement
name "I2C_ADDR2"
type "std_logic_vector(6 DOWNTO 0)"
value "\"1101001\""
)
uid 1060,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*292 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *293 (MRCItem
litem &277
pos 3
dimension 20
)
uid 97,0
optionalChildren [
*294 (MRCItem
litem &278
pos 0
dimension 20
uid 98,0
)
*295 (MRCItem
litem &279
pos 1
dimension 23
uid 99,0
)
*296 (MRCItem
litem &280
pos 2
hidden 1
dimension 20
uid 100,0
)
*297 (MRCItem
litem &289
pos 0
dimension 20
uid 816,0
)
*298 (MRCItem
litem &290
pos 1
dimension 20
uid 1059,0
)
*299 (MRCItem
litem &291
pos 2
dimension 20
uid 1061,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*300 (MRCItem
litem &281
pos 0
dimension 20
uid 102,0
)
*301 (MRCItem
litem &283
pos 1
dimension 50
uid 103,0
)
*302 (MRCItem
litem &284
pos 2
dimension 100
uid 104,0
)
*303 (MRCItem
litem &285
pos 3
dimension 196
uid 105,0
)
*304 (MRCItem
litem &286
pos 4
dimension 50
uid 106,0
)
*305 (MRCItem
litem &287
pos 5
dimension 50
uid 107,0
)
*306 (MRCItem
litem &288
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
