/*
 * Copyright (C) 2018 Unigroup Spreadtrum & RDA Technologies Co., Ltd.
 *
 * This file is dual-licensed: you can use it either under the terms
 * of the GPL or the X11 license, at your option. Note that this dual
 * licensing only applies to this file, and not this project as a
 * whole.
 *
 ********************************************************************
 * Auto generated c code from ASIC Documentation, PLEASE DONOT EDIT *
 ********************************************************************
 */

/*
 * SVN URL      : http://shsvn03/svn/CHIP/Interface/SharkL6Pro/Autoreg/RTL0.9/SharkL6Pro_doc_DE_top_0541_cq_goodcode_202004300959/reg/aon/apcpu_dvfs_rf.xlsx;Sheet1
 *     Revision : 231409
 *     Author   : {author}
 *     Date     : {date}
 */

#ifndef __APCPU_DVFS_APB_H____
#define __APCPU_DVFS_APB_H____

/* Some defs, in case these are not defined elsewhere */
#ifndef SCI_IOMAP
#define SCI_IOMAP(_b_) ( (_b_) )
#endif

#ifndef SCI_ADDR
#define SCI_ADDR(_b_, _o_) ( (_b_) + (_o_) )
#endif

#ifndef CTL_APCPU_DVFS_APB_BASE
#define CTL_APCPU_DVFS_APB_BASE         SCI_IOMAP(0x64950000)
#endif

/* registers definitions for CTL_APCPU_DVFS_APB, 0x64950000 */
#define REG_APCPU_DVFS_APB_APCPU_DVFS_HOLD_CTRL             SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0000)
#define REG_APCPU_DVFS_APB_APCPU_DVFS_WAIT_WINDOW_CFG1      SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0004)
#define REG_APCPU_DVFS_APB_APCPU_DVFS_WAIT_WINDOW_CFG2      SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0008)
#define REG_APCPU_DVFS_APB_APCPU_DVFS_WAIT_WINDOW_CFG3      SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x000C)
#define REG_APCPU_DVFS_APB_APCPU_CPU2_MIN_VOLTAGE_CFG0      SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0010)
#define REG_APCPU_DVFS_APB_APCPU_CPU1_MIN_VOLTAGE_CFG0      SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0014)
#define REG_APCPU_DVFS_APB_APCPU_CPU0_MIN_VOLTAGE_CFG0      SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0018)
#define REG_APCPU_DVFS_APB_SCU_PERIPH_AUTO_TUNE_CFG         SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x001C)
#define REG_APCPU_DVFS_APB_APCPU_DCDC_CPU0_SW_DVFS_CTRL     SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0020)
#define REG_APCPU_DVFS_APB_APCPU_DCDC_CPU1_SW_DVFS_CTRL     SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0024)
#define REG_APCPU_DVFS_APB_APCPU_DCDC_CPU2_SW_DVFS_CTRL     SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0028)
#define REG_APCPU_DVFS_APB_APCPU_FREQ_UPDATE_BYPASS         SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x002C)
#define REG_APCPU_DVFS_APB_CGM_APCPU_DVFS_CLK_GATE_CTRL     SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0030)
#define REG_APCPU_DVFS_APB_APCPU_DVFS_VOLTAGE_DBG0          SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0034)
#define REG_APCPU_DVFS_APB_APCPU_DVFS_VOLTAGE_DBG1          SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0038)
#define REG_APCPU_DVFS_APB_APCPU_DVFS_CGM_CFG_DBG0          SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x003C)
#define REG_APCPU_DVFS_APB_APCPU_DVFS_CGM_CFG_DBG1          SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0040)
#define REG_APCPU_DVFS_APB_APCPU_DVFS_CGM_CFG_DBG2          SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0044)
#define REG_APCPU_DVFS_APB_APCPU_CPU0_DVFS_STATE_DBG        SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0048)
#define REG_APCPU_DVFS_APB_APCPU_CPU1_DVFS_STATE_DBG        SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x004C)
#define REG_APCPU_DVFS_APB_APCPU_CPU2_DVFS_STATE_DBG        SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0050)
#define REG_APCPU_DVFS_APB_ANANKE_DVFS_INDEX0_0             SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0060)
#define REG_APCPU_DVFS_APB_ANANKE_DVFS_INDEX1_0             SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0064)
#define REG_APCPU_DVFS_APB_ANANKE_DVFS_INDEX2_0             SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0068)
#define REG_APCPU_DVFS_APB_ANANKE_DVFS_INDEX3_0             SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x006C)
#define REG_APCPU_DVFS_APB_ANANKE_DVFS_INDEX4_0             SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0070)
#define REG_APCPU_DVFS_APB_ANANKE_DVFS_INDEX5_0             SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0074)
#define REG_APCPU_DVFS_APB_ANANKE_DVFS_INDEX6_0             SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0078)
#define REG_APCPU_DVFS_APB_ANANKE_DVFS_INDEX7_0             SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x007C)
#define REG_APCPU_DVFS_APB_ANANKE_DVFS_INDEX8               SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0080)
#define REG_APCPU_DVFS_APB_ANANKE_DVFS_INDEX9               SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0084)
#define REG_APCPU_DVFS_APB_ANANKE_DVFS_INDEX10              SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0088)
#define REG_APCPU_DVFS_APB_ANANKE_DVFS_INDEX11              SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x008C)
#define REG_APCPU_DVFS_APB_ANANKE_DVFS_INDEX12              SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0090)
#define REG_APCPU_DVFS_APB_ANANKE_DVFS_INDEX13              SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0094)
#define REG_APCPU_DVFS_APB_ANANKE_DVFS_INDEX14              SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0098)
#define REG_APCPU_DVFS_APB_ANANKE_DVFS_INDEX15              SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x009C)
#define REG_APCPU_DVFS_APB_ENYOMID_DVFS_INDEX0              SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x00A0)
#define REG_APCPU_DVFS_APB_ENYOMID_DVFS_INDEX1_0            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x00A4)
#define REG_APCPU_DVFS_APB_ENYOMID_DVFS_INDEX2_0            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x00A8)
#define REG_APCPU_DVFS_APB_ENYOMID_DVFS_INDEX3_0            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x00AC)
#define REG_APCPU_DVFS_APB_ENYOMID_DVFS_INDEX4_0            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x00B0)
#define REG_APCPU_DVFS_APB_ENYOMID_DVFS_INDEX5_0            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x00B4)
#define REG_APCPU_DVFS_APB_ENYOMID_DVFS_INDEX6_0            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x00B8)
#define REG_APCPU_DVFS_APB_ENYOMID_DVFS_INDEX7_0            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x00BC)
#define REG_APCPU_DVFS_APB_ENYOMID_DVFS_INDEX8              SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x00C0)
#define REG_APCPU_DVFS_APB_ENYOMID_DVFS_INDEX9              SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x00C4)
#define REG_APCPU_DVFS_APB_ENYOMID_DVFS_INDEX10             SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x00C8)
#define REG_APCPU_DVFS_APB_ENYOMID_DVFS_INDEX11             SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x00CC)
#define REG_APCPU_DVFS_APB_ENYOMID_DVFS_INDEX12             SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x00D0)
#define REG_APCPU_DVFS_APB_ENYOMID_DVFS_INDEX13             SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x00D4)
#define REG_APCPU_DVFS_APB_ENYOMID_DVFS_INDEX14             SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x00D8)
#define REG_APCPU_DVFS_APB_ENYOMID_DVFS_INDEX15             SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x00DC)
#define REG_APCPU_DVFS_APB_ENYOBIG_DVFS_INDEX0              SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x00E0)
#define REG_APCPU_DVFS_APB_ENYOBIG_DVFS_INDEX1_0            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x00E4)
#define REG_APCPU_DVFS_APB_ENYOBIG_DVFS_INDEX2_0            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x00E8)
#define REG_APCPU_DVFS_APB_ENYOBIG_DVFS_INDEX3_0            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x00EC)
#define REG_APCPU_DVFS_APB_ENYOBIG_DVFS_INDEX4_0            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x00F0)
#define REG_APCPU_DVFS_APB_ENYOBIG_DVFS_INDEX5_0            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x00F4)
#define REG_APCPU_DVFS_APB_ENYOBIG_DVFS_INDEX6_0            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x00F8)
#define REG_APCPU_DVFS_APB_ENYOBIG_DVFS_INDEX7_0            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x00FC)
#define REG_APCPU_DVFS_APB_ENYOBIG_DVFS_INDEX8              SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0100)
#define REG_APCPU_DVFS_APB_ENYOBIG_DVFS_INDEX9              SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0104)
#define REG_APCPU_DVFS_APB_ENYOBIG_DVFS_INDEX10             SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0108)
#define REG_APCPU_DVFS_APB_ENYOBIG_DVFS_INDEX11             SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x010C)
#define REG_APCPU_DVFS_APB_ENYOBIG_DVFS_INDEX12             SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0110)
#define REG_APCPU_DVFS_APB_ENYOBIG_DVFS_INDEX13             SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0114)
#define REG_APCPU_DVFS_APB_ENYOBIG_DVFS_INDEX14             SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0118)
#define REG_APCPU_DVFS_APB_ENYOBIG_DVFS_INDEX15             SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x011C)
#define REG_APCPU_DVFS_APB_APCPU_SCU_DVFS_INDEX0            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0120)
#define REG_APCPU_DVFS_APB_APCPU_SCU_DVFS_INDEX1            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0124)
#define REG_APCPU_DVFS_APB_APCPU_SCU_DVFS_INDEX2            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0128)
#define REG_APCPU_DVFS_APB_APCPU_SCU_DVFS_INDEX3            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x012C)
#define REG_APCPU_DVFS_APB_APCPU_SCU_DVFS_INDEX4            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0130)
#define REG_APCPU_DVFS_APB_APCPU_SCU_DVFS_INDEX5            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0194)
#define REG_APCPU_DVFS_APB_APCPU_SCU_DVFS_INDEX6            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0198)
#define REG_APCPU_DVFS_APB_APCPU_SCU_DVFS_INDEX7            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x019C)
#define REG_APCPU_DVFS_APB_APCPU_SCU_DVFS_INDEX8            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x01A0)
#define REG_APCPU_DVFS_APB_APCPU_SCU_DVFS_INDEX9            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x01A4)
#define REG_APCPU_DVFS_APB_APCPU_SCU_DVFS_INDEX10           SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x01A8)
#define REG_APCPU_DVFS_APB_APCPU_SCU_DVFS_INDEX11           SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x01AC)
#define REG_APCPU_DVFS_APB_APCPU_SCU_DVFS_INDEX12           SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x01B0)
#define REG_APCPU_DVFS_APB_APCPU_SCU_DVFS_INDEX13           SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x01B4)
#define REG_APCPU_DVFS_APB_APCPU_SCU_DVFS_INDEX14           SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x01B8)
#define REG_APCPU_DVFS_APB_APCPU_SCU_DVFS_INDEX15           SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x01BC)
#define REG_APCPU_DVFS_APB_APCPU_ATB_DVFS_INDEX0            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x01D4)
#define REG_APCPU_DVFS_APB_APCPU_ATB_DVFS_INDEX1            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x01D8)
#define REG_APCPU_DVFS_APB_APCPU_ATB_DVFS_INDEX2            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x01DC)
#define REG_APCPU_DVFS_APB_APCPU_ATB_DVFS_INDEX3            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x01E0)
#define REG_APCPU_DVFS_APB_APCPU_ATB_DVFS_INDEX4            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x01E4)
#define REG_APCPU_DVFS_APB_APCPU_ATB_DVFS_INDEX5            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x01E8)
#define REG_APCPU_DVFS_APB_APCPU_ATB_DVFS_INDEX6            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x01EC)
#define REG_APCPU_DVFS_APB_APCPU_ATB_DVFS_INDEX7            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x01F0)
#define REG_APCPU_DVFS_APB_APCPU_PERIPH_DVFS_INDEX0         SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x01F4)
#define REG_APCPU_DVFS_APB_APCPU_PERIPH_DVFS_INDEX1         SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x01F8)
#define REG_APCPU_DVFS_APB_APCPU_PERIPH_DVFS_INDEX2         SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x01FC)
#define REG_APCPU_DVFS_APB_APCPU_PERIPH_DVFS_INDEX3         SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0200)
#define REG_APCPU_DVFS_APB_APCPU_PERIPH_DVFS_INDEX4         SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0204)
#define REG_APCPU_DVFS_APB_APCPU_PERIPH_DVFS_INDEX5         SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0208)
#define REG_APCPU_DVFS_APB_APCPU_PERIPH_DVFS_INDEX6         SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x020C)
#define REG_APCPU_DVFS_APB_APCPU_PERIPH_DVFS_INDEX7         SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0210)
#define REG_APCPU_DVFS_APB_ANANKE_DVFS_INDEX_CFG            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0214)
#define REG_APCPU_DVFS_APB_ANANKE_DVFS_INDEX_IDLE_CFG       SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0218)
#define REG_APCPU_DVFS_APB_ENYOMID_DVFS_INDEX_CFG           SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0224)
#define REG_APCPU_DVFS_APB_ENYOMID_DVFS_INDEX_IDLE_CFG      SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0228)
#define REG_APCPU_DVFS_APB_ENYOBIG_DVFS_INDEX_CFG           SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0500)
#define REG_APCPU_DVFS_APB_ENYOBIG_DVFS_INDEX_IDLE_CFG      SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0504)
#define REG_APCPU_DVFS_APB_APCPU_SCU_DVFS_INDEX_CFG         SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x022C)
#define REG_APCPU_DVFS_APB_APCPU_SCU_DVFS_INDEX_IDLE_CFG    SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0230)
#define REG_APCPU_DVFS_APB_APCPU_ATB_DVFS_INDEX_CFG         SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0234)
#define REG_APCPU_DVFS_APB_APCPU_ATB_DVFS_INDEX_IDLE_CFG    SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0238)
#define REG_APCPU_DVFS_APB_APCPU_PERIPH_DVFS_INDEX_CFG      SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x023C)
#define REG_APCPU_DVFS_APB_APCPU_PERIPH_DVFS_INDEX_IDLE_CFG SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0240)
#define REG_APCPU_DVFS_APB_MPLL_LIT_DVFS_CTRL_CFG           SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0244)
#define REG_APCPU_DVFS_APB_MPLL_LIT_DVFS_DELAY_CFG0         SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0248)
#define REG_APCPU_DVFS_APB_MPLL_LIT_DVFS_DELAY_CFG1         SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x024C)
#define REG_APCPU_DVFS_APB_MPLL_LIT_DVFS_DELAY_CFG2         SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0250)
#define REG_APCPU_DVFS_APB_MPLL_LIT_DVFS_DELAY_CFG3         SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0254)
#define REG_APCPU_DVFS_APB_MPLL_MID_DVFS_CTRL_CFG           SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0258)
#define REG_APCPU_DVFS_APB_MPLL_MID_DVFS_DELAY_CFG0         SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x025C)
#define REG_APCPU_DVFS_APB_MPLL_MID_DVFS_DELAY_CFG1         SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0260)
#define REG_APCPU_DVFS_APB_MPLL_MID_DVFS_DELAY_CFG2         SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0264)
#define REG_APCPU_DVFS_APB_MPLL_MID_DVFS_DELAY_CFG3         SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0268)
#define REG_APCPU_DVFS_APB_MPLL_BIG_DVFS_CTRL_CFG           SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0508)
#define REG_APCPU_DVFS_APB_MPLL_BIG_DVFS_DELAY_CFG0         SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x050C)
#define REG_APCPU_DVFS_APB_MPLL_BIG_DVFS_DELAY_CFG1         SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0510)
#define REG_APCPU_DVFS_APB_MPLL_BIG_DVFS_DELAY_CFG2         SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0514)
#define REG_APCPU_DVFS_APB_MPLL_BIG_DVFS_DELAY_CFG3         SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0518)
#define REG_APCPU_DVFS_APB_MPLL_SCU_DVFS_CTRL_CFG           SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x026C)
#define REG_APCPU_DVFS_APB_MPLL_SCU_DVFS_DELAY_CFG0         SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0270)
#define REG_APCPU_DVFS_APB_MPLL_SCU_DVFS_DELAY_CFG1         SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0274)
#define REG_APCPU_DVFS_APB_MPLL_SCU_DVFS_DELAY_CFG2         SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0278)
#define REG_APCPU_DVFS_APB_MPLL_SCU_DVFS_DELAY_CFG3         SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x027C)
#define REG_APCPU_DVFS_APB_APCPU_GIC_DVFS_INDEX0            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0280)
#define REG_APCPU_DVFS_APB_APCPU_GIC_DVFS_INDEX1            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0284)
#define REG_APCPU_DVFS_APB_APCPU_GIC_DVFS_INDEX2            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0288)
#define REG_APCPU_DVFS_APB_APCPU_GIC_DVFS_INDEX3            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x028C)
#define REG_APCPU_DVFS_APB_APCPU_GIC_DVFS_INDEX4            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0290)
#define REG_APCPU_DVFS_APB_APCPU_GIC_DVFS_INDEX5            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0294)
#define REG_APCPU_DVFS_APB_APCPU_GIC_DVFS_INDEX6            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0298)
#define REG_APCPU_DVFS_APB_APCPU_GIC_DVFS_INDEX7            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x029C)
#define REG_APCPU_DVFS_APB_APCPU_CPS_DVFS_INDEX0            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0540)
#define REG_APCPU_DVFS_APB_APCPU_CPS_DVFS_INDEX1            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0544)
#define REG_APCPU_DVFS_APB_APCPU_CPS_DVFS_INDEX2            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0548)
#define REG_APCPU_DVFS_APB_APCPU_CPS_DVFS_INDEX3            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x054C)
#define REG_APCPU_DVFS_APB_APCPU_CPS_DVFS_INDEX4            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0550)
#define REG_APCPU_DVFS_APB_APCPU_CPS_DVFS_INDEX5            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0554)
#define REG_APCPU_DVFS_APB_APCPU_CPS_DVFS_INDEX6            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0558)
#define REG_APCPU_DVFS_APB_APCPU_CPS_DVFS_INDEX7            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x055C)
#define REG_APCPU_DVFS_APB_MPLL_DVFS_STATE_DEBUG            SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x02A0)
#define REG_APCPU_DVFS_APB_APCPU_FREQ_UPDATE_STATE0         SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x02A4)
#define REG_APCPU_DVFS_APB_APCPU_FREQ_UPDATE_STATE1         SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x02A8)
#define REG_APCPU_DVFS_APB_APCPU_GFREE_WAIT_DELAY_CFG0      SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x02AC)
#define REG_APCPU_DVFS_APB_APCPU_GFREE_WAIT_DELAY_CFG1      SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x02B0)
#define REG_APCPU_DVFS_APB_APCPU_GFREE_WAIT_DELAY_CFG2      SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x02B4)
#define REG_APCPU_DVFS_APB_APCPU_GFREE_WAIT_DELAY_CFG3      SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x02B8)
#define REG_APCPU_DVFS_APB_APCPU_GFREE_WAIT_DELAY_CFG4      SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0530)
#define REG_APCPU_DVFS_APB_MPLL_LIT_DVFS_DELAY_CFG4         SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x02BC)
#define REG_APCPU_DVFS_APB_MPLL_MID_DVFS_DELAY_CFG4         SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x02C0)
#define REG_APCPU_DVFS_APB_MPLL_BIG_DVFS_DELAY_CFG4         SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0520)
#define REG_APCPU_DVFS_APB_MPLL_SCU_DVFS_DELAY_CFG4         SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x02C4)
#define REG_APCPU_DVFS_APB_APCPU_FREQ_UPD_TYPE_CFG          SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x02CC)
#define REG_APCPU_DVFS_APB_MPLL_INDEX_READ                  SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x02D0)
#define REG_APCPU_DVFS_APB_APCPU_GIC_DVFS_INDEX_CFG         SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x02E0)
#define REG_APCPU_DVFS_APB_APCPU_GIC_DVFS_INDEX_IDLE_CFG    SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x02E4)
#define REG_APCPU_DVFS_APB_APCPU_CPS_DVFS_INDEX_CFG         SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x02E8)
#define REG_APCPU_DVFS_APB_APCPU_CPS_DVFS_INDEX_IDLE_CFG    SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x02EC)
#define REG_APCPU_DVFS_APB_CGM_RELOCK_BYP_CFG0              SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0300)
#define REG_APCPU_DVFS_APB_CGM_RELOCK_BYP_CFG1              SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0304)
#define REG_APCPU_DVFS_APB_DFS_IDLE_DISABLE_CFG             SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0308)
#define REG_APCPU_DVFS_APB_APCPU_DCDC_SRAM2_MIN_VOL         SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0400)
#define REG_APCPU_DVFS_APB_APCPU_DCDC_SRAM2_SW_DVFS_CTRL    SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0404)
#define REG_APCPU_DVFS_APB_APCPU_SRAM2_DVFS_STATE_DBG       SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0408)
#define REG_APCPU_DVFS_APB_A76_VOTE_DCDC_CPU0_CFG           SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x040C)
#define REG_APCPU_DVFS_APB_VOL_EARLY_UPD_CFG                SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0410)
#define REG_APCPU_DVFS_APB_APCPU_DCDC_CPU_SRAM_ACK_COMB_EN_CFG SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0414)
#define REG_APCPU_DVFS_APB_APCPU_DCDC_SRAM1_MIN_VOL         SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0418)
#define REG_APCPU_DVFS_APB_APCPU_DCDC_SRAM1_SW_DVFS_CTRL    SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x041C)
#define REG_APCPU_DVFS_APB_APCPU_SRAM1_DVFS_STATE_DBG       SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0420)
#define REG_APCPU_DVFS_APB_APCPU_SRAM1_VOL_CFG0             SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0424)
#define REG_APCPU_DVFS_APB_APCPU_SRAM1_VOL_CFG1             SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x0428)
#define REG_APCPU_DVFS_APB_APCPU_FREQ_UPD_SRAM_VOL_EN_CFG   SCI_ADDR(CTL_APCPU_DVFS_APB_BASE, 0x042C)

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_DVFS_HOLD_CTRL, [0x64950000] */
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_CPU2_DVFS_HOLD        ( BIT(3) )
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_CPU1_DVFS_HOLD        ( BIT(2) )
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_CPU0_DVFS_HOLD        ( BIT(1) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_DVFS_WAIT_WINDOW_CFG1, [0x64950004] */
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_CPU0_DVFS_UP_WINDOW(x) ( (x) << 16 & (0xFFFF0000) )
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_CPU0_DVFS_DOWN_WINDOW(x) ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_DVFS_WAIT_WINDOW_CFG2, [0x64950008] */
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_CPU1_DVFS_UP_WINDOW(x) ( (x) << 16 & (0xFFFF0000) )
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_CPU1_DVFS_DOWN_WINDOW(x) ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_DVFS_WAIT_WINDOW_CFG3, [0x6495000C] */
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_CPU2_DVFS_UP_WINDOW(x) ( (x) << 16 & (0xFFFF0000) )
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_CPU2_DVFS_DOWN_WINDOW(x) ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_CPU2_MIN_VOLTAGE_CFG0, [0x64950010] */
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_CPU2_MIN_VOLTAGE(x)   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_CPU1_MIN_VOLTAGE_CFG0, [0x64950014] */
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_CPU1_MIN_VOLTAGE(x)   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_CPU0_MIN_VOLTAGE_CFG0, [0x64950018] */
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_CPU0_MIN_VOLTAGE(x)   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_APCPU_DVFS_APB_SCU_PERIPH_AUTO_TUNE_CFG, [0x6495001C] */
#define BIT_APCPU_DVFS_APB_CGM_APCPU_GIC_AUTO_TUNE_EN       ( BIT(2) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_SCU_AUTO_TUNE_EN       ( BIT(1) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_PERIPH_AUTO_TUNE_EN    ( BIT(0) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_DCDC_CPU0_SW_DVFS_CTRL, [0x64950020] */
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_CPU0_DVFS_ACK         ( BIT(12) )
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_CPU0_DVFS_VOLTAGE_SW(x) ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_CPU0_CURRENT_VOLTAGE_SW(x) ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_CPU0_DVFS_REQ_SW      ( BIT(0) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_DCDC_CPU1_SW_DVFS_CTRL, [0x64950024] */
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_CPU1_DVFS_ACK         ( BIT(12) )
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_CPU1_DVFS_VOLTAGE_SW(x) ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_CPU1_CURRENT_VOLTAGE_SW(x) ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_CPU1_DVFS_REQ_SW      ( BIT(0) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_DCDC_CPU2_SW_DVFS_CTRL, [0x64950028] */
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_CPU2_DVFS_ACK         ( BIT(12) )
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_CPU2_DVFS_VOLTAGE_SW(x) ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_CPU2_CURRENT_VOLTAGE_SW(x) ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_CPU2_DVFS_REQ_SW      ( BIT(0) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_FREQ_UPDATE_BYPASS, [0x6495002C] */
#define BIT_APCPU_DVFS_APB_REG_APCPU_CPS_FREQ_UPD_EN_BYP    ( BIT(12) )
#define BIT_APCPU_DVFS_APB_REG_APCPU_GIC_FREQ_UPD_EN_BYP    ( BIT(11) )
#define BIT_APCPU_DVFS_APB_REG_APCPU_PERIPH_FREQ_UPD_EN_BYP ( BIT(10) )
#define BIT_APCPU_DVFS_APB_REG_APCPU_ATB_FREQ_UPD_EN_BYP    ( BIT(9) )
#define BIT_APCPU_DVFS_APB_REG_APCPU_SCU_FREQ_UPD_EN_BYP    ( BIT(8) )
#define BIT_APCPU_DVFS_APB_REG_APCPU_CORE7_FREQ_UPD_EN_BYP  ( BIT(7) )
#define BIT_APCPU_DVFS_APB_REG_APCPU_CORE6_FREQ_UPD_EN_BYP  ( BIT(6) )
#define BIT_APCPU_DVFS_APB_REG_APCPU_CORE5_FREQ_UPD_EN_BYP  ( BIT(5) )
#define BIT_APCPU_DVFS_APB_REG_APCPU_CORE4_FREQ_UPD_EN_BYP  ( BIT(4) )
#define BIT_APCPU_DVFS_APB_REG_APCPU_CORE3_FREQ_UPD_EN_BYP  ( BIT(3) )
#define BIT_APCPU_DVFS_APB_REG_APCPU_CORE2_FREQ_UPD_EN_BYP  ( BIT(2) )
#define BIT_APCPU_DVFS_APB_REG_APCPU_CORE1_FREQ_UPD_EN_BYP  ( BIT(1) )
#define BIT_APCPU_DVFS_APB_REG_APCPU_CORE0_FREQ_UPD_EN_BYP  ( BIT(0) )

/* bits definitions for REG_APCPU_DVFS_APB_CGM_APCPU_DVFS_CLK_GATE_CTRL, [0x64950030] */
#define BIT_APCPU_DVFS_APB_CGM_APCPU_DVFS_FORCE_EN          ( BIT(1) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_DVFS_AUTO_GATE_SEL     ( BIT(0) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_DVFS_VOLTAGE_DBG0, [0x64950034] */
#define BIT_APCPU_DVFS_APB_APCPU_CORE7_VOLTAGE(x)           ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE6_VOLTAGE(x)           ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE5_VOLTAGE(x)           ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE4_VOLTAGE(x)           ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE3_VOLTAGE(x)           ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE2_VOLTAGE(x)           ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE1_VOLTAGE(x)           ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE0_VOLTAGE(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_DVFS_VOLTAGE_DBG1, [0x64950038] */
#define BIT_APCPU_DVFS_APB_APCPU_CPS_VOLTAGE(x)             ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_APCPU_DVFS_APB_APCPU_GIC_VOLTAGE(x)             ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_APCPU_DVFS_APB_APCPU_PERIPH_VOLTAGE(x)          ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_APCPU_DVFS_APB_APCPU_ATB_VOLTAGE(x)             ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_APCPU_SCU_VOLTAGE(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_DVFS_CGM_CFG_DBG0, [0x6495003C] */
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CORE5_DIV_DVFS         ( BIT(23) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CORE5_SEL_DVFS(x)      ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CORE4_DIV_DVFS         ( BIT(19) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CORE4_SEL_DVFS(x)      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CORE3_DIV_DVFS         ( BIT(15) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CORE3_SEL_DVFS(x)      ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CORE2_DIV_DVFS         ( BIT(11) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CORE2_SEL_DVFS(x)      ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CORE1_DIV_DVFS         ( BIT(7) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CORE1_SEL_DVFS(x)      ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CORE0_DIV_DVFS         ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CORE0_SEL_DVFS(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_DVFS_CGM_CFG_DBG1, [0x64950040] */
#define BIT_APCPU_DVFS_APB_CGM_APCPU_DEBUG_APB_DIV_DVFS(x)  ( (x) << 23 & (BIT(23)|BIT(24)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_ATB_DIV_DVFS(x)        ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_ATB_SEL_DVFS(x)        ( (x) << 18 & (BIT(18)|BIT(19)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_PERIPH_DIV_DVFS(x)     ( (x) << 15 & (BIT(15)|BIT(16)|BIT(17)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_PERIPH_SEL_DVFS(x)     ( (x) << 13 & (BIT(13)|BIT(14)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_ACE_DIV_DVFS           ( BIT(12) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_SCU_DIV_DVFS           ( BIT(11) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_SCU_SEL_DVFS(x)        ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CORE7_DIV_DVFS         ( BIT(6) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CORE7_SEL_DVFS(x)      ( (x) << 4  & (BIT(4)|BIT(5)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CORE6_DIV_DVFS         ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CORE6_SEL_DVFS(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_DVFS_CGM_CFG_DBG2, [0x64950044] */
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CPS_DIV_DVFS(x)        ( (x) << 7  & (BIT(7)|BIT(8)|BIT(9)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CPS_SEL_DVFS(x)        ( (x) << 5  & (BIT(5)|BIT(6)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_GIC_DIV_DVFS(x)        ( (x) << 2  & (BIT(2)|BIT(3)|BIT(4)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_GIC_SEL_DVFS(x)        ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_CPU0_DVFS_STATE_DBG, [0x64950048] */
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_CPU0_DVFS_WINDOW_CNT(x) ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)) )
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_CPU0_CURRENT_VOLTAGE(x) ( (x) << 7  & (BIT(7)|BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_CPU0_VOTE_VOL(x)      ( (x) << 3  & (BIT(3)|BIT(4)|BIT(5)|BIT(6)) )
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_CPU0_DVFS_STATE(x)    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_CPU1_DVFS_STATE_DBG, [0x6495004C] */
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_CPU1_DVFS_WINDOW_CNT(x) ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)) )
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_CPU1_CURRENT_VOLTAGE(x) ( (x) << 7  & (BIT(7)|BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_CPU1_VOTE_VOL(x)      ( (x) << 3  & (BIT(3)|BIT(4)|BIT(5)|BIT(6)) )
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_CPU1_DVFS_STATE(x)    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_CPU2_DVFS_STATE_DBG, [0x64950050] */
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_CPU2_DVFS_WINDOW_CNT(x) ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)) )
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_CPU2_CURRENT_VOLTAGE(x) ( (x) << 7  & (BIT(7)|BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_CPU2_VOTE_VOL(x)      ( (x) << 3  & (BIT(3)|BIT(4)|BIT(5)|BIT(6)) )
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_CPU2_DVFS_STATE(x)    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_ANANKE_DVFS_INDEX0_0, [0x64950060] */
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_GIC_INDEX0(x)        ( (x) << 18 & (BIT(18)|BIT(19)|BIT(20)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOL_INDEX0(x)             ( (x) << 14 & (BIT(14)|BIT(15)|BIT(16)|BIT(17)) )
#define BIT_APCPU_DVFS_APB_MPLL_LIT_DVFS_INDEX0(x)          ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_PERIPH_INDEX0(x)     ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_SCU_INDEX0(x)        ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_ANANKE_DIV_INDEX0            ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_ANANKE_SEL_INDEX0(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_ANANKE_DVFS_INDEX1_0, [0x64950064] */
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_GIC_INDEX1(x)        ( (x) << 18 & (BIT(18)|BIT(19)|BIT(20)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOL_INDEX1(x)             ( (x) << 14 & (BIT(14)|BIT(15)|BIT(16)|BIT(17)) )
#define BIT_APCPU_DVFS_APB_MPLL_LIT_DVFS_INDEX1(x)          ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_PERIPH_INDEX1(x)     ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_SCU_INDEX1(x)        ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_ANANKE_DIV_INDEX1            ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_ANANKE_SEL_INDEX1(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_ANANKE_DVFS_INDEX2_0, [0x64950068] */
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_GIC_INDEX2(x)        ( (x) << 18 & (BIT(18)|BIT(19)|BIT(20)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOL_INDEX2(x)             ( (x) << 14 & (BIT(14)|BIT(15)|BIT(16)|BIT(17)) )
#define BIT_APCPU_DVFS_APB_MPLL_LIT_DVFS_INDEX2(x)          ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_PERIPH_INDEX2(x)     ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_SCU_INDEX2(x)        ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_ANANKE_DIV_INDEX2            ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_ANANKE_SEL_INDEX2(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_ANANKE_DVFS_INDEX3_0, [0x6495006C] */
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_GIC_INDEX3(x)        ( (x) << 18 & (BIT(18)|BIT(19)|BIT(20)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOL_INDEX3(x)             ( (x) << 14 & (BIT(14)|BIT(15)|BIT(16)|BIT(17)) )
#define BIT_APCPU_DVFS_APB_MPLL_LIT_DVFS_INDEX3(x)          ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_PERIPH_INDEX3(x)     ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_SCU_INDEX3(x)        ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_ANANKE_DIV_INDEX3            ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_ANANKE_SEL_INDEX3(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_ANANKE_DVFS_INDEX4_0, [0x64950070] */
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_GIC_INDEX4(x)        ( (x) << 18 & (BIT(18)|BIT(19)|BIT(20)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOL_INDEX4(x)             ( (x) << 14 & (BIT(14)|BIT(15)|BIT(16)|BIT(17)) )
#define BIT_APCPU_DVFS_APB_MPLL_LIT_DVFS_INDEX4(x)          ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_PERIPH_INDEX4(x)     ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_SCU_INDEX4(x)        ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_ANANKE_DIV_INDEX4            ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_ANANKE_SEL_INDEX4(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_ANANKE_DVFS_INDEX5_0, [0x64950074] */
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_GIC_INDEX5(x)        ( (x) << 18 & (BIT(18)|BIT(19)|BIT(20)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOL_INDEX5(x)             ( (x) << 14 & (BIT(14)|BIT(15)|BIT(16)|BIT(17)) )
#define BIT_APCPU_DVFS_APB_MPLL_LIT_DVFS_INDEX5(x)          ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_PERIPH_INDEX5(x)     ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_SCU_INDEX5(x)        ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_ANANKE_DIV_INDEX5            ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_ANANKE_SEL_INDEX5(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_ANANKE_DVFS_INDEX6_0, [0x64950078] */
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_GIC_INDEX6(x)        ( (x) << 18 & (BIT(18)|BIT(19)|BIT(20)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOL_INDEX6(x)             ( (x) << 14 & (BIT(14)|BIT(15)|BIT(16)|BIT(17)) )
#define BIT_APCPU_DVFS_APB_MPLL_LIT_DVFS_INDEX6(x)          ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_PERIPH_INDEX6(x)     ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_SCU_INDEX6(x)        ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_ANANKE_DIV_INDEX6            ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_ANANKE_SEL_INDEX6(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_ANANKE_DVFS_INDEX7_0, [0x6495007C] */
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_GIC_INDEX7(x)        ( (x) << 18 & (BIT(18)|BIT(19)|BIT(20)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOL_INDEX7(x)             ( (x) << 14 & (BIT(14)|BIT(15)|BIT(16)|BIT(17)) )
#define BIT_APCPU_DVFS_APB_MPLL_LIT_DVFS_INDEX7(x)          ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_PERIPH_INDEX7(x)     ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_SCU_INDEX7(x)        ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_ANANKE_DIV_INDEX7            ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_ANANKE_SEL_INDEX7(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_ANANKE_DVFS_INDEX8, [0x64950080] */
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_GIC_INDEX8(x)        ( (x) << 18 & (BIT(18)|BIT(19)|BIT(20)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOL_INDEX8(x)             ( (x) << 14 & (BIT(14)|BIT(15)|BIT(16)|BIT(17)) )
#define BIT_APCPU_DVFS_APB_MPLL_LIT_DVFS_INDEX8(x)          ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_PERIPH_INDEX8(x)     ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_SCU_INDEX8(x)        ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_ANANKE_DIV_INDEX8            ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_ANANKE_SEL_INDEX8(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_ANANKE_DVFS_INDEX9, [0x64950084] */
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_GIC_INDEX9(x)        ( (x) << 18 & (BIT(18)|BIT(19)|BIT(20)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOL_INDEX9(x)             ( (x) << 14 & (BIT(14)|BIT(15)|BIT(16)|BIT(17)) )
#define BIT_APCPU_DVFS_APB_MPLL_LIT_DVFS_INDEX9(x)          ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_PERIPH_INDEX9(x)     ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_SCU_INDEX9(x)        ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_ANANKE_DIV_INDEX9            ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_ANANKE_SEL_INDEX9(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_ANANKE_DVFS_INDEX10, [0x64950088] */
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_GIC_INDEX10(x)       ( (x) << 18 & (BIT(18)|BIT(19)|BIT(20)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOL_INDEX10(x)            ( (x) << 14 & (BIT(14)|BIT(15)|BIT(16)|BIT(17)) )
#define BIT_APCPU_DVFS_APB_MPLL_LIT_DVFS_INDEX10(x)         ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_PERIPH_INDEX10(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_SCU_INDEX10(x)       ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_ANANKE_DIV_INDEX10           ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_ANANKE_SEL_INDEX10(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_ANANKE_DVFS_INDEX11, [0x6495008C] */
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_GIC_INDEX11(x)       ( (x) << 18 & (BIT(18)|BIT(19)|BIT(20)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOL_INDEX11(x)            ( (x) << 14 & (BIT(14)|BIT(15)|BIT(16)|BIT(17)) )
#define BIT_APCPU_DVFS_APB_MPLL_LIT_DVFS_INDEX11(x)         ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_PERIPH_INDEX11(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_SCU_INDEX11(x)       ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_ANANKE_DIV_INDEX11           ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_ANANKE_SEL_INDEX11(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_ANANKE_DVFS_INDEX12, [0x64950090] */
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_GIC_INDEX12(x)       ( (x) << 18 & (BIT(18)|BIT(19)|BIT(20)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOL_INDEX12(x)            ( (x) << 14 & (BIT(14)|BIT(15)|BIT(16)|BIT(17)) )
#define BIT_APCPU_DVFS_APB_MPLL_LIT_DVFS_INDEX12(x)         ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_PERIPH_INDEX12(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_SCU_INDEX12(x)       ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_ANANKE_DIV_INDEX12           ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_ANANKE_SEL_INDEX12(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_ANANKE_DVFS_INDEX13, [0x64950094] */
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_GIC_INDEX13(x)       ( (x) << 18 & (BIT(18)|BIT(19)|BIT(20)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOL_INDEX13(x)            ( (x) << 14 & (BIT(14)|BIT(15)|BIT(16)|BIT(17)) )
#define BIT_APCPU_DVFS_APB_MPLL_LIT_DVFS_INDEX13(x)         ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_PERIPH_INDEX13(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_SCU_INDEX13(x)       ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_ANANKE_DIV_INDEX13           ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_ANANKE_SEL_INDEX13(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_ANANKE_DVFS_INDEX14, [0x64950098] */
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_GIC_INDEX14(x)       ( (x) << 18 & (BIT(18)|BIT(19)|BIT(20)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOL_INDEX14(x)            ( (x) << 14 & (BIT(14)|BIT(15)|BIT(16)|BIT(17)) )
#define BIT_APCPU_DVFS_APB_MPLL_LIT_DVFS_INDEX14(x)         ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_PERIPH_INDEX14(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_SCU_INDEX14(x)       ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_ANANKE_DIV_INDEX14           ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_ANANKE_SEL_INDEX14(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_ANANKE_DVFS_INDEX15, [0x6495009C] */
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_GIC_INDEX15(x)       ( (x) << 18 & (BIT(18)|BIT(19)|BIT(20)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOL_INDEX15(x)            ( (x) << 14 & (BIT(14)|BIT(15)|BIT(16)|BIT(17)) )
#define BIT_APCPU_DVFS_APB_MPLL_LIT_DVFS_INDEX15(x)         ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_PERIPH_INDEX15(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_ANANKE_VOTE_SCU_INDEX15(x)       ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_ANANKE_DIV_INDEX15           ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_ANANKE_SEL_INDEX15(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_ENYOMID_DVFS_INDEX0, [0x649500A0] */
#define BIT_APCPU_DVFS_APB_ENYOMID_DCDC_CPU0_VOL_INDEX0(x)  ( (x) << 25 & (BIT(25)|BIT(26)|BIT(27)|BIT(28)) )
#define BIT_APCPU_DVFS_APB_APCPU_SRAM2_VOL_INDEX0(x)        ( (x) << 21 & (BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_GIC_INDEX0(x)       ( (x) << 18 & (BIT(18)|BIT(19)|BIT(20)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOL_INDEX0(x)            ( (x) << 14 & (BIT(14)|BIT(15)|BIT(16)|BIT(17)) )
#define BIT_APCPU_DVFS_APB_MPLL_MID_DVFS_INDEX0(x)          ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_PERIPH_INDEX0(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_SCU_INDEX0(x)       ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOMID_DIV_INDEX0           ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOMID_SEL_INDEX0(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_ENYOMID_DVFS_INDEX1_0, [0x649500A4] */
#define BIT_APCPU_DVFS_APB_ENYOMID_DCDC_CPU0_VOL_INDEX1(x)  ( (x) << 25 & (BIT(25)|BIT(26)|BIT(27)|BIT(28)) )
#define BIT_APCPU_DVFS_APB_APCPU_SRAM2_VOL_INDEX1(x)        ( (x) << 21 & (BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_GIC_INDEX1(x)       ( (x) << 18 & (BIT(18)|BIT(19)|BIT(20)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOL_INDEX1(x)            ( (x) << 14 & (BIT(14)|BIT(15)|BIT(16)|BIT(17)) )
#define BIT_APCPU_DVFS_APB_MPLL_MID_DVFS_INDEX1(x)          ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_PERIPH_INDEX1(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_SCU_INDEX1(x)       ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOMID_DIV_INDEX1           ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOMID_SEL_INDEX1(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_ENYOMID_DVFS_INDEX2_0, [0x649500A8] */
#define BIT_APCPU_DVFS_APB_ENYOMID_DCDC_CPU0_VOL_INDEX2(x)  ( (x) << 25 & (BIT(25)|BIT(26)|BIT(27)|BIT(28)) )
#define BIT_APCPU_DVFS_APB_APCPU_SRAM2_VOL_INDEX2(x)        ( (x) << 21 & (BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_GIC_INDEX2(x)       ( (x) << 18 & (BIT(18)|BIT(19)|BIT(20)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOL_INDEX2(x)            ( (x) << 14 & (BIT(14)|BIT(15)|BIT(16)|BIT(17)) )
#define BIT_APCPU_DVFS_APB_MPLL_MID_DVFS_INDEX2(x)          ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_PERIPH_INDEX2(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_SCU_INDEX2(x)       ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOMID_DIV_INDEX2           ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOMID_SEL_INDEX2(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_ENYOMID_DVFS_INDEX3_0, [0x649500AC] */
#define BIT_APCPU_DVFS_APB_ENYOMID_DCDC_CPU0_VOL_INDEX3(x)  ( (x) << 25 & (BIT(25)|BIT(26)|BIT(27)|BIT(28)) )
#define BIT_APCPU_DVFS_APB_APCPU_SRAM2_VOL_INDEX3(x)        ( (x) << 21 & (BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_GIC_INDEX3(x)       ( (x) << 18 & (BIT(18)|BIT(19)|BIT(20)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOL_INDEX3(x)            ( (x) << 14 & (BIT(14)|BIT(15)|BIT(16)|BIT(17)) )
#define BIT_APCPU_DVFS_APB_MPLL_MID_DVFS_INDEX3(x)          ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_PERIPH_INDEX3(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_SCU_INDEX3(x)       ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOMID_DIV_INDEX3           ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOMID_SEL_INDEX3(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_ENYOMID_DVFS_INDEX4_0, [0x649500B0] */
#define BIT_APCPU_DVFS_APB_ENYOMID_DCDC_CPU0_VOL_INDEX4(x)  ( (x) << 25 & (BIT(25)|BIT(26)|BIT(27)|BIT(28)) )
#define BIT_APCPU_DVFS_APB_APCPU_SRAM2_VOL_INDEX4(x)        ( (x) << 21 & (BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_GIC_INDEX4(x)       ( (x) << 18 & (BIT(18)|BIT(19)|BIT(20)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOL_INDEX4(x)            ( (x) << 14 & (BIT(14)|BIT(15)|BIT(16)|BIT(17)) )
#define BIT_APCPU_DVFS_APB_MPLL_MID_DVFS_INDEX4(x)          ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_PERIPH_INDEX4(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_SCU_INDEX4(x)       ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOMID_DIV_INDEX4           ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOMID_SEL_INDEX4(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_ENYOMID_DVFS_INDEX5_0, [0x649500B4] */
#define BIT_APCPU_DVFS_APB_ENYOMID_DCDC_CPU0_VOL_INDEX5(x)  ( (x) << 25 & (BIT(25)|BIT(26)|BIT(27)|BIT(28)) )
#define BIT_APCPU_DVFS_APB_APCPU_SRAM2_VOL_INDEX5(x)        ( (x) << 21 & (BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_GIC_INDEX5(x)       ( (x) << 18 & (BIT(18)|BIT(19)|BIT(20)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOL_INDEX5(x)            ( (x) << 14 & (BIT(14)|BIT(15)|BIT(16)|BIT(17)) )
#define BIT_APCPU_DVFS_APB_MPLL_MID_DVFS_INDEX5(x)          ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_PERIPH_INDEX5(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_SCU_INDEX5(x)       ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOMID_DIV_INDEX5           ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOMID_SEL_INDEX5(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_ENYOMID_DVFS_INDEX6_0, [0x649500B8] */
#define BIT_APCPU_DVFS_APB_ENYOMID_DCDC_CPU0_VOL_INDEX6(x)  ( (x) << 25 & (BIT(25)|BIT(26)|BIT(27)|BIT(28)) )
#define BIT_APCPU_DVFS_APB_APCPU_SRAM2_VOL_INDEX6(x)        ( (x) << 21 & (BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_GIC_INDEX6(x)       ( (x) << 18 & (BIT(18)|BIT(19)|BIT(20)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOL_INDEX6(x)            ( (x) << 14 & (BIT(14)|BIT(15)|BIT(16)|BIT(17)) )
#define BIT_APCPU_DVFS_APB_MPLL_MID_DVFS_INDEX6(x)          ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_PERIPH_INDEX6(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_SCU_INDEX6(x)       ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOMID_DIV_INDEX6           ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOMID_SEL_INDEX6(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_ENYOMID_DVFS_INDEX7_0, [0x649500BC] */
#define BIT_APCPU_DVFS_APB_ENYOMID_DCDC_CPU0_VOL_INDEX7(x)  ( (x) << 25 & (BIT(25)|BIT(26)|BIT(27)|BIT(28)) )
#define BIT_APCPU_DVFS_APB_APCPU_SRAM2_VOL_INDEX7(x)        ( (x) << 21 & (BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_GIC_INDEX7(x)       ( (x) << 18 & (BIT(18)|BIT(19)|BIT(20)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOL_INDEX7(x)            ( (x) << 14 & (BIT(14)|BIT(15)|BIT(16)|BIT(17)) )
#define BIT_APCPU_DVFS_APB_MPLL_MID_DVFS_INDEX7(x)          ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_PERIPH_INDEX7(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_SCU_INDEX7(x)       ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOMID_DIV_INDEX7           ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOMID_SEL_INDEX7(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_ENYOMID_DVFS_INDEX8, [0x649500C0] */
#define BIT_APCPU_DVFS_APB_ENYOMID_DCDC_CPU0_VOL_INDEX8(x)  ( (x) << 25 & (BIT(25)|BIT(26)|BIT(27)|BIT(28)) )
#define BIT_APCPU_DVFS_APB_APCPU_SRAM2_VOL_INDEX8(x)        ( (x) << 21 & (BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_GIC_INDEX8(x)       ( (x) << 18 & (BIT(18)|BIT(19)|BIT(20)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOL_INDEX8(x)            ( (x) << 14 & (BIT(14)|BIT(15)|BIT(16)|BIT(17)) )
#define BIT_APCPU_DVFS_APB_MPLL_MID_DVFS_INDEX8(x)          ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_PERIPH_INDEX8(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_SCU_INDEX8(x)       ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOMID_DIV_INDEX8           ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOMID_SEL_INDEX8(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_ENYOMID_DVFS_INDEX9, [0x649500C4] */
#define BIT_APCPU_DVFS_APB_ENYOMID_DCDC_CPU0_VOL_INDEX9(x)  ( (x) << 25 & (BIT(25)|BIT(26)|BIT(27)|BIT(28)) )
#define BIT_APCPU_DVFS_APB_APCPU_SRAM2_VOL_INDEX9(x)        ( (x) << 21 & (BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_GIC_INDEX9(x)       ( (x) << 18 & (BIT(18)|BIT(19)|BIT(20)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOL_INDEX9(x)            ( (x) << 14 & (BIT(14)|BIT(15)|BIT(16)|BIT(17)) )
#define BIT_APCPU_DVFS_APB_MPLL_MID_DVFS_INDEX9(x)          ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_PERIPH_INDEX9(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_SCU_INDEX9(x)       ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOMID_DIV_INDEX9           ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOMID_SEL_INDEX9(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_ENYOMID_DVFS_INDEX10, [0x649500C8] */
#define BIT_APCPU_DVFS_APB_ENYOMID_DCDC_CPU0_VOL_INDEX10(x) ( (x) << 25 & (BIT(25)|BIT(26)|BIT(27)|BIT(28)) )
#define BIT_APCPU_DVFS_APB_APCPU_SRAM2_VOL_INDEX10(x)       ( (x) << 21 & (BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_GIC_INDEX10(x)      ( (x) << 18 & (BIT(18)|BIT(19)|BIT(20)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOL_INDEX10(x)           ( (x) << 14 & (BIT(14)|BIT(15)|BIT(16)|BIT(17)) )
#define BIT_APCPU_DVFS_APB_MPLL_MID_DVFS_INDEX10(x)         ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_PERIPH_INDEX10(x)   ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_SCU_INDEX10(x)      ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOMID_DIV_INDEX10          ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOMID_SEL_INDEX10(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_ENYOMID_DVFS_INDEX11, [0x649500CC] */
#define BIT_APCPU_DVFS_APB_ENYOMID_DCDC_CPU0_VOL_INDEX11(x) ( (x) << 25 & (BIT(25)|BIT(26)|BIT(27)|BIT(28)) )
#define BIT_APCPU_DVFS_APB_APCPU_SRAM2_VOL_INDEX11(x)       ( (x) << 21 & (BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_GIC_INDEX11(x)      ( (x) << 18 & (BIT(18)|BIT(19)|BIT(20)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOL_INDEX11(x)           ( (x) << 14 & (BIT(14)|BIT(15)|BIT(16)|BIT(17)) )
#define BIT_APCPU_DVFS_APB_MPLL_MID_DVFS_INDEX11(x)         ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_PERIPH_INDEX11(x)   ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_SCU_INDEX11(x)      ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOMID_DIV_INDEX11          ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOMID_SEL_INDEX11(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_ENYOMID_DVFS_INDEX12, [0x649500D0] */
#define BIT_APCPU_DVFS_APB_ENYOMID_DCDC_CPU0_VOL_INDEX12(x) ( (x) << 25 & (BIT(25)|BIT(26)|BIT(27)|BIT(28)) )
#define BIT_APCPU_DVFS_APB_APCPU_SRAM2_VOL_INDEX12(x)       ( (x) << 21 & (BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_GIC_INDEX12(x)      ( (x) << 18 & (BIT(18)|BIT(19)|BIT(20)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOL_INDEX12(x)           ( (x) << 14 & (BIT(14)|BIT(15)|BIT(16)|BIT(17)) )
#define BIT_APCPU_DVFS_APB_MPLL_MID_DVFS_INDEX12(x)         ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_PERIPH_INDEX12(x)   ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_SCU_INDEX12(x)      ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOMID_DIV_INDEX12          ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOMID_SEL_INDEX12(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_ENYOMID_DVFS_INDEX13, [0x649500D4] */
#define BIT_APCPU_DVFS_APB_ENYOMID_DCDC_CPU0_VOL_INDEX13(x) ( (x) << 25 & (BIT(25)|BIT(26)|BIT(27)|BIT(28)) )
#define BIT_APCPU_DVFS_APB_APCPU_SRAM2_VOL_INDEX13(x)       ( (x) << 21 & (BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_GIC_INDEX13(x)      ( (x) << 18 & (BIT(18)|BIT(19)|BIT(20)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOL_INDEX13(x)           ( (x) << 14 & (BIT(14)|BIT(15)|BIT(16)|BIT(17)) )
#define BIT_APCPU_DVFS_APB_MPLL_MID_DVFS_INDEX13(x)         ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_PERIPH_INDEX13(x)   ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_SCU_INDEX13(x)      ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOMID_DIV_INDEX13          ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOMID_SEL_INDEX13(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_ENYOMID_DVFS_INDEX14, [0x649500D8] */
#define BIT_APCPU_DVFS_APB_ENYOMID_DCDC_CPU0_VOL_INDEX14(x) ( (x) << 25 & (BIT(25)|BIT(26)|BIT(27)|BIT(28)) )
#define BIT_APCPU_DVFS_APB_APCPU_SRAM2_VOL_INDEX14(x)       ( (x) << 21 & (BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_GIC_INDEX14(x)      ( (x) << 18 & (BIT(18)|BIT(19)|BIT(20)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOL_INDEX14(x)           ( (x) << 14 & (BIT(14)|BIT(15)|BIT(16)|BIT(17)) )
#define BIT_APCPU_DVFS_APB_MPLL_MID_DVFS_INDEX14(x)         ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_PERIPH_INDEX14(x)   ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_SCU_INDEX14(x)      ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOMID_DIV_INDEX14          ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOMID_SEL_INDEX14(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_ENYOMID_DVFS_INDEX15, [0x649500DC] */
#define BIT_APCPU_DVFS_APB_ENYOMID_DCDC_CPU0_VOL_INDEX15(x) ( (x) << 25 & (BIT(25)|BIT(26)|BIT(27)|BIT(28)) )
#define BIT_APCPU_DVFS_APB_APCPU_SRAM2_VOL_INDEX15(x)       ( (x) << 21 & (BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_GIC_INDEX15(x)      ( (x) << 18 & (BIT(18)|BIT(19)|BIT(20)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOL_INDEX15(x)           ( (x) << 14 & (BIT(14)|BIT(15)|BIT(16)|BIT(17)) )
#define BIT_APCPU_DVFS_APB_MPLL_MID_DVFS_INDEX15(x)         ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_PERIPH_INDEX15(x)   ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_ENYOMID_VOTE_SCU_INDEX15(x)      ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOMID_DIV_INDEX15          ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOMID_SEL_INDEX15(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_ENYOBIG_DVFS_INDEX0, [0x649500E0] */
#define BIT_APCPU_DVFS_APB_ENYOBIG_DCDC_CPU0_VOL_INDEX0(x)  ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_GIC_INDEX0(x)       ( (x) << 17 & (BIT(17)|BIT(18)|BIT(19)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOL_INDEX0(x)            ( (x) << 13 & (BIT(13)|BIT(14)|BIT(15)|BIT(16)) )
#define BIT_APCPU_DVFS_APB_MPLL_BIG_DVFS_INDEX0(x)          ( (x) << 10 & (BIT(10)|BIT(11)|BIT(12)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_PERIPH_INDEX0(x)    ( (x) << 7  & (BIT(7)|BIT(8)|BIT(9)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_SCU_INDEX0(x)       ( (x) << 3  & (BIT(3)|BIT(4)|BIT(5)|BIT(6)) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOBIG_DIV_INDEX0           ( BIT(2) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOBIG_SEL_INDEX0(x)        ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_ENYOBIG_DVFS_INDEX1_0, [0x649500E4] */
#define BIT_APCPU_DVFS_APB_ENYOBIG_DCDC_CPU0_VOL_INDEX1(x)  ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_GIC_INDEX1(x)       ( (x) << 17 & (BIT(17)|BIT(18)|BIT(19)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOL_INDEX1(x)            ( (x) << 13 & (BIT(13)|BIT(14)|BIT(15)|BIT(16)) )
#define BIT_APCPU_DVFS_APB_MPLL_BIG_DVFS_INDEX1(x)          ( (x) << 10 & (BIT(10)|BIT(11)|BIT(12)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_PERIPH_INDEX1(x)    ( (x) << 7  & (BIT(7)|BIT(8)|BIT(9)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_SCU_INDEX1(x)       ( (x) << 3  & (BIT(3)|BIT(4)|BIT(5)|BIT(6)) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOBIG_DIV_INDEX1           ( BIT(2) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOBIG_SEL_INDEX1(x)        ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_ENYOBIG_DVFS_INDEX2_0, [0x649500E8] */
#define BIT_APCPU_DVFS_APB_ENYOBIG_DCDC_CPU0_VOL_INDEX2(x)  ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_GIC_INDEX2(x)       ( (x) << 17 & (BIT(17)|BIT(18)|BIT(19)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOL_INDEX2(x)            ( (x) << 13 & (BIT(13)|BIT(14)|BIT(15)|BIT(16)) )
#define BIT_APCPU_DVFS_APB_MPLL_BIG_DVFS_INDEX2(x)          ( (x) << 10 & (BIT(10)|BIT(11)|BIT(12)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_PERIPH_INDEX2(x)    ( (x) << 7  & (BIT(7)|BIT(8)|BIT(9)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_SCU_INDEX2(x)       ( (x) << 3  & (BIT(3)|BIT(4)|BIT(5)|BIT(6)) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOBIG_DIV_INDEX2           ( BIT(2) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOBIG_SEL_INDEX2(x)        ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_ENYOBIG_DVFS_INDEX3_0, [0x649500EC] */
#define BIT_APCPU_DVFS_APB_ENYOBIG_DCDC_CPU0_VOL_INDEX3(x)  ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_GIC_INDEX3(x)       ( (x) << 17 & (BIT(17)|BIT(18)|BIT(19)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOL_INDEX3(x)            ( (x) << 13 & (BIT(13)|BIT(14)|BIT(15)|BIT(16)) )
#define BIT_APCPU_DVFS_APB_MPLL_BIG_DVFS_INDEX3(x)          ( (x) << 10 & (BIT(10)|BIT(11)|BIT(12)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_PERIPH_INDEX3(x)    ( (x) << 7  & (BIT(7)|BIT(8)|BIT(9)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_SCU_INDEX3(x)       ( (x) << 3  & (BIT(3)|BIT(4)|BIT(5)|BIT(6)) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOBIG_DIV_INDEX3           ( BIT(2) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOBIG_SEL_INDEX3(x)        ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_ENYOBIG_DVFS_INDEX4_0, [0x649500F0] */
#define BIT_APCPU_DVFS_APB_ENYOBIG_DCDC_CPU0_VOL_INDEX4(x)  ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_GIC_INDEX4(x)       ( (x) << 17 & (BIT(17)|BIT(18)|BIT(19)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOL_INDEX4(x)            ( (x) << 13 & (BIT(13)|BIT(14)|BIT(15)|BIT(16)) )
#define BIT_APCPU_DVFS_APB_MPLL_BIG_DVFS_INDEX4(x)          ( (x) << 10 & (BIT(10)|BIT(11)|BIT(12)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_PERIPH_INDEX4(x)    ( (x) << 7  & (BIT(7)|BIT(8)|BIT(9)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_SCU_INDEX4(x)       ( (x) << 3  & (BIT(3)|BIT(4)|BIT(5)|BIT(6)) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOBIG_DIV_INDEX4           ( BIT(2) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOBIG_SEL_INDEX4(x)        ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_ENYOBIG_DVFS_INDEX5_0, [0x649500F4] */
#define BIT_APCPU_DVFS_APB_ENYOBIG_DCDC_CPU0_VOL_INDEX5(x)  ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_GIC_INDEX5(x)       ( (x) << 17 & (BIT(17)|BIT(18)|BIT(19)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOL_INDEX5(x)            ( (x) << 13 & (BIT(13)|BIT(14)|BIT(15)|BIT(16)) )
#define BIT_APCPU_DVFS_APB_MPLL_BIG_DVFS_INDEX5(x)          ( (x) << 10 & (BIT(10)|BIT(11)|BIT(12)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_PERIPH_INDEX5(x)    ( (x) << 7  & (BIT(7)|BIT(8)|BIT(9)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_SCU_INDEX5(x)       ( (x) << 3  & (BIT(3)|BIT(4)|BIT(5)|BIT(6)) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOBIG_DIV_INDEX5           ( BIT(2) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOBIG_SEL_INDEX5(x)        ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_ENYOBIG_DVFS_INDEX6_0, [0x649500F8] */
#define BIT_APCPU_DVFS_APB_ENYOBIG_DCDC_CPU0_VOL_INDEX6(x)  ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_GIC_INDEX6(x)       ( (x) << 17 & (BIT(17)|BIT(18)|BIT(19)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOL_INDEX6(x)            ( (x) << 13 & (BIT(13)|BIT(14)|BIT(15)|BIT(16)) )
#define BIT_APCPU_DVFS_APB_MPLL_BIG_DVFS_INDEX6(x)          ( (x) << 10 & (BIT(10)|BIT(11)|BIT(12)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_PERIPH_INDEX6(x)    ( (x) << 7  & (BIT(7)|BIT(8)|BIT(9)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_SCU_INDEX6(x)       ( (x) << 3  & (BIT(3)|BIT(4)|BIT(5)|BIT(6)) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOBIG_DIV_INDEX6           ( BIT(2) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOBIG_SEL_INDEX6(x)        ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_ENYOBIG_DVFS_INDEX7_0, [0x649500FC] */
#define BIT_APCPU_DVFS_APB_ENYOBIG_DCDC_CPU0_VOL_INDEX7(x)  ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_GIC_INDEX7(x)       ( (x) << 17 & (BIT(17)|BIT(18)|BIT(19)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOL_INDEX7(x)            ( (x) << 13 & (BIT(13)|BIT(14)|BIT(15)|BIT(16)) )
#define BIT_APCPU_DVFS_APB_MPLL_BIG_DVFS_INDEX7(x)          ( (x) << 10 & (BIT(10)|BIT(11)|BIT(12)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_PERIPH_INDEX7(x)    ( (x) << 7  & (BIT(7)|BIT(8)|BIT(9)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_SCU_INDEX7(x)       ( (x) << 3  & (BIT(3)|BIT(4)|BIT(5)|BIT(6)) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOBIG_DIV_INDEX7           ( BIT(2) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOBIG_SEL_INDEX7(x)        ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_ENYOBIG_DVFS_INDEX8, [0x64950100] */
#define BIT_APCPU_DVFS_APB_ENYOBIG_DCDC_CPU0_VOL_INDEX8(x)  ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_GIC_INDEX8(x)       ( (x) << 17 & (BIT(17)|BIT(18)|BIT(19)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOL_INDEX8(x)            ( (x) << 13 & (BIT(13)|BIT(14)|BIT(15)|BIT(16)) )
#define BIT_APCPU_DVFS_APB_MPLL_BIG_DVFS_INDEX8(x)          ( (x) << 10 & (BIT(10)|BIT(11)|BIT(12)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_PERIPH_INDEX8(x)    ( (x) << 7  & (BIT(7)|BIT(8)|BIT(9)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_SCU_INDEX8(x)       ( (x) << 3  & (BIT(3)|BIT(4)|BIT(5)|BIT(6)) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOBIG_DIV_INDEX8           ( BIT(2) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOBIG_SEL_INDEX8(x)        ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_ENYOBIG_DVFS_INDEX9, [0x64950104] */
#define BIT_APCPU_DVFS_APB_ENYOBIG_DCDC_CPU0_VOL_INDEX9(x)  ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_GIC_INDEX9(x)       ( (x) << 17 & (BIT(17)|BIT(18)|BIT(19)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOL_INDEX9(x)            ( (x) << 13 & (BIT(13)|BIT(14)|BIT(15)|BIT(16)) )
#define BIT_APCPU_DVFS_APB_MPLL_BIG_DVFS_INDEX9(x)          ( (x) << 10 & (BIT(10)|BIT(11)|BIT(12)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_PERIPH_INDEX9(x)    ( (x) << 7  & (BIT(7)|BIT(8)|BIT(9)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_SCU_INDEX9(x)       ( (x) << 3  & (BIT(3)|BIT(4)|BIT(5)|BIT(6)) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOBIG_DIV_INDEX9           ( BIT(2) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOBIG_SEL_INDEX9(x)        ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_ENYOBIG_DVFS_INDEX10, [0x64950108] */
#define BIT_APCPU_DVFS_APB_ENYOBIG_DCDC_CPU0_VOL_INDEX10(x) ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_GIC_INDEX10(x)      ( (x) << 17 & (BIT(17)|BIT(18)|BIT(19)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOL_INDEX10(x)           ( (x) << 13 & (BIT(13)|BIT(14)|BIT(15)|BIT(16)) )
#define BIT_APCPU_DVFS_APB_MPLL_BIG_DVFS_INDEX10(x)         ( (x) << 10 & (BIT(10)|BIT(11)|BIT(12)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_PERIPH_INDEX10(x)   ( (x) << 7  & (BIT(7)|BIT(8)|BIT(9)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_SCU_INDEX10(x)      ( (x) << 3  & (BIT(3)|BIT(4)|BIT(5)|BIT(6)) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOBIG_DIV_INDEX10          ( BIT(2) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOBIG_SEL_INDEX10(x)       ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_ENYOBIG_DVFS_INDEX11, [0x6495010C] */
#define BIT_APCPU_DVFS_APB_ENYOBIG_DCDC_CPU0_VOL_INDEX11(x) ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_GIC_INDEX11(x)      ( (x) << 17 & (BIT(17)|BIT(18)|BIT(19)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOL_INDEX11(x)           ( (x) << 13 & (BIT(13)|BIT(14)|BIT(15)|BIT(16)) )
#define BIT_APCPU_DVFS_APB_MPLL_BIG_DVFS_INDEX11(x)         ( (x) << 10 & (BIT(10)|BIT(11)|BIT(12)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_PERIPH_INDEX11(x)   ( (x) << 7  & (BIT(7)|BIT(8)|BIT(9)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_SCU_INDEX11(x)      ( (x) << 3  & (BIT(3)|BIT(4)|BIT(5)|BIT(6)) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOBIG_DIV_INDEX11          ( BIT(2) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOBIG_SEL_INDEX11(x)       ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_ENYOBIG_DVFS_INDEX12, [0x64950110] */
#define BIT_APCPU_DVFS_APB_ENYOBIG_DCDC_CPU0_VOL_INDEX12(x) ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_GIC_INDEX12(x)      ( (x) << 17 & (BIT(17)|BIT(18)|BIT(19)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOL_INDEX12(x)           ( (x) << 13 & (BIT(13)|BIT(14)|BIT(15)|BIT(16)) )
#define BIT_APCPU_DVFS_APB_MPLL_BIG_DVFS_INDEX12(x)         ( (x) << 10 & (BIT(10)|BIT(11)|BIT(12)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_PERIPH_INDEX12(x)   ( (x) << 7  & (BIT(7)|BIT(8)|BIT(9)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_SCU_INDEX12(x)      ( (x) << 3  & (BIT(3)|BIT(4)|BIT(5)|BIT(6)) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOBIG_DIV_INDEX12          ( BIT(2) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOBIG_SEL_INDEX12(x)       ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_ENYOBIG_DVFS_INDEX13, [0x64950114] */
#define BIT_APCPU_DVFS_APB_ENYOBIG_DCDC_CPU0_VOL_INDEX13(x) ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_GIC_INDEX13(x)      ( (x) << 17 & (BIT(17)|BIT(18)|BIT(19)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOL_INDEX13(x)           ( (x) << 13 & (BIT(13)|BIT(14)|BIT(15)|BIT(16)) )
#define BIT_APCPU_DVFS_APB_MPLL_BIG_DVFS_INDEX13(x)         ( (x) << 10 & (BIT(10)|BIT(11)|BIT(12)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_PERIPH_INDEX13(x)   ( (x) << 7  & (BIT(7)|BIT(8)|BIT(9)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_SCU_INDEX13(x)      ( (x) << 3  & (BIT(3)|BIT(4)|BIT(5)|BIT(6)) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOBIG_DIV_INDEX13          ( BIT(2) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOBIG_SEL_INDEX13(x)       ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_ENYOBIG_DVFS_INDEX14, [0x64950118] */
#define BIT_APCPU_DVFS_APB_ENYOBIG_DCDC_CPU0_VOL_INDEX14(x) ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_GIC_INDEX14(x)      ( (x) << 17 & (BIT(17)|BIT(18)|BIT(19)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOL_INDEX14(x)           ( (x) << 13 & (BIT(13)|BIT(14)|BIT(15)|BIT(16)) )
#define BIT_APCPU_DVFS_APB_MPLL_BIG_DVFS_INDEX14(x)         ( (x) << 10 & (BIT(10)|BIT(11)|BIT(12)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_PERIPH_INDEX14(x)   ( (x) << 7  & (BIT(7)|BIT(8)|BIT(9)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_SCU_INDEX14(x)      ( (x) << 3  & (BIT(3)|BIT(4)|BIT(5)|BIT(6)) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOBIG_DIV_INDEX14          ( BIT(2) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOBIG_SEL_INDEX14(x)       ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_ENYOBIG_DVFS_INDEX15, [0x6495011C] */
#define BIT_APCPU_DVFS_APB_ENYOBIG_DCDC_CPU0_VOL_INDEX15(x) ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_GIC_INDEX15(x)      ( (x) << 17 & (BIT(17)|BIT(18)|BIT(19)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOL_INDEX15(x)           ( (x) << 13 & (BIT(13)|BIT(14)|BIT(15)|BIT(16)) )
#define BIT_APCPU_DVFS_APB_MPLL_BIG_DVFS_INDEX15(x)         ( (x) << 10 & (BIT(10)|BIT(11)|BIT(12)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_PERIPH_INDEX15(x)   ( (x) << 7  & (BIT(7)|BIT(8)|BIT(9)) )
#define BIT_APCPU_DVFS_APB_ENYOBIG_VOTE_SCU_INDEX15(x)      ( (x) << 3  & (BIT(3)|BIT(4)|BIT(5)|BIT(6)) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOBIG_DIV_INDEX15          ( BIT(2) )
#define BIT_APCPU_DVFS_APB_CGM_ENYOBIG_SEL_INDEX15(x)       ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_SCU_DVFS_INDEX0, [0x64950120] */
#define BIT_APCPU_DVFS_APB_APCPU_SCU_VOL_INDEX0(x)          ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_APCPU_DVFS_APB_MPLL_SCU_DVFS_INDEX0(x)          ( (x) << 5  & (BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_ACE_DIV_INDEX0         ( BIT(4) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_SCU_DIV_INDEX0         ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_SCU_SEL_INDEX0(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_SCU_DVFS_INDEX1, [0x64950124] */
#define BIT_APCPU_DVFS_APB_APCPU_SCU_VOL_INDEX1(x)          ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_APCPU_DVFS_APB_MPLL_SCU_DVFS_INDEX1(x)          ( (x) << 5  & (BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_ACE_DIV_INDEX1         ( BIT(4) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_SCU_DIV_INDEX1         ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_SCU_SEL_INDEX1(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_SCU_DVFS_INDEX2, [0x64950128] */
#define BIT_APCPU_DVFS_APB_APCPU_SCU_VOL_INDEX2(x)          ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_APCPU_DVFS_APB_MPLL_SCU_DVFS_INDEX2(x)          ( (x) << 5  & (BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_ACE_DIV_INDEX2         ( BIT(4) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_SCU_DIV_INDEX2         ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_SCU_SEL_INDEX2(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_SCU_DVFS_INDEX3, [0x6495012C] */
#define BIT_APCPU_DVFS_APB_APCPU_SCU_VOL_INDEX3(x)          ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_APCPU_DVFS_APB_MPLL_SCU_DVFS_INDEX3(x)          ( (x) << 5  & (BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_ACE_DIV_INDEX3         ( BIT(4) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_SCU_DIV_INDEX3         ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_SCU_SEL_INDEX3(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_SCU_DVFS_INDEX4, [0x64950130] */
#define BIT_APCPU_DVFS_APB_APCPU_SCU_VOL_INDEX4(x)          ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_APCPU_DVFS_APB_MPLL_SCU_DVFS_INDEX4(x)          ( (x) << 5  & (BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_ACE_DIV_INDEX4         ( BIT(4) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_SCU_DIV_INDEX4         ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_SCU_SEL_INDEX4(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_SCU_DVFS_INDEX5, [0x64950194] */
#define BIT_APCPU_DVFS_APB_APCPU_SCU_VOL_INDEX5(x)          ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_APCPU_DVFS_APB_MPLL_SCU_DVFS_INDEX5(x)          ( (x) << 5  & (BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_ACE_DIV_INDEX5         ( BIT(4) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_SCU_DIV_INDEX5         ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_SCU_SEL_INDEX5(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_SCU_DVFS_INDEX6, [0x64950198] */
#define BIT_APCPU_DVFS_APB_APCPU_SCU_VOL_INDEX6(x)          ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_APCPU_DVFS_APB_MPLL_SCU_DVFS_INDEX6(x)          ( (x) << 5  & (BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_ACE_DIV_INDEX6         ( BIT(4) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_SCU_DIV_INDEX6         ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_SCU_SEL_INDEX6(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_SCU_DVFS_INDEX7, [0x6495019C] */
#define BIT_APCPU_DVFS_APB_APCPU_SCU_VOL_INDEX7(x)          ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_APCPU_DVFS_APB_MPLL_SCU_DVFS_INDEX7(x)          ( (x) << 5  & (BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_ACE_DIV_INDEX7         ( BIT(4) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_SCU_DIV_INDEX7         ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_SCU_SEL_INDEX7(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_SCU_DVFS_INDEX8, [0x649501A0] */
#define BIT_APCPU_DVFS_APB_APCPU_SCU_VOL_INDEX8(x)          ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_APCPU_DVFS_APB_MPLL_SCU_DVFS_INDEX8(x)          ( (x) << 5  & (BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_ACE_DIV_INDEX8         ( BIT(4) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_SCU_DIV_INDEX8         ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_SCU_SEL_INDEX8(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_SCU_DVFS_INDEX9, [0x649501A4] */
#define BIT_APCPU_DVFS_APB_APCPU_SCU_VOL_INDEX9(x)          ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_APCPU_DVFS_APB_MPLL_SCU_DVFS_INDEX9(x)          ( (x) << 5  & (BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_ACE_DIV_INDEX9         ( BIT(4) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_SCU_DIV_INDEX9         ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_SCU_SEL_INDEX9(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_SCU_DVFS_INDEX10, [0x649501A8] */
#define BIT_APCPU_DVFS_APB_APCPU_SCU_VOL_INDEX10(x)         ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_APCPU_DVFS_APB_MPLL_SCU_DVFS_INDEX10(x)         ( (x) << 5  & (BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_ACE_DIV_INDEX10        ( BIT(4) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_SCU_DIV_INDEX10        ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_SCU_SEL_INDEX10(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_SCU_DVFS_INDEX11, [0x649501AC] */
#define BIT_APCPU_DVFS_APB_APCPU_SCU_VOL_INDEX11(x)         ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_APCPU_DVFS_APB_MPLL_SCU_DVFS_INDEX11(x)         ( (x) << 5  & (BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_ACE_DIV_INDEX11        ( BIT(4) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_SCU_DIV_INDEX11        ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_SCU_SEL_INDEX11(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_SCU_DVFS_INDEX12, [0x649501B0] */
#define BIT_APCPU_DVFS_APB_APCPU_SCU_VOL_INDEX12(x)         ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_APCPU_DVFS_APB_MPLL_SCU_DVFS_INDEX12(x)         ( (x) << 5  & (BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_ACE_DIV_INDEX12        ( BIT(4) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_SCU_DIV_INDEX12        ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_SCU_SEL_INDEX12(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_SCU_DVFS_INDEX13, [0x649501B4] */
#define BIT_APCPU_DVFS_APB_APCPU_SCU_VOL_INDEX13(x)         ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_APCPU_DVFS_APB_MPLL_SCU_DVFS_INDEX13(x)         ( (x) << 5  & (BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_ACE_DIV_INDEX13        ( BIT(4) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_SCU_DIV_INDEX13        ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_SCU_SEL_INDEX13(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_SCU_DVFS_INDEX14, [0x649501B8] */
#define BIT_APCPU_DVFS_APB_APCPU_SCU_VOL_INDEX14(x)         ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_APCPU_DVFS_APB_MPLL_SCU_DVFS_INDEX14(x)         ( (x) << 5  & (BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_ACE_DIV_INDEX14        ( BIT(4) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_SCU_DIV_INDEX14        ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_SCU_SEL_INDEX14(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_SCU_DVFS_INDEX15, [0x649501BC] */
#define BIT_APCPU_DVFS_APB_APCPU_SCU_VOL_INDEX15(x)         ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_APCPU_DVFS_APB_MPLL_SCU_DVFS_INDEX15(x)         ( (x) << 5  & (BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_ACE_DIV_INDEX15        ( BIT(4) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_SCU_DIV_INDEX15        ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_SCU_SEL_INDEX15(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_ATB_DVFS_INDEX0, [0x649501D4] */
#define BIT_APCPU_DVFS_APB_APCPU_ATB_VOL_INDEX0(x)          ( (x) << 7  & (BIT(7)|BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_DEBUG_APB_DIV_INDEX0(x) ( (x) << 5  & (BIT(5)|BIT(6)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_ATB_DIV_INDEX0(x)      ( (x) << 2  & (BIT(2)|BIT(3)|BIT(4)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_ATB_SEL_INDEX0(x)      ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_ATB_DVFS_INDEX1, [0x649501D8] */
#define BIT_APCPU_DVFS_APB_APCPU_ATB_VOL_INDEX1(x)          ( (x) << 7  & (BIT(7)|BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_DEBUG_APB_DIV_INDEX1(x) ( (x) << 5  & (BIT(5)|BIT(6)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_ATB_DIV_INDEX1(x)      ( (x) << 2  & (BIT(2)|BIT(3)|BIT(4)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_ATB_SEL_INDEX1(x)      ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_ATB_DVFS_INDEX2, [0x649501DC] */
#define BIT_APCPU_DVFS_APB_APCPU_ATB_VOL_INDEX2(x)          ( (x) << 7  & (BIT(7)|BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_DEBUG_APB_DIV_INDEX2(x) ( (x) << 5  & (BIT(5)|BIT(6)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_ATB_DIV_INDEX2(x)      ( (x) << 2  & (BIT(2)|BIT(3)|BIT(4)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_ATB_SEL_INDEX2(x)      ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_ATB_DVFS_INDEX3, [0x649501E0] */
#define BIT_APCPU_DVFS_APB_APCPU_ATB_VOL_INDEX3(x)          ( (x) << 7  & (BIT(7)|BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_DEBUG_APB_DIV_INDEX3(x) ( (x) << 5  & (BIT(5)|BIT(6)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_ATB_DIV_INDEX3(x)      ( (x) << 2  & (BIT(2)|BIT(3)|BIT(4)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_ATB_SEL_INDEX3(x)      ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_ATB_DVFS_INDEX4, [0x649501E4] */
#define BIT_APCPU_DVFS_APB_APCPU_ATB_VOL_INDEX4(x)          ( (x) << 7  & (BIT(7)|BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_DEBUG_APB_DIV_INDEX4(x) ( (x) << 5  & (BIT(5)|BIT(6)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_ATB_DIV_INDEX4(x)      ( (x) << 2  & (BIT(2)|BIT(3)|BIT(4)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_ATB_SEL_INDEX4(x)      ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_ATB_DVFS_INDEX5, [0x649501E8] */
#define BIT_APCPU_DVFS_APB_APCPU_ATB_VOL_INDEX5(x)          ( (x) << 7  & (BIT(7)|BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_DEBUG_APB_DIV_INDEX5(x) ( (x) << 5  & (BIT(5)|BIT(6)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_ATB_DIV_INDEX5(x)      ( (x) << 2  & (BIT(2)|BIT(3)|BIT(4)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_ATB_SEL_INDEX5(x)      ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_ATB_DVFS_INDEX6, [0x649501EC] */
#define BIT_APCPU_DVFS_APB_APCPU_ATB_VOL_INDEX6(x)          ( (x) << 7  & (BIT(7)|BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_DEBUG_APB_DIV_INDEX6(x) ( (x) << 5  & (BIT(5)|BIT(6)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_ATB_DIV_INDEX6(x)      ( (x) << 2  & (BIT(2)|BIT(3)|BIT(4)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_ATB_SEL_INDEX6(x)      ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_ATB_DVFS_INDEX7, [0x649501F0] */
#define BIT_APCPU_DVFS_APB_APCPU_ATB_VOL_INDEX7(x)          ( (x) << 7  & (BIT(7)|BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_DEBUG_APB_DIV_INDEX7(x) ( (x) << 5  & (BIT(5)|BIT(6)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_ATB_DIV_INDEX7(x)      ( (x) << 2  & (BIT(2)|BIT(3)|BIT(4)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_ATB_SEL_INDEX7(x)      ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_PERIPH_DVFS_INDEX0, [0x649501F4] */
#define BIT_APCPU_DVFS_APB_APCPU_PERIPH_VOL_INDEX0(x)       ( (x) << 5  & (BIT(5)|BIT(6)|BIT(7)|BIT(8)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_PERIPH_DIV_INDEX0(x)   ( (x) << 2  & (BIT(2)|BIT(3)|BIT(4)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_PERIPH_SEL_INDEX0(x)   ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_PERIPH_DVFS_INDEX1, [0x649501F8] */
#define BIT_APCPU_DVFS_APB_APCPU_PERIPH_VOL_INDEX1(x)       ( (x) << 5  & (BIT(5)|BIT(6)|BIT(7)|BIT(8)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_PERIPH_DIV_INDEX1(x)   ( (x) << 2  & (BIT(2)|BIT(3)|BIT(4)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_PERIPH_SEL_INDEX1(x)   ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_PERIPH_DVFS_INDEX2, [0x649501FC] */
#define BIT_APCPU_DVFS_APB_APCPU_PERIPH_VOL_INDEX2(x)       ( (x) << 5  & (BIT(5)|BIT(6)|BIT(7)|BIT(8)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_PERIPH_DIV_INDEX2(x)   ( (x) << 2  & (BIT(2)|BIT(3)|BIT(4)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_PERIPH_SEL_INDEX2(x)   ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_PERIPH_DVFS_INDEX3, [0x64950200] */
#define BIT_APCPU_DVFS_APB_APCPU_PERIPH_VOL_INDEX3(x)       ( (x) << 5  & (BIT(5)|BIT(6)|BIT(7)|BIT(8)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_PERIPH_DIV_INDEX3(x)   ( (x) << 2  & (BIT(2)|BIT(3)|BIT(4)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_PERIPH_SEL_INDEX3(x)   ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_PERIPH_DVFS_INDEX4, [0x64950204] */
#define BIT_APCPU_DVFS_APB_APCPU_PERIPH_VOL_INDEX4(x)       ( (x) << 5  & (BIT(5)|BIT(6)|BIT(7)|BIT(8)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_PERIPH_DIV_INDEX4(x)   ( (x) << 2  & (BIT(2)|BIT(3)|BIT(4)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_PERIPH_SEL_INDEX4(x)   ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_PERIPH_DVFS_INDEX5, [0x64950208] */
#define BIT_APCPU_DVFS_APB_APCPU_PERIPH_VOL_INDEX5(x)       ( (x) << 5  & (BIT(5)|BIT(6)|BIT(7)|BIT(8)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_PERIPH_DIV_INDEX5(x)   ( (x) << 2  & (BIT(2)|BIT(3)|BIT(4)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_PERIPH_SEL_INDEX5(x)   ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_PERIPH_DVFS_INDEX6, [0x6495020C] */
#define BIT_APCPU_DVFS_APB_APCPU_PERIPH_VOL_INDEX6(x)       ( (x) << 5  & (BIT(5)|BIT(6)|BIT(7)|BIT(8)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_PERIPH_DIV_INDEX6(x)   ( (x) << 2  & (BIT(2)|BIT(3)|BIT(4)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_PERIPH_SEL_INDEX6(x)   ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_PERIPH_DVFS_INDEX7, [0x64950210] */
#define BIT_APCPU_DVFS_APB_APCPU_PERIPH_VOL_INDEX7(x)       ( (x) << 5  & (BIT(5)|BIT(6)|BIT(7)|BIT(8)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_PERIPH_DIV_INDEX7(x)   ( (x) << 2  & (BIT(2)|BIT(3)|BIT(4)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_PERIPH_SEL_INDEX7(x)   ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_ANANKE_DVFS_INDEX_CFG, [0x64950214] */
#define BIT_APCPU_DVFS_APB_ANANKE_DVFS_INDEX(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_APCPU_DVFS_APB_ANANKE_DVFS_INDEX_IDLE_CFG, [0x64950218] */
#define BIT_APCPU_DVFS_APB_ANANKE_DVFS_INDEX_IDLE(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_APCPU_DVFS_APB_ENYOMID_DVFS_INDEX_CFG, [0x64950224] */
#define BIT_APCPU_DVFS_APB_ENYOMID_DVFS_INDEX(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_APCPU_DVFS_APB_ENYOMID_DVFS_INDEX_IDLE_CFG, [0x64950228] */
#define BIT_APCPU_DVFS_APB_ENYOMID_DVFS_INDEX_IDLE(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_APCPU_DVFS_APB_ENYOBIG_DVFS_INDEX_CFG, [0x64950500] */
#define BIT_APCPU_DVFS_APB_ENYOBIG_DVFS_INDEX(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_APCPU_DVFS_APB_ENYOBIG_DVFS_INDEX_IDLE_CFG, [0x64950504] */
#define BIT_APCPU_DVFS_APB_ENYOBIG_DVFS_INDEX_IDLE(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_SCU_DVFS_INDEX_CFG, [0x6495022C] */
#define BIT_APCPU_DVFS_APB_APCPU_SCU_DVFS_INDEX(x)          ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_SCU_DVFS_INDEX_IDLE_CFG, [0x64950230] */
#define BIT_APCPU_DVFS_APB_APCPU_SCU_DVFS_INDEX_IDLE(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_ATB_DVFS_INDEX_CFG, [0x64950234] */
#define BIT_APCPU_DVFS_APB_APCPU_ATB_DVFS_INDEX(x)          ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_ATB_DVFS_INDEX_IDLE_CFG, [0x64950238] */
#define BIT_APCPU_DVFS_APB_APCPU_ATB_DVFS_INDEX_IDLE(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_PERIPH_DVFS_INDEX_CFG, [0x6495023C] */
#define BIT_APCPU_DVFS_APB_APCPU_PERIPH_DVFS_INDEX(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_PERIPH_DVFS_INDEX_IDLE_CFG, [0x64950240] */
#define BIT_APCPU_DVFS_APB_APCPU_PERIPH_DVFS_INDEX_IDLE(x)  ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_MPLL_LIT_DVFS_CTRL_CFG, [0x64950244] */
#define BIT_APCPU_DVFS_APB_MPLL_LIT_POWER_OFF_CNT_EN        ( BIT(2) )
#define BIT_APCPU_DVFS_APB_MPLL_LIT_DVFS_AUTO_RELOCK_EN     ( BIT(1) )
#define BIT_APCPU_DVFS_APB_MPLL_LIT_DVFS_AUTO_PD_EN         ( BIT(0) )

/* bits definitions for REG_APCPU_DVFS_APB_MPLL_LIT_DVFS_DELAY_CFG0, [0x64950248] */
#define BIT_APCPU_DVFS_APB_MPLL_LIT_RELOCK_DELAY(x)         ( (x) << 16 & (0xFFFF0000) )
#define BIT_APCPU_DVFS_APB_MPLL_LIT_POWER_ON_RELOCK_WINDOW(x) ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_APCPU_DVFS_APB_MPLL_LIT_DVFS_DELAY_CFG1, [0x6495024C] */
#define BIT_APCPU_DVFS_APB_MPLL_LIT_UNGATE_DELAY(x)         ( (x) << 16 & (0xFFFF0000) )
#define BIT_APCPU_DVFS_APB_MPLL_LIT_GATE_DELAY(x)           ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_APCPU_DVFS_APB_MPLL_LIT_DVFS_DELAY_CFG2, [0x64950250] */
#define BIT_APCPU_DVFS_APB_MPLL_LIT_POWER_OFF_DELAY(x)      ( (x) << 16 & (0xFFFF0000) )

/* bits definitions for REG_APCPU_DVFS_APB_MPLL_LIT_DVFS_DELAY_CFG3, [0x64950254] */
#define BIT_APCPU_DVFS_APB_MPLL_LIT_POWER_OFF_WAIT_WINDOW(x) ( (x) << 16 & (0xFFFF0000) )
#define BIT_APCPU_DVFS_APB_MPLL_LIT_RELOCK_UPD_DELAY(x)     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_APCPU_DVFS_APB_MPLL_MID_DVFS_CTRL_CFG, [0x64950258] */
#define BIT_APCPU_DVFS_APB_MPLL_MID_POWER_OFF_CNT_EN        ( BIT(2) )
#define BIT_APCPU_DVFS_APB_MPLL_MID_DVFS_AUTO_RELOCK_EN     ( BIT(1) )
#define BIT_APCPU_DVFS_APB_MPLL_MID_DVFS_AUTO_PD_EN         ( BIT(0) )

/* bits definitions for REG_APCPU_DVFS_APB_MPLL_MID_DVFS_DELAY_CFG0, [0x6495025C] */
#define BIT_APCPU_DVFS_APB_MPLL_MID_RELOCK_DELAY(x)         ( (x) << 16 & (0xFFFF0000) )
#define BIT_APCPU_DVFS_APB_MPLL_MID_POWER_ON_RELOCK_WINDOW(x) ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_APCPU_DVFS_APB_MPLL_MID_DVFS_DELAY_CFG1, [0x64950260] */
#define BIT_APCPU_DVFS_APB_MPLL_MID_UNGATE_DELAY(x)         ( (x) << 16 & (0xFFFF0000) )
#define BIT_APCPU_DVFS_APB_MPLL_MID_GATE_DELAY(x)           ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_APCPU_DVFS_APB_MPLL_MID_DVFS_DELAY_CFG2, [0x64950264] */
#define BIT_APCPU_DVFS_APB_MPLL_MID_POWER_OFF_DELAY(x)      ( (x) << 16 & (0xFFFF0000) )

/* bits definitions for REG_APCPU_DVFS_APB_MPLL_MID_DVFS_DELAY_CFG3, [0x64950268] */
#define BIT_APCPU_DVFS_APB_MPLL_MID_POWER_OFF_WAIT_WINDOW(x) ( (x) << 16 & (0xFFFF0000) )
#define BIT_APCPU_DVFS_APB_MPLL_MID_RELOCK_UPD_DELAY(x)     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_APCPU_DVFS_APB_MPLL_BIG_DVFS_CTRL_CFG, [0x64950508] */
#define BIT_APCPU_DVFS_APB_MPLL_BIG_POWER_OFF_CNT_EN        ( BIT(2) )
#define BIT_APCPU_DVFS_APB_MPLL_BIG_DVFS_AUTO_RELOCK_EN     ( BIT(1) )
#define BIT_APCPU_DVFS_APB_MPLL_BIG_DVFS_AUTO_PD_EN         ( BIT(0) )

/* bits definitions for REG_APCPU_DVFS_APB_MPLL_BIG_DVFS_DELAY_CFG0, [0x6495050C] */
#define BIT_APCPU_DVFS_APB_MPLL_BIG_RELOCK_DELAY(x)         ( (x) << 16 & (0xFFFF0000) )
#define BIT_APCPU_DVFS_APB_MPLL_BIG_POWER_ON_RELOCK_WINDOW(x) ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_APCPU_DVFS_APB_MPLL_BIG_DVFS_DELAY_CFG1, [0x64950510] */
#define BIT_APCPU_DVFS_APB_MPLL_BIG_UNGATE_DELAY(x)         ( (x) << 16 & (0xFFFF0000) )
#define BIT_APCPU_DVFS_APB_MPLL_BIG_GATE_DELAY(x)           ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_APCPU_DVFS_APB_MPLL_BIG_DVFS_DELAY_CFG2, [0x64950514] */
#define BIT_APCPU_DVFS_APB_MPLL_BIG_POWER_OFF_DELAY(x)      ( (x) << 16 & (0xFFFF0000) )

/* bits definitions for REG_APCPU_DVFS_APB_MPLL_BIG_DVFS_DELAY_CFG3, [0x64950518] */
#define BIT_APCPU_DVFS_APB_MPLL_BIG_POWER_OFF_WAIT_WINDOW(x) ( (x) << 16 & (0xFFFF0000) )
#define BIT_APCPU_DVFS_APB_MPLL_BIG_RELOCK_UPD_DELAY(x)     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_APCPU_DVFS_APB_MPLL_SCU_DVFS_CTRL_CFG, [0x6495026C] */
#define BIT_APCPU_DVFS_APB_MPLL_SCU_POWER_OFF_CNT_EN        ( BIT(2) )
#define BIT_APCPU_DVFS_APB_MPLL_SCU_DVFS_AUTO_RELOCK_EN     ( BIT(1) )
#define BIT_APCPU_DVFS_APB_MPLL_SCU_DVFS_AUTO_PD_EN         ( BIT(0) )

/* bits definitions for REG_APCPU_DVFS_APB_MPLL_SCU_DVFS_DELAY_CFG0, [0x64950270] */
#define BIT_APCPU_DVFS_APB_MPLL_SCU_RELOCK_DELAY(x)         ( (x) << 16 & (0xFFFF0000) )
#define BIT_APCPU_DVFS_APB_MPLL_SCU_POWER_ON_RELOCK_WINDOW(x) ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_APCPU_DVFS_APB_MPLL_SCU_DVFS_DELAY_CFG1, [0x64950274] */
#define BIT_APCPU_DVFS_APB_MPLL_SCU_UNGATE_DELAY(x)         ( (x) << 16 & (0xFFFF0000) )
#define BIT_APCPU_DVFS_APB_MPLL_SCU_GATE_DELAY(x)           ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_APCPU_DVFS_APB_MPLL_SCU_DVFS_DELAY_CFG2, [0x64950278] */
#define BIT_APCPU_DVFS_APB_MPLL_SCU_POWER_OFF_DELAY(x)      ( (x) << 16 & (0xFFFF0000) )

/* bits definitions for REG_APCPU_DVFS_APB_MPLL_SCU_DVFS_DELAY_CFG3, [0x6495027C] */
#define BIT_APCPU_DVFS_APB_MPLL_SCU_POWER_OFF_WAIT_WINDOW(x) ( (x) << 16 & (0xFFFF0000) )
#define BIT_APCPU_DVFS_APB_MPLL_SCU_RELOCK_UPD_DELAY(x)     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_GIC_DVFS_INDEX0, [0x64950280] */
#define BIT_APCPU_DVFS_APB_APCPU_GIC_VOL_INDEX0(x)          ( (x) << 5  & (BIT(5)|BIT(6)|BIT(7)|BIT(8)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_GIC_DIV_INDEX0(x)      ( (x) << 2  & (BIT(2)|BIT(3)|BIT(4)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_GIC_SEL_INDEX0(x)      ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_GIC_DVFS_INDEX1, [0x64950284] */
#define BIT_APCPU_DVFS_APB_APCPU_GIC_VOL_INDEX1(x)          ( (x) << 5  & (BIT(5)|BIT(6)|BIT(7)|BIT(8)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_GIC_DIV_INDEX1(x)      ( (x) << 2  & (BIT(2)|BIT(3)|BIT(4)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_GIC_SEL_INDEX1(x)      ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_GIC_DVFS_INDEX2, [0x64950288] */
#define BIT_APCPU_DVFS_APB_APCPU_GIC_VOL_INDEX2(x)          ( (x) << 5  & (BIT(5)|BIT(6)|BIT(7)|BIT(8)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_GIC_DIV_INDEX2(x)      ( (x) << 2  & (BIT(2)|BIT(3)|BIT(4)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_GIC_SEL_INDEX2(x)      ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_GIC_DVFS_INDEX3, [0x6495028C] */
#define BIT_APCPU_DVFS_APB_APCPU_GIC_VOL_INDEX3(x)          ( (x) << 5  & (BIT(5)|BIT(6)|BIT(7)|BIT(8)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_GIC_DIV_INDEX3(x)      ( (x) << 2  & (BIT(2)|BIT(3)|BIT(4)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_GIC_SEL_INDEX3(x)      ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_GIC_DVFS_INDEX4, [0x64950290] */
#define BIT_APCPU_DVFS_APB_APCPU_GIC_VOL_INDEX4(x)          ( (x) << 5  & (BIT(5)|BIT(6)|BIT(7)|BIT(8)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_GIC_DIV_INDEX4(x)      ( (x) << 2  & (BIT(2)|BIT(3)|BIT(4)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_GIC_SEL_INDEX4(x)      ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_GIC_DVFS_INDEX5, [0x64950294] */
#define BIT_APCPU_DVFS_APB_APCPU_GIC_VOL_INDEX5(x)          ( (x) << 5  & (BIT(5)|BIT(6)|BIT(7)|BIT(8)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_GIC_DIV_INDEX5(x)      ( (x) << 2  & (BIT(2)|BIT(3)|BIT(4)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_GIC_SEL_INDEX5(x)      ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_GIC_DVFS_INDEX6, [0x64950298] */
#define BIT_APCPU_DVFS_APB_APCPU_GIC_VOL_INDEX6(x)          ( (x) << 5  & (BIT(5)|BIT(6)|BIT(7)|BIT(8)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_GIC_DIV_INDEX6(x)      ( (x) << 2  & (BIT(2)|BIT(3)|BIT(4)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_GIC_SEL_INDEX6(x)      ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_GIC_DVFS_INDEX7, [0x6495029C] */
#define BIT_APCPU_DVFS_APB_APCPU_GIC_VOL_INDEX7(x)          ( (x) << 5  & (BIT(5)|BIT(6)|BIT(7)|BIT(8)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_GIC_DIV_INDEX7(x)      ( (x) << 2  & (BIT(2)|BIT(3)|BIT(4)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_GIC_SEL_INDEX7(x)      ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_CPS_DVFS_INDEX0, [0x64950540] */
#define BIT_APCPU_DVFS_APB_APCPU_CPS_VOL_INDEX0(x)          ( (x) << 5  & (BIT(5)|BIT(6)|BIT(7)|BIT(8)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CPS_DIV_INDEX0(x)      ( (x) << 2  & (BIT(2)|BIT(3)|BIT(4)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CPS_SEL_INDEX0(x)      ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_CPS_DVFS_INDEX1, [0x64950544] */
#define BIT_APCPU_DVFS_APB_APCPU_CPS_VOL_INDEX1(x)          ( (x) << 5  & (BIT(5)|BIT(6)|BIT(7)|BIT(8)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CPS_DIV_INDEX1(x)      ( (x) << 2  & (BIT(2)|BIT(3)|BIT(4)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CPS_SEL_INDEX1(x)      ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_CPS_DVFS_INDEX2, [0x64950548] */
#define BIT_APCPU_DVFS_APB_APCPU_CPS_VOL_INDEX2(x)          ( (x) << 5  & (BIT(5)|BIT(6)|BIT(7)|BIT(8)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CPS_DIV_INDEX2(x)      ( (x) << 2  & (BIT(2)|BIT(3)|BIT(4)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CPS_SEL_INDEX2(x)      ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_CPS_DVFS_INDEX3, [0x6495054C] */
#define BIT_APCPU_DVFS_APB_APCPU_CPS_VOL_INDEX3(x)          ( (x) << 5  & (BIT(5)|BIT(6)|BIT(7)|BIT(8)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CPS_DIV_INDEX3(x)      ( (x) << 2  & (BIT(2)|BIT(3)|BIT(4)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CPS_SEL_INDEX3(x)      ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_CPS_DVFS_INDEX4, [0x64950550] */
#define BIT_APCPU_DVFS_APB_APCPU_CPS_VOL_INDEX4(x)          ( (x) << 5  & (BIT(5)|BIT(6)|BIT(7)|BIT(8)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CPS_DIV_INDEX4(x)      ( (x) << 2  & (BIT(2)|BIT(3)|BIT(4)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CPS_SEL_INDEX4(x)      ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_CPS_DVFS_INDEX5, [0x64950554] */
#define BIT_APCPU_DVFS_APB_APCPU_CPS_VOL_INDEX5(x)          ( (x) << 5  & (BIT(5)|BIT(6)|BIT(7)|BIT(8)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CPS_DIV_INDEX5(x)      ( (x) << 2  & (BIT(2)|BIT(3)|BIT(4)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CPS_SEL_INDEX5(x)      ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_CPS_DVFS_INDEX6, [0x64950558] */
#define BIT_APCPU_DVFS_APB_APCPU_CPS_VOL_INDEX6(x)          ( (x) << 5  & (BIT(5)|BIT(6)|BIT(7)|BIT(8)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CPS_DIV_INDEX6(x)      ( (x) << 2  & (BIT(2)|BIT(3)|BIT(4)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CPS_SEL_INDEX6(x)      ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_CPS_DVFS_INDEX7, [0x6495055C] */
#define BIT_APCPU_DVFS_APB_APCPU_CPS_VOL_INDEX7(x)          ( (x) << 5  & (BIT(5)|BIT(6)|BIT(7)|BIT(8)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CPS_DIV_INDEX7(x)      ( (x) << 2  & (BIT(2)|BIT(3)|BIT(4)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CPS_SEL_INDEX7(x)      ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_APCPU_DVFS_APB_MPLL_DVFS_STATE_DEBUG, [0x649502A0] */
#define BIT_APCPU_DVFS_APB_MPLL_SCU_DVFS_CTRL_STATE(x)      ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_APCPU_DVFS_APB_MPLL_BIG_DVFS_CTRL_STATE(x)      ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_APCPU_DVFS_APB_MPLL_MID_DVFS_CTRL_STATE(x)      ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_MPLL_LIT_DVFS_CTRL_STATE(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_FREQ_UPDATE_STATE0, [0x649502A4] */
#define BIT_APCPU_DVFS_APB_APCPU_CORE7_DVFS_FREQ_UPD_STATE(x) ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE6_DVFS_FREQ_UPD_STATE(x) ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE5_DVFS_FREQ_UPD_STATE(x) ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE4_DVFS_FREQ_UPD_STATE(x) ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE3_DVFS_FREQ_UPD_STATE(x) ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE2_DVFS_FREQ_UPD_STATE(x) ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE1_DVFS_FREQ_UPD_STATE(x) ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE0_DVFS_FREQ_UPD_STATE(x) ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_FREQ_UPDATE_STATE1, [0x649502A8] */
#define BIT_APCPU_DVFS_APB_APCPU_CPS_DVFS_FREQ_UPD_STATE(x) ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_APCPU_DVFS_APB_APCPU_GIC_DVFS_FREQ_UPD_STATE(x) ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_APCPU_DVFS_APB_APCPU_PERIPH_DVFS_FREQ_UPD_STATE(x) ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_APCPU_DVFS_APB_APCPU_ATB_DVFS_FREQ_UPD_STATE(x) ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_APCPU_SCU_DVFS_FREQ_UPD_STATE(x) ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_GFREE_WAIT_DELAY_CFG0, [0x649502AC] */
#define BIT_APCPU_DVFS_APB_APCPU_CORE2_GFREE_WAIT_DELAY(x)  ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE1_GFREE_WAIT_DELAY(x)  ( (x) << 10 & (BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE0_GFREE_WAIT_DELAY(x)  ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_GFREE_WAIT_DELAY_CFG1, [0x649502B0] */
#define BIT_APCPU_DVFS_APB_APCPU_CORE5_GFREE_WAIT_DELAY(x)  ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE4_GFREE_WAIT_DELAY(x)  ( (x) << 10 & (BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE3_GFREE_WAIT_DELAY(x)  ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_GFREE_WAIT_DELAY_CFG2, [0x649502B4] */
#define BIT_APCPU_DVFS_APB_APCPU_SCU_GFREE_WAIT_DELAY(x)    ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE7_GFREE_WAIT_DELAY(x)  ( (x) << 10 & (BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE6_GFREE_WAIT_DELAY(x)  ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_GFREE_WAIT_DELAY_CFG3, [0x649502B8] */
#define BIT_APCPU_DVFS_APB_APCPU_GIC_GFREE_WAIT_DELAY(x)    ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)) )
#define BIT_APCPU_DVFS_APB_APCPU_PERIPH_GFREE_WAIT_DELAY(x) ( (x) << 10 & (BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_APCPU_DVFS_APB_APCPU_ATB_GFREE_WAIT_DELAY(x)    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_GFREE_WAIT_DELAY_CFG4, [0x64950530] */
#define BIT_APCPU_DVFS_APB_APCPU_CPS_GFREE_WAIT_DELAY(x)    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_APCPU_DVFS_APB_MPLL_LIT_DVFS_DELAY_CFG4, [0x649502BC] */
#define BIT_APCPU_DVFS_APB_MPLL_LIT_POWER_OFF_RELOCK_WINDOW(x) ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_APCPU_DVFS_APB_MPLL_MID_DVFS_DELAY_CFG4, [0x649502C0] */
#define BIT_APCPU_DVFS_APB_MPLL_MID_POWER_OFF_RELOCK_WINDOW(x) ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_APCPU_DVFS_APB_MPLL_BIG_DVFS_DELAY_CFG4, [0x64950520] */
#define BIT_APCPU_DVFS_APB_MPLL_BIG_POWER_OFF_RELOCK_WINDOW(x) ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_APCPU_DVFS_APB_MPLL_SCU_DVFS_DELAY_CFG4, [0x649502C4] */
#define BIT_APCPU_DVFS_APB_MPLL_SCU_POWER_OFF_RELOCK_WINDOW(x) ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_FREQ_UPD_TYPE_CFG, [0x649502CC] */
#define BIT_APCPU_DVFS_APB_APCPU_CPS_FREQ_UPD_DELAY_EN      ( BIT(25) )
#define BIT_APCPU_DVFS_APB_APCPU_CPS_FREQ_UPD_HDSK_EN       ( BIT(24) )
#define BIT_APCPU_DVFS_APB_APCPU_GIC_FREQ_UPD_DELAY_EN      ( BIT(23) )
#define BIT_APCPU_DVFS_APB_APCPU_GIC_FREQ_UPD_HDSK_EN       ( BIT(22) )
#define BIT_APCPU_DVFS_APB_APCPU_PERIPH_FREQ_UPD_DELAY_EN   ( BIT(21) )
#define BIT_APCPU_DVFS_APB_APCPU_PERIPH_FREQ_UPD_HDSK_EN    ( BIT(20) )
#define BIT_APCPU_DVFS_APB_APCPU_ATB_FREQ_UPD_DELAY_EN      ( BIT(19) )
#define BIT_APCPU_DVFS_APB_APCPU_ATB_FREQ_UPD_HDSK_EN       ( BIT(18) )
#define BIT_APCPU_DVFS_APB_APCPU_SCU_FREQ_UPD_DELAY_EN      ( BIT(17) )
#define BIT_APCPU_DVFS_APB_APCPU_SCU_FREQ_UPD_HDSK_EN       ( BIT(16) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE7_FREQ_UPD_DELAY_EN    ( BIT(15) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE7_FREQ_UPD_HDSK_EN     ( BIT(14) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE6_FREQ_UPD_DELAY_EN    ( BIT(13) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE6_FREQ_UPD_HDSK_EN     ( BIT(12) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE5_FREQ_UPD_DELAY_EN    ( BIT(11) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE5_FREQ_UPD_HDSK_EN     ( BIT(10) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE4_FREQ_UPD_DELAY_EN    ( BIT(9) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE4_FREQ_UPD_HDSK_EN     ( BIT(8) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE3_FREQ_UPD_DELAY_EN    ( BIT(7) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE3_FREQ_UPD_HDSK_EN     ( BIT(6) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE2_FREQ_UPD_DELAY_EN    ( BIT(5) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE2_FREQ_UPD_HDSK_EN     ( BIT(4) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE1_FREQ_UPD_DELAY_EN    ( BIT(3) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE1_FREQ_UPD_HDSK_EN     ( BIT(2) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE0_FREQ_UPD_DELAY_EN    ( BIT(1) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE0_FREQ_UPD_HDSK_EN     ( BIT(0) )

/* bits definitions for REG_APCPU_DVFS_APB_MPLL_INDEX_READ, [0x649502D0] */
#define BIT_APCPU_DVFS_APB_MPLL_SCU_CNT_DONE                ( BIT(23) )
#define BIT_APCPU_DVFS_APB_MPLL_SCU_DVFS_CLKOUT_EN          ( BIT(22) )
#define BIT_APCPU_DVFS_APB_MPLL_SCU_DVFS_PD                 ( BIT(21) )
#define BIT_APCPU_DVFS_APB_MPLL_SCU_INDEX(x)                ( (x) << 18 & (BIT(18)|BIT(19)|BIT(20)) )
#define BIT_APCPU_DVFS_APB_MPLL_BIG_CNT_DONE                ( BIT(17) )
#define BIT_APCPU_DVFS_APB_MPLL_BIG_DVFS_CLKOUT_EN          ( BIT(16) )
#define BIT_APCPU_DVFS_APB_MPLL_BIG_DVFS_PD                 ( BIT(15) )
#define BIT_APCPU_DVFS_APB_MPLL_BIG_INDEX(x)                ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)) )
#define BIT_APCPU_DVFS_APB_MPLL_MID_CNT_DONE                ( BIT(11) )
#define BIT_APCPU_DVFS_APB_MPLL_MID_DVFS_CLKOUT_EN          ( BIT(10) )
#define BIT_APCPU_DVFS_APB_MPLL_MID_DVFS_PD                 ( BIT(9) )
#define BIT_APCPU_DVFS_APB_MPLL_MID_INDEX(x)                ( (x) << 6  & (BIT(6)|BIT(7)|BIT(8)) )
#define BIT_APCPU_DVFS_APB_MPLL_LIT_CNT_DONE                ( BIT(5) )
#define BIT_APCPU_DVFS_APB_MPLL_LIT_DVFS_CLKOUT_EN          ( BIT(4) )
#define BIT_APCPU_DVFS_APB_MPLL_LIT_DVFS_PD                 ( BIT(3) )
#define BIT_APCPU_DVFS_APB_MPLL_LIT_INDEX(x)                ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_GIC_DVFS_INDEX_CFG, [0x649502E0] */
#define BIT_APCPU_DVFS_APB_APCPU_GIC_DVFS_INDEX(x)          ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_GIC_DVFS_INDEX_IDLE_CFG, [0x649502E4] */
#define BIT_APCPU_DVFS_APB_APCPU_GIC_DVFS_INDEX_IDLE(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_CPS_DVFS_INDEX_CFG, [0x649502E8] */
#define BIT_APCPU_DVFS_APB_APCPU_CPS_DVFS_INDEX(x)          ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_CPS_DVFS_INDEX_IDLE_CFG, [0x649502EC] */
#define BIT_APCPU_DVFS_APB_APCPU_CPS_DVFS_INDEX_IDLE(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_CGM_RELOCK_BYP_CFG0, [0x64950300] */
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CORE5_DIV_RELOCK_BYP   ( BIT(23) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CORE5_SEL_RELOCK_BYP(x) ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CORE4_DIV_RELOCK_BYP   ( BIT(19) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CORE4_SEL_RELOCK_BYP(x) ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CORE3_DIV_RELOCK_BYP   ( BIT(15) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CORE3_SEL_RELOCK_BYP(x) ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CORE2_DIV_RELOCK_BYP   ( BIT(11) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CORE2_SEL_RELOCK_BYP(x) ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CORE1_DIV_RELOCK_BYP   ( BIT(7) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CORE1_SEL_RELOCK_BYP(x) ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CORE0_DIV_RELOCK_BYP   ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CORE0_SEL_RELOCK_BYP(x) ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_CGM_RELOCK_BYP_CFG1, [0x64950304] */
#define BIT_APCPU_DVFS_APB_CGM_APCPU_ACE_DIV_RELOCK_BYP     ( BIT(11) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_SCU_DIV_RELOCK_BYP     ( BIT(10) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_SCU_SEL_RELOCK_BYP(x)  ( (x) << 7  & (BIT(7)|BIT(8)|BIT(9)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CORE7_DIV_RELOCK_BYP   ( BIT(6) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CORE7_SEL_RELOCK_BYP(x) ( (x) << 4  & (BIT(4)|BIT(5)) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CORE6_DIV_RELOCK_BYP   ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CGM_APCPU_CORE6_SEL_RELOCK_BYP(x) ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_DFS_IDLE_DISABLE_CFG, [0x64950308] */
#define BIT_APCPU_DVFS_APB_APCPU_CPS_DFS_IDLE_DISABLE       ( BIT(12) )
#define BIT_APCPU_DVFS_APB_APCPU_GIC_DFS_IDLE_DISABLE       ( BIT(11) )
#define BIT_APCPU_DVFS_APB_APCPU_PERIPH_DFS_IDLE_DISABLE    ( BIT(10) )
#define BIT_APCPU_DVFS_APB_APCPU_ATB_GRP_DFS_IDLE_DISABLE   ( BIT(9) )
#define BIT_APCPU_DVFS_APB_APCPU_SCU_GRP_DFS_IDLE_DISABLE   ( BIT(8) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE7_DFS_IDLE_DISABLE     ( BIT(7) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE6_DFS_IDLE_DISABLE     ( BIT(6) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE5_DFS_IDLE_DISABLE     ( BIT(5) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE4_DFS_IDLE_DISABLE     ( BIT(4) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE3_DFS_IDLE_DISABLE     ( BIT(3) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE2_DFS_IDLE_DISABLE     ( BIT(2) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE1_DFS_IDLE_DISABLE     ( BIT(1) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE0_DFS_IDLE_DISABLE     ( BIT(0) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_DCDC_SRAM2_MIN_VOL, [0x64950400] */
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_SRAM2_MIN_VOL(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_DCDC_SRAM2_SW_DVFS_CTRL, [0x64950404] */
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_SRAM2_DVFS_ACK        ( BIT(12) )
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_SRAM2_DVFS_VOLTAGE_SW(x) ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_SRAM2_DVFS_REQ_SW     ( BIT(0) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_SRAM2_DVFS_STATE_DBG, [0x64950408] */
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_SRAM2_DVFS_WINDOW_CNT(x) ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)) )
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_SRAM2_CURRENT_VOLTAGE(x) ( (x) << 7  & (BIT(7)|BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_SRAM2_VOTE_VOL(x)     ( (x) << 3  & (BIT(3)|BIT(4)|BIT(5)|BIT(6)) )
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_SRAM2_DVFS_STATE(x)   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_A76_VOTE_DCDC_CPU0_CFG, [0x6495040C] */
#define BIT_APCPU_DVFS_APB_APCPU_CORE7_VOTE_DCDC_CPU0_EN    ( BIT(3) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE6_VOTE_DCDC_CPU0_EN    ( BIT(2) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE5_VOTE_DCDC_CPU0_EN    ( BIT(1) )
#define BIT_APCPU_DVFS_APB_APCPU_CORE4_VOTE_DCDC_CPU0_EN    ( BIT(0) )

/* bits definitions for REG_APCPU_DVFS_APB_VOL_EARLY_UPD_CFG, [0x64950410] */
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_SRAM1_VOL_DOWN_EARLY_UPD_EN ( BIT(4) )
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_SRAM2_VOL_DOWN_EARLY_UPD_EN ( BIT(3) )
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_CPU2_VOL_DOWN_EARLY_UPD_EN ( BIT(2) )
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_CPU1_VOL_DOWN_EARLY_UPD_EN ( BIT(1) )
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_CPU0_VOL_DOWN_EARLY_UPD_EN ( BIT(0) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_DCDC_CPU_SRAM_ACK_COMB_EN_CFG, [0x64950414] */
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_CPU0_SRAM1_ACK_COMB_EN ( BIT(1) )
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_CPU1_SRAM2_ACK_COMB_EN ( BIT(0) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_DCDC_SRAM1_MIN_VOL, [0x64950418] */
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_SRAM1_MIN_VOL(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_DCDC_SRAM1_SW_DVFS_CTRL, [0x6495041C] */
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_SRAM1_DVFS_ACK        ( BIT(12) )
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_SRAM1_DVFS_VOLTAGE_SW(x) ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_SRAM1_DVFS_REQ_SW     ( BIT(0) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_SRAM1_DVFS_STATE_DBG, [0x64950420] */
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_SRAM1_DVFS_WINDOW_CNT(x) ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)) )
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_SRAM1_CURRENT_VOLTAGE(x) ( (x) << 7  & (BIT(7)|BIT(8)|BIT(9)|BIT(10)) )
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_SRAM1_VOTE_VOL(x)     ( (x) << 3  & (BIT(3)|BIT(4)|BIT(5)|BIT(6)) )
#define BIT_APCPU_DVFS_APB_APCPU_DCDC_SRAM1_DVFS_STATE(x)   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_SRAM1_VOL_CFG0, [0x64950424] */
#define BIT_APCPU_DVFS_APB_APCPU_SRAM1_VOL_INDEX7(x)        ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_APCPU_DVFS_APB_APCPU_SRAM1_VOL_INDEX6(x)        ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_APCPU_DVFS_APB_APCPU_SRAM1_VOL_INDEX5(x)        ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_APCPU_DVFS_APB_APCPU_SRAM1_VOL_INDEX4(x)        ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_APCPU_DVFS_APB_APCPU_SRAM1_VOL_INDEX3(x)        ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_APCPU_DVFS_APB_APCPU_SRAM1_VOL_INDEX2(x)        ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_APCPU_DVFS_APB_APCPU_SRAM1_VOL_INDEX1(x)        ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_APCPU_SRAM1_VOL_INDEX0(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_SRAM1_VOL_CFG1, [0x64950428] */
#define BIT_APCPU_DVFS_APB_APCPU_SRAM1_VOL_INDEX15(x)       ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_APCPU_DVFS_APB_APCPU_SRAM1_VOL_INDEX14(x)       ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_APCPU_DVFS_APB_APCPU_SRAM1_VOL_INDEX13(x)       ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_APCPU_DVFS_APB_APCPU_SRAM1_VOL_INDEX12(x)       ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_APCPU_DVFS_APB_APCPU_SRAM1_VOL_INDEX11(x)       ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_APCPU_DVFS_APB_APCPU_SRAM1_VOL_INDEX10(x)       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_APCPU_DVFS_APB_APCPU_SRAM1_VOL_INDEX9(x)        ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_APCPU_DVFS_APB_APCPU_SRAM1_VOL_INDEX8(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_APCPU_DVFS_APB_APCPU_FREQ_UPD_SRAM_VOL_EN_CFG, [0x6495042C] */
#define BIT_APCPU_DVFS_APB_CORE6_VOL_DCDC_SRAM2_EN          ( BIT(11) )
#define BIT_APCPU_DVFS_APB_CORE5_VOL_DCDC_SRAM2_EN          ( BIT(10) )
#define BIT_APCPU_DVFS_APB_CORE4_VOL_DCDC_SRAM2_EN          ( BIT(9) )
#define BIT_APCPU_DVFS_APB_CPS_VOL_DCDC_SRAM1_EN            ( BIT(8) )
#define BIT_APCPU_DVFS_APB_GIC_VOL_DCDC_SRAM1_EN            ( BIT(7) )
#define BIT_APCPU_DVFS_APB_PERIPH_VOL_DCDC_SRAM1_EN         ( BIT(6) )
#define BIT_APCPU_DVFS_APB_ATB_VOL_DCDC_SRAM1_EN            ( BIT(5) )
#define BIT_APCPU_DVFS_APB_SCU_VOL_DCDC_SRAM1_EN            ( BIT(4) )
#define BIT_APCPU_DVFS_APB_CORE3_VOL_DCDC_SRAM1_EN          ( BIT(3) )
#define BIT_APCPU_DVFS_APB_CORE2_VOL_DCDC_SRAM1_EN          ( BIT(2) )
#define BIT_APCPU_DVFS_APB_CORE1_VOL_DCDC_SRAM1_EN          ( BIT(1) )
#define BIT_APCPU_DVFS_APB_CORE0_VOL_DCDC_SRAM1_EN          ( BIT(0) )

/* vars definitions for controller CTL_APCPU_DVFS_APB */


#endif /* __APCPU_DVFS_APB_H____ */
