{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1499152020380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499152020380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 04 15:07:00 2017 " "Processing started: Tue Jul 04 15:07:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499152020380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1499152020380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mission3 -c mission3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mission3 -c mission3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1499152020381 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1499152020662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom256.v 1 1 " "Found 1 design units, including 1 entities, in source file rom256.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom256 " "Found entity 1: rom256" {  } { { "rom256.v" "" { Text "C:/altera/13.0/EX_mission3/rom256.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499152020709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499152020709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mission3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mission3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mission3 " "Found entity 1: mission3" {  } { { "mission3.bdf" "" { Schematic "C:/altera/13.0/EX_mission3/mission3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499152020711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499152020711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_interface " "Found entity 1: spi_interface" {  } { { "spi_interface.v" "" { Text "C:/altera/13.0/EX_mission3/spi_interface.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499152020714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499152020714 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "master_interface.v(128) " "Verilog HDL information at master_interface.v(128): always construct contains both blocking and non-blocking assignments" {  } { { "master_interface.v" "" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 128 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1499152020718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file master_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_interface " "Found entity 1: master_interface" {  } { { "master_interface.v" "" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499152020719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499152020719 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mission3 " "Elaborating entity \"mission3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1499152020777 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "spi_interface inst " "Block or symbol \"spi_interface\" of instance \"inst\" overlaps another block or symbol" {  } { { "mission3.bdf" "" { Schematic "C:/altera/13.0/EX_mission3/mission3.bdf" { { 112 1360 1608 224 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1499152020838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_interface master_interface:inst4 " "Elaborating entity \"master_interface\" for hierarchy \"master_interface:inst4\"" {  } { { "mission3.bdf" "inst4" { Schematic "C:/altera/13.0/EX_mission3/mission3.bdf" { { 32 976 1224 208 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499152020848 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "11 0 50 master_interface.v(118) " "Verilog HDL warning at master_interface.v(118): number of words (11) in memory file does not match the number of elements in the address range \[0:50\]" {  } { { "master_interface.v" "" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 118 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1499152020850 "|master_interface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SETUP_GYRO.data_a 0 master_interface.v(99) " "Net \"SETUP_GYRO.data_a\" at master_interface.v(99) has no driver or initial value, using a default initial value '0'" {  } { { "master_interface.v" "" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 99 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1499152020850 "|master_interface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SETUP_GYRO.waddr_a 0 master_interface.v(99) " "Net \"SETUP_GYRO.waddr_a\" at master_interface.v(99) has no driver or initial value, using a default initial value '0'" {  } { { "master_interface.v" "" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 99 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1499152020850 "|master_interface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RUN_BEGIN.data_a 0 master_interface.v(100) " "Net \"RUN_BEGIN.data_a\" at master_interface.v(100) has no driver or initial value, using a default initial value '0'" {  } { { "master_interface.v" "" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 100 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1499152020850 "|master_interface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RUN_BEGIN.waddr_a 0 master_interface.v(100) " "Net \"RUN_BEGIN.waddr_a\" at master_interface.v(100) has no driver or initial value, using a default initial value '0'" {  } { { "master_interface.v" "" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 100 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1499152020850 "|master_interface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SETUP_GYRO.we_a 0 master_interface.v(99) " "Net \"SETUP_GYRO.we_a\" at master_interface.v(99) has no driver or initial value, using a default initial value '0'" {  } { { "master_interface.v" "" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 99 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1499152020850 "|master_interface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RUN_BEGIN.we_a 0 master_interface.v(100) " "Net \"RUN_BEGIN.we_a\" at master_interface.v(100) has no driver or initial value, using a default initial value '0'" {  } { { "master_interface.v" "" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 100 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1499152020850 "|master_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_interface spi_interface:inst " "Elaborating entity \"spi_interface\" for hierarchy \"spi_interface:inst\"" {  } { { "mission3.bdf" "inst" { Schematic "C:/altera/13.0/EX_mission3/mission3.bdf" { { 112 1360 1608 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499152020852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom256 rom256:inst3 " "Elaborating entity \"rom256\" for hierarchy \"rom256:inst3\"" {  } { { "mission3.bdf" "inst3" { Schematic "C:/altera/13.0/EX_mission3/mission3.bdf" { { 32 712 896 112 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499152020854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom256:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom256:inst3\|altsyncram:altsyncram_component\"" {  } { { "rom256.v" "altsyncram_component" { Text "C:/altera/13.0/EX_mission3/rom256.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499152020883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom256:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom256:inst3\|altsyncram:altsyncram_component\"" {  } { { "rom256.v" "" { Text "C:/altera/13.0/EX_mission3/rom256.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499152020884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom256:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom256:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499152020885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499152020885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mif256.mif " "Parameter \"init_file\" = \"../mif256.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499152020885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499152020885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499152020885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499152020885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 6144 " "Parameter \"numwords_a\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499152020885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499152020885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499152020885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499152020885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499152020885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499152020885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499152020885 ""}  } { { "rom256.v" "" { Text "C:/altera/13.0/EX_mission3/rom256.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499152020885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ds71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ds71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ds71 " "Found entity 1: altsyncram_ds71" {  } { { "db/altsyncram_ds71.tdf" "" { Text "C:/altera/13.0/EX_mission3/db/altsyncram_ds71.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499152020948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499152020948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ds71 rom256:inst3\|altsyncram:altsyncram_component\|altsyncram_ds71:auto_generated " "Elaborating entity \"altsyncram_ds71\" for hierarchy \"rom256:inst3\|altsyncram:altsyncram_component\|altsyncram_ds71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499152020950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "C:/altera/13.0/EX_mission3/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499152021004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499152021004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa rom256:inst3\|altsyncram:altsyncram_component\|altsyncram_ds71:auto_generated\|decode_1oa:deep_decode " "Elaborating entity \"decode_1oa\" for hierarchy \"rom256:inst3\|altsyncram:altsyncram_component\|altsyncram_ds71:auto_generated\|decode_1oa:deep_decode\"" {  } { { "db/altsyncram_ds71.tdf" "deep_decode" { Text "C:/altera/13.0/EX_mission3/db/altsyncram_ds71.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499152021006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "C:/altera/13.0/EX_mission3/db/mux_hib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499152021066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499152021066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib rom256:inst3\|altsyncram:altsyncram_component\|altsyncram_ds71:auto_generated\|mux_hib:mux2 " "Elaborating entity \"mux_hib\" for hierarchy \"rom256:inst3\|altsyncram:altsyncram_component\|altsyncram_ds71:auto_generated\|mux_hib:mux2\"" {  } { { "db/altsyncram_ds71.tdf" "mux2" { Text "C:/altera/13.0/EX_mission3/db/altsyncram_ds71.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499152021067 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "master_interface:inst4\|SETUP_GYRO " "RAM logic \"master_interface:inst4\|SETUP_GYRO\" is uninferred due to inappropriate RAM size" {  } { { "master_interface.v" "SETUP_GYRO" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 99 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1499152021222 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "master_interface:inst4\|RUN_BEGIN " "RAM logic \"master_interface:inst4\|RUN_BEGIN\" is uninferred due to inappropriate RAM size" {  } { { "master_interface.v" "RUN_BEGIN" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 100 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1499152021222 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1499152021222 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 51 C:/altera/13.0/EX_mission3/db/mission3.ram0_master_interface_c8f5698b.hdl.mif " "Memory depth (64) in the design file differs from memory depth (51) in the Memory Initialization File \"C:/altera/13.0/EX_mission3/db/mission3.ram0_master_interface_c8f5698b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1499152021223 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/altera/13.0/EX_mission3/db/mission3.ram0_master_interface_c8f5698b.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/altera/13.0/EX_mission3/db/mission3.ram0_master_interface_c8f5698b.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1499152021223 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 6 C:/altera/13.0/EX_mission3/db/mission3.ram1_master_interface_c8f5698b.hdl.mif " "Memory depth (8) in the design file differs from memory depth (6) in the Memory Initialization File \"C:/altera/13.0/EX_mission3/db/mission3.ram1_master_interface_c8f5698b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1499152021224 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pmoden VCC " "Pin \"pmoden\" is stuck at VCC" {  } { { "mission3.bdf" "" { Schematic "C:/altera/13.0/EX_mission3/mission3.bdf" { { 64 1312 1488 80 "pmoden" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499152021753 "|mission3|pmoden"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1499152021753 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1499152021997 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0/EX_mission3/output_files/mission3.map.smsg " "Generated suppressed messages file C:/altera/13.0/EX_mission3/output_files/mission3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1499152022038 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1499152022156 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499152022156 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "293 " "Implemented 293 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1499152022212 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1499152022212 ""} { "Info" "ICUT_CUT_TM_LCELLS" "268 " "Implemented 268 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1499152022212 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1499152022212 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1499152022212 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499152022235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 04 15:07:02 2017 " "Processing ended: Tue Jul 04 15:07:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499152022235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499152022235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499152022235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499152022235 ""}
