Cortex_M0PLUS/Control/ICSR:0x400000
Cortex_M0PLUS/Control/ICSR/NMIPENDSET:0x0
Cortex_M0PLUS/Control/ICSR/PENDSVSET:0x0
Cortex_M0PLUS/Control/ICSR/PENDSVCLR:0x0
Cortex_M0PLUS/Control/ICSR/PENDSTSET:0x0
Cortex_M0PLUS/Control/ICSR/PENDSTCLR:0x0
Cortex_M0PLUS/Control/ICSR/ISRPREEMPT:0x0
Cortex_M0PLUS/Control/ICSR/ISRPENDING:0x1
Cortex_M0PLUS/Control/ICSR/VECTPENDING:0x0
Cortex_M0PLUS/Control/ICSR/VECTACTIVE:0x0
Cortex_M0PLUS/Control/AIRCR:0xfa050000
Cortex_M0PLUS/Control/AIRCR/VECTKEY:0xfa05
Cortex_M0PLUS/Control/AIRCR/VECTKEYSTAT:0xfa05
Cortex_M0PLUS/Control/AIRCR/ENDIANNESS:0x0
Cortex_M0PLUS/Control/AIRCR/SYSRESETREQ:0x0
Cortex_M0PLUS/Control/AIRCR/VECTCLRACTIVE:0x0
Cortex_M0PLUS/Control/CCR:0x400000
Cortex_M0PLUS/Control/CCR/STKALIGN:0x0
Cortex_M0PLUS/Control/CCR/UNALIGN_TRP:0x0
Cortex_M0PLUS/Control/SHPR2:0x0
Cortex_M0PLUS/Control/SHPR2/PRI_11:0x0
Cortex_M0PLUS/Control/SHPR3:0x0
Cortex_M0PLUS/Control/SHPR3/PRI_15:0x0
Cortex_M0PLUS/Control/SHPR3/PRI_14:0x0
Cortex_M0PLUS/Control/SHCSR:0x0
Cortex_M0PLUS/Control/SHCSR/SVCALLPENDED:0x0
Cortex_M0PLUS/Control/VTOR:0x0
Cortex_M0PLUS/Control/VTOR/TBLOFF:0x0
Cortex_M0PLUS/Control/VTOR/TBLBASE:0x0
Cortex_M0PLUS/SCB/CPUID:0x410cc601
Cortex_M0PLUS/SCB/CPUID/Revision:0x1
Cortex_M0PLUS/SCB/CPUID/PartNo:0xc60
Cortex_M0PLUS/SCB/CPUID/Architecture:0xc
Cortex_M0PLUS/SCB/CPUID/Variant:0x0
Cortex_M0PLUS/SCB/CPUID/Implementer:0x41
Cortex_M0PLUS/SCB/ICSR:0x400000
Cortex_M0PLUS/SCB/ICSR/VECTACTIVE:0x0
Cortex_M0PLUS/SCB/ICSR/RETTOBASE:0x0
Cortex_M0PLUS/SCB/ICSR/VECTPENDING:0x0
Cortex_M0PLUS/SCB/ICSR/ISRPENDING:0x1
Cortex_M0PLUS/SCB/ICSR/PENDSTCLR:0x0
Cortex_M0PLUS/SCB/ICSR/PENDSTSET:0x0
Cortex_M0PLUS/SCB/ICSR/PENDSVCLR:0x0
Cortex_M0PLUS/SCB/ICSR/PENDSVSET:0x0
Cortex_M0PLUS/SCB/ICSR/NMIPENDSET:0x0
Cortex_M0PLUS/SCB/VTOR:0x0
Cortex_M0PLUS/SCB/VTOR/TBLOFF:0x0
Cortex_M0PLUS/SCB/AIRCR:0xfa050000
Cortex_M0PLUS/SCB/AIRCR/VECTCLRACTIVE:0x0
Cortex_M0PLUS/SCB/AIRCR/SYSRESETREQ:0x0
Cortex_M0PLUS/SCB/AIRCR/ENDIANESS:0x0
Cortex_M0PLUS/SCB/AIRCR/VECTKEYSTAT:0xfa05
Cortex_M0PLUS/SCB/SCR:0x0
Cortex_M0PLUS/SCB/SCR/SLEEPONEXIT:0x0
Cortex_M0PLUS/SCB/SCR/SLEEPDEEP:0x0
Cortex_M0PLUS/SCB/SCR/SEVEONPEND:0x0
Cortex_M0PLUS/SCB/CCR:0x208
Cortex_M0PLUS/SCB/CCR/NONBASETHRDENA:0x0
Cortex_M0PLUS/SCB/CCR/USERSETMPEND:0x0
Cortex_M0PLUS/SCB/CCR/UNALIGN__TRP:0x1
Cortex_M0PLUS/SCB/CCR/DIV_0_TRP:0x0
Cortex_M0PLUS/SCB/CCR/BFHFNMIGN:0x0
Cortex_M0PLUS/SCB/CCR/STKALIGN:0x1
Cortex_M0PLUS/SCB/SHPR2:0x0
Cortex_M0PLUS/SCB/SHPR2/PRI_11:0x0
Cortex_M0PLUS/SCB/SHPR3:0x0
Cortex_M0PLUS/SCB/SHPR3/PRI_14:0x0
Cortex_M0PLUS/SCB/SHPR3/PRI_15:0x0
Cortex_M0PLUS/MPU/MPU_TYPE:0x0
Cortex_M0PLUS/MPU/MPU_TYPE/IREGION:0x0
Cortex_M0PLUS/MPU/MPU_TYPE/DREGION:0x0
Cortex_M0PLUS/MPU/MPU_TYPE/SEPARATE:0x0
Cortex_M0PLUS/MPU/MPU_CTRL:0x0
Cortex_M0PLUS/MPU/MPU_CTRL/PRIVDEFENA:0x0
Cortex_M0PLUS/MPU/MPU_CTRL/HFNMIENA:0x0
Cortex_M0PLUS/MPU/MPU_CTRL/ENABLE:0x0
Cortex_M0PLUS/MPU/MPU_RNR:0x0
Cortex_M0PLUS/MPU/MPU_RNR/REGION:0x0
Cortex_M0PLUS/MPU/MPU_RBAR:0x0
Cortex_M0PLUS/MPU/MPU_RBAR/ADDR:0x0
Cortex_M0PLUS/MPU/MPU_RBAR/VALID:0x0
Cortex_M0PLUS/MPU/MPU_RBAR/REGION:0x0
Cortex_M0PLUS/MPU/MPU_RASR:0x0
Cortex_M0PLUS/MPU/MPU_RASR/XN:0x0
Cortex_M0PLUS/MPU/MPU_RASR/AP:0x0
Cortex_M0PLUS/MPU/MPU_RASR/S:0x0
Cortex_M0PLUS/MPU/MPU_RASR/C:0x0
Cortex_M0PLUS/MPU/MPU_RASR/B:0x0
Cortex_M0PLUS/MPU/MPU_RASR/SRD:0x0
Cortex_M0PLUS/MPU/MPU_RASR/SIZE:0x0
Cortex_M0PLUS/MPU/MPU_RASR/ENABLE:0x0
Cortex_M0PLUS/NVIC/ISER:0x0
Cortex_M0PLUS/NVIC/ISER/SETENA:0x0
Cortex_M0PLUS/NVIC/ICER:0x0
Cortex_M0PLUS/NVIC/ICER/CLRENA:0x0
Cortex_M0PLUS/NVIC/ISPR:0x10000000
Cortex_M0PLUS/NVIC/ISPR/SETPEND:0x10000000
Cortex_M0PLUS/NVIC/ICPR:0x10000000
Cortex_M0PLUS/NVIC/ICPR/CLRPEND:0x10000000
Cortex_M0PLUS/NVIC/IPR0:0x0
Cortex_M0PLUS/NVIC/IPR0/PRI_0:0x0
Cortex_M0PLUS/NVIC/IPR0/PRI_1:0x0
Cortex_M0PLUS/NVIC/IPR0/PRI_2:0x0
Cortex_M0PLUS/NVIC/IPR0/PRI_3:0x0
Cortex_M0PLUS/NVIC/IPR1:0x0
Cortex_M0PLUS/NVIC/IPR1/PRI_4:0x0
Cortex_M0PLUS/NVIC/IPR1/PRI_5:0x0
Cortex_M0PLUS/NVIC/IPR1/PRI_6:0x0
Cortex_M0PLUS/NVIC/IPR1/PRI_7:0x0
Cortex_M0PLUS/NVIC/IPR2:0x0
Cortex_M0PLUS/NVIC/IPR2/PRI_8:0x0
Cortex_M0PLUS/NVIC/IPR2/PRI_9:0x0
Cortex_M0PLUS/NVIC/IPR2/PRI_10:0x0
Cortex_M0PLUS/NVIC/IPR2/PRI_11:0x0
Cortex_M0PLUS/NVIC/IPR3:0x0
Cortex_M0PLUS/NVIC/IPR3/PRI_12:0x0
Cortex_M0PLUS/NVIC/IPR3/PRI_13:0x0
Cortex_M0PLUS/NVIC/IPR3/PRI_14:0x0
Cortex_M0PLUS/NVIC/IPR3/PRI_15:0x0
Cortex_M0PLUS/NVIC/IPR4:0x0
Cortex_M0PLUS/NVIC/IPR4/PRI_16:0x0
Cortex_M0PLUS/NVIC/IPR4/PRI_17:0x0
Cortex_M0PLUS/NVIC/IPR4/PRI_18:0x0
Cortex_M0PLUS/NVIC/IPR4/PRI_19:0x0
Cortex_M0PLUS/NVIC/IPR5:0x0
Cortex_M0PLUS/NVIC/IPR5/PRI_20:0x0
Cortex_M0PLUS/NVIC/IPR5/PRI_21:0x0
Cortex_M0PLUS/NVIC/IPR5/PRI_22:0x0
Cortex_M0PLUS/NVIC/IPR5/PRI_23:0x0
Cortex_M0PLUS/NVIC/IPR6:0x0
Cortex_M0PLUS/NVIC/IPR6/PRI_24:0x0
Cortex_M0PLUS/NVIC/IPR6/PRI_25:0x0
Cortex_M0PLUS/NVIC/IPR6/PRI_26:0x0
Cortex_M0PLUS/NVIC/IPR6/PRI_27:0x0
Cortex_M0PLUS/NVIC/IPR7:0x0
Cortex_M0PLUS/NVIC/IPR7/PRI_28:0x0
Cortex_M0PLUS/NVIC/IPR7/PRI_29:0x0
Cortex_M0PLUS/NVIC/IPR7/PRI_30:0x0
Cortex_M0PLUS/NVIC/IPR7/PRI_31:0x0
Cortex_M0PLUS/STK/STK_CSR:0x0
Cortex_M0PLUS/STK/STK_CSR/COUNTFLAG:0x0
Cortex_M0PLUS/STK/STK_CSR/CLKSOURCE:0x0
Cortex_M0PLUS/STK/STK_CSR/TICKINT:0x0
Cortex_M0PLUS/STK/STK_CSR/ENABLE:0x0
Cortex_M0PLUS/STK/STK_RVR:0xffffff
Cortex_M0PLUS/STK/STK_RVR/RELOAD:0xffffff
Cortex_M0PLUS/STK/STK_CVR:0xffffff
Cortex_M0PLUS/STK/STK_CVR/CURRENT:0xffffff
Cortex_M0PLUS/STK/STK_CALIB:0x40000f9f
Cortex_M0PLUS/STK/STK_CALIB/NOREF:0x0
Cortex_M0PLUS/STK/STK_CALIB/SKEW:0x1
Cortex_M0PLUS/STK/STK_CALIB/TENMS:0xf9f
STM32L0x1/AES/CR:0x0
STM32L0x1/AES/CR/DMAOUTEN:0x0
STM32L0x1/AES/CR/DMAINEN:0x0
STM32L0x1/AES/CR/ERRIE:0x0
STM32L0x1/AES/CR/CCFIE:0x0
STM32L0x1/AES/CR/ERRC:0x0
STM32L0x1/AES/CR/CCFC:0x0
STM32L0x1/AES/CR/CHMOD:0x0
STM32L0x1/AES/CR/MODE:0x0
STM32L0x1/AES/CR/DATATYPE:0x0
STM32L0x1/AES/CR/EN:0x0
STM32L0x1/AES/SR:0x0
STM32L0x1/AES/SR/WRERR:0x0
STM32L0x1/AES/SR/RDERR:0x0
STM32L0x1/AES/SR/CCF:0x0
STM32L0x1/AES/DINR:0x0
STM32L0x1/AES/DINR/AES_DINR:0x0
STM32L0x1/AES/DOUTR:0x0
STM32L0x1/AES/DOUTR/AES_DOUTR:0x0
STM32L0x1/AES/KEYR0:0x0
STM32L0x1/AES/KEYR0/AES_KEYR0:0x0
STM32L0x1/AES/KEYR1:0x0
STM32L0x1/AES/KEYR1/AES_KEYR1:0x0
STM32L0x1/AES/KEYR2:0x0
STM32L0x1/AES/KEYR2/AES_KEYR2:0x0
STM32L0x1/AES/KEYR3:0x0
STM32L0x1/AES/KEYR3/AES_KEYR3:0x0
STM32L0x1/AES/IVR0:0x0
STM32L0x1/AES/IVR0/AES_IVR0:0x0
STM32L0x1/AES/IVR1:0x0
STM32L0x1/AES/IVR1/AES_IVR1:0x0
STM32L0x1/AES/IVR2:0x0
STM32L0x1/AES/IVR2/AES_IVR2:0x0
STM32L0x1/AES/IVR3:0x0
STM32L0x1/AES/IVR3/AES_IVR3:0x0
STM32L0x1/DMA1/ISR:0x0
STM32L0x1/DMA1/ISR/TEIF7:0x0
STM32L0x1/DMA1/ISR/HTIF7:0x0
STM32L0x1/DMA1/ISR/TCIF7:0x0
STM32L0x1/DMA1/ISR/GIF7:0x0
STM32L0x1/DMA1/ISR/TEIF6:0x0
STM32L0x1/DMA1/ISR/HTIF6:0x0
STM32L0x1/DMA1/ISR/TCIF6:0x0
STM32L0x1/DMA1/ISR/GIF6:0x0
STM32L0x1/DMA1/ISR/TEIF5:0x0
STM32L0x1/DMA1/ISR/HTIF5:0x0
STM32L0x1/DMA1/ISR/TCIF5:0x0
STM32L0x1/DMA1/ISR/GIF5:0x0
STM32L0x1/DMA1/ISR/TEIF4:0x0
STM32L0x1/DMA1/ISR/HTIF4:0x0
STM32L0x1/DMA1/ISR/TCIF4:0x0
STM32L0x1/DMA1/ISR/GIF4:0x0
STM32L0x1/DMA1/ISR/TEIF3:0x0
STM32L0x1/DMA1/ISR/HTIF3:0x0
STM32L0x1/DMA1/ISR/TCIF3:0x0
STM32L0x1/DMA1/ISR/GIF3:0x0
STM32L0x1/DMA1/ISR/TEIF2:0x0
STM32L0x1/DMA1/ISR/HTIF2:0x0
STM32L0x1/DMA1/ISR/TCIF2:0x0
STM32L0x1/DMA1/ISR/GIF2:0x0
STM32L0x1/DMA1/ISR/TEIF1:0x0
STM32L0x1/DMA1/ISR/HTIF1:0x0
STM32L0x1/DMA1/ISR/TCIF1:0x0
STM32L0x1/DMA1/ISR/GIF1:0x0
STM32L0x1/DMA1/IFCR:null
STM32L0x1/DMA1/IFCR/CTEIF7:null
STM32L0x1/DMA1/IFCR/CHTIF7:null
STM32L0x1/DMA1/IFCR/CTCIF7:null
STM32L0x1/DMA1/IFCR/CGIF7:null
STM32L0x1/DMA1/IFCR/CTEIF6:null
STM32L0x1/DMA1/IFCR/CHTIF6:null
STM32L0x1/DMA1/IFCR/CTCIF6:null
STM32L0x1/DMA1/IFCR/CGIF6:null
STM32L0x1/DMA1/IFCR/CTEIF5:null
STM32L0x1/DMA1/IFCR/CHTIF5:null
STM32L0x1/DMA1/IFCR/CTCIF5:null
STM32L0x1/DMA1/IFCR/CGIF5:null
STM32L0x1/DMA1/IFCR/CTEIF4:null
STM32L0x1/DMA1/IFCR/CHTIF4:null
STM32L0x1/DMA1/IFCR/CTCIF4:null
STM32L0x1/DMA1/IFCR/CGIF4:null
STM32L0x1/DMA1/IFCR/CTEIF3:null
STM32L0x1/DMA1/IFCR/CHTIF3:null
STM32L0x1/DMA1/IFCR/CTCIF3:null
STM32L0x1/DMA1/IFCR/CGIF3:null
STM32L0x1/DMA1/IFCR/CTEIF2:null
STM32L0x1/DMA1/IFCR/CHTIF2:null
STM32L0x1/DMA1/IFCR/CTCIF2:null
STM32L0x1/DMA1/IFCR/CGIF2:null
STM32L0x1/DMA1/IFCR/CTEIF1:null
STM32L0x1/DMA1/IFCR/CHTIF1:null
STM32L0x1/DMA1/IFCR/CTCIF1:null
STM32L0x1/DMA1/IFCR/CGIF1:null
STM32L0x1/DMA1/CCR1:0x0
STM32L0x1/DMA1/CCR1/MEM2MEM:0x0
STM32L0x1/DMA1/CCR1/PL:0x0
STM32L0x1/DMA1/CCR1/MSIZE:0x0
STM32L0x1/DMA1/CCR1/PSIZE:0x0
STM32L0x1/DMA1/CCR1/MINC:0x0
STM32L0x1/DMA1/CCR1/PINC:0x0
STM32L0x1/DMA1/CCR1/CIRC:0x0
STM32L0x1/DMA1/CCR1/DIR:0x0
STM32L0x1/DMA1/CCR1/TEIE:0x0
STM32L0x1/DMA1/CCR1/HTIE:0x0
STM32L0x1/DMA1/CCR1/TCIE:0x0
STM32L0x1/DMA1/CCR1/EN:0x0
STM32L0x1/DMA1/CNDTR1:0x0
STM32L0x1/DMA1/CNDTR1/NDT:0x0
STM32L0x1/DMA1/CPAR1:0x0
STM32L0x1/DMA1/CPAR1/PA:0x0
STM32L0x1/DMA1/CMAR1:0x0
STM32L0x1/DMA1/CMAR1/MA:0x0
STM32L0x1/DMA1/CCR2:0x0
STM32L0x1/DMA1/CCR2/MEM2MEM:0x0
STM32L0x1/DMA1/CCR2/PL:0x0
STM32L0x1/DMA1/CCR2/MSIZE:0x0
STM32L0x1/DMA1/CCR2/PSIZE:0x0
STM32L0x1/DMA1/CCR2/MINC:0x0
STM32L0x1/DMA1/CCR2/PINC:0x0
STM32L0x1/DMA1/CCR2/CIRC:0x0
STM32L0x1/DMA1/CCR2/DIR:0x0
STM32L0x1/DMA1/CCR2/TEIE:0x0
STM32L0x1/DMA1/CCR2/HTIE:0x0
STM32L0x1/DMA1/CCR2/TCIE:0x0
STM32L0x1/DMA1/CCR2/EN:0x0
STM32L0x1/DMA1/CNDTR2:0x0
STM32L0x1/DMA1/CNDTR2/NDT:0x0
STM32L0x1/DMA1/CPAR2:0x0
STM32L0x1/DMA1/CPAR2/PA:0x0
STM32L0x1/DMA1/CMAR2:0x0
STM32L0x1/DMA1/CMAR2/MA:0x0
STM32L0x1/DMA1/CCR3:0x0
STM32L0x1/DMA1/CCR3/MEM2MEM:0x0
STM32L0x1/DMA1/CCR3/PL:0x0
STM32L0x1/DMA1/CCR3/MSIZE:0x0
STM32L0x1/DMA1/CCR3/PSIZE:0x0
STM32L0x1/DMA1/CCR3/MINC:0x0
STM32L0x1/DMA1/CCR3/PINC:0x0
STM32L0x1/DMA1/CCR3/CIRC:0x0
STM32L0x1/DMA1/CCR3/DIR:0x0
STM32L0x1/DMA1/CCR3/TEIE:0x0
STM32L0x1/DMA1/CCR3/HTIE:0x0
STM32L0x1/DMA1/CCR3/TCIE:0x0
STM32L0x1/DMA1/CCR3/EN:0x0
STM32L0x1/DMA1/CNDTR3:0x0
STM32L0x1/DMA1/CNDTR3/NDT:0x0
STM32L0x1/DMA1/CPAR3:0x0
STM32L0x1/DMA1/CPAR3/PA:0x0
STM32L0x1/DMA1/CMAR3:0x0
STM32L0x1/DMA1/CMAR3/MA:0x0
STM32L0x1/DMA1/CCR4:0x0
STM32L0x1/DMA1/CCR4/MEM2MEM:0x0
STM32L0x1/DMA1/CCR4/PL:0x0
STM32L0x1/DMA1/CCR4/MSIZE:0x0
STM32L0x1/DMA1/CCR4/PSIZE:0x0
STM32L0x1/DMA1/CCR4/MINC:0x0
STM32L0x1/DMA1/CCR4/PINC:0x0
STM32L0x1/DMA1/CCR4/CIRC:0x0
STM32L0x1/DMA1/CCR4/DIR:0x0
STM32L0x1/DMA1/CCR4/TEIE:0x0
STM32L0x1/DMA1/CCR4/HTIE:0x0
STM32L0x1/DMA1/CCR4/TCIE:0x0
STM32L0x1/DMA1/CCR4/EN:0x0
STM32L0x1/DMA1/CNDTR4:0x0
STM32L0x1/DMA1/CNDTR4/NDT:0x0
STM32L0x1/DMA1/CPAR4:0x0
STM32L0x1/DMA1/CPAR4/PA:0x0
STM32L0x1/DMA1/CMAR4:0x0
STM32L0x1/DMA1/CMAR4/MA:0x0
STM32L0x1/DMA1/CCR5:0x0
STM32L0x1/DMA1/CCR5/MEM2MEM:0x0
STM32L0x1/DMA1/CCR5/PL:0x0
STM32L0x1/DMA1/CCR5/MSIZE:0x0
STM32L0x1/DMA1/CCR5/PSIZE:0x0
STM32L0x1/DMA1/CCR5/MINC:0x0
STM32L0x1/DMA1/CCR5/PINC:0x0
STM32L0x1/DMA1/CCR5/CIRC:0x0
STM32L0x1/DMA1/CCR5/DIR:0x0
STM32L0x1/DMA1/CCR5/TEIE:0x0
STM32L0x1/DMA1/CCR5/HTIE:0x0
STM32L0x1/DMA1/CCR5/TCIE:0x0
STM32L0x1/DMA1/CCR5/EN:0x0
STM32L0x1/DMA1/CNDTR5:0x0
STM32L0x1/DMA1/CNDTR5/NDT:0x0
STM32L0x1/DMA1/CPAR5:0x0
STM32L0x1/DMA1/CPAR5/PA:0x0
STM32L0x1/DMA1/CMAR5:0x0
STM32L0x1/DMA1/CMAR5/MA:0x0
STM32L0x1/DMA1/CCR6:0x0
STM32L0x1/DMA1/CCR6/MEM2MEM:0x0
STM32L0x1/DMA1/CCR6/PL:0x0
STM32L0x1/DMA1/CCR6/MSIZE:0x0
STM32L0x1/DMA1/CCR6/PSIZE:0x0
STM32L0x1/DMA1/CCR6/MINC:0x0
STM32L0x1/DMA1/CCR6/PINC:0x0
STM32L0x1/DMA1/CCR6/CIRC:0x0
STM32L0x1/DMA1/CCR6/DIR:0x0
STM32L0x1/DMA1/CCR6/TEIE:0x0
STM32L0x1/DMA1/CCR6/HTIE:0x0
STM32L0x1/DMA1/CCR6/TCIE:0x0
STM32L0x1/DMA1/CCR6/EN:0x0
STM32L0x1/DMA1/CNDTR6:0x0
STM32L0x1/DMA1/CNDTR6/NDT:0x0
STM32L0x1/DMA1/CPAR6:0x0
STM32L0x1/DMA1/CPAR6/PA:0x0
STM32L0x1/DMA1/CMAR6:0x0
STM32L0x1/DMA1/CMAR6/MA:0x0
STM32L0x1/DMA1/CCR7:0x0
STM32L0x1/DMA1/CCR7/MEM2MEM:0x0
STM32L0x1/DMA1/CCR7/PL:0x0
STM32L0x1/DMA1/CCR7/MSIZE:0x0
STM32L0x1/DMA1/CCR7/PSIZE:0x0
STM32L0x1/DMA1/CCR7/MINC:0x0
STM32L0x1/DMA1/CCR7/PINC:0x0
STM32L0x1/DMA1/CCR7/CIRC:0x0
STM32L0x1/DMA1/CCR7/DIR:0x0
STM32L0x1/DMA1/CCR7/TEIE:0x0
STM32L0x1/DMA1/CCR7/HTIE:0x0
STM32L0x1/DMA1/CCR7/TCIE:0x0
STM32L0x1/DMA1/CCR7/EN:0x0
STM32L0x1/DMA1/CNDTR7:0x0
STM32L0x1/DMA1/CNDTR7/NDT:0x0
STM32L0x1/DMA1/CPAR7:0x0
STM32L0x1/DMA1/CPAR7/PA:0x0
STM32L0x1/DMA1/CMAR7:0x0
STM32L0x1/DMA1/CMAR7/MA:0x0
STM32L0x1/DMA1/CSELR:0x0
STM32L0x1/DMA1/CSELR/C7S:0x0
STM32L0x1/DMA1/CSELR/C6S:0x0
STM32L0x1/DMA1/CSELR/C5S:0x0
STM32L0x1/DMA1/CSELR/C4S:0x0
STM32L0x1/DMA1/CSELR/C3S:0x0
STM32L0x1/DMA1/CSELR/C2S:0x0
STM32L0x1/DMA1/CSELR/C1S:0x0
STM32L0x1/CRC/DR:0x0
STM32L0x1/CRC/DR/DR:0x0
STM32L0x1/CRC/IDR:0x0
STM32L0x1/CRC/IDR/IDR:0x0
STM32L0x1/CRC/CR:0x0
STM32L0x1/CRC/CR/REV_OUT:0x0
STM32L0x1/CRC/CR/REV_IN:0x0
STM32L0x1/CRC/CR/POLYSIZE:0x0
STM32L0x1/CRC/CR/RESET:0x0
STM32L0x1/CRC/INIT:0x0
STM32L0x1/CRC/INIT/CRC_INIT:0x0
STM32L0x1/CRC/POL:0x0
STM32L0x1/CRC/POL/Polynomialcoefficients:0x0
STM32L0x1/GPIOA/MODER:0xebe9fcff
STM32L0x1/GPIOA/MODER/MODE0:0x3
STM32L0x1/GPIOA/MODER/MODE1:0x3
STM32L0x1/GPIOA/MODER/MODE2:0x3
STM32L0x1/GPIOA/MODER/MODE3:0x3
STM32L0x1/GPIOA/MODER/MODE4:0x0
STM32L0x1/GPIOA/MODER/MODE5:0x3
STM32L0x1/GPIOA/MODER/MODE6:0x3
STM32L0x1/GPIOA/MODER/MODE7:0x3
STM32L0x1/GPIOA/MODER/MODE8:0x1
STM32L0x1/GPIOA/MODER/MODE9:0x2
STM32L0x1/GPIOA/MODER/MODE10:0x2
STM32L0x1/GPIOA/MODER/MODE11:0x3
STM32L0x1/GPIOA/MODER/MODE12:0x3
STM32L0x1/GPIOA/MODER/MODE13:0x2
STM32L0x1/GPIOA/MODER/MODE14:0x2
STM32L0x1/GPIOA/MODER/MODE15:0x3
STM32L0x1/GPIOA/OTYPER:0x0
STM32L0x1/GPIOA/OTYPER/OT15:0x0
STM32L0x1/GPIOA/OTYPER/OT14:0x0
STM32L0x1/GPIOA/OTYPER/OT13:0x0
STM32L0x1/GPIOA/OTYPER/OT12:0x0
STM32L0x1/GPIOA/OTYPER/OT11:0x0
STM32L0x1/GPIOA/OTYPER/OT10:0x0
STM32L0x1/GPIOA/OTYPER/OT9:0x0
STM32L0x1/GPIOA/OTYPER/OT8:0x0
STM32L0x1/GPIOA/OTYPER/OT7:0x0
STM32L0x1/GPIOA/OTYPER/OT6:0x0
STM32L0x1/GPIOA/OTYPER/OT5:0x0
STM32L0x1/GPIOA/OTYPER/OT4:0x0
STM32L0x1/GPIOA/OTYPER/OT3:0x0
STM32L0x1/GPIOA/OTYPER/OT2:0x0
STM32L0x1/GPIOA/OTYPER/OT1:0x0
STM32L0x1/GPIOA/OTYPER/OT0:0x0
STM32L0x1/GPIOA/OSPEEDR:0xc000000
STM32L0x1/GPIOA/OSPEEDR/OSPEED15:0x0
STM32L0x1/GPIOA/OSPEEDR/OSPEED14:0x0
STM32L0x1/GPIOA/OSPEEDR/OSPEED13:0x3
STM32L0x1/GPIOA/OSPEEDR/OSPEED12:0x0
STM32L0x1/GPIOA/OSPEEDR/OSPEED11:0x0
STM32L0x1/GPIOA/OSPEEDR/OSPEED10:0x0
STM32L0x1/GPIOA/OSPEEDR/OSPEED9:0x0
STM32L0x1/GPIOA/OSPEEDR/OSPEED8:0x0
STM32L0x1/GPIOA/OSPEEDR/OSPEED7:0x0
STM32L0x1/GPIOA/OSPEEDR/OSPEED6:0x0
STM32L0x1/GPIOA/OSPEEDR/OSPEED5:0x0
STM32L0x1/GPIOA/OSPEEDR/OSPEED4:0x0
STM32L0x1/GPIOA/OSPEEDR/OSPEED3:0x0
STM32L0x1/GPIOA/OSPEEDR/OSPEED2:0x0
STM32L0x1/GPIOA/OSPEEDR/OSPEED1:0x0
STM32L0x1/GPIOA/OSPEEDR/OSPEED0:0x0
STM32L0x1/GPIOA/PUPDR:0x24000000
STM32L0x1/GPIOA/PUPDR/PUPD15:0x0
STM32L0x1/GPIOA/PUPDR/PUPD14:0x2
STM32L0x1/GPIOA/PUPDR/PUPD13:0x1
STM32L0x1/GPIOA/PUPDR/PUPD12:0x0
STM32L0x1/GPIOA/PUPDR/PUPD11:0x0
STM32L0x1/GPIOA/PUPDR/PUPD10:0x0
STM32L0x1/GPIOA/PUPDR/PUPD9:0x0
STM32L0x1/GPIOA/PUPDR/PUPD8:0x0
STM32L0x1/GPIOA/PUPDR/PUPD7:0x0
STM32L0x1/GPIOA/PUPDR/PUPD6:0x0
STM32L0x1/GPIOA/PUPDR/PUPD5:0x0
STM32L0x1/GPIOA/PUPDR/PUPD4:0x0
STM32L0x1/GPIOA/PUPDR/PUPD3:0x0
STM32L0x1/GPIOA/PUPDR/PUPD2:0x0
STM32L0x1/GPIOA/PUPDR/PUPD1:0x0
STM32L0x1/GPIOA/PUPDR/PUPD0:0x0
STM32L0x1/GPIOA/IDR:0x6300
STM32L0x1/GPIOA/IDR/ID15:0x0
STM32L0x1/GPIOA/IDR/ID14:0x1
STM32L0x1/GPIOA/IDR/ID13:0x1
STM32L0x1/GPIOA/IDR/ID12:0x0
STM32L0x1/GPIOA/IDR/ID11:0x0
STM32L0x1/GPIOA/IDR/ID10:0x0
STM32L0x1/GPIOA/IDR/ID9:0x1
STM32L0x1/GPIOA/IDR/ID8:0x1
STM32L0x1/GPIOA/IDR/ID7:0x0
STM32L0x1/GPIOA/IDR/ID6:0x0
STM32L0x1/GPIOA/IDR/ID5:0x0
STM32L0x1/GPIOA/IDR/ID4:0x0
STM32L0x1/GPIOA/IDR/ID3:0x0
STM32L0x1/GPIOA/IDR/ID2:0x0
STM32L0x1/GPIOA/IDR/ID1:0x0
STM32L0x1/GPIOA/IDR/ID0:0x0
STM32L0x1/GPIOA/ODR:0x100
STM32L0x1/GPIOA/ODR/OD15:0x0
STM32L0x1/GPIOA/ODR/OD14:0x0
STM32L0x1/GPIOA/ODR/OD13:0x0
STM32L0x1/GPIOA/ODR/OD12:0x0
STM32L0x1/GPIOA/ODR/OD11:0x0
STM32L0x1/GPIOA/ODR/OD10:0x0
STM32L0x1/GPIOA/ODR/OD9:0x0
STM32L0x1/GPIOA/ODR/OD8:0x1
STM32L0x1/GPIOA/ODR/OD7:0x0
STM32L0x1/GPIOA/ODR/OD6:0x0
STM32L0x1/GPIOA/ODR/OD5:0x0
STM32L0x1/GPIOA/ODR/OD4:0x0
STM32L0x1/GPIOA/ODR/OD3:0x0
STM32L0x1/GPIOA/ODR/OD2:0x0
STM32L0x1/GPIOA/ODR/OD1:0x0
STM32L0x1/GPIOA/ODR/OD0:0x0
STM32L0x1/GPIOA/BSRR:null
STM32L0x1/GPIOA/BSRR/BR15:null
STM32L0x1/GPIOA/BSRR/BR14:null
STM32L0x1/GPIOA/BSRR/BR13:null
STM32L0x1/GPIOA/BSRR/BR12:null
STM32L0x1/GPIOA/BSRR/BR11:null
STM32L0x1/GPIOA/BSRR/BR10:null
STM32L0x1/GPIOA/BSRR/BR9:null
STM32L0x1/GPIOA/BSRR/BR8:null
STM32L0x1/GPIOA/BSRR/BR7:null
STM32L0x1/GPIOA/BSRR/BR6:null
STM32L0x1/GPIOA/BSRR/BR5:null
STM32L0x1/GPIOA/BSRR/BR4:null
STM32L0x1/GPIOA/BSRR/BR3:null
STM32L0x1/GPIOA/BSRR/BR2:null
STM32L0x1/GPIOA/BSRR/BR1:null
STM32L0x1/GPIOA/BSRR/BR0:null
STM32L0x1/GPIOA/BSRR/BS15:null
STM32L0x1/GPIOA/BSRR/BS14:null
STM32L0x1/GPIOA/BSRR/BS13:null
STM32L0x1/GPIOA/BSRR/BS12:null
STM32L0x1/GPIOA/BSRR/BS11:null
STM32L0x1/GPIOA/BSRR/BS10:null
STM32L0x1/GPIOA/BSRR/BS9:null
STM32L0x1/GPIOA/BSRR/BS8:null
STM32L0x1/GPIOA/BSRR/BS7:null
STM32L0x1/GPIOA/BSRR/BS6:null
STM32L0x1/GPIOA/BSRR/BS5:null
STM32L0x1/GPIOA/BSRR/BS4:null
STM32L0x1/GPIOA/BSRR/BS3:null
STM32L0x1/GPIOA/BSRR/BS2:null
STM32L0x1/GPIOA/BSRR/BS1:null
STM32L0x1/GPIOA/BSRR/BS0:null
STM32L0x1/GPIOA/LCKR:0x0
STM32L0x1/GPIOA/LCKR/LCKK:0x0
STM32L0x1/GPIOA/LCKR/LCK15:0x0
STM32L0x1/GPIOA/LCKR/LCK14:0x0
STM32L0x1/GPIOA/LCKR/LCK13:0x0
STM32L0x1/GPIOA/LCKR/LCK12:0x0
STM32L0x1/GPIOA/LCKR/LCK11:0x0
STM32L0x1/GPIOA/LCKR/LCK10:0x0
STM32L0x1/GPIOA/LCKR/LCK9:0x0
STM32L0x1/GPIOA/LCKR/LCK8:0x0
STM32L0x1/GPIOA/LCKR/LCK7:0x0
STM32L0x1/GPIOA/LCKR/LCK6:0x0
STM32L0x1/GPIOA/LCKR/LCK5:0x0
STM32L0x1/GPIOA/LCKR/LCK4:0x0
STM32L0x1/GPIOA/LCKR/LCK3:0x0
STM32L0x1/GPIOA/LCKR/LCK2:0x0
STM32L0x1/GPIOA/LCKR/LCK1:0x0
STM32L0x1/GPIOA/LCKR/LCK0:0x0
STM32L0x1/GPIOA/AFRL:0x0
STM32L0x1/GPIOA/AFRL/AFSEL7:0x0
STM32L0x1/GPIOA/AFRL/AFSEL6:0x0
STM32L0x1/GPIOA/AFRL/AFSEL5:0x0
STM32L0x1/GPIOA/AFRL/AFSEL4:0x0
STM32L0x1/GPIOA/AFRL/AFSEL3:0x0
STM32L0x1/GPIOA/AFRL/AFSEL2:0x0
STM32L0x1/GPIOA/AFRL/AFSEL1:0x0
STM32L0x1/GPIOA/AFRL/AFSEL0:0x0
STM32L0x1/GPIOA/AFRH:0x440
STM32L0x1/GPIOA/AFRH/AFSEL15:0x0
STM32L0x1/GPIOA/AFRH/AFSEL14:0x0
STM32L0x1/GPIOA/AFRH/AFSEL13:0x0
STM32L0x1/GPIOA/AFRH/AFSEL12:0x0
STM32L0x1/GPIOA/AFRH/AFSEL11:0x0
STM32L0x1/GPIOA/AFRH/AFSEL10:0x4
STM32L0x1/GPIOA/AFRH/AFSEL9:0x4
STM32L0x1/GPIOA/AFRH/AFSEL8:0x0
STM32L0x1/GPIOA/BRR:null
STM32L0x1/GPIOA/BRR/BR15:null
STM32L0x1/GPIOA/BRR/BR14:null
STM32L0x1/GPIOA/BRR/BR13:null
STM32L0x1/GPIOA/BRR/BR12:null
STM32L0x1/GPIOA/BRR/BR11:null
STM32L0x1/GPIOA/BRR/BR10:null
STM32L0x1/GPIOA/BRR/BR9:null
STM32L0x1/GPIOA/BRR/BR8:null
STM32L0x1/GPIOA/BRR/BR7:null
STM32L0x1/GPIOA/BRR/BR6:null
STM32L0x1/GPIOA/BRR/BR5:null
STM32L0x1/GPIOA/BRR/BR4:null
STM32L0x1/GPIOA/BRR/BR3:null
STM32L0x1/GPIOA/BRR/BR2:null
STM32L0x1/GPIOA/BRR/BR1:null
STM32L0x1/GPIOA/BRR/BR0:null
STM32L0x1/GPIOB/MODER:0xfffffcff
STM32L0x1/GPIOB/MODER/MODE15:0x3
STM32L0x1/GPIOB/MODER/MODE14:0x3
STM32L0x1/GPIOB/MODER/MODE13:0x3
STM32L0x1/GPIOB/MODER/MODE12:0x3
STM32L0x1/GPIOB/MODER/MODE11:0x3
STM32L0x1/GPIOB/MODER/MODE10:0x3
STM32L0x1/GPIOB/MODER/MODE9:0x3
STM32L0x1/GPIOB/MODER/MODE8:0x3
STM32L0x1/GPIOB/MODER/MODE7:0x3
STM32L0x1/GPIOB/MODER/MODE6:0x3
STM32L0x1/GPIOB/MODER/MODE5:0x3
STM32L0x1/GPIOB/MODER/MODE4:0x0
STM32L0x1/GPIOB/MODER/MODE3:0x3
STM32L0x1/GPIOB/MODER/MODE2:0x3
STM32L0x1/GPIOB/MODER/MODE1:0x3
STM32L0x1/GPIOB/MODER/MODE0:0x3
STM32L0x1/GPIOB/OTYPER:0x0
STM32L0x1/GPIOB/OTYPER/OT15:0x0
STM32L0x1/GPIOB/OTYPER/OT14:0x0
STM32L0x1/GPIOB/OTYPER/OT13:0x0
STM32L0x1/GPIOB/OTYPER/OT12:0x0
STM32L0x1/GPIOB/OTYPER/OT11:0x0
STM32L0x1/GPIOB/OTYPER/OT10:0x0
STM32L0x1/GPIOB/OTYPER/OT9:0x0
STM32L0x1/GPIOB/OTYPER/OT8:0x0
STM32L0x1/GPIOB/OTYPER/OT7:0x0
STM32L0x1/GPIOB/OTYPER/OT6:0x0
STM32L0x1/GPIOB/OTYPER/OT5:0x0
STM32L0x1/GPIOB/OTYPER/OT4:0x0
STM32L0x1/GPIOB/OTYPER/OT3:0x0
STM32L0x1/GPIOB/OTYPER/OT2:0x0
STM32L0x1/GPIOB/OTYPER/OT1:0x0
STM32L0x1/GPIOB/OTYPER/OT0:0x0
STM32L0x1/GPIOB/OSPEEDR:0x0
STM32L0x1/GPIOB/OSPEEDR/OSPEED15:0x0
STM32L0x1/GPIOB/OSPEEDR/OSPEED14:0x0
STM32L0x1/GPIOB/OSPEEDR/OSPEED13:0x0
STM32L0x1/GPIOB/OSPEEDR/OSPEED12:0x0
STM32L0x1/GPIOB/OSPEEDR/OSPEED11:0x0
STM32L0x1/GPIOB/OSPEEDR/OSPEED10:0x0
STM32L0x1/GPIOB/OSPEEDR/OSPEED9:0x0
STM32L0x1/GPIOB/OSPEEDR/OSPEED8:0x0
STM32L0x1/GPIOB/OSPEEDR/OSPEED7:0x0
STM32L0x1/GPIOB/OSPEEDR/OSPEED6:0x0
STM32L0x1/GPIOB/OSPEEDR/OSPEED5:0x0
STM32L0x1/GPIOB/OSPEEDR/OSPEED4:0x0
STM32L0x1/GPIOB/OSPEEDR/OSPEED3:0x0
STM32L0x1/GPIOB/OSPEEDR/OSPEED2:0x0
STM32L0x1/GPIOB/OSPEEDR/OSPEED1:0x0
STM32L0x1/GPIOB/OSPEEDR/OSPEED0:0x0
STM32L0x1/GPIOB/PUPDR:0x0
STM32L0x1/GPIOB/PUPDR/PUPD15:0x0
STM32L0x1/GPIOB/PUPDR/PUPD14:0x0
STM32L0x1/GPIOB/PUPDR/PUPD13:0x0
STM32L0x1/GPIOB/PUPDR/PUPD12:0x0
STM32L0x1/GPIOB/PUPDR/PUPD11:0x0
STM32L0x1/GPIOB/PUPDR/PUPD10:0x0
STM32L0x1/GPIOB/PUPDR/PUPD9:0x0
STM32L0x1/GPIOB/PUPDR/PUPD8:0x0
STM32L0x1/GPIOB/PUPDR/PUPD7:0x0
STM32L0x1/GPIOB/PUPDR/PUPD6:0x0
STM32L0x1/GPIOB/PUPDR/PUPD5:0x0
STM32L0x1/GPIOB/PUPDR/PUPD4:0x0
STM32L0x1/GPIOB/PUPDR/PUPD3:0x0
STM32L0x1/GPIOB/PUPDR/PUPD2:0x0
STM32L0x1/GPIOB/PUPDR/PUPD1:0x0
STM32L0x1/GPIOB/PUPDR/PUPD0:0x0
STM32L0x1/GPIOB/IDR:0x0
STM32L0x1/GPIOB/IDR/ID15:0x0
STM32L0x1/GPIOB/IDR/ID14:0x0
STM32L0x1/GPIOB/IDR/ID13:0x0
STM32L0x1/GPIOB/IDR/ID12:0x0
STM32L0x1/GPIOB/IDR/ID11:0x0
STM32L0x1/GPIOB/IDR/ID10:0x0
STM32L0x1/GPIOB/IDR/ID9:0x0
STM32L0x1/GPIOB/IDR/ID8:0x0
STM32L0x1/GPIOB/IDR/ID7:0x0
STM32L0x1/GPIOB/IDR/ID6:0x0
STM32L0x1/GPIOB/IDR/ID5:0x0
STM32L0x1/GPIOB/IDR/ID4:0x0
STM32L0x1/GPIOB/IDR/ID3:0x0
STM32L0x1/GPIOB/IDR/ID2:0x0
STM32L0x1/GPIOB/IDR/ID1:0x0
STM32L0x1/GPIOB/IDR/ID0:0x0
STM32L0x1/GPIOB/ODR:0x0
STM32L0x1/GPIOB/ODR/OD15:0x0
STM32L0x1/GPIOB/ODR/OD14:0x0
STM32L0x1/GPIOB/ODR/OD13:0x0
STM32L0x1/GPIOB/ODR/OD12:0x0
STM32L0x1/GPIOB/ODR/OD11:0x0
STM32L0x1/GPIOB/ODR/OD10:0x0
STM32L0x1/GPIOB/ODR/OD9:0x0
STM32L0x1/GPIOB/ODR/OD8:0x0
STM32L0x1/GPIOB/ODR/OD7:0x0
STM32L0x1/GPIOB/ODR/OD6:0x0
STM32L0x1/GPIOB/ODR/OD5:0x0
STM32L0x1/GPIOB/ODR/OD4:0x0
STM32L0x1/GPIOB/ODR/OD3:0x0
STM32L0x1/GPIOB/ODR/OD2:0x0
STM32L0x1/GPIOB/ODR/OD1:0x0
STM32L0x1/GPIOB/ODR/OD0:0x0
STM32L0x1/GPIOB/BSRR:null
STM32L0x1/GPIOB/BSRR/BR15:null
STM32L0x1/GPIOB/BSRR/BR14:null
STM32L0x1/GPIOB/BSRR/BR13:null
STM32L0x1/GPIOB/BSRR/BR12:null
STM32L0x1/GPIOB/BSRR/BR11:null
STM32L0x1/GPIOB/BSRR/BR10:null
STM32L0x1/GPIOB/BSRR/BR9:null
STM32L0x1/GPIOB/BSRR/BR8:null
STM32L0x1/GPIOB/BSRR/BR7:null
STM32L0x1/GPIOB/BSRR/BR6:null
STM32L0x1/GPIOB/BSRR/BR5:null
STM32L0x1/GPIOB/BSRR/BR4:null
STM32L0x1/GPIOB/BSRR/BR3:null
STM32L0x1/GPIOB/BSRR/BR2:null
STM32L0x1/GPIOB/BSRR/BR1:null
STM32L0x1/GPIOB/BSRR/BR0:null
STM32L0x1/GPIOB/BSRR/BS15:null
STM32L0x1/GPIOB/BSRR/BS14:null
STM32L0x1/GPIOB/BSRR/BS13:null
STM32L0x1/GPIOB/BSRR/BS12:null
STM32L0x1/GPIOB/BSRR/BS11:null
STM32L0x1/GPIOB/BSRR/BS10:null
STM32L0x1/GPIOB/BSRR/BS9:null
STM32L0x1/GPIOB/BSRR/BS8:null
STM32L0x1/GPIOB/BSRR/BS7:null
STM32L0x1/GPIOB/BSRR/BS6:null
STM32L0x1/GPIOB/BSRR/BS5:null
STM32L0x1/GPIOB/BSRR/BS4:null
STM32L0x1/GPIOB/BSRR/BS3:null
STM32L0x1/GPIOB/BSRR/BS2:null
STM32L0x1/GPIOB/BSRR/BS1:null
STM32L0x1/GPIOB/BSRR/BS0:null
STM32L0x1/GPIOB/LCKR:0x0
STM32L0x1/GPIOB/LCKR/LCKK:0x0
STM32L0x1/GPIOB/LCKR/LCK15:0x0
STM32L0x1/GPIOB/LCKR/LCK14:0x0
STM32L0x1/GPIOB/LCKR/LCK13:0x0
STM32L0x1/GPIOB/LCKR/LCK12:0x0
STM32L0x1/GPIOB/LCKR/LCK11:0x0
STM32L0x1/GPIOB/LCKR/LCK10:0x0
STM32L0x1/GPIOB/LCKR/LCK9:0x0
STM32L0x1/GPIOB/LCKR/LCK8:0x0
STM32L0x1/GPIOB/LCKR/LCK7:0x0
STM32L0x1/GPIOB/LCKR/LCK6:0x0
STM32L0x1/GPIOB/LCKR/LCK5:0x0
STM32L0x1/GPIOB/LCKR/LCK4:0x0
STM32L0x1/GPIOB/LCKR/LCK3:0x0
STM32L0x1/GPIOB/LCKR/LCK2:0x0
STM32L0x1/GPIOB/LCKR/LCK1:0x0
STM32L0x1/GPIOB/LCKR/LCK0:0x0
STM32L0x1/GPIOB/AFRL:0x0
STM32L0x1/GPIOB/AFRL/AFSEL7:0x0
STM32L0x1/GPIOB/AFRL/AFSEL6:0x0
STM32L0x1/GPIOB/AFRL/AFSEL5:0x0
STM32L0x1/GPIOB/AFRL/AFSEL4:0x0
STM32L0x1/GPIOB/AFRL/AFSEL3:0x0
STM32L0x1/GPIOB/AFRL/AFSEL2:0x0
STM32L0x1/GPIOB/AFRL/AFSEL1:0x0
STM32L0x1/GPIOB/AFRL/AFSEL0:0x0
STM32L0x1/GPIOB/AFRH:0x0
STM32L0x1/GPIOB/AFRH/AFSEL15:0x0
STM32L0x1/GPIOB/AFRH/AFSEL14:0x0
STM32L0x1/GPIOB/AFRH/AFSEL13:0x0
STM32L0x1/GPIOB/AFRH/AFSEL12:0x0
STM32L0x1/GPIOB/AFRH/AFSEL11:0x0
STM32L0x1/GPIOB/AFRH/AFSEL10:0x0
STM32L0x1/GPIOB/AFRH/AFSEL9:0x0
STM32L0x1/GPIOB/AFRH/AFSEL8:0x0
STM32L0x1/GPIOB/BRR:null
STM32L0x1/GPIOB/BRR/BR15:null
STM32L0x1/GPIOB/BRR/BR14:null
STM32L0x1/GPIOB/BRR/BR13:null
STM32L0x1/GPIOB/BRR/BR12:null
STM32L0x1/GPIOB/BRR/BR11:null
STM32L0x1/GPIOB/BRR/BR10:null
STM32L0x1/GPIOB/BRR/BR9:null
STM32L0x1/GPIOB/BRR/BR8:null
STM32L0x1/GPIOB/BRR/BR7:null
STM32L0x1/GPIOB/BRR/BR6:null
STM32L0x1/GPIOB/BRR/BR5:null
STM32L0x1/GPIOB/BRR/BR4:null
STM32L0x1/GPIOB/BRR/BR3:null
STM32L0x1/GPIOB/BRR/BR2:null
STM32L0x1/GPIOB/BRR/BR1:null
STM32L0x1/GPIOB/BRR/BR0:null
STM32L0x1/GPIOC/MODER:0xfc000003
STM32L0x1/GPIOC/MODER/MODE15:0x3
STM32L0x1/GPIOC/MODER/MODE14:0x3
STM32L0x1/GPIOC/MODER/MODE13:0x3
STM32L0x1/GPIOC/MODER/MODE12:0x0
STM32L0x1/GPIOC/MODER/MODE11:0x0
STM32L0x1/GPIOC/MODER/MODE10:0x0
STM32L0x1/GPIOC/MODER/MODE9:0x0
STM32L0x1/GPIOC/MODER/MODE8:0x0
STM32L0x1/GPIOC/MODER/MODE7:0x0
STM32L0x1/GPIOC/MODER/MODE6:0x0
STM32L0x1/GPIOC/MODER/MODE5:0x0
STM32L0x1/GPIOC/MODER/MODE4:0x0
STM32L0x1/GPIOC/MODER/MODE3:0x0
STM32L0x1/GPIOC/MODER/MODE2:0x0
STM32L0x1/GPIOC/MODER/MODE1:0x0
STM32L0x1/GPIOC/MODER/MODE0:0x3
STM32L0x1/GPIOC/OTYPER:0x0
STM32L0x1/GPIOC/OTYPER/OT15:0x0
STM32L0x1/GPIOC/OTYPER/OT14:0x0
STM32L0x1/GPIOC/OTYPER/OT13:0x0
STM32L0x1/GPIOC/OTYPER/OT12:0x0
STM32L0x1/GPIOC/OTYPER/OT11:0x0
STM32L0x1/GPIOC/OTYPER/OT10:0x0
STM32L0x1/GPIOC/OTYPER/OT9:0x0
STM32L0x1/GPIOC/OTYPER/OT8:0x0
STM32L0x1/GPIOC/OTYPER/OT7:0x0
STM32L0x1/GPIOC/OTYPER/OT6:0x0
STM32L0x1/GPIOC/OTYPER/OT5:0x0
STM32L0x1/GPIOC/OTYPER/OT4:0x0
STM32L0x1/GPIOC/OTYPER/OT3:0x0
STM32L0x1/GPIOC/OTYPER/OT2:0x0
STM32L0x1/GPIOC/OTYPER/OT1:0x0
STM32L0x1/GPIOC/OTYPER/OT0:0x0
STM32L0x1/GPIOC/OSPEEDR:0x0
STM32L0x1/GPIOC/OSPEEDR/OSPEED15:0x0
STM32L0x1/GPIOC/OSPEEDR/OSPEED14:0x0
STM32L0x1/GPIOC/OSPEEDR/OSPEED13:0x0
STM32L0x1/GPIOC/OSPEEDR/OSPEED12:0x0
STM32L0x1/GPIOC/OSPEEDR/OSPEED11:0x0
STM32L0x1/GPIOC/OSPEEDR/OSPEED10:0x0
STM32L0x1/GPIOC/OSPEEDR/OSPEED9:0x0
STM32L0x1/GPIOC/OSPEEDR/OSPEED8:0x0
STM32L0x1/GPIOC/OSPEEDR/OSPEED7:0x0
STM32L0x1/GPIOC/OSPEEDR/OSPEED6:0x0
STM32L0x1/GPIOC/OSPEEDR/OSPEED5:0x0
STM32L0x1/GPIOC/OSPEEDR/OSPEED4:0x0
STM32L0x1/GPIOC/OSPEEDR/OSPEED3:0x0
STM32L0x1/GPIOC/OSPEEDR/OSPEED2:0x0
STM32L0x1/GPIOC/OSPEEDR/OSPEED1:0x0
STM32L0x1/GPIOC/OSPEEDR/OSPEED0:0x0
STM32L0x1/GPIOC/PUPDR:0x0
STM32L0x1/GPIOC/PUPDR/PUPD15:0x0
STM32L0x1/GPIOC/PUPDR/PUPD14:0x0
STM32L0x1/GPIOC/PUPDR/PUPD13:0x0
STM32L0x1/GPIOC/PUPDR/PUPD12:0x0
STM32L0x1/GPIOC/PUPDR/PUPD11:0x0
STM32L0x1/GPIOC/PUPDR/PUPD10:0x0
STM32L0x1/GPIOC/PUPDR/PUPD9:0x0
STM32L0x1/GPIOC/PUPDR/PUPD8:0x0
STM32L0x1/GPIOC/PUPDR/PUPD7:0x0
STM32L0x1/GPIOC/PUPDR/PUPD6:0x0
STM32L0x1/GPIOC/PUPDR/PUPD5:0x0
STM32L0x1/GPIOC/PUPDR/PUPD4:0x0
STM32L0x1/GPIOC/PUPDR/PUPD3:0x0
STM32L0x1/GPIOC/PUPDR/PUPD2:0x0
STM32L0x1/GPIOC/PUPDR/PUPD1:0x0
STM32L0x1/GPIOC/PUPDR/PUPD0:0x0
STM32L0x1/GPIOC/IDR:0x0
STM32L0x1/GPIOC/IDR/ID15:0x0
STM32L0x1/GPIOC/IDR/ID14:0x0
STM32L0x1/GPIOC/IDR/ID13:0x0
STM32L0x1/GPIOC/IDR/ID12:0x0
STM32L0x1/GPIOC/IDR/ID11:0x0
STM32L0x1/GPIOC/IDR/ID10:0x0
STM32L0x1/GPIOC/IDR/ID9:0x0
STM32L0x1/GPIOC/IDR/ID8:0x0
STM32L0x1/GPIOC/IDR/ID7:0x0
STM32L0x1/GPIOC/IDR/ID6:0x0
STM32L0x1/GPIOC/IDR/ID5:0x0
STM32L0x1/GPIOC/IDR/ID4:0x0
STM32L0x1/GPIOC/IDR/ID3:0x0
STM32L0x1/GPIOC/IDR/ID2:0x0
STM32L0x1/GPIOC/IDR/ID1:0x0
STM32L0x1/GPIOC/IDR/ID0:0x0
STM32L0x1/GPIOC/ODR:0x0
STM32L0x1/GPIOC/ODR/OD15:0x0
STM32L0x1/GPIOC/ODR/OD14:0x0
STM32L0x1/GPIOC/ODR/OD13:0x0
STM32L0x1/GPIOC/ODR/OD12:0x0
STM32L0x1/GPIOC/ODR/OD11:0x0
STM32L0x1/GPIOC/ODR/OD10:0x0
STM32L0x1/GPIOC/ODR/OD9:0x0
STM32L0x1/GPIOC/ODR/OD8:0x0
STM32L0x1/GPIOC/ODR/OD7:0x0
STM32L0x1/GPIOC/ODR/OD6:0x0
STM32L0x1/GPIOC/ODR/OD5:0x0
STM32L0x1/GPIOC/ODR/OD4:0x0
STM32L0x1/GPIOC/ODR/OD3:0x0
STM32L0x1/GPIOC/ODR/OD2:0x0
STM32L0x1/GPIOC/ODR/OD1:0x0
STM32L0x1/GPIOC/ODR/OD0:0x0
STM32L0x1/GPIOC/BSRR:null
STM32L0x1/GPIOC/BSRR/BR15:null
STM32L0x1/GPIOC/BSRR/BR14:null
STM32L0x1/GPIOC/BSRR/BR13:null
STM32L0x1/GPIOC/BSRR/BR12:null
STM32L0x1/GPIOC/BSRR/BR11:null
STM32L0x1/GPIOC/BSRR/BR10:null
STM32L0x1/GPIOC/BSRR/BR9:null
STM32L0x1/GPIOC/BSRR/BR8:null
STM32L0x1/GPIOC/BSRR/BR7:null
STM32L0x1/GPIOC/BSRR/BR6:null
STM32L0x1/GPIOC/BSRR/BR5:null
STM32L0x1/GPIOC/BSRR/BR4:null
STM32L0x1/GPIOC/BSRR/BR3:null
STM32L0x1/GPIOC/BSRR/BR2:null
STM32L0x1/GPIOC/BSRR/BR1:null
STM32L0x1/GPIOC/BSRR/BR0:null
STM32L0x1/GPIOC/BSRR/BS15:null
STM32L0x1/GPIOC/BSRR/BS14:null
STM32L0x1/GPIOC/BSRR/BS13:null
STM32L0x1/GPIOC/BSRR/BS12:null
STM32L0x1/GPIOC/BSRR/BS11:null
STM32L0x1/GPIOC/BSRR/BS10:null
STM32L0x1/GPIOC/BSRR/BS9:null
STM32L0x1/GPIOC/BSRR/BS8:null
STM32L0x1/GPIOC/BSRR/BS7:null
STM32L0x1/GPIOC/BSRR/BS6:null
STM32L0x1/GPIOC/BSRR/BS5:null
STM32L0x1/GPIOC/BSRR/BS4:null
STM32L0x1/GPIOC/BSRR/BS3:null
STM32L0x1/GPIOC/BSRR/BS2:null
STM32L0x1/GPIOC/BSRR/BS1:null
STM32L0x1/GPIOC/BSRR/BS0:null
STM32L0x1/GPIOC/LCKR:0x0
STM32L0x1/GPIOC/LCKR/LCKK:0x0
STM32L0x1/GPIOC/LCKR/LCK15:0x0
STM32L0x1/GPIOC/LCKR/LCK14:0x0
STM32L0x1/GPIOC/LCKR/LCK13:0x0
STM32L0x1/GPIOC/LCKR/LCK12:0x0
STM32L0x1/GPIOC/LCKR/LCK11:0x0
STM32L0x1/GPIOC/LCKR/LCK10:0x0
STM32L0x1/GPIOC/LCKR/LCK9:0x0
STM32L0x1/GPIOC/LCKR/LCK8:0x0
STM32L0x1/GPIOC/LCKR/LCK7:0x0
STM32L0x1/GPIOC/LCKR/LCK6:0x0
STM32L0x1/GPIOC/LCKR/LCK5:0x0
STM32L0x1/GPIOC/LCKR/LCK4:0x0
STM32L0x1/GPIOC/LCKR/LCK3:0x0
STM32L0x1/GPIOC/LCKR/LCK2:0x0
STM32L0x1/GPIOC/LCKR/LCK1:0x0
STM32L0x1/GPIOC/LCKR/LCK0:0x0
STM32L0x1/GPIOC/AFRL:0x0
STM32L0x1/GPIOC/AFRL/AFSEL7:0x0
STM32L0x1/GPIOC/AFRL/AFSEL6:0x0
STM32L0x1/GPIOC/AFRL/AFSEL5:0x0
STM32L0x1/GPIOC/AFRL/AFSEL4:0x0
STM32L0x1/GPIOC/AFRL/AFSEL3:0x0
STM32L0x1/GPIOC/AFRL/AFSEL2:0x0
STM32L0x1/GPIOC/AFRL/AFSEL1:0x0
STM32L0x1/GPIOC/AFRL/AFSEL0:0x0
STM32L0x1/GPIOC/AFRH:0x0
STM32L0x1/GPIOC/AFRH/AFSEL15:0x0
STM32L0x1/GPIOC/AFRH/AFSEL14:0x0
STM32L0x1/GPIOC/AFRH/AFSEL13:0x0
STM32L0x1/GPIOC/AFRH/AFSEL12:0x0
STM32L0x1/GPIOC/AFRH/AFSEL11:0x0
STM32L0x1/GPIOC/AFRH/AFSEL10:0x0
STM32L0x1/GPIOC/AFRH/AFSEL9:0x0
STM32L0x1/GPIOC/AFRH/AFSEL8:0x0
STM32L0x1/GPIOC/BRR:null
STM32L0x1/GPIOC/BRR/BR15:null
STM32L0x1/GPIOC/BRR/BR14:null
STM32L0x1/GPIOC/BRR/BR13:null
STM32L0x1/GPIOC/BRR/BR12:null
STM32L0x1/GPIOC/BRR/BR11:null
STM32L0x1/GPIOC/BRR/BR10:null
STM32L0x1/GPIOC/BRR/BR9:null
STM32L0x1/GPIOC/BRR/BR8:null
STM32L0x1/GPIOC/BRR/BR7:null
STM32L0x1/GPIOC/BRR/BR6:null
STM32L0x1/GPIOC/BRR/BR5:null
STM32L0x1/GPIOC/BRR/BR4:null
STM32L0x1/GPIOC/BRR/BR3:null
STM32L0x1/GPIOC/BRR/BR2:null
STM32L0x1/GPIOC/BRR/BR1:null
STM32L0x1/GPIOC/BRR/BR0:null
STM32L0x1/GPIOD/MODER:0x0
STM32L0x1/GPIOD/MODER/MODE15:0x0
STM32L0x1/GPIOD/MODER/MODE14:0x0
STM32L0x1/GPIOD/MODER/MODE13:0x0
STM32L0x1/GPIOD/MODER/MODE12:0x0
STM32L0x1/GPIOD/MODER/MODE11:0x0
STM32L0x1/GPIOD/MODER/MODE10:0x0
STM32L0x1/GPIOD/MODER/MODE9:0x0
STM32L0x1/GPIOD/MODER/MODE8:0x0
STM32L0x1/GPIOD/MODER/MODE7:0x0
STM32L0x1/GPIOD/MODER/MODE6:0x0
STM32L0x1/GPIOD/MODER/MODE5:0x0
STM32L0x1/GPIOD/MODER/MODE4:0x0
STM32L0x1/GPIOD/MODER/MODE3:0x0
STM32L0x1/GPIOD/MODER/MODE2:0x0
STM32L0x1/GPIOD/MODER/MODE1:0x0
STM32L0x1/GPIOD/MODER/MODE0:0x0
STM32L0x1/GPIOD/OTYPER:0x0
STM32L0x1/GPIOD/OTYPER/OT15:0x0
STM32L0x1/GPIOD/OTYPER/OT14:0x0
STM32L0x1/GPIOD/OTYPER/OT13:0x0
STM32L0x1/GPIOD/OTYPER/OT12:0x0
STM32L0x1/GPIOD/OTYPER/OT11:0x0
STM32L0x1/GPIOD/OTYPER/OT10:0x0
STM32L0x1/GPIOD/OTYPER/OT9:0x0
STM32L0x1/GPIOD/OTYPER/OT8:0x0
STM32L0x1/GPIOD/OTYPER/OT7:0x0
STM32L0x1/GPIOD/OTYPER/OT6:0x0
STM32L0x1/GPIOD/OTYPER/OT5:0x0
STM32L0x1/GPIOD/OTYPER/OT4:0x0
STM32L0x1/GPIOD/OTYPER/OT3:0x0
STM32L0x1/GPIOD/OTYPER/OT2:0x0
STM32L0x1/GPIOD/OTYPER/OT1:0x0
STM32L0x1/GPIOD/OTYPER/OT0:0x0
STM32L0x1/GPIOD/OSPEEDR:0x0
STM32L0x1/GPIOD/OSPEEDR/OSPEED15:0x0
STM32L0x1/GPIOD/OSPEEDR/OSPEED14:0x0
STM32L0x1/GPIOD/OSPEEDR/OSPEED13:0x0
STM32L0x1/GPIOD/OSPEEDR/OSPEED12:0x0
STM32L0x1/GPIOD/OSPEEDR/OSPEED11:0x0
STM32L0x1/GPIOD/OSPEEDR/OSPEED10:0x0
STM32L0x1/GPIOD/OSPEEDR/OSPEED9:0x0
STM32L0x1/GPIOD/OSPEEDR/OSPEED8:0x0
STM32L0x1/GPIOD/OSPEEDR/OSPEED7:0x0
STM32L0x1/GPIOD/OSPEEDR/OSPEED6:0x0
STM32L0x1/GPIOD/OSPEEDR/OSPEED5:0x0
STM32L0x1/GPIOD/OSPEEDR/OSPEED4:0x0
STM32L0x1/GPIOD/OSPEEDR/OSPEED3:0x0
STM32L0x1/GPIOD/OSPEEDR/OSPEED2:0x0
STM32L0x1/GPIOD/OSPEEDR/OSPEED1:0x0
STM32L0x1/GPIOD/OSPEEDR/OSPEED0:0x0
STM32L0x1/GPIOD/PUPDR:0x0
STM32L0x1/GPIOD/PUPDR/PUPD15:0x0
STM32L0x1/GPIOD/PUPDR/PUPD14:0x0
STM32L0x1/GPIOD/PUPDR/PUPD13:0x0
STM32L0x1/GPIOD/PUPDR/PUPD12:0x0
STM32L0x1/GPIOD/PUPDR/PUPD11:0x0
STM32L0x1/GPIOD/PUPDR/PUPD10:0x0
STM32L0x1/GPIOD/PUPDR/PUPD9:0x0
STM32L0x1/GPIOD/PUPDR/PUPD8:0x0
STM32L0x1/GPIOD/PUPDR/PUPD7:0x0
STM32L0x1/GPIOD/PUPDR/PUPD6:0x0
STM32L0x1/GPIOD/PUPDR/PUPD5:0x0
STM32L0x1/GPIOD/PUPDR/PUPD4:0x0
STM32L0x1/GPIOD/PUPDR/PUPD3:0x0
STM32L0x1/GPIOD/PUPDR/PUPD2:0x0
STM32L0x1/GPIOD/PUPDR/PUPD1:0x0
STM32L0x1/GPIOD/PUPDR/PUPD0:0x0
STM32L0x1/GPIOD/IDR:0x0
STM32L0x1/GPIOD/IDR/ID15:0x0
STM32L0x1/GPIOD/IDR/ID14:0x0
STM32L0x1/GPIOD/IDR/ID13:0x0
STM32L0x1/GPIOD/IDR/ID12:0x0
STM32L0x1/GPIOD/IDR/ID11:0x0
STM32L0x1/GPIOD/IDR/ID10:0x0
STM32L0x1/GPIOD/IDR/ID9:0x0
STM32L0x1/GPIOD/IDR/ID8:0x0
STM32L0x1/GPIOD/IDR/ID7:0x0
STM32L0x1/GPIOD/IDR/ID6:0x0
STM32L0x1/GPIOD/IDR/ID5:0x0
STM32L0x1/GPIOD/IDR/ID4:0x0
STM32L0x1/GPIOD/IDR/ID3:0x0
STM32L0x1/GPIOD/IDR/ID2:0x0
STM32L0x1/GPIOD/IDR/ID1:0x0
STM32L0x1/GPIOD/IDR/ID0:0x0
STM32L0x1/GPIOD/ODR:0x0
STM32L0x1/GPIOD/ODR/OD15:0x0
STM32L0x1/GPIOD/ODR/OD14:0x0
STM32L0x1/GPIOD/ODR/OD13:0x0
STM32L0x1/GPIOD/ODR/OD12:0x0
STM32L0x1/GPIOD/ODR/OD11:0x0
STM32L0x1/GPIOD/ODR/OD10:0x0
STM32L0x1/GPIOD/ODR/OD9:0x0
STM32L0x1/GPIOD/ODR/OD8:0x0
STM32L0x1/GPIOD/ODR/OD7:0x0
STM32L0x1/GPIOD/ODR/OD6:0x0
STM32L0x1/GPIOD/ODR/OD5:0x0
STM32L0x1/GPIOD/ODR/OD4:0x0
STM32L0x1/GPIOD/ODR/OD3:0x0
STM32L0x1/GPIOD/ODR/OD2:0x0
STM32L0x1/GPIOD/ODR/OD1:0x0
STM32L0x1/GPIOD/ODR/OD0:0x0
STM32L0x1/GPIOD/BSRR:null
STM32L0x1/GPIOD/BSRR/BR15:null
STM32L0x1/GPIOD/BSRR/BR14:null
STM32L0x1/GPIOD/BSRR/BR13:null
STM32L0x1/GPIOD/BSRR/BR12:null
STM32L0x1/GPIOD/BSRR/BR11:null
STM32L0x1/GPIOD/BSRR/BR10:null
STM32L0x1/GPIOD/BSRR/BR9:null
STM32L0x1/GPIOD/BSRR/BR8:null
STM32L0x1/GPIOD/BSRR/BR7:null
STM32L0x1/GPIOD/BSRR/BR6:null
STM32L0x1/GPIOD/BSRR/BR5:null
STM32L0x1/GPIOD/BSRR/BR4:null
STM32L0x1/GPIOD/BSRR/BR3:null
STM32L0x1/GPIOD/BSRR/BR2:null
STM32L0x1/GPIOD/BSRR/BR1:null
STM32L0x1/GPIOD/BSRR/BR0:null
STM32L0x1/GPIOD/BSRR/BS15:null
STM32L0x1/GPIOD/BSRR/BS14:null
STM32L0x1/GPIOD/BSRR/BS13:null
STM32L0x1/GPIOD/BSRR/BS12:null
STM32L0x1/GPIOD/BSRR/BS11:null
STM32L0x1/GPIOD/BSRR/BS10:null
STM32L0x1/GPIOD/BSRR/BS9:null
STM32L0x1/GPIOD/BSRR/BS8:null
STM32L0x1/GPIOD/BSRR/BS7:null
STM32L0x1/GPIOD/BSRR/BS6:null
STM32L0x1/GPIOD/BSRR/BS5:null
STM32L0x1/GPIOD/BSRR/BS4:null
STM32L0x1/GPIOD/BSRR/BS3:null
STM32L0x1/GPIOD/BSRR/BS2:null
STM32L0x1/GPIOD/BSRR/BS1:null
STM32L0x1/GPIOD/BSRR/BS0:null
STM32L0x1/GPIOD/LCKR:0x0
STM32L0x1/GPIOD/LCKR/LCKK:0x0
STM32L0x1/GPIOD/LCKR/LCK15:0x0
STM32L0x1/GPIOD/LCKR/LCK14:0x0
STM32L0x1/GPIOD/LCKR/LCK13:0x0
STM32L0x1/GPIOD/LCKR/LCK12:0x0
STM32L0x1/GPIOD/LCKR/LCK11:0x0
STM32L0x1/GPIOD/LCKR/LCK10:0x0
STM32L0x1/GPIOD/LCKR/LCK9:0x0
STM32L0x1/GPIOD/LCKR/LCK8:0x0
STM32L0x1/GPIOD/LCKR/LCK7:0x0
STM32L0x1/GPIOD/LCKR/LCK6:0x0
STM32L0x1/GPIOD/LCKR/LCK5:0x0
STM32L0x1/GPIOD/LCKR/LCK4:0x0
STM32L0x1/GPIOD/LCKR/LCK3:0x0
STM32L0x1/GPIOD/LCKR/LCK2:0x0
STM32L0x1/GPIOD/LCKR/LCK1:0x0
STM32L0x1/GPIOD/LCKR/LCK0:0x0
STM32L0x1/GPIOD/AFRL:0x0
STM32L0x1/GPIOD/AFRL/AFSEL7:0x0
STM32L0x1/GPIOD/AFRL/AFSEL6:0x0
STM32L0x1/GPIOD/AFRL/AFSEL5:0x0
STM32L0x1/GPIOD/AFRL/AFSEL4:0x0
STM32L0x1/GPIOD/AFRL/AFSEL3:0x0
STM32L0x1/GPIOD/AFRL/AFSEL2:0x0
STM32L0x1/GPIOD/AFRL/AFSEL1:0x0
STM32L0x1/GPIOD/AFRL/AFSEL0:0x0
STM32L0x1/GPIOD/AFRH:0x0
STM32L0x1/GPIOD/AFRH/AFSEL15:0x0
STM32L0x1/GPIOD/AFRH/AFSEL14:0x0
STM32L0x1/GPIOD/AFRH/AFSEL13:0x0
STM32L0x1/GPIOD/AFRH/AFSEL12:0x0
STM32L0x1/GPIOD/AFRH/AFSEL11:0x0
STM32L0x1/GPIOD/AFRH/AFSEL10:0x0
STM32L0x1/GPIOD/AFRH/AFSEL9:0x0
STM32L0x1/GPIOD/AFRH/AFSEL8:0x0
STM32L0x1/GPIOD/BRR:null
STM32L0x1/GPIOD/BRR/BR15:null
STM32L0x1/GPIOD/BRR/BR14:null
STM32L0x1/GPIOD/BRR/BR13:null
STM32L0x1/GPIOD/BRR/BR12:null
STM32L0x1/GPIOD/BRR/BR11:null
STM32L0x1/GPIOD/BRR/BR10:null
STM32L0x1/GPIOD/BRR/BR9:null
STM32L0x1/GPIOD/BRR/BR8:null
STM32L0x1/GPIOD/BRR/BR7:null
STM32L0x1/GPIOD/BRR/BR6:null
STM32L0x1/GPIOD/BRR/BR5:null
STM32L0x1/GPIOD/BRR/BR4:null
STM32L0x1/GPIOD/BRR/BR3:null
STM32L0x1/GPIOD/BRR/BR2:null
STM32L0x1/GPIOD/BRR/BR1:null
STM32L0x1/GPIOD/BRR/BR0:null
STM32L0x1/GPIOH/MODER:0xf
STM32L0x1/GPIOH/MODER/MODE15:0x0
STM32L0x1/GPIOH/MODER/MODE14:0x0
STM32L0x1/GPIOH/MODER/MODE13:0x0
STM32L0x1/GPIOH/MODER/MODE12:0x0
STM32L0x1/GPIOH/MODER/MODE11:0x0
STM32L0x1/GPIOH/MODER/MODE10:0x0
STM32L0x1/GPIOH/MODER/MODE9:0x0
STM32L0x1/GPIOH/MODER/MODE8:0x0
STM32L0x1/GPIOH/MODER/MODE7:0x0
STM32L0x1/GPIOH/MODER/MODE6:0x0
STM32L0x1/GPIOH/MODER/MODE5:0x0
STM32L0x1/GPIOH/MODER/MODE4:0x0
STM32L0x1/GPIOH/MODER/MODE3:0x0
STM32L0x1/GPIOH/MODER/MODE2:0x0
STM32L0x1/GPIOH/MODER/MODE1:0x3
STM32L0x1/GPIOH/MODER/MODE0:0x3
STM32L0x1/GPIOH/OTYPER:0x0
STM32L0x1/GPIOH/OTYPER/OT15:0x0
STM32L0x1/GPIOH/OTYPER/OT14:0x0
STM32L0x1/GPIOH/OTYPER/OT13:0x0
STM32L0x1/GPIOH/OTYPER/OT12:0x0
STM32L0x1/GPIOH/OTYPER/OT11:0x0
STM32L0x1/GPIOH/OTYPER/OT10:0x0
STM32L0x1/GPIOH/OTYPER/OT9:0x0
STM32L0x1/GPIOH/OTYPER/OT8:0x0
STM32L0x1/GPIOH/OTYPER/OT7:0x0
STM32L0x1/GPIOH/OTYPER/OT6:0x0
STM32L0x1/GPIOH/OTYPER/OT5:0x0
STM32L0x1/GPIOH/OTYPER/OT4:0x0
STM32L0x1/GPIOH/OTYPER/OT3:0x0
STM32L0x1/GPIOH/OTYPER/OT2:0x0
STM32L0x1/GPIOH/OTYPER/OT1:0x0
STM32L0x1/GPIOH/OTYPER/OT0:0x0
STM32L0x1/GPIOH/OSPEEDR:0x0
STM32L0x1/GPIOH/OSPEEDR/OSPEED15:0x0
STM32L0x1/GPIOH/OSPEEDR/OSPEED14:0x0
STM32L0x1/GPIOH/OSPEEDR/OSPEED13:0x0
STM32L0x1/GPIOH/OSPEEDR/OSPEED12:0x0
STM32L0x1/GPIOH/OSPEEDR/OSPEED11:0x0
STM32L0x1/GPIOH/OSPEEDR/OSPEED10:0x0
STM32L0x1/GPIOH/OSPEEDR/OSPEED9:0x0
STM32L0x1/GPIOH/OSPEEDR/OSPEED8:0x0
STM32L0x1/GPIOH/OSPEEDR/OSPEED7:0x0
STM32L0x1/GPIOH/OSPEEDR/OSPEED6:0x0
STM32L0x1/GPIOH/OSPEEDR/OSPEED5:0x0
STM32L0x1/GPIOH/OSPEEDR/OSPEED4:0x0
STM32L0x1/GPIOH/OSPEEDR/OSPEED3:0x0
STM32L0x1/GPIOH/OSPEEDR/OSPEED2:0x0
STM32L0x1/GPIOH/OSPEEDR/OSPEED1:0x0
STM32L0x1/GPIOH/OSPEEDR/OSPEED0:0x0
STM32L0x1/GPIOH/PUPDR:0x0
STM32L0x1/GPIOH/PUPDR/PUPD15:0x0
STM32L0x1/GPIOH/PUPDR/PUPD14:0x0
STM32L0x1/GPIOH/PUPDR/PUPD13:0x0
STM32L0x1/GPIOH/PUPDR/PUPD12:0x0
STM32L0x1/GPIOH/PUPDR/PUPD11:0x0
STM32L0x1/GPIOH/PUPDR/PUPD10:0x0
STM32L0x1/GPIOH/PUPDR/PUPD9:0x0
STM32L0x1/GPIOH/PUPDR/PUPD8:0x0
STM32L0x1/GPIOH/PUPDR/PUPD7:0x0
STM32L0x1/GPIOH/PUPDR/PUPD6:0x0
STM32L0x1/GPIOH/PUPDR/PUPD5:0x0
STM32L0x1/GPIOH/PUPDR/PUPD4:0x0
STM32L0x1/GPIOH/PUPDR/PUPD3:0x0
STM32L0x1/GPIOH/PUPDR/PUPD2:0x0
STM32L0x1/GPIOH/PUPDR/PUPD1:0x0
STM32L0x1/GPIOH/PUPDR/PUPD0:0x0
STM32L0x1/GPIOH/IDR:0x0
STM32L0x1/GPIOH/IDR/ID15:0x0
STM32L0x1/GPIOH/IDR/ID14:0x0
STM32L0x1/GPIOH/IDR/ID13:0x0
STM32L0x1/GPIOH/IDR/ID12:0x0
STM32L0x1/GPIOH/IDR/ID11:0x0
STM32L0x1/GPIOH/IDR/ID10:0x0
STM32L0x1/GPIOH/IDR/ID9:0x0
STM32L0x1/GPIOH/IDR/ID8:0x0
STM32L0x1/GPIOH/IDR/ID7:0x0
STM32L0x1/GPIOH/IDR/ID6:0x0
STM32L0x1/GPIOH/IDR/ID5:0x0
STM32L0x1/GPIOH/IDR/ID4:0x0
STM32L0x1/GPIOH/IDR/ID3:0x0
STM32L0x1/GPIOH/IDR/ID2:0x0
STM32L0x1/GPIOH/IDR/ID1:0x0
STM32L0x1/GPIOH/IDR/ID0:0x0
STM32L0x1/GPIOH/ODR:0x0
STM32L0x1/GPIOH/ODR/OD15:0x0
STM32L0x1/GPIOH/ODR/OD14:0x0
STM32L0x1/GPIOH/ODR/OD13:0x0
STM32L0x1/GPIOH/ODR/OD12:0x0
STM32L0x1/GPIOH/ODR/OD11:0x0
STM32L0x1/GPIOH/ODR/OD10:0x0
STM32L0x1/GPIOH/ODR/OD9:0x0
STM32L0x1/GPIOH/ODR/OD8:0x0
STM32L0x1/GPIOH/ODR/OD7:0x0
STM32L0x1/GPIOH/ODR/OD6:0x0
STM32L0x1/GPIOH/ODR/OD5:0x0
STM32L0x1/GPIOH/ODR/OD4:0x0
STM32L0x1/GPIOH/ODR/OD3:0x0
STM32L0x1/GPIOH/ODR/OD2:0x0
STM32L0x1/GPIOH/ODR/OD1:0x0
STM32L0x1/GPIOH/ODR/OD0:0x0
STM32L0x1/GPIOH/BSRR:null
STM32L0x1/GPIOH/BSRR/BR15:null
STM32L0x1/GPIOH/BSRR/BR14:null
STM32L0x1/GPIOH/BSRR/BR13:null
STM32L0x1/GPIOH/BSRR/BR12:null
STM32L0x1/GPIOH/BSRR/BR11:null
STM32L0x1/GPIOH/BSRR/BR10:null
STM32L0x1/GPIOH/BSRR/BR9:null
STM32L0x1/GPIOH/BSRR/BR8:null
STM32L0x1/GPIOH/BSRR/BR7:null
STM32L0x1/GPIOH/BSRR/BR6:null
STM32L0x1/GPIOH/BSRR/BR5:null
STM32L0x1/GPIOH/BSRR/BR4:null
STM32L0x1/GPIOH/BSRR/BR3:null
STM32L0x1/GPIOH/BSRR/BR2:null
STM32L0x1/GPIOH/BSRR/BR1:null
STM32L0x1/GPIOH/BSRR/BR0:null
STM32L0x1/GPIOH/BSRR/BS15:null
STM32L0x1/GPIOH/BSRR/BS14:null
STM32L0x1/GPIOH/BSRR/BS13:null
STM32L0x1/GPIOH/BSRR/BS12:null
STM32L0x1/GPIOH/BSRR/BS11:null
STM32L0x1/GPIOH/BSRR/BS10:null
STM32L0x1/GPIOH/BSRR/BS9:null
STM32L0x1/GPIOH/BSRR/BS8:null
STM32L0x1/GPIOH/BSRR/BS7:null
STM32L0x1/GPIOH/BSRR/BS6:null
STM32L0x1/GPIOH/BSRR/BS5:null
STM32L0x1/GPIOH/BSRR/BS4:null
STM32L0x1/GPIOH/BSRR/BS3:null
STM32L0x1/GPIOH/BSRR/BS2:null
STM32L0x1/GPIOH/BSRR/BS1:null
STM32L0x1/GPIOH/BSRR/BS0:null
STM32L0x1/GPIOH/LCKR:0x0
STM32L0x1/GPIOH/LCKR/LCKK:0x0
STM32L0x1/GPIOH/LCKR/LCK15:0x0
STM32L0x1/GPIOH/LCKR/LCK14:0x0
STM32L0x1/GPIOH/LCKR/LCK13:0x0
STM32L0x1/GPIOH/LCKR/LCK12:0x0
STM32L0x1/GPIOH/LCKR/LCK11:0x0
STM32L0x1/GPIOH/LCKR/LCK10:0x0
STM32L0x1/GPIOH/LCKR/LCK9:0x0
STM32L0x1/GPIOH/LCKR/LCK8:0x0
STM32L0x1/GPIOH/LCKR/LCK7:0x0
STM32L0x1/GPIOH/LCKR/LCK6:0x0
STM32L0x1/GPIOH/LCKR/LCK5:0x0
STM32L0x1/GPIOH/LCKR/LCK4:0x0
STM32L0x1/GPIOH/LCKR/LCK3:0x0
STM32L0x1/GPIOH/LCKR/LCK2:0x0
STM32L0x1/GPIOH/LCKR/LCK1:0x0
STM32L0x1/GPIOH/LCKR/LCK0:0x0
STM32L0x1/GPIOH/AFRL:0x0
STM32L0x1/GPIOH/AFRL/AFSEL7:0x0
STM32L0x1/GPIOH/AFRL/AFSEL6:0x0
STM32L0x1/GPIOH/AFRL/AFSEL5:0x0
STM32L0x1/GPIOH/AFRL/AFSEL4:0x0
STM32L0x1/GPIOH/AFRL/AFSEL3:0x0
STM32L0x1/GPIOH/AFRL/AFSEL2:0x0
STM32L0x1/GPIOH/AFRL/AFSEL1:0x0
STM32L0x1/GPIOH/AFRL/AFSEL0:0x0
STM32L0x1/GPIOH/AFRH:0x0
STM32L0x1/GPIOH/AFRH/AFSEL15:0x0
STM32L0x1/GPIOH/AFRH/AFSEL14:0x0
STM32L0x1/GPIOH/AFRH/AFSEL13:0x0
STM32L0x1/GPIOH/AFRH/AFSEL12:0x0
STM32L0x1/GPIOH/AFRH/AFSEL11:0x0
STM32L0x1/GPIOH/AFRH/AFSEL10:0x0
STM32L0x1/GPIOH/AFRH/AFSEL9:0x0
STM32L0x1/GPIOH/AFRH/AFSEL8:0x0
STM32L0x1/GPIOH/BRR:null
STM32L0x1/GPIOH/BRR/BR15:null
STM32L0x1/GPIOH/BRR/BR14:null
STM32L0x1/GPIOH/BRR/BR13:null
STM32L0x1/GPIOH/BRR/BR12:null
STM32L0x1/GPIOH/BRR/BR11:null
STM32L0x1/GPIOH/BRR/BR10:null
STM32L0x1/GPIOH/BRR/BR9:null
STM32L0x1/GPIOH/BRR/BR8:null
STM32L0x1/GPIOH/BRR/BR7:null
STM32L0x1/GPIOH/BRR/BR6:null
STM32L0x1/GPIOH/BRR/BR5:null
STM32L0x1/GPIOH/BRR/BR4:null
STM32L0x1/GPIOH/BRR/BR3:null
STM32L0x1/GPIOH/BRR/BR2:null
STM32L0x1/GPIOH/BRR/BR1:null
STM32L0x1/GPIOH/BRR/BR0:null
STM32L0x1/GPIOE/MODER:0x0
STM32L0x1/GPIOE/MODER/MODE15:0x0
STM32L0x1/GPIOE/MODER/MODE14:0x0
STM32L0x1/GPIOE/MODER/MODE13:0x0
STM32L0x1/GPIOE/MODER/MODE12:0x0
STM32L0x1/GPIOE/MODER/MODE11:0x0
STM32L0x1/GPIOE/MODER/MODE10:0x0
STM32L0x1/GPIOE/MODER/MODE9:0x0
STM32L0x1/GPIOE/MODER/MODE8:0x0
STM32L0x1/GPIOE/MODER/MODE7:0x0
STM32L0x1/GPIOE/MODER/MODE6:0x0
STM32L0x1/GPIOE/MODER/MODE5:0x0
STM32L0x1/GPIOE/MODER/MODE4:0x0
STM32L0x1/GPIOE/MODER/MODE3:0x0
STM32L0x1/GPIOE/MODER/MODE2:0x0
STM32L0x1/GPIOE/MODER/MODE1:0x0
STM32L0x1/GPIOE/MODER/MODE0:0x0
STM32L0x1/GPIOE/OTYPER:0x0
STM32L0x1/GPIOE/OTYPER/OT15:0x0
STM32L0x1/GPIOE/OTYPER/OT14:0x0
STM32L0x1/GPIOE/OTYPER/OT13:0x0
STM32L0x1/GPIOE/OTYPER/OT12:0x0
STM32L0x1/GPIOE/OTYPER/OT11:0x0
STM32L0x1/GPIOE/OTYPER/OT10:0x0
STM32L0x1/GPIOE/OTYPER/OT9:0x0
STM32L0x1/GPIOE/OTYPER/OT8:0x0
STM32L0x1/GPIOE/OTYPER/OT7:0x0
STM32L0x1/GPIOE/OTYPER/OT6:0x0
STM32L0x1/GPIOE/OTYPER/OT5:0x0
STM32L0x1/GPIOE/OTYPER/OT4:0x0
STM32L0x1/GPIOE/OTYPER/OT3:0x0
STM32L0x1/GPIOE/OTYPER/OT2:0x0
STM32L0x1/GPIOE/OTYPER/OT1:0x0
STM32L0x1/GPIOE/OTYPER/OT0:0x0
STM32L0x1/GPIOE/OSPEEDR:0x0
STM32L0x1/GPIOE/OSPEEDR/OSPEED15:0x0
STM32L0x1/GPIOE/OSPEEDR/OSPEED14:0x0
STM32L0x1/GPIOE/OSPEEDR/OSPEED13:0x0
STM32L0x1/GPIOE/OSPEEDR/OSPEED12:0x0
STM32L0x1/GPIOE/OSPEEDR/OSPEED11:0x0
STM32L0x1/GPIOE/OSPEEDR/OSPEED10:0x0
STM32L0x1/GPIOE/OSPEEDR/OSPEED9:0x0
STM32L0x1/GPIOE/OSPEEDR/OSPEED8:0x0
STM32L0x1/GPIOE/OSPEEDR/OSPEED7:0x0
STM32L0x1/GPIOE/OSPEEDR/OSPEED6:0x0
STM32L0x1/GPIOE/OSPEEDR/OSPEED5:0x0
STM32L0x1/GPIOE/OSPEEDR/OSPEED4:0x0
STM32L0x1/GPIOE/OSPEEDR/OSPEED3:0x0
STM32L0x1/GPIOE/OSPEEDR/OSPEED2:0x0
STM32L0x1/GPIOE/OSPEEDR/OSPEED1:0x0
STM32L0x1/GPIOE/OSPEEDR/OSPEED0:0x0
STM32L0x1/GPIOE/PUPDR:0x0
STM32L0x1/GPIOE/PUPDR/PUPD15:0x0
STM32L0x1/GPIOE/PUPDR/PUPD14:0x0
STM32L0x1/GPIOE/PUPDR/PUPD13:0x0
STM32L0x1/GPIOE/PUPDR/PUPD12:0x0
STM32L0x1/GPIOE/PUPDR/PUPD11:0x0
STM32L0x1/GPIOE/PUPDR/PUPD10:0x0
STM32L0x1/GPIOE/PUPDR/PUPD9:0x0
STM32L0x1/GPIOE/PUPDR/PUPD8:0x0
STM32L0x1/GPIOE/PUPDR/PUPD7:0x0
STM32L0x1/GPIOE/PUPDR/PUPD6:0x0
STM32L0x1/GPIOE/PUPDR/PUPD5:0x0
STM32L0x1/GPIOE/PUPDR/PUPD4:0x0
STM32L0x1/GPIOE/PUPDR/PUPD3:0x0
STM32L0x1/GPIOE/PUPDR/PUPD2:0x0
STM32L0x1/GPIOE/PUPDR/PUPD1:0x0
STM32L0x1/GPIOE/PUPDR/PUPD0:0x0
STM32L0x1/GPIOE/IDR:0x0
STM32L0x1/GPIOE/IDR/ID15:0x0
STM32L0x1/GPIOE/IDR/ID14:0x0
STM32L0x1/GPIOE/IDR/ID13:0x0
STM32L0x1/GPIOE/IDR/ID12:0x0
STM32L0x1/GPIOE/IDR/ID11:0x0
STM32L0x1/GPIOE/IDR/ID10:0x0
STM32L0x1/GPIOE/IDR/ID9:0x0
STM32L0x1/GPIOE/IDR/ID8:0x0
STM32L0x1/GPIOE/IDR/ID7:0x0
STM32L0x1/GPIOE/IDR/ID6:0x0
STM32L0x1/GPIOE/IDR/ID5:0x0
STM32L0x1/GPIOE/IDR/ID4:0x0
STM32L0x1/GPIOE/IDR/ID3:0x0
STM32L0x1/GPIOE/IDR/ID2:0x0
STM32L0x1/GPIOE/IDR/ID1:0x0
STM32L0x1/GPIOE/IDR/ID0:0x0
STM32L0x1/GPIOE/ODR:0x0
STM32L0x1/GPIOE/ODR/OD15:0x0
STM32L0x1/GPIOE/ODR/OD14:0x0
STM32L0x1/GPIOE/ODR/OD13:0x0
STM32L0x1/GPIOE/ODR/OD12:0x0
STM32L0x1/GPIOE/ODR/OD11:0x0
STM32L0x1/GPIOE/ODR/OD10:0x0
STM32L0x1/GPIOE/ODR/OD9:0x0
STM32L0x1/GPIOE/ODR/OD8:0x0
STM32L0x1/GPIOE/ODR/OD7:0x0
STM32L0x1/GPIOE/ODR/OD6:0x0
STM32L0x1/GPIOE/ODR/OD5:0x0
STM32L0x1/GPIOE/ODR/OD4:0x0
STM32L0x1/GPIOE/ODR/OD3:0x0
STM32L0x1/GPIOE/ODR/OD2:0x0
STM32L0x1/GPIOE/ODR/OD1:0x0
STM32L0x1/GPIOE/ODR/OD0:0x0
STM32L0x1/GPIOE/BSRR:null
STM32L0x1/GPIOE/BSRR/BR15:null
STM32L0x1/GPIOE/BSRR/BR14:null
STM32L0x1/GPIOE/BSRR/BR13:null
STM32L0x1/GPIOE/BSRR/BR12:null
STM32L0x1/GPIOE/BSRR/BR11:null
STM32L0x1/GPIOE/BSRR/BR10:null
STM32L0x1/GPIOE/BSRR/BR9:null
STM32L0x1/GPIOE/BSRR/BR8:null
STM32L0x1/GPIOE/BSRR/BR7:null
STM32L0x1/GPIOE/BSRR/BR6:null
STM32L0x1/GPIOE/BSRR/BR5:null
STM32L0x1/GPIOE/BSRR/BR4:null
STM32L0x1/GPIOE/BSRR/BR3:null
STM32L0x1/GPIOE/BSRR/BR2:null
STM32L0x1/GPIOE/BSRR/BR1:null
STM32L0x1/GPIOE/BSRR/BR0:null
STM32L0x1/GPIOE/BSRR/BS15:null
STM32L0x1/GPIOE/BSRR/BS14:null
STM32L0x1/GPIOE/BSRR/BS13:null
STM32L0x1/GPIOE/BSRR/BS12:null
STM32L0x1/GPIOE/BSRR/BS11:null
STM32L0x1/GPIOE/BSRR/BS10:null
STM32L0x1/GPIOE/BSRR/BS9:null
STM32L0x1/GPIOE/BSRR/BS8:null
STM32L0x1/GPIOE/BSRR/BS7:null
STM32L0x1/GPIOE/BSRR/BS6:null
STM32L0x1/GPIOE/BSRR/BS5:null
STM32L0x1/GPIOE/BSRR/BS4:null
STM32L0x1/GPIOE/BSRR/BS3:null
STM32L0x1/GPIOE/BSRR/BS2:null
STM32L0x1/GPIOE/BSRR/BS1:null
STM32L0x1/GPIOE/BSRR/BS0:null
STM32L0x1/GPIOE/LCKR:0x0
STM32L0x1/GPIOE/LCKR/LCKK:0x0
STM32L0x1/GPIOE/LCKR/LCK15:0x0
STM32L0x1/GPIOE/LCKR/LCK14:0x0
STM32L0x1/GPIOE/LCKR/LCK13:0x0
STM32L0x1/GPIOE/LCKR/LCK12:0x0
STM32L0x1/GPIOE/LCKR/LCK11:0x0
STM32L0x1/GPIOE/LCKR/LCK10:0x0
STM32L0x1/GPIOE/LCKR/LCK9:0x0
STM32L0x1/GPIOE/LCKR/LCK8:0x0
STM32L0x1/GPIOE/LCKR/LCK7:0x0
STM32L0x1/GPIOE/LCKR/LCK6:0x0
STM32L0x1/GPIOE/LCKR/LCK5:0x0
STM32L0x1/GPIOE/LCKR/LCK4:0x0
STM32L0x1/GPIOE/LCKR/LCK3:0x0
STM32L0x1/GPIOE/LCKR/LCK2:0x0
STM32L0x1/GPIOE/LCKR/LCK1:0x0
STM32L0x1/GPIOE/LCKR/LCK0:0x0
STM32L0x1/GPIOE/AFRL:0x0
STM32L0x1/GPIOE/AFRL/AFSEL7:0x0
STM32L0x1/GPIOE/AFRL/AFSEL6:0x0
STM32L0x1/GPIOE/AFRL/AFSEL5:0x0
STM32L0x1/GPIOE/AFRL/AFSEL4:0x0
STM32L0x1/GPIOE/AFRL/AFSEL3:0x0
STM32L0x1/GPIOE/AFRL/AFSEL2:0x0
STM32L0x1/GPIOE/AFRL/AFSEL1:0x0
STM32L0x1/GPIOE/AFRL/AFSEL0:0x0
STM32L0x1/GPIOE/AFRH:0x0
STM32L0x1/GPIOE/AFRH/AFSEL15:0x0
STM32L0x1/GPIOE/AFRH/AFSEL14:0x0
STM32L0x1/GPIOE/AFRH/AFSEL13:0x0
STM32L0x1/GPIOE/AFRH/AFSEL12:0x0
STM32L0x1/GPIOE/AFRH/AFSEL11:0x0
STM32L0x1/GPIOE/AFRH/AFSEL10:0x0
STM32L0x1/GPIOE/AFRH/AFSEL9:0x0
STM32L0x1/GPIOE/AFRH/AFSEL8:0x0
STM32L0x1/GPIOE/BRR:null
STM32L0x1/GPIOE/BRR/BR15:null
STM32L0x1/GPIOE/BRR/BR14:null
STM32L0x1/GPIOE/BRR/BR13:null
STM32L0x1/GPIOE/BRR/BR12:null
STM32L0x1/GPIOE/BRR/BR11:null
STM32L0x1/GPIOE/BRR/BR10:null
STM32L0x1/GPIOE/BRR/BR9:null
STM32L0x1/GPIOE/BRR/BR8:null
STM32L0x1/GPIOE/BRR/BR7:null
STM32L0x1/GPIOE/BRR/BR6:null
STM32L0x1/GPIOE/BRR/BR5:null
STM32L0x1/GPIOE/BRR/BR4:null
STM32L0x1/GPIOE/BRR/BR3:null
STM32L0x1/GPIOE/BRR/BR2:null
STM32L0x1/GPIOE/BRR/BR1:null
STM32L0x1/GPIOE/BRR/BR0:null
STM32L0x1/LPTIM/ISR:0x0
STM32L0x1/LPTIM/ISR/DOWN:0x0
STM32L0x1/LPTIM/ISR/UP:0x0
STM32L0x1/LPTIM/ISR/ARROK:0x0
STM32L0x1/LPTIM/ISR/CMPOK:0x0
STM32L0x1/LPTIM/ISR/EXTTRIG:0x0
STM32L0x1/LPTIM/ISR/ARRM:0x0
STM32L0x1/LPTIM/ISR/CMPM:0x0
STM32L0x1/LPTIM/ICR:null
STM32L0x1/LPTIM/ICR/DOWNCF:null
STM32L0x1/LPTIM/ICR/UPCF:null
STM32L0x1/LPTIM/ICR/ARROKCF:null
STM32L0x1/LPTIM/ICR/CMPOKCF:null
STM32L0x1/LPTIM/ICR/EXTTRIGCF:null
STM32L0x1/LPTIM/ICR/ARRMCF:null
STM32L0x1/LPTIM/ICR/CMPMCF:null
STM32L0x1/LPTIM/IER:0x0
STM32L0x1/LPTIM/IER/DOWNIE:0x0
STM32L0x1/LPTIM/IER/UPIE:0x0
STM32L0x1/LPTIM/IER/ARROKIE:0x0
STM32L0x1/LPTIM/IER/CMPOKIE:0x0
STM32L0x1/LPTIM/IER/EXTTRIGIE:0x0
STM32L0x1/LPTIM/IER/ARRMIE:0x0
STM32L0x1/LPTIM/IER/CMPMIE:0x0
STM32L0x1/LPTIM/CFGR:0x0
STM32L0x1/LPTIM/CFGR/ENC:0x0
STM32L0x1/LPTIM/CFGR/COUNTMODE:0x0
STM32L0x1/LPTIM/CFGR/PRELOAD:0x0
STM32L0x1/LPTIM/CFGR/WAVPOL:0x0
STM32L0x1/LPTIM/CFGR/WAVE:0x0
STM32L0x1/LPTIM/CFGR/TIMOUT:0x0
STM32L0x1/LPTIM/CFGR/TRIGEN:0x0
STM32L0x1/LPTIM/CFGR/TRIGSEL:0x0
STM32L0x1/LPTIM/CFGR/PRESC:0x0
STM32L0x1/LPTIM/CFGR/TRGFLT:0x0
STM32L0x1/LPTIM/CFGR/CKFLT:0x0
STM32L0x1/LPTIM/CFGR/CKPOL:0x0
STM32L0x1/LPTIM/CFGR/CKSEL:0x0
STM32L0x1/LPTIM/CR:0x0
STM32L0x1/LPTIM/CR/CNTSTRT:0x0
STM32L0x1/LPTIM/CR/SNGSTRT:0x0
STM32L0x1/LPTIM/CR/ENABLE:0x0
STM32L0x1/LPTIM/CMP:0x0
STM32L0x1/LPTIM/CMP/CMP:0x0
STM32L0x1/LPTIM/ARR:0x0
STM32L0x1/LPTIM/ARR/ARR:0x0
STM32L0x1/LPTIM/CNT:0x0
STM32L0x1/LPTIM/CNT/CNT:0x0
STM32L0x1/RTC/TR:0x0
STM32L0x1/RTC/TR/PM:0x0
STM32L0x1/RTC/TR/HT:0x0
STM32L0x1/RTC/TR/HU:0x0
STM32L0x1/RTC/TR/MNT:0x0
STM32L0x1/RTC/TR/MNU:0x0
STM32L0x1/RTC/TR/ST:0x0
STM32L0x1/RTC/TR/SU:0x0
STM32L0x1/RTC/DR:0x2101
STM32L0x1/RTC/DR/YT:0x0
STM32L0x1/RTC/DR/YU:0x0
STM32L0x1/RTC/DR/WDU:0x1
STM32L0x1/RTC/DR/MT:0x0
STM32L0x1/RTC/DR/MU:0x1
STM32L0x1/RTC/DR/DT:0x0
STM32L0x1/RTC/DR/DU:0x1
STM32L0x1/RTC/CR:0x0
STM32L0x1/RTC/CR/COE:0x0
STM32L0x1/RTC/CR/OSEL:0x0
STM32L0x1/RTC/CR/POL:0x0
STM32L0x1/RTC/CR/COSEL:0x0
STM32L0x1/RTC/CR/BKP:0x0
STM32L0x1/RTC/CR/SUB1H:0x0
STM32L0x1/RTC/CR/ADD1H:0x0
STM32L0x1/RTC/CR/TSIE:0x0
STM32L0x1/RTC/CR/WUTIE:0x0
STM32L0x1/RTC/CR/ALRBIE:0x0
STM32L0x1/RTC/CR/ALRAIE:0x0
STM32L0x1/RTC/CR/TSE:0x0
STM32L0x1/RTC/CR/WUTE:0x0
STM32L0x1/RTC/CR/ALRBE:0x0
STM32L0x1/RTC/CR/ALRAE:0x0
STM32L0x1/RTC/CR/FMT:0x0
STM32L0x1/RTC/CR/BYPSHAD:0x0
STM32L0x1/RTC/CR/REFCKON:0x0
STM32L0x1/RTC/CR/TSEDGE:0x0
STM32L0x1/RTC/CR/WUCKSEL:0x0
STM32L0x1/RTC/ISR:0x7
STM32L0x1/RTC/ISR/TAMP2F:0x0
STM32L0x1/RTC/ISR/TAMP1F:0x0
STM32L0x1/RTC/ISR/TSOVF:0x0
STM32L0x1/RTC/ISR/TSF:0x0
STM32L0x1/RTC/ISR/WUTF:0x0
STM32L0x1/RTC/ISR/ALRBF:0x0
STM32L0x1/RTC/ISR/ALRAF:0x0
STM32L0x1/RTC/ISR/INIT:0x0
STM32L0x1/RTC/ISR/INITF:0x0
STM32L0x1/RTC/ISR/RSF:0x0
STM32L0x1/RTC/ISR/INITS:0x0
STM32L0x1/RTC/ISR/SHPF:0x0
STM32L0x1/RTC/ISR/WUTWF:0x1
STM32L0x1/RTC/ISR/ALRBWF:0x1
STM32L0x1/RTC/ISR/ALRAWF:0x1
STM32L0x1/RTC/PRER:0x7f00ff
STM32L0x1/RTC/PRER/PREDIV_A:0x7f
STM32L0x1/RTC/PRER/PREDIV_S:0xff
STM32L0x1/RTC/WUTR:0xffff
STM32L0x1/RTC/WUTR/WUT:0xffff
STM32L0x1/RTC/ALRMAR:0x0
STM32L0x1/RTC/ALRMAR/MSK4:0x0
STM32L0x1/RTC/ALRMAR/WDSEL:0x0
STM32L0x1/RTC/ALRMAR/DT:0x0
STM32L0x1/RTC/ALRMAR/DU:0x0
STM32L0x1/RTC/ALRMAR/MSK3:0x0
STM32L0x1/RTC/ALRMAR/PM:0x0
STM32L0x1/RTC/ALRMAR/HT:0x0
STM32L0x1/RTC/ALRMAR/HU:0x0
STM32L0x1/RTC/ALRMAR/MSK2:0x0
STM32L0x1/RTC/ALRMAR/MNT:0x0
STM32L0x1/RTC/ALRMAR/MNU:0x0
STM32L0x1/RTC/ALRMAR/MSK1:0x0
STM32L0x1/RTC/ALRMAR/ST:0x0
STM32L0x1/RTC/ALRMAR/SU:0x0
STM32L0x1/RTC/ALRMBR:0x0
STM32L0x1/RTC/ALRMBR/MSK4:0x0
STM32L0x1/RTC/ALRMBR/WDSEL:0x0
STM32L0x1/RTC/ALRMBR/DT:0x0
STM32L0x1/RTC/ALRMBR/DU:0x0
STM32L0x1/RTC/ALRMBR/MSK3:0x0
STM32L0x1/RTC/ALRMBR/PM:0x0
STM32L0x1/RTC/ALRMBR/HT:0x0
STM32L0x1/RTC/ALRMBR/HU:0x0
STM32L0x1/RTC/ALRMBR/MSK2:0x0
STM32L0x1/RTC/ALRMBR/MNT:0x0
STM32L0x1/RTC/ALRMBR/MNU:0x0
STM32L0x1/RTC/ALRMBR/MSK1:0x0
STM32L0x1/RTC/ALRMBR/ST:0x0
STM32L0x1/RTC/ALRMBR/SU:0x0
STM32L0x1/RTC/WPR:null
STM32L0x1/RTC/WPR/KEY:null
STM32L0x1/RTC/SSR:0x0
STM32L0x1/RTC/SSR/SS:0x0
STM32L0x1/RTC/SHIFTR:null
STM32L0x1/RTC/SHIFTR/ADD1S:null
STM32L0x1/RTC/SHIFTR/SUBFS:null
STM32L0x1/RTC/TSTR:0x0
STM32L0x1/RTC/TSTR/PM:0x0
STM32L0x1/RTC/TSTR/HT:0x0
STM32L0x1/RTC/TSTR/HU:0x0
STM32L0x1/RTC/TSTR/MNT:0x0
STM32L0x1/RTC/TSTR/MNU:0x0
STM32L0x1/RTC/TSTR/ST:0x0
STM32L0x1/RTC/TSTR/SU:0x0
STM32L0x1/RTC/TSDR:0x0
STM32L0x1/RTC/TSDR/WDU:0x0
STM32L0x1/RTC/TSDR/MT:0x0
STM32L0x1/RTC/TSDR/MU:0x0
STM32L0x1/RTC/TSDR/DT:0x0
STM32L0x1/RTC/TSDR/DU:0x0
STM32L0x1/RTC/TSSSR:0x0
STM32L0x1/RTC/TSSSR/SS:0x0
STM32L0x1/RTC/CALR:0x0
STM32L0x1/RTC/CALR/CALP:0x0
STM32L0x1/RTC/CALR/CALW8:0x0
STM32L0x1/RTC/CALR/CALW16:0x0
STM32L0x1/RTC/CALR/CALM:0x0
STM32L0x1/RTC/TAMPCR:0x0
STM32L0x1/RTC/TAMPCR/TAMP2MF:0x0
STM32L0x1/RTC/TAMPCR/TAMP2NOERASE:0x0
STM32L0x1/RTC/TAMPCR/TAMP2IE:0x0
STM32L0x1/RTC/TAMPCR/TAMP1MF:0x0
STM32L0x1/RTC/TAMPCR/TAMP1NOERASE:0x0
STM32L0x1/RTC/TAMPCR/TAMP1IE:0x0
STM32L0x1/RTC/TAMPCR/TAMPPUDIS:0x0
STM32L0x1/RTC/TAMPCR/TAMPPRCH:0x0
STM32L0x1/RTC/TAMPCR/TAMPFLT:0x0
STM32L0x1/RTC/TAMPCR/TAMPFREQ:0x0
STM32L0x1/RTC/TAMPCR/TAMPTS:0x0
STM32L0x1/RTC/TAMPCR/TAMP2_TRG:0x0
STM32L0x1/RTC/TAMPCR/TAMP2E:0x0
STM32L0x1/RTC/TAMPCR/TAMPIE:0x0
STM32L0x1/RTC/TAMPCR/TAMP1TRG:0x0
STM32L0x1/RTC/TAMPCR/TAMP1E:0x0
STM32L0x1/RTC/ALRMASSR:0x0
STM32L0x1/RTC/ALRMASSR/MASKSS:0x0
STM32L0x1/RTC/ALRMASSR/SS:0x0
STM32L0x1/RTC/ALRMBSSR:0x0
STM32L0x1/RTC/ALRMBSSR/MASKSS:0x0
STM32L0x1/RTC/ALRMBSSR/SS:0x0
STM32L0x1/RTC/OR:0x0
STM32L0x1/RTC/OR/RTC_OUT_RMP:0x0
STM32L0x1/RTC/OR/RTC_ALARM_TYPE:0x0
STM32L0x1/RTC/BKP0R:0x0
STM32L0x1/RTC/BKP0R/BKP:0x0
STM32L0x1/RTC/BKP1R:0x0
STM32L0x1/RTC/BKP1R/BKP:0x0
STM32L0x1/RTC/BKP2R:0x0
STM32L0x1/RTC/BKP2R/BKP:0x0
STM32L0x1/RTC/BKP3R:0x0
STM32L0x1/RTC/BKP3R/BKP:0x0
STM32L0x1/RTC/BKP4R:0x0
STM32L0x1/RTC/BKP4R/BKP:0x0
STM32L0x1/USART1/CR1:0x0
STM32L0x1/USART1/CR1/M1:0x0
STM32L0x1/USART1/CR1/EOBIE:0x0
STM32L0x1/USART1/CR1/RTOIE:0x0
STM32L0x1/USART1/CR1/DEAT4:0x0
STM32L0x1/USART1/CR1/DEAT3:0x0
STM32L0x1/USART1/CR1/DEAT2:0x0
STM32L0x1/USART1/CR1/DEAT1:0x0
STM32L0x1/USART1/CR1/DEAT0:0x0
STM32L0x1/USART1/CR1/DEDT4:0x0
STM32L0x1/USART1/CR1/DEDT3:0x0
STM32L0x1/USART1/CR1/DEDT2:0x0
STM32L0x1/USART1/CR1/DEDT1:0x0
STM32L0x1/USART1/CR1/DEDT0:0x0
STM32L0x1/USART1/CR1/OVER8:0x0
STM32L0x1/USART1/CR1/CMIE:0x0
STM32L0x1/USART1/CR1/MME:0x0
STM32L0x1/USART1/CR1/M0:0x0
STM32L0x1/USART1/CR1/WAKE:0x0
STM32L0x1/USART1/CR1/PCE:0x0
STM32L0x1/USART1/CR1/PS:0x0
STM32L0x1/USART1/CR1/PEIE:0x0
STM32L0x1/USART1/CR1/TXEIE:0x0
STM32L0x1/USART1/CR1/TCIE:0x0
STM32L0x1/USART1/CR1/RXNEIE:0x0
STM32L0x1/USART1/CR1/IDLEIE:0x0
STM32L0x1/USART1/CR1/TE:0x0
STM32L0x1/USART1/CR1/RE:0x0
STM32L0x1/USART1/CR1/UESM:0x0
STM32L0x1/USART1/CR1/UE:0x0
STM32L0x1/USART1/CR2:0x0
STM32L0x1/USART1/CR2/ADD4_7:0x0
STM32L0x1/USART1/CR2/ADD0_3:0x0
STM32L0x1/USART1/CR2/RTOEN:0x0
STM32L0x1/USART1/CR2/ABRMOD1:0x0
STM32L0x1/USART1/CR2/ABRMOD0:0x0
STM32L0x1/USART1/CR2/ABREN:0x0
STM32L0x1/USART1/CR2/MSBFIRST:0x0
STM32L0x1/USART1/CR2/TAINV:0x0
STM32L0x1/USART1/CR2/TXINV:0x0
STM32L0x1/USART1/CR2/RXINV:0x0
STM32L0x1/USART1/CR2/SWAP:0x0
STM32L0x1/USART1/CR2/LINEN:0x0
STM32L0x1/USART1/CR2/STOP:0x0
STM32L0x1/USART1/CR2/CLKEN:0x0
STM32L0x1/USART1/CR2/CPOL:0x0
STM32L0x1/USART1/CR2/CPHA:0x0
STM32L0x1/USART1/CR2/LBCL:0x0
STM32L0x1/USART1/CR2/LBDIE:0x0
STM32L0x1/USART1/CR2/LBDL:0x0
STM32L0x1/USART1/CR2/ADDM7:0x0
STM32L0x1/USART1/CR3:0x0
STM32L0x1/USART1/CR3/WUFIE:0x0
STM32L0x1/USART1/CR3/WUS:0x0
STM32L0x1/USART1/CR3/SCARCNT:0x0
STM32L0x1/USART1/CR3/DEP:0x0
STM32L0x1/USART1/CR3/DEM:0x0
STM32L0x1/USART1/CR3/DDRE:0x0
STM32L0x1/USART1/CR3/OVRDIS:0x0
STM32L0x1/USART1/CR3/ONEBIT:0x0
STM32L0x1/USART1/CR3/CTSIE:0x0
STM32L0x1/USART1/CR3/CTSE:0x0
STM32L0x1/USART1/CR3/RTSE:0x0
STM32L0x1/USART1/CR3/DMAT:0x0
STM32L0x1/USART1/CR3/DMAR:0x0
STM32L0x1/USART1/CR3/SCEN:0x0
STM32L0x1/USART1/CR3/NACK:0x0
STM32L0x1/USART1/CR3/HDSEL:0x0
STM32L0x1/USART1/CR3/IRLP:0x0
STM32L0x1/USART1/CR3/IREN:0x0
STM32L0x1/USART1/CR3/EIE:0x0
STM32L0x1/USART1/BRR:0x0
STM32L0x1/USART1/BRR/DIV_Mantissa:0x0
STM32L0x1/USART1/BRR/DIV_Fraction:0x0
STM32L0x1/USART1/GTPR:0x0
STM32L0x1/USART1/GTPR/GT:0x0
STM32L0x1/USART1/GTPR/PSC:0x0
STM32L0x1/USART1/RTOR:0x0
STM32L0x1/USART1/RTOR/BLEN:0x0
STM32L0x1/USART1/RTOR/RTO:0x0
STM32L0x1/USART1/RQR:null
STM32L0x1/USART1/RQR/TXFRQ:null
STM32L0x1/USART1/RQR/RXFRQ:null
STM32L0x1/USART1/RQR/MMRQ:null
STM32L0x1/USART1/RQR/SBKRQ:null
STM32L0x1/USART1/RQR/ABRRQ:null
STM32L0x1/USART1/ISR:0x0
STM32L0x1/USART1/ISR/REACK:0x0
STM32L0x1/USART1/ISR/TEACK:0x0
STM32L0x1/USART1/ISR/WUF:0x0
STM32L0x1/USART1/ISR/RWU:0x0
STM32L0x1/USART1/ISR/SBKF:0x0
STM32L0x1/USART1/ISR/CMF:0x0
STM32L0x1/USART1/ISR/BUSY:0x0
STM32L0x1/USART1/ISR/ABRF:0x0
STM32L0x1/USART1/ISR/ABRE:0x0
STM32L0x1/USART1/ISR/EOBF:0x0
STM32L0x1/USART1/ISR/RTOF:0x0
STM32L0x1/USART1/ISR/CTS:0x0
STM32L0x1/USART1/ISR/CTSIF:0x0
STM32L0x1/USART1/ISR/LBDF:0x0
STM32L0x1/USART1/ISR/TXE:0x0
STM32L0x1/USART1/ISR/TC:0x0
STM32L0x1/USART1/ISR/RXNE:0x0
STM32L0x1/USART1/ISR/IDLE:0x0
STM32L0x1/USART1/ISR/ORE:0x0
STM32L0x1/USART1/ISR/NF:0x0
STM32L0x1/USART1/ISR/FE:0x0
STM32L0x1/USART1/ISR/PE:0x0
STM32L0x1/USART1/ICR:null
STM32L0x1/USART1/ICR/WUCF:null
STM32L0x1/USART1/ICR/CMCF:null
STM32L0x1/USART1/ICR/EOBCF:null
STM32L0x1/USART1/ICR/RTOCF:null
STM32L0x1/USART1/ICR/CTSCF:null
STM32L0x1/USART1/ICR/LBDCF:null
STM32L0x1/USART1/ICR/TCCF:null
STM32L0x1/USART1/ICR/IDLECF:null
STM32L0x1/USART1/ICR/ORECF:null
STM32L0x1/USART1/ICR/NCF:null
STM32L0x1/USART1/ICR/FECF:null
STM32L0x1/USART1/ICR/PECF:null
STM32L0x1/USART1/RDR:0x0
STM32L0x1/USART1/RDR/RDR:0x0
STM32L0x1/USART1/TDR:0x0
STM32L0x1/USART1/TDR/TDR:0x0
STM32L0x1/USART2/CR1:0x2d
STM32L0x1/USART2/CR1/M1:0x0
STM32L0x1/USART2/CR1/EOBIE:0x0
STM32L0x1/USART2/CR1/RTOIE:0x0
STM32L0x1/USART2/CR1/DEAT4:0x0
STM32L0x1/USART2/CR1/DEAT3:0x0
STM32L0x1/USART2/CR1/DEAT2:0x0
STM32L0x1/USART2/CR1/DEAT1:0x0
STM32L0x1/USART2/CR1/DEAT0:0x0
STM32L0x1/USART2/CR1/DEDT4:0x0
STM32L0x1/USART2/CR1/DEDT3:0x0
STM32L0x1/USART2/CR1/DEDT2:0x0
STM32L0x1/USART2/CR1/DEDT1:0x0
STM32L0x1/USART2/CR1/DEDT0:0x0
STM32L0x1/USART2/CR1/OVER8:0x0
STM32L0x1/USART2/CR1/CMIE:0x0
STM32L0x1/USART2/CR1/MME:0x0
STM32L0x1/USART2/CR1/M0:0x0
STM32L0x1/USART2/CR1/WAKE:0x0
STM32L0x1/USART2/CR1/PCE:0x0
STM32L0x1/USART2/CR1/PS:0x0
STM32L0x1/USART2/CR1/PEIE:0x0
STM32L0x1/USART2/CR1/TXEIE:0x0
STM32L0x1/USART2/CR1/TCIE:0x0
STM32L0x1/USART2/CR1/RXNEIE:0x1
STM32L0x1/USART2/CR1/IDLEIE:0x0
STM32L0x1/USART2/CR1/TE:0x1
STM32L0x1/USART2/CR1/RE:0x1
STM32L0x1/USART2/CR1/UESM:0x0
STM32L0x1/USART2/CR1/UE:0x1
STM32L0x1/USART2/CR2:0x0
STM32L0x1/USART2/CR2/ADD4_7:0x0
STM32L0x1/USART2/CR2/ADD0_3:0x0
STM32L0x1/USART2/CR2/RTOEN:0x0
STM32L0x1/USART2/CR2/ABRMOD1:0x0
STM32L0x1/USART2/CR2/ABRMOD0:0x0
STM32L0x1/USART2/CR2/ABREN:0x0
STM32L0x1/USART2/CR2/MSBFIRST:0x0
STM32L0x1/USART2/CR2/TAINV:0x0
STM32L0x1/USART2/CR2/TXINV:0x0
STM32L0x1/USART2/CR2/RXINV:0x0
STM32L0x1/USART2/CR2/SWAP:0x0
STM32L0x1/USART2/CR2/LINEN:0x0
STM32L0x1/USART2/CR2/STOP:0x0
STM32L0x1/USART2/CR2/CLKEN:0x0
STM32L0x1/USART2/CR2/CPOL:0x0
STM32L0x1/USART2/CR2/CPHA:0x0
STM32L0x1/USART2/CR2/LBCL:0x0
STM32L0x1/USART2/CR2/LBDIE:0x0
STM32L0x1/USART2/CR2/LBDL:0x0
STM32L0x1/USART2/CR2/ADDM7:0x0
STM32L0x1/USART2/CR3:0x0
STM32L0x1/USART2/CR3/WUFIE:0x0
STM32L0x1/USART2/CR3/WUS:0x0
STM32L0x1/USART2/CR3/SCARCNT:0x0
STM32L0x1/USART2/CR3/DEP:0x0
STM32L0x1/USART2/CR3/DEM:0x0
STM32L0x1/USART2/CR3/DDRE:0x0
STM32L0x1/USART2/CR3/OVRDIS:0x0
STM32L0x1/USART2/CR3/ONEBIT:0x0
STM32L0x1/USART2/CR3/CTSIE:0x0
STM32L0x1/USART2/CR3/CTSE:0x0
STM32L0x1/USART2/CR3/RTSE:0x0
STM32L0x1/USART2/CR3/DMAT:0x0
STM32L0x1/USART2/CR3/DMAR:0x0
STM32L0x1/USART2/CR3/SCEN:0x0
STM32L0x1/USART2/CR3/NACK:0x0
STM32L0x1/USART2/CR3/HDSEL:0x0
STM32L0x1/USART2/CR3/IRLP:0x0
STM32L0x1/USART2/CR3/IREN:0x0
STM32L0x1/USART2/CR3/EIE:0x0
STM32L0x1/USART2/BRR:0xda
STM32L0x1/USART2/BRR/DIV_Mantissa:0xd
STM32L0x1/USART2/BRR/DIV_Fraction:0xa
STM32L0x1/USART2/GTPR:0x0
STM32L0x1/USART2/GTPR/GT:0x0
STM32L0x1/USART2/GTPR/PSC:0x0
STM32L0x1/USART2/RTOR:0x0
STM32L0x1/USART2/RTOR/BLEN:0x0
STM32L0x1/USART2/RTOR/RTO:0x0
STM32L0x1/USART2/RQR:null
STM32L0x1/USART2/RQR/TXFRQ:null
STM32L0x1/USART2/RQR/RXFRQ:null
STM32L0x1/USART2/RQR/MMRQ:null
STM32L0x1/USART2/RQR/SBKRQ:null
STM32L0x1/USART2/RQR/ABRRQ:null
STM32L0x1/USART2/ISR:0x6200c2
STM32L0x1/USART2/ISR/REACK:0x1
STM32L0x1/USART2/ISR/TEACK:0x1
STM32L0x1/USART2/ISR/WUF:0x0
STM32L0x1/USART2/ISR/RWU:0x0
STM32L0x1/USART2/ISR/SBKF:0x0
STM32L0x1/USART2/ISR/CMF:0x1
STM32L0x1/USART2/ISR/BUSY:0x0
STM32L0x1/USART2/ISR/ABRF:0x0
STM32L0x1/USART2/ISR/ABRE:0x0
STM32L0x1/USART2/ISR/EOBF:0x0
STM32L0x1/USART2/ISR/RTOF:0x0
STM32L0x1/USART2/ISR/CTS:0x0
STM32L0x1/USART2/ISR/CTSIF:0x0
STM32L0x1/USART2/ISR/LBDF:0x0
STM32L0x1/USART2/ISR/TXE:0x1
STM32L0x1/USART2/ISR/TC:0x1
STM32L0x1/USART2/ISR/RXNE:0x0
STM32L0x1/USART2/ISR/IDLE:0x0
STM32L0x1/USART2/ISR/ORE:0x0
STM32L0x1/USART2/ISR/NF:0x0
STM32L0x1/USART2/ISR/FE:0x1
STM32L0x1/USART2/ISR/PE:0x0
STM32L0x1/USART2/ICR:null
STM32L0x1/USART2/ICR/WUCF:null
STM32L0x1/USART2/ICR/CMCF:null
STM32L0x1/USART2/ICR/EOBCF:null
STM32L0x1/USART2/ICR/RTOCF:null
STM32L0x1/USART2/ICR/CTSCF:null
STM32L0x1/USART2/ICR/LBDCF:null
STM32L0x1/USART2/ICR/TCCF:null
STM32L0x1/USART2/ICR/IDLECF:null
STM32L0x1/USART2/ICR/ORECF:null
STM32L0x1/USART2/ICR/NCF:null
STM32L0x1/USART2/ICR/FECF:null
STM32L0x1/USART2/ICR/PECF:null
STM32L0x1/USART2/RDR:0x0
STM32L0x1/USART2/RDR/RDR:0x0
STM32L0x1/USART2/TDR:0x0
STM32L0x1/USART2/TDR/TDR:0x0
STM32L0x1/USART4/CR1:0x0
STM32L0x1/USART4/CR1/M1:0x0
STM32L0x1/USART4/CR1/EOBIE:0x0
STM32L0x1/USART4/CR1/RTOIE:0x0
STM32L0x1/USART4/CR1/DEAT4:0x0
STM32L0x1/USART4/CR1/DEAT3:0x0
STM32L0x1/USART4/CR1/DEAT2:0x0
STM32L0x1/USART4/CR1/DEAT1:0x0
STM32L0x1/USART4/CR1/DEAT0:0x0
STM32L0x1/USART4/CR1/DEDT4:0x0
STM32L0x1/USART4/CR1/DEDT3:0x0
STM32L0x1/USART4/CR1/DEDT2:0x0
STM32L0x1/USART4/CR1/DEDT1:0x0
STM32L0x1/USART4/CR1/DEDT0:0x0
STM32L0x1/USART4/CR1/OVER8:0x0
STM32L0x1/USART4/CR1/CMIE:0x0
STM32L0x1/USART4/CR1/MME:0x0
STM32L0x1/USART4/CR1/M0:0x0
STM32L0x1/USART4/CR1/WAKE:0x0
STM32L0x1/USART4/CR1/PCE:0x0
STM32L0x1/USART4/CR1/PS:0x0
STM32L0x1/USART4/CR1/PEIE:0x0
STM32L0x1/USART4/CR1/TXEIE:0x0
STM32L0x1/USART4/CR1/TCIE:0x0
STM32L0x1/USART4/CR1/RXNEIE:0x0
STM32L0x1/USART4/CR1/IDLEIE:0x0
STM32L0x1/USART4/CR1/TE:0x0
STM32L0x1/USART4/CR1/RE:0x0
STM32L0x1/USART4/CR1/UESM:0x0
STM32L0x1/USART4/CR1/UE:0x0
STM32L0x1/USART4/CR2:0x0
STM32L0x1/USART4/CR2/ADD4_7:0x0
STM32L0x1/USART4/CR2/ADD0_3:0x0
STM32L0x1/USART4/CR2/RTOEN:0x0
STM32L0x1/USART4/CR2/ABRMOD1:0x0
STM32L0x1/USART4/CR2/ABRMOD0:0x0
STM32L0x1/USART4/CR2/ABREN:0x0
STM32L0x1/USART4/CR2/MSBFIRST:0x0
STM32L0x1/USART4/CR2/TAINV:0x0
STM32L0x1/USART4/CR2/TXINV:0x0
STM32L0x1/USART4/CR2/RXINV:0x0
STM32L0x1/USART4/CR2/SWAP:0x0
STM32L0x1/USART4/CR2/LINEN:0x0
STM32L0x1/USART4/CR2/STOP:0x0
STM32L0x1/USART4/CR2/CLKEN:0x0
STM32L0x1/USART4/CR2/CPOL:0x0
STM32L0x1/USART4/CR2/CPHA:0x0
STM32L0x1/USART4/CR2/LBCL:0x0
STM32L0x1/USART4/CR2/LBDIE:0x0
STM32L0x1/USART4/CR2/LBDL:0x0
STM32L0x1/USART4/CR2/ADDM7:0x0
STM32L0x1/USART4/CR3:0x0
STM32L0x1/USART4/CR3/WUFIE:0x0
STM32L0x1/USART4/CR3/WUS:0x0
STM32L0x1/USART4/CR3/SCARCNT:0x0
STM32L0x1/USART4/CR3/DEP:0x0
STM32L0x1/USART4/CR3/DEM:0x0
STM32L0x1/USART4/CR3/DDRE:0x0
STM32L0x1/USART4/CR3/OVRDIS:0x0
STM32L0x1/USART4/CR3/ONEBIT:0x0
STM32L0x1/USART4/CR3/CTSIE:0x0
STM32L0x1/USART4/CR3/CTSE:0x0
STM32L0x1/USART4/CR3/RTSE:0x0
STM32L0x1/USART4/CR3/DMAT:0x0
STM32L0x1/USART4/CR3/DMAR:0x0
STM32L0x1/USART4/CR3/SCEN:0x0
STM32L0x1/USART4/CR3/NACK:0x0
STM32L0x1/USART4/CR3/HDSEL:0x0
STM32L0x1/USART4/CR3/IRLP:0x0
STM32L0x1/USART4/CR3/IREN:0x0
STM32L0x1/USART4/CR3/EIE:0x0
STM32L0x1/USART4/BRR:0x0
STM32L0x1/USART4/BRR/DIV_Mantissa:0x0
STM32L0x1/USART4/BRR/DIV_Fraction:0x0
STM32L0x1/USART4/GTPR:0x0
STM32L0x1/USART4/GTPR/GT:0x0
STM32L0x1/USART4/GTPR/PSC:0x0
STM32L0x1/USART4/RTOR:0x0
STM32L0x1/USART4/RTOR/BLEN:0x0
STM32L0x1/USART4/RTOR/RTO:0x0
STM32L0x1/USART4/RQR:null
STM32L0x1/USART4/RQR/TXFRQ:null
STM32L0x1/USART4/RQR/RXFRQ:null
STM32L0x1/USART4/RQR/MMRQ:null
STM32L0x1/USART4/RQR/SBKRQ:null
STM32L0x1/USART4/RQR/ABRRQ:null
STM32L0x1/USART4/ISR:0x0
STM32L0x1/USART4/ISR/REACK:0x0
STM32L0x1/USART4/ISR/TEACK:0x0
STM32L0x1/USART4/ISR/WUF:0x0
STM32L0x1/USART4/ISR/RWU:0x0
STM32L0x1/USART4/ISR/SBKF:0x0
STM32L0x1/USART4/ISR/CMF:0x0
STM32L0x1/USART4/ISR/BUSY:0x0
STM32L0x1/USART4/ISR/ABRF:0x0
STM32L0x1/USART4/ISR/ABRE:0x0
STM32L0x1/USART4/ISR/EOBF:0x0
STM32L0x1/USART4/ISR/RTOF:0x0
STM32L0x1/USART4/ISR/CTS:0x0
STM32L0x1/USART4/ISR/CTSIF:0x0
STM32L0x1/USART4/ISR/LBDF:0x0
STM32L0x1/USART4/ISR/TXE:0x0
STM32L0x1/USART4/ISR/TC:0x0
STM32L0x1/USART4/ISR/RXNE:0x0
STM32L0x1/USART4/ISR/IDLE:0x0
STM32L0x1/USART4/ISR/ORE:0x0
STM32L0x1/USART4/ISR/NF:0x0
STM32L0x1/USART4/ISR/FE:0x0
STM32L0x1/USART4/ISR/PE:0x0
STM32L0x1/USART4/ICR:null
STM32L0x1/USART4/ICR/WUCF:null
STM32L0x1/USART4/ICR/CMCF:null
STM32L0x1/USART4/ICR/EOBCF:null
STM32L0x1/USART4/ICR/RTOCF:null
STM32L0x1/USART4/ICR/CTSCF:null
STM32L0x1/USART4/ICR/LBDCF:null
STM32L0x1/USART4/ICR/TCCF:null
STM32L0x1/USART4/ICR/IDLECF:null
STM32L0x1/USART4/ICR/ORECF:null
STM32L0x1/USART4/ICR/NCF:null
STM32L0x1/USART4/ICR/FECF:null
STM32L0x1/USART4/ICR/PECF:null
STM32L0x1/USART4/RDR:0x0
STM32L0x1/USART4/RDR/RDR:0x0
STM32L0x1/USART4/TDR:0x0
STM32L0x1/USART4/TDR/TDR:0x0
STM32L0x1/USART5/CR1:0x0
STM32L0x1/USART5/CR1/M1:0x0
STM32L0x1/USART5/CR1/EOBIE:0x0
STM32L0x1/USART5/CR1/RTOIE:0x0
STM32L0x1/USART5/CR1/DEAT4:0x0
STM32L0x1/USART5/CR1/DEAT3:0x0
STM32L0x1/USART5/CR1/DEAT2:0x0
STM32L0x1/USART5/CR1/DEAT1:0x0
STM32L0x1/USART5/CR1/DEAT0:0x0
STM32L0x1/USART5/CR1/DEDT4:0x0
STM32L0x1/USART5/CR1/DEDT3:0x0
STM32L0x1/USART5/CR1/DEDT2:0x0
STM32L0x1/USART5/CR1/DEDT1:0x0
STM32L0x1/USART5/CR1/DEDT0:0x0
STM32L0x1/USART5/CR1/OVER8:0x0
STM32L0x1/USART5/CR1/CMIE:0x0
STM32L0x1/USART5/CR1/MME:0x0
STM32L0x1/USART5/CR1/M0:0x0
STM32L0x1/USART5/CR1/WAKE:0x0
STM32L0x1/USART5/CR1/PCE:0x0
STM32L0x1/USART5/CR1/PS:0x0
STM32L0x1/USART5/CR1/PEIE:0x0
STM32L0x1/USART5/CR1/TXEIE:0x0
STM32L0x1/USART5/CR1/TCIE:0x0
STM32L0x1/USART5/CR1/RXNEIE:0x0
STM32L0x1/USART5/CR1/IDLEIE:0x0
STM32L0x1/USART5/CR1/TE:0x0
STM32L0x1/USART5/CR1/RE:0x0
STM32L0x1/USART5/CR1/UESM:0x0
STM32L0x1/USART5/CR1/UE:0x0
STM32L0x1/USART5/CR2:0x0
STM32L0x1/USART5/CR2/ADD4_7:0x0
STM32L0x1/USART5/CR2/ADD0_3:0x0
STM32L0x1/USART5/CR2/RTOEN:0x0
STM32L0x1/USART5/CR2/ABRMOD1:0x0
STM32L0x1/USART5/CR2/ABRMOD0:0x0
STM32L0x1/USART5/CR2/ABREN:0x0
STM32L0x1/USART5/CR2/MSBFIRST:0x0
STM32L0x1/USART5/CR2/TAINV:0x0
STM32L0x1/USART5/CR2/TXINV:0x0
STM32L0x1/USART5/CR2/RXINV:0x0
STM32L0x1/USART5/CR2/SWAP:0x0
STM32L0x1/USART5/CR2/LINEN:0x0
STM32L0x1/USART5/CR2/STOP:0x0
STM32L0x1/USART5/CR2/CLKEN:0x0
STM32L0x1/USART5/CR2/CPOL:0x0
STM32L0x1/USART5/CR2/CPHA:0x0
STM32L0x1/USART5/CR2/LBCL:0x0
STM32L0x1/USART5/CR2/LBDIE:0x0
STM32L0x1/USART5/CR2/LBDL:0x0
STM32L0x1/USART5/CR2/ADDM7:0x0
STM32L0x1/USART5/CR3:0x0
STM32L0x1/USART5/CR3/WUFIE:0x0
STM32L0x1/USART5/CR3/WUS:0x0
STM32L0x1/USART5/CR3/SCARCNT:0x0
STM32L0x1/USART5/CR3/DEP:0x0
STM32L0x1/USART5/CR3/DEM:0x0
STM32L0x1/USART5/CR3/DDRE:0x0
STM32L0x1/USART5/CR3/OVRDIS:0x0
STM32L0x1/USART5/CR3/ONEBIT:0x0
STM32L0x1/USART5/CR3/CTSIE:0x0
STM32L0x1/USART5/CR3/CTSE:0x0
STM32L0x1/USART5/CR3/RTSE:0x0
STM32L0x1/USART5/CR3/DMAT:0x0
STM32L0x1/USART5/CR3/DMAR:0x0
STM32L0x1/USART5/CR3/SCEN:0x0
STM32L0x1/USART5/CR3/NACK:0x0
STM32L0x1/USART5/CR3/HDSEL:0x0
STM32L0x1/USART5/CR3/IRLP:0x0
STM32L0x1/USART5/CR3/IREN:0x0
STM32L0x1/USART5/CR3/EIE:0x0
STM32L0x1/USART5/BRR:0x0
STM32L0x1/USART5/BRR/DIV_Mantissa:0x0
STM32L0x1/USART5/BRR/DIV_Fraction:0x0
STM32L0x1/USART5/GTPR:0x0
STM32L0x1/USART5/GTPR/GT:0x0
STM32L0x1/USART5/GTPR/PSC:0x0
STM32L0x1/USART5/RTOR:0x0
STM32L0x1/USART5/RTOR/BLEN:0x0
STM32L0x1/USART5/RTOR/RTO:0x0
STM32L0x1/USART5/RQR:null
STM32L0x1/USART5/RQR/TXFRQ:null
STM32L0x1/USART5/RQR/RXFRQ:null
STM32L0x1/USART5/RQR/MMRQ:null
STM32L0x1/USART5/RQR/SBKRQ:null
STM32L0x1/USART5/RQR/ABRRQ:null
STM32L0x1/USART5/ISR:0x0
STM32L0x1/USART5/ISR/REACK:0x0
STM32L0x1/USART5/ISR/TEACK:0x0
STM32L0x1/USART5/ISR/WUF:0x0
STM32L0x1/USART5/ISR/RWU:0x0
STM32L0x1/USART5/ISR/SBKF:0x0
STM32L0x1/USART5/ISR/CMF:0x0
STM32L0x1/USART5/ISR/BUSY:0x0
STM32L0x1/USART5/ISR/ABRF:0x0
STM32L0x1/USART5/ISR/ABRE:0x0
STM32L0x1/USART5/ISR/EOBF:0x0
STM32L0x1/USART5/ISR/RTOF:0x0
STM32L0x1/USART5/ISR/CTS:0x0
STM32L0x1/USART5/ISR/CTSIF:0x0
STM32L0x1/USART5/ISR/LBDF:0x0
STM32L0x1/USART5/ISR/TXE:0x0
STM32L0x1/USART5/ISR/TC:0x0
STM32L0x1/USART5/ISR/RXNE:0x0
STM32L0x1/USART5/ISR/IDLE:0x0
STM32L0x1/USART5/ISR/ORE:0x0
STM32L0x1/USART5/ISR/NF:0x0
STM32L0x1/USART5/ISR/FE:0x0
STM32L0x1/USART5/ISR/PE:0x0
STM32L0x1/USART5/ICR:null
STM32L0x1/USART5/ICR/WUCF:null
STM32L0x1/USART5/ICR/CMCF:null
STM32L0x1/USART5/ICR/EOBCF:null
STM32L0x1/USART5/ICR/RTOCF:null
STM32L0x1/USART5/ICR/CTSCF:null
STM32L0x1/USART5/ICR/LBDCF:null
STM32L0x1/USART5/ICR/TCCF:null
STM32L0x1/USART5/ICR/IDLECF:null
STM32L0x1/USART5/ICR/ORECF:null
STM32L0x1/USART5/ICR/NCF:null
STM32L0x1/USART5/ICR/FECF:null
STM32L0x1/USART5/ICR/PECF:null
STM32L0x1/USART5/RDR:0x0
STM32L0x1/USART5/RDR/RDR:0x0
STM32L0x1/USART5/TDR:0x0
STM32L0x1/USART5/TDR/TDR:0x0
STM32L0x1/IWDG/KR:null
STM32L0x1/IWDG/KR/KEY:null
STM32L0x1/IWDG/PR:0x0
STM32L0x1/IWDG/PR/PR:0x0
STM32L0x1/IWDG/RLR:0xfff
STM32L0x1/IWDG/RLR/RL:0xfff
STM32L0x1/IWDG/SR:0x0
STM32L0x1/IWDG/SR/WVU:0x0
STM32L0x1/IWDG/SR/RVU:0x0
STM32L0x1/IWDG/SR/PVU:0x0
STM32L0x1/IWDG/WINR:0xfff
STM32L0x1/IWDG/WINR/WIN:0xfff
STM32L0x1/WWDG/CR:0x7f
STM32L0x1/WWDG/CR/WDGA:0x0
STM32L0x1/WWDG/CR/T:0x7f
STM32L0x1/WWDG/CFR:0x7f
STM32L0x1/WWDG/CFR/EWI:0x0
STM32L0x1/WWDG/CFR/WDGTB1:0x0
STM32L0x1/WWDG/CFR/WDGTB0:0x0
STM32L0x1/WWDG/CFR/W:0x7f
STM32L0x1/WWDG/SR:0x0
STM32L0x1/WWDG/SR/EWIF:0x0
STM32L0x1/Firewall/FIREWALL_CSSA:0x0
STM32L0x1/Firewall/FIREWALL_CSSA/ADD:0x0
STM32L0x1/Firewall/FIREWALL_CSL:0x0
STM32L0x1/Firewall/FIREWALL_CSL/LENG:0x0
STM32L0x1/Firewall/FIREWALL_NVDSSA:0x0
STM32L0x1/Firewall/FIREWALL_NVDSSA/ADD:0x0
STM32L0x1/Firewall/FIREWALL_NVDSL:0x0
STM32L0x1/Firewall/FIREWALL_NVDSL/LENG:0x0
STM32L0x1/Firewall/FIREWALL_VDSSA:0x0
STM32L0x1/Firewall/FIREWALL_VDSSA/ADD:0x0
STM32L0x1/Firewall/FIREWALL_VDSL:0x0
STM32L0x1/Firewall/FIREWALL_VDSL/LENG:0x0
STM32L0x1/Firewall/FIREWALL_CR:0x0
STM32L0x1/Firewall/FIREWALL_CR/VDE:0x0
STM32L0x1/Firewall/FIREWALL_CR/VDS:0x0
STM32L0x1/Firewall/FIREWALL_CR/FPA:0x0
STM32L0x1/RCC/CR:0x300
STM32L0x1/RCC/CR/PLLRDY:0x0
STM32L0x1/RCC/CR/PLLON:0x0
STM32L0x1/RCC/CR/RTCPRE:0x0
STM32L0x1/RCC/CR/CSSLSEON:0x0
STM32L0x1/RCC/CR/HSEBYP:0x0
STM32L0x1/RCC/CR/HSERDY:0x0
STM32L0x1/RCC/CR/HSEON:0x0
STM32L0x1/RCC/CR/MSIRDY:0x1
STM32L0x1/RCC/CR/MSION:0x1
STM32L0x1/RCC/CR/HSI16DIVF:0x0
STM32L0x1/RCC/CR/HSI16DIVEN:0x0
STM32L0x1/RCC/CR/HSI16RDYF:0x0
STM32L0x1/RCC/CR/HSI16KERON:0x0
STM32L0x1/RCC/CR/HSI16ON:0x0
STM32L0x1/RCC/CR/HSI16OUTEN:0x0
STM32L0x1/RCC/ICSCR:0x62b053
STM32L0x1/RCC/ICSCR/MSITRIM:0x0
STM32L0x1/RCC/ICSCR/MSICAL:0x62
STM32L0x1/RCC/ICSCR/MSIRANGE:0x5
STM32L0x1/RCC/ICSCR/HSI16TRIM:0x10
STM32L0x1/RCC/ICSCR/HSI16CAL:0x53
STM32L0x1/RCC/CFGR:0x0
STM32L0x1/RCC/CFGR/MCOPRE:0x0
STM32L0x1/RCC/CFGR/MCOSEL:0x0
STM32L0x1/RCC/CFGR/PLLDIV:0x0
STM32L0x1/RCC/CFGR/PLLMUL:0x0
STM32L0x1/RCC/CFGR/PLLSRC:0x0
STM32L0x1/RCC/CFGR/STOPWUCK:0x0
STM32L0x1/RCC/CFGR/PPRE2:0x0
STM32L0x1/RCC/CFGR/PPRE1:0x0
STM32L0x1/RCC/CFGR/HPRE:0x0
STM32L0x1/RCC/CFGR/SWS:0x0
STM32L0x1/RCC/CFGR/SW:0x0
STM32L0x1/RCC/CIER:0x0
STM32L0x1/RCC/CIER/CSSLSE:0x0
STM32L0x1/RCC/CIER/MSIRDYIE:0x0
STM32L0x1/RCC/CIER/PLLRDYIE:0x0
STM32L0x1/RCC/CIER/HSERDYIE:0x0
STM32L0x1/RCC/CIER/HSI16RDYIE:0x0
STM32L0x1/RCC/CIER/LSERDYIE:0x0
STM32L0x1/RCC/CIER/LSIRDYIE:0x0
STM32L0x1/RCC/CIFR:0x0
STM32L0x1/RCC/CIFR/CSSHSEF:0x0
STM32L0x1/RCC/CIFR/CSSLSEF:0x0
STM32L0x1/RCC/CIFR/MSIRDYF:0x0
STM32L0x1/RCC/CIFR/PLLRDYF:0x0
STM32L0x1/RCC/CIFR/HSERDYF:0x0
STM32L0x1/RCC/CIFR/HSI16RDYF:0x0
STM32L0x1/RCC/CIFR/LSERDYF:0x0
STM32L0x1/RCC/CIFR/LSIRDYF:0x0
STM32L0x1/RCC/CICR:0x0
STM32L0x1/RCC/CICR/CSSHSEC:0x0
STM32L0x1/RCC/CICR/CSSLSEC:0x0
STM32L0x1/RCC/CICR/MSIRDYC:0x0
STM32L0x1/RCC/CICR/PLLRDYC:0x0
STM32L0x1/RCC/CICR/HSERDYC:0x0
STM32L0x1/RCC/CICR/HSI16RDYC:0x0
STM32L0x1/RCC/CICR/LSERDYC:0x0
STM32L0x1/RCC/CICR/LSIRDYC:0x0
STM32L0x1/RCC/IOPRSTR:0x0
STM32L0x1/RCC/IOPRSTR/IOPHRST:0x0
STM32L0x1/RCC/IOPRSTR/IOPDRST:0x0
STM32L0x1/RCC/IOPRSTR/IOPCRST:0x0
STM32L0x1/RCC/IOPRSTR/IOPBRST:0x0
STM32L0x1/RCC/IOPRSTR/IOPARST:0x0
STM32L0x1/RCC/IOPRSTR/IOPERST:0x0
STM32L0x1/RCC/AHBRSTR:0x0
STM32L0x1/RCC/AHBRSTR/CRYPRST:0x0
STM32L0x1/RCC/AHBRSTR/CRCRST:0x0
STM32L0x1/RCC/AHBRSTR/MIFRST:0x0
STM32L0x1/RCC/AHBRSTR/DMARST:0x0
STM32L0x1/RCC/APB2RSTR:0x0
STM32L0x1/RCC/APB2RSTR/DBGRST:0x0
STM32L0x1/RCC/APB2RSTR/USART1RST:0x0
STM32L0x1/RCC/APB2RSTR/SPI1RST:0x0
STM32L0x1/RCC/APB2RSTR/ADCRST:0x0
STM32L0x1/RCC/APB2RSTR/TIM22RST:0x0
STM32L0x1/RCC/APB2RSTR/TIM21RST:0x0
STM32L0x1/RCC/APB2RSTR/SYSCFGRST:0x0
STM32L0x1/RCC/APB1RSTR:0x0
STM32L0x1/RCC/APB1RSTR/LPTIM1RST:0x0
STM32L0x1/RCC/APB1RSTR/PWRRST:0x0
STM32L0x1/RCC/APB1RSTR/I2C2RST:0x0
STM32L0x1/RCC/APB1RSTR/I2C1RST:0x0
STM32L0x1/RCC/APB1RSTR/LPUART1RST:0x0
STM32L0x1/RCC/APB1RSTR/USART2RST:0x0
STM32L0x1/RCC/APB1RSTR/SPI2RST:0x0
STM32L0x1/RCC/APB1RSTR/WWDGRST:0x0
STM32L0x1/RCC/APB1RSTR/TIM6RST:0x0
STM32L0x1/RCC/APB1RSTR/TIM2RST:0x0
STM32L0x1/RCC/APB1RSTR/TIM3RST:0x0
STM32L0x1/RCC/APB1RSTR/TIM7RST:0x0
STM32L0x1/RCC/APB1RSTR/USART4RST:0x0
STM32L0x1/RCC/APB1RSTR/USART5RST:0x0
STM32L0x1/RCC/APB1RSTR/CRCRST:0x0
STM32L0x1/RCC/APB1RSTR/I2C3:0x0
STM32L0x1/RCC/IOPENR:0x3
STM32L0x1/RCC/IOPENR/IOPHEN:0x0
STM32L0x1/RCC/IOPENR/IOPDEN:0x0
STM32L0x1/RCC/IOPENR/IOPCEN:0x0
STM32L0x1/RCC/IOPENR/IOPBEN:0x1
STM32L0x1/RCC/IOPENR/IOPAEN:0x1
STM32L0x1/RCC/IOPENR/IOPEEN:0x0
STM32L0x1/RCC/AHBENR:0x100
STM32L0x1/RCC/AHBENR/CRYPEN:0x0
STM32L0x1/RCC/AHBENR/CRCEN:0x0
STM32L0x1/RCC/AHBENR/MIFEN:0x1
STM32L0x1/RCC/AHBENR/DMAEN:0x0
STM32L0x1/RCC/APB2ENR:0x400000
STM32L0x1/RCC/APB2ENR/DBGEN:0x1
STM32L0x1/RCC/APB2ENR/USART1EN:0x0
STM32L0x1/RCC/APB2ENR/SPI1EN:0x0
STM32L0x1/RCC/APB2ENR/ADCEN:0x0
STM32L0x1/RCC/APB2ENR/FWEN:0x0
STM32L0x1/RCC/APB2ENR/TIM22EN:0x0
STM32L0x1/RCC/APB2ENR/TIM21EN:0x0
STM32L0x1/RCC/APB2ENR/SYSCFGEN:0x0
STM32L0x1/RCC/APB1ENR:0x20000
STM32L0x1/RCC/APB1ENR/LPTIM1EN:0x0
STM32L0x1/RCC/APB1ENR/PWREN:0x0
STM32L0x1/RCC/APB1ENR/I2C2EN:0x0
STM32L0x1/RCC/APB1ENR/I2C1EN:0x0
STM32L0x1/RCC/APB1ENR/LPUART1EN:0x0
STM32L0x1/RCC/APB1ENR/USART2EN:0x1
STM32L0x1/RCC/APB1ENR/SPI2EN:0x0
STM32L0x1/RCC/APB1ENR/WWDGEN:0x0
STM32L0x1/RCC/APB1ENR/TIM6EN:0x0
STM32L0x1/RCC/APB1ENR/TIM2EN:0x0
STM32L0x1/RCC/APB1ENR/TIM3EN:0x0
STM32L0x1/RCC/APB1ENR/TIM7EN:0x0
STM32L0x1/RCC/APB1ENR/USART4EN:0x0
STM32L0x1/RCC/APB1ENR/USART5EN:0x0
STM32L0x1/RCC/APB1ENR/I2C3EN:0x0
STM32L0x1/RCC/IOPSMEN:0x87
STM32L0x1/RCC/IOPSMEN/IOPHSMEN:0x1
STM32L0x1/RCC/IOPSMEN/IOPDSMEN:0x0
STM32L0x1/RCC/IOPSMEN/IOPCSMEN:0x1
STM32L0x1/RCC/IOPSMEN/IOPBSMEN:0x1
STM32L0x1/RCC/IOPSMEN/IOPASMEN:0x1
STM32L0x1/RCC/IOPSMEN/IOPESMEN:0x0
STM32L0x1/RCC/AHBSMENR:0x1001301
STM32L0x1/RCC/AHBSMENR/CRYPTSMEN:0x1
STM32L0x1/RCC/AHBSMENR/CRCSMEN:0x1
STM32L0x1/RCC/AHBSMENR/SRAMSMEN:0x1
STM32L0x1/RCC/AHBSMENR/MIFSMEN:0x1
STM32L0x1/RCC/AHBSMENR/DMASMEN:0x1
STM32L0x1/RCC/APB2SMENR:0x401225
STM32L0x1/RCC/APB2SMENR/DBGSMEN:0x1
STM32L0x1/RCC/APB2SMENR/USART1SMEN:0x0
STM32L0x1/RCC/APB2SMENR/SPI1SMEN:0x1
STM32L0x1/RCC/APB2SMENR/ADCSMEN:0x1
STM32L0x1/RCC/APB2SMENR/TIM22SMEN:0x1
STM32L0x1/RCC/APB2SMENR/TIM21SMEN:0x1
STM32L0x1/RCC/APB2SMENR/SYSCFGSMEN:0x1
STM32L0x1/RCC/APB1SMENR:0x90260801
STM32L0x1/RCC/APB1SMENR/LPTIM1SMEN:0x1
STM32L0x1/RCC/APB1SMENR/PWRSMEN:0x1
STM32L0x1/RCC/APB1SMENR/CRSSMEN:0x0
STM32L0x1/RCC/APB1SMENR/I2C2SMEN:0x0
STM32L0x1/RCC/APB1SMENR/I2C1SMEN:0x1
STM32L0x1/RCC/APB1SMENR/LPUART1SMEN:0x1
STM32L0x1/RCC/APB1SMENR/USART2SMEN:0x1
STM32L0x1/RCC/APB1SMENR/SPI2SMEN:0x0
STM32L0x1/RCC/APB1SMENR/WWDGSMEN:0x1
STM32L0x1/RCC/APB1SMENR/TIM6SMEN:0x0
STM32L0x1/RCC/APB1SMENR/TIM2SMEN:0x1
STM32L0x1/RCC/APB1SMENR/TIM3SMEN:0x0
STM32L0x1/RCC/APB1SMENR/TIM7SMEN:0x0
STM32L0x1/RCC/APB1SMENR/USART4SMEN:0x0
STM32L0x1/RCC/APB1SMENR/USART5SMEN:0x0
STM32L0x1/RCC/APB1SMENR/I2C3SMEN:0x0
STM32L0x1/RCC/CCIPR:0x0
STM32L0x1/RCC/CCIPR/LPTIM1SEL1:0x0
STM32L0x1/RCC/CCIPR/LPTIM1SEL0:0x0
STM32L0x1/RCC/CCIPR/I2C1SEL1:0x0
STM32L0x1/RCC/CCIPR/I2C1SEL0:0x0
STM32L0x1/RCC/CCIPR/LPUART1SEL1:0x0
STM32L0x1/RCC/CCIPR/LPUART1SEL0:0x0
STM32L0x1/RCC/CCIPR/USART2SEL1:0x0
STM32L0x1/RCC/CCIPR/USART2SEL0:0x0
STM32L0x1/RCC/CCIPR/USART1SEL1:0x0
STM32L0x1/RCC/CCIPR/USART1SEL0:0x0
STM32L0x1/RCC/CCIPR/I2C3SEL0:0x0
STM32L0x1/RCC/CCIPR/I2C3SEL1:0x0
STM32L0x1/RCC/CSR:0xc000000
STM32L0x1/RCC/CSR/LPWRSTF:0x0
STM32L0x1/RCC/CSR/WWDGRSTF:0x0
STM32L0x1/RCC/CSR/IWDGRSTF:0x0
STM32L0x1/RCC/CSR/SFTRSTF:0x0
STM32L0x1/RCC/CSR/PORRSTF:0x1
STM32L0x1/RCC/CSR/PINRSTF:0x1
STM32L0x1/RCC/CSR/OBLRSTF:0x0
STM32L0x1/RCC/CSR/FWRSTF:0x0
STM32L0x1/RCC/CSR/RTCRST:0x0
STM32L0x1/RCC/CSR/RTCEN:0x0
STM32L0x1/RCC/CSR/RTCSEL:0x0
STM32L0x1/RCC/CSR/CSSLSED:0x0
STM32L0x1/RCC/CSR/CSSLSEON:0x0
STM32L0x1/RCC/CSR/LSEDRV:0x0
STM32L0x1/RCC/CSR/LSEBYP:0x0
STM32L0x1/RCC/CSR/LSERDY:0x0
STM32L0x1/RCC/CSR/LSEON:0x0
STM32L0x1/RCC/CSR/LSIRDY:0x0
STM32L0x1/RCC/CSR/LSION:0x0
STM32L0x1/RCC/CSR/LSIIWDGLP:0x0
STM32L0x1/RCC/CSR/RMVF:0x0
STM32L0x1/SYSCFG_COMP/CFGR1:0x0
STM32L0x1/SYSCFG_COMP/CFGR1/BOOT_MODE:0x0
STM32L0x1/SYSCFG_COMP/CFGR1/MEM_MODE:0x0
STM32L0x1/SYSCFG_COMP/CFGR2:0x0
STM32L0x1/SYSCFG_COMP/CFGR2/I2C2_FMP:0x0
STM32L0x1/SYSCFG_COMP/CFGR2/I2C1_FMP:0x0
STM32L0x1/SYSCFG_COMP/CFGR2/I2C_PB9_FMP:0x0
STM32L0x1/SYSCFG_COMP/CFGR2/I2C_PB8_FMP:0x0
STM32L0x1/SYSCFG_COMP/CFGR2/I2C_PB7_FMP:0x0
STM32L0x1/SYSCFG_COMP/CFGR2/I2C_PB6_FMP:0x0
STM32L0x1/SYSCFG_COMP/CFGR2/CAPA:0x0
STM32L0x1/SYSCFG_COMP/CFGR2/FWDISEN:0x0
STM32L0x1/SYSCFG_COMP/EXTICR1:0x0
STM32L0x1/SYSCFG_COMP/EXTICR1/EXTI3:0x0
STM32L0x1/SYSCFG_COMP/EXTICR1/EXTI2:0x0
STM32L0x1/SYSCFG_COMP/EXTICR1/EXTI1:0x0
STM32L0x1/SYSCFG_COMP/EXTICR1/EXTI0:0x0
STM32L0x1/SYSCFG_COMP/EXTICR2:0x0
STM32L0x1/SYSCFG_COMP/EXTICR2/EXTI7:0x0
STM32L0x1/SYSCFG_COMP/EXTICR2/EXTI6:0x0
STM32L0x1/SYSCFG_COMP/EXTICR2/EXTI5:0x0
STM32L0x1/SYSCFG_COMP/EXTICR2/EXTI4:0x0
STM32L0x1/SYSCFG_COMP/EXTICR3:0x0
STM32L0x1/SYSCFG_COMP/EXTICR3/EXTI11:0x0
STM32L0x1/SYSCFG_COMP/EXTICR3/EXTI10:0x0
STM32L0x1/SYSCFG_COMP/EXTICR3/EXTI9:0x0
STM32L0x1/SYSCFG_COMP/EXTICR3/EXTI8:0x0
STM32L0x1/SYSCFG_COMP/EXTICR4:0x0
STM32L0x1/SYSCFG_COMP/EXTICR4/EXTI15:0x0
STM32L0x1/SYSCFG_COMP/EXTICR4/EXTI14:0x0
STM32L0x1/SYSCFG_COMP/EXTICR4/EXTI13:0x0
STM32L0x1/SYSCFG_COMP/EXTICR4/EXTI12:0x0
STM32L0x1/SYSCFG_COMP/CFGR3:0x0
STM32L0x1/SYSCFG_COMP/CFGR3/REF_LOCK:0x0
STM32L0x1/SYSCFG_COMP/CFGR3/VREFINT_RDYF:0x0
STM32L0x1/SYSCFG_COMP/CFGR3/VREFINT_COMP_RDYF:0x0
STM32L0x1/SYSCFG_COMP/CFGR3/VREFINT_ADC_RDYF:0x0
STM32L0x1/SYSCFG_COMP/CFGR3/SENSOR_ADC_RDYF:0x0
STM32L0x1/SYSCFG_COMP/CFGR3/REF_RC48MHz_RDYF:0x0
STM32L0x1/SYSCFG_COMP/CFGR3/ENREF_RC48MHz:0x0
STM32L0x1/SYSCFG_COMP/CFGR3/ENBUF_VREFINT_COMP:0x0
STM32L0x1/SYSCFG_COMP/CFGR3/ENBUF_SENSOR_ADC:0x0
STM32L0x1/SYSCFG_COMP/CFGR3/ENBUF_BGAP_ADC:0x0
STM32L0x1/SYSCFG_COMP/CFGR3/SEL_VREF_OUT:0x0
STM32L0x1/SYSCFG_COMP/CFGR3/EN_BGAP:0x0
STM32L0x1/SYSCFG_COMP/COMP1_CSR:0x0
STM32L0x1/SYSCFG_COMP/COMP1_CSR/COMP1EN:0x0
STM32L0x1/SYSCFG_COMP/COMP1_CSR/COMP1INNSEL:0x0
STM32L0x1/SYSCFG_COMP/COMP1_CSR/COMP1WM:0x0
STM32L0x1/SYSCFG_COMP/COMP1_CSR/COMP1LPTIMIN1:0x0
STM32L0x1/SYSCFG_COMP/COMP1_CSR/COMP1POLARITY:0x0
STM32L0x1/SYSCFG_COMP/COMP1_CSR/COMP1VALUE:0x0
STM32L0x1/SYSCFG_COMP/COMP1_CSR/COMP1LOCK:0x0
STM32L0x1/SYSCFG_COMP/COMP2_CSR:0x0
STM32L0x1/SYSCFG_COMP/COMP2_CSR/COMP2EN:0x0
STM32L0x1/SYSCFG_COMP/COMP2_CSR/COMP2SPEED:0x0
STM32L0x1/SYSCFG_COMP/COMP2_CSR/COMP2INNSEL:0x0
STM32L0x1/SYSCFG_COMP/COMP2_CSR/COMP2INPSEL:0x0
STM32L0x1/SYSCFG_COMP/COMP2_CSR/COMP2LPTIMIN2:0x0
STM32L0x1/SYSCFG_COMP/COMP2_CSR/COMP2LPTIMIN1:0x0
STM32L0x1/SYSCFG_COMP/COMP2_CSR/COMP2POLARITY:0x0
STM32L0x1/SYSCFG_COMP/COMP2_CSR/COMP2VALUE:0x0
STM32L0x1/SYSCFG_COMP/COMP2_CSR/COMP2LOCK:0x0
STM32L0x1/SPI1/CR1:0x0
STM32L0x1/SPI1/CR1/BIDIMODE:0x0
STM32L0x1/SPI1/CR1/BIDIOE:0x0
STM32L0x1/SPI1/CR1/CRCEN:0x0
STM32L0x1/SPI1/CR1/CRCNEXT:0x0
STM32L0x1/SPI1/CR1/DFF:0x0
STM32L0x1/SPI1/CR1/RXONLY:0x0
STM32L0x1/SPI1/CR1/SSM:0x0
STM32L0x1/SPI1/CR1/SSI:0x0
STM32L0x1/SPI1/CR1/LSBFIRST:0x0
STM32L0x1/SPI1/CR1/SPE:0x0
STM32L0x1/SPI1/CR1/BR:0x0
STM32L0x1/SPI1/CR1/MSTR:0x0
STM32L0x1/SPI1/CR1/CPOL:0x0
STM32L0x1/SPI1/CR1/CPHA:0x0
STM32L0x1/SPI1/CR2:0x0
STM32L0x1/SPI1/CR2/RXDMAEN:0x0
STM32L0x1/SPI1/CR2/TXDMAEN:0x0
STM32L0x1/SPI1/CR2/SSOE:0x0
STM32L0x1/SPI1/CR2/FRF:0x0
STM32L0x1/SPI1/CR2/ERRIE:0x0
STM32L0x1/SPI1/CR2/RXNEIE:0x0
STM32L0x1/SPI1/CR2/TXEIE:0x0
STM32L0x1/SPI1/SR:0x0
STM32L0x1/SPI1/SR/RXNE:0x0
STM32L0x1/SPI1/SR/TXE:0x0
STM32L0x1/SPI1/SR/CHSIDE:0x0
STM32L0x1/SPI1/SR/UDR:0x0
STM32L0x1/SPI1/SR/CRCERR:0x0
STM32L0x1/SPI1/SR/MODF:0x0
STM32L0x1/SPI1/SR/OVR:0x0
STM32L0x1/SPI1/SR/BSY:0x0
STM32L0x1/SPI1/SR/TIFRFE:0x0
STM32L0x1/SPI1/DR:0x0
STM32L0x1/SPI1/DR/DR:0x0
STM32L0x1/SPI1/CRCPR:0x0
STM32L0x1/SPI1/CRCPR/CRCPOLY:0x0
STM32L0x1/SPI1/RXCRCR:0x0
STM32L0x1/SPI1/RXCRCR/RxCRC:0x0
STM32L0x1/SPI1/TXCRCR:0x0
STM32L0x1/SPI1/TXCRCR/TxCRC:0x0
STM32L0x1/SPI1/I2SCFGR:0x0
STM32L0x1/SPI1/I2SCFGR/I2SMOD:0x0
STM32L0x1/SPI1/I2SCFGR/I2SE:0x0
STM32L0x1/SPI1/I2SCFGR/I2SCFG:0x0
STM32L0x1/SPI1/I2SCFGR/PCMSYNC:0x0
STM32L0x1/SPI1/I2SCFGR/I2SSTD:0x0
STM32L0x1/SPI1/I2SCFGR/CKPOL:0x0
STM32L0x1/SPI1/I2SCFGR/DATLEN:0x0
STM32L0x1/SPI1/I2SCFGR/CHLEN:0x0
STM32L0x1/SPI1/I2SPR:0x0
STM32L0x1/SPI1/I2SPR/MCKOE:0x0
STM32L0x1/SPI1/I2SPR/ODD:0x0
STM32L0x1/SPI1/I2SPR/I2SDIV:0x0
STM32L0x1/SPI2/CR1:0x0
STM32L0x1/SPI2/CR1/BIDIMODE:0x0
STM32L0x1/SPI2/CR1/BIDIOE:0x0
STM32L0x1/SPI2/CR1/CRCEN:0x0
STM32L0x1/SPI2/CR1/CRCNEXT:0x0
STM32L0x1/SPI2/CR1/DFF:0x0
STM32L0x1/SPI2/CR1/RXONLY:0x0
STM32L0x1/SPI2/CR1/SSM:0x0
STM32L0x1/SPI2/CR1/SSI:0x0
STM32L0x1/SPI2/CR1/LSBFIRST:0x0
STM32L0x1/SPI2/CR1/SPE:0x0
STM32L0x1/SPI2/CR1/BR:0x0
STM32L0x1/SPI2/CR1/MSTR:0x0
STM32L0x1/SPI2/CR1/CPOL:0x0
STM32L0x1/SPI2/CR1/CPHA:0x0
STM32L0x1/SPI2/CR2:0x0
STM32L0x1/SPI2/CR2/RXDMAEN:0x0
STM32L0x1/SPI2/CR2/TXDMAEN:0x0
STM32L0x1/SPI2/CR2/SSOE:0x0
STM32L0x1/SPI2/CR2/FRF:0x0
STM32L0x1/SPI2/CR2/ERRIE:0x0
STM32L0x1/SPI2/CR2/RXNEIE:0x0
STM32L0x1/SPI2/CR2/TXEIE:0x0
STM32L0x1/SPI2/SR:0x0
STM32L0x1/SPI2/SR/RXNE:0x0
STM32L0x1/SPI2/SR/TXE:0x0
STM32L0x1/SPI2/SR/CHSIDE:0x0
STM32L0x1/SPI2/SR/UDR:0x0
STM32L0x1/SPI2/SR/CRCERR:0x0
STM32L0x1/SPI2/SR/MODF:0x0
STM32L0x1/SPI2/SR/OVR:0x0
STM32L0x1/SPI2/SR/BSY:0x0
STM32L0x1/SPI2/SR/TIFRFE:0x0
STM32L0x1/SPI2/DR:0x0
STM32L0x1/SPI2/DR/DR:0x0
STM32L0x1/SPI2/CRCPR:0x0
STM32L0x1/SPI2/CRCPR/CRCPOLY:0x0
STM32L0x1/SPI2/RXCRCR:0x0
STM32L0x1/SPI2/RXCRCR/RxCRC:0x0
STM32L0x1/SPI2/TXCRCR:0x0
STM32L0x1/SPI2/TXCRCR/TxCRC:0x0
STM32L0x1/SPI2/I2SCFGR:0x0
STM32L0x1/SPI2/I2SCFGR/I2SMOD:0x0
STM32L0x1/SPI2/I2SCFGR/I2SE:0x0
STM32L0x1/SPI2/I2SCFGR/I2SCFG:0x0
STM32L0x1/SPI2/I2SCFGR/PCMSYNC:0x0
STM32L0x1/SPI2/I2SCFGR/I2SSTD:0x0
STM32L0x1/SPI2/I2SCFGR/CKPOL:0x0
STM32L0x1/SPI2/I2SCFGR/DATLEN:0x0
STM32L0x1/SPI2/I2SCFGR/CHLEN:0x0
STM32L0x1/SPI2/I2SPR:0x0
STM32L0x1/SPI2/I2SPR/MCKOE:0x0
STM32L0x1/SPI2/I2SPR/ODD:0x0
STM32L0x1/SPI2/I2SPR/I2SDIV:0x0
STM32L0x1/I2C1/CR1:0x0
STM32L0x1/I2C1/CR1/PE:0x0
STM32L0x1/I2C1/CR1/TXIE:0x0
STM32L0x1/I2C1/CR1/RXIE:0x0
STM32L0x1/I2C1/CR1/ADDRIE:0x0
STM32L0x1/I2C1/CR1/NACKIE:0x0
STM32L0x1/I2C1/CR1/STOPIE:0x0
STM32L0x1/I2C1/CR1/TCIE:0x0
STM32L0x1/I2C1/CR1/ERRIE:0x0
STM32L0x1/I2C1/CR1/DNF:0x0
STM32L0x1/I2C1/CR1/ANFOFF:0x0
STM32L0x1/I2C1/CR1/TXDMAEN:0x0
STM32L0x1/I2C1/CR1/RXDMAEN:0x0
STM32L0x1/I2C1/CR1/SBC:0x0
STM32L0x1/I2C1/CR1/NOSTRETCH:0x0
STM32L0x1/I2C1/CR1/WUPEN:0x0
STM32L0x1/I2C1/CR1/GCEN:0x0
STM32L0x1/I2C1/CR1/SMBHEN:0x0
STM32L0x1/I2C1/CR1/SMBDEN:0x0
STM32L0x1/I2C1/CR1/ALERTEN:0x0
STM32L0x1/I2C1/CR1/PECEN:0x0
STM32L0x1/I2C1/CR2:0x0
STM32L0x1/I2C1/CR2/PECBYTE:0x0
STM32L0x1/I2C1/CR2/AUTOEND:0x0
STM32L0x1/I2C1/CR2/RELOAD:0x0
STM32L0x1/I2C1/CR2/NBYTES:0x0
STM32L0x1/I2C1/CR2/NACK:0x0
STM32L0x1/I2C1/CR2/STOP:0x0
STM32L0x1/I2C1/CR2/START:0x0
STM32L0x1/I2C1/CR2/HEAD10R:0x0
STM32L0x1/I2C1/CR2/ADD10:0x0
STM32L0x1/I2C1/CR2/RD_WRN:0x0
STM32L0x1/I2C1/CR2/SADD:0x0
STM32L0x1/I2C1/OAR1:0x0
STM32L0x1/I2C1/OAR1/OA1:0x0
STM32L0x1/I2C1/OAR1/OA1MODE:0x0
STM32L0x1/I2C1/OAR1/OA1EN:0x0
STM32L0x1/I2C1/OAR2:0x0
STM32L0x1/I2C1/OAR2/OA2:0x0
STM32L0x1/I2C1/OAR2/OA2MSK:0x0
STM32L0x1/I2C1/OAR2/OA2EN:0x0
STM32L0x1/I2C1/TIMINGR:0x0
STM32L0x1/I2C1/TIMINGR/SCLL:0x0
STM32L0x1/I2C1/TIMINGR/SCLH:0x0
STM32L0x1/I2C1/TIMINGR/SDADEL:0x0
STM32L0x1/I2C1/TIMINGR/SCLDEL:0x0
STM32L0x1/I2C1/TIMINGR/PRESC:0x0
STM32L0x1/I2C1/TIMEOUTR:0x0
STM32L0x1/I2C1/TIMEOUTR/TIMEOUTA:0x0
STM32L0x1/I2C1/TIMEOUTR/TIDLE:0x0
STM32L0x1/I2C1/TIMEOUTR/TIMOUTEN:0x0
STM32L0x1/I2C1/TIMEOUTR/TIMEOUTB:0x0
STM32L0x1/I2C1/TIMEOUTR/TEXTEN:0x0
STM32L0x1/I2C1/ISR:0x1
STM32L0x1/I2C1/ISR/ADDCODE:0x0
STM32L0x1/I2C1/ISR/DIR:0x0
STM32L0x1/I2C1/ISR/BUSY:0x0
STM32L0x1/I2C1/ISR/ALERT:0x0
STM32L0x1/I2C1/ISR/TIMEOUT:0x0
STM32L0x1/I2C1/ISR/PECERR:0x0
STM32L0x1/I2C1/ISR/OVR:0x0
STM32L0x1/I2C1/ISR/ARLO:0x0
STM32L0x1/I2C1/ISR/BERR:0x0
STM32L0x1/I2C1/ISR/TCR:0x0
STM32L0x1/I2C1/ISR/TC:0x0
STM32L0x1/I2C1/ISR/STOPF:0x0
STM32L0x1/I2C1/ISR/NACKF:0x0
STM32L0x1/I2C1/ISR/ADDR:0x0
STM32L0x1/I2C1/ISR/RXNE:0x0
STM32L0x1/I2C1/ISR/TXIS:0x0
STM32L0x1/I2C1/ISR/TXE:0x1
STM32L0x1/I2C1/ICR:null
STM32L0x1/I2C1/ICR/ALERTCF:null
STM32L0x1/I2C1/ICR/TIMOUTCF:null
STM32L0x1/I2C1/ICR/PECCF:null
STM32L0x1/I2C1/ICR/OVRCF:null
STM32L0x1/I2C1/ICR/ARLOCF:null
STM32L0x1/I2C1/ICR/BERRCF:null
STM32L0x1/I2C1/ICR/STOPCF:null
STM32L0x1/I2C1/ICR/NACKCF:null
STM32L0x1/I2C1/ICR/ADDRCF:null
STM32L0x1/I2C1/PECR:0x0
STM32L0x1/I2C1/PECR/PEC:0x0
STM32L0x1/I2C1/RXDR:0x0
STM32L0x1/I2C1/RXDR/RXDATA:0x0
STM32L0x1/I2C1/TXDR:0x0
STM32L0x1/I2C1/TXDR/TXDATA:0x0
STM32L0x1/I2C2/CR1:0x0
STM32L0x1/I2C2/CR1/PE:0x0
STM32L0x1/I2C2/CR1/TXIE:0x0
STM32L0x1/I2C2/CR1/RXIE:0x0
STM32L0x1/I2C2/CR1/ADDRIE:0x0
STM32L0x1/I2C2/CR1/NACKIE:0x0
STM32L0x1/I2C2/CR1/STOPIE:0x0
STM32L0x1/I2C2/CR1/TCIE:0x0
STM32L0x1/I2C2/CR1/ERRIE:0x0
STM32L0x1/I2C2/CR1/DNF:0x0
STM32L0x1/I2C2/CR1/ANFOFF:0x0
STM32L0x1/I2C2/CR1/TXDMAEN:0x0
STM32L0x1/I2C2/CR1/RXDMAEN:0x0
STM32L0x1/I2C2/CR1/SBC:0x0
STM32L0x1/I2C2/CR1/NOSTRETCH:0x0
STM32L0x1/I2C2/CR1/WUPEN:0x0
STM32L0x1/I2C2/CR1/GCEN:0x0
STM32L0x1/I2C2/CR1/SMBHEN:0x0
STM32L0x1/I2C2/CR1/SMBDEN:0x0
STM32L0x1/I2C2/CR1/ALERTEN:0x0
STM32L0x1/I2C2/CR1/PECEN:0x0
STM32L0x1/I2C2/CR2:0x0
STM32L0x1/I2C2/CR2/PECBYTE:0x0
STM32L0x1/I2C2/CR2/AUTOEND:0x0
STM32L0x1/I2C2/CR2/RELOAD:0x0
STM32L0x1/I2C2/CR2/NBYTES:0x0
STM32L0x1/I2C2/CR2/NACK:0x0
STM32L0x1/I2C2/CR2/STOP:0x0
STM32L0x1/I2C2/CR2/START:0x0
STM32L0x1/I2C2/CR2/HEAD10R:0x0
STM32L0x1/I2C2/CR2/ADD10:0x0
STM32L0x1/I2C2/CR2/RD_WRN:0x0
STM32L0x1/I2C2/CR2/SADD:0x0
STM32L0x1/I2C2/OAR1:0x0
STM32L0x1/I2C2/OAR1/OA1:0x0
STM32L0x1/I2C2/OAR1/OA1MODE:0x0
STM32L0x1/I2C2/OAR1/OA1EN:0x0
STM32L0x1/I2C2/OAR2:0x0
STM32L0x1/I2C2/OAR2/OA2:0x0
STM32L0x1/I2C2/OAR2/OA2MSK:0x0
STM32L0x1/I2C2/OAR2/OA2EN:0x0
STM32L0x1/I2C2/TIMINGR:0x0
STM32L0x1/I2C2/TIMINGR/SCLL:0x0
STM32L0x1/I2C2/TIMINGR/SCLH:0x0
STM32L0x1/I2C2/TIMINGR/SDADEL:0x0
STM32L0x1/I2C2/TIMINGR/SCLDEL:0x0
STM32L0x1/I2C2/TIMINGR/PRESC:0x0
STM32L0x1/I2C2/TIMEOUTR:0x0
STM32L0x1/I2C2/TIMEOUTR/TIMEOUTA:0x0
STM32L0x1/I2C2/TIMEOUTR/TIDLE:0x0
STM32L0x1/I2C2/TIMEOUTR/TIMOUTEN:0x0
STM32L0x1/I2C2/TIMEOUTR/TIMEOUTB:0x0
STM32L0x1/I2C2/TIMEOUTR/TEXTEN:0x0
STM32L0x1/I2C2/ISR:0x0
STM32L0x1/I2C2/ISR/ADDCODE:0x0
STM32L0x1/I2C2/ISR/DIR:0x0
STM32L0x1/I2C2/ISR/BUSY:0x0
STM32L0x1/I2C2/ISR/ALERT:0x0
STM32L0x1/I2C2/ISR/TIMEOUT:0x0
STM32L0x1/I2C2/ISR/PECERR:0x0
STM32L0x1/I2C2/ISR/OVR:0x0
STM32L0x1/I2C2/ISR/ARLO:0x0
STM32L0x1/I2C2/ISR/BERR:0x0
STM32L0x1/I2C2/ISR/TCR:0x0
STM32L0x1/I2C2/ISR/TC:0x0
STM32L0x1/I2C2/ISR/STOPF:0x0
STM32L0x1/I2C2/ISR/NACKF:0x0
STM32L0x1/I2C2/ISR/ADDR:0x0
STM32L0x1/I2C2/ISR/RXNE:0x0
STM32L0x1/I2C2/ISR/TXIS:0x0
STM32L0x1/I2C2/ISR/TXE:0x0
STM32L0x1/I2C2/ICR:null
STM32L0x1/I2C2/ICR/ALERTCF:null
STM32L0x1/I2C2/ICR/TIMOUTCF:null
STM32L0x1/I2C2/ICR/PECCF:null
STM32L0x1/I2C2/ICR/OVRCF:null
STM32L0x1/I2C2/ICR/ARLOCF:null
STM32L0x1/I2C2/ICR/BERRCF:null
STM32L0x1/I2C2/ICR/STOPCF:null
STM32L0x1/I2C2/ICR/NACKCF:null
STM32L0x1/I2C2/ICR/ADDRCF:null
STM32L0x1/I2C2/PECR:0x0
STM32L0x1/I2C2/PECR/PEC:0x0
STM32L0x1/I2C2/RXDR:0x0
STM32L0x1/I2C2/RXDR/RXDATA:0x0
STM32L0x1/I2C2/TXDR:0x0
STM32L0x1/I2C2/TXDR/TXDATA:0x0
STM32L0x1/I2C3/CR1:0x0
STM32L0x1/I2C3/CR1/PE:0x0
STM32L0x1/I2C3/CR1/TXIE:0x0
STM32L0x1/I2C3/CR1/RXIE:0x0
STM32L0x1/I2C3/CR1/ADDRIE:0x0
STM32L0x1/I2C3/CR1/NACKIE:0x0
STM32L0x1/I2C3/CR1/STOPIE:0x0
STM32L0x1/I2C3/CR1/TCIE:0x0
STM32L0x1/I2C3/CR1/ERRIE:0x0
STM32L0x1/I2C3/CR1/DNF:0x0
STM32L0x1/I2C3/CR1/ANFOFF:0x0
STM32L0x1/I2C3/CR1/TXDMAEN:0x0
STM32L0x1/I2C3/CR1/RXDMAEN:0x0
STM32L0x1/I2C3/CR1/SBC:0x0
STM32L0x1/I2C3/CR1/NOSTRETCH:0x0
STM32L0x1/I2C3/CR1/WUPEN:0x0
STM32L0x1/I2C3/CR1/GCEN:0x0
STM32L0x1/I2C3/CR1/SMBHEN:0x0
STM32L0x1/I2C3/CR1/SMBDEN:0x0
STM32L0x1/I2C3/CR1/ALERTEN:0x0
STM32L0x1/I2C3/CR1/PECEN:0x0
STM32L0x1/I2C3/CR2:0x0
STM32L0x1/I2C3/CR2/PECBYTE:0x0
STM32L0x1/I2C3/CR2/AUTOEND:0x0
STM32L0x1/I2C3/CR2/RELOAD:0x0
STM32L0x1/I2C3/CR2/NBYTES:0x0
STM32L0x1/I2C3/CR2/NACK:0x0
STM32L0x1/I2C3/CR2/STOP:0x0
STM32L0x1/I2C3/CR2/START:0x0
STM32L0x1/I2C3/CR2/HEAD10R:0x0
STM32L0x1/I2C3/CR2/ADD10:0x0
STM32L0x1/I2C3/CR2/RD_WRN:0x0
STM32L0x1/I2C3/CR2/SADD:0x0
STM32L0x1/I2C3/OAR1:0x0
STM32L0x1/I2C3/OAR1/OA1:0x0
STM32L0x1/I2C3/OAR1/OA1MODE:0x0
STM32L0x1/I2C3/OAR1/OA1EN:0x0
STM32L0x1/I2C3/OAR2:0x0
STM32L0x1/I2C3/OAR2/OA2:0x0
STM32L0x1/I2C3/OAR2/OA2MSK:0x0
STM32L0x1/I2C3/OAR2/OA2EN:0x0
STM32L0x1/I2C3/TIMINGR:0x0
STM32L0x1/I2C3/TIMINGR/SCLL:0x0
STM32L0x1/I2C3/TIMINGR/SCLH:0x0
STM32L0x1/I2C3/TIMINGR/SDADEL:0x0
STM32L0x1/I2C3/TIMINGR/SCLDEL:0x0
STM32L0x1/I2C3/TIMINGR/PRESC:0x0
STM32L0x1/I2C3/TIMEOUTR:0x0
STM32L0x1/I2C3/TIMEOUTR/TIMEOUTA:0x0
STM32L0x1/I2C3/TIMEOUTR/TIDLE:0x0
STM32L0x1/I2C3/TIMEOUTR/TIMOUTEN:0x0
STM32L0x1/I2C3/TIMEOUTR/TIMEOUTB:0x0
STM32L0x1/I2C3/TIMEOUTR/TEXTEN:0x0
STM32L0x1/I2C3/ISR:0x0
STM32L0x1/I2C3/ISR/ADDCODE:0x0
STM32L0x1/I2C3/ISR/DIR:0x0
STM32L0x1/I2C3/ISR/BUSY:0x0
STM32L0x1/I2C3/ISR/ALERT:0x0
STM32L0x1/I2C3/ISR/TIMEOUT:0x0
STM32L0x1/I2C3/ISR/PECERR:0x0
STM32L0x1/I2C3/ISR/OVR:0x0
STM32L0x1/I2C3/ISR/ARLO:0x0
STM32L0x1/I2C3/ISR/BERR:0x0
STM32L0x1/I2C3/ISR/TCR:0x0
STM32L0x1/I2C3/ISR/TC:0x0
STM32L0x1/I2C3/ISR/STOPF:0x0
STM32L0x1/I2C3/ISR/NACKF:0x0
STM32L0x1/I2C3/ISR/ADDR:0x0
STM32L0x1/I2C3/ISR/RXNE:0x0
STM32L0x1/I2C3/ISR/TXIS:0x0
STM32L0x1/I2C3/ISR/TXE:0x0
STM32L0x1/I2C3/ICR:null
STM32L0x1/I2C3/ICR/ALERTCF:null
STM32L0x1/I2C3/ICR/TIMOUTCF:null
STM32L0x1/I2C3/ICR/PECCF:null
STM32L0x1/I2C3/ICR/OVRCF:null
STM32L0x1/I2C3/ICR/ARLOCF:null
STM32L0x1/I2C3/ICR/BERRCF:null
STM32L0x1/I2C3/ICR/STOPCF:null
STM32L0x1/I2C3/ICR/NACKCF:null
STM32L0x1/I2C3/ICR/ADDRCF:null
STM32L0x1/I2C3/PECR:0x0
STM32L0x1/I2C3/PECR/PEC:0x0
STM32L0x1/I2C3/RXDR:0x0
STM32L0x1/I2C3/RXDR/RXDATA:0x0
STM32L0x1/I2C3/TXDR:0x0
STM32L0x1/I2C3/TXDR/TXDATA:0x0
STM32L0x1/PWR/CR:0x1000
STM32L0x1/PWR/CR/LPDS:0x0
STM32L0x1/PWR/CR/PDDS:0x0
STM32L0x1/PWR/CR/CWUF:0x0
STM32L0x1/PWR/CR/CSBF:0x0
STM32L0x1/PWR/CR/PVDE:0x0
STM32L0x1/PWR/CR/PLS:0x0
STM32L0x1/PWR/CR/DBP:0x0
STM32L0x1/PWR/CR/ULP:0x0
STM32L0x1/PWR/CR/FWU:0x0
STM32L0x1/PWR/CR/VOS:0x2
STM32L0x1/PWR/CR/DS_EE_KOFF:0x0
STM32L0x1/PWR/CR/LPRUN:0x0
STM32L0x1/PWR/CSR:0x0
STM32L0x1/PWR/CSR/BRE:0x0
STM32L0x1/PWR/CSR/EWUP:0x0
STM32L0x1/PWR/CSR/BRR:0x0
STM32L0x1/PWR/CSR/PVDO:0x0
STM32L0x1/PWR/CSR/SBF:0x0
STM32L0x1/PWR/CSR/WUF:0x0
STM32L0x1/PWR/CSR/VOSF:0x0
STM32L0x1/PWR/CSR/REGLPF:0x0
STM32L0x1/Flash/ACR:0x0
STM32L0x1/Flash/ACR/LATENCY:0x0
STM32L0x1/Flash/ACR/PRFTEN:0x0
STM32L0x1/Flash/ACR/SLEEP_PD:0x0
STM32L0x1/Flash/ACR/RUN_PD:0x0
STM32L0x1/Flash/ACR/DISAB_BUF:0x0
STM32L0x1/Flash/ACR/PRE_READ:0x0
STM32L0x1/Flash/PECR:0x7
STM32L0x1/Flash/PECR/PELOCK:0x1
STM32L0x1/Flash/PECR/PRGLOCK:0x1
STM32L0x1/Flash/PECR/OPTLOCK:0x1
STM32L0x1/Flash/PECR/PROG:0x0
STM32L0x1/Flash/PECR/DATA:0x0
STM32L0x1/Flash/PECR/FIX:0x0
STM32L0x1/Flash/PECR/ERASE:0x0
STM32L0x1/Flash/PECR/FPRG:0x0
STM32L0x1/Flash/PECR/PARALLELBANK:0x0
STM32L0x1/Flash/PECR/EOPIE:0x0
STM32L0x1/Flash/PECR/ERRIE:0x0
STM32L0x1/Flash/PECR/OBL_LAUNCH:0x0
STM32L0x1/Flash/PECR/NZDISABLE:0x0
STM32L0x1/Flash/PDKEYR:null
STM32L0x1/Flash/PDKEYR/PDKEYR:null
STM32L0x1/Flash/PEKEYR:null
STM32L0x1/Flash/PEKEYR/PEKEYR:null
STM32L0x1/Flash/PRGKEYR:null
STM32L0x1/Flash/PRGKEYR/PRGKEYR:null
STM32L0x1/Flash/OPTKEYR:null
STM32L0x1/Flash/OPTKEYR/OPTKEYR:null
STM32L0x1/Flash/SR:0xc
STM32L0x1/Flash/SR/BSY:0x0
STM32L0x1/Flash/SR/EOP:0x0
STM32L0x1/Flash/SR/ENDHV:0x1
STM32L0x1/Flash/SR/READY:0x1
STM32L0x1/Flash/SR/WRPERR:0x0
STM32L0x1/Flash/SR/PGAERR:0x0
STM32L0x1/Flash/SR/SIZERR:0x0
STM32L0x1/Flash/SR/OPTVERR:0x0
STM32L0x1/Flash/SR/RDERR:0x0
STM32L0x1/Flash/SR/NOTZEROERR:0x0
STM32L0x1/Flash/SR/FWWERR:0x0
STM32L0x1/Flash/OPTR:0x807000aa
STM32L0x1/Flash/OPTR/RDPROT:0xaa
STM32L0x1/Flash/OPTR/WPRMOD:0x0
STM32L0x1/Flash/OPTR/BOR_LEV:0x0
STM32L0x1/Flash/OPTR/WDG_SW:0x1
STM32L0x1/Flash/OPTR/nRST_STOP:0x1
STM32L0x1/Flash/OPTR/nRST_STDBY:0x1
STM32L0x1/Flash/OPTR/BFB2:0x0
STM32L0x1/Flash/OPTR/nBOOT1:0x1
STM32L0x1/Flash/WRPROT1:0x0
STM32L0x1/Flash/WRPROT1/WRPROT1:0x0
STM32L0x1/Flash/WRPROT2:0x0
STM32L0x1/Flash/WRPROT2/WRPROT2:0x0
STM32L0x1/EXTI/IMR:0x3f840000
STM32L0x1/EXTI/IMR/IM0:0x0
STM32L0x1/EXTI/IMR/IM1:0x0
STM32L0x1/EXTI/IMR/IM2:0x0
STM32L0x1/EXTI/IMR/IM3:0x0
STM32L0x1/EXTI/IMR/IM4:0x0
STM32L0x1/EXTI/IMR/IM5:0x0
STM32L0x1/EXTI/IMR/IM6:0x0
STM32L0x1/EXTI/IMR/IM7:0x0
STM32L0x1/EXTI/IMR/IM8:0x0
STM32L0x1/EXTI/IMR/IM9:0x0
STM32L0x1/EXTI/IMR/IM10:0x0
STM32L0x1/EXTI/IMR/IM11:0x0
STM32L0x1/EXTI/IMR/IM12:0x0
STM32L0x1/EXTI/IMR/IM13:0x0
STM32L0x1/EXTI/IMR/IM14:0x0
STM32L0x1/EXTI/IMR/IM15:0x0
STM32L0x1/EXTI/IMR/IM16:0x0
STM32L0x1/EXTI/IMR/IM17:0x0
STM32L0x1/EXTI/IMR/IM18:0x1
STM32L0x1/EXTI/IMR/IM19:0x0
STM32L0x1/EXTI/IMR/IM20:0x0
STM32L0x1/EXTI/IMR/IM21:0x0
STM32L0x1/EXTI/IMR/IM22:0x0
STM32L0x1/EXTI/IMR/IM23:0x1
STM32L0x1/EXTI/IMR/IM24:0x1
STM32L0x1/EXTI/IMR/IM25:0x1
STM32L0x1/EXTI/IMR/IM26:0x1
STM32L0x1/EXTI/IMR/IM28:0x1
STM32L0x1/EXTI/IMR/IM29:0x1
STM32L0x1/EXTI/EMR:0x0
STM32L0x1/EXTI/EMR/EM0:0x0
STM32L0x1/EXTI/EMR/EM1:0x0
STM32L0x1/EXTI/EMR/EM2:0x0
STM32L0x1/EXTI/EMR/EM3:0x0
STM32L0x1/EXTI/EMR/EM4:0x0
STM32L0x1/EXTI/EMR/EM5:0x0
STM32L0x1/EXTI/EMR/EM6:0x0
STM32L0x1/EXTI/EMR/EM7:0x0
STM32L0x1/EXTI/EMR/EM8:0x0
STM32L0x1/EXTI/EMR/EM9:0x0
STM32L0x1/EXTI/EMR/EM10:0x0
STM32L0x1/EXTI/EMR/EM11:0x0
STM32L0x1/EXTI/EMR/EM12:0x0
STM32L0x1/EXTI/EMR/EM13:0x0
STM32L0x1/EXTI/EMR/EM14:0x0
STM32L0x1/EXTI/EMR/EM15:0x0
STM32L0x1/EXTI/EMR/EM16:0x0
STM32L0x1/EXTI/EMR/EM17:0x0
STM32L0x1/EXTI/EMR/EM18:0x0
STM32L0x1/EXTI/EMR/EM19:0x0
STM32L0x1/EXTI/EMR/EM20:0x0
STM32L0x1/EXTI/EMR/EM21:0x0
STM32L0x1/EXTI/EMR/EM22:0x0
STM32L0x1/EXTI/EMR/EM23:0x0
STM32L0x1/EXTI/EMR/EM24:0x0
STM32L0x1/EXTI/EMR/EM25:0x0
STM32L0x1/EXTI/EMR/EM26:0x0
STM32L0x1/EXTI/EMR/EM28:0x0
STM32L0x1/EXTI/EMR/EM29:0x0
STM32L0x1/EXTI/RTSR:0x0
STM32L0x1/EXTI/RTSR/RT0:0x0
STM32L0x1/EXTI/RTSR/RT1:0x0
STM32L0x1/EXTI/RTSR/RT2:0x0
STM32L0x1/EXTI/RTSR/RT3:0x0
STM32L0x1/EXTI/RTSR/RT4:0x0
STM32L0x1/EXTI/RTSR/RT5:0x0
STM32L0x1/EXTI/RTSR/RT6:0x0
STM32L0x1/EXTI/RTSR/RT7:0x0
STM32L0x1/EXTI/RTSR/RT8:0x0
STM32L0x1/EXTI/RTSR/RT9:0x0
STM32L0x1/EXTI/RTSR/RT10:0x0
STM32L0x1/EXTI/RTSR/RT11:0x0
STM32L0x1/EXTI/RTSR/RT12:0x0
STM32L0x1/EXTI/RTSR/RT13:0x0
STM32L0x1/EXTI/RTSR/RT14:0x0
STM32L0x1/EXTI/RTSR/RT15:0x0
STM32L0x1/EXTI/RTSR/RT16:0x0
STM32L0x1/EXTI/RTSR/RT17:0x0
STM32L0x1/EXTI/RTSR/RT19:0x0
STM32L0x1/EXTI/RTSR/RT20:0x0
STM32L0x1/EXTI/RTSR/RT21:0x0
STM32L0x1/EXTI/RTSR/RT22:0x0
STM32L0x1/EXTI/FTSR:0x0
STM32L0x1/EXTI/FTSR/FT0:0x0
STM32L0x1/EXTI/FTSR/FT1:0x0
STM32L0x1/EXTI/FTSR/FT2:0x0
STM32L0x1/EXTI/FTSR/FT3:0x0
STM32L0x1/EXTI/FTSR/FT4:0x0
STM32L0x1/EXTI/FTSR/FT5:0x0
STM32L0x1/EXTI/FTSR/FT6:0x0
STM32L0x1/EXTI/FTSR/FT7:0x0
STM32L0x1/EXTI/FTSR/FT8:0x0
STM32L0x1/EXTI/FTSR/FT9:0x0
STM32L0x1/EXTI/FTSR/FT10:0x0
STM32L0x1/EXTI/FTSR/FT11:0x0
STM32L0x1/EXTI/FTSR/FT12:0x0
STM32L0x1/EXTI/FTSR/FT13:0x0
STM32L0x1/EXTI/FTSR/FT14:0x0
STM32L0x1/EXTI/FTSR/FT15:0x0
STM32L0x1/EXTI/FTSR/FT16:0x0
STM32L0x1/EXTI/FTSR/FT17:0x0
STM32L0x1/EXTI/FTSR/FT19:0x0
STM32L0x1/EXTI/FTSR/FT20:0x0
STM32L0x1/EXTI/FTSR/FT21:0x0
STM32L0x1/EXTI/FTSR/FT22:0x0
STM32L0x1/EXTI/SWIER:0x0
STM32L0x1/EXTI/SWIER/SWI0:0x0
STM32L0x1/EXTI/SWIER/SWI1:0x0
STM32L0x1/EXTI/SWIER/SWI2:0x0
STM32L0x1/EXTI/SWIER/SWI3:0x0
STM32L0x1/EXTI/SWIER/SWI4:0x0
STM32L0x1/EXTI/SWIER/SWI5:0x0
STM32L0x1/EXTI/SWIER/SWI6:0x0
STM32L0x1/EXTI/SWIER/SWI7:0x0
STM32L0x1/EXTI/SWIER/SWI8:0x0
STM32L0x1/EXTI/SWIER/SWI9:0x0
STM32L0x1/EXTI/SWIER/SWI10:0x0
STM32L0x1/EXTI/SWIER/SWI11:0x0
STM32L0x1/EXTI/SWIER/SWI12:0x0
STM32L0x1/EXTI/SWIER/SWI13:0x0
STM32L0x1/EXTI/SWIER/SWI14:0x0
STM32L0x1/EXTI/SWIER/SWI15:0x0
STM32L0x1/EXTI/SWIER/SWI16:0x0
STM32L0x1/EXTI/SWIER/SWI17:0x0
STM32L0x1/EXTI/SWIER/SWI19:0x0
STM32L0x1/EXTI/SWIER/SWI20:0x0
STM32L0x1/EXTI/SWIER/SWI21:0x0
STM32L0x1/EXTI/SWIER/SWI22:0x0
STM32L0x1/EXTI/PR:0x0
STM32L0x1/EXTI/PR/PIF0:0x0
STM32L0x1/EXTI/PR/PIF1:0x0
STM32L0x1/EXTI/PR/PIF2:0x0
STM32L0x1/EXTI/PR/PIF3:0x0
STM32L0x1/EXTI/PR/PIF4:0x0
STM32L0x1/EXTI/PR/PIF5:0x0
STM32L0x1/EXTI/PR/PIF6:0x0
STM32L0x1/EXTI/PR/PIF7:0x0
STM32L0x1/EXTI/PR/PIF8:0x0
STM32L0x1/EXTI/PR/PIF9:0x0
STM32L0x1/EXTI/PR/PIF10:0x0
STM32L0x1/EXTI/PR/PIF11:0x0
STM32L0x1/EXTI/PR/PIF12:0x0
STM32L0x1/EXTI/PR/PIF13:0x0
STM32L0x1/EXTI/PR/PIF14:0x0
STM32L0x1/EXTI/PR/PIF15:0x0
STM32L0x1/EXTI/PR/PIF16:0x0
STM32L0x1/EXTI/PR/PIF17:0x0
STM32L0x1/EXTI/PR/PIF19:0x0
STM32L0x1/EXTI/PR/PIF20:0x0
STM32L0x1/EXTI/PR/PIF21:0x0
STM32L0x1/EXTI/PR/PIF22:0x0
STM32L0x1/ADC/ISR:0x0
STM32L0x1/ADC/ISR/ADRDY:0x0
STM32L0x1/ADC/ISR/EOSMP:0x0
STM32L0x1/ADC/ISR/EOC:0x0
STM32L0x1/ADC/ISR/EOS:0x0
STM32L0x1/ADC/ISR/OVR:0x0
STM32L0x1/ADC/ISR/AWD:0x0
STM32L0x1/ADC/ISR/EOCAL:0x0
STM32L0x1/ADC/IER:0x0
STM32L0x1/ADC/IER/ADRDYIE:0x0
STM32L0x1/ADC/IER/EOSMPIE:0x0
STM32L0x1/ADC/IER/EOCIE:0x0
STM32L0x1/ADC/IER/EOSIE:0x0
STM32L0x1/ADC/IER/OVRIE:0x0
STM32L0x1/ADC/IER/AWDIE:0x0
STM32L0x1/ADC/IER/EOCALIE:0x0
STM32L0x1/ADC/CR:0x0
STM32L0x1/ADC/CR/ADEN:0x0
STM32L0x1/ADC/CR/ADDIS:0x0
STM32L0x1/ADC/CR/ADSTART:0x0
STM32L0x1/ADC/CR/ADSTP:0x0
STM32L0x1/ADC/CR/ADVREGEN:0x0
STM32L0x1/ADC/CR/ADCAL:0x0
STM32L0x1/ADC/CFGR1:0x0
STM32L0x1/ADC/CFGR1/AWDCH:0x0
STM32L0x1/ADC/CFGR1/AWDEN:0x0
STM32L0x1/ADC/CFGR1/AWDSGL:0x0
STM32L0x1/ADC/CFGR1/DISCEN:0x0
STM32L0x1/ADC/CFGR1/AUTOFF:0x0
STM32L0x1/ADC/CFGR1/AUTDLY:0x0
STM32L0x1/ADC/CFGR1/CONT:0x0
STM32L0x1/ADC/CFGR1/OVRMOD:0x0
STM32L0x1/ADC/CFGR1/EXTEN:0x0
STM32L0x1/ADC/CFGR1/EXTSEL:0x0
STM32L0x1/ADC/CFGR1/ALIGN:0x0
STM32L0x1/ADC/CFGR1/RES:0x0
STM32L0x1/ADC/CFGR1/SCANDIR:0x0
STM32L0x1/ADC/CFGR1/DMACFG:0x0
STM32L0x1/ADC/CFGR1/DMAEN:0x0
STM32L0x1/ADC/CFGR2:0x0
STM32L0x1/ADC/CFGR2/OVSE:0x0
STM32L0x1/ADC/CFGR2/OVSR:0x0
STM32L0x1/ADC/CFGR2/OVSS:0x0
STM32L0x1/ADC/CFGR2/TOVS:0x0
STM32L0x1/ADC/CFGR2/CKMODE:0x0
STM32L0x1/ADC/SMPR:0x0
STM32L0x1/ADC/SMPR/SMPR:0x0
STM32L0x1/ADC/TR:0x0
STM32L0x1/ADC/TR/HT:0x0
STM32L0x1/ADC/TR/LT:0x0
STM32L0x1/ADC/CHSELR:0x0
STM32L0x1/ADC/CHSELR/CHSEL18:0x0
STM32L0x1/ADC/CHSELR/CHSEL17:0x0
STM32L0x1/ADC/CHSELR/CHSEL16:0x0
STM32L0x1/ADC/CHSELR/CHSEL15:0x0
STM32L0x1/ADC/CHSELR/CHSEL14:0x0
STM32L0x1/ADC/CHSELR/CHSEL13:0x0
STM32L0x1/ADC/CHSELR/CHSEL12:0x0
STM32L0x1/ADC/CHSELR/CHSEL11:0x0
STM32L0x1/ADC/CHSELR/CHSEL10:0x0
STM32L0x1/ADC/CHSELR/CHSEL9:0x0
STM32L0x1/ADC/CHSELR/CHSEL8:0x0
STM32L0x1/ADC/CHSELR/CHSEL7:0x0
STM32L0x1/ADC/CHSELR/CHSEL6:0x0
STM32L0x1/ADC/CHSELR/CHSEL5:0x0
STM32L0x1/ADC/CHSELR/CHSEL4:0x0
STM32L0x1/ADC/CHSELR/CHSEL3:0x0
STM32L0x1/ADC/CHSELR/CHSEL2:0x0
STM32L0x1/ADC/CHSELR/CHSEL1:0x0
STM32L0x1/ADC/CHSELR/CHSEL0:0x0
STM32L0x1/ADC/DR:0x0
STM32L0x1/ADC/DR/DATA:0x0
STM32L0x1/ADC/CALFACT:0x0
STM32L0x1/ADC/CALFACT/CALFACT:0x0
STM32L0x1/ADC/CCR:0x0
STM32L0x1/ADC/CCR/PRESC:0x0
STM32L0x1/ADC/CCR/VREFEN:0x0
STM32L0x1/ADC/CCR/TSEN:0x0
STM32L0x1/ADC/CCR/VLCDEN:0x0
STM32L0x1/ADC/CCR/LFMEN:0x0
STM32L0x1/DBG/IDCODE:0x20006425
STM32L0x1/DBG/IDCODE/DEV_ID:0x425
STM32L0x1/DBG/IDCODE/REV_ID:0x2000
STM32L0x1/DBG/CR:0x6
STM32L0x1/DBG/CR/DBG_STOP:0x1
STM32L0x1/DBG/CR/DBG_STANDBY:0x1
STM32L0x1/DBG/CR/DBG_SLEEP:0x0
STM32L0x1/DBG/APB1_FZ:0x0
STM32L0x1/DBG/APB1_FZ/DBG_TIMER2_STOP:0x0
STM32L0x1/DBG/APB1_FZ/DBG_TIMER6_STOP:0x0
STM32L0x1/DBG/APB1_FZ/DBG_RTC_STOP:0x0
STM32L0x1/DBG/APB1_FZ/DBG_WWDG_STOP:0x0
STM32L0x1/DBG/APB1_FZ/DBG_IWDG_STOP:0x0
STM32L0x1/DBG/APB1_FZ/DBG_I2C1_STOP:0x0
STM32L0x1/DBG/APB1_FZ/DBG_I2C2_STOP:0x0
STM32L0x1/DBG/APB1_FZ/DBG_LPTIMER_STOP:0x0
STM32L0x1/DBG/APB2_FZ:0x0
STM32L0x1/DBG/APB2_FZ/DBG_TIMER21_STOP:0x0
STM32L0x1/DBG/APB2_FZ/DBG_TIMER22_STO:0x0
STM32L0x1/TIM2/CR1:0x0
STM32L0x1/TIM2/CR1/CKD:0x0
STM32L0x1/TIM2/CR1/ARPE:0x0
STM32L0x1/TIM2/CR1/CMS:0x0
STM32L0x1/TIM2/CR1/DIR:0x0
STM32L0x1/TIM2/CR1/OPM:0x0
STM32L0x1/TIM2/CR1/URS:0x0
STM32L0x1/TIM2/CR1/UDIS:0x0
STM32L0x1/TIM2/CR1/CEN:0x0
STM32L0x1/TIM2/CR2:0x0
STM32L0x1/TIM2/CR2/TI1S:0x0
STM32L0x1/TIM2/CR2/MMS:0x0
STM32L0x1/TIM2/CR2/CCDS:0x0
STM32L0x1/TIM2/SMCR:0x0
STM32L0x1/TIM2/SMCR/ETP:0x0
STM32L0x1/TIM2/SMCR/ECE:0x0
STM32L0x1/TIM2/SMCR/ETPS:0x0
STM32L0x1/TIM2/SMCR/ETF:0x0
STM32L0x1/TIM2/SMCR/MSM:0x0
STM32L0x1/TIM2/SMCR/TS:0x0
STM32L0x1/TIM2/SMCR/SMS:0x0
STM32L0x1/TIM2/DIER:0x0
STM32L0x1/TIM2/DIER/TDE:0x0
STM32L0x1/TIM2/DIER/CC4DE:0x0
STM32L0x1/TIM2/DIER/CC3DE:0x0
STM32L0x1/TIM2/DIER/CC2DE:0x0
STM32L0x1/TIM2/DIER/CC1DE:0x0
STM32L0x1/TIM2/DIER/UDE:0x0
STM32L0x1/TIM2/DIER/TIE:0x0
STM32L0x1/TIM2/DIER/CC4IE:0x0
STM32L0x1/TIM2/DIER/CC3IE:0x0
STM32L0x1/TIM2/DIER/CC2IE:0x0
STM32L0x1/TIM2/DIER/CC1IE:0x0
STM32L0x1/TIM2/DIER/UIE:0x0
STM32L0x1/TIM2/SR:0x0
STM32L0x1/TIM2/SR/CC4OF:0x0
STM32L0x1/TIM2/SR/CC3OF:0x0
STM32L0x1/TIM2/SR/CC2OF:0x0
STM32L0x1/TIM2/SR/CC1OF:0x0
STM32L0x1/TIM2/SR/TIF:0x0
STM32L0x1/TIM2/SR/CC4IF:0x0
STM32L0x1/TIM2/SR/CC3IF:0x0
STM32L0x1/TIM2/SR/CC2IF:0x0
STM32L0x1/TIM2/SR/CC1IF:0x0
STM32L0x1/TIM2/SR/UIF:0x0
STM32L0x1/TIM2/EGR:null
STM32L0x1/TIM2/EGR/TG:null
STM32L0x1/TIM2/EGR/CC4G:null
STM32L0x1/TIM2/EGR/CC3G:null
STM32L0x1/TIM2/EGR/CC2G:null
STM32L0x1/TIM2/EGR/CC1G:null
STM32L0x1/TIM2/EGR/UG:null
STM32L0x1/TIM2/CCMR1_Output:0x0
STM32L0x1/TIM2/CCMR1_Output/OC2CE:0x0
STM32L0x1/TIM2/CCMR1_Output/OC2M:0x0
STM32L0x1/TIM2/CCMR1_Output/OC2PE:0x0
STM32L0x1/TIM2/CCMR1_Output/OC2FE:0x0
STM32L0x1/TIM2/CCMR1_Output/CC2S:0x0
STM32L0x1/TIM2/CCMR1_Output/OC1CE:0x0
STM32L0x1/TIM2/CCMR1_Output/OC1M:0x0
STM32L0x1/TIM2/CCMR1_Output/OC1PE:0x0
STM32L0x1/TIM2/CCMR1_Output/OC1FE:0x0
STM32L0x1/TIM2/CCMR1_Output/CC1S:0x0
STM32L0x1/TIM2/CCMR1_Input:0x0
STM32L0x1/TIM2/CCMR1_Input/IC2F:0x0
STM32L0x1/TIM2/CCMR1_Input/IC2PSC:0x0
STM32L0x1/TIM2/CCMR1_Input/CC2S:0x0
STM32L0x1/TIM2/CCMR1_Input/IC1F:0x0
STM32L0x1/TIM2/CCMR1_Input/IC1PSC:0x0
STM32L0x1/TIM2/CCMR1_Input/CC1S:0x0
STM32L0x1/TIM2/CCMR2_Output:0x0
STM32L0x1/TIM2/CCMR2_Output/OC4CE:0x0
STM32L0x1/TIM2/CCMR2_Output/OC4M:0x0
STM32L0x1/TIM2/CCMR2_Output/OC4PE:0x0
STM32L0x1/TIM2/CCMR2_Output/OC4FE:0x0
STM32L0x1/TIM2/CCMR2_Output/CC4S:0x0
STM32L0x1/TIM2/CCMR2_Output/OC3CE:0x0
STM32L0x1/TIM2/CCMR2_Output/OC3M:0x0
STM32L0x1/TIM2/CCMR2_Output/OC3PE:0x0
STM32L0x1/TIM2/CCMR2_Output/OC3FE:0x0
STM32L0x1/TIM2/CCMR2_Output/CC3S:0x0
STM32L0x1/TIM2/CCMR2_Input:0x0
STM32L0x1/TIM2/CCMR2_Input/IC4F:0x0
STM32L0x1/TIM2/CCMR2_Input/IC4PSC:0x0
STM32L0x1/TIM2/CCMR2_Input/CC4S:0x0
STM32L0x1/TIM2/CCMR2_Input/IC3F:0x0
STM32L0x1/TIM2/CCMR2_Input/IC3PSC:0x0
STM32L0x1/TIM2/CCMR2_Input/CC3S:0x0
STM32L0x1/TIM2/CCER:0x0
STM32L0x1/TIM2/CCER/CC4NP:0x0
STM32L0x1/TIM2/CCER/CC4P:0x0
STM32L0x1/TIM2/CCER/CC4E:0x0
STM32L0x1/TIM2/CCER/CC3NP:0x0
STM32L0x1/TIM2/CCER/CC3P:0x0
STM32L0x1/TIM2/CCER/CC3E:0x0
STM32L0x1/TIM2/CCER/CC2NP:0x0
STM32L0x1/TIM2/CCER/CC2P:0x0
STM32L0x1/TIM2/CCER/CC2E:0x0
STM32L0x1/TIM2/CCER/CC1NP:0x0
STM32L0x1/TIM2/CCER/CC1P:0x0
STM32L0x1/TIM2/CCER/CC1E:0x0
STM32L0x1/TIM2/CNT:0x0
STM32L0x1/TIM2/CNT/CNT_H:0x0
STM32L0x1/TIM2/CNT/CNT_L:0x0
STM32L0x1/TIM2/PSC:0x0
STM32L0x1/TIM2/PSC/PSC:0x0
STM32L0x1/TIM2/ARR:0x0
STM32L0x1/TIM2/ARR/ARR_H:0x0
STM32L0x1/TIM2/ARR/ARR_L:0x0
STM32L0x1/TIM2/CCR1:0x0
STM32L0x1/TIM2/CCR1/CCR1_H:0x0
STM32L0x1/TIM2/CCR1/CCR1_L:0x0
STM32L0x1/TIM2/CCR2:0x0
STM32L0x1/TIM2/CCR2/CCR2_H:0x0
STM32L0x1/TIM2/CCR2/CCR2_L:0x0
STM32L0x1/TIM2/CCR3:0x0
STM32L0x1/TIM2/CCR3/CCR3_H:0x0
STM32L0x1/TIM2/CCR3/CCR3_L:0x0
STM32L0x1/TIM2/CCR4:0x0
STM32L0x1/TIM2/CCR4/CCR4_H:0x0
STM32L0x1/TIM2/CCR4/CCR4_L:0x0
STM32L0x1/TIM2/DCR:0x0
STM32L0x1/TIM2/DCR/DBL:0x0
STM32L0x1/TIM2/DCR/DBA:0x0
STM32L0x1/TIM2/DMAR:0x0
STM32L0x1/TIM2/DMAR/DMAB:0x0
STM32L0x1/TIM2/OR:0x0
STM32L0x1/TIM2/OR/ETR_RMP:0x0
STM32L0x1/TIM2/OR/TI4_RMP:0x0
STM32L0x1/TIM3/CR1:0x0
STM32L0x1/TIM3/CR1/CKD:0x0
STM32L0x1/TIM3/CR1/ARPE:0x0
STM32L0x1/TIM3/CR1/CMS:0x0
STM32L0x1/TIM3/CR1/DIR:0x0
STM32L0x1/TIM3/CR1/OPM:0x0
STM32L0x1/TIM3/CR1/URS:0x0
STM32L0x1/TIM3/CR1/UDIS:0x0
STM32L0x1/TIM3/CR1/CEN:0x0
STM32L0x1/TIM3/CR2:0x0
STM32L0x1/TIM3/CR2/TI1S:0x0
STM32L0x1/TIM3/CR2/MMS:0x0
STM32L0x1/TIM3/CR2/CCDS:0x0
STM32L0x1/TIM3/SMCR:0x0
STM32L0x1/TIM3/SMCR/ETP:0x0
STM32L0x1/TIM3/SMCR/ECE:0x0
STM32L0x1/TIM3/SMCR/ETPS:0x0
STM32L0x1/TIM3/SMCR/ETF:0x0
STM32L0x1/TIM3/SMCR/MSM:0x0
STM32L0x1/TIM3/SMCR/TS:0x0
STM32L0x1/TIM3/SMCR/SMS:0x0
STM32L0x1/TIM3/DIER:0x0
STM32L0x1/TIM3/DIER/TDE:0x0
STM32L0x1/TIM3/DIER/CC4DE:0x0
STM32L0x1/TIM3/DIER/CC3DE:0x0
STM32L0x1/TIM3/DIER/CC2DE:0x0
STM32L0x1/TIM3/DIER/CC1DE:0x0
STM32L0x1/TIM3/DIER/UDE:0x0
STM32L0x1/TIM3/DIER/TIE:0x0
STM32L0x1/TIM3/DIER/CC4IE:0x0
STM32L0x1/TIM3/DIER/CC3IE:0x0
STM32L0x1/TIM3/DIER/CC2IE:0x0
STM32L0x1/TIM3/DIER/CC1IE:0x0
STM32L0x1/TIM3/DIER/UIE:0x0
STM32L0x1/TIM3/SR:0x0
STM32L0x1/TIM3/SR/CC4OF:0x0
STM32L0x1/TIM3/SR/CC3OF:0x0
STM32L0x1/TIM3/SR/CC2OF:0x0
STM32L0x1/TIM3/SR/CC1OF:0x0
STM32L0x1/TIM3/SR/TIF:0x0
STM32L0x1/TIM3/SR/CC4IF:0x0
STM32L0x1/TIM3/SR/CC3IF:0x0
STM32L0x1/TIM3/SR/CC2IF:0x0
STM32L0x1/TIM3/SR/CC1IF:0x0
STM32L0x1/TIM3/SR/UIF:0x0
STM32L0x1/TIM3/EGR:null
STM32L0x1/TIM3/EGR/TG:null
STM32L0x1/TIM3/EGR/CC4G:null
STM32L0x1/TIM3/EGR/CC3G:null
STM32L0x1/TIM3/EGR/CC2G:null
STM32L0x1/TIM3/EGR/CC1G:null
STM32L0x1/TIM3/EGR/UG:null
STM32L0x1/TIM3/CCMR1_Output:0x0
STM32L0x1/TIM3/CCMR1_Output/OC2CE:0x0
STM32L0x1/TIM3/CCMR1_Output/OC2M:0x0
STM32L0x1/TIM3/CCMR1_Output/OC2PE:0x0
STM32L0x1/TIM3/CCMR1_Output/OC2FE:0x0
STM32L0x1/TIM3/CCMR1_Output/CC2S:0x0
STM32L0x1/TIM3/CCMR1_Output/OC1CE:0x0
STM32L0x1/TIM3/CCMR1_Output/OC1M:0x0
STM32L0x1/TIM3/CCMR1_Output/OC1PE:0x0
STM32L0x1/TIM3/CCMR1_Output/OC1FE:0x0
STM32L0x1/TIM3/CCMR1_Output/CC1S:0x0
STM32L0x1/TIM3/CCMR1_Input:0x0
STM32L0x1/TIM3/CCMR1_Input/IC2F:0x0
STM32L0x1/TIM3/CCMR1_Input/IC2PSC:0x0
STM32L0x1/TIM3/CCMR1_Input/CC2S:0x0
STM32L0x1/TIM3/CCMR1_Input/IC1F:0x0
STM32L0x1/TIM3/CCMR1_Input/IC1PSC:0x0
STM32L0x1/TIM3/CCMR1_Input/CC1S:0x0
STM32L0x1/TIM3/CCMR2_Output:0x0
STM32L0x1/TIM3/CCMR2_Output/OC4CE:0x0
STM32L0x1/TIM3/CCMR2_Output/OC4M:0x0
STM32L0x1/TIM3/CCMR2_Output/OC4PE:0x0
STM32L0x1/TIM3/CCMR2_Output/OC4FE:0x0
STM32L0x1/TIM3/CCMR2_Output/CC4S:0x0
STM32L0x1/TIM3/CCMR2_Output/OC3CE:0x0
STM32L0x1/TIM3/CCMR2_Output/OC3M:0x0
STM32L0x1/TIM3/CCMR2_Output/OC3PE:0x0
STM32L0x1/TIM3/CCMR2_Output/OC3FE:0x0
STM32L0x1/TIM3/CCMR2_Output/CC3S:0x0
STM32L0x1/TIM3/CCMR2_Input:0x0
STM32L0x1/TIM3/CCMR2_Input/IC4F:0x0
STM32L0x1/TIM3/CCMR2_Input/IC4PSC:0x0
STM32L0x1/TIM3/CCMR2_Input/CC4S:0x0
STM32L0x1/TIM3/CCMR2_Input/IC3F:0x0
STM32L0x1/TIM3/CCMR2_Input/IC3PSC:0x0
STM32L0x1/TIM3/CCMR2_Input/CC3S:0x0
STM32L0x1/TIM3/CCER:0x0
STM32L0x1/TIM3/CCER/CC4NP:0x0
STM32L0x1/TIM3/CCER/CC4P:0x0
STM32L0x1/TIM3/CCER/CC4E:0x0
STM32L0x1/TIM3/CCER/CC3NP:0x0
STM32L0x1/TIM3/CCER/CC3P:0x0
STM32L0x1/TIM3/CCER/CC3E:0x0
STM32L0x1/TIM3/CCER/CC2NP:0x0
STM32L0x1/TIM3/CCER/CC2P:0x0
STM32L0x1/TIM3/CCER/CC2E:0x0
STM32L0x1/TIM3/CCER/CC1NP:0x0
STM32L0x1/TIM3/CCER/CC1P:0x0
STM32L0x1/TIM3/CCER/CC1E:0x0
STM32L0x1/TIM3/CNT:0x0
STM32L0x1/TIM3/CNT/CNT_H:0x0
STM32L0x1/TIM3/CNT/CNT_L:0x0
STM32L0x1/TIM3/PSC:0x0
STM32L0x1/TIM3/PSC/PSC:0x0
STM32L0x1/TIM3/ARR:0x0
STM32L0x1/TIM3/ARR/ARR_H:0x0
STM32L0x1/TIM3/ARR/ARR_L:0x0
STM32L0x1/TIM3/CCR1:0x0
STM32L0x1/TIM3/CCR1/CCR1_H:0x0
STM32L0x1/TIM3/CCR1/CCR1_L:0x0
STM32L0x1/TIM3/CCR2:0x0
STM32L0x1/TIM3/CCR2/CCR2_H:0x0
STM32L0x1/TIM3/CCR2/CCR2_L:0x0
STM32L0x1/TIM3/CCR3:0x0
STM32L0x1/TIM3/CCR3/CCR3_H:0x0
STM32L0x1/TIM3/CCR3/CCR3_L:0x0
STM32L0x1/TIM3/CCR4:0x0
STM32L0x1/TIM3/CCR4/CCR4_H:0x0
STM32L0x1/TIM3/CCR4/CCR4_L:0x0
STM32L0x1/TIM3/DCR:0x0
STM32L0x1/TIM3/DCR/DBL:0x0
STM32L0x1/TIM3/DCR/DBA:0x0
STM32L0x1/TIM3/DMAR:0x0
STM32L0x1/TIM3/DMAR/DMAB:0x0
STM32L0x1/TIM3/OR:0x0
STM32L0x1/TIM3/OR/ETR_RMP:0x0
STM32L0x1/TIM3/OR/TI4_RMP:0x0
STM32L0x1/TIM6/CR1:0x0
STM32L0x1/TIM6/CR1/ARPE:0x0
STM32L0x1/TIM6/CR1/OPM:0x0
STM32L0x1/TIM6/CR1/URS:0x0
STM32L0x1/TIM6/CR1/UDIS:0x0
STM32L0x1/TIM6/CR1/CEN:0x0
STM32L0x1/TIM6/CR2:0x0
STM32L0x1/TIM6/CR2/MMS:0x0
STM32L0x1/TIM6/DIER:0x0
STM32L0x1/TIM6/DIER/UDE:0x0
STM32L0x1/TIM6/DIER/UIE:0x0
STM32L0x1/TIM6/SR:0x0
STM32L0x1/TIM6/SR/UIF:0x0
STM32L0x1/TIM6/EGR:null
STM32L0x1/TIM6/EGR/UG:null
STM32L0x1/TIM6/CNT:0x0
STM32L0x1/TIM6/CNT/CNT:0x0
STM32L0x1/TIM6/PSC:0x0
STM32L0x1/TIM6/PSC/PSC:0x0
STM32L0x1/TIM6/ARR:0x0
STM32L0x1/TIM6/ARR/ARR:0x0
STM32L0x1/TIM7/CR1:0x0
STM32L0x1/TIM7/CR1/ARPE:0x0
STM32L0x1/TIM7/CR1/OPM:0x0
STM32L0x1/TIM7/CR1/URS:0x0
STM32L0x1/TIM7/CR1/UDIS:0x0
STM32L0x1/TIM7/CR1/CEN:0x0
STM32L0x1/TIM7/CR2:0x0
STM32L0x1/TIM7/CR2/MMS:0x0
STM32L0x1/TIM7/DIER:0x0
STM32L0x1/TIM7/DIER/UDE:0x0
STM32L0x1/TIM7/DIER/UIE:0x0
STM32L0x1/TIM7/SR:0x0
STM32L0x1/TIM7/SR/UIF:0x0
STM32L0x1/TIM7/EGR:null
STM32L0x1/TIM7/EGR/UG:null
STM32L0x1/TIM7/CNT:0x0
STM32L0x1/TIM7/CNT/CNT:0x0
STM32L0x1/TIM7/PSC:0x0
STM32L0x1/TIM7/PSC/PSC:0x0
STM32L0x1/TIM7/ARR:0x0
STM32L0x1/TIM7/ARR/ARR:0x0
STM32L0x1/TIM21/CR1:0x0
STM32L0x1/TIM21/CR1/CEN:0x0
STM32L0x1/TIM21/CR1/UDIS:0x0
STM32L0x1/TIM21/CR1/URS:0x0
STM32L0x1/TIM21/CR1/OPM:0x0
STM32L0x1/TIM21/CR1/DIR:0x0
STM32L0x1/TIM21/CR1/CMS:0x0
STM32L0x1/TIM21/CR1/ARPE:0x0
STM32L0x1/TIM21/CR1/CKD:0x0
STM32L0x1/TIM21/CR2:0x0
STM32L0x1/TIM21/CR2/MMS:0x0
STM32L0x1/TIM21/SMCR:0x0
STM32L0x1/TIM21/SMCR/SMS:0x0
STM32L0x1/TIM21/SMCR/TS:0x0
STM32L0x1/TIM21/SMCR/MSM:0x0
STM32L0x1/TIM21/SMCR/ETF:0x0
STM32L0x1/TIM21/SMCR/ETPS:0x0
STM32L0x1/TIM21/SMCR/ECE:0x0
STM32L0x1/TIM21/SMCR/ETP:0x0
STM32L0x1/TIM21/DIER:0x0
STM32L0x1/TIM21/DIER/TIE:0x0
STM32L0x1/TIM21/DIER/CC2IE:0x0
STM32L0x1/TIM21/DIER/CC1IE:0x0
STM32L0x1/TIM21/DIER/UIE:0x0
STM32L0x1/TIM21/SR:0x0
STM32L0x1/TIM21/SR/CC2OF:0x0
STM32L0x1/TIM21/SR/CC1OF:0x0
STM32L0x1/TIM21/SR/TIF:0x0
STM32L0x1/TIM21/SR/CC2IF:0x0
STM32L0x1/TIM21/SR/CC1IF:0x0
STM32L0x1/TIM21/SR/UIF:0x0
STM32L0x1/TIM21/EGR:null
STM32L0x1/TIM21/EGR/TG:null
STM32L0x1/TIM21/EGR/CC2G:null
STM32L0x1/TIM21/EGR/CC1G:null
STM32L0x1/TIM21/EGR/UG:null
STM32L0x1/TIM21/CCMR1_Output:0x0
STM32L0x1/TIM21/CCMR1_Output/OC2M:0x0
STM32L0x1/TIM21/CCMR1_Output/OC2PE:0x0
STM32L0x1/TIM21/CCMR1_Output/OC2FE:0x0
STM32L0x1/TIM21/CCMR1_Output/CC2S:0x0
STM32L0x1/TIM21/CCMR1_Output/OC1M:0x0
STM32L0x1/TIM21/CCMR1_Output/OC1PE:0x0
STM32L0x1/TIM21/CCMR1_Output/OC1FE:0x0
STM32L0x1/TIM21/CCMR1_Output/CC1S:0x0
STM32L0x1/TIM21/CCMR1_Input:0x0
STM32L0x1/TIM21/CCMR1_Input/IC2F:0x0
STM32L0x1/TIM21/CCMR1_Input/IC2PSC:0x0
STM32L0x1/TIM21/CCMR1_Input/CC2S:0x0
STM32L0x1/TIM21/CCMR1_Input/IC1F:0x0
STM32L0x1/TIM21/CCMR1_Input/IC1PSC:0x0
STM32L0x1/TIM21/CCMR1_Input/CC1S:0x0
STM32L0x1/TIM21/CCER:0x0
STM32L0x1/TIM21/CCER/CC2NP:0x0
STM32L0x1/TIM21/CCER/CC2P:0x0
STM32L0x1/TIM21/CCER/CC2E:0x0
STM32L0x1/TIM21/CCER/CC1NP:0x0
STM32L0x1/TIM21/CCER/CC1P:0x0
STM32L0x1/TIM21/CCER/CC1E:0x0
STM32L0x1/TIM21/CNT:0x0
STM32L0x1/TIM21/CNT/CNT:0x0
STM32L0x1/TIM21/PSC:0x0
STM32L0x1/TIM21/PSC/PSC:0x0
STM32L0x1/TIM21/ARR:0x0
STM32L0x1/TIM21/ARR/ARR:0x0
STM32L0x1/TIM21/CCR1:0x0
STM32L0x1/TIM21/CCR1/CCR1:0x0
STM32L0x1/TIM21/CCR2:0x0
STM32L0x1/TIM21/CCR2/CCR2:0x0
STM32L0x1/TIM21/OR:0x0
STM32L0x1/TIM21/OR/ETR_RMP:0x0
STM32L0x1/TIM21/OR/TI1_RMP:0x0
STM32L0x1/TIM21/OR/TI2_RMP:0x0
STM32L0x1/TIM22/CR1:0x0
STM32L0x1/TIM22/CR1/CEN:0x0
STM32L0x1/TIM22/CR1/UDIS:0x0
STM32L0x1/TIM22/CR1/URS:0x0
STM32L0x1/TIM22/CR1/OPM:0x0
STM32L0x1/TIM22/CR1/DIR:0x0
STM32L0x1/TIM22/CR1/CMS:0x0
STM32L0x1/TIM22/CR1/ARPE:0x0
STM32L0x1/TIM22/CR1/CKD:0x0
STM32L0x1/TIM22/CR2:0x0
STM32L0x1/TIM22/CR2/MMS:0x0
STM32L0x1/TIM22/SMCR:0x0
STM32L0x1/TIM22/SMCR/SMS:0x0
STM32L0x1/TIM22/SMCR/TS:0x0
STM32L0x1/TIM22/SMCR/MSM:0x0
STM32L0x1/TIM22/SMCR/ETF:0x0
STM32L0x1/TIM22/SMCR/ETPS:0x0
STM32L0x1/TIM22/SMCR/ECE:0x0
STM32L0x1/TIM22/SMCR/ETP:0x0
STM32L0x1/TIM22/DIER:0x0
STM32L0x1/TIM22/DIER/TIE:0x0
STM32L0x1/TIM22/DIER/CC2IE:0x0
STM32L0x1/TIM22/DIER/CC1IE:0x0
STM32L0x1/TIM22/DIER/UIE:0x0
STM32L0x1/TIM22/SR:0x0
STM32L0x1/TIM22/SR/CC2OF:0x0
STM32L0x1/TIM22/SR/CC1OF:0x0
STM32L0x1/TIM22/SR/TIF:0x0
STM32L0x1/TIM22/SR/CC2IF:0x0
STM32L0x1/TIM22/SR/CC1IF:0x0
STM32L0x1/TIM22/SR/UIF:0x0
STM32L0x1/TIM22/EGR:null
STM32L0x1/TIM22/EGR/TG:null
STM32L0x1/TIM22/EGR/CC2G:null
STM32L0x1/TIM22/EGR/CC1G:null
STM32L0x1/TIM22/EGR/UG:null
STM32L0x1/TIM22/CCMR1_Output:0x0
STM32L0x1/TIM22/CCMR1_Output/OC2M:0x0
STM32L0x1/TIM22/CCMR1_Output/OC2PE:0x0
STM32L0x1/TIM22/CCMR1_Output/OC2FE:0x0
STM32L0x1/TIM22/CCMR1_Output/CC2S:0x0
STM32L0x1/TIM22/CCMR1_Output/OC1M:0x0
STM32L0x1/TIM22/CCMR1_Output/OC1PE:0x0
STM32L0x1/TIM22/CCMR1_Output/OC1FE:0x0
STM32L0x1/TIM22/CCMR1_Output/CC1S:0x0
STM32L0x1/TIM22/CCMR1_Input:0x0
STM32L0x1/TIM22/CCMR1_Input/IC2F:0x0
STM32L0x1/TIM22/CCMR1_Input/IC2PSC:0x0
STM32L0x1/TIM22/CCMR1_Input/CC2S:0x0
STM32L0x1/TIM22/CCMR1_Input/IC1F:0x0
STM32L0x1/TIM22/CCMR1_Input/IC1PSC:0x0
STM32L0x1/TIM22/CCMR1_Input/CC1S:0x0
STM32L0x1/TIM22/CCER:0x0
STM32L0x1/TIM22/CCER/CC2NP:0x0
STM32L0x1/TIM22/CCER/CC2P:0x0
STM32L0x1/TIM22/CCER/CC2E:0x0
STM32L0x1/TIM22/CCER/CC1NP:0x0
STM32L0x1/TIM22/CCER/CC1P:0x0
STM32L0x1/TIM22/CCER/CC1E:0x0
STM32L0x1/TIM22/CNT:0x0
STM32L0x1/TIM22/CNT/CNT:0x0
STM32L0x1/TIM22/PSC:0x0
STM32L0x1/TIM22/PSC/PSC:0x0
STM32L0x1/TIM22/ARR:0x0
STM32L0x1/TIM22/ARR/ARR:0x0
STM32L0x1/TIM22/CCR1:0x0
STM32L0x1/TIM22/CCR1/CCR1:0x0
STM32L0x1/TIM22/CCR2:0x0
STM32L0x1/TIM22/CCR2/CCR2:0x0
STM32L0x1/TIM22/OR:0x0
STM32L0x1/TIM22/OR/ETR_RMP:0x0
STM32L0x1/TIM22/OR/TI1_RMP:0x0
STM32L0x1/LPUART1/CR1:0x0
STM32L0x1/LPUART1/CR1/M1:0x0
STM32L0x1/LPUART1/CR1/DEAT4:0x0
STM32L0x1/LPUART1/CR1/DEAT3:0x0
STM32L0x1/LPUART1/CR1/DEAT2:0x0
STM32L0x1/LPUART1/CR1/DEAT1:0x0
STM32L0x1/LPUART1/CR1/DEAT0:0x0
STM32L0x1/LPUART1/CR1/DEDT4:0x0
STM32L0x1/LPUART1/CR1/DEDT3:0x0
STM32L0x1/LPUART1/CR1/DEDT2:0x0
STM32L0x1/LPUART1/CR1/DEDT1:0x0
STM32L0x1/LPUART1/CR1/DEDT0:0x0
STM32L0x1/LPUART1/CR1/CMIE:0x0
STM32L0x1/LPUART1/CR1/MME:0x0
STM32L0x1/LPUART1/CR1/M0:0x0
STM32L0x1/LPUART1/CR1/WAKE:0x0
STM32L0x1/LPUART1/CR1/PCE:0x0
STM32L0x1/LPUART1/CR1/PS:0x0
STM32L0x1/LPUART1/CR1/PEIE:0x0
STM32L0x1/LPUART1/CR1/TXEIE:0x0
STM32L0x1/LPUART1/CR1/TCIE:0x0
STM32L0x1/LPUART1/CR1/RXNEIE:0x0
STM32L0x1/LPUART1/CR1/IDLEIE:0x0
STM32L0x1/LPUART1/CR1/TE:0x0
STM32L0x1/LPUART1/CR1/RE:0x0
STM32L0x1/LPUART1/CR1/UESM:0x0
STM32L0x1/LPUART1/CR1/UE:0x0
STM32L0x1/LPUART1/CR2:0x0
STM32L0x1/LPUART1/CR2/ADD4_7:0x0
STM32L0x1/LPUART1/CR2/ADD0_3:0x0
STM32L0x1/LPUART1/CR2/MSBFIRST:0x0
STM32L0x1/LPUART1/CR2/TAINV:0x0
STM32L0x1/LPUART1/CR2/TXINV:0x0
STM32L0x1/LPUART1/CR2/RXINV:0x0
STM32L0x1/LPUART1/CR2/SWAP:0x0
STM32L0x1/LPUART1/CR2/STOP:0x0
STM32L0x1/LPUART1/CR2/CLKEN:0x0
STM32L0x1/LPUART1/CR2/ADDM7:0x0
STM32L0x1/LPUART1/CR3:0x0
STM32L0x1/LPUART1/CR3/WUFIE:0x0
STM32L0x1/LPUART1/CR3/WUS:0x0
STM32L0x1/LPUART1/CR3/DEP:0x0
STM32L0x1/LPUART1/CR3/DEM:0x0
STM32L0x1/LPUART1/CR3/DDRE:0x0
STM32L0x1/LPUART1/CR3/OVRDIS:0x0
STM32L0x1/LPUART1/CR3/CTSIE:0x0
STM32L0x1/LPUART1/CR3/CTSE:0x0
STM32L0x1/LPUART1/CR3/RTSE:0x0
STM32L0x1/LPUART1/CR3/DMAT:0x0
STM32L0x1/LPUART1/CR3/DMAR:0x0
STM32L0x1/LPUART1/CR3/HDSEL:0x0
STM32L0x1/LPUART1/CR3/EIE:0x0
STM32L0x1/LPUART1/BRR:0x0
STM32L0x1/LPUART1/BRR/BRR:0x0
STM32L0x1/LPUART1/RQR:null
STM32L0x1/LPUART1/RQR/RXFRQ:null
STM32L0x1/LPUART1/RQR/MMRQ:null
STM32L0x1/LPUART1/RQR/SBKRQ:null
STM32L0x1/LPUART1/ISR:0xc0
STM32L0x1/LPUART1/ISR/REACK:0x0
STM32L0x1/LPUART1/ISR/TEACK:0x0
STM32L0x1/LPUART1/ISR/WUF:0x0
STM32L0x1/LPUART1/ISR/RWU:0x0
STM32L0x1/LPUART1/ISR/SBKF:0x0
STM32L0x1/LPUART1/ISR/CMF:0x0
STM32L0x1/LPUART1/ISR/BUSY:0x0
STM32L0x1/LPUART1/ISR/CTS:0x0
STM32L0x1/LPUART1/ISR/CTSIF:0x0
STM32L0x1/LPUART1/ISR/TXE:0x1
STM32L0x1/LPUART1/ISR/TC:0x1
STM32L0x1/LPUART1/ISR/RXNE:0x0
STM32L0x1/LPUART1/ISR/IDLE:0x0
STM32L0x1/LPUART1/ISR/ORE:0x0
STM32L0x1/LPUART1/ISR/NF:0x0
STM32L0x1/LPUART1/ISR/FE:0x0
STM32L0x1/LPUART1/ISR/PE:0x0
STM32L0x1/LPUART1/ICR:null
STM32L0x1/LPUART1/ICR/WUCF:null
STM32L0x1/LPUART1/ICR/CMCF:null
STM32L0x1/LPUART1/ICR/CTSCF:null
STM32L0x1/LPUART1/ICR/TCCF:null
STM32L0x1/LPUART1/ICR/IDLECF:null
STM32L0x1/LPUART1/ICR/ORECF:null
STM32L0x1/LPUART1/ICR/NCF:null
STM32L0x1/LPUART1/ICR/FECF:null
STM32L0x1/LPUART1/ICR/PECF:null
STM32L0x1/LPUART1/RDR:0x0
STM32L0x1/LPUART1/RDR/RDR:0x0
STM32L0x1/LPUART1/TDR:0x0
STM32L0x1/LPUART1/TDR/TDR:0x0
STM32L0x1/NVIC/ISER:0x0
STM32L0x1/NVIC/ISER/SETENA:0x0
STM32L0x1/NVIC/ICER:0x0
STM32L0x1/NVIC/ICER/CLRENA:0x0
STM32L0x1/NVIC/ISPR:0x10000000
STM32L0x1/NVIC/ISPR/SETPEND:0x10000000
STM32L0x1/NVIC/ICPR:0x10000000
STM32L0x1/NVIC/ICPR/CLRPEND:0x10000000
STM32L0x1/NVIC/IPR0:0x0
STM32L0x1/NVIC/IPR0/PRI_0:0x0
STM32L0x1/NVIC/IPR0/PRI_1:0x0
STM32L0x1/NVIC/IPR0/PRI_2:0x0
STM32L0x1/NVIC/IPR0/PRI_3:0x0
STM32L0x1/NVIC/IPR1:0x0
STM32L0x1/NVIC/IPR1/PRI_4:0x0
STM32L0x1/NVIC/IPR1/PRI_5:0x0
STM32L0x1/NVIC/IPR1/PRI_6:0x0
STM32L0x1/NVIC/IPR1/PRI_7:0x0
STM32L0x1/NVIC/IPR2:0x0
STM32L0x1/NVIC/IPR2/PRI_8:0x0
STM32L0x1/NVIC/IPR2/PRI_9:0x0
STM32L0x1/NVIC/IPR2/PRI_10:0x0
STM32L0x1/NVIC/IPR2/PRI_11:0x0
STM32L0x1/NVIC/IPR3:0x0
STM32L0x1/NVIC/IPR3/PRI_12:0x0
STM32L0x1/NVIC/IPR3/PRI_13:0x0
STM32L0x1/NVIC/IPR3/PRI_14:0x0
STM32L0x1/NVIC/IPR3/PRI_15:0x0
STM32L0x1/NVIC/IPR4:0x0
STM32L0x1/NVIC/IPR4/PRI_16:0x0
STM32L0x1/NVIC/IPR4/PRI_17:0x0
STM32L0x1/NVIC/IPR4/PRI_18:0x0
STM32L0x1/NVIC/IPR4/PRI_19:0x0
STM32L0x1/NVIC/IPR5:0x0
STM32L0x1/NVIC/IPR5/PRI_20:0x0
STM32L0x1/NVIC/IPR5/PRI_21:0x0
STM32L0x1/NVIC/IPR5/PRI_22:0x0
STM32L0x1/NVIC/IPR5/PRI_23:0x0
STM32L0x1/NVIC/IPR6:0x0
STM32L0x1/NVIC/IPR6/PRI_24:0x0
STM32L0x1/NVIC/IPR6/PRI_25:0x0
STM32L0x1/NVIC/IPR6/PRI_26:0x0
STM32L0x1/NVIC/IPR6/PRI_27:0x0
STM32L0x1/NVIC/IPR7:0x0
STM32L0x1/NVIC/IPR7/PRI_28:0x0
STM32L0x1/NVIC/IPR7/PRI_29:0x0
STM32L0x1/NVIC/IPR7/PRI_30:0x0
STM32L0x1/NVIC/IPR7/PRI_31:0x0
STM32L0x1/MPU/MPU_TYPER:0x0
STM32L0x1/MPU/MPU_TYPER/SEPARATE:0x0
STM32L0x1/MPU/MPU_TYPER/DREGION:0x0
STM32L0x1/MPU/MPU_TYPER/IREGION:0x0
STM32L0x1/MPU/MPU_CTRL:0x0
STM32L0x1/MPU/MPU_CTRL/ENABLE:0x0
STM32L0x1/MPU/MPU_CTRL/HFNMIENA:0x0
STM32L0x1/MPU/MPU_CTRL/PRIVDEFENA:0x0
STM32L0x1/MPU/MPU_RNR:0x0
STM32L0x1/MPU/MPU_RNR/REGION:0x0
STM32L0x1/MPU/MPU_RBAR:0x0
STM32L0x1/MPU/MPU_RBAR/REGION:0x0
STM32L0x1/MPU/MPU_RBAR/VALID:0x0
STM32L0x1/MPU/MPU_RBAR/ADDR:0x0
STM32L0x1/MPU/MPU_RASR:0x0
STM32L0x1/MPU/MPU_RASR/ENABLE:0x0
STM32L0x1/MPU/MPU_RASR/SIZE:0x0
STM32L0x1/MPU/MPU_RASR/SRD:0x0
STM32L0x1/MPU/MPU_RASR/B:0x0
STM32L0x1/MPU/MPU_RASR/C:0x0
STM32L0x1/MPU/MPU_RASR/S:0x0
STM32L0x1/MPU/MPU_RASR/TEX:0x0
STM32L0x1/MPU/MPU_RASR/AP:0x0
STM32L0x1/MPU/MPU_RASR/XN:0x0
STM32L0x1/STK/CSR:0x0
STM32L0x1/STK/CSR/ENABLE:0x0
STM32L0x1/STK/CSR/TICKINT:0x0
STM32L0x1/STK/CSR/CLKSOURCE:0x0
STM32L0x1/STK/CSR/COUNTFLAG:0x0
STM32L0x1/STK/RVR:0xffffff
STM32L0x1/STK/RVR/RELOAD:0xffffff
STM32L0x1/STK/CVR:0xffffff
STM32L0x1/STK/CVR/CURRENT:0xffffff
STM32L0x1/STK/CALIB:0x40000f9f
STM32L0x1/STK/CALIB/TENMS:0xf9f
STM32L0x1/STK/CALIB/SKEW:0x1
STM32L0x1/STK/CALIB/NOREF:0x0
STM32L0x1/SCB/CPUID:0x410cc601
STM32L0x1/SCB/CPUID/Revision:0x1
STM32L0x1/SCB/CPUID/PartNo:0xc60
STM32L0x1/SCB/CPUID/Architecture:0xc
STM32L0x1/SCB/CPUID/Variant:0x0
STM32L0x1/SCB/CPUID/Implementer:0x41
STM32L0x1/SCB/ICSR:0x400000
STM32L0x1/SCB/ICSR/VECTACTIVE:0x0
STM32L0x1/SCB/ICSR/RETTOBASE:0x0
STM32L0x1/SCB/ICSR/VECTPENDING:0x0
STM32L0x1/SCB/ICSR/ISRPENDING:0x1
STM32L0x1/SCB/ICSR/PENDSTCLR:0x0
STM32L0x1/SCB/ICSR/PENDSTSET:0x0
STM32L0x1/SCB/ICSR/PENDSVCLR:0x0
STM32L0x1/SCB/ICSR/PENDSVSET:0x0
STM32L0x1/SCB/ICSR/NMIPENDSET:0x0
STM32L0x1/SCB/VTOR:0x0
STM32L0x1/SCB/VTOR/TBLOFF:0x0
STM32L0x1/SCB/AIRCR:0xfa050000
STM32L0x1/SCB/AIRCR/VECTCLRACTIVE:0x0
STM32L0x1/SCB/AIRCR/SYSRESETREQ:0x0
STM32L0x1/SCB/AIRCR/ENDIANESS:0x0
STM32L0x1/SCB/AIRCR/VECTKEYSTAT:0xfa05
STM32L0x1/SCB/SCR:0x0
STM32L0x1/SCB/SCR/SLEEPONEXIT:0x0
STM32L0x1/SCB/SCR/SLEEPDEEP:0x0
STM32L0x1/SCB/SCR/SEVEONPEND:0x0
STM32L0x1/SCB/CCR:0x208
STM32L0x1/SCB/CCR/NONBASETHRDENA:0x0
STM32L0x1/SCB/CCR/USERSETMPEND:0x0
STM32L0x1/SCB/CCR/UNALIGN__TRP:0x1
STM32L0x1/SCB/CCR/DIV_0_TRP:0x0
STM32L0x1/SCB/CCR/BFHFNMIGN:0x0
STM32L0x1/SCB/CCR/STKALIGN:0x1
STM32L0x1/SCB/SHPR2:0x0
STM32L0x1/SCB/SHPR2/PRI_11:0x0
STM32L0x1/SCB/SHPR3:0x0
STM32L0x1/SCB/SHPR3/PRI_14:0x0
STM32L0x1/SCB/SHPR3/PRI_15:0x0
