V 000055 55 7919          1580965266373 implementation
(_unit VHDL(axi_traffic_gen_v2_0_21_bmg_wrap 0 59(implementation 0 188))
	(_version vde)
	(_time 1580965266397 2020.02.05 23:01:06)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.vhd\))
	(_parameters tan)
	(_code 292b7b2c287e743c7f2f2c7f3b73792f2f2f2f2f202f2a)
	(_ent
		(_time 1580965266367)
	)
	(_inst proc_bmg 0 264(_ent lib_bmg_v1_0_13 blk_mem_gen_wrapper)
		(_gen
			((c_family)(_code 0))
			((c_xdevicefamily)(_code 1))
			((c_elaboration_dir)(_code 2))
			((c_mem_type)(_code 3))
			((c_algorithm)(_code 4))
			((c_prim_type)(_code 5))
			((c_byte_size)(_code 6))
			((c_sim_collision_check)(_code 7))
			((c_common_clk)(_code 8))
			((c_disable_warn_bhv_coll)(_code 9))
			((c_disable_warn_bhv_range)(_code 10))
			((c_load_init_file)(_code 11))
			((c_init_file_name)(_code 12))
			((c_use_default_data)(_code 13))
			((c_default_data)(_code 14))
			((c_has_mem_output_regs_a)(_code 15))
			((c_has_mux_output_regs_a)(_code 16))
			((c_write_width_a)(_code 17))
			((c_read_width_a)(_code 18))
			((c_write_depth_a)(_code 19))
			((c_read_depth_a)(_code 20))
			((c_addra_width)(_code 21))
			((c_write_mode_a)(_code 22))
			((c_has_ena)(_code 23))
			((c_has_regcea)(_code 24))
			((c_has_ssra)(_code 25))
			((c_sinita_val)(_code 26))
			((c_use_byte_wea)(_code 27))
			((c_wea_width)(_code 28))
			((c_has_mem_output_regs_b)(_code 29))
			((c_has_mux_output_regs_b)(_code 30))
			((c_write_width_b)(_code 31))
			((c_read_width_b)(_code 32))
			((c_write_depth_b)(_code 33))
			((c_read_depth_b)(_code 34))
			((c_addrb_width)(_code 35))
			((c_write_mode_b)(_code 36))
			((c_has_enb)(_code 37))
			((c_has_regceb)(_code 38))
			((c_has_ssrb)(_code 39))
			((c_sinitb_val)(_code 40))
			((c_use_byte_web)(_code 41))
			((c_web_width)(_code 42))
			((c_mux_pipeline_stages)(_code 43))
			((c_use_ecc)(_code 44))
			((c_use_ramb16bwer_rst_bhv)(_code 45))
			((bmg_xpm_sel)(_code 46))
		)
		(_port
			((clka)(clka))
			((ssra)(ssra))
			((dina)(dina))
			((addra)(addra))
			((ena)(ena))
			((regcea)(regcea))
			((wea)(wea))
			((douta)(douta))
			((clkb)(clkb))
			((ssrb)(ssrb))
			((dinb)(dinb))
			((addrb)(addrb))
			((enb)(enb))
			((regceb)(regceb))
			((web)(web))
			((doutb)(doutb))
			((dbiterr)(dbiterr))
			((sbiterr)(sbiterr))
		)
	)
	(_object
		(_type(_int ~STRING~12 0 63(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c_family 0 0 63(_ent(_string \"virtex5"\))))
		(_type(_int ~STRING~121 0 64(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c_xdevicefamily 1 0 64(_ent(_string \"virtex5"\))))
		(_type(_int ~STRING~122 0 72(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c_elaboration_dir 2 0 72(_ent(_string \""\))))
		(_gen(_int c_mem_type -2 0 74 \2\ (_ent((i 2)))))
		(_gen(_int c_algorithm -2 0 81 \1\ (_ent((i 1)))))
		(_gen(_int c_prim_type -2 0 84 \1\ (_ent((i 1)))))
		(_gen(_int c_byte_size -2 0 92 \9\ (_ent((i 9)))))
		(_type(_int ~STRING~123 0 95(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c_sim_collision_check 3 0 95(_ent(_string \"NONE"\))))
		(_gen(_int c_common_clk -2 0 100 \1\ (_ent((i 1)))))
		(_gen(_int c_disable_warn_bhv_coll -2 0 101 \0\ (_ent((i 0)))))
		(_gen(_int c_disable_warn_bhv_range -2 0 102 \0\ (_ent((i 0)))))
		(_gen(_int c_load_init_file -2 0 105 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~124 0 106(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c_init_file_name 4 0 106(_ent(_string \"no_coe_file_loaded"\))))
		(_gen(_int c_use_default_data -2 0 107 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~125 0 108(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c_default_data 5 0 108(_ent(_string \"0"\))))
		(_gen(_int c_has_mem_output_regs_a -2 0 111 \0\ (_ent((i 0)))))
		(_gen(_int c_has_mux_output_regs_a -2 0 112 \0\ (_ent((i 0)))))
		(_gen(_int c_write_width_a -2 0 113 \32\ (_ent gms((i 32)))))
		(_gen(_int c_read_width_a -2 0 114 \32\ (_ent gms((i 32)))))
		(_gen(_int c_write_depth_a -2 0 115 \64\ (_ent((i 64)))))
		(_gen(_int c_read_depth_a -2 0 116 \64\ (_ent((i 64)))))
		(_gen(_int c_addra_width -2 0 117 \6\ (_ent gms((i 6)))))
		(_type(_int ~STRING~126 0 118(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c_write_mode_a 6 0 118(_ent(_string \"WRITE_FIRST"\))))
		(_gen(_int c_has_ena -2 0 122 \1\ (_ent((i 1)))))
		(_gen(_int c_has_regcea -2 0 123 \0\ (_ent((i 0)))))
		(_gen(_int c_has_ssra -2 0 124 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~127 0 125(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c_sinita_val 7 0 125(_ent(_string \"0"\))))
		(_gen(_int c_use_byte_wea -2 0 126 \0\ (_ent((i 0)))))
		(_gen(_int c_wea_width -2 0 127 \1\ (_ent gms((i 1)))))
		(_gen(_int c_has_mem_output_regs_b -2 0 130 \0\ (_ent((i 0)))))
		(_gen(_int c_has_mux_output_regs_b -2 0 131 \0\ (_ent((i 0)))))
		(_gen(_int c_write_width_b -2 0 132 \32\ (_ent gms((i 32)))))
		(_gen(_int c_read_width_b -2 0 133 \32\ (_ent gms((i 32)))))
		(_gen(_int c_write_depth_b -2 0 134 \64\ (_ent((i 64)))))
		(_gen(_int c_read_depth_b -2 0 135 \64\ (_ent((i 64)))))
		(_gen(_int c_addrb_width -2 0 136 \6\ (_ent gms((i 6)))))
		(_type(_int ~STRING~128 0 137(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c_write_mode_b 8 0 137(_ent(_string \"WRITE_FIRST"\))))
		(_gen(_int c_has_enb -2 0 141 \1\ (_ent((i 1)))))
		(_gen(_int c_has_regceb -2 0 142 \0\ (_ent((i 0)))))
		(_gen(_int c_has_ssrb -2 0 143 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~129 0 144(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int c_sinitb_val 9 0 144(_ent(_string \"0"\))))
		(_gen(_int c_use_byte_web -2 0 145 \0\ (_ent((i 0)))))
		(_gen(_int c_web_width -2 0 146 \1\ (_ent gms((i 1)))))
		(_gen(_int c_mux_pipeline_stages -2 0 149 \0\ (_ent((i 0)))))
		(_gen(_int c_use_ecc -2 0 152 \0\ (_ent((i 0)))))
		(_gen(_int c_use_ramb16bwer_rst_bhv -2 0 154 \0\ (_ent((i 0)))))
		(_port(_int clka -3 0 162(_ent(_in))))
		(_port(_int ssra -3 0 163(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{c_write_width_a-1~downto~0}~12 0 164(_array -3((_dto c 47 i 0)))))
		(_port(_int dina 10 0 164(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{c_addra_width-1~downto~0}~12 0 165(_array -3((_dto c 48 i 0)))))
		(_port(_int addra 11 0 165(_ent(_in))))
		(_port(_int ena -3 0 166(_ent(_in((i 3))))))
		(_port(_int regcea -3 0 167(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{c_wea_width-1~downto~0}~12 0 168(_array -3((_dto c 49 i 0)))))
		(_port(_int wea 12 0 168(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{c_read_width_a-1~downto~0}~12 0 169(_array -3((_dto c 50 i 0)))))
		(_port(_int douta 13 0 169(_ent(_out))))
		(_port(_int clkb -3 0 172(_ent(_in((i 2))))))
		(_port(_int ssrb -3 0 173(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{c_write_width_b-1~downto~0}~12 0 174(_array -3((_dto c 51 i 0)))))
		(_port(_int dinb 14 0 174(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{c_addrb_width-1~downto~0}~12 0 175(_array -3((_dto c 52 i 0)))))
		(_port(_int addrb 15 0 175(_ent(_in((_others(i 2)))))))
		(_port(_int enb -3 0 176(_ent(_in((i 3))))))
		(_port(_int regceb -3 0 177(_ent(_in((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{c_web_width-1~downto~0}~12 0 178(_array -3((_dto c 53 i 0)))))
		(_port(_int web 16 0 178(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{c_read_width_b-1~downto~0}~12 0 179(_array -3((_dto c 54 i 0)))))
		(_port(_int doutb 17 0 179(_ent(_out))))
		(_port(_int dbiterr -3 0 181(_ent(_out))))
		(_port(_int sbiterr -3 0 183(_ent(_out))))
		(_cnst(_int bmg_xpm_sel -2 0 189(_arch((i 1)))))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . implementation 55 -1)
)
V 000062 55 328           1580965269782 $root 0000000000483 3
ªU    ªU   0  ã  Í“ìtàÄp8Eùƒá]C=|6 µº–…û†´)ŒÎzl¯¸yZá¬qªzœÂ½!ÜÐË\åH ã ‚.éµÂGÖïh¸RfkûêÔfÐxò©1ZÈî¾ž
nŒš¢€y¿öCW<à5žì²žÕ,Œ¶”%4!¦¾~}jŸÆã“@™»;€zc€Ý÷ qroÐ”6M…P5ä‹‹3%5è÷úM@õÀ*õü’¨õã#ÔÁæ°q4p\ž¡§¯ú­œô‹—t"Wdô’a¹!(á¬u ‹C¾E |#uÅsÁPŸàâÅ«ÔôW©¾Øv…®XÃâñ¸VÔå(×ã‰BZ	#?É‰éE=À“®›$>}KNÎ…÷FZ^gkŽqâÆ‚½xàœ®3>UªUªV 000078 55 1348          1580965269784 axi_traffic_gen_v2_0_21_asynch_rst_ff
(_unit VERILOG 6.3579.6.768 (axi_traffic_gen_v2_0_21_asynch_rst_ff 0 55(axi_traffic_gen_v2_0_21_asynch_rst_ff 0 55))
	(_version vde)
	(_time 1580965269037 2020.02.05 23:01:09)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 797a7e79782e246c2e7f6d222a7f787f7f7f7f7f70)
	(_ent
		(_time 1580965269037)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_port (_int data ~wire 0 56 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int clk ~wire 0 57 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_port (_int reset ~wire 0 58 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_port (_int q ~reg 0 59 (_arch (_out)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#64_0@ (_arch 0 0 64 (_prcs 0(_trgt(3))(_read(2)(0))(_sens(1)(2))(_dssslclk(1))(_edge 35 35)
				(_need_init)
			)))
		)
	)
	
	
	(_model . axi_traffic_gen_v2_0_21_asynch_rst_ff 2 -1)

)
V 000074 55 3189          1580965269786 axi_traffic_gen_v2_0_21_slvram_v7
(_unit VERILOG 6.3579.6.768 (axi_traffic_gen_v2_0_21_slvram_v7 0 129(axi_traffic_gen_v2_0_21_slvram_v7 0 129))
	(_version vde)
	(_time 1580965269037 2020.02.05 23:01:09)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 797a7e79782e246c7b7a6d222a7f787f7f7f7f7f70)
	(_ent
		(_time 1580965269037)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_object
		(_type (_int ~vector~0 0 130 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~0 0 130 \"virtex7"\ (_ent -1 (_string \V"virtex7"\))))
		(_type (_int ~vector~1 0 131 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_DATAWIDTH ~vector~1 0 131 \64\ (_ent -1 (_cnst \64\))))
		(_type (_int ~vector~2 0 132 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_SIZE ~vector~2 0 132 \1024\ (_ent -1 (_cnst \1024\))))
		(_type (_int ~vector~3 0 133 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ADDR_WIDTH ~vector~3 0 133 \10\ (_ent -1 (_cnst \10\))))
		(_type (_int ~vector~4 0 136 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_INITRAM_F ~vector~4 0 136 \"NONE"\ (_ent -1 (_string \V"NONE"\))))
		(_port (_int clk_a ~wire 0 137 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_DATAWIDTH/8-1:0]wire~ 0 138 (_array ~wire ((_range  1)))))
		(_port (_int we_a ~[C_DATAWIDTH/8-1:0]wire~ 0 138 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_ADDR_WIDTH-1:0]wire~ 0 139 (_array ~wire ((_range  2)))))
		(_port (_int addr_a ~[C_ADDR_WIDTH-1:0]wire~ 0 139 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_DATAWIDTH-1:0]wire~ 0 140 (_array ~wire ((_range  3)))))
		(_port (_int wr_data_a ~[C_DATAWIDTH-1:0]wire~ 0 140 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rd_data_a ~[C_DATAWIDTH-1:0]wire~ 0 141 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int clk_b ~wire 0 143 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int we_b ~[C_DATAWIDTH/8-1:0]wire~ 0 144 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int addr_b ~[C_ADDR_WIDTH-1:0]wire~ 0 145 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int wr_data_b ~[C_DATAWIDTH-1:0]wire~ 0 146 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rd_data_b ~[C_DATAWIDTH-1:0]wire~ 0 147 (_arch (_out)))(_net scalared)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#0_0@ (_int 0 0 0 0 (_prcs 0 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst ram0 0 154 (_ent . axi_traffic_gen_v2_0_21_inferram)
		(_gen
			((C_FAMILY) (C_FAMILY))
			((C_RAMINIT_F) (C_INITRAM_F))
			((SIZE) (C_SIZE))
			((ADDR_WIDTH) (C_ADDR_WIDTH))
			((NB_COL) (_code  4))
			((COL_WIDTH) (_cnst \8\))
			((INFER_TYPE) (_cnst \1\))
		)
		(_port
			((clk) (clk_a))
			((wea) (we_a))
			((web) (we_b))
			((addra) (addr_a))
			((addrb) (addr_b))
			((dia) (wr_data_a))
			((dib) (wr_data_b))
			((doa) (rd_data_a))
			((dob) (rd_data_b))
		)
	)
	(_model . axi_traffic_gen_v2_0_21_slvram_v7 5 -1)

)
V 000073 55 8418          1580965269788 axi_traffic_gen_v2_0_21_inferram
(_unit VERILOG 6.3579.6.768 (axi_traffic_gen_v2_0_21_inferram 0 552(axi_traffic_gen_v2_0_21_inferram 0 552))
	(_version vde)
	(_time 1580965269037 2020.02.05 23:01:09)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 13))
	(_code 797a7e79782e246c2f7f7c766b23297f7f7f7f7f707f7a)
	(_ent
		(_time 1580965269037)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 555 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~0 0 555 \"virtex7"\ (_ent -1 (_string \V"virtex7"\))))
		(_type (_int ~vector~1 0 556 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RAMINIT_F ~vector~1 0 556 \"NONE"\ (_ent -1 (_string \V"NONE"\))))
		(_type (_int ~vector~2 0 557 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SIZE ~vector~2 0 557 \1024\ (_ent -1 (_cnst \1024\))))
		(_type (_int ~vector~3 0 558 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ADDR_WIDTH ~vector~3 0 558 \10\ (_ent -1 (_cnst \10\))))
		(_type (_int ~vector~4 0 559 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int COL_WIDTH ~vector~4 0 559 \8\ (_ent -1 (_cnst \8\))))
		(_type (_int ~vector~5 0 560 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int NB_COL ~vector~5 0 560 \4\ (_ent -1 (_cnst \4\))))
		(_type (_int ~vector~6 0 561 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int INFER_TYPE ~vector~6 0 561 \0\ (_ent -1 (_cnst \0\))))
		(_port (_int clk ~wire 0 552 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[NB_COL-1:0]wire~ 0 552 (_array ~wire ((_range  32)))))
		(_port (_int wea ~[NB_COL-1:0]wire~ 0 552 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int web ~[NB_COL-1:0]wire~ 0 552 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[ADDR_WIDTH-1:0]wire~ 0 552 (_array ~wire ((_range  33)))))
		(_port (_int addra ~[ADDR_WIDTH-1:0]wire~ 0 552 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int addrb ~[ADDR_WIDTH-1:0]wire~ 0 552 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[NB_COL*COL_WIDTH-1:0]wire~ 0 552 (_array ~wire ((_range  34)))))
		(_port (_int dia ~[NB_COL*COL_WIDTH-1:0]wire~ 0 552 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int dib ~[NB_COL*COL_WIDTH-1:0]wire~ 0 552 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int doa ~[NB_COL*COL_WIDTH-1:0]wire~ 0 552 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int dob ~[NB_COL*COL_WIDTH-1:0]wire~ 0 552 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[NB_COL*COL_WIDTH-1:0]reg~[SIZE-1:0]~ 0 573 (_array ~reg ((_range  35)(_range  36)))))
		(_sig (_int RAM ~[NB_COL*COL_WIDTH-1:0]reg~[SIZE-1:0]~ 0 573 (_arch (_uni ))) (_reg memory )(_flags2))
		(_type (_int ~integer~S 0 575 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int k ~integer~S 0 575 (_arch (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[NB_COL*COL_WIDTH-1:0]reg~ 0 579 (_array ~reg ((_range  37)))))
		(_sig (_int doa_r ~[NB_COL*COL_WIDTH-1:0]reg~ 0 579 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int dob_r ~[NB_COL*COL_WIDTH-1:0]reg~ 0 580 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int dumpRAM.fileh ~integer~S 0 628 (_subprogram dumpRAM (_in)))(_reg integer)(_flags2))
		(_subprogram
			(_func \$readmemh\)
			(_int dumpRAM 0 0 627 (_arch (_proc)(_trgt(10))(_read(10)(13)(9))(_mon(13)(9)(10))))
			(_int ^dumpRAM^^ 1 0 637 (_int (_func)))
			(_int ^dumpRAM^^^OUT 2 0 637 (_int (_func)))

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 0 (_virtual))))
		)
	)
	
	
	(_scope
		(_unit dumpRAM task 0 627)
	)
	(_generate MEM_INFER_WR 0 582 (_vif  (_code 17))
	  (_generate ramwritea 0 596 (_vfor  (_code 18) (_code 19) (_code 20))
	    (_object
	    	(_type (_int ~vector~0 0 595 (_array ~reg ((_uto i 0 i 0)))(_attribute signed)))
	    	(_gen (_int i ~vector~0 0 595  \0\ (_ent -1 (_cnst \0\)))(_cnst))
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#597_7@ (_arch 7 0 597 (_prcs 0(_trgt(9))(_read(0)(1(_index 13))(3)(5(_range 14)))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_8@ (_int 8 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@INITIAL#583_4@ (_arch 4 0 583 (_prcs 0(_trgt(10)(9))(_read(10))
	  		)))
	  		(@ALWAYS#592_5@ (_arch 5 0 592 (_prcs 1(_trgt(11))(_read(0)(9)(3))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_6@ (_int 6 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	)
	(_generate MEM_INFER_RD 0 608 (_vif  (_code 21))
	  (_generate ramwriteb 0 613 (_vfor  (_code 22) (_code 23) (_code 24))
	    (_object
	    	(_type (_int ~vector~1 0 612 (_array ~reg ((_uto i 0 i 0)))(_attribute signed)))
	    	(_gen (_int l ~vector~1 0 612  \0\ (_ent -1 (_cnst \0\)))(_cnst))
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#614_11@ (_arch 11 0 614 (_prcs 0(_trgt(9))(_read(0)(2(_index 15))(4)(6(_range 16)))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_12@ (_int 12 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#609_9@ (_arch 9 0 609 (_prcs 0(_trgt(12))(_read(0)(9)(4))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_10@ (_int 10 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	)
	(_generate MEM_INFER_BLK_MEM 0 637 (_vif  (_code 25))
	  (_object
	  	(_sig (_int \1 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \2 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_sig (_int \3 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_sig (_int \4 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \5 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_sig (_int \6 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst inst 0 638 (_ent . axi_traffic_gen_v2_0_21_bmg_wrap)
	  	(_gen
	  		((c_family) (C_FAMILY))
	  		((c_xdevicefamily) (C_FAMILY))
	  		((c_elaboration_dir) (_string \V"./"\))
	  		((c_mem_type) (_cnst \2\))
	  		((c_algorithm) (_cnst \1\))
	  		((c_prim_type) (_cnst \1\))
	  		((c_byte_size) (_cnst \8\))
	  		((c_sim_collision_check) (_string \V"NONE"\))
	  		((c_common_clk) (_cnst \0\))
	  		((c_disable_warn_bhv_coll) (_cnst \0\))
	  		((c_disable_warn_bhv_range) (_cnst \0\))
	  		((c_load_init_file) (_cnst \1\))
	  		((c_init_file_name) (C_RAMINIT_F))
	  		((c_use_default_data) (_cnst \1\))
	  		((c_default_data) (_string \V"0"\))
	  		((c_has_mem_output_regs_a) (_cnst \0\))
	  		((c_has_mux_output_regs_a) (_cnst \0\))
	  		((c_write_width_a) (_code  26))
	  		((c_read_width_a) (_code  27))
	  		((c_write_depth_a) (SIZE))
	  		((c_read_depth_a) (SIZE))
	  		((c_addra_width) (ADDR_WIDTH))
	  		((c_write_mode_a) (_string \V"READ_FIRST"\))
	  		((c_has_ena) (_cnst \0\))
	  		((c_has_regcea) (_cnst \0\))
	  		((c_has_ssra) (_cnst \0\))
	  		((c_sinita_val) (_string \V"0"\))
	  		((c_use_byte_wea) (_cnst \1\))
	  		((c_wea_width) (NB_COL))
	  		((c_has_mem_output_regs_b) (_cnst \0\))
	  		((c_has_mux_output_regs_b) (_cnst \0\))
	  		((c_write_width_b) (_code  28))
	  		((c_read_width_b) (_code  29))
	  		((c_write_depth_b) (SIZE))
	  		((c_read_depth_b) (SIZE))
	  		((c_addrb_width) (ADDR_WIDTH))
	  		((c_write_mode_b) (_string \V"READ_FIRST"\))
	  		((c_has_enb) (_cnst \0\))
	  		((c_has_regceb) (_cnst \0\))
	  		((c_has_ssrb) (_cnst \0\))
	  		((c_sinitb_val) (_string \V"0"\))
	  		((c_use_byte_web) (_cnst \1\))
	  		((c_web_width) (NB_COL))
	  		((c_mux_pipeline_stages) (_cnst \0\))
	  		((c_use_ecc) (_cnst \0\))
	  		((c_use_ramb16bwer_rst_bhv) (_cnst \0\))
	  	)
	  	(_port
	  		((clka) (clk))
	  		((ssra) (\1 \))
	  		((ena) (\2 \))
	  		((regcea) (\3 \))
	  		((wea) (wea))
	  		((dina) (dia))
	  		((addra) (addra))
	  		((douta) (doa))
	  		((clkb) (clk))
	  		((ssrb) (\4 \))
	  		((enb) (\5 \))
	  		((regceb) (\6 \))
	  		((dinb) (dib))
	  		((addrb) (addrb))
	  		((web) (web))
	  		((doutb) (dob))
	  		((dbiterr) (_open))
	  		((sbiterr) (_open))
	  	)
	  	(_delay (_code  30)(_code  31))
	  )
	)
	(_model . axi_traffic_gen_v2_0_21_inferram 44 -1)

)
V 000073 55 4875          1580965269790 axi_traffic_gen_v2_0_21_regslice
(_unit VERILOG 6.3579.6.768 (axi_traffic_gen_v2_0_21_regslice 0 401(axi_traffic_gen_v2_0_21_regslice 0 401))
	(_version vde)
	(_time 1580965269037 2020.02.05 23:01:09)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 13))
	(_code 797a7e79782e246c2a2a6d222a7f787f7f7f7f7f70)
	(_ent
		(_time 1580965269037)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 403 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DWIDTH ~vector~0 0 403 \64\ (_ent -1 (_cnst \64\))))
		(_type (_int ~vector~1 0 404 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int IDWIDTH ~vector~1 0 404 \64\ (_ent -1 (_cnst \64\))))
		(_type (_int ~vector~2 0 405 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATADEPTH ~vector~2 0 405 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~3 0 407 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int IDDEPTH ~vector~3 0 407 \2\ (_ent -1 (_cnst \2\))))
		(_type (_int ~[DWIDTH-1:0]wire~ 0 409 (_array ~wire ((_range  15)))))
		(_port (_int din ~[DWIDTH-1:0]wire~ 0 409 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int dout ~[DWIDTH-1:0]wire~ 0 410 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int dout_early ~[DWIDTH-1:0]wire~ 0 411 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[IDWIDTH-1:0]wire~ 0 412 (_array ~wire ((_range  16)))))
		(_port (_int idin ~[IDWIDTH-1:0]wire~ 0 412 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int idout ~[IDWIDTH-1:0]wire~ 0 413 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int id_stable ~wire 0 414 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int id_stable_ff ~reg 0 415 (_arch (_out)))(_reg)(_flags2))
		(_port (_int data_stable ~wire 0 416 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int clk ~wire 0 417 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int reset ~wire 0 418 (_arch (_in)))(_net scalared)(_flags1))
		(_sig (_int reset_reg ~wire 0 420 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[DWIDTH-1:0]reg~[0:DATADEPTH-1]~ 0 423 (_array ~reg ((_range  17)(_range  18)))))
		(_sig (_int datapath ~[DWIDTH-1:0]reg~[0:DATADEPTH-1]~ 0 423 (_arch (_uni ))) (_reg memory )(_flags1))
		(_type (_int ~[IDWIDTH-1:0]reg~[0:IDDEPTH-1]~ 0 424 (_array ~reg ((_range  19)(_range  20)))))
		(_sig (_int idpath ~[IDWIDTH-1:0]reg~[0:IDDEPTH-1]~ 0 424 (_arch (_uni ))) (_reg memory )(_flags1))
		(_type (_int ~[DATADEPTH-1:0]reg~ 0 425 (_array ~reg ((_range  21)))))
		(_sig (_int din_newpath ~[DATADEPTH-1:0]reg~ 0 425 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[IDDEPTH-1:0]reg~ 0 426 (_array ~reg ((_range  22)))))
		(_sig (_int idin_newpath ~[IDDEPTH-1:0]reg~ 0 426 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~integer~S 0 429 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int ix ~integer~S 0 429 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int din_new ~wire 0 434 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int idin_new ~wire 0 435 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#421_0@ (_arch 0 0 421 (_prcs 0(_ass)(_simple)(_trgt(10))(_sens(9))
			)))
			(@ASSIGN#434_1@ (_arch 1 0 434 (_prcs 1(_ass)(_simple)(_trgt(16))(_sens(0)(11(_index 23)))
			)))
			(@ASSIGN#435_2@ (_arch 2 0 435 (_prcs 2(_ass)(_simple)(_trgt(17))(_sens(3)(12(_index 24)))
			)))
			(@ALWAYS#437_3@ (_arch 3 0 437 (_prcs 3(_trgt(15)(11)(12)(14)(13)(11(_index 23))(12(_index 24))(13(_index 23))(14(_index 24))(6))(_read(8)(10)(15)(0)(3)(16)(17)(11)(13)(12)(14)(5))
				(_need_init)
			)))
			(@ASSIGN#488_4@ (_arch 4 0 488 (_prcs 4(_ass)(_simple)(_trgt(1))(_sens(11(0)))
			)))
			(@ASSIGN#489_5@ (_arch 5 0 489 (_prcs 5(_ass)(_simple)(_trgt(4))(_sens(12(0)))
			)))
			(@ASSIGN#490_6@ (_arch 6 0 490 (_prcs 6(_ass)(_simple)(_trgt(5))(_sens(14)(17))
			)))
			(@ASSIGN#491_7@ (_arch 7 0 491 (_prcs 7(_ass)(_simple)(_trgt(7))(_sens(13))
			)))
			(@INTERNAL#0_8@ (_int 8 0 0 0 (_prcs 8 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate g1 0 480 (_vif  (_code 13))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#481_9@ (_arch 9 0 481 (_prcs 0(_ass)(_simple)(_trgt(2))(_sens(11(1)))
	  		)))
	  		(@INTERNAL#0_10@ (_int 10 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate g2 0 482 (_vif  (_code 14))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#483_11@ (_arch 11 0 483 (_prcs 0(_ass)(_simple)(_trgt(2))
	  		)))
	  		(@INTERNAL#0_12@ (_int 12 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_model . axi_traffic_gen_v2_0_21_regslice 33 -1)

)
V 000072 55 1951          1580965269792 axi_traffic_gen_v2_0_21_randgen
(_unit VERILOG 6.3579.6.768 (axi_traffic_gen_v2_0_21_randgen 0 905(axi_traffic_gen_v2_0_21_randgen 0 905))
	(_version vde)
	(_time 1580965269037 2020.02.05 23:01:09)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 797a7e79782e246c2e2f6d222a7f787f7f7f7f7f70)
	(_ent
		(_time 1580965269037)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 908 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int seed ~vector~0 0 908 \16'hABCD\ (_ent -1 (_cnst \16'hABCD\))))
		(_type (_int ~[15:0]wire~ 0 909 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int randnum ~[15:0]wire~ 0 909 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int generate_next ~wire 0 910 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int reset ~wire 0 911 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int clk ~wire 0 912 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_type (_int ~[15:0]reg~ 0 916 (_array ~reg ((_dto i 15 i 0)))))
		(_sig (_int lfsr ~[15:0]reg~ 0 916 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int lfsr_xnor ~wire 0 917 (_arch (_uni)))(_net)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#919_0@ (_arch 0 0 919 (_prcs 0(_trgt(4))(_read(3)(2)(1)(5)(4(d_15_1)))
				(_need_init)
			)))
			(@ASSIGN#927_1@ (_arch 1 0 927 (_prcs 1(_ass)(_alias ((randnum)(lfsr)))(_simple)(_trgt(0))(_sens(4))
			)))
			(@ASSIGN#928_2@ (_arch 2 0 928 (_prcs 2(_ass)(_simple)(_trgt(5))(_sens(4(12))(4(3))(4(1))(4(0)))
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_model . axi_traffic_gen_v2_0_21_randgen 4 -1)

)
V 000073 55 6058          1580965269794 axi_traffic_gen_v2_0_21_id_track
(_unit VERILOG 6.3579.6.768 (axi_traffic_gen_v2_0_21_id_track 0 990(axi_traffic_gen_v2_0_21_id_track 0 990))
	(_version vde)
	(_time 1580965269037 2020.02.05 23:01:09)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 18))
	(_code 797a7e79782e246c2b2d6d222a7f787f7f7f7f7f70)
	(_ent
		(_time 1580965269037)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 993 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ID_WIDTH ~vector~0 0 993 \1\ (_ent -1 (_cnst \1\))))
		(_port (_int Clk ~wire 0 994 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int rst_l ~wire 0 995 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[ID_WIDTH-1:0]wire~ 0 996 (_array ~wire ((_range  18)))))
		(_port (_int in_push_id ~[ID_WIDTH-1:0]wire~ 0 996 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int in_push ~wire 0 997 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int in_search_id ~[ID_WIDTH-1:0]wire~ 0 998 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[3:0]wire~ 0 999 (_array ~wire ((_dto i 3 i 0)))))
		(_port (_int in_clear_pos ~[3:0]wire~ 0 999 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int in_only_entry0 ~wire 0 1000 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int out_push_pos ~[3:0]wire~ 0 1001 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int out_search_hit ~[3:0]wire~ 0 1002 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int out_free ~[3:0]wire~ 0 1003 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[ID_WIDTH:0]reg~ 0 1006 (_array ~reg ((_range  19)))))
		(_sig (_int id_arr0_ff ~[ID_WIDTH:0]reg~ 0 1006 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int id_arr1_ff ~[ID_WIDTH:0]reg~ 0 1006 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int id_arr2_ff ~[ID_WIDTH:0]reg~ 0 1006 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int id_arr3_ff ~[ID_WIDTH:0]reg~ 0 1006 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[3:0]reg~ 0 1007 (_array ~reg ((_dto i 3 i 0)))))
		(_sig (_int push_pos_ff ~[3:0]reg~ 0 1007 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int push_pos_2ff ~[3:0]reg~ 0 1007 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int in_clear_pos_ff ~[3:0]reg~ 0 1008 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[ID_WIDTH:0]wire~ 0 1010 (_array ~wire ((_range  20)))))
		(_sig (_int push_id ~[ID_WIDTH:0]wire~ 0 1010 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int push_search ~[3:0]wire~ 0 1011 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int free_pre ~[3:0]wire~ 0 1016 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int free ~[3:0]wire~ 0 1018 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int first_free ~[3:0]wire~ 0 1019 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int push_pos ~[3:0]wire~ 0 1024 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int search_id ~[ID_WIDTH:0]wire~ 0 1028 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int search_pos ~[3:0]wire~ 0 1029 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int do_clear ~[3:0]wire~ 0 1034 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int id_arr0 ~[ID_WIDTH:0]wire~ 0 1037 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int id_arr1 ~[ID_WIDTH:0]wire~ 0 1039 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int id_arr2 ~[ID_WIDTH:0]wire~ 0 1041 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int id_arr3 ~[ID_WIDTH:0]wire~ 0 1043 (_arch (_uni)))(_net)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#1010_0@ (_arch 0 0 1010 (_prcs 0(_ass)(_simple)(_trgt(17))(_sens(2(_range 21)))
			)))
			(@ASSIGN#1011_1@ (_arch 1 0 1011 (_prcs 1(_ass)(_simple)(_trgt(18))(_sens(17(_range 22))(13(_range 23))(12(_range 24))(11(_range 25))(10(_range 26)))
			)))
			(@ASSIGN#1016_2@ (_arch 2 0 1016 (_prcs 2(_ass)(_simple)(_trgt(19))(_sens(13(_index 27))(12(_index 27))(11(_index 27))(10(_index 27)))
			)))
			(@ASSIGN#1018_3@ (_arch 3 0 1018 (_prcs 3(_ass)(_simple)(_trgt(20))(_sens(6)(19(0))(19))
			)))
			(@ASSIGN#1019_4@ (_arch 4 0 1019 (_prcs 4(_ass)(_simple)(_trgt(21))(_sens(20(0))(20(1))(20(2))(20(3)))
			)))
			(@ASSIGN#1024_5@ (_arch 5 0 1024 (_prcs 5(_ass)(_simple)(_trgt(22))(_sens(3)(18)(21))
			)))
			(@ASSIGN#1028_6@ (_arch 6 0 1028 (_prcs 6(_ass)(_simple)(_trgt(23))(_sens(4(_range 28)))
			)))
			(@ASSIGN#1029_7@ (_arch 7 0 1029 (_prcs 7(_ass)(_simple)(_trgt(24))(_sens(23(_range 29))(13(_range 23))(12(_range 24))(11(_range 25))(10(_range 26)))
			)))
			(@ASSIGN#1034_8@ (_arch 8 0 1034 (_prcs 8(_ass)(_simple)(_trgt(25))(_sens(14)(15)(16))
			)))
			(@ASSIGN#1037_9@ (_arch 9 0 1037 (_prcs 9(_ass)(_simple)(_trgt(26))(_sens(22(0))(17(_range 22))(25(0))(10(_index 27))(10(_range 30)))
			)))
			(@ASSIGN#1039_10@ (_arch 10 0 1039 (_prcs 10(_ass)(_simple)(_trgt(27))(_sens(22(1))(17(_range 22))(25(1))(11(_index 27))(11(_range 31)))
			)))
			(@ASSIGN#1041_11@ (_arch 11 0 1041 (_prcs 11(_ass)(_simple)(_trgt(28))(_sens(22(2))(17(_range 22))(25(2))(12(_index 27))(12(_range 32)))
			)))
			(@ASSIGN#1043_12@ (_arch 12 0 1043 (_prcs 12(_ass)(_simple)(_trgt(29))(_sens(22(3))(17(_range 22))(25(3))(13(_index 27))(13(_range 33)))
			)))
			(@ALWAYS#1046_13@ (_arch 13 0 1046 (_prcs 13(_trgt(10(_range 26))(11(_range 25))(12(_range 24))(13(_range 23))(14)(15)(16))(_read(0)(1)(26(_range 34))(27(_range 35))(28(_range 36))(29(_range 37))(22)(14)(5))
				(_need_init)
			)))
			(@ASSIGN#1056_14@ (_arch 14 0 1056 (_prcs 14(_ass)(_alias ((out_search_hit)(search_pos)))(_simple)(_trgt(8))(_sens(24))
			)))
			(@ASSIGN#1057_15@ (_arch 15 0 1057 (_prcs 15(_ass)(_alias ((out_push_pos)(push_pos)))(_simple)(_trgt(7))(_sens(22))
			)))
			(@ASSIGN#1058_16@ (_arch 16 0 1058 (_prcs 16(_ass)(_alias ((out_free)(free)))(_simple)(_trgt(9))(_sens(20))
			)))
			(@INTERNAL#0_17@ (_int 17 0 0 0 (_prcs 17 (_virtual))))
		)
	)
	
	
	(_model . axi_traffic_gen_v2_0_21_id_track 39 -1)

)
V 000072 55 7918          1580965269796 axi_traffic_gen_v2_0_21_ex_fifo
(_unit VERILOG 6.3579.6.768 (axi_traffic_gen_v2_0_21_ex_fifo 0 1124(axi_traffic_gen_v2_0_21_ex_fifo 0 1124))
	(_version vde)
	(_time 1580965269037 2020.02.05 23:01:09)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 23))
	(_code 797a7e79782e246c282f6d222a7f787f7f7f7f7f70)
	(_ent
		(_time 1580965269037)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 1126 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int WIDTH ~vector~0 0 1126 \10\ (_ent -1 (_cnst \10\))))
		(_type (_int ~vector~1 0 1127 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEPTH ~vector~1 0 1127 \8\ (_ent -1 (_cnst \8\))))
		(_type (_int ~vector~2 0 1128 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEPTHBITS ~vector~2 0 1128 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~3 0 1129 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int HEADREG ~vector~3 0 1129 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~4 0 1130 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ZERO_INVALID ~vector~4 0 1130 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~5 0 1131 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FULL_LEVEL ~vector~5 0 1131 \6\ (_ent -1 (_cnst \6\))))
		(_type (_int ~vector~6 0 1133 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int BLOCK_ACTIVE ~vector~6 0 1133 \0\ (_ent -1 (_cnst \0\))))
		(_port (_int Clk ~wire 0 1134 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_port (_int rst_l ~wire 0 1135 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[WIDTH-1:0]wire~ 0 1136 (_array ~wire ((_range  26)))))
		(_port (_int in_data ~[WIDTH-1:0]wire~ 0 1136 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int in_push ~wire 0 1137 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int in_pop ~wire 0 1138 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int out_data ~[WIDTH-1:0]wire~ 0 1141 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int is_full ~wire 0 1142 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int is_notfull ~wire 0 1143 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int is_empty ~wire 0 1144 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int out_valid ~wire 0 1145 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[15:0]wire~ 0 1147 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int ex_fifo_dbgout ~[15:0]wire~ 0 1147 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int reset_l_reg ~wire 0 1150 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[WIDTH-1:0]reg~[DEPTH-1:0]~ 0 1153 (_array ~reg ((_range  27)(_range  28)))))
		(_sig (_int data_ff ~[WIDTH-1:0]reg~[DEPTH-1:0]~ 0 1153 (_arch (_uni ))) (_reg memory )(_flags1))
		(_type (_int ~[DEPTHBITS-1:0]reg~ 0 1154 (_array ~reg ((_range  29)))))
		(_sig (_int out_ptr_ff ~[DEPTHBITS-1:0]reg~ 0 1154 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int in_ptr_ff ~[DEPTHBITS-1:0]reg~ 0 1155 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[DEPTHBITS:0]reg~ 0 1156 (_array ~reg ((_range  30)))))
		(_sig (_int depth_ff ~[DEPTHBITS:0]reg~ 0 1156 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[WIDTH-1:0]reg~ 0 1157 (_array ~reg ((_range  31)))))
		(_sig (_int headreg_ff ~[WIDTH-1:0]reg~ 0 1157 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int full_ff ~reg 0 1158 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int notfull_ff ~reg 0 1158 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int valid_ff ~reg 0 1158 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int valid_filt_ff ~reg 0 1158 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[DEPTHBITS-1:0]wire~ 0 1160 (_array ~wire ((_range  32)))))
		(_sig (_int in_ptr ~[DEPTHBITS-1:0]wire~ 0 1160 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[DEPTHBITS:0]wire~ 0 1162 (_array ~wire ((_range  33)))))
		(_sig (_int depth ~[DEPTHBITS:0]wire~ 0 1162 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int depth_was1 ~wire 0 1166 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int valid ~wire 0 1167 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int full ~wire 0 1168 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int notfull ~wire 0 1178 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int raw_data ~[WIDTH-1:0]wire~ 0 1179 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int out_ptr ~[DEPTHBITS-1:0]wire~ 0 1181 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int head_raw_data ~[WIDTH-1:0]wire~ 0 1184 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int headreg ~[WIDTH-1:0]wire~ 0 1186 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int valid_filt ~wire 0 1189 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~integer~S 0 1215 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 1215 (_arch (_uni)))(_reg integer)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#1151_0@ (_arch 0 0 1151 (_prcs 0(_ass)(_simple)(_trgt(11))(_sens(1))
			)))
			(@ASSIGN#1160_1@ (_arch 1 0 1160 (_prcs 1(_ass)(_simple)(_trgt(21))(_sens(3)(14(_range 34)))
			)))
			(@ASSIGN#1162_2@ (_arch 2 0 1162 (_prcs 2(_ass)(_simple)(_trgt(22))(_sens(3)(4)(15(_range 35)))
			)))
			(@ASSIGN#1166_3@ (_arch 3 0 1166 (_prcs 3(_ass)(_simple)(_trgt(23))(_sens(15(_range 35)))
			)))
			(@ASSIGN#1167_4@ (_arch 4 0 1167 (_prcs 4(_ass)(_simple)(_trgt(24))(_sens(22(_range 36)))
			)))
			(@ASSIGN#1178_5@ (_arch 5 0 1178 (_prcs 5(_ass)(_simple)(_trgt(26))(_sens(25))
			)))
			(@ASSIGN#1179_6@ (_arch 6 0 1179 (_prcs 6(_ass)(_simple)(_trgt(27))(_sens(12)(13(_range 37)))
			)))
			(@ASSIGN#1181_7@ (_arch 7 0 1181 (_prcs 7(_ass)(_simple)(_trgt(28))(_sens(4)(13(_range 37)))
			)))
			(@ASSIGN#1184_8@ (_arch 8 0 1184 (_prcs 8(_ass)(_simple)(_trgt(29))(_sens(23)(2(_range 38))(27(_range 39)))
			)))
			(@ASSIGN#1186_9@ (_arch 9 0 1186 (_prcs 9(_ass)(_simple)(_trgt(30))(_sens(19)(3)(2(_range 38))(4)(29(_range 40))(16(_range 41)))
			)))
			(@ALWAYS#1203_10@ (_arch 10 0 1203 (_prcs 10(_trgt(14(_range 34))(13(_range 37))(15(_range 35))(19)(20)(17)(18)(16(_range 41)))(_read(11)(21(_range 42))(28(_range 43))(22(_range 44))(24)(31)(25)(26)(30(_range 45)))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ALWAYS#1216_11@ (_arch 11 0 1216 (_prcs 11(_trgt(12))(_read(3)(14(_range 34))(2(_range 46)))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#1235_12@ (_arch 12 0 1235 (_prcs 12(_ass)(_simple)(_trgt(5(_range 47)))(_sens(20)(16(_range 41))(27(_range 39)))
			)))
			(@ASSIGN#1236_13@ (_arch 13 0 1236 (_prcs 13(_ass)(_alias ((out_valid)(valid_filt_ff)))(_simple)(_trgt(9))(_sens(20))
			)))
			(@ASSIGN#1237_14@ (_arch 14 0 1237 (_prcs 14(_ass)(_alias ((is_full)(full_ff)))(_simple)(_trgt(6))(_sens(17))
			)))
			(@ASSIGN#1238_15@ (_arch 15 0 1238 (_prcs 15(_ass)(_alias ((is_notfull)(notfull_ff)))(_simple)(_trgt(7))(_sens(18))
			)))
			(@ASSIGN#1239_16@ (_arch 16 0 1239 (_prcs 16(_ass)(_alias ((is_empty)(valid_ff)))(_simple)(_trgt(8))(_sens(19))
			)))
			(@ASSIGN#1242_17@ (_arch 17 0 1242 (_prcs 17(_ass)(_simple)(_trgt(10))(_sens(15))
			)))
			(@INTERNAL#0_18@ (_int 18 0 0 0 (_prcs 18 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate BLOCK_ACTIVE_FULL_NO 0 1173 (_vif  (_code 24))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#1174_19@ (_arch 19 0 1174 (_prcs 0(_ass)(_simple)(_trgt(25))(_sens(22(_range 23)))
	  		)))
	  		(@INTERNAL#0_20@ (_int 20 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate BLOCK_ACTIVE_VALID_NO 0 1195 (_vif  (_code 25))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#1196_21@ (_arch 21 0 1196 (_prcs 0(_ass)(_simple)(_trgt(31))(_sens(24))
	  		)))
	  		(@INTERNAL#0_22@ (_int 22 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_model . axi_traffic_gen_v2_0_21_ex_fifo 50 -1)

)
V 000071 55 6534          1580965269798 axi_traffic_gen_v2_0_21_cmdram
(_unit VERILOG 6.3579.6.768 (axi_traffic_gen_v2_0_21_cmdram 0 1305(axi_traffic_gen_v2_0_21_cmdram 0 1305))
	(_version vde)
	(_time 1580965269037 2020.02.05 23:01:09)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 13))
	(_code 898a8e8688ded49cd6dc9dd2da8f888f8f8f8f8f80)
	(_ent
		(_time 1580965269037)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 1306 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~0 0 1306 \"virtex7"\ (_ent -1 (_string \V"virtex7"\))))
		(_type (_int ~vector~1 0 1307 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_INITRAM_0 ~vector~1 0 1307 \"NONE"\ (_ent -1 (_string \V"NONE"\))))
		(_type (_int ~vector~2 0 1308 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_INITRAM_1 ~vector~2 0 1308 \"NONE"\ (_ent -1 (_string \V"NONE"\))))
		(_type (_int ~vector~3 0 1309 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_INITRAM_2 ~vector~3 0 1309 \"NONE"\ (_ent -1 (_string \V"NONE"\))))
		(_type (_int ~vector~4 0 1311 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_INITRAM_3 ~vector~4 0 1311 \"NONE"\ (_ent -1 (_string \V"NONE"\))))
		(_port (_int reset ~wire 0 1313 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int clk_a ~wire 0 1315 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int active ~wire 0 1316 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 1317 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int we_a ~[15:0]wire~ 0 1317 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int addr_a_idle ~[15:0]wire~ 0 1318 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int addr_a_active ~[15:0]wire~ 0 1319 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[127:0]wire~ 0 1320 (_array ~wire ((_dto i 127 i 0)))))
		(_port (_int wr_data_a ~[127:0]wire~ 0 1320 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rd_data_a ~[127:0]wire~ 0 1321 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int clk_b ~wire 0 1323 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int addr_b_idle_latch ~wire 0 1324 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int addr_b_idle ~[15:0]wire~ 0 1325 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int addr_b_active ~[15:0]wire~ 0 1326 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rd_data_b ~[127:0]wire~ 0 1327 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int a_int_rd_data ~[127:0]wire~ 0 1331 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int b_int_rd_data ~[127:0]wire~ 0 1331 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[12:0]reg~ 0 1333 (_array ~reg ((_dto i 12 i 0)))))
		(_sig (_int a_addr_active_ff ~[12:0]reg~ 0 1333 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int b_addr_active_ff ~[12:0]reg~ 0 1333 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[127:0]reg~ 0 1334 (_array ~reg ((_dto i 127 i 0)))))
		(_sig (_int a_int_rd_ff ~[127:0]reg~ 0 1334 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int b_int_rd_ff ~[127:0]reg~ 0 1334 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int b_addr_idle_save_ff ~[12:0]reg~ 0 1335 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int active_ff ~reg 0 1336 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int active_2ff ~reg 0 1336 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int a_changed ~wire 0 1338 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[12:0]wire~ 0 1340 (_array ~wire ((_dto i 12 i 0)))))
		(_sig (_int a_addr_act ~[12:0]wire~ 0 1340 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int a_addr ~[12:0]wire~ 0 1341 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int a_int_rd ~[127:0]wire~ 0 1342 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int b_changed ~wire 0 1346 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int b_addr_act ~[12:0]wire~ 0 1348 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int b_addr_idle_save ~[12:0]wire~ 0 1349 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int b_addr ~[12:0]wire~ 0 1351 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int b_int_rd ~[127:0]wire~ 0 1353 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[15:0]reg~ 0 0 (_array ~reg ((_dto i 15 i 0)))))
		(_sig (_int \1 \ ~[15:0]reg~ -1 0 (_int (_uni(_cnst \16'b0\))))(_reg)(_flags2))
		(_sig (_int \2 \ ~[127:0]reg~ -1 0 (_int (_uni(_cnst \128'h0\))))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#1338_0@ (_arch 0 0 1338 (_prcs 0(_ass)(_simple)(_trgt(22))(_sens(5(4))(15(4))(20)(21))
			)))
			(@ASSIGN#1340_1@ (_arch 1 0 1340 (_prcs 1(_ass)(_simple)(_trgt(23))(_sens(5(d_12_0)))
			)))
			(@ASSIGN#1341_2@ (_arch 2 0 1341 (_prcs 2(_ass)(_simple)(_trgt(24))(_sens(2)(23)(4(d_12_0)))
			)))
			(@ASSIGN#1342_3@ (_arch 3 0 1342 (_prcs 3(_ass)(_simple)(_trgt(25))(_sens(22)(2)(13)(17))
			)))
			(@ASSIGN#1346_4@ (_arch 4 0 1346 (_prcs 4(_ass)(_simple)(_trgt(26))(_sens(11(4))(16(4))(20)(21))
			)))
			(@ASSIGN#1348_5@ (_arch 5 0 1348 (_prcs 5(_ass)(_simple)(_trgt(27))(_sens(11(d_12_0)))
			)))
			(@ASSIGN#1349_6@ (_arch 6 0 1349 (_prcs 6(_ass)(_simple)(_trgt(28))(_sens(9)(10(d_12_0))(19))
			)))
			(@ASSIGN#1351_7@ (_arch 7 0 1351 (_prcs 7(_ass)(_simple)(_trgt(29))(_sens(2)(27)(28))
			)))
			(@ASSIGN#1353_8@ (_arch 8 0 1353 (_prcs 8(_ass)(_simple)(_trgt(30))(_sens(26)(2)(14)(18))
			)))
			(@ALWAYS#1356_9@ (_arch 9 0 1356 (_prcs 9(_trgt(20)(21)(15)(16)(17)(18)(19))(_read(8)(2)(20)(5(d_12_0))(11(d_12_0))(25)(30)(0)(28))
				(_need_init)
			)))
			(@ASSIGN#1456_10@ (_arch 10 0 1456 (_prcs 10(_ass)(_alias ((rd_data_a)(a_int_rd_data)))(_simple)(_trgt(7))(_sens(13))
			)))
			(@ASSIGN#1457_11@ (_arch 11 0 1457 (_prcs 11(_ass)(_alias ((rd_data_b)(b_int_rd_data)))(_simple)(_trgt(12))(_sens(14))
			)))
			(@INTERNAL#0_12@ (_int 12 0 0 0 (_prcs 12 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst cmd_ram0_3 0 1366 (_ent . axi_traffic_gen_v2_0_21_inferram)
		(_gen
			((C_FAMILY) (C_FAMILY))
			((C_RAMINIT_F) (C_INITRAM_0))
			((SIZE) (_cnst \512\))
			((ADDR_WIDTH) (_cnst \9\))
			((NB_COL) (_cnst \16\))
			((COL_WIDTH) (_cnst \8\))
			((INFER_TYPE) (_cnst \1\))
		)
		(_port
			((clk) (clk_a))
			((wea) (we_a))
			((web) (\1 \))
			((addra) (a_addr(d_12_4)))
			((addrb) (b_addr(d_12_4)))
			((dia) (wr_data_a))
			((dib) (\2 \))
			((doa) (a_int_rd_data))
			((dob) (b_int_rd_data))
		)
	)
	(_model . axi_traffic_gen_v2_0_21_cmdram 13 -1)

)
V 000072 55 18206         1580965269800 axi_traffic_gen_v2_0_21_addrgen
(_unit VERILOG 6.3579.6.768 (axi_traffic_gen_v2_0_21_addrgen 0 1517(axi_traffic_gen_v2_0_21_addrgen 0 1517))
	(_version vde)
	(_time 1580965269037 2020.02.05 23:01:09)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 72))
	(_code 898a8e8688ded49c8ad89dd2da8f888f8f8f8f8f80)
	(_ent
		(_time 1580965269037)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 1519 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int USE_ADDR_OFFSET ~vector~0 0 1519 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~1 0 1520 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_DATA_WIDTH ~vector~1 0 1520 \64\ (_ent -1 (_cnst \64\))))
		(_type (_int ~vector~2 0 1521 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_S_AXI_ID_WIDTH ~vector~2 0 1521 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~3 0 1522 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int IS_READ ~vector~3 0 1522 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~4 0 1523 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_BASIC_AXI4 ~vector~4 0 1523 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~5 0 1525 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_AXI4LITE ~vector~5 0 1525 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~6 0 1549 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ADDR_BITS ~vector~6 0 1549 \C_DATA_WIDTH==32?2:C_DATA_WIDTH==64?3:C_DATA_WIDTH==128?4:C_DATA_WIDTH==256?5:6\ (_ent -1 (_code 105)))(_cnst l))
		(_port (_int Clk ~wire 0 1526 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int rst_l ~wire 0 1527 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[15:0]wire~ 0 1528 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int in_addr ~[15:0]wire~ 0 1528 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[8:0]wire~ 0 1529 (_array ~wire ((_dto i 8 i 0)))))
		(_port (_int in_addr_offset ~[8:0]wire~ 0 1529 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 1530 (_array ~wire ((_range  106)))))
		(_port (_int in_id ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 1530 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[7:0]wire~ 0 1531 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int in_len ~[7:0]wire~ 0 1531 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[2:0]wire~ 0 1532 (_array ~wire ((_dto i 2 i 0)))))
		(_port (_int in_size ~[2:0]wire~ 0 1532 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[5:0]wire~ 0 1533 (_array ~wire ((_dto i 5 i 0)))))
		(_port (_int in_lastaddr ~[5:0]wire~ 0 1533 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[1:0]wire~ 0 1534 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int in_burst ~[1:0]wire~ 0 1534 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int in_push ~wire 0 1535 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int in_pop ~wire 0 1536 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[0:0]wire~ 0 1537 (_array ~wire ((_to i 0 i 0)))))
		(_port (_int in_user ~[0:0]wire~ 0 1537 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int out_user ~[0:0]wire~ 0 1538 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int out_addr ~[15:0]wire~ 0 1539 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int out_id ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 1540 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_DATA_WIDTH/8-1:0]wire~ 0 1541 (_array ~wire ((_range  107)))))
		(_port (_int out_be ~[C_DATA_WIDTH/8-1:0]wire~ 0 1541 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int out_done ~wire 0 1542 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int out_valid ~wire 0 1543 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[15:0]reg~ 0 1550 (_array ~reg ((_dto i 15 i 0)))))
		(_sig (_int addr_ff ~[15:0]reg~ 0 1550 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[7:0]reg~ 0 1551 (_array ~reg ((_dto i 7 i 0)))))
		(_sig (_int len_ff ~[7:0]reg~ 0 1551 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[C_DATA_WIDTH/8-1:0]reg~ 0 1552 (_array ~reg ((_range  108)))))
		(_sig (_int be_ff ~[C_DATA_WIDTH/8-1:0]reg~ 0 1552 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[2:0]reg~ 0 1553 (_array ~reg ((_dto i 2 i 0)))))
		(_sig (_int size_ff ~[2:0]reg~ 0 1553 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[1:0]reg~ 0 1554 (_array ~reg ((_dto i 1 i 0)))))
		(_sig (_int burst_ff ~[1:0]reg~ 0 1554 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[ADDR_BITS-1:0]reg~ 0 1555 (_array ~reg ((_range  109)))))
		(_sig (_int lastaddr_ff ~[ADDR_BITS-1:0]reg~ 0 1555 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[11:0]reg~ 0 1556 (_array ~reg ((_dto i 11 i 0)))))
		(_sig (_int wrap_mask_ff ~[11:0]reg~ 0 1556 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int addr_offset_ff ~[11:0]reg~ 0 1557 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int addr_base_ff ~[15:0]reg~ 0 1558 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[C_S_AXI_ID_WIDTH-1:0]reg~ 0 1559 (_array ~reg ((_range  110)))))
		(_sig (_int id_ff ~[C_S_AXI_ID_WIDTH-1:0]reg~ 0 1559 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[0:0]reg~ 0 1560 (_array ~reg ((_to i 0 i 0)))))
		(_sig (_int user_ff ~[0:0]reg~ 0 1560 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int done_ff ~reg 0 1561 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int valid_ff ~reg 0 1561 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int size_opt ~[2:0]wire~ 0 1562 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int user ~[0:0]wire~ 0 1586 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int size ~[2:0]wire~ 0 1587 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int burst ~[1:0]wire~ 0 1588 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int id ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 1589 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[4:0]wire~ 0 1592 (_array ~wire ((_dto i 4 i 0)))))
		(_sig (_int mask_raw ~[4:0]wire~ 0 1592 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wrap_mask_raw ~[8:0]wire~ 0 1593 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[11:0]wire~ 0 1594 (_array ~wire ((_dto i 11 i 0)))))
		(_sig (_int wrap_mask ~[11:0]wire~ 0 1594 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int addr_offset_new ~[8:0]wire~ 0 1595 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[12:0]wire~ 0 1596 (_array ~wire ((_dto i 12 i 0)))))
		(_sig (_int addr_in_masked ~[12:0]wire~ 0 1596 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int addr_off_masked ~[12:0]wire~ 0 1597 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int addr_base_add_pre ~[12:0]wire~ 0 1598 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int addr_base_add ~[12:0]wire~ 0 1599 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[6:0]wire~ 0 1600 (_array ~wire ((_dto i 6 i 0)))))
		(_sig (_int inc ~[6:0]wire~ 0 1600 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int addr_mask_pre ~[15:0]wire~ 0 1601 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int addr_mask2 ~[15:0]wire~ 0 1602 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int addr_mask ~[15:0]wire~ 0 1603 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int addr_aligned_pre ~[12:0]wire~ 0 1604 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int addr_aligned ~[15:0]wire~ 0 1605 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int addr_offset_inced_pre ~[11:0]wire~ 0 1606 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int addr_offset_inced ~[11:0]wire~ 0 1607 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int addr_inced ~[15:0]wire~ 0 1608 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int addr_base ~[15:0]wire~ 0 1609 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int addr ~[15:0]wire~ 0 1610 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int addr_offset ~[11:0]wire~ 0 1611 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int len ~[7:0]wire~ 0 1612 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int done ~wire 0 1672 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int be ~[C_DATA_WIDTH/8-1:0]wire~ 0 1673 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[ADDR_BITS-1:0]wire~ 0 1674 (_array ~wire ((_range  111)))))
		(_sig (_int lastaddr ~[ADDR_BITS-1:0]wire~ 0 1674 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int be_mask0 ~[C_DATA_WIDTH/8-1:0]wire~ 0 1675 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int be_mask_size ~[6:0]wire~ 0 1676 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int be_shift ~[ADDR_BITS-1:0]wire~ 0 1677 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int be_shift2 ~[ADDR_BITS-1:0]wire~ 0 1678 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int be_mask_shift ~[C_DATA_WIDTH/8-1:0]wire~ 0 1679 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int be_notlast ~[C_DATA_WIDTH/8-1:0]wire~ 0 1680 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int be_last ~[C_DATA_WIDTH/8-1:0]wire~ 0 1681 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int complete ~wire 0 1713 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int valid ~wire 0 1714 (_arch (_uni)))(_net)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#1586_0@ (_arch 0 0 1586 (_prcs 0(_ass)(_simple)(_trgt(32))(_sens(9)(11)(28))
			)))
			(@ASSIGN#1587_1@ (_arch 1 0 1587 (_prcs 1(_ass)(_simple)(_trgt(33))(_sens(9)(31)(21))
			)))
			(@ASSIGN#1588_2@ (_arch 2 0 1588 (_prcs 2(_ass)(_simple)(_trgt(34))(_sens(9)(8)(22))
			)))
			(@ASSIGN#1589_3@ (_arch 3 0 1589 (_prcs 3(_ass)(_simple)(_trgt(35))(_sens(9)(4(_range 112))(27(_range 113)))
			)))
			(@ASSIGN#1650_4@ (_arch 4 0 1650 (_prcs 4(_ass)(_simple)(_trgt(56))(_sens(9)(5)(10)(19))
			)))
			(@ASSIGN#1672_5@ (_arch 5 0 1672 (_prcs 5(_ass)(_simple)(_trgt(57))(_sens(56))
			)))
			(@ASSIGN#1713_6@ (_arch 6 0 1713 (_prcs 6(_ass)(_simple)(_trgt(67))(_sens(10)(29))
			)))
			(@ASSIGN#1714_7@ (_arch 7 0 1714 (_prcs 7(_ass)(_simple)(_trgt(68))(_sens(9)(67)(30))
			)))
			(@ASSIGN#1749_8@ (_arch 8 0 1749 (_prcs 8(_ass)(_alias ((out_addr)(addr_ff)))(_simple)(_trgt(13))(_sens(18))
			)))
			(@ASSIGN#1750_9@ (_arch 9 0 1750 (_prcs 9(_ass)(_simple)(_trgt(14(_range 114)))(_sens(27(_range 113)))
			)))
			(@ASSIGN#1751_10@ (_arch 10 0 1751 (_prcs 10(_ass)(_simple)(_trgt(15(_range 115)))(_sens(20(_range 116)))
			)))
			(@ASSIGN#1752_11@ (_arch 11 0 1752 (_prcs 11(_ass)(_alias ((out_valid)(valid_ff)))(_simple)(_trgt(17))(_sens(30))
			)))
			(@ASSIGN#1753_12@ (_arch 12 0 1753 (_prcs 12(_ass)(_alias ((out_done)(done_ff)))(_simple)(_trgt(16))(_sens(29))
			)))
			(@ASSIGN#1754_13@ (_arch 13 0 1754 (_prcs 13(_ass)(_alias ((out_user)(user_ff)))(_simple)(_trgt(12))(_sens(28))
			)))
			(@INTERNAL#0_14@ (_int 14 0 0 0 (_prcs 14 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate ATG_NARROW_YES 0 1563 (_vif  (_code 91))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#1564_15@ (_arch 15 0 1564 (_prcs 0(_ass)(_simple)(_trgt(31))(_sens(6))
	  		)))
	  		(@INTERNAL#0_16@ (_int 16 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_NARROW_NO 0 1567 (_vif  (_code 92))
	  (_generate genblk1 0 1568 (_vif  (_code 93))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ASSIGN#1569_17@ (_arch 17 0 1569 (_prcs 0(_ass)(_simple)(_trgt(31))
	    		)))
	    		(@INTERNAL#0_18@ (_int 18 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate genblk2 0 1571 (_vif  (_code 94))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ASSIGN#1572_19@ (_arch 19 0 1572 (_prcs 0(_ass)(_simple)(_trgt(31))
	    		)))
	    		(@INTERNAL#0_20@ (_int 20 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate genblk3 0 1574 (_vif  (_code 95))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ASSIGN#1575_21@ (_arch 21 0 1575 (_prcs 0(_ass)(_simple)(_trgt(31))
	    		)))
	    		(@INTERNAL#0_22@ (_int 22 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate genblk4 0 1577 (_vif  (_code 96))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ASSIGN#1578_23@ (_arch 23 0 1578 (_prcs 0(_ass)(_simple)(_trgt(31))
	    		)))
	    		(@INTERNAL#0_24@ (_int 24 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate genblk5 0 1580 (_vif  (_code 97))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ASSIGN#1581_25@ (_arch 25 0 1581 (_prcs 0(_ass)(_simple)(_trgt(31))
	    		)))
	    		(@INTERNAL#0_26@ (_int 26 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	)
	(_generate ATG_WRAP_FIXED_YES 0 1613 (_vif  (_code 98))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#1614,1631_27@ (_arch 27 0 1614 (_prcs 0(_ass)(_simple)(_trgt(36)(45))(_sens(31))
	  		)))
	  		(@ASSIGN#1618_28@ (_arch 28 0 1618 (_prcs 1(_ass)(_simple)(_trgt(37))(_sens(5(3))(36)(5(2))(5(1)))
	  		)))
	  		(@ASSIGN#1622_29@ (_arch 29 0 1622 (_prcs 2(_ass)(_simple)(_trgt(38))(_sens(9)(8(1))(37)(8(0))(24))
	  		)))
	  		(@ASSIGN#1624_30@ (_arch 30 0 1624 (_prcs 3(_ass)(_simple)(_trgt(39))(_sens(8(1))(3)(37))
	  		)))
	  		(@ASSIGN#1625_31@ (_arch 31 0 1625 (_prcs 4(_ass)(_simple)(_trgt(40))(_sens(2(d_8_0))(37))
	  		)))
	  		(@ASSIGN#1626_32@ (_arch 32 0 1626 (_prcs 5(_ass)(_simple)(_trgt(41))(_sens(3)(37))
	  		)))
	  		(@ASSIGN#1627_33@ (_arch 33 0 1627 (_prcs 6(_ass)(_simple)(_trgt(42))(_sens(40)(41))
	  		)))
	  		(@ASSIGN#1629_34@ (_arch 34 0 1629 (_prcs 7(_ass)(_simple)(_trgt(43))(_sens(8(1))(42))
	  		)))
	  		(@ASSIGN#1630_35@ (_arch 35 0 1630 (_prcs 8(_ass)(_simple)(_trgt(44))(_sens(21))
	  		)))
	  		(@ASSIGN#1632_36@ (_arch 36 0 1632 (_prcs 10(_ass)(_simple)(_trgt(46))(_sens(8(1))(37))
	  		)))
	  		(@ASSIGN#1633_37@ (_arch 37 0 1633 (_prcs 11(_ass)(_simple)(_trgt(47))(_sens(45)(46))
	  		)))
	  		(@ASSIGN#1635_38@ (_arch 38 0 1635 (_prcs 12(_ass)(_simple)(_trgt(48))(_sens(2(d_12_0))(47(d_12_0))(43))
	  		)))
	  		(@ASSIGN#1636_39@ (_arch 39 0 1636 (_prcs 13(_ass)(_simple)(_trgt(49))(_sens(2(d_15_13))(48))
	  		)))
	  		(@ASSIGN#1638_40@ (_arch 40 0 1638 (_prcs 14(_ass)(_simple)(_trgt(50))(_sens(25)(44))
	  		)))
	  		(@ASSIGN#1640_41@ (_arch 41 0 1640 (_prcs 15(_ass)(_simple)(_trgt(51))(_sens(25)(24)(50))
	  		)))
	  		(@ASSIGN#1641_42@ (_arch 42 0 1641 (_prcs 16(_ass)(_simple)(_trgt(52))(_sens(26)(51))
	  		)))
	  		(@ASSIGN#1642_43@ (_arch 43 0 1642 (_prcs 17(_ass)(_simple)(_trgt(53))(_sens(9)(49)(26))
	  		)))
	  		(@ASSIGN#1645_44@ (_arch 44 0 1645 (_prcs 18(_ass)(_simple)(_trgt(54))(_sens(9)(2)(10)(26(d_15_13))(52(d_12_0))(18))
	  		)))
	  		(@ASSIGN#1647_45@ (_arch 45 0 1647 (_prcs 19(_ass)(_simple)(_trgt(55))(_sens(9)(39)(10)(51)(25))
	  		)))
	  		(@INTERNAL#0_46@ (_int 46 0 0 0 (_prcs 20 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_WRAP_FIXED_NO 0 1652 (_vif  (_code 99))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#1653_47@ (_arch 47 0 1653 (_prcs 0(_ass)(_simple)(_trgt(44))(_sens(21))
	  		)))
	  		(@ASSIGN#1654_48@ (_arch 48 0 1654 (_prcs 1(_ass)(_simple)(_trgt(51))(_sens(25)(44))
	  		)))
	  		(@ASSIGN#1655_49@ (_arch 49 0 1655 (_prcs 2(_ass)(_simple)(_trgt(52))(_sens(26)(51))
	  		)))
	  		(@ASSIGN#1656_50@ (_arch 50 0 1656 (_prcs 3(_ass)(_simple)(_trgt(53))(_sens(9)(2)(26))
	  		)))
	  		(@ASSIGN#1657_51@ (_arch 51 0 1657 (_prcs 4(_ass)(_simple)(_trgt(55))(_sens(9)(10)(51)(25))
	  		)))
	  		(@ASSIGN#1660_52@ (_arch 52 0 1660 (_prcs 5(_ass)(_simple)(_trgt(54))(_sens(9)(2)(10)(26(d_15_13))(52(d_12_0))(18))
	  		)))
	  		(@ASSIGN#1662_53@ (_arch 53 0 1662 (_prcs 6(_ass)(_simple)(_trgt(56))(_sens(9)(5)(10)(19))
	  		)))
	  		(@INTERNAL#0_54@ (_int 54 0 0 0 (_prcs 7 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_AXI4LITE 0 1665 (_vif  (_code 100))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#1666_55@ (_arch 55 0 1666 (_prcs 0(_ass)(_simple)(_trgt(54))(_sens(9)(2)(18))
	  		)))
	  		(@ASSIGN#1667_56@ (_arch 56 0 1667 (_prcs 1(_ass)(_simple)(_trgt(56))
	  		)))
	  		(@INTERNAL#0_57@ (_int 57 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_STRB_YES 0 1682 (_vif  (_code 101))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#1684_58@ (_arch 58 0 1684 (_prcs 0(_ass)(_simple)(_trgt(59))(_sens(9)(7(_range 72))(23(_range 73)))
	  		)))
	  		(@ASSIGN#1686,1694_59@ (_arch 59 0 1686 (_prcs 1(_ass)(_simple)(_trgt(60)(61))(_sens(33))
	  		)))
	  		(@ASSIGN#1695,1696_60@ (_arch 60 0 1695 (_prcs 3(_ass)(_simple)(_trgt(62)(63))(_sens(61)(54(d_6_0)))
	  		)))
	  		(@ASSIGN#1698_61@ (_arch 61 0 1698 (_prcs 5(_ass)(_simple)(_trgt(64))(_sens(62(_range 74)))
	  		)))
	  		(@ASSIGN#1701_62@ (_arch 62 0 1701 (_prcs 6(_ass)(_simple)(_trgt(65))(_sens(64(_range 75))(60(_range 76))(63(_range 77)))
	  		)))
	  		(@ASSIGN#1703_63@ (_arch 63 0 1703 (_prcs 7(_ass)(_simple)(_trgt(66))(_sens(59(_range 78)))
	  		)))
	  		(@ASSIGN#1705_64@ (_arch 64 0 1705 (_prcs 8(_ass)(_simple)(_trgt(58))(_sens(57)(65(_range 79))(66(_range 80)))
	  		)))
	  		(@INTERNAL#0_65@ (_int 65 0 0 0 (_prcs 9 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_STRB_NO 0 1708 (_vif  (_code 102))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#1709_66@ (_arch 66 0 1709 (_prcs 0(_ass)(_simple)(_trgt(58))
	  		)))
	  		(@INTERNAL#0_67@ (_int 67 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_FF_0 0 1715 (_vif  (_code 103))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#1716_68@ (_arch 68 0 1716 (_prcs 0(_trgt(18)(26)(25)(24)(27(_range 81))(28)(21)(22)(19)(20(_range 83))(23(_range 85))(29)(30))(_read(0)(1)(54)(53)(55)(38)(35(_range 82))(32)(33)(34)(56)(58(_range 84))(59(_range 86))(57)(68))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_69@ (_int 69 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_FF_1 0 1733 (_vif  (_code 104))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#1734_70@ (_arch 70 0 1734 (_prcs 0(_trgt(25)(26)(18)(21)(27(_range 87))(19)(20(_range 89))(30)(29)(28))(_read(0)(1)(55)(53)(54)(33)(35(_range 88))(56)(58(_range 90))(68)(57)(32))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_71@ (_int 71 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_model . axi_traffic_gen_v2_0_21_addrgen 127 -1)

)
V 000076 55 36343         1580965269802 axi_traffic_gen_v2_0_21_s_w_channel
(_unit VERILOG 6.3579.6.768 (axi_traffic_gen_v2_0_21_s_w_channel 0 1816(axi_traffic_gen_v2_0_21_s_w_channel 0 1816))
	(_version vde)
	(_time 1580965269037 2020.02.05 23:01:09)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 106))
	(_code 898a8e8688ded49cdf8c858c9bd3d98f8f8f8f8f808f8a)
	(_ent
		(_time 1580965269037)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 1817 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_BASEADDR ~vector~0 0 1817 \32'hffffffff\ (_ent -1 (_cnst \32'hffffffff\))))
		(_type (_int ~vector~1 0 1818 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_HIGHADDR ~vector~1 0 1818 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~2 0 1819 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_S_AXI_ID_WIDTH ~vector~2 0 1819 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~3 0 1820 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_S_AXI_DATA_WIDTH ~vector~3 0 1820 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~4 0 1821 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int INA_OFF ~vector~4 0 1821 \72\ (_ent -1 (_cnst \72\))))
		(_type (_int ~vector~5 0 1822 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ID_OFF ~vector~5 0 1822 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~6 0 1823 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_S_AXI_AWUSER_WIDTH ~vector~6 0 1823 \8\ (_ent -1 (_cnst \8\))))
		(_type (_int ~vector~7 0 1824 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ZERO_INVALID ~vector~7 0 1824 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~8 0 1825 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_NO_EXCL ~vector~8 0 1825 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~9 0 1826 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_BASIC_AXI4 ~vector~9 0 1826 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~10 0 1828 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_AXI4LITE ~vector~10 0 1828 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~11 0 2100 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int BR ~vector~11 0 2100 \C_S_AXI_ID_WIDTH>16?ID_OFF-2:14\ (_ent -1 (_code 141)))(_cnst l))
		(_port (_int Clk ~wire 0 1831 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_port (_int rst_l ~wire 0 1832 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 1834 (_array ~wire ((_range  142)))))
		(_port (_int awid_s ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 1834 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[31:0]wire~ 0 1835 (_array ~wire ((_dto i 31 i 0)))))
		(_port (_int awaddr_s ~[31:0]wire~ 0 1835 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[7:0]wire~ 0 1836 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int awlen_s ~[7:0]wire~ 0 1836 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[2:0]wire~ 0 1837 (_array ~wire ((_dto i 2 i 0)))))
		(_port (_int awsize_s ~[2:0]wire~ 0 1837 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[1:0]wire~ 0 1838 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int awburst_s ~[1:0]wire~ 0 1838 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[0:0]wire~ 0 1839 (_array ~wire ((_to i 0 i 0)))))
		(_port (_int awlock_s ~[0:0]wire~ 0 1839 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[3:0]wire~ 0 1840 (_array ~wire ((_dto i 3 i 0)))))
		(_port (_int awcache_s ~[3:0]wire~ 0 1840 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int awprot_s ~[2:0]wire~ 0 1841 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int awqos_s ~[3:0]wire~ 0 1842 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[C_S_AXI_AWUSER_WIDTH-1:0]wire~ 0 1843 (_array ~wire ((_range  143)))))
		(_port (_int awuser_s ~[C_S_AXI_AWUSER_WIDTH-1:0]wire~ 0 1843 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int awvalid_s ~wire 0 1844 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int awready_s ~wire 0 1845 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int wlast_s ~wire 0 1847 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 1848 (_array ~wire ((_range  144)))))
		(_port (_int wdata_s ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 1848 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXI_DATA_WIDTH/8-1:0]wire~ 0 1849 (_array ~wire ((_range  145)))))
		(_port (_int wstrb_s ~[C_S_AXI_DATA_WIDTH/8-1:0]wire~ 0 1849 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int wvalid_s ~wire 0 1850 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int wready_s ~wire 0 1851 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int bid_s ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 1853 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int bresp_s ~[1:0]wire~ 0 1854 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int bvalid_s ~wire 0 1855 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int bready_s ~wire 0 1856 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reg1_disallow_excl ~wire 0 1858 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reg1_sgl_slv_wr ~wire 0 1859 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int reg1_wrs_block_rds ~wire 0 1860 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[15:0]wire~ 0 1861 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int err_new_slv ~[15:0]wire~ 0 1861 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int wr_reg_decode ~[15:0]wire~ 0 1862 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int wr_reg_data ~[31:0]wire~ 0 1863 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[INA_OFF-1:0]wire~ 0 1865 (_array ~wire ((_range  146)))))
		(_port (_int slv_ex_info0_ff ~[INA_OFF-1:0]wire~ 0 1865 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int slv_ex_valid0_ff ~reg 0 1866 (_arch (_out)))(_reg)(_flags1))
		(_port (_int slv_ex_info1_ff ~[INA_OFF-1:0]wire~ 0 1867 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int slv_ex_valid1_ff ~reg 0 1868 (_arch (_out)))(_reg)(_flags1))
		(_port (_int slv_ex_new_valid0 ~wire 0 1869 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int slv_ex_new_valid1 ~wire 0 1870 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ar_agen_addr ~[15:0]wire~ 0 1871 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int slvram_rd_out ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 1872 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[63:0]wire~ 0 1874 (_array ~wire ((_dto i 63 i 0)))))
		(_port (_int sram_rd_data_a ~[63:0]wire~ 0 1874 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[10:0]wire~ 0 1875 (_array ~wire ((_dto i 10 i 0)))))
		(_port (_int slvram_waddr_ff ~[10:0]wire~ 0 1875 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int slvram_we_ff ~[7:0]wire~ 0 1876 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int slvram_write_data_ff ~[63:0]wire~ 0 1877 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int aw_agen_addr ~[15:0]wire~ 0 1879 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int aw_agen_valid_out ~wire 0 1880 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int cmdram_we ~[15:0]wire~ 0 1881 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int slvram_wr_data ~[63:0]wire~ 0 1882 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int awfifo_valid ~wire 0 1884 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int awfifo_out ~[INA_OFF-1:0]wire~ 0 1885 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int wfifo_valid ~wire 0 1886 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXI_DATA_WIDTH*9/8+1-1:0]wire~ 0 1887 (_array ~wire ((_range  147)))))
		(_port (_int wfifo_out ~[C_S_AXI_DATA_WIDTH*9/8+1-1:0]wire~ 0 1887 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int base_addr ~[31:0]wire~ 0 1893 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int high_addr ~[31:0]wire~ 0 1894 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int addr_mask ~[31:0]wire~ 0 1895 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int awlen8_s ~[7:0]wire~ 0 1898 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[ID_OFF-1:0]wire~ 0 1900 (_array ~wire ((_range  148)))))
		(_sig (_int awbuf_id ~[ID_OFF-1:0]wire~ 0 1900 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int aw_addr_masked ~[31:0]wire~ 0 1901 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int aw_isslvram ~wire 0 1904 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int aw_iscmd ~wire 0 1905 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int awbuf_rawdata ~[INA_OFF-1:0]wire~ 0 1906 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int awbuf_valid ~wire 0 1912 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int awfifo_notfull ~wire 0 1914 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int aw_agen_write ~wire 0 1915 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int aw_agen_id ~[ID_OFF-1:0]wire~ 0 1940 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[ID_OFF+2:0]wire~ 0 1941 (_array ~wire ((_range  149)))))
		(_sig (_int aw_agen_id_resp ~[ID_OFF+2:0]wire~ 0 1941 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int aw_agen_be ~[C_S_AXI_DATA_WIDTH/8-1:0]wire~ 0 1944 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int aw_agen_pop ~wire 0 1945 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int aw_agen_done ~wire 0 1946 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int aw_agen_valid ~wire 0 1947 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int awfifo_out_is_excl ~wire 0 1949 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int aw_agen_pause ~wire 0 1950 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_ex_wr_info ~[INA_OFF-1:0]wire~ 0 1954 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_ex_addr_matches0 ~wire 0 1955 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_ex_id_matches0 ~wire 0 1956 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_ex_wr_matches0 ~wire 0 1957 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_ex_addr_matches1 ~wire 0 1958 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_ex_id_matches1 ~wire 0 1959 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_ex_wr_matches1 ~wire 0 1960 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_ex_wr_matches ~wire 0 1961 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int awfifo_out_excl ~[1:0]wire~ 0 1962 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int awfifo_out_null ~wire 0 1963 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int aw_err ~wire 0 1964 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int awfifo_out_resp ~[1:0]wire~ 0 2003 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_ex_agen_id_matches0 ~wire 0 2038 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_ex_clr_valid0 ~wire 0 2039 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_ex_valid0 ~wire 0 2040 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int slv_ex_agen_id_matches1 ~wire 0 2041 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_ex_clr_valid1 ~wire 0 2042 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_ex_valid1 ~wire 0 2043 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int wbuf_valid ~wire 0 2071 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wbuf_pop ~wire 0 2073 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wfifo_notfull ~wire 0 2074 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int bbuf_id ~[ID_OFF-1:0]wire~ 0 2102 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int bbuf_resp ~[1:0]wire~ 0 2103 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[ID_OFF+3:0]wire~ 0 2104 (_array ~wire ((_range  150)))))
		(_sig (_int bbuf_rawdata ~[ID_OFF+3:0]wire~ 0 2104 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int btrk_fifo_num ~[3:0]wire~ 0 2108 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int btrk_free ~[3:0]wire~ 0 2108 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int bfifo0_pop ~wire 0 2109 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int bfifo1_pop ~wire 0 2109 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int bfifo2_pop ~wire 0 2109 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int bfifo3_pop ~wire 0 2109 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int bfifo0_notfull ~wire 0 2110 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int bfifo1_notfull ~wire 0 2110 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int bfifo2_notfull ~wire 0 2110 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int bfifo3_notfull ~wire 0 2110 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int bfifo0_valid ~wire 0 2111 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int bfifo1_valid ~wire 0 2111 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int bfifo2_valid ~wire 0 2111 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int bfifo3_valid ~wire 0 2111 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int bfifo0_out ~[ID_OFF+3:0]wire~ 0 2112 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int bfifo1_out ~[ID_OFF+3:0]wire~ 0 2112 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int bfifo2_out ~[ID_OFF+3:0]wire~ 0 2112 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int bfifo3_out ~[ID_OFF+3:0]wire~ 0 2112 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int btrk_in_push_id ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 2114 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int b_fifo_valid ~[3:0]wire~ 0 2115 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int b_fifo_push ~[3:0]wire~ 0 2117 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int btrk_clear_pos ~[3:0]wire~ 0 2118 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int btrk_push ~wire 0 2119 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int dummy_search_id ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 2121 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int dis_dis_out_of_order ~wire 0 2122 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int bfifo_out ~[ID_OFF+3:0]wire~ 0 2238 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int bfifo_valid ~wire 0 2239 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int bfifo_notfull ~wire 0 2240 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int bfifo_sel ~[3:0]wire~ 0 2242 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int bfifo_in_data ~[ID_OFF+3:0]wire~ 0 2252 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int bfifo_pop ~wire 0 2265 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int bfifo_push ~wire 0 2266 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wfifo_bad_last ~wire 0 2295 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wfifo_out_be ~[C_S_AXI_DATA_WIDTH/8-1:0]wire~ 0 2296 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wfifo_bad_be_pre ~wire 0 2299 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wfifo_bad_be ~wire 0 2301 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_wr_pending ~wire 0 2308 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int wr_reg_isreg ~wire 0 2317 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[11:0]wire~ 0 2323 (_array ~wire ((_dto i 11 i 0)))))
		(_sig (_int wr_reg_shift ~[11:0]wire~ 0 2323 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slvram_do_write ~wire 0 2331 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slvram_we ~[7:0]wire~ 0 2332 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slvram_rd_out_pre ~[63:0]wire~ 0 2338 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[63:0]reg~ 0 2342 (_array ~reg ((_dto i 63 i 0)))))
		(_sig (_int slvram_wr_data64_ff ~[63:0]reg~ 0 2342 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[7:0]reg~ 0 2343 (_array ~reg ((_dto i 7 i 0)))))
		(_sig (_int slvram_rdwr_mask8_ff ~[7:0]reg~ 0 2343 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[C_S_AXI_DATA_WIDTH-1:0]reg~ 0 2345 (_array ~reg ((_range  151)))))
		(_sig (_int slvram_wr_datareg_ff ~[C_S_AXI_DATA_WIDTH-1:0]reg~ 0 2345 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[31:0]reg~ 0 2346 (_array ~reg ((_dto i 31 i 0)))))
		(_sig (_int slvram_rdwr_mask_ff ~[31:0]reg~ 0 2346 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[13:0]wire~ 0 2348 (_array ~wire ((_dto i 13 i 0)))))
		(_sig (_int rdwr_match_mask ~[13:0]wire~ 0 2348 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slvram_rdwr_match ~wire 0 2352 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slvram_wr_datareg ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 2355 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int slvram_rdwr_mask ~[31:0]wire~ 0 2358 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int slvram_rdwr_mask_exp ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 2361 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[82:0]wire~ 0 2393 (_array ~wire ((_dto i 82 i 0)))))
		(_sig (_int sram_slvramwr_ff ~[82:0]wire~ 0 2393 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmdram_we32 ~[31:0]wire~ 0 2423 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmdram_we4 ~[3:0]wire~ 0 2424 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmdram_we8 ~[7:0]wire~ 0 2425 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmdram_we_pre ~[7:0]wire~ 0 2426 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[5:0]reg~ 0 0 (_array ~reg ((_dto i 5 i 0)))))
		(_sig (_int \3 \ ~[5:0]reg~ -1 0 (_int (_uni(_cnst \6'b0\))))(_reg)(_flags2))
		(_sig (_int \4 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \7 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \8 \ ~wire -1 2412 (_int (_uni)))(_net)(_flags2))
		(_sig (_virtual \6 \ 0 2403 (_uni ((41(d_12_2))(133)(44)))))
		(_sig (_virtual \5 \ 0 2088 (_uni ((14)(16(_range 152))(15(_range 153))))))
		(_sig (_virtual \2 \ 0 2020 (_uni ((80)(78)(46(_range 154))))))
		(_sig (_virtual \1 \ 0 2018 (_uni ((46(d_55_54))(46(d_13_0))))))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#2412_0@ (_int 0 0 2412 (_prcs 0(_ass)(_alias ((\8 \)(rst_l)))(_simple)(_trgt(152))(_sens(1))
			)))
			(@ASSIGN#1893,1894,2121,2348_1@ (_arch 1 0 1893 (_prcs 1(_ass)(_simple)(_trgt(49)(50)(116)(139))
			)))
			(@ASSIGN#1895_2@ (_arch 2 0 1895 (_prcs 3(_ass)(_simple)(_trgt(51))(_sens(49)(50))
			)))
			(@ASSIGN#1898_3@ (_arch 3 0 1898 (_prcs 4(_ass)(_simple)(_trgt(52))(_sens(4))
			)))
			(@ASSIGN#1900_4@ (_arch 4 0 1900 (_prcs 5(_ass)(_simple)(_trgt(53))(_sens(2(_range 155)))
			)))
			(@ASSIGN#1901_5@ (_arch 5 0 1901 (_prcs 6(_ass)(_simple)(_trgt(54))(_sens(3)(51))
			)))
			(@ASSIGN#1904_6@ (_arch 6 0 1904 (_prcs 7(_ass)(_simple)(_trgt(55))(_sens(54(d_15_14)))
			)))
			(@ASSIGN#1905_7@ (_arch 7 0 1905 (_prcs 8(_ass)(_simple)(_trgt(56))(_sens(55)(3(15))(3(13)))
			)))
			(@ASSIGN#1906_8@ (_arch 8 0 1906 (_prcs 9(_ass)(_simple)(_trgt(57))(_sens(53(_range 156))(55)(56)(9)(5)(6)(7)(8)(52)(3))
			)))
			(@ASSIGN#1912_9@ (_arch 9 0 1912 (_prcs 10(_ass)(_simple)(_trgt(58))(_sens(12)(13))
			)))
			(@ASSIGN#1938_10@ (_arch 10 0 1938 (_prcs 11(_ass)(_alias ((awready_s)(awfifo_notfull)))(_simple)(_trgt(13))(_sens(59))
			)))
			(@ASSIGN#1950_11@ (_arch 11 0 1950 (_prcs 12(_ass)(_simple)(_trgt(68))(_sens(45)(67)(66))
			)))
			(@ASSIGN#1951_12@ (_arch 12 0 1951 (_prcs 13(_ass)(_simple)(_trgt(60))(_sens(45)(66)(68))
			)))
			(@ASSIGN#1952_13@ (_arch 13 0 1952 (_prcs 14(_ass)(_alias ((aw_agen_valid_out)(aw_agen_valid)))(_simple)(_trgt(42))(_sens(66))
			)))
			(@ASSIGN#1999_14@ (_arch 14 0 1999 (_prcs 15(_ass)(_simple)(_trgt(79))(_sens(46(d_55_54))(46(d_5_2))(46(7))(46(12))(46(13)))
			)))
			(@ASSIGN#2003_15@ (_arch 15 0 2003 (_prcs 16(_ass)(_simple)(_trgt(80))(_sens(23)(79)(77))
			)))
			(@ASSIGN#2036_16@ (_arch 16 0 2036 (_prcs 17(_ass)(_simple)(_trgt(61))(_sens(62(_range 157)))
			)))
			(@ASSIGN#2071_17@ (_arch 17 0 2071 (_prcs 18(_ass)(_simple)(_trgt(87))(_sens(17)(18))
			)))
			(@ASSIGN#2099_18@ (_arch 18 0 2099 (_prcs 19(_ass)(_alias ((wready_s)(wfifo_notfull)))(_simple)(_trgt(18))(_sens(89))
			)))
			(@ASSIGN#2102_19@ (_arch 19 0 2102 (_prcs 20(_ass)(_simple)(_trgt(90))(_sens(61))
			)))
			(@ASSIGN#2103_20@ (_arch 20 0 2103 (_prcs 21(_ass)(_simple)(_trgt(91))(_sens(62(_range 158)))
			)))
			(@ASSIGN#2104_21@ (_arch 21 0 2104 (_prcs 22(_ass)(_simple)(_trgt(92))(_sens(90(_range 159))(91))
			)))
			(@ASSIGN#2114_22@ (_arch 22 0 2114 (_prcs 23(_ass)(_simple)(_trgt(111))(_sens(92(_range 160)))
			)))
			(@ASSIGN#2115,2242_23@ (_arch 23 0 2115 (_prcs 24(_ass)(_simple)(_trgt(112)(121))(_sens(106)(105)(104)(103))
			)))
			(@ASSIGN#2117_24@ (_arch 24 0 2117 (_prcs 25(_ass)(_simple)(_trgt(113))(_sens(112)(93))
			)))
			(@ASSIGN#2118_25@ (_arch 25 0 2118 (_prcs 26(_ass)(_simple)(_trgt(114))(_sens(112))
			)))
			(@ASSIGN#2119_26@ (_arch 26 0 2119 (_prcs 27(_ass)(_simple)(_trgt(115))(_sens(64)(65))
			)))
			(@ASSIGN#2247_27@ (_arch 27 0 2247 (_prcs 30(_ass)(_simple)(_trgt(95))(_sens(120)(121(0)))
			)))
			(@ASSIGN#2248_28@ (_arch 28 0 2248 (_prcs 31(_ass)(_simple)(_trgt(96))(_sens(120)(121(1)))
			)))
			(@ASSIGN#2249_29@ (_arch 29 0 2249 (_prcs 32(_ass)(_simple)(_trgt(97))(_sens(120)(121(2)))
			)))
			(@ASSIGN#2250_30@ (_arch 30 0 2250 (_prcs 33(_ass)(_simple)(_trgt(98))(_sens(120)(121(3)))
			)))
			(@ASSIGN#2265_31@ (_arch 31 0 2265 (_prcs 34(_ass)(_simple)(_trgt(123))(_sens(119)(22))
			)))
			(@ASSIGN#2266_32@ (_arch 32 0 2266 (_prcs 35(_ass)(_simple)(_trgt(124))(_sens(120)(121))
			)))
			(@ASSIGN#2292_33@ (_arch 33 0 2292 (_prcs 36(_ass)(_simple)(_trgt(88))(_sens(47)(66)(99)(100)(101)(102)(94))
			)))
			(@ASSIGN#2293_34@ (_arch 34 0 2293 (_prcs 37(_ass)(_simple)(_trgt(64))(_sens(88))
			)))
			(@ASSIGN#2295_35@ (_arch 35 0 2295 (_prcs 38(_ass)(_simple)(_trgt(125))(_sens(88)(65)(48(_index 161)))
			)))
			(@ASSIGN#2296_36@ (_arch 36 0 2296 (_prcs 39(_ass)(_simple)(_trgt(126))(_sens(48(_range 162)))
			)))
			(@ASSIGN#2299_37@ (_arch 37 0 2299 (_prcs 40(_ass)(_simple)(_trgt(127))(_sens(63(_range 163))(126(_range 164)))
			)))
			(@ASSIGN#2301_38@ (_arch 38 0 2301 (_prcs 41(_ass)(_simple)(_trgt(128))(_sens(88)(127))
			)))
			(@ASSIGN#2304_39@ (_arch 39 0 2304 (_prcs 42(_ass)(_alias ((bresp_s)(bfifo_out(d_1_0))))(_simple)(_trgt(20))(_sens(118(d_1_0)))
			)))
			(@ASSIGN#2305_40@ (_arch 40 0 2305 (_prcs 43(_ass)(_simple)(_trgt(19(_range 165)))(_sens(118(_range 166)))
			)))
			(@ASSIGN#2306_41@ (_arch 41 0 2306 (_prcs 44(_ass)(_alias ((bvalid_s)(bfifo_valid)))(_simple)(_trgt(21))(_sens(119))
			)))
			(@ASSIGN#2308_42@ (_arch 42 0 2308 (_prcs 45(_ass)(_simple)(_trgt(129))(_sens(45)(66))
			)))
			(@ALWAYS#2310_43@ (_arch 43 0 2310 (_prcs 46(_trgt(30)(32))(_read(1)(83)(86))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#2317_44@ (_arch 44 0 2317 (_prcs 47(_ass)(_simple)(_trgt(130))(_sens(41(d_15_14))(64)(41(7))(41(12))(41(13)))
			)))
			(@ASSIGN#2321_45@ (_arch 45 0 2321 (_prcs 48(_ass)(_simple)(_trgt(27))(_sens(130)(41(d_5_2)))
			)))
			(@ASSIGN#2323_46@ (_arch 46 0 2323 (_prcs 49(_ass)(_simple)(_trgt(131))(_sens(41(2))(41(d_3_2))(41(d_4_2)))
			)))
			(@ASSIGN#2328_47@ (_arch 47 0 2328 (_prcs 50(_ass)(_simple)(_trgt(28))(_sens(48(_range 167))(131))
			)))
			(@ASSIGN#2331_48@ (_arch 48 0 2331 (_prcs 51(_ass)(_simple)(_trgt(132))(_sens(88)(41(15))(62(_index 168)))
			)))
			(@ASSIGN#2332_49@ (_arch 49 0 2332 (_prcs 52(_ass)(_simple)(_trgt(133))(_sens(132)(126(_range 164)))
			)))
			(@ASSIGN#2336_50@ (_arch 50 0 2336 (_prcs 53(_ass)(_simple)(_trgt(44))(_sens(48(_range 167)))
			)))
			(@ASSIGN#2339_51@ (_arch 51 0 2339 (_prcs 54(_ass)(_simple)(_trgt(134))(_sens(37))
			)))
			(@ASSIGN#2352_52@ (_arch 52 0 2352 (_prcs 56(_ass)(_simple)(_trgt(140))(_sens(132)(35(d_13_0))(139)(41(d_13_0)))
			)))
			(@ASSIGN#2355_53@ (_arch 53 0 2355 (_prcs 57(_ass)(_simple)(_trgt(141))(_sens(140)(44(_range 169))(137(_range 170)))
			)))
			(@ASSIGN#2358_54@ (_arch 54 0 2358 (_prcs 58(_ass)(_simple)(_trgt(142))(_sens(140)(126(_range 164)))
			)))
			(@ASSIGN#2361_55@ (_arch 55 0 2361 (_prcs 59(_ass)(_simple)(_trgt(143))(_sens(138(31))(138(30))(138(29))(138(28))(138(27))(138(26))(138(25))(138(24))(138(23))(138(22))(138(21))(138(20))(138(19))(138(18))(138(17))(138(16))(138(15))(138(14))(138(13))(138(12))(138(11))(138(10))(138(9))(138(8))(138(7))(138(6))(138(5))(138(4))(138(3))(138(2))(138(1))(138(0)))
			)))
			(@ASSIGN#2382_56@ (_arch 56 0 2382 (_prcs 60(_ass)(_simple)(_trgt(36(_range 171)))(_sens(143(_range 172))(137(_range 170))(134(_range 173)))
			)))
			(@ALWAYS#2384_57@ (_arch 57 0 2384 (_prcs 61(_trgt(137(_range 170))(138))(_read(1)(141(_range 174))(142))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#2390_58@ (_arch 58 0 2390 (_prcs 62(_ass)(_simple)(_trgt(26))(_sens(128)(125))
			)))
			(@ASSIGN#2415_59@ (_arch 59 0 2415 (_prcs 63(_ass)(_alias ((slvram_waddr_ff)(sram_slvramwr_ff(d_82_72))))(_simple)(_trgt(38))(_sens(144(d_82_72)))
			)))
			(@ASSIGN#2416_60@ (_arch 60 0 2416 (_prcs 64(_ass)(_alias ((slvram_we_ff)(sram_slvramwr_ff(d_71_64))))(_simple)(_trgt(39))(_sens(144(d_71_64)))
			)))
			(@ASSIGN#2417_61@ (_arch 61 0 2417 (_prcs 65(_ass)(_alias ((slvram_write_data_ff)(sram_slvramwr_ff(d_63_0))))(_simple)(_trgt(40))(_sens(144(d_63_0)))
			)))
			(@ASSIGN#2423_62@ (_arch 62 0 2423 (_prcs 66(_ass)(_simple)(_trgt(145))(_sens(126(_range 164)))
			)))
			(@INTERNAL#0_63@ (_int 63 0 0 0 (_prcs 67 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst Awfifo 0 1919 (_ent . axi_traffic_gen_v2_0_21_ex_fifo)
		(_gen
			((WIDTH) (INA_OFF))
			((DEPTH) (_cnst \8\))
			((DEPTHBITS) (_cnst \3\))
			((HEADREG) (_cnst \1\))
			((FULL_LEVEL) (_cnst \6\))
		)
		(_port
			((Clk) (Clk))
			((rst_l) (rst_l))
			((in_data) (awbuf_rawdata(_range 175)))
			((in_push) (awbuf_valid))
			((in_pop) (aw_agen_write))
			((out_data) (awfifo_out(_range 176)))
			((is_full) (_open))
			((is_notfull) (awfifo_notfull))
			((is_empty) (_open))
			((out_valid) (awfifo_valid))
			((ex_fifo_dbgout) (_open))
		)
	)
	(_generate S_W_EXCL_0 0 1965 (_vif  (_code 122))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#1966_64@ (_arch 64 0 1966 (_prcs 0(_ass)(_simple)(_trgt(67))(_sens(46(d_45_44)))
	  		)))
	  		(@ASSIGN#1967_65@ (_arch 65 0 1967 (_prcs 1(_ass)(_simple)(_trgt(69))(_sens(46(_range 106)))
	  		)))
	  		(@ASSIGN#1968_66@ (_arch 66 0 1968 (_prcs 2(_ass)(_simple)(_trgt(70))(_sens(69(d_19_7))(29(d_19_7)))
	  		)))
	  		(@ASSIGN#1969_67@ (_arch 67 0 1969 (_prcs 3(_ass)(_simple)(_trgt(71))(_sens(69(_range 107))(29(_range 108)))
	  		)))
	  		(@ASSIGN#1973_68@ (_arch 68 0 1973 (_prcs 4(_ass)(_simple)(_trgt(72))(_sens(69(d_55_20))(29(d_55_20))(69(d_6_0))(29(d_6_0))(70)(71)(30))
	  		)))
	  		(@ASSIGN#1974_69@ (_arch 69 0 1974 (_prcs 5(_ass)(_simple)(_trgt(73))(_sens(69(d_19_7))(31(d_19_7)))
	  		)))
	  		(@ASSIGN#1975_70@ (_arch 70 0 1975 (_prcs 6(_ass)(_simple)(_trgt(74))(_sens(69(_range 109))(31(_range 110)))
	  		)))
	  		(@ASSIGN#1979_71@ (_arch 71 0 1979 (_prcs 7(_ass)(_simple)(_trgt(75))(_sens(69(d_55_20))(31(d_55_20))(69(d_6_0))(31(d_6_0))(73)(74)(32))
	  		)))
	  		(@ASSIGN#1981_72@ (_arch 72 0 1981 (_prcs 8(_ass)(_simple)(_trgt(76))(_sens(72)(75))
	  		)))
	  		(@ASSIGN#1983_73@ (_arch 73 0 1983 (_prcs 9(_ass)(_simple)(_trgt(77))(_sens(67)(76))
	  		)))
	  		(@ASSIGN#1986_74@ (_arch 74 0 1986 (_prcs 10(_ass)(_simple)(_trgt(78))(_sens(79)(67)(23)(76))
	  		)))
	  		(@INTERNAL#0_75@ (_int 75 0 0 0 (_prcs 11 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate S_W_EXCL_1 0 1990 (_vif  (_code 123))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#1991,1992,1993_76@ (_arch 76 0 1991 (_prcs 0(_ass)(_simple)(_trgt(67)(76)(77))
	  		)))
	  		(@ASSIGN#1994_77@ (_arch 77 0 1994 (_prcs 3(_ass)(_simple)(_trgt(78))(_sens(79))
	  		)))
	  		(@INTERNAL#0_78@ (_int 78 0 0 0 (_prcs 4 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_inst Aw_agen 0 2008 (_ent . axi_traffic_gen_v2_0_21_addrgen)
		(_gen
			((USE_ADDR_OFFSET) (_cnst \0\))
			((C_DATA_WIDTH) (C_S_AXI_DATA_WIDTH))
			((C_S_AXI_ID_WIDTH) (_code  177))
			((IS_READ) (_cnst \0\))
			((C_ATG_BASIC_AXI4) (C_ATG_BASIC_AXI4))
			((C_ATG_AXI4LITE) (C_ATG_AXI4LITE))
		)
		(_port
			((Clk) (Clk))
			((rst_l) (rst_l))
			((in_addr) (\1 \))
			((in_addr_offset) (awfifo_out(d_8_0)))
			((in_id) (\2 \))
			((in_len) (awfifo_out(d_39_32)))
			((in_size) (awfifo_out(d_50_48)))
			((in_lastaddr) (\3 \))
			((in_burst) (awfifo_out(d_47_46)))
			((in_push) (aw_agen_write))
			((in_pop) (aw_agen_pop))
			((in_user) (\4 \))
			((out_user) (_open))
			((out_addr) (aw_agen_addr))
			((out_id) (aw_agen_id_resp))
			((out_be) (aw_agen_be(_range 178)))
			((out_done) (aw_agen_done))
			((out_valid) (aw_agen_valid))
		)
	)
	(_generate S_W1_EXCL_0 0 2044 (_vif  (_code 124))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#2045_79@ (_arch 79 0 2045 (_prcs 0(_ass)(_simple)(_trgt(81))(_sens(61(_range 111))(29(_range 112)))
	  		)))
	  		(@ASSIGN#2048_80@ (_arch 80 0 2048 (_prcs 1(_ass)(_simple)(_trgt(82))(_sens(66)(41(d_13_3))(29(d_13_3))(81)(61(_index 113)))
	  		)))
	  		(@ASSIGN#2052_81@ (_arch 81 0 2052 (_prcs 2(_ass)(_simple)(_trgt(83))(_sens(33)(82)(30))
	  		)))
	  		(@ASSIGN#2054_82@ (_arch 82 0 2054 (_prcs 3(_ass)(_simple)(_trgt(84))(_sens(61(_range 114))(31(_range 115)))
	  		)))
	  		(@ASSIGN#2057_83@ (_arch 83 0 2057 (_prcs 4(_ass)(_simple)(_trgt(85))(_sens(66)(41(d_13_3))(31(d_13_3))(84)(61(_index 116)))
	  		)))
	  		(@ASSIGN#2061_84@ (_arch 84 0 2061 (_prcs 5(_ass)(_simple)(_trgt(86))(_sens(34)(85)(32))
	  		)))
	  		(@INTERNAL#0_85@ (_int 85 0 0 0 (_prcs 6 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate S_W1_EXCL_1 0 2065 (_vif  (_code 125))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#2066,2067_86@ (_arch 86 0 2066 (_prcs 0(_ass)(_simple)(_trgt(83)(86))
	  		)))
	  		(@INTERNAL#0_87@ (_int 87 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_inst Wfifo 0 2078 (_ent . axi_traffic_gen_v2_0_21_ex_fifo)
		(_gen
			((WIDTH) (_code  179))
			((DEPTH) (_cnst \8\))
			((DEPTHBITS) (_cnst \3\))
			((HEADREG) (_cnst \1\))
			((FULL_LEVEL) (_cnst \6\))
		)
		(_port
			((Clk) (Clk))
			((rst_l) (rst_l))
			((in_data) (\5 \))
			((in_push) (wbuf_valid))
			((in_pop) (wbuf_pop))
			((out_data) (wfifo_out(_range 180)))
			((is_full) (_open))
			((is_notfull) (wfifo_notfull))
			((is_empty) (_open))
			((out_valid) (wfifo_valid))
			((ex_fifo_dbgout) (_open))
		)
	)
	(_generate ATG_S_W_OOO_YES 0 2123 (_vif  (_code 126))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#2124_88@ (_arch 88 0 2124 (_prcs 0(_ass)(_simple)(_trgt(117))
	  		)))
	  		(@INTERNAL#0_89@ (_int 89 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_S_W_OOO_NO 0 2127 (_vif  (_code 127))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#2128_90@ (_arch 90 0 2128 (_prcs 0(_ass)(_simple)(_trgt(117))
	  		)))
	  		(@INTERNAL#0_91@ (_int 91 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_inst B_track 0 2131 (_ent . axi_traffic_gen_v2_0_21_id_track)
		(_gen
			((ID_WIDTH) (C_S_AXI_ID_WIDTH))
		)
		(_port
			((Clk) (Clk))
			((rst_l) (rst_l))
			((in_push_id) (btrk_in_push_id(_range 181)))
			((in_push) (btrk_push))
			((in_search_id) (dummy_search_id(_range 182)))
			((in_clear_pos) (btrk_clear_pos))
			((in_only_entry0) (dis_dis_out_of_order))
			((out_push_pos) (btrk_fifo_num))
			((out_search_hit) (_open))
			((out_free) (btrk_free))
		)
	)
	(_inst B_fifo0 0 2146 (_ent . axi_traffic_gen_v2_0_21_ex_fifo)
		(_gen
			((WIDTH) (_code  183))
			((DEPTH) (_cnst \8\))
			((DEPTHBITS) (_cnst \3\))
			((HEADREG) (_cnst \0\))
			((FULL_LEVEL) (_cnst \6\))
		)
		(_port
			((Clk) (Clk))
			((rst_l) (rst_l))
			((in_data) (bbuf_rawdata(_range 184)))
			((in_push) (btrk_fifo_num(0)))
			((in_pop) (bfifo0_pop))
			((out_data) (bfifo0_out(_range 185)))
			((is_full) (_open))
			((is_notfull) (bfifo0_notfull))
			((is_empty) (_open))
			((out_valid) (bfifo0_valid))
			((ex_fifo_dbgout) (_open))
		)
	)
	(_generate ATG_S_W_OOO_F_NO 0 2166 (_vif  (_code 128))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#2167,2168,2169,2170,2171,2172_92@ (_arch 92 0 2167 (_prcs 0(_ass)(_simple)(_trgt(100)(104)(101)(105)(102)(106))
	  		)))
	  		(@INTERNAL#0_93@ (_int 93 0 0 0 (_prcs 6 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_S_W_OOO_F_YES 0 2175 (_vif  (_code 129))
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst B_fifo1 0 2176 (_ent . axi_traffic_gen_v2_0_21_ex_fifo)
	  	(_gen
	  		((WIDTH) (_code  130))
	  		((DEPTH) (_cnst \8\))
	  		((DEPTHBITS) (_cnst \3\))
	  		((HEADREG) (_cnst \0\))
	  		((FULL_LEVEL) (_cnst \6\))
	  	)
	  	(_port
	  		((Clk) (Clk))
	  		((rst_l) (rst_l))
	  		((in_data) (bbuf_rawdata(_range 131)))
	  		((in_push) (btrk_fifo_num(1)))
	  		((in_pop) (bfifo1_pop))
	  		((out_data) (bfifo1_out(_range 132)))
	  		((is_full) (_open))
	  		((is_notfull) (bfifo1_notfull))
	  		((is_empty) (_open))
	  		((out_valid) (bfifo1_valid))
	  		((ex_fifo_dbgout) (_open))
	  	)
	  )
	  (_inst B_fifo2 0 2196 (_ent . axi_traffic_gen_v2_0_21_ex_fifo)
	  	(_gen
	  		((WIDTH) (_code  133))
	  		((DEPTH) (_cnst \8\))
	  		((DEPTHBITS) (_cnst \3\))
	  		((HEADREG) (_cnst \0\))
	  		((FULL_LEVEL) (_cnst \6\))
	  	)
	  	(_port
	  		((Clk) (Clk))
	  		((rst_l) (rst_l))
	  		((in_data) (bbuf_rawdata(_range 131)))
	  		((in_push) (btrk_fifo_num(2)))
	  		((in_pop) (bfifo2_pop))
	  		((out_data) (bfifo2_out(_range 134)))
	  		((is_full) (_open))
	  		((is_notfull) (bfifo2_notfull))
	  		((is_empty) (_open))
	  		((out_valid) (bfifo2_valid))
	  		((ex_fifo_dbgout) (_open))
	  	)
	  )
	  (_inst B_fifo3 0 2216 (_ent . axi_traffic_gen_v2_0_21_ex_fifo)
	  	(_gen
	  		((WIDTH) (_code  135))
	  		((DEPTH) (_cnst \8\))
	  		((DEPTHBITS) (_cnst \3\))
	  		((HEADREG) (_cnst \0\))
	  		((FULL_LEVEL) (_cnst \6\))
	  	)
	  	(_port
	  		((Clk) (Clk))
	  		((rst_l) (rst_l))
	  		((in_data) (bbuf_rawdata(_range 131)))
	  		((in_push) (btrk_fifo_num(3)))
	  		((in_pop) (bfifo3_pop))
	  		((out_data) (bfifo3_out(_range 136)))
	  		((is_full) (_open))
	  		((is_notfull) (bfifo3_notfull))
	  		((is_empty) (_open))
	  		((out_valid) (bfifo3_valid))
	  		((ex_fifo_dbgout) (_open))
	  	)
	  )
	)
	(_generate ATG_S_W1_OOO_YES 0 2253 (_vif  (_code 137))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#2257_94@ (_arch 94 0 2257 (_prcs 0(_ass)(_simple)(_trgt(122))(_sens(121(0))(107(_range 117))(121(1))(108(_range 118))(121(2))(109(_range 119))(121(3))(110(_range 120)))
	  		)))
	  		(@INTERNAL#0_95@ (_int 95 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_S_W1_OOO_NO 0 2260 (_vif  (_code 138))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#2261_96@ (_arch 96 0 2261 (_prcs 0(_ass)(_simple)(_trgt(122))(_sens(121(0))(107(_range 121)))
	  		)))
	  		(@INTERNAL#0_97@ (_int 97 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_inst Bfifo 0 2269 (_ent . axi_traffic_gen_v2_0_21_ex_fifo)
		(_gen
			((WIDTH) (_code  186))
			((DEPTH) (_cnst \8\))
			((DEPTHBITS) (_cnst \3\))
			((HEADREG) (_cnst \1\))
			((ZERO_INVALID) (C_ZERO_INVALID))
			((FULL_LEVEL) (_cnst \6\))
		)
		(_port
			((Clk) (Clk))
			((rst_l) (rst_l))
			((in_data) (bfifo_in_data(_range 187)))
			((in_push) (bfifo_push))
			((in_pop) (bfifo_pop))
			((out_data) (bfifo_out(_range 188)))
			((is_full) (_open))
			((is_notfull) (bfifo_notfull))
			((is_empty) (_open))
			((out_valid) (bfifo_valid))
			((ex_fifo_dbgout) (_open))
		)
	)
	(_inst sram_slvramwr_regslice 0 2395 (_ent . axi_traffic_gen_v2_0_21_regslice)
		(_gen
			((DWIDTH) (_cnst \83\))
			((IDWIDTH) (_cnst \1\))
			((DATADEPTH) (_cnst \1\))
		)
		(_port
			((din) (\6 \))
			((dout) (sram_slvramwr_ff))
			((dout_early) (_open))
			((idin) (\7 \))
			((idout) (_open))
			((id_stable) (_open))
			((id_stable_ff) (_open))
			((data_stable) (_open))
			((clk) (Clk))
			((reset) (\8 \))
		)
	)
	(_generate CMD_WE_32 0 2427 (_vif  (_code 139))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#2431_98@ (_arch 98 0 2431 (_prcs 0(_ass)(_simple)(_trgt(146))(_sens(145(d_31_28))(145(d_27_24))(145(d_23_20))(145(d_19_16))(145(d_15_12))(145(d_11_8))(145(d_7_4))(145(d_3_0)))
	  		)))
	  		(@ASSIGN#2434_99@ (_arch 99 0 2434 (_prcs 1(_ass)(_simple)(_trgt(148))(_sens(88)(41(14))(146))
	  		)))
	  		(@ASSIGN#2439_100@ (_arch 100 0 2439 (_prcs 2(_ass)(_simple)(_trgt(43))(_sens(41(d_3_2))(148(d_3_0)))
	  		)))
	  		(@INTERNAL#0_101@ (_int 101 0 0 0 (_prcs 3 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate CMD_WE_64 0 2443 (_vif  (_code 140))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#2447_102@ (_arch 102 0 2447 (_prcs 0(_ass)(_simple)(_trgt(147))(_sens(145(d_31_24))(145(d_23_16))(145(d_15_8))(145(d_7_0)))
	  		)))
	  		(@ASSIGN#2450_103@ (_arch 103 0 2450 (_prcs 1(_ass)(_simple)(_trgt(148))(_sens(88)(41(14))(147))
	  		)))
	  		(@ASSIGN#2453_104@ (_arch 104 0 2453 (_prcs 2(_ass)(_simple)(_trgt(43))(_sens(41(3))(148))
	  		)))
	  		(@INTERNAL#0_105@ (_int 105 0 0 0 (_prcs 3 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_model . axi_traffic_gen_v2_0_21_s_w_channel 218 -1)

)
V 000076 55 31109         1580965269804 axi_traffic_gen_v2_0_21_s_r_channel
(_unit VERILOG 6.3579.6.768 (axi_traffic_gen_v2_0_21_s_r_channel 0 2518(axi_traffic_gen_v2_0_21_s_r_channel 0 2518))
	(_version vde)
	(_time 1580965269037 2020.02.05 23:01:09)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 80))
	(_code 999a9e9798cec48ccf9fc8cb8bc3c99f9f9f9f9f909f9a)
	(_ent
		(_time 1580965269037)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 2520 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_BASEADDR ~vector~0 0 2520 \32'hffffffff\ (_ent -1 (_cnst \32'hffffffff\))))
		(_type (_int ~vector~1 0 2521 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_HIGHADDR ~vector~1 0 2521 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~2 0 2522 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ZERO_INVALID ~vector~2 0 2522 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~3 0 2523 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_NO_EXCL ~vector~3 0 2523 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~4 0 2524 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_S_AXI_ID_WIDTH ~vector~4 0 2524 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~5 0 2525 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int INA_OFF ~vector~5 0 2525 \72\ (_ent -1 (_cnst \72\))))
		(_type (_int ~vector~6 0 2526 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ID_OFF ~vector~6 0 2526 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~7 0 2527 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_S_AXI_ARUSER_WIDTH ~vector~7 0 2527 \8\ (_ent -1 (_cnst \8\))))
		(_type (_int ~vector~8 0 2528 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_S_AXI_DATA_WIDTH ~vector~8 0 2528 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~9 0 2529 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_BASIC_AXI4 ~vector~9 0 2529 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~10 0 2532 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_AXI4LITE ~vector~10 0 2532 \0\ (_ent -1 (_cnst \0\))))
		(_port (_int Clk ~wire 0 2534 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_port (_int rst_l ~wire 0 2535 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 2537 (_array ~wire ((_range  113)))))
		(_port (_int arid_s ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 2537 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[31:0]wire~ 0 2538 (_array ~wire ((_dto i 31 i 0)))))
		(_port (_int araddr_s ~[31:0]wire~ 0 2538 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[7:0]wire~ 0 2539 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int arlen_s ~[7:0]wire~ 0 2539 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[2:0]wire~ 0 2540 (_array ~wire ((_dto i 2 i 0)))))
		(_port (_int arsize_s ~[2:0]wire~ 0 2540 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[1:0]wire~ 0 2541 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int arburst_s ~[1:0]wire~ 0 2541 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[0:0]wire~ 0 2542 (_array ~wire ((_to i 0 i 0)))))
		(_port (_int arlock_s ~[0:0]wire~ 0 2542 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[3:0]wire~ 0 2543 (_array ~wire ((_dto i 3 i 0)))))
		(_port (_int arcache_s ~[3:0]wire~ 0 2543 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int arprot_s ~[2:0]wire~ 0 2544 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int arqos_s ~[3:0]wire~ 0 2545 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[C_S_AXI_ARUSER_WIDTH-1:0]wire~ 0 2546 (_array ~wire ((_range  114)))))
		(_port (_int aruser_s ~[C_S_AXI_ARUSER_WIDTH-1:0]wire~ 0 2546 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int arvalid_s ~wire 0 2547 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int arready_s ~wire 0 2548 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int rid_s ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 2550 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int rlast_s ~wire 0 2551 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 2552 (_array ~wire ((_range  115)))))
		(_port (_int rdata_s ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 2552 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int rresp_s ~[1:0]wire~ 0 2553 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int rvalid_s ~wire 0 2554 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int rready_s ~wire 0 2555 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reg1_sgl_slv_rd ~wire 0 2558 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[15:0]wire~ 0 2559 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int rd_reg_decode ~[15:0]wire~ 0 2559 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int rd_reg_data_raw ~[31:0]wire~ 0 2560 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reg1_disallow_excl ~wire 0 2561 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rddec6_valid_ff ~reg 0 2562 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[INA_OFF-1:0]reg~ 0 2564 (_array ~reg ((_range  116)))))
		(_port (_int slv_ex_info0_ff ~[INA_OFF-1:0]reg~ 0 2564 (_arch (_out)))(_reg)(_flags1))
		(_port (_int slv_ex_valid0_ff ~wire 0 2565 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int slv_ex_info1_ff ~[INA_OFF-1:0]reg~ 0 2566 (_arch (_out)))(_reg)(_flags1))
		(_type (_int ~[INA_OFF-1:0]wire~ 0 2567 (_array ~wire ((_range  117)))))
		(_port (_int slv_ex_info1 ~[INA_OFF-1:0]wire~ 0 2567 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int slv_ex_valid1_ff ~wire 0 2568 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int slv_ex_toggle_ff ~reg 0 2569 (_arch (_out)))(_reg)(_flags1))
		(_port (_int slv_ex_new_valid0 ~wire 0 2570 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int slv_ex_new_valid1 ~wire 0 2571 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ar_agen_addr ~[15:0]wire~ 0 2572 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int slvram_rd_out ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 2573 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int addrram_rd_out ~[31:0]wire~ 0 2575 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ar_agen0_addr ~[15:0]wire~ 0 2577 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ar_agen0_valid_out ~wire 0 2578 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int arfifo_valid ~wire 0 2579 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int arfifo_out ~[INA_OFF-1:0]wire~ 0 2580 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[127:0]wire~ 0 2581 (_array ~wire ((_dto i 127 i 0)))))
		(_port (_int cmd_out_mr_i ~[127:0]wire~ 0 2581 (_arch (_in)))(_net scalared)(_flags1))
		(_sig (_int base_addr ~[31:0]wire~ 0 2585 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int high_addr ~[31:0]wire~ 0 2586 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int addr_mask ~[31:0]wire~ 0 2587 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int arlen8_s ~[7:0]wire~ 0 2590 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ar_addr_masked ~[31:0]wire~ 0 2592 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ar_isslvram ~wire 0 2595 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ar_iscmd ~wire 0 2596 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[ID_OFF-1:0]wire~ 0 2597 (_array ~wire ((_range  118)))))
		(_sig (_int arbuf_id ~[ID_OFF-1:0]wire~ 0 2597 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int arbuf_data ~[INA_OFF-1:0]wire~ 0 2598 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ar_agen0_valid ~wire 0 2605 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ar_agen1_valid ~wire 0 2605 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ar_agen2_valid ~wire 0 2605 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ar_agen3_valid ~wire 0 2605 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int arfifo_notfull ~wire 0 2607 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int arfifo_push ~wire 0 2608 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int arfifo_pop ~wire 0 2609 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int arfifo_out_lock ~[1:0]wire~ 0 2636 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_new_ex_info ~[INA_OFF-1:0]wire~ 0 2637 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_ex_new_valid ~wire 0 2638 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_ex_must_wr0 ~wire 0 2639 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_ex_must_wr1 ~wire 0 2640 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_ex_use_toggle ~wire 0 2641 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_ex_choose1 ~wire 0 2642 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_ex_toggle ~wire 0 2643 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int slv_ex_info0 ~[INA_OFF-1:0]wire~ 0 2644 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int ar_calc_resp ~[1:0]wire~ 0 2645 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ar_agen0_pop ~wire 0 2681 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ar_agen1_pop ~wire 0 2681 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ar_agen2_pop ~wire 0 2681 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ar_agen3_pop ~wire 0 2681 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ar_agen0_done ~wire 0 2682 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ar_agen1_done ~wire 0 2682 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ar_agen2_done ~wire 0 2682 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ar_agen3_done ~wire 0 2682 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int artrk_fifo_num ~[3:0]wire~ 0 2684 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int artrk_in_push_id ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 2685 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ar_agen0_eff_valid ~wire 0 2686 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ar_agen1_eff_valid ~wire 0 2687 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ar_agen2_eff_valid ~wire 0 2688 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ar_agen3_eff_valid ~wire 0 2689 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ar_agen_eff_valid ~[3:0]wire~ 0 2690 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ar_agen_push ~[3:0]wire~ 0 2692 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int artrk_clear_pos ~[3:0]wire~ 0 2693 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int dis_dis_out_of_order ~wire 0 2695 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int arbuf_wrsel ~[3:0]wire~ 0 2720 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[ID_OFF+1:0]wire~ 0 2722 (_array ~wire ((_range  119)))))
		(_sig (_int ar_agen0_id ~[ID_OFF+1:0]wire~ 0 2722 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[C_S_AXI_DATA_WIDTH/8-1:0]wire~ 0 2727 (_array ~wire ((_range  120)))))
		(_sig (_int ar_agen0_be ~[C_S_AXI_DATA_WIDTH/8-1:0]wire~ 0 2727 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ar_agen1_addr ~[15:0]wire~ 0 2757 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ar_agen1_id ~[ID_OFF-1:0]wire~ 0 2758 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ar_agen1_be ~[C_S_AXI_DATA_WIDTH/8-1:0]wire~ 0 2759 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ar_agen2_id ~[ID_OFF-1:0]wire~ 0 2760 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ar_agen2_addr ~[15:0]wire~ 0 2761 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ar_agen2_be ~[C_S_AXI_DATA_WIDTH/8-1:0]wire~ 0 2762 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ar_agen3_id ~[ID_OFF-1:0]wire~ 0 2763 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ar_agen3_addr ~[15:0]wire~ 0 2764 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ar_agen3_be ~[C_S_AXI_DATA_WIDTH/8-1:0]wire~ 0 2765 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ar_agen_sel ~[3:0]wire~ 0 2865 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ar_agen_id ~[ID_OFF+1:0]wire~ 0 2866 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ar_agen_be ~[C_S_AXI_DATA_WIDTH/8-1:0]wire~ 0 2867 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ar_agen_done ~wire 0 2868 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rd_reg_err ~wire 0 2906 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rd_reg_rresp ~[1:0]wire~ 0 2908 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[40+ID_OFF+C_S_AXI_DATA_WIDTH/8-1:0]wire~ 0 2911 (_array ~wire ((_range  121)))))
		(_sig (_int rd_reg_data ~[40+ID_OFF+C_S_AXI_DATA_WIDTH/8-1:0]wire~ 0 2911 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rdataout_full ~wire 0 2917 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[C_S_AXI_DATA_WIDTH+8+ID_OFF-1:0]wire~ 0 2918 (_array ~wire ((_range  122)))))
		(_sig (_int rdata_pre ~[C_S_AXI_DATA_WIDTH+8+ID_OFF-1:0]wire~ 0 2918 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rd_reg_valid_ff ~reg 0 2919 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rd_reg_valid ~wire 0 2924 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rddec6_valid ~wire 0 2926 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[40+ID_OFF+C_S_AXI_DATA_WIDTH/8-1:0]reg~ 0 2929 (_array ~reg ((_range  123)))))
		(_sig (_int rd_reg_data_ff ~[40+ID_OFF+C_S_AXI_DATA_WIDTH/8-1:0]reg~ 0 2929 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int addrram_sel ~reg 0 2930 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int cmdram_rd_out ~[31:0]wire~ 0 2942 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rd_data_muxed ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 2948 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rd_data_be ~[C_S_AXI_DATA_WIDTH/8-1:0]wire~ 0 2954 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rd_data_mask ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 2956 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int rd_data_masked ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 2973 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[C_S_AXI_DATA_WIDTH+8+ID_OFF-1:0]reg~ 0 2978 (_array ~reg ((_range  124)))))
		(_sig (_int Rdataout_in_data_ff ~[C_S_AXI_DATA_WIDTH+8+ID_OFF-1:0]reg~ 0 2978 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int Rdataout_in_push_ff ~reg 0 2979 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[size_1{{C_S_AXI_ID_WIDTH{1'd0}}}:0]wire~ 0 2711 (_array ~wire ((_range  125)))))
		(_sig (_int \1 \ ~[size_1{{C_S_AXI_ID_WIDTH{1'd0}}}:0]wire~ -1 2711 (_int (_uni)))(_net) (_replicated)(_flags2))
		(_sig (_int \4 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_type (_int ~[5:0]reg~ 0 0 (_array ~reg ((_dto i 5 i 0)))))
		(_sig (_int \6 \ ~[5:0]reg~ -1 0 (_int (_uni(_cnst \6'b0\))))(_reg)(_flags2))
		(_sig (_int \7 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \26 \ ~wire -1 2996 (_int (_uni)))(_net)(_flags2))
		(_sig (_virtual \5 \ 0 2741 (_uni ((66)(39(_range 126))))))
		(_sig (_virtual \3 \ 0 2740 (_uni ((119)(39(d_7_0))))))
		(_sig (_virtual \2 \ 0 2739 (_uni ((39(d_55_54))(39(d_13_0))))))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#2711,2585,2586_0@ (_arch 0 0 2711 (_prcs 0(_ass)(_simple)(_trgt(118)(41)(42))
			)))
			(@INTERNAL#2996_1@ (_int 1 0 2996 (_prcs 1(_ass)(_alias ((\26 \)(rvalid_s)(rready_s)))(_simple)(_trgt(122))(_sens(18)(19))
			)))
			(@ASSIGN#2587_2@ (_arch 2 0 2587 (_prcs 4(_ass)(_simple)(_trgt(43))(_sens(41)(42))
			)))
			(@ASSIGN#2590_3@ (_arch 3 0 2590 (_prcs 5(_ass)(_simple)(_trgt(44))(_sens(4))
			)))
			(@ASSIGN#2592_4@ (_arch 4 0 2592 (_prcs 6(_ass)(_simple)(_trgt(45))(_sens(3)(43))
			)))
			(@ASSIGN#2595_5@ (_arch 5 0 2595 (_prcs 7(_ass)(_simple)(_trgt(46))(_sens(45(d_15_14)))
			)))
			(@ASSIGN#2596_6@ (_arch 6 0 2596 (_prcs 8(_ass)(_simple)(_trgt(47))(_sens(46)(3(15))(3(13)))
			)))
			(@ASSIGN#2597_7@ (_arch 7 0 2597 (_prcs 9(_ass)(_simple)(_trgt(48))(_sens(2(_range 127)))
			)))
			(@ASSIGN#2598_8@ (_arch 8 0 2598 (_prcs 10(_ass)(_simple)(_trgt(49))(_sens(48(_range 128))(46)(47)(9)(5)(6)(7)(8)(44)(3))
			)))
			(@ASSIGN#2608_9@ (_arch 9 0 2608 (_prcs 11(_ass)(_simple)(_trgt(55))(_sens(12)(13))
			)))
			(@ASSIGN#2611_10@ (_arch 10 0 2611 (_prcs 12(_ass)(_alias ((ar_agen0_valid_out)(ar_agen0_valid)))(_simple)(_trgt(37))(_sens(50))
			)))
			(@ASSIGN#2633_11@ (_arch 11 0 2633 (_prcs 13(_ass)(_alias ((arready_s)(arfifo_notfull)))(_simple)(_trgt(13))(_sens(54))
			)))
			(@ASSIGN#2636_12@ (_arch 12 0 2636 (_prcs 14(_ass)(_simple)(_trgt(57))(_sens(39(d_45_44)))
			)))
			(@ASSIGN#2637_13@ (_arch 13 0 2637 (_prcs 15(_ass)(_simple)(_trgt(58))(_sens(39(_range 129)))
			)))
			(@ASSIGN#2685_14@ (_arch 14 0 2685 (_prcs 16(_ass)(_simple)(_trgt(76))(_sens(39(_range 126)))
			)))
			(@ASSIGN#2686_15@ (_arch 15 0 2686 (_prcs 17(_ass)(_simple)(_trgt(77))(_sens(50)(71)(67))
			)))
			(@ASSIGN#2687_16@ (_arch 16 0 2687 (_prcs 18(_ass)(_simple)(_trgt(78))(_sens(51)(72)(68))
			)))
			(@ASSIGN#2688_17@ (_arch 17 0 2688 (_prcs 19(_ass)(_simple)(_trgt(79))(_sens(52)(73)(69))
			)))
			(@ASSIGN#2689_18@ (_arch 18 0 2689 (_prcs 20(_ass)(_simple)(_trgt(80))(_sens(53)(74)(70))
			)))
			(@ASSIGN#2690_19@ (_arch 19 0 2690 (_prcs 21(_ass)(_simple)(_trgt(81))(_sens(80)(79)(78)(77))
			)))
			(@ASSIGN#2692_20@ (_arch 20 0 2692 (_prcs 22(_ass)(_simple)(_trgt(82))(_sens(81)(75))
			)))
			(@ASSIGN#2693_21@ (_arch 21 0 2693 (_prcs 23(_ass)(_simple)(_trgt(83))(_sens(81))
			)))
			(@ASSIGN#2694_22@ (_arch 22 0 2694 (_prcs 24(_ass)(_simple)(_trgt(56))(_sens(38)(82))
			)))
			(@ASSIGN#2720_23@ (_arch 23 0 2720 (_prcs 25(_ass)(_simple)(_trgt(85))(_sens(56)(82))
			)))
			(@ASSIGN#2905_24@ (_arch 24 0 2905 (_prcs 26(_ass)(_simple)(_trgt(21))(_sens(33(d_5_2)))
			)))
			(@ASSIGN#2906_25@ (_arch 25 0 2906 (_prcs 27(_ass)(_simple)(_trgt(101))(_sens(33(d_15_14))(21(13))(33(7))(33(13)))
			)))
			(@ASSIGN#2908_26@ (_arch 26 0 2908 (_prcs 28(_ass)(_simple)(_trgt(102))(_sens(23)(101)(98(_range 130)))
			)))
			(@ASSIGN#2911_27@ (_arch 27 0 2911 (_prcs 29(_ass)(_simple)(_trgt(103))(_sens(99(_range 131))(98(_range 132))(33(d_15_14))(33(d_3_2))(100)(102)(22))
			)))
			(@ASSIGN#2920_28@ (_arch 28 0 2920 (_prcs 30(_ass)(_simple)(_trgt(67))(_sens(97(0))(104))
			)))
			(@ASSIGN#2921_29@ (_arch 29 0 2921 (_prcs 31(_ass)(_simple)(_trgt(68))(_sens(97(1))(104))
			)))
			(@ASSIGN#2922_30@ (_arch 30 0 2922 (_prcs 32(_ass)(_simple)(_trgt(69))(_sens(97(2))(104))
			)))
			(@ASSIGN#2923_31@ (_arch 31 0 2923 (_prcs 33(_ass)(_simple)(_trgt(70))(_sens(97(3))(104))
			)))
			(@ASSIGN#2924_32@ (_arch 32 0 2924 (_prcs 34(_ass)(_simple)(_trgt(107))(_sens(67)(68)(69)(70))
			)))
			(@ASSIGN#2926_33@ (_arch 33 0 2926 (_prcs 35(_ass)(_simple)(_trgt(108))(_sens(107)(21(6))(103(d_39_38))(33(13)))
			)))
			(@ALWAYS#2931_34@ (_arch 34 0 2931 (_prcs 36(_trgt(109)(110)(106)(24)(25(_range 133))(27(_range 135))(30))(_read(1)(103)(33(13))(107)(108)(65(_range 134))(28(_range 136))(64))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#2942_35@ (_arch 35 0 2942 (_prcs 37(_ass)(_simple)(_trgt(111))(_sens(109(d_37_36))(40(d_31_0))(40(d_63_32))(40(d_95_64))(40(d_127_96)))
			)))
			(@ASSIGN#2953_36@ (_arch 36 0 2953 (_prcs 38(_ass)(_simple)(_trgt(112))(_sens(109(39))(110)(34(_range 137))(109(38))(111)(35)(109(d_31_0)))
			)))
			(@ASSIGN#2954_37@ (_arch 37 0 2954 (_prcs 39(_ass)(_simple)(_trgt(113))(_sens(109(_range 138)))
			)))
			(@ASSIGN#2973_38@ (_arch 38 0 2973 (_prcs 40(_ass)(_simple)(_trgt(115))(_sens(112(_range 139)))
			)))
			(@ALWAYS#2980_39@ (_arch 39 0 2980 (_prcs 41(_trgt(116)(117))(_read(1)(109(_range 140))(115(_range 141))(106))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#3005_40@ (_arch 40 0 3005 (_prcs 42(_ass)(_simple)(_trgt(16(_range 142)))(_sens(105(_range 143)))
			)))
			(@ASSIGN#3006_41@ (_arch 41 0 3006 (_prcs 43(_ass)(_simple)(_trgt(17))(_sens(105(_range 144)))
			)))
			(@ASSIGN#3007_42@ (_arch 42 0 3007 (_prcs 44(_ass)(_simple)(_trgt(15))(_sens(105(_index 145)))
			)))
			(@ASSIGN#3009_43@ (_arch 43 0 3009 (_prcs 45(_ass)(_simple)(_trgt(14(_range 146)))(_sens(105(_range 147)))
			)))
			(@INTERNAL#0_44@ (_int 44 0 0 0 (_prcs 46 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst Arfifo 0 2613 (_ent . axi_traffic_gen_v2_0_21_ex_fifo)
		(_gen
			((WIDTH) (INA_OFF))
			((DEPTH) (_cnst \8\))
			((DEPTHBITS) (_cnst \3\))
			((HEADREG) (_cnst \1\))
			((FULL_LEVEL) (_cnst \6\))
		)
		(_port
			((Clk) (Clk))
			((rst_l) (rst_l))
			((in_data) (arbuf_data(_range 148)))
			((in_push) (arfifo_push))
			((in_pop) (arfifo_pop))
			((out_data) (arfifo_out(_range 149)))
			((is_full) (_open))
			((is_notfull) (arfifo_notfull))
			((is_empty) (_open))
			((out_valid) (arfifo_valid))
			((ex_fifo_dbgout) (_open))
		)
	)
	(_generate S_R_EXCL_0 0 2646 (_vif  (_code 96))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#2648_45@ (_arch 45 0 2648 (_prcs 0(_ass)(_simple)(_trgt(59))(_sens(38)(57))
	  		)))
	  		(@ASSIGN#2651_46@ (_arch 46 0 2651 (_prcs 1(_ass)(_simple)(_trgt(60))(_sens(26)(25(_range 80))(58(_range 81)))
	  		)))
	  		(@ASSIGN#2653_47@ (_arch 47 0 2653 (_prcs 2(_ass)(_simple)(_trgt(61))(_sens(29)(27(_range 82))(58(_range 83)))
	  		)))
	  		(@ASSIGN#2654_48@ (_arch 48 0 2654 (_prcs 3(_ass)(_simple)(_trgt(62))(_sens(60)(61))
	  		)))
	  		(@ASSIGN#2656_49@ (_arch 49 0 2656 (_prcs 4(_ass)(_simple)(_trgt(63))(_sens(62)(30)(61))
	  		)))
	  		(@ASSIGN#2657,2658_50@ (_arch 50 0 2657 (_prcs 5(_ass)(_alias ((slv_ex_new_valid0)(slv_ex_new_valid)(slv_ex_choose1)(slv_ex_new_valid1)(slv_ex_new_valid)(slv_ex_choose1)))(_simple)(_trgt(31)(32))(_sens(59)(63))
	  		)))
	  		(@ASSIGN#2661_51@ (_arch 51 0 2661 (_prcs 7(_ass)(_simple)(_trgt(64))(_sens(62)(59)(30))
	  		)))
	  		(@ASSIGN#2664_52@ (_arch 52 0 2664 (_prcs 8(_ass)(_simple)(_trgt(65))(_sens(31)(58(_range 84))(25(_range 85)))
	  		)))
	  		(@ASSIGN#2666_53@ (_arch 53 0 2666 (_prcs 9(_ass)(_simple)(_trgt(28))(_sens(32)(58(_range 86))(27(_range 87)))
	  		)))
	  		(@ASSIGN#2667_54@ (_arch 54 0 2667 (_prcs 10(_ass)(_simple)(_trgt(66))(_sens(57))
	  		)))
	  		(@INTERNAL#0_55@ (_int 55 0 0 0 (_prcs 11 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate S_R_EXCL_1 0 2671 (_vif  (_code 97))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#2672,2673,2674,2675,2676,2677_56@ (_arch 56 0 2672 (_prcs 0(_ass)(_simple)(_trgt(65)(28)(64)(31)(32)(66))
	  		)))
	  		(@INTERNAL#0_57@ (_int 57 0 0 0 (_prcs 6 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_S_R_OOO_YES 0 2696 (_vif  (_code 98))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#2697_58@ (_arch 58 0 2697 (_prcs 0(_ass)(_simple)(_trgt(84))
	  		)))
	  		(@INTERNAL#0_59@ (_int 59 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_S_R_OOO_NO 0 2700 (_vif  (_code 99))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#2701_60@ (_arch 60 0 2701 (_prcs 0(_ass)(_simple)(_trgt(84))
	  		)))
	  		(@INTERNAL#0_61@ (_int 61 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_inst Ar_track 0 2704 (_ent . axi_traffic_gen_v2_0_21_id_track)
		(_gen
			((ID_WIDTH) (C_S_AXI_ID_WIDTH))
		)
		(_port
			((Clk) (Clk))
			((rst_l) (rst_l))
			((in_push_id) (artrk_in_push_id(_range 150)))
			((in_push) (arfifo_valid))
			((in_search_id) (\1 \))
			((in_clear_pos) (artrk_clear_pos))
			((in_only_entry0) (dis_dis_out_of_order))
			((out_push_pos) (artrk_fifo_num))
			((out_search_hit) (_open))
			((out_free) (_open))
		)
	)
	(_inst Ar_agen0 0 2729 (_ent . axi_traffic_gen_v2_0_21_addrgen)
		(_gen
			((USE_ADDR_OFFSET) (_cnst \0\))
			((C_DATA_WIDTH) (C_S_AXI_DATA_WIDTH))
			((C_S_AXI_ID_WIDTH) (_code  151))
			((IS_READ) (_cnst \1\))
			((C_ATG_BASIC_AXI4) (C_ATG_BASIC_AXI4))
			((C_ATG_AXI4LITE) (C_ATG_AXI4LITE))
		)
		(_port
			((Clk) (Clk))
			((rst_l) (rst_l))
			((in_addr) (\2 \))
			((in_addr_offset) (\3 \))
			((in_id) (\5 \))
			((in_len) (arfifo_out(d_39_32)))
			((in_size) (arfifo_out(d_50_48)))
			((in_lastaddr) (\6 \))
			((in_burst) (arfifo_out(d_47_46)))
			((in_push) (arbuf_wrsel(0)))
			((in_pop) (ar_agen0_pop))
			((in_user) (\7 \))
			((out_user) (_open))
			((out_addr) (ar_agen0_addr))
			((out_be) (ar_agen0_be(_range 152)))
			((out_id) (ar_agen0_id))
			((out_done) (ar_agen0_done))
			((out_valid) (ar_agen0_valid))
		)
	)
	(_generate ATG_S_R_OOO_F_NO 0 2766 (_vif  (_code 100))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#2767,2768,2769,2770,2771,2772_62@ (_arch 62 0 2767 (_prcs 0(_ass)(_simple)(_trgt(72)(73)(74)(51)(52)(53))
	  		)))
	  		(@INTERNAL#0_63@ (_int 63 0 0 0 (_prcs 6 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_S_R_OOO_F_YES 0 2775 (_vif  (_code 101))
	  (_object
	  	(_sig (_int \10 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_type (_int ~[5:0]reg~ 0 0 (_array ~reg ((_dto i 5 i 0)))))
	  	(_sig (_int \12 \ ~[5:0]reg~ -1 0 (_int (_uni(_cnst \6'b0\))))(_reg)(_flags2))
	  	(_sig (_int \13 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \16 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \18 \ ~[5:0]reg~ -1 0 (_int (_uni(_cnst \6'b0\))))(_reg)(_flags2))
	  	(_sig (_int \19 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \22 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \24 \ ~[5:0]reg~ -1 0 (_int (_uni(_cnst \6'b0\))))(_reg)(_flags2))
	  	(_sig (_int \25 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_virtual \23 \ 0 2789 (_uni ((66)(39(_range 102))))))
	  	(_sig (_virtual \21 \ 0 2846 (_uni ((132)(39(d_7_0))))))
	  	(_sig (_virtual \20 \ 0 2787 (_uni ((39(d_55_54))(39(d_13_0))))))
	  	(_sig (_virtual \17 \ 0 2789 (_uni ((66)(39(_range 102))))))
	  	(_sig (_virtual \15 \ 0 2817 (_uni ((129)(39(d_7_0))))))
	  	(_sig (_virtual \14 \ 0 2787 (_uni ((39(d_55_54))(39(d_13_0))))))
	  	(_sig (_virtual \11 \ 0 2789 (_uni ((66)(39(_range 102))))))
	  	(_sig (_virtual \9 \ 0 2788 (_uni ((126)(39(d_7_0))))))
	  	(_sig (_virtual \8 \ 0 2787 (_uni ((39(d_55_54))(39(d_13_0))))))
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst Ar_agen1 0 2777 (_ent . axi_traffic_gen_v2_0_21_addrgen)
	  	(_gen
	  		((USE_ADDR_OFFSET) (_cnst \0\))
	  		((C_DATA_WIDTH) (C_S_AXI_DATA_WIDTH))
	  		((C_S_AXI_ID_WIDTH) (ID_OFF))
	  		((IS_READ) (_cnst \1\))
	  		((C_ATG_BASIC_AXI4) (C_ATG_BASIC_AXI4))
	  		((C_ATG_AXI4LITE) (C_ATG_AXI4LITE))
	  	)
	  	(_port
	  		((Clk) (Clk))
	  		((rst_l) (rst_l))
	  		((in_addr) (\8 \))
	  		((in_addr_offset) (\9 \))
	  		((in_id) (\11 \))
	  		((in_len) (arfifo_out(d_39_32)))
	  		((in_size) (arfifo_out(d_50_48)))
	  		((in_lastaddr) (\12 \))
	  		((in_burst) (arfifo_out(d_47_46)))
	  		((in_push) (arbuf_wrsel(1)))
	  		((in_pop) (ar_agen1_pop))
	  		((in_user) (\13 \))
	  		((out_user) (_open))
	  		((out_addr) (ar_agen1_addr))
	  		((out_be) (ar_agen1_be(_range 103)))
	  		((out_id) (ar_agen1_id(_range 104)))
	  		((out_done) (ar_agen1_done))
	  		((out_valid) (ar_agen1_valid))
	  	)
	  )
	  (_inst Ar_agen2 0 2806 (_ent . axi_traffic_gen_v2_0_21_addrgen)
	  	(_gen
	  		((USE_ADDR_OFFSET) (_cnst \0\))
	  		((C_DATA_WIDTH) (C_S_AXI_DATA_WIDTH))
	  		((C_S_AXI_ID_WIDTH) (ID_OFF))
	  		((IS_READ) (_cnst \1\))
	  		((C_ATG_BASIC_AXI4) (C_ATG_BASIC_AXI4))
	  		((C_ATG_AXI4LITE) (C_ATG_AXI4LITE))
	  	)
	  	(_port
	  		((Clk) (Clk))
	  		((rst_l) (rst_l))
	  		((in_addr) (\14 \))
	  		((in_addr_offset) (\15 \))
	  		((in_id) (\17 \))
	  		((in_len) (arfifo_out(d_39_32)))
	  		((in_size) (arfifo_out(d_50_48)))
	  		((in_lastaddr) (\18 \))
	  		((in_burst) (arfifo_out(d_47_46)))
	  		((in_push) (arbuf_wrsel(2)))
	  		((in_pop) (ar_agen2_pop))
	  		((in_user) (\19 \))
	  		((out_user) (_open))
	  		((out_addr) (ar_agen2_addr))
	  		((out_be) (ar_agen2_be(_range 105)))
	  		((out_id) (ar_agen2_id(_range 106)))
	  		((out_done) (ar_agen2_done))
	  		((out_valid) (ar_agen2_valid))
	  	)
	  )
	  (_inst Ar_agen3 0 2835 (_ent . axi_traffic_gen_v2_0_21_addrgen)
	  	(_gen
	  		((USE_ADDR_OFFSET) (_cnst \0\))
	  		((C_DATA_WIDTH) (C_S_AXI_DATA_WIDTH))
	  		((C_S_AXI_ID_WIDTH) (ID_OFF))
	  		((IS_READ) (_cnst \1\))
	  		((C_ATG_BASIC_AXI4) (C_ATG_BASIC_AXI4))
	  		((C_ATG_AXI4LITE) (C_ATG_AXI4LITE))
	  	)
	  	(_port
	  		((Clk) (Clk))
	  		((rst_l) (rst_l))
	  		((in_addr) (\20 \))
	  		((in_addr_offset) (\21 \))
	  		((in_id) (\23 \))
	  		((in_len) (arfifo_out(d_39_32)))
	  		((in_size) (arfifo_out(d_50_48)))
	  		((in_lastaddr) (\24 \))
	  		((in_burst) (arfifo_out(d_47_46)))
	  		((in_push) (arbuf_wrsel(3)))
	  		((in_pop) (ar_agen3_pop))
	  		((in_user) (\25 \))
	  		((out_user) (_open))
	  		((out_addr) (ar_agen3_addr))
	  		((out_be) (ar_agen3_be(_range 107)))
	  		((out_id) (ar_agen3_id(_range 108)))
	  		((out_done) (ar_agen3_done))
	  		((out_valid) (ar_agen3_valid))
	  	)
	  )
	)
	(_generate ATG_S_R1_OOO_F_YES 0 2869 (_vif  (_code 109))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#2873_64@ (_arch 64 0 2873 (_prcs 0(_ass)(_simple)(_trgt(97))(_sens(53)(52)(51)(50))
	  		)))
	  		(@ASSIGN#2878_65@ (_arch 65 0 2878 (_prcs 1(_ass)(_simple)(_trgt(33))(_sens(97(0))(36)(97(1))(88)(97(2))(92)(97(3))(95))
	  		)))
	  		(@ASSIGN#2882_66@ (_arch 66 0 2882 (_prcs 2(_ass)(_simple)(_trgt(98))(_sens(97(0))(86)(97(1))(89(_range 88))(97(2))(91(_range 89))(97(3))(94(_range 90)))
	  		)))
	  		(@ASSIGN#2887_67@ (_arch 67 0 2887 (_prcs 3(_ass)(_simple)(_trgt(99))(_sens(97(0))(87(_range 91))(97(1))(90(_range 92))(97(2))(93(_range 93))(97(3))(96(_range 94)))
	  		)))
	  		(@ASSIGN#2891_68@ (_arch 68 0 2891 (_prcs 4(_ass)(_simple)(_trgt(100))(_sens(97(0))(71)(97(1))(72)(97(2))(73)(97(3))(74))
	  		)))
	  		(@INTERNAL#0_69@ (_int 69 0 0 0 (_prcs 5 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_S_R1_OOO_F_NO 0 2894 (_vif  (_code 110))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#2895_70@ (_arch 70 0 2895 (_prcs 0(_ass)(_simple)(_trgt(97))(_sens(50))
	  		)))
	  		(@ASSIGN#2897_71@ (_arch 71 0 2897 (_prcs 1(_ass)(_simple)(_trgt(33))(_sens(97(0))(36))
	  		)))
	  		(@ASSIGN#2898_72@ (_arch 72 0 2898 (_prcs 2(_ass)(_simple)(_trgt(98))(_sens(97(0))(86))
	  		)))
	  		(@ASSIGN#2900_73@ (_arch 73 0 2900 (_prcs 3(_ass)(_simple)(_trgt(99))(_sens(97(0))(87(_range 95)))
	  		)))
	  		(@ASSIGN#2901_74@ (_arch 74 0 2901 (_prcs 4(_ass)(_simple)(_trgt(100))(_sens(97(0))(71))
	  		)))
	  		(@INTERNAL#0_75@ (_int 75 0 0 0 (_prcs 5 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate S_R_BE_32 0 2957 (_vif  (_code 111))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#2961_76@ (_arch 76 0 2961 (_prcs 0(_ass)(_simple)(_trgt(114))(_sens(113(3))(113(2))(113(1))(113(0)))
	  		)))
	  		(@INTERNAL#0_77@ (_int 77 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate S_R_BE_64 0 2964 (_vif  (_code 112))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#2970_78@ (_arch 78 0 2970 (_prcs 0(_ass)(_simple)(_trgt(114))(_sens(113(7))(113(6))(113(5))(113(4))(113(3))(113(2))(113(1))(113(0)))
	  		)))
	  		(@INTERNAL#0_79@ (_int 79 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_inst Rdataout 0 2984 (_ent . axi_traffic_gen_v2_0_21_ex_fifo)
		(_gen
			((WIDTH) (_code  153))
			((DEPTH) (_cnst \8\))
			((DEPTHBITS) (_cnst \3\))
			((ZERO_INVALID) (C_ZERO_INVALID))
			((HEADREG) (_cnst \1\))
			((FULL_LEVEL) (_cnst \6\))
		)
		(_port
			((Clk) (Clk))
			((rst_l) (rst_l))
			((in_data) (Rdataout_in_data_ff))
			((in_push) (Rdataout_in_push_ff))
			((in_pop) (\26 \))
			((out_data) (rdata_pre(_range 154)))
			((is_full) (rdataout_full))
			((is_notfull) (_open))
			((is_empty) (_open))
			((out_valid) (rvalid_s))
			((ex_fifo_dbgout) (_open))
		)
	)
	(_model . axi_traffic_gen_v2_0_21_s_r_channel 179 -1)

)
V 000079 55 10751         1580965269806 axi_traffic_gen_v2_0_21_sharedram_wrap
(_unit VERILOG 6.3579.6.768 (axi_traffic_gen_v2_0_21_sharedram_wrap 0 3070(axi_traffic_gen_v2_0_21_sharedram_wrap 0 3070))
	(_version vde)
	(_time 1580965269037 2020.02.05 23:01:09)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 44))
	(_code a8abaffea8fff5bdafa8bcf3fbaea9aeaeaeaeaea1)
	(_ent
		(_time 1580965269037)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 3072 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~0 0 3072 \"virtex7"\ (_ent -1 (_string \V"virtex7"\))))
		(_type (_int ~vector~1 0 3073 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_S_AXI_DATA_WIDTH ~vector~1 0 3073 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~2 0 3074 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_DATA_WIDTH ~vector~2 0 3074 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~3 0 3076 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RAMINIT_SRAM0_F ~vector~3 0 3076 \"NONE"\ (_ent -1 (_string \V"NONE"\))))
		(_port (_int Clk ~wire 0 3078 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_port (_int rst_l ~wire 0 3079 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[10:0]wire~ 0 3081 (_array ~wire ((_dto i 10 i 0)))))
		(_port (_int mram_waddr_ff ~[10:0]wire~ 0 3081 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 3082 (_array ~wire ((_range  75)))))
		(_port (_int mram_we_ff ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 3082 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 3083 (_array ~wire ((_range  76)))))
		(_port (_int mram_write_data_ff ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 3083 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int mram_out ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 3084 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[15:0]wire~ 0 3086 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int maw_agen_addr ~[15:0]wire~ 0 3086 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int slvram_waddr_ff ~[10:0]wire~ 0 3088 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[7:0]wire~ 0 3089 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int slvram_we_ff ~[7:0]wire~ 0 3089 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[63:0]wire~ 0 3090 (_array ~wire ((_dto i 63 i 0)))))
		(_port (_int slvram_write_data_ff ~[63:0]wire~ 0 3090 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int sram_rd_data_a ~[63:0]wire~ 0 3091 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ar_agen_addr ~[15:0]wire~ 0 3093 (_arch (_in)))(_net scalared)(_flags1))
		(_sig (_int sram_we_a ~[7:0]wire~ 0 3100 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[9:0]wire~ 0 3101 (_array ~wire ((_dto i 9 i 0)))))
		(_sig (_int sram_addr_a ~[9:0]wire~ 0 3101 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sram_wr_data_a ~[63:0]wire~ 0 3114 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ar_agen_addr_bit2_ff ~reg 0 3126 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int sram_rd_data_a_pre ~[63:0]wire~ 0 3127 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sram_we_b ~[7:0]wire~ 0 3144 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sram_addr_b ~[9:0]wire~ 0 3145 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sram_addr_s ~[9:0]wire~ 0 3146 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sram_wr_data_b ~[63:0]wire~ 0 3186 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int sram_rd_data_b ~[63:0]wire~ 0 3188 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_agen_addr_bit2_ff ~reg 0 3189 (_arch (_uni)))(_reg)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#3128_0@ (_arch 0 0 3128 (_prcs 0(_trgt(15))(_read(1)(11(2)))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#3186_1@ (_arch 1 0 3186 (_prcs 1(_ass)(_simple)(_trgt(20))(_sens(8)(9))
			)))
			(@ALWAYS#3190_2@ (_arch 2 0 3190 (_prcs 2(_trgt(22))(_read(1)(6(2)))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate CHA_M_32 0 3103 (_vif  (_code 57))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#3104_4@ (_arch 4 0 3104 (_prcs 0(_ass)(_simple)(_trgt(13))(_sens(3(_range 44))(2(d_10_1))(11(d_12_3)))
	  		)))
	  		(@ASSIGN#3105_5@ (_arch 5 0 3105 (_prcs 1(_ass)(_simple)(_trgt(12))(_sens(2(0))(3(_range 45)))
	  		)))
	  		(@INTERNAL#0_6@ (_int 6 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate CHA_M_G64 0 3109 (_vif  (_code 58))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#3110_7@ (_arch 7 0 3110 (_prcs 0(_ass)(_simple)(_trgt(13))(_sens(3(_range 46))(2(d_10_1))(11(d_12_3)))
	  		)))
	  		(@ASSIGN#3111_8@ (_arch 8 0 3111 (_prcs 1(_ass)(_simple)(_trgt(12))(_sens(3(_range 47)))
	  		)))
	  		(@INTERNAL#0_9@ (_int 9 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate M_R_WR_32 0 3116 (_vif  (_code 59))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#3119_10@ (_arch 10 0 3119 (_prcs 0(_ass)(_simple)(_trgt(14))(_sens(2(0))(4(_range 48))(4))
	  		)))
	  		(@INTERNAL#0_11@ (_int 11 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate M_R_WR_G64 0 3121 (_vif  (_code 60))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#3122_12@ (_arch 12 0 3122 (_prcs 0(_ass)(_simple)(_trgt(14))(_sens(4(_range 49)))
	  		)))
	  		(@INTERNAL#0_13@ (_int 13 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate MRAM_RD_32 0 3132 (_vif  (_code 61))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#3136_14@ (_arch 14 0 3136 (_prcs 0(_ass)(_simple)(_trgt(10(_range 50)))(_sens(15)(16(d_63_32))(16))
	  		)))
	  		(@INTERNAL#0_15@ (_int 15 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate MRAM_RD_64 0 3138 (_vif  (_code 62))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#3139_16@ (_arch 16 0 3139 (_prcs 0(_ass)(_simple)(_trgt(10(_range 51)))(_sens(16))
	  		)))
	  		(@INTERNAL#0_17@ (_int 17 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate CHB_M_32 0 3148 (_vif  (_code 63))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#3149_18@ (_arch 18 0 3149 (_prcs 0(_ass)(_simple)(_trgt(19))(_sens(6(d_12_3)))
	  		)))
	  		(@INTERNAL#0_19@ (_int 19 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate CHB_M_64 0 3153 (_vif  (_code 64))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#3154_20@ (_arch 20 0 3154 (_prcs 0(_ass)(_simple)(_trgt(19))(_sens(6(d_12_3)))
	  		)))
	  		(@INTERNAL#0_21@ (_int 21 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate CHB_M_128 0 3158 (_vif  (_code 65))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#3159_22@ (_arch 22 0 3159 (_prcs 0(_ass)(_simple)(_trgt(19))(_sens(6(d_13_4)))
	  		)))
	  		(@INTERNAL#0_23@ (_int 23 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate CHB_M_256 0 3163 (_vif  (_code 66))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#3164_24@ (_arch 24 0 3164 (_prcs 0(_ass)(_simple)(_trgt(19))(_sens(6(d_14_5)))
	  		)))
	  		(@INTERNAL#0_25@ (_int 25 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate CHB_M_512 0 3168 (_vif  (_code 67))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#3169_26@ (_arch 26 0 3169 (_prcs 0(_ass)(_simple)(_trgt(19))(_sens(6(d_15_6)))
	  		)))
	  		(@INTERNAL#0_27@ (_int 27 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate CHB_S_32 0 3175 (_vif  (_code 68))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#3176_28@ (_arch 28 0 3176 (_prcs 0(_ass)(_simple)(_trgt(18))(_sens(8)(7(d_10_1))(19))
	  		)))
	  		(@ASSIGN#3177_29@ (_arch 29 0 3177 (_prcs 1(_ass)(_simple)(_trgt(17))(_sens(7(0))(8(d_3_0)))
	  		)))
	  		(@INTERNAL#0_30@ (_int 30 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate CHB_S_64 0 3181 (_vif  (_code 69))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#3182_31@ (_arch 31 0 3182 (_prcs 0(_ass)(_simple)(_trgt(18))(_sens(8)(7(d_10_1))(19))
	  		)))
	  		(@ASSIGN#3183_32@ (_arch 32 0 3183 (_prcs 1(_ass)(_simple)(_trgt(17))(_sens(8))
	  		)))
	  		(@INTERNAL#0_33@ (_int 33 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate MRAM_WR_32 0 3194 (_vif  (_code 70))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#3198_34@ (_arch 34 0 3198 (_prcs 0(_ass)(_simple)(_trgt(5(_range 52)))(_sens(22)(21(d_63_32))(21))
	  		)))
	  		(@INTERNAL#0_35@ (_int 35 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate MRAM_WR_64 0 3200 (_vif  (_code 71))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#3201_36@ (_arch 36 0 3201 (_prcs 0(_ass)(_simple)(_trgt(5(_range 53)))(_sens(21))
	  		)))
	  		(@INTERNAL#0_37@ (_int 37 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate MRAM_WR_128 0 3204 (_vif  (_code 72))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#3205_38@ (_arch 38 0 3205 (_prcs 0(_ass)(_simple)(_trgt(5(_range 54)))(_sens(21))
	  		)))
	  		(@INTERNAL#0_39@ (_int 39 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate MRAM_WR_256 0 3207 (_vif  (_code 73))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#3208_40@ (_arch 40 0 3208 (_prcs 0(_ass)(_simple)(_trgt(5(_range 55)))(_sens(21))
	  		)))
	  		(@INTERNAL#0_41@ (_int 41 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate MRAM_WR_512 0 3210 (_vif  (_code 74))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#3211_42@ (_arch 42 0 3211 (_prcs 0(_ass)(_simple)(_trgt(5(_range 56)))(_sens(21))
	  		)))
	  		(@INTERNAL#0_43@ (_int 43 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_inst sharedram 0 3215 (_ent . axi_traffic_gen_v2_0_21_slvram_v7)
		(_gen
			((C_FAMILY) (C_FAMILY))
			((C_DATAWIDTH) (_cnst \64\))
			((C_SIZE) (_cnst \1024\))
			((C_ADDR_WIDTH) (_cnst \10\))
			((C_INITRAM_F) (C_RAMINIT_SRAM0_F))
		)
		(_port
			((clk_a) (Clk))
			((we_a) (sram_we_a))
			((addr_a) (sram_addr_a))
			((wr_data_a) (sram_wr_data_a))
			((rd_data_a) (sram_rd_data_a_pre))
			((clk_b) (Clk))
			((we_b) (sram_we_b))
			((addr_b) (sram_addr_b))
			((wr_data_b) (sram_wr_data_b))
			((rd_data_b) (sram_rd_data_b))
		)
	)
	(_model . axi_traffic_gen_v2_0_21_sharedram_wrap 88 -1)

)
V 000074 55 24096         1580965269808 axi_traffic_gen_v2_0_21_registers
(_unit VERILOG 6.3579.6.768 (axi_traffic_gen_v2_0_21_registers 0 3295(axi_traffic_gen_v2_0_21_registers 0 3295))
	(_version vde)
	(_time 1580965269037 2020.02.05 23:01:09)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 79))
	(_code a8abaffea8fff5bdfeaea5a9baf2f8aeaeaeaeaea1aeab)
	(_ent
		(_time 1580965269037)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 3297 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_IS_COHERENT ~vector~0 0 3297 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~1 0 3298 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_IS_AFI ~vector~1 0 3298 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~2 0 3299 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_DATA_WIDTH ~vector~2 0 3299 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~3 0 3300 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_IS_AXI4 ~vector~3 0 3300 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~4 0 3301 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_S_AXI_DATA_WIDTH ~vector~4 0 3301 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~5 0 3302 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_THREAD_ID_WIDTH ~vector~5 0 3302 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~6 0 3303 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_S_AXI_ID_WIDTH ~vector~6 0 3303 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~7 0 3304 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_BASIC_AXI4 ~vector~7 0 3304 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~8 0 3305 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_REPEAT_TYPE ~vector~8 0 3305 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~9 0 3306 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_HLTP_MODE ~vector~9 0 3306 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~10 0 3307 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC ~vector~10 0 3307 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~11 0 3308 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SLAVE_ONLY ~vector~11 0 3308 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~12 0 3309 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_INIT ~vector~12 0 3309 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~13 0 3311 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STREAMING ~vector~13 0 3311 \0\ (_ent -1 (_cnst \0\))))
		(_port (_int Clk ~wire 0 3312 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int rst_l ~wire 0 3313 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int core_global_start ~wire 0 3314 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int core_global_stop ~wire 0 3315 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 3318 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int wr_reg_decode ~[15:0]wire~ 0 3318 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[31:0]wire~ 0 3319 (_array ~wire ((_dto i 31 i 0)))))
		(_port (_int wr_reg_data ~[31:0]wire~ 0 3319 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[9:0]wire~ 0 3320 (_array ~wire ((_dto i 9 i 0)))))
		(_port (_int reg0_mr_ptr_update ~[9:0]wire~ 0 3320 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reg0_mw_ptr_update ~[9:0]wire~ 0 3321 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int mr_done_ff ~wire 0 3322 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int mw_done_ff ~wire 0 3323 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rddec6_valid_ff ~wire 0 3324 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int err_new_slv ~[15:0]wire~ 0 3325 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rd_reg_decode ~[15:0]wire~ 0 3328 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rd_reg_data_raw ~[31:0]wire~ 0 3329 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[71:0]wire~ 0 3331 (_array ~wire ((_dto i 71 i 0)))))
		(_port (_int slv_ex_info0_ff ~[71:0]wire~ 0 3331 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int slv_ex_info1_ff ~[71:0]wire~ 0 3332 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int slv_ex_info1 ~[71:0]wire~ 0 3333 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int slv_ex_valid0_ff ~wire 0 3334 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int slv_ex_valid1_ff ~wire 0 3335 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int slv_ex_toggle_ff ~wire 0 3336 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int b_resp_unexp_ff ~wire 0 3338 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int b_resp_bad_ff ~wire 0 3339 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int mr_unexp ~wire 0 3341 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int mr_fifo_out_resp_bad ~wire 0 3342 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int mr_bad_last_ff ~wire 0 3343 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reg1_disallow_excl ~wire 0 3346 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int reg1_sgl_slv_wr ~wire 0 3347 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int reg1_wrs_block_rds ~wire 0 3348 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int reg1_sgl_slv_rd ~wire 0 3349 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[9:0]reg~ 0 3350 (_array ~reg ((_dto i 9 i 0)))))
		(_port (_int reg0_mw_ptr_ff ~[9:0]reg~ 0 3350 (_arch (_out)))(_reg)(_flags2))
		(_port (_int reg0_m_enable_cmdram_mrw ~wire 0 3351 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int reg0_m_enable_cmdram_mrw_ff ~wire 0 3352 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int reg0_m_enable_ff ~reg 0 3353 (_arch (_out)))(_reg)(_flags1))
		(_port (_int reg0_m_enable_3ff ~reg 0 3354 (_arch (_out)))(_reg)(_flags2))
		(_port (_int reg0_loop_en_ff ~reg 0 3355 (_arch (_out)))(_reg)(_flags1))
		(_port (_int reg0_mr_ptr_ff ~[9:0]reg~ 0 3358 (_arch (_out)))(_reg)(_flags2))
		(_port (_int err_out ~wire 0 3360 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int irq_out ~wire 0 3361 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int reg0_mr_ptr ~[9:0]wire~ 0 3363 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int reg0_mw_ptr ~[9:0]wire~ 0 3364 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[7:0]wire~ 0 3365 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int reg0_rev ~[7:0]wire~ 0 3365 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[31:0]reg~ 0 3369 (_array ~reg ((_dto i 31 i 0)))))
		(_sig (_int reg1_slvctl_ff ~[31:0]reg~ 0 3369 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int reg2_err_ff ~[31:0]reg~ 0 3370 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int reg3_err_en_ff ~[31:0]reg~ 0 3371 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int reg4_mstctl_ff ~[31:0]reg~ 0 3372 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int reg9_dbgpause1_ff ~[31:0]reg~ 0 3373 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int reg10_dbgpause2_ff ~[31:0]reg~ 0 3374 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int reg11_dbgpause3_ff ~[31:0]reg~ 0 3375 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int reg0_m_enable_2ff ~reg 0 3376 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int reg0_m_enable_2pff ~reg 0 3377 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int global_start_pulse ~wire 0 3380 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int global_stop_pulse ~wire 0 3381 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int global_start_1ff ~reg 0 3382 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int global_stop_1ff ~reg 0 3383 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int reg0_m_disable ~wire 0 3391 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int set_reg0_loop_en ~wire 0 3395 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int set_reg0_loop_dis ~wire 0 3396 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int repetitive_on ~wire 0 3401 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int restart_core_pre1 ~wire 0 3404 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int restart_core_pre ~reg 0 3405 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int restart_core ~reg 0 3406 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int cycle_complete ~reg 0 3409 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int cycle_complete_1ff ~reg 0 3410 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int hltp_repeat_pre ~reg 0 3430 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int hltp_repeat_pre_d1 ~reg 0 3431 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int hltp_repeat_pulse ~wire 0 3441 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int set_reg0_m_enable ~wire 0 3444 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg0_mr_ptr_reg_ff ~[9:0]reg~ 0 3451 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int reg0_mw_ptr_reg_ff ~[9:0]reg~ 0 3452 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int reg0_mr_ptr_reg ~[9:0]wire~ 0 3453 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg0_mw_ptr_reg ~[9:0]wire~ 0 3454 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg0_m_enable ~wire 0 3460 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg0_loop_en ~wire 0 3463 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg1_slvctl ~[31:0]wire~ 0 3467 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg2_err_pre2 ~[31:0]wire~ 0 3469 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg3_err_en ~[31:0]wire~ 0 3472 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg4_mstctl ~[31:0]wire~ 0 3474 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg9_dbgpause1 ~[31:0]wire~ 0 3477 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg10_dbgpause2 ~[31:0]wire~ 0 3479 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg11_dbgpause3 ~[31:0]wire~ 0 3481 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg2_err_pre ~[31:0]wire~ 0 3484 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[31:16]wire~ 0 3486 (_array ~wire ((_dto i 31 i 16)))))
		(_sig (_int err_new_mst ~[31:16]wire~ 0 3486 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg2_err ~[31:0]wire~ 0 3489 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg0_m_enable_3 ~wire 0 3492 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg0_m_enable_4 ~wire 0 3493 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int datam64 ~wire 0 3530 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int datas64 ~wire 0 3531 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[3:0]wire~ 0 3532 (_array ~wire ((_dto i 3 i 0)))))
		(_sig (_int reg5_s_id_width ~[3:0]wire~ 0 3532 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int is_axi4 ~wire 0 3533 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int is_coh ~wire 0 3534 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int is_afi ~wire 0 3535 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int is_pele_gs ~wire 0 3536 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[1:0]wire~ 0 3538 (_array ~wire ((_dto i 1 i 0)))))
		(_sig (_int afi_num ~[1:0]wire~ 0 3538 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[2:0]wire~ 0 3540 (_array ~wire ((_dto i 2 i 0)))))
		(_sig (_int reg0_m_id_width ~[2:0]wire~ 0 3540 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg0_rd ~[31:0]wire~ 0 3541 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg1_rd ~[31:0]wire~ 0 3544 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg2_rd ~[31:0]wire~ 0 3545 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg3_rd ~[31:0]wire~ 0 3546 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg4_rd ~[31:0]wire~ 0 3547 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reserved_0 ~wire 0 3553 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int m_data_width ~[2:0]wire~ 0 3554 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s_data_width ~[2:0]wire~ 0 3555 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mode_basic ~wire 0 3584 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mode_static ~wire 0 3585 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mode_slvonly ~wire 0 3586 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mode_sysinit ~wire 0 3587 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mode_streaming ~wire 0 3588 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mode_full ~wire 0 3589 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg5_rd ~[31:0]wire~ 0 3591 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg7_rd ~[31:0]wire~ 0 3604 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg8_rd ~[31:0]wire~ 0 3605 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg9_rd ~[31:0]wire~ 0 3606 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg10_rd ~[31:0]wire~ 0 3607 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg11_rd ~[31:0]wire~ 0 3608 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg1_awready_pause_sel ~[1:0]wire~ 0 3627 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg1_arready_pause_sel ~[1:0]wire~ 0 3628 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg1_wready_pause_sel ~[1:0]wire~ 0 3629 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg1_bvalid_pause_sel ~[1:0]wire~ 0 3630 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg1_rvalid_pause_sel ~[1:0]wire~ 0 3631 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg1_bfifo_pause_sel ~[1:0]wire~ 0 3632 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg1_rdata_pause_sel ~[1:0]wire~ 0 3633 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg1_errsig_enable ~wire 0 3634 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg4_awvalid_pause_sel ~[1:0]wire~ 0 3640 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg4_arvalid_pause_sel ~[1:0]wire~ 0 3641 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg4_wvalid_pause_sel ~[1:0]wire~ 0 3642 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg4_bready_pause_sel ~[1:0]wire~ 0 3643 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg4_rready_pause_sel ~[1:0]wire~ 0 3644 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg4_errsig_enable ~wire 0 3646 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int dbg_pause ~[3:0]wire~ 0 3649 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int err_detect_slv ~wire 0 3683 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int err_detect_mst ~wire 0 3684 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int err_detect ~wire 0 3685 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int err_detect_ff ~reg 0 3686 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int \1 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \2 \ ~wire -1 3678 (_int (_uni)))(_net)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#3678_0@ (_int 0 0 3678 (_prcs 0(_ass)(_alias ((\2 \)(rst_l)))(_simple)(_trgt(134))(_sens(1))
			)))
			(@ALWAYS#3384_1@ (_arch 1 0 3384 (_prcs 1(_trgt(52)(53))(_read(1)(2)(3))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#3388_2@ (_arch 2 0 3388 (_prcs 2(_ass)(_simple)(_trgt(50))(_sens(52)(2))
			)))
			(@ASSIGN#3389_3@ (_arch 3 0 3389 (_prcs 3(_ass)(_simple)(_trgt(51))(_sens(53)(3))
			)))
			(@ASSIGN#3403_4@ (_arch 4 0 3403 (_prcs 4(_ass)(_simple)(_trgt(57))(_sens(34))
			)))
			(@ALWAYS#3432_5@ (_arch 5 0 3432 (_prcs 5(_trgt(63)(64))(_read(0)(1)(63))
				(_need_init)
			)))
			(@ASSIGN#3442_6@ (_arch 6 0 3442 (_prcs 6(_ass)(_simple)(_trgt(65))(_sens(64)(63))
			)))
			(@ASSIGN#3445_7@ (_arch 7 0 3445 (_prcs 7(_ass)(_simple)(_trgt(66))(_sens(4(0))(5(20))(50))
			)))
			(@ASSIGN#3446_8@ (_arch 8 0 3446 (_prcs 8(_ass)(_simple)(_trgt(55))(_sens(4(0))(5(19))(50))
			)))
			(@ASSIGN#3447_9@ (_arch 9 0 3447 (_prcs 9(_ass)(_simple)(_trgt(56))(_sens(4(0))(5(19))(51))
			)))
			(@ASSIGN#3453_10@ (_arch 10 0 3453 (_prcs 10(_ass)(_simple)(_trgt(69))(_sens(4(0))(5(d_9_0))(67))
			)))
			(@ASSIGN#3454_11@ (_arch 11 0 3454 (_prcs 11(_ass)(_simple)(_trgt(70))(_sens(4(0))(5(d_19_10))(68))
			)))
			(@ASSIGN#3455_12@ (_arch 12 0 3455 (_prcs 12(_ass)(_alias ((reg0_mr_ptr)(reg0_mr_ptr_update)))(_simple)(_trgt(38))(_sens(6))
			)))
			(@ASSIGN#3456_13@ (_arch 13 0 3456 (_prcs 13(_ass)(_alias ((reg0_mw_ptr)(reg0_mw_ptr_update)))(_simple)(_trgt(39))(_sens(7))
			)))
			(@ASSIGN#3458_14@ (_arch 14 0 3458 (_prcs 14(_ass)(_simple)(_trgt(54))(_sens(8)(9))
			)))
			(@ASSIGN#3460_15@ (_arch 15 0 3460 (_prcs 15(_ass)(_simple)(_trgt(71))(_sens(66)(54)(32))
			)))
			(@ASSIGN#3463_16@ (_arch 16 0 3463 (_prcs 16(_ass)(_simple)(_trgt(72))(_sens(55)(56)(34))
			)))
			(@ASSIGN#3467_17@ (_arch 17 0 3467 (_prcs 17(_ass)(_simple)(_trgt(73))(_sens(4(1))(5)(41))
			)))
			(@ASSIGN#3469_18@ (_arch 18 0 3469 (_prcs 18(_ass)(_simple)(_trgt(74))(_sens(4(2))(5)(42))
			)))
			(@ASSIGN#3472_19@ (_arch 19 0 3472 (_prcs 19(_ass)(_simple)(_trgt(75))(_sens(4(3))(5)(43))
			)))
			(@ASSIGN#3474_20@ (_arch 20 0 3474 (_prcs 20(_ass)(_simple)(_trgt(76))(_sens(4(4))(5)(44))
			)))
			(@ASSIGN#3477_21@ (_arch 21 0 3477 (_prcs 21(_ass)(_simple)(_trgt(77))(_sens(4(9))(5)(45))
			)))
			(@ASSIGN#3479_22@ (_arch 22 0 3479 (_prcs 22(_ass)(_simple)(_trgt(78))(_sens(4(10))(5)(46))
			)))
			(@ASSIGN#3481_23@ (_arch 23 0 3481 (_prcs 23(_ass)(_simple)(_trgt(79))(_sens(4(11))(5)(47))
			)))
			(@ASSIGN#3484_24@ (_arch 24 0 3484 (_prcs 24(_ass)(_simple)(_trgt(80))(_sens(10)(74(31))(74(d_30_0)))
			)))
			(@ASSIGN#3489_25@ (_arch 25 0 3489 (_prcs 25(_ass)(_simple)(_trgt(82))(_sens(66)(80)(43)(81)(11))
			)))
			(@ASSIGN#3492_26@ (_arch 26 0 3492 (_prcs 26(_ass)(_simple)(_trgt(83))(_sens(32)(48))
			)))
			(@ASSIGN#3493_27@ (_arch 27 0 3493 (_prcs 27(_ass)(_simple)(_trgt(84))(_sens(32)(49))
			)))
			(@ALWAYS#3497_28@ (_arch 28 0 3497 (_prcs 28(_trgt(32)(48)(49)(33)(41)(42)(43)(44)(45)(46)(47)(67)(68)(34))(_read(0)(1)(71)(32)(83)(84)(73)(82)(75)(76)(77)(78)(79)(69)(70)(72))
				(_need_init)
			)))
			(@ALWAYS#3514_29@ (_arch 29 0 3514 (_prcs 29(_trgt(29)(35))(_read(1)(54)(39)(38))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#3529,3530,3531,3532,3533,3534,3535,3536,3538,3540,3553,3584,3585,3586,3587,3588,3604,3605,3606,3607,3608,3654_30@ (_arch 30 0 3529 (_prcs 30(_ass)(_simple)(_trgt(40)(85)(86)(87)(88)(89)(90)(91)(92)(93)(99)(102)(103)(104)(105)(106)(109)(110)(111)(112)(113)(128))
			)))
			(@ASSIGN#3541_31@ (_arch 31 0 3541 (_prcs 40(_ass)(_simple)(_trgt(94))(_sens(40)(93)(32)(34))
			)))
			(@ASSIGN#3544_32@ (_arch 32 0 3544 (_prcs 41(_ass)(_simple)(_trgt(95))(_sens(41(d_19_0)))
			)))
			(@ASSIGN#3545_33@ (_arch 33 0 3545 (_prcs 42(_ass)(_simple)(_trgt(96))(_sens(42))
			)))
			(@ASSIGN#3546_34@ (_arch 34 0 3546 (_prcs 43(_ass)(_simple)(_trgt(97))(_sens(43))
			)))
			(@ASSIGN#3547_35@ (_arch 35 0 3547 (_prcs 44(_ass)(_simple)(_trgt(98))(_sens(44(d_15_0)))
			)))
			(@ASSIGN#3589_36@ (_arch 36 0 3589 (_prcs 51(_ass)(_simple)(_trgt(107))(_sens(102)(103)(104)(105)(106))
			)))
			(@ASSIGN#3591_37@ (_arch 37 0 3591 (_prcs 52(_ass)(_simple)(_trgt(108))(_sens(99)(100)(101)(107)(102)(103)(104)(105)(106))
			)))
			(@ASSIGN#3622_38@ (_arch 38 0 3622 (_prcs 58(_ass)(_simple)(_trgt(13))(_sens(12(0))(94)(12(1))(95)(12(2))(96)(12(3))(97)(12(4))(98)(12(5))(108)(12(6))(12(7))(109)(12(8))(110)(12(9))(111)(12(10))(112)(12(11))(113))
			)))
			(@ASSIGN#3627_39@ (_arch 39 0 3627 (_prcs 59(_ass)(_simple)(_trgt(114))(_sens(41(d_1_0)))
			)))
			(@ASSIGN#3628_40@ (_arch 40 0 3628 (_prcs 60(_ass)(_simple)(_trgt(115))(_sens(41(d_3_2)))
			)))
			(@ASSIGN#3629_41@ (_arch 41 0 3629 (_prcs 61(_ass)(_simple)(_trgt(116))(_sens(41(d_5_4)))
			)))
			(@ASSIGN#3630_42@ (_arch 42 0 3630 (_prcs 62(_ass)(_simple)(_trgt(117))(_sens(41(d_7_6)))
			)))
			(@ASSIGN#3631_43@ (_arch 43 0 3631 (_prcs 63(_ass)(_simple)(_trgt(118))(_sens(41(d_9_8)))
			)))
			(@ASSIGN#3632_44@ (_arch 44 0 3632 (_prcs 64(_ass)(_simple)(_trgt(119))(_sens(41(d_11_10)))
			)))
			(@ASSIGN#3633_45@ (_arch 45 0 3633 (_prcs 65(_ass)(_simple)(_trgt(120))(_sens(41(d_13_12)))
			)))
			(@ASSIGN#3634_46@ (_arch 46 0 3634 (_prcs 66(_ass)(_simple)(_trgt(121))(_sens(41(15)))
			)))
			(@ASSIGN#3635_47@ (_arch 47 0 3635 (_prcs 67(_ass)(_alias ((reg1_sgl_slv_rd)(reg1_slvctl_ff(16))))(_simple)(_trgt(28))(_sens(41(16)))
			)))
			(@ASSIGN#3636_48@ (_arch 48 0 3636 (_prcs 68(_ass)(_alias ((reg1_sgl_slv_wr)(reg1_slvctl_ff(17))))(_simple)(_trgt(26))(_sens(41(17)))
			)))
			(@ASSIGN#3637_49@ (_arch 49 0 3637 (_prcs 69(_ass)(_alias ((reg1_disallow_excl)(reg1_slvctl_ff(18))))(_simple)(_trgt(25))(_sens(41(18)))
			)))
			(@ASSIGN#3638_50@ (_arch 50 0 3638 (_prcs 70(_ass)(_alias ((reg1_wrs_block_rds)(reg1_slvctl_ff(19))))(_simple)(_trgt(27))(_sens(41(19)))
			)))
			(@ASSIGN#3640_51@ (_arch 51 0 3640 (_prcs 71(_ass)(_simple)(_trgt(122))(_sens(44(d_1_0)))
			)))
			(@ASSIGN#3641_52@ (_arch 52 0 3641 (_prcs 72(_ass)(_simple)(_trgt(123))(_sens(44(d_3_2)))
			)))
			(@ASSIGN#3642_53@ (_arch 53 0 3642 (_prcs 73(_ass)(_simple)(_trgt(124))(_sens(44(d_5_4)))
			)))
			(@ASSIGN#3643_54@ (_arch 54 0 3643 (_prcs 74(_ass)(_simple)(_trgt(125))(_sens(44(d_7_6)))
			)))
			(@ASSIGN#3644_55@ (_arch 55 0 3644 (_prcs 75(_ass)(_simple)(_trgt(126))(_sens(44(d_9_8)))
			)))
			(@ASSIGN#3646_56@ (_arch 56 0 3646 (_prcs 76(_ass)(_simple)(_trgt(127))(_sens(44(15)))
			)))
			(@ASSIGN#3683_57@ (_arch 57 0 3683 (_prcs 78(_ass)(_simple)(_trgt(129))(_sens(121)(42(d_15_0)))
			)))
			(@ASSIGN#3684_58@ (_arch 58 0 3684 (_prcs 79(_ass)(_simple)(_trgt(130))(_sens(127)(42(d_30_16)))
			)))
			(@ASSIGN#3685_59@ (_arch 59 0 3685 (_prcs 80(_ass)(_simple)(_trgt(131))(_sens(129)(130))
			)))
			(@ALWAYS#3687_60@ (_arch 60 0 3687 (_prcs 81(_trgt(132))(_read(1)(131))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#3690_61@ (_arch 61 0 3690 (_prcs 82(_ass)(_alias ((err_out)(err_detect_ff)))(_simple)(_trgt(36))(_sens(132))
			)))
			(@ASSIGN#3691_62@ (_arch 62 0 3691 (_prcs 83(_ass)(_alias ((irq_out)(reg2_err_ff(31))))(_simple)(_trgt(37))(_sens(42(31)))
			)))
			(@ASSIGN#3697_63@ (_arch 63 0 3697 (_prcs 84(_ass)(_simple)(_trgt(81))(_sens(54)(22)(20)(21)(23)(24))
			)))
			(@INTERNAL#0_64@ (_int 64 0 0 0 (_prcs 85 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate ATG_S_D_WIDTH_32 0 3556 (_vif  (_code 79))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#3557_65@ (_arch 65 0 3557 (_prcs 0(_ass)(_simple)(_trgt(101))
	  		)))
	  		(@INTERNAL#0_66@ (_int 66 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_S_D_WIDTH_64 0 3560 (_vif  (_code 80))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#3561_67@ (_arch 67 0 3561 (_prcs 0(_ass)(_simple)(_trgt(101))
	  		)))
	  		(@INTERNAL#0_68@ (_int 68 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_M_D_WIDTH_32 0 3564 (_vif  (_code 81))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#3565_69@ (_arch 69 0 3565 (_prcs 0(_ass)(_simple)(_trgt(100))
	  		)))
	  		(@INTERNAL#0_70@ (_int 70 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_M_D_WIDTH_64 0 3568 (_vif  (_code 82))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#3569_71@ (_arch 71 0 3569 (_prcs 0(_ass)(_simple)(_trgt(100))
	  		)))
	  		(@INTERNAL#0_72@ (_int 72 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_M_D_WIDTH_128 0 3572 (_vif  (_code 83))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#3573_73@ (_arch 73 0 3573 (_prcs 0(_ass)(_simple)(_trgt(100))
	  		)))
	  		(@INTERNAL#0_74@ (_int 74 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_M_D_WIDTH_256 0 3576 (_vif  (_code 84))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#3577_75@ (_arch 75 0 3577 (_prcs 0(_ass)(_simple)(_trgt(100))
	  		)))
	  		(@INTERNAL#0_76@ (_int 76 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_M_D_WIDTH_512 0 3580 (_vif  (_code 85))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#3581_77@ (_arch 77 0 3581 (_prcs 0(_ass)(_simple)(_trgt(100))
	  		)))
	  		(@INTERNAL#0_78@ (_int 78 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_inst regenable_regslice 0 3660 (_ent . axi_traffic_gen_v2_0_21_regslice)
		(_gen
			((DWIDTH) (_cnst \1\))
			((IDWIDTH) (_cnst \1\))
			((DATADEPTH) (_code  86))
			((IDDEPTH) (_cnst \1\))
		)
		(_port
			((din) (reg0_m_enable))
			((dout) (reg0_m_enable_cmdram_mrw_ff))
			((dout_early) (reg0_m_enable_cmdram_mrw))
			((idin) (\1 \))
			((idout) (_open))
			((id_stable) (_open))
			((id_stable_ff) (_open))
			((data_stable) (_open))
			((clk) (Clk))
			((reset) (\2 \))
		)
	)
	(_model . axi_traffic_gen_v2_0_21_registers 101 -1)

)
V 000078 55 37663         1580965269810 axi_traffic_gen_v2_0_21_paramram_wrap
(_unit VERILOG 6.3579.6.768 (axi_traffic_gen_v2_0_21_paramram_wrap 0 3758(axi_traffic_gen_v2_0_21_paramram_wrap 0 3758))
	(_version vde)
	(_time 1580965269037 2020.02.05 23:01:09)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 93))
	(_code a8abaffea8fff5bdfeaaadadbaf2f8aeaeaeaeaea1aeab)
	(_ent
		(_time 1580965269037)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 3760 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~0 0 3760 \"virtex7"\ (_ent -1 (_string \V"virtex7"\))))
		(_type (_int ~vector~1 0 3761 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RAMINIT_PARAMRAM0_F ~vector~1 0 3761 \"NONE"\ (_ent -1 (_string \V"NONE"\))))
		(_type (_int ~vector~2 0 3762 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_S_AXI_DATA_WIDTH ~vector~2 0 3762 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~3 0 3763 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_DATA_WIDTH ~vector~3 0 3763 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~4 0 3764 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_ADDR_WIDTH ~vector~4 0 3764 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~5 0 3765 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_REPEAT_COUNT ~vector~5 0 3765 \254\ (_ent -1 (_cnst \254\))))
		(_type (_int ~vector~6 0 3766 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_BASIC_AXI4 ~vector~6 0 3766 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~7 0 3767 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AXI_WR_ADDR_SEED ~vector~7 0 3767 \16'h7C9B\ (_ent -1 (_cnst \16'h7C9B\))))
		(_type (_int ~vector~8 0 3769 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AXI_RD_ADDR_SEED ~vector~8 0 3769 \16'h5A5A\ (_ent -1 (_cnst \16'h5A5A\))))
		(_port (_int Clk ~wire 0 3770 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int rst_l ~wire 0 3771 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int awfifo_valid ~wire 0 3773 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[71:0]wire~ 0 3774 (_array ~wire ((_dto i 71 i 0)))))
		(_port (_int awfifo_out ~[71:0]wire~ 0 3774 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int wfifo_valid ~wire 0 3775 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXI_DATA_WIDTH*9/8+1-1:0]wire~ 0 3776 (_array ~wire ((_range  116)))))
		(_port (_int wfifo_out ~[C_S_AXI_DATA_WIDTH*9/8+1-1:0]wire~ 0 3776 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[127:0]wire~ 0 3778 (_array ~wire ((_dto i 127 i 0)))))
		(_port (_int cmd_out_mr_regslice ~[127:0]wire~ 0 3778 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cmd_out_mr_regslice_ff ~[127:0]wire~ 0 3779 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cmd_out_mw_regslice ~[127:0]wire~ 0 3780 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cmd_out_mw_regslice_ff ~[127:0]wire~ 0 3781 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[23:0]reg~ 0 3782 (_array ~reg ((_dto i 23 i 0)))))
		(_port (_int param_cmdw_submitcnt_ff ~[23:0]reg~ 0 3782 (_arch (_out)))(_reg)(_flags1))
		(_port (_int param_cmdr_submitcnt_ff ~[23:0]reg~ 0 3783 (_arch (_out)))(_reg)(_flags1))
		(_type (_int ~[127:0]reg~ 0 3786 (_array ~reg ((_dto i 127 i 0)))))
		(_port (_int cmd_out_mr ~[127:0]reg~ 0 3786 (_arch (_out)))(_reg)(_flags1))
		(_port (_int mar_fifo_push_ff ~wire 0 3787 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[9:0]wire~ 0 3788 (_array ~wire ((_dto i 9 i 0)))))
		(_port (_int mar_ptr_new_ff ~[9:0]wire~ 0 3788 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int mar_ptr_new_2ff ~[9:0]wire~ 0 3789 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int param_cmdr_delayop_valid ~wire 0 3790 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[23:0]wire~ 0 3791 (_array ~wire ((_dto i 23 i 0)))))
		(_port (_int param_cmdr_count ~[23:0]wire~ 0 3791 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int param_cmdr_repeatfixedop_valid ~wire 0 3792 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int param_cmdr_disable_submitincr ~reg 0 3793 (_arch (_out)))(_reg)(_flags2))
		(_port (_int cmd_out_mw ~[127:0]reg~ 0 3795 (_arch (_out)))(_reg)(_flags1))
		(_port (_int maw_fifo_push_ff ~wire 0 3796 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int maw_ptr_new_ff ~[9:0]wire~ 0 3797 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int maw_ptr_new_2ff ~[9:0]wire~ 0 3798 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int param_cmdw_delayop_valid ~wire 0 3799 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int param_cmdw_count ~[23:0]wire~ 0 3800 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int param_cmdw_repeatfixedop_valid ~wire 0 3801 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int param_cmdw_disable_submitincr ~reg 0 3802 (_arch (_out)))(_reg)(_flags2))
		(_sig (_int cmd_out_mr_postmux ~[127:0]wire~ 0 3806 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int cmd_out_mw_postmux ~[127:0]wire~ 0 3807 (_arch (_uni)))(_net)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#0_0@ (_int 0 0 0 0 (_prcs 0 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate PARAMRAM_ON 0 3843 (_vif  (_code 93))
	  (_generate ADDR_64_GEN 0 3863 (_vif  (_code 94))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ASSIGN#3864_49@ (_arch 49 0 3864 (_prcs 0(_ass)(_simple)(_trgt(35))(_sens(32(0))(5(d_63_32))(5(d_31_0)))
	    		)))
	    		(@INTERNAL#0_50@ (_int 50 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate ADDR_32_GEN 0 3866 (_vif  (_code 95))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ASSIGN#3867_51@ (_arch 51 0 3867 (_prcs 0(_ass)(_simple)(_trgt(35))(_sens(5(d_31_0)))
	    		)))
	    		(@INTERNAL#0_52@ (_int 52 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate RAND_R_ADDR_512_GEN 0 4077 (_vif  (_code 96))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#4078_53@ (_arch 53 0 4078 (_prcs 0(_trgt(79))(_read(47(d_5_0))(47(d_6_0))(47(d_7_0))(47(d_8_0))(47(d_9_0))(47(d_10_0))(47(d_11_0))(47(d_12_0))(47(d_13_0))(47(d_14_0))(47(d_15_0))(47(d_16_0))(47(d_17_0))(47(d_18_0)))(_sens(54)(47))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_54@ (_int 54 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate RAND_R_ADDR_256_GEN 0 4100 (_vif  (_code 97))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#4101_55@ (_arch 55 0 4101 (_prcs 0(_trgt(79))(_read(47(d_6_0))(47(d_7_0))(47(d_8_0))(47(d_9_0))(47(d_10_0))(47(d_11_0))(47(d_12_0))(47(d_13_0))(47(d_14_0))(47(d_15_0))(47(d_16_0))(47(d_17_0))(47(d_18_0))(47(d_19_0)))(_sens(54)(47))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_56@ (_int 56 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate RAND_R_ADDR_128_GEN 0 4123 (_vif  (_code 98))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#4124_57@ (_arch 57 0 4124 (_prcs 0(_trgt(79))(_read(47(d_7_0))(47(d_8_0))(47(d_9_0))(47(d_10_0))(47(d_11_0))(47(d_12_0))(47(d_13_0))(47(d_14_0))(47(d_15_0))(47(d_16_0))(47(d_17_0))(47(d_18_0))(47(d_19_0))(47(d_20_0)))(_sens(54)(47))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_58@ (_int 58 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate RAND_R_ADDR_64_GEN 0 4146 (_vif  (_code 99))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#4147_59@ (_arch 59 0 4147 (_prcs 0(_trgt(79))(_read(47(d_8_0))(47(d_9_0))(47(d_10_0))(47(d_11_0))(47(d_12_0))(47(d_13_0))(47(d_14_0))(47(d_15_0))(47(d_16_0))(47(d_17_0))(47(d_18_0))(47(d_19_0))(47(d_20_0))(47(d_21_0)))(_sens(54)(47))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_60@ (_int 60 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate RAND_R_ADDR_32_GEN 0 4169 (_vif  (_code 100))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#4170_61@ (_arch 61 0 4170 (_prcs 0(_trgt(79))(_read(47(d_9_0))(47(d_10_0))(47(d_11_0))(47(d_12_0))(47(d_13_0))(47(d_14_0))(47(d_15_0))(47(d_16_0))(47(d_17_0))(47(d_18_0))(47(d_19_0))(47(d_20_0))(47(d_21_0))(47(d_22_0)))(_sens(54)(47))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_62@ (_int 62 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate RAND_R_ADDR_32_CHK 0 4198 (_vif  (_code 101))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#4199_63@ (_arch 63 0 4199 (_prcs 0(_trgt(82)(83)(84)(85)(81))(_read(47(d_9_8))(47(d_10_8))(47(d_11_8))(47(d_12_8))(47(d_13_8))(47(d_14_8))(47(d_15_8))(47(d_16_8))(47(d_17_8))(47(d_18_8))(47(d_19_8))(47(d_20_8))(47(d_21_8))(47(d_22_8))(47(d_23_8)))(_sens(54)(47))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_64@ (_int 64 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate RAND_R_ADDR_64_CHK 0 4228 (_vif  (_code 102))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#4229_65@ (_arch 65 0 4229 (_prcs 0(_trgt(81)(83)(84)(85)(82))(_read(47(d_9_9))(47(d_10_9))(47(d_11_9))(47(d_12_9))(47(d_13_9))(47(d_14_9))(47(d_15_9))(47(d_16_9))(47(d_17_9))(47(d_18_9))(47(d_19_9))(47(d_20_9))(47(d_21_9))(47(d_22_9))(47(d_23_9)))(_sens(54)(47))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_66@ (_int 66 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate RAND_R_ADDR_128_CHK 0 4257 (_vif  (_code 103))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#4258_67@ (_arch 67 0 4258 (_prcs 0(_trgt(81)(82)(84)(85)(83))(_read(47(d_8_8))(47(d_9_8))(47(d_10_8))(47(d_11_8))(47(d_12_8))(47(d_13_8))(47(d_14_8))(47(d_15_8))(47(d_16_8))(47(d_17_8))(47(d_18_8))(47(d_19_8))(47(d_20_8))(47(d_21_8))(47(d_22_8)))(_sens(54)(47))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_68@ (_int 68 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate RAND_R_ADDR_256_CHK 0 4287 (_vif  (_code 104))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#4288_69@ (_arch 69 0 4288 (_prcs 0(_trgt(81)(82)(83)(85)(84))(_read(47(d_7_7))(47(d_8_7))(47(d_9_7))(47(d_10_7))(47(d_11_7))(47(d_12_7))(47(d_13_7))(47(d_14_7))(47(d_15_7))(47(d_16_7))(47(d_17_7))(47(d_18_7))(47(d_19_7))(47(d_20_7))(47(d_21_7)))(_sens(54)(47))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_70@ (_int 70 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate RAND_R_ADDR_512_CHK 0 4317 (_vif  (_code 105))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#4318_71@ (_arch 71 0 4318 (_prcs 0(_trgt(81)(82)(83)(84)(85))(_read(47(d_6_6))(47(d_7_6))(47(d_8_6))(47(d_9_6))(47(d_10_6))(47(d_11_6))(47(d_12_6))(47(d_13_6))(47(d_14_6))(47(d_15_6))(47(d_16_6))(47(d_17_6))(47(d_18_6))(47(d_19_6))(47(d_20_6)))(_sens(54)(47))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_72@ (_int 72 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate RAND_W_ADDR_512_GEN 0 4611 (_vif  (_code 106))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#4612_73@ (_arch 73 0 4612 (_prcs 0(_trgt(133))(_read(104(d_5_0))(104(d_6_0))(104(d_7_0))(104(d_8_0))(104(d_9_0))(104(d_10_0))(104(d_11_0))(104(d_12_0))(104(d_13_0))(104(d_14_0))(104(d_15_0))(104(d_16_0))(104(d_17_0))(104(d_18_0)))(_sens(104)(111))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_74@ (_int 74 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate RAND_W_ADDR_256_GEN 0 4634 (_vif  (_code 107))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#4635_75@ (_arch 75 0 4635 (_prcs 0(_trgt(133))(_read(104(d_6_0))(104(d_7_0))(104(d_8_0))(104(d_9_0))(104(d_10_0))(104(d_11_0))(104(d_12_0))(104(d_13_0))(104(d_14_0))(104(d_15_0))(104(d_16_0))(104(d_17_0))(104(d_18_0))(104(d_19_0)))(_sens(104)(111))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_76@ (_int 76 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate RAND_W_ADDR_128_GEN 0 4657 (_vif  (_code 108))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#4658_77@ (_arch 77 0 4658 (_prcs 0(_trgt(133))(_read(104(d_7_0))(104(d_8_0))(104(d_9_0))(104(d_10_0))(104(d_11_0))(104(d_12_0))(104(d_13_0))(104(d_14_0))(104(d_15_0))(104(d_16_0))(104(d_17_0))(104(d_18_0))(104(d_19_0))(104(d_20_0)))(_sens(104)(111))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_78@ (_int 78 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate RAND_W_ADDR_64_GEN 0 4680 (_vif  (_code 109))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#4681_79@ (_arch 79 0 4681 (_prcs 0(_trgt(133))(_read(104(d_8_0))(104(d_9_0))(104(d_10_0))(104(d_11_0))(104(d_12_0))(104(d_13_0))(104(d_14_0))(104(d_15_0))(104(d_16_0))(104(d_17_0))(104(d_18_0))(104(d_19_0))(104(d_20_0))(104(d_21_0)))(_sens(104)(111))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_80@ (_int 80 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate RAND_W_ADDR_32_GEN 0 4703 (_vif  (_code 110))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#4704_81@ (_arch 81 0 4704 (_prcs 0(_trgt(133))(_read(104(d_9_0))(104(d_10_0))(104(d_11_0))(104(d_12_0))(104(d_13_0))(104(d_14_0))(104(d_15_0))(104(d_16_0))(104(d_17_0))(104(d_18_0))(104(d_19_0))(104(d_20_0))(104(d_21_0))(104(d_22_0)))(_sens(104)(111))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_82@ (_int 82 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate RAND_W_ADDR_32_CHK 0 4730 (_vif  (_code 111))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#4731_83@ (_arch 83 0 4731 (_prcs 0(_trgt(137)(138)(139)(140)(136))(_read(104(d_9_8))(104(d_10_8))(104(d_11_8))(104(d_12_8))(104(d_13_8))(104(d_14_8))(104(d_15_8))(104(d_16_8))(104(d_17_8))(104(d_18_8))(104(d_19_8))(104(d_20_8))(104(d_21_8))(104(d_22_8))(104(d_23_8)))(_sens(104)(111))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_84@ (_int 84 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate RAND_W_ADDR_64_CHK 0 4759 (_vif  (_code 112))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#4761_85@ (_arch 85 0 4761 (_prcs 0(_trgt(136)(138)(139)(140)(137))(_read(104(d_9_9))(104(d_10_9))(104(d_11_9))(104(d_12_9))(104(d_13_9))(104(d_14_9))(104(d_15_9))(104(d_16_9))(104(d_17_9))(104(d_18_9))(104(d_19_9))(104(d_20_9))(104(d_21_9))(104(d_22_9))(104(d_23_9)))(_sens(104)(111))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_86@ (_int 86 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate RAND_W_ADDR_128_CHK 0 4789 (_vif  (_code 113))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#4790_87@ (_arch 87 0 4790 (_prcs 0(_trgt(136)(137)(139)(140)(138))(_read(104(d_8_8))(104(d_9_8))(104(d_10_8))(104(d_11_8))(104(d_12_8))(104(d_13_8))(104(d_14_8))(104(d_15_8))(104(d_16_8))(104(d_17_8))(104(d_18_8))(104(d_19_8))(104(d_20_8))(104(d_21_8))(104(d_22_8)))(_sens(104)(111))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_88@ (_int 88 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate RAND_W_ADDR_256_CHK 0 4819 (_vif  (_code 114))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#4820_89@ (_arch 89 0 4820 (_prcs 0(_trgt(136)(137)(138)(140)(139))(_read(104(d_7_7))(104(d_8_7))(104(d_9_7))(104(d_10_7))(104(d_11_7))(104(d_12_7))(104(d_13_7))(104(d_14_7))(104(d_15_7))(104(d_16_7))(104(d_17_7))(104(d_18_7))(104(d_19_7))(104(d_20_7))(104(d_21_7)))(_sens(104)(111))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_90@ (_int 90 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate RAND_W_ADDR_512_CHK 0 4849 (_vif  (_code 115))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#4850_91@ (_arch 91 0 4850 (_prcs 0(_trgt(136)(137)(138)(139)(140))(_read(104(d_6_6))(104(d_7_6))(104(d_8_6))(104(d_9_6))(104(d_10_6))(104(d_11_6))(104(d_12_6))(104(d_13_6))(104(d_14_6))(104(d_15_6))(104(d_16_6))(104(d_17_6))(104(d_18_6))(104(d_19_6))(104(d_20_6)))(_sens(104)(111))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_92@ (_int 92 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_object
	  	(_sig (_int param_ram_we ~wire 0 3850 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int param_ram_we_ff ~reg 0 3851 (_arch (_uni)))(_reg)(_flags1))
	  	(_type (_int ~[8:0]reg~ 0 3852 (_array ~reg ((_dto i 8 i 0)))))
	  	(_sig (_int param_ram_addr_ff ~[8:0]reg~ 0 3852 (_arch (_uni)))(_reg)(_flags1))
	  	(_type (_int ~[3:0]wire~ 0 3859 (_array ~wire ((_dto i 3 i 0)))))
	  	(_sig (_int paramram_we_a ~[3:0]wire~ 0 3859 (_arch (_uni)))(_net)(_flags1))
	  	(_type (_int ~[8:0]wire~ 0 3861 (_array ~wire ((_dto i 8 i 0)))))
	  	(_sig (_int paramram_addr_a ~[8:0]wire~ 0 3861 (_arch (_uni)))(_net)(_flags1))
	  	(_type (_int ~[31:0]wire~ 0 3862 (_array ~wire ((_dto i 31 i 0)))))
	  	(_sig (_int paramram_wr_data_a ~[31:0]wire~ 0 3862 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int paramram_rd_data_a ~[31:0]wire~ 0 3869 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int paramram_we_b ~[3:0]wire~ 0 3870 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int paramram_addr_b ~[8:0]wire~ 0 3871 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int paramram_wr_data_b ~[31:0]wire~ 0 3872 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int paramram_rd_data_b ~[31:0]wire~ 0 3873 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int paramram_mr_regslice ~[31:0]wire~ 0 3900 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int paramram_mw_regslice ~[31:0]wire~ 0 3901 (_arch (_uni)))(_net)(_flags1))
	  	(_type (_int ~[2:0]reg~ 0 3951 (_array ~reg ((_dto i 2 i 0)))))
	  	(_sig (_int param_cmdr_op_ff ~[2:0]reg~ 0 3951 (_arch (_uni)))(_reg)(_flags2))
	  	(_type (_int ~[1:0]reg~ 0 3952 (_array ~reg ((_dto i 1 i 0)))))
	  	(_sig (_int param_cmdr_addrmode_ff ~[1:0]reg~ 0 3952 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdr_intervalmode_ff ~[1:0]reg~ 0 3953 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdr_idmode_ff ~reg 0 3954 (_arch (_uni)))(_reg)(_flags2))
	  	(_type (_int ~[23:0]wire~ 0 3957 (_array ~wire ((_dto i 23 i 0)))))
	  	(_sig (_int cmdr_rnum ~[23:0]wire~ 0 3957 (_arch (_uni)))(_net)(_flags1))
	  	(_type (_int ~[15:0]wire~ 0 3958 (_array ~wire ((_dto i 15 i 0)))))
	  	(_sig (_int r_randnum ~[15:0]wire~ 0 3958 (_arch (_uni)))(_net)(_flags1))
	  	(_type (_int ~[23:0]reg~ 0 3970 (_array ~reg ((_dto i 23 i 0)))))
	  	(_sig (_int param_cmdr_count_minus1_ff ~[23:0]reg~ 0 3970 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int paramram_mr_regslice_minus1 ~[23:0]wire~ 0 3971 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int param_cmdr_count_int ~[23:0]wire~ 0 3972 (_arch (_uni)))(_net)(_flags1))
	  	(_type (_int ~[11:0]wire~ 0 3973 (_array ~wire ((_dto i 11 i 0)))))
	  	(_sig (_int param_cmdr_dint ~[11:0]wire~ 0 3973 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int param_cmdr_count_dint ~[23:0]wire~ 0 3974 (_arch (_uni)))(_net)(_flags1))
	  	(_type (_int ~[3:0]reg~ 0 3995 (_array ~reg ((_dto i 3 i 0)))))
	  	(_sig (_int param_cmdr_addrrandrange_encoded ~[3:0]reg~ 0 3995 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdr_state_ff ~[3:0]reg~ 0 4001 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdr_state_nxt ~[3:0]reg~ 0 4002 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int param_cmdr_submitcnt_nxt ~[23:0]reg~ 0 4003 (_arch (_uni)))(_reg)(_flags2))
	  	(_type (_int ~[31:0]reg~ 0 4006 (_array ~reg ((_dto i 31 i 0)))))
	  	(_sig (_int param_cmdr_addr_ff ~[31:0]reg~ 0 4006 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdr_add_1 ~[31:0]reg~ 0 4007 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdr_addr_nxt ~[31:0]reg~ 0 4008 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int param_cmdr_addr_tmp ~[31:0]reg~ 0 4009 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int four_k_bound_chk ~[31:0]reg~ 0 4010 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int four_k_bound_chk_ff ~[31:0]reg~ 0 4011 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdr_addrmux ~reg 0 4012 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int cmd_out_mr_addr_align ~[31:0]wire~ 0 4014 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int cmd_out_mr_addr_align_four ~[31:0]reg~ 0 4015 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int cmd_out_mr_addr_align_eight ~[31:0]reg~ 0 4016 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int cmd_out_mr_comp ~[31:0]reg~ 0 4017 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_incr_shift ~[3:0]wire~ 0 4019 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int param_maxburstbytes ~[31:0]wire~ 0 4023 (_arch (_uni)))(_net)(_flags1))
	  	(_type (_int ~[12:0]wire~ 0 4024 (_array ~wire ((_dto i 12 i 0)))))
	  	(_sig (_int param_cmdr_addrincr ~[12:0]wire~ 0 4024 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int param_cmdr_addrrandc ~[12:0]wire~ 0 4025 (_arch (_uni)))(_net)(_flags2))
	  	(_type (_int ~[12:0]reg~ 0 4026 (_array ~reg ((_dto i 12 i 0)))))
	  	(_sig (_int param_cmdr_addrincr_ff ~[12:0]reg~ 0 4026 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int mar_fifo_push_2ff ~reg 0 4027 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int rand_addr_n ~[31:0]reg~ 0 4028 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int rand_addr_n_ff ~[31:0]reg~ 0 4029 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int rand_addr_n_tmp ~[31:0]reg~ 0 4030 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int rand_addr_n_tmpc ~[31:0]reg~ 0 4031 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int param_cmdr_addrrand_i ~[31:0]reg~ 0 4032 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int param_cmdr_addrrand_i_ff ~[31:0]reg~ 0 4033 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdr_maxaddr_check_32b ~reg 0 4195 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdr_maxaddr_check_64b ~reg 0 4195 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdr_maxaddr_check_128b ~reg 0 4195 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdr_maxaddr_check_256b ~reg 0 4195 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdr_maxaddr_check_512b ~reg 0 4195 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdr_addrrand_ff ~[31:0]reg~ 0 4347 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int param_cmdr_addrrand_2ff ~[31:0]reg~ 0 4348 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int rand_base_chkr_t_ff ~[31:0]reg~ 0 4349 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int rand_base_chkr_ff ~[31:0]reg~ 0 4350 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdr_addrrand_valid ~wire 0 4351 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int param_cmdr_addrincr_valid ~wire 0 4352 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int param_cmdr_intervalrand_valid ~wire 0 4353 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int rand_base_chkr_t ~[31:0]wire~ 0 4354 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int rand_base_chkr ~[31:0]wire~ 0 4355 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int param_cmdr_addrrand ~[31:0]wire~ 0 4356 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int newcmdr_param_valid ~wire 0 4380 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int param_cmdr_repeatop_valid ~wire 0 4381 (_arch (_uni)))(_net)(_flags1))
	  	(_type (_int ~[127:0]wire~ 0 4502 (_array ~wire ((_dto i 127 i 0)))))
	  	(_sig (_int param_cmdr_cmd_out_mr_data ~[127:0]wire~ 0 4502 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int param_cmdw_count_ff ~[23:0]reg~ 0 4519 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int param_cmdw_op_ff ~[2:0]reg~ 0 4520 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int param_cmdw_addrmode_ff ~[1:0]reg~ 0 4521 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdw_intervalmode_ff ~[1:0]reg~ 0 4522 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdw_idmode_ff ~reg 0 4523 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int cmdw_rnum ~[23:0]wire~ 0 4526 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int w_randnum ~[15:0]wire~ 0 4527 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int param_cmdw_count_minus1_ff ~[23:0]reg~ 0 4541 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int paramram_mw_regslice_minus1 ~[23:0]wire~ 0 4542 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int param_cmdw_count_int ~[23:0]wire~ 0 4545 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int param_cmdw_dint ~[11:0]wire~ 0 4546 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int param_cmdw_count_dint ~[23:0]wire~ 0 4547 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int param_cmdw_addrrandrange_encoded ~[3:0]reg~ 0 4563 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdw_state_nxt ~[3:0]reg~ 0 4568 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int param_cmdw_submitcnt_nxt ~[23:0]reg~ 0 4569 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int param_cmdw_addr_ff ~[31:0]reg~ 0 4572 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdw_add_1 ~[31:0]reg~ 0 4573 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdw_addr_nxt ~[31:0]reg~ 0 4574 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int param_cmdw_addr_tmp ~[31:0]reg~ 0 4575 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int four_k_bound_chkw ~[31:0]reg~ 0 4576 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int four_k_bound_chk_ffw ~[31:0]reg~ 0 4577 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdw_addrmux ~reg 0 4578 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int cmd_out_mw_addr_align ~[31:0]wire~ 0 4580 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int cmd_out_mw_addr_align_four ~[31:0]reg~ 0 4581 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int cmd_out_mw_addr_align_eight ~[31:0]reg~ 0 4582 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int cmd_out_mw_comp ~[31:0]reg~ 0 4583 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdw_addrincr ~[12:0]wire~ 0 4585 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int param_cmdw_addrrandc ~[12:0]wire~ 0 4586 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int param_cmdw_addrincr_ff ~[12:0]reg~ 0 4587 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int maw_fifo_push_2ff ~reg 0 4588 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int rand_addw_n ~[31:0]reg~ 0 4589 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int rand_addw_n_ff ~[31:0]reg~ 0 4590 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int rand_addw_n_tmp ~[31:0]reg~ 0 4591 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int rand_addw_n_tmpc ~[31:0]reg~ 0 4592 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int param_cmdw_addrrand_i ~[31:0]reg~ 0 4593 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int param_cmdw_addrrand_i_ff ~[31:0]reg~ 0 4594 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdw_state_ff ~[3:0]reg~ 0 4596 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdw_maxaddr_check_32b ~reg 0 4728 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdw_maxaddr_check_64b ~reg 0 4728 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdw_maxaddr_check_128b ~reg 0 4728 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdw_maxaddr_check_256b ~reg 0 4728 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdw_maxaddr_check_512b ~reg 0 4728 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdw_addrrand_ff ~[31:0]reg~ 0 4879 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int param_cmdw_addrrand_2ff ~[31:0]reg~ 0 4880 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int rand_base_chkw_t_ff ~[31:0]reg~ 0 4881 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int rand_base_chkw_ff ~[31:0]reg~ 0 4882 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdw_addrrand_valid ~wire 0 4883 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int param_cmdw_addrincr_valid ~wire 0 4884 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int param_cmdw_intervalrand_valid ~wire 0 4885 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int rand_base_chkw_t ~[31:0]wire~ 0 4886 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int rand_base_chkw ~[31:0]wire~ 0 4887 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int param_cmdw_addrrand ~[31:0]wire~ 0 4888 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int newcmdw_param_valid ~wire 0 4912 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int param_cmdw_repeatop_valid ~wire 0 4914 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int param_cmdw_cmd_out_mw_data ~[127:0]wire~ 0 5039 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int \1 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \2 \ ~wire -1 3921 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \3 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \4 \ ~wire -1 3921 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \5 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_sig (_int \6 \ ~wire -1 3921 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \7 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_sig (_int \8 \ ~wire -1 4535 (_int (_uni)))(_net)(_flags2))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#3921,3921,3921,4535_1@ (_arch 1 0 3921 (_prcs 0(_ass)(_alias ((\2 \)(rst_l)(\4 \)(rst_l)(\6 \)(rst_l)(\8 \)(rst_l)))(_simple)(_trgt(155)(157)(159)(161))(_sens(1))
	  		)))
	  		(@ASSIGN#3850_2@ (_arch 2 0 3850 (_prcs 4(_ass)(_simple)(_trgt(30))(_sens(2)(3(d_15_12)))
	  		)))
	  		(@ALWAYS#3854,3980,3996,4037,4364,4371,4494,4511,4551,4564,4597,4897,4904,5031,5048_3@ (_arch 3 0 3854 (_prcs 5(_trgt(31)(32)(49)(44)(45)(46)(43)(54)(73)(55)(11)(58)(59)(61)(63)(74)(80)(89)(88)(76)(75)(86)(87)(78)(77)(66)(67)(68)(12)(99)(106)(101)(102)(103)(100)(111)(127)(135)(10)(114)(115)(117)(119)(128)(134)(144)(143)(130)(129)(141)(142)(132)(131)(122)(123)(124)(20))(_read(0)(1)(30)(4)(31)(3(d_10_2))(32)(50)(41(d_25_24))(41(d_27_26))(41(28))(41(d_31_29))(41(d_23_20))(71)(56)(57)(60)(58)(59)(62)(13)(79)(94)(93)(75)(95)(72)(86)(87)(78)(65)(6(d_31_0))(28)(42(d_23_0))(107)(42(d_25_24))(42(d_27_26))(42(28))(42(d_31_29))(42(d_23_20))(125)(112)(113)(116)(114)(127)(115)(118)(21)(133)(149)(148)(129)(150)(126)(141)(142)(132)(121)(8(d_31_0))(29))
				(_need_init)
	  		)))
	  		(@ASSIGN#3859_4@ (_arch 4 0 3859 (_prcs 6(_ass)(_simple)(_trgt(33))(_sens(4)(31))
	  		)))
	  		(@ASSIGN#3861_5@ (_arch 5 0 3861 (_prcs 7(_ass)(_simple)(_trgt(34))(_sens(4)(31)(32)(14(d_7_0)))
	  		)))
	  		(@ASSIGN#3870,3872,4019,4023_6@ (_arch 6 0 3870 (_prcs 8(_ass)(_simple)(_trgt(37)(39)(69)(70))
	  		)))
	  		(@ASSIGN#3871_7@ (_arch 7 0 3871 (_prcs 9(_ass)(_simple)(_trgt(38))(_sens(22(d_7_0)))
	  		)))
	  		(@ASSIGN#3959_8@ (_arch 8 0 3959 (_prcs 11(_ass)(_simple)(_trgt(47))(_sens(48(d_7_0))(48))
	  		)))
	  		(@ASSIGN#3971,3972_9@ (_arch 9 0 3971 (_prcs 12(_ass)(_simple)(_trgt(50)(51))(_sens(41(d_23_0)))
	  		)))
	  		(@ASSIGN#3973_10@ (_arch 10 0 3973 (_prcs 14(_ass)(_simple)(_trgt(52))(_sens(41(d_19_8)))
	  		)))
	  		(@ASSIGN#3974_11@ (_arch 11 0 3974 (_prcs 15(_ass)(_simple)(_trgt(53))(_sens(41(d_23_20))(52)(41(d_7_0)))
	  		)))
	  		(@ASSIGN#3975_12@ (_arch 12 0 3975 (_prcs 16(_ass)(_simple)(_trgt(17))(_sens(18)(53)(51))
	  		)))
	  		(@ASSIGN#4014_13@ (_arch 13 0 4014 (_prcs 19(_ass)(_simple)(_trgt(65))(_sens(6(d_31_0)))
	  		)))
	  		(@ASSIGN#4024,4025_14@ (_arch 14 0 4024 (_prcs 22(_ass)(_simple)(_trgt(71)(72))(_sens(6(d_39_32))(69))
	  		)))
	  		(@ASSIGN#4354_15@ (_arch 15 0 4354 (_prcs 25(_ass)(_simple)(_trgt(93))(_sens(6(d_31_0))(80))
	  		)))
	  		(@ASSIGN#4355_16@ (_arch 16 0 4355 (_prcs 26(_ass)(_simple)(_trgt(94))(_sens(88)(70))
	  		)))
	  		(@ASSIGN#4356_17@ (_arch 17 0 4356 (_prcs 27(_ass)(_simple)(_trgt(95))(_sens(85)(84)(83)(82)(81)(6(d_31_0))(89)(80))
	  		)))
	  		(@ASSIGN#4359,4360_18@ (_arch 18 0 4359 (_prcs 28(_ass)(_simple)(_trgt(90)(91))(_sens(44))
	  		)))
	  		(@ASSIGN#4362_19@ (_arch 19 0 4362 (_prcs 30(_ass)(_simple)(_trgt(92))(_sens(45))
	  		)))
	  		(@ASSIGN#4380_20@ (_arch 20 0 4380 (_prcs 33(_ass)(_simple)(_trgt(96))(_sens(12(63)))
	  		)))
	  		(@ASSIGN#4381_21@ (_arch 21 0 4381 (_prcs 34(_ass)(_simple)(_trgt(97))(_sens(96)(41(d_23_1))(41(d_31_29)))
	  		)))
	  		(@ASSIGN#4385,4387_22@ (_arch 22 0 4385 (_prcs 35(_ass)(_simple)(_trgt(18)(16))(_sens(96)(41(d_31_29)))
	  		)))
	  		(@ALWAYS#4392_23@ (_arch 23 0 4392 (_prcs 37(_trgt(56)(57)(60)(19)(64)(62))(_read(95(11))(12(d_31_0))(87(d_31_12))(76(d_31_12))(6(d_31_0)))(_sens(12)(63)(55)(11)(97)(58)(66)(95)(90)(76)(18)(77)(13)(59)(14)(15)(49)(91)(68)(6)(87)(67)(71)(61)(74))
				(_need_init)
	  		)))
	  		(@ASSIGN#4503_24@ (_arch 24 0 4503 (_prcs 39(_ass)(_simple)(_trgt(98(d_127_32)))(_sens(6(d_127_32)))
	  		)))
	  		(@ASSIGN#4504_25@ (_arch 25 0 4504 (_prcs 40(_ass)(_simple)(_trgt(98(d_31_0)))(_sens(58))
	  		)))
	  		(@ASSIGN#4507_26@ (_arch 26 0 4507 (_prcs 41(_ass)(_simple)(_trgt(28(d_31_0)))(_sens(64)(98(d_31_0))(7(d_31_0)))
	  		)))
	  		(@ASSIGN#4508_27@ (_arch 27 0 4508 (_prcs 42(_ass)(_simple)(_trgt(28(d_127_32)))(_sens(6(d_127_32)))
	  		)))
	  		(@ASSIGN#4528_28@ (_arch 28 0 4528 (_prcs 44(_ass)(_simple)(_trgt(104))(_sens(105(d_7_0))(105))
	  		)))
	  		(@ASSIGN#4542,4545_29@ (_arch 29 0 4542 (_prcs 45(_ass)(_simple)(_trgt(107)(108))(_sens(42(d_23_0)))
	  		)))
	  		(@ASSIGN#4546_30@ (_arch 30 0 4546 (_prcs 47(_ass)(_simple)(_trgt(109))(_sens(42(d_19_8)))
	  		)))
	  		(@ASSIGN#4547_31@ (_arch 31 0 4547 (_prcs 48(_ass)(_simple)(_trgt(110))(_sens(42(d_23_20))(109)(42(d_7_0)))
	  		)))
	  		(@ASSIGN#4548_32@ (_arch 32 0 4548 (_prcs 49(_ass)(_simple)(_trgt(25))(_sens(26)(110)(108))
	  		)))
	  		(@ASSIGN#4580_33@ (_arch 33 0 4580 (_prcs 52(_ass)(_simple)(_trgt(121))(_sens(8(d_31_0)))
	  		)))
	  		(@ASSIGN#4585,4586_34@ (_arch 34 0 4585 (_prcs 53(_ass)(_simple)(_trgt(125)(126))(_sens(8(d_39_32))(69))
	  		)))
	  		(@ASSIGN#4886_35@ (_arch 35 0 4886 (_prcs 56(_ass)(_simple)(_trgt(148))(_sens(8(d_31_0))(134))
	  		)))
	  		(@ASSIGN#4887_36@ (_arch 36 0 4887 (_prcs 57(_ass)(_simple)(_trgt(149))(_sens(143)(70))
	  		)))
	  		(@ASSIGN#4888_37@ (_arch 37 0 4888 (_prcs 58(_ass)(_simple)(_trgt(150))(_sens(140)(139)(138)(137)(136)(8(d_31_0))(144)(134))
	  		)))
	  		(@ASSIGN#4892,4893_38@ (_arch 38 0 4892 (_prcs 59(_ass)(_simple)(_trgt(145)(146))(_sens(101))
	  		)))
	  		(@ASSIGN#4895_39@ (_arch 39 0 4895 (_prcs 61(_ass)(_simple)(_trgt(147))(_sens(102))
	  		)))
	  		(@ASSIGN#4912_40@ (_arch 40 0 4912 (_prcs 64(_ass)(_simple)(_trgt(151))(_sens(20(63)))
	  		)))
	  		(@ASSIGN#4914_41@ (_arch 41 0 4914 (_prcs 65(_ass)(_simple)(_trgt(152))(_sens(151)(42(d_23_1))(42(d_31_29)))
	  		)))
	  		(@ASSIGN#4918,4920_42@ (_arch 42 0 4918 (_prcs 66(_ass)(_simple)(_trgt(26)(24))(_sens(151)(42(d_31_29)))
	  		)))
	  		(@ALWAYS#4922_43@ (_arch 43 0 4922 (_prcs 68(_trgt(112)(113)(116)(27)(120)(118))(_read(150(11))(20(d_31_0))(142(d_31_12))(130(d_31_12))(8(d_31_0)))(_sens(135)(20)(128)(8)(10)(150)(121)(114)(152)(119)(145)(115)(26)(146)(21)(22)(123)(23)(106)(131)(142)(130)(122)(125)(124)(117))
				(_need_init)
	  		)))
	  		(@ASSIGN#5040_44@ (_arch 44 0 5040 (_prcs 70(_ass)(_simple)(_trgt(153(d_127_32)))(_sens(8(d_127_32)))
	  		)))
	  		(@ASSIGN#5041_45@ (_arch 45 0 5041 (_prcs 71(_ass)(_simple)(_trgt(153(d_31_0)))(_sens(114))
	  		)))
	  		(@ASSIGN#5043_46@ (_arch 46 0 5043 (_prcs 72(_ass)(_simple)(_trgt(29(d_31_0)))(_sens(120)(153(d_31_0))(9(d_31_0)))
	  		)))
	  		(@ASSIGN#5044_47@ (_arch 47 0 5044 (_prcs 73(_ass)(_simple)(_trgt(29(d_127_32)))(_sens(8(d_127_32)))
	  		)))
	  		(@INTERNAL#0_48@ (_int 48 0 0 0 (_prcs 75 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst paramram 0 3879 (_ent . axi_traffic_gen_v2_0_21_slvram_v7)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  		((C_DATAWIDTH) (_cnst \32\))
	  		((C_SIZE) (_cnst \512\))
	  		((C_ADDR_WIDTH) (_cnst \9\))
	  		((C_INITRAM_F) (C_RAMINIT_PARAMRAM0_F))
	  	)
	  	(_port
	  		((clk_a) (Clk))
	  		((we_a) (paramram_we_a))
	  		((addr_a) (paramram_addr_a))
	  		((wr_data_a) (paramram_wr_data_a))
	  		((rd_data_a) (paramram_rd_data_a))
	  		((clk_b) (Clk))
	  		((we_b) (paramram_we_b))
	  		((addr_b) (paramram_addr_b))
	  		((wr_data_b) (paramram_wr_data_b))
	  		((rd_data_b) (paramram_rd_data_b))
	  	)
	  )
	  (_inst paramram_r_regslice 0 3903 (_ent . axi_traffic_gen_v2_0_21_regslice)
	  	(_gen
	  		((DWIDTH) (_cnst \32\))
	  		((IDWIDTH) (_cnst \1\))
	  		((DATADEPTH) (_cnst \1\))
	  		((IDDEPTH) (_cnst \1\))
	  	)
	  	(_port
	  		((din) (paramram_rd_data_a))
	  		((dout) (paramram_mr_regslice))
	  		((dout_early) (_open))
	  		((idin) (\1 \))
	  		((idout) (_open))
	  		((id_stable) (_open))
	  		((id_stable_ff) (_open))
	  		((data_stable) (_open))
	  		((clk) (Clk))
	  		((reset) (\2 \))
	  	)
	  )
	  (_inst paramram_w_regslice 0 3924 (_ent . axi_traffic_gen_v2_0_21_regslice)
	  	(_gen
	  		((DWIDTH) (_cnst \32\))
	  		((IDWIDTH) (_cnst \1\))
	  		((DATADEPTH) (_cnst \1\))
	  		((IDDEPTH) (_cnst \1\))
	  	)
	  	(_port
	  		((din) (paramram_rd_data_b))
	  		((dout) (paramram_mw_regslice))
	  		((dout_early) (_open))
	  		((idin) (\3 \))
	  		((idout) (_open))
	  		((id_stable) (_open))
	  		((id_stable_ff) (_open))
	  		((data_stable) (_open))
	  		((clk) (Clk))
	  		((reset) (\4 \))
	  	)
	  )
	  (_inst cmdr_rand 0 3961 (_ent . axi_traffic_gen_v2_0_21_randgen)
	  	(_gen
	  		((seed) (C_AXI_RD_ADDR_SEED))
	  	)
	  	(_port
	  		((randnum) (r_randnum))
	  		((generate_next) (\5 \))
	  		((reset) (\6 \))
	  		((clk) (Clk))
	  	)
	  )
	  (_inst cmdw_rand 0 4530 (_ent . axi_traffic_gen_v2_0_21_randgen)
	  	(_gen
	  		((seed) (C_AXI_WR_ADDR_SEED))
	  	)
	  	(_port
	  		((randnum) (w_randnum))
	  		((generate_next) (\7 \))
	  		((reset) (\8 \))
	  		((clk) (Clk))
	  	)
	  )
	)
	(_model . axi_traffic_gen_v2_0_21_paramram_wrap 279 -1)

)
V 000081 55 39566         1580965269812 axi_traffic_gen_v2_0_21_paramram_64_wrap
(_unit VERILOG 6.3579.6.768 (axi_traffic_gen_v2_0_21_paramram_64_wrap 0 5113(axi_traffic_gen_v2_0_21_paramram_64_wrap 0 5113))
	(_version vde)
	(_time 1580965269037 2020.02.05 23:01:09)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 97))
	(_code c7c4c093c8909ad291c5c1c1d59d97c1c1c1c1c1cec1c4)
	(_ent
		(_time 1580965269037)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 5115 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~0 0 5115 \"virtex7"\ (_ent -1 (_string \V"virtex7"\))))
		(_type (_int ~vector~1 0 5116 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RAMINIT_PARAMRAM0_F ~vector~1 0 5116 \"NONE"\ (_ent -1 (_string \V"NONE"\))))
		(_type (_int ~vector~2 0 5117 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_S_AXI_DATA_WIDTH ~vector~2 0 5117 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~3 0 5118 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_DATA_WIDTH ~vector~3 0 5118 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~4 0 5119 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_ADDR_WIDTH ~vector~4 0 5119 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~5 0 5120 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_REPEAT_COUNT ~vector~5 0 5120 \254\ (_ent -1 (_cnst \254\))))
		(_type (_int ~vector~6 0 5121 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_BASIC_AXI4 ~vector~6 0 5121 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~7 0 5122 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AXI_WR_ADDR_SEED ~vector~7 0 5122 \16'h7C9B\ (_ent -1 (_cnst \16'h7C9B\))))
		(_type (_int ~vector~8 0 5124 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AXI_RD_ADDR_SEED ~vector~8 0 5124 \16'h5A5A\ (_ent -1 (_cnst \16'h5A5A\))))
		(_port (_int Clk ~wire 0 5125 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int rst_l ~wire 0 5126 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int awfifo_valid ~wire 0 5128 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[71:0]wire~ 0 5129 (_array ~wire ((_dto i 71 i 0)))))
		(_port (_int awfifo_out ~[71:0]wire~ 0 5129 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int wfifo_valid ~wire 0 5130 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXI_DATA_WIDTH*9/8+1-1:0]wire~ 0 5131 (_array ~wire ((_range  139)))))
		(_port (_int wfifo_out ~[C_S_AXI_DATA_WIDTH*9/8+1-1:0]wire~ 0 5131 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[127:0]wire~ 0 5133 (_array ~wire ((_dto i 127 i 0)))))
		(_port (_int cmd_out_mr_regslice ~[127:0]wire~ 0 5133 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cmd_out_mr_regslice_ff ~[127:0]wire~ 0 5134 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cmd_out_mw_regslice ~[127:0]wire~ 0 5135 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cmd_out_mw_regslice_ff ~[127:0]wire~ 0 5136 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[23:0]reg~ 0 5137 (_array ~reg ((_dto i 23 i 0)))))
		(_port (_int param_cmdw_submitcnt_ff ~[23:0]reg~ 0 5137 (_arch (_out)))(_reg)(_flags1))
		(_port (_int param_cmdr_submitcnt_ff ~[23:0]reg~ 0 5138 (_arch (_out)))(_reg)(_flags1))
		(_type (_int ~[31:0]wire~ 0 5141 (_array ~wire ((_dto i 31 i 0)))))
		(_port (_int adr_out_mr ~[31:0]wire~ 0 5141 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int adr_out_mw ~[31:0]wire~ 0 5142 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[31:0]reg~ 0 5143 (_array ~reg ((_dto i 31 i 0)))))
		(_port (_int prm_out_mr ~[31:0]reg~ 0 5143 (_arch (_out)))(_reg)(_flags2))
		(_port (_int prm_out_mw ~[31:0]reg~ 0 5144 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[127:0]reg~ 0 5146 (_array ~reg ((_dto i 127 i 0)))))
		(_port (_int cmd_out_mr ~[127:0]reg~ 0 5146 (_arch (_out)))(_reg)(_flags1))
		(_port (_int mar_fifo_push_ff ~wire 0 5147 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[9:0]wire~ 0 5148 (_array ~wire ((_dto i 9 i 0)))))
		(_port (_int mar_ptr_new_ff ~[9:0]wire~ 0 5148 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int mar_ptr_new_2ff ~[9:0]wire~ 0 5149 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int param_cmdr_delayop_valid ~wire 0 5150 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[23:0]wire~ 0 5151 (_array ~wire ((_dto i 23 i 0)))))
		(_port (_int param_cmdr_count ~[23:0]wire~ 0 5151 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int param_cmdr_repeatfixedop_valid ~wire 0 5152 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int param_cmdr_disable_submitincr ~reg 0 5153 (_arch (_out)))(_reg)(_flags2))
		(_port (_int cmd_out_mw ~[127:0]reg~ 0 5155 (_arch (_out)))(_reg)(_flags1))
		(_port (_int maw_fifo_push_ff ~wire 0 5156 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int maw_ptr_new_ff ~[9:0]wire~ 0 5157 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int maw_ptr_new_2ff ~[9:0]wire~ 0 5158 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int param_cmdw_delayop_valid ~wire 0 5159 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int param_cmdw_count ~[23:0]wire~ 0 5160 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int param_cmdw_repeatfixedop_valid ~wire 0 5161 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int param_cmdw_disable_submitincr ~reg 0 5162 (_arch (_out)))(_reg)(_flags2))
		(_sig (_int prm_out_mr_postmux ~[31:0]wire~ 0 5166 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int prm_out_mw_postmux ~[31:0]wire~ 0 5167 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int cmd_out_mr_postmux ~[127:0]wire~ 0 5168 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int cmd_out_mw_postmux ~[127:0]wire~ 0 5169 (_arch (_uni)))(_net)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#0_0@ (_int 0 0 0 0 (_prcs 0 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate PARAMRAM_ON 0 5205 (_vif  (_code 115))
	  (_generate ADDR_64_GEN 0 5225 (_vif  (_code 116))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ASSIGN#5226_53@ (_arch 53 0 5226 (_prcs 0(_ass)(_simple)(_trgt(41))(_sens(38(0))(5(d_63_32))(5(d_31_0)))
	    		)))
	    		(@INTERNAL#0_54@ (_int 54 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate ADDR_32_GEN 0 5228 (_vif  (_code 117))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ASSIGN#5229_55@ (_arch 55 0 5229 (_prcs 0(_ass)(_simple)(_trgt(41))(_sens(5(d_31_0)))
	    		)))
	    		(@INTERNAL#0_56@ (_int 56 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate RAND_R_ADDR_512_GEN 0 5439 (_vif  (_code 118))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#5440_57@ (_arch 57 0 5440 (_prcs 0(_trgt(85))(_read(53(d_5_0))(53(d_6_0))(53(d_7_0))(53(d_8_0))(53(d_9_0))(53(d_10_0))(53(d_11_0))(53(d_12_0))(53(d_13_0))(53(d_14_0))(53(d_15_0))(53(d_16_0))(53(d_17_0))(53(d_18_0)))(_sens(60)(53))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_58@ (_int 58 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate RAND_R_ADDR_256_GEN 0 5462 (_vif  (_code 119))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#5463_59@ (_arch 59 0 5463 (_prcs 0(_trgt(85))(_read(53(d_6_0))(53(d_7_0))(53(d_8_0))(53(d_9_0))(53(d_10_0))(53(d_11_0))(53(d_12_0))(53(d_13_0))(53(d_14_0))(53(d_15_0))(53(d_16_0))(53(d_17_0))(53(d_18_0))(53(d_19_0)))(_sens(60)(53))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_60@ (_int 60 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate RAND_R_ADDR_128_GEN 0 5485 (_vif  (_code 120))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#5486_61@ (_arch 61 0 5486 (_prcs 0(_trgt(85))(_read(53(d_7_0))(53(d_8_0))(53(d_9_0))(53(d_10_0))(53(d_11_0))(53(d_12_0))(53(d_13_0))(53(d_14_0))(53(d_15_0))(53(d_16_0))(53(d_17_0))(53(d_18_0))(53(d_19_0))(53(d_20_0)))(_sens(60)(53))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_62@ (_int 62 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate RAND_R_ADDR_64_GEN 0 5508 (_vif  (_code 121))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#5509_63@ (_arch 63 0 5509 (_prcs 0(_trgt(85))(_read(53(d_8_0))(53(d_9_0))(53(d_10_0))(53(d_11_0))(53(d_12_0))(53(d_13_0))(53(d_14_0))(53(d_15_0))(53(d_16_0))(53(d_17_0))(53(d_18_0))(53(d_19_0))(53(d_20_0))(53(d_21_0)))(_sens(60)(53))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_64@ (_int 64 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate RAND_R_ADDR_32_GEN 0 5531 (_vif  (_code 122))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#5532_65@ (_arch 65 0 5532 (_prcs 0(_trgt(85))(_read(53(d_9_0))(53(d_10_0))(53(d_11_0))(53(d_12_0))(53(d_13_0))(53(d_14_0))(53(d_15_0))(53(d_16_0))(53(d_17_0))(53(d_18_0))(53(d_19_0))(53(d_20_0))(53(d_21_0))(53(d_22_0)))(_sens(60)(53))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_66@ (_int 66 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate RAND_R_ADDR_32_CHK 0 5560 (_vif  (_code 123))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#5561_67@ (_arch 67 0 5561 (_prcs 0(_trgt(88)(89)(90)(91)(87))(_read(53(d_9_8))(53(d_10_8))(53(d_11_8))(53(d_12_8))(53(d_13_8))(53(d_14_8))(53(d_15_8))(53(d_16_8))(53(d_17_8))(53(d_18_8))(53(d_19_8))(53(d_20_8))(53(d_21_8))(53(d_22_8))(53(d_23_8)))(_sens(60)(53))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_68@ (_int 68 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate RAND_R_ADDR_64_CHK 0 5590 (_vif  (_code 124))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#5591_69@ (_arch 69 0 5591 (_prcs 0(_trgt(87)(89)(90)(91)(88))(_read(53(d_9_9))(53(d_10_9))(53(d_11_9))(53(d_12_9))(53(d_13_9))(53(d_14_9))(53(d_15_9))(53(d_16_9))(53(d_17_9))(53(d_18_9))(53(d_19_9))(53(d_20_9))(53(d_21_9))(53(d_22_9))(53(d_23_9)))(_sens(60)(53))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_70@ (_int 70 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate RAND_R_ADDR_128_CHK 0 5619 (_vif  (_code 125))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#5620_71@ (_arch 71 0 5620 (_prcs 0(_trgt(87)(88)(90)(91)(89))(_read(53(d_8_8))(53(d_9_8))(53(d_10_8))(53(d_11_8))(53(d_12_8))(53(d_13_8))(53(d_14_8))(53(d_15_8))(53(d_16_8))(53(d_17_8))(53(d_18_8))(53(d_19_8))(53(d_20_8))(53(d_21_8))(53(d_22_8)))(_sens(60)(53))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_72@ (_int 72 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate RAND_R_ADDR_256_CHK 0 5649 (_vif  (_code 126))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#5650_73@ (_arch 73 0 5650 (_prcs 0(_trgt(87)(88)(89)(91)(90))(_read(53(d_7_7))(53(d_8_7))(53(d_9_7))(53(d_10_7))(53(d_11_7))(53(d_12_7))(53(d_13_7))(53(d_14_7))(53(d_15_7))(53(d_16_7))(53(d_17_7))(53(d_18_7))(53(d_19_7))(53(d_20_7))(53(d_21_7)))(_sens(60)(53))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_74@ (_int 74 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate RAND_R_ADDR_512_CHK 0 5679 (_vif  (_code 127))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#5680_75@ (_arch 75 0 5680 (_prcs 0(_trgt(87)(88)(89)(90)(91))(_read(53(d_6_6))(53(d_7_6))(53(d_8_6))(53(d_9_6))(53(d_10_6))(53(d_11_6))(53(d_12_6))(53(d_13_6))(53(d_14_6))(53(d_15_6))(53(d_16_6))(53(d_17_6))(53(d_18_6))(53(d_19_6))(53(d_20_6)))(_sens(60)(53))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_76@ (_int 76 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate RAND_W_ADDR_512_GEN 0 5977 (_vif  (_code 128))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#5978_77@ (_arch 77 0 5978 (_prcs 0(_trgt(140))(_read(111(d_5_0))(111(d_6_0))(111(d_7_0))(111(d_8_0))(111(d_9_0))(111(d_10_0))(111(d_11_0))(111(d_12_0))(111(d_13_0))(111(d_14_0))(111(d_15_0))(111(d_16_0))(111(d_17_0))(111(d_18_0)))(_sens(118)(111))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_78@ (_int 78 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate RAND_W_ADDR_256_GEN 0 6000 (_vif  (_code 129))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#6001_79@ (_arch 79 0 6001 (_prcs 0(_trgt(140))(_read(111(d_6_0))(111(d_7_0))(111(d_8_0))(111(d_9_0))(111(d_10_0))(111(d_11_0))(111(d_12_0))(111(d_13_0))(111(d_14_0))(111(d_15_0))(111(d_16_0))(111(d_17_0))(111(d_18_0))(111(d_19_0)))(_sens(118)(111))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_80@ (_int 80 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate RAND_W_ADDR_128_GEN 0 6023 (_vif  (_code 130))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#6024_81@ (_arch 81 0 6024 (_prcs 0(_trgt(140))(_read(111(d_7_0))(111(d_8_0))(111(d_9_0))(111(d_10_0))(111(d_11_0))(111(d_12_0))(111(d_13_0))(111(d_14_0))(111(d_15_0))(111(d_16_0))(111(d_17_0))(111(d_18_0))(111(d_19_0))(111(d_20_0)))(_sens(118)(111))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_82@ (_int 82 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate RAND_W_ADDR_64_GEN 0 6046 (_vif  (_code 131))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#6047_83@ (_arch 83 0 6047 (_prcs 0(_trgt(140))(_read(111(d_8_0))(111(d_9_0))(111(d_10_0))(111(d_11_0))(111(d_12_0))(111(d_13_0))(111(d_14_0))(111(d_15_0))(111(d_16_0))(111(d_17_0))(111(d_18_0))(111(d_19_0))(111(d_20_0))(111(d_21_0)))(_sens(118)(111))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_84@ (_int 84 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate RAND_W_ADDR_32_GEN 0 6069 (_vif  (_code 132))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#6070_85@ (_arch 85 0 6070 (_prcs 0(_trgt(140))(_read(111(d_9_0))(111(d_10_0))(111(d_11_0))(111(d_12_0))(111(d_13_0))(111(d_14_0))(111(d_15_0))(111(d_16_0))(111(d_17_0))(111(d_18_0))(111(d_19_0))(111(d_20_0))(111(d_21_0))(111(d_22_0)))(_sens(118)(111))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_86@ (_int 86 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate RAND_W_ADDR_32_CHK 0 6096 (_vif  (_code 133))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#6097_87@ (_arch 87 0 6097 (_prcs 0(_trgt(144)(145)(146)(147)(143))(_read(111(d_9_8))(111(d_10_8))(111(d_11_8))(111(d_12_8))(111(d_13_8))(111(d_14_8))(111(d_15_8))(111(d_16_8))(111(d_17_8))(111(d_18_8))(111(d_19_8))(111(d_20_8))(111(d_21_8))(111(d_22_8))(111(d_23_8)))(_sens(118)(111))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_88@ (_int 88 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate RAND_W_ADDR_64_CHK 0 6125 (_vif  (_code 134))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#6127_89@ (_arch 89 0 6127 (_prcs 0(_trgt(143)(145)(146)(147)(144))(_read(111(d_9_9))(111(d_10_9))(111(d_11_9))(111(d_12_9))(111(d_13_9))(111(d_14_9))(111(d_15_9))(111(d_16_9))(111(d_17_9))(111(d_18_9))(111(d_19_9))(111(d_20_9))(111(d_21_9))(111(d_22_9))(111(d_23_9)))(_sens(118)(111))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_90@ (_int 90 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate RAND_W_ADDR_128_CHK 0 6155 (_vif  (_code 135))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#6156_91@ (_arch 91 0 6156 (_prcs 0(_trgt(143)(144)(146)(147)(145))(_read(111(d_8_8))(111(d_9_8))(111(d_10_8))(111(d_11_8))(111(d_12_8))(111(d_13_8))(111(d_14_8))(111(d_15_8))(111(d_16_8))(111(d_17_8))(111(d_18_8))(111(d_19_8))(111(d_20_8))(111(d_21_8))(111(d_22_8)))(_sens(118)(111))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_92@ (_int 92 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate RAND_W_ADDR_256_CHK 0 6185 (_vif  (_code 136))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#6186_93@ (_arch 93 0 6186 (_prcs 0(_trgt(143)(144)(145)(147)(146))(_read(111(d_7_7))(111(d_8_7))(111(d_9_7))(111(d_10_7))(111(d_11_7))(111(d_12_7))(111(d_13_7))(111(d_14_7))(111(d_15_7))(111(d_16_7))(111(d_17_7))(111(d_18_7))(111(d_19_7))(111(d_20_7))(111(d_21_7)))(_sens(118)(111))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_94@ (_int 94 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate RAND_W_ADDR_512_CHK 0 6215 (_vif  (_code 137))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ALWAYS#6216_95@ (_arch 95 0 6216 (_prcs 0(_trgt(143)(144)(145)(146)(147))(_read(111(d_6_6))(111(d_7_6))(111(d_8_6))(111(d_9_6))(111(d_10_6))(111(d_11_6))(111(d_12_6))(111(d_13_6))(111(d_14_6))(111(d_15_6))(111(d_16_6))(111(d_17_6))(111(d_18_6))(111(d_19_6))(111(d_20_6)))(_sens(118)(111))
				(_need_init)
	    		)))
	    		(@INTERNAL#0_96@ (_int 96 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_object
	  	(_sig (_int param_ram_we ~wire 0 5212 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int param_ram_we_ff ~reg 0 5213 (_arch (_uni)))(_reg)(_flags1))
	  	(_type (_int ~[8:0]reg~ 0 5214 (_array ~reg ((_dto i 8 i 0)))))
	  	(_sig (_int param_ram_addr_ff ~[8:0]reg~ 0 5214 (_arch (_uni)))(_reg)(_flags1))
	  	(_type (_int ~[3:0]wire~ 0 5221 (_array ~wire ((_dto i 3 i 0)))))
	  	(_sig (_int paramram_we_a ~[3:0]wire~ 0 5221 (_arch (_uni)))(_net)(_flags1))
	  	(_type (_int ~[8:0]wire~ 0 5223 (_array ~wire ((_dto i 8 i 0)))))
	  	(_sig (_int paramram_addr_a ~[8:0]wire~ 0 5223 (_arch (_uni)))(_net)(_flags1))
	  	(_type (_int ~[31:0]wire~ 0 5224 (_array ~wire ((_dto i 31 i 0)))))
	  	(_sig (_int paramram_wr_data_a ~[31:0]wire~ 0 5224 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int paramram_rd_data_a ~[31:0]wire~ 0 5231 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int paramram_we_b ~[3:0]wire~ 0 5232 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int paramram_addr_b ~[8:0]wire~ 0 5233 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int paramram_wr_data_b ~[31:0]wire~ 0 5234 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int paramram_rd_data_b ~[31:0]wire~ 0 5235 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int paramram_mr_regslice ~[31:0]wire~ 0 5262 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int paramram_mw_regslice ~[31:0]wire~ 0 5263 (_arch (_uni)))(_net)(_flags1))
	  	(_type (_int ~[2:0]reg~ 0 5313 (_array ~reg ((_dto i 2 i 0)))))
	  	(_sig (_int param_cmdr_op_ff ~[2:0]reg~ 0 5313 (_arch (_uni)))(_reg)(_flags2))
	  	(_type (_int ~[1:0]reg~ 0 5314 (_array ~reg ((_dto i 1 i 0)))))
	  	(_sig (_int param_cmdr_addrmode_ff ~[1:0]reg~ 0 5314 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdr_intervalmode_ff ~[1:0]reg~ 0 5315 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdr_idmode_ff ~reg 0 5316 (_arch (_uni)))(_reg)(_flags2))
	  	(_type (_int ~[23:0]wire~ 0 5319 (_array ~wire ((_dto i 23 i 0)))))
	  	(_sig (_int cmdr_rnum ~[23:0]wire~ 0 5319 (_arch (_uni)))(_net)(_flags1))
	  	(_type (_int ~[15:0]wire~ 0 5320 (_array ~wire ((_dto i 15 i 0)))))
	  	(_sig (_int r_randnum ~[15:0]wire~ 0 5320 (_arch (_uni)))(_net)(_flags1))
	  	(_type (_int ~[23:0]reg~ 0 5332 (_array ~reg ((_dto i 23 i 0)))))
	  	(_sig (_int param_cmdr_count_minus1_ff ~[23:0]reg~ 0 5332 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int paramram_mr_regslice_minus1 ~[23:0]wire~ 0 5333 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int param_cmdr_count_int ~[23:0]wire~ 0 5334 (_arch (_uni)))(_net)(_flags1))
	  	(_type (_int ~[11:0]wire~ 0 5335 (_array ~wire ((_dto i 11 i 0)))))
	  	(_sig (_int param_cmdr_dint ~[11:0]wire~ 0 5335 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int param_cmdr_count_dint ~[23:0]wire~ 0 5336 (_arch (_uni)))(_net)(_flags1))
	  	(_type (_int ~[3:0]reg~ 0 5357 (_array ~reg ((_dto i 3 i 0)))))
	  	(_sig (_int param_cmdr_addrrandrange_encoded ~[3:0]reg~ 0 5357 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdr_state_ff ~[3:0]reg~ 0 5363 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdr_state_nxt ~[3:0]reg~ 0 5364 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int param_cmdr_submitcnt_nxt ~[23:0]reg~ 0 5365 (_arch (_uni)))(_reg)(_flags2))
	  	(_type (_int ~[C_M_AXI_ADDR_WIDTH-1:0]reg~ 0 5368 (_array ~reg ((_range  138)))))
	  	(_sig (_int param_cmdr_addr_ff ~[C_M_AXI_ADDR_WIDTH-1:0]reg~ 0 5368 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdr_add_1 ~[C_M_AXI_ADDR_WIDTH-1:0]reg~ 0 5369 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdr_addr_nxt ~[C_M_AXI_ADDR_WIDTH-1:0]reg~ 0 5370 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int param_cmdr_addr_tmp ~[C_M_AXI_ADDR_WIDTH-1:0]reg~ 0 5371 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int four_k_bound_chk ~[C_M_AXI_ADDR_WIDTH-1:0]reg~ 0 5372 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int four_k_bound_chk_ff ~[C_M_AXI_ADDR_WIDTH-1:0]reg~ 0 5373 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdr_addrmux ~reg 0 5374 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int cmd_out_mr_addr_align ~[31:0]wire~ 0 5376 (_arch (_uni)))(_net)(_flags2))
	  	(_type (_int ~[31:0]reg~ 0 5377 (_array ~reg ((_dto i 31 i 0)))))
	  	(_sig (_int cmd_out_mr_addr_align_four ~[31:0]reg~ 0 5377 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int cmd_out_mr_addr_align_eight ~[31:0]reg~ 0 5378 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int cmd_out_mr_comp ~[C_M_AXI_ADDR_WIDTH-1:0]reg~ 0 5379 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_incr_shift ~[3:0]wire~ 0 5381 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int param_maxburstbytes ~[31:0]wire~ 0 5385 (_arch (_uni)))(_net)(_flags1))
	  	(_type (_int ~[12:0]wire~ 0 5386 (_array ~wire ((_dto i 12 i 0)))))
	  	(_sig (_int param_cmdr_addrincr ~[12:0]wire~ 0 5386 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int param_cmdr_addrrandc ~[12:0]wire~ 0 5387 (_arch (_uni)))(_net)(_flags2))
	  	(_type (_int ~[12:0]reg~ 0 5388 (_array ~reg ((_dto i 12 i 0)))))
	  	(_sig (_int param_cmdr_addrincr_ff ~[12:0]reg~ 0 5388 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int mar_fifo_push_2ff ~reg 0 5389 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int rand_addr_n ~[31:0]reg~ 0 5390 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int rand_addr_n_ff ~[31:0]reg~ 0 5391 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int rand_addr_n_tmp ~[31:0]reg~ 0 5392 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int rand_addr_n_tmpc ~[31:0]reg~ 0 5393 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int param_cmdr_addrrand_i ~[31:0]reg~ 0 5394 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int param_cmdr_addrrand_i_ff ~[31:0]reg~ 0 5395 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdr_maxaddr_check_32b ~reg 0 5557 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdr_maxaddr_check_64b ~reg 0 5557 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdr_maxaddr_check_128b ~reg 0 5557 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdr_maxaddr_check_256b ~reg 0 5557 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdr_maxaddr_check_512b ~reg 0 5557 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdr_addrrand_ff ~[31:0]reg~ 0 5709 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int param_cmdr_addrrand_2ff ~[31:0]reg~ 0 5710 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int rand_base_chkr_t_ff ~[31:0]reg~ 0 5711 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int rand_base_chkr_ff ~[31:0]reg~ 0 5712 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdr_addrrand_valid ~wire 0 5713 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int param_cmdr_addrincr_valid ~wire 0 5714 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int param_cmdr_intervalrand_valid ~wire 0 5715 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int rand_base_chkr_t ~[31:0]wire~ 0 5716 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int rand_base_chkr ~[31:0]wire~ 0 5717 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int param_cmdr_addrrand ~[31:0]wire~ 0 5718 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int newcmdr_param_valid ~wire 0 5742 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int param_cmdr_repeatop_valid ~wire 0 5743 (_arch (_uni)))(_net)(_flags1))
	  	(_type (_int ~[127:0]wire~ 0 5864 (_array ~wire ((_dto i 127 i 0)))))
	  	(_sig (_int param_cmdr_cmd_out_mr_data ~[127:0]wire~ 0 5864 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int param_cmdr_cmd_out_mr_msb_addr ~[31:0]wire~ 0 5865 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int param_cmdw_count_ff ~[23:0]reg~ 0 5885 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int param_cmdw_op_ff ~[2:0]reg~ 0 5886 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int param_cmdw_addrmode_ff ~[1:0]reg~ 0 5887 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdw_intervalmode_ff ~[1:0]reg~ 0 5888 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdw_idmode_ff ~reg 0 5889 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int cmdw_rnum ~[23:0]wire~ 0 5892 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int w_randnum ~[15:0]wire~ 0 5893 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int param_cmdw_count_minus1_ff ~[23:0]reg~ 0 5907 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int paramram_mw_regslice_minus1 ~[23:0]wire~ 0 5908 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int param_cmdw_count_int ~[23:0]wire~ 0 5911 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int param_cmdw_dint ~[11:0]wire~ 0 5912 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int param_cmdw_count_dint ~[23:0]wire~ 0 5913 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int param_cmdw_addrrandrange_encoded ~[3:0]reg~ 0 5929 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdw_state_nxt ~[3:0]reg~ 0 5934 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int param_cmdw_submitcnt_nxt ~[23:0]reg~ 0 5935 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int param_cmdw_addr_ff ~[C_M_AXI_ADDR_WIDTH-1:0]reg~ 0 5938 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdw_add_1 ~[C_M_AXI_ADDR_WIDTH-1:0]reg~ 0 5939 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdw_addr_nxt ~[C_M_AXI_ADDR_WIDTH-1:0]reg~ 0 5940 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int param_cmdw_addr_tmp ~[C_M_AXI_ADDR_WIDTH-1:0]reg~ 0 5941 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int four_k_bound_chkw ~[C_M_AXI_ADDR_WIDTH-1:0]reg~ 0 5942 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int four_k_bound_chk_ffw ~[C_M_AXI_ADDR_WIDTH-1:0]reg~ 0 5943 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdw_addrmux ~reg 0 5944 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int cmd_out_mw_addr_align ~[31:0]wire~ 0 5946 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int cmd_out_mw_addr_align_four ~[31:0]reg~ 0 5947 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int cmd_out_mw_addr_align_eight ~[31:0]reg~ 0 5948 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int cmd_out_mw_comp ~[C_M_AXI_ADDR_WIDTH-1:0]reg~ 0 5949 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdw_addrincr ~[12:0]wire~ 0 5951 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int param_cmdw_addrrandc ~[12:0]wire~ 0 5952 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int param_cmdw_addrincr_ff ~[12:0]reg~ 0 5953 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int maw_fifo_push_2ff ~reg 0 5954 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int rand_addw_n ~[31:0]reg~ 0 5955 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int rand_addw_n_ff ~[31:0]reg~ 0 5956 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int rand_addw_n_tmp ~[31:0]reg~ 0 5957 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int rand_addw_n_tmpc ~[31:0]reg~ 0 5958 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int param_cmdw_addrrand_i ~[31:0]reg~ 0 5959 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int param_cmdw_addrrand_i_ff ~[31:0]reg~ 0 5960 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdw_state_ff ~[3:0]reg~ 0 5962 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdw_maxaddr_check_32b ~reg 0 6094 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdw_maxaddr_check_64b ~reg 0 6094 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdw_maxaddr_check_128b ~reg 0 6094 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdw_maxaddr_check_256b ~reg 0 6094 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdw_maxaddr_check_512b ~reg 0 6094 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdw_addrrand_ff ~[31:0]reg~ 0 6245 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int param_cmdw_addrrand_2ff ~[31:0]reg~ 0 6246 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int rand_base_chkw_t_ff ~[31:0]reg~ 0 6247 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int rand_base_chkw_ff ~[31:0]reg~ 0 6248 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int param_cmdw_addrrand_valid ~wire 0 6249 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int param_cmdw_addrincr_valid ~wire 0 6250 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int param_cmdw_intervalrand_valid ~wire 0 6251 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int rand_base_chkw_t ~[31:0]wire~ 0 6252 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int rand_base_chkw ~[31:0]wire~ 0 6253 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int param_cmdw_addrrand ~[31:0]wire~ 0 6254 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int newcmdw_param_valid ~wire 0 6278 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int param_cmdw_repeatop_valid ~wire 0 6280 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int param_cmdw_cmd_out_mw_data ~[127:0]wire~ 0 6405 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int param_cmdw_cmd_out_mw_msb_addr ~[31:0]wire~ 0 6406 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int \1 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \2 \ ~wire -1 5283 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \3 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \4 \ ~wire -1 5283 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \5 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_sig (_int \6 \ ~wire -1 5283 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \7 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_sig (_int \8 \ ~wire -1 5901 (_int (_uni)))(_net)(_flags2))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#5283,5283,5283,5901_1@ (_arch 1 0 5283 (_prcs 0(_ass)(_alias ((\2 \)(rst_l)(\4 \)(rst_l)(\6 \)(rst_l)(\8 \)(rst_l)))(_simple)(_trgt(163)(165)(167)(169))(_sens(1))
	  		)))
	  		(@ASSIGN#5212_2@ (_arch 2 0 5212 (_prcs 4(_ass)(_simple)(_trgt(36))(_sens(2)(3(d_15_12)))
	  		)))
	  		(@ALWAYS#5216,5342,5358,5399,5726,5733,5856,5876,5917,5930,5963,6263,6270,6397,6417_3@ (_arch 3 0 5216 (_prcs 5(_trgt(37)(38)(55)(50)(51)(52)(49)(60)(79)(61)(11)(64)(65)(67)(69)(80)(86)(95)(94)(82)(81)(92)(93)(84)(83)(72)(73)(74)(16)(14)(106)(113)(108)(109)(110)(107)(118)(134)(142)(10)(121)(122)(124)(126)(135)(141)(151)(150)(137)(136)(148)(149)(139)(138)(129)(130)(131)(24)(15))(_read(0)(1)(36)(4)(37)(3(d_10_2))(38)(56)(47(d_25_24))(47(d_27_26))(47(28))(47(d_31_29))(47(d_23_20))(77)(62)(63)(66)(64)(65)(68)(17)(85)(100)(99)(81)(101)(78)(92)(93)(84)(71)(12(_range 97))(6(d_31_0))(34)(32)(48(d_23_0))(114)(48(d_25_24))(48(d_27_26))(48(28))(48(d_31_29))(48(d_23_20))(132)(119)(120)(123)(121)(134)(122)(125)(25)(140)(156)(155)(136)(157)(133)(148)(149)(139)(128)(13(_range 98))(8(d_31_0))(35)(33))
				(_need_init)
	  		)))
	  		(@ASSIGN#5221_4@ (_arch 4 0 5221 (_prcs 6(_ass)(_simple)(_trgt(39))(_sens(4)(37))
	  		)))
	  		(@ASSIGN#5223_5@ (_arch 5 0 5223 (_prcs 7(_ass)(_simple)(_trgt(40))(_sens(4)(37)(38)(18(d_7_0)))
	  		)))
	  		(@ASSIGN#5232,5234,5381,5385_6@ (_arch 6 0 5232 (_prcs 8(_ass)(_simple)(_trgt(43)(45)(75)(76))
	  		)))
	  		(@ASSIGN#5233_7@ (_arch 7 0 5233 (_prcs 9(_ass)(_simple)(_trgt(44))(_sens(26(d_7_0)))
	  		)))
	  		(@ASSIGN#5321_8@ (_arch 8 0 5321 (_prcs 11(_ass)(_simple)(_trgt(53))(_sens(54(d_7_0))(54))
	  		)))
	  		(@ASSIGN#5333,5334_9@ (_arch 9 0 5333 (_prcs 12(_ass)(_simple)(_trgt(56)(57))(_sens(47(d_23_0)))
	  		)))
	  		(@ASSIGN#5335_10@ (_arch 10 0 5335 (_prcs 14(_ass)(_simple)(_trgt(58))(_sens(47(d_19_8)))
	  		)))
	  		(@ASSIGN#5336_11@ (_arch 11 0 5336 (_prcs 15(_ass)(_simple)(_trgt(59))(_sens(47(d_23_20))(58)(47(d_7_0)))
	  		)))
	  		(@ASSIGN#5337_12@ (_arch 12 0 5337 (_prcs 16(_ass)(_simple)(_trgt(21))(_sens(22)(59)(57))
	  		)))
	  		(@ASSIGN#5376_13@ (_arch 13 0 5376 (_prcs 19(_ass)(_simple)(_trgt(71))(_sens(6(d_31_0)))
	  		)))
	  		(@ASSIGN#5386,5387_14@ (_arch 14 0 5386 (_prcs 22(_ass)(_simple)(_trgt(77)(78))(_sens(6(d_39_32))(75))
	  		)))
	  		(@ASSIGN#5716_15@ (_arch 15 0 5716 (_prcs 25(_ass)(_simple)(_trgt(99))(_sens(6(d_31_0))(86))
	  		)))
	  		(@ASSIGN#5717_16@ (_arch 16 0 5717 (_prcs 26(_ass)(_simple)(_trgt(100))(_sens(94)(76))
	  		)))
	  		(@ASSIGN#5718_17@ (_arch 17 0 5718 (_prcs 27(_ass)(_simple)(_trgt(101))(_sens(91)(90)(89)(88)(87)(6(d_31_0))(95)(86))
	  		)))
	  		(@ASSIGN#5721,5722_18@ (_arch 18 0 5721 (_prcs 28(_ass)(_simple)(_trgt(96)(97))(_sens(50))
	  		)))
	  		(@ASSIGN#5724_19@ (_arch 19 0 5724 (_prcs 30(_ass)(_simple)(_trgt(98))(_sens(51))
	  		)))
	  		(@ASSIGN#5742_20@ (_arch 20 0 5742 (_prcs 33(_ass)(_simple)(_trgt(102))(_sens(16(63)))
	  		)))
	  		(@ASSIGN#5743_21@ (_arch 21 0 5743 (_prcs 34(_ass)(_simple)(_trgt(103))(_sens(102)(47(d_23_1))(47(d_31_29)))
	  		)))
	  		(@ASSIGN#5747,5749_22@ (_arch 22 0 5747 (_prcs 35(_ass)(_simple)(_trgt(22)(20))(_sens(102)(47(d_31_29)))
	  		)))
	  		(@ALWAYS#5754_23@ (_arch 23 0 5754 (_prcs 37(_trgt(62)(63)(66)(23)(70)(68))(_read(12(_range 99))(101(11))(16(d_31_0))(93(d_31_12))(82(d_31_12))(6(d_31_0))(12(_range 100))(12(_range 101))(12(_range 102))(12(_range 103))(12(_range 104)))(_sens(22)(16)(101)(18)(69)(61)(83)(11)(64)(97)(72)(12)(96)(103)(17)(93)(19)(55)(65)(6)(82)(73)(77)(74)(67)(80))
				(_need_init)
	  		)))
	  		(@ASSIGN#5866_24@ (_arch 24 0 5866 (_prcs 39(_ass)(_simple)(_trgt(104(d_127_32)))(_sens(6(d_127_32)))
	  		)))
	  		(@ASSIGN#5867_25@ (_arch 25 0 5867 (_prcs 40(_ass)(_simple)(_trgt(104(d_31_0)))(_sens(64(d_31_0)))
	  		)))
	  		(@ASSIGN#5868_26@ (_arch 26 0 5868 (_prcs 41(_ass)(_simple)(_trgt(105(_range 105)))(_sens(64(_range 106)))
	  		)))
	  		(@ASSIGN#5871_27@ (_arch 27 0 5871 (_prcs 42(_ass)(_simple)(_trgt(34(d_31_0)))(_sens(70)(104(d_31_0))(7(d_31_0)))
	  		)))
	  		(@ASSIGN#5872_28@ (_arch 28 0 5872 (_prcs 43(_ass)(_simple)(_trgt(34(d_127_32)))(_sens(6(d_127_32)))
	  		)))
	  		(@ASSIGN#5873_29@ (_arch 29 0 5873 (_prcs 44(_ass)(_simple)(_trgt(32))(_sens(70)(105)(12))
	  		)))
	  		(@ASSIGN#5894_30@ (_arch 30 0 5894 (_prcs 46(_ass)(_simple)(_trgt(111))(_sens(112(d_7_0))(112))
	  		)))
	  		(@ASSIGN#5908,5911_31@ (_arch 31 0 5908 (_prcs 47(_ass)(_simple)(_trgt(114)(115))(_sens(48(d_23_0)))
	  		)))
	  		(@ASSIGN#5912_32@ (_arch 32 0 5912 (_prcs 49(_ass)(_simple)(_trgt(116))(_sens(48(d_19_8)))
	  		)))
	  		(@ASSIGN#5913_33@ (_arch 33 0 5913 (_prcs 50(_ass)(_simple)(_trgt(117))(_sens(48(d_23_20))(116)(48(d_7_0)))
	  		)))
	  		(@ASSIGN#5914_34@ (_arch 34 0 5914 (_prcs 51(_ass)(_simple)(_trgt(29))(_sens(30)(117)(115))
	  		)))
	  		(@ASSIGN#5946_35@ (_arch 35 0 5946 (_prcs 54(_ass)(_simple)(_trgt(128))(_sens(8(d_31_0)))
	  		)))
	  		(@ASSIGN#5951,5952_36@ (_arch 36 0 5951 (_prcs 55(_ass)(_simple)(_trgt(132)(133))(_sens(8(d_39_32))(75))
	  		)))
	  		(@ASSIGN#6252_37@ (_arch 37 0 6252 (_prcs 58(_ass)(_simple)(_trgt(155))(_sens(8(d_31_0))(141))
	  		)))
	  		(@ASSIGN#6253_38@ (_arch 38 0 6253 (_prcs 59(_ass)(_simple)(_trgt(156))(_sens(150)(76))
	  		)))
	  		(@ASSIGN#6254_39@ (_arch 39 0 6254 (_prcs 60(_ass)(_simple)(_trgt(157))(_sens(147)(146)(145)(144)(143)(8(d_31_0))(151)(141))
	  		)))
	  		(@ASSIGN#6258,6259_40@ (_arch 40 0 6258 (_prcs 61(_ass)(_simple)(_trgt(152)(153))(_sens(108))
	  		)))
	  		(@ASSIGN#6261_41@ (_arch 41 0 6261 (_prcs 63(_ass)(_simple)(_trgt(154))(_sens(109))
	  		)))
	  		(@ASSIGN#6278_42@ (_arch 42 0 6278 (_prcs 66(_ass)(_simple)(_trgt(158))(_sens(24(63)))
	  		)))
	  		(@ASSIGN#6280_43@ (_arch 43 0 6280 (_prcs 67(_ass)(_simple)(_trgt(159))(_sens(158)(48(d_23_1))(48(d_31_29)))
	  		)))
	  		(@ASSIGN#6284,6286_44@ (_arch 44 0 6284 (_prcs 68(_ass)(_simple)(_trgt(30)(28))(_sens(158)(48(d_31_29)))
	  		)))
	  		(@ALWAYS#6288_45@ (_arch 45 0 6288 (_prcs 70(_trgt(119)(120)(123)(31)(127)(125))(_read(13(_range 107))(157(11))(24(d_31_0))(149(d_31_12))(137(d_31_12))(8(d_31_0))(13(_range 108))(13(_range 109))(13(_range 110))(13(_range 111))(13(_range 112)))(_sens(13)(142)(30)(126)(131)(10)(152)(121)(24)(129)(157)(159)(25)(149)(26)(27)(113)(153)(124)(8)(138)(137)(130)(135)(132)(122))
				(_need_init)
	  		)))
	  		(@ASSIGN#6407_46@ (_arch 46 0 6407 (_prcs 72(_ass)(_simple)(_trgt(160(d_127_32)))(_sens(8(d_127_32)))
	  		)))
	  		(@ASSIGN#6408_47@ (_arch 47 0 6408 (_prcs 73(_ass)(_simple)(_trgt(160(d_31_0)))(_sens(121))
	  		)))
	  		(@ASSIGN#6409_48@ (_arch 48 0 6409 (_prcs 74(_ass)(_simple)(_trgt(161(_range 113)))(_sens(121(_range 114)))
	  		)))
	  		(@ASSIGN#6411_49@ (_arch 49 0 6411 (_prcs 75(_ass)(_simple)(_trgt(35(d_31_0)))(_sens(127)(160(d_31_0))(9(d_31_0)))
	  		)))
	  		(@ASSIGN#6412_50@ (_arch 50 0 6412 (_prcs 76(_ass)(_simple)(_trgt(35(d_127_32)))(_sens(8(d_127_32)))
	  		)))
	  		(@ASSIGN#6413_51@ (_arch 51 0 6413 (_prcs 77(_ass)(_simple)(_trgt(33))(_sens(127)(161)(13))
	  		)))
	  		(@INTERNAL#0_52@ (_int 52 0 0 0 (_prcs 79 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst paramram 0 5241 (_ent . axi_traffic_gen_v2_0_21_slvram_v7)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  		((C_DATAWIDTH) (_cnst \32\))
	  		((C_SIZE) (_cnst \512\))
	  		((C_ADDR_WIDTH) (_cnst \9\))
	  		((C_INITRAM_F) (C_RAMINIT_PARAMRAM0_F))
	  	)
	  	(_port
	  		((clk_a) (Clk))
	  		((we_a) (paramram_we_a))
	  		((addr_a) (paramram_addr_a))
	  		((wr_data_a) (paramram_wr_data_a))
	  		((rd_data_a) (paramram_rd_data_a))
	  		((clk_b) (Clk))
	  		((we_b) (paramram_we_b))
	  		((addr_b) (paramram_addr_b))
	  		((wr_data_b) (paramram_wr_data_b))
	  		((rd_data_b) (paramram_rd_data_b))
	  	)
	  )
	  (_inst paramram_r_regslice 0 5265 (_ent . axi_traffic_gen_v2_0_21_regslice)
	  	(_gen
	  		((DWIDTH) (_cnst \32\))
	  		((IDWIDTH) (_cnst \1\))
	  		((DATADEPTH) (_cnst \1\))
	  		((IDDEPTH) (_cnst \1\))
	  	)
	  	(_port
	  		((din) (paramram_rd_data_a))
	  		((dout) (paramram_mr_regslice))
	  		((dout_early) (_open))
	  		((idin) (\1 \))
	  		((idout) (_open))
	  		((id_stable) (_open))
	  		((id_stable_ff) (_open))
	  		((data_stable) (_open))
	  		((clk) (Clk))
	  		((reset) (\2 \))
	  	)
	  )
	  (_inst paramram_w_regslice 0 5286 (_ent . axi_traffic_gen_v2_0_21_regslice)
	  	(_gen
	  		((DWIDTH) (_cnst \32\))
	  		((IDWIDTH) (_cnst \1\))
	  		((DATADEPTH) (_cnst \1\))
	  		((IDDEPTH) (_cnst \1\))
	  	)
	  	(_port
	  		((din) (paramram_rd_data_b))
	  		((dout) (paramram_mw_regslice))
	  		((dout_early) (_open))
	  		((idin) (\3 \))
	  		((idout) (_open))
	  		((id_stable) (_open))
	  		((id_stable_ff) (_open))
	  		((data_stable) (_open))
	  		((clk) (Clk))
	  		((reset) (\4 \))
	  	)
	  )
	  (_inst cmdr_rand 0 5323 (_ent . axi_traffic_gen_v2_0_21_randgen)
	  	(_gen
	  		((seed) (C_AXI_RD_ADDR_SEED))
	  	)
	  	(_port
	  		((randnum) (r_randnum))
	  		((generate_next) (\5 \))
	  		((reset) (\6 \))
	  		((clk) (Clk))
	  	)
	  )
	  (_inst cmdw_rand 0 5896 (_ent . axi_traffic_gen_v2_0_21_randgen)
	  	(_gen
	  		((seed) (C_AXI_WR_ADDR_SEED))
	  	)
	  	(_port
	  		((randnum) (w_randnum))
	  		((generate_next) (\7 \))
	  		((reset) (\8 \))
	  		((clk) (Clk))
	  	)
	  )
	)
	(_model . axi_traffic_gen_v2_0_21_paramram_64_wrap 304 -1)

)
V 000077 55 7065          1580965269814 axi_traffic_gen_v2_0_21_addrram_wrap
(_unit VERILOG 6.3579.6.768 (axi_traffic_gen_v2_0_21_addrram_wrap 0 6483(axi_traffic_gen_v2_0_21_addrram_wrap 0 6483))
	(_version vde)
	(_time 1580965269037 2020.02.05 23:01:09)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 15))
	(_code e7e4e0b5e8b0baf2b4b5f3bcb4e1e6e1e1e1e1e1ee)
	(_ent
		(_time 1580965269037)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 6485 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~0 0 6485 \"virtex7"\ (_ent -1 (_string \V"virtex7"\))))
		(_type (_int ~vector~1 0 6486 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RAMINIT_ADDRRAM0_F ~vector~1 0 6486 \"NONE"\ (_ent -1 (_string \V"NONE"\))))
		(_type (_int ~vector~2 0 6487 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_S_AXI_DATA_WIDTH ~vector~2 0 6487 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~3 0 6488 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_DATA_WIDTH ~vector~3 0 6488 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~4 0 6489 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_ADDR_WIDTH ~vector~4 0 6489 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~5 0 6491 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_BASIC_AXI4 ~vector~5 0 6491 \0\ (_ent -1 (_cnst \0\))))
		(_port (_int Clk ~wire 0 6492 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int rst_l ~wire 0 6493 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 6495 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int aw_agen_addr ~[15:0]wire~ 0 6495 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int aw_agen_valid ~wire 0 6496 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ar_agen_addr ~[15:0]wire~ 0 6497 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ar_agen_valid ~wire 0 6498 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int wfifo_valid ~wire 0 6499 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXI_DATA_WIDTH*9/8+1-1:0]wire~ 0 6500 (_array ~wire ((_range  18)))))
		(_port (_int wfifo_out ~[C_S_AXI_DATA_WIDTH*9/8+1-1:0]wire~ 0 6500 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[31:0]wire~ 0 6502 (_array ~wire ((_dto i 31 i 0)))))
		(_port (_int mr_ext_addr ~[31:0]wire~ 0 6502 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int mw_ext_addr ~[31:0]wire~ 0 6503 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int rd_ext_addr ~[31:0]wire~ 0 6504 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[9:0]wire~ 0 6505 (_array ~wire ((_dto i 9 i 0)))))
		(_port (_int mar_ptr_new_ff ~[9:0]wire~ 0 6505 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int maw_ptr_new_ff ~[9:0]wire~ 0 6507 (_arch (_in)))(_net scalared)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#0_0@ (_int 0 0 0 0 (_prcs 0 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate EXT_ADDR_ON 0 6510 (_vif  (_code 15))
	  (_generate EXT_ADDR_64_GEN 0 6545 (_vif  (_code 16))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ASSIGN#6546_11@ (_arch 11 0 6546 (_prcs 0(_ass)(_simple)(_trgt(24))(_sens(20(0))(7(d_63_32))(7(d_31_0)))
	    		)))
	    		(@INTERNAL#0_12@ (_int 12 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_generate EXT_ADDR_32_GEN 0 6548 (_vif  (_code 17))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ASSIGN#6549_13@ (_arch 13 0 6549 (_prcs 0(_ass)(_simple)(_trgt(24))(_sens(7(d_31_0)))
	    		)))
	    		(@INTERNAL#0_14@ (_int 14 0 0 0 (_prcs 1 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_object
	  	(_type (_int ~[31:0]wire~ 0 6511 (_array ~wire ((_dto i 31 i 0)))))
	  	(_sig (_int addrram_rd_data_a ~[31:0]wire~ 0 6511 (_arch (_uni)))(_net)(_flags1))
	  	(_type (_int ~[3:0]wire~ 0 6512 (_array ~wire ((_dto i 3 i 0)))))
	  	(_sig (_int addrram_we_b ~[3:0]wire~ 0 6512 (_arch (_uni)))(_net)(_flags1))
	  	(_type (_int ~[8:0]wire~ 0 6513 (_array ~wire ((_dto i 8 i 0)))))
	  	(_sig (_int addrram_addr_b ~[8:0]wire~ 0 6513 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int addrram_wr_data_b ~[31:0]wire~ 0 6514 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int addrram_rd_data_b ~[31:0]wire~ 0 6515 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int addr_ram_we ~wire 0 6516 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int addr_ram_we_ff ~reg 0 6517 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int addr_ram_addr_ff ~[8:0]wire~ 0 6518 (_arch (_uni)))(_net)(_flags1))
	  	(_type (_int ~[8:0]reg~ 0 6519 (_array ~reg ((_dto i 8 i 0)))))
	  	(_sig (_int addr_ram_addr_r ~[8:0]reg~ 0 6519 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int addrram_we_a ~[3:0]wire~ 0 6533 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int addrram_addr_a ~[8:0]wire~ 0 6534 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int addrram_wr_data_a ~[31:0]wire~ 0 6535 (_arch (_uni)))(_net)(_flags1))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#6512,6514_1@ (_arch 1 0 6512 (_prcs 0(_ass)(_simple)(_trgt(14)(16))
	  		)))
	  		(@ASSIGN#6513_2@ (_arch 2 0 6513 (_prcs 1(_ass)(_simple)(_trgt(15))(_sens(12(d_7_0)))
	  		)))
	  		(@ASSIGN#6516_3@ (_arch 3 0 6516 (_prcs 3(_ass)(_simple)(_trgt(18))(_sens(3)(2(d_15_11)))
	  		)))
	  		(@ALWAYS#6522,6541_4@ (_arch 4 0 6522 (_prcs 4(_trgt(21)(19))(_read(0)(1)(18)(2(d_10_2))(6)(19))
				(_need_init)
	  		)))
	  		(@ASSIGN#6531_5@ (_arch 5 0 6531 (_prcs 5(_ass)(_simple)(_trgt(20))(_sens(1)(18)(2(d_10_2))(21))
	  		)))
	  		(@ASSIGN#6533_6@ (_arch 6 0 6533 (_prcs 6(_ass)(_simple)(_trgt(22))(_sens(6)(18))
	  		)))
	  		(@ASSIGN#6534_7@ (_arch 7 0 6534 (_prcs 7(_ass)(_simple)(_trgt(23))(_sens(6)(18)(20)(5)(4(d_15_11))(4(d_10_2))(11(d_7_0)))
	  		)))
	  		(@ASSIGN#6537,6538_8@ (_arch 8 0 6537 (_prcs 8(_ass)(_alias ((rd_ext_addr)(addrram_rd_data_a)(mr_ext_addr)(addrram_rd_data_a)))(_simple)(_trgt(10)(8))(_sens(13))
	  		)))
	  		(@ASSIGN#6539_9@ (_arch 9 0 6539 (_prcs 10(_ass)(_alias ((mw_ext_addr)(addrram_rd_data_b)))(_simple)(_trgt(9))(_sens(17))
	  		)))
	  		(@INTERNAL#0_10@ (_int 10 0 0 0 (_prcs 12 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst addrram 0 6553 (_ent . axi_traffic_gen_v2_0_21_slvram_v7)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  		((C_DATAWIDTH) (_cnst \32\))
	  		((C_SIZE) (_cnst \512\))
	  		((C_ADDR_WIDTH) (_cnst \9\))
	  		((C_INITRAM_F) (C_RAMINIT_ADDRRAM0_F))
	  	)
	  	(_port
	  		((clk_a) (Clk))
	  		((we_a) (addrram_we_a))
	  		((addr_a) (addrram_addr_a))
	  		((wr_data_a) (addrram_wr_data_a))
	  		((rd_data_a) (addrram_rd_data_a))
	  		((clk_b) (Clk))
	  		((we_b) (addrram_we_b))
	  		((addr_b) (addrram_addr_b))
	  		((wr_data_b) (addrram_wr_data_b))
	  		((rd_data_b) (addrram_rd_data_b))
	  	)
	  )
	)
	(_model . axi_traffic_gen_v2_0_21_addrram_wrap 19 -1)

)
V 000076 55 45334         1580965269816 axi_traffic_gen_v2_0_21_m_w_channel
(_unit VERILOG 6.3579.6.768 (axi_traffic_gen_v2_0_21_m_w_channel 0 6636(axi_traffic_gen_v2_0_21_m_w_channel 0 6636))
	(_version vde)
	(_time 1580965269037 2020.02.05 23:01:09)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 119))
	(_code e7e4e0b5e8b0baf2b1e4e3e9f5bdb7e1e1e1e1e1eee1e4)
	(_ent
		(_time 1580965269037)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 6638 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_THREAD_ID_WIDTH ~vector~0 0 6638 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~1 0 6639 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ZERO_INVALID ~vector~1 0 6639 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~2 0 6640 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_AWUSER_WIDTH ~vector~2 0 6640 \8\ (_ent -1 (_cnst \8\))))
		(_type (_int ~vector~3 0 6641 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_DATA_WIDTH ~vector~3 0 6641 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~4 0 6642 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_ADDR_WIDTH ~vector~4 0 6642 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~5 0 6643 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_BASIC_AXI4 ~vector~5 0 6643 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~6 0 6645 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_AXI4LITE ~vector~6 0 6645 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~7 0 7073 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int EX_FIFO_DEPTH ~vector~7 0 7073 \8\ (_ent -1 (_cnst \8\)))(_cnst l))
		(_type (_int ~vector~8 0 7074 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int EX_FIFO_DEPTHBITS ~vector~8 0 7074 \3\ (_ent -1 (_cnst \3\)))(_cnst l))
		(_type (_int ~vector~9 0 7075 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int EX_FIFO_FULL_LEVEL ~vector~9 0 7075 \6\ (_ent -1 (_cnst \6\)))(_cnst l))
		(_port (_int Clk ~wire 0 6647 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int rst_l ~wire 0 6648 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_M_AXI_THREAD_ID_WIDTH-1:0]wire~ 0 6650 (_array ~wire ((_range  141)))))
		(_port (_int awid_m ~[C_M_AXI_THREAD_ID_WIDTH-1:0]wire~ 0 6650 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_M_AXI_ADDR_WIDTH-1:0]wire~ 0 6651 (_array ~wire ((_range  142)))))
		(_port (_int awaddr_m ~[C_M_AXI_ADDR_WIDTH-1:0]wire~ 0 6651 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[7:0]wire~ 0 6652 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int awlen_m ~[7:0]wire~ 0 6652 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[2:0]wire~ 0 6653 (_array ~wire ((_dto i 2 i 0)))))
		(_port (_int awsize_m ~[2:0]wire~ 0 6653 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[1:0]wire~ 0 6654 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int awburst_m ~[1:0]wire~ 0 6654 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[0:0]wire~ 0 6655 (_array ~wire ((_to i 0 i 0)))))
		(_port (_int awlock_m ~[0:0]wire~ 0 6655 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[3:0]wire~ 0 6656 (_array ~wire ((_dto i 3 i 0)))))
		(_port (_int awcache_m ~[3:0]wire~ 0 6656 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int awprot_m ~[2:0]wire~ 0 6657 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int awqos_m ~[3:0]wire~ 0 6658 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_M_AXI_AWUSER_WIDTH-1:0]wire~ 0 6659 (_array ~wire ((_range  143)))))
		(_port (_int awuser_m ~[C_M_AXI_AWUSER_WIDTH-1:0]wire~ 0 6659 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int awvalid_m ~wire 0 6660 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int awready_m ~wire 0 6661 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int wlast_m ~wire 0 6663 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 6664 (_array ~wire ((_range  144)))))
		(_port (_int wdata_m ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 6664 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 6665 (_array ~wire ((_range  145)))))
		(_port (_int wstrb_m ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 6665 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int wvalid_m ~wire 0 6666 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int wready_m ~wire 0 6667 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int bid_m ~[C_M_AXI_THREAD_ID_WIDTH-1:0]wire~ 0 6669 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int bresp_m ~[1:0]wire~ 0 6670 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int bvalid_m ~wire 0 6671 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int bready_m ~wire 0 6672 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int reg0_m_enable_ff ~wire 0 6675 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[9:0]wire~ 0 6676 (_array ~wire ((_dto i 9 i 0)))))
		(_port (_int reg0_mw_ptr_ff ~[9:0]wire~ 0 6676 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reg0_m_enable_cmdram_mrw ~wire 0 6677 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reg0_m_enable_cmdram_mrw_ff ~wire 0 6678 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reg0_m_enable_3ff ~wire 0 6679 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reg0_loop_en_ff ~wire 0 6680 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int mw_done_ff ~reg 0 6681 (_arch (_out)))(_reg)(_flags1))
		(_port (_int b_resp_unexp_ff ~reg 0 6682 (_arch (_out)))(_reg)(_flags2))
		(_port (_int b_resp_bad_ff ~reg 0 6683 (_arch (_out)))(_reg)(_flags2))
		(_port (_int reg0_mw_ptr_update ~[9:0]wire~ 0 6684 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int param_cmdw_delayop_valid ~wire 0 6686 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[23:0]wire~ 0 6687 (_array ~wire ((_dto i 23 i 0)))))
		(_port (_int param_cmdw_count ~[23:0]wire~ 0 6687 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int param_cmdw_repeatfixedop_valid ~wire 0 6688 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int param_cmdw_disable_submitincr ~wire 0 6689 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int mrd_done ~wire 0 6690 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[127:0]wire~ 0 6692 (_array ~wire ((_dto i 127 i 0)))))
		(_port (_int cmd_out_mw ~[127:0]wire~ 0 6692 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[31:0]wire~ 0 6693 (_array ~wire ((_dto i 31 i 0)))))
		(_port (_int cmd_out_mw_ext ~[31:0]wire~ 0 6693 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cmdram_mw_regslice_id_stable ~wire 0 6694 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int mram_out ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 6696 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 6697 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int maw_agen_addr ~[15:0]wire~ 0 6697 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[8:0]reg~ 0 6699 (_array ~reg ((_dto i 8 i 0)))))
		(_port (_int mwr_complete_ptr_ff ~[8:0]reg~ 0 6699 (_arch (_out)))(_reg)(_flags1))
		(_type (_int ~[8:0]wire~ 0 6700 (_array ~wire ((_dto i 8 i 0)))))
		(_port (_int mrd_complete_ptr_ff ~[8:0]wire~ 0 6700 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Maw_fifow_dbgout ~[15:0]wire~ 0 6702 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[9:0]reg~ 0 6704 (_array ~reg ((_dto i 9 i 0)))))
		(_port (_int maw_ptr_new_ff ~[9:0]reg~ 0 6704 (_arch (_out)))(_reg)(_flags2))
		(_port (_int maw_ptr_new_2ff ~[9:0]reg~ 0 6705 (_arch (_out)))(_reg)(_flags2))
		(_port (_int maw_fifo_push_ff ~reg 0 6706 (_arch (_out)))(_reg)(_flags1))
		(_port (_int maw_fifow_notfull ~wire 0 6708 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int maw_delay_ok_ff ~reg 0 6709 (_arch (_out)))(_reg)(_flags1))
		(_port (_int maw_cnt_do_dec ~wire 0 6710 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int maw_fifo_notfull ~wire 0 6711 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int mawtrk_free ~[3:0]wire~ 0 6712 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int maw_fifo0_notfull ~wire 0 6713 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int maw_fifo1_notfull ~wire 0 6714 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int maw_fifo2_notfull ~wire 0 6715 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int maw_fifo3_notfull ~wire 0 6716 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int maw_block_push_ff ~reg 0 6717 (_arch (_out)))(_reg)(_flags1))
		(_port (_int b_resp_bad ~wire 0 6718 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int b_complete_ff ~reg 0 6719 (_arch (_out)))(_reg)(_flags1))
		(_port (_int maw_ptr_new ~[9:0]wire~ 0 6720 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int maw_fifow_push ~wire 0 6721 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int mw_done ~wire 0 6722 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int maw_fifo0_user_disableincr ~wire 0 6723 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int maw_disableincr ~wire 0 6724 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int maw_disableincr_ff ~reg 0 6725 (_arch (_out)))(_reg)(_flags1))
		(_port (_int maw_fifo1_pop ~wire 0 6726 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int maw_fifo0_pop ~wire 0 6727 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int maw_agen_done ~wire 0 6728 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int mw_fifo_valid ~wire 0 6729 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int mw_fifo_pop ~wire 0 6730 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int mw_fifo_notfull ~wire 0 6731 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int maw_fifow_pop ~wire 0 6732 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int maw_fifow_valid ~wire 0 6733 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int maw_done ~wire 0 6734 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int maw_valid ~wire 0 6735 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int maw_fifo_push ~wire 0 6736 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int maw_depend_ok ~wire 0 6737 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int maw_complete_depth ~[8:0]reg~ 0 6738 (_arch (_out)))(_reg)(_flags1))
		(_port (_int mwr_complete_ptr ~[8:0]wire~ 0 6739 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int maw_complete_next2 ~[15:0]wire~ 0 6740 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]reg~ 0 6741 (_array ~reg ((_dto i 15 i 0)))))
		(_port (_int maw_complete_vec_ff ~[15:0]reg~ 0 6741 (_arch (_out)))(_reg)(_flags1))
		(_port (_int maw_complete_doinc ~wire 0 6742 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int maw_complete_inc_exp ~[15:0]wire~ 0 6743 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int maw_agen_valid ~wire 0 6744 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int maw_done_ff ~reg 0 6749 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int maw_fifow_push_ff ~reg 0 6749 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int maw_fifow_push_block_ff ~reg 0 6749 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[23:0]reg~ 0 6750 (_array ~reg ((_dto i 23 i 0)))))
		(_sig (_int maw_cnt_ff ~[23:0]reg~ 0 6750 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[C_M_AXI_THREAD_ID_WIDTH-1:0]reg~ 0 6751 (_array ~reg ((_range  146)))))
		(_sig (_int bid_m_ff ~[C_M_AXI_THREAD_ID_WIDTH-1:0]reg~ 0 6751 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[1:0]reg~ 0 6752 (_array ~reg ((_dto i 1 i 0)))))
		(_sig (_int bresp_m_ff ~[1:0]reg~ 0 6752 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int maw_fifo_push_xff ~wire 0 6753 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int inc_ptr ~wire 0 6784 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int dec_ptr ~wire 0 6784 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int maw_block_push ~wire 0 6797 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int dis_latch ~wire 0 6800 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int dis_reg ~reg 0 6801 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int maw_valid_d1 ~reg 0 6802 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int cur_itrn_dis_rcvd ~wire 0 6803 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cur_itrn_dis_rcvd_d1 ~reg 0 6804 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int maw_cnt_reload ~wire 0 6807 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_cnt_is_not0 ~wire 0 6828 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_cnt_ok ~wire 0 6829 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_valid_i ~wire 0 6831 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_delay_ok ~wire 0 6832 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int maw_wr_depend ~[8:0]wire~ 0 6834 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_rd_depend ~[8:0]wire~ 0 6835 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_fifow_notfull_ff ~reg 0 6860 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int maw_cnt_do_dec_ff ~reg 0 6870 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int maw_fifo_push_1ff ~reg 0 6876 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int maw_fifow_push_1ff ~reg 0 6884 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int maw_fifow_push_block ~wire 0 6888 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int param_maw_cnt_reload_delayop ~wire 0 6893 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int param_maw_cnt_reload_repeatfixedop ~wire 0 6894 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_cnt_minus1_ff ~[23:0]reg~ 0 6897 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int maw_cnt_minus1 ~[23:0]wire~ 0 6908 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_cnt ~[23:0]wire~ 0 6909 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int cur_itrn_done ~wire 0 6931 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int last_cmd_index ~[9:0]reg~ 0 6946 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[20:0]wire~ 0 6977 (_array ~wire ((_dto i 20 i 0)))))
		(_sig (_int maw_fifo0_out ~[20:0]wire~ 0 6977 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_fifo1_out ~[20:0]wire~ 0 6977 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_fifo2_out ~[20:0]wire~ 0 6977 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_fifo3_out ~[20:0]wire~ 0 6977 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_fifo0_valid ~wire 0 6978 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_fifo1_valid ~wire 0 6979 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_fifo2_valid ~wire 0 6980 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_fifo2_pop ~wire 0 6980 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_fifo3_valid ~wire 0 6981 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_fifo3_pop ~wire 0 6981 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mawtrk_clear_pos ~[3:0]wire~ 0 6983 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mawtrk_fifo_num ~[3:0]wire~ 0 6988 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mawtrk_bid_hit ~[3:0]wire~ 0 6988 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mawtrk_in_push_id ~[C_M_AXI_THREAD_ID_WIDTH-1:0]wire~ 0 6990 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int mawtrk_in_search_id ~[C_M_AXI_THREAD_ID_WIDTH-1:0]wire~ 0 6991 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int dis_dis_out_of_order ~wire 0 6994 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mawtrk_in_push_id_1ff ~[C_M_AXI_THREAD_ID_WIDTH-1:0]reg~ 0 7006 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int mawtrk_in_search_id_1ff ~[C_M_AXI_THREAD_ID_WIDTH-1:0]reg~ 0 7007 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[3:0]reg~ 0 7008 (_array ~reg ((_dto i 3 i 0)))))
		(_sig (_int mawtrk_clear_pos_1ff ~[3:0]reg~ 0 7008 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[100:0]wire~ 0 7029 (_array ~wire ((_dto i 100 i 0)))))
		(_sig (_int maw_fifo_out ~[100:0]wire~ 0 7029 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_fifo_out_ext ~[31:0]wire~ 0 7030 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_fifo_valid ~wire 0 7031 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_fifo_pop ~wire 0 7031 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[100:0]reg~ 0 7033 (_array ~reg ((_dto i 100 i 0)))))
		(_sig (_int cmd_out_mw_1ff ~[100:0]reg~ 0 7033 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[48:0]reg~ 0 7034 (_array ~reg ((_dto i 48 i 0)))))
		(_sig (_int cmd_out_mw_opt_1ff ~[48:0]reg~ 0 7034 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int maw_fifo_push_2ff ~reg 0 7078 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int maw_fifo_push_3ff ~reg 0 7079 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int maw_fifo_push_4ff ~reg 0 7080 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int maw_fifo_push_5ff ~reg 0 7081 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[77:0]wire~ 0 7220 (_array ~wire ((_dto i 77 i 0)))))
		(_sig (_int maw_fifow_out ~[77:0]wire~ 0 7220 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[77:0]reg~ 0 7224 (_array ~reg ((_dto i 77 i 0)))))
		(_sig (_int maw_fifow_in_ff ~[77:0]reg~ 0 7224 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int maw_agen_id ~[15:0]wire~ 0 7249 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_agen_be ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 7250 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_agen_pop ~wire 0 7251 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_fifow_out_ff ~[77:0]reg~ 0 7255 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int maw_fifow_pop_ff ~reg 0 7256 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int maw_fifow_valid_ff ~reg 0 7257 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[5:0]reg~ 0 7300 (_array ~reg ((_dto i 5 i 0)))))
		(_sig (_int mw_id_ff ~[5:0]reg~ 0 7300 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[C_M_AXI_DATA_WIDTH/8-1:0]reg~ 0 7301 (_array ~reg ((_range  147)))))
		(_sig (_int maw_agen_be_ff ~[C_M_AXI_DATA_WIDTH/8-1:0]reg~ 0 7301 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int maw_agen_addr_ff ~[15:0]reg~ 0 7302 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int maw_agen_done_ff ~reg 0 7303 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int maw_agen_pop_ff ~reg 0 7303 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[C_M_AXI_DATA_WIDTH*9/8+7-1:0]wire~ 0 7305 (_array ~wire ((_range  148)))))
		(_sig (_int mw_fifo_out ~[C_M_AXI_DATA_WIDTH*9/8+7-1:0]wire~ 0 7305 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[5:0]wire~ 0 7307 (_array ~wire ((_dto i 5 i 0)))))
		(_sig (_int mw_id ~[5:0]wire~ 0 7307 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[63:0]wire~ 0 7308 (_array ~wire ((_dto i 63 i 0)))))
		(_sig (_int mw_be32 ~[63:0]wire~ 0 7308 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mw_in_mask ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 7309 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mw_data_masked ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 7342 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mw_in_data ~[C_M_AXI_DATA_WIDTH*9/8+7-1:0]wire~ 0 7346 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mw_id_2ff ~[5:0]reg~ 0 7357 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int maw_agen_done_2ff ~reg 0 7358 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int b_complete ~wire 0 7569 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int b_resp_exp ~[2:0]wire~ 0 7573 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int b_resp_mask ~[2:0]wire~ 0 7585 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int b_resp_allowed ~[2:0]wire~ 0 7589 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int b_resp_ok ~wire 0 7590 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int b_resp_unexp ~wire 0 7592 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int maw_fifo0_tag_exp ~[15:0]wire~ 0 7609 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_fifo1_tag_exp ~[15:0]wire~ 0 7611 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_fifo2_tag_exp ~[15:0]wire~ 0 7613 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_fifo3_tag_exp ~[15:0]wire~ 0 7615 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_complete_vec ~[15:0]wire~ 0 7621 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int maw_fifo1_user_disableincr ~wire 0 7630 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_fifo2_user_disableincr ~wire 0 7632 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_fifo3_user_disableincr ~wire 0 7634 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rst_complete_ptr ~wire 0 7647 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int \1 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \2 \ ~wire -1 6774 (_int (_uni)))(_net)(_flags2))
		(_type (_int ~[2:0]reg~ 0 0 (_array ~reg ((_dto i 2 i 0)))))
		(_sig (_int \4 \ ~[2:0]reg~ -1 0 (_int (_uni(_cnst \3'b0\))))(_reg)(_flags2))
		(_sig (_int \6 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \8 \ ~[9:0]reg~ -1 0 (_int (_uni(_cnst \10'h0\))))(_reg)(_flags2))
		(_sig (_int \10 \ ~[2:0]reg~ -1 0 (_int (_uni(_cnst \3'b0\))))(_reg)(_flags2))
		(_sig (_int \11 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_virtual \12 \ 0 7421 (_uni ((36)(24(d_7_0))(38(d_99_96))(38(d_62_61))(38(d_52_47))))))
		(_sig (_virtual \9 \ 0 7280 (_uni ((190)(149(d_62_60))))))
		(_sig (_virtual \7 \ 0 7277 (_uni ((189)(149(d_52_47))))))
		(_sig (_virtual \5 \ 0 7276 (_uni ((188)(149(d_7_0))))))
		(_sig (_virtual \3 \ 0 7275 (_uni ((187)(149(d_76_64))))))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#6774_0@ (_int 0 0 6774 (_prcs 0(_ass)(_alias ((\2 \)(rst_l)))(_simple)(_trgt(186))(_sens(1))
			)))
			(@ALWAYS#6785,6947,6965,7082,7363_1@ (_arch 1 0 6785 (_prcs 1(_trgt(79)(119)(86)(48)(87)(58)(88)(89)(115)(46)(47)(145)(146)(147)(148)(157)(158(_range 149))(159)(160)(161)(168)(169))(_read(0)(1)(93)(94)(79)(118)(24)(119)(75)(77)(62)(95)(112)(117)(116)(61)(46)(110)(145)(146)(147)(163)(152(_range 150))(42)(69)(153)(157)(160))
				(_need_init)
			)))
			(@ASSIGN#6797_2@ (_arch 2 0 6797 (_prcs 2(_ass)(_simple)(_trgt(95))(_sens(79))
			)))
			(@ASSIGN#6807_3@ (_arch 3 0 6807 (_prcs 3(_ass)(_simple)(_trgt(101))(_sens(26)(92)(97)(96))
			)))
			(@ASSIGN#6828_4@ (_arch 4 0 6828 (_prcs 4(_ass)(_simple)(_trgt(102))(_sens(89))
			)))
			(@ASSIGN#6829_5@ (_arch 5 0 6829 (_prcs 5(_ass)(_simple)(_trgt(103))(_sens(101)(102))
			)))
			(@ASSIGN#6834_6@ (_arch 6 0 6834 (_prcs 6(_ass)(_simple)(_trgt(106))(_sens(38(d_94_86)))
			)))
			(@ASSIGN#6835_7@ (_arch 7 0 6835 (_prcs 7(_ass)(_simple)(_trgt(107))(_sens(38(d_85_77)))
			)))
			(@ASSIGN#6838_8@ (_arch 8 0 6838 (_prcs 8(_ass)(_simple)(_trgt(78))(_sens(28)(37)(107(d_7_0))(44)(106(d_7_0))(43))
			)))
			(@ASSIGN#6842_9@ (_arch 9 0 6842 (_prcs 9(_ass)(_simple)(_trgt(104))(_sens(38(63))(40)(25)(27))
			)))
			(@ASSIGN#6844_10@ (_arch 10 0 6844 (_prcs 10(_ass)(_simple)(_trgt(96))(_sens(99)(104)(97))
			)))
			(@ALWAYS#6846_11@ (_arch 11 0 6846 (_prcs 11(_trgt(97)(98))(_read(1)(96)(104))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#6851_12@ (_arch 12 0 6851 (_prcs 12(_ass)(_simple)(_trgt(76))(_sens(97)(98)(104))
			)))
			(@ASSIGN#6858_13@ (_arch 13 0 6858 (_prcs 13(_ass)(_simple)(_trgt(105))(_sens(38(d_59_56))(33)(35)(103))
			)))
			(@ALWAYS#6861_14@ (_arch 14 0 6861 (_prcs 14(_trgt(50))(_read(1)(105))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#6868_15@ (_arch 15 0 6868 (_prcs 15(_ass)(_simple)(_trgt(51))(_sens(52)(78)(108)(53)(54)(55)(56)(57)(58))
			)))
			(@ALWAYS#6871_16@ (_arch 16 0 6871 (_prcs 16(_trgt(109))(_read(1)(51))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#6874_17@ (_arch 17 0 6874 (_prcs 17(_ass)(_alias ((maw_fifo_push)(maw_valid)(maw_cnt_do_dec)(maw_delay_ok_ff)(maw_fifo_push_ff)))(_simple)(_trgt(77))(_sens(76)(51)(50)(48))
			)))
			(@ALWAYS#6877_18@ (_arch 18 0 6877 (_prcs 18(_trgt(110))(_read(1)(77))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#6880_19@ (_arch 19 0 6880 (_prcs 19(_ass)(_alias ((maw_fifow_push)(maw_valid)(maw_cnt_do_dec)(maw_delay_ok_ff)(maw_fifow_push_block_ff)(maw_fifow_push_ff)))(_simple)(_trgt(62))(_sens(76)(51)(50)(88)(87))
			)))
			(@ALWAYS#6885_20@ (_arch 20 0 6885 (_prcs 20(_trgt(111))(_read(1)(62))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#6888_21@ (_arch 21 0 6888 (_prcs 21(_ass)(_simple)(_trgt(112))(_sens(110)(27)(111)(88))
			)))
			(@ASSIGN#6893_22@ (_arch 22 0 6893 (_prcs 22(_ass)(_simple)(_trgt(113))(_sens(33)(26)(92))
			)))
			(@ASSIGN#6894_23@ (_arch 23 0 6894 (_prcs 23(_ass)(_simple)(_trgt(114))(_sens(35)(26)(92)(97)(96))
			)))
			(@ASSIGN#6908_24@ (_arch 24 0 6908 (_prcs 24(_ass)(_simple)(_trgt(116))(_sens(89)(102))
			)))
			(@ASSIGN#6909_25@ (_arch 25 0 6909 (_prcs 25(_ass)(_simple)(_trgt(117))(_sens(113)(34)(114)(34(d_19_8))(109)(116)(89))
			)))
			(@ASSIGN#6930_26@ (_arch 26 0 6930 (_prcs 26(_ass)(_simple)(_trgt(99))(_sens(23)(27)(28)(97)(38(63))(40)(86))
			)))
			(@ALWAYS#6932_27@ (_arch 27 0 6932 (_prcs 27(_trgt(100))(_read(1)(99))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#6935_28@ (_arch 28 0 6935 (_prcs 28(_ass)(_simple)(_trgt(118))(_sens(99)(100))
			)))
			(@ASSIGN#6938_29@ (_arch 29 0 6938 (_prcs 29(_ass)(_alias ((maw_done)(reg0_m_enable_ff)(reg0_m_enable_3ff)(reg0_loop_en_ff)(cmd_out_mw(63))(cmdram_mw_regslice_id_stable)(maw_done_ff)))(_simple)(_trgt(75))(_sens(23)(27)(28)(38(63))(40)(86))
			)))
			(@ASSIGN#6943_30@ (_arch 30 0 6943 (_prcs 30(_ass)(_simple)(_trgt(61))(_sens(118)(48)(36)(24))
			)))
			(@ASSIGN#6958_31@ (_arch 31 0 6958 (_prcs 32(_ass)(_simple)(_trgt(93))(_sens(48)(36))
			)))
			(@ASSIGN#6960_32@ (_arch 32 0 6960 (_prcs 33(_ass)(_alias ((reg0_mw_ptr_update)(maw_ptr_new)))(_simple)(_trgt(32))(_sens(61))
			)))
			(@ASSIGN#6983_33@ (_arch 33 0 6983 (_prcs 35(_ass)(_simple)(_trgt(130))(_sens(128)(126)(125)(124))
			)))
			(@ASSIGN#6990_34@ (_arch 34 0 6990 (_prcs 36(_ass)(_simple)(_trgt(133))(_sens(38(d_52_47)))
			)))
			(@ASSIGN#6991_35@ (_arch 35 0 6991 (_prcs 37(_ass)(_simple)(_trgt(134))(_sens(90(_range 151)))
			)))
			(@ALWAYS#7009_36@ (_arch 36 0 7009 (_prcs 38(_trgt(136)(137)(138))(_read(133)(134)(130))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#7161_37@ (_arch 37 0 7161 (_prcs 40(_ass)(_simple)(_trgt(142))(_sens(12)(13))
			)))
			(@ALWAYS#7226_38@ (_arch 38 0 7226 (_prcs 41(_trgt(150))(_read(1)(36)(38(d_76_0)))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ALWAYS#7258_39@ (_arch 39 0 7258 (_prcs 42(_trgt(154)(155)(156)(108))(_read(1)(149)(73)(74)(49))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#7294_40@ (_arch 40 0 7294 (_prcs 43(_ass)(_simple)(_trgt(153))(_sens(72)(85))
			)))
			(@ASSIGN#7296_41@ (_arch 41 0 7296 (_prcs 44(_ass)(_alias ((maw_fifow_pop)(maw_agen_valid)(maw_agen_done)(maw_agen_pop)(maw_fifow_valid_ff)(maw_fifow_pop_ff)))(_simple)(_trgt(73))(_sens(85)(69)(153)(156)(155))
			)))
			(@ASSIGN#7307_42@ (_arch 42 0 7307 (_prcs 45(_ass)(_simple)(_trgt(163))(_sens(151(d_5_0)))
			)))
			(@ASSIGN#7308_43@ (_arch 43 0 7308 (_prcs 46(_ass)(_simple)(_trgt(164))(_sens(158(_range 149)))
			)))
			(@ASSIGN#7309_44@ (_arch 44 0 7309 (_prcs 47(_ass)(_simple)(_trgt(165))(_sens(164(63))(164(62))(164(61))(164(60))(164(59))(164(58))(164(57))(164(56))(164(55))(164(54))(164(53))(164(52))(164(51))(164(50))(164(49))(164(48))(164(47))(164(46))(164(45))(164(44))(164(43))(164(42))(164(41))(164(40))(164(39))(164(38))(164(37))(164(36))(164(35))(164(34))(164(33))(164(32))(164(31))(164(30))(164(29))(164(28))(164(27))(164(26))(164(25))(164(24))(164(23))(164(22))(164(21))(164(20))(164(19))(164(18))(164(17))(164(16))(164(15))(164(14))(164(13))(164(12))(164(11))(164(10))(164(9))(164(8))(164(7))(164(6))(164(5))(164(4))(164(3))(164(2))(164(1))(164(0)))
			)))
			(@ASSIGN#7342_45@ (_arch 45 0 7342 (_prcs 48(_ass)(_simple)(_trgt(166))(_sens(41(_range 152))(165(_range 153)))
			)))
			(@ASSIGN#7346_46@ (_arch 46 0 7346 (_prcs 49(_ass)(_simple)(_trgt(167))(_sens(157)(160)(158(_range 149))(166(_range 154)))
			)))
			(@ASSIGN#7399_47@ (_arch 47 0 7399 (_prcs 51(_ass)(_alias ((mw_fifo_pop)(mw_fifo_valid)(wready_m)))(_simple)(_trgt(71))(_sens(70)(18))
			)))
			(@ASSIGN#7400_48@ (_arch 48 0 7400 (_prcs 52(_ass)(_alias ((wvalid_m)(mw_fifo_valid)))(_simple)(_trgt(17))(_sens(70))
			)))
			(@ASSIGN#7403_49@ (_arch 49 0 7403 (_prcs 53(_ass)(_simple)(_trgt(15(_range 155)))(_sens(162(_range 156)))
			)))
			(@ASSIGN#7405_50@ (_arch 50 0 7405 (_prcs 54(_ass)(_simple)(_trgt(16(_range 157)))(_sens(162(_range 158)))
			)))
			(@ASSIGN#7406_51@ (_arch 51 0 7406 (_prcs 55(_ass)(_simple)(_trgt(14))(_sens(162(_index 159)))
			)))
			(@ASSIGN#7517_52@ (_arch 52 0 7517 (_prcs 56(_ass)(_alias ((maw_fifo0_pop)(b_complete_ff)(maw_fifo0_valid)(mawtrk_bid_hit(0))))(_simple)(_trgt(68))(_sens(60)(124)(132(0)))
			)))
			(@ASSIGN#7518_53@ (_arch 53 0 7518 (_prcs 57(_ass)(_alias ((maw_fifo1_pop)(b_complete_ff)(maw_fifo1_valid)(mawtrk_bid_hit(1))))(_simple)(_trgt(67))(_sens(60)(125)(132(1)))
			)))
			(@ASSIGN#7519_54@ (_arch 54 0 7519 (_prcs 58(_ass)(_simple)(_trgt(127))(_sens(60)(126)(132(2)))
			)))
			(@ASSIGN#7520_55@ (_arch 55 0 7520 (_prcs 59(_ass)(_simple)(_trgt(129))(_sens(60)(128)(132(3)))
			)))
			(@ASSIGN#7569_56@ (_arch 56 0 7569 (_prcs 60(_ass)(_simple)(_trgt(170))(_sens(22)(21))
			)))
			(@ASSIGN#7585_57@ (_arch 57 0 7585 (_prcs 61(_ass)(_simple)(_trgt(172))(_sens(91)(91(1)))
			)))
			(@ASSIGN#7589_58@ (_arch 58 0 7589 (_prcs 62(_ass)(_simple)(_trgt(173))(_sens(171))
			)))
			(@ASSIGN#7590_59@ (_arch 59 0 7590 (_prcs 63(_ass)(_simple)(_trgt(174))(_sens(172)(173))
			)))
			(@ASSIGN#7591_60@ (_arch 60 0 7591 (_prcs 64(_ass)(_alias ((b_resp_bad)(b_complete_ff)(b_resp_ok)))(_simple)(_trgt(59))(_sens(60)(174))
			)))
			(@ASSIGN#7592_61@ (_arch 61 0 7592 (_prcs 65(_ass)(_simple)(_trgt(175))(_sens(60)(132))
			)))
			(@ALWAYS#7594_62@ (_arch 62 0 7594 (_prcs 66(_trgt(60)(30)(31)(90(_range 151))(91))(_read(1)(170)(175)(59)(19(_range 160))(20))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#7602_63@ (_arch 63 0 7602 (_prcs 67(_ass)(_alias ((bready_m)(b_complete_ff)))(_simple)(_trgt(22))(_sens(60))
			)))
			(@ASSIGN#7609_64@ (_arch 64 0 7609 (_prcs 68(_ass)(_simple)(_trgt(176))(_sens(68)(120(d_15_12)))
			)))
			(@ASSIGN#7611_65@ (_arch 65 0 7611 (_prcs 69(_ass)(_simple)(_trgt(177))(_sens(67)(121(d_15_12)))
			)))
			(@ASSIGN#7613_66@ (_arch 66 0 7613 (_prcs 70(_ass)(_simple)(_trgt(178))(_sens(127)(122(d_15_12)))
			)))
			(@ASSIGN#7615_67@ (_arch 67 0 7615 (_prcs 71(_ass)(_simple)(_trgt(179))(_sens(129)(123(d_15_12)))
			)))
			(@ASSIGN#7617_68@ (_arch 68 0 7617 (_prcs 72(_ass)(_simple)(_trgt(81))(_sens(43(d_3_0)))
			)))
			(@ASSIGN#7619_69@ (_arch 69 0 7619 (_prcs 73(_ass)(_alias ((maw_complete_inc_exp)(maw_complete_next2)(maw_complete_vec_ff)))(_simple)(_trgt(84))(_sens(81)(82))
			)))
			(@ASSIGN#7620_70@ (_arch 70 0 7620 (_prcs 74(_ass)(_simple)(_trgt(83))(_sens(84))
			)))
			(@ASSIGN#7621_71@ (_arch 71 0 7621 (_prcs 75(_ass)(_simple)(_trgt(180))(_sens(84)(176)(177)(178)(179)(82))
			)))
			(@ASSIGN#7629_72@ (_arch 72 0 7629 (_prcs 76(_ass)(_simple)(_trgt(64))(_sens(68)(120(20)))
			)))
			(@ASSIGN#7630_73@ (_arch 73 0 7630 (_prcs 77(_ass)(_simple)(_trgt(181))(_sens(67)(121(20)))
			)))
			(@ASSIGN#7632_74@ (_arch 74 0 7632 (_prcs 78(_ass)(_simple)(_trgt(182))(_sens(127)(122(20)))
			)))
			(@ASSIGN#7634_75@ (_arch 75 0 7634 (_prcs 79(_ass)(_simple)(_trgt(183))(_sens(129)(123(20)))
			)))
			(@ASSIGN#7640_76@ (_arch 76 0 7640 (_prcs 80(_ass)(_alias ((maw_disableincr)(maw_fifo0_user_disableincr)(maw_fifo1_user_disableincr)(maw_fifo2_user_disableincr)(maw_fifo3_user_disableincr)))(_simple)(_trgt(65))(_sens(64)(181)(182)(183))
			)))
			(@ASSIGN#7647_77@ (_arch 77 0 7647 (_prcs 81(_ass)(_simple)(_trgt(184))(_sens(119(d_8_0))(43))
			)))
			(@ASSIGN#7651_78@ (_arch 78 0 7651 (_prcs 82(_ass)(_simple)(_trgt(80))(_sens(23)(184)(83)(66)(43))
			)))
			(@ASSIGN#7654_79@ (_arch 79 0 7654 (_prcs 83(_ass)(_simple)(_trgt(94))(_sens(83)(66))
			)))
			(@ASSIGN#7657_80@ (_arch 80 0 7657 (_prcs 84(_ass)(_simple)(_trgt(63))(_sens(23)(86)(80)(24(d_8_0))(29))
			)))
			(@ALWAYS#7661_81@ (_arch 81 0 7661 (_prcs 85(_trgt(66)(43)(82)(29))(_read(1)(65)(80)(180)(63))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@INTERNAL#0_82@ (_int 82 0 0 0 (_prcs 86 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst mawfifopush_regslice 0 6757 (_ent . axi_traffic_gen_v2_0_21_regslice)
		(_gen
			((DWIDTH) (_cnst \1\))
			((IDWIDTH) (_cnst \1\))
			((DATADEPTH) (_cnst \4\))
		)
		(_port
			((din) (maw_fifo_push))
			((dout) (maw_fifo_push_xff))
			((dout_early) (_open))
			((idin) (\1 \))
			((idout) (_open))
			((id_stable) (_open))
			((id_stable_ff) (_open))
			((data_stable) (_open))
			((clk) (Clk))
			((reset) (\2 \))
		)
	)
	(_generate ATG_M_W_OOO_YES 0 6995 (_vif  (_code 126))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#6996_83@ (_arch 83 0 6996 (_prcs 0(_ass)(_simple)(_trgt(135))
	  		)))
	  		(@INTERNAL#0_84@ (_int 84 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_M_W_OOO_NO 0 6999 (_vif  (_code 127))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#7000_85@ (_arch 85 0 7000 (_prcs 0(_ass)(_simple)(_trgt(135))
	  		)))
	  		(@INTERNAL#0_86@ (_int 86 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_inst Maw_track 0 7014 (_ent . axi_traffic_gen_v2_0_21_id_track)
		(_gen
			((ID_WIDTH) (C_M_AXI_THREAD_ID_WIDTH))
		)
		(_port
			((Clk) (Clk))
			((rst_l) (rst_l))
			((in_push_id) (mawtrk_in_push_id_1ff(_range 161)))
			((in_push) (maw_fifo_push_1ff))
			((in_search_id) (mawtrk_in_search_id(_range 162)))
			((in_clear_pos) (mawtrk_clear_pos))
			((in_only_entry0) (dis_dis_out_of_order))
			((out_push_pos) (mawtrk_fifo_num))
			((out_search_hit) (mawtrk_bid_hit))
			((out_free) (mawtrk_free))
		)
	)
	(_generate AXI4_AW_BASIC1_YES 0 7035 (_vif  (_code 128))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#7036_87@ (_arch 87 0 7036 (_prcs 0(_trgt(143))(_read(0)(38(d_123_100))(38(d_76_0)))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_88@ (_int 88 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate AXI4_AW_BASIC1_NO 0 7063 (_vif  (_code 129))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#7064_89@ (_arch 89 0 7064 (_prcs 0(_trgt(144))(_read(0)(38(d_52_44))(38(d_39_32))(38(d_31_0)))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_90@ (_int 90 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate AXI4_AW_BASIC2_NO 0 7090 (_vif  (_code 130))
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst Maw_fifo 0 7091 (_ent . axi_traffic_gen_v2_0_21_ex_fifo)
	  	(_gen
	  		((WIDTH) (_cnst \101\))
	  		((DEPTH) (_cnst \8\))
	  		((DEPTHBITS) (_cnst \3\))
	  		((HEADREG) (_cnst \1\))
	  		((ZERO_INVALID) (C_ZERO_INVALID))
	  		((FULL_LEVEL) (_cnst \6\))
	  	)
	  	(_port
	  		((Clk) (Clk))
	  		((rst_l) (rst_l))
	  		((in_data) (cmd_out_mw_1ff))
	  		((in_push) (maw_fifo_push_3ff))
	  		((in_pop) (maw_fifo_pop))
	  		((out_data) (maw_fifo_out))
	  		((is_full) (_open))
	  		((is_notfull) (maw_fifo_notfull))
	  		((is_empty) (_open))
	  		((out_valid) (maw_fifo_valid))
	  		((ex_fifo_dbgout) (_open))
	  	)
	  )
	)
	(_generate AXI4_AW_BASIC2_YES 0 7113 (_vif  (_code 131))
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst Maw_fifo 0 7114 (_ent . axi_traffic_gen_v2_0_21_ex_fifo)
	  	(_gen
	  		((WIDTH) (_cnst \49\))
	  		((DEPTH) (_cnst \8\))
	  		((DEPTHBITS) (_cnst \3\))
	  		((HEADREG) (_cnst \1\))
	  		((ZERO_INVALID) (C_ZERO_INVALID))
	  		((FULL_LEVEL) (_cnst \6\))
	  	)
	  	(_port
	  		((Clk) (Clk))
	  		((rst_l) (rst_l))
	  		((in_data) (cmd_out_mw_opt_1ff))
	  		((in_push) (maw_fifo_push_1ff))
	  		((in_pop) (maw_fifo_pop))
	  		((out_data) (maw_fifo_out(d_48_0)))
	  		((is_full) (_open))
	  		((is_notfull) (maw_fifo_notfull))
	  		((is_empty) (_open))
	  		((out_valid) (maw_fifo_valid))
	  		((ex_fifo_dbgout) (_open))
	  	)
	  )
	)
	(_generate AXI4_AW_EXT_ADDR 0 7137 (_vif  (_code 132))
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst Maw_fifo_ext 0 7138 (_ent . axi_traffic_gen_v2_0_21_ex_fifo)
	  	(_gen
	  		((WIDTH) (_cnst \32\))
	  		((DEPTH) (_cnst \8\))
	  		((DEPTHBITS) (_cnst \3\))
	  		((HEADREG) (_cnst \1\))
	  		((ZERO_INVALID) (C_ZERO_INVALID))
	  		((FULL_LEVEL) (_cnst \6\))
	  	)
	  	(_port
	  		((Clk) (Clk))
	  		((rst_l) (rst_l))
	  		((in_data) (cmd_out_mw_ext))
	  		((in_push) (maw_fifo_push_1ff))
	  		((in_pop) (maw_fifo_pop))
	  		((out_data) (maw_fifo_out_ext))
	  		((is_full) (_open))
	  		((is_notfull) (_open))
	  		((is_empty) (_open))
	  		((out_valid) (_open))
	  		((ex_fifo_dbgout) (_open))
	  	)
	  )
	)
	(_generate AW_DEFAULT_ADDR 0 7184 (_vif  (_code 133))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#7185_91@ (_arch 91 0 7185 (_prcs 0(_ass)(_simple)(_trgt(3(_range 119)))(_sens(139(d_31_0)))
	  		)))
	  		(@INTERNAL#0_92@ (_int 92 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate AW_EXTENDED_ADDR 0 7189 (_vif  (_code 134))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#7190_93@ (_arch 93 0 7190 (_prcs 0(_ass)(_simple)(_trgt(3(_range 120)))(_sens(140(_range 121))(139(d_31_0)))
	  		)))
	  		(@INTERNAL#0_94@ (_int 94 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate AXI4_AW_BASIC_NO 0 7194 (_vif  (_code 135))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#7195_95@ (_arch 95 0 7195 (_prcs 0(_ass)(_simple)(_trgt(2(_range 122)))(_sens(139(d_52_47)))
	  		)))
	  		(@ASSIGN#7196_96@ (_arch 96 0 7196 (_prcs 1(_ass)(_alias ((awsize_m)(maw_fifo_out(d_46_44))))(_simple)(_trgt(5))(_sens(139(d_46_44)))
	  		)))
	  		(@ASSIGN#7197_97@ (_arch 97 0 7197 (_prcs 2(_ass)(_alias ((awlen_m)(maw_fifo_out(d_39_32))))(_simple)(_trgt(4))(_sens(139(d_39_32)))
	  		)))
	  		(@ASSIGN#7198_98@ (_arch 98 0 7198 (_prcs 3(_ass)(_alias ((awvalid_m)(maw_fifo_valid)))(_simple)(_trgt(12))(_sens(141))
	  		)))
	  		(@ASSIGN#7199_99@ (_arch 99 0 7199 (_prcs 4(_ass)(_alias ((awlock_m)(maw_fifo_out(d_40_40))))(_simple)(_trgt(7))(_sens(139(d_40_40)))
	  		)))
	  		(@ASSIGN#7200_100@ (_arch 100 0 7200 (_prcs 5(_ass)(_alias ((awburst_m)(maw_fifo_out(d_43_42))))(_simple)(_trgt(6))(_sens(139(d_43_42)))
	  		)))
	  		(@ASSIGN#7201_101@ (_arch 101 0 7201 (_prcs 6(_ass)(_alias ((awprot_m)(maw_fifo_out(d_55_53))))(_simple)(_trgt(9))(_sens(139(d_55_53)))
	  		)))
	  		(@ASSIGN#7202_102@ (_arch 102 0 7202 (_prcs 7(_ass)(_alias ((awcache_m)(maw_fifo_out(d_80_77))))(_simple)(_trgt(8))(_sens(139(d_80_77)))
	  		)))
	  		(@ASSIGN#7203_103@ (_arch 103 0 7203 (_prcs 8(_ass)(_simple)(_trgt(11(_range 123)))(_sens(139(d_100_93))(139(d_88_81)))
	  		)))
	  		(@ASSIGN#7204_104@ (_arch 104 0 7204 (_prcs 9(_ass)(_alias ((awqos_m)(maw_fifo_out(d_92_89))))(_simple)(_trgt(10))(_sens(139(d_92_89)))
	  		)))
	  		(@INTERNAL#0_105@ (_int 105 0 0 0 (_prcs 10 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate AXI4_AW_BASIC_YES 0 7207 (_vif  (_code 136))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#7208_106@ (_arch 106 0 7208 (_prcs 0(_ass)(_simple)(_trgt(2(_range 124)))(_sens(139(d_48_43)))
	  		)))
	  		(@ASSIGN#7209_107@ (_arch 107 0 7209 (_prcs 1(_ass)(_alias ((awsize_m)(maw_fifo_out(d_42_40))))(_simple)(_trgt(5))(_sens(139(d_42_40)))
	  		)))
	  		(@ASSIGN#7210_108@ (_arch 108 0 7210 (_prcs 2(_ass)(_alias ((awlen_m)(maw_fifo_out(d_39_32))))(_simple)(_trgt(4))(_sens(139(d_39_32)))
	  		)))
	  		(@ASSIGN#7211_109@ (_arch 109 0 7211 (_prcs 3(_ass)(_alias ((awvalid_m)(maw_fifo_valid)))(_simple)(_trgt(12))(_sens(141))
	  		)))
	  		(@ASSIGN#7212,7213,7214,7215,7217_110@ (_arch 110 0 7212 (_prcs 4(_ass)(_simple)(_trgt(7)(6)(9)(8)(10))
	  		)))
	  		(@ASSIGN#7216_111@ (_arch 111 0 7216 (_prcs 8(_ass)(_simple)(_trgt(11(_range 125)))
	  		)))
	  		(@INTERNAL#0_112@ (_int 112 0 0 0 (_prcs 10 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_inst Maw_fifow 0 7229 (_ent . axi_traffic_gen_v2_0_21_ex_fifo)
		(_gen
			((WIDTH) (_cnst \78\))
			((DEPTH) (_cnst \8\))
			((DEPTHBITS) (_cnst \3\))
			((HEADREG) (_cnst \1\))
			((FULL_LEVEL) (_cnst \6\))
		)
		(_port
			((Clk) (Clk))
			((rst_l) (rst_l))
			((in_data) (maw_fifow_in_ff))
			((in_push) (maw_fifow_push_1ff))
			((in_pop) (maw_fifow_pop))
			((out_data) (maw_fifow_out))
			((is_full) (_open))
			((is_notfull) (maw_fifow_notfull))
			((is_empty) (_open))
			((out_valid) (maw_fifow_valid))
			((ex_fifo_dbgout) (Maw_fifow_dbgout))
		)
	)
	(_inst Maw_agen 0 7266 (_ent . axi_traffic_gen_v2_0_21_addrgen)
		(_gen
			((USE_ADDR_OFFSET) (_cnst \1\))
			((C_DATA_WIDTH) (C_M_AXI_DATA_WIDTH))
			((IS_READ) (_cnst \1\))
			((C_ATG_BASIC_AXI4) (C_ATG_BASIC_AXI4))
			((C_ATG_AXI4LITE) (C_ATG_AXI4LITE))
		)
		(_port
			((Clk) (Clk))
			((rst_l) (rst_l))
			((in_addr) (\3 \))
			((in_addr_offset) (\5 \))
			((in_id) (\7 \))
			((in_len) (maw_fifow_out(d_39_32)))
			((in_size) (maw_fifow_out(d_46_44)))
			((in_lastaddr) (\9 \))
			((in_burst) (maw_fifow_out(d_43_42)))
			((in_push) (maw_fifow_pop))
			((in_pop) (maw_agen_pop))
			((in_user) (\11 \))
			((out_user) (_open))
			((out_addr) (maw_agen_addr))
			((out_id) (maw_agen_id))
			((out_be) (maw_agen_be(_range 163)))
			((out_done) (maw_agen_done))
			((out_valid) (maw_agen_valid))
		)
	)
	(_inst Mw_fifo 0 7378 (_ent . axi_traffic_gen_v2_0_21_ex_fifo)
		(_gen
			((WIDTH) (_code  164))
			((DEPTH) (_cnst \8\))
			((DEPTHBITS) (_cnst \3\))
			((HEADREG) (_cnst \1\))
			((ZERO_INVALID) (C_ZERO_INVALID))
			((FULL_LEVEL) (_cnst \6\))
		)
		(_port
			((Clk) (Clk))
			((rst_l) (rst_l))
			((in_data) (mw_in_data(_range 165)))
			((in_push) (maw_agen_pop_ff))
			((in_pop) (mw_fifo_pop))
			((out_data) (mw_fifo_out(_range 166)))
			((is_full) (_open))
			((is_notfull) (mw_fifo_notfull))
			((is_empty) (_open))
			((out_valid) (mw_fifo_valid))
			((ex_fifo_dbgout) (_open))
		)
	)
	(_inst Maw_fifo0 0 7408 (_ent . axi_traffic_gen_v2_0_21_ex_fifo)
		(_gen
			((WIDTH) (_cnst \21\))
			((DEPTH) (EX_FIFO_DEPTH))
			((DEPTHBITS) (EX_FIFO_DEPTHBITS))
			((HEADREG) (_cnst \1\))
			((FULL_LEVEL) (EX_FIFO_FULL_LEVEL))
		)
		(_port
			((Clk) (Clk))
			((rst_l) (rst_l))
			((in_data) (\12 \))
			((in_push) (mawtrk_fifo_num(0)))
			((in_pop) (maw_fifo0_pop))
			((out_data) (maw_fifo0_out))
			((is_full) (_open))
			((is_notfull) (maw_fifo0_notfull))
			((is_empty) (_open))
			((out_valid) (maw_fifo0_valid))
			((ex_fifo_dbgout) (_open))
		)
	)
	(_generate ATG_M_W_OOO_F_NO 0 7432 (_vif  (_code 137))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#7433,7434,7435,7436,7437,7438_113@ (_arch 113 0 7433 (_prcs 0(_ass)(_simple)(_trgt(55)(125)(56)(126)(57)(128))
	  		)))
	  		(@INTERNAL#0_114@ (_int 114 0 0 0 (_prcs 6 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_M_W_OOO_F_YES 0 7441 (_vif  (_code 138))
	  (_object
	  	(_sig (_virtual \15 \ 0 7455 (_uni ((36)(24(d_7_0))(38(d_99_96))(38(d_62_61))(38(d_52_47))))))
	  	(_sig (_virtual \14 \ 0 7455 (_uni ((36)(24(d_7_0))(38(d_99_96))(38(d_62_61))(38(d_52_47))))))
	  	(_sig (_virtual \13 \ 0 7455 (_uni ((36)(24(d_7_0))(38(d_99_96))(38(d_62_61))(38(d_52_47))))))
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst Maw_fifo1 0 7442 (_ent . axi_traffic_gen_v2_0_21_ex_fifo)
	  	(_gen
	  		((WIDTH) (_cnst \21\))
	  		((DEPTH) (EX_FIFO_DEPTH))
	  		((DEPTHBITS) (EX_FIFO_DEPTHBITS))
	  		((HEADREG) (_cnst \1\))
	  		((FULL_LEVEL) (EX_FIFO_FULL_LEVEL))
	  	)
	  	(_port
	  		((Clk) (Clk))
	  		((rst_l) (rst_l))
	  		((in_data) (\13 \))
	  		((in_push) (mawtrk_fifo_num(1)))
	  		((in_pop) (maw_fifo1_pop))
	  		((out_data) (maw_fifo1_out))
	  		((is_full) (_open))
	  		((is_notfull) (maw_fifo1_notfull))
	  		((is_empty) (_open))
	  		((out_valid) (maw_fifo1_valid))
	  		((ex_fifo_dbgout) (_open))
	  	)
	  )
	  (_inst Maw_fifo2 0 7466 (_ent . axi_traffic_gen_v2_0_21_ex_fifo)
	  	(_gen
	  		((WIDTH) (_cnst \21\))
	  		((DEPTH) (EX_FIFO_DEPTH))
	  		((DEPTHBITS) (EX_FIFO_DEPTHBITS))
	  		((HEADREG) (_cnst \1\))
	  		((FULL_LEVEL) (EX_FIFO_FULL_LEVEL))
	  	)
	  	(_port
	  		((Clk) (Clk))
	  		((rst_l) (rst_l))
	  		((in_data) (\14 \))
	  		((in_push) (mawtrk_fifo_num(2)))
	  		((in_pop) (maw_fifo2_pop))
	  		((out_data) (maw_fifo2_out))
	  		((is_full) (_open))
	  		((is_notfull) (maw_fifo2_notfull))
	  		((is_empty) (_open))
	  		((out_valid) (maw_fifo2_valid))
	  		((ex_fifo_dbgout) (_open))
	  	)
	  )
	  (_inst Maw_fifo3 0 7490 (_ent . axi_traffic_gen_v2_0_21_ex_fifo)
	  	(_gen
	  		((WIDTH) (_cnst \21\))
	  		((DEPTH) (EX_FIFO_DEPTH))
	  		((DEPTHBITS) (EX_FIFO_DEPTHBITS))
	  		((HEADREG) (_cnst \1\))
	  		((FULL_LEVEL) (EX_FIFO_FULL_LEVEL))
	  	)
	  	(_port
	  		((Clk) (Clk))
	  		((rst_l) (rst_l))
	  		((in_data) (\15 \))
	  		((in_push) (mawtrk_fifo_num(3)))
	  		((in_pop) (maw_fifo3_pop))
	  		((out_data) (maw_fifo3_out))
	  		((is_full) (_open))
	  		((is_notfull) (maw_fifo3_notfull))
	  		((is_empty) (_open))
	  		((out_valid) (maw_fifo3_valid))
	  		((ex_fifo_dbgout) (_open))
	  	)
	  )
	)
	(_generate ATG_M_W1_OOO_F_YES 0 7574 (_vif  (_code 139))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#7578_115@ (_arch 115 0 7578 (_prcs 0(_ass)(_simple)(_trgt(171))(_sens(132(0))(120(d_10_8))(132(1))(121(d_10_8))(132(2))(122(d_10_8))(132(3))(123(d_10_8)))
	  		)))
	  		(@INTERNAL#0_116@ (_int 116 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_M_W1_OOO_F_NO 0 7581 (_vif  (_code 140))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#7582_117@ (_arch 117 0 7582 (_prcs 0(_ass)(_simple)(_trgt(171))(_sens(132(0))(120(d_10_8)))
	  		)))
	  		(@INTERNAL#0_118@ (_int 118 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_model . axi_traffic_gen_v2_0_21_m_w_channel 183 -1)

)
V 000076 55 48891         1580965269818 axi_traffic_gen_v2_0_21_m_r_channel
(_unit VERILOG 6.3579.6.768 (axi_traffic_gen_v2_0_21_m_r_channel 0 7727(axi_traffic_gen_v2_0_21_m_r_channel 0 7727))
	(_version vde)
	(_time 1580965269037 2020.02.05 23:01:09)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 121))
	(_code e7e4e0b5e8b0baf2b1e3b5b1f5bdb7e1e1e1e1e1eee1e4)
	(_ent
		(_time 1580965269037)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 7729 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_THREAD_ID_WIDTH ~vector~0 0 7729 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~1 0 7730 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_ARUSER_WIDTH ~vector~1 0 7730 \8\ (_ent -1 (_cnst \8\))))
		(_type (_int ~vector~2 0 7731 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ZERO_INVALID ~vector~2 0 7731 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~3 0 7732 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_DATA_WIDTH ~vector~3 0 7732 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~4 0 7733 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_ADDR_WIDTH ~vector~4 0 7733 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~5 0 7734 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_BASIC_AXI4 ~vector~5 0 7734 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~6 0 7736 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_AXI4LITE ~vector~6 0 7736 \0\ (_ent -1 (_cnst \0\))))
		(_port (_int Clk ~wire 0 7738 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int rst_l ~wire 0 7739 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_M_AXI_THREAD_ID_WIDTH-1:0]wire~ 0 7741 (_array ~wire ((_range  144)))))
		(_port (_int arid_m ~[C_M_AXI_THREAD_ID_WIDTH-1:0]wire~ 0 7741 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_M_AXI_ADDR_WIDTH-1:0]wire~ 0 7742 (_array ~wire ((_range  145)))))
		(_port (_int araddr_m ~[C_M_AXI_ADDR_WIDTH-1:0]wire~ 0 7742 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[7:0]wire~ 0 7743 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int arlen_m ~[7:0]wire~ 0 7743 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[2:0]wire~ 0 7744 (_array ~wire ((_dto i 2 i 0)))))
		(_port (_int arsize_m ~[2:0]wire~ 0 7744 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[1:0]wire~ 0 7745 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int arburst_m ~[1:0]wire~ 0 7745 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[0:0]wire~ 0 7746 (_array ~wire ((_to i 0 i 0)))))
		(_port (_int arlock_m ~[0:0]wire~ 0 7746 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[3:0]wire~ 0 7747 (_array ~wire ((_dto i 3 i 0)))))
		(_port (_int arcache_m ~[3:0]wire~ 0 7747 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int arprot_m ~[2:0]wire~ 0 7748 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int arqos_m ~[3:0]wire~ 0 7749 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_M_AXI_ARUSER_WIDTH-1:0]wire~ 0 7750 (_array ~wire ((_range  146)))))
		(_port (_int aruser_m ~[C_M_AXI_ARUSER_WIDTH-1:0]wire~ 0 7750 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int arvalid_m ~wire 0 7751 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int arready_m ~wire 0 7752 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rid_m ~[C_M_AXI_THREAD_ID_WIDTH-1:0]wire~ 0 7754 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rlast_m ~wire 0 7755 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 7756 (_array ~wire ((_range  147)))))
		(_port (_int rdata_m ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 7756 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rresp_m ~[1:0]wire~ 0 7757 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rvalid_m ~wire 0 7758 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rready_m ~wire 0 7759 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[127:0]wire~ 0 7761 (_array ~wire ((_dto i 127 i 0)))))
		(_port (_int cmd_out_mr ~[127:0]wire~ 0 7761 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[31:0]wire~ 0 7762 (_array ~wire ((_dto i 31 i 0)))))
		(_port (_int cmd_out_mr_ext ~[31:0]wire~ 0 7762 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int cmdram_mr_regslice_id_stable ~wire 0 7763 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int param_cmdr_delayop_valid ~wire 0 7765 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[23:0]wire~ 0 7766 (_array ~wire ((_dto i 23 i 0)))))
		(_port (_int param_cmdr_count ~[23:0]wire~ 0 7766 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int param_cmdr_repeatfixedop_valid ~wire 0 7767 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int param_cmdr_disable_submitincr ~wire 0 7768 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[10:0]wire~ 0 7770 (_array ~wire ((_dto i 10 i 0)))))
		(_port (_int mram_waddr_ff ~[10:0]wire~ 0 7770 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 7771 (_array ~wire ((_range  148)))))
		(_port (_int mram_we_ff ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 7771 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int mram_write_data_ff ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 7772 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int reg0_m_enable_ff ~wire 0 7774 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[9:0]wire~ 0 7775 (_array ~wire ((_dto i 9 i 0)))))
		(_port (_int reg0_mr_ptr_ff ~[9:0]wire~ 0 7775 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reg0_m_enable_cmdram_mrw_ff ~wire 0 7776 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reg0_m_enable_cmdram_mrw ~wire 0 7777 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reg0_m_enable_3ff ~wire 0 7778 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reg0_loop_en_ff ~wire 0 7779 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int mwr_done ~wire 0 7780 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int mr_done_ff ~reg 0 7781 (_arch (_out)))(_reg)(_flags1))
		(_port (_int mr_fifo_out_resp_bad ~wire 0 7782 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int mr_bad_last_ff ~reg 0 7783 (_arch (_out)))(_reg)(_flags2))
		(_port (_int mr_unexp ~wire 0 7784 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int reg0_mr_ptr_update ~[9:0]wire~ 0 7785 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[8:0]wire~ 0 7787 (_array ~wire ((_dto i 8 i 0)))))
		(_port (_int mwr_complete_ptr_ff ~[8:0]wire~ 0 7787 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[8:0]reg~ 0 7788 (_array ~reg ((_dto i 8 i 0)))))
		(_port (_int mrd_complete_ptr_ff ~[8:0]reg~ 0 7788 (_arch (_out)))(_reg)(_flags1))
		(_type (_int ~[9:0]reg~ 0 7790 (_array ~reg ((_dto i 9 i 0)))))
		(_port (_int mar_ptr_new_ff ~[9:0]reg~ 0 7790 (_arch (_out)))(_reg)(_flags2))
		(_port (_int mar_ptr_new_2ff ~[9:0]reg~ 0 7791 (_arch (_out)))(_reg)(_flags2))
		(_port (_int mar_fifo_push_ff ~reg 0 7792 (_arch (_out)))(_reg)(_flags1))
		(_port (_int mar_complete_doinc ~wire 0 7794 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int mar_done ~wire 0 7795 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int mr_done ~wire 0 7796 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int mar_param_disableincr_ff ~reg 0 7797 (_arch (_out)))(_reg)(_flags1))
		(_port (_int mar_fifo_push ~wire 0 7798 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[23:0]reg~ 0 7803 (_array ~reg ((_dto i 23 i 0)))))
		(_sig (_int mar_cnt_ff ~[23:0]reg~ 0 7803 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int mar_done_ff ~reg 0 7804 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int mar_block_push_ff ~reg 0 7804 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int mar_fifo_notfull ~wire 0 7806 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_fifo0_notfull ~wire 0 7807 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_fifo1_notfull ~wire 0 7807 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_fifo2_notfull ~wire 0 7807 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_fifo3_notfull ~wire 0 7808 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int martrk_free ~[3:0]wire~ 0 7809 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_complete_depth ~[8:0]reg~ 0 7815 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int inc_ptr ~wire 0 7816 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int dec_ptr ~wire 0 7816 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int mar_block_push ~wire 0 7829 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int dis_latch ~wire 0 7832 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int dis_reg ~reg 0 7833 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int mar_valid_d1 ~reg 0 7834 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int mar_valid ~wire 0 7835 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cur_itrn_dis_rcvd ~wire 0 7836 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cur_itrn_dis_rcvd_d1 ~reg 0 7837 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int mar_fifo_push_xff ~wire 0 7841 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_cnt_reload ~wire 0 7842 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_cnt_expand ~[7:0]wire~ 0 7845 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int mar_cnt_is_not0 ~wire 0 7862 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_cnt_ok ~wire 0 7863 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_wr_depend ~[8:0]wire~ 0 7865 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_rd_depend ~[8:0]wire~ 0 7866 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_depend_ok ~wire 0 7867 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_valid_i ~wire 0 7874 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_delay_ok ~wire 0 7892 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int mar_delay_ok_ff ~reg 0 7895 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int mar_cnt_do_dec ~wire 0 7899 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int param_mar_cnt_reload_delayop ~wire 0 7929 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int param_mar_cnt_reload_repeatfixedop ~wire 0 7930 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_cnt_minus1_ff ~[23:0]reg~ 0 7942 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int mar_cnt_minus1 ~[23:0]wire~ 0 7943 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_cnt ~[23:0]wire~ 0 7944 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int cur_itrn_done ~wire 0 7964 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_ptr_new ~[9:0]wire~ 0 7973 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int last_cmd_index ~[9:0]reg~ 0 7978 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int mar_fifo_push_1ff ~reg 0 8012 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[100:0]reg~ 0 8013 (_array ~reg ((_dto i 100 i 0)))))
		(_sig (_int cmd_out_mr_1ff ~[100:0]reg~ 0 8013 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[48:0]reg~ 0 8014 (_array ~reg ((_dto i 48 i 0)))))
		(_sig (_int cmd_out_mr_opt_1ff ~[48:0]reg~ 0 8014 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[100:0]wire~ 0 8058 (_array ~wire ((_dto i 100 i 0)))))
		(_sig (_int mar_fifo_out ~[100:0]wire~ 0 8058 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_fifo_out_ext ~[31:0]wire~ 0 8059 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_fifo_valid ~wire 0 8060 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_fifo_pop ~wire 0 8060 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[88:0]wire~ 0 8195 (_array ~wire ((_dto i 88 i 0)))))
		(_sig (_int mar_fifo0_out ~[88:0]wire~ 0 8195 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_fifo1_out ~[88:0]wire~ 0 8195 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_fifo2_out ~[88:0]wire~ 0 8195 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_fifo3_out ~[88:0]wire~ 0 8195 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_agen0_user ~[0:0]wire~ 0 8198 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_agen1_user ~[0:0]wire~ 0 8198 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_agen2_user ~[0:0]wire~ 0 8198 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_agen3_user ~[0:0]wire~ 0 8198 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_fifo0_valid ~wire 0 8202 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_fifo0_pop ~wire 0 8202 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_fifo1_valid ~wire 0 8203 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_fifo1_pop ~wire 0 8203 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_fifo2_valid ~wire 0 8204 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_fifo2_pop ~wire 0 8204 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_fifo3_valid ~wire 0 8205 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_fifo3_pop ~wire 0 8205 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_agen0_valid ~wire 0 8206 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_agen1_valid ~wire 0 8206 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_agen2_valid ~wire 0 8206 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_agen3_valid ~wire 0 8206 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_fifo0_valid_ff ~reg 0 8207 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int mar_fifo1_valid_ff ~reg 0 8208 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int mar_fifo2_valid_ff ~reg 0 8209 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int mar_fifo3_valid_ff ~reg 0 8210 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int martrk_clear_pos ~[3:0]wire~ 0 8217 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int martrk_fifo_num ~[3:0]wire~ 0 8222 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int martrk_mr_hit ~[3:0]wire~ 0 8222 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[C_M_AXI_DATA_WIDTH+C_M_AXI_THREAD_ID_WIDTH+3-1:0]wire~ 0 8223 (_array ~wire ((_range  149)))))
		(_sig (_int mr_fifo_out ~[C_M_AXI_DATA_WIDTH+C_M_AXI_THREAD_ID_WIDTH+3-1:0]wire~ 0 8223 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int martrk_in_push_id ~[C_M_AXI_THREAD_ID_WIDTH-1:0]wire~ 0 8225 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int martrk_in_search_id ~[C_M_AXI_THREAD_ID_WIDTH-1:0]wire~ 0 8226 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[C_M_AXI_THREAD_ID_WIDTH-1:0]reg~ 0 8231 (_array ~reg ((_range  150)))))
		(_sig (_int martrk_in_push_id_1ff ~[C_M_AXI_THREAD_ID_WIDTH-1:0]reg~ 0 8231 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int martrk_in_search_id_1ff ~[C_M_AXI_THREAD_ID_WIDTH-1:0]reg~ 0 8232 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int dis_dis_out_of_order ~wire 0 8238 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[15:0]wire~ 0 8287 (_array ~wire ((_dto i 15 i 0)))))
		(_sig (_int mar_agen0_addr ~[15:0]wire~ 0 8287 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_agen0_id ~[15:0]wire~ 0 8287 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_agen0_be ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 8288 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_agen0_tag ~[7:0]wire~ 0 8289 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int mar_agen0_done ~wire 0 8290 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_agen0_pop ~wire 0 8290 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mr_fifo_valid ~wire 0 8291 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[88:0]reg~ 0 8295 (_array ~reg ((_dto i 88 i 0)))))
		(_sig (_int mar_fifo0_out_ff ~[88:0]reg~ 0 8295 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int mar_fifo0_pop_ff ~reg 0 8296 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int mar_fifo1_pop_ff ~reg 0 8328 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int mar_fifo2_pop_ff ~reg 0 8329 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int mar_fifo3_pop_ff ~reg 0 8330 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int mar_agen1_addr ~[15:0]wire~ 0 8331 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_agen1_id ~[15:0]wire~ 0 8331 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_agen2_addr ~[15:0]wire~ 0 8332 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_agen2_id ~[15:0]wire~ 0 8332 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_agen3_addr ~[15:0]wire~ 0 8333 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_agen3_id ~[15:0]wire~ 0 8333 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_agen1_done ~wire 0 8334 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_agen1_pop ~wire 0 8334 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_agen2_done ~wire 0 8335 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_agen2_pop ~wire 0 8335 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_agen3_done ~wire 0 8336 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_agen3_pop ~wire 0 8336 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_agen1_be ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 8337 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_agen2_be ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 8338 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_agen3_be ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 8339 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mr_fifo_notfull ~wire 0 8551 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mr_fifo_pop ~wire 0 8551 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mr_id ~[C_M_AXI_THREAD_ID_WIDTH-1:0]wire~ 0 8553 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mr_in_data ~[C_M_AXI_DATA_WIDTH+C_M_AXI_THREAD_ID_WIDTH+3-1:0]wire~ 0 8555 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mram_waddr ~[15:0]wire~ 0 8582 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_param_disableincr ~wire 0 8588 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int mar_param_disableincr_nxt ~wire 0 8594 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int mram_dummy_out ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 8608 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int maw_agen_addr ~[15:0]wire~ 0 8609 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int mram_we ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 8611 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mr_fifo_out_resp ~[1:0]wire~ 0 8617 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mr_fifo_out_resp_mask ~[2:0]wire~ 0 8619 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mr_fifo_out_resp_allowed ~[2:0]wire~ 0 8623 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mr_fifo_out_resp_ok ~wire 0 8625 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mram_write_data ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 8630 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[C_M_AXI_DATA_WIDTH*9/8+11-1:0]wire~ 0 8638 (_array ~wire ((_range  151)))))
		(_sig (_int sram_mramwr_ff ~[C_M_AXI_DATA_WIDTH*9/8+11-1:0]wire~ 0 8638 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mr_unexp_maybe_ff ~reg 0 8668 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int mr_unexp_maybe_2ff ~reg 0 8668 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int mr_unexp_maybe_3ff ~reg 0 8668 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int mr_exp_last ~wire 0 8670 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mr_bad_last ~wire 0 8671 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int mr_unexp_maybe ~wire 0 8675 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int rvalid_m_1ff ~reg 0 8678 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rvalid_m_2ff ~reg 0 8679 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rvalid_m_3ff ~reg 0 8680 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[15:0]reg~ 0 8696 (_array ~reg ((_dto i 15 i 0)))))
		(_sig (_int mar_complete_vec_ff ~[15:0]reg~ 0 8696 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int mar_agen0_complete ~wire 0 8698 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_agen1_complete ~wire 0 8699 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_agen2_complete ~wire 0 8700 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_agen3_complete ~wire 0 8701 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_agen0_tag_exp ~[15:0]wire~ 0 8703 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_agen1_tag_exp ~[15:0]wire~ 0 8705 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_agen2_tag_exp ~[15:0]wire~ 0 8707 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_agen3_tag_exp ~[15:0]wire~ 0 8709 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_complete_next2 ~[15:0]wire~ 0 8712 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_complete_inc_exp ~[15:0]wire~ 0 8713 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_complete_vec ~[15:0]wire~ 0 8716 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int mrd_complete_ptr ~[8:0]wire~ 0 8724 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rst_complete_ptr ~wire 0 8725 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int \1 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \2 \ ~wire -1 7922 (_int (_uni)))(_net)(_flags2))
		(_sig (_int \6 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_type (_int ~[1:0]reg~ 0 0 (_array ~reg ((_dto i 1 i 0)))))
		(_sig (_int \8 \ ~[1:0]reg~ -1 0 (_int (_uni(_cnst \2'b0\))))(_reg)(_flags2))
		(_type (_int ~[2:0]reg~ 0 0 (_array ~reg ((_dto i 2 i 0)))))
		(_sig (_int \10 \ ~[2:0]reg~ -1 0 (_int (_uni(_cnst \3'b0\))))(_reg)(_flags2))
		(_sig (_int \35 \ ~wire -1 8568 (_int (_uni)))(_net)(_flags2))
		(_sig (_int \37 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \38 \ ~wire -1 8657 (_int (_uni)))(_net)(_flags2))
		(_sig (_virtual \36 \ 0 8648 (_uni ((162(d_12_2))(167)(172)))))
		(_sig (_virtual \9 \ 0 8315 (_uni ((201)(98(d_62_60))))))
		(_sig (_virtual \7 \ 0 8312 (_uni ((98(d_87_80))(200)(98(d_52_47))))))
		(_sig (_virtual \5 \ 0 8311 (_uni ((199)(98(d_7_0))))))
		(_sig (_virtual \4 \ 0 8310 (_uni ((98(d_79_64))))))
		(_sig (_virtual \3 \ 0 8276 (_uni ((26)(31(d_7_0))(20(d_98_96))(20(d_76_0))))))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#7922,8657_0@ (_arch 0 0 7922 (_prcs 0(_ass)(_alias ((\2 \)(rst_l)(\38 \)(rst_l)))(_simple)(_trgt(198)(204))(_sens(1))
			)))
			(@INTERNAL#8568_1@ (_int 1 0 8568 (_prcs 1(_ass)(_alias ((\35 \)(rvalid_m)(rready_m)))(_simple)(_trgt(202))(_sens(18)(19))
			)))
			(@ALWAYS#7817,7979,8000,8681_2@ (_arch 2 0 7817 (_prcs 3(_trgt(61)(90)(53)(46)(54)(52)(85)(44)(45)(174)(175)(176)(39)(180)(181)(182))(_read(0)(1)(62)(63)(61)(88)(31)(90)(48)(51)(64)(87)(86)(89)(44)(179)(174)(175)(178)(18)(180)(181))
				(_need_init)
			)))
			(@ASSIGN#7829_3@ (_arch 3 0 7829 (_prcs 4(_ass)(_simple)(_trgt(64))(_sens(61))
			)))
			(@ASSIGN#7842_4@ (_arch 4 0 7842 (_prcs 5(_ass)(_simple)(_trgt(72))(_sens(32)(71)(66)(65))
			)))
			(@ASSIGN#7845_5@ (_arch 5 0 7845 (_prcs 6(_ass)(_simple)(_trgt(73))
			)))
			(@ASSIGN#7862_6@ (_arch 6 0 7862 (_prcs 7(_ass)(_simple)(_trgt(74))(_sens(52))
			)))
			(@ASSIGN#7863_7@ (_arch 7 0 7863 (_prcs 8(_ass)(_simple)(_trgt(75))(_sens(72)(74))
			)))
			(@ASSIGN#7865_8@ (_arch 8 0 7865 (_prcs 9(_ass)(_simple)(_trgt(76))(_sens(20(d_85_77)))
			)))
			(@ASSIGN#7866_9@ (_arch 9 0 7866 (_prcs 10(_ass)(_simple)(_trgt(77))(_sens(20(d_94_86)))
			)))
			(@ASSIGN#7867_10@ (_arch 10 0 7867 (_prcs 11(_ass)(_simple)(_trgt(78))(_sens(35)(36)(77)(43)(76)(42))
			)))
			(@ASSIGN#7874_11@ (_arch 11 0 7874 (_prcs 12(_ass)(_simple)(_trgt(79))(_sens(20(63))(22)(33)(34))
			)))
			(@ASSIGN#7881_12@ (_arch 12 0 7881 (_prcs 13(_ass)(_simple)(_trgt(65))(_sens(69)(79)(66))
			)))
			(@ALWAYS#7883_13@ (_arch 13 0 7883 (_prcs 14(_trgt(66)(67))(_read(1)(65)(79))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#7888_14@ (_arch 14 0 7888 (_prcs 15(_ass)(_simple)(_trgt(68))(_sens(66)(67)(79))
			)))
			(@ASSIGN#7892_15@ (_arch 15 0 7892 (_prcs 16(_ass)(_simple)(_trgt(80))(_sens(20(d_59_56))(23)(25)(75))
			)))
			(@ALWAYS#7896_16@ (_arch 16 0 7896 (_prcs 17(_trgt(81))(_read(1)(80))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#7899_17@ (_arch 17 0 7899 (_prcs 18(_ass)(_simple)(_trgt(82))(_sens(55)(78)(56)(57)(58)(59)(54)(60))
			)))
			(@ASSIGN#7903_18@ (_arch 18 0 7903 (_prcs 19(_ass)(_alias ((mar_fifo_push)(mar_valid)(mar_cnt_do_dec)(mar_delay_ok_ff)(mar_fifo_push_ff)))(_simple)(_trgt(51))(_sens(68)(82)(81)(46))
			)))
			(@ASSIGN#7929_19@ (_arch 19 0 7929 (_prcs 20(_ass)(_simple)(_trgt(83))(_sens(23)(32)(71))
			)))
			(@ASSIGN#7930_20@ (_arch 20 0 7930 (_prcs 21(_ass)(_simple)(_trgt(84))(_sens(25)(32)(71)(66)(65))
			)))
			(@ASSIGN#7943_21@ (_arch 21 0 7943 (_prcs 22(_ass)(_simple)(_trgt(86))(_sens(52)(74))
			)))
			(@ASSIGN#7944_22@ (_arch 22 0 7944 (_prcs 23(_ass)(_simple)(_trgt(87))(_sens(83)(24)(84)(24(d_19_8))(82)(86)(52))
			)))
			(@ASSIGN#7963_23@ (_arch 23 0 7963 (_prcs 24(_ass)(_simple)(_trgt(69))(_sens(30)(34)(35)(66)(20(63))(22)(53))
			)))
			(@ALWAYS#7965_24@ (_arch 24 0 7965 (_prcs 25(_trgt(70))(_read(1)(69))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#7968_25@ (_arch 25 0 7968 (_prcs 26(_ass)(_simple)(_trgt(88))(_sens(69)(70))
			)))
			(@ASSIGN#7971_26@ (_arch 26 0 7971 (_prcs 27(_ass)(_alias ((mar_done)(reg0_m_enable_ff)(reg0_m_enable_3ff)(reg0_loop_en_ff)(cmd_out_mr(63))(cmdram_mr_regslice_id_stable)(mar_done_ff)))(_simple)(_trgt(48))(_sens(30)(34)(35)(20(63))(22)(53))
			)))
			(@ASSIGN#7973_27@ (_arch 27 0 7973 (_prcs 28(_ass)(_simple)(_trgt(89))(_sens(88)(46)(26)(31))
			)))
			(@ASSIGN#7990_28@ (_arch 28 0 7990 (_prcs 30(_ass)(_simple)(_trgt(62))(_sens(46)(26))
			)))
			(@ASSIGN#7995_29@ (_arch 29 0 7995 (_prcs 31(_ass)(_alias ((reg0_mr_ptr_update)(mar_ptr_new)))(_simple)(_trgt(41))(_sens(89))
			)))
			(@ALWAYS#8015_30@ (_arch 30 0 8015 (_prcs 33(_trgt(91))(_read(51))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#8133_31@ (_arch 31 0 8133 (_prcs 34(_ass)(_simple)(_trgt(97))(_sens(12)(13))
			)))
			(@ALWAYS#8211_32@ (_arch 32 0 8211 (_prcs 35(_trgt(118)(119)(120)(121))(_read(1)(106)(108)(110)(112))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#8217_33@ (_arch 33 0 8217 (_prcs 36(_ass)(_simple)(_trgt(122))(_sens(117)(121)(116)(120)(115)(119)(114)(118))
			)))
			(@ASSIGN#8225_34@ (_arch 34 0 8225 (_prcs 37(_ass)(_simple)(_trgt(126))(_sens(20(d_52_47)))
			)))
			(@ASSIGN#8226_35@ (_arch 35 0 8226 (_prcs 38(_ass)(_simple)(_trgt(127))(_sens(125(_range 152)))
			)))
			(@ALWAYS#8233_36@ (_arch 36 0 8233 (_prcs 39(_trgt(128)(129))(_read(126)(127))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ALWAYS#8297_37@ (_arch 37 0 8297 (_prcs 40(_trgt(138)(139))(_read(98)(107))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#8540_38@ (_arch 38 0 8540 (_prcs 41(_ass)(_simple)(_trgt(107))(_sens(114)(135)(136)(118)(139))
			)))
			(@ASSIGN#8541_39@ (_arch 39 0 8541 (_prcs 42(_ass)(_simple)(_trgt(109))(_sens(115)(149)(150)(119)(140))
			)))
			(@ASSIGN#8542_40@ (_arch 40 0 8542 (_prcs 43(_ass)(_simple)(_trgt(111))(_sens(116)(151)(152)(120)(141))
			)))
			(@ASSIGN#8543_41@ (_arch 41 0 8543 (_prcs 44(_ass)(_simple)(_trgt(113))(_sens(117)(153)(154)(121)(142))
			)))
			(@ASSIGN#8545_42@ (_arch 42 0 8545 (_prcs 45(_ass)(_simple)(_trgt(136))(_sens(137)(114)(124(0)))
			)))
			(@ASSIGN#8546_43@ (_arch 43 0 8546 (_prcs 46(_ass)(_simple)(_trgt(150))(_sens(137)(115)(124(1)))
			)))
			(@ASSIGN#8547_44@ (_arch 44 0 8547 (_prcs 47(_ass)(_simple)(_trgt(152))(_sens(137)(116)(124(2)))
			)))
			(@ASSIGN#8548_45@ (_arch 45 0 8548 (_prcs 48(_ass)(_simple)(_trgt(154))(_sens(137)(117)(124(3)))
			)))
			(@ASSIGN#8553_46@ (_arch 46 0 8553 (_prcs 49(_ass)(_simple)(_trgt(160))(_sens(14(_range 153)))
			)))
			(@ASSIGN#8555_47@ (_arch 47 0 8555 (_prcs 50(_ass)(_simple)(_trgt(161))(_sens(160(_range 154))(15)(17)(16(_range 155)))
			)))
			(@ASSIGN#8579_48@ (_arch 48 0 8579 (_prcs 51(_ass)(_simple)(_trgt(159))(_sens(136)(150)(152)(154))
			)))
			(@ASSIGN#8580_49@ (_arch 49 0 8580 (_prcs 52(_ass)(_alias ((rready_m)(mr_fifo_notfull)))(_simple)(_trgt(19))(_sens(158))
			)))
			(@ASSIGN#8582_50@ (_arch 50 0 8582 (_prcs 53(_ass)(_simple)(_trgt(162))(_sens(136)(131)(150)(143)(152)(145)(154)(147))
			)))
			(@ASSIGN#8588_51@ (_arch 51 0 8588 (_prcs 54(_ass)(_simple)(_trgt(163))(_sens(136)(102(0))(150)(103(0))(152)(104(0))(154)(105(0)))
			)))
			(@ASSIGN#8594_52@ (_arch 52 0 8594 (_prcs 55(_ass)(_simple)(_trgt(164))(_sens(136)(102(0))(150)(103(0))(152)(104(0))(154)(105(0))(50))
			)))
			(@ALWAYS#8602_53@ (_arch 53 0 8602 (_prcs 56(_trgt(50))(_read(1)(164))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#8611_54@ (_arch 54 0 8611 (_prcs 57(_ass)(_simple)(_trgt(167))(_sens(136)(133(_range 156))(150)(155(_range 157))(152)(156(_range 158))(154)(157(_range 159)))
			)))
			(@ASSIGN#8617_55@ (_arch 55 0 8617 (_prcs 58(_ass)(_simple)(_trgt(168))(_sens(125(_range 160)))
			)))
			(@ASSIGN#8619_56@ (_arch 56 0 8619 (_prcs 59(_ass)(_simple)(_trgt(169))(_sens(168)(168(1)))
			)))
			(@ASSIGN#8623_57@ (_arch 57 0 8623 (_prcs 60(_ass)(_simple)(_trgt(170))(_sens(162(d_15_13)))
			)))
			(@ASSIGN#8625_58@ (_arch 58 0 8625 (_prcs 61(_ass)(_simple)(_trgt(171))(_sens(170)(169))
			)))
			(@ASSIGN#8628_59@ (_arch 59 0 8628 (_prcs 62(_ass)(_alias ((mr_fifo_out_resp_bad)(mr_fifo_pop)(mr_fifo_out_resp_ok)))(_simple)(_trgt(38))(_sens(159)(171))
			)))
			(@ASSIGN#8630_60@ (_arch 60 0 8630 (_prcs 63(_ass)(_simple)(_trgt(172))(_sens(125(_range 161)))
			)))
			(@ASSIGN#8661_61@ (_arch 61 0 8661 (_prcs 64(_ass)(_simple)(_trgt(27))(_sens(173(_range 162)))
			)))
			(@ASSIGN#8663_62@ (_arch 62 0 8663 (_prcs 65(_ass)(_simple)(_trgt(28))(_sens(173(_range 163)))
			)))
			(@ASSIGN#8664_63@ (_arch 63 0 8664 (_prcs 66(_ass)(_simple)(_trgt(29))(_sens(173(_range 164)))
			)))
			(@ASSIGN#8670_64@ (_arch 64 0 8670 (_prcs 67(_ass)(_simple)(_trgt(177))(_sens(125(_index 165)))
			)))
			(@ASSIGN#8671_65@ (_arch 65 0 8671 (_prcs 68(_ass)(_simple)(_trgt(178))(_sens(136)(135)(177)(150)(149)(152)(151)(154)(153))
			)))
			(@ASSIGN#8675_66@ (_arch 66 0 8675 (_prcs 69(_ass)(_simple)(_trgt(179))(_sens(137)(136)(150)(152)(154))
			)))
			(@ASSIGN#8693_67@ (_arch 67 0 8693 (_prcs 71(_ass)(_alias ((mr_unexp)(mr_unexp_maybe_ff)(mr_unexp_maybe_2ff)(mr_unexp_maybe_3ff)(rvalid_m_3ff)))(_simple)(_trgt(40))(_sens(174)(175)(176)(182))
			)))
			(@ASSIGN#8698_68@ (_arch 68 0 8698 (_prcs 72(_ass)(_simple)(_trgt(184))(_sens(136)(135))
			)))
			(@ASSIGN#8699_69@ (_arch 69 0 8699 (_prcs 73(_ass)(_simple)(_trgt(185))(_sens(150)(149))
			)))
			(@ASSIGN#8700_70@ (_arch 70 0 8700 (_prcs 74(_ass)(_simple)(_trgt(186))(_sens(152)(151))
			)))
			(@ASSIGN#8701_71@ (_arch 71 0 8701 (_prcs 75(_ass)(_simple)(_trgt(187))(_sens(154)(153))
			)))
			(@ASSIGN#8703_72@ (_arch 72 0 8703 (_prcs 76(_ass)(_simple)(_trgt(188))(_sens(184)(132(d_11_8)))
			)))
			(@ASSIGN#8705_73@ (_arch 73 0 8705 (_prcs 77(_ass)(_simple)(_trgt(189))(_sens(185)(144(d_11_8)))
			)))
			(@ASSIGN#8707_74@ (_arch 74 0 8707 (_prcs 78(_ass)(_simple)(_trgt(190))(_sens(186)(146(d_11_8)))
			)))
			(@ASSIGN#8709_75@ (_arch 75 0 8709 (_prcs 79(_ass)(_simple)(_trgt(191))(_sens(187)(148(d_11_8)))
			)))
			(@ASSIGN#8712_76@ (_arch 76 0 8712 (_prcs 80(_ass)(_simple)(_trgt(192))(_sens(43(d_3_0)))
			)))
			(@ASSIGN#8713_77@ (_arch 77 0 8713 (_prcs 81(_ass)(_simple)(_trgt(193))(_sens(192)(183))
			)))
			(@ASSIGN#8715_78@ (_arch 78 0 8715 (_prcs 82(_ass)(_simple)(_trgt(47))(_sens(193))
			)))
			(@ASSIGN#8716_79@ (_arch 79 0 8716 (_prcs 83(_ass)(_simple)(_trgt(194))(_sens(188)(189)(190)(191))
			)))
			(@ASSIGN#8725_80@ (_arch 80 0 8725 (_prcs 84(_ass)(_simple)(_trgt(196))(_sens(90(d_8_0))(43))
			)))
			(@ASSIGN#8729_81@ (_arch 81 0 8729 (_prcs 85(_ass)(_simple)(_trgt(195))(_sens(30)(196)(47)(50)(43))
			)))
			(@ASSIGN#8732_82@ (_arch 82 0 8732 (_prcs 86(_ass)(_simple)(_trgt(63))(_sens(47)(50))
			)))
			(@ASSIGN#8735_83@ (_arch 83 0 8735 (_prcs 87(_ass)(_simple)(_trgt(49))(_sens(30)(53)(195)(31(d_8_0))(37))
			)))
			(@ALWAYS#8738_84@ (_arch 84 0 8738 (_prcs 88(_trgt(43)(183)(37))(_read(1)(195)(194)(49))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@INTERNAL#0_85@ (_int 85 0 0 0 (_prcs 89 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst marfifopush_regslice 0 7905 (_ent . axi_traffic_gen_v2_0_21_regslice)
		(_gen
			((DWIDTH) (_cnst \1\))
			((IDWIDTH) (_cnst \1\))
			((DATADEPTH) (_cnst \4\))
		)
		(_port
			((din) (mar_fifo_push))
			((dout) (mar_fifo_push_xff))
			((dout_early) (_open))
			((idin) (\1 \))
			((idout) (_open))
			((id_stable) (_open))
			((id_stable_ff) (_open))
			((data_stable) (_open))
			((clk) (Clk))
			((reset) (\2 \))
		)
	)
	(_generate AXI4_AR_BASIC1_YES 0 8018 (_vif  (_code 128))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#8019_86@ (_arch 86 0 8019 (_prcs 0(_trgt(92))(_read(0)(20(d_123_100))(20(d_76_0)))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_87@ (_int 87 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate AXI4_AR_BASIC1_NO 0 8048 (_vif  (_code 129))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#8049_88@ (_arch 88 0 8049 (_prcs 0(_trgt(93))(_read(0)(20(d_52_44))(20(d_39_32))(20(d_31_0)))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_89@ (_int 89 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate AXI4_AR_BASIC2_NO 0 8062 (_vif  (_code 130))
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst Mar_fifo 0 8063 (_ent . axi_traffic_gen_v2_0_21_ex_fifo)
	  	(_gen
	  		((WIDTH) (_cnst \101\))
	  		((DEPTH) (_cnst \8\))
	  		((DEPTHBITS) (_cnst \3\))
	  		((HEADREG) (_cnst \1\))
	  		((ZERO_INVALID) (C_ZERO_INVALID))
	  		((FULL_LEVEL) (_cnst \6\))
	  	)
	  	(_port
	  		((Clk) (Clk))
	  		((rst_l) (rst_l))
	  		((in_data) (cmd_out_mr_1ff))
	  		((in_push) (mar_fifo_push_1ff))
	  		((in_pop) (mar_fifo_pop))
	  		((out_data) (mar_fifo_out))
	  		((is_full) (_open))
	  		((is_notfull) (mar_fifo_notfull))
	  		((is_empty) (_open))
	  		((out_valid) (mar_fifo_valid))
	  		((ex_fifo_dbgout) (_open))
	  	)
	  )
	)
	(_generate AXI4_AR_BASIC2_YES 0 8085 (_vif  (_code 131))
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst Mar_fifo 0 8086 (_ent . axi_traffic_gen_v2_0_21_ex_fifo)
	  	(_gen
	  		((WIDTH) (_cnst \49\))
	  		((DEPTH) (_cnst \8\))
	  		((DEPTHBITS) (_cnst \3\))
	  		((HEADREG) (_cnst \1\))
	  		((ZERO_INVALID) (C_ZERO_INVALID))
	  		((FULL_LEVEL) (_cnst \6\))
	  	)
	  	(_port
	  		((Clk) (Clk))
	  		((rst_l) (rst_l))
	  		((in_data) (cmd_out_mr_opt_1ff))
	  		((in_push) (mar_fifo_push_1ff))
	  		((in_pop) (mar_fifo_pop))
	  		((out_data) (mar_fifo_out(d_48_0)))
	  		((is_full) (_open))
	  		((is_notfull) (mar_fifo_notfull))
	  		((is_empty) (_open))
	  		((out_valid) (mar_fifo_valid))
	  		((ex_fifo_dbgout) (_open))
	  	)
	  )
	)
	(_generate AXI4_AR_EXT_ADDR 0 8109 (_vif  (_code 132))
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst Mar_fifo_ext 0 8110 (_ent . axi_traffic_gen_v2_0_21_ex_fifo)
	  	(_gen
	  		((WIDTH) (_cnst \32\))
	  		((DEPTH) (_cnst \8\))
	  		((DEPTHBITS) (_cnst \3\))
	  		((HEADREG) (_cnst \1\))
	  		((ZERO_INVALID) (C_ZERO_INVALID))
	  		((FULL_LEVEL) (_cnst \6\))
	  	)
	  	(_port
	  		((Clk) (Clk))
	  		((rst_l) (rst_l))
	  		((in_data) (cmd_out_mr_ext))
	  		((in_push) (mar_fifo_push_1ff))
	  		((in_pop) (mar_fifo_pop))
	  		((out_data) (mar_fifo_out_ext))
	  		((is_full) (_open))
	  		((is_notfull) (_open))
	  		((is_empty) (_open))
	  		((out_valid) (_open))
	  		((ex_fifo_dbgout) (_open))
	  	)
	  )
	)
	(_generate AR_DEFAULT_ADDR 0 8157 (_vif  (_code 133))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#8158_90@ (_arch 90 0 8158 (_prcs 0(_ass)(_simple)(_trgt(3(_range 121)))(_sens(94(d_31_0)))
	  		)))
	  		(@INTERNAL#0_91@ (_int 91 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate AR_EXTENDED_ADDR 0 8162 (_vif  (_code 134))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#8163_92@ (_arch 92 0 8163 (_prcs 0(_ass)(_simple)(_trgt(3(_range 122)))(_sens(95(_range 123))(94(d_31_0)))
	  		)))
	  		(@INTERNAL#0_93@ (_int 93 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate AXI4_AR_BASIC_NO 0 8167 (_vif  (_code 135))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#8168_94@ (_arch 94 0 8168 (_prcs 0(_ass)(_simple)(_trgt(2(_range 124)))(_sens(94(d_52_47)))
	  		)))
	  		(@ASSIGN#8169_95@ (_arch 95 0 8169 (_prcs 1(_ass)(_alias ((arlen_m)(mar_fifo_out(d_39_32))))(_simple)(_trgt(4))(_sens(94(d_39_32)))
	  		)))
	  		(@ASSIGN#8170_96@ (_arch 96 0 8170 (_prcs 2(_ass)(_alias ((arvalid_m)(mar_fifo_valid)))(_simple)(_trgt(12))(_sens(96))
	  		)))
	  		(@ASSIGN#8171_97@ (_arch 97 0 8171 (_prcs 3(_ass)(_alias ((arsize_m)(mar_fifo_out(d_46_44))))(_simple)(_trgt(5))(_sens(94(d_46_44)))
	  		)))
	  		(@ASSIGN#8172_98@ (_arch 98 0 8172 (_prcs 4(_ass)(_alias ((arlock_m)(mar_fifo_out(d_40_40))))(_simple)(_trgt(7))(_sens(94(d_40_40)))
	  		)))
	  		(@ASSIGN#8173_99@ (_arch 99 0 8173 (_prcs 5(_ass)(_alias ((arburst_m)(mar_fifo_out(d_43_42))))(_simple)(_trgt(6))(_sens(94(d_43_42)))
	  		)))
	  		(@ASSIGN#8174_100@ (_arch 100 0 8174 (_prcs 6(_ass)(_alias ((arprot_m)(mar_fifo_out(d_55_53))))(_simple)(_trgt(9))(_sens(94(d_55_53)))
	  		)))
	  		(@ASSIGN#8175_101@ (_arch 101 0 8175 (_prcs 7(_ass)(_alias ((arcache_m)(mar_fifo_out(d_80_77))))(_simple)(_trgt(8))(_sens(94(d_80_77)))
	  		)))
	  		(@ASSIGN#8176_102@ (_arch 102 0 8176 (_prcs 8(_ass)(_simple)(_trgt(11(_range 125)))(_sens(94(d_100_93))(94(d_88_81)))
	  		)))
	  		(@ASSIGN#8177_103@ (_arch 103 0 8177 (_prcs 9(_ass)(_alias ((arqos_m)(mar_fifo_out(d_92_89))))(_simple)(_trgt(10))(_sens(94(d_92_89)))
	  		)))
	  		(@INTERNAL#0_104@ (_int 104 0 0 0 (_prcs 10 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate AXI4_AR_BASIC_YES 0 8180 (_vif  (_code 136))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#8181_105@ (_arch 105 0 8181 (_prcs 0(_ass)(_simple)(_trgt(2(_range 126)))(_sens(94(d_48_43)))
	  		)))
	  		(@ASSIGN#8182_106@ (_arch 106 0 8182 (_prcs 1(_ass)(_alias ((arsize_m)(mar_fifo_out(d_42_40))))(_simple)(_trgt(5))(_sens(94(d_42_40)))
	  		)))
	  		(@ASSIGN#8183_107@ (_arch 107 0 8183 (_prcs 2(_ass)(_alias ((arlen_m)(mar_fifo_out(d_39_32))))(_simple)(_trgt(4))(_sens(94(d_39_32)))
	  		)))
	  		(@ASSIGN#8184_108@ (_arch 108 0 8184 (_prcs 3(_ass)(_alias ((arvalid_m)(mar_fifo_valid)))(_simple)(_trgt(12))(_sens(96))
	  		)))
	  		(@ASSIGN#8185,8186,8187,8188,8190_109@ (_arch 109 0 8185 (_prcs 4(_ass)(_simple)(_trgt(7)(6)(9)(8)(10))
	  		)))
	  		(@ASSIGN#8189_110@ (_arch 110 0 8189 (_prcs 8(_ass)(_simple)(_trgt(11(_range 127)))
	  		)))
	  		(@INTERNAL#0_111@ (_int 111 0 0 0 (_prcs 10 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_M_R_OOO_YES 0 8239 (_vif  (_code 137))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#8240_112@ (_arch 112 0 8240 (_prcs 0(_ass)(_simple)(_trgt(130))
	  		)))
	  		(@INTERNAL#0_113@ (_int 113 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_M_R_OOO_NO 0 8243 (_vif  (_code 138))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#8244_114@ (_arch 114 0 8244 (_prcs 0(_ass)(_simple)(_trgt(130))
	  		)))
	  		(@INTERNAL#0_115@ (_int 115 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_inst Mar_track 0 8248 (_ent . axi_traffic_gen_v2_0_21_id_track)
		(_gen
			((ID_WIDTH) (C_M_AXI_THREAD_ID_WIDTH))
		)
		(_port
			((Clk) (Clk))
			((rst_l) (rst_l))
			((in_push_id) (martrk_in_push_id_1ff(_range 166)))
			((in_push) (mar_fifo_push_1ff))
			((in_search_id) (martrk_in_search_id(_range 167)))
			((in_clear_pos) (martrk_clear_pos))
			((in_only_entry0) (dis_dis_out_of_order))
			((out_push_pos) (martrk_fifo_num))
			((out_search_hit) (martrk_mr_hit))
			((out_free) (martrk_free))
		)
	)
	(_inst Mar_fifo0 0 8264 (_ent . axi_traffic_gen_v2_0_21_ex_fifo)
		(_gen
			((WIDTH) (_cnst \89\))
			((DEPTH) (_cnst \8\))
			((DEPTHBITS) (_cnst \3\))
			((HEADREG) (_cnst \1\))
			((FULL_LEVEL) (_cnst \6\))
		)
		(_port
			((Clk) (Clk))
			((rst_l) (rst_l))
			((in_data) (\3 \))
			((in_push) (martrk_fifo_num(0)))
			((in_pop) (mar_fifo0_pop))
			((out_data) (mar_fifo0_out))
			((is_full) (_open))
			((is_notfull) (mar_fifo0_notfull))
			((is_empty) (_open))
			((out_valid) (mar_fifo0_valid))
			((ex_fifo_dbgout) (_open))
		)
	)
	(_inst Mar_agen0 0 8301 (_ent . axi_traffic_gen_v2_0_21_addrgen)
		(_gen
			((USE_ADDR_OFFSET) (_cnst \1\))
			((C_DATA_WIDTH) (C_M_AXI_DATA_WIDTH))
			((IS_READ) (_cnst \1\))
			((C_ATG_BASIC_AXI4) (C_ATG_BASIC_AXI4))
			((C_ATG_AXI4LITE) (C_ATG_AXI4LITE))
		)
		(_port
			((Clk) (Clk))
			((rst_l) (rst_l))
			((in_addr) (\4 \))
			((in_addr_offset) (\5 \))
			((in_id) (\7 \))
			((in_len) (mar_fifo0_out(d_39_32)))
			((in_size) (mar_fifo0_out(d_46_44)))
			((in_lastaddr) (\9 \))
			((in_burst) (mar_fifo0_out(d_43_42)))
			((in_push) (mar_fifo0_pop))
			((in_pop) (mar_agen0_pop))
			((in_user) (mar_fifo0_out(88)))
			((out_user) (mar_agen0_user(0)))
			((out_addr) (mar_agen0_addr))
			((out_id) (mar_agen0_id))
			((out_be) (mar_agen0_be(_range 168)))
			((out_done) (mar_agen0_done))
			((out_valid) (mar_agen0_valid))
		)
	)
	(_generate ATG_M_R_OOO_F_NO 0 8340 (_vif  (_code 139))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#8341,8342,8343,8344,8345,8346,8347,8348,8349,8350,8351,8352_116@ (_arch 116 0 8341 (_prcs 0(_ass)(_simple)(_trgt(57)(108)(149)(115)(58)(110)(151)(116)(59)(112)(153)(117))
	  		)))
	  		(@ALWAYS#8353_117@ (_arch 117 0 8353 (_prcs 12(_trgt(140)(141)(142))(_read(0))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_118@ (_int 118 0 0 0 (_prcs 13 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_M_R_OOO_F_YES 0 8360 (_vif  (_code 140))
	  (_object
	  	(_type (_int ~[88:0]reg~ 0 8387 (_array ~reg ((_dto i 88 i 0)))))
	  	(_sig (_int mar_fifo1_out_ff ~[88:0]reg~ 0 8387 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int mar_fifo2_out_ff ~[88:0]reg~ 0 8446 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int mar_fifo3_out_ff ~[88:0]reg~ 0 8505 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int \14 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_type (_int ~[1:0]reg~ 0 0 (_array ~reg ((_dto i 1 i 0)))))
	  	(_sig (_int \16 \ ~[1:0]reg~ -1 0 (_int (_uni(_cnst \2'b0\))))(_reg)(_flags2))
	  	(_type (_int ~[2:0]reg~ 0 0 (_array ~reg ((_dto i 2 i 0)))))
	  	(_sig (_int \18 \ ~[2:0]reg~ -1 0 (_int (_uni(_cnst \3'b0\))))(_reg)(_flags2))
	  	(_sig (_int \22 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \24 \ ~[1:0]reg~ -1 0 (_int (_uni(_cnst \2'b0\))))(_reg)(_flags2))
	  	(_sig (_int \26 \ ~[2:0]reg~ -1 0 (_int (_uni(_cnst \3'b0\))))(_reg)(_flags2))
	  	(_sig (_int \30 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \32 \ ~[1:0]reg~ -1 0 (_int (_uni(_cnst \2'b0\))))(_reg)(_flags2))
	  	(_sig (_int \34 \ ~[2:0]reg~ -1 0 (_int (_uni(_cnst \3'b0\))))(_reg)(_flags2))
	  	(_sig (_virtual \33 \ 0 8525 (_uni ((222)(101(d_62_60))))))
	  	(_sig (_virtual \31 \ 0 8522 (_uni ((101(d_87_80))(221)(101(d_52_47))))))
	  	(_sig (_virtual \29 \ 0 8521 (_uni ((220)(101(d_7_0))))))
	  	(_sig (_virtual \28 \ 0 8520 (_uni ((101(d_79_64))))))
	  	(_sig (_virtual \27 \ 0 8373 (_uni ((26)(31(d_7_0))(20(d_98_96))(20(d_76_0))))))
	  	(_sig (_virtual \25 \ 0 8466 (_uni ((219)(100(d_62_60))))))
	  	(_sig (_virtual \23 \ 0 8463 (_uni ((100(d_87_80))(218)(100(d_52_47))))))
	  	(_sig (_virtual \21 \ 0 8462 (_uni ((217)(100(d_7_0))))))
	  	(_sig (_virtual \20 \ 0 8461 (_uni ((100(d_79_64))))))
	  	(_sig (_virtual \19 \ 0 8373 (_uni ((26)(31(d_7_0))(20(d_98_96))(20(d_76_0))))))
	  	(_sig (_virtual \17 \ 0 8407 (_uni ((216)(99(d_62_60))))))
	  	(_sig (_virtual \15 \ 0 8404 (_uni ((99(d_87_80))(215)(99(d_52_47))))))
	  	(_sig (_virtual \13 \ 0 8403 (_uni ((214)(99(d_7_0))))))
	  	(_sig (_virtual \12 \ 0 8402 (_uni ((99(d_79_64))))))
	  	(_sig (_virtual \11 \ 0 8373 (_uni ((26)(31(d_7_0))(20(d_98_96))(20(d_76_0))))))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#8388,8447,8506_119@ (_arch 119 0 8388 (_prcs 0(_trgt(211)(140)(212)(141)(213)(142))(_read(0)(99)(109)(100)(111)(101)(113))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_120@ (_int 120 0 0 0 (_prcs 3 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst Mar_fifo1 0 8361 (_ent . axi_traffic_gen_v2_0_21_ex_fifo)
	  	(_gen
	  		((WIDTH) (_cnst \89\))
	  		((DEPTH) (_cnst \8\))
	  		((DEPTHBITS) (_cnst \3\))
	  		((HEADREG) (_cnst \1\))
	  		((FULL_LEVEL) (_cnst \6\))
	  	)
	  	(_port
	  		((Clk) (Clk))
	  		((rst_l) (rst_l))
	  		((in_data) (\11 \))
	  		((in_push) (martrk_fifo_num(1)))
	  		((in_pop) (mar_fifo1_pop))
	  		((out_data) (mar_fifo1_out))
	  		((is_full) (_open))
	  		((is_notfull) (mar_fifo1_notfull))
	  		((is_empty) (_open))
	  		((out_valid) (mar_fifo1_valid))
	  		((ex_fifo_dbgout) (_open))
	  	)
	  )
	  (_inst Mar_agen1 0 8393 (_ent . axi_traffic_gen_v2_0_21_addrgen)
	  	(_gen
	  		((USE_ADDR_OFFSET) (_cnst \1\))
	  		((C_DATA_WIDTH) (C_M_AXI_DATA_WIDTH))
	  		((IS_READ) (_cnst \1\))
	  		((C_ATG_BASIC_AXI4) (C_ATG_BASIC_AXI4))
	  		((C_ATG_AXI4LITE) (C_ATG_AXI4LITE))
	  	)
	  	(_port
	  		((Clk) (Clk))
	  		((rst_l) (rst_l))
	  		((in_addr) (\12 \))
	  		((in_addr_offset) (\13 \))
	  		((in_id) (\15 \))
	  		((in_len) (mar_fifo1_out(d_39_32)))
	  		((in_size) (mar_fifo1_out(d_46_44)))
	  		((in_lastaddr) (\17 \))
	  		((in_burst) (mar_fifo1_out(d_43_42)))
	  		((in_push) (mar_fifo1_pop))
	  		((in_pop) (mar_agen1_pop))
	  		((in_user) (mar_fifo1_out(88)))
	  		((out_user) (mar_agen1_user(0)))
	  		((out_addr) (mar_agen1_addr))
	  		((out_id) (mar_agen1_id))
	  		((out_be) (mar_agen1_be(_range 141)))
	  		((out_done) (mar_agen1_done))
	  		((out_valid) (mar_agen1_valid))
	  	)
	  )
	  (_inst Mar_fifo2 0 8420 (_ent . axi_traffic_gen_v2_0_21_ex_fifo)
	  	(_gen
	  		((WIDTH) (_cnst \89\))
	  		((DEPTH) (_cnst \8\))
	  		((DEPTHBITS) (_cnst \3\))
	  		((HEADREG) (_cnst \1\))
	  		((FULL_LEVEL) (_cnst \6\))
	  	)
	  	(_port
	  		((Clk) (Clk))
	  		((rst_l) (rst_l))
	  		((in_data) (\19 \))
	  		((in_push) (martrk_fifo_num(2)))
	  		((in_pop) (mar_fifo2_pop))
	  		((out_data) (mar_fifo2_out))
	  		((is_full) (_open))
	  		((is_notfull) (mar_fifo2_notfull))
	  		((is_empty) (_open))
	  		((out_valid) (mar_fifo2_valid))
	  		((ex_fifo_dbgout) (_open))
	  	)
	  )
	  (_inst Mar_agen2 0 8452 (_ent . axi_traffic_gen_v2_0_21_addrgen)
	  	(_gen
	  		((USE_ADDR_OFFSET) (_cnst \1\))
	  		((C_DATA_WIDTH) (C_M_AXI_DATA_WIDTH))
	  		((IS_READ) (_cnst \1\))
	  		((C_ATG_BASIC_AXI4) (C_ATG_BASIC_AXI4))
	  		((C_ATG_AXI4LITE) (C_ATG_AXI4LITE))
	  	)
	  	(_port
	  		((Clk) (Clk))
	  		((rst_l) (rst_l))
	  		((in_addr) (\20 \))
	  		((in_addr_offset) (\21 \))
	  		((in_id) (\23 \))
	  		((in_len) (mar_fifo2_out(d_39_32)))
	  		((in_size) (mar_fifo2_out(d_46_44)))
	  		((in_lastaddr) (\25 \))
	  		((in_burst) (mar_fifo2_out(d_43_42)))
	  		((in_push) (mar_fifo2_pop))
	  		((in_pop) (mar_agen2_pop))
	  		((in_user) (mar_fifo2_out(88)))
	  		((out_user) (mar_agen2_user(0)))
	  		((out_addr) (mar_agen2_addr))
	  		((out_id) (mar_agen2_id))
	  		((out_be) (mar_agen2_be(_range 142)))
	  		((out_done) (mar_agen2_done))
	  		((out_valid) (mar_agen2_valid))
	  	)
	  )
	  (_inst Mar_fifo3 0 8479 (_ent . axi_traffic_gen_v2_0_21_ex_fifo)
	  	(_gen
	  		((WIDTH) (_cnst \89\))
	  		((DEPTH) (_cnst \8\))
	  		((DEPTHBITS) (_cnst \3\))
	  		((HEADREG) (_cnst \1\))
	  		((FULL_LEVEL) (_cnst \6\))
	  	)
	  	(_port
	  		((Clk) (Clk))
	  		((rst_l) (rst_l))
	  		((in_data) (\27 \))
	  		((in_push) (martrk_fifo_num(3)))
	  		((in_pop) (mar_fifo3_pop))
	  		((out_data) (mar_fifo3_out))
	  		((is_full) (_open))
	  		((is_notfull) (mar_fifo3_notfull))
	  		((is_empty) (_open))
	  		((out_valid) (mar_fifo3_valid))
	  		((ex_fifo_dbgout) (_open))
	  	)
	  )
	  (_inst Mar_agen3 0 8511 (_ent . axi_traffic_gen_v2_0_21_addrgen)
	  	(_gen
	  		((USE_ADDR_OFFSET) (_cnst \1\))
	  		((C_DATA_WIDTH) (C_M_AXI_DATA_WIDTH))
	  		((IS_READ) (_cnst \1\))
	  		((C_ATG_BASIC_AXI4) (C_ATG_BASIC_AXI4))
	  		((C_ATG_AXI4LITE) (C_ATG_AXI4LITE))
	  	)
	  	(_port
	  		((Clk) (Clk))
	  		((rst_l) (rst_l))
	  		((in_addr) (\28 \))
	  		((in_addr_offset) (\29 \))
	  		((in_id) (\31 \))
	  		((in_len) (mar_fifo3_out(d_39_32)))
	  		((in_size) (mar_fifo3_out(d_46_44)))
	  		((in_lastaddr) (\33 \))
	  		((in_burst) (mar_fifo3_out(d_43_42)))
	  		((in_push) (mar_fifo3_pop))
	  		((in_pop) (mar_agen3_pop))
	  		((in_user) (mar_fifo3_out(88)))
	  		((out_user) (mar_agen3_user(0)))
	  		((out_addr) (mar_agen3_addr))
	  		((out_id) (mar_agen3_id))
	  		((out_be) (mar_agen3_be(_range 143)))
	  		((out_done) (mar_agen3_done))
	  		((out_valid) (mar_agen3_valid))
	  	)
	  )
	)
	(_inst Mr_fifo 0 8557 (_ent . axi_traffic_gen_v2_0_21_ex_fifo)
		(_gen
			((WIDTH) (_code  169))
			((DEPTH) (_cnst \8\))
			((DEPTHBITS) (_cnst \3\))
			((HEADREG) (_cnst \1\))
			((FULL_LEVEL) (_cnst \6\))
		)
		(_port
			((Clk) (Clk))
			((rst_l) (rst_l))
			((in_data) (mr_in_data(_range 170)))
			((in_push) (\35 \))
			((in_pop) (mr_fifo_pop))
			((out_data) (mr_fifo_out(_range 171)))
			((is_full) (_open))
			((is_notfull) (mr_fifo_notfull))
			((is_empty) (_open))
			((out_valid) (mr_fifo_valid))
			((ex_fifo_dbgout) (_open))
		)
	)
	(_inst sram_mramwr_regslice 0 8640 (_ent . axi_traffic_gen_v2_0_21_regslice)
		(_gen
			((DWIDTH) (_code  172))
			((IDWIDTH) (_cnst \1\))
			((DATADEPTH) (_cnst \1\))
		)
		(_port
			((din) (\36 \))
			((dout) (sram_mramwr_ff))
			((dout_early) (_open))
			((idin) (\37 \))
			((idout) (_open))
			((id_stable) (_open))
			((id_stable_ff) (_open))
			((data_stable) (_open))
			((clk) (Clk))
			((reset) (\38 \))
		)
	)
	(_model . axi_traffic_gen_v2_0_21_m_r_channel 194 -1)

)
V 000076 55 12414         1580965269820 axi_traffic_gen_v2_0_21_cmdram_wrap
(_unit VERILOG 6.3579.6.768 (axi_traffic_gen_v2_0_21_cmdram_wrap 0 8803(axi_traffic_gen_v2_0_21_cmdram_wrap 0 8803))
	(_version vde)
	(_time 1580965269037 2020.02.05 23:01:09)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 27))
	(_code f6f5f1a7f8a1abe3f2f4e2ada5f0f7f0f0f0f0f0ff)
	(_ent
		(_time 1580965269037)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_object
		(_type (_int ~vector~0 0 8805 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~0 0 8805 \"virtex7"\ (_ent -1 (_string \V"virtex7"\))))
		(_type (_int ~vector~1 0 8806 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_BASIC_AXI4 ~vector~1 0 8806 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~2 0 8807 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_DATA_WIDTH ~vector~2 0 8807 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~3 0 8808 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RAMINIT_CMDRAM0_F ~vector~3 0 8808 \"NONE"\ (_ent -1 (_string \V"NONE"\))))
		(_type (_int ~vector~4 0 8809 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RAMINIT_CMDRAM1_F ~vector~4 0 8809 \"NONE"\ (_ent -1 (_string \V"NONE"\))))
		(_type (_int ~vector~5 0 8810 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RAMINIT_CMDRAM2_F ~vector~5 0 8810 \"NONE"\ (_ent -1 (_string \V"NONE"\))))
		(_type (_int ~vector~6 0 8813 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RAMINIT_CMDRAM3_F ~vector~6 0 8813 \"NONE"\ (_ent -1 (_string \V"NONE"\))))
		(_port (_int Clk ~wire 0 8815 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rst_l ~wire 0 8816 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 8817 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int cmdram_we ~[15:0]wire~ 0 8817 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int aw_agen_addr ~[15:0]wire~ 0 8818 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reg0_m_enable_ff ~wire 0 8819 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[9:0]wire~ 0 8820 (_array ~wire ((_dto i 9 i 0)))))
		(_port (_int reg0_mw_ptr_update ~[9:0]wire~ 0 8820 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reg0_mr_ptr_update ~[9:0]wire~ 0 8821 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int mar_ptr_new_ff ~[9:0]wire~ 0 8822 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ar_agen0_addr ~[15:0]wire~ 0 8823 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[63:0]wire~ 0 8824 (_array ~wire ((_dto i 63 i 0)))))
		(_port (_int slvram_wr_data ~[63:0]wire~ 0 8824 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int arfifo_valid ~wire 0 8825 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[71:0]wire~ 0 8826 (_array ~wire ((_dto i 71 i 0)))))
		(_port (_int arfifo_out ~[71:0]wire~ 0 8826 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[23:0]wire~ 0 8827 (_array ~wire ((_dto i 23 i 0)))))
		(_port (_int param_cmdr_submitcnt_ff ~[23:0]wire~ 0 8827 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int param_cmdw_submitcnt_ff ~[23:0]wire~ 0 8828 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int maw_ptr_new_ff ~[9:0]wire~ 0 8829 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[127:0]wire~ 0 8831 (_array ~wire ((_dto i 127 i 0)))))
		(_port (_int cmd_out_mr_i ~[127:0]wire~ 0 8831 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cmdram_mr_regslice_id_stable ~wire 0 8832 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cmd_out_mw_regslice ~[127:0]wire~ 0 8834 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cmd_out_mr_regslice ~[127:0]wire~ 0 8835 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cmd_out_mw_regslice_ff ~[127:0]wire~ 0 8836 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cmd_out_mr_regslice_ff ~[127:0]wire~ 0 8837 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int cmdram_mw_regslice_id_stable ~wire 0 8838 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int maw_ptr_new ~[9:0]wire~ 0 8841 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_ptr_new ~[9:0]wire~ 0 8842 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmd_out_mw_i ~[127:0]wire~ 0 8844 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmdram_addra ~[15:0]wire~ 0 8845 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int cmdram_addrb ~[15:0]wire~ 0 8849 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int cmd_out_mw_raw ~[127:0]wire~ 0 8852 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmd_out_mr_raw ~[127:0]wire~ 0 8853 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[2:0]wire~ 0 8862 (_array ~wire ((_dto i 2 i 0)))))
		(_sig (_int size ~[2:0]wire~ 0 8862 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int fixed_lock ~wire 0 8883 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[1:0]wire~ 0 8884 (_array ~wire ((_dto i 1 i 0)))))
		(_sig (_int fixed_burst ~[1:0]wire~ 0 8884 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int fixed_prot ~[2:0]wire~ 0 8885 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[3:0]wire~ 0 8886 (_array ~wire ((_dto i 3 i 0)))))
		(_sig (_int fixed_cache ~[3:0]wire~ 0 8886 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[7:0]wire~ 0 8887 (_array ~wire ((_dto i 7 i 0)))))
		(_sig (_int fixed_user ~[7:0]wire~ 0 8887 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int fixed_size ~[2:0]wire~ 0 8888 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int fixed_qos ~[3:0]wire~ 0 8889 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmdram_mr_regslice_idin ~[9:0]wire~ 0 8931 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmdram_mw_regslice_idin ~[9:0]wire~ 0 8933 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int \1 \ ~wire -1 8914 (_int (_uni)))(_net)(_flags2))
		(_type (_int ~[2:0]reg~ 0 0 (_array ~reg ((_dto i 2 i 0)))))
		(_sig (_int \3 \ ~[2:0]reg~ -1 0 (_int (_uni(_cnst \3'b0\))))(_reg)(_flags2))
		(_type (_int ~[3:0]reg~ 0 0 (_array ~reg ((_dto i 3 i 0)))))
		(_sig (_int \4 \ ~[3:0]reg~ -1 0 (_int (_uni(_cnst \4'b0\))))(_reg)(_flags2))
		(_sig (_int \6 \ ~[3:0]reg~ -1 0 (_int (_uni(_cnst \4'b01\))))(_reg)(_flags2))
		(_sig (_int \7 \ ~[3:0]reg~ -1 0 (_int (_uni(_cnst \4'b0\))))(_reg)(_flags2))
		(_sig (_int \8 \ ~[127:0]wire~ -1 8920 (_int (_uni)))(_net) (_replicated)(_flags2))
		(_sig (_int \10 \ ~[2:0]reg~ -1 0 (_int (_uni(_cnst \3'b0\))))(_reg)(_flags2))
		(_sig (_int \11 \ ~[3:0]reg~ -1 0 (_int (_uni(_cnst \4'b0\))))(_reg)(_flags2))
		(_sig (_int \13 \ ~[3:0]reg~ -1 0 (_int (_uni(_cnst \4'b0\))))(_reg)(_flags2))
		(_sig (_int \14 \ ~[3:0]reg~ -1 0 (_int (_uni(_cnst \4'b0\))))(_reg)(_flags2))
		(_sig (_int \15 \ ~wire -1 8954 (_int (_uni)))(_net)(_flags2))
		(_sig (_int \16 \ ~wire -1 8977 (_int (_uni)))(_net)(_flags2))
		(_sig (_virtual \12 \ 0 8925 (_uni ((47)(7(d_7_0))(48)))))
		(_sig (_virtual \9 \ 0 8924 (_uni ((45)(11(d_12_4))(46)))))
		(_sig (_virtual \5 \ 0 8919 (_uni ((42)(14(d_7_0))(43)))))
		(_sig (_virtual \2 \ 0 8918 (_uni ((40)(3(d_12_4))(41)))))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#8914,8954,8977_0@ (_arch 0 0 8914 (_prcs 0(_ass)(_alias ((\1 \)(rst_l)(\15 \)(rst_l)(\16 \)(rst_l)))(_simple)(_trgt(39)(49)(50))(_sens(1))
			)))
			(@INTERNAL#8920_1@ (_int 1 0 8920 (_prcs 1(_ass)(_simple)(_trgt(44))(_sens(9))
			)))
			(@ASSIGN#8841_2@ (_arch 2 0 8841 (_prcs 4(_ass)(_simple)(_trgt(22))(_sens(5))
			)))
			(@ASSIGN#8842_3@ (_arch 3 0 8842 (_prcs 5(_ass)(_simple)(_trgt(23))(_sens(6))
			)))
			(@ASSIGN#8845_4@ (_arch 4 0 8845 (_prcs 6(_ass)(_simple)(_trgt(25))(_sens(4)(22(d_7_0))(3(d_12_4)))
			)))
			(@ASSIGN#8849_5@ (_arch 5 0 8849 (_prcs 7(_ass)(_simple)(_trgt(26))(_sens(4)(23(d_7_0))(8(d_12_4)))
			)))
			(@ASSIGN#8883,8884,8885,8886,8887,8889_6@ (_arch 6 0 8883 (_prcs 8(_ass)(_simple)(_trgt(30)(31)(32)(33)(34)(36))
			)))
			(@ASSIGN#8888_7@ (_arch 7 0 8888 (_prcs 13(_ass)(_simple)(_trgt(35))(_sens(29))
			)))
			(@ASSIGN#8931_8@ (_arch 8 0 8931 (_prcs 15(_ass)(_simple)(_trgt(37))(_sens(12(0))(7(d_7_0)))
			)))
			(@ASSIGN#8933_9@ (_arch 9 0 8933 (_prcs 16(_ass)(_simple)(_trgt(38))(_sens(13(0))(4)(14(d_7_0)))
			)))
			(@INTERNAL#0_10@ (_int 10 0 0 0 (_prcs 17 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate CMDRAM_FULLAXI 0 8854 (_vif  (_code 27))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#8855_11@ (_arch 11 0 8855 (_prcs 0(_ass)(_simple)(_trgt(24))(_sens(27))
	  		)))
	  		(@ASSIGN#8856_12@ (_arch 12 0 8856 (_prcs 1(_ass)(_alias ((cmd_out_mr_i)(cmd_out_mr_raw)))(_simple)(_trgt(15))(_sens(28))
	  		)))
	  		(@INTERNAL#0_13@ (_int 13 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate CMDWRAP_SISE32 0 8863 (_vif  (_code 28))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#8864_14@ (_arch 14 0 8864 (_prcs 0(_ass)(_simple)(_trgt(29))
	  		)))
	  		(@INTERNAL#0_15@ (_int 15 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate CMDWRAP_SISE64 0 8867 (_vif  (_code 29))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#8868_16@ (_arch 16 0 8868 (_prcs 0(_ass)(_simple)(_trgt(29))
	  		)))
	  		(@INTERNAL#0_17@ (_int 17 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate CMDWRAP_SISE128 0 8871 (_vif  (_code 30))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#8872_18@ (_arch 18 0 8872 (_prcs 0(_ass)(_simple)(_trgt(29))
	  		)))
	  		(@INTERNAL#0_19@ (_int 19 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate CMDWRAP_SISE256 0 8875 (_vif  (_code 31))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#8876_20@ (_arch 20 0 8876 (_prcs 0(_ass)(_simple)(_trgt(29))
	  		)))
	  		(@INTERNAL#0_21@ (_int 21 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate CMDWRAP_SISE512 0 8879 (_vif  (_code 32))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#8880_22@ (_arch 22 0 8880 (_prcs 0(_ass)(_simple)(_trgt(29))
	  		)))
	  		(@INTERNAL#0_23@ (_int 23 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate CMDRAM_BASICAXI 0 8890 (_vif  (_code 33))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#8896_24@ (_arch 24 0 8896 (_prcs 0(_ass)(_simple)(_trgt(24))(_sens(27(127))(36)(34)(33)(27(d_99_56))(32)(27(d_52_47))(35)(31)(27(41))(30)(27(d_39_32))(27(d_31_0)))
	  		)))
	  		(@ASSIGN#8902_25@ (_arch 25 0 8902 (_prcs 1(_ass)(_simple)(_trgt(15))(_sens(28(127))(36)(34)(33)(28(d_99_56))(32)(28(d_52_47))(35)(31)(28(41))(30)(28(d_39_32))(28(d_31_0)))
	  		)))
	  		(@INTERNAL#0_26@ (_int 26 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_inst Cmdram 0 8906 (_ent . axi_traffic_gen_v2_0_21_cmdram)
		(_gen
			((C_FAMILY) (C_FAMILY))
			((C_INITRAM_0) (C_RAMINIT_CMDRAM0_F))
			((C_INITRAM_1) (C_RAMINIT_CMDRAM1_F))
			((C_INITRAM_2) (C_RAMINIT_CMDRAM2_F))
			((C_INITRAM_3) (C_RAMINIT_CMDRAM3_F))
		)
		(_port
			((reset) (\1 \))
			((clk_a) (Clk))
			((we_a) (cmdram_we))
			((active) (reg0_m_enable_ff))
			((addr_a_idle) (\2 \))
			((addr_a_active) (\5 \))
			((wr_data_a) (\8 \))
			((rd_data_a) (cmd_out_mw_raw))
			((clk_b) (Clk))
			((addr_b_idle_latch) (arfifo_valid))
			((addr_b_idle) (\9 \))
			((addr_b_active) (\12 \))
			((rd_data_b) (cmd_out_mr_raw))
		)
	)
	(_inst cmdram_regslice_r 0 8936 (_ent . axi_traffic_gen_v2_0_21_regslice)
		(_gen
			((DWIDTH) (_cnst \128\))
			((IDWIDTH) (_cnst \10\))
			((DATADEPTH) (_cnst \2\))
			((IDDEPTH) (_code  34))
		)
		(_port
			((din) (cmd_out_mr_i))
			((dout) (cmd_out_mr_regslice_ff))
			((dout_early) (cmd_out_mr_regslice))
			((idin) (cmdram_mr_regslice_idin))
			((idout) (_open))
			((id_stable) (cmdram_mr_regslice_id_stable))
			((id_stable_ff) (_open))
			((data_stable) (_open))
			((clk) (Clk))
			((reset) (\15 \))
		)
	)
	(_inst cmdram_regslice_w 0 8959 (_ent . axi_traffic_gen_v2_0_21_regslice)
		(_gen
			((DWIDTH) (_cnst \128\))
			((IDWIDTH) (_cnst \10\))
			((DATADEPTH) (_cnst \2\))
			((IDDEPTH) (_code  35))
		)
		(_port
			((din) (cmd_out_mw_i))
			((dout) (cmd_out_mw_regslice_ff))
			((dout_early) (cmd_out_mw_regslice))
			((idin) (cmdram_mw_regslice_idin))
			((idout) (_open))
			((id_stable) (cmdram_mw_regslice_id_stable))
			((id_stable_ff) (_open))
			((data_stable) (_open))
			((clk) (Clk))
			((reset) (\16 \))
		)
	)
	(_model . axi_traffic_gen_v2_0_21_cmdram_wrap 36 -1)

)
V 000078 55 17411         1580965269822 axi_traffic_gen_v2_0_21_static_regblk
(_unit VERILOG 6.3579.6.768 (axi_traffic_gen_v2_0_21_static_regblk 0 9042(axi_traffic_gen_v2_0_21_static_regblk 0 9042))
	(_version vde)
	(_time 1580965269037 2020.02.05 23:01:09)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 63))
	(_code f6f5f1a7f8a1abe3f5f4e2ada5f0f7f0f0f0f0f0ff)
	(_ent
		(_time 1580965269037)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 9044 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_S_AXI_DATA_WIDTH ~vector~0 0 9044 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~1 0 9045 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC_LENGTH ~vector~1 0 9045 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~2 0 9047 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_S_AXI_ID_WIDTH ~vector~2 0 9047 \1\ (_ent -1 (_cnst \1\))))
		(_port (_int Clk ~wire 0 9048 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int rst_l ~wire 0 9049 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int core_global_start ~wire 0 9050 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int core_global_stop ~wire 0 9051 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 9052 (_array ~wire ((_range  63)))))
		(_port (_int awid_s ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 9052 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[31:0]wire~ 0 9053 (_array ~wire ((_dto i 31 i 0)))))
		(_port (_int awaddr_s ~[31:0]wire~ 0 9053 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int awvalid_s ~wire 0 9054 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int awready_s ~wire 0 9055 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int wlast_s ~wire 0 9056 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 9057 (_array ~wire ((_range  64)))))
		(_port (_int wdata_s ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 9057 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXI_DATA_WIDTH/8-1:0]wire~ 0 9058 (_array ~wire ((_range  65)))))
		(_port (_int wstrb_s ~[C_S_AXI_DATA_WIDTH/8-1:0]wire~ 0 9058 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int wvalid_s ~wire 0 9059 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int wready_s ~wire 0 9060 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int bid_s ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 9061 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[1:0]wire~ 0 9062 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int bresp_s ~[1:0]wire~ 0 9062 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int bvalid_s ~wire 0 9063 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int bready_s ~wire 0 9064 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int arid_s ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 9066 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int araddr_s ~[31:0]wire~ 0 9067 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int arvalid_s ~wire 0 9068 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int arready_s ~wire 0 9069 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int rid_s ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 9070 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int rlast_s ~wire 0 9071 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int rdata_s ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 9072 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int rresp_s ~[1:0]wire~ 0 9073 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int rvalid_s ~wire 0 9074 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int rready_s ~wire 0 9075 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reg0_m_enable_ff ~reg 0 9077 (_arch (_out)))(_reg)(_flags1))
		(_port (_int static_ctl_en ~wire 0 9078 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int reg1_done ~wire 0 9079 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reset_reg1_done ~wire 0 9080 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int reset_reg1_en ~wire 0 9081 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int static_ctl_en_pulse ~wire 0 9082 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int static_mw_tran_cnt ~[31:0]wire~ 0 9083 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int static_mr_tran_cnt ~[31:0]wire~ 0 9084 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[7:0]wire~ 0 9085 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int static_len ~[7:0]wire~ 0 9085 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int reg5_glbcnt ~[31:0]wire~ 0 9086 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int reg0_m_enable_3ff ~reg 0 9087 (_arch (_out)))(_reg)(_flags2))
		(_port (_int reg2_length_req ~reg 0 9088 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[31:0]reg~ 0 9091 (_array ~reg ((_dto i 31 i 0)))))
		(_sig (_int rd_out_ff ~[31:0]reg~ 0 9091 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int wdatabus_ff ~[31:0]reg~ 0 9092 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int araddrbus_ff ~[31:0]reg~ 0 9093 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int awaddrbus_ff ~[31:0]reg~ 0 9093 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[C_S_AXI_ID_WIDTH-1:0]reg~ 0 9094 (_array ~reg ((_range  66)))))
		(_sig (_int awid_ff ~[C_S_AXI_ID_WIDTH-1:0]reg~ 0 9094 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int arid_ff ~[C_S_AXI_ID_WIDTH-1:0]reg~ 0 9094 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int slv_rbusy_ff ~reg 0 9095 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int slv_wbusy_ff ~reg 0 9095 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int slv_aw_valid_ff ~reg 0 9096 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int slv_w_valid_ff ~reg 0 9096 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int slv_aw_valid ~wire 0 9098 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_awi_valid ~wire 0 9099 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int araddrbus ~[31:0]wire~ 0 9100 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int awaddrbus ~[31:0]wire~ 0 9101 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int arid ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 9102 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int awid ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 9104 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int wdatabus ~[31:0]wire~ 0 9106 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int slv_arready_ff ~reg 0 9116 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int slv_awready_ff ~reg 0 9116 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int slv_wready_ff ~reg 0 9116 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int slv_bvalid_ff ~reg 0 9117 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int slv_rvalid_ff ~reg 0 9117 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int slv_wr_req_ff ~reg 0 9118 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int slv_rd_req ~wire 0 9121 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_w_valid ~wire 0 9125 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_wr_req ~wire 0 9127 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_rdone ~wire 0 9129 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_wdone ~wire 0 9130 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_rstart ~wire 0 9132 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_wstart ~wire 0 9133 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_rbusy ~wire 0 9135 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_wbusy ~wire 0 9136 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_arready ~wire 0 9138 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int slv_awready ~wire 0 9139 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int slv_wready ~wire 0 9140 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int static_wr_reg_sel ~wire 0 9144 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slvr_reg_dec ~[7:0]wire~ 0 9145 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slvw_reg_dec ~[7:0]wire~ 0 9146 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_reg_wr ~[7:0]wire~ 0 9147 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_bvalid ~wire 0 9149 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int slv_rvalid ~wire 0 9150 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg1_ctl ~[31:0]wire~ 0 9180 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg1_ctl_ff ~[31:0]reg~ 0 9181 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int reg2_config ~[31:0]wire~ 0 9182 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg2_config_ff ~[31:0]reg~ 0 9183 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int reg3_rdcnt ~[31:0]wire~ 0 9184 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg3_rdcnt_ff ~[31:0]reg~ 0 9185 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int reg4_wrcnt ~[31:0]wire~ 0 9186 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg4_wrcnt_ff ~[31:0]reg~ 0 9187 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int reg5_glbcnt_ff ~[31:0]reg~ 0 9188 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int reg1_rd_value ~[31:0]wire~ 0 9193 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg2_rd_value ~[31:0]wire~ 0 9195 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg3_rd_value ~[31:0]wire~ 0 9196 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg4_rd_value ~[31:0]wire~ 0 9197 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg5_rd_value ~[31:0]wire~ 0 9198 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg_early_out ~[31:0]wire~ 0 9199 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rd_out ~[31:0]wire~ 0 9206 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int global_start_p0 ~wire 0 9215 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int global_start_p1 ~reg 0 9216 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int global_start_pulse ~wire 0 9217 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int global_stop_pulse ~wire 0 9218 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int global_start_1ff ~reg 0 9219 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int global_stop_1ff ~reg 0 9220 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int static_ctl_en_1ff ~reg 0 9233 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int set_reg1_en ~wire 0 9234 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int static_ctl_done ~wire 0 9245 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wr1clr_done ~wire 0 9248 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg0_m_enable_2ff ~reg 0 9259 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int reg0_m_enable_3 ~wire 0 9260 (_arch (_uni)))(_net)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#9100_0@ (_arch 0 0 9100 (_prcs 0(_ass)(_simple)(_trgt(51))(_sens(18))
			)))
			(@ASSIGN#9101_1@ (_arch 1 0 9101 (_prcs 1(_ass)(_simple)(_trgt(52))(_sens(47)(42)(5))
			)))
			(@ASSIGN#9102_2@ (_arch 2 0 9102 (_prcs 2(_ass)(_simple)(_trgt(53))(_sens(45)(44(_range 67))(17(_range 68)))
			)))
			(@ASSIGN#9104_3@ (_arch 3 0 9104 (_prcs 3(_ass)(_simple)(_trgt(54))(_sens(50)(4(_range 69))(43(_range 70)))
			)))
			(@ASSIGN#9106_4@ (_arch 4 0 9106 (_prcs 4(_ass)(_simple)(_trgt(55))(_sens(48)(40)(9(d_31_0)))
			)))
			(@ALWAYS#9108_5@ (_arch 5 0 9108 (_prcs 5(_trgt(40)(41)(42)(43(_range 70))(44(_range 67)))(_read(1)(55)(51)(52)(54(_range 71))(53(_range 72)))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#9121_6@ (_arch 6 0 9121 (_prcs 6(_ass)(_simple)(_trgt(62))(_sens(19)(56))
			)))
			(@ASSIGN#9122_7@ (_arch 7 0 9122 (_prcs 7(_ass)(_simple)(_trgt(50))(_sens(6)(57))
			)))
			(@ASSIGN#9124_8@ (_arch 8 0 9124 (_prcs 8(_ass)(_simple)(_trgt(49))(_sens(6)(57)(47)(46))
			)))
			(@ASSIGN#9125_9@ (_arch 9 0 9125 (_prcs 9(_ass)(_simple)(_trgt(63))(_sens(11)(58)(48)(46))
			)))
			(@ASSIGN#9127_10@ (_arch 10 0 9127 (_prcs 10(_ass)(_simple)(_trgt(64))(_sens(49)(63))
			)))
			(@ASSIGN#9129_11@ (_arch 11 0 9129 (_prcs 11(_ass)(_simple)(_trgt(65))(_sens(26)(60)(45))
			)))
			(@ASSIGN#9130_12@ (_arch 12 0 9130 (_prcs 12(_ass)(_simple)(_trgt(66))(_sens(16)(59)(46))
			)))
			(@ASSIGN#9132_13@ (_arch 13 0 9132 (_prcs 13(_ass)(_simple)(_trgt(67))(_sens(45)(62))
			)))
			(@ASSIGN#9133_14@ (_arch 14 0 9133 (_prcs 14(_ass)(_simple)(_trgt(68))(_sens(46)(64))
			)))
			(@ASSIGN#9135_15@ (_arch 15 0 9135 (_prcs 15(_ass)(_simple)(_trgt(69))(_sens(65)(67)(45))
			)))
			(@ASSIGN#9136_16@ (_arch 16 0 9136 (_prcs 16(_ass)(_simple)(_trgt(70))(_sens(66)(68)(46))
			)))
			(@ASSIGN#9138,9150_17@ (_arch 17 0 9138 (_prcs 17(_ass)(_simple)(_trgt(71)(79))(_sens(69))
			)))
			(@ASSIGN#9139_18@ (_arch 18 0 9139 (_prcs 18(_ass)(_simple)(_trgt(72))(_sens(49))
			)))
			(@ASSIGN#9140_19@ (_arch 19 0 9140 (_prcs 19(_ass)(_simple)(_trgt(73))(_sens(63))
			)))
			(@ASSIGN#9144_20@ (_arch 20 0 9144 (_prcs 20(_ass)(_simple)(_trgt(74))(_sens(42(d_11_5)))
			)))
			(@ASSIGN#9145_21@ (_arch 21 0 9145 (_prcs 21(_ass)(_simple)(_trgt(75))(_sens(51(d_4_2)))
			)))
			(@ASSIGN#9146_22@ (_arch 22 0 9146 (_prcs 22(_ass)(_simple)(_trgt(76))(_sens(74)(42(d_4_2)))
			)))
			(@ASSIGN#9147_23@ (_arch 23 0 9147 (_prcs 23(_ass)(_simple)(_trgt(77))(_sens(61)(76))
			)))
			(@ASSIGN#9149_24@ (_arch 24 0 9149 (_prcs 24(_ass)(_simple)(_trgt(78))(_sens(70))
			)))
			(@ALWAYS#9152_25@ (_arch 25 0 9152 (_prcs 26(_trgt(46)(45)(47)(48)(57)(58)(56)(59)(60)(61))(_read(1)(70)(69)(49)(63)(72)(73)(71)(78)(79)(64))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#9165_26@ (_arch 26 0 9165 (_prcs 27(_ass)(_alias ((awready_s)(slv_awready_ff)))(_simple)(_trgt(7))(_sens(57))
			)))
			(@ASSIGN#9166_27@ (_arch 27 0 9166 (_prcs 28(_ass)(_alias ((wready_s)(slv_wready_ff)))(_simple)(_trgt(12))(_sens(58))
			)))
			(@ASSIGN#9168_28@ (_arch 28 0 9168 (_prcs 29(_ass)(_simple)(_trgt(13(_range 73)))(_sens(59)(43(_range 70)))
			)))
			(@ASSIGN#9169,9174,9177_29@ (_arch 29 0 9169 (_prcs 30(_ass)(_simple)(_trgt(14)(22)(24))
			)))
			(@ASSIGN#9170_30@ (_arch 30 0 9170 (_prcs 31(_ass)(_alias ((bvalid_s)(slv_bvalid_ff)))(_simple)(_trgt(15))(_sens(59))
			)))
			(@ASSIGN#9171_31@ (_arch 31 0 9171 (_prcs 32(_ass)(_alias ((arready_s)(slv_arready_ff)))(_simple)(_trgt(20))(_sens(56))
			)))
			(@ASSIGN#9173_32@ (_arch 32 0 9173 (_prcs 33(_ass)(_simple)(_trgt(21(_range 74)))(_sens(60)(44(_range 67)))
			)))
			(@ASSIGN#9176_33@ (_arch 33 0 9176 (_prcs 35(_ass)(_simple)(_trgt(23(_range 75)))(_sens(60)(39))
			)))
			(@ASSIGN#9178_34@ (_arch 34 0 9178 (_prcs 37(_ass)(_alias ((rvalid_s)(slv_rvalid_ff)))(_simple)(_trgt(25))(_sens(60))
			)))
			(@ALWAYS#9189_35@ (_arch 35 0 9189 (_prcs 38(_trgt(81)(83))(_read(1)(80)(82))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#9193_36@ (_arch 36 0 9193 (_prcs 39(_ass)(_simple)(_trgt(89))(_sens(81(d_23_0)))
			)))
			(@ASSIGN#9195_37@ (_arch 37 0 9195 (_prcs 40(_ass)(_simple)(_trgt(90))(_sens(83))
			)))
			(@ASSIGN#9196_38@ (_arch 38 0 9196 (_prcs 41(_ass)(_simple)(_trgt(91))(_sens(84))
			)))
			(@ASSIGN#9197_39@ (_arch 39 0 9197 (_prcs 42(_ass)(_simple)(_trgt(92))(_sens(86))
			)))
			(@ASSIGN#9198_40@ (_arch 40 0 9198 (_prcs 43(_ass)(_simple)(_trgt(93))(_sens(36))
			)))
			(@ASSIGN#9199_41@ (_arch 41 0 9199 (_prcs 44(_ass)(_simple)(_trgt(94))(_sens(75(0))(89)(75(1))(90)(75(2))(91)(75(3))(92)(75(4))(93))
			)))
			(@ASSIGN#9206_42@ (_arch 42 0 9206 (_prcs 45(_ass)(_simple)(_trgt(95))(_sens(67)(94)(39))
			)))
			(@ALWAYS#9207_43@ (_arch 43 0 9207 (_prcs 46(_trgt(39))(_read(95))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ALWAYS#9221_44@ (_arch 44 0 9221 (_prcs 47(_trgt(100)(101)(97))(_read(1)(2)(3)(96))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#9226_45@ (_arch 45 0 9226 (_prcs 48(_ass)(_simple)(_trgt(96))(_sens(100)(2))
			)))
			(@ASSIGN#9227_46@ (_arch 46 0 9227 (_prcs 49(_ass)(_simple)(_trgt(98))(_sens(96)(97))
			)))
			(@ASSIGN#9228_47@ (_arch 47 0 9228 (_prcs 50(_ass)(_simple)(_trgt(99))(_sens(101)(3))
			)))
			(@ASSIGN#9237_48@ (_arch 48 0 9237 (_prcs 51(_ass)(_alias ((reset_reg1_done)(slv_reg_wr(0))(wdatabus_ff(0))(wdatabus_ff(1))))(_simple)(_trgt(30))(_sens(77(0))(40(0))(40(1)))
			)))
			(@ASSIGN#9242_49@ (_arch 49 0 9242 (_prcs 52(_ass)(_simple)(_trgt(103))(_sens(77(0))(40(0))(98))
			)))
			(@ASSIGN#9243_50@ (_arch 50 0 9243 (_prcs 53(_ass)(_alias ((reset_reg1_en)(slv_reg_wr(0))(wdatabus_ff(0))(global_stop_pulse)))(_simple)(_trgt(31))(_sens(77(0))(40(0))(99))
			)))
			(@ASSIGN#9246_51@ (_arch 51 0 9246 (_prcs 54(_ass)(_simple)(_trgt(104))(_sens(29))
			)))
			(@ASSIGN#9249_52@ (_arch 52 0 9249 (_prcs 55(_ass)(_simple)(_trgt(105))(_sens(40(1))(40(0))(81(1)))
			)))
			(@ASSIGN#9252_53@ (_arch 53 0 9252 (_prcs 56(_ass)(_simple)(_trgt(80))(_sens(77(0))(40(d_31_2))(105)(40(0))(81(d_31_2))(104)(28))
			)))
			(@ASSIGN#9253_54@ (_arch 54 0 9253 (_prcs 57(_ass)(_simple)(_trgt(82))(_sens(77(1))(40)(83))
			)))
			(@ASSIGN#9254_55@ (_arch 55 0 9254 (_prcs 58(_ass)(_simple)(_trgt(84))(_sens(34))
			)))
			(@ASSIGN#9255_56@ (_arch 56 0 9255 (_prcs 59(_ass)(_simple)(_trgt(86))(_sens(33))
			)))
			(@ASSIGN#9256_57@ (_arch 57 0 9256 (_prcs 60(_ass)(_simple)(_trgt(28))(_sens(103)(29)(31)(102))
			)))
			(@ASSIGN#9257_58@ (_arch 58 0 9257 (_prcs 61(_ass)(_alias ((static_len)(reg2_config_ff(d_7_0))))(_simple)(_trgt(35))(_sens(83(d_7_0)))
			)))
			(@ASSIGN#9260_59@ (_arch 59 0 9260 (_prcs 62(_ass)(_simple)(_trgt(107))(_sens(27)(106))
			)))
			(@ALWAYS#9261_60@ (_arch 60 0 9261 (_prcs 63(_trgt(27)(106)(37)(102)(38))(_read(0)(1)(80(0))(27)(107)(28)(77(1)))
				(_need_init)
			)))
			(@ASSIGN#9268_61@ (_arch 61 0 9268 (_prcs 64(_ass)(_alias ((static_ctl_en_pulse)(static_ctl_en_1ff)(static_ctl_en)))(_simple)(_trgt(32))(_sens(102)(28))
			)))
			(@INTERNAL#0_62@ (_int 62 0 0 0 (_prcs 65 (_virtual))))
		)
	)
	
	
	(_model . axi_traffic_gen_v2_0_21_static_regblk 79 -1)

)
V 000078 55 6552          1580965269824 axi_traffic_gen_v2_0_21_static_cmdgen
(_unit VERILOG 6.3579.6.768 (axi_traffic_gen_v2_0_21_static_cmdgen 0 9329(axi_traffic_gen_v2_0_21_static_cmdgen 0 9329))
	(_version vde)
	(_time 1580965269037 2020.02.05 23:01:09)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 22))
	(_code 0605000108515b135601125d55000700000000000f)
	(_ent
		(_time 1580965269037)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 9331 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC_ADDRESS ~vector~0 0 9331 \32'h12A0_0000\ (_ent -1 (_cnst \32'h12A0_0000\))))
		(_type (_int ~vector~1 0 9332 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_DATA_WIDTH ~vector~1 0 9332 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~2 0 9333 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_MIF_ADDR_BITS ~vector~2 0 9333 \4\ (_ent -1 (_cnst \4\))))
		(_type (_int ~vector~3 0 9334 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC_LENGTH ~vector~3 0 9334 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~4 0 9335 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_INIT ~vector~4 0 9335 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~5 0 9337 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_TEST ~vector~5 0 9337 \0\ (_ent -1 (_cnst \0\))))
		(_port (_int Clk ~wire 0 9338 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_port (_int rst_l ~wire 0 9339 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int static_ctl_en ~wire 0 9341 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[7:0]wire~ 0 9342 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int static_len ~[7:0]wire~ 0 9342 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[9:0]wire~ 0 9343 (_array ~wire ((_dto i 9 i 0)))))
		(_port (_int rom_addr_ptr_ff ~[9:0]wire~ 0 9343 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[31:0]wire~ 0 9344 (_array ~wire ((_dto i 31 i 0)))))
		(_port (_int rom_addr ~[31:0]wire~ 0 9344 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rom_data ~[31:0]wire~ 0 9345 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[127:0]wire~ 0 9346 (_array ~wire ((_dto i 127 i 0)))))
		(_port (_int cmd_out_mw ~[127:0]wire~ 0 9346 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 9347 (_array ~wire ((_range  31)))))
		(_port (_int cmd_data ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 9347 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int cmd_out_mr ~[127:0]wire~ 0 9348 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[2:0]wire~ 0 9352 (_array ~wire ((_dto i 2 i 0)))))
		(_sig (_int size ~[2:0]wire~ 0 9352 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[5:0]wire~ 0 9374 (_array ~wire ((_dto i 5 i 0)))))
		(_sig (_int id ~[5:0]wire~ 0 9374 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[1:0]wire~ 0 9375 (_array ~wire ((_dto i 1 i 0)))))
		(_sig (_int burst ~[1:0]wire~ 0 9375 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[7:0]reg~ 0 9376 (_array ~reg ((_dto i 7 i 0)))))
		(_sig (_int len ~[7:0]reg~ 0 9376 (_arch (_uni(_cnst \8'h0\))))(_reg)(_flags1))
		(_sig (_int system_init_en ~wire 0 9405 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int system_init_cnt_en ~wire 0 9406 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int system_init_cmd_en ~wire 0 9407 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#9374,9375_0@ (_arch 0 0 9374 (_prcs 0(_ass)(_simple)(_trgt(11)(12))
			)))
			(@ALWAYS#9377_1@ (_arch 1 0 9377 (_prcs 2(_trgt(13))(_read(1)(3))(_sens(0))(_dssslclk(0))(_edge 35)
				(_need_init)
			)))
			(@ASSIGN#9409_2@ (_arch 2 0 9409 (_prcs 3(_ass)(_simple)(_trgt(15))(_sens(4(_index 32)))
			)))
			(@ASSIGN#9412_3@ (_arch 3 0 9412 (_prcs 4(_ass)(_simple)(_trgt(16))(_sens(5))
			)))
			(@ASSIGN#9413_4@ (_arch 4 0 9413 (_prcs 5(_ass)(_simple)(_trgt(14))(_sens(15)(16))
			)))
			(@INTERNAL#0_5@ (_int 5 0 0 0 (_prcs 6 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate M_SISE32 0 9353 (_vif  (_code 24))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#9354_6@ (_arch 6 0 9354 (_prcs 0(_ass)(_simple)(_trgt(10))
	  		)))
	  		(@INTERNAL#0_7@ (_int 7 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate M_SISE64 0 9357 (_vif  (_code 25))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#9358_8@ (_arch 8 0 9358 (_prcs 0(_ass)(_simple)(_trgt(10))
	  		)))
	  		(@INTERNAL#0_9@ (_int 9 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate M_SISE128 0 9361 (_vif  (_code 26))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#9362_10@ (_arch 10 0 9362 (_prcs 0(_ass)(_simple)(_trgt(10))
	  		)))
	  		(@INTERNAL#0_11@ (_int 11 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate M_SISE256 0 9365 (_vif  (_code 27))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#9366_12@ (_arch 12 0 9366 (_prcs 0(_ass)(_simple)(_trgt(10))
	  		)))
	  		(@INTERNAL#0_13@ (_int 13 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate M_SISE512 0 9369 (_vif  (_code 28))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#9370_14@ (_arch 14 0 9370 (_prcs 0(_ass)(_simple)(_trgt(10))
	  		)))
	  		(@INTERNAL#0_15@ (_int 15 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate STATIC_MODE_ON 0 9384 (_vif  (_code 29))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#9390,9396_16@ (_arch 16 0 9390 (_prcs 0(_ass)(_simple)(_trgt(7)(9))(_sens(2)(11)(10)(12)(13))
	  		)))
	  		(@ASSIGN#9402_17@ (_arch 17 0 9402 (_prcs 2(_ass)(_simple)(_trgt(8(_range 22)))
	  		)))
	  		(@INTERNAL#0_18@ (_int 18 0 0 0 (_prcs 3 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate SYSTEM_INIT_TEST_MODE_ON 0 9414 (_vif  (_code 30))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#9420_19@ (_arch 19 0 9420 (_prcs 0(_ass)(_simple)(_trgt(7))(_sens(14)(11)(10)(12)(5))
	  		)))
	  		(@ASSIGN#9421_20@ (_arch 20 0 9421 (_prcs 1(_ass)(_simple)(_trgt(8(_range 23)))(_sens(6))
	  		)))
	  		(@INTERNAL#0_21@ (_int 21 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_model . axi_traffic_gen_v2_0_21_static_cmdgen 35 -1)

)
V 000077 55 23784         1580965269826 axi_traffic_gen_v2_0_21_static_mrdwr
(_unit VERILOG 6.3579.6.768 (axi_traffic_gen_v2_0_21_static_mrdwr 0 9483(axi_traffic_gen_v2_0_21_static_mrdwr 0 9483))
	(_version vde)
	(_time 1580965269037 2020.02.05 23:01:09)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 65))
	(_code 0605000108515b1350035754145c5600000000000f0005)
	(_ent
		(_time 1580965269037)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 9485 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_THREAD_ID_WIDTH ~vector~0 0 9485 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~1 0 9486 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_AWUSER_WIDTH ~vector~1 0 9486 \8\ (_ent -1 (_cnst \8\))))
		(_type (_int ~vector~2 0 9487 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_ARUSER_WIDTH ~vector~2 0 9487 \8\ (_ent -1 (_cnst \8\))))
		(_type (_int ~vector~3 0 9488 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_ADDR_WIDTH ~vector~3 0 9488 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~4 0 9489 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC_RD_ADDRESS ~vector~4 0 9489 \32'h12A0_0000\ (_ent -1 (_cnst \32'h12A0_0000\))))
		(_type (_int ~vector~5 0 9490 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC_WR_ADDRESS ~vector~5 0 9490 \32'h13A0_0000\ (_ent -1 (_cnst \32'h13A0_0000\))))
		(_type (_int ~vector~6 0 9491 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC_WR_HIGH_ADDRESS ~vector~6 0 9491 \32'h12A0_0FFF\ (_ent -1 (_cnst \32'h12A0_0FFF\))))
		(_type (_int ~vector~7 0 9492 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC_RD_HIGH_ADDRESS ~vector~7 0 9492 \32'h13A0_0FFF\ (_ent -1 (_cnst \32'h13A0_0FFF\))))
		(_type (_int ~vector~8 0 9493 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC_INCR ~vector~8 0 9493 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~9 0 9494 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC_EN_READ ~vector~9 0 9494 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~10 0 9495 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC_EN_WRITE ~vector~10 0 9495 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~11 0 9496 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC_LENGTH ~vector~11 0 9496 \5\ (_ent -1 (_cnst \5\))))
		(_type (_int ~vector~12 0 9497 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC_RD_SELFTEST ~vector~12 0 9497 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~13 0 9498 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC_RD_PIPELINE ~vector~13 0 9498 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~14 0 9499 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC_WR_PIPELINE ~vector~14 0 9499 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~15 0 9500 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC_FREE_RUN ~vector~15 0 9500 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~16 0 9501 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC_TRANGAP ~vector~16 0 9501 \32'd255\ (_ent -1 (_cnst \32'd255\))))
		(_type (_int ~vector~17 0 9502 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_HLTP_MODE ~vector~17 0 9502 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~18 0 9504 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_DATA_WIDTH ~vector~18 0 9504 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~19 0 9570 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC_WR_HIGH_ADDRESS_C ~vector~19 0 9570 \C_ATG_STATIC_WR_HIGH_ADDRESS+'h1\ (_ent -1 (_code 86)))(_cnst l))
		(_type (_int ~vector~20 0 9571 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC_RD_HIGH_ADDRESS_C ~vector~20 0 9571 \C_ATG_STATIC_RD_HIGH_ADDRESS+'h1\ (_ent -1 (_code 87)))(_cnst l))
		(_port (_int Clk ~wire 0 9506 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int rst_l ~wire 0 9507 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[C_M_AXI_THREAD_ID_WIDTH-1:0]wire~ 0 9509 (_array ~wire ((_range  88)))))
		(_port (_int awid_m ~[C_M_AXI_THREAD_ID_WIDTH-1:0]wire~ 0 9509 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_M_AXI_ADDR_WIDTH-1:0]wire~ 0 9510 (_array ~wire ((_range  89)))))
		(_port (_int awaddr_m ~[C_M_AXI_ADDR_WIDTH-1:0]wire~ 0 9510 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[7:0]wire~ 0 9511 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int awlen_m ~[7:0]wire~ 0 9511 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[2:0]wire~ 0 9512 (_array ~wire ((_dto i 2 i 0)))))
		(_port (_int awsize_m ~[2:0]wire~ 0 9512 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[1:0]wire~ 0 9513 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int awburst_m ~[1:0]wire~ 0 9513 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[0:0]wire~ 0 9514 (_array ~wire ((_to i 0 i 0)))))
		(_port (_int awlock_m ~[0:0]wire~ 0 9514 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[3:0]wire~ 0 9515 (_array ~wire ((_dto i 3 i 0)))))
		(_port (_int awcache_m ~[3:0]wire~ 0 9515 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int awprot_m ~[2:0]wire~ 0 9516 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int awqos_m ~[3:0]wire~ 0 9517 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_M_AXI_AWUSER_WIDTH-1:0]wire~ 0 9518 (_array ~wire ((_range  90)))))
		(_port (_int awuser_m ~[C_M_AXI_AWUSER_WIDTH-1:0]wire~ 0 9518 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int awvalid_m ~wire 0 9519 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int awready_m ~wire 0 9520 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int wlast_m ~wire 0 9522 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 9523 (_array ~wire ((_range  91)))))
		(_port (_int wdata_m ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 9523 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 9524 (_array ~wire ((_range  92)))))
		(_port (_int wstrb_m ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 9524 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int wvalid_m ~wire 0 9525 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int wready_m ~wire 0 9526 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int bid_m ~[C_M_AXI_THREAD_ID_WIDTH-1:0]wire~ 0 9528 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int bresp_m ~[1:0]wire~ 0 9529 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int bvalid_m ~wire 0 9530 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int bready_m ~wire 0 9531 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int arid_m ~[C_M_AXI_THREAD_ID_WIDTH-1:0]wire~ 0 9535 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int araddr_m ~[C_M_AXI_ADDR_WIDTH-1:0]wire~ 0 9536 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int arlen_m ~[7:0]wire~ 0 9537 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int arsize_m ~[2:0]wire~ 0 9538 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int arburst_m ~[1:0]wire~ 0 9539 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int arlock_m ~[0:0]wire~ 0 9540 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int arcache_m ~[3:0]wire~ 0 9541 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int arprot_m ~[2:0]wire~ 0 9542 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int arqos_m ~[3:0]wire~ 0 9543 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_M_AXI_ARUSER_WIDTH-1:0]wire~ 0 9544 (_array ~wire ((_range  93)))))
		(_port (_int aruser_m ~[C_M_AXI_ARUSER_WIDTH-1:0]wire~ 0 9544 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int arvalid_m ~wire 0 9545 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int arready_m ~wire 0 9546 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rid_m ~[C_M_AXI_THREAD_ID_WIDTH-1:0]wire~ 0 9548 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int rlast_m ~wire 0 9549 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rdata_m ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 9550 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int rresp_m ~[1:0]wire~ 0 9551 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int rvalid_m ~wire 0 9552 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int rready_m ~wire 0 9553 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int reg1_st_enable ~wire 0 9556 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int reg1_done ~wire 0 9557 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int reset_reg1_done ~wire 0 9558 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int reset_reg1_en ~wire 0 9559 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int reg2_length ~[7:0]wire~ 0 9560 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int reg2_length_req ~wire 0 9561 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[31:0]wire~ 0 9562 (_array ~wire ((_dto i 31 i 0)))))
		(_port (_int reg3_rdcnt ~[31:0]wire~ 0 9562 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int reg4_wrcnt ~[31:0]wire~ 0 9563 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int reg5_glcnt ~[31:0]wire~ 0 9564 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int st_en_reg1 ~reg 0 9572 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int st_en_reg2 ~reg 0 9572 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int st_en_reg_edge ~wire 0 9573 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int st_dis_reg_edge ~wire 0 9574 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[7:0]reg~ 0 9575 (_array ~reg ((_dto i 7 i 0)))))
		(_sig (_int burst_len ~[7:0]reg~ 0 9575 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int st_mode_active ~reg 0 9576 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int done ~reg 0 9578 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[31:0]reg~ 0 9581 (_array ~reg ((_dto i 31 i 0)))))
		(_sig (_int glcnt_reg ~[31:0]reg~ 0 9581 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int glcnt_done ~wire 0 9582 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[8:0]wire~ 0 9594 (_array ~wire ((_dto i 8 i 0)))))
		(_sig (_int bl_addr_incr ~[8:0]wire~ 0 9594 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int stop_generation ~reg 0 9614 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int awvalid_m_reg ~reg 0 9635 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[C_M_AXI_ADDR_WIDTH-1:0]reg~ 0 9636 (_array ~reg ((_range  94)))))
		(_sig (_int awaddr_m_reg ~[C_M_AXI_ADDR_WIDTH-1:0]reg~ 0 9636 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int awaddr_m_reg_incr ~[C_M_AXI_ADDR_WIDTH-1:0]reg~ 0 9637 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[12:0]reg~ 0 9638 (_array ~reg ((_dto i 12 i 0)))))
		(_sig (_int cmdw_addrincr_ff ~[12:0]reg~ 0 9638 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int awaddr_nxt_chk ~[C_M_AXI_ADDR_WIDTH-1:0]reg~ 0 9639 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int awlen_m_reg ~[7:0]reg~ 0 9640 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int wlast_reg ~reg 0 9641 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[C_M_AXI_DATA_WIDTH-1:0]reg~ 0 9642 (_array ~reg ((_range  95)))))
		(_sig (_int wdata_m_reg ~[C_M_AXI_DATA_WIDTH-1:0]reg~ 0 9642 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int wvalid_m_reg ~reg 0 9643 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int wlast_cnt_reg ~[7:0]reg~ 0 9644 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int bready_m_reg ~reg 0 9645 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[2:0]reg~ 0 9646 (_array ~reg ((_dto i 2 i 0)))))
		(_sig (_int wr_addr_pipe ~[2:0]reg~ 0 9646 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int wr_addr_pend ~reg 0 9647 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int wr_data_queue ~[2:0]reg~ 0 9648 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int write_four_k ~[C_M_AXI_ADDR_WIDTH-1:0]reg~ 0 9649 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int param_incr_shift ~[3:0]wire~ 0 9666 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int arvalid_m_reg ~reg 0 9946 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int araddr_m_reg ~[C_M_AXI_ADDR_WIDTH-1:0]reg~ 0 9947 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int araddr_m_reg_incr ~[C_M_AXI_ADDR_WIDTH-1:0]reg~ 0 9948 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int araddr_nxt_chk ~[C_M_AXI_ADDR_WIDTH-1:0]reg~ 0 9949 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int cmdr_addrincr_ff ~[12:0]reg~ 0 9950 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int araddr_inc_reg ~[C_M_AXI_ADDR_WIDTH-1:0]reg~ 0 9951 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int arlen_m_reg ~[7:0]reg~ 0 9952 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int rlast_reg ~reg 0 9953 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int read_four_k ~[C_M_AXI_ADDR_WIDTH-1:0]reg~ 0 9954 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rlast_cnt_reg ~[7:0]reg~ 0 9956 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rready_m_reg ~reg 0 9957 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int rd_addr_pipe ~[2:0]reg~ 0 9959 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rd_addr_pend ~reg 0 9960 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[12:0]wire~ 0 9961 (_array ~wire ((_dto i 12 i 0)))))
		(_sig (_int cmdr_addrincr ~[12:0]wire~ 0 9961 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int rdcnt_reg ~[31:0]reg~ 0 10143 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int wrcnt_reg ~[31:0]reg~ 0 10144 (_arch (_uni)))(_reg)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#9580_0@ (_arch 0 0 9580 (_prcs 0(_ass)(_alias ((reg1_done)(done)))(_simple)(_trgt(42))(_sens(56))
			)))
			(@ASSIGN#9594,9666_1@ (_arch 1 0 9594 (_prcs 1(_ass)(_simple)(_trgt(59)(76))
			)))
			(@ALWAYS#9600,10160,10171,10183_2@ (_arch 2 0 9600 (_prcs 2(_trgt(50)(51)(91)(92)(57))(_read(0)(1)(41)(50)(52)(58)(91)(84)(39)(92)(67)(18)(43)(56)(57))
				(_need_init)
			)))
			(@ASSIGN#9612,9613_3@ (_arch 3 0 9612 (_prcs 3(_ass)(_simple)(_trgt(52)(53))(_sens(50)(51))
			)))
			(@ALWAYS#9615_4@ (_arch 4 0 9615 (_prcs 5(_trgt(60))(_read(1)(52)(43)(53))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ALWAYS#9625_5@ (_arch 5 0 9625 (_prcs 6(_trgt(54))(_read(1)(46)(45))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#9961_6@ (_arch 6 0 9961 (_prcs 8(_ass)(_simple)(_trgt(90))(_sens(54)(76))
			)))
			(@INTERNAL#0_7@ (_int 7 0 0 0 (_prcs 12 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate ATG_MODE_STATIC_DEBUG_ON_CNT_DONE 0 9583 (_vif  (_code 75))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#9584_8@ (_arch 8 0 9584 (_prcs 0(_ass)(_simple)(_trgt(58))(_sens(57))
	  		)))
	  		(@INTERNAL#0_9@ (_int 9 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_MODE_STATIC_DEBUG_OFF_CNT_DONE 0 9587 (_vif  (_code 76))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#9588_10@ (_arch 10 0 9588 (_prcs 0(_ass)(_simple)(_trgt(58))
	  		)))
	  		(@INTERNAL#0_11@ (_int 11 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_MODE_STATIC_WR_ON 0 9667 (_vif  (_code 77))
	  (_object
	  	(_type (_int ~[12:0]wire~ 0 9689 (_array ~wire ((_dto i 12 i 0)))))
	  	(_sig (_int cmdw_addrincr ~[12:0]wire~ 0 9689 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int launch_nxt_wtrn ~wire 0 9705 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int btrns_complete ~wire 0 9756 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int wtrns_complete ~wire 0 9757 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int bwtrns_complete ~wire 0 9758 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int launch_awaddr ~wire 0 9790 (_arch (_uni)))(_net)(_flags2))
	  	(_type (_int ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 9807 (_array ~wire ((_range  78)))))
	  	(_sig (_int test_data ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 9807 (_arch (_uni)))(_net)(_flags2))
	  	(_type (_int ~[31:0]reg~ 0 9886 (_array ~reg ((_dto i 31 i 0)))))
	  	(_sig (_int tran_gap_wcntr ~[31:0]reg~ 0 9886 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int awvalid_m_reg_ff ~reg 0 9887 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int awaddr_sampled ~wire 0 9888 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int awaddr_sampled_reg ~reg 0 9889 (_arch (_uni)))(_reg)(_flags1))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#9669_12@ (_arch 12 0 9669 (_prcs 0(_ass)(_simple)(_trgt(2(_range 65)))
	  		)))
	  		(@ASSIGN#9670_13@ (_arch 13 0 9670 (_prcs 1(_ass)(_simple)(_trgt(3))(_sens(62)(63))
	  		)))
	  		(@ASSIGN#9671_14@ (_arch 14 0 9671 (_prcs 2(_ass)(_alias ((awlen_m)(awlen_m_reg)))(_simple)(_trgt(4))(_sens(66))
	  		)))
	  		(@ASSIGN#9672,9673,9674,9676,9677,9681,9685,9817_15@ (_arch 15 0 9672 (_prcs 3(_ass)(_simple)(_trgt(9)(7)(8)(10)(6)(5)(16)(99))
	  		)))
	  		(@ASSIGN#9675_16@ (_arch 16 0 9675 (_prcs 6(_ass)(_simple)(_trgt(11(_range 66)))
	  		)))
	  		(@ASSIGN#9682_17@ (_arch 17 0 9682 (_prcs 10(_ass)(_alias ((awvalid_m)(awvalid_m_reg)))(_simple)(_trgt(12))(_sens(61))
	  		)))
	  		(@ASSIGN#9683_18@ (_arch 18 0 9683 (_prcs 11(_ass)(_alias ((wlast_m)(wlast_reg)))(_simple)(_trgt(14))(_sens(67))
	  		)))
	  		(@ASSIGN#9684_19@ (_arch 19 0 9684 (_prcs 12(_ass)(_simple)(_trgt(15))(_sens(68))
	  		)))
	  		(@ASSIGN#9686_20@ (_arch 20 0 9686 (_prcs 14(_ass)(_alias ((wvalid_m)(wvalid_m_reg)))(_simple)(_trgt(17))(_sens(69))
	  		)))
	  		(@ASSIGN#9687_21@ (_arch 21 0 9687 (_prcs 15(_ass)(_alias ((bready_m)(bready_m_reg)))(_simple)(_trgt(22))(_sens(71))
	  		)))
	  		(@ASSIGN#9689_22@ (_arch 22 0 9689 (_prcs 16(_ass)(_simple)(_trgt(93))(_sens(54)(76))
	  		)))
	  		(@ALWAYS#9691,9708,9763,9778,9792,9819,9844,9870,9892,9902_23@ (_arch 23 0 9691 (_prcs 17(_trgt(65)(64)(61)(62)(63)(66)(75)(72)(73)(74)(69)(68)(70)(67)(71)(101)(103)(100))(_read(0)(1)(93)(64)(52)(54)(61)(13)(63)(75)(72)(12)(50)(58)(94)(65)(97)(98)(96)(74)(69)(18)(67)(99(_range 67))(68)(17)(70)(21)(102)(100))
				(_need_init)
	  		)))
	  		(@ASSIGN#9759_24@ (_arch 24 0 9759 (_prcs 19(_ass)(_simple)(_trgt(95))(_sens(21)(22))
	  		)))
	  		(@ASSIGN#9761_25@ (_arch 25 0 9761 (_prcs 20(_ass)(_simple)(_trgt(97))(_sens(95)(96))
	  		)))
	  		(@ASSIGN#9791_26@ (_arch 26 0 9791 (_prcs 23(_ass)(_simple)(_trgt(96))(_sens(67)(17)(18))
	  		)))
	  		(@ASSIGN#9891_27@ (_arch 27 0 9891 (_prcs 29(_ass)(_simple)(_trgt(102))(_sens(12)(13))
	  		)))
	  		(@ASSIGN#9901_28@ (_arch 28 0 9901 (_prcs 31(_ass)(_simple)(_trgt(98))(_sens(61)(101)(103))
	  		)))
	  		(@ASSIGN#9913_29@ (_arch 29 0 9913 (_prcs 33(_ass)(_simple)(_trgt(94))(_sens(100))
	  		)))
	  		(@INTERNAL#0_30@ (_int 30 0 0 0 (_prcs 34 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_MODE_STATIC_WR_OFF 0 9918 (_vif  (_code 79))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#9920_31@ (_arch 31 0 9920 (_prcs 0(_ass)(_simple)(_trgt(2(_range 68)))
	  		)))
	  		(@ASSIGN#9921,9922,9923,9924,9925,9927,9928,9929,9930,9931,9932,9933,9934,9935_32@ (_arch 32 0 9921 (_prcs 1(_ass)(_simple)(_trgt(3)(4)(9)(7)(8)(10)(6)(5)(12)(14)(15)(16)(17)(22))
	  		)))
	  		(@ASSIGN#9926_33@ (_arch 33 0 9926 (_prcs 6(_ass)(_simple)(_trgt(11(_range 69)))
	  		)))
	  		(@ALWAYS#9936_34@ (_arch 34 0 9936 (_prcs 16(_trgt(72)(73))(_read(0))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_35@ (_int 35 0 0 0 (_prcs 17 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_MODE_STATIC_RD_ON 0 9963 (_vif  (_code 80))
	  (_object
	  	(_sig (_int launch_nxt_rtrn ~wire 0 9991 (_arch (_uni)))(_net)(_flags2))
	  	(_type (_int ~[31:0]reg~ 0 10087 (_array ~reg ((_dto i 31 i 0)))))
	  	(_sig (_int tran_gap_rcntr ~[31:0]reg~ 0 10087 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int arvalid_m_reg_ff ~reg 0 10088 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int araddr_sampled ~wire 0 10089 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int araddr_sampled_reg ~reg 0 10090 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int launch_araddr ~wire 0 10091 (_arch (_uni)))(_net)(_flags2))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#9965_36@ (_arch 36 0 9965 (_prcs 0(_ass)(_simple)(_trgt(23(_range 70)))
	  		)))
	  		(@ASSIGN#9966_37@ (_arch 37 0 9966 (_prcs 1(_ass)(_alias ((arlen_m)(arlen_m_reg)))(_simple)(_trgt(25))(_sens(83))
	  		)))
	  		(@ASSIGN#9967_38@ (_arch 38 0 9967 (_prcs 2(_ass)(_simple)(_trgt(24(_range 71)))(_sens(78)(79))
	  		)))
	  		(@ASSIGN#9968_39@ (_arch 39 0 9968 (_prcs 3(_ass)(_alias ((arvalid_m)(arvalid_m_reg)))(_simple)(_trgt(33))(_sens(77))
	  		)))
	  		(@ASSIGN#9969,9970,9971,9972,9974,9978_40@ (_arch 40 0 9969 (_prcs 4(_ass)(_simple)(_trgt(28)(27)(30)(29)(31)(26))
	  		)))
	  		(@ASSIGN#9973_41@ (_arch 41 0 9973 (_prcs 8(_ass)(_simple)(_trgt(32(_range 72)))
	  		)))
	  		(@ASSIGN#9979_42@ (_arch 42 0 9979 (_prcs 11(_ass)(_alias ((rready_m)(rready_m_reg)))(_simple)(_trgt(40))(_sens(87))
	  		)))
	  		(@ALWAYS#9980,9992,10039,10056,10069,10094,10104_43@ (_arch 43 0 9980 (_prcs 12(_trgt(80)(81)(77)(78)(79)(83)(85)(88)(89)(87)(106)(108)(105))(_read(0)(1)(90)(81)(52)(54)(77)(34)(79)(85)(88)(33)(50)(58)(104)(80)(84)(39)(40)(36)(60)(107)(109)(105))
				(_need_init)
	  		)))
	  		(@ALWAYS#10080_44@ (_arch 44 0 10080 (_prcs 17(_trgt(84))(_read)(_sens(36))
				(_need_init)
	  		)))
	  		(@ASSIGN#10093_45@ (_arch 45 0 10093 (_prcs 18(_ass)(_simple)(_trgt(107))(_sens(33)(34))
	  		)))
	  		(@ASSIGN#10103_46@ (_arch 46 0 10103 (_prcs 20(_ass)(_simple)(_trgt(109))(_sens(77)(106)(108))
	  		)))
	  		(@ASSIGN#10115_47@ (_arch 47 0 10115 (_prcs 22(_ass)(_simple)(_trgt(104))(_sens(105))
	  		)))
	  		(@INTERNAL#0_48@ (_int 48 0 0 0 (_prcs 23 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_MODE_STATIC_RD_OFF 0 10120 (_vif  (_code 81))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#10121_49@ (_arch 49 0 10121 (_prcs 0(_ass)(_simple)(_trgt(23(_range 73)))
	  		)))
	  		(@ASSIGN#10122,10124,10125,10126,10127,10128,10130,10131,10132_50@ (_arch 50 0 10122 (_prcs 1(_ass)(_simple)(_trgt(25)(33)(28)(27)(30)(29)(31)(26)(40))
	  		)))
	  		(@ASSIGN#10123_51@ (_arch 51 0 10123 (_prcs 2(_ass)(_simple)(_trgt(24(d_31_0)))
	  		)))
	  		(@ASSIGN#10129_52@ (_arch 52 0 10129 (_prcs 8(_ass)(_simple)(_trgt(32(_range 74)))
	  		)))
	  		(@ALWAYS#10133_53@ (_arch 53 0 10133 (_prcs 12(_trgt(88)(89))(_read(0))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_54@ (_int 54 0 0 0 (_prcs 13 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_MODE_STATIC_DEBUG_ON 0 10145 (_vif  (_code 82))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#10146_55@ (_arch 55 0 10146 (_prcs 0(_ass)(_alias ((reg3_rdcnt)(rdcnt_reg)))(_simple)(_trgt(47))(_sens(91))
	  		)))
	  		(@ASSIGN#10147_56@ (_arch 56 0 10147 (_prcs 1(_ass)(_alias ((reg4_wrcnt)(wrcnt_reg)))(_simple)(_trgt(48))(_sens(92))
	  		)))
	  		(@ASSIGN#10148_57@ (_arch 57 0 10148 (_prcs 2(_ass)(_alias ((reg5_glcnt)(glcnt_reg)))(_simple)(_trgt(49))(_sens(57))
	  		)))
	  		(@INTERNAL#0_58@ (_int 58 0 0 0 (_prcs 3 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_MODE_STATIC_DEBUG_OFF 0 10153 (_vif  (_code 83))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#10154,10155,10156_59@ (_arch 59 0 10154 (_prcs 0(_ass)(_simple)(_trgt(47)(48)(49))
	  		)))
	  		(@INTERNAL#0_60@ (_int 60 0 0 0 (_prcs 3 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_MODE_STATIC_DEBUG_OFF_DONE 0 10196 (_vif  (_code 84))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#10197_61@ (_arch 61 0 10197 (_prcs 0(_trgt(56))(_read(0)(1)(52)(43)(60)(17)(73)(72)(40)(89)(88))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_62@ (_int 62 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_MODE_STATIC_DEBUG_ON_DONE 0 10214 (_vif  (_code 85))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#10215_63@ (_arch 63 0 10215 (_prcs 0(_trgt(56))(_read(0)(1)(52)(43)(58)(60)(17)(73)(72)(40)(89)(88))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_64@ (_int 64 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_model . axi_traffic_gen_v2_0_21_static_mrdwr 121 -1)

)
V 000075 55 16096         1580965269828 axi_traffic_gen_v2_0_21_static_top
(_unit VERILOG 6.3579.6.768 (axi_traffic_gen_v2_0_21_static_top 0 10289(axi_traffic_gen_v2_0_21_static_top 0 10289))
	(_version vde)
	(_time 1580965269037 2020.02.05 23:01:09)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 0605000108515b1350000155145c5600000000000f0005)
	(_ent
		(_time 1580965269037)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_object
		(_type (_int ~vector~0 0 10291 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_S_AXI_DATA_WIDTH ~vector~0 0 10291 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~1 0 10292 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_S_AXI_ID_WIDTH ~vector~1 0 10292 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~2 0 10293 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_THREAD_ID_WIDTH ~vector~2 0 10293 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~3 0 10294 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_AWUSER_WIDTH ~vector~3 0 10294 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~4 0 10295 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_ARUSER_WIDTH ~vector~4 0 10295 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~5 0 10296 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_DATA_WIDTH ~vector~5 0 10296 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~6 0 10297 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_ADDR_WIDTH ~vector~6 0 10297 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~7 0 10298 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC_WR_ADDRESS ~vector~7 0 10298 \32'h12A0_0000\ (_ent -1 (_cnst \32'h12A0_0000\))))
		(_type (_int ~vector~8 0 10299 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC_RD_ADDRESS ~vector~8 0 10299 \32'h13A0_0000\ (_ent -1 (_cnst \32'h13A0_0000\))))
		(_type (_int ~vector~9 0 10300 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC_WR_HIGH_ADDRESS ~vector~9 0 10300 \32'h12A0_0FFF\ (_ent -1 (_cnst \32'h12A0_0FFF\))))
		(_type (_int ~vector~10 0 10301 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC_RD_HIGH_ADDRESS ~vector~10 0 10301 \32'h13A0_0FFF\ (_ent -1 (_cnst \32'h13A0_0FFF\))))
		(_type (_int ~vector~11 0 10302 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC_INCR ~vector~11 0 10302 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~12 0 10303 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC_EN_READ ~vector~12 0 10303 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~13 0 10304 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC_EN_WRITE ~vector~13 0 10304 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~14 0 10305 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC_FREE_RUN ~vector~14 0 10305 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~15 0 10306 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC_TRANGAP ~vector~15 0 10306 \32'd255\ (_ent -1 (_cnst \32'd255\))))
		(_type (_int ~vector~16 0 10307 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC_RD_PIPELINE ~vector~16 0 10307 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~17 0 10308 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC_WR_PIPELINE ~vector~17 0 10308 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~18 0 10309 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_HLTP_MODE ~vector~18 0 10309 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~19 0 10311 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC_LENGTH ~vector~19 0 10311 \8'h3\ (_ent -1 (_cnst \8'h3\))))
		(_port (_int Clk ~wire 0 10313 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rst_l ~wire 0 10314 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int core_global_start ~wire 0 10315 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int core_global_stop ~wire 0 10316 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 10318 (_array ~wire ((_range  1)))))
		(_port (_int awid_s ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 10318 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[31:0]wire~ 0 10319 (_array ~wire ((_dto i 31 i 0)))))
		(_port (_int awaddr_s ~[31:0]wire~ 0 10319 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int awvalid_s ~wire 0 10320 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int awready_s ~wire 0 10321 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int wlast_s ~wire 0 10322 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 10323 (_array ~wire ((_range  2)))))
		(_port (_int wdata_s ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 10323 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXI_DATA_WIDTH/8-1:0]wire~ 0 10324 (_array ~wire ((_range  3)))))
		(_port (_int wstrb_s ~[C_S_AXI_DATA_WIDTH/8-1:0]wire~ 0 10324 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int wvalid_s ~wire 0 10325 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int wready_s ~wire 0 10326 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int bid_s ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 10327 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[1:0]wire~ 0 10328 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int bresp_s ~[1:0]wire~ 0 10328 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int bvalid_s ~wire 0 10329 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int bready_s ~wire 0 10330 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int arid_s ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 10332 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int araddr_s ~[31:0]wire~ 0 10333 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int arvalid_s ~wire 0 10334 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int arready_s ~wire 0 10335 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int rid_s ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 10336 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int rlast_s ~wire 0 10337 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int rdata_s ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 10338 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int rresp_s ~[1:0]wire~ 0 10339 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int rvalid_s ~wire 0 10340 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int rready_s ~wire 0 10341 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_M_AXI_THREAD_ID_WIDTH-1:0]wire~ 0 10343 (_array ~wire ((_range  4)))))
		(_port (_int awid_m ~[C_M_AXI_THREAD_ID_WIDTH-1:0]wire~ 0 10343 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[C_M_AXI_ADDR_WIDTH-1:0]wire~ 0 10344 (_array ~wire ((_range  5)))))
		(_port (_int awaddr_m ~[C_M_AXI_ADDR_WIDTH-1:0]wire~ 0 10344 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[7:0]wire~ 0 10345 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int awlen_m ~[7:0]wire~ 0 10345 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[2:0]wire~ 0 10346 (_array ~wire ((_dto i 2 i 0)))))
		(_port (_int awsize_m ~[2:0]wire~ 0 10346 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int awburst_m ~[1:0]wire~ 0 10347 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[0:0]wire~ 0 10348 (_array ~wire ((_to i 0 i 0)))))
		(_port (_int awlock_m ~[0:0]wire~ 0 10348 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[3:0]wire~ 0 10349 (_array ~wire ((_dto i 3 i 0)))))
		(_port (_int awcache_m ~[3:0]wire~ 0 10349 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int awprot_m ~[2:0]wire~ 0 10350 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int awqos_m ~[3:0]wire~ 0 10351 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[C_M_AXI_AWUSER_WIDTH-1:0]wire~ 0 10352 (_array ~wire ((_range  6)))))
		(_port (_int awuser_m ~[C_M_AXI_AWUSER_WIDTH-1:0]wire~ 0 10352 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int awvalid_m ~wire 0 10353 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int awready_m ~wire 0 10354 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int wlast_m ~wire 0 10356 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 10357 (_array ~wire ((_range  7)))))
		(_port (_int wdata_m ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 10357 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 10358 (_array ~wire ((_range  8)))))
		(_port (_int wstrb_m ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 10358 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int wvalid_m ~wire 0 10359 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int wready_m ~wire 0 10360 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int bid_m ~[C_M_AXI_THREAD_ID_WIDTH-1:0]wire~ 0 10362 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int bresp_m ~[1:0]wire~ 0 10363 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int bvalid_m ~wire 0 10364 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int bready_m ~wire 0 10365 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int arid_m ~[C_M_AXI_THREAD_ID_WIDTH-1:0]wire~ 0 10367 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int araddr_m ~[C_M_AXI_ADDR_WIDTH-1:0]wire~ 0 10368 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int arlen_m ~[7:0]wire~ 0 10369 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int arsize_m ~[2:0]wire~ 0 10370 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int arburst_m ~[1:0]wire~ 0 10371 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int arlock_m ~[0:0]wire~ 0 10372 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int arcache_m ~[3:0]wire~ 0 10373 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int arprot_m ~[2:0]wire~ 0 10374 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int arqos_m ~[3:0]wire~ 0 10375 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[C_M_AXI_ARUSER_WIDTH-1:0]wire~ 0 10376 (_array ~wire ((_range  9)))))
		(_port (_int aruser_m ~[C_M_AXI_ARUSER_WIDTH-1:0]wire~ 0 10376 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int arvalid_m ~wire 0 10377 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int arready_m ~wire 0 10378 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rid_m ~[C_M_AXI_THREAD_ID_WIDTH-1:0]wire~ 0 10380 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rlast_m ~wire 0 10381 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rdata_m ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 10382 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rresp_m ~[1:0]wire~ 0 10383 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rvalid_m ~wire 0 10384 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rready_m ~wire 0 10385 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int reg0_m_enable_ff ~wire 0 10388 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int static_ctl_en ~wire 0 10389 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg1_done ~wire 0 10390 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reset_reg1_done ~wire 0 10391 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reset_reg1_en ~wire 0 10392 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int static_ctl_en_pulse ~wire 0 10393 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int static_mr_tran_cnt ~[31:0]wire~ 0 10394 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int static_mw_tran_cnt ~[31:0]wire~ 0 10395 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg5_glcnt ~[31:0]wire~ 0 10396 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int static_len ~[7:0]wire~ 0 10397 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg2_length_req ~wire 0 10398 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg0_m_enable_3ff ~wire 0 10399 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[127:0]wire~ 0 10400 (_array ~wire ((_dto i 127 i 0)))))
		(_sig (_int cmd_out_mw ~[127:0]wire~ 0 10400 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int cmd_out_mr ~[127:0]wire~ 0 10401 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int mram_out ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 10402 (_arch (_uni)))(_net)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#0_0@ (_int 0 0 0 0 (_prcs 0 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst static_regblk 0 10403 (_ent . axi_traffic_gen_v2_0_21_static_regblk)
		(_gen
			((C_S_AXI_DATA_WIDTH) (C_S_AXI_DATA_WIDTH))
			((C_ATG_STATIC_LENGTH) (C_ATG_STATIC_LENGTH))
			((C_S_AXI_ID_WIDTH) (C_S_AXI_ID_WIDTH))
		)
		(_port
			((Clk) (Clk))
			((rst_l) (rst_l))
			((core_global_start) (core_global_start))
			((core_global_stop) (core_global_stop))
			((awid_s) (awid_s))
			((awaddr_s) (awaddr_s))
			((awvalid_s) (awvalid_s))
			((awready_s) (awready_s))
			((wlast_s) (wlast_s))
			((wdata_s) (wdata_s))
			((wstrb_s) (wstrb_s))
			((wvalid_s) (wvalid_s))
			((wready_s) (wready_s))
			((bid_s) (bid_s))
			((bresp_s) (bresp_s))
			((bvalid_s) (bvalid_s))
			((bready_s) (bready_s))
			((arid_s) (arid_s))
			((araddr_s) (araddr_s))
			((arvalid_s) (arvalid_s))
			((arready_s) (arready_s))
			((rid_s) (rid_s))
			((rlast_s) (rlast_s))
			((rdata_s) (rdata_s))
			((rresp_s) (rresp_s))
			((rvalid_s) (rvalid_s))
			((rready_s) (rready_s))
			((reg0_m_enable_ff) (reg0_m_enable_ff))
			((static_ctl_en) (static_ctl_en))
			((reg1_done) (reg1_done))
			((reset_reg1_done) (reset_reg1_done))
			((reset_reg1_en) (reset_reg1_en))
			((static_ctl_en_pulse) (static_ctl_en_pulse))
			((static_mw_tran_cnt) (static_mw_tran_cnt))
			((static_mr_tran_cnt) (static_mr_tran_cnt))
			((static_len) (static_len))
			((reg5_glbcnt) (reg5_glcnt))
			((reg2_length_req) (reg2_length_req))
			((reg0_m_enable_3ff) (reg0_m_enable_3ff))
		)
	)
	(_inst static_mrdwr 0 10449 (_ent . axi_traffic_gen_v2_0_21_static_mrdwr)
		(_gen
			((C_M_AXI_THREAD_ID_WIDTH) (C_M_AXI_THREAD_ID_WIDTH))
			((C_M_AXI_AWUSER_WIDTH) (C_M_AXI_AWUSER_WIDTH))
			((C_M_AXI_ARUSER_WIDTH) (C_M_AXI_ARUSER_WIDTH))
			((C_M_AXI_ADDR_WIDTH) (C_M_AXI_ADDR_WIDTH))
			((C_ATG_STATIC_RD_ADDRESS) (C_ATG_STATIC_RD_ADDRESS))
			((C_ATG_STATIC_WR_ADDRESS) (C_ATG_STATIC_WR_ADDRESS))
			((C_ATG_STATIC_WR_HIGH_ADDRESS) (C_ATG_STATIC_WR_HIGH_ADDRESS))
			((C_ATG_STATIC_RD_HIGH_ADDRESS) (C_ATG_STATIC_RD_HIGH_ADDRESS))
			((C_ATG_STATIC_INCR) (C_ATG_STATIC_INCR))
			((C_ATG_STATIC_EN_READ) (C_ATG_STATIC_EN_READ))
			((C_ATG_STATIC_EN_WRITE) (C_ATG_STATIC_EN_WRITE))
			((C_ATG_STATIC_LENGTH) (C_ATG_STATIC_LENGTH))
			((C_ATG_STATIC_RD_PIPELINE) (C_ATG_STATIC_RD_PIPELINE))
			((C_ATG_STATIC_WR_PIPELINE) (C_ATG_STATIC_WR_PIPELINE))
			((C_ATG_STATIC_FREE_RUN) (C_ATG_STATIC_FREE_RUN))
			((C_ATG_STATIC_TRANGAP) (C_ATG_STATIC_TRANGAP))
			((C_ATG_HLTP_MODE) (C_ATG_HLTP_MODE))
			((C_M_AXI_DATA_WIDTH) (C_M_AXI_DATA_WIDTH))
		)
		(_port
			((Clk) (Clk))
			((rst_l) (rst_l))
			((awid_m) (awid_m))
			((awaddr_m) (awaddr_m))
			((awlen_m) (awlen_m))
			((awsize_m) (awsize_m))
			((awburst_m) (awburst_m))
			((awlock_m) (awlock_m))
			((awcache_m) (awcache_m))
			((awprot_m) (awprot_m))
			((awqos_m) (awqos_m))
			((awuser_m) (awuser_m))
			((awvalid_m) (awvalid_m))
			((awready_m) (awready_m))
			((wlast_m) (wlast_m))
			((wdata_m) (wdata_m))
			((wstrb_m) (wstrb_m))
			((wvalid_m) (wvalid_m))
			((wready_m) (wready_m))
			((bid_m) (bid_m))
			((bresp_m) (bresp_m))
			((bvalid_m) (bvalid_m))
			((bready_m) (bready_m))
			((arid_m) (arid_m))
			((araddr_m) (araddr_m))
			((arlen_m) (arlen_m))
			((arsize_m) (arsize_m))
			((arburst_m) (arburst_m))
			((arlock_m) (arlock_m))
			((arcache_m) (arcache_m))
			((arprot_m) (arprot_m))
			((arqos_m) (arqos_m))
			((aruser_m) (aruser_m))
			((arvalid_m) (arvalid_m))
			((arready_m) (arready_m))
			((rid_m) (rid_m))
			((rlast_m) (rlast_m))
			((rdata_m) (rdata_m))
			((rresp_m) (rresp_m))
			((rvalid_m) (rvalid_m))
			((rready_m) (rready_m))
			((reg1_st_enable) (static_ctl_en))
			((reg1_done) (reg1_done))
			((reset_reg1_done) (reset_reg1_done))
			((reset_reg1_en) (reset_reg1_en))
			((reg2_length) (static_len))
			((reg2_length_req) (reg2_length_req))
			((reg3_rdcnt) (static_mr_tran_cnt))
			((reg4_wrcnt) (static_mw_tran_cnt))
			((reg5_glcnt) (reg5_glcnt))
		)
	)
	(_model . axi_traffic_gen_v2_0_21_static_top 10 -1)

)
V 000079 55 23674         1580965269830 axi_traffic_gen_v2_0_21_slave_only_top
(_unit VERILOG 6.3579.6.768 (axi_traffic_gen_v2_0_21_slave_only_top 0 10663(axi_traffic_gen_v2_0_21_slave_only_top 0 10663))
	(_version vde)
	(_time 1580965269037 2020.02.05 23:01:09)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 0605000108515b1350000150145c5600000000000f0005)
	(_ent
		(_time 1580965269037)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_object
		(_type (_int ~vector~0 0 10665 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~0 0 10665 \"virtex7"\ (_ent -1 (_string \V"virtex7"\))))
		(_type (_int ~vector~1 0 10666 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_BASEADDR ~vector~1 0 10666 \32'hffffffff\ (_ent -1 (_cnst \32'hffffffff\))))
		(_type (_int ~vector~2 0 10667 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_HIGHADDR ~vector~2 0 10667 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~3 0 10668 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ZERO_INVALID ~vector~3 0 10668 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~4 0 10669 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_NO_EXCL ~vector~4 0 10669 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~5 0 10670 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_S_AXI_DATA_WIDTH ~vector~5 0 10670 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~6 0 10671 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_S_AXI_AWUSER_WIDTH ~vector~6 0 10671 \8\ (_ent -1 (_cnst \8\))))
		(_type (_int ~vector~7 0 10672 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_S_AXI_ARUSER_WIDTH ~vector~7 0 10672 \8\ (_ent -1 (_cnst \8\))))
		(_type (_int ~vector~8 0 10673 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_S_AXI_ID_WIDTH ~vector~8 0 10673 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~9 0 10674 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_THREAD_ID_WIDTH ~vector~9 0 10674 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~10 0 10675 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_DATA_WIDTH ~vector~10 0 10675 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~11 0 10676 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_AWUSER_WIDTH ~vector~11 0 10676 \8\ (_ent -1 (_cnst \8\))))
		(_type (_int ~vector~12 0 10677 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_ARUSER_WIDTH ~vector~12 0 10677 \8\ (_ent -1 (_cnst \8\))))
		(_type (_int ~vector~13 0 10678 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_AXI4LITE ~vector~13 0 10678 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~14 0 10679 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_BASIC_AXI4 ~vector~14 0 10679 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~15 0 10680 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RAMINIT_CMDRAM0_F ~vector~15 0 10680 \"NONE"\ (_ent -1 (_string \V"NONE"\))))
		(_type (_int ~vector~16 0 10681 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RAMINIT_CMDRAM1_F ~vector~16 0 10681 \"NONE"\ (_ent -1 (_string \V"NONE"\))))
		(_type (_int ~vector~17 0 10682 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RAMINIT_CMDRAM2_F ~vector~17 0 10682 \"NONE"\ (_ent -1 (_string \V"NONE"\))))
		(_type (_int ~vector~18 0 10683 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RAMINIT_CMDRAM3_F ~vector~18 0 10683 \"NONE"\ (_ent -1 (_string \V"NONE"\))))
		(_type (_int ~vector~19 0 10684 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RAMINIT_SRAM0_F ~vector~19 0 10684 \"NONE"\ (_ent -1 (_string \V"NONE"\))))
		(_type (_int ~vector~20 0 10687 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RAMINIT_PARAMRAM0_F ~vector~20 0 10687 \"NONE"\ (_ent -1 (_string \V"NONE"\))))
		(_type (_int ~vector~21 0 10903 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int INA_OFF ~vector~21 0 10903 \C_S_AXI_ID_WIDTH>16?56+C_S_AXI_ID_WIDTH:72\ (_ent -1 (_code 2)))(_cnst l))
		(_type (_int ~vector~22 0 10904 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ID_OFF ~vector~22 0 10904 \C_S_AXI_ID_WIDTH>16?C_S_AXI_ID_WIDTH:16\ (_ent -1 (_code 3)))(_cnst l))
		(_port (_int s_axi_aclk ~wire 0 10688 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_aresetn ~wire 0 10689 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 10691 (_array ~wire ((_range  4)))))
		(_port (_int awid_s ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 10691 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[31:0]wire~ 0 10692 (_array ~wire ((_dto i 31 i 0)))))
		(_port (_int awaddr_s ~[31:0]wire~ 0 10692 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[7:0]wire~ 0 10693 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int awlen_s ~[7:0]wire~ 0 10693 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[2:0]wire~ 0 10694 (_array ~wire ((_dto i 2 i 0)))))
		(_port (_int awsize_s ~[2:0]wire~ 0 10694 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[1:0]wire~ 0 10695 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int awburst_s ~[1:0]wire~ 0 10695 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[0:0]wire~ 0 10696 (_array ~wire ((_to i 0 i 0)))))
		(_port (_int awlock_s ~[0:0]wire~ 0 10696 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[3:0]wire~ 0 10697 (_array ~wire ((_dto i 3 i 0)))))
		(_port (_int awcache_s ~[3:0]wire~ 0 10697 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int awprot_s ~[2:0]wire~ 0 10698 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int awqos_s ~[3:0]wire~ 0 10699 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXI_AWUSER_WIDTH-1:0]wire~ 0 10700 (_array ~wire ((_range  5)))))
		(_port (_int awuser_s ~[C_S_AXI_AWUSER_WIDTH-1:0]wire~ 0 10700 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int awvalid_s ~wire 0 10701 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int awready_s ~wire 0 10702 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int wlast_s ~wire 0 10703 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 10704 (_array ~wire ((_range  6)))))
		(_port (_int wdata_s ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 10704 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXI_DATA_WIDTH/8-1:0]wire~ 0 10705 (_array ~wire ((_range  7)))))
		(_port (_int wstrb_s ~[C_S_AXI_DATA_WIDTH/8-1:0]wire~ 0 10705 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int wvalid_s ~wire 0 10706 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int wready_s ~wire 0 10707 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int bid_s ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 10708 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int bresp_s ~[1:0]wire~ 0 10709 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int bvalid_s ~wire 0 10710 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int bready_s ~wire 0 10711 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int arid_s ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 10713 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int araddr_s ~[31:0]wire~ 0 10714 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int arlen_s ~[7:0]wire~ 0 10715 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int arsize_s ~[2:0]wire~ 0 10716 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int arburst_s ~[1:0]wire~ 0 10717 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int arlock_s ~[0:0]wire~ 0 10718 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int arcache_s ~[3:0]wire~ 0 10719 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int arprot_s ~[2:0]wire~ 0 10720 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int arqos_s ~[3:0]wire~ 0 10721 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXI_ARUSER_WIDTH-1:0]wire~ 0 10722 (_array ~wire ((_range  8)))))
		(_port (_int aruser_s ~[C_S_AXI_ARUSER_WIDTH-1:0]wire~ 0 10722 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int arvalid_s ~wire 0 10723 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int arready_s ~wire 0 10724 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int rid_s ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 10725 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int rlast_s ~wire 0 10726 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int rdata_s ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 10727 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int rresp_s ~[1:0]wire~ 0 10728 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int rvalid_s ~wire 0 10729 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int rready_s ~wire 0 10730 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int global_test_en_l ~wire 0 10731 (_arch (_in)))(_net scalared)(_flags2))
		(_sig (_int reg1_sgl_slv_wr ~wire 0 10739 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg1_wrs_block_rds ~wire 0 10740 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[15:0]wire~ 0 10741 (_array ~wire ((_dto i 15 i 0)))))
		(_sig (_int err_new_slv ~[15:0]wire~ 0 10741 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int wr_reg_decode ~[15:0]wire~ 0 10742 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int wr_reg_data ~[31:0]wire~ 0 10743 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[71:0]wire~ 0 10744 (_array ~wire ((_dto i 71 i 0)))))
		(_sig (_int slv_ex_info0_ff ~[71:0]wire~ 0 10744 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_ex_info1_ff ~[71:0]wire~ 0 10745 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_ex_new_valid0 ~wire 0 10746 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_ex_new_valid1 ~wire 0 10747 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ar_agen_addr ~[15:0]wire~ 0 10748 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slvram_rd_out ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 10749 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[63:0]wire~ 0 10750 (_array ~wire ((_dto i 63 i 0)))))
		(_sig (_int sram_rd_data_a ~[63:0]wire~ 0 10750 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[10:0]wire~ 0 10751 (_array ~wire ((_dto i 10 i 0)))))
		(_sig (_int slvram_waddr_ff ~[10:0]wire~ 0 10751 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slvram_we_ff ~[7:0]wire~ 0 10752 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slvram_write_data_ff ~[63:0]wire~ 0 10753 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int aw_agen_addr ~[15:0]wire~ 0 10754 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int cmdram_we ~[15:0]wire~ 0 10755 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int slvram_wr_data ~[63:0]wire~ 0 10756 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int awfifo_valid ~wire 0 10757 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int awfifo_out ~[71:0]wire~ 0 10758 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[C_S_AXI_DATA_WIDTH*9/8+1-1:0]wire~ 0 10759 (_array ~wire ((_range  9)))))
		(_sig (_int wfifo_out ~[C_S_AXI_DATA_WIDTH*9/8+1-1:0]wire~ 0 10759 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int slv_ex_valid0_ff ~wire 0 10760 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_ex_valid1_ff ~wire 0 10761 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg0_m_enable_ff ~wire 0 10762 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[9:0]wire~ 0 10763 (_array ~wire ((_dto i 9 i 0)))))
		(_sig (_int reg0_mw_ptr_ff ~[9:0]wire~ 0 10763 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg0_m_enable_cmdram_mrw ~wire 0 10764 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg0_m_enable_cmdram_mrw_ff ~wire 0 10765 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg0_m_enable_3ff ~wire 0 10766 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int mw_done_ff ~wire 0 10767 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int b_resp_unexp_ff ~wire 0 10768 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int b_resp_bad_ff ~wire 0 10769 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg0_mw_ptr_update ~[9:0]wire~ 0 10770 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int param_cmdw_delayop_valid ~wire 0 10771 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[23:0]wire~ 0 10772 (_array ~wire ((_dto i 23 i 0)))))
		(_sig (_int param_cmdw_count ~[23:0]wire~ 0 10772 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int param_cmdw_repeatfixedop_valid ~wire 0 10773 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int param_cmdw_disable_submitincr ~wire 0 10774 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[127:0]wire~ 0 10775 (_array ~wire ((_dto i 127 i 0)))))
		(_sig (_int cmd_out_mw ~[127:0]wire~ 0 10775 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int cmdram_mw_regslice_id_stable ~wire 0 10776 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 10777 (_array ~wire ((_range  10)))))
		(_sig (_int mram_out ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 10777 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int maw_agen_addr ~[15:0]wire~ 0 10778 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[8:0]wire~ 0 10779 (_array ~wire ((_dto i 8 i 0)))))
		(_sig (_int mrd_complete_ptr_ff ~[8:0]wire~ 0 10779 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int Maw_fifow_dbgout ~[15:0]wire~ 0 10780 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int maw_ptr_new_ff ~[9:0]wire~ 0 10781 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int maw_ptr_new_2ff ~[9:0]wire~ 0 10782 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int maw_fifo_push_ff ~wire 0 10783 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int cmdram_mr_regslice_id_stable ~wire 0 10784 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int cmd_out_mr ~[127:0]wire~ 0 10785 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int param_cmdr_delayop_valid ~wire 0 10786 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int param_cmdr_count ~[23:0]wire~ 0 10787 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int param_cmdr_repeatfixedop_valid ~wire 0 10788 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int param_cmdr_disable_submitincr ~wire 0 10789 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int mram_waddr_ff ~[10:0]wire~ 0 10790 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 10791 (_array ~wire ((_range  11)))))
		(_sig (_int mram_we_ff ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 10791 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mram_write_data_ff ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 10792 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg0_mr_ptr_ff ~[9:0]wire~ 0 10793 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int mr_done_ff ~wire 0 10794 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int mr_fifo_out_resp_bad ~wire 0 10795 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int mr_bad_last_ff ~wire 0 10796 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int mr_unexp ~wire 0 10797 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg0_mr_ptr_update ~[9:0]wire~ 0 10798 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int mwr_complete_ptr_ff ~[8:0]wire~ 0 10799 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int mar_ptr_new_ff ~[9:0]wire~ 0 10800 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int mar_ptr_new_2ff ~[9:0]wire~ 0 10801 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int mar_fifo_push_ff ~wire 0 10802 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[19:0]wire~ 0 10803 (_array ~wire ((_dto i 19 i 0)))))
		(_sig (_int param_cmdr_submitcnt_ff ~[19:0]wire~ 0 10803 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int param_cmdw_submitcnt_ff ~[19:0]wire~ 0 10804 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int cmd_out_mw_regslice ~[127:0]wire~ 0 10805 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int cmd_out_mr_regslice ~[127:0]wire~ 0 10806 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int cmd_out_mw_regslice_ff ~[127:0]wire~ 0 10807 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int cmd_out_mr_regslice_ff ~[127:0]wire~ 0 10808 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int slv_ex_info1 ~[71:0]wire~ 0 10809 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_ex_toggle_ff ~wire 0 10810 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_fifow_notfull ~wire 0 10811 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg0_mr_ptr ~[9:0]wire~ 0 10812 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg0_mw_ptr ~[9:0]wire~ 0 10813 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int maw_delay_ok_ff ~wire 0 10814 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int maw_cnt_do_dec ~wire 0 10815 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int maw_fifo_notfull ~wire 0 10816 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int mawtrk_free ~[3:0]wire~ 0 10817 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int maw_fifo0_notfull ~wire 0 10818 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int maw_fifo1_notfull ~wire 0 10819 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int maw_fifo2_notfull ~wire 0 10820 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int maw_fifo3_notfull ~wire 0 10821 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int maw_block_push_ff ~wire 0 10822 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int b_resp_bad ~wire 0 10823 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int b_complete_ff ~wire 0 10824 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int maw_ptr_new ~[9:0]wire~ 0 10825 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int maw_fifow_push ~wire 0 10826 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int mar_complete_doinc ~wire 0 10827 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int mar_done ~wire 0 10828 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int mr_done ~wire 0 10829 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int mw_done ~wire 0 10830 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int maw_fifo0_user_disableincr ~wire 0 10831 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int maw_disableincr ~wire 0 10832 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int maw_disableincr_ff ~wire 0 10833 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg0_rev ~[7:0]wire~ 0 10834 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int maw_fifo1_pop ~wire 0 10835 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int maw_agen_done ~wire 0 10836 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int mw_fifo_valid ~wire 0 10837 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int mw_fifo_pop ~wire 0 10838 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int mw_fifo_notfull ~wire 0 10839 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int maw_fifow_pop ~wire 0 10840 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int maw_fifow_valid ~wire 0 10841 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int maw_done ~wire 0 10842 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int maw_valid ~wire 0 10843 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int maw_fifo_push ~wire 0 10844 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int maw_complete_depth ~[8:0]wire~ 0 10845 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int mwr_complete_ptr ~[8:0]wire~ 0 10846 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int maw_complete_next2 ~[15:0]wire~ 0 10847 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int maw_complete_vec_ff ~[15:0]wire~ 0 10848 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int maw_complete_doinc ~wire 0 10849 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int maw_complete_inc_exp ~[15:0]wire~ 0 10850 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int maw_agen_valid ~wire 0 10851 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int mar_param_disableincr_ff ~wire 0 10852 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[10:0]reg~ 0 0 (_array ~reg ((_dto i 10 i 0)))))
		(_sig (_int \1 \ ~[10:0]reg~ -1 0 (_int (_uni(_cnst \11'h0\))))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#10954,10955,10956_0@ (_arch 0 0 10954 (_prcs 0(_ass)(_simple)(_trgt(94)(95)(81))
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst slv_wr 0 10854 (_ent . axi_traffic_gen_v2_0_21_s_w_channel)
		(_gen
			((C_BASEADDR) (C_BASEADDR))
			((C_HIGHADDR) (C_HIGHADDR))
			((C_S_AXI_ID_WIDTH) (C_S_AXI_ID_WIDTH))
			((C_S_AXI_DATA_WIDTH) (C_S_AXI_DATA_WIDTH))
			((C_S_AXI_AWUSER_WIDTH) (C_S_AXI_AWUSER_WIDTH))
			((C_ZERO_INVALID) (C_ZERO_INVALID))
			((C_NO_EXCL) (C_NO_EXCL))
			((C_ATG_BASIC_AXI4) (C_ATG_BASIC_AXI4))
			((C_ATG_AXI4LITE) (C_ATG_AXI4LITE))
		)
		(_port
			((Clk) (s_axi_aclk))
			((rst_l) (s_axi_aresetn))
			((awid_s) (awid_s))
			((awaddr_s) (awaddr_s))
			((awlen_s) (awlen_s))
			((awsize_s) (awsize_s))
			((awburst_s) (awburst_s))
			((awlock_s) (awlock_s))
			((awcache_s) (awcache_s))
			((awprot_s) (awprot_s))
			((awqos_s) (awqos_s))
			((awuser_s) (awuser_s))
			((awvalid_s) (awvalid_s))
			((awready_s) (awready_s))
			((wlast_s) (wlast_s))
			((wdata_s) (wdata_s))
			((wstrb_s) (wstrb_s))
			((wvalid_s) (wvalid_s))
			((wready_s) (wready_s))
			((bid_s) (bid_s))
			((bresp_s) (bresp_s))
			((bvalid_s) (bvalid_s))
			((bready_s) (bready_s))
			((slv_ex_info0_ff) (slv_ex_info0_ff))
			((slv_ex_valid0_ff) (slv_ex_valid0_ff))
			((slv_ex_info1_ff) (slv_ex_info1_ff))
			((slv_ex_valid1_ff) (slv_ex_valid1_ff))
			((slv_ex_new_valid0) (slv_ex_new_valid0))
			((slv_ex_new_valid1) (slv_ex_new_valid1))
			((ar_agen_addr) (ar_agen_addr))
			((slvram_rd_out) (slvram_rd_out))
			((sram_rd_data_a) (sram_rd_data_a))
			((slvram_waddr_ff) (slvram_waddr_ff))
			((slvram_we_ff) (slvram_we_ff))
			((slvram_write_data_ff) (slvram_write_data_ff))
			((reg1_disallow_excl) (_open))
			((reg1_sgl_slv_wr) (_open))
			((reg1_wrs_block_rds) (_open))
			((err_new_slv) (_open))
			((wr_reg_decode) (_open))
			((wr_reg_data) (_open))
			((aw_agen_addr) (_open))
			((aw_agen_valid_out) (_open))
			((cmdram_we) (_open))
			((slvram_wr_data) (_open))
			((awfifo_valid) (_open))
			((awfifo_out) (_open))
			((wfifo_valid) (_open))
			((wfifo_out) (_open))
		)
	)
	(_inst slv_rd 0 10907 (_ent . axi_traffic_gen_v2_0_21_s_r_channel)
		(_gen
			((C_BASEADDR) (C_BASEADDR))
			((C_HIGHADDR) (C_HIGHADDR))
			((C_ZERO_INVALID) (C_ZERO_INVALID))
			((C_NO_EXCL) (C_NO_EXCL))
			((INA_OFF) (INA_OFF))
			((ID_OFF) (ID_OFF))
			((C_S_AXI_ID_WIDTH) (C_S_AXI_ID_WIDTH))
			((C_S_AXI_ARUSER_WIDTH) (C_S_AXI_ARUSER_WIDTH))
			((C_S_AXI_DATA_WIDTH) (C_S_AXI_DATA_WIDTH))
			((C_ATG_BASIC_AXI4) (C_ATG_BASIC_AXI4))
			((C_ATG_AXI4LITE) (C_ATG_AXI4LITE))
		)
		(_port
			((Clk) (s_axi_aclk))
			((rst_l) (s_axi_aresetn))
			((arid_s) (arid_s))
			((araddr_s) (araddr_s))
			((arlen_s) (arlen_s))
			((arsize_s) (arsize_s))
			((arburst_s) (arburst_s))
			((arlock_s) (arlock_s))
			((arcache_s) (arcache_s))
			((arprot_s) (arprot_s))
			((arqos_s) (arqos_s))
			((aruser_s) (aruser_s))
			((arvalid_s) (arvalid_s))
			((arready_s) (arready_s))
			((rid_s) (rid_s))
			((rlast_s) (rlast_s))
			((rdata_s) (rdata_s))
			((rresp_s) (rresp_s))
			((rvalid_s) (rvalid_s))
			((rready_s) (rready_s))
			((slv_ex_info0_ff) (slv_ex_info0_ff))
			((slv_ex_valid0_ff) (slv_ex_valid0_ff))
			((slv_ex_info1_ff) (slv_ex_info1_ff))
			((slv_ex_info1) (slv_ex_info1))
			((slv_ex_valid1_ff) (slv_ex_valid1_ff))
			((slv_ex_toggle_ff) (slv_ex_toggle_ff))
			((slv_ex_new_valid0) (slv_ex_new_valid0))
			((slv_ex_new_valid1) (slv_ex_new_valid1))
			((ar_agen_addr) (ar_agen_addr))
			((slvram_rd_out) (slvram_rd_out))
			((reg1_sgl_slv_rd) (_open))
			((rd_reg_decode) (_open))
			((rd_reg_data_raw) (_open))
			((reg1_disallow_excl) (_open))
			((rddec6_valid_ff) (_open))
			((addrram_rd_out) (_open))
			((ar_agen0_addr) (_open))
			((ar_agen0_valid_out) (_open))
			((arfifo_valid) (_open))
			((arfifo_out) (_open))
			((cmd_out_mr_i) (_open))
		)
	)
	(_inst sharedram_blk 0 10957 (_ent . axi_traffic_gen_v2_0_21_sharedram_wrap)
		(_gen
			((C_FAMILY) (C_FAMILY))
			((C_S_AXI_DATA_WIDTH) (C_S_AXI_DATA_WIDTH))
			((C_M_AXI_DATA_WIDTH) (C_M_AXI_DATA_WIDTH))
			((C_RAMINIT_SRAM0_F) (C_RAMINIT_SRAM0_F))
		)
		(_port
			((Clk) (s_axi_aclk))
			((rst_l) (s_axi_aresetn))
			((mram_waddr_ff) (\1 \))
			((mram_we_ff) (mram_we_ff))
			((mram_write_data_ff) (mram_write_data_ff))
			((maw_agen_addr) (maw_agen_addr))
			((slvram_waddr_ff) (slvram_waddr_ff))
			((slvram_we_ff) (slvram_we_ff))
			((slvram_write_data_ff) (slvram_write_data_ff))
			((sram_rd_data_a) (sram_rd_data_a))
			((ar_agen_addr) (ar_agen_addr))
			((mram_out) (_open))
		)
	)
	(_model . axi_traffic_gen_v2_0_21_slave_only_top 13 -1)

)
V 000081 55 51102         1580965269832 axi_traffic_gen_v2_0_21_basic_n_full_top
(_unit VERILOG 6.3579.6.768 (axi_traffic_gen_v2_0_21_basic_n_full_top 0 11052(axi_traffic_gen_v2_0_21_basic_n_full_top 0 11052))
	(_version vde)
	(_time 1580965269037 2020.02.05 23:01:09)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 28))
	(_code 0605000108515b1350020506145c5600000000000f0005)
	(_ent
		(_time 1580965269037)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_object
		(_type (_int ~vector~0 0 11054 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~0 0 11054 \"virtex7"\ (_ent -1 (_string \V"virtex7"\))))
		(_type (_int ~vector~1 0 11055 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_BASEADDR ~vector~1 0 11055 \32'hffffffff\ (_ent -1 (_cnst \32'hffffffff\))))
		(_type (_int ~vector~2 0 11056 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_HIGHADDR ~vector~2 0 11056 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~3 0 11057 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ZERO_INVALID ~vector~3 0 11057 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~4 0 11058 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_IS_AXI4 ~vector~4 0 11058 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~5 0 11059 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_IS_COHERENT ~vector~5 0 11059 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~6 0 11060 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_IS_AFI ~vector~6 0 11060 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~7 0 11061 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_NO_EXCL ~vector~7 0 11061 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~8 0 11062 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_S_AXI_DATA_WIDTH ~vector~8 0 11062 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~9 0 11063 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_S_AXI_AWUSER_WIDTH ~vector~9 0 11063 \8\ (_ent -1 (_cnst \8\))))
		(_type (_int ~vector~10 0 11064 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_S_AXI_ARUSER_WIDTH ~vector~10 0 11064 \8\ (_ent -1 (_cnst \8\))))
		(_type (_int ~vector~11 0 11065 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_S_AXI_ID_WIDTH ~vector~11 0 11065 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~12 0 11066 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_THREAD_ID_WIDTH ~vector~12 0 11066 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~13 0 11067 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_DATA_WIDTH ~vector~13 0 11067 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~14 0 11068 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_AWUSER_WIDTH ~vector~14 0 11068 \8\ (_ent -1 (_cnst \8\))))
		(_type (_int ~vector~15 0 11069 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_ARUSER_WIDTH ~vector~15 0 11069 \8\ (_ent -1 (_cnst \8\))))
		(_type (_int ~vector~16 0 11070 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_AXI4LITE ~vector~16 0 11070 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~17 0 11071 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_BASIC_AXI4 ~vector~17 0 11071 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~18 0 11072 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_REPEAT_TYPE ~vector~18 0 11072 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~19 0 11073 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_HLTP_MODE ~vector~19 0 11073 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~20 0 11074 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC ~vector~20 0 11074 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~21 0 11075 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SLAVE_ONLY ~vector~21 0 11075 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~22 0 11076 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_INIT ~vector~22 0 11076 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~23 0 11077 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STREAMING ~vector~23 0 11077 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~24 0 11078 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RAMINIT_CMDRAM0_F ~vector~24 0 11078 \"NONE"\ (_ent -1 (_string \V"NONE"\))))
		(_type (_int ~vector~25 0 11079 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RAMINIT_CMDRAM1_F ~vector~25 0 11079 \"NONE"\ (_ent -1 (_string \V"NONE"\))))
		(_type (_int ~vector~26 0 11080 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RAMINIT_CMDRAM2_F ~vector~26 0 11080 \"NONE"\ (_ent -1 (_string \V"NONE"\))))
		(_type (_int ~vector~27 0 11081 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RAMINIT_CMDRAM3_F ~vector~27 0 11081 \"NONE"\ (_ent -1 (_string \V"NONE"\))))
		(_type (_int ~vector~28 0 11082 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RAMINIT_SRAM0_F ~vector~28 0 11082 \"NONE"\ (_ent -1 (_string \V"NONE"\))))
		(_type (_int ~vector~29 0 11083 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RAMINIT_PARAMRAM0_F ~vector~29 0 11083 \"NONE"\ (_ent -1 (_string \V"NONE"\))))
		(_type (_int ~vector~30 0 11084 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RAMINIT_ADDRRAM0_F ~vector~30 0 11084 \"NONE"\ (_ent -1 (_string \V"NONE"\))))
		(_type (_int ~vector~31 0 11085 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_ADDR_WIDTH ~vector~31 0 11085 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~32 0 11086 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_REPEAT_COUNT ~vector~32 0 11086 \254\ (_ent -1 (_cnst \254\))))
		(_type (_int ~vector~33 0 11087 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AXI_WR_ADDR_SEED ~vector~33 0 11087 \16'h7C9B\ (_ent -1 (_cnst \16'h7C9B\))))
		(_type (_int ~vector~34 0 11090 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AXI_RD_ADDR_SEED ~vector~34 0 11090 \16'h5A5A\ (_ent -1 (_cnst \16'h5A5A\))))
		(_type (_int ~vector~35 0 11192 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int INA_OFF ~vector~35 0 11192 \C_S_AXI_ID_WIDTH>16?56+C_S_AXI_ID_WIDTH:72\ (_ent -1 (_code 37)))(_cnst l))
		(_type (_int ~vector~36 0 11193 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ID_OFF ~vector~36 0 11193 \C_S_AXI_ID_WIDTH>16?C_S_AXI_ID_WIDTH:16\ (_ent -1 (_code 38)))(_cnst l))
		(_port (_int s_axi_aclk ~wire 0 11091 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_aresetn ~wire 0 11092 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int core_global_start ~wire 0 11093 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int core_global_stop ~wire 0 11094 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 11096 (_array ~wire ((_range  39)))))
		(_port (_int awid_s ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 11096 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[31:0]wire~ 0 11097 (_array ~wire ((_dto i 31 i 0)))))
		(_port (_int awaddr_s ~[31:0]wire~ 0 11097 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[7:0]wire~ 0 11098 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int awlen_s ~[7:0]wire~ 0 11098 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[2:0]wire~ 0 11099 (_array ~wire ((_dto i 2 i 0)))))
		(_port (_int awsize_s ~[2:0]wire~ 0 11099 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[1:0]wire~ 0 11100 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int awburst_s ~[1:0]wire~ 0 11100 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[0:0]wire~ 0 11101 (_array ~wire ((_to i 0 i 0)))))
		(_port (_int awlock_s ~[0:0]wire~ 0 11101 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[3:0]wire~ 0 11102 (_array ~wire ((_dto i 3 i 0)))))
		(_port (_int awcache_s ~[3:0]wire~ 0 11102 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int awprot_s ~[2:0]wire~ 0 11103 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int awqos_s ~[3:0]wire~ 0 11104 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXI_AWUSER_WIDTH-1:0]wire~ 0 11105 (_array ~wire ((_range  40)))))
		(_port (_int awuser_s ~[C_S_AXI_AWUSER_WIDTH-1:0]wire~ 0 11105 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int awvalid_s ~wire 0 11106 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int awready_s ~wire 0 11107 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int wlast_s ~wire 0 11108 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 11109 (_array ~wire ((_range  41)))))
		(_port (_int wdata_s ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 11109 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXI_DATA_WIDTH/8-1:0]wire~ 0 11110 (_array ~wire ((_range  42)))))
		(_port (_int wstrb_s ~[C_S_AXI_DATA_WIDTH/8-1:0]wire~ 0 11110 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int wvalid_s ~wire 0 11111 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int wready_s ~wire 0 11112 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int bid_s ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 11113 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int bresp_s ~[1:0]wire~ 0 11114 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int bvalid_s ~wire 0 11115 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int bready_s ~wire 0 11116 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int arid_s ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 11118 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int araddr_s ~[31:0]wire~ 0 11119 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int arlen_s ~[7:0]wire~ 0 11120 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int arsize_s ~[2:0]wire~ 0 11121 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int arburst_s ~[1:0]wire~ 0 11122 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int arlock_s ~[0:0]wire~ 0 11123 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int arcache_s ~[3:0]wire~ 0 11124 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int arprot_s ~[2:0]wire~ 0 11125 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int arqos_s ~[3:0]wire~ 0 11126 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXI_ARUSER_WIDTH-1:0]wire~ 0 11127 (_array ~wire ((_range  43)))))
		(_port (_int aruser_s ~[C_S_AXI_ARUSER_WIDTH-1:0]wire~ 0 11127 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int arvalid_s ~wire 0 11128 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int arready_s ~wire 0 11129 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int rid_s ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 11130 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int rlast_s ~wire 0 11131 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int rdata_s ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 11132 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int rresp_s ~[1:0]wire~ 0 11133 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int rvalid_s ~wire 0 11134 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int rready_s ~wire 0 11135 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_M_AXI_THREAD_ID_WIDTH-1:0]wire~ 0 11139 (_array ~wire ((_range  44)))))
		(_port (_int awid_m ~[C_M_AXI_THREAD_ID_WIDTH-1:0]wire~ 0 11139 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[C_M_AXI_ADDR_WIDTH-1:0]wire~ 0 11140 (_array ~wire ((_range  45)))))
		(_port (_int awaddr_m ~[C_M_AXI_ADDR_WIDTH-1:0]wire~ 0 11140 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int awlen_m ~[7:0]wire~ 0 11141 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int awsize_m ~[2:0]wire~ 0 11142 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int awburst_m ~[1:0]wire~ 0 11143 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int awlock_m ~[0:0]wire~ 0 11144 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int awcache_m ~[3:0]wire~ 0 11145 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int awprot_m ~[2:0]wire~ 0 11146 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int awqos_m ~[3:0]wire~ 0 11147 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[C_M_AXI_AWUSER_WIDTH-1:0]wire~ 0 11148 (_array ~wire ((_range  46)))))
		(_port (_int awuser_m ~[C_M_AXI_AWUSER_WIDTH-1:0]wire~ 0 11148 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int awvalid_m ~wire 0 11149 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int awready_m ~wire 0 11150 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int wlast_m ~wire 0 11151 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 11152 (_array ~wire ((_range  47)))))
		(_port (_int wdata_m ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 11152 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 11153 (_array ~wire ((_range  48)))))
		(_port (_int wstrb_m ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 11153 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int wvalid_m ~wire 0 11154 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int wready_m ~wire 0 11155 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int bid_m ~[C_M_AXI_THREAD_ID_WIDTH-1:0]wire~ 0 11156 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int bresp_m ~[1:0]wire~ 0 11157 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int bvalid_m ~wire 0 11158 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int bready_m ~wire 0 11159 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int arid_m ~[C_M_AXI_THREAD_ID_WIDTH-1:0]wire~ 0 11161 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int araddr_m ~[C_M_AXI_ADDR_WIDTH-1:0]wire~ 0 11162 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int arlen_m ~[7:0]wire~ 0 11163 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int arsize_m ~[2:0]wire~ 0 11164 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int arburst_m ~[1:0]wire~ 0 11165 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int arlock_m ~[0:0]wire~ 0 11166 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int arcache_m ~[3:0]wire~ 0 11167 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int arprot_m ~[2:0]wire~ 0 11168 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int arqos_m ~[3:0]wire~ 0 11169 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[C_M_AXI_ARUSER_WIDTH-1:0]wire~ 0 11170 (_array ~wire ((_range  49)))))
		(_port (_int aruser_m ~[C_M_AXI_ARUSER_WIDTH-1:0]wire~ 0 11170 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int arvalid_m ~wire 0 11171 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int arready_m ~wire 0 11172 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rid_m ~[C_M_AXI_THREAD_ID_WIDTH-1:0]wire~ 0 11173 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rlast_m ~wire 0 11174 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rdata_m ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 11175 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rresp_m ~[1:0]wire~ 0 11176 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rvalid_m ~wire 0 11177 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rready_m ~wire 0 11178 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int irq_out ~wire 0 11180 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int err_out ~wire 0 11181 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[24:0]wire~ 0 11182 (_array ~wire ((_dto i 24 i 0)))))
		(_port (_int dbg_out ~[24:0]wire~ 0 11182 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int dbg_out_ext ~[2:0]wire~ 0 11183 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int global_test_en_l ~wire 0 11185 (_arch (_in)))(_net scalared)(_flags2))
		(_sig (_int maw_fifo0_pop ~wire 0 11199 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_depend_ok ~wire 0 11200 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_fifo_push ~wire 0 11201 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg1_disallow_excl ~wire 0 11202 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg1_sgl_slv_wr ~wire 0 11203 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg1_wrs_block_rds ~wire 0 11204 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[15:0]wire~ 0 11205 (_array ~wire ((_dto i 15 i 0)))))
		(_sig (_int err_new_slv ~[15:0]wire~ 0 11205 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wr_reg_decode ~[15:0]wire~ 0 11206 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wr_reg_data ~[31:0]wire~ 0 11207 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[71:0]wire~ 0 11208 (_array ~wire ((_dto i 71 i 0)))))
		(_sig (_int slv_ex_info0_ff ~[71:0]wire~ 0 11208 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_ex_info1_ff ~[71:0]wire~ 0 11209 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_ex_new_valid0 ~wire 0 11210 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_ex_new_valid1 ~wire 0 11211 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ar_agen_addr ~[15:0]wire~ 0 11212 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slvram_rd_out ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 11213 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[63:0]wire~ 0 11214 (_array ~wire ((_dto i 63 i 0)))))
		(_sig (_int sram_rd_data_a ~[63:0]wire~ 0 11214 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[10:0]wire~ 0 11215 (_array ~wire ((_dto i 10 i 0)))))
		(_sig (_int slvram_waddr_ff ~[10:0]wire~ 0 11215 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slvram_we_ff ~[7:0]wire~ 0 11216 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slvram_write_data_ff ~[63:0]wire~ 0 11217 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int aw_agen_addr ~[15:0]wire~ 0 11218 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int aw_agen_valid ~wire 0 11219 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmdram_we ~[15:0]wire~ 0 11220 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slvram_wr_data ~[63:0]wire~ 0 11221 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int awfifo_valid ~wire 0 11222 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wfifo_valid ~wire 0 11223 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int awfifo_out ~[71:0]wire~ 0 11224 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[C_S_AXI_DATA_WIDTH*9/8+1-1:0]wire~ 0 11225 (_array ~wire ((_range  50)))))
		(_sig (_int wfifo_out ~[C_S_AXI_DATA_WIDTH*9/8+1-1:0]wire~ 0 11225 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg1_sgl_slv_rd ~wire 0 11226 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rd_reg_decode ~[15:0]wire~ 0 11227 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rd_reg_data_raw ~[31:0]wire~ 0 11228 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_ex_valid0_ff ~wire 0 11229 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_ex_valid1_ff ~wire 0 11230 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ar_agen0_addr ~[15:0]wire~ 0 11231 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ar_agen0_valid ~wire 0 11232 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int arfifo_valid ~wire 0 11233 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int arfifo_out ~[71:0]wire~ 0 11234 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[127:0]wire~ 0 11235 (_array ~wire ((_dto i 127 i 0)))))
		(_sig (_int cmd_out_mr_i ~[127:0]wire~ 0 11235 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg0_m_enable_ff ~wire 0 11236 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg0_loop_en_ff ~wire 0 11237 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[9:0]wire~ 0 11238 (_array ~wire ((_dto i 9 i 0)))))
		(_sig (_int reg0_mw_ptr_ff ~[9:0]wire~ 0 11238 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg0_m_enable_cmdram_mrw ~wire 0 11239 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg0_m_enable_cmdram_mrw_ff ~wire 0 11240 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg0_m_enable_3ff ~wire 0 11241 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mw_done_ff ~wire 0 11242 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int b_resp_unexp_ff ~wire 0 11243 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int b_resp_bad_ff ~wire 0 11244 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg0_mw_ptr_update ~[9:0]wire~ 0 11245 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int param_cmdw_delayop_valid ~wire 0 11246 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[23:0]wire~ 0 11247 (_array ~wire ((_dto i 23 i 0)))))
		(_sig (_int param_cmdw_count ~[23:0]wire~ 0 11247 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int param_cmdw_repeatfixedop_valid ~wire 0 11248 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int param_cmdw_disable_submitincr ~wire 0 11249 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmd_out_mw ~[127:0]wire~ 0 11250 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmdram_mw_regslice_id_stable ~wire 0 11251 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mram_out ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 11252 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_agen_addr ~[15:0]wire~ 0 11253 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[8:0]wire~ 0 11254 (_array ~wire ((_dto i 8 i 0)))))
		(_sig (_int mrd_complete_ptr_ff ~[8:0]wire~ 0 11254 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Maw_fifow_dbgout ~[15:0]wire~ 0 11255 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_ptr_new_ff ~[9:0]wire~ 0 11256 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_ptr_new_2ff ~[9:0]wire~ 0 11257 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_fifo_push_ff ~wire 0 11258 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmdram_mr_regslice_id_stable ~wire 0 11259 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmd_out_mr ~[127:0]wire~ 0 11260 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int param_cmdr_delayop_valid ~wire 0 11261 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int param_cmdr_count ~[23:0]wire~ 0 11262 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int param_cmdr_repeatfixedop_valid ~wire 0 11263 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int param_cmdr_disable_submitincr ~wire 0 11264 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mram_waddr_ff ~[10:0]wire~ 0 11265 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mram_we_ff ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 11266 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mram_write_data_ff ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 11267 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg0_mr_ptr_ff ~[9:0]wire~ 0 11268 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mr_done_ff ~wire 0 11269 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mr_fifo_out_resp_bad ~wire 0 11270 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mr_bad_last_ff ~wire 0 11271 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mr_unexp ~wire 0 11272 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg0_mr_ptr_update ~[9:0]wire~ 0 11273 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mwr_complete_ptr_ff ~[8:0]wire~ 0 11274 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_ptr_new_ff ~[9:0]wire~ 0 11275 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_ptr_new_2ff ~[9:0]wire~ 0 11276 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_fifo_push_ff ~wire 0 11277 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int param_cmdr_submitcnt_ff ~[23:0]wire~ 0 11278 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int param_cmdw_submitcnt_ff ~[23:0]wire~ 0 11279 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmd_out_mw_regslice ~[127:0]wire~ 0 11280 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmd_out_mr_regslice ~[127:0]wire~ 0 11281 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmd_out_mw_regslice_ff ~[127:0]wire~ 0 11282 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmd_out_mr_regslice_ff ~[127:0]wire~ 0 11283 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rddec6_valid_ff ~wire 0 11284 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_ex_info1 ~[71:0]wire~ 0 11285 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_ex_toggle_ff ~wire 0 11286 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_fifow_notfull ~wire 0 11287 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg0_mr_ptr ~[9:0]wire~ 0 11288 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg0_mw_ptr ~[9:0]wire~ 0 11289 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_delay_ok_ff ~wire 0 11290 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_cnt_do_dec ~wire 0 11291 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_fifo_notfull ~wire 0 11292 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mawtrk_free ~[3:0]wire~ 0 11293 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_fifo0_notfull ~wire 0 11294 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_fifo1_notfull ~wire 0 11295 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_fifo2_notfull ~wire 0 11296 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_fifo3_notfull ~wire 0 11297 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_block_push_ff ~wire 0 11298 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int b_resp_bad ~wire 0 11299 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int b_complete_ff ~wire 0 11300 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_ptr_new ~[9:0]wire~ 0 11301 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_fifow_push ~wire 0 11302 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_complete_doinc ~wire 0 11303 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_done ~wire 0 11304 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mr_done ~wire 0 11305 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mw_done ~wire 0 11306 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_fifo0_user_disableincr ~wire 0 11307 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_disableincr ~wire 0 11308 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_disableincr_ff ~wire 0 11309 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg0_rev ~[7:0]wire~ 0 11310 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_fifo1_pop ~wire 0 11311 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_agen_done ~wire 0 11312 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mw_fifo_valid ~wire 0 11313 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mw_fifo_pop ~wire 0 11314 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mw_fifo_notfull ~wire 0 11315 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_fifow_pop ~wire 0 11316 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_fifow_valid ~wire 0 11317 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_done ~wire 0 11318 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_valid ~wire 0 11319 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_fifo_push ~wire 0 11320 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_complete_depth ~[8:0]wire~ 0 11321 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mwr_complete_ptr ~[8:0]wire~ 0 11322 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_complete_next2 ~[15:0]wire~ 0 11323 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_complete_vec_ff ~[15:0]wire~ 0 11324 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_complete_doinc ~wire 0 11325 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_complete_inc_exp ~[15:0]wire~ 0 11326 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int maw_agen_valid ~wire 0 11327 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mar_param_disableincr_ff ~wire 0 11328 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int addrram_rd_out ~[31:0]wire~ 0 11329 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int extn_param_cmdw_delayop_valid ~wire 0 11331 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int extn_param_cmdw_count ~[23:0]wire~ 0 11332 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int extn_param_cmdw_repeatfixedop_valid ~wire 0 11333 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int extn_param_cmdw_disable_submitincr ~wire 0 11334 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int extn_cmd_out_mw ~[127:0]wire~ 0 11335 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int extn_cmd_out_mw_ext ~[31:0]wire~ 0 11336 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmd_out_mw_ext ~[31:0]wire~ 0 11337 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int prm_out_mw ~[31:0]wire~ 0 11338 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int extn_cmd_out_mr ~[127:0]wire~ 0 11341 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int extn_param_cmdr_delayop_valid ~wire 0 11342 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int extn_param_cmdr_count ~[23:0]wire~ 0 11343 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int extn_param_cmdr_repeatfixedop_valid ~wire 0 11344 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int extn_param_cmdr_disable_submitincr ~wire 0 11345 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int extn_cmd_out_mr_ext ~[31:0]wire~ 0 11346 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmd_out_mr_ext ~[31:0]wire~ 0 11347 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int prm_out_mr ~[31:0]wire~ 0 11348 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#11934,11935_0@ (_arch 0 0 11934 (_prcs 0(_ass)(_simple)(_trgt(84)(85))
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 2 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst slv_wr 0 11354 (_ent . axi_traffic_gen_v2_0_21_s_w_channel)
		(_gen
			((C_BASEADDR) (C_BASEADDR))
			((C_HIGHADDR) (C_HIGHADDR))
			((C_S_AXI_ID_WIDTH) (C_S_AXI_ID_WIDTH))
			((C_S_AXI_DATA_WIDTH) (C_S_AXI_DATA_WIDTH))
			((C_S_AXI_AWUSER_WIDTH) (C_S_AXI_AWUSER_WIDTH))
			((C_ZERO_INVALID) (C_ZERO_INVALID))
			((INA_OFF) (INA_OFF))
			((ID_OFF) (ID_OFF))
			((C_NO_EXCL) (C_NO_EXCL))
			((C_ATG_BASIC_AXI4) (C_ATG_BASIC_AXI4))
			((C_ATG_AXI4LITE) (C_ATG_AXI4LITE))
		)
		(_port
			((Clk) (s_axi_aclk))
			((rst_l) (s_axi_aresetn))
			((awid_s) (awid_s))
			((awaddr_s) (awaddr_s))
			((awlen_s) (awlen_s))
			((awsize_s) (awsize_s))
			((awburst_s) (awburst_s))
			((awlock_s) (awlock_s))
			((awcache_s) (awcache_s))
			((awprot_s) (awprot_s))
			((awqos_s) (awqos_s))
			((awuser_s) (awuser_s))
			((awvalid_s) (awvalid_s))
			((awready_s) (awready_s))
			((wlast_s) (wlast_s))
			((wdata_s) (wdata_s))
			((wstrb_s) (wstrb_s))
			((wvalid_s) (wvalid_s))
			((wready_s) (wready_s))
			((bid_s) (bid_s))
			((bresp_s) (bresp_s))
			((bvalid_s) (bvalid_s))
			((bready_s) (bready_s))
			((reg1_disallow_excl) (reg1_disallow_excl))
			((reg1_sgl_slv_wr) (reg1_sgl_slv_wr))
			((reg1_wrs_block_rds) (reg1_wrs_block_rds))
			((err_new_slv) (err_new_slv))
			((wr_reg_decode) (wr_reg_decode))
			((wr_reg_data) (wr_reg_data))
			((slv_ex_info0_ff) (slv_ex_info0_ff))
			((slv_ex_valid0_ff) (slv_ex_valid0_ff))
			((slv_ex_info1_ff) (slv_ex_info1_ff))
			((slv_ex_valid1_ff) (slv_ex_valid1_ff))
			((slv_ex_new_valid0) (slv_ex_new_valid0))
			((slv_ex_new_valid1) (slv_ex_new_valid1))
			((ar_agen_addr) (ar_agen_addr))
			((slvram_rd_out) (slvram_rd_out))
			((sram_rd_data_a) (sram_rd_data_a))
			((slvram_waddr_ff) (slvram_waddr_ff))
			((slvram_we_ff) (slvram_we_ff))
			((slvram_write_data_ff) (slvram_write_data_ff))
			((aw_agen_addr) (aw_agen_addr))
			((aw_agen_valid_out) (aw_agen_valid))
			((cmdram_we) (cmdram_we))
			((slvram_wr_data) (slvram_wr_data))
			((awfifo_valid) (awfifo_valid))
			((awfifo_out) (awfifo_out))
			((wfifo_valid) (wfifo_valid))
			((wfifo_out) (wfifo_out))
		)
	)
	(_inst slv_rd 0 11419 (_ent . axi_traffic_gen_v2_0_21_s_r_channel)
		(_gen
			((C_BASEADDR) (C_BASEADDR))
			((C_HIGHADDR) (C_HIGHADDR))
			((C_ZERO_INVALID) (C_ZERO_INVALID))
			((C_NO_EXCL) (C_NO_EXCL))
			((C_S_AXI_ID_WIDTH) (C_S_AXI_ID_WIDTH))
			((C_S_AXI_ARUSER_WIDTH) (C_S_AXI_ARUSER_WIDTH))
			((C_S_AXI_DATA_WIDTH) (C_S_AXI_DATA_WIDTH))
			((INA_OFF) (INA_OFF))
			((ID_OFF) (ID_OFF))
			((C_ATG_BASIC_AXI4) (C_ATG_BASIC_AXI4))
			((C_ATG_AXI4LITE) (C_ATG_AXI4LITE))
		)
		(_port
			((Clk) (s_axi_aclk))
			((rst_l) (s_axi_aresetn))
			((arid_s) (arid_s))
			((araddr_s) (araddr_s))
			((arlen_s) (arlen_s))
			((arsize_s) (arsize_s))
			((arburst_s) (arburst_s))
			((arlock_s) (arlock_s))
			((arcache_s) (arcache_s))
			((arprot_s) (arprot_s))
			((arqos_s) (arqos_s))
			((aruser_s) (aruser_s))
			((arvalid_s) (arvalid_s))
			((arready_s) (arready_s))
			((rid_s) (rid_s))
			((rlast_s) (rlast_s))
			((rdata_s) (rdata_s))
			((rresp_s) (rresp_s))
			((rvalid_s) (rvalid_s))
			((rready_s) (rready_s))
			((reg1_sgl_slv_rd) (reg1_sgl_slv_rd))
			((rd_reg_decode) (rd_reg_decode))
			((rd_reg_data_raw) (rd_reg_data_raw))
			((reg1_disallow_excl) (reg1_disallow_excl))
			((rddec6_valid_ff) (rddec6_valid_ff))
			((slv_ex_info0_ff) (slv_ex_info0_ff))
			((slv_ex_valid0_ff) (slv_ex_valid0_ff))
			((slv_ex_info1_ff) (slv_ex_info1_ff))
			((slv_ex_info1) (slv_ex_info1))
			((slv_ex_valid1_ff) (slv_ex_valid1_ff))
			((slv_ex_toggle_ff) (slv_ex_toggle_ff))
			((slv_ex_new_valid0) (slv_ex_new_valid0))
			((slv_ex_new_valid1) (slv_ex_new_valid1))
			((ar_agen_addr) (ar_agen_addr))
			((slvram_rd_out) (slvram_rd_out))
			((ar_agen0_addr) (ar_agen0_addr))
			((ar_agen0_valid_out) (ar_agen0_valid))
			((addrram_rd_out) (addrram_rd_out))
			((arfifo_valid) (arfifo_valid))
			((arfifo_out) (arfifo_out))
			((cmd_out_mr_i) (cmd_out_mr_i))
		)
	)
	(_generate ATG_PARARAM_MW_YES 0 11478 (_vif  (_code 28))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#11479,11480,11481,11482,11484,11485_2@ (_arch 2 0 11479 (_prcs 0(_ass)(_simple)(_trgt(218)(219)(220)(221)(166)(167))
	  		)))
	  		(@ASSIGN#11483_3@ (_arch 3 0 11483 (_prcs 4(_ass)(_simple)(_trgt(222))(_sens(170))
	  		)))
	  		(@INTERNAL#0_4@ (_int 4 0 0 0 (_prcs 7 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_PARARAM_MW_NO 0 11491 (_vif  (_code 29))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#11492_5@ (_arch 5 0 11492 (_prcs 0(_ass)(_simple)(_trgt(218))(_sens(134))
	  		)))
	  		(@ASSIGN#11493_6@ (_arch 6 0 11493 (_prcs 1(_ass)(_simple)(_trgt(219))(_sens(135))
	  		)))
	  		(@ASSIGN#11494_7@ (_arch 7 0 11494 (_prcs 2(_ass)(_simple)(_trgt(220))(_sens(136))
	  		)))
	  		(@ASSIGN#11495_8@ (_arch 8 0 11495 (_prcs 3(_ass)(_simple)(_trgt(221))(_sens(137))
	  		)))
	  		(@ASSIGN#11496_9@ (_arch 9 0 11496 (_prcs 4(_ass)(_simple)(_trgt(222))(_sens(138))
	  		)))
	  		(@INTERNAL#0_10@ (_int 10 0 0 0 (_prcs 5 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_inst mst_wr 0 11501 (_ent . axi_traffic_gen_v2_0_21_m_w_channel)
		(_gen
			((C_M_AXI_THREAD_ID_WIDTH) (C_M_AXI_THREAD_ID_WIDTH))
			((C_ZERO_INVALID) (C_ZERO_INVALID))
			((C_M_AXI_AWUSER_WIDTH) (C_M_AXI_AWUSER_WIDTH))
			((C_M_AXI_DATA_WIDTH) (C_M_AXI_DATA_WIDTH))
			((C_M_AXI_ADDR_WIDTH) (C_M_AXI_ADDR_WIDTH))
			((C_ATG_BASIC_AXI4) (C_ATG_BASIC_AXI4))
			((C_ATG_AXI4LITE) (C_ATG_AXI4LITE))
		)
		(_port
			((Clk) (s_axi_aclk))
			((rst_l) (s_axi_aresetn))
			((awid_m) (awid_m))
			((awaddr_m) (awaddr_m))
			((awlen_m) (awlen_m))
			((awsize_m) (awsize_m))
			((awburst_m) (awburst_m))
			((awlock_m) (awlock_m))
			((awcache_m) (awcache_m))
			((awprot_m) (awprot_m))
			((awqos_m) (awqos_m))
			((awuser_m) (awuser_m))
			((awvalid_m) (awvalid_m))
			((awready_m) (awready_m))
			((wlast_m) (wlast_m))
			((wdata_m) (wdata_m))
			((wstrb_m) (wstrb_m))
			((wvalid_m) (wvalid_m))
			((wready_m) (wready_m))
			((bid_m) (bid_m))
			((bresp_m) (bresp_m))
			((bvalid_m) (bvalid_m))
			((bready_m) (bready_m))
			((reg0_m_enable_ff) (reg0_m_enable_ff))
			((reg0_mw_ptr_ff) (reg0_mw_ptr_ff))
			((reg0_m_enable_cmdram_mrw) (reg0_m_enable_cmdram_mrw))
			((reg0_m_enable_cmdram_mrw_ff) (reg0_m_enable_cmdram_mrw_ff))
			((reg0_m_enable_3ff) (reg0_m_enable_3ff))
			((reg0_loop_en_ff) (reg0_loop_en_ff))
			((mw_done_ff) (mw_done_ff))
			((b_resp_unexp_ff) (b_resp_unexp_ff))
			((b_resp_bad_ff) (b_resp_bad_ff))
			((reg0_mw_ptr_update) (reg0_mw_ptr_update))
			((param_cmdw_delayop_valid) (extn_param_cmdw_delayop_valid))
			((param_cmdw_count) (extn_param_cmdw_count))
			((param_cmdw_repeatfixedop_valid) (extn_param_cmdw_repeatfixedop_valid))
			((param_cmdw_disable_submitincr) (extn_param_cmdw_disable_submitincr))
			((cmd_out_mw) (extn_cmd_out_mw))
			((cmd_out_mw_ext) (extn_cmd_out_mw_ext))
			((cmdram_mw_regslice_id_stable) (cmdram_mw_regslice_id_stable))
			((mram_out) (mram_out))
			((maw_agen_addr) (maw_agen_addr))
			((mwr_complete_ptr_ff) (mwr_complete_ptr_ff))
			((mrd_complete_ptr_ff) (mrd_complete_ptr_ff))
			((Maw_fifow_dbgout) (Maw_fifow_dbgout))
			((maw_ptr_new_ff) (maw_ptr_new_ff))
			((maw_ptr_new_2ff) (maw_ptr_new_2ff))
			((maw_fifo_push_ff) (maw_fifo_push_ff))
			((maw_fifow_notfull) (maw_fifow_notfull))
			((maw_delay_ok_ff) (maw_delay_ok_ff))
			((maw_cnt_do_dec) (maw_cnt_do_dec))
			((maw_fifo_notfull) (maw_fifo_notfull))
			((mawtrk_free) (mawtrk_free))
			((maw_fifo0_notfull) (maw_fifo0_notfull))
			((maw_fifo1_notfull) (maw_fifo1_notfull))
			((maw_fifo2_notfull) (maw_fifo2_notfull))
			((maw_fifo3_notfull) (maw_fifo3_notfull))
			((maw_block_push_ff) (maw_block_push_ff))
			((b_resp_bad) (b_resp_bad))
			((b_complete_ff) (b_complete_ff))
			((maw_ptr_new) (maw_ptr_new))
			((maw_fifow_push) (maw_fifow_push))
			((mw_done) (mw_done))
			((maw_fifo0_user_disableincr) (maw_fifo0_user_disableincr))
			((maw_disableincr) (maw_disableincr))
			((maw_disableincr_ff) (maw_disableincr_ff))
			((maw_fifo1_pop) (maw_fifo1_pop))
			((maw_fifo0_pop) (maw_fifo0_pop))
			((maw_agen_done) (maw_agen_done))
			((mw_fifo_valid) (mw_fifo_valid))
			((mw_fifo_pop) (mw_fifo_pop))
			((mw_fifo_notfull) (mw_fifo_notfull))
			((maw_fifow_pop) (maw_fifow_pop))
			((maw_fifow_valid) (maw_fifow_valid))
			((maw_done) (maw_done))
			((mrd_done) (mr_done))
			((maw_valid) (maw_valid))
			((maw_fifo_push) (maw_fifo_push))
			((maw_depend_ok) (maw_depend_ok))
			((maw_complete_depth) (maw_complete_depth))
			((mwr_complete_ptr) (mwr_complete_ptr))
			((maw_complete_next2) (maw_complete_next2))
			((maw_complete_vec_ff) (maw_complete_vec_ff))
			((maw_complete_doinc) (maw_complete_doinc))
			((maw_complete_inc_exp) (maw_complete_inc_exp))
			((maw_agen_valid) (maw_agen_valid))
		)
	)
	(_generate ATG_PARARAM_MR_YES 0 11600 (_vif  (_code 30))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#11601_11@ (_arch 11 0 11601 (_prcs 0(_ass)(_simple)(_trgt(226))(_sens(148))
	  		)))
	  		(@ASSIGN#11602_12@ (_arch 12 0 11602 (_prcs 1(_ass)(_simple)(_trgt(227))(_sens(149))
	  		)))
	  		(@ASSIGN#11603_13@ (_arch 13 0 11603 (_prcs 2(_ass)(_simple)(_trgt(228))(_sens(150))
	  		)))
	  		(@ASSIGN#11604_14@ (_arch 14 0 11604 (_prcs 3(_ass)(_simple)(_trgt(229))(_sens(151))
	  		)))
	  		(@ASSIGN#11605_15@ (_arch 15 0 11605 (_prcs 4(_ass)(_simple)(_trgt(230))(_sens(152))
	  		)))
	  		(@INTERNAL#0_16@ (_int 16 0 0 0 (_prcs 5 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_PARARAM_MR_NO 0 11611 (_vif  (_code 31))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#11612_17@ (_arch 17 0 11612 (_prcs 0(_ass)(_simple)(_trgt(226))(_sens(171))
	  		)))
	  		(@ASSIGN#11613,11614,11615,11616_18@ (_arch 18 0 11613 (_prcs 1(_ass)(_simple)(_trgt(227)(228)(229)(230))
	  		)))
	  		(@INTERNAL#0_19@ (_int 19 0 0 0 (_prcs 5 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_inst mst_rd 0 11622 (_ent . axi_traffic_gen_v2_0_21_m_r_channel)
		(_gen
			((C_M_AXI_THREAD_ID_WIDTH) (C_M_AXI_THREAD_ID_WIDTH))
			((C_M_AXI_ARUSER_WIDTH) (C_M_AXI_ARUSER_WIDTH))
			((C_ZERO_INVALID) (C_ZERO_INVALID))
			((C_M_AXI_DATA_WIDTH) (C_M_AXI_DATA_WIDTH))
			((C_M_AXI_ADDR_WIDTH) (C_M_AXI_ADDR_WIDTH))
			((C_ATG_BASIC_AXI4) (C_ATG_BASIC_AXI4))
			((C_ATG_AXI4LITE) (C_ATG_AXI4LITE))
		)
		(_port
			((Clk) (s_axi_aclk))
			((rst_l) (s_axi_aresetn))
			((arid_m) (arid_m))
			((araddr_m) (araddr_m))
			((arlen_m) (arlen_m))
			((arsize_m) (arsize_m))
			((arburst_m) (arburst_m))
			((arlock_m) (arlock_m))
			((arcache_m) (arcache_m))
			((arprot_m) (arprot_m))
			((arqos_m) (arqos_m))
			((aruser_m) (aruser_m))
			((arvalid_m) (arvalid_m))
			((arready_m) (arready_m))
			((rid_m) (rid_m))
			((rlast_m) (rlast_m))
			((rdata_m) (rdata_m))
			((rresp_m) (rresp_m))
			((rvalid_m) (rvalid_m))
			((rready_m) (rready_m))
			((cmdram_mr_regslice_id_stable) (cmdram_mr_regslice_id_stable))
			((cmd_out_mr) (extn_cmd_out_mr))
			((cmd_out_mr_ext) (extn_cmd_out_mr_ext))
			((param_cmdr_delayop_valid) (extn_param_cmdr_delayop_valid))
			((param_cmdr_count) (extn_param_cmdr_count))
			((param_cmdr_repeatfixedop_valid) (extn_param_cmdr_repeatfixedop_valid))
			((param_cmdr_disable_submitincr) (extn_param_cmdr_disable_submitincr))
			((mram_waddr_ff) (mram_waddr_ff))
			((mram_we_ff) (mram_we_ff))
			((mram_write_data_ff) (mram_write_data_ff))
			((reg0_m_enable_ff) (reg0_m_enable_ff))
			((reg0_mr_ptr_ff) (reg0_mr_ptr_ff))
			((reg0_m_enable_cmdram_mrw_ff) (reg0_m_enable_cmdram_mrw_ff))
			((reg0_m_enable_cmdram_mrw) (reg0_m_enable_cmdram_mrw))
			((reg0_m_enable_3ff) (reg0_m_enable_3ff))
			((reg0_loop_en_ff) (reg0_loop_en_ff))
			((mr_done_ff) (mr_done_ff))
			((mr_fifo_out_resp_bad) (mr_fifo_out_resp_bad))
			((mr_bad_last_ff) (mr_bad_last_ff))
			((mr_unexp) (mr_unexp))
			((reg0_mr_ptr_update) (reg0_mr_ptr_update))
			((mwr_complete_ptr_ff) (mwr_complete_ptr_ff))
			((mrd_complete_ptr_ff) (mrd_complete_ptr_ff))
			((mar_ptr_new_ff) (mar_ptr_new_ff))
			((mar_ptr_new_2ff) (mar_ptr_new_2ff))
			((mar_fifo_push_ff) (mar_fifo_push_ff))
			((mar_complete_doinc) (mar_complete_doinc))
			((mar_done) (mar_done))
			((mr_done) (mr_done))
			((mwr_done) (mw_done))
			((mar_param_disableincr_ff) (mar_param_disableincr_ff))
			((mar_fifo_push) (mar_fifo_push))
		)
	)
	(_inst cmd_blk 0 11685 (_ent . axi_traffic_gen_v2_0_21_cmdram_wrap)
		(_gen
			((C_FAMILY) (C_FAMILY))
			((C_ATG_BASIC_AXI4) (C_ATG_BASIC_AXI4))
			((C_M_AXI_DATA_WIDTH) (C_M_AXI_DATA_WIDTH))
			((C_RAMINIT_CMDRAM0_F) (C_RAMINIT_CMDRAM0_F))
			((C_RAMINIT_CMDRAM1_F) (C_RAMINIT_CMDRAM1_F))
			((C_RAMINIT_CMDRAM2_F) (C_RAMINIT_CMDRAM2_F))
			((C_RAMINIT_CMDRAM3_F) (C_RAMINIT_CMDRAM3_F))
		)
		(_port
			((Clk) (s_axi_aclk))
			((rst_l) (s_axi_aresetn))
			((cmdram_we) (cmdram_we))
			((aw_agen_addr) (aw_agen_addr))
			((reg0_m_enable_ff) (reg0_m_enable_ff))
			((reg0_mw_ptr_update) (reg0_mw_ptr_update))
			((reg0_mr_ptr_update) (reg0_mr_ptr_update))
			((mar_ptr_new_ff) (mar_ptr_new_ff))
			((ar_agen0_addr) (ar_agen0_addr))
			((slvram_wr_data) (slvram_wr_data))
			((arfifo_valid) (arfifo_valid))
			((arfifo_out) (arfifo_out))
			((param_cmdr_submitcnt_ff) (param_cmdr_submitcnt_ff))
			((param_cmdw_submitcnt_ff) (param_cmdw_submitcnt_ff))
			((maw_ptr_new_ff) (maw_ptr_new_ff))
			((cmd_out_mr_i) (cmd_out_mr_i))
			((cmdram_mr_regslice_id_stable) (cmdram_mr_regslice_id_stable))
			((cmd_out_mw_regslice) (cmd_out_mw_regslice))
			((cmd_out_mr_regslice) (cmd_out_mr_regslice))
			((cmd_out_mw_regslice_ff) (cmd_out_mw_regslice_ff))
			((cmd_out_mr_regslice_ff) (cmd_out_mr_regslice_ff))
			((cmdram_mw_regslice_id_stable) (cmdram_mw_regslice_id_stable))
		)
	)
	(_inst sharedram_blk 0 11718 (_ent . axi_traffic_gen_v2_0_21_sharedram_wrap)
		(_gen
			((C_FAMILY) (C_FAMILY))
			((C_S_AXI_DATA_WIDTH) (C_S_AXI_DATA_WIDTH))
			((C_M_AXI_DATA_WIDTH) (C_M_AXI_DATA_WIDTH))
			((C_RAMINIT_SRAM0_F) (C_RAMINIT_SRAM0_F))
		)
		(_port
			((Clk) (s_axi_aclk))
			((rst_l) (s_axi_aresetn))
			((mram_waddr_ff) (mram_waddr_ff))
			((mram_we_ff) (mram_we_ff))
			((mram_write_data_ff) (mram_write_data_ff))
			((mram_out) (mram_out))
			((maw_agen_addr) (maw_agen_addr))
			((slvram_waddr_ff) (slvram_waddr_ff))
			((slvram_we_ff) (slvram_we_ff))
			((slvram_write_data_ff) (slvram_write_data_ff))
			((sram_rd_data_a) (sram_rd_data_a))
			((ar_agen_addr) (ar_agen_addr))
		)
	)
	(_generate ATG_PARARAM_INST_YES 0 11738 (_vif  (_code 32))
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst paramram_blk 0 11739 (_ent . axi_traffic_gen_v2_0_21_paramram_wrap)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  		((C_RAMINIT_PARAMRAM0_F) (C_RAMINIT_PARAMRAM0_F))
	  		((C_S_AXI_DATA_WIDTH) (C_S_AXI_DATA_WIDTH))
	  		((C_M_AXI_DATA_WIDTH) (C_M_AXI_DATA_WIDTH))
	  		((C_M_AXI_ADDR_WIDTH) (C_M_AXI_ADDR_WIDTH))
	  		((C_REPEAT_COUNT) (C_REPEAT_COUNT))
	  		((C_ATG_BASIC_AXI4) (C_ATG_BASIC_AXI4))
	  		((C_AXI_WR_ADDR_SEED) (C_AXI_WR_ADDR_SEED))
	  		((C_AXI_RD_ADDR_SEED) (C_AXI_RD_ADDR_SEED))
	  	)
	  	(_port
	  		((Clk) (s_axi_aclk))
	  		((rst_l) (s_axi_aresetn))
	  		((awfifo_valid) (awfifo_valid))
	  		((awfifo_out) (awfifo_out))
	  		((wfifo_valid) (wfifo_valid))
	  		((wfifo_out) (wfifo_out))
	  		((cmd_out_mr_regslice) (cmd_out_mr_regslice))
	  		((cmd_out_mr_regslice_ff) (cmd_out_mr_regslice_ff))
	  		((cmd_out_mw_regslice) (cmd_out_mw_regslice))
	  		((cmd_out_mw_regslice_ff) (cmd_out_mw_regslice_ff))
	  		((param_cmdw_submitcnt_ff) (param_cmdw_submitcnt_ff))
	  		((param_cmdr_submitcnt_ff) (param_cmdr_submitcnt_ff))
	  		((cmd_out_mr) (cmd_out_mr))
	  		((mar_fifo_push_ff) (mar_fifo_push_ff))
	  		((mar_ptr_new_ff) (mar_ptr_new_ff))
	  		((mar_ptr_new_2ff) (mar_ptr_new_2ff))
	  		((param_cmdr_delayop_valid) (param_cmdr_delayop_valid))
	  		((param_cmdr_count) (param_cmdr_count))
	  		((param_cmdr_repeatfixedop_valid) (param_cmdr_repeatfixedop_valid))
	  		((param_cmdr_disable_submitincr) (param_cmdr_disable_submitincr))
	  		((cmd_out_mw) (cmd_out_mw))
	  		((maw_fifo_push_ff) (maw_fifo_push_ff))
	  		((maw_ptr_new_ff) (maw_ptr_new_ff))
	  		((maw_ptr_new_2ff) (maw_ptr_new_2ff))
	  		((param_cmdw_delayop_valid) (param_cmdw_delayop_valid))
	  		((param_cmdw_count) (param_cmdw_count))
	  		((param_cmdw_repeatfixedop_valid) (param_cmdw_repeatfixedop_valid))
	  		((param_cmdw_disable_submitincr) (param_cmdw_disable_submitincr))
	  	)
	  )
	)
	(_generate EXT_ADDR_BASIC_INST 0 11782 (_vif  (_code 33))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#11783_20@ (_arch 20 0 11783 (_prcs 0(_ass)(_simple)(_trgt(223))(_sens(224))
	  		)))
	  		(@ASSIGN#11784_21@ (_arch 21 0 11784 (_prcs 1(_ass)(_simple)(_trgt(231))(_sens(232))
	  		)))
	  		(@INTERNAL#0_22@ (_int 22 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_PARARAM_64_INST_YES 0 11788 (_vif  (_code 34))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#11834_23@ (_arch 23 0 11834 (_prcs 0(_ass)(_simple)(_trgt(223))(_sens(225))
	  		)))
	  		(@ASSIGN#11835_24@ (_arch 24 0 11835 (_prcs 1(_ass)(_simple)(_trgt(231))(_sens(233))
	  		)))
	  		(@INTERNAL#0_25@ (_int 25 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst paramram_blk 0 11789 (_ent . axi_traffic_gen_v2_0_21_paramram_64_wrap)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  		((C_RAMINIT_PARAMRAM0_F) (C_RAMINIT_PARAMRAM0_F))
	  		((C_S_AXI_DATA_WIDTH) (C_S_AXI_DATA_WIDTH))
	  		((C_M_AXI_DATA_WIDTH) (C_M_AXI_DATA_WIDTH))
	  		((C_M_AXI_ADDR_WIDTH) (C_M_AXI_ADDR_WIDTH))
	  		((C_REPEAT_COUNT) (C_REPEAT_COUNT))
	  		((C_ATG_BASIC_AXI4) (C_ATG_BASIC_AXI4))
	  		((C_AXI_WR_ADDR_SEED) (C_AXI_WR_ADDR_SEED))
	  		((C_AXI_RD_ADDR_SEED) (C_AXI_RD_ADDR_SEED))
	  	)
	  	(_port
	  		((Clk) (s_axi_aclk))
	  		((rst_l) (s_axi_aresetn))
	  		((awfifo_valid) (awfifo_valid))
	  		((awfifo_out) (awfifo_out))
	  		((wfifo_valid) (wfifo_valid))
	  		((wfifo_out) (wfifo_out))
	  		((cmd_out_mr_regslice) (cmd_out_mr_regslice))
	  		((cmd_out_mr_regslice_ff) (cmd_out_mr_regslice_ff))
	  		((cmd_out_mw_regslice) (cmd_out_mw_regslice))
	  		((cmd_out_mw_regslice_ff) (cmd_out_mw_regslice_ff))
	  		((param_cmdw_submitcnt_ff) (param_cmdw_submitcnt_ff))
	  		((param_cmdr_submitcnt_ff) (param_cmdr_submitcnt_ff))
	  		((cmd_out_mr) (cmd_out_mr))
	  		((adr_out_mr) (cmd_out_mr_ext))
	  		((adr_out_mw) (cmd_out_mw_ext))
	  		((prm_out_mr) (prm_out_mr))
	  		((prm_out_mw) (prm_out_mw))
	  		((mar_fifo_push_ff) (mar_fifo_push_ff))
	  		((mar_ptr_new_ff) (mar_ptr_new_ff))
	  		((mar_ptr_new_2ff) (mar_ptr_new_2ff))
	  		((param_cmdr_delayop_valid) (param_cmdr_delayop_valid))
	  		((param_cmdr_count) (param_cmdr_count))
	  		((param_cmdr_repeatfixedop_valid) (param_cmdr_repeatfixedop_valid))
	  		((param_cmdr_disable_submitincr) (param_cmdr_disable_submitincr))
	  		((cmd_out_mw) (cmd_out_mw))
	  		((maw_fifo_push_ff) (maw_fifo_push_ff))
	  		((maw_ptr_new_ff) (maw_ptr_new_ff))
	  		((maw_ptr_new_2ff) (maw_ptr_new_2ff))
	  		((param_cmdw_delayop_valid) (param_cmdw_delayop_valid))
	  		((param_cmdw_count) (param_cmdw_count))
	  		((param_cmdw_repeatfixedop_valid) (param_cmdw_repeatfixedop_valid))
	  		((param_cmdw_disable_submitincr) (param_cmdw_disable_submitincr))
	  	)
	  )
	)
	(_generate ATG_ADDRRAM_INST_YES 0 11840 (_vif  (_code 35))
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst addrram_blk 0 11841 (_ent . axi_traffic_gen_v2_0_21_addrram_wrap)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  		((C_RAMINIT_ADDRRAM0_F) (C_RAMINIT_ADDRRAM0_F))
	  		((C_S_AXI_DATA_WIDTH) (C_S_AXI_DATA_WIDTH))
	  		((C_M_AXI_DATA_WIDTH) (C_M_AXI_DATA_WIDTH))
	  		((C_M_AXI_ADDR_WIDTH) (C_M_AXI_ADDR_WIDTH))
	  		((C_ATG_BASIC_AXI4) (C_ATG_BASIC_AXI4))
	  	)
	  	(_port
	  		((Clk) (s_axi_aclk))
	  		((rst_l) (s_axi_aresetn))
	  		((ar_agen_addr) (ar_agen0_addr))
	  		((ar_agen_valid) (ar_agen0_valid))
	  		((aw_agen_addr) (aw_agen_addr))
	  		((aw_agen_valid) (aw_agen_valid))
	  		((wfifo_valid) (wfifo_valid))
	  		((wfifo_out) (wfifo_out))
	  		((rd_ext_addr) (addrram_rd_out))
	  		((mr_ext_addr) (cmd_out_mr_ext))
	  		((mw_ext_addr) (cmd_out_mw_ext))
	  		((mar_ptr_new_ff) (mar_ptr_new_ff))
	  		((maw_ptr_new_ff) (maw_ptr_new_ff))
	  	)
	  )
	)
	(_generate ATG_ADDRRAM_INST_NO 0 11866 (_vif  (_code 36))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#11867,11868_26@ (_arch 26 0 11867 (_prcs 0(_ass)(_simple)(_trgt(231)(223))
	  		)))
	  		(@INTERNAL#0_27@ (_int 27 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_inst reg_blk 0 11872 (_ent . axi_traffic_gen_v2_0_21_registers)
		(_gen
			((C_IS_COHERENT) (C_IS_COHERENT))
			((C_IS_AFI) (C_IS_AFI))
			((C_M_AXI_DATA_WIDTH) (C_M_AXI_DATA_WIDTH))
			((C_IS_AXI4) (C_IS_AXI4))
			((C_S_AXI_DATA_WIDTH) (C_S_AXI_DATA_WIDTH))
			((C_M_AXI_THREAD_ID_WIDTH) (C_M_AXI_THREAD_ID_WIDTH))
			((C_S_AXI_ID_WIDTH) (C_S_AXI_ID_WIDTH))
			((C_ATG_BASIC_AXI4) (C_ATG_BASIC_AXI4))
			((C_ATG_REPEAT_TYPE) (C_ATG_REPEAT_TYPE))
			((C_ATG_HLTP_MODE) (C_ATG_HLTP_MODE))
			((C_ATG_STATIC) (C_ATG_STATIC))
			((C_ATG_SLAVE_ONLY) (C_ATG_SLAVE_ONLY))
			((C_ATG_SYSTEM_INIT) (C_ATG_SYSTEM_INIT))
			((C_ATG_STREAMING) (C_ATG_STREAMING))
		)
		(_port
			((Clk) (s_axi_aclk))
			((rst_l) (s_axi_aresetn))
			((core_global_start) (core_global_start))
			((core_global_stop) (core_global_stop))
			((wr_reg_decode) (wr_reg_decode))
			((wr_reg_data) (wr_reg_data))
			((reg0_mr_ptr_update) (reg0_mr_ptr_update))
			((reg0_mw_ptr_update) (reg0_mw_ptr_update))
			((mr_done_ff) (mr_done_ff))
			((mw_done_ff) (mw_done_ff))
			((rddec6_valid_ff) (rddec6_valid_ff))
			((err_new_slv) (err_new_slv))
			((rd_reg_decode) (rd_reg_decode))
			((rd_reg_data_raw) (rd_reg_data_raw))
			((slv_ex_info0_ff) (slv_ex_info0_ff))
			((slv_ex_info1_ff) (slv_ex_info1_ff))
			((slv_ex_info1) (slv_ex_info1))
			((slv_ex_valid0_ff) (slv_ex_valid0_ff))
			((slv_ex_valid1_ff) (slv_ex_valid1_ff))
			((slv_ex_toggle_ff) (slv_ex_toggle_ff))
			((b_resp_unexp_ff) (b_resp_unexp_ff))
			((b_resp_bad_ff) (b_resp_bad_ff))
			((mr_unexp) (mr_unexp))
			((mr_fifo_out_resp_bad) (mr_fifo_out_resp_bad))
			((mr_bad_last_ff) (mr_bad_last_ff))
			((reg1_disallow_excl) (reg1_disallow_excl))
			((reg1_sgl_slv_wr) (reg1_sgl_slv_wr))
			((reg1_wrs_block_rds) (reg1_wrs_block_rds))
			((reg1_sgl_slv_rd) (reg1_sgl_slv_rd))
			((reg0_mw_ptr_ff) (reg0_mw_ptr_ff))
			((reg0_m_enable_cmdram_mrw) (reg0_m_enable_cmdram_mrw))
			((reg0_m_enable_cmdram_mrw_ff) (reg0_m_enable_cmdram_mrw_ff))
			((reg0_m_enable_ff) (reg0_m_enable_ff))
			((reg0_m_enable_3ff) (reg0_m_enable_3ff))
			((reg0_loop_en_ff) (reg0_loop_en_ff))
			((reg0_mr_ptr_ff) (reg0_mr_ptr_ff))
			((err_out) (err_out))
			((irq_out) (irq_out))
			((reg0_mr_ptr) (reg0_mr_ptr))
			((reg0_mw_ptr) (reg0_mw_ptr))
			((reg0_rev) (reg0_rev))
		)
	)
	(_model . axi_traffic_gen_v2_0_21_basic_n_full_top 51 -1)

)
V 000074 55 7685          1580965269834 axi_traffic_gen_v2_0_21_axis_fifo
(_unit VERILOG 6.3579.6.768 (axi_traffic_gen_v2_0_21_axis_fifo 0 12000(axi_traffic_gen_v2_0_21_axis_fifo 0 12000))
	(_version vde)
	(_time 1580965269037 2020.02.05 23:01:09)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 21))
	(_code 1615101018414b034512024d45101710101010101f)
	(_ent
		(_time 1580965269037)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 12002 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int WIDTH ~vector~0 0 12002 \33\ (_ent -1 (_cnst \33\))))
		(_type (_int ~vector~1 0 12003 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int HEADREG ~vector~1 0 12003 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~2 0 12004 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ZERO_INVALID ~vector~2 0 12004 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~3 0 12005 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int FULL_LEVEL ~vector~3 0 12005 \14\ (_ent -1 (_cnst \14\))))
		(_type (_int ~vector~4 0 12006 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEPTH ~vector~4 0 12006 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~5 0 12008 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DEPTHBITS ~vector~5 0 12008 \4\ (_ent -1 (_cnst \4\))))
		(_port (_int Clk ~wire 0 12009 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_port (_int Rst_n ~wire 0 12010 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[WIDTH-1:0]wire~ 0 12012 (_array ~wire ((_range  21)))))
		(_port (_int in_data ~[WIDTH-1:0]wire~ 0 12012 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int in_invalid_data ~[WIDTH-1:0]wire~ 0 12013 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int in_push ~wire 0 12014 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int in_ready ~wire 0 12015 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int in_block_notfull ~wire 0 12016 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int in_block_outvalid ~wire 0 12017 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int out_valid ~wire 0 12018 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int out_notfull ~wire 0 12019 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int out_overflow ~wire 0 12020 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[DEPTHBITS-1:0]wire~ 0 12021 (_array ~wire ((_range  22)))))
		(_port (_int out_depth ~[DEPTHBITS-1:0]wire~ 0 12021 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int out_data ~[WIDTH-1:0]wire~ 0 12022 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[WIDTH-1:0]reg~[DEPTH-1:0]~ 0 12025 (_array ~reg ((_range  23)(_range  24)))))
		(_sig (_int data_ff ~[WIDTH-1:0]reg~[DEPTH-1:0]~ 0 12025 (_arch (_uni ))) (_reg memory )(_flags1))
		(_type (_int ~[WIDTH-1:0]reg~ 0 12026 (_array ~reg ((_range  25)))))
		(_sig (_int headreg_ff ~[WIDTH-1:0]reg~ 0 12026 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[DEPTHBITS-1:0]reg~ 0 12027 (_array ~reg ((_range  26)))))
		(_sig (_int in_ptr_ff ~[DEPTHBITS-1:0]reg~ 0 12027 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int out_ptr_ff ~[DEPTHBITS-1:0]reg~ 0 12027 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[DEPTHBITS:0]reg~ 0 12028 (_array ~reg ((_range  27)))))
		(_sig (_int depth_ff ~[DEPTHBITS:0]reg~ 0 12028 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int valid_ff ~reg 0 12029 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int full_ff ~reg 0 12029 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int notfull_ff ~reg 0 12029 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int valid_filt_ff ~reg 0 12029 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int do_pop ~wire 0 12031 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int in_ptr ~[DEPTHBITS-1:0]wire~ 0 12032 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[DEPTHBITS:0]wire~ 0 12034 (_array ~wire ((_range  28)))))
		(_sig (_int depth ~[DEPTHBITS:0]wire~ 0 12034 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int depth_was1 ~wire 0 12039 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int valid ~wire 0 12040 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int full ~wire 0 12041 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int notfull ~wire 0 12042 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int raw_data ~[WIDTH-1:0]wire~ 0 12044 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int out_ptr ~[DEPTHBITS-1:0]wire~ 0 12045 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int head_raw_data ~[WIDTH-1:0]wire~ 0 12047 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int headreg ~[WIDTH-1:0]wire~ 0 12049 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int valid_filt ~wire 0 12052 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~integer~S 0 12066 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int i ~integer~S 0 12066 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int out_data_pre ~[WIDTH-1:0]wire~ 0 12073 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#12031_0@ (_arch 0 0 12031 (_prcs 0(_ass)(_simple)(_trgt(22))(_sens(5)(21))
			)))
			(@ASSIGN#12032_1@ (_arch 1 0 12032 (_prcs 1(_ass)(_simple)(_trgt(23))(_sens(4)(15(_range 29)))
			)))
			(@ASSIGN#12034_2@ (_arch 2 0 12034 (_prcs 2(_ass)(_simple)(_trgt(24))(_sens(4)(22)(17(_range 30)))
			)))
			(@ASSIGN#12039_3@ (_arch 3 0 12039 (_prcs 3(_ass)(_simple)(_trgt(25))(_sens(17(_range 30)))
			)))
			(@ASSIGN#12040_4@ (_arch 4 0 12040 (_prcs 4(_ass)(_simple)(_trgt(26))(_sens(24(_range 31)))
			)))
			(@ASSIGN#12041_5@ (_arch 5 0 12041 (_prcs 5(_ass)(_simple)(_trgt(27))(_sens(24(_range 31))(6))
			)))
			(@ASSIGN#12042_6@ (_arch 6 0 12042 (_prcs 6(_ass)(_simple)(_trgt(28))(_sens(27))
			)))
			(@ASSIGN#12044_7@ (_arch 7 0 12044 (_prcs 7(_ass)(_simple)(_trgt(29))(_sens(13)(16(_range 32)))
			)))
			(@ASSIGN#12045_8@ (_arch 8 0 12045 (_prcs 8(_ass)(_simple)(_trgt(30))(_sens(22)(16(_range 32)))
			)))
			(@ASSIGN#12047_9@ (_arch 9 0 12047 (_prcs 9(_ass)(_simple)(_trgt(31))(_sens(25)(2(_range 33))(29(_range 34)))
			)))
			(@ASSIGN#12049_10@ (_arch 10 0 12049 (_prcs 10(_ass)(_simple)(_trgt(32))(_sens(18)(4)(2(_range 33))(22)(31(_range 35))(14(_range 36)))
			)))
			(@ASSIGN#12052_11@ (_arch 11 0 12052 (_prcs 11(_ass)(_simple)(_trgt(33))(_sens(26)(21)(22)(7))
			)))
			(@ALWAYS#12055_12@ (_arch 12 0 12055 (_prcs 12(_trgt(15(_range 29))(16(_range 32))(17(_range 30))(18)(21)(19)(20)(14(_range 36)))(_read(1)(23(_range 37))(30(_range 38))(24(_range 39))(26)(33)(27)(28)(32(_range 40)))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ALWAYS#12067_13@ (_arch 13 0 12067 (_prcs 13(_trgt(13))(_read(4)(15(_range 29))(2(_range 41)))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#12073_14@ (_arch 14 0 12073 (_prcs 14(_ass)(_simple)(_trgt(35))(_sens(14(_range 36))(29(_range 34)))
			)))
			(@ASSIGN#12076_15@ (_arch 15 0 12076 (_prcs 15(_ass)(_simple)(_trgt(12(_range 42)))(_sens(21)(3(_range 43))(35(_range 44)))
			)))
			(@ASSIGN#12077_16@ (_arch 16 0 12077 (_prcs 16(_ass)(_alias ((out_valid)(valid_filt_ff)))(_simple)(_trgt(8))(_sens(21))
			)))
			(@ASSIGN#12078_17@ (_arch 17 0 12078 (_prcs 17(_ass)(_alias ((out_notfull)(notfull_ff)))(_simple)(_trgt(9))(_sens(20))
			)))
			(@ASSIGN#12079_18@ (_arch 18 0 12079 (_prcs 18(_ass)(_simple)(_trgt(10))(_sens(17(_index 45)))
			)))
			(@ASSIGN#12080_19@ (_arch 19 0 12080 (_prcs 19(_ass)(_simple)(_trgt(11))(_sens(17(_range 46)))
			)))
			(@INTERNAL#0_20@ (_int 20 0 0 0 (_prcs 20 (_virtual))))
		)
	)
	
	
	(_model . axi_traffic_gen_v2_0_21_axis_fifo 50 -1)

)
V 000078 55 45666         1580965269836 axi_traffic_gen_v2_0_21_streaming_top
(_unit VERILOG 6.3579.6.768 (axi_traffic_gen_v2_0_21_streaming_top 0 12140(axi_traffic_gen_v2_0_21_streaming_top 0 12140))
	(_version vde)
	(_time 1580965269037 2020.02.05 23:01:09)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 141))
	(_code 1615101018414b0340121418044c4610101010101f1015)
	(_ent
		(_time 1580965269037)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 12142 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~0 0 12142 \"virtex7"\ (_ent -1 (_string \V"virtex7"\))))
		(_type (_int ~vector~1 0 12143 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_S_AXI_ID_WIDTH ~vector~1 0 12143 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~2 0 12144 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_S_AXI_DATA_WIDTH ~vector~2 0 12144 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~3 0 12145 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AXIS1_HAS_TKEEP ~vector~3 0 12145 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~4 0 12146 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AXIS1_HAS_TSTRB ~vector~4 0 12146 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~5 0 12147 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AXIS2_HAS_TKEEP ~vector~5 0 12147 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~6 0 12148 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AXIS2_HAS_TSTRB ~vector~6 0 12148 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~7 0 12149 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AXIS_TDATA_WIDTH ~vector~7 0 12149 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~8 0 12150 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AXIS_TUSER_WIDTH ~vector~8 0 12150 \8\ (_ent -1 (_cnst \8\))))
		(_type (_int ~vector~9 0 12151 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AXIS_TID_WIDTH ~vector~9 0 12151 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~10 0 12152 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AXIS_TDEST_WIDTH ~vector~10 0 12152 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~11 0 12153 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ZERO_INVALID ~vector~11 0 12153 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~12 0 12154 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STREAMING_MST_ONLY ~vector~12 0 12154 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~13 0 12155 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STREAMING_MST_LPBK ~vector~13 0 12155 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~14 0 12156 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STREAMING_SLV_LPBK ~vector~14 0 12156 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~15 0 12157 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STREAMING_MAX_LEN_BITS ~vector~15 0 12157 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~16 0 12158 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FIRST_AXIS ~vector~16 0 12158 \2\ (_ent -1 (_cnst \2\))))
		(_type (_int ~vector~17 0 12159 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AXIS_SPARSE_EN ~vector~17 0 12159 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~18 0 12160 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_BASEADDR ~vector~18 0 12160 \32'hffffffff\ (_ent -1 (_cnst \32'hffffffff\))))
		(_type (_int ~vector~19 0 12161 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_HIGHADDR ~vector~19 0 12161 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~20 0 12163 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_STRM_DATA_SEED ~vector~20 0 12163 \16'hABCD\ (_ent -1 (_cnst \16'hABCD\))))
		(_port (_int Clk ~wire 0 12164 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int Rst_n ~wire 0 12165 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int core_global_start ~wire 0 12166 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int core_global_stop ~wire 0 12167 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 12169 (_array ~wire ((_range  192)))))
		(_port (_int awid_s ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 12169 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[31:0]wire~ 0 12170 (_array ~wire ((_dto i 31 i 0)))))
		(_port (_int awaddr_s ~[31:0]wire~ 0 12170 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int awvalid_s ~wire 0 12171 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int awready_s ~wire 0 12172 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int wlast_s ~wire 0 12173 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 12174 (_array ~wire ((_range  193)))))
		(_port (_int wdata_s ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 12174 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXI_DATA_WIDTH/8-1:0]wire~ 0 12175 (_array ~wire ((_range  194)))))
		(_port (_int wstrb_s ~[C_S_AXI_DATA_WIDTH/8-1:0]wire~ 0 12175 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int wvalid_s ~wire 0 12176 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int wready_s ~wire 0 12177 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int bid_s ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 12178 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[1:0]wire~ 0 12179 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int bresp_s ~[1:0]wire~ 0 12179 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int bvalid_s ~wire 0 12180 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int bready_s ~wire 0 12181 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int arid_s ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 12183 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int araddr_s ~[31:0]wire~ 0 12184 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int arvalid_s ~wire 0 12185 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int arready_s ~wire 0 12186 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int rid_s ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 12187 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int rlast_s ~wire 0 12188 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int rdata_s ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 12189 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int rresp_s ~[1:0]wire~ 0 12190 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int rvalid_s ~wire 0 12191 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int rready_s ~wire 0 12192 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int axis1_out_tready ~wire 0 12194 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int axis1_out_tvalid ~wire 0 12195 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int axis1_out_tlast ~wire 0 12196 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[C_AXIS_TDATA_WIDTH-1:0]wire~ 0 12197 (_array ~wire ((_range  195)))))
		(_port (_int axis1_out_tdata ~[C_AXIS_TDATA_WIDTH-1:0]wire~ 0 12197 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 12198 (_array ~wire ((_range  196)))))
		(_port (_int axis1_out_tstrb ~[C_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 12198 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int axis1_out_tkeep ~[C_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 12199 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_AXIS_TUSER_WIDTH-1:0]wire~ 0 12200 (_array ~wire ((_range  197)))))
		(_port (_int axis1_out_tuser ~[C_AXIS_TUSER_WIDTH-1:0]wire~ 0 12200 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_AXIS_TID_WIDTH-1:0]wire~ 0 12201 (_array ~wire ((_range  198)))))
		(_port (_int axis1_out_tid ~[C_AXIS_TID_WIDTH-1:0]wire~ 0 12201 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_AXIS_TDEST_WIDTH-1:0]wire~ 0 12202 (_array ~wire ((_range  199)))))
		(_port (_int axis1_out_tdest ~[C_AXIS_TDEST_WIDTH-1:0]wire~ 0 12202 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int axis1_in_tready ~wire 0 12204 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int axis1_in_tvalid ~wire 0 12205 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int axis1_in_tlast ~wire 0 12206 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int axis1_in_tdata ~[C_AXIS_TDATA_WIDTH-1:0]wire~ 0 12207 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int axis1_in_tstrb ~[C_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 12208 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int axis1_in_tkeep ~[C_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 12209 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int axis1_in_tuser ~[C_AXIS_TUSER_WIDTH-1:0]wire~ 0 12210 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int axis1_in_tid ~[C_AXIS_TID_WIDTH-1:0]wire~ 0 12211 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int axis1_in_tdest ~[C_AXIS_TDEST_WIDTH-1:0]wire~ 0 12212 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[15:0]reg~ 0 12213 (_array ~reg ((_dto i 15 i 0)))))
		(_port (_int axis1_err_counter ~[15:0]reg~ 0 12213 (_arch (_out)))(_reg)(_flags2))
		(_port (_int axis2_in_tready ~wire 0 12215 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int axis2_in_tvalid ~wire 0 12216 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int axis2_in_tlast ~wire 0 12217 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int axis2_in_tdata ~[C_AXIS_TDATA_WIDTH-1:0]wire~ 0 12218 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int axis2_in_tstrb ~[C_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 12219 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int axis2_in_tkeep ~[C_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 12220 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int axis2_in_tuser ~[C_AXIS_TUSER_WIDTH-1:0]wire~ 0 12221 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int axis2_in_tid ~[C_AXIS_TID_WIDTH-1:0]wire~ 0 12222 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int axis2_in_tdest ~[C_AXIS_TDEST_WIDTH-1:0]wire~ 0 12223 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int axis2_out_tready ~wire 0 12225 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int axis2_out_tvalid ~wire 0 12226 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int axis2_out_tlast ~wire 0 12227 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int axis2_out_tdata ~[C_AXIS_TDATA_WIDTH-1:0]wire~ 0 12228 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int axis2_out_tstrb ~[C_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 12229 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int axis2_out_tkeep ~[C_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 12230 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int axis2_out_tuser ~[C_AXIS_TUSER_WIDTH-1:0]wire~ 0 12231 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int axis2_out_tid ~[C_AXIS_TID_WIDTH-1:0]wire~ 0 12232 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int axis2_out_tdest ~[C_AXIS_TDEST_WIDTH-1:0]wire~ 0 12233 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[7:0]wire~ 0 12237 (_array ~wire ((_dto i 7 i 0)))))
		(_sig (_int axis_ex_rev ~[7:0]wire~ 0 12237 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[31:0]reg~ 0 12247 (_array ~reg ((_dto i 31 i 0)))))
		(_sig (_int reg0_ctrl_ff ~[31:0]reg~ 0 12247 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int reg1_config_ff ~[31:0]reg~ 0 12248 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int reg2_tdata_ff ~[31:0]reg~ 0 12249 (_arch (_uni(_cnst \32'h0\))))(_reg)(_flags2))
		(_sig (_int reg1_out0_tlast ~wire 0 12250 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[15:0]wire~ 0 12252 (_array ~wire ((_dto i 15 i 0)))))
		(_sig (_int trand_i ~[15:0]wire~ 0 12252 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg2_word_ff ~[31:0]reg~ 0 12253 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int reg3_word_ff ~[31:0]reg~ 0 12254 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int reg4_word_ff ~[31:0]reg~ 0 12255 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int reg5_word_ff ~[31:0]reg~ 0 12256 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int reg6_word_ff ~[31:0]reg~ 0 12257 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int reg7_word_ff ~[31:0]reg~ 0 12258 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int reg8_word_ff ~[31:0]reg~ 0 12259 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[23:0]wire~ 0 12260 (_array ~wire ((_dto i 23 i 0)))))
		(_sig (_int reg2_tran_len ~[23:0]wire~ 0 12260 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg2_tran_cnt ~[15:0]wire~ 0 12261 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int random_lenth ~wire 0 12262 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int random_delay ~wire 0 12263 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int user_keepstrb ~wire 0 12264 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int s1_out_tdest ~[C_AXIS_TDEST_WIDTH-1:0]wire~ 0 12265 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int delay_cnt ~[15:0]wire~ 0 12266 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int infinite_trans ~wire 0 12267 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int user_keep_strb ~[C_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 12268 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int s1_out_run ~reg 0 12271 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int s1_out_run_ff ~reg 0 12272 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int awaddrbus_ff ~[31:0]reg~ 0 12276 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[C_S_AXI_ID_WIDTH-1:0]reg~ 0 12277 (_array ~reg ((_range  200)))))
		(_sig (_int awid_ff ~[C_S_AXI_ID_WIDTH-1:0]reg~ 0 12277 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int awvalid_s_ff ~reg 0 12278 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int wvalid_s_ff ~reg 0 12279 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int wdatabus_ff ~[31:0]reg~ 0 12280 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[3:0]reg~ 0 12281 (_array ~reg ((_dto i 3 i 0)))))
		(_sig (_int wstrb_ff ~[3:0]reg~ 0 12281 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int slv_aw_valid_ff ~reg 0 12282 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int slv_w_valid_ff ~reg 0 12282 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int slv_wbusy_ff ~reg 0 12283 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int slv_aw_valid ~wire 0 12285 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_awi_valid ~wire 0 12286 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int awaddrbus ~[31:0]wire~ 0 12287 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int awid ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 12288 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int wdatabus ~[31:0]wire~ 0 12289 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[3:0]wire~ 0 12290 (_array ~wire ((_dto i 3 i 0)))))
		(_sig (_int wstrb ~[3:0]wire~ 0 12290 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int rd_out_ff ~[31:0]reg~ 0 12300 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int araddrbus_ff ~[31:0]reg~ 0 12301 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int arid_ff ~[C_S_AXI_ID_WIDTH-1:0]reg~ 0 12302 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int arvalid_s_ff ~reg 0 12303 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int slv_rbusy_ff ~reg 0 12304 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int araddrbus ~[31:0]wire~ 0 12306 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int arid ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 12307 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int slv_arready_ff ~reg 0 12315 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int slv_awready_ff ~reg 0 12315 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int slv_wready_ff ~reg 0 12315 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int slv_bvalid_ff ~reg 0 12316 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int slv_rvalid_ff ~reg 0 12316 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int slv_wr_req_ff ~reg 0 12317 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int slv_rd_req ~wire 0 12320 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_w_valid ~wire 0 12324 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_wr_req ~wire 0 12326 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_rdone ~wire 0 12328 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_wdone ~wire 0 12329 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_rstart ~wire 0 12331 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_wstart ~wire 0 12332 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_rbusy ~wire 0 12334 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_wbusy ~wire 0 12335 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_arready ~wire 0 12337 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int slv_awready ~wire 0 12338 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int slv_wready ~wire 0 12339 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int streaming_wr_reg_sel ~wire 0 12342 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[8:0]wire~ 0 12343 (_array ~wire ((_dto i 8 i 0)))))
		(_sig (_int slvr_reg_dec ~[8:0]wire~ 0 12343 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slvw_reg_dec ~[8:0]wire~ 0 12344 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_reg_wr ~[8:0]wire~ 0 12345 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int slv_bvalid ~wire 0 12347 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int slv_rvalid ~wire 0 12348 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int p2_overflow ~wire 0 12363 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s1_out_ctl_en ~wire 0 12364 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s1_out_ctl_done ~reg 0 12365 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int axis_trn_cnt ~[31:0]reg~ 0 12366 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int wr1clr_done ~wire 0 12368 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg0_ctrl ~[31:0]wire~ 0 12371 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg1_config ~[31:0]wire~ 0 12372 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg2_word ~[31:0]wire~ 0 12373 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg3_word ~[31:0]wire~ 0 12374 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg4_word ~[31:0]wire~ 0 12375 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg5_word ~[31:0]wire~ 0 12376 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg6_word ~[31:0]wire~ 0 12377 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg7_word ~[31:0]wire~ 0 12378 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg8_word ~[31:0]wire~ 0 12379 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int wr_mask ~[31:0]wire~ 0 12380 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int p2_depth ~[3:0]wire~ 0 12396 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int p3_depth ~[3:0]wire~ 0 12396 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int reg0_rd_value ~[31:0]wire~ 0 12398 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reg_early_out ~[31:0]wire~ 0 12400 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rd_out ~[31:0]wire~ 0 12412 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int global_start_pulse ~wire 0 12433 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int global_stop_pulse ~wire 0 12434 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int global_start_1ff ~reg 0 12435 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int global_stop_1ff ~reg 0 12436 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int random_lenth_c ~reg 0 12448 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int random_delay_c ~reg 0 12449 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int user_keepstrb_c ~reg 0 12450 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[C_AXIS_TDEST_WIDTH-1:0]reg~ 0 12451 (_array ~reg ((_range  201)))))
		(_sig (_int s1_out_tdest_c ~[C_AXIS_TDEST_WIDTH-1:0]reg~ 0 12451 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int delay_cnt_c ~[15:0]reg~ 0 12452 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[23:0]reg~ 0 12453 (_array ~reg ((_dto i 23 i 0)))))
		(_sig (_int reg2_tran_len_c ~[23:0]reg~ 0 12453 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int reg2_tran_cnt_c ~[15:0]reg~ 0 12454 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int infinite_trans_c ~reg 0 12455 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int s1_out_reg_en ~wire 0 12492 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int s1_in_reg_en ~wire 0 12493 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int s1_in_run ~reg 0 12494 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int s2_out_reg_en ~wire 0 12495 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int s2_out_run ~reg 0 12496 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int s2_in_reg_en ~wire 0 12497 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int s2_in_run ~reg 0 12498 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int reset_s1_out_en ~wire 0 12499 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int reset_s1_out_done ~wire 0 12500 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int s1_out_ctl_pulse ~wire 0 12510 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int s1_out_ctl_en_ff ~reg 0 12511 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int beat_cnt_i ~[15:0]wire~ 0 12535 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int axis2_in_tstrb_i ~[C_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 12753 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int axis1_gen_in_nxt_data ~wire 0 12822 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int axis1_gen_in_nxt_data_d1 ~reg 0 12823 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int axis1_trand_in_i ~[15:0]wire~ 0 12824 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int axis1_trand_in_i2 ~[C_AXIS_TDATA_WIDTH-1:0]wire~ 0 12825 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int axis1_trand_in ~[C_AXIS_TDATA_WIDTH-1:0]wire~ 0 12826 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int axis1_comp_data ~[C_AXIS_TDATA_WIDTH-1:0]wire~ 0 12827 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int axis1_keep_strb_valid ~[C_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 12828 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int axis1_keep_strb_ext ~[C_AXIS_TDATA_WIDTH-1:0]wire~ 0 12829 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int axis1_keep_strb_int ~[C_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 12830 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int axis1_in_tstrb_i ~[C_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 12839 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int keep_strb_int ~[C_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 12861 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[2*C_AXIS_TDATA_WIDTH/8-1:0]reg~ 0 12862 (_array ~reg ((_range  202)))))
		(_sig (_int sparse_keep_strb_int ~[2*C_AXIS_TDATA_WIDTH/8-1:0]reg~ 0 12862 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[127:0]wire~ 0 12863 (_array ~wire ((_dto i 127 i 0)))))
		(_sig (_int sparse_keep_strb_int_all1 ~[127:0]wire~ 0 12863 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int sparse_keep_strb_int_all0 ~[127:0]wire~ 0 12864 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int axis1_in_last_sampled ~wire 0 12865 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[16:0]reg~ 0 12932 (_array ~reg ((_dto i 16 i 0)))))
		(_sig (_int axis1_err_counter_i ~[16:0]reg~ 0 12932 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[C_AXIS_TDATA_WIDTH/8-1:0]reg~ 0 12936 (_array ~reg ((_range  203)))))
		(_sig (_int stage1_data_cmp ~[C_AXIS_TDATA_WIDTH/8-1:0]reg~ 0 12936 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int \4 \ ~wire -1 12984 (_int (_uni)))(_net)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#12984_0@ (_int 0 0 12984 (_prcs 0(_ass)(_alias ((\4 \)(Rst_n)))(_simple)(_trgt(196))(_sens(1))
			)))
			(@ASSIGN#12237,12250,12422,12426,12428,12866,12867_1@ (_arch 1 0 12237 (_prcs 1(_ass)(_simple)(_trgt(64)(68)(14)(22)(24)(191)(192))
			)))
			(@ASSIGN#12287_2@ (_arch 2 0 12287 (_prcs 3(_ass)(_simple)(_trgt(99))(_sens(94)(88)(5))
			)))
			(@ASSIGN#12288_3@ (_arch 3 0 12288 (_prcs 4(_ass)(_simple)(_trgt(100))(_sens(98)(4(_range 204))(89(_range 205)))
			)))
			(@ASSIGN#12289_4@ (_arch 4 0 12289 (_prcs 5(_ass)(_simple)(_trgt(101))(_sens(95)(92)(9(d_31_0)))
			)))
			(@ASSIGN#12290_5@ (_arch 5 0 12290 (_prcs 6(_ass)(_simple)(_trgt(102))(_sens(95)(93)(10(d_3_0)))
			)))
			(@ALWAYS#12291_6@ (_arch 6 0 12291 (_prcs 7(_trgt(89(_range 205))(88)(90)(92)(91)(93))(_read(1)(100(_range 206))(99)(6)(101)(11)(102))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#12306_7@ (_arch 7 0 12306 (_prcs 8(_ass)(_simple)(_trgt(108))(_sens(18))
			)))
			(@ASSIGN#12307_8@ (_arch 8 0 12307 (_prcs 9(_ass)(_simple)(_trgt(109))(_sens(107)(105(_range 207))(17(_range 208)))
			)))
			(@ALWAYS#12308_9@ (_arch 9 0 12308 (_prcs 10(_trgt(104)(105(_range 207))(106))(_read(1)(108)(109(_range 209))(19))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#12320_10@ (_arch 10 0 12320 (_prcs 11(_ass)(_simple)(_trgt(116))(_sens(19)(110))
			)))
			(@ASSIGN#12321_11@ (_arch 11 0 12321 (_prcs 12(_ass)(_simple)(_trgt(98))(_sens(6)(111))
			)))
			(@ASSIGN#12323_12@ (_arch 12 0 12323 (_prcs 13(_ass)(_simple)(_trgt(97))(_sens(6)(111)(94)(96))
			)))
			(@ASSIGN#12324_13@ (_arch 13 0 12324 (_prcs 14(_ass)(_simple)(_trgt(117))(_sens(11)(112)(95)(96))
			)))
			(@ASSIGN#12326_14@ (_arch 14 0 12326 (_prcs 15(_ass)(_simple)(_trgt(118))(_sens(97)(117))
			)))
			(@ASSIGN#12328_15@ (_arch 15 0 12328 (_prcs 16(_ass)(_simple)(_trgt(119))(_sens(26)(114)(107))
			)))
			(@ASSIGN#12329_16@ (_arch 16 0 12329 (_prcs 17(_ass)(_simple)(_trgt(120))(_sens(16)(113)(96))
			)))
			(@ASSIGN#12331_17@ (_arch 17 0 12331 (_prcs 18(_ass)(_simple)(_trgt(121))(_sens(107)(116))
			)))
			(@ASSIGN#12332_18@ (_arch 18 0 12332 (_prcs 19(_ass)(_simple)(_trgt(122))(_sens(96)(118))
			)))
			(@ASSIGN#12334_19@ (_arch 19 0 12334 (_prcs 20(_ass)(_simple)(_trgt(123))(_sens(119)(121)(107))
			)))
			(@ASSIGN#12335_20@ (_arch 20 0 12335 (_prcs 21(_ass)(_simple)(_trgt(124))(_sens(120)(122)(96))
			)))
			(@ASSIGN#12337,12348_21@ (_arch 21 0 12337 (_prcs 22(_ass)(_simple)(_trgt(125)(133))(_sens(123))
			)))
			(@ASSIGN#12338_22@ (_arch 22 0 12338 (_prcs 23(_ass)(_simple)(_trgt(126))(_sens(97))
			)))
			(@ASSIGN#12339_23@ (_arch 23 0 12339 (_prcs 24(_ass)(_simple)(_trgt(127))(_sens(117))
			)))
			(@ASSIGN#12342_24@ (_arch 24 0 12342 (_prcs 25(_ass)(_simple)(_trgt(128))(_sens(88(d_11_4)))
			)))
			(@ASSIGN#12343_25@ (_arch 25 0 12343 (_prcs 26(_ass)(_simple)(_trgt(129))(_sens(108(d_5_2)))
			)))
			(@ASSIGN#12344_26@ (_arch 26 0 12344 (_prcs 27(_ass)(_simple)(_trgt(130))(_sens(128)(88(d_5_2)))
			)))
			(@ASSIGN#12345_27@ (_arch 27 0 12345 (_prcs 28(_ass)(_simple)(_trgt(131))(_sens(115)(130))
			)))
			(@ASSIGN#12347_28@ (_arch 28 0 12347 (_prcs 29(_ass)(_simple)(_trgt(132))(_sens(124))
			)))
			(@ALWAYS#12350_29@ (_arch 29 0 12350 (_prcs 31(_trgt(96)(107)(94)(95)(111)(112)(110)(113)(114)(115))(_read(1)(124)(123)(97)(117)(126)(127)(125)(132)(133)(118))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#12369_30@ (_arch 30 0 12369 (_prcs 32(_ass)(_simple)(_trgt(138))(_sens(92(1))(92(0))(65(1)))
			)))
			(@ASSIGN#12371_31@ (_arch 31 0 12371 (_prcs 33(_ass)(_simple)(_trgt(139))(_sens(131(0))(92(d_31_2))(138)(92(0))(65(d_31_2))(136)(135))
			)))
			(@ASSIGN#12372_32@ (_arch 32 0 12372 (_prcs 34(_ass)(_simple)(_trgt(140))(_sens(131(1))(92)(66))
			)))
			(@ASSIGN#12373_33@ (_arch 33 0 12373 (_prcs 35(_ass)(_simple)(_trgt(141))(_sens(131(2))(92)(70))
			)))
			(@ASSIGN#12374_34@ (_arch 34 0 12374 (_prcs 36(_ass)(_simple)(_trgt(142))(_sens(137))
			)))
			(@ASSIGN#12375_35@ (_arch 35 0 12375 (_prcs 37(_ass)(_simple)(_trgt(143))(_sens(131(4))(92)(72))
			)))
			(@ASSIGN#12376_36@ (_arch 36 0 12376 (_prcs 38(_ass)(_simple)(_trgt(144))(_sens(131(5))(92)(73))
			)))
			(@ASSIGN#12377_37@ (_arch 37 0 12377 (_prcs 39(_ass)(_simple)(_trgt(145))(_sens(131(6))(92)(74))
			)))
			(@ASSIGN#12378_38@ (_arch 38 0 12378 (_prcs 40(_ass)(_simple)(_trgt(146))(_sens(131(7))(92)(75))
			)))
			(@ASSIGN#12379_39@ (_arch 39 0 12379 (_prcs 41(_ass)(_simple)(_trgt(147))(_sens(131(8))(92(d_7_0))(76))
			)))
			(@ASSIGN#12380_40@ (_arch 40 0 12380 (_prcs 42(_ass)(_simple)(_trgt(148))(_sens(93(3))(93(2))(93(1))(93(0)))
			)))
			(@ASSIGN#12382_41@ (_arch 41 0 12382 (_prcs 43(_ass)(_simple)(_trgt(85))(_sens(75)(74)(73)(72))
			)))
			(@ALWAYS#12384_42@ (_arch 42 0 12384 (_prcs 44(_trgt(65)(66)(70)(71)(72)(73)(74)(75)(76))(_read(1)(139)(140)(141)(142)(143)(144)(145)(146)(147))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#12398_43@ (_arch 43 0 12398 (_prcs 45(_ass)(_simple)(_trgt(151))(_sens(64)(65(d_23_0)))
			)))
			(@ASSIGN#12400_44@ (_arch 44 0 12400 (_prcs 46(_ass)(_simple)(_trgt(152))(_sens(129(0))(151)(129(1))(66)(129(2))(70)(129(3))(71)(129(4))(72)(129(5))(73)(129(6))(74)(129(7))(75)(129(8))(76))
			)))
			(@ASSIGN#12412_45@ (_arch 45 0 12412 (_prcs 47(_ass)(_simple)(_trgt(153))(_sens(121)(152)(103))
			)))
			(@ALWAYS#12414_46@ (_arch 46 0 12414 (_prcs 48(_trgt(103))(_read(153))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#12419_47@ (_arch 47 0 12419 (_prcs 49(_ass)(_alias ((awready_s)(slv_awready_ff)))(_simple)(_trgt(7))(_sens(111))
			)))
			(@ASSIGN#12420_48@ (_arch 48 0 12420 (_prcs 50(_ass)(_alias ((wready_s)(slv_wready_ff)))(_simple)(_trgt(12))(_sens(112))
			)))
			(@ASSIGN#12421_49@ (_arch 49 0 12421 (_prcs 51(_ass)(_simple)(_trgt(13(_range 210)))(_sens(113)(89(_range 205)))
			)))
			(@ASSIGN#12423_50@ (_arch 50 0 12423 (_prcs 53(_ass)(_alias ((bvalid_s)(slv_bvalid_ff)))(_simple)(_trgt(15))(_sens(113))
			)))
			(@ASSIGN#12424_51@ (_arch 51 0 12424 (_prcs 54(_ass)(_alias ((arready_s)(slv_arready_ff)))(_simple)(_trgt(20))(_sens(110))
			)))
			(@ASSIGN#12425_52@ (_arch 52 0 12425 (_prcs 55(_ass)(_simple)(_trgt(21(_range 211)))(_sens(114)(105(_range 207)))
			)))
			(@ASSIGN#12427_53@ (_arch 53 0 12427 (_prcs 57(_ass)(_simple)(_trgt(23(_range 212)))(_sens(114)(103))
			)))
			(@ASSIGN#12429_54@ (_arch 54 0 12429 (_prcs 59(_ass)(_alias ((rvalid_s)(slv_rvalid_ff)))(_simple)(_trgt(25))(_sens(114))
			)))
			(@ALWAYS#12437_55@ (_arch 55 0 12437 (_prcs 60(_trgt(156)(157))(_read(1)(2)(3))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#12441_56@ (_arch 56 0 12441 (_prcs 61(_ass)(_simple)(_trgt(154))(_sens(156)(2))
			)))
			(@ASSIGN#12442_57@ (_arch 57 0 12442 (_prcs 62(_ass)(_simple)(_trgt(155))(_sens(157)(3))
			)))
			(@ALWAYS#12456_58@ (_arch 58 0 12456 (_prcs 63(_trgt(158)(159)(160)(161)(162)(163)(164)(165))(_read(1)(79)(80)(81)(82)(83)(77)(78)(84))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#12479_59@ (_arch 59 0 12479 (_prcs 64(_ass)(_simple)(_trgt(79))(_sens(86)(158)(66(0)))
			)))
			(@ASSIGN#12480_60@ (_arch 60 0 12480 (_prcs 65(_ass)(_simple)(_trgt(80))(_sens(86)(159)(66(1)))
			)))
			(@ASSIGN#12481_61@ (_arch 61 0 12481 (_prcs 66(_ass)(_simple)(_trgt(81))(_sens(86)(160)(66(2)))
			)))
			(@ASSIGN#12482_62@ (_arch 62 0 12482 (_prcs 67(_ass)(_simple)(_trgt(82))(_sens(86)(161)(66(d_15_8)))
			)))
			(@ASSIGN#12483_63@ (_arch 63 0 12483 (_prcs 68(_ass)(_simple)(_trgt(83))(_sens(86)(162)(66(d_31_16)))
			)))
			(@ASSIGN#12485_64@ (_arch 64 0 12485 (_prcs 69(_ass)(_simple)(_trgt(77))(_sens(86)(163)(76(d_7_0))(70(d_15_0)))
			)))
			(@ASSIGN#12486_65@ (_arch 65 0 12486 (_prcs 70(_ass)(_simple)(_trgt(78))(_sens(86)(164)(70(d_31_16)))
			)))
			(@ASSIGN#12487_66@ (_arch 66 0 12487 (_prcs 71(_ass)(_simple)(_trgt(84))(_sens(86)(165)(70(d_31_16)))
			)))
			(@ASSIGN#12502_67@ (_arch 67 0 12502 (_prcs 72(_ass)(_simple)(_trgt(166))(_sens(131(0))(92(0))(154))
			)))
			(@ASSIGN#12503_68@ (_arch 68 0 12503 (_prcs 73(_ass)(_simple)(_trgt(173))(_sens(131(0))(92(0))(155))
			)))
			(@ASSIGN#12504_69@ (_arch 69 0 12504 (_prcs 74(_ass)(_simple)(_trgt(174))(_sens(131(0))(92(1))(92(0)))
			)))
			(@ASSIGN#12505,12506,12507_70@ (_arch 70 0 12505 (_prcs 75(_ass)(_simple)(_trgt(167)(169)(171))(_sens(131(0))(92(0)))
			)))
			(@ASSIGN#12513_71@ (_arch 71 0 12513 (_prcs 78(_ass)(_simple)(_trgt(135))(_sens(166)(136)(173)(176))
			)))
			(@ASSIGN#12514_72@ (_arch 72 0 12514 (_prcs 79(_ass)(_simple)(_trgt(175))(_sens(135)(176))
			)))
			(@ALWAYS#12515_73@ (_arch 73 0 12515 (_prcs 80(_trgt(176)(87))(_read(1)(135)(86))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ALWAYS#12524_74@ (_arch 74 0 12524 (_prcs 81(_trgt(136))(_read(1)(175)(174)(86)(87))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#12847_75@ (_arch 75 0 12847 (_prcs 82(_ass)(_simple)(_trgt(185))(_sens(41)(188))
			)))
			(@ASSIGN#12865_76@ (_arch 76 0 12865 (_prcs 83(_ass)(_simple)(_trgt(193))(_sens(37)(36)(38))
			)))
			(@ALWAYS#12869_77@ (_arch 77 0 12869 (_prcs 86(_trgt(190))(_read(0)(1)(192(_range 213))(191(_range 214))(81)(85)(190(_range 215))(193)(192(_range 216))(191(_range 217))(190(0))(190(_range 218)))
				(_need_init)
			)))
			(@ASSIGN#12880_78@ (_arch 78 0 12880 (_prcs 87(_ass)(_simple)(_trgt(189))(_sens(190(_range 219)))
			)))
			(@ASSIGN#12881_79@ (_arch 79 0 12881 (_prcs 88(_ass)(_simple)(_trgt(187))(_sens(37)(38)(189))
			)))
			(@ASSIGN#12883_80@ (_arch 80 0 12883 (_prcs 89(_ass)(_simple)(_trgt(182))(_sens(181))
			)))
			(@ASSIGN#12884_81@ (_arch 81 0 12884 (_prcs 90(_ass)(_simple)(_trgt(184))(_sens(39)(186))
			)))
			(@ASSIGN#12885_82@ (_arch 82 0 12885 (_prcs 91(_ass)(_simple)(_trgt(183))(_sens(182)(186))
			)))
			(@ALWAYS#12960_83@ (_arch 83 0 12960 (_prcs 92(_trgt(194))(_read(0)(1)(180)(195)(194(16))(194))
				(_need_init)
			)))
			(@ASSIGN#12970_84@ (_arch 84 0 12970 (_prcs 93(_ass)(_simple)(_trgt(179))(_sens(37)(36))
			)))
			(@ALWAYS#12972_85@ (_arch 85 0 12972 (_prcs 94(_trgt(180))(_read(1)(179))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@INTERNAL#0_86@ (_int 86 0 0 0 (_prcs 95 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate STRM_MAXLEN1 0 12536 (_vif  (_code 154))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#12537_87@ (_arch 87 0 12537 (_prcs 0(_ass)(_simple)(_trgt(177))(_sens(69))
	  		)))
	  		(@INTERNAL#0_88@ (_int 88 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate STRM_MAXLEN0 0 12540 (_vif  (_code 155))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#12541_89@ (_arch 89 0 12541 (_prcs 0(_ass)(_simple)(_trgt(177))(_sens(69(_range 141)))
	  		)))
	  		(@INTERNAL#0_90@ (_int 90 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_STREAMING_MST_ONLY_OR_LPBK_ON 0 12545 (_vif  (_code 156))
	  (_object
	  	(_sig (_int tvalid_i ~reg 0 12546 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int tlast_i ~reg 0 12547 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int dbgcnt0_pause ~wire 0 12548 (_arch (_uni)))(_net)(_flags2))
	  	(_type (_int ~[15:0]reg~ 0 12551 (_array ~reg ((_dto i 15 i 0)))))
	  	(_sig (_int axis1_tran_cnt ~[15:0]reg~ 0 12551 (_arch (_uni)))(_reg)(_flags1))
	  	(_type (_int ~[23:0]reg~ 0 12552 (_array ~reg ((_dto i 23 i 0)))))
	  	(_sig (_int axis1_beat_cnt ~[23:0]reg~ 0 12552 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int axis1_beats_req ~[23:0]reg~ 0 12553 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int axis1_trans_not0 ~wire 0 12554 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int axis1_trans_eql1 ~wire 0 12555 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int axis1_trans_eql0 ~wire 0 12556 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int axis1_beats_not0 ~wire 0 12557 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int axis1_beats_eql1 ~wire 0 12558 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int axis1_beats_req_eql0 ~wire 0 12559 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int axis1_out_last_sampled ~wire 0 12560 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int ld_cnt ~[15:0]reg~ 0 12593 (_arch (_uni)))(_reg)(_flags1))
	  	(_sig (_int delay_not0 ~wire 0 12594 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int ld_cnt0 ~wire 0 12595 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int ld_cnt_not0 ~wire 0 12596 (_arch (_uni)))(_net)(_flags1))
	  	(_type (_int ~[C_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 12658 (_array ~wire ((_range  157)))))
	  	(_sig (_int keep_strb ~[C_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 12658 (_arch (_uni)))(_net)(_flags1))
	  	(_type (_int ~[127:0]wire~ 0 12659 (_array ~wire ((_dto i 127 i 0)))))
	  	(_sig (_int sparse_keep_strb_all1 ~[127:0]wire~ 0 12659 (_arch (_uni)))(_net)(_flags2))
	  	(_sig (_int sparse_keep_strb_all0 ~[127:0]wire~ 0 12660 (_arch (_uni)))(_net)(_flags2))
	  	(_type (_int ~[2*C_AXIS_TDATA_WIDTH/8-1:0]reg~ 0 12661 (_array ~reg ((_range  158)))))
	  	(_sig (_int sparse_keep_strb ~[2*C_AXIS_TDATA_WIDTH/8-1:0]reg~ 0 12661 (_arch (_uni)))(_reg)(_flags1))
	  	(_type (_int ~[C_AXIS_TDATA_WIDTH-1:0]wire~ 0 12706 (_array ~wire ((_range  159)))))
	  	(_sig (_int tdata_i ~[C_AXIS_TDATA_WIDTH-1:0]wire~ 0 12706 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int axis1_gen_out_nxt_data ~wire 0 12712 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int \1 \ ~wire -1 12719 (_int (_uni)))(_net)(_flags2))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@INTERNAL#12719_91@ (_int 91 0 12719 (_prcs 0(_ass)(_alias ((\1 \)(Rst_n)))(_simple)(_trgt(220))(_sens(1))
	  		)))
	  		(@ASSIGN#12554,12555,12556_92@ (_arch 92 0 12554 (_prcs 1(_ass)(_simple)(_trgt(203)(204)(205))(_sens(200))
	  		)))
	  		(@ASSIGN#12557,12558_93@ (_arch 93 0 12557 (_prcs 4(_ass)(_simple)(_trgt(206)(207))(_sens(201))
	  		)))
	  		(@ASSIGN#12559_94@ (_arch 94 0 12559 (_prcs 6(_ass)(_simple)(_trgt(208))(_sens(202))
	  		)))
	  		(@ASSIGN#12560_95@ (_arch 95 0 12560 (_prcs 7(_ass)(_simple)(_trgt(209))(_sens(28)(27)(29))
	  		)))
	  		(@ALWAYS#12563,12575,12599,12614,12637,12670,12687_96@ (_arch 96 0 12563 (_prcs 8(_trgt(86)(200)(210)(197)(201)(202)(217)(198))(_read(0)(1)(86)(205)(175)(203)(78)(28)(27)(29)(176)(200)(84)(209)(80)(69)(83)(210)(213)(197)(204)(211)(199)(79)(177)(77)(201)(206)(202)(216(_range 142))(215(_range 143))(81)(85)(217(_range 144))(216(_range 145))(215(_range 146))(217(0))(217(_range 147))(208)(207))
				(_need_init)
	  		)))
	  		(@ASSIGN#12594_97@ (_arch 97 0 12594 (_prcs 10(_ass)(_simple)(_trgt(211))(_sens(80)(69)(83))
	  		)))
	  		(@ASSIGN#12595,12596_98@ (_arch 98 0 12595 (_prcs 11(_ass)(_simple)(_trgt(212)(213))(_sens(210))
	  		)))
	  		(@ASSIGN#12597_99@ (_arch 99 0 12597 (_prcs 13(_ass)(_simple)(_trgt(199))(_sens(213))
	  		)))
	  		(@ASSIGN#12662,12663,12733,12734_100@ (_arch 100 0 12662 (_prcs 17(_ass)(_simple)(_trgt(215)(216)(33)(34))
	  		)))
	  		(@ASSIGN#12682_101@ (_arch 101 0 12682 (_prcs 20(_ass)(_simple)(_trgt(214))(_sens(217(_range 148)))
	  		)))
	  		(@ASSIGN#12713_102@ (_arch 102 0 12713 (_prcs 22(_ass)(_simple)(_trgt(219))(_sens(28)(27))
	  		)))
	  		(@ASSIGN#12723_103@ (_arch 103 0 12723 (_prcs 23(_ass)(_simple)(_trgt(218))(_sens(69))
	  		)))
	  		(@ASSIGN#12726_104@ (_arch 104 0 12726 (_prcs 24(_ass)(_alias ((axis1_out_tvalid)(tvalid_i)))(_simple)(_trgt(28))(_sens(197))
	  		)))
	  		(@ASSIGN#12727_105@ (_arch 105 0 12727 (_prcs 25(_ass)(_alias ((axis1_out_tlast)(tlast_i)))(_simple)(_trgt(29))(_sens(198))
	  		)))
	  		(@ASSIGN#12728,12729_106@ (_arch 106 0 12728 (_prcs 26(_ass)(_simple)(_trgt(32)(31))(_sens(197)(198)(214))
	  		)))
	  		(@ASSIGN#12732_107@ (_arch 107 0 12732 (_prcs 28(_ass)(_simple)(_trgt(30))(_sens(218))
	  		)))
	  		(@ASSIGN#12735_108@ (_arch 108 0 12735 (_prcs 31(_ass)(_simple)(_trgt(35))(_sens(82))
	  		)))
	  		(@INTERNAL#0_109@ (_int 109 0 0 0 (_prcs 32 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst stream_data_gen 0 12714 (_ent . axi_traffic_gen_v2_0_21_randgen)
	  	(_gen
	  		((seed) (C_STRM_DATA_SEED))
	  	)
	  	(_port
	  		((randnum) (trand_i))
	  		((generate_next) (axis1_gen_out_nxt_data))
	  		((reset) (\1 \))
	  		((clk) (Clk))
	  	)
	  )
	)
	(_generate ATG_STREAMING_MST_ONLY_OR_LPBK_OFF 0 12740 (_vif  (_code 160))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#12742,12743,12744,12745,12746,12747,12748,12749_110@ (_arch 110 0 12742 (_prcs 0(_ass)(_simple)(_trgt(28)(29)(32)(31)(30)(33)(34)(35))
	  		)))
	  		(@INTERNAL#0_111@ (_int 111 0 0 0 (_prcs 8 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate AXIS2_STRB0_KEEP1 0 12754 (_vif  (_code 161))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#12755_112@ (_arch 112 0 12755 (_prcs 0(_ass)(_simple)(_trgt(178))(_sens(51))
	  		)))
	  		(@INTERNAL#0_113@ (_int 113 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate AXIS2_STRB_KEEP 0 12756 (_vif  (_code 162))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#12757_114@ (_arch 114 0 12757 (_prcs 0(_ass)(_simple)(_trgt(178))(_sens(50))
	  		)))
	  		(@INTERNAL#0_115@ (_int 115 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_STREAMING_SLV_LPBK_ON 0 12760 (_vif  (_code 163))
	  (_object
	  	(_type (_int ~vector~0 0 12761 (_array ~reg ((_uto i 0 i 0)))))
	  	(_gen (_int AXIS_FIFO_WIDTH ~vector~0 0 12761 \C_AXIS_TDATA_WIDTH*10/8+C_AXIS_TUSER_WIDTH+C_AXIS_TID_WIDTH+C_AXIS_TDEST_WIDTH+1\ (_ent -1 (_code 164)))(_cnst l))
	  	(_sig (_int p2_push ~wire 0 12762 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int p2_block_notfull ~wire 0 12763 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int p2_block_outvalid ~wire 0 12764 (_arch (_uni)))(_net)(_flags2))
	  	(_type (_int ~[AXIS_FIFO_WIDTH-1:0]wire~ 0 12765 (_array ~wire ((_range  165)))))
	  	(_sig (_int invalid_data ~[AXIS_FIFO_WIDTH-1:0]wire~ 0 12765 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_virtual \3 \ 0 12797 (_uni ((57)(58(_range 166))(60(_range 167))(59(_range 168))(61(_range 169))(62(_range 170))(63(_range 171))))))
	  	(_sig (_virtual \2 \ 0 12780 (_uni ((48)(49(_range 172))(51(_range 173))(178(_range 174))(52(_range 175))(53(_range 176))(54(_range 177))))))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#12762_116@ (_arch 116 0 12762 (_prcs 0(_ass)(_simple)(_trgt(221))(_sens(47)(46))
	  		)))
	  		(@ASSIGN#12763,12764,12765_117@ (_arch 117 0 12763 (_prcs 1(_ass)(_simple)(_trgt(222)(223)(224))
	  		)))
	  		(@INTERNAL#0_118@ (_int 118 0 0 0 (_prcs 4 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst P2 0 12767 (_ent . axi_traffic_gen_v2_0_21_axis_fifo)
	  	(_gen
	  		((ZERO_INVALID) (ZERO_INVALID))
	  		((WIDTH) (AXIS_FIFO_WIDTH))
	  	)
	  	(_port
	  		((Clk) (Clk))
	  		((Rst_n) (Rst_n))
	  		((in_data) (\2 \))
	  		((in_invalid_data) (invalid_data))
	  		((in_push) (p2_push))
	  		((in_ready) (axis2_out_tready))
	  		((in_block_notfull) (p2_block_notfull))
	  		((in_block_outvalid) (p2_block_notfull))
	  		((out_valid) (axis2_out_tvalid))
	  		((out_notfull) (axis2_in_tready))
	  		((out_overflow) (p2_overflow))
	  		((out_depth) (p2_depth))
	  		((out_data) (\3 \))
	  	)
	  )
	)
	(_generate ATG_STREAMING_SLV_LPBK_OFF 0 12802 (_vif  (_code 178))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#12803,12804,12805,12806,12807,12808,12809,12810,12811_119@ (_arch 119 0 12803 (_prcs 0(_ass)(_simple)(_trgt(46)(56)(57)(60)(59)(58)(61)(62)(63))
	  		)))
	  		(@INTERNAL#0_120@ (_int 120 0 0 0 (_prcs 9 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate AXIS1_STRB0_KEEP1 0 12840 (_vif  (_code 179))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#12841_121@ (_arch 121 0 12841 (_prcs 0(_ass)(_simple)(_trgt(188))(_sens(41))
	  		)))
	  		(@INTERNAL#0_122@ (_int 122 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate AXIS1_STRB_KEEP 0 12842 (_vif  (_code 180))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#12843_123@ (_arch 123 0 12843 (_prcs 0(_ass)(_simple)(_trgt(188))(_sens(40))
	  		)))
	  		(@INTERNAL#0_124@ (_int 124 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate axis1_keep_strb_gen 0 12850 (_vfor  (_code 181) (_code 182) (_code 183))
	  (_object
	  	(_type (_int ~vector~1 0 12849 (_array ~reg ((_uto i 0 i 0)))(_attribute signed)))
	  	(_gen (_int byte_num ~vector~1 0 12849  \0\ (_ent -1 (_cnst \0\)))(_cnst))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#12852_125@ (_arch 125 0 12852 (_prcs 0(_ass)(_simple)(_trgt(186(_range 149)))(_sens(185(_index 150)))
	  		)))
	  		(@INTERNAL#0_126@ (_int 126 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_TRN_MO 0 12891 (_vif  (_code 184))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#12892_127@ (_arch 127 0 12892 (_prcs 0(_trgt(137))(_read(0)(1)(28)(27)(29)(137))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_128@ (_int 128 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_TRN_ML 0 12903 (_vif  (_code 185))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#12904_129@ (_arch 129 0 12904 (_prcs 0(_trgt(137))(_read(0)(1)(37)(36)(38)(137))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_130@ (_int 130 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_TRN_SL 0 12915 (_vif  (_code 186))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#12916_131@ (_arch 131 0 12916 (_prcs 0(_trgt(137))(_read(0)(1)(56)(55)(57)(137))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_132@ (_int 132 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate stage_1_comp 0 12939 (_vfor  (_code 187) (_code 188) (_code 189))
	  (_object
	  	(_type (_int ~vector~2 0 12938 (_array ~reg ((_uto i 0 i 0)))(_attribute signed)))
	  	(_gen (_int cmp_byte_num ~vector~2 0 12938  \0\ (_ent -1 (_cnst \0\)))(_cnst))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#12940_133@ (_arch 133 0 12940 (_prcs 0(_trgt(195(_index 151)))(_read(0)(1)(179)(41(_index 151))(187(_index 151))(188(_index 151))(183(_range 152))(184(_range 153)))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_134@ (_int 134 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_inst stream_data_chk 0 12979 (_ent . axi_traffic_gen_v2_0_21_randgen)
		(_gen
			((seed) (C_STRM_DATA_SEED))
		)
		(_port
			((randnum) (axis1_trand_in_i))
			((generate_next) (axis1_gen_in_nxt_data))
			((reset) (\4 \))
			((clk) (Clk))
		)
	)
	(_generate ATG_STREAMING_MST_LPBK_ON 0 12988 (_vif  (_code 190))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#12989_135@ (_arch 135 0 12989 (_prcs 0(_ass)(_simple)(_trgt(36))
	  		)))
	  		(@ALWAYS#12994_136@ (_arch 136 0 12994 (_prcs 1(_trgt(45))(_read(0)(1)(194(16))(194(d_15_0)))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_137@ (_int 137 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_STREAMING_MST_LPBK_OFF 0 13005 (_vif  (_code 191))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#13006_138@ (_arch 138 0 13006 (_prcs 0(_ass)(_simple)(_trgt(36))
	  		)))
	  		(@ALWAYS#13007_139@ (_arch 139 0 13007 (_prcs 1(_trgt(45))(_read(0))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_140@ (_int 140 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_model . axi_traffic_gen_v2_0_21_streaming_top 241 -1)

)
V 000079 55 6751          1580965269838 axi_traffic_gen_v2_0_21_systeminit_dmg
(_unit VERILOG 6.3579.6.768 (axi_traffic_gen_v2_0_21_systeminit_dmg 0 13071(axi_traffic_gen_v2_0_21_systeminit_dmg 0 13071))
	(_version vde)
	(_time 1580965269037 2020.02.05 23:01:09)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 25262320287278302270317e76232423232323232c)
	(_ent
		(_time 1580965269037)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_object
		(_type (_int ~vector~0 0 13073 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~0 0 13073 \"virtex7"\ (_ent -1 (_string \V"virtex7"\))))
		(_type (_int ~vector~1 0 13074 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_MIF_ADDR_BITS ~vector~1 0 13074 \4\ (_ent -1 (_cnst \4\))))
		(_type (_int ~vector~2 0 13075 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_MIF_DATA_DEPTH ~vector~2 0 13075 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~3 0 13077 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_MIF ~vector~3 0 13077 \"atg_init.mif"\ (_ent -1 (_string \V"atg_init.mif"\))))
		(_type (_int ~vector~4 0 13085 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int bmg_xpm_sel ~vector~4 0 13085 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~[C_ATG_MIF_ADDR_BITS-1:0]wire~ 0 13078 (_array ~wire ((_range  10)))))
		(_port (_int a ~[C_ATG_MIF_ADDR_BITS-1:0]wire~ 0 13078 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int clk ~wire 0 13079 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int qspo_srst ~wire 0 13080 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[31:0]wire~ 0 13081 (_array ~wire ((_dto i 31 i 0)))))
		(_port (_int qspo ~[31:0]wire~ 0 13081 (_arch (_out)))(_net scalared)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#0_0@ (_int 0 0 0 0 (_prcs 0 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate genblk1 0 13132 (_vif  (_code 3))
	  (_object
	  	(_sig (_int \1 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \2 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_sig (_int \3 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	  	(_sig (_int \4 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_type (_int ~[31:0]reg~ 0 0 (_array ~reg ((_dto i 31 i 0)))))
	  	(_sig (_int \5 \ ~[31:0]reg~ -1 0 (_int (_uni(_cnst \32'b0\))))(_reg)(_flags2))
	  	(_sig (_int \6 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \7 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst xpm_memory_spram_inst 0 13135 (_ent . xpm_memory_spram)
	  	(_gen
	  		((MEMORY_SIZE) (_code  4))
	  		((MEMORY_PRIMITIVE) (_string \V"distributed"\))
	  		((MEMORY_INIT_FILE) (C_ATG_MIF))
	  		((MEMORY_INIT_PARAM) (_string \V""\))
	  		((USE_MEM_INIT) (_cnst \1\))
	  		((WAKEUP_TIME) (_string \V"disable_sleep"\))
	  		((MESSAGE_CONTROL) (_cnst \0\))
	  		((WRITE_DATA_WIDTH_A) (_cnst \32\))
	  		((READ_DATA_WIDTH_A) (_cnst \32\))
	  		((BYTE_WRITE_WIDTH_A) (_cnst \8\))
	  		((ADDR_WIDTH_A) (C_ATG_MIF_ADDR_BITS))
	  		((READ_RESET_VALUE_A) (_string \V"0"\))
	  		((ECC_MODE) (_string \V"no_ecc"\))
	  		((AUTO_SLEEP_TIME) (_cnst \0\))
	  		((READ_LATENCY_A) (_cnst \1\))
	  		((WRITE_MODE_A) (_string \V"read_first"\))
	  	)
	  	(_port
	  		((sleep) (\1 \))
	  		((clka) (clk))
	  		((rsta) (qspo_srst))
	  		((ena) (\2 \))
	  		((regcea) (\3 \))
	  		((wea) (\4 \))
	  		((addra) (a))
	  		((dina) (\5 \))
	  		((injectsbiterra) (\6 \))
	  		((injectdbiterra) (\7 \))
	  		((douta) (qspo))
	  		((sbiterra) (_open))
	  		((dbiterra) (_open))
	  	)
	  	(_delay (_code  5)(_code  6))
	  )
	)
	(_generate genblk2 0 13182 (_vif  (_code 7))
	  (_object
	  	(_type (_int ~[31:0]reg~ 0 0 (_array ~reg ((_dto i 31 i 0)))))
	  	(_sig (_int \8 \ ~[31:0]reg~ -1 0 (_int (_uni(_cnst \32'h0\))))(_reg)(_flags2))
	  	(_type (_int ~[size_1{{C_ATG_MIF_ADDR_BITS{1'd0}}}:0]wire~ 0 13224 (_array ~wire ((_range  8)))))
	  	(_sig (_int \9 \ ~[size_1{{C_ATG_MIF_ADDR_BITS{1'd0}}}:0]wire~ -1 13224 (_int (_uni)))(_net) (_replicated)(_flags2))
	  	(_sig (_int \10 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \11 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \12 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \13 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \14 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \15 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \16 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_sig (_int \17 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@INTERNAL#13224_1@ (_int 1 0 13224 (_prcs 0(_ass)(_simple)(_trgt(12))
	  		)))
	  		(@INTERNAL#0_2@ (_int 2 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst inst 0 13184 (_ent . dist_mem_gen_v8_0_13)
	  	(_gen
	  		((C_ADDR_WIDTH) (C_ATG_MIF_ADDR_BITS))
	  		((C_DEFAULT_DATA) (_string \V"0"\))
	  		((C_DEPTH) (C_ATG_MIF_DATA_DEPTH))
	  		((C_FAMILY) (C_FAMILY))
	  		((C_HAS_CLK) (_cnst \1\))
	  		((C_HAS_D) (_cnst \0\))
	  		((C_HAS_DPO) (_cnst \0\))
	  		((C_HAS_DPRA) (_cnst \0\))
	  		((C_HAS_I_CE) (_cnst \0\))
	  		((C_HAS_QDPO) (_cnst \0\))
	  		((C_HAS_QDPO_CE) (_cnst \0\))
	  		((C_HAS_QDPO_CLK) (_cnst \0\))
	  		((C_HAS_QDPO_RST) (_cnst \0\))
	  		((C_HAS_QDPO_SRST) (_cnst \0\))
	  		((C_HAS_QSPO) (_cnst \1\))
	  		((C_HAS_QSPO_CE) (_cnst \0\))
	  		((C_HAS_QSPO_RST) (_cnst \0\))
	  		((C_HAS_QSPO_SRST) (_cnst \1\))
	  		((C_HAS_SPO) (_cnst \0\))
	  		((C_HAS_WE) (_cnst \0\))
	  		((C_MEM_INIT_FILE) (C_ATG_MIF))
	  		((C_MEM_TYPE) (_cnst \0\))
	  		((C_PARSER_TYPE) (_cnst \1\))
	  		((C_PIPELINE_STAGES) (_cnst \0\))
	  		((C_QCE_JOINED) (_cnst \0\))
	  		((C_QUALIFY_WE) (_cnst \0\))
	  		((C_READ_MIF) (_cnst \1\))
	  		((C_REG_A_D_INPUTS) (_cnst \0\))
	  		((C_REG_DPRA_INPUT) (_cnst \0\))
	  		((C_SYNC_ENABLE) (_cnst \1\))
	  		((C_WIDTH) (_cnst \32\))
	  	)
	  	(_port
	  		((a) (a))
	  		((clk) (clk))
	  		((qspo_srst) (qspo_srst))
	  		((qspo) (qspo))
	  		((d) (\8 \))
	  		((dpra) (\9 \))
	  		((we) (\10 \))
	  		((i_ce) (\11 \))
	  		((qspo_ce) (\12 \))
	  		((qdpo_ce) (\13 \))
	  		((qdpo_clk) (\14 \))
	  		((qspo_rst) (\15 \))
	  		((qdpo_rst) (\16 \))
	  		((qdpo_srst) (\17 \))
	  		((spo) (_open))
	  		((dpo) (_open))
	  		((qdpo) (_open))
	  	)
	  	(_delay (_code  9)(0.000000))
	  )
	)
	(_model . axi_traffic_gen_v2_0_21_systeminit_dmg 11 -1)

)
V 000081 55 33594         1580965269840 axi_traffic_gen_v2_0_21_systeminit_mrdwr
(_unit VERILOG 6.3579.6.768 (axi_traffic_gen_v2_0_21_systeminit_mrdwr 0 13300(axi_traffic_gen_v2_0_21_systeminit_mrdwr 0 13300))
	(_version vde)
	(_time 1580965269037 2020.02.05 23:01:09)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 103))
	(_code 252623202872783073212127377f7523232323232c2326)
	(_ent
		(_time 1580965269037)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 13302 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_THREAD_ID_WIDTH ~vector~0 0 13302 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~1 0 13303 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_AWUSER_WIDTH ~vector~1 0 13303 \8\ (_ent -1 (_cnst \8\))))
		(_type (_int ~vector~2 0 13304 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_DATA_WIDTH ~vector~2 0 13304 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~3 0 13305 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_INIT ~vector~3 0 13305 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~4 0 13306 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_TEST ~vector~4 0 13306 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~5 0 13307 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_CMD_MAX_RETRY ~vector~5 0 13307 \32'hA\ (_ent -1 (_cnst \32'hA\))))
		(_type (_int ~vector~6 0 13308 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_TEST_MAX_CLKS ~vector~6 0 13308 \1000\ (_ent -1 (_cnst \1000\))))
		(_type (_int ~vector~7 0 13309 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_MAX_CHANNELS ~vector~7 0 13309 \32'h1\ (_ent -1 (_cnst \32'h1\))))
		(_type (_int ~vector~8 0 13310 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_CH1_LOW ~vector~8 0 13310 \32'h0000_0000\ (_ent -1 (_cnst \32'h0_0000\))))
		(_type (_int ~vector~9 0 13311 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_CH1_HIGH ~vector~9 0 13311 \32'h0000_00FF\ (_ent -1 (_cnst \32'h0_00FF\))))
		(_type (_int ~vector~10 0 13312 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_CH2_LOW ~vector~10 0 13312 \32'h0000_0100\ (_ent -1 (_cnst \32'h0_0100\))))
		(_type (_int ~vector~11 0 13313 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_CH2_HIGH ~vector~11 0 13313 \32'h0000_01FF\ (_ent -1 (_cnst \32'h0_01FF\))))
		(_type (_int ~vector~12 0 13314 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_CH3_LOW ~vector~12 0 13314 \32'h0000_0200\ (_ent -1 (_cnst \32'h0_0200\))))
		(_type (_int ~vector~13 0 13315 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_CH3_HIGH ~vector~13 0 13315 \32'h0000_02FF\ (_ent -1 (_cnst \32'h0_02FF\))))
		(_type (_int ~vector~14 0 13316 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_CH4_LOW ~vector~14 0 13316 \32'h0000_0300\ (_ent -1 (_cnst \32'h0_0300\))))
		(_type (_int ~vector~15 0 13317 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_CH4_HIGH ~vector~15 0 13317 \32'h0000_03FF\ (_ent -1 (_cnst \32'h0_03FF\))))
		(_type (_int ~vector~16 0 13318 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_CH5_LOW ~vector~16 0 13318 \32'h0000_0400\ (_ent -1 (_cnst \32'h0_0400\))))
		(_type (_int ~vector~17 0 13320 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_CH5_HIGH ~vector~17 0 13320 \32'h0000_04FF\ (_ent -1 (_cnst \32'h0_04FF\))))
		(_port (_int Clk ~wire 0 13322 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int rst_l ~wire 0 13323 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[31:0]wire~ 0 13325 (_array ~wire ((_dto i 31 i 0)))))
		(_port (_int ch1_awaddr_m ~[31:0]wire~ 0 13325 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch1_awvalid_m ~wire 0 13326 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch1_awready_m ~wire 0 13327 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 13328 (_array ~wire ((_range  112)))))
		(_port (_int ch1_wdata_m ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 13328 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 13329 (_array ~wire ((_range  113)))))
		(_port (_int ch1_wstrb_m ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 13329 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch1_wvalid_m ~wire 0 13330 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch1_wready_m ~wire 0 13331 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[1:0]wire~ 0 13332 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int ch1_bresp_m ~[1:0]wire~ 0 13332 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch1_bvalid_m ~wire 0 13333 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch1_bready_m ~wire 0 13334 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch1_araddr_m ~[31:0]wire~ 0 13335 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch1_arvalid_m ~wire 0 13336 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch1_arready_m ~wire 0 13337 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch1_rdata_m ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 13338 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch1_rvalid_m ~wire 0 13339 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch1_rresp_m ~[1:0]wire~ 0 13340 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch1_rready_m ~wire 0 13341 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch2_awaddr_m ~[31:0]wire~ 0 13344 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch2_awvalid_m ~wire 0 13345 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch2_awready_m ~wire 0 13346 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch2_wdata_m ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 13347 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch2_wstrb_m ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 13348 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch2_wvalid_m ~wire 0 13349 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch2_wready_m ~wire 0 13350 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch2_bresp_m ~[1:0]wire~ 0 13351 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch2_bvalid_m ~wire 0 13352 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch2_bready_m ~wire 0 13353 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch2_araddr_m ~[31:0]wire~ 0 13354 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch2_arvalid_m ~wire 0 13355 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch2_arready_m ~wire 0 13356 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch2_rdata_m ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 13357 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch2_rvalid_m ~wire 0 13358 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch2_rresp_m ~[1:0]wire~ 0 13359 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch2_rready_m ~wire 0 13360 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch3_awaddr_m ~[31:0]wire~ 0 13363 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch3_awvalid_m ~wire 0 13364 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch3_awready_m ~wire 0 13365 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch3_wdata_m ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 13366 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch3_wstrb_m ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 13367 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch3_wvalid_m ~wire 0 13368 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch3_wready_m ~wire 0 13369 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch3_bresp_m ~[1:0]wire~ 0 13370 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch3_bvalid_m ~wire 0 13371 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch3_bready_m ~wire 0 13372 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch3_araddr_m ~[31:0]wire~ 0 13373 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch3_arvalid_m ~wire 0 13374 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch3_arready_m ~wire 0 13375 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch3_rdata_m ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 13376 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch3_rvalid_m ~wire 0 13377 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch3_rresp_m ~[1:0]wire~ 0 13378 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch3_rready_m ~wire 0 13379 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch4_awaddr_m ~[31:0]wire~ 0 13382 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch4_awvalid_m ~wire 0 13383 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch4_awready_m ~wire 0 13384 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch4_wdata_m ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 13385 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch4_wstrb_m ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 13386 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch4_wvalid_m ~wire 0 13387 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch4_wready_m ~wire 0 13388 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch4_bresp_m ~[1:0]wire~ 0 13389 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch4_bvalid_m ~wire 0 13390 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch4_bready_m ~wire 0 13391 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch4_araddr_m ~[31:0]wire~ 0 13392 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch4_arvalid_m ~wire 0 13393 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch4_arready_m ~wire 0 13394 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch4_rdata_m ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 13395 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch4_rvalid_m ~wire 0 13396 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch4_rresp_m ~[1:0]wire~ 0 13397 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch4_rready_m ~wire 0 13398 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch5_awaddr_m ~[31:0]wire~ 0 13401 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch5_awvalid_m ~wire 0 13402 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch5_awready_m ~wire 0 13403 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch5_wdata_m ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 13404 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch5_wstrb_m ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 13405 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch5_wvalid_m ~wire 0 13406 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch5_wready_m ~wire 0 13407 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch5_bresp_m ~[1:0]wire~ 0 13408 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch5_bvalid_m ~wire 0 13409 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch5_bready_m ~wire 0 13410 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch5_araddr_m ~[31:0]wire~ 0 13411 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch5_arvalid_m ~wire 0 13412 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch5_arready_m ~wire 0 13413 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch5_rdata_m ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 13414 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch5_rvalid_m ~wire 0 13415 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch5_rresp_m ~[1:0]wire~ 0 13416 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch5_rready_m ~wire 0 13417 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[9:0]wire~ 0 13420 (_array ~wire ((_dto i 9 i 0)))))
		(_port (_int rom_addr_ptr ~[9:0]wire~ 0 13420 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int rom_data_ptr ~[9:0]wire~ 0 13421 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int rom_data ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 13422 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rom_ctrl ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 13423 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rom_mask ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 13424 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[127:0]wire~ 0 13425 (_array ~wire ((_dto i 127 i 0)))))
		(_port (_int cmd_out_mw ~[127:0]wire~ 0 13425 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int irq_out ~wire 0 13426 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int done ~reg 0 13427 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[31:0]reg~ 0 13428 (_array ~reg ((_dto i 31 i 0)))))
		(_port (_int status ~[31:0]reg~ 0 13428 (_arch (_out)))(_reg)(_flags2))
		(_sig (_int addr_mif_entry ~[31:0]wire~ 0 13432 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int data_mif_entry ~[31:0]wire~ 0 13433 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mask_mif_entry ~[31:0]wire~ 0 13434 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ctrl_mif_entry ~[31:0]wire~ 0 13435 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmd_valid ~wire 0 13450 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmd_type_wnr ~wire 0 13451 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rd_cmp_type ~[1:0]wire~ 0 13452 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cnt_as_error ~wire 0 13453 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[7:0]wire~ 0 13454 (_array ~wire ((_dto i 7 i 0)))))
		(_sig (_int fail_mif_index ~[7:0]wire~ 0 13454 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int pass_mif_index ~[7:0]wire~ 0 13455 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int block_outputs ~wire 0 13466 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmdr1_valid ~wire 0 13467 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmdw1_valid ~wire 0 13467 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmdr2_valid ~wire 0 13468 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmdw2_valid ~wire 0 13468 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmdr3_valid ~wire 0 13469 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmdw3_valid ~wire 0 13469 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmdr4_valid ~wire 0 13470 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmdw4_valid ~wire 0 13470 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmdr5_valid ~wire 0 13471 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmdw5_valid ~wire 0 13471 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ch1_select ~wire 0 13472 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ch2_select ~wire 0 13473 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ch3_select ~wire 0 13474 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ch4_select ~wire 0 13475 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ch5_select ~wire 0 13476 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmdr_valid ~wire 0 13549 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int cmdw_valid ~wire 0 13550 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int awaddr_m ~[31:0]reg~ 0 13556 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int awvalid_m ~reg 0 13557 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int awready_m ~wire 0 13558 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int wdata_m ~[31:0]reg~ 0 13559 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[3:0]wire~ 0 13560 (_array ~wire ((_dto i 3 i 0)))))
		(_sig (_int wstrb_m ~[3:0]wire~ 0 13560 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int wvalid_m ~reg 0 13561 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int wready_m ~wire 0 13562 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int bresp_m ~[1:0]wire~ 0 13563 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int bvalid_m ~wire 0 13564 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int bready_m ~reg 0 13565 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int araddr_m ~[31:0]reg~ 0 13566 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int arvalid_m ~reg 0 13567 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int arready_m ~wire 0 13568 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int rdata_m ~[31:0]wire~ 0 13569 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rvalid_m ~wire 0 13570 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rresp_m ~[1:0]wire~ 0 13571 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int rready_m ~reg 0 13572 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int out_of_reset ~wire 0 13575 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rst_l_ff ~reg 0 13576 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int rst_l_2ff ~reg 0 13577 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int rst_l_3ff ~reg 0 13578 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int r_complete ~wire 0 13588 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int r_complete_ff ~reg 0 13590 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int r_complete_2ff ~reg 0 13591 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int r_complete_3ff ~reg 0 13592 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int b_complete_ff ~reg 0 13593 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int b_complete_2ff ~reg 0 13594 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int b_complete_3ff ~reg 0 13595 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int launch_new_rd ~wire 0 13603 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int b_complete ~wire 0 13642 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int launch_new_wr ~wire 0 13650 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int cur_trn_status ~reg 0 13715 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int expected_data ~[31:0]wire~ 0 13716 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int actual_data ~[31:0]wire~ 0 13717 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rd_check ~reg 0 13721 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[8:0]reg~ 0 13754 (_array ~reg ((_dto i 8 i 0)))))
		(_sig (_int nxt_rom_ptr ~[8:0]reg~ 0 13754 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int test_err_cntr ~[31:0]reg~ 0 13755 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int cur_trn_done ~wire 0 13756 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int get_nxt_rom_entry ~wire 0 13788 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[8:0]wire~ 0 13791 (_array ~wire ((_dto i 8 i 0)))))
		(_sig (_int rom_ptr ~[8:0]wire~ 0 13791 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rom_ptr_ff ~[8:0]reg~ 0 13792 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int max_retry_cntr ~[31:0]reg~ 0 13802 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int max_test_time_cntr ~[31:0]reg~ 0 13803 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[1:0]reg~ 0 13805 (_array ~reg ((_dto i 1 i 0)))))
		(_sig (_int cur_trn_type ~[1:0]reg~ 0 13805 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int new_trn_type ~[1:0]reg~ 0 13806 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int cur_trn_addr ~[31:0]reg~ 0 13807 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int new_trn_addr ~[31:0]reg~ 0 13808 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int first_tran_done ~reg 0 13809 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int start_retry_check ~reg 0 13840 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int channels_idle ~wire 0 13879 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int rom_eof ~reg 0 13880 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int first_entry_avlbl ~wire 0 13881 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int rom_eof_reached ~wire 0 13897 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int max_retry_reached ~wire 0 13898 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int max_test_time_reached ~wire 0 13899 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int done_i ~reg 0 13910 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[7:0]reg~ 0 13932 (_array ~reg ((_dto i 7 i 0)))))
		(_sig (_int cur_rom_ptr ~[7:0]reg~ 0 13932 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#13437_0@ (_arch 0 0 13437 (_prcs 0(_ass)(_simple)(_trgt(96))(_sens(92(d_31_0)))
			)))
			(@ASSIGN#13438_1@ (_arch 1 0 13438 (_prcs 1(_ass)(_simple)(_trgt(97))(_sens(89(d_31_0)))
			)))
			(@ASSIGN#13458_2@ (_arch 2 0 13458 (_prcs 2(_ass)(_simple)(_trgt(100))(_sens(92(63)))
			)))
			(@ASSIGN#13459_3@ (_arch 3 0 13459 (_prcs 3(_ass)(_simple)(_trgt(102))(_sens(99(d_21_20)))
			)))
			(@ASSIGN#13460_4@ (_arch 4 0 13460 (_prcs 4(_ass)(_simple)(_trgt(103))(_sens(99(17)))
			)))
			(@ASSIGN#13461_5@ (_arch 5 0 13461 (_prcs 5(_ass)(_simple)(_trgt(101))(_sens(99(16)))
			)))
			(@ASSIGN#13462_6@ (_arch 6 0 13462 (_prcs 6(_ass)(_simple)(_trgt(105))(_sens(99(d_15_8)))
			)))
			(@ASSIGN#13463_7@ (_arch 7 0 13463 (_prcs 7(_ass)(_simple)(_trgt(104))(_sens(99(d_7_0)))
			)))
			(@ASSIGN#13538,13539_8@ (_arch 8 0 13538 (_prcs 8(_ass)(_simple)(_trgt(107)(108))(_sens(117)(100)(101))
			)))
			(@ASSIGN#13540,13541_9@ (_arch 9 0 13540 (_prcs 10(_ass)(_simple)(_trgt(109)(110))(_sens(118)(100)(101))
			)))
			(@ASSIGN#13542,13543_10@ (_arch 10 0 13542 (_prcs 12(_ass)(_simple)(_trgt(111)(112))(_sens(119)(100)(101))
			)))
			(@ASSIGN#13544,13545_11@ (_arch 11 0 13544 (_prcs 14(_ass)(_simple)(_trgt(113)(114))(_sens(120)(100)(101))
			)))
			(@ASSIGN#13546,13547_12@ (_arch 12 0 13546 (_prcs 16(_ass)(_simple)(_trgt(115)(116))(_sens(121)(100)(101))
			)))
			(@ASSIGN#13552_13@ (_arch 13 0 13552 (_prcs 18(_ass)(_simple)(_trgt(122))(_sens(107)(109)(111)(113)(115))
			)))
			(@ASSIGN#13553_14@ (_arch 14 0 13553 (_prcs 19(_ass)(_simple)(_trgt(123))(_sens(108)(110)(112)(114)(116))
			)))
			(@ALWAYS#13579,13597,13607,13619,13630,13644,13654,13666,13677,13689,13701,13810,13848,13862,13941_15@ (_arch 15 0 13579 (_prcs 20(_trgt(142)(143)(144)(146)(147)(148)(135)(134)(140)(149)(150)(151)(125)(124)(129)(127)(133)(167)(169)(168)(170)(171)(165)(166)(95)(95(d_1_0))(95(d_9_2))(95(d_15_10))(95(d_31_16)))(_read(0)(1)(142)(143)(145)(146)(147)(136)(135)(152)(96)(134)(138)(140)(153)(149)(150)(126)(125)(154)(124)(130)(129)(97)(127)(132)(133)(171)(172)(169)(170)(167)(168)(165)(166)(106)(179)(95)(177)(178)(159(d_7_0))(160)(176))
				(_need_init)
			)))
			(@ASSIGN#13585_16@ (_arch 16 0 13585 (_prcs 21(_ass)(_simple)(_trgt(141))(_sens(143)(144))
			)))
			(@ASSIGN#13589_17@ (_arch 17 0 13589 (_prcs 22(_ass)(_simple)(_trgt(145))(_sens(138)(140))
			)))
			(@ASSIGN#13604_18@ (_arch 18 0 13604 (_prcs 24(_ass)(_simple)(_trgt(152))(_sens(141)(148)(151)(122)(106))
			)))
			(@ASSIGN#13643_19@ (_arch 19 0 13643 (_prcs 28(_ass)(_simple)(_trgt(153))(_sens(132)(133))
			)))
			(@ASSIGN#13651_20@ (_arch 20 0 13651 (_prcs 30(_ass)(_simple)(_trgt(154))(_sens(141)(151)(148)(123)(106))
			)))
			(@ASSIGN#13698,13895_21@ (_arch 21 0 13698 (_prcs 35(_ass)(_simple)(_trgt(128)(93))
			)))
			(@ASSIGN#13718_22@ (_arch 22 0 13718 (_prcs 37(_ass)(_simple)(_trgt(156))(_sens(97)(98))
			)))
			(@ASSIGN#13719_23@ (_arch 23 0 13719 (_prcs 38(_ass)(_simple)(_trgt(157))(_sens(137)(98))
			)))
			(@ALWAYS#13722_24@ (_arch 24 0 13722 (_prcs 39(_trgt(158))(_read)(_sens(102)(157)(156))
				(_need_init)
			)))
			(@ALWAYS#13737_25@ (_arch 25 0 13737 (_prcs 40(_trgt(155))(_read(1)(123)(153)(131)(122)(145)(158)(139))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#13757_26@ (_arch 26 0 13757 (_prcs 41(_ass)(_simple)(_trgt(161))(_sens(146)(149))
			)))
			(@ASSIGN#13789_27@ (_arch 27 0 13789 (_prcs 42(_ass)(_simple)(_trgt(162))(_sens(150)(147))
			)))
			(@ASSIGN#13793_28@ (_arch 28 0 13793 (_prcs 43(_ass)(_simple)(_trgt(163))(_sens(162)(159)(164))
			)))
			(@ALWAYS#13794_29@ (_arch 29 0 13794 (_prcs 44(_trgt(164))(_read(1)(163))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#13798,13799_30@ (_arch 30 0 13798 (_prcs 45(_ass)(_simple)(_trgt(87)(88))(_sens(163))
			)))
			(@ALWAYS#13841_31@ (_arch 31 0 13841 (_prcs 48(_trgt(172))(_read(1)(125)(126)(135)(136))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#13882_32@ (_arch 32 0 13882 (_prcs 51(_ass)(_simple)(_trgt(175))(_sens(143))
			)))
			(@ALWAYS#13883_33@ (_arch 33 0 13883 (_prcs 52(_trgt(174))(_read(1)(175)(122)(123))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#13894_34@ (_arch 34 0 13894 (_prcs 53(_ass)(_simple)(_trgt(173))(_sens(135)(140)(125)(129)(133))
			)))
			(@ASSIGN#13901_35@ (_arch 35 0 13901 (_prcs 55(_ass)(_simple)(_trgt(176))(_sens(174))
			)))
			(@ASSIGN#13902_36@ (_arch 36 0 13902 (_prcs 56(_ass)(_simple)(_trgt(177))(_sens(165))
			)))
			(@ASSIGN#13903_37@ (_arch 37 0 13903 (_prcs 57(_ass)(_simple)(_trgt(178))(_sens(166))
			)))
			(@ASSIGN#13909_38@ (_arch 38 0 13909 (_prcs 58(_ass)(_simple)(_trgt(106))(_sens(176)(177)(178))
			)))
			(@ALWAYS#13911_39@ (_arch 39 0 13911 (_prcs 59(_trgt(179))(_read(1)(176)(173)(177)(178))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ALWAYS#13924_40@ (_arch 40 0 13924 (_prcs 60(_trgt(94))(_read(1)(179))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ALWAYS#13933_41@ (_arch 41 0 13933 (_prcs 61(_trgt(180))(_read(1)(145)(153)(163(d_7_0)))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#13964,13970,13976,13982,13988_42@ (_arch 42 0 13964 (_prcs 63(_ass)(_alias ((ch1_awaddr_m)(awaddr_m)(ch2_awaddr_m)(awaddr_m)(ch3_awaddr_m)(awaddr_m)(ch4_awaddr_m)(awaddr_m)(ch5_awaddr_m)(awaddr_m)))(_simple)(_trgt(2)(19)(36)(53)(70))(_sens(124))
			)))
			(@ASSIGN#13965_43@ (_arch 43 0 13965 (_prcs 64(_ass)(_alias ((ch1_awvalid_m)(ch1_select)(awvalid_m)))(_simple)(_trgt(3))(_sens(117)(125))
			)))
			(@ASSIGN#13966_44@ (_arch 44 0 13966 (_prcs 65(_ass)(_alias ((ch1_wvalid_m)(ch1_select)(wvalid_m)))(_simple)(_trgt(7))(_sens(117)(129))
			)))
			(@ASSIGN#13967,13973,13979,13985,13991_45@ (_arch 45 0 13967 (_prcs 66(_ass)(_simple)(_trgt(5)(22)(39)(56)(73))(_sens(127))
			)))
			(@ASSIGN#13968,13974,13980,13986,13992_46@ (_arch 46 0 13968 (_prcs 67(_ass)(_simple)(_trgt(6)(23)(40)(57)(74))(_sens(128))
			)))
			(@ASSIGN#13969_47@ (_arch 47 0 13969 (_prcs 68(_ass)(_alias ((ch1_bready_m)(ch1_select)(bready_m)))(_simple)(_trgt(11))(_sens(117)(133))
			)))
			(@ASSIGN#13971_48@ (_arch 48 0 13971 (_prcs 70(_ass)(_alias ((ch2_awvalid_m)(ch2_select)(awvalid_m)))(_simple)(_trgt(20))(_sens(118)(125))
			)))
			(@ASSIGN#13972_49@ (_arch 49 0 13972 (_prcs 71(_ass)(_alias ((ch2_wvalid_m)(ch2_select)(wvalid_m)))(_simple)(_trgt(24))(_sens(118)(129))
			)))
			(@ASSIGN#13975_50@ (_arch 50 0 13975 (_prcs 74(_ass)(_alias ((ch2_bready_m)(ch2_select)(bready_m)))(_simple)(_trgt(28))(_sens(118)(133))
			)))
			(@ASSIGN#13977_51@ (_arch 51 0 13977 (_prcs 76(_ass)(_alias ((ch3_awvalid_m)(ch3_select)(awvalid_m)))(_simple)(_trgt(37))(_sens(119)(125))
			)))
			(@ASSIGN#13978_52@ (_arch 52 0 13978 (_prcs 77(_ass)(_alias ((ch3_wvalid_m)(ch3_select)(wvalid_m)))(_simple)(_trgt(41))(_sens(119)(129))
			)))
			(@ASSIGN#13981_53@ (_arch 53 0 13981 (_prcs 80(_ass)(_alias ((ch3_bready_m)(ch3_select)(bready_m)))(_simple)(_trgt(45))(_sens(119)(133))
			)))
			(@ASSIGN#13983_54@ (_arch 54 0 13983 (_prcs 82(_ass)(_alias ((ch4_awvalid_m)(ch4_select)(awvalid_m)))(_simple)(_trgt(54))(_sens(120)(125))
			)))
			(@ASSIGN#13984_55@ (_arch 55 0 13984 (_prcs 83(_ass)(_alias ((ch4_wvalid_m)(ch4_select)(wvalid_m)))(_simple)(_trgt(58))(_sens(120)(129))
			)))
			(@ASSIGN#13987_56@ (_arch 56 0 13987 (_prcs 86(_ass)(_alias ((ch4_bready_m)(ch4_select)(bready_m)))(_simple)(_trgt(62))(_sens(120)(133))
			)))
			(@ASSIGN#13989_57@ (_arch 57 0 13989 (_prcs 88(_ass)(_alias ((ch5_awvalid_m)(ch5_select)(awvalid_m)))(_simple)(_trgt(71))(_sens(121)(125))
			)))
			(@ASSIGN#13990_58@ (_arch 58 0 13990 (_prcs 89(_ass)(_alias ((ch5_wvalid_m)(ch5_select)(wvalid_m)))(_simple)(_trgt(75))(_sens(121)(129))
			)))
			(@ASSIGN#13993_59@ (_arch 59 0 13993 (_prcs 92(_ass)(_alias ((ch5_bready_m)(ch5_select)(bready_m)))(_simple)(_trgt(79))(_sens(121)(133))
			)))
			(@ASSIGN#14000_60@ (_arch 60 0 14000 (_prcs 93(_ass)(_simple)(_trgt(126))(_sens(117)(4)(118)(21)(119)(38)(120)(55)(121)(72))
			)))
			(@ASSIGN#14007_61@ (_arch 61 0 14007 (_prcs 94(_ass)(_simple)(_trgt(130))(_sens(117)(8)(118)(25)(119)(42)(120)(59)(121)(76))
			)))
			(@ASSIGN#14014_62@ (_arch 62 0 14014 (_prcs 95(_ass)(_simple)(_trgt(132))(_sens(117)(10)(118)(27)(119)(44)(120)(61)(121)(78))
			)))
			(@ASSIGN#14021_63@ (_arch 63 0 14021 (_prcs 96(_ass)(_simple)(_trgt(131))(_sens(117)(9)(118)(26)(119)(43)(120)(60)(121)(77))
			)))
			(@ASSIGN#14025,14028,14031,14034,14037_64@ (_arch 64 0 14025 (_prcs 97(_ass)(_alias ((ch1_araddr_m)(araddr_m)(ch2_araddr_m)(araddr_m)(ch3_araddr_m)(araddr_m)(ch4_araddr_m)(araddr_m)(ch5_araddr_m)(araddr_m)))(_simple)(_trgt(12)(29)(46)(63)(80))(_sens(134))
			)))
			(@ASSIGN#14026_65@ (_arch 65 0 14026 (_prcs 98(_ass)(_alias ((ch1_arvalid_m)(ch1_select)(arvalid_m)))(_simple)(_trgt(13))(_sens(117)(135))
			)))
			(@ASSIGN#14027_66@ (_arch 66 0 14027 (_prcs 99(_ass)(_alias ((ch1_rready_m)(ch1_select)(rready_m)))(_simple)(_trgt(18))(_sens(117)(140))
			)))
			(@ASSIGN#14029_67@ (_arch 67 0 14029 (_prcs 101(_ass)(_alias ((ch2_arvalid_m)(ch2_select)(arvalid_m)))(_simple)(_trgt(30))(_sens(118)(135))
			)))
			(@ASSIGN#14030_68@ (_arch 68 0 14030 (_prcs 102(_ass)(_alias ((ch2_rready_m)(ch2_select)(rready_m)))(_simple)(_trgt(35))(_sens(118)(140))
			)))
			(@ASSIGN#14032_69@ (_arch 69 0 14032 (_prcs 104(_ass)(_alias ((ch3_arvalid_m)(ch3_select)(arvalid_m)))(_simple)(_trgt(47))(_sens(119)(135))
			)))
			(@ASSIGN#14033_70@ (_arch 70 0 14033 (_prcs 105(_ass)(_alias ((ch3_rready_m)(ch3_select)(rready_m)))(_simple)(_trgt(52))(_sens(119)(140))
			)))
			(@ASSIGN#14035_71@ (_arch 71 0 14035 (_prcs 107(_ass)(_alias ((ch4_arvalid_m)(ch4_select)(arvalid_m)))(_simple)(_trgt(64))(_sens(120)(135))
			)))
			(@ASSIGN#14036_72@ (_arch 72 0 14036 (_prcs 108(_ass)(_alias ((ch4_rready_m)(ch4_select)(rready_m)))(_simple)(_trgt(69))(_sens(120)(140))
			)))
			(@ASSIGN#14038_73@ (_arch 73 0 14038 (_prcs 110(_ass)(_alias ((ch5_arvalid_m)(ch5_select)(arvalid_m)))(_simple)(_trgt(81))(_sens(121)(135))
			)))
			(@ASSIGN#14039_74@ (_arch 74 0 14039 (_prcs 111(_ass)(_alias ((ch5_rready_m)(ch5_select)(rready_m)))(_simple)(_trgt(86))(_sens(121)(140))
			)))
			(@ASSIGN#14047_75@ (_arch 75 0 14047 (_prcs 112(_ass)(_simple)(_trgt(136))(_sens(117)(14)(118)(31)(119)(48)(120)(65)(121)(82))
			)))
			(@ASSIGN#14055_76@ (_arch 76 0 14055 (_prcs 113(_ass)(_simple)(_trgt(137))(_sens(117)(15)(118)(32)(119)(49)(120)(66)(121)(83))
			)))
			(@ASSIGN#14063_77@ (_arch 77 0 14063 (_prcs 114(_ass)(_simple)(_trgt(138))(_sens(117)(16)(118)(33)(119)(50)(120)(67)(121)(84))
			)))
			(@ASSIGN#14071_78@ (_arch 78 0 14071 (_prcs 115(_ass)(_simple)(_trgt(139))(_sens(117)(17)(118)(34)(119)(51)(120)(68)(121)(85))
			)))
			(@INTERNAL#0_79@ (_int 79 0 0 0 (_prcs 116 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate ATG_SYSTEST_MIF 0 13439 (_vif  (_code 103))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#13440_80@ (_arch 80 0 13440 (_prcs 0(_ass)(_simple)(_trgt(98))(_sens(91(d_31_0)))
	  		)))
	  		(@ASSIGN#13441_81@ (_arch 81 0 13441 (_prcs 1(_ass)(_simple)(_trgt(99))(_sens(90(d_31_0)))
	  		)))
	  		(@INTERNAL#0_82@ (_int 82 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_SYSINIT_MIF 0 13444 (_vif  (_code 104))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#13445,13446_83@ (_arch 83 0 13445 (_prcs 0(_ass)(_simple)(_trgt(98)(99))
	  		)))
	  		(@INTERNAL#0_84@ (_int 84 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_SYSINIT_CHNLS1 0 13482 (_vif  (_code 105))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#13484_85@ (_arch 85 0 13484 (_prcs 0(_ass)(_simple)(_trgt(117))(_sens(96))
	  		)))
	  		(@ASSIGN#13485,13486,13487,13488_86@ (_arch 86 0 13485 (_prcs 1(_ass)(_simple)(_trgt(118)(119)(120)(121))
	  		)))
	  		(@INTERNAL#0_87@ (_int 87 0 0 0 (_prcs 5 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_SYSINIT_CHNLS2 0 13491 (_vif  (_code 106))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#13493,13495_88@ (_arch 88 0 13493 (_prcs 0(_ass)(_simple)(_trgt(117)(118))(_sens(96))
	  		)))
	  		(@ASSIGN#13496,13497,13498_89@ (_arch 89 0 13496 (_prcs 2(_ass)(_simple)(_trgt(119)(120)(121))
	  		)))
	  		(@INTERNAL#0_90@ (_int 90 0 0 0 (_prcs 5 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_SYSINIT_CHNLS3 0 13501 (_vif  (_code 107))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#13503,13505,13507_91@ (_arch 91 0 13503 (_prcs 0(_ass)(_simple)(_trgt(117)(118)(119))(_sens(96))
	  		)))
	  		(@ASSIGN#13508,13509_92@ (_arch 92 0 13508 (_prcs 3(_ass)(_simple)(_trgt(120)(121))
	  		)))
	  		(@INTERNAL#0_93@ (_int 93 0 0 0 (_prcs 5 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_SYSINIT_CHNLS4 0 13512 (_vif  (_code 108))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#13514,13516,13518,13520_94@ (_arch 94 0 13514 (_prcs 0(_ass)(_simple)(_trgt(117)(118)(119)(120))(_sens(96))
	  		)))
	  		(@ASSIGN#13521_95@ (_arch 95 0 13521 (_prcs 4(_ass)(_simple)(_trgt(121))
	  		)))
	  		(@INTERNAL#0_96@ (_int 96 0 0 0 (_prcs 5 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_SYSINIT_CHNLS5 0 13524 (_vif  (_code 109))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#13526,13528,13530,13532,13534_97@ (_arch 97 0 13526 (_prcs 0(_ass)(_simple)(_trgt(117)(118)(119)(120)(121))(_sens(96))
	  		)))
	  		(@INTERNAL#0_98@ (_int 98 0 0 0 (_prcs 5 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_SYSTEST_NXT_PTR 0 13758 (_vif  (_code 110))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#13759_99@ (_arch 99 0 13759 (_prcs 0(_trgt(159)(160))(_read(0)(1)(161)(155)(104)(103)(160)(105))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_100@ (_int 100 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate ATG_SYSINIT_NXT_PTR 0 13775 (_vif  (_code 111))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#13776_101@ (_arch 101 0 13776 (_prcs 0(_trgt(159)(160))(_read(0)(1)(161)(159)(160))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_102@ (_int 102 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_model . axi_traffic_gen_v2_0_21_systeminit_mrdwr 115 -1)

)
V 000079 55 22540         1580965269842 axi_traffic_gen_v2_0_21_systeminit_top
(_unit VERILOG 6.3579.6.768 (axi_traffic_gen_v2_0_21_systeminit_top 0 14129(axi_traffic_gen_v2_0_21_systeminit_top 0 14129))
	(_version vde)
	(_time 1580965269037 2020.02.05 23:01:09)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 7))
	(_code 252623202872783073232621377f7523232323232c2326)
	(_ent
		(_time 1580965269037)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_object
		(_type (_int ~vector~0 0 14131 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~0 0 14131 \"virtex7"\ (_ent -1 (_string \V"virtex7"\))))
		(_type (_int ~vector~1 0 14132 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_THREAD_ID_WIDTH ~vector~1 0 14132 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~2 0 14133 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_AWUSER_WIDTH ~vector~2 0 14133 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~3 0 14134 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_DATA_WIDTH ~vector~3 0 14134 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~4 0 14135 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_DATA_MIF ~vector~4 0 14135 \"atg_data.mif"\ (_ent -1 (_string \V"atg_data.mif"\))))
		(_type (_int ~vector~5 0 14136 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_ADDR_MIF ~vector~5 0 14136 \"atg_addr.mif"\ (_ent -1 (_string \V"atg_addr.mif"\))))
		(_type (_int ~vector~6 0 14137 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_CTRL_MIF ~vector~6 0 14137 \"atg_ctrl.mif"\ (_ent -1 (_string \V"atg_ctrl.mif"\))))
		(_type (_int ~vector~7 0 14138 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_MASK_MIF ~vector~7 0 14138 \"atg_mask.mif"\ (_ent -1 (_string \V"atg_mask.mif"\))))
		(_type (_int ~vector~8 0 14139 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_MIF_ADDR_BITS ~vector~8 0 14139 \5\ (_ent -1 (_cnst \5\))))
		(_type (_int ~vector~9 0 14140 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_MIF_DATA_DEPTH ~vector~9 0 14140 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~10 0 14141 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_INIT ~vector~10 0 14141 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~11 0 14142 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_TEST ~vector~11 0 14142 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~12 0 14143 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_CMD_MAX_RETRY ~vector~12 0 14143 \32'h1\ (_ent -1 (_cnst \32'h1\))))
		(_type (_int ~vector~13 0 14144 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_TEST_MAX_CLKS ~vector~13 0 14144 \32'h0000001A\ (_ent -1 (_cnst \32'h01A\))))
		(_type (_int ~vector~14 0 14145 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_MAX_CHANNELS ~vector~14 0 14145 \32'h1\ (_ent -1 (_cnst \32'h1\))))
		(_type (_int ~vector~15 0 14146 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_CH1_LOW ~vector~15 0 14146 \32'h0000_0000\ (_ent -1 (_cnst \32'h0_0000\))))
		(_type (_int ~vector~16 0 14147 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_CH1_HIGH ~vector~16 0 14147 \32'h0000_00FF\ (_ent -1 (_cnst \32'h0_00FF\))))
		(_type (_int ~vector~17 0 14148 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_CH2_LOW ~vector~17 0 14148 \32'h0000_0100\ (_ent -1 (_cnst \32'h0_0100\))))
		(_type (_int ~vector~18 0 14149 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_CH2_HIGH ~vector~18 0 14149 \32'h0000_01FF\ (_ent -1 (_cnst \32'h0_01FF\))))
		(_type (_int ~vector~19 0 14150 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_CH3_LOW ~vector~19 0 14150 \32'h0000_0200\ (_ent -1 (_cnst \32'h0_0200\))))
		(_type (_int ~vector~20 0 14151 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_CH3_HIGH ~vector~20 0 14151 \32'h0000_02FF\ (_ent -1 (_cnst \32'h0_02FF\))))
		(_type (_int ~vector~21 0 14152 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_CH4_LOW ~vector~21 0 14152 \32'h0000_0300\ (_ent -1 (_cnst \32'h0_0300\))))
		(_type (_int ~vector~22 0 14153 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_CH4_HIGH ~vector~22 0 14153 \32'h0000_03FF\ (_ent -1 (_cnst \32'h0_03FF\))))
		(_type (_int ~vector~23 0 14154 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_CH5_LOW ~vector~23 0 14154 \32'h0000_0400\ (_ent -1 (_cnst \32'h0_0400\))))
		(_type (_int ~vector~24 0 14156 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_CH5_HIGH ~vector~24 0 14156 \32'h0000_04FF\ (_ent -1 (_cnst \32'h0_04FF\))))
		(_port (_int Clk ~wire 0 14158 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rst_l ~wire 0 14159 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[31:0]wire~ 0 14161 (_array ~wire ((_dto i 31 i 0)))))
		(_port (_int ch1_awaddr_m ~[31:0]wire~ 0 14161 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch1_awvalid_m ~wire 0 14162 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch1_awready_m ~wire 0 14163 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[2:0]wire~ 0 14164 (_array ~wire ((_dto i 2 i 0)))))
		(_port (_int ch1_awprot_m ~[2:0]wire~ 0 14164 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 14165 (_array ~wire ((_range  9)))))
		(_port (_int ch1_wdata_m ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 14165 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 14166 (_array ~wire ((_range  10)))))
		(_port (_int ch1_wstrb_m ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 14166 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch1_wvalid_m ~wire 0 14167 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch1_wready_m ~wire 0 14168 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[1:0]wire~ 0 14169 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int ch1_bresp_m ~[1:0]wire~ 0 14169 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch1_bvalid_m ~wire 0 14170 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch1_bready_m ~wire 0 14171 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch1_araddr_m ~[31:0]wire~ 0 14172 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch1_arvalid_m ~wire 0 14173 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch1_arready_m ~wire 0 14174 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch1_rdata_m ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 14175 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch1_rvalid_m ~wire 0 14176 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch1_rresp_m ~[1:0]wire~ 0 14177 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch1_rready_m ~wire 0 14178 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch2_awaddr_m ~[31:0]wire~ 0 14181 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch2_awvalid_m ~wire 0 14182 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch2_awready_m ~wire 0 14183 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch2_awprot_m ~[2:0]wire~ 0 14184 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch2_wdata_m ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 14185 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch2_wstrb_m ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 14186 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch2_wvalid_m ~wire 0 14187 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch2_wready_m ~wire 0 14188 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch2_bresp_m ~[1:0]wire~ 0 14189 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch2_bvalid_m ~wire 0 14190 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch2_bready_m ~wire 0 14191 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch2_araddr_m ~[31:0]wire~ 0 14192 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch2_arvalid_m ~wire 0 14193 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch2_arready_m ~wire 0 14194 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch2_rdata_m ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 14195 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch2_rvalid_m ~wire 0 14196 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch2_rresp_m ~[1:0]wire~ 0 14197 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch2_rready_m ~wire 0 14198 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch3_awaddr_m ~[31:0]wire~ 0 14201 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch3_awvalid_m ~wire 0 14202 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch3_awready_m ~wire 0 14203 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch3_awprot_m ~[2:0]wire~ 0 14204 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch3_wdata_m ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 14205 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch3_wstrb_m ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 14206 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch3_wvalid_m ~wire 0 14207 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch3_wready_m ~wire 0 14208 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch3_bresp_m ~[1:0]wire~ 0 14209 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch3_bvalid_m ~wire 0 14210 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch3_bready_m ~wire 0 14211 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch3_araddr_m ~[31:0]wire~ 0 14212 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch3_arvalid_m ~wire 0 14213 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch3_arready_m ~wire 0 14214 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch3_rdata_m ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 14215 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch3_rvalid_m ~wire 0 14216 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch3_rresp_m ~[1:0]wire~ 0 14217 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch3_rready_m ~wire 0 14218 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch4_awaddr_m ~[31:0]wire~ 0 14221 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch4_awvalid_m ~wire 0 14222 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch4_awready_m ~wire 0 14223 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch4_awprot_m ~[2:0]wire~ 0 14224 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch4_wdata_m ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 14225 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch4_wstrb_m ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 14226 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch4_wvalid_m ~wire 0 14227 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch4_wready_m ~wire 0 14228 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch4_bresp_m ~[1:0]wire~ 0 14229 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch4_bvalid_m ~wire 0 14230 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch4_bready_m ~wire 0 14231 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch4_araddr_m ~[31:0]wire~ 0 14232 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch4_arvalid_m ~wire 0 14233 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch4_arready_m ~wire 0 14234 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch4_rdata_m ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 14235 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch4_rvalid_m ~wire 0 14236 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch4_rresp_m ~[1:0]wire~ 0 14237 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch4_rready_m ~wire 0 14238 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch5_awaddr_m ~[31:0]wire~ 0 14241 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch5_awvalid_m ~wire 0 14242 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch5_awready_m ~wire 0 14243 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch5_awprot_m ~[2:0]wire~ 0 14244 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int ch5_wdata_m ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 14245 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch5_wstrb_m ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 14246 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch5_wvalid_m ~wire 0 14247 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch5_wready_m ~wire 0 14248 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch5_bresp_m ~[1:0]wire~ 0 14249 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch5_bvalid_m ~wire 0 14250 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch5_bready_m ~wire 0 14251 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch5_araddr_m ~[31:0]wire~ 0 14252 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch5_arvalid_m ~wire 0 14253 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int ch5_arready_m ~wire 0 14254 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch5_rdata_m ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 14255 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch5_rvalid_m ~wire 0 14256 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch5_rresp_m ~[1:0]wire~ 0 14257 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ch5_rready_m ~wire 0 14258 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int irq_out ~wire 0 14260 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int done ~wire 0 14261 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int status ~[31:0]wire~ 0 14262 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int done_i ~wire 0 14264 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int status_i ~[31:0]wire~ 0 14265 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rom_data ~[31:0]wire~ 0 14266 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rom_mask ~[31:0]wire~ 0 14267 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rom_ctrl ~[31:0]wire~ 0 14268 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rom_addr ~[31:0]wire~ 0 14269 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[9:0]wire~ 0 14270 (_array ~wire ((_dto i 9 i 0)))))
		(_sig (_int rom_addr_ptr_ff ~[9:0]wire~ 0 14270 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int rom_data_ptr_ff ~[9:0]wire~ 0 14271 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[127:0]wire~ 0 14272 (_array ~wire ((_dto i 127 i 0)))))
		(_sig (_int cmd_out_mw ~[127:0]wire~ 0 14272 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mram_out ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 14273 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int \1 \ ~wire -1 14290 (_int (_uni)))(_net)(_flags2))
		(_sig (_int \2 \ ~wire -1 14302 (_int (_uni)))(_net)(_flags2))
		(_sig (_int \5 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_type (_int ~[7:0]reg~ 0 0 (_array ~reg ((_dto i 7 i 0)))))
		(_sig (_int \6 \ ~[7:0]reg~ -1 0 (_int (_uni(_cnst \8'h0\))))(_reg)(_flags2))
		(_type (_int ~[31:0]reg~ 0 0 (_array ~reg ((_dto i 31 i 0)))))
		(_sig (_int \7 \ ~[31:0]reg~ -1 0 (_int (_uni(_cnst \32'h0\))))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#14290,14302_0@ (_arch 0 0 14290 (_prcs 0(_ass)(_alias ((\1 \)(rst_l)(\2 \)(rst_l)))(_simple)(_trgt(105)(106))(_sens(1))
			)))
			(@ASSIGN#14274_1@ (_arch 1 0 14274 (_prcs 2(_ass)(_alias ((done)(done_i)))(_simple)(_trgt(93))(_sens(95))
			)))
			(@ASSIGN#14275_2@ (_arch 2 0 14275 (_prcs 3(_ass)(_alias ((status)(status_i)))(_simple)(_trgt(94))(_sens(96))
			)))
			(@ASSIGN#14276,14277,14278,14279,14280_3@ (_arch 3 0 14276 (_prcs 4(_ass)(_simple)(_trgt(5)(23)(41)(59)(77))
			)))
			(@INTERNAL#0_4@ (_int 4 0 0 0 (_prcs 9 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst systeminit_dmg_addr 0 14282 (_ent . axi_traffic_gen_v2_0_21_systeminit_dmg)
		(_gen
			((C_FAMILY) (C_FAMILY))
			((C_ATG_MIF) (C_ATG_ADDR_MIF))
			((C_ATG_MIF_ADDR_BITS) (C_ATG_MIF_ADDR_BITS))
			((C_ATG_MIF_DATA_DEPTH) (C_ATG_MIF_DATA_DEPTH))
		)
		(_port
			((a) (rom_addr_ptr_ff(_range 11)))
			((clk) (Clk))
			((qspo_srst) (\1 \))
			((qspo) (rom_addr))
		)
	)
	(_inst systeminit_dmg_data 0 14294 (_ent . axi_traffic_gen_v2_0_21_systeminit_dmg)
		(_gen
			((C_FAMILY) (C_FAMILY))
			((C_ATG_MIF) (C_ATG_DATA_MIF))
			((C_ATG_MIF_ADDR_BITS) (C_ATG_MIF_ADDR_BITS))
			((C_ATG_MIF_DATA_DEPTH) (C_ATG_MIF_DATA_DEPTH))
		)
		(_port
			((a) (rom_data_ptr_ff(_range 12)))
			((clk) (Clk))
			((qspo_srst) (\2 \))
			((qspo) (rom_data))
		)
	)
	(_generate ATG_SYSINIT_DMG 0 14306 (_vif  (_code 7))
	  (_object
	  	(_sig (_int \3 \ ~wire -1 14315 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \4 \ ~wire -1 14315 (_int (_uni)))(_net)(_flags2))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#14315,14315_5@ (_arch 5 0 14315 (_prcs 0(_ass)(_alias ((\3 \)(rst_l)(\4 \)(rst_l)))(_simple)(_trgt(110)(111))(_sens(1))
	  		)))
	  		(@INTERNAL#0_6@ (_int 6 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst systeminit_dmg_mask 0 14307 (_ent . axi_traffic_gen_v2_0_21_systeminit_dmg)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  		((C_ATG_MIF) (C_ATG_MASK_MIF))
	  		((C_ATG_MIF_ADDR_BITS) (C_ATG_MIF_ADDR_BITS))
	  		((C_ATG_MIF_DATA_DEPTH) (C_ATG_MIF_DATA_DEPTH))
	  	)
	  	(_port
	  		((a) (rom_addr_ptr_ff(_range 8)))
	  		((clk) (Clk))
	  		((qspo_srst) (\3 \))
	  		((qspo) (rom_mask))
	  	)
	  )
	  (_inst systeminit_dmg_ctrl 0 14319 (_ent . axi_traffic_gen_v2_0_21_systeminit_dmg)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  		((C_ATG_MIF) (C_ATG_CTRL_MIF))
	  		((C_ATG_MIF_ADDR_BITS) (C_ATG_MIF_ADDR_BITS))
	  		((C_ATG_MIF_DATA_DEPTH) (C_ATG_MIF_DATA_DEPTH))
	  	)
	  	(_port
	  		((a) (rom_addr_ptr_ff(_range 8)))
	  		((clk) (Clk))
	  		((qspo_srst) (\4 \))
	  		((qspo) (rom_ctrl))
	  	)
	  )
	)
	(_inst systeminit_cmdgen 0 14333 (_ent . axi_traffic_gen_v2_0_21_static_cmdgen)
		(_gen
			((C_M_AXI_DATA_WIDTH) (C_M_AXI_DATA_WIDTH))
			((C_ATG_SYSTEM_INIT) (C_ATG_SYSTEM_INIT))
			((C_ATG_SYSTEM_TEST) (C_ATG_SYSTEM_TEST))
			((C_ATG_MIF_ADDR_BITS) (C_ATG_MIF_ADDR_BITS))
		)
		(_port
			((Clk) (Clk))
			((rst_l) (rst_l))
			((static_ctl_en) (\5 \))
			((static_len) (\6 \))
			((rom_addr_ptr_ff) (rom_addr_ptr_ff))
			((rom_addr) (rom_addr))
			((rom_data) (\7 \))
			((cmd_out_mw) (cmd_out_mw))
			((cmd_data) (_open))
			((cmd_out_mr) (_open))
		)
	)
	(_inst static_mrdwr 0 14382 (_ent . axi_traffic_gen_v2_0_21_systeminit_mrdwr)
		(_gen
			((C_M_AXI_THREAD_ID_WIDTH) (C_M_AXI_THREAD_ID_WIDTH))
			((C_M_AXI_AWUSER_WIDTH) (C_M_AXI_AWUSER_WIDTH))
			((C_M_AXI_DATA_WIDTH) (C_M_AXI_DATA_WIDTH))
			((C_ATG_SYSTEM_INIT) (C_ATG_SYSTEM_INIT))
			((C_ATG_SYSTEM_TEST) (C_ATG_SYSTEM_TEST))
			((C_ATG_SYSTEM_CMD_MAX_RETRY) (C_ATG_SYSTEM_CMD_MAX_RETRY))
			((C_ATG_SYSTEM_TEST_MAX_CLKS) (C_ATG_SYSTEM_TEST_MAX_CLKS))
			((C_ATG_SYSTEM_MAX_CHANNELS) (C_ATG_SYSTEM_MAX_CHANNELS))
			((C_ATG_SYSTEM_CH1_LOW) (C_ATG_SYSTEM_CH1_LOW))
			((C_ATG_SYSTEM_CH1_HIGH) (C_ATG_SYSTEM_CH1_HIGH))
			((C_ATG_SYSTEM_CH2_LOW) (C_ATG_SYSTEM_CH2_LOW))
			((C_ATG_SYSTEM_CH2_HIGH) (C_ATG_SYSTEM_CH2_HIGH))
			((C_ATG_SYSTEM_CH3_LOW) (C_ATG_SYSTEM_CH3_LOW))
			((C_ATG_SYSTEM_CH3_HIGH) (C_ATG_SYSTEM_CH3_HIGH))
			((C_ATG_SYSTEM_CH4_LOW) (C_ATG_SYSTEM_CH4_LOW))
			((C_ATG_SYSTEM_CH4_HIGH) (C_ATG_SYSTEM_CH4_HIGH))
			((C_ATG_SYSTEM_CH5_LOW) (C_ATG_SYSTEM_CH5_LOW))
			((C_ATG_SYSTEM_CH5_HIGH) (C_ATG_SYSTEM_CH5_HIGH))
		)
		(_port
			((Clk) (Clk))
			((rst_l) (rst_l))
			((ch1_awaddr_m) (ch1_awaddr_m))
			((ch1_awvalid_m) (ch1_awvalid_m))
			((ch1_awready_m) (ch1_awready_m))
			((ch1_wdata_m) (ch1_wdata_m))
			((ch1_wstrb_m) (ch1_wstrb_m))
			((ch1_wvalid_m) (ch1_wvalid_m))
			((ch1_wready_m) (ch1_wready_m))
			((ch1_bresp_m) (ch1_bresp_m))
			((ch1_bvalid_m) (ch1_bvalid_m))
			((ch1_bready_m) (ch1_bready_m))
			((ch1_araddr_m) (ch1_araddr_m))
			((ch1_arvalid_m) (ch1_arvalid_m))
			((ch1_arready_m) (ch1_arready_m))
			((ch1_rdata_m) (ch1_rdata_m))
			((ch1_rvalid_m) (ch1_rvalid_m))
			((ch1_rresp_m) (ch1_rresp_m))
			((ch1_rready_m) (ch1_rready_m))
			((ch2_awaddr_m) (ch2_awaddr_m))
			((ch2_awvalid_m) (ch2_awvalid_m))
			((ch2_awready_m) (ch2_awready_m))
			((ch2_wdata_m) (ch2_wdata_m))
			((ch2_wstrb_m) (ch2_wstrb_m))
			((ch2_wvalid_m) (ch2_wvalid_m))
			((ch2_wready_m) (ch2_wready_m))
			((ch2_bresp_m) (ch2_bresp_m))
			((ch2_bvalid_m) (ch2_bvalid_m))
			((ch2_bready_m) (ch2_bready_m))
			((ch2_araddr_m) (ch2_araddr_m))
			((ch2_arvalid_m) (ch2_arvalid_m))
			((ch2_arready_m) (ch2_arready_m))
			((ch2_rdata_m) (ch2_rdata_m))
			((ch2_rvalid_m) (ch2_rvalid_m))
			((ch2_rresp_m) (ch2_rresp_m))
			((ch2_rready_m) (ch2_rready_m))
			((ch3_awaddr_m) (ch3_awaddr_m))
			((ch3_awvalid_m) (ch3_awvalid_m))
			((ch3_awready_m) (ch3_awready_m))
			((ch3_wdata_m) (ch3_wdata_m))
			((ch3_wstrb_m) (ch3_wstrb_m))
			((ch3_wvalid_m) (ch3_wvalid_m))
			((ch3_wready_m) (ch3_wready_m))
			((ch3_bresp_m) (ch3_bresp_m))
			((ch3_bvalid_m) (ch3_bvalid_m))
			((ch3_bready_m) (ch3_bready_m))
			((ch3_araddr_m) (ch3_araddr_m))
			((ch3_arvalid_m) (ch3_arvalid_m))
			((ch3_arready_m) (ch3_arready_m))
			((ch3_rdata_m) (ch3_rdata_m))
			((ch3_rvalid_m) (ch3_rvalid_m))
			((ch3_rresp_m) (ch3_rresp_m))
			((ch3_rready_m) (ch3_rready_m))
			((ch4_awaddr_m) (ch4_awaddr_m))
			((ch4_awvalid_m) (ch4_awvalid_m))
			((ch4_awready_m) (ch4_awready_m))
			((ch4_wdata_m) (ch4_wdata_m))
			((ch4_wstrb_m) (ch4_wstrb_m))
			((ch4_wvalid_m) (ch4_wvalid_m))
			((ch4_wready_m) (ch4_wready_m))
			((ch4_bresp_m) (ch4_bresp_m))
			((ch4_bvalid_m) (ch4_bvalid_m))
			((ch4_bready_m) (ch4_bready_m))
			((ch4_araddr_m) (ch4_araddr_m))
			((ch4_arvalid_m) (ch4_arvalid_m))
			((ch4_arready_m) (ch4_arready_m))
			((ch4_rdata_m) (ch4_rdata_m))
			((ch4_rvalid_m) (ch4_rvalid_m))
			((ch4_rresp_m) (ch4_rresp_m))
			((ch4_rready_m) (ch4_rready_m))
			((ch5_awaddr_m) (ch5_awaddr_m))
			((ch5_awvalid_m) (ch5_awvalid_m))
			((ch5_awready_m) (ch5_awready_m))
			((ch5_wdata_m) (ch5_wdata_m))
			((ch5_wstrb_m) (ch5_wstrb_m))
			((ch5_wvalid_m) (ch5_wvalid_m))
			((ch5_wready_m) (ch5_wready_m))
			((ch5_bresp_m) (ch5_bresp_m))
			((ch5_bvalid_m) (ch5_bvalid_m))
			((ch5_bready_m) (ch5_bready_m))
			((ch5_araddr_m) (ch5_araddr_m))
			((ch5_arvalid_m) (ch5_arvalid_m))
			((ch5_arready_m) (ch5_arready_m))
			((ch5_rdata_m) (ch5_rdata_m))
			((ch5_rvalid_m) (ch5_rvalid_m))
			((ch5_rresp_m) (ch5_rresp_m))
			((ch5_rready_m) (ch5_rready_m))
			((rom_addr_ptr) (rom_addr_ptr_ff))
			((rom_data_ptr) (rom_data_ptr_ff))
			((rom_data) (rom_data))
			((rom_mask) (rom_mask))
			((rom_ctrl) (rom_ctrl))
			((cmd_out_mw) (cmd_out_mw))
			((irq_out) (irq_out))
			((done) (done_i))
			((status) (status_i))
		)
	)
	(_model . axi_traffic_gen_v2_0_21_systeminit_top 15 -1)

)
V 000068 55 58596         1580965269844 axi_traffic_gen_v2_0_21_top
(_unit VERILOG 6.3579.6.768 (axi_traffic_gen_v2_0_21_top 0 14557(axi_traffic_gen_v2_0_21_top 0 14557))
	(_version vde)
	(_time 1580965269037 2020.02.05 23:01:09)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 353633313862682063316030276f6533333333333c3336)
	(_ent
		(_time 1580965269037)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_object
		(_type (_int ~vector~0 0 14559 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~0 0 14559 \"virtex7"\ (_ent -1 (_string \V"virtex7"\))))
		(_type (_int ~vector~1 0 14560 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_BASEADDR ~vector~1 0 14560 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_type (_int ~vector~2 0 14561 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_HIGHADDR ~vector~2 0 14561 \32'h0000ffff\ (_ent -1 (_cnst \32'h0ffff\))))
		(_type (_int ~vector~3 0 14562 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ZERO_INVALID ~vector~3 0 14562 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~4 0 14563 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_NO_EXCL ~vector~4 0 14563 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~5 0 14564 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_S_AXI_DATA_WIDTH ~vector~5 0 14564 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~6 0 14565 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_S_AXI_AWUSER_WIDTH ~vector~6 0 14565 \8\ (_ent -1 (_cnst \8\))))
		(_type (_int ~vector~7 0 14566 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_S_AXI_ARUSER_WIDTH ~vector~7 0 14566 \8\ (_ent -1 (_cnst \8\))))
		(_type (_int ~vector~8 0 14567 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_S_AXI_ID_WIDTH ~vector~8 0 14567 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~9 0 14568 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_THREAD_ID_WIDTH ~vector~9 0 14568 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~10 0 14569 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_DATA_WIDTH ~vector~10 0 14569 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~11 0 14570 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_ADDR_WIDTH ~vector~11 0 14570 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~12 0 14571 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_AWUSER_WIDTH ~vector~12 0 14571 \8\ (_ent -1 (_cnst \8\))))
		(_type (_int ~vector~13 0 14572 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_M_AXI_ARUSER_WIDTH ~vector~13 0 14572 \8\ (_ent -1 (_cnst \8\))))
		(_type (_int ~vector~14 0 14573 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AXIS1_HAS_TKEEP ~vector~14 0 14573 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~15 0 14574 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AXIS1_HAS_TSTRB ~vector~15 0 14574 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~16 0 14575 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AXIS2_HAS_TKEEP ~vector~16 0 14575 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~17 0 14576 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AXIS2_HAS_TSTRB ~vector~17 0 14576 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~18 0 14577 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AXIS_TDATA_WIDTH ~vector~18 0 14577 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~19 0 14578 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AXIS_TUSER_WIDTH ~vector~19 0 14578 \8\ (_ent -1 (_cnst \8\))))
		(_type (_int ~vector~20 0 14579 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AXIS_TID_WIDTH ~vector~20 0 14579 \8\ (_ent -1 (_cnst \8\))))
		(_type (_int ~vector~21 0 14580 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AXIS_TDEST_WIDTH ~vector~21 0 14580 \8\ (_ent -1 (_cnst \8\))))
		(_type (_int ~vector~22 0 14581 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_BASIC_AXI4 ~vector~22 0 14581 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~23 0 14582 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_REPEAT_TYPE ~vector~23 0 14582 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~24 0 14583 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_HLTP_MODE ~vector~24 0 14583 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~25 0 14584 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC ~vector~25 0 14584 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~26 0 14585 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_INIT ~vector~26 0 14585 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~27 0 14586 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_TEST ~vector~27 0 14586 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~28 0 14587 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STREAMING ~vector~28 0 14587 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~29 0 14588 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STREAMING_MST_ONLY ~vector~29 0 14588 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~30 0 14589 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STREAMING_MST_LPBK ~vector~30 0 14589 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~31 0 14590 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STREAMING_SLV_LPBK ~vector~31 0 14590 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~32 0 14591 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STREAMING_MAX_LEN_BITS ~vector~32 0 14591 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~33 0 14592 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AXIS_SPARSE_EN ~vector~33 0 14592 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~34 0 14593 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SLAVE_ONLY ~vector~34 0 14593 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~35 0 14594 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC_WR_ADDRESS ~vector~35 0 14594 \32'h12A0_0000\ (_ent -1 (_cnst \32'h12A0_0000\))))
		(_type (_int ~vector~36 0 14595 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC_RD_ADDRESS ~vector~36 0 14595 \32'h13A0_0000\ (_ent -1 (_cnst \32'h13A0_0000\))))
		(_type (_int ~vector~37 0 14596 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC_WR_HIGH_ADDRESS ~vector~37 0 14596 \32'h12A0_0FFF\ (_ent -1 (_cnst \32'h12A0_0FFF\))))
		(_type (_int ~vector~38 0 14597 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC_RD_HIGH_ADDRESS ~vector~38 0 14597 \32'h13A0_0FFF\ (_ent -1 (_cnst \32'h13A0_0FFF\))))
		(_type (_int ~vector~39 0 14598 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC_INCR ~vector~39 0 14598 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~40 0 14599 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC_EN_READ ~vector~40 0 14599 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~41 0 14600 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC_EN_WRITE ~vector~41 0 14600 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~42 0 14601 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC_FREE_RUN ~vector~42 0 14601 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~43 0 14602 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC_RD_PIPELINE ~vector~43 0 14602 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~44 0 14603 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC_WR_PIPELINE ~vector~44 0 14603 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~45 0 14604 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC_TRANGAP ~vector~45 0 14604 \32'd255\ (_ent -1 (_cnst \32'd255\))))
		(_type (_int ~vector~46 0 14605 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_STATIC_LENGTH ~vector~46 0 14605 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~47 0 14606 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_INIT_DATA_MIF ~vector~47 0 14606 \"atg_data.mif"\ (_ent -1 (_string \V"atg_data.mif"\))))
		(_type (_int ~vector~48 0 14607 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_INIT_ADDR_MIF ~vector~48 0 14607 \"atg_addr.mif"\ (_ent -1 (_string \V"atg_addr.mif"\))))
		(_type (_int ~vector~49 0 14608 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_INIT_CTRL_MIF ~vector~49 0 14608 \"atg_ctrl.mif"\ (_ent -1 (_string \V"atg_ctrl.mif"\))))
		(_type (_int ~vector~50 0 14609 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_INIT_MASK_MIF ~vector~50 0 14609 \"atg_mask.mif"\ (_ent -1 (_string \V"atg_mask.mif"\))))
		(_type (_int ~vector~51 0 14610 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_MIF_DATA_DEPTH ~vector~51 0 14610 \16\ (_ent -1 (_cnst \16\))))
		(_type (_int ~vector~52 0 14611 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_MIF_ADDR_BITS ~vector~52 0 14611 \4\ (_ent -1 (_cnst \4\))))
		(_type (_int ~vector~53 0 14612 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_CMD_MAX_RETRY ~vector~53 0 14612 \32'h100\ (_ent -1 (_cnst \32'h100\))))
		(_type (_int ~vector~54 0 14613 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_TEST_MAX_CLKS ~vector~54 0 14613 \32'h00001388\ (_ent -1 (_cnst \32'h01388\))))
		(_type (_int ~vector~55 0 14614 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_MAX_CHANNELS ~vector~55 0 14614 \32'h1\ (_ent -1 (_cnst \32'h1\))))
		(_type (_int ~vector~56 0 14615 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_CH1_LOW ~vector~56 0 14615 \32'h0000_0000\ (_ent -1 (_cnst \32'h0_0000\))))
		(_type (_int ~vector~57 0 14616 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_CH1_HIGH ~vector~57 0 14616 \32'hFFFF_FFFF\ (_ent -1 (_cnst \32'hFFFF_FFFF\))))
		(_type (_int ~vector~58 0 14617 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_CH2_LOW ~vector~58 0 14617 \32'h0000_0100\ (_ent -1 (_cnst \32'h0_0100\))))
		(_type (_int ~vector~59 0 14618 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_CH2_HIGH ~vector~59 0 14618 \32'h0000_01FF\ (_ent -1 (_cnst \32'h0_01FF\))))
		(_type (_int ~vector~60 0 14619 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_CH3_LOW ~vector~60 0 14619 \32'h0000_0200\ (_ent -1 (_cnst \32'h0_0200\))))
		(_type (_int ~vector~61 0 14620 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_CH3_HIGH ~vector~61 0 14620 \32'h0000_02FF\ (_ent -1 (_cnst \32'h0_02FF\))))
		(_type (_int ~vector~62 0 14621 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_CH4_LOW ~vector~62 0 14621 \32'h0000_0300\ (_ent -1 (_cnst \32'h0_0300\))))
		(_type (_int ~vector~63 0 14622 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_CH4_HIGH ~vector~63 0 14622 \32'h0000_03FF\ (_ent -1 (_cnst \32'h0_03FF\))))
		(_type (_int ~vector~64 0 14623 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_CH5_LOW ~vector~64 0 14623 \32'h0000_0400\ (_ent -1 (_cnst \32'h0_0400\))))
		(_type (_int ~vector~65 0 14624 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_ATG_SYSTEM_CH5_HIGH ~vector~65 0 14624 \32'h0000_04FF\ (_ent -1 (_cnst \32'h0_04FF\))))
		(_type (_int ~vector~66 0 14625 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RAMINIT_CMDRAM0_F ~vector~66 0 14625 \"default_cmdram.mif"\ (_ent -1 (_string \V"default_cmdram.mif"\))))
		(_type (_int ~vector~67 0 14626 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RAMINIT_CMDRAM1_F ~vector~67 0 14626 \"NONE"\ (_ent -1 (_string \V"NONE"\))))
		(_type (_int ~vector~68 0 14627 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RAMINIT_CMDRAM2_F ~vector~68 0 14627 \"NONE"\ (_ent -1 (_string \V"NONE"\))))
		(_type (_int ~vector~69 0 14628 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RAMINIT_CMDRAM3_F ~vector~69 0 14628 \"NONE"\ (_ent -1 (_string \V"NONE"\))))
		(_type (_int ~vector~70 0 14629 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RAMINIT_SRAM0_F ~vector~70 0 14629 \"default_mstram.mif"\ (_ent -1 (_string \V"default_mstram.mif"\))))
		(_type (_int ~vector~71 0 14630 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RAMINIT_PARAMRAM0_F ~vector~71 0 14630 \"default_prmram.mif"\ (_ent -1 (_string \V"default_prmram.mif"\))))
		(_type (_int ~vector~72 0 14631 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_RAMINIT_ADDRRAM0_F ~vector~72 0 14631 \"default_addrram.mif"\ (_ent -1 (_string \V"default_addrram.mif"\))))
		(_type (_int ~vector~73 0 14632 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_REPEAT_COUNT ~vector~73 0 14632 \254\ (_ent -1 (_cnst \254\))))
		(_type (_int ~vector~74 0 14633 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_STRM_DATA_SEED ~vector~74 0 14633 \16'hABCD\ (_ent -1 (_cnst \16'hABCD\))))
		(_type (_int ~vector~75 0 14634 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AXI_WR_ADDR_SEED ~vector~75 0 14634 \16'h7C9B\ (_ent -1 (_cnst \16'h7C9B\))))
		(_type (_int ~vector~76 0 14637 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_AXI_RD_ADDR_SEED ~vector~76 0 14637 \16'h5A5A\ (_ent -1 (_cnst \16'h5A5A\))))
		(_port (_int s_axi_aclk ~wire 0 14638 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_aresetn ~wire 0 14639 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int core_ext_start ~wire 0 14641 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int core_ext_stop ~wire 0 14642 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 14644 (_array ~wire ((_range  6)))))
		(_port (_int s_axi_awid ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 14644 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[31:0]wire~ 0 14645 (_array ~wire ((_dto i 31 i 0)))))
		(_port (_int s_axi_awaddr ~[31:0]wire~ 0 14645 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[7:0]wire~ 0 14646 (_array ~wire ((_dto i 7 i 0)))))
		(_port (_int s_axi_awlen ~[7:0]wire~ 0 14646 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[2:0]wire~ 0 14647 (_array ~wire ((_dto i 2 i 0)))))
		(_port (_int s_axi_awsize ~[2:0]wire~ 0 14647 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[1:0]wire~ 0 14648 (_array ~wire ((_dto i 1 i 0)))))
		(_port (_int s_axi_awburst ~[1:0]wire~ 0 14648 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[0:0]wire~ 0 14649 (_array ~wire ((_to i 0 i 0)))))
		(_port (_int s_axi_awlock ~[0:0]wire~ 0 14649 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[3:0]wire~ 0 14650 (_array ~wire ((_dto i 3 i 0)))))
		(_port (_int s_axi_awcache ~[3:0]wire~ 0 14650 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_awprot ~[2:0]wire~ 0 14651 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_awqos ~[3:0]wire~ 0 14652 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXI_AWUSER_WIDTH-1:0]wire~ 0 14653 (_array ~wire ((_range  7)))))
		(_port (_int s_axi_awuser ~[C_S_AXI_AWUSER_WIDTH-1:0]wire~ 0 14653 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_awvalid ~wire 0 14654 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_awready ~wire 0 14655 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_wlast ~wire 0 14656 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 14657 (_array ~wire ((_range  8)))))
		(_port (_int s_axi_wdata ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 14657 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXI_DATA_WIDTH/8-1:0]wire~ 0 14658 (_array ~wire ((_range  9)))))
		(_port (_int s_axi_wstrb ~[C_S_AXI_DATA_WIDTH/8-1:0]wire~ 0 14658 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_wvalid ~wire 0 14659 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_wready ~wire 0 14660 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_bid ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 14661 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_bresp ~[1:0]wire~ 0 14662 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_bvalid ~wire 0 14663 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_bready ~wire 0 14664 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_arid ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 14666 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_araddr ~[31:0]wire~ 0 14667 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_arlen ~[7:0]wire~ 0 14668 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_arsize ~[2:0]wire~ 0 14669 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_arburst ~[1:0]wire~ 0 14670 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_arlock ~[0:0]wire~ 0 14671 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_arcache ~[3:0]wire~ 0 14672 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_arprot ~[2:0]wire~ 0 14673 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_arqos ~[3:0]wire~ 0 14674 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXI_ARUSER_WIDTH-1:0]wire~ 0 14675 (_array ~wire ((_range  10)))))
		(_port (_int s_axi_aruser ~[C_S_AXI_ARUSER_WIDTH-1:0]wire~ 0 14675 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_arvalid ~wire 0 14676 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axi_arready ~wire 0 14677 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_rid ~[C_S_AXI_ID_WIDTH-1:0]wire~ 0 14678 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_rlast ~wire 0 14679 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_rdata ~[C_S_AXI_DATA_WIDTH-1:0]wire~ 0 14680 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_rresp ~[1:0]wire~ 0 14681 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_rvalid ~wire 0 14682 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axi_rready ~wire 0 14683 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_M_AXI_THREAD_ID_WIDTH-1:0]wire~ 0 14687 (_array ~wire ((_range  11)))))
		(_port (_int m_axi_awid ~[C_M_AXI_THREAD_ID_WIDTH-1:0]wire~ 0 14687 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[C_M_AXI_ADDR_WIDTH-1:0]wire~ 0 14688 (_array ~wire ((_range  12)))))
		(_port (_int m_axi_awaddr ~[C_M_AXI_ADDR_WIDTH-1:0]wire~ 0 14688 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_awlen ~[7:0]wire~ 0 14689 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_awsize ~[2:0]wire~ 0 14690 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_awburst ~[1:0]wire~ 0 14691 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_awlock ~[0:0]wire~ 0 14692 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_awcache ~[3:0]wire~ 0 14693 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_awprot ~[2:0]wire~ 0 14694 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_awqos ~[3:0]wire~ 0 14695 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[C_M_AXI_AWUSER_WIDTH-1:0]wire~ 0 14696 (_array ~wire ((_range  13)))))
		(_port (_int m_axi_awuser ~[C_M_AXI_AWUSER_WIDTH-1:0]wire~ 0 14696 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_awvalid ~wire 0 14697 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_awready ~wire 0 14698 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_wlast ~wire 0 14699 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 14700 (_array ~wire ((_range  14)))))
		(_port (_int m_axi_wdata ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 14700 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 14701 (_array ~wire ((_range  15)))))
		(_port (_int m_axi_wstrb ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 14701 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_wvalid ~wire 0 14702 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_wready ~wire 0 14703 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_bid ~[C_M_AXI_THREAD_ID_WIDTH-1:0]wire~ 0 14704 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_bresp ~[1:0]wire~ 0 14705 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_bvalid ~wire 0 14706 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_bready ~wire 0 14707 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_arid ~[C_M_AXI_THREAD_ID_WIDTH-1:0]wire~ 0 14709 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_araddr ~[C_M_AXI_ADDR_WIDTH-1:0]wire~ 0 14710 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_arlen ~[7:0]wire~ 0 14711 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_arsize ~[2:0]wire~ 0 14712 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_arburst ~[1:0]wire~ 0 14713 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_arlock ~[0:0]wire~ 0 14714 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_arcache ~[3:0]wire~ 0 14715 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_arprot ~[2:0]wire~ 0 14716 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_arqos ~[3:0]wire~ 0 14717 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[C_M_AXI_ARUSER_WIDTH-1:0]wire~ 0 14718 (_array ~wire ((_range  16)))))
		(_port (_int m_axi_aruser ~[C_M_AXI_ARUSER_WIDTH-1:0]wire~ 0 14718 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_arvalid ~wire 0 14719 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_arready ~wire 0 14720 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_rid ~[C_M_AXI_THREAD_ID_WIDTH-1:0]wire~ 0 14721 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_rlast ~wire 0 14722 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_rdata ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 14723 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_rresp ~[1:0]wire~ 0 14724 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_rvalid ~wire 0 14725 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_rready ~wire 0 14726 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_1_tready ~wire 0 14729 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_1_tvalid ~wire 0 14730 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_1_tlast ~wire 0 14731 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[C_AXIS_TDATA_WIDTH-1:0]wire~ 0 14732 (_array ~wire ((_range  17)))))
		(_port (_int m_axis_1_tdata ~[C_AXIS_TDATA_WIDTH-1:0]wire~ 0 14732 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[C_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 14733 (_array ~wire ((_range  18)))))
		(_port (_int m_axis_1_tstrb ~[C_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 14733 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_1_tkeep ~[C_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 14734 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[C_AXIS_TUSER_WIDTH-1:0]wire~ 0 14735 (_array ~wire ((_range  19)))))
		(_port (_int m_axis_1_tuser ~[C_AXIS_TUSER_WIDTH-1:0]wire~ 0 14735 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[C_AXIS_TID_WIDTH-1:0]wire~ 0 14736 (_array ~wire ((_range  20)))))
		(_port (_int m_axis_1_tid ~[C_AXIS_TID_WIDTH-1:0]wire~ 0 14736 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[C_AXIS_TDEST_WIDTH-1:0]wire~ 0 14737 (_array ~wire ((_range  21)))))
		(_port (_int m_axis_1_tdest ~[C_AXIS_TDEST_WIDTH-1:0]wire~ 0 14737 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axis_1_tready ~wire 0 14738 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axis_1_tvalid ~wire 0 14739 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_1_tlast ~wire 0 14740 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_1_tdata ~[C_AXIS_TDATA_WIDTH-1:0]wire~ 0 14741 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_1_tstrb ~[C_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 14742 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_1_tkeep ~[C_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 14743 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_1_tuser ~[C_AXIS_TUSER_WIDTH-1:0]wire~ 0 14744 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_1_tid ~[C_AXIS_TID_WIDTH-1:0]wire~ 0 14745 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_1_tdest ~[C_AXIS_TDEST_WIDTH-1:0]wire~ 0 14746 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[15:0]wire~ 0 14747 (_array ~wire ((_dto i 15 i 0)))))
		(_port (_int axis_err_count ~[15:0]wire~ 0 14747 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axis_2_tready ~wire 0 14749 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int s_axis_2_tvalid ~wire 0 14750 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_2_tlast ~wire 0 14751 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_2_tdata ~[C_AXIS_TDATA_WIDTH-1:0]wire~ 0 14752 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_2_tstrb ~[C_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 14753 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_2_tkeep ~[C_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 14754 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_2_tuser ~[C_AXIS_TUSER_WIDTH-1:0]wire~ 0 14755 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_2_tid ~[C_AXIS_TID_WIDTH-1:0]wire~ 0 14756 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int s_axis_2_tdest ~[C_AXIS_TDEST_WIDTH-1:0]wire~ 0 14757 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_2_tready ~wire 0 14759 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axis_2_tvalid ~wire 0 14760 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_2_tlast ~wire 0 14761 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_2_tdata ~[C_AXIS_TDATA_WIDTH-1:0]wire~ 0 14762 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_2_tstrb ~[C_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 14763 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_2_tkeep ~[C_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 14764 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_2_tuser ~[C_AXIS_TUSER_WIDTH-1:0]wire~ 0 14765 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_2_tid ~[C_AXIS_TID_WIDTH-1:0]wire~ 0 14766 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axis_2_tdest ~[C_AXIS_TDEST_WIDTH-1:0]wire~ 0 14767 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int irq_out ~wire 0 14770 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int err_out ~wire 0 14771 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch1_awaddr ~[31:0]wire~ 0 14774 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch1_awprot ~[2:0]wire~ 0 14775 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch1_awvalid ~wire 0 14776 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch1_awready ~wire 0 14777 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch1_wdata ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 14778 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch1_wstrb ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 14779 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch1_wvalid ~wire 0 14780 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch1_wready ~wire 0 14781 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch1_bresp ~[1:0]wire~ 0 14782 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch1_bvalid ~wire 0 14783 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch1_bready ~wire 0 14784 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch1_araddr ~[31:0]wire~ 0 14785 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch1_arvalid ~wire 0 14786 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch1_arready ~wire 0 14787 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch1_rdata ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 14788 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch1_rvalid ~wire 0 14789 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch1_rresp ~[1:0]wire~ 0 14790 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch1_rready ~wire 0 14791 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch2_awaddr ~[31:0]wire~ 0 14792 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch2_awprot ~[2:0]wire~ 0 14793 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch2_awvalid ~wire 0 14794 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch2_awready ~wire 0 14795 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch2_wdata ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 14796 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch2_wstrb ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 14797 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch2_wvalid ~wire 0 14798 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch2_wready ~wire 0 14799 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch2_bresp ~[1:0]wire~ 0 14800 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch2_bvalid ~wire 0 14801 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch2_bready ~wire 0 14802 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch2_araddr ~[31:0]wire~ 0 14803 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch2_arvalid ~wire 0 14804 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch2_arready ~wire 0 14805 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch2_rdata ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 14806 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch2_rvalid ~wire 0 14807 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch2_rresp ~[1:0]wire~ 0 14808 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch2_rready ~wire 0 14809 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch3_awaddr ~[31:0]wire~ 0 14810 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch3_awprot ~[2:0]wire~ 0 14811 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch3_awvalid ~wire 0 14812 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch3_awready ~wire 0 14813 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch3_wdata ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 14814 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch3_wstrb ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 14815 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch3_wvalid ~wire 0 14816 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch3_wready ~wire 0 14817 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch3_bresp ~[1:0]wire~ 0 14818 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch3_bvalid ~wire 0 14819 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch3_bready ~wire 0 14820 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch3_araddr ~[31:0]wire~ 0 14821 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch3_arvalid ~wire 0 14822 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch3_arready ~wire 0 14823 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch3_rdata ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 14824 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch3_rvalid ~wire 0 14825 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch3_rresp ~[1:0]wire~ 0 14826 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch3_rready ~wire 0 14827 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch4_awaddr ~[31:0]wire~ 0 14828 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch4_awprot ~[2:0]wire~ 0 14829 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch4_awvalid ~wire 0 14830 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch4_awready ~wire 0 14831 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch4_wdata ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 14832 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch4_wstrb ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 14833 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch4_wvalid ~wire 0 14834 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch4_wready ~wire 0 14835 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch4_bresp ~[1:0]wire~ 0 14836 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch4_bvalid ~wire 0 14837 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch4_bready ~wire 0 14838 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch4_araddr ~[31:0]wire~ 0 14839 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch4_arvalid ~wire 0 14840 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch4_arready ~wire 0 14841 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch4_rdata ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 14842 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch4_rvalid ~wire 0 14843 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch4_rresp ~[1:0]wire~ 0 14844 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch4_rready ~wire 0 14845 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch5_awaddr ~[31:0]wire~ 0 14846 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch5_awprot ~[2:0]wire~ 0 14847 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch5_awvalid ~wire 0 14848 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch5_awready ~wire 0 14849 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch5_wdata ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 14850 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch5_wstrb ~[C_M_AXI_DATA_WIDTH/8-1:0]wire~ 0 14851 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch5_wvalid ~wire 0 14852 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch5_wready ~wire 0 14853 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch5_bresp ~[1:0]wire~ 0 14854 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch5_bvalid ~wire 0 14855 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch5_bready ~wire 0 14856 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch5_araddr ~[31:0]wire~ 0 14857 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch5_arvalid ~wire 0 14858 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch5_arready ~wire 0 14859 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch5_rdata ~[C_M_AXI_DATA_WIDTH-1:0]wire~ 0 14860 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch5_rvalid ~wire 0 14861 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch5_rresp ~[1:0]wire~ 0 14862 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int m_axi_lite_ch5_rready ~wire 0 14863 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int done ~wire 0 14864 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int status ~[31:0]wire~ 0 14865 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int ext_start_sync ~wire 0 14869 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ext_stop_sync ~wire 0 14870 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int flop_ze_out ~wire 0 14871 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int flop_fi_out ~wire 0 14872 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int st_flop_ze_out ~wire 0 14873 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int st_flop_fi_out ~wire 0 14874 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int global_test_en_l ~wire 0 14875 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int \1 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \2 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
		(_sig (_int \3 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
		(_sig (_int \4 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
		(_sig (_int \5 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \6 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \7 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
		(_sig (_int \8 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
		(_sig (_int \9 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
		(_sig (_int \10 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#0_0@ (_int 0 0 0 0 (_prcs 0 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst ext_sync_flop_0 0 14877 (_ent . axi_traffic_gen_v2_0_21_asynch_rst_ff)
		(_port
			((clk) (s_axi_aclk))
			((reset) (core_ext_start))
			((data) (\1 \))
			((q) (flop_ze_out))
		)
	)
	(_inst ext_sync_flop_1 0 14884 (_ent . axi_traffic_gen_v2_0_21_asynch_rst_ff)
		(_port
			((clk) (s_axi_aclk))
			((reset) (core_ext_start))
			((data) (flop_ze_out))
			((q) (flop_fi_out))
		)
	)
	(_inst cdc_start_sync 0 14891 (_ent . cdc_sync)
		(_gen
			((C_CDC_TYPE) (_cnst \1\))
			((C_RESET_STATE) (_cnst \0\))
			((C_SINGLE_BIT) (_cnst \1\))
			((C_FLOP_INPUT) (_cnst \0\))
			((C_VECTOR_WIDTH) (_cnst \1\))
			((C_MTBF_STAGES) (_cnst \4\))
		)
		(_port
			((prmry_aclk) (\2 \))
			((prmry_resetn) (\3 \))
			((prmry_in) (flop_fi_out))
			((prmry_ack) (_open))
			((scndry_out) (ext_start_sync))
			((scndry_aclk) (s_axi_aclk))
			((scndry_resetn) (\4 \))
			((prmry_vect_in) (\5 \))
			((scndry_vect_out) (_open))
		)
		(_delay (1.000000)(0.000000))
	)
	(_inst ext_st_sync_flop_0 0 14911 (_ent . axi_traffic_gen_v2_0_21_asynch_rst_ff)
		(_port
			((clk) (s_axi_aclk))
			((reset) (core_ext_stop))
			((data) (\6 \))
			((q) (st_flop_ze_out))
		)
	)
	(_inst ext_st_sync_flop_1 0 14918 (_ent . axi_traffic_gen_v2_0_21_asynch_rst_ff)
		(_port
			((clk) (s_axi_aclk))
			((reset) (core_ext_stop))
			((data) (st_flop_ze_out))
			((q) (st_flop_fi_out))
		)
	)
	(_inst cdc_stop_sync 0 14925 (_ent . cdc_sync)
		(_gen
			((C_CDC_TYPE) (_cnst \1\))
			((C_RESET_STATE) (_cnst \0\))
			((C_SINGLE_BIT) (_cnst \1\))
			((C_FLOP_INPUT) (_cnst \0\))
			((C_VECTOR_WIDTH) (_cnst \1\))
			((C_MTBF_STAGES) (_cnst \4\))
		)
		(_port
			((prmry_aclk) (\7 \))
			((prmry_resetn) (\8 \))
			((prmry_in) (st_flop_fi_out))
			((prmry_ack) (_open))
			((scndry_out) (ext_stop_sync))
			((scndry_aclk) (s_axi_aclk))
			((scndry_resetn) (\9 \))
			((prmry_vect_in) (\10 \))
			((scndry_vect_out) (_open))
		)
		(_delay (1.000000)(0.000000))
	)
	(_generate ATG_MODE_STATIC 0 14962 (_vif  (_code 1))
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst static_top 0 14964 (_ent . axi_traffic_gen_v2_0_21_static_top)
	  	(_gen
	  		((C_S_AXI_DATA_WIDTH) (C_S_AXI_DATA_WIDTH))
	  		((C_S_AXI_ID_WIDTH) (C_S_AXI_ID_WIDTH))
	  		((C_M_AXI_THREAD_ID_WIDTH) (C_M_AXI_THREAD_ID_WIDTH))
	  		((C_M_AXI_AWUSER_WIDTH) (C_M_AXI_AWUSER_WIDTH))
	  		((C_M_AXI_ARUSER_WIDTH) (C_M_AXI_ARUSER_WIDTH))
	  		((C_M_AXI_DATA_WIDTH) (C_M_AXI_DATA_WIDTH))
	  		((C_M_AXI_ADDR_WIDTH) (C_M_AXI_ADDR_WIDTH))
	  		((C_ATG_STATIC_WR_ADDRESS) (C_ATG_STATIC_WR_ADDRESS))
	  		((C_ATG_STATIC_RD_ADDRESS) (C_ATG_STATIC_RD_ADDRESS))
	  		((C_ATG_STATIC_WR_HIGH_ADDRESS) (C_ATG_STATIC_WR_HIGH_ADDRESS))
	  		((C_ATG_STATIC_RD_HIGH_ADDRESS) (C_ATG_STATIC_RD_HIGH_ADDRESS))
	  		((C_ATG_STATIC_INCR) (C_ATG_STATIC_INCR))
	  		((C_ATG_STATIC_EN_READ) (C_ATG_STATIC_EN_READ))
	  		((C_ATG_STATIC_EN_WRITE) (C_ATG_STATIC_EN_WRITE))
	  		((C_ATG_STATIC_FREE_RUN) (C_ATG_STATIC_FREE_RUN))
	  		((C_ATG_STATIC_TRANGAP) (C_ATG_STATIC_TRANGAP))
	  		((C_ATG_STATIC_RD_PIPELINE) (C_ATG_STATIC_RD_PIPELINE))
	  		((C_ATG_STATIC_WR_PIPELINE) (C_ATG_STATIC_WR_PIPELINE))
	  		((C_ATG_HLTP_MODE) (C_ATG_HLTP_MODE))
	  		((C_ATG_STATIC_LENGTH) (C_ATG_STATIC_LENGTH))
	  	)
	  	(_port
	  		((Clk) (s_axi_aclk))
	  		((rst_l) (s_axi_aresetn))
	  		((core_global_start) (ext_start_sync))
	  		((core_global_stop) (ext_stop_sync))
	  		((awid_s) (s_axi_awid))
	  		((awaddr_s) (s_axi_awaddr))
	  		((awvalid_s) (s_axi_awvalid))
	  		((awready_s) (s_axi_awready))
	  		((wlast_s) (s_axi_wlast))
	  		((wdata_s) (s_axi_wdata))
	  		((wstrb_s) (s_axi_wstrb))
	  		((wvalid_s) (s_axi_wvalid))
	  		((wready_s) (s_axi_wready))
	  		((bid_s) (s_axi_bid))
	  		((bresp_s) (s_axi_bresp))
	  		((bvalid_s) (s_axi_bvalid))
	  		((bready_s) (s_axi_bready))
	  		((arid_s) (s_axi_arid))
	  		((araddr_s) (s_axi_araddr))
	  		((arvalid_s) (s_axi_arvalid))
	  		((arready_s) (s_axi_arready))
	  		((rid_s) (s_axi_rid))
	  		((rlast_s) (s_axi_rlast))
	  		((rdata_s) (s_axi_rdata))
	  		((rresp_s) (s_axi_rresp))
	  		((rvalid_s) (s_axi_rvalid))
	  		((rready_s) (s_axi_rready))
	  		((awid_m) (m_axi_awid))
	  		((awaddr_m) (m_axi_awaddr))
	  		((awlen_m) (m_axi_awlen))
	  		((awsize_m) (m_axi_awsize))
	  		((awburst_m) (m_axi_awburst))
	  		((awlock_m) (m_axi_awlock))
	  		((awcache_m) (m_axi_awcache))
	  		((awprot_m) (m_axi_awprot))
	  		((awqos_m) (m_axi_awqos))
	  		((awuser_m) (m_axi_awuser))
	  		((awvalid_m) (m_axi_awvalid))
	  		((awready_m) (m_axi_awready))
	  		((wlast_m) (m_axi_wlast))
	  		((wdata_m) (m_axi_wdata))
	  		((wstrb_m) (m_axi_wstrb))
	  		((wvalid_m) (m_axi_wvalid))
	  		((wready_m) (m_axi_wready))
	  		((bid_m) (m_axi_bid))
	  		((bresp_m) (m_axi_bresp))
	  		((bvalid_m) (m_axi_bvalid))
	  		((bready_m) (m_axi_bready))
	  		((arid_m) (m_axi_arid))
	  		((araddr_m) (m_axi_araddr))
	  		((arlen_m) (m_axi_arlen))
	  		((arsize_m) (m_axi_arsize))
	  		((arburst_m) (m_axi_arburst))
	  		((arlock_m) (m_axi_arlock))
	  		((arcache_m) (m_axi_arcache))
	  		((arprot_m) (m_axi_arprot))
	  		((arqos_m) (m_axi_arqos))
	  		((aruser_m) (m_axi_aruser))
	  		((arvalid_m) (m_axi_arvalid))
	  		((arready_m) (m_axi_arready))
	  		((rid_m) (m_axi_rid))
	  		((rlast_m) (m_axi_rlast))
	  		((rdata_m) (m_axi_rdata))
	  		((rresp_m) (m_axi_rresp))
	  		((rvalid_m) (m_axi_rvalid))
	  		((rready_m) (m_axi_rready))
	  	)
	  )
	)
	(_generate ATG_MODE_SLAVEONLY 0 15059 (_vif  (_code 2))
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst slave_only_top 0 15060 (_ent . axi_traffic_gen_v2_0_21_slave_only_top)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  		((C_BASEADDR) (C_BASEADDR))
	  		((C_HIGHADDR) (C_HIGHADDR))
	  		((C_ZERO_INVALID) (C_ZERO_INVALID))
	  		((C_NO_EXCL) (C_NO_EXCL))
	  		((C_S_AXI_DATA_WIDTH) (C_S_AXI_DATA_WIDTH))
	  		((C_S_AXI_AWUSER_WIDTH) (C_S_AXI_AWUSER_WIDTH))
	  		((C_S_AXI_ARUSER_WIDTH) (C_S_AXI_ARUSER_WIDTH))
	  		((C_S_AXI_ID_WIDTH) (C_S_AXI_ID_WIDTH))
	  		((C_M_AXI_THREAD_ID_WIDTH) (C_M_AXI_THREAD_ID_WIDTH))
	  		((C_M_AXI_DATA_WIDTH) (C_M_AXI_DATA_WIDTH))
	  		((C_M_AXI_AWUSER_WIDTH) (C_M_AXI_AWUSER_WIDTH))
	  		((C_M_AXI_ARUSER_WIDTH) (C_M_AXI_ARUSER_WIDTH))
	  		((C_ATG_AXI4LITE) (_cnst \0\))
	  		((C_ATG_BASIC_AXI4) (_cnst \1\))
	  		((C_RAMINIT_CMDRAM0_F) (C_RAMINIT_CMDRAM0_F))
	  		((C_RAMINIT_CMDRAM1_F) (C_RAMINIT_CMDRAM1_F))
	  		((C_RAMINIT_CMDRAM2_F) (C_RAMINIT_CMDRAM2_F))
	  		((C_RAMINIT_CMDRAM3_F) (C_RAMINIT_CMDRAM3_F))
	  		((C_RAMINIT_SRAM0_F) (C_RAMINIT_SRAM0_F))
	  		((C_RAMINIT_ADDRRAM0_F) (C_RAMINIT_ADDRRAM0_F))
	  		((C_RAMINIT_PARAMRAM0_F) (C_RAMINIT_PARAMRAM0_F))
	  	)
	  	(_port
	  		((s_axi_aclk) (s_axi_aclk))
	  		((s_axi_aresetn) (s_axi_aresetn))
	  		((awid_s) (s_axi_awid))
	  		((awaddr_s) (s_axi_awaddr))
	  		((awlen_s) (s_axi_awlen))
	  		((awsize_s) (s_axi_awsize))
	  		((awburst_s) (s_axi_awburst))
	  		((awlock_s) (s_axi_awlock))
	  		((awcache_s) (s_axi_awcache))
	  		((awprot_s) (s_axi_awprot))
	  		((awqos_s) (s_axi_awqos))
	  		((awuser_s) (s_axi_awuser))
	  		((awvalid_s) (s_axi_awvalid))
	  		((awready_s) (s_axi_awready))
	  		((wlast_s) (s_axi_wlast))
	  		((wdata_s) (s_axi_wdata))
	  		((wstrb_s) (s_axi_wstrb))
	  		((wvalid_s) (s_axi_wvalid))
	  		((wready_s) (s_axi_wready))
	  		((bid_s) (s_axi_bid))
	  		((bresp_s) (s_axi_bresp))
	  		((bvalid_s) (s_axi_bvalid))
	  		((bready_s) (s_axi_bready))
	  		((arid_s) (s_axi_arid))
	  		((araddr_s) (s_axi_araddr))
	  		((arlen_s) (s_axi_arlen))
	  		((arsize_s) (s_axi_arsize))
	  		((arburst_s) (s_axi_arburst))
	  		((arlock_s) (s_axi_arlock))
	  		((arcache_s) (s_axi_arcache))
	  		((arprot_s) (s_axi_arprot))
	  		((arqos_s) (s_axi_arqos))
	  		((aruser_s) (s_axi_aruser))
	  		((arvalid_s) (s_axi_arvalid))
	  		((arready_s) (s_axi_arready))
	  		((rid_s) (s_axi_rid))
	  		((rlast_s) (s_axi_rlast))
	  		((rdata_s) (s_axi_rdata))
	  		((rresp_s) (s_axi_rresp))
	  		((rvalid_s) (s_axi_rvalid))
	  		((rready_s) (s_axi_rready))
	  		((global_test_en_l) (global_test_en_l))
	  	)
	  )
	)
	(_generate ATG_MODE_STREAMING 0 15132 (_vif  (_code 3))
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst streaming_top 0 15133 (_ent . axi_traffic_gen_v2_0_21_streaming_top)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  		((C_S_AXI_ID_WIDTH) (C_S_AXI_ID_WIDTH))
	  		((C_S_AXI_DATA_WIDTH) (C_S_AXI_DATA_WIDTH))
	  		((C_AXIS1_HAS_TKEEP) (C_AXIS1_HAS_TKEEP))
	  		((C_AXIS1_HAS_TSTRB) (C_AXIS1_HAS_TSTRB))
	  		((C_AXIS2_HAS_TKEEP) (C_AXIS2_HAS_TKEEP))
	  		((C_AXIS2_HAS_TSTRB) (C_AXIS2_HAS_TSTRB))
	  		((C_AXIS_TDATA_WIDTH) (C_AXIS_TDATA_WIDTH))
	  		((C_AXIS_TUSER_WIDTH) (C_AXIS_TUSER_WIDTH))
	  		((C_AXIS_TID_WIDTH) (C_AXIS_TID_WIDTH))
	  		((C_AXIS_TDEST_WIDTH) (C_AXIS_TDEST_WIDTH))
	  		((ZERO_INVALID) (_cnst \1'b0\))
	  		((C_ATG_STREAMING_MST_ONLY) (C_ATG_STREAMING_MST_ONLY))
	  		((C_ATG_STREAMING_MST_LPBK) (C_ATG_STREAMING_MST_LPBK))
	  		((C_ATG_STREAMING_SLV_LPBK) (C_ATG_STREAMING_SLV_LPBK))
	  		((C_ATG_STREAMING_MAX_LEN_BITS) (C_ATG_STREAMING_MAX_LEN_BITS))
	  		((C_FIRST_AXIS) (_cnst \0\))
	  		((C_AXIS_SPARSE_EN) (C_AXIS_SPARSE_EN))
	  		((C_STRM_DATA_SEED) (C_STRM_DATA_SEED))
	  		((C_BASEADDR) (C_BASEADDR))
	  		((C_HIGHADDR) (C_HIGHADDR))
	  	)
	  	(_port
	  		((Clk) (s_axi_aclk))
	  		((Rst_n) (s_axi_aresetn))
	  		((core_global_start) (ext_start_sync))
	  		((core_global_stop) (ext_stop_sync))
	  		((awid_s) (s_axi_awid))
	  		((awaddr_s) (s_axi_awaddr))
	  		((awvalid_s) (s_axi_awvalid))
	  		((awready_s) (s_axi_awready))
	  		((wlast_s) (s_axi_wlast))
	  		((wdata_s) (s_axi_wdata))
	  		((wstrb_s) (s_axi_wstrb))
	  		((wvalid_s) (s_axi_wvalid))
	  		((wready_s) (s_axi_wready))
	  		((bid_s) (s_axi_bid))
	  		((bresp_s) (s_axi_bresp))
	  		((bvalid_s) (s_axi_bvalid))
	  		((bready_s) (s_axi_bready))
	  		((arid_s) (s_axi_arid))
	  		((araddr_s) (s_axi_araddr))
	  		((arvalid_s) (s_axi_arvalid))
	  		((arready_s) (s_axi_arready))
	  		((rid_s) (s_axi_rid))
	  		((rlast_s) (s_axi_rlast))
	  		((rdata_s) (s_axi_rdata))
	  		((rresp_s) (s_axi_rresp))
	  		((rvalid_s) (s_axi_rvalid))
	  		((rready_s) (s_axi_rready))
	  		((axis1_out_tready) (m_axis_1_tready))
	  		((axis1_out_tvalid) (m_axis_1_tvalid))
	  		((axis1_out_tlast) (m_axis_1_tlast))
	  		((axis1_out_tdata) (m_axis_1_tdata))
	  		((axis1_out_tstrb) (m_axis_1_tstrb))
	  		((axis1_out_tkeep) (m_axis_1_tkeep))
	  		((axis1_out_tuser) (m_axis_1_tuser))
	  		((axis1_out_tid) (m_axis_1_tid))
	  		((axis1_out_tdest) (m_axis_1_tdest))
	  		((axis1_in_tready) (s_axis_1_tready))
	  		((axis1_in_tvalid) (s_axis_1_tvalid))
	  		((axis1_in_tlast) (s_axis_1_tlast))
	  		((axis1_in_tdata) (s_axis_1_tdata))
	  		((axis1_in_tstrb) (s_axis_1_tstrb))
	  		((axis1_in_tkeep) (s_axis_1_tkeep))
	  		((axis1_in_tuser) (s_axis_1_tuser))
	  		((axis1_in_tid) (s_axis_1_tid))
	  		((axis1_in_tdest) (s_axis_1_tdest))
	  		((axis1_err_counter) (axis_err_count))
	  		((axis2_in_tready) (s_axis_2_tready))
	  		((axis2_in_tvalid) (s_axis_2_tvalid))
	  		((axis2_in_tlast) (s_axis_2_tlast))
	  		((axis2_in_tdata) (s_axis_2_tdata))
	  		((axis2_in_tstrb) (s_axis_2_tstrb))
	  		((axis2_in_tkeep) (s_axis_2_tkeep))
	  		((axis2_in_tuser) (s_axis_2_tuser))
	  		((axis2_in_tid) (s_axis_2_tid))
	  		((axis2_in_tdest) (s_axis_2_tdest))
	  		((axis2_out_tready) (m_axis_2_tready))
	  		((axis2_out_tvalid) (m_axis_2_tvalid))
	  		((axis2_out_tlast) (m_axis_2_tlast))
	  		((axis2_out_tdata) (m_axis_2_tdata))
	  		((axis2_out_tstrb) (m_axis_2_tstrb))
	  		((axis2_out_tkeep) (m_axis_2_tkeep))
	  		((axis2_out_tuser) (m_axis_2_tuser))
	  		((axis2_out_tid) (m_axis_2_tid))
	  		((axis2_out_tdest) (m_axis_2_tdest))
	  	)
	  )
	)
	(_generate ATG_MODE_SYSTEM_INIT_TEST 0 15225 (_vif  (_code 4))
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst systeminit_top 0 15226 (_ent . axi_traffic_gen_v2_0_21_systeminit_top)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  		((C_ATG_DATA_MIF) (C_ATG_SYSTEM_INIT_DATA_MIF))
	  		((C_ATG_ADDR_MIF) (C_ATG_SYSTEM_INIT_ADDR_MIF))
	  		((C_ATG_CTRL_MIF) (C_ATG_SYSTEM_INIT_CTRL_MIF))
	  		((C_ATG_MASK_MIF) (C_ATG_SYSTEM_INIT_MASK_MIF))
	  		((C_ATG_MIF_DATA_DEPTH) (C_ATG_MIF_DATA_DEPTH))
	  		((C_ATG_MIF_ADDR_BITS) (C_ATG_MIF_ADDR_BITS))
	  		((C_ATG_SYSTEM_INIT) (C_ATG_SYSTEM_INIT))
	  		((C_ATG_SYSTEM_TEST) (C_ATG_SYSTEM_TEST))
	  		((C_ATG_SYSTEM_CMD_MAX_RETRY) (C_ATG_SYSTEM_CMD_MAX_RETRY))
	  		((C_ATG_SYSTEM_TEST_MAX_CLKS) (C_ATG_SYSTEM_TEST_MAX_CLKS))
	  		((C_ATG_SYSTEM_MAX_CHANNELS) (C_ATG_SYSTEM_MAX_CHANNELS))
	  		((C_ATG_SYSTEM_CH1_LOW) (C_ATG_SYSTEM_CH1_LOW))
	  		((C_ATG_SYSTEM_CH1_HIGH) (C_ATG_SYSTEM_CH1_HIGH))
	  		((C_ATG_SYSTEM_CH2_LOW) (C_ATG_SYSTEM_CH2_LOW))
	  		((C_ATG_SYSTEM_CH2_HIGH) (C_ATG_SYSTEM_CH2_HIGH))
	  		((C_ATG_SYSTEM_CH3_LOW) (C_ATG_SYSTEM_CH3_LOW))
	  		((C_ATG_SYSTEM_CH3_HIGH) (C_ATG_SYSTEM_CH3_HIGH))
	  		((C_ATG_SYSTEM_CH4_LOW) (C_ATG_SYSTEM_CH4_LOW))
	  		((C_ATG_SYSTEM_CH4_HIGH) (C_ATG_SYSTEM_CH4_HIGH))
	  		((C_ATG_SYSTEM_CH5_LOW) (C_ATG_SYSTEM_CH5_LOW))
	  		((C_ATG_SYSTEM_CH5_HIGH) (C_ATG_SYSTEM_CH5_HIGH))
	  	)
	  	(_port
	  		((Clk) (s_axi_aclk))
	  		((rst_l) (s_axi_aresetn))
	  		((ch1_awaddr_m) (m_axi_lite_ch1_awaddr))
	  		((ch1_awvalid_m) (m_axi_lite_ch1_awvalid))
	  		((ch1_awready_m) (m_axi_lite_ch1_awready))
	  		((ch1_awprot_m) (m_axi_lite_ch1_awprot))
	  		((ch1_wdata_m) (m_axi_lite_ch1_wdata))
	  		((ch1_wstrb_m) (m_axi_lite_ch1_wstrb))
	  		((ch1_wvalid_m) (m_axi_lite_ch1_wvalid))
	  		((ch1_wready_m) (m_axi_lite_ch1_wready))
	  		((ch1_bresp_m) (m_axi_lite_ch1_bresp))
	  		((ch1_bvalid_m) (m_axi_lite_ch1_bvalid))
	  		((ch1_bready_m) (m_axi_lite_ch1_bready))
	  		((ch1_araddr_m) (m_axi_lite_ch1_araddr))
	  		((ch1_arvalid_m) (m_axi_lite_ch1_arvalid))
	  		((ch1_arready_m) (m_axi_lite_ch1_arready))
	  		((ch1_rdata_m) (m_axi_lite_ch1_rdata))
	  		((ch1_rvalid_m) (m_axi_lite_ch1_rvalid))
	  		((ch1_rresp_m) (m_axi_lite_ch1_rresp))
	  		((ch1_rready_m) (m_axi_lite_ch1_rready))
	  		((ch2_awaddr_m) (m_axi_lite_ch2_awaddr))
	  		((ch2_awvalid_m) (m_axi_lite_ch2_awvalid))
	  		((ch2_awready_m) (m_axi_lite_ch2_awready))
	  		((ch2_awprot_m) (m_axi_lite_ch2_awprot))
	  		((ch2_wdata_m) (m_axi_lite_ch2_wdata))
	  		((ch2_wstrb_m) (m_axi_lite_ch2_wstrb))
	  		((ch2_wvalid_m) (m_axi_lite_ch2_wvalid))
	  		((ch2_wready_m) (m_axi_lite_ch2_wready))
	  		((ch2_bresp_m) (m_axi_lite_ch2_bresp))
	  		((ch2_bvalid_m) (m_axi_lite_ch2_bvalid))
	  		((ch2_bready_m) (m_axi_lite_ch2_bready))
	  		((ch2_araddr_m) (m_axi_lite_ch2_araddr))
	  		((ch2_arvalid_m) (m_axi_lite_ch2_arvalid))
	  		((ch2_arready_m) (m_axi_lite_ch2_arready))
	  		((ch2_rdata_m) (m_axi_lite_ch2_rdata))
	  		((ch2_rvalid_m) (m_axi_lite_ch2_rvalid))
	  		((ch2_rresp_m) (m_axi_lite_ch2_rresp))
	  		((ch2_rready_m) (m_axi_lite_ch2_rready))
	  		((ch3_awaddr_m) (m_axi_lite_ch3_awaddr))
	  		((ch3_awvalid_m) (m_axi_lite_ch3_awvalid))
	  		((ch3_awready_m) (m_axi_lite_ch3_awready))
	  		((ch3_awprot_m) (m_axi_lite_ch3_awprot))
	  		((ch3_wdata_m) (m_axi_lite_ch3_wdata))
	  		((ch3_wstrb_m) (m_axi_lite_ch3_wstrb))
	  		((ch3_wvalid_m) (m_axi_lite_ch3_wvalid))
	  		((ch3_wready_m) (m_axi_lite_ch3_wready))
	  		((ch3_bresp_m) (m_axi_lite_ch3_bresp))
	  		((ch3_bvalid_m) (m_axi_lite_ch3_bvalid))
	  		((ch3_bready_m) (m_axi_lite_ch3_bready))
	  		((ch3_araddr_m) (m_axi_lite_ch3_araddr))
	  		((ch3_arvalid_m) (m_axi_lite_ch3_arvalid))
	  		((ch3_arready_m) (m_axi_lite_ch3_arready))
	  		((ch3_rdata_m) (m_axi_lite_ch3_rdata))
	  		((ch3_rvalid_m) (m_axi_lite_ch3_rvalid))
	  		((ch3_rresp_m) (m_axi_lite_ch3_rresp))
	  		((ch3_rready_m) (m_axi_lite_ch3_rready))
	  		((ch4_awaddr_m) (m_axi_lite_ch4_awaddr))
	  		((ch4_awvalid_m) (m_axi_lite_ch4_awvalid))
	  		((ch4_awready_m) (m_axi_lite_ch4_awready))
	  		((ch4_awprot_m) (m_axi_lite_ch4_awprot))
	  		((ch4_wdata_m) (m_axi_lite_ch4_wdata))
	  		((ch4_wstrb_m) (m_axi_lite_ch4_wstrb))
	  		((ch4_wvalid_m) (m_axi_lite_ch4_wvalid))
	  		((ch4_wready_m) (m_axi_lite_ch4_wready))
	  		((ch4_bresp_m) (m_axi_lite_ch4_bresp))
	  		((ch4_bvalid_m) (m_axi_lite_ch4_bvalid))
	  		((ch4_bready_m) (m_axi_lite_ch4_bready))
	  		((ch4_araddr_m) (m_axi_lite_ch4_araddr))
	  		((ch4_arvalid_m) (m_axi_lite_ch4_arvalid))
	  		((ch4_arready_m) (m_axi_lite_ch4_arready))
	  		((ch4_rdata_m) (m_axi_lite_ch4_rdata))
	  		((ch4_rvalid_m) (m_axi_lite_ch4_rvalid))
	  		((ch4_rresp_m) (m_axi_lite_ch4_rresp))
	  		((ch4_rready_m) (m_axi_lite_ch4_rready))
	  		((ch5_awaddr_m) (m_axi_lite_ch5_awaddr))
	  		((ch5_awvalid_m) (m_axi_lite_ch5_awvalid))
	  		((ch5_awready_m) (m_axi_lite_ch5_awready))
	  		((ch5_awprot_m) (m_axi_lite_ch5_awprot))
	  		((ch5_wdata_m) (m_axi_lite_ch5_wdata))
	  		((ch5_wstrb_m) (m_axi_lite_ch5_wstrb))
	  		((ch5_wvalid_m) (m_axi_lite_ch5_wvalid))
	  		((ch5_wready_m) (m_axi_lite_ch5_wready))
	  		((ch5_bresp_m) (m_axi_lite_ch5_bresp))
	  		((ch5_bvalid_m) (m_axi_lite_ch5_bvalid))
	  		((ch5_bready_m) (m_axi_lite_ch5_bready))
	  		((ch5_araddr_m) (m_axi_lite_ch5_araddr))
	  		((ch5_arvalid_m) (m_axi_lite_ch5_arvalid))
	  		((ch5_arready_m) (m_axi_lite_ch5_arready))
	  		((ch5_rdata_m) (m_axi_lite_ch5_rdata))
	  		((ch5_rvalid_m) (m_axi_lite_ch5_rvalid))
	  		((ch5_rresp_m) (m_axi_lite_ch5_rresp))
	  		((ch5_rready_m) (m_axi_lite_ch5_rready))
	  		((irq_out) (irq_out))
	  		((done) (done))
	  		((status) (status))
	  	)
	  )
	)
	(_generate ATG_MODE_AXI_BASIC_FULL 0 15354 (_vif  (_code 5))
	  (_object
	  	(_sig (_int \11 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst basic_n_full_top 0 15356 (_ent . axi_traffic_gen_v2_0_21_basic_n_full_top)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  		((C_BASEADDR) (C_BASEADDR))
	  		((C_HIGHADDR) (C_HIGHADDR))
	  		((C_ZERO_INVALID) (C_ZERO_INVALID))
	  		((C_IS_AXI4) (_cnst \0\))
	  		((C_IS_COHERENT) (_cnst \0\))
	  		((C_IS_AFI) (_cnst \0\))
	  		((C_NO_EXCL) (C_NO_EXCL))
	  		((C_S_AXI_DATA_WIDTH) (C_S_AXI_DATA_WIDTH))
	  		((C_S_AXI_AWUSER_WIDTH) (C_S_AXI_AWUSER_WIDTH))
	  		((C_S_AXI_ARUSER_WIDTH) (C_S_AXI_ARUSER_WIDTH))
	  		((C_S_AXI_ID_WIDTH) (C_S_AXI_ID_WIDTH))
	  		((C_M_AXI_THREAD_ID_WIDTH) (C_M_AXI_THREAD_ID_WIDTH))
	  		((C_M_AXI_DATA_WIDTH) (C_M_AXI_DATA_WIDTH))
	  		((C_M_AXI_AWUSER_WIDTH) (C_M_AXI_AWUSER_WIDTH))
	  		((C_M_AXI_ARUSER_WIDTH) (C_M_AXI_ARUSER_WIDTH))
	  		((C_ATG_AXI4LITE) (_cnst \0\))
	  		((C_ATG_BASIC_AXI4) (C_ATG_BASIC_AXI4))
	  		((C_ATG_REPEAT_TYPE) (C_ATG_REPEAT_TYPE))
	  		((C_ATG_HLTP_MODE) (C_ATG_HLTP_MODE))
	  		((C_ATG_STATIC) (C_ATG_STATIC))
	  		((C_ATG_SLAVE_ONLY) (C_ATG_SLAVE_ONLY))
	  		((C_ATG_SYSTEM_INIT) (C_ATG_SYSTEM_INIT))
	  		((C_ATG_STREAMING) (C_ATG_STREAMING))
	  		((C_RAMINIT_CMDRAM0_F) (C_RAMINIT_CMDRAM0_F))
	  		((C_RAMINIT_CMDRAM1_F) (C_RAMINIT_CMDRAM1_F))
	  		((C_RAMINIT_CMDRAM2_F) (C_RAMINIT_CMDRAM2_F))
	  		((C_RAMINIT_CMDRAM3_F) (C_RAMINIT_CMDRAM3_F))
	  		((C_RAMINIT_SRAM0_F) (C_RAMINIT_SRAM0_F))
	  		((C_RAMINIT_ADDRRAM0_F) (C_RAMINIT_ADDRRAM0_F))
	  		((C_RAMINIT_PARAMRAM0_F) (C_RAMINIT_PARAMRAM0_F))
	  		((C_M_AXI_ADDR_WIDTH) (C_M_AXI_ADDR_WIDTH))
	  		((C_REPEAT_COUNT) (C_REPEAT_COUNT))
	  		((C_AXI_WR_ADDR_SEED) (C_AXI_WR_ADDR_SEED))
	  		((C_AXI_RD_ADDR_SEED) (C_AXI_RD_ADDR_SEED))
	  	)
	  	(_port
	  		((s_axi_aclk) (s_axi_aclk))
	  		((s_axi_aresetn) (s_axi_aresetn))
	  		((core_global_start) (ext_start_sync))
	  		((core_global_stop) (ext_stop_sync))
	  		((awid_s) (s_axi_awid))
	  		((awaddr_s) (s_axi_awaddr))
	  		((awlen_s) (s_axi_awlen))
	  		((awsize_s) (s_axi_awsize))
	  		((awburst_s) (s_axi_awburst))
	  		((awlock_s) (s_axi_awlock))
	  		((awcache_s) (s_axi_awcache))
	  		((awprot_s) (s_axi_awprot))
	  		((awqos_s) (s_axi_awqos))
	  		((awuser_s) (s_axi_awuser))
	  		((awvalid_s) (s_axi_awvalid))
	  		((awready_s) (s_axi_awready))
	  		((wlast_s) (s_axi_wlast))
	  		((wdata_s) (s_axi_wdata))
	  		((wstrb_s) (s_axi_wstrb))
	  		((wvalid_s) (s_axi_wvalid))
	  		((wready_s) (s_axi_wready))
	  		((bid_s) (s_axi_bid))
	  		((bresp_s) (s_axi_bresp))
	  		((bvalid_s) (s_axi_bvalid))
	  		((bready_s) (s_axi_bready))
	  		((arid_s) (s_axi_arid))
	  		((araddr_s) (s_axi_araddr))
	  		((arlen_s) (s_axi_arlen))
	  		((arsize_s) (s_axi_arsize))
	  		((arburst_s) (s_axi_arburst))
	  		((arlock_s) (s_axi_arlock))
	  		((arcache_s) (s_axi_arcache))
	  		((arprot_s) (s_axi_arprot))
	  		((arqos_s) (s_axi_arqos))
	  		((aruser_s) (s_axi_aruser))
	  		((arvalid_s) (s_axi_arvalid))
	  		((arready_s) (s_axi_arready))
	  		((rid_s) (s_axi_rid))
	  		((rlast_s) (s_axi_rlast))
	  		((rdata_s) (s_axi_rdata))
	  		((rresp_s) (s_axi_rresp))
	  		((rvalid_s) (s_axi_rvalid))
	  		((rready_s) (s_axi_rready))
	  		((awid_m) (m_axi_awid))
	  		((awaddr_m) (m_axi_awaddr))
	  		((awlen_m) (m_axi_awlen))
	  		((awsize_m) (m_axi_awsize))
	  		((awburst_m) (m_axi_awburst))
	  		((awlock_m) (m_axi_awlock))
	  		((awcache_m) (m_axi_awcache))
	  		((awprot_m) (m_axi_awprot))
	  		((awqos_m) (m_axi_awqos))
	  		((awuser_m) (m_axi_awuser))
	  		((awvalid_m) (m_axi_awvalid))
	  		((awready_m) (m_axi_awready))
	  		((wlast_m) (m_axi_wlast))
	  		((wdata_m) (m_axi_wdata))
	  		((wstrb_m) (m_axi_wstrb))
	  		((wvalid_m) (m_axi_wvalid))
	  		((wready_m) (m_axi_wready))
	  		((bid_m) (m_axi_bid))
	  		((bresp_m) (m_axi_bresp))
	  		((bvalid_m) (m_axi_bvalid))
	  		((bready_m) (m_axi_bready))
	  		((arid_m) (m_axi_arid))
	  		((araddr_m) (m_axi_araddr))
	  		((arlen_m) (m_axi_arlen))
	  		((arsize_m) (m_axi_arsize))
	  		((arburst_m) (m_axi_arburst))
	  		((arlock_m) (m_axi_arlock))
	  		((arcache_m) (m_axi_arcache))
	  		((arprot_m) (m_axi_arprot))
	  		((arqos_m) (m_axi_arqos))
	  		((aruser_m) (m_axi_aruser))
	  		((arvalid_m) (m_axi_arvalid))
	  		((arready_m) (m_axi_arready))
	  		((rid_m) (m_axi_rid))
	  		((rlast_m) (m_axi_rlast))
	  		((rdata_m) (m_axi_rdata))
	  		((rresp_m) (m_axi_rresp))
	  		((rvalid_m) (m_axi_rvalid))
	  		((rready_m) (m_axi_rready))
	  		((irq_out) (irq_out))
	  		((err_out) (err_out))
	  		((dbg_out) (_open))
	  		((dbg_out_ext) (_open))
	  		((global_test_en_l) (\11 \))
	  	)
	  )
	)
	(_model . axi_traffic_gen_v2_0_21_top 22 -1)

)
