// Seed: 1114794665
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
  xnor (id_1, id_4, id_5, id_6);
  module_0();
  always @(id_5) begin
    $display(id_4);
  end
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  module_0();
  logic [7:0] id_6;
  assign id_1[1] = id_6[""];
  tri  id_7 = 1;
  wire id_8;
endmodule
