/home/debjitjdv/Work/GoldMine/RunTime/goldmine.out/signed_adder/signed_adder_bench.v:15: warning: output port overflow is coerced to inout.
/home/debjitjdv/Work/GoldMine/RunTime/goldmine.out/signed_adder/signed_adder_bench.v:20: error: Could not find variable ``clk'' in ``signed_adder_bench''
/home/debjitjdv/Work/GoldMine/RunTime/goldmine.out/signed_adder/signed_adder_bench.v:21: error: Could not find variable ``rst'' in ``signed_adder_bench''
/home/debjitjdv/Work/GoldMine/RunTime/goldmine.out/signed_adder/signed_adder_bench.v:23: error: Could not find variable ``rst'' in ``signed_adder_bench''
/home/debjitjdv/Work/GoldMine/RunTime/goldmine.out/signed_adder/signed_adder_bench.v:28: error: Could not find variable ``clk'' in ``signed_adder_bench''
4 error(s) during elaboration.
