// Seed: 1257143864
module module_0 (
    input wire id_0,
    output wire id_1,
    input wor id_2,
    input tri0 id_3,
    input supply1 id_4,
    output supply0 id_5,
    output supply1 id_6,
    output wand id_7
);
  wire id_9;
  assign id_7 = -1 ? id_2 : id_3;
  wire id_10;
  wire id_11;
  assign id_11 = id_9;
endmodule
module module_1 #(
    parameter id_7 = 32'd63
) (
    input wand id_0,
    output tri0 id_1,
    output supply0 id_2,
    input tri1 id_3,
    output wor id_4
    , _id_7,
    output tri0 id_5
);
  wire [1 : id_7] id_8;
  assign id_4 = id_7;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_0,
      id_0,
      id_3,
      id_2,
      id_1,
      id_1
  );
  logic id_9;
  ;
  assign id_2 = id_9;
  wire [(  (  1  )  ) : ~ $realtime] id_10;
  initial begin : LABEL_0
    #1 $unsigned(40);
    ;
  end
endmodule
