<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.19">
  <compounddef id="d9/d7a/classip__sdp__ram__infer__tb_1_1RTL" kind="class" language="VHDL" prot="private">
    <compoundname>ip_sdp_ram_infer_tb::RTL</compoundname>
      <sectiondef kind="public-attrib">
      <memberdef kind="variable" id="d9/d7a/classip__sdp__ram__infer__tb_1_1RTL_1abc23605a6b554dfe48a59e10ae3f20b5" prot="public" static="no" mutable="no">
        <type></type>
        <definition>ip_sdp_ram_infer</definition>
        <argsstring></argsstring>
        <name>ip_sdp_ram_infer</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_sdp_ram_infer_tb.vhd" line="15" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_sdp_ram_infer_tb.vhd" bodystart="15" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="d9/d7a/classip__sdp__ram__infer__tb_1_1RTL_1afcb31b39219f88e056cb87778f3cb1f6" prot="public" static="no" mutable="no">
        <type>std_logic_vector( 4 downto  0) :=( others =&gt; &apos;0&apos;)</type>
        <definition>std_logic_vector( 4 downto  0) :=( others =&gt; &apos;0&apos;) addrA</definition>
        <argsstring></argsstring>
        <name>addrA</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_sdp_ram_infer_tb.vhd" line="34" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_sdp_ram_infer_tb.vhd" bodystart="34" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="d9/d7a/classip__sdp__ram__infer__tb_1_1RTL_1a019a30196aed150bf89ee7d8b92ed277" prot="public" static="no" mutable="no">
        <type>std_logic_vector( 4 downto  0) :=( others =&gt; &apos;0&apos;)</type>
        <definition>std_logic_vector( 4 downto  0) :=( others =&gt; &apos;0&apos;) addrB</definition>
        <argsstring></argsstring>
        <name>addrB</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_sdp_ram_infer_tb.vhd" line="35" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_sdp_ram_infer_tb.vhd" bodystart="35" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="d9/d7a/classip__sdp__ram__infer__tb_1_1RTL_1a8f4adb023287f1470fff566d5de03651" prot="public" static="no" mutable="no">
        <type>std_logic := &apos;0&apos;</type>
        <definition>std_logic := &apos;0&apos; clkA</definition>
        <argsstring></argsstring>
        <name>clkA</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_sdp_ram_infer_tb.vhd" line="36" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_sdp_ram_infer_tb.vhd" bodystart="36" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="d9/d7a/classip__sdp__ram__infer__tb_1_1RTL_1a67dd092ca2e9e486bb2eebd0b4bed661" prot="public" static="no" mutable="no">
        <type>std_logic := &apos;0&apos;</type>
        <definition>std_logic := &apos;0&apos; clkB</definition>
        <argsstring></argsstring>
        <name>clkB</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_sdp_ram_infer_tb.vhd" line="37" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_sdp_ram_infer_tb.vhd" bodystart="37" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="d9/d7a/classip__sdp__ram__infer__tb_1_1RTL_1a6b9cafe8cf5e216919c5f64e47b3f93f" prot="public" static="no" mutable="no">
        <type>std_logic_vector( 7 downto  0) :=( others =&gt; &apos;0&apos;)</type>
        <definition>std_logic_vector( 7 downto  0) :=( others =&gt; &apos;0&apos;) diA</definition>
        <argsstring></argsstring>
        <name>diA</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_sdp_ram_infer_tb.vhd" line="38" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_sdp_ram_infer_tb.vhd" bodystart="38" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="d9/d7a/classip__sdp__ram__infer__tb_1_1RTL_1a6618ef03271400818734dc5bc29e50d9" prot="public" static="no" mutable="no">
        <type>std_logic := &apos;0&apos;</type>
        <definition>std_logic := &apos;0&apos; enA</definition>
        <argsstring></argsstring>
        <name>enA</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_sdp_ram_infer_tb.vhd" line="39" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_sdp_ram_infer_tb.vhd" bodystart="39" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="d9/d7a/classip__sdp__ram__infer__tb_1_1RTL_1aa14bd3aad057c831798d4cca44c85f6b" prot="public" static="no" mutable="no">
        <type>std_logic := &apos;0&apos;</type>
        <definition>std_logic := &apos;0&apos; enB</definition>
        <argsstring></argsstring>
        <name>enB</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_sdp_ram_infer_tb.vhd" line="40" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_sdp_ram_infer_tb.vhd" bodystart="40" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="d9/d7a/classip__sdp__ram__infer__tb_1_1RTL_1a5804d84649c784cd02fd8a113681d28d" prot="public" static="no" mutable="no">
        <type>std_logic := &apos;0&apos;</type>
        <definition>std_logic := &apos;0&apos; weA</definition>
        <argsstring></argsstring>
        <name>weA</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_sdp_ram_infer_tb.vhd" line="41" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_sdp_ram_infer_tb.vhd" bodystart="41" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="d9/d7a/classip__sdp__ram__infer__tb_1_1RTL_1a7150838ccfa0c5732a6679cdf3a6d6c5" prot="public" static="no" mutable="no">
        <type>std_logic_vector( 7 downto  0)</type>
        <definition>std_logic_vector( 7 downto  0) doB</definition>
        <argsstring></argsstring>
        <name>doB</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_sdp_ram_infer_tb.vhd" line="44" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_sdp_ram_infer_tb.vhd" bodystart="44" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="d9/d7a/classip__sdp__ram__infer__tb_1_1RTL_1a8d250697f44b91ef72eded24caf31e98" prot="public" static="no" mutable="no">
        <type>time :=  10 ns</type>
        <definition>time :=  10 ns clockA_period</definition>
        <argsstring></argsstring>
        <name>clockA_period</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_sdp_ram_infer_tb.vhd" line="47" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_sdp_ram_infer_tb.vhd" bodystart="47" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="d9/d7a/classip__sdp__ram__infer__tb_1_1RTL_1a8af2eeb8f156e2114107b99c39bdd614" prot="public" static="no" mutable="no">
        <type>time :=  10 ns</type>
        <definition>time :=  10 ns clockB_period</definition>
        <argsstring></argsstring>
        <name>clockB_period</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_sdp_ram_infer_tb.vhd" line="48" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_sdp_ram_infer_tb.vhd" bodystart="48" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="d9/d7a/classip__sdp__ram__infer__tb_1_1RTL_1a97b005ecc1f1a5e4c3d7c7c9e72e8c74" prot="public" static="no" mutable="no">
        <type>natural := 5</type>
        <definition>natural := 5 add_w</definition>
        <argsstring></argsstring>
        <name>add_w</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_sdp_ram_infer_tb.vhd" line="50" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_sdp_ram_infer_tb.vhd" bodystart="50" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="d9/d7a/classip__sdp__ram__infer__tb_1_1RTL_1a308378e9b3df69b19e74a289ab41042a" prot="public" static="no" mutable="no">
        <type>natural := 8</type>
        <definition>natural := 8 data_w</definition>
        <argsstring></argsstring>
        <name>data_w</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_sdp_ram_infer_tb.vhd" line="51" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_sdp_ram_infer_tb.vhd" bodystart="51" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="d9/d7a/classip__sdp__ram__infer__tb_1_1RTL_1a1619316ad715601eb5d3559db829ac05" prot="public" static="no" mutable="no">
        <type><ref refid="d9/d94/classip__sdp__ram__infer" kindref="compound">ip_sdp_ram_infer</ref></type>
        <definition></definition>
        <argsstring>uut</argsstring>
        <name>uut</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_sdp_ram_infer_tb.vhd" line="71" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_sdp_ram_infer_tb.vhd" bodystart="71" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="public-func">
      <memberdef kind="function" id="d9/d7a/classip__sdp__ram__infer__tb_1_1RTL_1a0e33d982e3ca4be4bfb5445c7cc58da5" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type></type>
        <definition>clockA_process</definition>
        <argsstring></argsstring>
        <name>clockA_process</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="" line="74" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_sdp_ram_infer_tb.vhd" bodystart="74" bodyend="80"/>
      </memberdef>
      <memberdef kind="function" id="d9/d7a/classip__sdp__ram__infer__tb_1_1RTL_1a9e9c04f82f6af38c4d824ee936d6f718" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type></type>
        <definition>clockB_process</definition>
        <argsstring></argsstring>
        <name>clockB_process</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_sdp_ram_infer_tb.vhd" line="82" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_sdp_ram_infer_tb.vhd" bodystart="82" bodyend="88"/>
      </memberdef>
      <memberdef kind="function" id="d9/d7a/classip__sdp__ram__infer__tb_1_1RTL_1ad2efa6785cff833c341e27596b21aeb5" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type></type>
        <definition>stim_proc</definition>
        <argsstring></argsstring>
        <name>stim_proc</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_sdp_ram_infer_tb.vhd" line="91" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_sdp_ram_infer_tb.vhd" bodystart="91" bodyend="123"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_sdp_ram_infer_tb.vhd" line="12" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_sdp_ram_infer_tb.vhd" bodystart="12" bodyend="-1"/>
    <listofallmembers>
      <member refid="d9/d7a/classip__sdp__ram__infer__tb_1_1RTL_1a97b005ecc1f1a5e4c3d7c7c9e72e8c74" prot="public" virt="non-virtual"><scope>ip_sdp_ram_infer_tb::RTL</scope><name>add_w</name></member>
      <member refid="d9/d7a/classip__sdp__ram__infer__tb_1_1RTL_1afcb31b39219f88e056cb87778f3cb1f6" prot="public" virt="non-virtual"><scope>ip_sdp_ram_infer_tb::RTL</scope><name>addrA</name></member>
      <member refid="d9/d7a/classip__sdp__ram__infer__tb_1_1RTL_1a019a30196aed150bf89ee7d8b92ed277" prot="public" virt="non-virtual"><scope>ip_sdp_ram_infer_tb::RTL</scope><name>addrB</name></member>
      <member refid="d9/d7a/classip__sdp__ram__infer__tb_1_1RTL_1a8f4adb023287f1470fff566d5de03651" prot="public" virt="non-virtual"><scope>ip_sdp_ram_infer_tb::RTL</scope><name>clkA</name></member>
      <member refid="d9/d7a/classip__sdp__ram__infer__tb_1_1RTL_1a67dd092ca2e9e486bb2eebd0b4bed661" prot="public" virt="non-virtual"><scope>ip_sdp_ram_infer_tb::RTL</scope><name>clkB</name></member>
      <member refid="d9/d7a/classip__sdp__ram__infer__tb_1_1RTL_1a8d250697f44b91ef72eded24caf31e98" prot="public" virt="non-virtual"><scope>ip_sdp_ram_infer_tb::RTL</scope><name>clockA_period</name></member>
      <member refid="d9/d7a/classip__sdp__ram__infer__tb_1_1RTL_1a0e33d982e3ca4be4bfb5445c7cc58da5" prot="public" virt="non-virtual"><scope>ip_sdp_ram_infer_tb::RTL</scope><name>clockA_process</name></member>
      <member refid="d9/d7a/classip__sdp__ram__infer__tb_1_1RTL_1a8af2eeb8f156e2114107b99c39bdd614" prot="public" virt="non-virtual"><scope>ip_sdp_ram_infer_tb::RTL</scope><name>clockB_period</name></member>
      <member refid="d9/d7a/classip__sdp__ram__infer__tb_1_1RTL_1a9e9c04f82f6af38c4d824ee936d6f718" prot="public" virt="non-virtual"><scope>ip_sdp_ram_infer_tb::RTL</scope><name>clockB_process</name></member>
      <member refid="d9/d7a/classip__sdp__ram__infer__tb_1_1RTL_1a308378e9b3df69b19e74a289ab41042a" prot="public" virt="non-virtual"><scope>ip_sdp_ram_infer_tb::RTL</scope><name>data_w</name></member>
      <member refid="d9/d7a/classip__sdp__ram__infer__tb_1_1RTL_1a6b9cafe8cf5e216919c5f64e47b3f93f" prot="public" virt="non-virtual"><scope>ip_sdp_ram_infer_tb::RTL</scope><name>diA</name></member>
      <member refid="d9/d7a/classip__sdp__ram__infer__tb_1_1RTL_1a7150838ccfa0c5732a6679cdf3a6d6c5" prot="public" virt="non-virtual"><scope>ip_sdp_ram_infer_tb::RTL</scope><name>doB</name></member>
      <member refid="d9/d7a/classip__sdp__ram__infer__tb_1_1RTL_1a6618ef03271400818734dc5bc29e50d9" prot="public" virt="non-virtual"><scope>ip_sdp_ram_infer_tb::RTL</scope><name>enA</name></member>
      <member refid="d9/d7a/classip__sdp__ram__infer__tb_1_1RTL_1aa14bd3aad057c831798d4cca44c85f6b" prot="public" virt="non-virtual"><scope>ip_sdp_ram_infer_tb::RTL</scope><name>enB</name></member>
      <member refid="d9/d7a/classip__sdp__ram__infer__tb_1_1RTL_1abc23605a6b554dfe48a59e10ae3f20b5" prot="public" virt="non-virtual"><scope>ip_sdp_ram_infer_tb::RTL</scope><name>ip_sdp_ram_infer</name></member>
      <member refid="d9/d7a/classip__sdp__ram__infer__tb_1_1RTL_1ad2efa6785cff833c341e27596b21aeb5" prot="public" virt="non-virtual"><scope>ip_sdp_ram_infer_tb::RTL</scope><name>stim_proc</name></member>
      <member refid="d9/d7a/classip__sdp__ram__infer__tb_1_1RTL_1a1619316ad715601eb5d3559db829ac05" prot="public" virt="non-virtual"><scope>ip_sdp_ram_infer_tb::RTL</scope><name>uut</name></member>
      <member refid="d9/d7a/classip__sdp__ram__infer__tb_1_1RTL_1a5804d84649c784cd02fd8a113681d28d" prot="public" virt="non-virtual"><scope>ip_sdp_ram_infer_tb::RTL</scope><name>weA</name></member>
    </listofallmembers>
  </compounddef>
</doxygen>
