

================================================================
== Vitis HLS Report for 'pooling_1_2'
================================================================
* Date:           Wed May 14 20:37:44 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        HLSEindoefening
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  8.760 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_30_1   |        ?|        ?|         ?|          -|          -|  1 ~ ?|        no|
        | + VITIS_LOOP_31_2  |        ?|        ?|        14|          -|          -|      ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    840|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    6|       0|     32|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    146|    -|
|Register         |        -|    -|     753|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    6|     753|   1018|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_20s_20s_20_1_1_U32   |mul_20s_20s_20_1_1   |        0|   2|  0|  12|    0|
    |mul_32s_30ns_62_1_1_U33  |mul_32s_30ns_62_1_1  |        0|   4|  0|  20|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   6|  0|  32|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln30_4_fu_275_p2   |         +|   0|  0|  38|          31|           1|
    |add_ln30_5_fu_415_p2   |         +|   0|  0|  39|          32|           2|
    |add_ln30_6_fu_303_p2   |         +|   0|  0|  38|          31|           1|
    |add_ln30_fu_255_p2     |         +|   0|  0|  38|          31|           2|
    |add_ln31_fu_409_p2     |         +|   0|  0|  39|          32|           2|
    |add_ln32_5_fu_367_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln32_6_fu_377_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln32_7_fu_358_p2   |         +|   0|  0|  40|          33|          33|
    |add_ln32_8_fu_372_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln32_fu_340_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln43_1_fu_451_p2   |         +|   0|  0|  14|           9|           9|
    |add_ln43_fu_436_p2     |         +|   0|  0|  14|           9|           9|
    |add_ln46_fu_404_p2     |         +|   0|  0|  27|          20|          20|
    |sub2_fu_183_p2         |         +|   0|  0|  39|          32|           2|
    |sub_fu_177_p2          |         +|   0|  0|  39|          32|           2|
    |sum_fu_461_p2          |         +|   0|  0|  13|          10|          10|
    |p_neg_fu_197_p2        |         -|   0|  0|  28|           1|          21|
    |p_neg_t_fu_213_p2      |         -|   0|  0|  27|           1|          20|
    |icmp_ln30_2_fu_298_p2  |      icmp|   0|  0|  38|          31|          31|
    |icmp_ln30_fu_237_p2    |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln31_fu_349_p2    |      icmp|   0|  0|  40|          33|          33|
    |div133_fu_229_p3       |    select|   0|  0|  20|           1|          20|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 840|         657|         475|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  87|         18|    1|         18|
    |gmem_blk_n_AR        |   9|          2|    1|          2|
    |gmem_blk_n_R         |   9|          2|    1|          2|
    |indvar_fu_92         |   9|          2|   31|         62|
    |m_axi_gmem_0_ARADDR  |  14|          3|   64|        192|
    |x_reg_151            |   9|          2|   32|         64|
    |y_fu_88              |   9|          2|   32|         64|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 146|         31|  162|        404|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add_ln30_4_reg_521          |  31|   0|   31|          0|
    |add_ln30_6_reg_534          |  31|   0|   31|          0|
    |add_ln31_reg_579            |  32|   0|   32|          0|
    |add_ln32_reg_554            |  64|   0|   64|          0|
    |add_ln43_reg_599            |   9|   0|    9|          0|
    |add_ln46_reg_574            |  20|   0|   20|          0|
    |ap_CS_fsm                   |  17|   0|   17|          0|
    |div133_reg_488              |  20|   0|   20|          0|
    |empty_45_reg_539            |  62|   0|   62|          0|
    |empty_46_reg_549            |  20|   0|   20|          0|
    |gmem_addr_2_read_1_reg_604  |   8|   0|    8|          0|
    |gmem_addr_2_read_reg_594    |   8|   0|    8|          0|
    |gmem_addr_2_reg_568         |  64|   0|   64|          0|
    |gmem_addr_read_2_reg_589    |   8|   0|    8|          0|
    |gmem_addr_reg_562           |  64|   0|   64|          0|
    |icmp_ln30_reg_493           |   1|   0|    1|          0|
    |img_width_cast1_reg_526     |  62|   0|   62|          0|
    |indvar_fu_92                |  31|   0|   31|          0|
    |pool_val_reg_584            |   8|   0|    8|          0|
    |sext_ln30_2_reg_516         |  33|   0|   33|          0|
    |sext_ln30_reg_511           |  33|   0|   33|          0|
    |tmp_cast_reg_544            |  63|   0|   64|          1|
    |x_reg_151                   |  32|   0|   32|          0|
    |y_fu_88                     |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 753|   0|  754|          1|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|   pooling.1.2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|   pooling.1.2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|   pooling.1.2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|   pooling.1.2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|   pooling.1.2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|   pooling.1.2|  return value|
|m_axi_gmem_0_AWVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_AWREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_AWADDR    |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_AWID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_AWLEN     |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_AWSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_AWBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_AWLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_AWCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_AWPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_AWQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_AWREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_AWUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_WVALID    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_WREADY    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_WDATA     |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_WSTRB     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_WLAST     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_WID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_WUSER     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_ARVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_ARREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_ARADDR    |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_ARID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_ARLEN     |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_ARSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_ARBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_ARLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_ARCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_ARPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_ARQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_ARREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_ARUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_RVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_RREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_RDATA     |   in|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_RLAST     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_RID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_RFIFONUM  |   in|   11|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_RUSER     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_RRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_BVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_BREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_BRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_BID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_BUSER     |   in|    1|       m_axi|          gmem|       pointer|
|input_r                |   in|   64|     ap_none|       input_r|        scalar|
|output_r_address0      |  out|   20|   ap_memory|      output_r|         array|
|output_r_ce0           |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0           |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0            |  out|    8|   ap_memory|      output_r|         array|
|img_height             |   in|   32|     ap_none|    img_height|        scalar|
|img_width              |   in|   32|     ap_none|     img_width|        scalar|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.56>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%img_width_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %img_width"   --->   Operation 18 'read' 'img_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%img_height_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %img_height"   --->   Operation 19 'read' 'img_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r"   --->   Operation 20 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = trunc i32 %img_width_read"   --->   Operation 21 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [HLSEindoefening/hls_process_images.c:27]   --->   Operation 23 'specpipeline' 'specpipeline_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.55ns)   --->   "%sub = add i32 %img_height_read, i32 4294967295"   --->   Operation 24 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.55ns)   --->   "%sub2 = add i32 %img_width_read, i32 4294967295"   --->   Operation 25 'add' 'sub2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %img_width_read, i32 31"   --->   Operation 26 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.22ns)   --->   "%p_neg = sub i21 0, i21 %empty"   --->   Operation 27 'sub' 'p_neg' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_lshr_cast = partselect i20 @_ssdm_op_PartSelect.i20.i21.i32.i32, i21 %p_neg, i32 1, i32 20"   --->   Operation 28 'partselect' 'p_lshr_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.19ns)   --->   "%p_neg_t = sub i20 0, i20 %p_lshr_cast"   --->   Operation 29 'sub' 'p_neg_t' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_lshr_f_cast = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %img_width_read, i32 1, i32 20"   --->   Operation 30 'partselect' 'p_lshr_f_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.70ns)   --->   "%div133 = select i1 %tmp_2, i20 %p_neg_t, i20 %p_lshr_f_cast"   --->   Operation 31 'select' 'div133' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.55ns)   --->   "%icmp_ln30 = icmp_sgt  i32 %sub, i32 0" [HLSEindoefening/hls_process_images.c:30]   --->   Operation 32 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %for.end142, void %VITIS_LOOP_31_2.lr.ph" [HLSEindoefening/hls_process_images.c:30]   --->   Operation 33 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [HLSEindoefening/hls_process_images.c:30]   --->   Operation 34 'alloca' 'y' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%indvar = alloca i32 1"   --->   Operation 35 'alloca' 'indvar' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i32 %sub2" [HLSEindoefening/hls_process_images.c:30]   --->   Operation 36 'sext' 'sext_ln30' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i32 %sub" [HLSEindoefening/hls_process_images.c:30]   --->   Operation 37 'trunc' 'trunc_ln30' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln30_2 = sext i32 %img_width_read" [HLSEindoefening/hls_process_images.c:30]   --->   Operation 38 'sext' 'sext_ln30_2' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (2.52ns)   --->   "%add_ln30 = add i31 %trunc_ln30, i31 2147483647" [HLSEindoefening/hls_process_images.c:30]   --->   Operation 39 'add' 'add_ln30' <Predicate = (icmp_ln30)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %add_ln30, i32 1, i32 30" [HLSEindoefening/hls_process_images.c:30]   --->   Operation 40 'partselect' 'lshr_ln' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i30 %lshr_ln" [HLSEindoefening/hls_process_images.c:30]   --->   Operation 41 'zext' 'zext_ln30' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (2.49ns)   --->   "%add_ln30_4 = add i31 %zext_ln30, i31 1" [HLSEindoefening/hls_process_images.c:30]   --->   Operation 42 'add' 'add_ln30_4' <Predicate = (icmp_ln30)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%img_width_cast1 = sext i32 %img_width_read"   --->   Operation 43 'sext' 'img_width_cast1' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %indvar"   --->   Operation 44 'store' 'store_ln0' <Predicate = (icmp_ln30)> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln30 = store i32 0, i32 %y" [HLSEindoefening/hls_process_images.c:30]   --->   Operation 45 'store' 'store_ln30' <Predicate = (icmp_ln30)> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln30 = br void %VITIS_LOOP_31_2" [HLSEindoefening/hls_process_images.c:30]   --->   Operation 46 'br' 'br_ln30' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.51>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%indvar_load = load i31 %indvar"   --->   Operation 47 'load' 'indvar_load' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (2.52ns)   --->   "%icmp_ln30_2 = icmp_eq  i31 %indvar_load, i31 %add_ln30_4" [HLSEindoefening/hls_process_images.c:30]   --->   Operation 48 'icmp' 'icmp_ln30_2' <Predicate = (icmp_ln30)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 49 'speclooptripcount' 'empty_43' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (2.52ns)   --->   "%add_ln30_6 = add i31 %indvar_load, i31 1" [HLSEindoefening/hls_process_images.c:30]   --->   Operation 50 'add' 'add_ln30_6' <Predicate = (icmp_ln30)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30_2, void %VITIS_LOOP_31_2.split, void %for.end142.loopexit" [HLSEindoefening/hls_process_images.c:30]   --->   Operation 51 'br' 'br_ln30' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%empty_44 = trunc i31 %indvar_load"   --->   Operation 52 'trunc' 'empty_44' <Predicate = (icmp_ln30 & !icmp_ln30_2)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%indvar_cast_cast = zext i30 %empty_44"   --->   Operation 53 'zext' 'indvar_cast_cast' <Predicate = (icmp_ln30 & !icmp_ln30_2)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (8.51ns)   --->   "%empty_45 = mul i62 %img_width_cast1, i62 %indvar_cast_cast"   --->   Operation 54 'mul' 'empty_45' <Predicate = (icmp_ln30 & !icmp_ln30_2)> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end142"   --->   Operation 55 'br' 'br_ln0' <Predicate = (icmp_ln30 & icmp_ln30_2)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln49 = ret" [HLSEindoefening/hls_process_images.c:49]   --->   Operation 56 'ret' 'ret_ln49' <Predicate = (icmp_ln30_2) | (!icmp_ln30)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.86>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%y_load_2 = load i32 %y"   --->   Operation 57 'load' 'y_load_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [HLSEindoefening/hls_process_images.c:30]   --->   Operation 58 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i62.i1, i62 %empty_45, i1 0"   --->   Operation 59 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_cast = sext i63 %tmp"   --->   Operation 60 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%p_cast2 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %y_load_2, i32 1, i32 20"   --->   Operation 61 'partselect' 'p_cast2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (5.86ns)   --->   "%empty_46 = mul i20 %p_cast2, i20 %div133"   --->   Operation 62 'mul' 'empty_46' <Predicate = true> <Delay = 5.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (3.52ns)   --->   "%add_ln32 = add i64 %tmp_cast, i64 %input_read" [HLSEindoefening/hls_process_images.c:32]   --->   Operation 63 'add' 'add_ln32' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (1.58ns)   --->   "%br_ln31 = br void %for.body5" [HLSEindoefening/hls_process_images.c:31]   --->   Operation 64 'br' 'br_ln31' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.07>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%x = phi i32 0, void %VITIS_LOOP_31_2.split, i32 %add_ln31, void %for.body5.split" [HLSEindoefening/hls_process_images.c:31]   --->   Operation 65 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i32 %x" [HLSEindoefening/hls_process_images.c:31]   --->   Operation 66 'zext' 'zext_ln31_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (2.55ns)   --->   "%icmp_ln31 = icmp_slt  i33 %zext_ln31_2, i33 %sext_ln30" [HLSEindoefening/hls_process_images.c:31]   --->   Operation 67 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.inc140.loopexit, void %for.body5.split" [HLSEindoefening/hls_process_images.c:31]   --->   Operation 68 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i32 %x" [HLSEindoefening/hls_process_images.c:31]   --->   Operation 69 'zext' 'zext_ln31' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (2.55ns)   --->   "%add_ln32_7 = add i33 %sext_ln30_2, i33 %zext_ln31_2" [HLSEindoefening/hls_process_images.c:32]   --->   Operation 70 'add' 'add_ln32_7' <Predicate = (icmp_ln31)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i33 %add_ln32_7" [HLSEindoefening/hls_process_images.c:32]   --->   Operation 71 'sext' 'sext_ln32' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (3.52ns)   --->   "%add_ln32_5 = add i64 %sext_ln32, i64 %add_ln32" [HLSEindoefening/hls_process_images.c:32]   --->   Operation 72 'add' 'add_ln32_5' <Predicate = (icmp_ln31)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln32_8 = add i64 %zext_ln31, i64 %input_read" [HLSEindoefening/hls_process_images.c:32]   --->   Operation 73 'add' 'add_ln32_8' <Predicate = (icmp_ln31)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 74 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln32_6 = add i64 %add_ln32_8, i64 %tmp_cast" [HLSEindoefening/hls_process_images.c:32]   --->   Operation 74 'add' 'add_ln32_6' <Predicate = (icmp_ln31)> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %add_ln32_6" [HLSEindoefening/hls_process_images.c:32]   --->   Operation 75 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i8 %gmem, i64 %add_ln32_5" [HLSEindoefening/hls_process_images.c:43]   --->   Operation 76 'getelementptr' 'gmem_addr_2' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %x, i32 1, i32 20" [HLSEindoefening/hls_process_images.c:46]   --->   Operation 77 'partselect' 'trunc_ln2' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (2.19ns)   --->   "%add_ln46 = add i20 %trunc_ln2, i20 %empty_46" [HLSEindoefening/hls_process_images.c:46]   --->   Operation 78 'add' 'add_ln46' <Predicate = (icmp_ln31)> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (2.55ns)   --->   "%add_ln31 = add i32 %x, i32 2" [HLSEindoefening/hls_process_images.c:31]   --->   Operation 79 'add' 'add_ln31' <Predicate = (icmp_ln31)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%y_load = load i32 %y" [HLSEindoefening/hls_process_images.c:30]   --->   Operation 80 'load' 'y_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (2.55ns)   --->   "%add_ln30_5 = add i32 %y_load, i32 2" [HLSEindoefening/hls_process_images.c:30]   --->   Operation 81 'add' 'add_ln30_5' <Predicate = (!icmp_ln31)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln30 = store i31 %add_ln30_6, i31 %indvar" [HLSEindoefening/hls_process_images.c:30]   --->   Operation 82 'store' 'store_ln30' <Predicate = (!icmp_ln31)> <Delay = 1.58>
ST_4 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln30 = store i32 %add_ln30_5, i32 %y" [HLSEindoefening/hls_process_images.c:30]   --->   Operation 83 'store' 'store_ln30' <Predicate = (!icmp_ln31)> <Delay = 1.58>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln30 = br void %VITIS_LOOP_31_2" [HLSEindoefening/hls_process_images.c:30]   --->   Operation 84 'br' 'br_ln30' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.76>
ST_5 : Operation 85 [8/8] (8.76ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i64 2" [HLSEindoefening/hls_process_images.c:32]   --->   Operation 85 'readreq' 'empty_47' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.76>
ST_6 : Operation 86 [7/8] (8.76ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i64 2" [HLSEindoefening/hls_process_images.c:32]   --->   Operation 86 'readreq' 'empty_47' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 87 [8/8] (8.76ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_2, i64 2" [HLSEindoefening/hls_process_images.c:43]   --->   Operation 87 'readreq' 'empty_48' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.76>
ST_7 : Operation 88 [6/8] (8.76ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i64 2" [HLSEindoefening/hls_process_images.c:32]   --->   Operation 88 'readreq' 'empty_47' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 89 [7/8] (8.76ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_2, i64 2" [HLSEindoefening/hls_process_images.c:43]   --->   Operation 89 'readreq' 'empty_48' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.76>
ST_8 : Operation 90 [5/8] (8.76ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i64 2" [HLSEindoefening/hls_process_images.c:32]   --->   Operation 90 'readreq' 'empty_47' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 91 [6/8] (8.76ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_2, i64 2" [HLSEindoefening/hls_process_images.c:43]   --->   Operation 91 'readreq' 'empty_48' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.76>
ST_9 : Operation 92 [4/8] (8.76ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i64 2" [HLSEindoefening/hls_process_images.c:32]   --->   Operation 92 'readreq' 'empty_47' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 93 [5/8] (8.76ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_2, i64 2" [HLSEindoefening/hls_process_images.c:43]   --->   Operation 93 'readreq' 'empty_48' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.76>
ST_10 : Operation 94 [3/8] (8.76ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i64 2" [HLSEindoefening/hls_process_images.c:32]   --->   Operation 94 'readreq' 'empty_47' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 95 [4/8] (8.76ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_2, i64 2" [HLSEindoefening/hls_process_images.c:43]   --->   Operation 95 'readreq' 'empty_48' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.76>
ST_11 : Operation 96 [2/8] (8.76ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i64 2" [HLSEindoefening/hls_process_images.c:32]   --->   Operation 96 'readreq' 'empty_47' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 97 [3/8] (8.76ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_2, i64 2" [HLSEindoefening/hls_process_images.c:43]   --->   Operation 97 'readreq' 'empty_48' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.76>
ST_12 : Operation 98 [1/8] (8.76ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i64 2" [HLSEindoefening/hls_process_images.c:32]   --->   Operation 98 'readreq' 'empty_47' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 99 [2/8] (8.76ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_2, i64 2" [HLSEindoefening/hls_process_images.c:43]   --->   Operation 99 'readreq' 'empty_48' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 8.76>
ST_13 : Operation 100 [1/1] (8.76ns)   --->   "%pool_val = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem_addr" [HLSEindoefening/hls_process_images.c:32]   --->   Operation 100 'read' 'pool_val' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 101 [1/8] (8.76ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_2, i64 2" [HLSEindoefening/hls_process_images.c:43]   --->   Operation 101 'readreq' 'empty_48' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 8.76>
ST_14 : Operation 102 [1/1] (8.76ns)   --->   "%gmem_addr_read_2 = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem_addr" [HLSEindoefening/hls_process_images.c:32]   --->   Operation 102 'read' 'gmem_addr_read_2' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 8.76>
ST_15 : Operation 103 [1/1] (8.76ns)   --->   "%gmem_addr_2_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem_addr_2" [HLSEindoefening/hls_process_images.c:43]   --->   Operation 103 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i8 %pool_val" [HLSEindoefening/hls_process_images.c:42]   --->   Operation 104 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i8 %gmem_addr_read_2" [HLSEindoefening/hls_process_images.c:43]   --->   Operation 105 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 106 [1/1] (1.91ns)   --->   "%add_ln43 = add i9 %zext_ln43, i9 %zext_ln42" [HLSEindoefening/hls_process_images.c:43]   --->   Operation 106 'add' 'add_ln43' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.76>
ST_16 : Operation 107 [1/1] (8.76ns)   --->   "%gmem_addr_2_read_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem_addr_2" [HLSEindoefening/hls_process_images.c:43]   --->   Operation 107 'read' 'gmem_addr_2_read_1' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 6.99>
ST_17 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [HLSEindoefening/hls_process_images.c:31]   --->   Operation 108 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i8 %gmem_addr_2_read" [HLSEindoefening/hls_process_images.c:43]   --->   Operation 109 'zext' 'zext_ln43_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln43_2 = zext i8 %gmem_addr_2_read_1" [HLSEindoefening/hls_process_images.c:43]   --->   Operation 110 'zext' 'zext_ln43_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln43_3 = zext i9 %add_ln43" [HLSEindoefening/hls_process_images.c:43]   --->   Operation 111 'zext' 'zext_ln43_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 112 [1/1] (1.91ns)   --->   "%add_ln43_1 = add i9 %zext_ln43_1, i9 %zext_ln43_2" [HLSEindoefening/hls_process_images.c:43]   --->   Operation 112 'add' 'add_ln43_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln43_4 = zext i9 %add_ln43_1" [HLSEindoefening/hls_process_images.c:43]   --->   Operation 113 'zext' 'zext_ln43_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 114 [1/1] (1.82ns)   --->   "%sum = add i10 %zext_ln43_4, i10 %zext_ln43_3" [HLSEindoefening/hls_process_images.c:43]   --->   Operation 114 'add' 'sum' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 115 [1/1] (0.00ns)   --->   "%pool_val_5 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sum, i32 2, i32 9" [HLSEindoefening/hls_process_images.c:44]   --->   Operation 115 'partselect' 'pool_val_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i20 %add_ln46" [HLSEindoefening/hls_process_images.c:46]   --->   Operation 116 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 117 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i8 %output_r, i64 0, i64 %zext_ln46" [HLSEindoefening/hls_process_images.c:46]   --->   Operation 117 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 118 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln46 = store i8 %pool_val_5, i20 %output_addr" [HLSEindoefening/hls_process_images.c:46]   --->   Operation 118 'store' 'store_ln46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1048576> <RAM>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.body5" [HLSEindoefening/hls_process_images.c:31]   --->   Operation 119 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ img_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
img_width_read     (read             ) [ 000000000000000000]
img_height_read    (read             ) [ 000000000000000000]
input_read         (read             ) [ 001111111111111111]
empty              (trunc            ) [ 000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000]
specpipeline_ln27  (specpipeline     ) [ 000000000000000000]
sub                (add              ) [ 000000000000000000]
sub2               (add              ) [ 000000000000000000]
tmp_2              (bitselect        ) [ 000000000000000000]
p_neg              (sub              ) [ 000000000000000000]
p_lshr_cast        (partselect       ) [ 000000000000000000]
p_neg_t            (sub              ) [ 000000000000000000]
p_lshr_f_cast      (partselect       ) [ 000000000000000000]
div133             (select           ) [ 001111111111111111]
icmp_ln30          (icmp             ) [ 011111111111111111]
br_ln30            (br               ) [ 000000000000000000]
y                  (alloca           ) [ 011111111111111111]
indvar             (alloca           ) [ 011111111111111111]
sext_ln30          (sext             ) [ 001111111111111111]
trunc_ln30         (trunc            ) [ 000000000000000000]
sext_ln30_2        (sext             ) [ 001111111111111111]
add_ln30           (add              ) [ 000000000000000000]
lshr_ln            (partselect       ) [ 000000000000000000]
zext_ln30          (zext             ) [ 000000000000000000]
add_ln30_4         (add              ) [ 001111111111111111]
img_width_cast1    (sext             ) [ 001111111111111111]
store_ln0          (store            ) [ 000000000000000000]
store_ln30         (store            ) [ 000000000000000000]
br_ln30            (br               ) [ 000000000000000000]
indvar_load        (load             ) [ 000000000000000000]
icmp_ln30_2        (icmp             ) [ 001111111111111111]
empty_43           (speclooptripcount) [ 000000000000000000]
add_ln30_6         (add              ) [ 000111111111111111]
br_ln30            (br               ) [ 000000000000000000]
empty_44           (trunc            ) [ 000000000000000000]
indvar_cast_cast   (zext             ) [ 000000000000000000]
empty_45           (mul              ) [ 000100000000000000]
br_ln0             (br               ) [ 000000000000000000]
ret_ln49           (ret              ) [ 000000000000000000]
y_load_2           (load             ) [ 000000000000000000]
specloopname_ln30  (specloopname     ) [ 000000000000000000]
tmp                (bitconcatenate   ) [ 000000000000000000]
tmp_cast           (sext             ) [ 000011111111111111]
p_cast2            (partselect       ) [ 000000000000000000]
empty_46           (mul              ) [ 000011111111111111]
add_ln32           (add              ) [ 000011111111111111]
br_ln31            (br               ) [ 001111111111111111]
x                  (phi              ) [ 000010000000000000]
zext_ln31_2        (zext             ) [ 000000000000000000]
icmp_ln31          (icmp             ) [ 001111111111111111]
br_ln31            (br               ) [ 000000000000000000]
zext_ln31          (zext             ) [ 000000000000000000]
add_ln32_7         (add              ) [ 000000000000000000]
sext_ln32          (sext             ) [ 000000000000000000]
add_ln32_5         (add              ) [ 000000000000000000]
add_ln32_8         (add              ) [ 000000000000000000]
add_ln32_6         (add              ) [ 000000000000000000]
gmem_addr          (getelementptr    ) [ 000001111111111000]
gmem_addr_2        (getelementptr    ) [ 000001111111111110]
trunc_ln2          (partselect       ) [ 000000000000000000]
add_ln46           (add              ) [ 000001111111111111]
add_ln31           (add              ) [ 001111111111111111]
y_load             (load             ) [ 000000000000000000]
add_ln30_5         (add              ) [ 000000000000000000]
store_ln30         (store            ) [ 000000000000000000]
store_ln30         (store            ) [ 000000000000000000]
br_ln30            (br               ) [ 000000000000000000]
empty_47           (readreq          ) [ 000000000000000000]
pool_val           (read             ) [ 000000000000001100]
empty_48           (readreq          ) [ 000000000000000000]
gmem_addr_read_2   (read             ) [ 000000000000000100]
gmem_addr_2_read   (read             ) [ 000000000000000011]
zext_ln42          (zext             ) [ 000000000000000000]
zext_ln43          (zext             ) [ 000000000000000000]
add_ln43           (add              ) [ 000000000000000011]
gmem_addr_2_read_1 (read             ) [ 000000000000000001]
specloopname_ln31  (specloopname     ) [ 000000000000000000]
zext_ln43_1        (zext             ) [ 000000000000000000]
zext_ln43_2        (zext             ) [ 000000000000000000]
zext_ln43_3        (zext             ) [ 000000000000000000]
add_ln43_1         (add              ) [ 000000000000000000]
zext_ln43_4        (zext             ) [ 000000000000000000]
sum                (add              ) [ 000000000000000000]
pool_val_5         (partselect       ) [ 000000000000000000]
zext_ln46          (zext             ) [ 000000000000000000]
output_addr        (getelementptr    ) [ 000000000000000000]
store_ln46         (store            ) [ 000000000000000000]
br_ln31            (br               ) [ 001111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="img_width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i62.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="y_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="indvar_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="img_width_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_width_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="img_height_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_height_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="input_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_readreq_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="1"/>
<pin id="117" dir="0" index="2" bw="3" slack="0"/>
<pin id="118" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_47/5 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_readreq_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="8" slack="2"/>
<pin id="124" dir="0" index="2" bw="3" slack="0"/>
<pin id="125" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_48/6 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="9"/>
<pin id="131" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pool_val/13 gmem_addr_read_2/14 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_read_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="0" index="1" bw="8" slack="11"/>
<pin id="136" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/15 gmem_addr_2_read_1/16 "/>
</bind>
</comp>

<comp id="138" class="1004" name="output_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="20" slack="0"/>
<pin id="142" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/17 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln46_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="20" slack="0"/>
<pin id="147" dir="0" index="1" bw="8" slack="0"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/17 "/>
</bind>
</comp>

<comp id="151" class="1005" name="x_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="x_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="32" slack="0"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="empty_46_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="20" slack="0"/>
<pin id="164" dir="0" index="1" bw="20" slack="2"/>
<pin id="165" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_46/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="empty_45_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="0" index="1" bw="30" slack="0"/>
<pin id="169" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_45/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="2"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load_2/3 y_load/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="empty_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="sub_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="sub2_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub2/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_2_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="0" index="2" bw="6" slack="0"/>
<pin id="193" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="p_neg_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="21" slack="0"/>
<pin id="200" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="p_lshr_cast_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="20" slack="0"/>
<pin id="205" dir="0" index="1" bw="21" slack="0"/>
<pin id="206" dir="0" index="2" bw="1" slack="0"/>
<pin id="207" dir="0" index="3" bw="6" slack="0"/>
<pin id="208" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_cast/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="p_neg_t_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="20" slack="0"/>
<pin id="216" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_t/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="p_lshr_f_cast_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="20" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="0" index="3" bw="6" slack="0"/>
<pin id="224" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f_cast/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="div133_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="20" slack="0"/>
<pin id="232" dir="0" index="2" bw="20" slack="0"/>
<pin id="233" dir="1" index="3" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="div133/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="icmp_ln30_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="sext_ln30_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="trunc_ln30_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="sext_ln30_2_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_2/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln30_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="31" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="lshr_ln_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="30" slack="0"/>
<pin id="263" dir="0" index="1" bw="31" slack="0"/>
<pin id="264" dir="0" index="2" bw="1" slack="0"/>
<pin id="265" dir="0" index="3" bw="6" slack="0"/>
<pin id="266" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln30_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="30" slack="0"/>
<pin id="273" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln30_4_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="30" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_4/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="img_width_cast1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="img_width_cast1/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln0_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="31" slack="0"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln30_store_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="indvar_load_load_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="31" slack="1"/>
<pin id="297" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_load/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="icmp_ln30_2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="31" slack="0"/>
<pin id="300" dir="0" index="1" bw="31" slack="1"/>
<pin id="301" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30_2/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="add_ln30_6_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="31" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_6/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="empty_44_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="31" slack="0"/>
<pin id="311" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_44/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="indvar_cast_cast_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="30" slack="0"/>
<pin id="315" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar_cast_cast/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="63" slack="0"/>
<pin id="320" dir="0" index="1" bw="62" slack="1"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_cast_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="63" slack="0"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="p_cast2_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="20" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="0" index="2" bw="1" slack="0"/>
<pin id="333" dir="0" index="3" bw="6" slack="0"/>
<pin id="334" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast2/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="add_ln32_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="63" slack="0"/>
<pin id="342" dir="0" index="1" bw="64" slack="2"/>
<pin id="343" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln31_2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_2/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="icmp_ln31_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="3"/>
<pin id="352" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln31_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="add_ln32_7_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="3"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_7/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="sext_ln32_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="33" slack="0"/>
<pin id="365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="add_ln32_5_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="33" slack="0"/>
<pin id="369" dir="0" index="1" bw="64" slack="1"/>
<pin id="370" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_5/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="add_ln32_8_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="64" slack="3"/>
<pin id="375" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_8/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln32_6_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="64" slack="0"/>
<pin id="379" dir="0" index="1" bw="63" slack="1"/>
<pin id="380" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_6/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="gmem_addr_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="64" slack="0"/>
<pin id="384" dir="0" index="1" bw="64" slack="0"/>
<pin id="385" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="gmem_addr_2_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="64" slack="0"/>
<pin id="390" dir="0" index="1" bw="64" slack="0"/>
<pin id="391" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="trunc_ln2_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="20" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="0" index="2" bw="1" slack="0"/>
<pin id="398" dir="0" index="3" bw="6" slack="0"/>
<pin id="399" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="add_ln46_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="20" slack="0"/>
<pin id="406" dir="0" index="1" bw="20" slack="1"/>
<pin id="407" dir="1" index="2" bw="20" slack="13"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="add_ln31_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="0" index="1" bw="3" slack="0"/>
<pin id="412" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="add_ln30_5_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="0" index="1" bw="3" slack="0"/>
<pin id="418" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_5/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="store_ln30_store_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="31" slack="2"/>
<pin id="423" dir="0" index="1" bw="31" slack="3"/>
<pin id="424" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="store_ln30_store_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="3"/>
<pin id="428" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln42_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="2"/>
<pin id="432" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/15 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln43_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="1"/>
<pin id="435" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/15 "/>
</bind>
</comp>

<comp id="436" class="1004" name="add_ln43_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="0"/>
<pin id="438" dir="0" index="1" bw="8" slack="0"/>
<pin id="439" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/15 "/>
</bind>
</comp>

<comp id="442" class="1004" name="zext_ln43_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="2"/>
<pin id="444" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_1/17 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln43_2_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="1"/>
<pin id="447" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_2/17 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln43_3_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="9" slack="2"/>
<pin id="450" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_3/17 "/>
</bind>
</comp>

<comp id="451" class="1004" name="add_ln43_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="0"/>
<pin id="453" dir="0" index="1" bw="8" slack="0"/>
<pin id="454" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_1/17 "/>
</bind>
</comp>

<comp id="457" class="1004" name="zext_ln43_4_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="9" slack="0"/>
<pin id="459" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_4/17 "/>
</bind>
</comp>

<comp id="461" class="1004" name="sum_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="9" slack="0"/>
<pin id="463" dir="0" index="1" bw="9" slack="0"/>
<pin id="464" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/17 "/>
</bind>
</comp>

<comp id="467" class="1004" name="pool_val_5_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="0"/>
<pin id="469" dir="0" index="1" bw="10" slack="0"/>
<pin id="470" dir="0" index="2" bw="3" slack="0"/>
<pin id="471" dir="0" index="3" bw="5" slack="0"/>
<pin id="472" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pool_val_5/17 "/>
</bind>
</comp>

<comp id="478" class="1004" name="zext_ln46_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="20" slack="13"/>
<pin id="480" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/17 "/>
</bind>
</comp>

<comp id="482" class="1005" name="input_read_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="64" slack="2"/>
<pin id="484" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="input_read "/>
</bind>
</comp>

<comp id="488" class="1005" name="div133_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="20" slack="2"/>
<pin id="490" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="div133 "/>
</bind>
</comp>

<comp id="493" class="1005" name="icmp_ln30_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="1"/>
<pin id="495" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln30 "/>
</bind>
</comp>

<comp id="497" class="1005" name="y_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="0"/>
<pin id="499" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="504" class="1005" name="indvar_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="31" slack="0"/>
<pin id="506" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="indvar "/>
</bind>
</comp>

<comp id="511" class="1005" name="sext_ln30_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="33" slack="3"/>
<pin id="513" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln30 "/>
</bind>
</comp>

<comp id="516" class="1005" name="sext_ln30_2_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="33" slack="3"/>
<pin id="518" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln30_2 "/>
</bind>
</comp>

<comp id="521" class="1005" name="add_ln30_4_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="31" slack="1"/>
<pin id="523" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30_4 "/>
</bind>
</comp>

<comp id="526" class="1005" name="img_width_cast1_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="62" slack="1"/>
<pin id="528" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="img_width_cast1 "/>
</bind>
</comp>

<comp id="534" class="1005" name="add_ln30_6_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="31" slack="2"/>
<pin id="536" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="add_ln30_6 "/>
</bind>
</comp>

<comp id="539" class="1005" name="empty_45_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="62" slack="1"/>
<pin id="541" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="empty_45 "/>
</bind>
</comp>

<comp id="544" class="1005" name="tmp_cast_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="64" slack="1"/>
<pin id="546" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="549" class="1005" name="empty_46_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="20" slack="1"/>
<pin id="551" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="empty_46 "/>
</bind>
</comp>

<comp id="554" class="1005" name="add_ln32_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="64" slack="1"/>
<pin id="556" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln32 "/>
</bind>
</comp>

<comp id="562" class="1005" name="gmem_addr_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="8" slack="1"/>
<pin id="564" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="568" class="1005" name="gmem_addr_2_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="2"/>
<pin id="570" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="574" class="1005" name="add_ln46_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="20" slack="13"/>
<pin id="576" dir="1" index="1" bw="20" slack="13"/>
</pin_list>
<bind>
<opset="add_ln46 "/>
</bind>
</comp>

<comp id="579" class="1005" name="add_ln31_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="0"/>
<pin id="581" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="584" class="1005" name="pool_val_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="2"/>
<pin id="586" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pool_val "/>
</bind>
</comp>

<comp id="589" class="1005" name="gmem_addr_read_2_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="8" slack="1"/>
<pin id="591" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read_2 "/>
</bind>
</comp>

<comp id="594" class="1005" name="gmem_addr_2_read_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="2"/>
<pin id="596" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

<comp id="599" class="1005" name="add_ln43_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="9" slack="2"/>
<pin id="601" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="add_ln43 "/>
</bind>
</comp>

<comp id="604" class="1005" name="gmem_addr_2_read_1_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="8" slack="1"/>
<pin id="606" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="32" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="32" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="76" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="78" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="126"><net_src comp="76" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="78" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="132"><net_src comp="80" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="80" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="64" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="138" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="18" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="176"><net_src comp="96" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="102" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="28" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="96" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="28" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="194"><net_src comp="34" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="96" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="36" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="201"><net_src comp="38" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="173" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="40" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="197" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="211"><net_src comp="32" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="212"><net_src comp="42" pin="0"/><net_sink comp="203" pin=3"/></net>

<net id="217"><net_src comp="44" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="203" pin="4"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="46" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="96" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="227"><net_src comp="32" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="228"><net_src comp="42" pin="0"/><net_sink comp="219" pin=3"/></net>

<net id="234"><net_src comp="189" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="213" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="219" pin="4"/><net_sink comp="229" pin=2"/></net>

<net id="241"><net_src comp="177" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="18" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="183" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="177" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="96" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="247" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="48" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="50" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="255" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="269"><net_src comp="32" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="270"><net_src comp="52" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="274"><net_src comp="261" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="54" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="96" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="56" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="18" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="302"><net_src comp="295" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="295" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="54" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="295" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="309" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="323"><net_src comp="70" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="72" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="328"><net_src comp="318" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="335"><net_src comp="46" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="170" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="337"><net_src comp="32" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="338"><net_src comp="42" pin="0"/><net_sink comp="329" pin=3"/></net>

<net id="339"><net_src comp="329" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="344"><net_src comp="325" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="155" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="345" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="155" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="345" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="358" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="363" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="354" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="381"><net_src comp="372" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="386"><net_src comp="0" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="377" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="0" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="367" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="400"><net_src comp="46" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="155" pin="4"/><net_sink comp="394" pin=1"/></net>

<net id="402"><net_src comp="32" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="403"><net_src comp="42" pin="0"/><net_sink comp="394" pin=3"/></net>

<net id="408"><net_src comp="394" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="155" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="74" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="170" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="74" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="429"><net_src comp="415" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="440"><net_src comp="433" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="430" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="455"><net_src comp="442" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="445" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="460"><net_src comp="451" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="457" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="448" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="473"><net_src comp="84" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="474"><net_src comp="461" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="475"><net_src comp="74" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="476"><net_src comp="86" pin="0"/><net_sink comp="467" pin=3"/></net>

<net id="477"><net_src comp="467" pin="4"/><net_sink comp="145" pin=1"/></net>

<net id="481"><net_src comp="478" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="485"><net_src comp="108" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="487"><net_src comp="482" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="491"><net_src comp="229" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="496"><net_src comp="237" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="88" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="502"><net_src comp="497" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="503"><net_src comp="497" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="507"><net_src comp="92" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="509"><net_src comp="504" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="510"><net_src comp="504" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="514"><net_src comp="243" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="519"><net_src comp="251" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="524"><net_src comp="275" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="529"><net_src comp="281" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="537"><net_src comp="303" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="542"><net_src comp="166" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="547"><net_src comp="325" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="552"><net_src comp="162" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="557"><net_src comp="340" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="565"><net_src comp="382" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="571"><net_src comp="388" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="577"><net_src comp="404" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="582"><net_src comp="409" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="587"><net_src comp="128" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="592"><net_src comp="128" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="597"><net_src comp="133" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="602"><net_src comp="436" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="607"><net_src comp="133" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="445" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: output_r | {17 }
 - Input state : 
	Port: pooling.1.2 : gmem | {5 6 7 8 9 10 11 12 13 14 15 16 }
	Port: pooling.1.2 : input_r | {1 }
	Port: pooling.1.2 : output_r | {}
	Port: pooling.1.2 : img_height | {1 }
	Port: pooling.1.2 : img_width | {1 }
  - Chain level:
	State 1
		p_neg : 1
		p_lshr_cast : 2
		p_neg_t : 3
		div133 : 4
		icmp_ln30 : 1
		br_ln30 : 2
		sext_ln30 : 1
		trunc_ln30 : 1
		add_ln30 : 2
		lshr_ln : 3
		zext_ln30 : 4
		add_ln30_4 : 5
		store_ln0 : 1
		store_ln30 : 1
	State 2
		icmp_ln30_2 : 1
		add_ln30_6 : 1
		br_ln30 : 2
		empty_44 : 1
		indvar_cast_cast : 2
		empty_45 : 3
	State 3
		tmp_cast : 1
		p_cast2 : 1
		empty_46 : 2
		add_ln32 : 2
	State 4
		zext_ln31_2 : 1
		icmp_ln31 : 2
		br_ln31 : 3
		zext_ln31 : 1
		add_ln32_7 : 2
		sext_ln32 : 3
		add_ln32_5 : 4
		add_ln32_8 : 2
		add_ln32_6 : 3
		gmem_addr : 4
		gmem_addr_2 : 5
		trunc_ln2 : 1
		add_ln46 : 2
		add_ln31 : 1
		add_ln30_5 : 1
		store_ln30 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		add_ln43 : 1
	State 16
	State 17
		add_ln43_1 : 1
		zext_ln43_4 : 2
		sum : 3
		pool_val_5 : 4
		output_addr : 1
		store_ln46 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          sub_fu_177         |    0    |    0    |    39   |
|          |         sub2_fu_183         |    0    |    0    |    39   |
|          |       add_ln30_fu_255       |    0    |    0    |    38   |
|          |      add_ln30_4_fu_275      |    0    |    0    |    37   |
|          |      add_ln30_6_fu_303      |    0    |    0    |    38   |
|          |       add_ln32_fu_340       |    0    |    0    |    71   |
|          |      add_ln32_7_fu_358      |    0    |    0    |    39   |
|    add   |      add_ln32_5_fu_367      |    0    |    0    |    71   |
|          |      add_ln32_8_fu_372      |    0    |    0    |    64   |
|          |      add_ln32_6_fu_377      |    0    |    0    |    64   |
|          |       add_ln46_fu_404       |    0    |    0    |    27   |
|          |       add_ln31_fu_409       |    0    |    0    |    39   |
|          |      add_ln30_5_fu_415      |    0    |    0    |    39   |
|          |       add_ln43_fu_436       |    0    |    0    |    15   |
|          |      add_ln43_1_fu_451      |    0    |    0    |    15   |
|          |          sum_fu_461         |    0    |    0    |    14   |
|----------|-----------------------------|---------|---------|---------|
|          |       icmp_ln30_fu_237      |    0    |    0    |    39   |
|   icmp   |      icmp_ln30_2_fu_298     |    0    |    0    |    38   |
|          |       icmp_ln31_fu_349      |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |         p_neg_fu_197        |    0    |    0    |    28   |
|          |        p_neg_t_fu_213       |    0    |    0    |    27   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |       empty_46_fu_162       |    2    |    0    |    12   |
|          |       empty_45_fu_166       |    4    |    0    |    20   |
|----------|-----------------------------|---------|---------|---------|
|  select  |        div133_fu_229        |    0    |    0    |    20   |
|----------|-----------------------------|---------|---------|---------|
|          |  img_width_read_read_fu_96  |    0    |    0    |    0    |
|          | img_height_read_read_fu_102 |    0    |    0    |    0    |
|   read   |    input_read_read_fu_108   |    0    |    0    |    0    |
|          |       grp_read_fu_128       |    0    |    0    |    0    |
|          |       grp_read_fu_133       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_114     |    0    |    0    |    0    |
|          |      grp_readreq_fu_121     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         empty_fu_173        |    0    |    0    |    0    |
|   trunc  |      trunc_ln30_fu_247      |    0    |    0    |    0    |
|          |       empty_44_fu_309       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| bitselect|         tmp_2_fu_189        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      p_lshr_cast_fu_203     |    0    |    0    |    0    |
|          |     p_lshr_f_cast_fu_219    |    0    |    0    |    0    |
|partselect|        lshr_ln_fu_261       |    0    |    0    |    0    |
|          |        p_cast2_fu_329       |    0    |    0    |    0    |
|          |       trunc_ln2_fu_394      |    0    |    0    |    0    |
|          |      pool_val_5_fu_467      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sext_ln30_fu_243      |    0    |    0    |    0    |
|          |      sext_ln30_2_fu_251     |    0    |    0    |    0    |
|   sext   |    img_width_cast1_fu_281   |    0    |    0    |    0    |
|          |       tmp_cast_fu_325       |    0    |    0    |    0    |
|          |       sext_ln32_fu_363      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       zext_ln30_fu_271      |    0    |    0    |    0    |
|          |   indvar_cast_cast_fu_313   |    0    |    0    |    0    |
|          |      zext_ln31_2_fu_345     |    0    |    0    |    0    |
|          |       zext_ln31_fu_354      |    0    |    0    |    0    |
|          |       zext_ln42_fu_430      |    0    |    0    |    0    |
|   zext   |       zext_ln43_fu_433      |    0    |    0    |    0    |
|          |      zext_ln43_1_fu_442     |    0    |    0    |    0    |
|          |      zext_ln43_2_fu_445     |    0    |    0    |    0    |
|          |      zext_ln43_3_fu_448     |    0    |    0    |    0    |
|          |      zext_ln43_4_fu_457     |    0    |    0    |    0    |
|          |       zext_ln46_fu_478      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|          tmp_fu_318         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    6    |    0    |   872   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    add_ln30_4_reg_521    |   31   |
|    add_ln30_6_reg_534    |   31   |
|     add_ln31_reg_579     |   32   |
|     add_ln32_reg_554     |   64   |
|     add_ln43_reg_599     |    9   |
|     add_ln46_reg_574     |   20   |
|      div133_reg_488      |   20   |
|     empty_45_reg_539     |   62   |
|     empty_46_reg_549     |   20   |
|gmem_addr_2_read_1_reg_604|    8   |
| gmem_addr_2_read_reg_594 |    8   |
|    gmem_addr_2_reg_568   |    8   |
| gmem_addr_read_2_reg_589 |    8   |
|     gmem_addr_reg_562    |    8   |
|     icmp_ln30_reg_493    |    1   |
|  img_width_cast1_reg_526 |   62   |
|      indvar_reg_504      |   31   |
|    input_read_reg_482    |   64   |
|     pool_val_reg_584     |    8   |
|    sext_ln30_2_reg_516   |   33   |
|     sext_ln30_reg_511    |   33   |
|     tmp_cast_reg_544     |   64   |
|         x_reg_151        |   32   |
|         y_reg_497        |   32   |
+--------------------------+--------+
|           Total          |   689  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    6   |    0   |   872  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   689  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   689  |   872  |
+-----------+--------+--------+--------+
