*$
* TPS62840
*****************************************************************************
* (C) Copyright 2020 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: Texas Instruments Inc.
* Part: TPS62840
* Date: 18MAY2020
* Model Type: TRANSIENT 
* Simulator: PSPICE
* Simulator Version: 17.4-2019 S004
* EVM Order Number: TPS62840-1DLCEVM55
* EVM Users Guide: SLUUC18–May 2019
* Datasheet: SLVSEC6D –JUNE 2019–REVISED MARCH 2020
* Topologies Supported: Buck
*
* Model Version: Final 1.10
*
*****************************************************************************
*
* Updates:
*
* Final 1.10
* Release to Web.
* 1. Following are the features added or modified 
*     a. Current limits of high side switch (Device operating in 100% and normal mode ).
*     b. On Resistance of both low and high side switch.
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
*
* Model Usage Notes:
* 1. The following features have been modeled
*      a. Peak current limit,Reduced current limit during startup.
*      b. Selectable Power Save / Forced PWM Mode.
*      c. 100% duty cycle operation.
*      d. Output discharge functionality.
*      e. Output voltage programmability.
*      f. Stop pin functionality is modelled.
* 2. Parameter STEADY_STATE helps the device to reach the steady state faster.
* 3. Temperature effects are not modeled. 
* 4. Ground pins have been tied to 0V internally.  
*	 Therefore, this model cannot be used for inverting topologies.
*
*****************************************************************************
.SUBCKT TPS62840_TRANS EN GND MODE STOP SW VIN VOS VSET PARAMS: STEADY_STATE=0
R_R7         0 GND  1m  
X_U25_S1    U25_START_Z 0 U25_N16769233 0 ONTIMER_U25_S1 
X_U25_U19         U25_N16769573 U25_START_Z INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U25_U160         HS_ON U25_N16769573 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=2p
C_U25_C10         0 U25_N16769233  5.7p IC=0 
E_U25_E3         U25_N16769169 0 VOS 0 1
R_U25_RT         U25_N16769177 U25_N16769233  400k  
R_U25_R2         U25_N16769169 U25_N16769491  3MEG  
R_U25_R3         U25_N16769491 0  1MEG  
X_U25_U13         HS_ON U25_N16769469 ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=10n VTHRESH=0.5 FALLING_EDGE_DELAY=2p VDD=1 VSS=0
X_U25_U11         U25_N16769233 U25_N16769491 U25_TON_TIMER COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U25_V1         U25_N16769709 0 100mV
X_U25_U656         U25_N16769469 U25_TON_TIMER TON_COMP AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U25_E2         U25_N16769177 0 VIN 0 1
X_U25_D64         U25_N16769709 U25_N16769491 D_D1
X_U23_S4    U23_N16252587 0 U23_N16252151 U23_N16264895 Powerstage__U23_S4 
X_U23_U611         U23_N16252695 LS_ON U23_LS_ON_INT AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U23_U9         0 U23_N16252151 D_D1special
X_U23_U2         U23_HS_ON_INT U23_N16261031 ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=4n VTHRESH=0.5 FALLING_EDGE_DELAY=1n VDD=1 VSS=0
X_U23_U610         U23_N16252805 HS_ON U23_HS_ON_INT AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U23_U6         SW U23_N16252145 D_D1special
X_U23_U3         U23_LS_ON_INT U23_N16252587 ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=4n VTHRESH=0.5 FALLING_EDGE_DELAY=1n VDD=1 VSS=0
R_U23_R15         U23_N16252801 U23_N16252805  1.443 TC=0,0 
C_U23_C14         0 U23_N16252805  5n  TC=0,0 
R_U23_R16         U23_N16252705 U23_N16252695  1.443 TC=0,0 
X_U23_H1    VIN U23_N16252145 IHSMEAS 0 Powerstage__U23_H1 
X_U23_U618         U23_LS_ON_INT U23_N16252801 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U23_C15         0 U23_N16252695  5n  TC=0,0 
X_U23_U619         U23_HS_ON_INT U23_N16252705 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U23_D74         U23_N16252695 U23_N16252705 D_D1
X_U23_D73         U23_N16252805 U23_N16252801 D_D1
E_U23_E2         0 U23_N16264895 U23_VRDS_ON_LS 0 1
X_U23_S3    U23_N16261031 0 U23_N16252145 U23_N16252247 Powerstage__U23_S3 
E_U23_E3         U23_N16252247 SW U23_VRDS_ON_HS 0 1
X_U23_H2    SW U23_N16252151 0 ILSMEAS Powerstage__U23_H2 
E_U23_E5         U23_RDS_ON_LS 0 TABLE { V(VIN, 0) } 
+ ( (1.8, 534m) (2, 389m) (2.5, 260m) (3, 211m) (3.6, 181m)(5, 149m) (6.5,
+  133m) )
E_U23_E4         U23_RDS_ON_HS 0 TABLE { V(VIN, 0) } 
+ ( (1.8, 961m) (2, 819m) (2.5, 625m) (3, 524m) (3.6, 452m)(5, 367m) (6.5,
+  324m) )
E_U23_ABM2         U23_VRDS_ON_HS 0 VALUE { ( V(U23_RDS_ON_HS)*V(IHSMEAS) )   
+  }
E_U23_ABM4         U23_VRDS_ON_LS 0 VALUE { ( V(U23_RDS_ON_LS)*V(ILSMEAS) )   
+  }
X_U24_U835         RESET_I U24_RESET_Z INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=20n
X_U24_U24         U24_CLR_SOFTSTART U24_N16798666 N16798424 U24_N16798419
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U24_U22         STARTUP_Z STARTUP INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U24_U661         U24_N16798759 U24_N16798731 U24_N16798747 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U24_U162         U24_N16798712 U24_N16798759 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=7u
X_U24_U836         FB_COMP U24_FB_COMP_Z INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=20n
X_U24_U25         U24_N16798712 U24_N16798731 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U24_U649         U24_N16798419 U24_CLR_SOFTSTART STARTUP_Z OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U24_U153         U24_N16798500 U24_N16798712 ONE_SHOT PARAMS:  T={700000-
+ {Steady_State}*690000}  
X_U24_U23         U24_N16798747 STARTUP_Z U24_SS_TIMER N16798548
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U24_U647         U24_N16798598 U24_SS_TIMER U24_N16798602 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U24_U659         U24_FB_COMP_Z STARTUP U24_N16798598 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U24_U648         STOP_I RESET_I U24_CLR_SOFTSTART OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U24_U834         STOP_I U24_N16798415 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=20n
X_U24_U21         U24_CLR_SOFTSTART U24_N16798662 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U24_U833         U24_RESET_Z EN_BUCK U24_N16798415 U24_N16798500
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U24_U660         U24_N16798602 U24_N16798662 U24_N16798666 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U48         N17009907 UVLO N17009885 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U26_U839         VIN U26_N16785308 U26_N16785529 U26_NPOR COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U26_U837         VIN U26_N16785437 U26_N16785340 UVLO COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U26_V5         U26_N16785290 0 0.33
V_U26_V1         U26_N16785308 0 1.14
V_U26_V4         U26_N16785529 0 2m
X_U26_U154         D_EN_BUCK EN_BUCK BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY={220u-{Steady_State}*200u}
V_U26_V6         U26_N16785340 0 0.27
X_U26_U644         U26_N16785502 U26_N16785502 RESET_I OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U26_U11         EN_BUCK U26_N16785502 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U26_U838         EN U26_N16785367 U26_N16785290 D_EN_BUCK COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U26_V2         U26_N16785367 0 0.86
X_U26_U12         RESET_I RESET_Z INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U26_V3         U26_N16785437 0 1.74
X_S3    N17009885 0 VOS 0 TPS62840_TRANS_S3 
E_U27_E1         U27_N16862072 0 SW 0 1
X_U27_U638         U27_N16868826 U27_COMP BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=50n
E_U27_E2         U27_N16862108 0 VOS 0 1
C_U27_CAC1         U27_N16862261 U27_INNER_FB  19p  
X_U27_U24         U27_N16862401 U27_N16862404 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U27_U663         U27_N16862404 EN_BUCK U27_N16862369 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U27_U25         U27_N16862369 FB_COMP INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U27_S4    GM_EN 0 U27_N16861970 0 FB_COMP_U27_S4 
X_U27_S3    GM_EN 0 U27_INNER_FB U27_N16861970 FB_COMP_U27_S3 
X_U27_S5    FB_CLAMP 0 U27_INNER_FB U27_N16862108 FB_COMP_U27_S5 
R_U27_R100         U27_N16862108 INT_VREF  100MEG  
G_U27_ABM2I1         U27_N16861970 0 VALUE { LIMIT((V(U27_N16862108) -
+  V(INT_VREF))*-2u,-160n,160n)    }
X_U27_U662         U27_COMP EN_BUCK U27_N16862401 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U27_RAUX1         U27_N16862072 U27_N16862261  772k  
C_U27_CAUX1         U27_INNER_FB U27_N16862108  18.2p  
R_U27_RBIAS1         U27_INNER_FB U27_N16862108  5MEG  
X_U27_U665         U27_INNER_FB INT_VREF U27_N16868230 U27_N16868934
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U27_ABM3         U27_N16869608 0 VALUE { IF( V(U27_COMP) >0.5, 0, V(VIN))   
+  }
C_U27_C1         U27_INNER_FB U27_N16869608  66f  
X_U27_U666         U27_N16868934 U27_N16868826 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U27_V1         U27_N16868230 0 5m
X_U93         D_EN_BUCK N17009907 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U19_U655         U19_N16870741 ILIM_NEG U19_N16870769 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U19_U837         MODE U19_N16875190 U19_N16875205 U19_MODE_OK
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U19_U5         ILIM_HSD U19_N16870502 ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=200n VTHRESH=0.5 FALLING_EDGE_DELAY=1n VDD=1 VSS=0
X_U19_U16         ILIM_LSD U19_ILIM_LSD_Z INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U19_U652         ILIM_HSD U19_N16871079 U19_ON_RST OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U19_U834         U19_N16870975 U19_ILIM_NEG_Z U19_N16870215 U19_N16871079
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U19_U836         U19_STARTUP U19_N16870502 RESET_I FB_CLAMP OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U19_U662         U19_N16870769 U19_N16870465 U19_ON_SET AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U19_U668         U19_FPWM_PULSE STOP_Z U19_N16870295 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U19_U17         IZERO U19_IZERO_Z INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U19_U657         ON EN_DRV HS_ON AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U19_U665         ILIM_LSD U19_N16870334 U19_N16870443 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U19_U667         U19_RST_DRV U19_N16870569 PAUSE OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U19_U18         ILIM_NEG U19_ILIM_NEG_Z INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U19_U19         HS_ON U19_HS_ON_Z INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U19_U835         U19_ON_Z IZERO U19_MODE_Z U19_N16870749 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U19_U21         U19_MODE_I U19_MODE_Z INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U19_U659         EN_DRV U19_FPWM_PULSE U19_N16870281 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U19_U653         U19_ON_RST U19_N16870711 U19_N16870439 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U19_U29         PAUSE EN_DRV INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U19_U669         FB_COMP STOP_Z U19_N16870323 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U19_U666         RESET_I U19_N16870749 U19_RST_DRV OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U19_U663         ON U19_ON_SET U19_N16870935 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U19_V19         U19_N16875190 0 0.86
X_U19_U24         U19_N16870741 U19_N16870215 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U19_U671         EN_DRV U19_SET_DRV U19_N16870498 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U19_U661         FB_COMP STOP_Z U19_N16870741 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U19_U658         U19_ON_Z EN_DRV LS_ON AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U19_U25         U19_N16870439 U19_N16870505 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U19_U670         U19_N16870295 U19_N16870323 U19_SET_DRV OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U19_U27         U19_N16870935 U19_N16870711 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U19_U646         U19_STARTUP U19_N16870284 U19_N16870311 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U19_U832         EN_DRV HS_ON STARTUP_Z U19_N16899848 AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U19_V20         U19_N16875205 0  0.33
X_U19_U20         LS_ON U19_LS_ON_Z INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U19_U14         U19_N16870311 GM_EN INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U19_U660         U19_N16899848 U19_MODE100_Z U19_N168998272 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U19_U15         STARTUP_Z U19_STARTUP INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U19_U28         U19_N16870443 U19_N16870465 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U19_U31         ON U19_ON_Z INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U19_U153         U19_N16899848 U19_N16899852 ONE_SHOT PARAMS:  T=10  
X_U19_U651         MODE100 TON_COMP U19_N16870975 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U19_U22         U19_MODE_I U19_N16870293 U19_FPWM_PULSE N16871303
+  SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U19_U647         MODE100 PAUSE U19_N16870284 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U19_U654         PAUSE U19_N16870505 ON OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U19_U23         U19_N16899884 U19_N16899852 MODE100 U19_MODE100_Z
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U19_U831         U19_MODE_OK STARTUP_Z STOP_Z U19_MODE_I AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U19_U650         U19_N16870281 RESET_I U19_N16870293 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U19_U30         U19_N16870498 U19_N16870569 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U19_U664         U19_IZERO_Z U19_STARTUP U19_N16870334 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U19_U6         U19_N168998272 U19_N16899884 ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=10u VTHRESH=0.5 FALLING_EDGE_DELAY=1n VDD=1 VSS=0
X_U21_U3         ILSMEAS U21_LS_CURR_LIM U21_N16781111 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U21_U162         U21_N16781365 ILIM_HSD BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=10n
X_U21_U5         U21_N16781119 U21_N16781122 ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=2p VTHRESH=0.5 FALLING_EDGE_DELAY=20n VDD=1 VSS=0
X_U21_U657         U21_N16781041 LS_ON ILIM_NEG AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U21_U4         U21_LS_NEG_CURR_LIM ILSMEAS U21_N16781060 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U21_U658         U21_N16781086 HS_ON U21_N16781365 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U21_U6         IHSMEAS U21_HS_CURR_LIM U21_N16781077 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U21_V3         U21_N16780979 0 -1u
X_U21_U160         U21_N16781077 U21_N16781086 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=60n
X_U21_U646         U21_N16781111 U21_N16781122 ILIM_LSD OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U21_U656         U21_N16780985 U21_N16780985 IZERO AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U21_V4         U21_LS_CURR_LIM 0 1
X_U21_U17         LS_ON U21_N16781119 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U21_V5         U21_LS_NEG_CURR_LIM 0  -680m
X_U21_U161         U21_N16781060 U21_N16781041 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=60n
X_U21_U2         U21_N16780979 ILSMEAS U21_N16780985 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
E_U21_ABM2         U21_HS_CURR_LIM 0 VALUE { if( V(MODE100)> 0.5,  
+ V(U21_CL_100) , V(U21_N16796536))   }
E_U21_ABM3         U21_N16796536 0 VALUE { IF(
+  V(STARTUP_Z)<0.5,230m,V(U21_ISAT)+150m)    }
E_U21_E1         U21_ISAT 0 TABLE { V(VIN, 0) } 
+ ( (1.8,440m)(2,580m)(2.5,910m)(2.7,1)(4.5,1) )
E_U21_E2         U21_CL_100 0 TABLE { V(VIN, 0) } 
+ ( (1.8,492m)(2,910m)(3.6,910m)(4,962m) )
R_R4         0 EN  160MEG  
V_V25         N17073430 0 9.915u
E_ABM5         N17072954 0 VALUE { if( V(R_3p3)>0.5,3.3, if(V(R_3p2)>0.5,3.2,
+  if( V(R_3p1)>0.5,3.1, if( V(R_3p0)>0.5,3.0,  
+ if( V(R_2p9)>0.5,2.9, if( V(R_2p8)>0.5,2.8, if( V(R_2p7)>0.5,2.7,  if(
+  V(R_2p6)>0.5,2.6,  
+ if( V(R_2p5)>0.5,2.5, if( V(R_2p4)>0.5,2.4, if( V(R_2p3)>0.5,2.3, if(
+  V(R_2p2)>0.5,2.2,  
+ if( V(R_2p1)>0.5,2.1, if( V(R_2p0)>0.5,2.0, if(
+  V(R_1p9)>0.5,1.9,1.8))))))))))))))) }
X_U31         VSET N17073368 R_2P0 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U22         VSET N17073350 R_2P6 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_V30         N17073262 0 2.285u
E_ABM4         INT_VREF 0 VALUE { if( V(EN_BUCK)> 0.5,   
+ V(N17072954) ,0.2)   }
X_U12         VSET N17072916 R_3P2 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U30         VSET N17073262 R_2P1 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_V20         N17072991 0 61.515u
V_V8         N17072738 0 0.86
X_U29         VSET N17073200 R_2P2 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U16         VSET N17073182 R_2P8 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U32         VSET N17073453 R_1P9 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_V27         N17073350 0 13.565u
X_U28         VSET N17073116 R_2P3 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U15         VSET N17073098 R_2P9 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_V32         N17073453 0 0.44u
V_V31         N17073368 0 1.31u
X_U840         STOP N17072738 N17072752 STOP_I COMPHYS_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
V_V24         N17073284 0 18.535u
X_U17         VSET N17073284 R_2P7 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_V23         N17073182 0 24.955u
V_V29         N17073200 0 3.565u
V_V22         N17073098 0 33.31u
X_U14         VSET N17073033 R_3P0 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_V28         N17073116 0 5.145u
V_V19         N17072916 0 86.14u
V_V18         N17072864 0 181.2u
X_U20         VSET N17073497 R_2P4 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_V21         N17073033 0 45.02u
X_U11         VSET N17072864 R_3P3 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_V7         N17072752 0  0.33
X_U18         VSET N17073430 R_2P5 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U13         VSET N17072991 R_3P1 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_V26         N17073497 0 7.195u
I_I1         0 VSET DC 1nAdc  
X_U841         STOP_I STOP_Z INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
.IC         V(U23_N16252587 )=0
.IC         V(U23_N16261031 )=0
.ENDS TPS62840_TRANS
*$
.subckt ONTIMER_U25_S1 1 2 3 4  
S_U25_S1         3 4 1 2 _U25_S1
RS_U25_S1         1 2 1G
.MODEL         _U25_S1 VSWITCH Roff=100e6 Ron=1m Voff=0.2 Von=0.8
.ends ONTIMER_U25_S1
*$
.subckt Powerstage__U23_S4 1 2 3 4  
S_U23_S4         3 4 1 2 _U23_S4
RS_U23_S4         1 2 1G
.MODEL         _U23_S4 VSWITCH Roff=10e6 Ron=1u Voff=0.2 Von=0.8
.ends Powerstage__U23_S4
*$
.subckt Powerstage__U23_H1 1 2 3 4  
H_U23_H1         3 4 VH_U23_H1 1
VH_U23_H1         1 2 0V
.ends Powerstage__U23_H1
*$
.subckt Powerstage__U23_S3 1 2 3 4  
S_U23_S3         3 4 1 2 _U23_S3
RS_U23_S3         1 2 1G
.MODEL         _U23_S3 VSWITCH Roff=10e6 Ron=1u Voff=0.2 Von=0.8
.ends Powerstage__U23_S3
*$
.subckt Powerstage__U23_H2 1 2 3 4  
H_U23_H2         3 4 VH_U23_H2 1
VH_U23_H2         1 2 0V
.ends Powerstage__U23_H2
*$
.subckt TPS62840_TRANS_S3 1 2 3 4  
S_S3         3 4 1 2 _S3
RS_S3         1 2 1G
.MODEL         _S3 VSWITCH Roff=100e6 Ron=138 Voff=0.2 Von=0.8
.ends TPS62840_TRANS_S3
*$
.subckt FB_COMP_U27_S4 1 2 3 4  
S_U27_S4         3 4 1 2 _U27_S4
RS_U27_S4         1 2 1G
.MODEL         _U27_S4 VSWITCH Roff=100G Ron=1m Voff=0.8 Von=0.2
.ends FB_COMP_U27_S4
*$
.subckt FB_COMP_U27_S3 1 2 3 4  
S_U27_S3         3 4 1 2 _U27_S3
RS_U27_S3         1 2 1G
.MODEL         _U27_S3 VSWITCH Roff=100G Ron=1m Voff=0.2 Von=0.8
.ends FB_COMP_U27_S3
*$
.subckt FB_COMP_U27_S5 1 2 3 4  
S_U27_S5         3 4 1 2 _U27_S5
RS_U27_S5         1 2 1G
.MODEL         _U27_S5 VSWITCH Roff=100G Ron=1m Voff=0.2 Von=0.8
.ends FB_COMP_U27_S5
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT ONE_SHOT IN OUT PARAMS:  T=100
S_S1         MEAS 0 RESET2 0 S1
E_ABM1         CH 0 VALUE { IF( V(IN)>0.5 | V(OUT)>0.5,1,0)    }
R_R2         RESET2 RESET  0.1  
E_ABM3         OUT 0 VALUE { IF( V(MEAS)<0.5 & V(CH)>0.5,1,0)    }
R_R1         MEAS CH  {T} 
C_C2         0 RESET2  1.4427N  
C_C1         0 MEAS  1.4427N  
E_ABM2         RESET 0 VALUE { IF(V(CH)<0.5,1,0)    }
.MODEL S1 VSWITCH
+ ROFF=1E+009
+ RON=1
+ VOFF=0.25
+ VON=0.75
.ENDS ONE_SHOT
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.01
.ENDS SRLATCHRHP_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT SRLATCHSHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R)>{VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n 
.IC V(Qint) {VSS}
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1  )
.ENDS SRLATCHSHP_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.subckt asymmetric_delay inp  out params: rising_edge_delay=1 vthresh=0.5
+  falling_edge_delay=1 vdd=1 vss=0
e_abm3         inp1 0 value { if(v(inp) > {vthresh}, {vdd} , {vss})    }
e_abm1         yin4 0 value { if(v(yin3) > {vthresh}, {vdd} , {vss})    }
e_abm2         yin2 0 value { if(v(yin1) > {vthresh}, {vdd} , {vss})    }
r_rint         inp1 yin1  1  
c_cint         yin1 0  {1.443*rising_edge_delay} 
d_d10         yin1 inp1 d_d1
r_r1         yin4 out  1  
r_rout         yin2 yin3  1  
c_cout         yin3 0 {1.443*falling_edge_delay} 
c_c1         0 out  1n   
d_d11        yin2 yin3 d_d1
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.005
+ n=0.1
.ends asymmetric_delay
*$
.model D_D1000 d
+ is=1e-015
+ n=0.01
+ tt=1e-011
*$
.SUBCKT LDCR 1 2 PARAMS: L=1u DCR=20m
L1 1 INT1 {L}
R1 INT1 2 {DCR}
.ENDS LDCR
*$
.SUBCKT CESR 1 2 PARAMS: C=10u ESR=2m ESL=1n IC=0
C1 1 INT1 {C} IC={IC}
R1 INT1 INT2 {ESR}
L1 INT2 2 {ESL}
.ENDS CESR
*$
.subckt d_d1 1 2
d1 1 2 dd1
.model dd1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.01
.ends d_d1
*$
.subckt d_d1special 1 2
d1 1 2 dd1spec
.model dd1spec d
+ is=1e-015
+ tt=1e-011
+ rs=0.8
+ n=0.1
.ends d_d1special
*$