// Seed: 3411563648
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output supply0 id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  assign module_1.id_1 = 0;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output reg id_7;
  inout wire id_6;
  output tri0 id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_17;
  assign id_16 = -1;
  assign id_5  = 1 ? id_10 : 1;
  id_18 :
  assert property (@(posedge -1'd0 ? -1'b0 || id_6 : id_9) id_10) id_7 <= 1;
endmodule
module module_1 #(
    parameter id_10 = 32'd36
) (
    output tri id_0
    , id_12,
    input tri id_1
    , id_13,
    input supply1 id_2[id_10 : 1 'b0],
    output supply0 id_3,
    input tri1 id_4,
    input uwire id_5,
    input wor id_6,
    output wand id_7,
    output wire id_8,
    output supply1 id_9,
    input supply1 _id_10
);
  wire [id_10 : +  -1] id_14;
  initial id_13 <= -1 - id_14;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_12,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14
  );
  assign id_14 = id_6;
endmodule
