{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702230859852 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702230859852 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 20:54:19 2023 " "Processing started: Sun Dec 10 20:54:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702230859852 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230859852 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Homework2 -c Homework2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Homework2 -c Homework2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230859852 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702230860998 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702230860998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/and_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/and_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_32bit " "Found entity 1: and_32bit" {  } { { "my_modules/and_32bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/and_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230872461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/my_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/my_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_testbench " "Found entity 1: my_testbench" {  } { { "my_modules/my_testbench.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/my_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230872461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "my_modules/alu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230872461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/or_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/or_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_32bit " "Found entity 1: or_32bit" {  } { { "my_modules/or_32bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/or_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230872474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/xor_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/xor_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_32bit " "Found entity 1: xor_32bit" {  } { { "my_modules/xor_32bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/xor_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230872474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/nor_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/nor_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_32bit " "Found entity 1: nor_32bit" {  } { { "my_modules/nor_32bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/nor_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230872474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "my_modules/half_adder.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230872489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/full_adder1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/full_adder1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder1bit " "Found entity 1: full_adder1bit" {  } { { "my_modules/full_adder1bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/full_adder1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230872489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/full_adder8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/full_adder8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder8bit " "Found entity 1: full_adder8bit" {  } { { "my_modules/full_adder8bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/full_adder8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230872489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/full_adder_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/full_adder_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_32bit " "Found entity 1: full_adder_32bit" {  } { { "my_modules/full_adder_32bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/full_adder_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230872505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/not_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/not_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_32bit " "Found entity 1: not_32bit" {  } { { "my_modules/not_32bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/not_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230872505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/slt.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/slt.v" { { "Info" "ISGN_ENTITY_NAME" "1 slt " "Found entity 1: slt" {  } { { "my_modules/slt.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/slt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230872505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "my_modules/mux2x1.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230872521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/mux3x8.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/mux3x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3x8 " "Found entity 1: mux3x8" {  } { { "my_modules/mux3x8.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mux3x8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230872521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/not_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/not_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_gate " "Found entity 1: not_gate" {  } { { "my_modules/not_gate.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/not_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230872521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "my_modules/adder.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230872536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/carry_lookahead_adder_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/carry_lookahead_adder_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_lookahead_adder_4bit " "Found entity 1: carry_lookahead_adder_4bit" {  } { { "my_modules/carry_lookahead_adder_4bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_adder_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230872536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/mod_modules/mod.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/mod_modules/mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod " "Found entity 1: mod" {  } { { "my_modules/mod_modules/mod.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230872536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/mod_modules/mod_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/mod_modules/mod_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_cu " "Found entity 1: mod_cu" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230872552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/mod_modules/mod_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/mod_modules/mod_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_dp " "Found entity 1: mod_dp" {  } { { "my_modules/mod_modules/mod_dp.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230872561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/mod_modules/comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/mod_modules/comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "my_modules/mod_modules/comparator.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230872568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/carry_lookahead_adder_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/carry_lookahead_adder_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_lookahead_adder_16bit " "Found entity 1: carry_lookahead_adder_16bit" {  } { { "my_modules/carry_lookahead_adder_16bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_adder_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230872568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/detect_overflow.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/detect_overflow.v" { { "Info" "ISGN_ENTITY_NAME" "1 detect_overflow " "Found entity 1: detect_overflow" {  } { { "my_modules/detect_overflow.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/detect_overflow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230872568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/carry_lookahead_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/carry_lookahead_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_lookahead_logic " "Found entity 1: carry_lookahead_logic" {  } { { "my_modules/carry_lookahead_logic.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230872584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/and_3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/and_3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_3bit " "Found entity 1: and_3bit" {  } { { "my_modules/and_3bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/and_3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230872584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/or_3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/or_3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_3bit " "Found entity 1: or_3bit" {  } { { "my_modules/or_3bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/or_3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230872584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "my_modules/sign_extend.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/sign_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230872599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872599 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_xor_b full_adder1bit.v(2) " "Verilog HDL Implicit Net warning at full_adder1bit.v(2): created implicit net for \"a_xor_b\"" {  } { { "my_modules/full_adder1bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/full_adder1bit.v" 2 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872599 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_xor_b_AND_c_in full_adder1bit.v(4) " "Verilog HDL Implicit Net warning at full_adder1bit.v(4): created implicit net for \"a_xor_b_AND_c_in\"" {  } { { "my_modules/full_adder1bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/full_adder1bit.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872599 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_and_b full_adder1bit.v(5) " "Verilog HDL Implicit Net warning at full_adder1bit.v(5): created implicit net for \"a_and_b\"" {  } { { "my_modules/full_adder1bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/full_adder1bit.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872599 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_out full_adder1bit.v(6) " "Verilog HDL Implicit Net warning at full_adder1bit.v(6): created implicit net for \"c_out\"" {  } { { "my_modules/full_adder1bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/full_adder1bit.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872599 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result1 carry_lookahead_adder_4bit.v(23) " "Verilog HDL Implicit Net warning at carry_lookahead_adder_4bit.v(23): created implicit net for \"result1\"" {  } { { "my_modules/carry_lookahead_adder_4bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_adder_4bit.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872599 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result6 carry_lookahead_adder_4bit.v(27) " "Verilog HDL Implicit Net warning at carry_lookahead_adder_4bit.v(27): created implicit net for \"result6\"" {  } { { "my_modules/carry_lookahead_adder_4bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_adder_4bit.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872599 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result2 carry_lookahead_adder_4bit.v(28) " "Verilog HDL Implicit Net warning at carry_lookahead_adder_4bit.v(28): created implicit net for \"result2\"" {  } { { "my_modules/carry_lookahead_adder_4bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_adder_4bit.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872599 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result3 carry_lookahead_adder_4bit.v(29) " "Verilog HDL Implicit Net warning at carry_lookahead_adder_4bit.v(29): created implicit net for \"result3\"" {  } { { "my_modules/carry_lookahead_adder_4bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_adder_4bit.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872599 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result4 carry_lookahead_adder_4bit.v(30) " "Verilog HDL Implicit Net warning at carry_lookahead_adder_4bit.v(30): created implicit net for \"result4\"" {  } { { "my_modules/carry_lookahead_adder_4bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_adder_4bit.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872599 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result5 carry_lookahead_adder_4bit.v(32) " "Verilog HDL Implicit Net warning at carry_lookahead_adder_4bit.v(32): created implicit net for \"result5\"" {  } { { "my_modules/carry_lookahead_adder_4bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_adder_4bit.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872599 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C32 comparator.v(3) " "Verilog HDL Implicit Net warning at comparator.v(3): created implicit net for \"C32\"" {  } { { "my_modules/mod_modules/comparator.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/comparator.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872599 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result1 carry_lookahead_logic.v(3) " "Verilog HDL Implicit Net warning at carry_lookahead_logic.v(3): created implicit net for \"result1\"" {  } { { "my_modules/carry_lookahead_logic.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_logic.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872599 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result2 carry_lookahead_logic.v(7) " "Verilog HDL Implicit Net warning at carry_lookahead_logic.v(7): created implicit net for \"result2\"" {  } { { "my_modules/carry_lookahead_logic.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_logic.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872599 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result3 carry_lookahead_logic.v(8) " "Verilog HDL Implicit Net warning at carry_lookahead_logic.v(8): created implicit net for \"result3\"" {  } { { "my_modules/carry_lookahead_logic.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_logic.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872599 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "orResult1 carry_lookahead_logic.v(9) " "Verilog HDL Implicit Net warning at carry_lookahead_logic.v(9): created implicit net for \"orResult1\"" {  } { { "my_modules/carry_lookahead_logic.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_logic.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872599 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result4 carry_lookahead_logic.v(12) " "Verilog HDL Implicit Net warning at carry_lookahead_logic.v(12): created implicit net for \"result4\"" {  } { { "my_modules/carry_lookahead_logic.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_logic.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872599 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result5 carry_lookahead_logic.v(13) " "Verilog HDL Implicit Net warning at carry_lookahead_logic.v(13): created implicit net for \"result5\"" {  } { { "my_modules/carry_lookahead_logic.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_logic.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872599 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result6 carry_lookahead_logic.v(14) " "Verilog HDL Implicit Net warning at carry_lookahead_logic.v(14): created implicit net for \"result6\"" {  } { { "my_modules/carry_lookahead_logic.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_logic.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872599 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "orResult2 carry_lookahead_logic.v(15) " "Verilog HDL Implicit Net warning at carry_lookahead_logic.v(15): created implicit net for \"orResult2\"" {  } { { "my_modules/carry_lookahead_logic.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_logic.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872599 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "orResult3 carry_lookahead_logic.v(16) " "Verilog HDL Implicit Net warning at carry_lookahead_logic.v(16): created implicit net for \"orResult3\"" {  } { { "my_modules/carry_lookahead_logic.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_logic.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872599 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result7 carry_lookahead_logic.v(20) " "Verilog HDL Implicit Net warning at carry_lookahead_logic.v(20): created implicit net for \"result7\"" {  } { { "my_modules/carry_lookahead_logic.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_logic.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872599 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result8 carry_lookahead_logic.v(21) " "Verilog HDL Implicit Net warning at carry_lookahead_logic.v(21): created implicit net for \"result8\"" {  } { { "my_modules/carry_lookahead_logic.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_logic.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872599 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result9 carry_lookahead_logic.v(22) " "Verilog HDL Implicit Net warning at carry_lookahead_logic.v(22): created implicit net for \"result9\"" {  } { { "my_modules/carry_lookahead_logic.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_logic.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872599 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result10 carry_lookahead_logic.v(23) " "Verilog HDL Implicit Net warning at carry_lookahead_logic.v(23): created implicit net for \"result10\"" {  } { { "my_modules/carry_lookahead_logic.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_logic.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872599 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "orResult4 carry_lookahead_logic.v(24) " "Verilog HDL Implicit Net warning at carry_lookahead_logic.v(24): created implicit net for \"orResult4\"" {  } { { "my_modules/carry_lookahead_logic.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_logic.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872599 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "orResult5 carry_lookahead_logic.v(25) " "Verilog HDL Implicit Net warning at carry_lookahead_logic.v(25): created implicit net for \"orResult5\"" {  } { { "my_modules/carry_lookahead_logic.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_logic.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872599 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "orResult6 carry_lookahead_logic.v(26) " "Verilog HDL Implicit Net warning at carry_lookahead_logic.v(26): created implicit net for \"orResult6\"" {  } { { "my_modules/carry_lookahead_logic.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_logic.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872599 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702230872630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32bit and_32bit:and1 " "Elaborating entity \"and_32bit\" for hierarchy \"and_32bit:and1\"" {  } { { "my_modules/alu.v" "and1" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/alu.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32bit or_32bit:or1 " "Elaborating entity \"or_32bit\" for hierarchy \"or_32bit:or1\"" {  } { { "my_modules/alu.v" "or1" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/alu.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_32bit xor_32bit:xor1 " "Elaborating entity \"xor_32bit\" for hierarchy \"xor_32bit:xor1\"" {  } { { "my_modules/alu.v" "xor1" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/alu.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_32bit nor_32bit:nor1 " "Elaborating entity \"nor_32bit\" for hierarchy \"nor_32bit:nor1\"" {  } { { "my_modules/alu.v" "nor1" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/alu.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:add1 " "Elaborating entity \"adder\" for hierarchy \"adder:add1\"" {  } { { "my_modules/alu.v" "add1" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/alu.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend adder:add1\|sign_extend:sn1 " "Elaborating entity \"sign_extend\" for hierarchy \"adder:add1\|sign_extend:sn1\"" {  } { { "my_modules/adder.v" "sn1" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/adder.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_lookahead_adder_16bit adder:add1\|carry_lookahead_adder_16bit:la1 " "Elaborating entity \"carry_lookahead_adder_16bit\" for hierarchy \"adder:add1\|carry_lookahead_adder_16bit:la1\"" {  } { { "my_modules/adder.v" "la1" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/adder.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_lookahead_adder_4bit adder:add1\|carry_lookahead_adder_16bit:la1\|carry_lookahead_adder_4bit:la1 " "Elaborating entity \"carry_lookahead_adder_4bit\" for hierarchy \"adder:add1\|carry_lookahead_adder_16bit:la1\|carry_lookahead_adder_4bit:la1\"" {  } { { "my_modules/carry_lookahead_adder_16bit.v" "la1" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_adder_16bit.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_lookahead_logic adder:add1\|carry_lookahead_adder_16bit:la1\|carry_lookahead_adder_4bit:la1\|carry_lookahead_logic:la1 " "Elaborating entity \"carry_lookahead_logic\" for hierarchy \"adder:add1\|carry_lookahead_adder_16bit:la1\|carry_lookahead_adder_4bit:la1\|carry_lookahead_logic:la1\"" {  } { { "my_modules/carry_lookahead_adder_4bit.v" "la1" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_adder_4bit.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder1bit adder:add1\|carry_lookahead_adder_16bit:la1\|carry_lookahead_adder_4bit:la1\|full_adder1bit:fa1 " "Elaborating entity \"full_adder1bit\" for hierarchy \"adder:add1\|carry_lookahead_adder_16bit:la1\|carry_lookahead_adder_4bit:la1\|full_adder1bit:fa1\"" {  } { { "my_modules/carry_lookahead_adder_4bit.v" "fa1" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_adder_4bit.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_3bit adder:add1\|carry_lookahead_adder_16bit:la1\|carry_lookahead_adder_4bit:la1\|and_3bit:and1 " "Elaborating entity \"and_3bit\" for hierarchy \"adder:add1\|carry_lookahead_adder_16bit:la1\|carry_lookahead_adder_4bit:la1\|and_3bit:and1\"" {  } { { "my_modules/carry_lookahead_adder_4bit.v" "and1" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_adder_4bit.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_3bit adder:add1\|carry_lookahead_adder_16bit:la1\|carry_lookahead_adder_4bit:la1\|or_3bit:or1 " "Elaborating entity \"or_3bit\" for hierarchy \"adder:add1\|carry_lookahead_adder_16bit:la1\|carry_lookahead_adder_4bit:la1\|or_3bit:or1\"" {  } { { "my_modules/carry_lookahead_adder_4bit.v" "or1" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_adder_4bit.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slt slt:slt1 " "Elaborating entity \"slt\" for hierarchy \"slt:slt1\"" {  } { { "my_modules/alu.v" "slt1" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/alu.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detect_overflow slt:slt1\|detect_overflow:vf1 " "Elaborating entity \"detect_overflow\" for hierarchy \"slt:slt1\|detect_overflow:vf1\"" {  } { { "my_modules/slt.v" "vf1" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/slt.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 slt:slt1\|mux2x1:mux1 " "Elaborating entity \"mux2x1\" for hierarchy \"slt:slt1\|mux2x1:mux1\"" {  } { { "my_modules/slt.v" "mux1" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/slt.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_32bit slt:slt1\|mux2x1:mux1\|not_32bit:g0 " "Elaborating entity \"not_32bit\" for hierarchy \"slt:slt1\|mux2x1:mux1\|not_32bit:g0\"" {  } { { "my_modules/mux2x1.v" "g0" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mux2x1.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod mod:mod1 " "Elaborating entity \"mod\" for hierarchy \"mod:mod1\"" {  } { { "my_modules/alu.v" "mod1" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/alu.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_cu mod:mod1\|mod_cu:control " "Elaborating entity \"mod_cu\" for hierarchy \"mod:mod1\|mod_cu:control\"" {  } { { "my_modules/mod_modules/mod.v" "control" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872861 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextState mod_cu.v(29) " "Verilog HDL Always Construct warning at mod_cu.v(29): inferring latch(es) for variable \"nextState\", which holds its previous value in one or more paths through the always construct" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702230872883 "|alu|mod:mod1|mod_cu:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result mod_cu.v(46) " "Verilog HDL Always Construct warning at mod_cu.v(46): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702230872883 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] mod_cu.v(46) " "Inferred latch for \"result\[0\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872883 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] mod_cu.v(46) " "Inferred latch for \"result\[1\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872883 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] mod_cu.v(46) " "Inferred latch for \"result\[2\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872883 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] mod_cu.v(46) " "Inferred latch for \"result\[3\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872883 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] mod_cu.v(46) " "Inferred latch for \"result\[4\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872883 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] mod_cu.v(46) " "Inferred latch for \"result\[5\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872883 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] mod_cu.v(46) " "Inferred latch for \"result\[6\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872883 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] mod_cu.v(46) " "Inferred latch for \"result\[7\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872883 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] mod_cu.v(46) " "Inferred latch for \"result\[8\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872883 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] mod_cu.v(46) " "Inferred latch for \"result\[9\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872883 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] mod_cu.v(46) " "Inferred latch for \"result\[10\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872884 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] mod_cu.v(46) " "Inferred latch for \"result\[11\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872884 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] mod_cu.v(46) " "Inferred latch for \"result\[12\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872884 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] mod_cu.v(46) " "Inferred latch for \"result\[13\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872884 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] mod_cu.v(46) " "Inferred latch for \"result\[14\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872884 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] mod_cu.v(46) " "Inferred latch for \"result\[15\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872884 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] mod_cu.v(46) " "Inferred latch for \"result\[16\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872884 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] mod_cu.v(46) " "Inferred latch for \"result\[17\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872884 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] mod_cu.v(46) " "Inferred latch for \"result\[18\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872884 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] mod_cu.v(46) " "Inferred latch for \"result\[19\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872884 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] mod_cu.v(46) " "Inferred latch for \"result\[20\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872884 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] mod_cu.v(46) " "Inferred latch for \"result\[21\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872884 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] mod_cu.v(46) " "Inferred latch for \"result\[22\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872884 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] mod_cu.v(46) " "Inferred latch for \"result\[23\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872884 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] mod_cu.v(46) " "Inferred latch for \"result\[24\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872884 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] mod_cu.v(46) " "Inferred latch for \"result\[25\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872884 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] mod_cu.v(46) " "Inferred latch for \"result\[26\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872884 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] mod_cu.v(46) " "Inferred latch for \"result\[27\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872884 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] mod_cu.v(46) " "Inferred latch for \"result\[28\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872884 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] mod_cu.v(46) " "Inferred latch for \"result\[29\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872884 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] mod_cu.v(46) " "Inferred latch for \"result\[30\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872884 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] mod_cu.v(46) " "Inferred latch for \"result\[31\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872884 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.FINISH mod_cu.v(29) " "Inferred latch for \"nextState.FINISH\" at mod_cu.v(29)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872884 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.SUBSTRACT mod_cu.v(29) " "Inferred latch for \"nextState.SUBSTRACT\" at mod_cu.v(29)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230872884 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_dp mod:mod1\|mod_dp:datapath " "Elaborating entity \"mod_dp\" for hierarchy \"mod:mod1\|mod_dp:datapath\"" {  } { { "my_modules/mod_modules/mod.v" "datapath" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator mod:mod1\|mod_dp:datapath\|comparator:comp " "Elaborating entity \"comparator\" for hierarchy \"mod:mod1\|mod_dp:datapath\|comparator:comp\"" {  } { { "my_modules/mod_modules/mod_dp.v" "comp" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_dp.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3x8 mux3x8:mux " "Elaborating entity \"mux3x8\" for hierarchy \"mux3x8:mux\"" {  } { { "my_modules/alu.v" "mux" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/alu.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230872963 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "4 " "Ignored 4 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "4 " "Ignored 4 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1702230873375 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1702230873375 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702230874143 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702230874646 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702230874948 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230874948 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "468 " "Implemented 468 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702230875101 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702230875101 ""} { "Info" "ICUT_CUT_TM_LCELLS" "367 " "Implemented 367 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702230875101 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702230875101 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702230875117 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 20:54:35 2023 " "Processing ended: Sun Dec 10 20:54:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702230875117 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702230875117 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702230875117 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230875117 ""}
