// ===========================================================
// RTL generated by ActiveCore framework
// Date: 2020-10-25
// Copyright Alexander Antonov <antonov.alex.alex@gmail.com>
// ===========================================================

`include "riscv_3stage.svh"

module riscv_3stage (
	input logic unsigned [0:0] clk_i
	, input logic unsigned [0:0] rst_i
	, output logic unsigned [0:0] genmcopipe_instr_mem_req_genfifo_req_o
	, output genpmodule_riscv_3stage_genmcopipe_instr_mem_genstruct_fifo_wdata genmcopipe_instr_mem_req_genfifo_wdata_bo
	, input logic unsigned [0:0] genmcopipe_instr_mem_req_genfifo_ack_i
	, output logic unsigned [0:0] genmcopipe_data_mem_req_genfifo_req_o
	, output genpmodule_riscv_3stage_genmcopipe_data_mem_genstruct_fifo_wdata genmcopipe_data_mem_req_genfifo_wdata_bo
	, input logic unsigned [0:0] genmcopipe_data_mem_req_genfifo_ack_i
	, input logic unsigned [0:0] irq_fifo_genfifo_req_i
	, input logic unsigned [7:0] irq_fifo_genfifo_rdata_bi
	, output logic unsigned [0:0] irq_fifo_genfifo_ack_o
	, input logic unsigned [0:0] genmcopipe_instr_mem_resp_genfifo_req_i
	, input logic unsigned [31:0] genmcopipe_instr_mem_resp_genfifo_rdata_bi
	, output logic unsigned [0:0] genmcopipe_instr_mem_resp_genfifo_ack_o
	, input logic unsigned [0:0] genmcopipe_data_mem_resp_genfifo_req_i
	, input logic unsigned [31:0] genmcopipe_data_mem_resp_genfifo_rdata_bi
	, output logic unsigned [0:0] genmcopipe_data_mem_resp_genfifo_ack_o
);

logic unsigned [31:0] genpsticky_glbl_pc_buf;
logic unsigned [31:0] genpsticky_glbl_regfile_buf [31:1];
logic unsigned [0:0] genpsticky_glbl_jump_req_cmd_buf;
logic unsigned [31:0] genpsticky_glbl_jump_vector_cmd_buf;
logic unsigned [7:0] genpsticky_glbl_CSR_MCAUSE_buf;
logic unsigned [0:0] genpsticky_glbl_MIRQEN_buf;
logic unsigned [31:0] genpsticky_glbl_MRETADDR_buf;
logic unsigned [0:0] genmcopipe_instr_mem_wr_ptr_next;
logic unsigned [0:0] genmcopipe_instr_mem_rd_ptr_next;
logic unsigned [0:0] genmcopipe_data_mem_wr_ptr_next;
logic unsigned [0:0] genmcopipe_data_mem_rd_ptr_next;
logic unsigned [0:0] genpstage_IFETCH_genpctrl_new;
logic unsigned [0:0] genpstage_IFETCH_genpctrl_working;
logic unsigned [0:0] genpstage_IFETCH_genpctrl_succ;
logic unsigned [0:0] genpstage_IFETCH_genpctrl_occupied;
logic unsigned [0:0] genpstage_IFETCH_genpctrl_finish;
logic unsigned [0:0] genpstage_IFETCH_genpctrl_flushreq;
logic unsigned [0:0] genpstage_IFETCH_genpctrl_nevictable;
logic unsigned [0:0] genpstage_IFETCH_genpctrl_rdy;
logic unsigned [0:0] gen174_pipex_syncreq;
logic unsigned [0:0] gen175_pipex_syncbuf;
logic unsigned [0:0] gen176_pipex_syncreq;
logic unsigned [31:0] gen177_pipex_syncbuf;
logic unsigned [0:0] genpstage_EXEC_genpctrl_new;
logic unsigned [0:0] genpstage_EXEC_genpctrl_working;
logic unsigned [0:0] genpstage_EXEC_genpctrl_succ;
logic unsigned [0:0] genpstage_EXEC_genpctrl_occupied;
logic unsigned [0:0] genpstage_EXEC_genpctrl_finish;
logic unsigned [0:0] genpstage_EXEC_genpctrl_flushreq;
logic unsigned [0:0] genpstage_EXEC_genpctrl_nevictable;
logic unsigned [0:0] genpstage_EXEC_genpctrl_rdy;
logic unsigned [0:0] genpstage_MEMWB_genpctrl_new;
logic unsigned [0:0] genpstage_MEMWB_genpctrl_working;
logic unsigned [0:0] genpstage_MEMWB_genpctrl_succ;
logic unsigned [0:0] genpstage_MEMWB_genpctrl_occupied;
logic unsigned [0:0] genpstage_MEMWB_genpctrl_finish;
logic unsigned [0:0] genpstage_MEMWB_genpctrl_flushreq;
logic unsigned [0:0] genpstage_MEMWB_genpctrl_nevictable;
logic unsigned [0:0] genpstage_MEMWB_genpctrl_rdy;
logic unsigned [0:0] gen178_pipex_syncreq;
logic unsigned [0:0] gen179_pipex_syncbuf;
logic unsigned [0:0] gen180_pipex_syncreq;
logic unsigned [31:0] gen181_pipex_syncbuf;
logic unsigned [0:0] gen182_pipex_syncreq;
logic unsigned [31:0] gen183_pipex_syncbuf [31:1];
logic unsigned [0:0] gen184_pipex_var;
logic unsigned [32:0] gen185_pipex_var;
logic unsigned [0:0] gen186_pipex_var;
logic unsigned [0:0] gen187_pipex_var;
logic unsigned [0:0] gen188_pipex_var;
logic unsigned [0:0] gen189_pipex_var;
logic unsigned [0:0] gen190_pipex_var;
logic unsigned [0:0] gen191_pipex_var;
logic unsigned [0:0] gen192_pipex_var;
logic unsigned [0:0] gen193_pipex_var;
logic unsigned [6:0] gen194_pipex_var;
logic unsigned [19:15] gen195_pipex_var;
logic unsigned [24:20] gen196_pipex_var;
logic unsigned [11:7] gen197_pipex_var;
logic unsigned [14:12] gen198_pipex_var;
logic unsigned [31:25] gen199_pipex_var;
logic unsigned [24:20] gen200_pipex_var;
logic unsigned [27:24] gen201_pipex_var;
logic unsigned [23:20] gen202_pipex_var;
logic unsigned [31:20] gen203_pipex_var;
logic unsigned [19:15] gen204_pipex_var;
logic unsigned [31:20] gen205_pipex_var;
logic unsigned [0:0] gen206_pipex_var;
logic unsigned [31:0] gen207_pipex_var;
logic unsigned [31:25] gen208_pipex_var;
logic unsigned [11:7] gen209_pipex_var;
logic unsigned [11:0] gen210_pipex_var;
logic unsigned [0:0] gen211_pipex_var;
logic unsigned [31:0] gen212_pipex_var;
logic unsigned [0:0] gen213_pipex_var;
logic unsigned [0:0] gen214_pipex_var;
logic unsigned [30:25] gen215_pipex_var;
logic unsigned [11:8] gen216_pipex_var;
logic unsigned [12:0] gen217_pipex_var;
logic unsigned [0:0] gen218_pipex_var;
logic unsigned [31:0] gen219_pipex_var;
logic unsigned [31:12] gen220_pipex_var;
logic unsigned [31:0] gen221_pipex_var;
logic unsigned [0:0] gen222_pipex_var;
logic unsigned [19:12] gen223_pipex_var;
logic unsigned [0:0] gen224_pipex_var;
logic unsigned [30:21] gen225_pipex_var;
logic unsigned [20:0] gen226_pipex_var;
logic unsigned [0:0] gen227_pipex_var;
logic unsigned [31:0] gen228_pipex_var;
logic unsigned [0:0] gen229_pipex_var;
logic unsigned [0:0] gen230_pipex_var;
logic unsigned [0:0] gen231_pipex_var;
logic unsigned [0:0] gen232_pipex_var;
logic unsigned [24:20] gen233_pipex_var;
logic unsigned [31:0] gen234_pipex_var;
logic unsigned [0:0] gen235_pipex_var;
logic unsigned [0:0] gen236_pipex_var;
logic unsigned [0:0] gen237_pipex_var;
logic unsigned [24:20] gen238_pipex_var;
logic unsigned [31:0] gen239_pipex_var;
logic unsigned [0:0] gen240_pipex_var;
logic unsigned [0:0] gen241_pipex_var;
logic unsigned [0:0] gen242_pipex_var;
logic unsigned [0:0] gen243_pipex_var;
logic unsigned [0:0] gen244_pipex_var;
logic unsigned [0:0] gen245_pipex_var;
logic unsigned [0:0] gen246_pipex_var;
logic unsigned [0:0] gen247_pipex_var;
logic unsigned [0:0] gen248_pipex_var;
logic unsigned [31:0] gen249_pipex_var;
logic unsigned [31:0] gen250_pipex_var;
logic unsigned [31:0] gen251_pipex_var;
logic unsigned [0:0] gen252_pipex_var;
logic unsigned [0:0] gen253_pipex_var;
logic unsigned [0:0] gen254_pipex_var;
logic unsigned [0:0] gen255_pipex_var;
logic unsigned [0:0] gen256_pipex_var;
logic unsigned [31:0] gen257_pipex_var [31:1];
logic unsigned [31:0] gen258_pipex_var;
logic unsigned [31:0] gen259_pipex_var [31:1];
logic unsigned [31:0] gen260_pipex_var;
logic unsigned [0:0] gen261_pipex_var;
logic unsigned [0:0] gen262_pipex_var;
logic unsigned [0:0] gen263_pipex_var;
logic unsigned [0:0] gen264_pipex_var;
logic unsigned [0:0] gen265_pipex_var;
logic unsigned [0:0] gen266_pipex_var;
logic unsigned [0:0] gen267_pipex_var;
logic unsigned [0:0] gen268_pipex_var;
logic unsigned [0:0] gen269_pipex_var;
logic unsigned [0:0] gen270_pipex_var;
logic unsigned [4:0] gen271_pipex_var;
logic unsigned [0:0] gen272_pipex_var;
logic unsigned [0:0] gen273_pipex_var;
logic unsigned [0:0] gen274_pipex_var;
logic unsigned [4:0] gen275_pipex_var;
logic unsigned [0:0] gen276_pipex_var;
logic unsigned [0:0] gen277_pipex_var;
logic unsigned [0:0] gen278_pipex_var;
logic unsigned [32:0] gen279_pipex_var;
logic unsigned [32:0] gen280_pipex_var;
logic unsigned [0:0] gen281_pipex_var;
logic unsigned [0:0] gen282_pipex_var;
logic unsigned [32:0] gen283_pipex_var;
logic unsigned [0:0] gen284_pipex_var;
logic unsigned [32:0] gen285_pipex_var;
logic unsigned [0:0] gen286_pipex_var;
logic unsigned [0:0] gen287_pipex_var;
logic unsigned [0:0] gen288_pipex_var;
logic unsigned [0:0] gen289_pipex_var;
logic unsigned [0:0] gen290_pipex_var;
logic unsigned [0:0] gen291_pipex_var;
logic unsigned [0:0] gen292_pipex_var;
logic unsigned [33:0] gen293_pipex_var;
logic unsigned [33:0] gen294_pipex_var;
logic unsigned [32:0] gen295_pipex_var;
logic unsigned [32:0] gen296_pipex_var;
logic unsigned [32:0] gen297_pipex_var;
logic unsigned [31:0] gen298_pipex_var;
logic unsigned [63:0] gen299_pipex_var;
logic unsigned [4:0] gen300_pipex_var;
logic unsigned [63:0] gen301_pipex_var;
logic unsigned [31:0] gen302_pipex_var;
logic unsigned [0:0] gen303_pipex_var;
logic unsigned [63:0] gen304_pipex_var;
logic unsigned [4:0] gen305_pipex_var;
logic unsigned [63:0] gen306_pipex_var;
logic unsigned [32:0] gen307_pipex_var;
logic unsigned [32:0] gen308_pipex_var;
logic unsigned [32:0] gen309_pipex_var;
logic unsigned [31:0] gen310_pipex_var;
logic unsigned [0:0] gen311_pipex_var;
logic unsigned [0:0] gen312_pipex_var;
logic unsigned [0:0] gen313_pipex_var;
logic unsigned [0:0] gen314_pipex_var;
logic unsigned [0:0] gen315_pipex_var;
logic unsigned [0:0] gen316_pipex_var;
logic unsigned [0:0] gen317_pipex_var;
logic unsigned [0:0] gen318_pipex_var;
logic unsigned [0:0] gen319_pipex_var;
logic unsigned [0:0] gen320_pipex_var;
logic unsigned [0:0] gen321_pipex_var;
logic unsigned [0:0] gen322_pipex_var;
logic unsigned [0:0] gen323_pipex_var;
logic unsigned [0:0] gen324_pipex_var;
logic unsigned [0:0] gen325_pipex_var;
logic unsigned [0:0] gen326_pipex_var;
logic unsigned [0:0] gen327_pipex_var;
logic unsigned [0:0] gen328_pipex_var;
logic unsigned [0:0] gen329_pipex_var;
logic unsigned [0:0] gen330_pipex_var;
logic unsigned [32:0] gen331_pipex_var;
logic unsigned [0:0] gen332_pipex_var;
logic unsigned [0:0] gen333_pipex_var;
logic unsigned [0:0] gen334_pipex_var;
logic unsigned [0:0] gen335_pipex_var;
logic unsigned [0:0] gen336_pipex_var;
logic unsigned [0:0] gen337_pipex_var;
logic unsigned [0:0] gen338_pipex_var;
logic unsigned [0:0] gen339_pipex_var;
logic unsigned [0:0] gen340_pipex_var;
logic unsigned [0:0] gen341_pipex_var;
logic unsigned [0:0] gen342_pipex_var;
logic unsigned [0:0] gen343_pipex_var;
logic unsigned [0:0] gen344_pipex_var;
logic unsigned [0:0] gen345_pipex_var;
logic unsigned [0:0] gen346_pipex_var;
logic unsigned [0:0] gen347_pipex_var;
logic unsigned [0:0] gen348_pipex_var;
logic unsigned [0:0] gen349_pipex_var;
logic unsigned [0:0] gen350_pipex_var;
logic unsigned [0:0] gen351_pipex_var;
logic unsigned [0:0] gen352_pipex_var;
logic unsigned [0:0] gen353_pipex_var;
logic unsigned [0:0] gen354_pipex_var;
logic unsigned [0:0] gen355_pipex_var;
logic unsigned [0:0] gen356_pipex_var;
logic unsigned [0:0] gen357_pipex_var;
logic unsigned [31:0] genpstage_IFETCH_curinstr_addr;
logic unsigned [31:0] genpstage_IFETCH_nextinstr_addr;
riscv_3stage_busreq_mem_struct genpstage_IFETCH_instr_busreq;
logic unsigned [31:0] genpstage_EXEC_instr_code;
logic unsigned [6:0] genpstage_EXEC_opcode;
logic unsigned [0:0] genpstage_EXEC_alu_unsigned;
logic unsigned [4:0] genpstage_EXEC_rs1_addr;
logic unsigned [4:0] genpstage_EXEC_rs2_addr;
logic unsigned [4:0] genpstage_EXEC_rd_addr;
logic unsigned [2:0] genpstage_EXEC_funct3;
logic unsigned [6:0] genpstage_EXEC_funct7;
logic unsigned [4:0] genpstage_EXEC_shamt;
logic unsigned [3:0] genpstage_EXEC_pred;
logic unsigned [3:0] genpstage_EXEC_succ;
logic unsigned [11:0] genpstage_EXEC_csrnum;
logic unsigned [4:0] genpstage_EXEC_zimm;
logic unsigned [31:0] genpstage_EXEC_immediate_I;
logic unsigned [31:0] genpstage_EXEC_immediate_S;
logic unsigned [31:0] genpstage_EXEC_immediate_B;
logic unsigned [31:0] genpstage_EXEC_immediate_U;
logic unsigned [31:0] genpstage_EXEC_immediate_J;
logic unsigned [1:0] genpstage_EXEC_op1_source;
logic unsigned [0:0] genpstage_EXEC_rd_req;
logic unsigned [2:0] genpstage_EXEC_rd_source;
logic unsigned [31:0] genpstage_EXEC_immediate;
logic unsigned [1:0] genpstage_EXEC_op2_source;
logic unsigned [0:0] genpstage_EXEC_alu_req;
logic unsigned [3:0] genpstage_EXEC_alu_opcode;
logic unsigned [0:0] genpstage_EXEC_jump_req;
logic unsigned [0:0] genpstage_EXEC_jump_src;
logic unsigned [0:0] genpstage_EXEC_rs1_req;
logic unsigned [0:0] genpstage_EXEC_rs2_req;
logic unsigned [0:0] genpstage_EXEC_jump_req_cond;
logic unsigned [0:0] genpstage_EXEC_mem_req;
logic unsigned [0:0] genpstage_EXEC_mem_cmd;
logic unsigned [0:0] genpstage_EXEC_fencereq;
logic unsigned [0:0] genpstage_EXEC_ebreakreq;
logic unsigned [0:0] genpstage_EXEC_ecallreq;
logic unsigned [0:0] genpstage_EXEC_csrreq;
logic unsigned [3:0] genpstage_EXEC_mem_be;
logic unsigned [0:0] genpstage_EXEC_mret_req;
logic unsigned [31:0] genpstage_EXEC_csr_rdata;
logic unsigned [31:0] genpstage_EXEC_alu_op1;
logic unsigned [31:0] genpstage_EXEC_alu_op2;
logic unsigned [32:0] genpstage_EXEC_alu_op1_wide;
logic unsigned [32:0] genpstage_EXEC_alu_op2_wide;
logic unsigned [32:0] genpstage_EXEC_alu_result_wide;
logic unsigned [31:0] genpstage_EXEC_alu_result;
logic unsigned [0:0] genpstage_EXEC_alu_CF;
logic unsigned [0:0] genpstage_EXEC_alu_SF;
logic unsigned [0:0] genpstage_EXEC_alu_ZF;
logic unsigned [0:0] genpstage_EXEC_alu_OF;
logic unsigned [0:0] genpstage_EXEC_alu_overflow;
logic unsigned [31:0] genpstage_EXEC_rd_wdata;
logic unsigned [0:0] genpstage_EXEC_rd_rdy;
logic unsigned [31:0] genpstage_EXEC_curinstraddr_imm;
logic unsigned [31:0] genpstage_EXEC_jump_vector;
logic unsigned [31:0] genpstage_EXEC_mem_addr;
logic unsigned [31:0] genpstage_EXEC_mem_wdata;
logic unsigned [31:0] genpstage_EXEC_curinstr_addr;
logic unsigned [31:0] genpstage_EXEC_nextinstr_addr;
riscv_3stage_busreq_mem_struct genpstage_MEMWB_data_busreq;
logic unsigned [31:0] genpstage_MEMWB_mem_rdata;
logic unsigned [0:0] genpstage_MEMWB_rd_rdy;
logic unsigned [31:0] genpstage_MEMWB_rd_wdata;
logic unsigned [0:0] genpstage_MEMWB_rd_req;
logic unsigned [4:0] genpstage_MEMWB_rd_addr;
logic unsigned [0:0] genpstage_MEMWB_jump_req;
logic unsigned [31:0] genpstage_MEMWB_jump_vector;
logic unsigned [0:0] genpstage_MEMWB_mem_req;
logic unsigned [31:0] genpstage_MEMWB_mem_addr;
logic unsigned [31:0] genpstage_MEMWB_mem_wdata;
logic unsigned [0:0] genpstage_MEMWB_mem_cmd;
logic unsigned [2:0] genpstage_MEMWB_rd_source;
logic unsigned [31:0] gen358_pipex_mcopipe_rdata;
logic unsigned [0:0] gen359_pipex_genpstage_MEMWB_mcopipe_rdreq_inprogress;
genpmodule_riscv_3stage_genmcopipe_data_mem_genstruct_fifo_wdata gen360_pipex_req_struct;
logic unsigned [31:0] gen361_pipex_mcopipe_rdata;
logic unsigned [0:0] gen362_pipex_genpstage_EXEC_mcopipe_rdreq_inprogress;
logic unsigned [31:0] gen363_pipex_mcopipe_rdata;
logic unsigned [0:0] gen364_pipex_genpstage_IFETCH_mcopipe_rdreq_inprogress;
genpmodule_riscv_3stage_genmcopipe_instr_mem_genstruct_fifo_wdata gen365_pipex_req_struct;
logic unsigned [31:0] gen327_cyclix_var;
logic unsigned [31:0] gen328_cyclix_var;
logic unsigned [31:0] gen329_cyclix_var;
logic unsigned [31:0] gen330_cyclix_var;
logic unsigned [31:0] gen331_cyclix_var;
logic unsigned [31:0] gen332_cyclix_var;
logic unsigned [31:0] gen333_cyclix_var;
logic unsigned [31:0] gen334_cyclix_var;
logic unsigned [31:0] gen335_cyclix_var;
logic unsigned [31:0] gen336_cyclix_var;
logic unsigned [31:0] gen337_cyclix_var;
logic unsigned [31:0] gen338_cyclix_var;
logic unsigned [31:0] gen339_cyclix_var;
logic unsigned [31:0] gen340_cyclix_var;
logic unsigned [31:0] gen341_cyclix_var;
logic unsigned [31:0] gen342_cyclix_var;
logic unsigned [31:0] gen343_cyclix_var;
logic unsigned [31:0] gen344_cyclix_var;
logic unsigned [31:0] gen345_cyclix_var;
logic unsigned [31:0] gen346_cyclix_var;
logic unsigned [31:0] gen347_cyclix_var;
logic unsigned [31:0] gen348_cyclix_var;
logic unsigned [31:0] gen349_cyclix_var;
logic unsigned [31:0] gen350_cyclix_var;
logic unsigned [31:0] gen351_cyclix_var;
logic unsigned [31:0] gen352_cyclix_var;
logic unsigned [31:0] gen353_cyclix_var;
logic unsigned [31:0] gen354_cyclix_var;
logic unsigned [31:0] gen355_cyclix_var;
logic unsigned [31:0] gen356_cyclix_var;
logic unsigned [31:0] gen357_cyclix_var;
logic unsigned [0:0] gen358_cyclix_var;
logic unsigned [0:0] gen359_cyclix_var;
logic unsigned [0:0] gen360_cyclix_var;
logic unsigned [0:0] gen361_cyclix_var;
logic unsigned [0:0] gen362_cyclix_var;
logic unsigned [0:0] gen363_cyclix_var;
logic unsigned [0:0] gen364_cyclix_var;
logic unsigned [0:0] gen365_cyclix_var;
logic unsigned [0:0] gen366_cyclix_var;
logic unsigned [0:0] gen367_cyclix_var;
logic unsigned [0:0] gen368_cyclix_var;
logic unsigned [0:0] gen369_cyclix_var;
logic unsigned [0:0] gen370_cyclix_var;
logic unsigned [0:0] gen371_cyclix_var;
logic unsigned [0:0] gen372_cyclix_var;
logic unsigned [31:0] gen373_cyclix_var;
logic unsigned [31:0] gen374_cyclix_var;
logic unsigned [31:0] gen375_cyclix_var;
logic unsigned [31:0] gen376_cyclix_var;
logic unsigned [31:0] gen377_cyclix_var;
logic unsigned [31:0] gen378_cyclix_var;
logic unsigned [31:0] gen379_cyclix_var;
logic unsigned [31:0] gen380_cyclix_var;
logic unsigned [31:0] gen381_cyclix_var;
logic unsigned [31:0] gen382_cyclix_var;
logic unsigned [31:0] gen383_cyclix_var;
logic unsigned [31:0] gen384_cyclix_var;
logic unsigned [31:0] gen385_cyclix_var;
logic unsigned [31:0] gen386_cyclix_var;
logic unsigned [31:0] gen387_cyclix_var;
logic unsigned [31:0] gen388_cyclix_var;
logic unsigned [31:0] gen389_cyclix_var;
logic unsigned [31:0] gen390_cyclix_var;
logic unsigned [31:0] gen391_cyclix_var;
logic unsigned [31:0] gen392_cyclix_var;
logic unsigned [31:0] gen393_cyclix_var;
logic unsigned [31:0] gen394_cyclix_var;
logic unsigned [31:0] gen395_cyclix_var;
logic unsigned [31:0] gen396_cyclix_var;
logic unsigned [31:0] gen397_cyclix_var;
logic unsigned [31:0] gen398_cyclix_var;
logic unsigned [31:0] gen399_cyclix_var;
logic unsigned [31:0] gen400_cyclix_var;
logic unsigned [31:0] gen401_cyclix_var;
logic unsigned [31:0] gen402_cyclix_var;
logic unsigned [31:0] gen403_cyclix_var;
logic unsigned [0:0] gen404_cyclix_var;
logic unsigned [0:0] gen405_cyclix_var;
logic unsigned [0:0] gen406_cyclix_var;
logic unsigned [0:0] gen407_cyclix_var;
logic unsigned [0:0] gen408_cyclix_var;
logic unsigned [0:0] gen409_cyclix_var;
logic unsigned [0:0] gen410_cyclix_var;
logic unsigned [0:0] gen411_cyclix_var;
logic unsigned [0:0] gen412_cyclix_var;
logic unsigned [0:0] gen413_cyclix_var;
logic unsigned [0:0] gen414_cyclix_var;
logic unsigned [0:0] gen415_cyclix_var;
logic unsigned [0:0] gen416_cyclix_var;
logic unsigned [0:0] gen417_cyclix_var;
logic unsigned [0:0] gen418_cyclix_var;
logic unsigned [0:0] gen419_cyclix_var;
logic unsigned [0:0] gen420_cyclix_var;
logic unsigned [0:0] gen421_cyclix_var;
logic unsigned [0:0] gen422_cyclix_var;
logic unsigned [0:0] gen423_cyclix_var;
logic unsigned [0:0] gen424_cyclix_var;
logic unsigned [0:0] gen425_cyclix_var;
logic unsigned [0:0] gen426_cyclix_var;
logic unsigned [0:0] gen427_cyclix_var;
logic unsigned [31:0] gen428_cyclix_var;
logic unsigned [31:0] gen429_cyclix_var;
logic unsigned [31:0] gen430_cyclix_var;
logic unsigned [31:0] gen431_cyclix_var;
logic unsigned [31:0] gen432_cyclix_var;
logic unsigned [31:0] gen433_cyclix_var;
logic unsigned [31:0] gen434_cyclix_var;
logic unsigned [31:0] gen435_cyclix_var;
logic unsigned [31:0] gen436_cyclix_var;
logic unsigned [31:0] gen437_cyclix_var;
logic unsigned [31:0] gen438_cyclix_var;
logic unsigned [31:0] gen439_cyclix_var;
logic unsigned [31:0] gen440_cyclix_var;
logic unsigned [31:0] gen441_cyclix_var;
logic unsigned [31:0] gen442_cyclix_var;
logic unsigned [31:0] gen443_cyclix_var;
logic unsigned [31:0] gen444_cyclix_var;
logic unsigned [31:0] gen445_cyclix_var;
logic unsigned [31:0] gen446_cyclix_var;
logic unsigned [31:0] gen447_cyclix_var;
logic unsigned [31:0] gen448_cyclix_var;
logic unsigned [31:0] gen449_cyclix_var;
logic unsigned [31:0] gen450_cyclix_var;
logic unsigned [31:0] gen451_cyclix_var;
logic unsigned [31:0] gen452_cyclix_var;
logic unsigned [31:0] gen453_cyclix_var;
logic unsigned [31:0] gen454_cyclix_var;
logic unsigned [31:0] gen455_cyclix_var;
logic unsigned [31:0] gen456_cyclix_var;
logic unsigned [31:0] gen457_cyclix_var;
logic unsigned [31:0] gen458_cyclix_var;
logic unsigned [0:0] gen459_cyclix_var;
logic unsigned [0:0] gen460_cyclix_var;
logic unsigned [0:0] gen461_cyclix_var;
logic unsigned [0:0] gen462_cyclix_var;
logic unsigned [0:0] gen463_cyclix_var;
logic unsigned [0:0] gen464_cyclix_var;
logic unsigned [0:0] gen465_cyclix_var;
logic unsigned [0:0] gen466_cyclix_var;
logic unsigned [0:0] gen467_cyclix_var;
logic unsigned [0:0] gen468_cyclix_var;
logic unsigned [0:0] gen469_cyclix_var;
logic unsigned [0:0] gen470_cyclix_var;
logic unsigned [0:0] gen471_cyclix_var;
logic unsigned [0:0] gen472_cyclix_var;
logic unsigned [0:0] gen473_cyclix_var;
logic unsigned [0:0] gen474_cyclix_var;
logic unsigned [0:0] gen475_cyclix_var;
logic unsigned [0:0] gen476_cyclix_var;
logic unsigned [0:0] gen477_cyclix_var;
logic unsigned [0:0] gen478_cyclix_var;
logic unsigned [0:0] gen479_cyclix_var;
logic unsigned [0:0] gen480_cyclix_var;
logic unsigned [0:0] gen481_cyclix_var;
logic unsigned [0:0] gen482_cyclix_var;
logic unsigned [0:0] gen483_cyclix_var;
logic unsigned [0:0] gen484_cyclix_var;
logic unsigned [0:0] gen485_cyclix_var;
logic unsigned [0:0] gen486_cyclix_var;
logic unsigned [0:0] gen487_cyclix_var;
logic unsigned [0:0] gen488_cyclix_var;
logic unsigned [0:0] gen489_cyclix_var;
logic unsigned [31:0] gen490_cyclix_var;
logic unsigned [31:0] gen491_cyclix_var;
logic unsigned [31:0] gen492_cyclix_var;
logic unsigned [31:0] gen493_cyclix_var;
logic unsigned [31:0] gen494_cyclix_var;
logic unsigned [31:0] gen495_cyclix_var;
logic unsigned [31:0] gen496_cyclix_var;
logic unsigned [31:0] gen497_cyclix_var;
logic unsigned [31:0] gen498_cyclix_var;
logic unsigned [31:0] gen499_cyclix_var;
logic unsigned [31:0] gen500_cyclix_var;
logic unsigned [31:0] gen501_cyclix_var;
logic unsigned [31:0] gen502_cyclix_var;
logic unsigned [31:0] gen503_cyclix_var;
logic unsigned [31:0] gen504_cyclix_var;
logic unsigned [31:0] gen505_cyclix_var;
logic unsigned [31:0] gen506_cyclix_var;
logic unsigned [31:0] gen507_cyclix_var;
logic unsigned [31:0] gen508_cyclix_var;
logic unsigned [31:0] gen509_cyclix_var;
logic unsigned [31:0] gen510_cyclix_var;
logic unsigned [31:0] gen511_cyclix_var;
logic unsigned [31:0] gen512_cyclix_var;
logic unsigned [31:0] gen513_cyclix_var;
logic unsigned [31:0] gen514_cyclix_var;
logic unsigned [31:0] gen515_cyclix_var;
logic unsigned [31:0] gen516_cyclix_var;
logic unsigned [31:0] gen517_cyclix_var;
logic unsigned [31:0] gen518_cyclix_var;
logic unsigned [31:0] gen519_cyclix_var;
logic unsigned [31:0] gen520_cyclix_var;
logic unsigned [31:0] gen521_cyclix_var;
logic unsigned [31:0] gen522_cyclix_var;
logic unsigned [31:0] gen523_cyclix_var;
logic unsigned [31:0] gen524_cyclix_var;
logic unsigned [31:0] gen525_cyclix_var;
logic unsigned [31:0] gen526_cyclix_var;
logic unsigned [31:0] gen527_cyclix_var;
logic unsigned [31:0] gen528_cyclix_var;
logic unsigned [31:0] gen529_cyclix_var;
logic unsigned [31:0] gen530_cyclix_var;
logic unsigned [31:0] gen531_cyclix_var;
logic unsigned [31:0] gen532_cyclix_var;
logic unsigned [31:0] gen533_cyclix_var;
logic unsigned [31:0] gen534_cyclix_var;
logic unsigned [31:0] gen535_cyclix_var;
logic unsigned [31:0] gen536_cyclix_var;
logic unsigned [31:0] gen537_cyclix_var;
logic unsigned [31:0] gen538_cyclix_var;
logic unsigned [31:0] gen539_cyclix_var;
logic unsigned [31:0] gen540_cyclix_var;
logic unsigned [31:0] gen541_cyclix_var;
logic unsigned [31:0] gen542_cyclix_var;
logic unsigned [31:0] gen543_cyclix_var;
logic unsigned [31:0] gen544_cyclix_var;
logic unsigned [31:0] gen545_cyclix_var;
logic unsigned [31:0] gen546_cyclix_var;
logic unsigned [31:0] gen547_cyclix_var;
logic unsigned [31:0] gen548_cyclix_var;
logic unsigned [31:0] gen549_cyclix_var;
logic unsigned [31:0] gen550_cyclix_var;
logic unsigned [31:0] gen551_cyclix_var;
logic unsigned [0:0] gen552_cyclix_var;
logic unsigned [0:0] gen553_cyclix_var;
logic unsigned [0:0] gen554_cyclix_var;
logic unsigned [0:0] gen555_cyclix_var;
logic unsigned [0:0] gen556_cyclix_var;
logic unsigned [0:0] gen557_cyclix_var;
logic unsigned [0:0] gen558_cyclix_var;
logic unsigned [0:0] gen559_cyclix_var;
logic unsigned [0:0] gen560_cyclix_var;
logic unsigned [0:0] gen561_cyclix_var;
logic unsigned [0:0] gen562_cyclix_var;
logic unsigned [0:0] gen563_cyclix_var;
logic unsigned [0:0] gen564_cyclix_var;
logic unsigned [0:0] gen565_cyclix_var;
logic unsigned [0:0] gen566_cyclix_var;
logic unsigned [0:0] gen567_cyclix_var;
logic unsigned [0:0] gen568_cyclix_var;
logic unsigned [0:0] gen569_cyclix_var;
logic unsigned [0:0] gen570_cyclix_var;
logic unsigned [0:0] gen571_cyclix_var;
logic unsigned [0:0] gen572_cyclix_var;
logic unsigned [0:0] gen573_cyclix_var;
logic unsigned [0:0] gen574_cyclix_var;
logic unsigned [0:0] gen575_cyclix_var;
logic unsigned [0:0] gen576_cyclix_var;
logic unsigned [0:0] gen577_cyclix_var;
logic unsigned [0:0] gen578_cyclix_var;
logic unsigned [0:0] gen579_cyclix_var;
logic unsigned [0:0] gen580_cyclix_var;
logic unsigned [0:0] gen581_cyclix_var;
logic unsigned [0:0] gen582_cyclix_var;
logic unsigned [0:0] gen583_cyclix_var;
logic unsigned [0:0] gen584_cyclix_var;
logic unsigned [0:0] gen585_cyclix_var;
logic unsigned [0:0] gen586_cyclix_var;
logic unsigned [0:0] gen587_cyclix_var;
logic unsigned [0:0] gen588_cyclix_var;
logic unsigned [0:0] gen589_cyclix_var;
logic unsigned [0:0] gen590_cyclix_var;
logic unsigned [0:0] gen591_cyclix_var;
logic unsigned [0:0] gen592_cyclix_var;
logic unsigned [0:0] gen593_cyclix_var;
logic unsigned [0:0] gen594_cyclix_var;
logic unsigned [0:0] gen595_cyclix_var;
logic unsigned [0:0] gen596_cyclix_var;
logic unsigned [0:0] gen597_cyclix_var;
logic unsigned [0:0] gen598_cyclix_var;
logic unsigned [0:0] gen599_cyclix_var;
logic unsigned [0:0] gen600_cyclix_var;
logic unsigned [0:0] gen601_cyclix_var;
logic unsigned [0:0] gen602_cyclix_var;
logic unsigned [0:0] gen603_cyclix_var;
logic unsigned [0:0] gen604_cyclix_var;
logic unsigned [0:0] gen605_cyclix_var;
logic unsigned [0:0] gen606_cyclix_var;
logic unsigned [0:0] gen607_cyclix_var;
logic unsigned [0:0] gen608_cyclix_var;
logic unsigned [0:0] gen609_cyclix_var;
logic unsigned [0:0] gen610_cyclix_var;
logic unsigned [0:0] gen611_cyclix_var;
logic unsigned [0:0] gen612_cyclix_var;
logic unsigned [0:0] gen613_cyclix_var;
logic unsigned [0:0] gen614_cyclix_var;
logic unsigned [0:0] gen615_cyclix_var;
logic unsigned [0:0] gen616_cyclix_var;
logic unsigned [0:0] gen617_cyclix_var;
logic unsigned [0:0] gen618_cyclix_var;
logic unsigned [0:0] gen619_cyclix_var;
logic unsigned [0:0] gen620_cyclix_var;
logic unsigned [0:0] gen621_cyclix_var;
logic unsigned [0:0] gen622_cyclix_var;
logic unsigned [0:0] gen623_cyclix_var;
logic unsigned [0:0] gen624_cyclix_var;
logic unsigned [0:0] gen625_cyclix_var;
logic unsigned [0:0] gen626_cyclix_var;
logic unsigned [0:0] gen627_cyclix_var;
logic unsigned [0:0] gen628_cyclix_var;
logic unsigned [0:0] gen629_cyclix_var;
logic unsigned [0:0] gen630_cyclix_var;
logic unsigned [0:0] gen631_cyclix_var;
logic unsigned [0:0] gen632_cyclix_var;
logic unsigned [0:0] gen633_cyclix_var;
logic unsigned [0:0] gen634_cyclix_var;
logic unsigned [0:0] gen635_cyclix_var;
logic unsigned [0:0] gen636_cyclix_var;
logic unsigned [0:0] gen637_cyclix_var;
logic unsigned [0:0] gen638_cyclix_var;
logic unsigned [0:0] gen639_cyclix_var;
logic unsigned [0:0] gen640_cyclix_var;
logic unsigned [0:0] gen641_cyclix_var;
logic unsigned [0:0] gen642_cyclix_var;
logic unsigned [0:0] gen643_cyclix_var;
logic unsigned [0:0] gen644_cyclix_var;
logic unsigned [0:0] gen645_cyclix_var;
logic unsigned [0:0] gen646_cyclix_var;
logic unsigned [0:0] gen647_cyclix_var;
logic unsigned [0:0] gen648_cyclix_var;
logic unsigned [0:0] gen649_cyclix_var;
logic unsigned [0:0] gen650_cyclix_var;
logic unsigned [0:0] gen651_cyclix_var;
logic unsigned [0:0] gen652_cyclix_var;
logic unsigned [0:0] gen653_cyclix_var;
logic unsigned [31:0] genpsticky_glbl_pc;
logic unsigned [31:0] genpsticky_glbl_regfile [31:1];
logic unsigned [0:0] genpsticky_glbl_jump_req_cmd;
logic unsigned [31:0] genpsticky_glbl_jump_vector_cmd;
logic unsigned [7:0] genpsticky_glbl_CSR_MCAUSE;
logic unsigned [0:0] genpsticky_glbl_MIRQEN;
logic unsigned [31:0] genpsticky_glbl_MRETADDR;
logic unsigned [0:0] genmcopipe_instr_mem_wr_done;
logic unsigned [0:0] genmcopipe_instr_mem_rd_done;
logic unsigned [0:0] genmcopipe_instr_mem_full_flag;
logic unsigned [0:0] genmcopipe_instr_mem_empty_flag;
logic unsigned [0:0] genmcopipe_instr_mem_wr_ptr;
logic unsigned [0:0] genmcopipe_instr_mem_rd_ptr;
logic unsigned [0:0] genmcopipe_data_mem_wr_done;
logic unsigned [0:0] genmcopipe_data_mem_rd_done;
logic unsigned [0:0] genmcopipe_data_mem_full_flag;
logic unsigned [0:0] genmcopipe_data_mem_empty_flag;
logic unsigned [0:0] genmcopipe_data_mem_wr_ptr;
logic unsigned [0:0] genmcopipe_data_mem_rd_ptr;
logic unsigned [0:0] genpstage_IFETCH_genpctrl_active_glbl;
logic unsigned [0:0] genpstage_IFETCH_genpctrl_stalled_glbl;
logic unsigned [0:0] genpstage_IFETCH_genpctrl_killed_glbl;
logic unsigned [0:0] genpstage_EXEC_genpctrl_active_glbl;
logic unsigned [0:0] genpstage_EXEC_genpctrl_stalled_glbl;
logic unsigned [0:0] genpstage_EXEC_genpctrl_killed_glbl;
logic unsigned [0:0] genpstage_MEMWB_genpctrl_active_glbl;
logic unsigned [0:0] genpstage_MEMWB_genpctrl_stalled_glbl;
logic unsigned [0:0] genpstage_MEMWB_genpctrl_killed_glbl;
logic unsigned [0:0] genpstage_IFETCH_instr_req_done;
logic unsigned [0:0] genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id;
logic unsigned [0:0] genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
logic unsigned [0:0] genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid;
logic unsigned [0:0] genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done;
logic unsigned [31:0] genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata;
logic unsigned [31:0] genpstage_EXEC_rs1_rdata;
logic unsigned [31:0] genpstage_EXEC_rs2_rdata;
logic unsigned [7:0] genpstage_EXEC_irq_mcause;
logic unsigned [0:0] genpstage_EXEC_irq_recv;
logic unsigned [0:0] genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_if_id;
logic unsigned [0:0] genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
logic unsigned [0:0] genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_tid;
logic unsigned [0:0] genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_resp_done;
logic unsigned [31:0] genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdata;
logic unsigned [31:0] genpstage_EXEC_curinstr_addr_genglbl;
logic unsigned [31:0] genpstage_EXEC_nextinstr_addr_genglbl;
logic unsigned [0:0] genpstage_MEMWB_data_req_done;
logic unsigned [0:0] genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_if_id;
logic unsigned [0:0] genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdreq_pending;
logic unsigned [0:0] genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_tid;
logic unsigned [0:0] genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_resp_done;
logic unsigned [31:0] genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdata;
logic unsigned [0:0] genpstage_MEMWB_rd_req_genglbl;
logic unsigned [4:0] genpstage_MEMWB_rd_addr_genglbl;
logic unsigned [0:0] genpstage_MEMWB_jump_req_genglbl;
logic unsigned [31:0] genpstage_MEMWB_jump_vector_genglbl;
logic unsigned [0:0] genpstage_MEMWB_mem_req_genglbl;
logic unsigned [31:0] genpstage_MEMWB_mem_addr_genglbl;
logic unsigned [31:0] genpstage_MEMWB_mem_wdata_genglbl;
logic unsigned [0:0] genpstage_MEMWB_mem_cmd_genglbl;
logic unsigned [2:0] genpstage_MEMWB_rd_source_genglbl;
logic unsigned [31:0] genpstage_MEMWB_rd_wdata_genglbl;
logic unsigned [0:0] genmcopipe_instr_mem_req_genfifo_reqbuf_req;
logic unsigned [0:0] genmcopipe_data_mem_req_genfifo_reqbuf_req;
logic unsigned [0:0] irq_fifo_genfifo_buf_req;
logic unsigned [7:0] irq_fifo_genfifo_buf_rdata;
logic unsigned [0:0] genmcopipe_instr_mem_resp_genfifo_buf_req;
logic unsigned [31:0] genmcopipe_instr_mem_resp_genfifo_buf_rdata;
logic unsigned [0:0] genmcopipe_data_mem_resp_genfifo_buf_req;
logic unsigned [31:0] genmcopipe_data_mem_resp_genfifo_buf_rdata;
logic unsigned [0:0] gen0_rtl_var;
logic unsigned [0:0] gen1_rtl_var;
logic unsigned [0:0] gen2_rtl_var;
logic unsigned [0:0] gen3_rtl_var;
logic unsigned [0:0] gen4_rtl_var;
logic unsigned [0:0] gen5_rtl_var;
logic unsigned [0:0] gen6_rtl_var;
logic unsigned [0:0] gen7_rtl_var;
logic unsigned [0:0] gen8_rtl_var;
logic unsigned [0:0] gen9_rtl_var;
logic unsigned [0:0] gen10_rtl_var;
logic unsigned [0:0] gen11_rtl_var;
logic unsigned [0:0] gen12_rtl_var;
logic unsigned [0:0] gen13_rtl_var;
logic unsigned [0:0] gen14_rtl_var;
logic unsigned [0:0] gen15_rtl_var;
logic unsigned [0:0] gen16_rtl_var;
logic unsigned [0:0] gen17_rtl_var;
logic unsigned [0:0] gen18_rtl_var;
logic unsigned [0:0] gen19_rtl_var;
logic unsigned [0:0] gen20_rtl_var;
logic unsigned [0:0] gen21_rtl_var;
logic unsigned [0:0] gen22_rtl_var;
logic unsigned [0:0] gen23_rtl_var;
logic unsigned [0:0] gen24_rtl_var;
logic unsigned [0:0] gen25_rtl_var;
logic unsigned [0:0] gen26_rtl_var;
logic unsigned [0:0] gen27_rtl_var;
logic unsigned [0:0] gen28_rtl_var;
logic unsigned [0:0] gen29_rtl_var;
logic unsigned [0:0] gen30_rtl_var;
logic unsigned [0:0] gen31_rtl_var;
logic unsigned [0:0] gen32_rtl_var;
logic unsigned [0:0] gen33_rtl_var;
logic unsigned [0:0] gen34_rtl_var;
logic unsigned [0:0] gen35_rtl_var;
logic unsigned [0:0] gen36_rtl_var;
logic unsigned [0:0] gen37_rtl_var;
logic unsigned [0:0] gen38_rtl_var;
logic unsigned [0:0] gen39_rtl_var;
logic unsigned [0:0] gen40_rtl_var;
logic unsigned [0:0] gen41_rtl_var;
logic unsigned [0:0] gen42_rtl_var;
logic unsigned [0:0] gen43_rtl_var;
logic unsigned [0:0] gen44_rtl_var;
logic unsigned [0:0] gen45_rtl_var;
logic unsigned [0:0] gen46_rtl_var;
logic unsigned [0:0] gen47_rtl_var;
logic unsigned [0:0] gen48_rtl_var;
logic unsigned [0:0] gen49_rtl_var;
logic unsigned [0:0] gen50_rtl_var;
logic unsigned [0:0] gen51_rtl_var;
logic unsigned [0:0] gen52_rtl_var;
logic unsigned [0:0] gen53_rtl_var;
logic unsigned [0:0] gen54_rtl_var;
logic unsigned [0:0] gen55_rtl_var;
logic unsigned [0:0] gen56_rtl_var;
logic unsigned [0:0] gen57_rtl_var;
logic unsigned [0:0] gen58_rtl_var;
logic unsigned [0:0] gen59_rtl_var;
logic unsigned [0:0] gen60_rtl_var;
logic unsigned [0:0] gen61_rtl_var;
logic unsigned [0:0] gen62_rtl_var;
logic unsigned [0:0] gen63_rtl_var;
logic unsigned [0:0] gen64_rtl_var;
logic unsigned [0:0] gen65_rtl_var;
logic unsigned [0:0] gen66_rtl_var;
logic unsigned [0:0] gen67_rtl_var;
logic unsigned [0:0] gen68_rtl_var;
logic unsigned [0:0] gen69_rtl_var;
logic unsigned [0:0] gen70_rtl_var;
logic unsigned [0:0] gen71_rtl_var;
logic unsigned [0:0] gen72_rtl_var;
logic unsigned [0:0] gen73_rtl_var;
logic unsigned [0:0] gen74_rtl_var;
logic unsigned [0:0] gen75_rtl_var;
logic unsigned [0:0] gen76_rtl_var;
logic unsigned [0:0] gen77_rtl_var;
logic unsigned [0:0] gen78_rtl_var;
logic unsigned [0:0] gen79_rtl_var;
logic unsigned [0:0] gen80_rtl_var;
logic unsigned [0:0] gen81_rtl_var;
logic unsigned [0:0] gen82_rtl_var;
logic unsigned [0:0] gen83_rtl_var;
logic unsigned [0:0] gen84_rtl_var;
logic unsigned [0:0] gen85_rtl_var;
logic unsigned [0:0] gen86_rtl_var;
logic unsigned [0:0] gen87_rtl_var;
logic unsigned [0:0] gen88_rtl_var;
logic unsigned [0:0] gen89_rtl_var;
logic unsigned [0:0] gen90_rtl_var;
logic unsigned [0:0] gen91_rtl_var;
logic unsigned [0:0] gen92_rtl_var;
logic unsigned [0:0] gen93_rtl_var;
logic unsigned [0:0] gen94_rtl_var;
logic unsigned [0:0] gen95_rtl_var;
logic unsigned [0:0] gen96_rtl_var;
logic unsigned [0:0] gen97_rtl_var;
logic unsigned [0:0] gen98_rtl_var;
logic unsigned [0:0] gen99_rtl_var;
logic unsigned [0:0] gen100_rtl_var;
logic unsigned [0:0] gen101_rtl_var;
logic unsigned [0:0] gen102_rtl_var;
logic unsigned [0:0] gen103_rtl_var;
logic unsigned [0:0] gen104_rtl_var;
logic unsigned [0:0] gen105_rtl_var;
logic unsigned [0:0] gen106_rtl_var;
logic unsigned [0:0] gen107_rtl_var;
logic unsigned [0:0] gen108_rtl_var;
logic unsigned [0:0] gen109_rtl_var;
logic unsigned [0:0] gen110_rtl_var;
logic unsigned [0:0] gen111_rtl_var;
logic unsigned [0:0] gen112_rtl_var;
logic unsigned [0:0] gen113_rtl_var;
logic unsigned [0:0] gen114_rtl_var;
logic unsigned [0:0] gen115_rtl_var;
logic unsigned [0:0] gen116_rtl_var;
logic unsigned [0:0] gen117_rtl_var;
logic unsigned [0:0] gen118_rtl_var;
logic unsigned [0:0] gen119_rtl_var;
logic unsigned [0:0] gen120_rtl_var;
logic unsigned [0:0] gen121_rtl_var;
logic unsigned [0:0] gen122_rtl_var;
logic unsigned [0:0] gen123_rtl_var;
logic unsigned [0:0] gen124_rtl_var;
logic unsigned [0:0] gen125_rtl_var;
logic unsigned [0:0] gen126_rtl_var;
logic unsigned [0:0] gen127_rtl_var;
logic unsigned [0:0] gen128_rtl_var;
logic unsigned [0:0] gen129_rtl_var;
logic unsigned [0:0] gen130_rtl_var;
logic unsigned [0:0] gen131_rtl_var;
logic unsigned [0:0] gen132_rtl_var;
logic unsigned [0:0] gen133_rtl_var;
logic unsigned [0:0] gen134_rtl_var;
logic unsigned [0:0] gen135_rtl_var;
logic unsigned [0:0] gen136_rtl_var;
logic unsigned [0:0] gen137_rtl_var;
logic unsigned [0:0] gen138_rtl_var;
logic unsigned [0:0] gen139_rtl_var;
logic unsigned [0:0] gen140_rtl_var;
logic unsigned [0:0] gen141_rtl_var;
logic unsigned [0:0] gen142_rtl_var;
logic unsigned [0:0] gen143_rtl_var;
logic unsigned [0:0] gen144_rtl_var;
logic unsigned [0:0] gen145_rtl_var;
logic unsigned [0:0] gen146_rtl_var;
logic unsigned [0:0] gen147_rtl_var;
logic unsigned [0:0] gen148_rtl_var;
logic unsigned [0:0] gen149_rtl_var;
logic unsigned [0:0] gen150_rtl_var;
logic unsigned [0:0] gen151_rtl_var;
logic unsigned [0:0] gen152_rtl_var;
logic unsigned [0:0] gen153_rtl_var;
logic unsigned [0:0] gen154_rtl_var;
logic unsigned [0:0] gen155_rtl_var;
logic unsigned [0:0] gen156_rtl_var;
logic unsigned [0:0] gen157_rtl_var;
logic unsigned [0:0] gen158_rtl_var;
logic unsigned [0:0] gen159_rtl_var;
logic unsigned [31:0] gen160_rtl_var;
logic unsigned [31:0] gen161_rtl_var;
logic unsigned [31:0] gen162_rtl_var;
logic unsigned [31:0] gen163_rtl_var;
logic unsigned [31:0] gen164_rtl_var;
logic unsigned [31:0] gen165_rtl_var;
logic unsigned [31:0] gen166_rtl_var;
logic unsigned [31:0] gen167_rtl_var;
logic unsigned [31:0] gen168_rtl_var;
logic unsigned [31:0] gen169_rtl_var;
logic unsigned [31:0] gen170_rtl_var;
logic unsigned [31:0] gen171_rtl_var;
logic unsigned [31:0] gen172_rtl_var;
logic unsigned [31:0] gen173_rtl_var;
logic unsigned [31:0] gen174_rtl_var;
logic unsigned [31:0] gen175_rtl_var;
logic unsigned [31:0] gen176_rtl_var;
logic unsigned [31:0] gen177_rtl_var;
logic unsigned [31:0] gen178_rtl_var;
logic unsigned [31:0] gen179_rtl_var;
logic unsigned [31:0] gen180_rtl_var;
logic unsigned [31:0] gen181_rtl_var;
logic unsigned [31:0] gen182_rtl_var;
logic unsigned [31:0] gen183_rtl_var;
logic unsigned [31:0] gen184_rtl_var;
logic unsigned [31:0] gen185_rtl_var;
logic unsigned [31:0] gen186_rtl_var;
logic unsigned [31:0] gen187_rtl_var;
logic unsigned [31:0] gen188_rtl_var;
logic unsigned [31:0] gen189_rtl_var;
logic unsigned [31:0] gen190_rtl_var;

logic unsigned [31:0] gensticky_genpsticky_glbl_pc;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpsticky_glbl_pc <= 512;
		end
	else
		begin
		gensticky_genpsticky_glbl_pc <= genpsticky_glbl_pc;
		end

logic unsigned [31:0] gensticky_genpsticky_glbl_regfile [31:1];
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpsticky_glbl_regfile[1] <= 0;
		gensticky_genpsticky_glbl_regfile[2] <= 0;
		gensticky_genpsticky_glbl_regfile[3] <= 0;
		gensticky_genpsticky_glbl_regfile[4] <= 0;
		gensticky_genpsticky_glbl_regfile[5] <= 0;
		gensticky_genpsticky_glbl_regfile[6] <= 0;
		gensticky_genpsticky_glbl_regfile[7] <= 0;
		gensticky_genpsticky_glbl_regfile[8] <= 0;
		gensticky_genpsticky_glbl_regfile[9] <= 0;
		gensticky_genpsticky_glbl_regfile[10] <= 0;
		gensticky_genpsticky_glbl_regfile[11] <= 0;
		gensticky_genpsticky_glbl_regfile[12] <= 0;
		gensticky_genpsticky_glbl_regfile[13] <= 0;
		gensticky_genpsticky_glbl_regfile[14] <= 0;
		gensticky_genpsticky_glbl_regfile[15] <= 0;
		gensticky_genpsticky_glbl_regfile[16] <= 0;
		gensticky_genpsticky_glbl_regfile[17] <= 0;
		gensticky_genpsticky_glbl_regfile[18] <= 0;
		gensticky_genpsticky_glbl_regfile[19] <= 0;
		gensticky_genpsticky_glbl_regfile[20] <= 0;
		gensticky_genpsticky_glbl_regfile[21] <= 0;
		gensticky_genpsticky_glbl_regfile[22] <= 0;
		gensticky_genpsticky_glbl_regfile[23] <= 0;
		gensticky_genpsticky_glbl_regfile[24] <= 0;
		gensticky_genpsticky_glbl_regfile[25] <= 0;
		gensticky_genpsticky_glbl_regfile[26] <= 0;
		gensticky_genpsticky_glbl_regfile[27] <= 0;
		gensticky_genpsticky_glbl_regfile[28] <= 0;
		gensticky_genpsticky_glbl_regfile[29] <= 0;
		gensticky_genpsticky_glbl_regfile[30] <= 0;
		gensticky_genpsticky_glbl_regfile[31] <= 0;
		end
	else
		begin
		gensticky_genpsticky_glbl_regfile[1] <= genpsticky_glbl_regfile[1];
		gensticky_genpsticky_glbl_regfile[2] <= genpsticky_glbl_regfile[2];
		gensticky_genpsticky_glbl_regfile[3] <= genpsticky_glbl_regfile[3];
		gensticky_genpsticky_glbl_regfile[4] <= genpsticky_glbl_regfile[4];
		gensticky_genpsticky_glbl_regfile[5] <= genpsticky_glbl_regfile[5];
		gensticky_genpsticky_glbl_regfile[6] <= genpsticky_glbl_regfile[6];
		gensticky_genpsticky_glbl_regfile[7] <= genpsticky_glbl_regfile[7];
		gensticky_genpsticky_glbl_regfile[8] <= genpsticky_glbl_regfile[8];
		gensticky_genpsticky_glbl_regfile[9] <= genpsticky_glbl_regfile[9];
		gensticky_genpsticky_glbl_regfile[10] <= genpsticky_glbl_regfile[10];
		gensticky_genpsticky_glbl_regfile[11] <= genpsticky_glbl_regfile[11];
		gensticky_genpsticky_glbl_regfile[12] <= genpsticky_glbl_regfile[12];
		gensticky_genpsticky_glbl_regfile[13] <= genpsticky_glbl_regfile[13];
		gensticky_genpsticky_glbl_regfile[14] <= genpsticky_glbl_regfile[14];
		gensticky_genpsticky_glbl_regfile[15] <= genpsticky_glbl_regfile[15];
		gensticky_genpsticky_glbl_regfile[16] <= genpsticky_glbl_regfile[16];
		gensticky_genpsticky_glbl_regfile[17] <= genpsticky_glbl_regfile[17];
		gensticky_genpsticky_glbl_regfile[18] <= genpsticky_glbl_regfile[18];
		gensticky_genpsticky_glbl_regfile[19] <= genpsticky_glbl_regfile[19];
		gensticky_genpsticky_glbl_regfile[20] <= genpsticky_glbl_regfile[20];
		gensticky_genpsticky_glbl_regfile[21] <= genpsticky_glbl_regfile[21];
		gensticky_genpsticky_glbl_regfile[22] <= genpsticky_glbl_regfile[22];
		gensticky_genpsticky_glbl_regfile[23] <= genpsticky_glbl_regfile[23];
		gensticky_genpsticky_glbl_regfile[24] <= genpsticky_glbl_regfile[24];
		gensticky_genpsticky_glbl_regfile[25] <= genpsticky_glbl_regfile[25];
		gensticky_genpsticky_glbl_regfile[26] <= genpsticky_glbl_regfile[26];
		gensticky_genpsticky_glbl_regfile[27] <= genpsticky_glbl_regfile[27];
		gensticky_genpsticky_glbl_regfile[28] <= genpsticky_glbl_regfile[28];
		gensticky_genpsticky_glbl_regfile[29] <= genpsticky_glbl_regfile[29];
		gensticky_genpsticky_glbl_regfile[30] <= genpsticky_glbl_regfile[30];
		gensticky_genpsticky_glbl_regfile[31] <= genpsticky_glbl_regfile[31];
		end

logic unsigned [0:0] gensticky_genpsticky_glbl_jump_req_cmd;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpsticky_glbl_jump_req_cmd <= 0;
		end
	else
		begin
		gensticky_genpsticky_glbl_jump_req_cmd <= genpsticky_glbl_jump_req_cmd;
		end

logic unsigned [31:0] gensticky_genpsticky_glbl_jump_vector_cmd;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpsticky_glbl_jump_vector_cmd <= 0;
		end
	else
		begin
		gensticky_genpsticky_glbl_jump_vector_cmd <= genpsticky_glbl_jump_vector_cmd;
		end

logic unsigned [7:0] gensticky_genpsticky_glbl_CSR_MCAUSE;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpsticky_glbl_CSR_MCAUSE <= 0;
		end
	else
		begin
		gensticky_genpsticky_glbl_CSR_MCAUSE <= genpsticky_glbl_CSR_MCAUSE;
		end

logic unsigned [0:0] gensticky_genpsticky_glbl_MIRQEN;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpsticky_glbl_MIRQEN <= 1;
		end
	else
		begin
		gensticky_genpsticky_glbl_MIRQEN <= genpsticky_glbl_MIRQEN;
		end

logic unsigned [31:0] gensticky_genpsticky_glbl_MRETADDR;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpsticky_glbl_MRETADDR <= 0;
		end
	else
		begin
		gensticky_genpsticky_glbl_MRETADDR <= genpsticky_glbl_MRETADDR;
		end

logic unsigned [0:0] gensticky_genmcopipe_instr_mem_wr_done;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_instr_mem_wr_done <= 0;
		end
	else
		begin
		gensticky_genmcopipe_instr_mem_wr_done <= genmcopipe_instr_mem_wr_done;
		end

logic unsigned [0:0] gensticky_genmcopipe_instr_mem_rd_done;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_instr_mem_rd_done <= 0;
		end
	else
		begin
		gensticky_genmcopipe_instr_mem_rd_done <= genmcopipe_instr_mem_rd_done;
		end

logic unsigned [0:0] gensticky_genmcopipe_instr_mem_full_flag;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_instr_mem_full_flag <= 0;
		end
	else
		begin
		gensticky_genmcopipe_instr_mem_full_flag <= genmcopipe_instr_mem_full_flag;
		end

logic unsigned [0:0] gensticky_genmcopipe_instr_mem_empty_flag;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_instr_mem_empty_flag <= 1;
		end
	else
		begin
		gensticky_genmcopipe_instr_mem_empty_flag <= genmcopipe_instr_mem_empty_flag;
		end

logic unsigned [0:0] gensticky_genmcopipe_instr_mem_wr_ptr;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_instr_mem_wr_ptr <= 0;
		end
	else
		begin
		gensticky_genmcopipe_instr_mem_wr_ptr <= genmcopipe_instr_mem_wr_ptr;
		end

logic unsigned [0:0] gensticky_genmcopipe_instr_mem_rd_ptr;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_instr_mem_rd_ptr <= 0;
		end
	else
		begin
		gensticky_genmcopipe_instr_mem_rd_ptr <= genmcopipe_instr_mem_rd_ptr;
		end

logic unsigned [0:0] gensticky_genmcopipe_data_mem_wr_done;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_data_mem_wr_done <= 0;
		end
	else
		begin
		gensticky_genmcopipe_data_mem_wr_done <= genmcopipe_data_mem_wr_done;
		end

logic unsigned [0:0] gensticky_genmcopipe_data_mem_rd_done;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_data_mem_rd_done <= 0;
		end
	else
		begin
		gensticky_genmcopipe_data_mem_rd_done <= genmcopipe_data_mem_rd_done;
		end

logic unsigned [0:0] gensticky_genmcopipe_data_mem_full_flag;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_data_mem_full_flag <= 0;
		end
	else
		begin
		gensticky_genmcopipe_data_mem_full_flag <= genmcopipe_data_mem_full_flag;
		end

logic unsigned [0:0] gensticky_genmcopipe_data_mem_empty_flag;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_data_mem_empty_flag <= 1;
		end
	else
		begin
		gensticky_genmcopipe_data_mem_empty_flag <= genmcopipe_data_mem_empty_flag;
		end

logic unsigned [0:0] gensticky_genmcopipe_data_mem_wr_ptr;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_data_mem_wr_ptr <= 0;
		end
	else
		begin
		gensticky_genmcopipe_data_mem_wr_ptr <= genmcopipe_data_mem_wr_ptr;
		end

logic unsigned [0:0] gensticky_genmcopipe_data_mem_rd_ptr;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_data_mem_rd_ptr <= 0;
		end
	else
		begin
		gensticky_genmcopipe_data_mem_rd_ptr <= genmcopipe_data_mem_rd_ptr;
		end

logic unsigned [0:0] gensticky_genpstage_IFETCH_genpctrl_active_glbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IFETCH_genpctrl_active_glbl <= 0;
		end
	else
		begin
		gensticky_genpstage_IFETCH_genpctrl_active_glbl <= genpstage_IFETCH_genpctrl_active_glbl;
		end

logic unsigned [0:0] gensticky_genpstage_IFETCH_genpctrl_stalled_glbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IFETCH_genpctrl_stalled_glbl <= 0;
		end
	else
		begin
		gensticky_genpstage_IFETCH_genpctrl_stalled_glbl <= genpstage_IFETCH_genpctrl_stalled_glbl;
		end

logic unsigned [0:0] gensticky_genpstage_IFETCH_genpctrl_killed_glbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IFETCH_genpctrl_killed_glbl <= 0;
		end
	else
		begin
		gensticky_genpstage_IFETCH_genpctrl_killed_glbl <= genpstage_IFETCH_genpctrl_killed_glbl;
		end

logic unsigned [0:0] gensticky_genpstage_EXEC_genpctrl_active_glbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_genpctrl_active_glbl <= 0;
		end
	else
		begin
		gensticky_genpstage_EXEC_genpctrl_active_glbl <= genpstage_EXEC_genpctrl_active_glbl;
		end

logic unsigned [0:0] gensticky_genpstage_EXEC_genpctrl_stalled_glbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_genpctrl_stalled_glbl <= 0;
		end
	else
		begin
		gensticky_genpstage_EXEC_genpctrl_stalled_glbl <= genpstage_EXEC_genpctrl_stalled_glbl;
		end

logic unsigned [0:0] gensticky_genpstage_EXEC_genpctrl_killed_glbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_genpctrl_killed_glbl <= 0;
		end
	else
		begin
		gensticky_genpstage_EXEC_genpctrl_killed_glbl <= genpstage_EXEC_genpctrl_killed_glbl;
		end

logic unsigned [0:0] gensticky_genpstage_MEMWB_genpctrl_active_glbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEMWB_genpctrl_active_glbl <= 0;
		end
	else
		begin
		gensticky_genpstage_MEMWB_genpctrl_active_glbl <= genpstage_MEMWB_genpctrl_active_glbl;
		end

logic unsigned [0:0] gensticky_genpstage_MEMWB_genpctrl_stalled_glbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEMWB_genpctrl_stalled_glbl <= 0;
		end
	else
		begin
		gensticky_genpstage_MEMWB_genpctrl_stalled_glbl <= genpstage_MEMWB_genpctrl_stalled_glbl;
		end

logic unsigned [0:0] gensticky_genpstage_MEMWB_genpctrl_killed_glbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEMWB_genpctrl_killed_glbl <= 0;
		end
	else
		begin
		gensticky_genpstage_MEMWB_genpctrl_killed_glbl <= genpstage_MEMWB_genpctrl_killed_glbl;
		end

logic unsigned [0:0] gensticky_genpstage_IFETCH_instr_req_done;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IFETCH_instr_req_done <= 0;
		end
	else
		begin
		gensticky_genpstage_IFETCH_instr_req_done <= genpstage_IFETCH_instr_req_done;
		end

logic unsigned [0:0] gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id <= 0;
		end
	else
		begin
		gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id <= genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id;
		end

logic unsigned [0:0] gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending <= 0;
		end
	else
		begin
		gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending <= genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
		end

logic unsigned [0:0] gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid <= 0;
		end
	else
		begin
		gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid <= genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid;
		end

logic unsigned [0:0] gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done <= 0;
		end
	else
		begin
		gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done <= genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done;
		end

logic unsigned [31:0] gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata <= 0;
		end
	else
		begin
		gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata <= genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata;
		end

logic unsigned [31:0] gensticky_genpstage_EXEC_rs1_rdata;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_rs1_rdata <= 0;
		end
	else
		begin
		gensticky_genpstage_EXEC_rs1_rdata <= genpstage_EXEC_rs1_rdata;
		end

logic unsigned [31:0] gensticky_genpstage_EXEC_rs2_rdata;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_rs2_rdata <= 0;
		end
	else
		begin
		gensticky_genpstage_EXEC_rs2_rdata <= genpstage_EXEC_rs2_rdata;
		end

logic unsigned [7:0] gensticky_genpstage_EXEC_irq_mcause;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_irq_mcause <= 0;
		end
	else
		begin
		gensticky_genpstage_EXEC_irq_mcause <= genpstage_EXEC_irq_mcause;
		end

logic unsigned [0:0] gensticky_genpstage_EXEC_irq_recv;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_irq_recv <= 0;
		end
	else
		begin
		gensticky_genpstage_EXEC_irq_recv <= genpstage_EXEC_irq_recv;
		end

logic unsigned [0:0] gensticky_genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_if_id;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_if_id <= 0;
		end
	else
		begin
		gensticky_genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_if_id <= genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_if_id;
		end

logic unsigned [0:0] gensticky_genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdreq_pending <= 0;
		end
	else
		begin
		gensticky_genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdreq_pending <= genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
		end

logic unsigned [0:0] gensticky_genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_tid;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_tid <= 0;
		end
	else
		begin
		gensticky_genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_tid <= genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_tid;
		end

logic unsigned [0:0] gensticky_genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_resp_done;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_resp_done <= 0;
		end
	else
		begin
		gensticky_genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_resp_done <= genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_resp_done;
		end

logic unsigned [31:0] gensticky_genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdata;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdata <= 0;
		end
	else
		begin
		gensticky_genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdata <= genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdata;
		end

logic unsigned [31:0] gensticky_genpstage_EXEC_curinstr_addr_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_curinstr_addr_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_EXEC_curinstr_addr_genglbl <= genpstage_EXEC_curinstr_addr_genglbl;
		end

logic unsigned [31:0] gensticky_genpstage_EXEC_nextinstr_addr_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_nextinstr_addr_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_EXEC_nextinstr_addr_genglbl <= genpstage_EXEC_nextinstr_addr_genglbl;
		end

logic unsigned [0:0] gensticky_genpstage_MEMWB_data_req_done;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEMWB_data_req_done <= 0;
		end
	else
		begin
		gensticky_genpstage_MEMWB_data_req_done <= genpstage_MEMWB_data_req_done;
		end

logic unsigned [0:0] gensticky_genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_if_id;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_if_id <= 0;
		end
	else
		begin
		gensticky_genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_if_id <= genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_if_id;
		end

logic unsigned [0:0] gensticky_genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdreq_pending;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdreq_pending <= 0;
		end
	else
		begin
		gensticky_genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdreq_pending <= genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdreq_pending;
		end

logic unsigned [0:0] gensticky_genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_tid;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_tid <= 0;
		end
	else
		begin
		gensticky_genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_tid <= genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_tid;
		end

logic unsigned [0:0] gensticky_genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_resp_done;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_resp_done <= 0;
		end
	else
		begin
		gensticky_genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_resp_done <= genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_resp_done;
		end

logic unsigned [31:0] gensticky_genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdata;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdata <= 0;
		end
	else
		begin
		gensticky_genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdata <= genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdata;
		end

logic unsigned [0:0] gensticky_genpstage_MEMWB_rd_req_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEMWB_rd_req_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_MEMWB_rd_req_genglbl <= genpstage_MEMWB_rd_req_genglbl;
		end

logic unsigned [4:0] gensticky_genpstage_MEMWB_rd_addr_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEMWB_rd_addr_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_MEMWB_rd_addr_genglbl <= genpstage_MEMWB_rd_addr_genglbl;
		end

logic unsigned [0:0] gensticky_genpstage_MEMWB_jump_req_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEMWB_jump_req_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_MEMWB_jump_req_genglbl <= genpstage_MEMWB_jump_req_genglbl;
		end

logic unsigned [31:0] gensticky_genpstage_MEMWB_jump_vector_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEMWB_jump_vector_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_MEMWB_jump_vector_genglbl <= genpstage_MEMWB_jump_vector_genglbl;
		end

logic unsigned [0:0] gensticky_genpstage_MEMWB_mem_req_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEMWB_mem_req_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_MEMWB_mem_req_genglbl <= genpstage_MEMWB_mem_req_genglbl;
		end

logic unsigned [31:0] gensticky_genpstage_MEMWB_mem_addr_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEMWB_mem_addr_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_MEMWB_mem_addr_genglbl <= genpstage_MEMWB_mem_addr_genglbl;
		end

logic unsigned [31:0] gensticky_genpstage_MEMWB_mem_wdata_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEMWB_mem_wdata_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_MEMWB_mem_wdata_genglbl <= genpstage_MEMWB_mem_wdata_genglbl;
		end

logic unsigned [0:0] gensticky_genpstage_MEMWB_mem_cmd_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEMWB_mem_cmd_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_MEMWB_mem_cmd_genglbl <= genpstage_MEMWB_mem_cmd_genglbl;
		end

logic unsigned [2:0] gensticky_genpstage_MEMWB_rd_source_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEMWB_rd_source_genglbl <= 1;
		end
	else
		begin
		gensticky_genpstage_MEMWB_rd_source_genglbl <= genpstage_MEMWB_rd_source_genglbl;
		end

logic unsigned [31:0] gensticky_genpstage_MEMWB_rd_wdata_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEMWB_rd_wdata_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_MEMWB_rd_wdata_genglbl <= genpstage_MEMWB_rd_wdata_genglbl;
		end


always @*
	begin
	genpstage_MEMWB_genpctrl_new = 32'd0;
	genpstage_MEMWB_genpctrl_stalled_glbl = 32'd0;
	gen359_cyclix_var = 32'd0;
	genpstage_MEMWB_genpctrl_active_glbl = 32'd0;
	genpstage_MEMWB_data_req_done = 32'd0;
	genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_if_id = 32'd0;
	genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdreq_pending = 32'd0;
	genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_tid = 32'd0;
	genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_resp_done = 32'd0;
	genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdata = 32'd0;
	gen368_cyclix_var = 32'd0;
	gen358_pipex_mcopipe_rdata = 32'd0;
	genmcopipe_data_mem_resp_genfifo_buf_req = 32'd0;
	genmcopipe_data_mem_resp_genfifo_ack_o = 32'd0;
	gen9_rtl_var = 32'd0;
	genmcopipe_data_mem_rd_done = 32'd0;
	gen7_rtl_var = 32'd0;
	gen8_rtl_var = 32'd0;
	gen369_cyclix_var = 32'd0;
	gen10_rtl_var = 32'd0;
	gen366_cyclix_var = 32'd0;
	gen367_cyclix_var = 32'd0;
	gen6_rtl_var = 32'd0;
	gen364_cyclix_var = 32'd0;
	gen365_cyclix_var = 32'd0;
	gen5_rtl_var = 32'd0;
	genpstage_MEMWB_genpctrl_killed_glbl = 32'd0;
	gen371_cyclix_var = 32'd0;
	gen12_rtl_var = 32'd0;
	gen362_cyclix_var = 32'd0;
	gen3_rtl_var = 32'd0;
	gen363_cyclix_var = 32'd0;
	gen4_rtl_var = 32'd0;
	gen359_pipex_genpstage_MEMWB_mcopipe_rdreq_inprogress = 32'd0;
	gen370_cyclix_var = 32'd0;
	gen11_rtl_var = 32'd0;
	genpstage_MEMWB_genpctrl_flushreq = 32'd0;
	gen410_cyclix_var = 32'd0;
	genmcopipe_data_mem_req_genfifo_wdata_bo = '{default:32'd0};
	genmcopipe_data_mem_req_genfifo_req_o = 32'd0;
	gen21_rtl_var = 32'd0;
	gen22_rtl_var = 32'd0;
	genmcopipe_data_mem_req_genfifo_reqbuf_req = 32'd0;
	genmcopipe_data_mem_wr_done = 32'd0;
	gen346_pipex_var = 32'd0;
	gen412_cyclix_var = 32'd0;
	gen413_cyclix_var = 32'd0;
	gen24_rtl_var = 32'd0;
	gen360_pipex_req_struct = '{default:32'd0};
	gen19_rtl_var = 32'd0;
	gen20_rtl_var = 32'd0;
	gen411_cyclix_var = 32'd0;
	gen23_rtl_var = 32'd0;
	gen408_cyclix_var = 32'd0;
	gen409_cyclix_var = 32'd0;
	gen18_rtl_var = 32'd0;
	genpstage_MEMWB_data_busreq = '{default:32'd0};
	gen407_cyclix_var = 32'd0;
	gen17_rtl_var = 32'd0;
	gen344_pipex_var = 32'd0;
	gen345_pipex_var = 32'd0;
	gen406_cyclix_var = 32'd0;
	gen16_rtl_var = 32'd0;
	gen347_pipex_var = 32'd0;
	gen348_pipex_var = 32'd0;
	gen414_cyclix_var = 32'd0;
	gen25_rtl_var = 32'd0;
	genpstage_MEMWB_mem_rdata = 32'd0;
	genpstage_MEMWB_rd_rdy = 32'd0;
	gen417_cyclix_var = 32'd0;
	gen28_rtl_var = 32'd0;
	gen352_pipex_var = 32'd0;
	gen353_pipex_var = 32'd0;
	gen418_cyclix_var = 32'd0;
	gen29_rtl_var = 32'd0;
	gen354_pipex_var = 32'd0;
	gen419_cyclix_var = 32'd0;
	gen30_rtl_var = 32'd0;
	gen350_pipex_var = 32'd0;
	gen351_pipex_var = 32'd0;
	gen416_cyclix_var = 32'd0;
	gen27_rtl_var = 32'd0;
	genpstage_MEMWB_rd_wdata = 32'd0;
	gen182_pipex_syncreq = 32'd0;
	gen183_pipex_syncbuf[1] = 32'd0;
	gen183_pipex_syncbuf[2] = 32'd0;
	gen183_pipex_syncbuf[3] = 32'd0;
	gen183_pipex_syncbuf[4] = 32'd0;
	gen183_pipex_syncbuf[5] = 32'd0;
	gen183_pipex_syncbuf[6] = 32'd0;
	gen183_pipex_syncbuf[7] = 32'd0;
	gen183_pipex_syncbuf[8] = 32'd0;
	gen183_pipex_syncbuf[9] = 32'd0;
	gen183_pipex_syncbuf[10] = 32'd0;
	gen183_pipex_syncbuf[11] = 32'd0;
	gen183_pipex_syncbuf[12] = 32'd0;
	gen183_pipex_syncbuf[13] = 32'd0;
	gen183_pipex_syncbuf[14] = 32'd0;
	gen183_pipex_syncbuf[15] = 32'd0;
	gen183_pipex_syncbuf[16] = 32'd0;
	gen183_pipex_syncbuf[17] = 32'd0;
	gen183_pipex_syncbuf[18] = 32'd0;
	gen183_pipex_syncbuf[19] = 32'd0;
	gen183_pipex_syncbuf[20] = 32'd0;
	gen183_pipex_syncbuf[21] = 32'd0;
	gen183_pipex_syncbuf[22] = 32'd0;
	gen183_pipex_syncbuf[23] = 32'd0;
	gen183_pipex_syncbuf[24] = 32'd0;
	gen183_pipex_syncbuf[25] = 32'd0;
	gen183_pipex_syncbuf[26] = 32'd0;
	gen183_pipex_syncbuf[27] = 32'd0;
	gen183_pipex_syncbuf[28] = 32'd0;
	gen183_pipex_syncbuf[29] = 32'd0;
	gen183_pipex_syncbuf[30] = 32'd0;
	gen183_pipex_syncbuf[31] = 32'd0;
	genpstage_MEMWB_genpctrl_finish = 32'd0;
	genpstage_MEMWB_genpctrl_succ = 32'd0;
	genpsticky_glbl_jump_req_cmd = 32'd0;
	genpsticky_glbl_jump_vector_cmd = 32'd0;
	gen428_cyclix_var = 32'd0;
	genpsticky_glbl_regfile[1] = 32'd0;
	genpsticky_glbl_regfile[2] = 32'd0;
	genpsticky_glbl_regfile[3] = 32'd0;
	genpsticky_glbl_regfile[4] = 32'd0;
	genpsticky_glbl_regfile[5] = 32'd0;
	genpsticky_glbl_regfile[6] = 32'd0;
	genpsticky_glbl_regfile[7] = 32'd0;
	genpsticky_glbl_regfile[8] = 32'd0;
	genpsticky_glbl_regfile[9] = 32'd0;
	genpsticky_glbl_regfile[10] = 32'd0;
	genpsticky_glbl_regfile[11] = 32'd0;
	genpsticky_glbl_regfile[12] = 32'd0;
	genpsticky_glbl_regfile[13] = 32'd0;
	genpsticky_glbl_regfile[14] = 32'd0;
	genpsticky_glbl_regfile[15] = 32'd0;
	genpsticky_glbl_regfile[16] = 32'd0;
	genpsticky_glbl_regfile[17] = 32'd0;
	genpsticky_glbl_regfile[18] = 32'd0;
	genpsticky_glbl_regfile[19] = 32'd0;
	genpsticky_glbl_regfile[20] = 32'd0;
	genpsticky_glbl_regfile[21] = 32'd0;
	genpsticky_glbl_regfile[22] = 32'd0;
	genpsticky_glbl_regfile[23] = 32'd0;
	genpsticky_glbl_regfile[24] = 32'd0;
	genpsticky_glbl_regfile[25] = 32'd0;
	genpsticky_glbl_regfile[26] = 32'd0;
	genpsticky_glbl_regfile[27] = 32'd0;
	genpsticky_glbl_regfile[28] = 32'd0;
	genpsticky_glbl_regfile[29] = 32'd0;
	genpsticky_glbl_regfile[30] = 32'd0;
	genpsticky_glbl_regfile[31] = 32'd0;
	gen429_cyclix_var = 32'd0;
	gen430_cyclix_var = 32'd0;
	gen431_cyclix_var = 32'd0;
	gen432_cyclix_var = 32'd0;
	gen433_cyclix_var = 32'd0;
	gen434_cyclix_var = 32'd0;
	gen435_cyclix_var = 32'd0;
	gen436_cyclix_var = 32'd0;
	gen437_cyclix_var = 32'd0;
	gen438_cyclix_var = 32'd0;
	gen439_cyclix_var = 32'd0;
	gen440_cyclix_var = 32'd0;
	gen441_cyclix_var = 32'd0;
	gen442_cyclix_var = 32'd0;
	gen443_cyclix_var = 32'd0;
	gen444_cyclix_var = 32'd0;
	gen445_cyclix_var = 32'd0;
	gen446_cyclix_var = 32'd0;
	gen447_cyclix_var = 32'd0;
	gen448_cyclix_var = 32'd0;
	gen449_cyclix_var = 32'd0;
	gen450_cyclix_var = 32'd0;
	gen451_cyclix_var = 32'd0;
	gen452_cyclix_var = 32'd0;
	gen453_cyclix_var = 32'd0;
	gen454_cyclix_var = 32'd0;
	gen455_cyclix_var = 32'd0;
	gen456_cyclix_var = 32'd0;
	gen457_cyclix_var = 32'd0;
	gen458_cyclix_var = 32'd0;
	gen425_cyclix_var = 32'd0;
	gen36_rtl_var = 32'd0;
	gen426_cyclix_var = 32'd0;
	gen37_rtl_var = 32'd0;
	gen427_cyclix_var = 32'd0;
	gen38_rtl_var = 32'd0;
	genpstage_EXEC_genpctrl_new = 32'd0;
	genpstage_EXEC_genpctrl_stalled_glbl = 32'd0;
	gen462_cyclix_var = 32'd0;
	genpstage_EXEC_genpctrl_active_glbl = 32'd0;
	genpstage_EXEC_rs1_rdata = 32'd0;
	genpstage_EXEC_rs2_rdata = 32'd0;
	genpstage_EXEC_irq_mcause = 32'd0;
	genpstage_EXEC_irq_recv = 32'd0;
	gen471_cyclix_var = 32'd0;
	gen361_pipex_mcopipe_rdata = 32'd0;
	genmcopipe_instr_mem_resp_genfifo_buf_req = 32'd0;
	genmcopipe_instr_mem_resp_genfifo_ack_o = 32'd0;
	gen49_rtl_var = 32'd0;
	genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdreq_pending = 32'd0;
	genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_resp_done = 32'd0;
	genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdata = 32'd0;
	genmcopipe_instr_mem_rd_done = 32'd0;
	gen47_rtl_var = 32'd0;
	gen48_rtl_var = 32'd0;
	gen472_cyclix_var = 32'd0;
	gen50_rtl_var = 32'd0;
	gen469_cyclix_var = 32'd0;
	gen470_cyclix_var = 32'd0;
	gen46_rtl_var = 32'd0;
	gen467_cyclix_var = 32'd0;
	gen468_cyclix_var = 32'd0;
	gen45_rtl_var = 32'd0;
	genpstage_EXEC_genpctrl_killed_glbl = 32'd0;
	gen474_cyclix_var = 32'd0;
	gen52_rtl_var = 32'd0;
	gen465_cyclix_var = 32'd0;
	gen43_rtl_var = 32'd0;
	gen466_cyclix_var = 32'd0;
	gen44_rtl_var = 32'd0;
	gen362_pipex_genpstage_EXEC_mcopipe_rdreq_inprogress = 32'd0;
	gen473_cyclix_var = 32'd0;
	gen51_rtl_var = 32'd0;
	genpstage_EXEC_instr_code = 32'd0;
	genpstage_EXEC_alu_unsigned = 32'd0;
	genpstage_EXEC_alu_opcode = 32'd0;
	genpstage_EXEC_rd_source = 32'd1;
	gen233_pipex_var = 32'd0;
	gen234_pipex_var = 32'd0;
	genpstage_EXEC_immediate = 32'd0;
	gen235_pipex_var = 32'd0;
	gen236_pipex_var = 32'd0;
	gen479_cyclix_var = 32'd0;
	gen57_rtl_var = 32'd0;
	gen237_pipex_var = 32'd0;
	gen480_cyclix_var = 32'd0;
	gen58_rtl_var = 32'd0;
	gen238_pipex_var = 32'd0;
	gen239_pipex_var = 32'd0;
	gen240_pipex_var = 32'd0;
	gen241_pipex_var = 32'd0;
	gen481_cyclix_var = 32'd0;
	gen59_rtl_var = 32'd0;
	gen242_pipex_var = 32'd0;
	gen482_cyclix_var = 32'd0;
	gen60_rtl_var = 32'd0;
	gen243_pipex_var = 32'd0;
	gen244_pipex_var = 32'd0;
	gen483_cyclix_var = 32'd0;
	gen61_rtl_var = 32'd0;
	gen245_pipex_var = 32'd0;
	gen484_cyclix_var = 32'd0;
	gen62_rtl_var = 32'd0;
	genpstage_EXEC_ebreakreq = 32'd0;
	genpstage_EXEC_ecallreq = 32'd0;
	gen246_pipex_var = 32'd0;
	gen247_pipex_var = 32'd0;
	gen485_cyclix_var = 32'd0;
	gen63_rtl_var = 32'd0;
	gen248_pipex_var = 32'd0;
	gen486_cyclix_var = 32'd0;
	gen64_rtl_var = 32'd0;
	genpstage_EXEC_csrreq = 32'd0;
	genpstage_EXEC_rs1_req = 32'd0;
	genpstage_EXEC_rd_req = 32'd0;
	genpstage_EXEC_op1_source = 32'd0;
	genpstage_EXEC_op2_source = 32'd0;
	genpstage_EXEC_alu_req = 32'd0;
	gen249_pipex_var = 32'd0;
	gen250_pipex_var = 32'd0;
	gen251_pipex_var = 32'd0;
	genpstage_EXEC_jump_req = 32'd0;
	genpstage_EXEC_jump_src = 32'd0;
	genpstage_EXEC_rs2_req = 32'd0;
	genpstage_EXEC_jump_req_cond = 32'd0;
	gen229_pipex_var = 32'd0;
	gen230_pipex_var = 32'd0;
	gen231_pipex_var = 32'd0;
	gen232_pipex_var = 32'd0;
	gen478_cyclix_var = 32'd0;
	gen56_rtl_var = 32'd0;
	genpstage_EXEC_mem_req = 32'd0;
	genpstage_EXEC_mem_cmd = 32'd0;
	genpstage_EXEC_fencereq = 32'd0;
	genpstage_EXEC_mem_be = 32'd0;
	genpstage_EXEC_mret_req = 32'd0;
	genpstage_EXEC_csr_rdata = 32'd0;
	gen271_pipex_var = 32'd0;
	gen272_pipex_var = 32'd0;
	gen273_pipex_var = 32'd0;
	gen557_cyclix_var = 32'd0;
	gen73_rtl_var = 32'd0;
	gen275_pipex_var = 32'd0;
	gen276_pipex_var = 32'd0;
	gen277_pipex_var = 32'd0;
	gen559_cyclix_var = 32'd0;
	gen75_rtl_var = 32'd0;
	gen270_pipex_var = 32'd0;
	gen556_cyclix_var = 32'd0;
	gen72_rtl_var = 32'd0;
	gen274_pipex_var = 32'd0;
	gen558_cyclix_var = 32'd0;
	gen74_rtl_var = 32'd0;
	genpstage_EXEC_alu_op1 = 32'd0;
	genpstage_EXEC_alu_op2 = 32'd0;
	gen279_pipex_var = 32'd0;
	genpstage_EXEC_alu_op1_wide = 32'd0;
	gen280_pipex_var = 32'd0;
	genpstage_EXEC_alu_op2_wide = 32'd0;
	gen282_pipex_var = 32'd0;
	gen283_pipex_var = 32'd0;
	gen284_pipex_var = 32'd0;
	gen285_pipex_var = 32'd0;
	gen565_cyclix_var = 32'd0;
	irq_fifo_genfifo_buf_req = 32'd0;
	irq_fifo_genfifo_ack_o = 32'd0;
	gen83_rtl_var = 32'd0;
	gen81_rtl_var = 32'd0;
	gen82_rtl_var = 32'd0;
	gen289_pipex_var = 32'd0;
	gen564_cyclix_var = 32'd0;
	gen80_rtl_var = 32'd0;
	genpsticky_glbl_MIRQEN = 32'd1;
	gen569_cyclix_var = 32'd0;
	gen86_rtl_var = 32'd0;
	genpsticky_glbl_CSR_MCAUSE = 32'd0;
	gen572_cyclix_var = 32'd0;
	gen88_rtl_var = 32'd0;
	genpsticky_glbl_MRETADDR = 32'd0;
	gen575_cyclix_var = 32'd0;
	gen90_rtl_var = 32'd0;
	gen567_cyclix_var = 32'd0;
	gen568_cyclix_var = 32'd0;
	gen85_rtl_var = 32'd0;
	gen570_cyclix_var = 32'd0;
	gen571_cyclix_var = 32'd0;
	gen87_rtl_var = 32'd0;
	gen573_cyclix_var = 32'd0;
	gen574_cyclix_var = 32'd0;
	gen89_rtl_var = 32'd0;
	gen287_pipex_var = 32'd0;
	gen288_pipex_var = 32'd0;
	gen563_cyclix_var = 32'd0;
	gen79_rtl_var = 32'd0;
	gen290_pipex_var = 32'd0;
	gen566_cyclix_var = 32'd0;
	gen84_rtl_var = 32'd0;
	gen579_cyclix_var = 32'd0;
	gen93_rtl_var = 32'd0;
	gen577_cyclix_var = 32'd0;
	gen578_cyclix_var = 32'd0;
	gen92_rtl_var = 32'd0;
	gen293_pipex_var = 32'd0;
	genpstage_EXEC_alu_result_wide = 32'd0;
	gen294_pipex_var = 32'd0;
	gen295_pipex_var = 32'd0;
	gen296_pipex_var = 32'd0;
	gen297_pipex_var = 32'd0;
	gen298_pipex_var = 32'd0;
	gen299_pipex_var = 32'd0;
	gen300_pipex_var = 32'd0;
	gen301_pipex_var = 32'd0;
	gen302_pipex_var = 32'd0;
	gen303_pipex_var = 32'd0;
	gen304_pipex_var = 32'd0;
	gen305_pipex_var = 32'd0;
	gen306_pipex_var = 32'd0;
	gen307_pipex_var = 32'd0;
	gen308_pipex_var = 32'd0;
	gen309_pipex_var = 32'd0;
	genpstage_EXEC_alu_overflow = 32'd0;
	gen310_pipex_var = 32'd0;
	genpstage_EXEC_alu_result = 32'd0;
	gen311_pipex_var = 32'd0;
	genpstage_EXEC_alu_CF = 32'd0;
	gen312_pipex_var = 32'd0;
	genpstage_EXEC_alu_SF = 32'd0;
	gen313_pipex_var = 32'd0;
	gen314_pipex_var = 32'd0;
	genpstage_EXEC_alu_ZF = 32'd0;
	gen315_pipex_var = 32'd0;
	gen316_pipex_var = 32'd0;
	gen317_pipex_var = 32'd0;
	gen318_pipex_var = 32'd0;
	gen319_pipex_var = 32'd0;
	gen320_pipex_var = 32'd0;
	gen321_pipex_var = 32'd0;
	gen322_pipex_var = 32'd0;
	gen323_pipex_var = 32'd0;
	gen324_pipex_var = 32'd0;
	gen325_pipex_var = 32'd0;
	gen326_pipex_var = 32'd0;
	gen327_pipex_var = 32'd0;
	gen328_pipex_var = 32'd0;
	genpstage_EXEC_alu_OF = 32'd0;
	gen329_pipex_var = 32'd0;
	gen581_cyclix_var = 32'd0;
	gen95_rtl_var = 32'd0;
	gen330_pipex_var = 32'd0;
	gen582_cyclix_var = 32'd0;
	gen96_rtl_var = 32'd0;
	genpstage_EXEC_rd_wdata = 32'd0;
	genpstage_EXEC_rd_rdy = 32'd0;
	genpstage_EXEC_jump_vector = 32'd0;
	gen333_pipex_var = 32'd0;
	gen584_cyclix_var = 32'd0;
	gen98_rtl_var = 32'd0;
	gen334_pipex_var = 32'd0;
	gen335_pipex_var = 32'd0;
	gen585_cyclix_var = 32'd0;
	gen99_rtl_var = 32'd0;
	gen336_pipex_var = 32'd0;
	gen586_cyclix_var = 32'd0;
	gen100_rtl_var = 32'd0;
	gen337_pipex_var = 32'd0;
	gen338_pipex_var = 32'd0;
	gen587_cyclix_var = 32'd0;
	gen101_rtl_var = 32'd0;
	gen339_pipex_var = 32'd0;
	gen588_cyclix_var = 32'd0;
	gen102_rtl_var = 32'd0;
	gen340_pipex_var = 32'd0;
	gen341_pipex_var = 32'd0;
	gen589_cyclix_var = 32'd0;
	gen103_rtl_var = 32'd0;
	genpstage_EXEC_genpctrl_occupied = 32'd0;
	gen593_cyclix_var = 32'd0;
	gen106_rtl_var = 32'd0;
	gen592_cyclix_var = 32'd0;
	gen105_rtl_var = 32'd0;
	gen595_cyclix_var = 32'd0;
	gen108_rtl_var = 32'd0;
	genpstage_EXEC_genpctrl_finish = 32'd0;
	genpstage_EXEC_genpctrl_succ = 32'd0;
	genpstage_MEMWB_rd_wdata_genglbl = 32'd0;
	genpstage_MEMWB_rd_req_genglbl = 32'd0;
	genpstage_MEMWB_rd_addr_genglbl = 32'd0;
	genpstage_MEMWB_jump_req_genglbl = 32'd0;
	genpstage_MEMWB_jump_vector_genglbl = 32'd0;
	genpstage_MEMWB_mem_req_genglbl = 32'd0;
	genpstage_MEMWB_mem_addr_genglbl = 32'd0;
	genpstage_MEMWB_mem_wdata_genglbl = 32'd0;
	genpstage_MEMWB_mem_cmd_genglbl = 32'd0;
	genpstage_MEMWB_rd_source_genglbl = 32'd1;
	gen599_cyclix_var = 32'd0;
	gen112_rtl_var = 32'd0;
	genpstage_IFETCH_genpctrl_new = 32'd0;
	genpstage_IFETCH_genpctrl_stalled_glbl = 32'd0;
	gen602_cyclix_var = 32'd0;
	genpstage_IFETCH_genpctrl_active_glbl = 32'd0;
	genpstage_IFETCH_genpctrl_killed_glbl = 32'd0;
	genpstage_IFETCH_instr_req_done = 32'd0;
	genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id = 32'd0;
	genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending = 32'd0;
	genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid = 32'd0;
	genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done = 32'd0;
	genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata = 32'd0;
	gen611_cyclix_var = 32'd0;
	gen363_pipex_mcopipe_rdata = 32'd0;
	gen122_rtl_var = 32'd0;
	gen120_rtl_var = 32'd0;
	gen121_rtl_var = 32'd0;
	gen612_cyclix_var = 32'd0;
	gen123_rtl_var = 32'd0;
	gen609_cyclix_var = 32'd0;
	gen610_cyclix_var = 32'd0;
	gen119_rtl_var = 32'd0;
	gen607_cyclix_var = 32'd0;
	gen608_cyclix_var = 32'd0;
	gen118_rtl_var = 32'd0;
	gen615_cyclix_var = 32'd0;
	gen126_rtl_var = 32'd0;
	gen614_cyclix_var = 32'd0;
	gen125_rtl_var = 32'd0;
	gen616_cyclix_var = 32'd0;
	gen127_rtl_var = 32'd0;
	gen605_cyclix_var = 32'd0;
	gen116_rtl_var = 32'd0;
	gen606_cyclix_var = 32'd0;
	gen117_rtl_var = 32'd0;
	gen364_pipex_genpstage_IFETCH_mcopipe_rdreq_inprogress = 32'd0;
	gen613_cyclix_var = 32'd0;
	gen124_rtl_var = 32'd0;
	genpstage_IFETCH_curinstr_addr = 32'd0;
	gen623_cyclix_var = 32'd0;
	genmcopipe_instr_mem_req_genfifo_wdata_bo = '{default:32'd0};
	genmcopipe_instr_mem_req_genfifo_req_o = 32'd0;
	gen135_rtl_var = 32'd0;
	gen136_rtl_var = 32'd0;
	genmcopipe_instr_mem_req_genfifo_reqbuf_req = 32'd0;
	genmcopipe_instr_mem_wr_done = 32'd0;
	gen188_pipex_var = 32'd0;
	gen625_cyclix_var = 32'd0;
	gen626_cyclix_var = 32'd0;
	gen138_rtl_var = 32'd0;
	gen365_pipex_req_struct = '{default:32'd0};
	gen133_rtl_var = 32'd0;
	gen134_rtl_var = 32'd0;
	gen624_cyclix_var = 32'd0;
	gen137_rtl_var = 32'd0;
	gen621_cyclix_var = 32'd0;
	gen622_cyclix_var = 32'd0;
	gen132_rtl_var = 32'd0;
	gen620_cyclix_var = 32'd0;
	gen131_rtl_var = 32'd0;
	genpstage_IFETCH_genpctrl_occupied = 32'd0;
	gen631_cyclix_var = 32'd0;
	gen142_rtl_var = 32'd0;
	gen630_cyclix_var = 32'd0;
	gen141_rtl_var = 32'd0;
	gen633_cyclix_var = 32'd0;
	gen144_rtl_var = 32'd0;
	genpstage_IFETCH_genpctrl_finish = 32'd0;
	genpstage_IFETCH_genpctrl_succ = 32'd0;
	genpsticky_glbl_pc = 32'd512;
	gen637_cyclix_var = 32'd0;
	gen148_rtl_var = 32'd0;
	gen638_cyclix_var = 32'd0;
	gen149_rtl_var = 32'd0;
	genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_if_id = 32'd0;
	genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_tid = 32'd0;
	genpstage_EXEC_curinstr_addr_genglbl = 32'd0;
	genpstage_EXEC_nextinstr_addr_genglbl = 32'd0;
	gen640_cyclix_var = 32'd0;
	gen151_rtl_var = 32'd0;
	genmcopipe_instr_mem_empty_flag = 32'd1;
	genmcopipe_instr_mem_rd_ptr = 32'd0;
	genmcopipe_instr_mem_full_flag = 32'd0;
	gen643_cyclix_var = 32'd0;
	gen644_cyclix_var = 32'd0;
	gen153_rtl_var = 32'd0;
	genmcopipe_instr_mem_wr_ptr = 32'd0;
	gen646_cyclix_var = 32'd0;
	gen647_cyclix_var = 32'd0;
	gen155_rtl_var = 32'd0;
	genmcopipe_data_mem_empty_flag = 32'd1;
	genmcopipe_data_mem_rd_ptr = 32'd0;
	genmcopipe_data_mem_full_flag = 32'd0;
	gen649_cyclix_var = 32'd0;
	gen650_cyclix_var = 32'd0;
	gen157_rtl_var = 32'd0;
	genmcopipe_data_mem_wr_ptr = 32'd0;
	gen652_cyclix_var = 32'd0;
	gen653_cyclix_var = 32'd0;
	gen159_rtl_var = 32'd0;
	genmcopipe_instr_mem_wr_done = gensticky_genmcopipe_instr_mem_wr_done;
	genmcopipe_instr_mem_rd_done = gensticky_genmcopipe_instr_mem_rd_done;
	genmcopipe_data_mem_wr_done = gensticky_genmcopipe_data_mem_wr_done;
	genmcopipe_data_mem_rd_done = gensticky_genmcopipe_data_mem_rd_done;
	genpstage_MEMWB_genpctrl_stalled_glbl = gensticky_genpstage_MEMWB_genpctrl_stalled_glbl;
	genpstage_MEMWB_genpctrl_active_glbl = gensticky_genpstage_MEMWB_genpctrl_active_glbl;
	genpstage_MEMWB_data_req_done = gensticky_genpstage_MEMWB_data_req_done;
	genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_if_id = gensticky_genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_if_id;
	genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdreq_pending = gensticky_genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdreq_pending;
	genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_tid = gensticky_genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_tid;
	genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_resp_done = gensticky_genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_resp_done;
	genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdata = gensticky_genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdata;
	genpstage_MEMWB_genpctrl_killed_glbl = gensticky_genpstage_MEMWB_genpctrl_killed_glbl;
	genpsticky_glbl_jump_req_cmd = gensticky_genpsticky_glbl_jump_req_cmd;
	genpsticky_glbl_jump_vector_cmd = gensticky_genpsticky_glbl_jump_vector_cmd;
	gen160_rtl_var = gensticky_genpsticky_glbl_regfile[1];
	genpsticky_glbl_regfile[1] = gen160_rtl_var;
	gen161_rtl_var = gensticky_genpsticky_glbl_regfile[2];
	genpsticky_glbl_regfile[2] = gen161_rtl_var;
	gen162_rtl_var = gensticky_genpsticky_glbl_regfile[3];
	genpsticky_glbl_regfile[3] = gen162_rtl_var;
	gen163_rtl_var = gensticky_genpsticky_glbl_regfile[4];
	genpsticky_glbl_regfile[4] = gen163_rtl_var;
	gen164_rtl_var = gensticky_genpsticky_glbl_regfile[5];
	genpsticky_glbl_regfile[5] = gen164_rtl_var;
	gen165_rtl_var = gensticky_genpsticky_glbl_regfile[6];
	genpsticky_glbl_regfile[6] = gen165_rtl_var;
	gen166_rtl_var = gensticky_genpsticky_glbl_regfile[7];
	genpsticky_glbl_regfile[7] = gen166_rtl_var;
	gen167_rtl_var = gensticky_genpsticky_glbl_regfile[8];
	genpsticky_glbl_regfile[8] = gen167_rtl_var;
	gen168_rtl_var = gensticky_genpsticky_glbl_regfile[9];
	genpsticky_glbl_regfile[9] = gen168_rtl_var;
	gen169_rtl_var = gensticky_genpsticky_glbl_regfile[10];
	genpsticky_glbl_regfile[10] = gen169_rtl_var;
	gen170_rtl_var = gensticky_genpsticky_glbl_regfile[11];
	genpsticky_glbl_regfile[11] = gen170_rtl_var;
	gen171_rtl_var = gensticky_genpsticky_glbl_regfile[12];
	genpsticky_glbl_regfile[12] = gen171_rtl_var;
	gen172_rtl_var = gensticky_genpsticky_glbl_regfile[13];
	genpsticky_glbl_regfile[13] = gen172_rtl_var;
	gen173_rtl_var = gensticky_genpsticky_glbl_regfile[14];
	genpsticky_glbl_regfile[14] = gen173_rtl_var;
	gen174_rtl_var = gensticky_genpsticky_glbl_regfile[15];
	genpsticky_glbl_regfile[15] = gen174_rtl_var;
	gen175_rtl_var = gensticky_genpsticky_glbl_regfile[16];
	genpsticky_glbl_regfile[16] = gen175_rtl_var;
	gen176_rtl_var = gensticky_genpsticky_glbl_regfile[17];
	genpsticky_glbl_regfile[17] = gen176_rtl_var;
	gen177_rtl_var = gensticky_genpsticky_glbl_regfile[18];
	genpsticky_glbl_regfile[18] = gen177_rtl_var;
	gen178_rtl_var = gensticky_genpsticky_glbl_regfile[19];
	genpsticky_glbl_regfile[19] = gen178_rtl_var;
	gen179_rtl_var = gensticky_genpsticky_glbl_regfile[20];
	genpsticky_glbl_regfile[20] = gen179_rtl_var;
	gen180_rtl_var = gensticky_genpsticky_glbl_regfile[21];
	genpsticky_glbl_regfile[21] = gen180_rtl_var;
	gen181_rtl_var = gensticky_genpsticky_glbl_regfile[22];
	genpsticky_glbl_regfile[22] = gen181_rtl_var;
	gen182_rtl_var = gensticky_genpsticky_glbl_regfile[23];
	genpsticky_glbl_regfile[23] = gen182_rtl_var;
	gen183_rtl_var = gensticky_genpsticky_glbl_regfile[24];
	genpsticky_glbl_regfile[24] = gen183_rtl_var;
	gen184_rtl_var = gensticky_genpsticky_glbl_regfile[25];
	genpsticky_glbl_regfile[25] = gen184_rtl_var;
	gen185_rtl_var = gensticky_genpsticky_glbl_regfile[26];
	genpsticky_glbl_regfile[26] = gen185_rtl_var;
	gen186_rtl_var = gensticky_genpsticky_glbl_regfile[27];
	genpsticky_glbl_regfile[27] = gen186_rtl_var;
	gen187_rtl_var = gensticky_genpsticky_glbl_regfile[28];
	genpsticky_glbl_regfile[28] = gen187_rtl_var;
	gen188_rtl_var = gensticky_genpsticky_glbl_regfile[29];
	genpsticky_glbl_regfile[29] = gen188_rtl_var;
	gen189_rtl_var = gensticky_genpsticky_glbl_regfile[30];
	genpsticky_glbl_regfile[30] = gen189_rtl_var;
	gen190_rtl_var = gensticky_genpsticky_glbl_regfile[31];
	genpsticky_glbl_regfile[31] = gen190_rtl_var;
	genpstage_EXEC_genpctrl_stalled_glbl = gensticky_genpstage_EXEC_genpctrl_stalled_glbl;
	genpstage_EXEC_genpctrl_active_glbl = gensticky_genpstage_EXEC_genpctrl_active_glbl;
	genpstage_EXEC_rs1_rdata = gensticky_genpstage_EXEC_rs1_rdata;
	genpstage_EXEC_rs2_rdata = gensticky_genpstage_EXEC_rs2_rdata;
	genpstage_EXEC_irq_mcause = gensticky_genpstage_EXEC_irq_mcause;
	genpstage_EXEC_irq_recv = gensticky_genpstage_EXEC_irq_recv;
	genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdreq_pending = gensticky_genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
	genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_resp_done = gensticky_genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_resp_done;
	genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdata = gensticky_genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdata;
	genpstage_EXEC_genpctrl_killed_glbl = gensticky_genpstage_EXEC_genpctrl_killed_glbl;
	genpsticky_glbl_MIRQEN = gensticky_genpsticky_glbl_MIRQEN;
	genpsticky_glbl_CSR_MCAUSE = gensticky_genpsticky_glbl_CSR_MCAUSE;
	genpsticky_glbl_MRETADDR = gensticky_genpsticky_glbl_MRETADDR;
	genpstage_MEMWB_rd_wdata_genglbl = gensticky_genpstage_MEMWB_rd_wdata_genglbl;
	genpstage_MEMWB_rd_req_genglbl = gensticky_genpstage_MEMWB_rd_req_genglbl;
	genpstage_MEMWB_rd_addr_genglbl = gensticky_genpstage_MEMWB_rd_addr_genglbl;
	genpstage_MEMWB_jump_req_genglbl = gensticky_genpstage_MEMWB_jump_req_genglbl;
	genpstage_MEMWB_jump_vector_genglbl = gensticky_genpstage_MEMWB_jump_vector_genglbl;
	genpstage_MEMWB_mem_req_genglbl = gensticky_genpstage_MEMWB_mem_req_genglbl;
	genpstage_MEMWB_mem_addr_genglbl = gensticky_genpstage_MEMWB_mem_addr_genglbl;
	genpstage_MEMWB_mem_wdata_genglbl = gensticky_genpstage_MEMWB_mem_wdata_genglbl;
	genpstage_MEMWB_mem_cmd_genglbl = gensticky_genpstage_MEMWB_mem_cmd_genglbl;
	genpstage_MEMWB_rd_source_genglbl = gensticky_genpstage_MEMWB_rd_source_genglbl;
	genpstage_IFETCH_genpctrl_stalled_glbl = gensticky_genpstage_IFETCH_genpctrl_stalled_glbl;
	genpstage_IFETCH_genpctrl_active_glbl = gensticky_genpstage_IFETCH_genpctrl_active_glbl;
	genpstage_IFETCH_genpctrl_killed_glbl = gensticky_genpstage_IFETCH_genpctrl_killed_glbl;
	genpstage_IFETCH_instr_req_done = gensticky_genpstage_IFETCH_instr_req_done;
	genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id = gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id;
	genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending = gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
	genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid = gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid;
	genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done = gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done;
	genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata = gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata;
	genpsticky_glbl_pc = gensticky_genpsticky_glbl_pc;
	genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_if_id = gensticky_genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_if_id;
	genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_tid = gensticky_genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_tid;
	genpstage_EXEC_curinstr_addr_genglbl = gensticky_genpstage_EXEC_curinstr_addr_genglbl;
	genpstage_EXEC_nextinstr_addr_genglbl = gensticky_genpstage_EXEC_nextinstr_addr_genglbl;
	genmcopipe_instr_mem_rd_ptr = gensticky_genmcopipe_instr_mem_rd_ptr;
	genmcopipe_instr_mem_full_flag = gensticky_genmcopipe_instr_mem_full_flag;
	genmcopipe_instr_mem_empty_flag = gensticky_genmcopipe_instr_mem_empty_flag;
	genmcopipe_instr_mem_wr_ptr = gensticky_genmcopipe_instr_mem_wr_ptr;
	genmcopipe_data_mem_rd_ptr = gensticky_genmcopipe_data_mem_rd_ptr;
	genmcopipe_data_mem_full_flag = gensticky_genmcopipe_data_mem_full_flag;
	genmcopipe_data_mem_empty_flag = gensticky_genmcopipe_data_mem_empty_flag;
	genmcopipe_data_mem_wr_ptr = gensticky_genmcopipe_data_mem_wr_ptr;
	irq_fifo_genfifo_buf_req = irq_fifo_genfifo_req_i;
	irq_fifo_genfifo_buf_rdata = irq_fifo_genfifo_rdata_bi;
	genmcopipe_instr_mem_resp_genfifo_buf_req = genmcopipe_instr_mem_resp_genfifo_req_i;
	genmcopipe_instr_mem_resp_genfifo_buf_rdata = genmcopipe_instr_mem_resp_genfifo_rdata_bi;
	genmcopipe_data_mem_resp_genfifo_buf_req = genmcopipe_data_mem_resp_genfifo_req_i;
	genmcopipe_data_mem_resp_genfifo_buf_rdata = genmcopipe_data_mem_resp_genfifo_rdata_bi;
	genmcopipe_instr_mem_wr_done = 32'd0;
	genmcopipe_instr_mem_rd_done = 32'd0;
	genmcopipe_instr_mem_wr_ptr_next = (genmcopipe_instr_mem_wr_ptr + 32'd1);
	genmcopipe_instr_mem_rd_ptr_next = (genmcopipe_instr_mem_rd_ptr + 32'd1);
	genmcopipe_data_mem_wr_done = 32'd0;
	genmcopipe_data_mem_rd_done = 32'd0;
	genmcopipe_data_mem_wr_ptr_next = (genmcopipe_data_mem_wr_ptr + 32'd1);
	genmcopipe_data_mem_rd_ptr_next = (genmcopipe_data_mem_rd_ptr + 32'd1);
	genpsticky_glbl_pc_buf = genpsticky_glbl_pc;
	gen327_cyclix_var = genpsticky_glbl_regfile[1];
	genpsticky_glbl_regfile_buf[1] = gen327_cyclix_var;
	gen328_cyclix_var = genpsticky_glbl_regfile[2];
	genpsticky_glbl_regfile_buf[2] = gen328_cyclix_var;
	gen329_cyclix_var = genpsticky_glbl_regfile[3];
	genpsticky_glbl_regfile_buf[3] = gen329_cyclix_var;
	gen330_cyclix_var = genpsticky_glbl_regfile[4];
	genpsticky_glbl_regfile_buf[4] = gen330_cyclix_var;
	gen331_cyclix_var = genpsticky_glbl_regfile[5];
	genpsticky_glbl_regfile_buf[5] = gen331_cyclix_var;
	gen332_cyclix_var = genpsticky_glbl_regfile[6];
	genpsticky_glbl_regfile_buf[6] = gen332_cyclix_var;
	gen333_cyclix_var = genpsticky_glbl_regfile[7];
	genpsticky_glbl_regfile_buf[7] = gen333_cyclix_var;
	gen334_cyclix_var = genpsticky_glbl_regfile[8];
	genpsticky_glbl_regfile_buf[8] = gen334_cyclix_var;
	gen335_cyclix_var = genpsticky_glbl_regfile[9];
	genpsticky_glbl_regfile_buf[9] = gen335_cyclix_var;
	gen336_cyclix_var = genpsticky_glbl_regfile[10];
	genpsticky_glbl_regfile_buf[10] = gen336_cyclix_var;
	gen337_cyclix_var = genpsticky_glbl_regfile[11];
	genpsticky_glbl_regfile_buf[11] = gen337_cyclix_var;
	gen338_cyclix_var = genpsticky_glbl_regfile[12];
	genpsticky_glbl_regfile_buf[12] = gen338_cyclix_var;
	gen339_cyclix_var = genpsticky_glbl_regfile[13];
	genpsticky_glbl_regfile_buf[13] = gen339_cyclix_var;
	gen340_cyclix_var = genpsticky_glbl_regfile[14];
	genpsticky_glbl_regfile_buf[14] = gen340_cyclix_var;
	gen341_cyclix_var = genpsticky_glbl_regfile[15];
	genpsticky_glbl_regfile_buf[15] = gen341_cyclix_var;
	gen342_cyclix_var = genpsticky_glbl_regfile[16];
	genpsticky_glbl_regfile_buf[16] = gen342_cyclix_var;
	gen343_cyclix_var = genpsticky_glbl_regfile[17];
	genpsticky_glbl_regfile_buf[17] = gen343_cyclix_var;
	gen344_cyclix_var = genpsticky_glbl_regfile[18];
	genpsticky_glbl_regfile_buf[18] = gen344_cyclix_var;
	gen345_cyclix_var = genpsticky_glbl_regfile[19];
	genpsticky_glbl_regfile_buf[19] = gen345_cyclix_var;
	gen346_cyclix_var = genpsticky_glbl_regfile[20];
	genpsticky_glbl_regfile_buf[20] = gen346_cyclix_var;
	gen347_cyclix_var = genpsticky_glbl_regfile[21];
	genpsticky_glbl_regfile_buf[21] = gen347_cyclix_var;
	gen348_cyclix_var = genpsticky_glbl_regfile[22];
	genpsticky_glbl_regfile_buf[22] = gen348_cyclix_var;
	gen349_cyclix_var = genpsticky_glbl_regfile[23];
	genpsticky_glbl_regfile_buf[23] = gen349_cyclix_var;
	gen350_cyclix_var = genpsticky_glbl_regfile[24];
	genpsticky_glbl_regfile_buf[24] = gen350_cyclix_var;
	gen351_cyclix_var = genpsticky_glbl_regfile[25];
	genpsticky_glbl_regfile_buf[25] = gen351_cyclix_var;
	gen352_cyclix_var = genpsticky_glbl_regfile[26];
	genpsticky_glbl_regfile_buf[26] = gen352_cyclix_var;
	gen353_cyclix_var = genpsticky_glbl_regfile[27];
	genpsticky_glbl_regfile_buf[27] = gen353_cyclix_var;
	gen354_cyclix_var = genpsticky_glbl_regfile[28];
	genpsticky_glbl_regfile_buf[28] = gen354_cyclix_var;
	gen355_cyclix_var = genpsticky_glbl_regfile[29];
	genpsticky_glbl_regfile_buf[29] = gen355_cyclix_var;
	gen356_cyclix_var = genpsticky_glbl_regfile[30];
	genpsticky_glbl_regfile_buf[30] = gen356_cyclix_var;
	gen357_cyclix_var = genpsticky_glbl_regfile[31];
	genpsticky_glbl_regfile_buf[31] = gen357_cyclix_var;
	genpsticky_glbl_jump_req_cmd_buf = genpsticky_glbl_jump_req_cmd;
	genpsticky_glbl_jump_vector_cmd_buf = genpsticky_glbl_jump_vector_cmd;
	genpsticky_glbl_CSR_MCAUSE_buf = genpsticky_glbl_CSR_MCAUSE;
	genpsticky_glbl_MIRQEN_buf = genpsticky_glbl_MIRQEN;
	genpsticky_glbl_MRETADDR_buf = genpsticky_glbl_MRETADDR;
	genpstage_MEMWB_genpctrl_succ = 32'd0;
	genpstage_MEMWB_genpctrl_working = 32'd0;
	gen358_cyclix_var = genpstage_MEMWB_genpctrl_stalled_glbl;
	gen0_rtl_var = gen358_cyclix_var;
	if (gen0_rtl_var)
		begin
		genpstage_MEMWB_genpctrl_new = 32'd0;
		genpstage_MEMWB_genpctrl_stalled_glbl = 32'd0;
		gen359_cyclix_var = !genpstage_MEMWB_genpctrl_killed_glbl;
		genpstage_MEMWB_genpctrl_active_glbl = gen359_cyclix_var;
		end
	gen360_cyclix_var = 1'd0;
	gen360_cyclix_var = (gen360_cyclix_var || gen358_cyclix_var);
	gen360_cyclix_var = !gen360_cyclix_var;
	gen1_rtl_var = gen360_cyclix_var;
	if (gen1_rtl_var)
		begin
		genpstage_MEMWB_genpctrl_new = (genpstage_MEMWB_genpctrl_active_glbl || genpstage_MEMWB_genpctrl_killed_glbl);
		end
	genpstage_MEMWB_genpctrl_finish = 32'd0;
	genpstage_MEMWB_genpctrl_flushreq = 32'd0;
	genpstage_MEMWB_genpctrl_nevictable = 32'd0;
	genpstage_MEMWB_genpctrl_occupied = (genpstage_MEMWB_genpctrl_active_glbl | genpstage_MEMWB_genpctrl_killed_glbl);
	genpstage_MEMWB_rd_req = genpstage_MEMWB_rd_req_genglbl;
	genpstage_MEMWB_rd_addr = genpstage_MEMWB_rd_addr_genglbl;
	genpstage_MEMWB_jump_req = genpstage_MEMWB_jump_req_genglbl;
	genpstage_MEMWB_jump_vector = genpstage_MEMWB_jump_vector_genglbl;
	genpstage_MEMWB_mem_req = genpstage_MEMWB_mem_req_genglbl;
	genpstage_MEMWB_mem_addr = genpstage_MEMWB_mem_addr_genglbl;
	genpstage_MEMWB_mem_wdata = genpstage_MEMWB_mem_wdata_genglbl;
	genpstage_MEMWB_mem_cmd = genpstage_MEMWB_mem_cmd_genglbl;
	genpstage_MEMWB_rd_source = genpstage_MEMWB_rd_source_genglbl;
	genpstage_MEMWB_rd_wdata = genpstage_MEMWB_rd_wdata_genglbl;
	gen361_cyclix_var = genpstage_MEMWB_genpctrl_occupied;
	gen2_rtl_var = gen361_cyclix_var;
	if (gen2_rtl_var)
		begin
		gen362_cyclix_var = genpstage_MEMWB_genpctrl_new;
		gen3_rtl_var = gen362_cyclix_var;
		if (gen3_rtl_var)
			begin
			genpstage_MEMWB_data_req_done = 32'd0;
			genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_if_id = 32'd0;
			genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdreq_pending = 32'd0;
			genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_tid = 32'd0;
			genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_resp_done = 32'd0;
			genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdata = 32'd0;
			end
		gen363_cyclix_var = genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdreq_pending;
		gen4_rtl_var = gen363_cyclix_var;
		if (gen4_rtl_var)
			begin
			gen364_cyclix_var = (genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_if_id == 1'd0);
			gen365_cyclix_var = gen364_cyclix_var;
			gen5_rtl_var = gen365_cyclix_var;
			if (gen5_rtl_var)
				begin
				gen366_cyclix_var = (genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_tid == genmcopipe_data_mem_rd_ptr);
				gen367_cyclix_var = gen366_cyclix_var;
				gen6_rtl_var = gen367_cyclix_var;
				if (gen6_rtl_var)
					begin
					gen7_rtl_var = !rst_i;
					gen8_rtl_var = gen7_rtl_var;
					if (gen8_rtl_var)
						begin
						gen368_cyclix_var = 32'd0;
						gen9_rtl_var = genmcopipe_data_mem_resp_genfifo_buf_req;
						if (gen9_rtl_var)
							begin
							gen368_cyclix_var = 32'd1;
							gen358_pipex_mcopipe_rdata = genmcopipe_data_mem_resp_genfifo_buf_rdata;
							genmcopipe_data_mem_resp_genfifo_buf_req = 32'd0;
							genmcopipe_data_mem_resp_genfifo_ack_o = 32'd1;
							end
						end
					gen369_cyclix_var = gen368_cyclix_var;
					gen10_rtl_var = gen369_cyclix_var;
					if (gen10_rtl_var)
						begin
						genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdreq_pending = 32'd0;
						genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_resp_done = 32'd1;
						genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdata = gen358_pipex_mcopipe_rdata;
						genmcopipe_data_mem_rd_done = 32'd1;
						end
					end
				end
			end
		gen359_pipex_genpstage_MEMWB_mcopipe_rdreq_inprogress = 32'd0;
		gen359_pipex_genpstage_MEMWB_mcopipe_rdreq_inprogress = (gen359_pipex_genpstage_MEMWB_mcopipe_rdreq_inprogress || genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdreq_pending);
		gen370_cyclix_var = genpstage_MEMWB_genpctrl_flushreq;
		gen11_rtl_var = gen370_cyclix_var;
		if (gen11_rtl_var)
			begin
			gen371_cyclix_var = genpstage_MEMWB_genpctrl_active_glbl;
			gen12_rtl_var = gen371_cyclix_var;
			if (gen12_rtl_var)
				begin
				genpstage_MEMWB_genpctrl_active_glbl = 32'd0;
				genpstage_MEMWB_genpctrl_killed_glbl = 32'd1;
				end
			end
		end
	gen372_cyclix_var = 1'd0;
	gen372_cyclix_var = (gen372_cyclix_var || gen361_cyclix_var);
	gen372_cyclix_var = !gen372_cyclix_var;
	gen13_rtl_var = gen372_cyclix_var;
	if (gen13_rtl_var)
		begin
		genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_resp_done = 32'd0;
		genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdreq_pending = 32'd0;
		end
	gen179_pipex_syncbuf = genpsticky_glbl_jump_req_cmd;
	gen181_pipex_syncbuf = genpsticky_glbl_jump_vector_cmd;
	gen373_cyclix_var = genpsticky_glbl_regfile[1];
	gen183_pipex_syncbuf[1] = gen373_cyclix_var;
	gen374_cyclix_var = genpsticky_glbl_regfile[2];
	gen183_pipex_syncbuf[2] = gen374_cyclix_var;
	gen375_cyclix_var = genpsticky_glbl_regfile[3];
	gen183_pipex_syncbuf[3] = gen375_cyclix_var;
	gen376_cyclix_var = genpsticky_glbl_regfile[4];
	gen183_pipex_syncbuf[4] = gen376_cyclix_var;
	gen377_cyclix_var = genpsticky_glbl_regfile[5];
	gen183_pipex_syncbuf[5] = gen377_cyclix_var;
	gen378_cyclix_var = genpsticky_glbl_regfile[6];
	gen183_pipex_syncbuf[6] = gen378_cyclix_var;
	gen379_cyclix_var = genpsticky_glbl_regfile[7];
	gen183_pipex_syncbuf[7] = gen379_cyclix_var;
	gen380_cyclix_var = genpsticky_glbl_regfile[8];
	gen183_pipex_syncbuf[8] = gen380_cyclix_var;
	gen381_cyclix_var = genpsticky_glbl_regfile[9];
	gen183_pipex_syncbuf[9] = gen381_cyclix_var;
	gen382_cyclix_var = genpsticky_glbl_regfile[10];
	gen183_pipex_syncbuf[10] = gen382_cyclix_var;
	gen383_cyclix_var = genpsticky_glbl_regfile[11];
	gen183_pipex_syncbuf[11] = gen383_cyclix_var;
	gen384_cyclix_var = genpsticky_glbl_regfile[12];
	gen183_pipex_syncbuf[12] = gen384_cyclix_var;
	gen385_cyclix_var = genpsticky_glbl_regfile[13];
	gen183_pipex_syncbuf[13] = gen385_cyclix_var;
	gen386_cyclix_var = genpsticky_glbl_regfile[14];
	gen183_pipex_syncbuf[14] = gen386_cyclix_var;
	gen387_cyclix_var = genpsticky_glbl_regfile[15];
	gen183_pipex_syncbuf[15] = gen387_cyclix_var;
	gen388_cyclix_var = genpsticky_glbl_regfile[16];
	gen183_pipex_syncbuf[16] = gen388_cyclix_var;
	gen389_cyclix_var = genpsticky_glbl_regfile[17];
	gen183_pipex_syncbuf[17] = gen389_cyclix_var;
	gen390_cyclix_var = genpsticky_glbl_regfile[18];
	gen183_pipex_syncbuf[18] = gen390_cyclix_var;
	gen391_cyclix_var = genpsticky_glbl_regfile[19];
	gen183_pipex_syncbuf[19] = gen391_cyclix_var;
	gen392_cyclix_var = genpsticky_glbl_regfile[20];
	gen183_pipex_syncbuf[20] = gen392_cyclix_var;
	gen393_cyclix_var = genpsticky_glbl_regfile[21];
	gen183_pipex_syncbuf[21] = gen393_cyclix_var;
	gen394_cyclix_var = genpsticky_glbl_regfile[22];
	gen183_pipex_syncbuf[22] = gen394_cyclix_var;
	gen395_cyclix_var = genpsticky_glbl_regfile[23];
	gen183_pipex_syncbuf[23] = gen395_cyclix_var;
	gen396_cyclix_var = genpsticky_glbl_regfile[24];
	gen183_pipex_syncbuf[24] = gen396_cyclix_var;
	gen397_cyclix_var = genpsticky_glbl_regfile[25];
	gen183_pipex_syncbuf[25] = gen397_cyclix_var;
	gen398_cyclix_var = genpsticky_glbl_regfile[26];
	gen183_pipex_syncbuf[26] = gen398_cyclix_var;
	gen399_cyclix_var = genpsticky_glbl_regfile[27];
	gen183_pipex_syncbuf[27] = gen399_cyclix_var;
	gen400_cyclix_var = genpsticky_glbl_regfile[28];
	gen183_pipex_syncbuf[28] = gen400_cyclix_var;
	gen401_cyclix_var = genpsticky_glbl_regfile[29];
	gen183_pipex_syncbuf[29] = gen401_cyclix_var;
	gen402_cyclix_var = genpsticky_glbl_regfile[30];
	gen183_pipex_syncbuf[30] = gen402_cyclix_var;
	gen403_cyclix_var = genpsticky_glbl_regfile[31];
	gen183_pipex_syncbuf[31] = gen403_cyclix_var;
	gen178_pipex_syncreq = 32'd1;
	gen179_pipex_syncbuf = genpstage_MEMWB_jump_req;
	gen180_pipex_syncreq = 32'd1;
	gen181_pipex_syncbuf = genpstage_MEMWB_jump_vector;
	gen342_pipex_var = genpstage_MEMWB_jump_req;
	gen404_cyclix_var = gen342_pipex_var;
	gen14_rtl_var = gen404_cyclix_var;
	if (gen14_rtl_var)
		begin
		genpstage_MEMWB_genpctrl_flushreq = (genpstage_MEMWB_genpctrl_flushreq | genpstage_MEMWB_genpctrl_active_glbl);
		end
	gen343_pipex_var = genpstage_MEMWB_mem_req;
	gen405_cyclix_var = gen343_pipex_var;
	gen15_rtl_var = gen405_cyclix_var;
	if (gen15_rtl_var)
		begin
		gen344_pipex_var = ~genpstage_MEMWB_data_req_done;
		gen345_pipex_var = gen344_pipex_var;
		gen406_cyclix_var = gen345_pipex_var;
		gen16_rtl_var = gen406_cyclix_var;
		if (gen16_rtl_var)
			begin
			genpstage_MEMWB_data_busreq.addr = genpstage_MEMWB_mem_addr;
			genpstage_MEMWB_data_busreq.be = 32'd15;
			genpstage_MEMWB_data_busreq.wdata = genpstage_MEMWB_mem_wdata;
			gen407_cyclix_var = genpstage_MEMWB_genpctrl_active_glbl;
			gen17_rtl_var = gen407_cyclix_var;
			if (gen17_rtl_var)
				begin
				gen408_cyclix_var = ~genmcopipe_data_mem_full_flag;
				gen409_cyclix_var = gen408_cyclix_var;
				gen18_rtl_var = gen409_cyclix_var;
				if (gen18_rtl_var)
					begin
					gen360_pipex_req_struct.we = genpstage_MEMWB_mem_cmd;
					gen360_pipex_req_struct.wdata = genpstage_MEMWB_data_busreq;
					gen19_rtl_var = !rst_i;
					gen20_rtl_var = gen19_rtl_var;
					if (gen20_rtl_var)
						begin
						genmcopipe_data_mem_req_genfifo_req_o = 32'd1;
						gen21_rtl_var = genmcopipe_data_mem_req_genfifo_reqbuf_req;
						if (gen21_rtl_var)
							begin
							gen410_cyclix_var = 32'd0;
							end
						gen22_rtl_var = 1'd0;
						gen22_rtl_var = (gen22_rtl_var || gen21_rtl_var);
						gen22_rtl_var = !gen22_rtl_var;
						if (gen22_rtl_var)
							begin
							genmcopipe_data_mem_req_genfifo_wdata_bo = gen360_pipex_req_struct;
							gen410_cyclix_var = genmcopipe_data_mem_req_genfifo_ack_i;
							end
						genmcopipe_data_mem_req_genfifo_reqbuf_req = 32'd1;
						end
					gen411_cyclix_var = gen410_cyclix_var;
					gen23_rtl_var = gen411_cyclix_var;
					if (gen23_rtl_var)
						begin
						gen346_pipex_var = 32'd1;
						gen412_cyclix_var = !genpstage_MEMWB_mem_cmd;
						genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdreq_pending = gen412_cyclix_var;
						genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_tid = genmcopipe_data_mem_wr_ptr;
						genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_if_id = 1'd0;
						gen413_cyclix_var = genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdreq_pending;
						gen24_rtl_var = gen413_cyclix_var;
						if (gen24_rtl_var)
							begin
							genmcopipe_data_mem_wr_done = 32'd1;
							end
						end
					end
				end
			genpstage_MEMWB_data_req_done = gen346_pipex_var;
			end
		gen347_pipex_var = ~genpstage_MEMWB_data_req_done;
		gen348_pipex_var = gen347_pipex_var;
		gen414_cyclix_var = gen348_pipex_var;
		gen25_rtl_var = gen414_cyclix_var;
		if (gen25_rtl_var)
			begin
			genpstage_MEMWB_genpctrl_stalled_glbl = (genpstage_MEMWB_genpctrl_stalled_glbl | genpstage_MEMWB_genpctrl_active_glbl);
			genpstage_MEMWB_genpctrl_active_glbl = 32'd0;
			end
		end
	gen349_pipex_var = genpstage_MEMWB_mem_req;
	gen415_cyclix_var = gen349_pipex_var;
	gen26_rtl_var = gen415_cyclix_var;
	if (gen26_rtl_var)
		begin
		gen350_pipex_var = ~genpstage_MEMWB_mem_cmd;
		gen351_pipex_var = gen350_pipex_var;
		gen416_cyclix_var = gen351_pipex_var;
		gen27_rtl_var = gen416_cyclix_var;
		if (gen27_rtl_var)
			begin
			gen417_cyclix_var = genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_resp_done;
			gen28_rtl_var = gen417_cyclix_var;
			if (gen28_rtl_var)
				begin
				genpstage_MEMWB_mem_rdata = genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdata;
				end
			gen352_pipex_var = genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_resp_done;
			gen353_pipex_var = gen352_pipex_var;
			gen418_cyclix_var = gen353_pipex_var;
			gen29_rtl_var = gen418_cyclix_var;
			if (gen29_rtl_var)
				begin
				genpstage_MEMWB_rd_rdy = 32'd1;
				end
			gen354_pipex_var = 1'd0;
			gen354_pipex_var = (gen354_pipex_var || gen353_pipex_var);
			gen354_pipex_var = !gen354_pipex_var;
			gen419_cyclix_var = gen354_pipex_var;
			gen30_rtl_var = gen419_cyclix_var;
			if (gen30_rtl_var)
				begin
				genpstage_MEMWB_genpctrl_stalled_glbl = (genpstage_MEMWB_genpctrl_stalled_glbl | genpstage_MEMWB_genpctrl_active_glbl);
				genpstage_MEMWB_genpctrl_active_glbl = 32'd0;
				end
			end
		end
	gen355_pipex_var = (genpstage_MEMWB_rd_source == 32'd5);
	gen356_pipex_var = gen355_pipex_var;
	gen420_cyclix_var = gen356_pipex_var;
	gen31_rtl_var = gen420_cyclix_var;
	if (gen31_rtl_var)
		begin
		genpstage_MEMWB_rd_wdata = genpstage_MEMWB_mem_rdata;
		end
	gen357_pipex_var = genpstage_MEMWB_rd_req;
	gen421_cyclix_var = gen357_pipex_var;
	gen32_rtl_var = gen421_cyclix_var;
	if (gen32_rtl_var)
		begin
		gen182_pipex_syncreq = 32'd1;
		gen183_pipex_syncbuf[genpstage_MEMWB_rd_addr] = genpstage_MEMWB_rd_wdata;
		end
	genpstage_MEMWB_genpctrl_nevictable = (genpstage_MEMWB_genpctrl_nevictable || genpstage_MEMWB_genmcopipe_handle_data_mem_genvar_rdreq_pending);
	gen422_cyclix_var = genpstage_MEMWB_genpctrl_stalled_glbl;
	gen33_rtl_var = gen422_cyclix_var;
	if (gen33_rtl_var)
		begin
		genpstage_MEMWB_genpctrl_finish = 32'd0;
		genpstage_MEMWB_genpctrl_succ = 32'd0;
		end
	gen423_cyclix_var = 1'd0;
	gen423_cyclix_var = (gen423_cyclix_var || gen422_cyclix_var);
	gen423_cyclix_var = !gen423_cyclix_var;
	gen34_rtl_var = gen423_cyclix_var;
	if (gen34_rtl_var)
		begin
		genpstage_MEMWB_genpctrl_finish = genpstage_MEMWB_genpctrl_occupied;
		genpstage_MEMWB_genpctrl_succ = genpstage_MEMWB_genpctrl_active_glbl;
		end
	gen424_cyclix_var = genpstage_MEMWB_genpctrl_succ;
	gen35_rtl_var = gen424_cyclix_var;
	if (gen35_rtl_var)
		begin
		gen425_cyclix_var = gen178_pipex_syncreq;
		gen36_rtl_var = gen425_cyclix_var;
		if (gen36_rtl_var)
			begin
			genpsticky_glbl_jump_req_cmd = gen179_pipex_syncbuf;
			end
		gen426_cyclix_var = gen180_pipex_syncreq;
		gen37_rtl_var = gen426_cyclix_var;
		if (gen37_rtl_var)
			begin
			genpsticky_glbl_jump_vector_cmd = gen181_pipex_syncbuf;
			end
		gen427_cyclix_var = gen182_pipex_syncreq;
		gen38_rtl_var = gen427_cyclix_var;
		if (gen38_rtl_var)
			begin
			gen428_cyclix_var = gen183_pipex_syncbuf[1];
			genpsticky_glbl_regfile[1] = gen428_cyclix_var;
			gen429_cyclix_var = gen183_pipex_syncbuf[2];
			genpsticky_glbl_regfile[2] = gen429_cyclix_var;
			gen430_cyclix_var = gen183_pipex_syncbuf[3];
			genpsticky_glbl_regfile[3] = gen430_cyclix_var;
			gen431_cyclix_var = gen183_pipex_syncbuf[4];
			genpsticky_glbl_regfile[4] = gen431_cyclix_var;
			gen432_cyclix_var = gen183_pipex_syncbuf[5];
			genpsticky_glbl_regfile[5] = gen432_cyclix_var;
			gen433_cyclix_var = gen183_pipex_syncbuf[6];
			genpsticky_glbl_regfile[6] = gen433_cyclix_var;
			gen434_cyclix_var = gen183_pipex_syncbuf[7];
			genpsticky_glbl_regfile[7] = gen434_cyclix_var;
			gen435_cyclix_var = gen183_pipex_syncbuf[8];
			genpsticky_glbl_regfile[8] = gen435_cyclix_var;
			gen436_cyclix_var = gen183_pipex_syncbuf[9];
			genpsticky_glbl_regfile[9] = gen436_cyclix_var;
			gen437_cyclix_var = gen183_pipex_syncbuf[10];
			genpsticky_glbl_regfile[10] = gen437_cyclix_var;
			gen438_cyclix_var = gen183_pipex_syncbuf[11];
			genpsticky_glbl_regfile[11] = gen438_cyclix_var;
			gen439_cyclix_var = gen183_pipex_syncbuf[12];
			genpsticky_glbl_regfile[12] = gen439_cyclix_var;
			gen440_cyclix_var = gen183_pipex_syncbuf[13];
			genpsticky_glbl_regfile[13] = gen440_cyclix_var;
			gen441_cyclix_var = gen183_pipex_syncbuf[14];
			genpsticky_glbl_regfile[14] = gen441_cyclix_var;
			gen442_cyclix_var = gen183_pipex_syncbuf[15];
			genpsticky_glbl_regfile[15] = gen442_cyclix_var;
			gen443_cyclix_var = gen183_pipex_syncbuf[16];
			genpsticky_glbl_regfile[16] = gen443_cyclix_var;
			gen444_cyclix_var = gen183_pipex_syncbuf[17];
			genpsticky_glbl_regfile[17] = gen444_cyclix_var;
			gen445_cyclix_var = gen183_pipex_syncbuf[18];
			genpsticky_glbl_regfile[18] = gen445_cyclix_var;
			gen446_cyclix_var = gen183_pipex_syncbuf[19];
			genpsticky_glbl_regfile[19] = gen446_cyclix_var;
			gen447_cyclix_var = gen183_pipex_syncbuf[20];
			genpsticky_glbl_regfile[20] = gen447_cyclix_var;
			gen448_cyclix_var = gen183_pipex_syncbuf[21];
			genpsticky_glbl_regfile[21] = gen448_cyclix_var;
			gen449_cyclix_var = gen183_pipex_syncbuf[22];
			genpsticky_glbl_regfile[22] = gen449_cyclix_var;
			gen450_cyclix_var = gen183_pipex_syncbuf[23];
			genpsticky_glbl_regfile[23] = gen450_cyclix_var;
			gen451_cyclix_var = gen183_pipex_syncbuf[24];
			genpsticky_glbl_regfile[24] = gen451_cyclix_var;
			gen452_cyclix_var = gen183_pipex_syncbuf[25];
			genpsticky_glbl_regfile[25] = gen452_cyclix_var;
			gen453_cyclix_var = gen183_pipex_syncbuf[26];
			genpsticky_glbl_regfile[26] = gen453_cyclix_var;
			gen454_cyclix_var = gen183_pipex_syncbuf[27];
			genpsticky_glbl_regfile[27] = gen454_cyclix_var;
			gen455_cyclix_var = gen183_pipex_syncbuf[28];
			genpsticky_glbl_regfile[28] = gen455_cyclix_var;
			gen456_cyclix_var = gen183_pipex_syncbuf[29];
			genpsticky_glbl_regfile[29] = gen456_cyclix_var;
			gen457_cyclix_var = gen183_pipex_syncbuf[30];
			genpsticky_glbl_regfile[30] = gen457_cyclix_var;
			gen458_cyclix_var = gen183_pipex_syncbuf[31];
			genpsticky_glbl_regfile[31] = gen458_cyclix_var;
			end
		end
	gen459_cyclix_var = genpstage_MEMWB_genpctrl_finish;
	gen39_rtl_var = gen459_cyclix_var;
	if (gen39_rtl_var)
		begin
		genpstage_MEMWB_genpctrl_active_glbl = 32'd0;
		genpstage_MEMWB_genpctrl_killed_glbl = 32'd0;
		genpstage_MEMWB_genpctrl_stalled_glbl = 32'd0;
		end
	gen460_cyclix_var = ~genpstage_MEMWB_genpctrl_stalled_glbl;
	genpstage_MEMWB_genpctrl_rdy = gen460_cyclix_var;
	genpstage_MEMWB_genpctrl_working = (genpstage_MEMWB_genpctrl_succ | genpstage_MEMWB_genpctrl_stalled_glbl);
	genpstage_EXEC_genpctrl_succ = 32'd0;
	genpstage_EXEC_genpctrl_working = 32'd0;
	gen461_cyclix_var = genpstage_EXEC_genpctrl_stalled_glbl;
	gen40_rtl_var = gen461_cyclix_var;
	if (gen40_rtl_var)
		begin
		genpstage_EXEC_genpctrl_new = 32'd0;
		genpstage_EXEC_genpctrl_stalled_glbl = 32'd0;
		gen462_cyclix_var = !genpstage_EXEC_genpctrl_killed_glbl;
		genpstage_EXEC_genpctrl_active_glbl = gen462_cyclix_var;
		end
	gen463_cyclix_var = 1'd0;
	gen463_cyclix_var = (gen463_cyclix_var || gen461_cyclix_var);
	gen463_cyclix_var = !gen463_cyclix_var;
	gen41_rtl_var = gen463_cyclix_var;
	if (gen41_rtl_var)
		begin
		genpstage_EXEC_genpctrl_new = (genpstage_EXEC_genpctrl_active_glbl || genpstage_EXEC_genpctrl_killed_glbl);
		end
	genpstage_EXEC_genpctrl_finish = 32'd0;
	genpstage_EXEC_genpctrl_flushreq = 32'd0;
	genpstage_EXEC_genpctrl_nevictable = 32'd0;
	genpstage_EXEC_genpctrl_occupied = (genpstage_EXEC_genpctrl_active_glbl | genpstage_EXEC_genpctrl_killed_glbl);
	genpstage_EXEC_curinstr_addr = genpstage_EXEC_curinstr_addr_genglbl;
	genpstage_EXEC_nextinstr_addr = genpstage_EXEC_nextinstr_addr_genglbl;
	genpstage_EXEC_genpctrl_flushreq = (genpstage_EXEC_genpctrl_flushreq | genpstage_MEMWB_genpctrl_flushreq);
	gen464_cyclix_var = genpstage_EXEC_genpctrl_occupied;
	gen42_rtl_var = gen464_cyclix_var;
	if (gen42_rtl_var)
		begin
		gen465_cyclix_var = genpstage_EXEC_genpctrl_new;
		gen43_rtl_var = gen465_cyclix_var;
		if (gen43_rtl_var)
			begin
			genpstage_EXEC_rs1_rdata = 32'd0;
			genpstage_EXEC_rs2_rdata = 32'd0;
			genpstage_EXEC_irq_mcause = 32'd0;
			genpstage_EXEC_irq_recv = 32'd0;
			end
		gen466_cyclix_var = genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
		gen44_rtl_var = gen466_cyclix_var;
		if (gen44_rtl_var)
			begin
			gen467_cyclix_var = (genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_if_id == 1'd0);
			gen468_cyclix_var = gen467_cyclix_var;
			gen45_rtl_var = gen468_cyclix_var;
			if (gen45_rtl_var)
				begin
				gen469_cyclix_var = (genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_tid == genmcopipe_instr_mem_rd_ptr);
				gen470_cyclix_var = gen469_cyclix_var;
				gen46_rtl_var = gen470_cyclix_var;
				if (gen46_rtl_var)
					begin
					gen47_rtl_var = !rst_i;
					gen48_rtl_var = gen47_rtl_var;
					if (gen48_rtl_var)
						begin
						gen471_cyclix_var = 32'd0;
						gen49_rtl_var = genmcopipe_instr_mem_resp_genfifo_buf_req;
						if (gen49_rtl_var)
							begin
							gen471_cyclix_var = 32'd1;
							gen361_pipex_mcopipe_rdata = genmcopipe_instr_mem_resp_genfifo_buf_rdata;
							genmcopipe_instr_mem_resp_genfifo_buf_req = 32'd0;
							genmcopipe_instr_mem_resp_genfifo_ack_o = 32'd1;
							end
						end
					gen472_cyclix_var = gen471_cyclix_var;
					gen50_rtl_var = gen472_cyclix_var;
					if (gen50_rtl_var)
						begin
						genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdreq_pending = 32'd0;
						genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_resp_done = 32'd1;
						genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdata = gen361_pipex_mcopipe_rdata;
						genmcopipe_instr_mem_rd_done = 32'd1;
						end
					end
				end
			end
		gen362_pipex_genpstage_EXEC_mcopipe_rdreq_inprogress = 32'd0;
		gen362_pipex_genpstage_EXEC_mcopipe_rdreq_inprogress = (gen362_pipex_genpstage_EXEC_mcopipe_rdreq_inprogress || genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdreq_pending);
		gen473_cyclix_var = genpstage_EXEC_genpctrl_flushreq;
		gen51_rtl_var = gen473_cyclix_var;
		if (gen51_rtl_var)
			begin
			gen474_cyclix_var = genpstage_EXEC_genpctrl_active_glbl;
			gen52_rtl_var = gen474_cyclix_var;
			if (gen52_rtl_var)
				begin
				genpstage_EXEC_genpctrl_active_glbl = 32'd0;
				genpstage_EXEC_genpctrl_killed_glbl = 32'd1;
				end
			end
		end
	gen475_cyclix_var = 1'd0;
	gen475_cyclix_var = (gen475_cyclix_var || gen464_cyclix_var);
	gen475_cyclix_var = !gen475_cyclix_var;
	gen53_rtl_var = gen475_cyclix_var;
	if (gen53_rtl_var)
		begin
		genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_resp_done = 32'd0;
		genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdreq_pending = 32'd0;
		end
	gen476_cyclix_var = genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_resp_done;
	gen54_rtl_var = gen476_cyclix_var;
	if (gen54_rtl_var)
		begin
		genpstage_EXEC_instr_code = genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdata;
		end
	gen191_pipex_var = genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_resp_done;
	gen192_pipex_var = ~gen191_pipex_var;
	gen193_pipex_var = gen192_pipex_var;
	gen477_cyclix_var = gen193_pipex_var;
	gen55_rtl_var = gen477_cyclix_var;
	if (gen55_rtl_var)
		begin
		genpstage_EXEC_genpctrl_stalled_glbl = (genpstage_EXEC_genpctrl_stalled_glbl | genpstage_EXEC_genpctrl_active_glbl);
		genpstage_EXEC_genpctrl_active_glbl = 32'd0;
		end
	gen194_pipex_var = genpstage_EXEC_instr_code[6:0];
	genpstage_EXEC_opcode = gen194_pipex_var;
	genpstage_EXEC_alu_unsigned = 32'd0;
	gen195_pipex_var = genpstage_EXEC_instr_code[19:15];
	genpstage_EXEC_rs1_addr = gen195_pipex_var;
	gen196_pipex_var = genpstage_EXEC_instr_code[24:20];
	genpstage_EXEC_rs2_addr = gen196_pipex_var;
	gen197_pipex_var = genpstage_EXEC_instr_code[11:7];
	genpstage_EXEC_rd_addr = gen197_pipex_var;
	gen198_pipex_var = genpstage_EXEC_instr_code[14:12];
	genpstage_EXEC_funct3 = gen198_pipex_var;
	gen199_pipex_var = genpstage_EXEC_instr_code[31:25];
	genpstage_EXEC_funct7 = gen199_pipex_var;
	gen200_pipex_var = genpstage_EXEC_instr_code[24:20];
	genpstage_EXEC_shamt = gen200_pipex_var;
	gen201_pipex_var = genpstage_EXEC_instr_code[27:24];
	genpstage_EXEC_pred = gen201_pipex_var;
	gen202_pipex_var = genpstage_EXEC_instr_code[23:20];
	genpstage_EXEC_succ = gen202_pipex_var;
	gen203_pipex_var = genpstage_EXEC_instr_code[31:20];
	genpstage_EXEC_csrnum = gen203_pipex_var;
	gen204_pipex_var = genpstage_EXEC_instr_code[19:15];
	genpstage_EXEC_zimm = gen204_pipex_var;
	gen205_pipex_var = genpstage_EXEC_instr_code[31:20];
	gen206_pipex_var = gen205_pipex_var[31];
	gen207_pipex_var = {gen206_pipex_var, gen206_pipex_var, gen206_pipex_var, gen206_pipex_var, gen206_pipex_var, gen206_pipex_var, gen206_pipex_var, gen206_pipex_var, gen206_pipex_var, gen206_pipex_var, gen206_pipex_var, gen206_pipex_var, gen206_pipex_var, gen206_pipex_var, gen206_pipex_var, gen206_pipex_var, gen206_pipex_var, gen206_pipex_var, gen206_pipex_var, gen206_pipex_var, gen205_pipex_var};
	genpstage_EXEC_immediate_I = gen207_pipex_var;
	gen208_pipex_var = genpstage_EXEC_instr_code[31:25];
	gen209_pipex_var = genpstage_EXEC_instr_code[11:7];
	gen210_pipex_var = {gen208_pipex_var, gen209_pipex_var};
	gen211_pipex_var = gen210_pipex_var[11];
	gen212_pipex_var = {gen211_pipex_var, gen211_pipex_var, gen211_pipex_var, gen211_pipex_var, gen211_pipex_var, gen211_pipex_var, gen211_pipex_var, gen211_pipex_var, gen211_pipex_var, gen211_pipex_var, gen211_pipex_var, gen211_pipex_var, gen211_pipex_var, gen211_pipex_var, gen211_pipex_var, gen211_pipex_var, gen211_pipex_var, gen211_pipex_var, gen211_pipex_var, gen211_pipex_var, gen210_pipex_var};
	genpstage_EXEC_immediate_S = gen212_pipex_var;
	gen213_pipex_var = genpstage_EXEC_instr_code[31];
	gen214_pipex_var = genpstage_EXEC_instr_code[7];
	gen215_pipex_var = genpstage_EXEC_instr_code[30:25];
	gen216_pipex_var = genpstage_EXEC_instr_code[11:8];
	gen217_pipex_var = {gen213_pipex_var, gen214_pipex_var, gen215_pipex_var, gen216_pipex_var, 1'd0};
	gen218_pipex_var = gen217_pipex_var[12];
	gen219_pipex_var = {gen218_pipex_var, gen218_pipex_var, gen218_pipex_var, gen218_pipex_var, gen218_pipex_var, gen218_pipex_var, gen218_pipex_var, gen218_pipex_var, gen218_pipex_var, gen218_pipex_var, gen218_pipex_var, gen218_pipex_var, gen218_pipex_var, gen218_pipex_var, gen218_pipex_var, gen218_pipex_var, gen218_pipex_var, gen218_pipex_var, gen218_pipex_var, gen217_pipex_var};
	genpstage_EXEC_immediate_B = gen219_pipex_var;
	gen220_pipex_var = genpstage_EXEC_instr_code[31:12];
	gen221_pipex_var = {gen220_pipex_var, 12'd0};
	genpstage_EXEC_immediate_U = gen221_pipex_var;
	gen222_pipex_var = genpstage_EXEC_instr_code[31];
	gen223_pipex_var = genpstage_EXEC_instr_code[19:12];
	gen224_pipex_var = genpstage_EXEC_instr_code[20];
	gen225_pipex_var = genpstage_EXEC_instr_code[30:21];
	gen226_pipex_var = {gen222_pipex_var, gen223_pipex_var, gen224_pipex_var, gen225_pipex_var, 1'd0};
	gen227_pipex_var = gen226_pipex_var[20];
	gen228_pipex_var = {gen227_pipex_var, gen227_pipex_var, gen227_pipex_var, gen227_pipex_var, gen227_pipex_var, gen227_pipex_var, gen227_pipex_var, gen227_pipex_var, gen227_pipex_var, gen227_pipex_var, gen227_pipex_var, gen226_pipex_var};
	genpstage_EXEC_immediate_J = gen228_pipex_var;
	case (genpstage_EXEC_opcode)
		55:
			begin
			genpstage_EXEC_op1_source = 32'd1;
			genpstage_EXEC_rd_req = 32'd1;
			genpstage_EXEC_rd_source = 32'd0;
			genpstage_EXEC_immediate = genpstage_EXEC_immediate_U;
			end
		23:
			begin
			genpstage_EXEC_op1_source = 32'd2;
			genpstage_EXEC_op2_source = 32'd1;
			genpstage_EXEC_alu_req = 32'd1;
			genpstage_EXEC_alu_opcode = 32'd0;
			genpstage_EXEC_rd_req = 32'd1;
			genpstage_EXEC_rd_source = 32'd1;
			genpstage_EXEC_immediate = genpstage_EXEC_immediate_U;
			end
		111:
			begin
			genpstage_EXEC_op1_source = 32'd2;
			genpstage_EXEC_op2_source = 32'd1;
			genpstage_EXEC_alu_req = 32'd1;
			genpstage_EXEC_alu_opcode = 32'd0;
			genpstage_EXEC_rd_req = 32'd1;
			genpstage_EXEC_rd_source = 32'd4;
			genpstage_EXEC_jump_req = 32'd1;
			genpstage_EXEC_jump_src = 32'd1;
			genpstage_EXEC_immediate = genpstage_EXEC_immediate_J;
			end
		103:
			begin
			genpstage_EXEC_rs1_req = 32'd1;
			genpstage_EXEC_op1_source = 32'd0;
			genpstage_EXEC_op2_source = 32'd1;
			genpstage_EXEC_alu_req = 32'd1;
			genpstage_EXEC_alu_opcode = 32'd0;
			genpstage_EXEC_rd_req = 32'd1;
			genpstage_EXEC_rd_source = 32'd4;
			genpstage_EXEC_jump_req = 32'd1;
			genpstage_EXEC_jump_src = 32'd1;
			genpstage_EXEC_immediate = genpstage_EXEC_immediate_I;
			end
		99:
			begin
			genpstage_EXEC_rs1_req = 32'd1;
			genpstage_EXEC_rs2_req = 32'd1;
			genpstage_EXEC_alu_req = 32'd1;
			genpstage_EXEC_alu_opcode = 32'd1;
			genpstage_EXEC_jump_req_cond = 32'd1;
			genpstage_EXEC_jump_src = 32'd1;
			genpstage_EXEC_immediate = genpstage_EXEC_immediate_B;
			gen229_pipex_var = (genpstage_EXEC_funct3 == 32'd6);
			gen230_pipex_var = (genpstage_EXEC_funct3 == 32'd7);
			gen231_pipex_var = (gen229_pipex_var | gen230_pipex_var);
			gen232_pipex_var = gen231_pipex_var;
			gen478_cyclix_var = gen232_pipex_var;
			gen56_rtl_var = gen478_cyclix_var;
			if (gen56_rtl_var)
				begin
				genpstage_EXEC_alu_unsigned = 32'd1;
				end
			end
		3:
			begin
			genpstage_EXEC_rs1_req = 32'd1;
			genpstage_EXEC_op1_source = 32'd0;
			genpstage_EXEC_op2_source = 32'd1;
			genpstage_EXEC_rd_req = 32'd1;
			genpstage_EXEC_rd_source = 32'd5;
			genpstage_EXEC_alu_req = 32'd1;
			genpstage_EXEC_mem_req = 32'd1;
			genpstage_EXEC_mem_cmd = 32'd0;
			genpstage_EXEC_immediate = genpstage_EXEC_immediate_I;
			end
		35:
			begin
			genpstage_EXEC_rs1_req = 32'd1;
			genpstage_EXEC_rs2_req = 32'd1;
			genpstage_EXEC_op1_source = 32'd0;
			genpstage_EXEC_op2_source = 32'd1;
			genpstage_EXEC_alu_req = 32'd1;
			genpstage_EXEC_mem_req = 32'd1;
			genpstage_EXEC_mem_cmd = 32'd1;
			genpstage_EXEC_immediate = genpstage_EXEC_immediate_S;
			end
		19:
			begin
			genpstage_EXEC_rs1_req = 32'd1;
			genpstage_EXEC_op1_source = 32'd0;
			genpstage_EXEC_op2_source = 32'd1;
			genpstage_EXEC_rd_req = 32'd1;
			genpstage_EXEC_immediate = genpstage_EXEC_immediate_I;
			genpstage_EXEC_alu_req = 32'd1;
			case (genpstage_EXEC_funct3)
				0:
					begin
					genpstage_EXEC_alu_opcode = 32'd0;
					genpstage_EXEC_rd_source = 32'd1;
					end
				1:
					begin
					genpstage_EXEC_alu_opcode = 32'd4;
					genpstage_EXEC_rd_source = 32'd1;
					gen233_pipex_var = genpstage_EXEC_instr_code[24:20];
					gen234_pipex_var = {27'd0, gen233_pipex_var};
					genpstage_EXEC_immediate = gen234_pipex_var;
					end
				2:
					begin
					genpstage_EXEC_alu_opcode = 32'd1;
					genpstage_EXEC_rd_source = 32'd2;
					end
				3:
					begin
					genpstage_EXEC_alu_opcode = 32'd1;
					genpstage_EXEC_alu_unsigned = 32'd1;
					genpstage_EXEC_rd_source = 32'd2;
					end
				4:
					begin
					genpstage_EXEC_alu_opcode = 32'd7;
					genpstage_EXEC_rd_source = 32'd1;
					end
				5:
					begin
					gen235_pipex_var = genpstage_EXEC_instr_code[30];
					gen236_pipex_var = gen235_pipex_var;
					gen479_cyclix_var = gen236_pipex_var;
					gen57_rtl_var = gen479_cyclix_var;
					if (gen57_rtl_var)
						begin
						genpstage_EXEC_alu_opcode = 32'd6;
						end
					gen237_pipex_var = 1'd0;
					gen237_pipex_var = (gen237_pipex_var || gen236_pipex_var);
					gen237_pipex_var = !gen237_pipex_var;
					gen480_cyclix_var = gen237_pipex_var;
					gen58_rtl_var = gen480_cyclix_var;
					if (gen58_rtl_var)
						begin
						genpstage_EXEC_alu_opcode = 32'd5;
						end
					genpstage_EXEC_rd_source = 32'd1;
					gen238_pipex_var = genpstage_EXEC_instr_code[24:20];
					gen239_pipex_var = {27'd0, gen238_pipex_var};
					genpstage_EXEC_immediate = gen239_pipex_var;
					end
				6:
					begin
					genpstage_EXEC_alu_opcode = 32'd3;
					genpstage_EXEC_rd_source = 32'd1;
					end
				7:
					begin
					genpstage_EXEC_alu_opcode = 32'd2;
					genpstage_EXEC_rd_source = 32'd1;
					end
			endcase
			end
		51:
			begin
			genpstage_EXEC_rs1_req = 32'd1;
			genpstage_EXEC_rs2_req = 32'd1;
			genpstage_EXEC_op1_source = 32'd0;
			genpstage_EXEC_op2_source = 32'd0;
			genpstage_EXEC_rd_req = 32'd1;
			genpstage_EXEC_rd_source = 32'd1;
			genpstage_EXEC_alu_req = 32'd1;
			case (genpstage_EXEC_funct3)
				0:
					begin
					gen240_pipex_var = genpstage_EXEC_instr_code[30];
					gen241_pipex_var = gen240_pipex_var;
					gen481_cyclix_var = gen241_pipex_var;
					gen59_rtl_var = gen481_cyclix_var;
					if (gen59_rtl_var)
						begin
						genpstage_EXEC_alu_opcode = 32'd1;
						end
					gen242_pipex_var = 1'd0;
					gen242_pipex_var = (gen242_pipex_var || gen241_pipex_var);
					gen242_pipex_var = !gen242_pipex_var;
					gen482_cyclix_var = gen242_pipex_var;
					gen60_rtl_var = gen482_cyclix_var;
					if (gen60_rtl_var)
						begin
						genpstage_EXEC_alu_opcode = 32'd0;
						end
					genpstage_EXEC_rd_source = 32'd1;
					end
				1:
					begin
					genpstage_EXEC_alu_opcode = 32'd4;
					genpstage_EXEC_rd_source = 32'd1;
					end
				2:
					begin
					genpstage_EXEC_alu_opcode = 32'd1;
					genpstage_EXEC_rd_source = 32'd2;
					end
				3:
					begin
					genpstage_EXEC_alu_opcode = 32'd1;
					genpstage_EXEC_alu_unsigned = 32'd1;
					genpstage_EXEC_rd_source = 32'd2;
					end
				4:
					begin
					genpstage_EXEC_alu_opcode = 32'd7;
					genpstage_EXEC_rd_source = 32'd1;
					end
				5:
					begin
					gen243_pipex_var = genpstage_EXEC_instr_code[30];
					gen244_pipex_var = gen243_pipex_var;
					gen483_cyclix_var = gen244_pipex_var;
					gen61_rtl_var = gen483_cyclix_var;
					if (gen61_rtl_var)
						begin
						genpstage_EXEC_alu_opcode = 32'd6;
						end
					gen245_pipex_var = 1'd0;
					gen245_pipex_var = (gen245_pipex_var || gen244_pipex_var);
					gen245_pipex_var = !gen245_pipex_var;
					gen484_cyclix_var = gen245_pipex_var;
					gen62_rtl_var = gen484_cyclix_var;
					if (gen62_rtl_var)
						begin
						genpstage_EXEC_alu_opcode = 32'd5;
						end
					genpstage_EXEC_rd_source = 32'd1;
					end
				6:
					begin
					genpstage_EXEC_alu_opcode = 32'd3;
					genpstage_EXEC_rd_source = 32'd1;
					end
				7:
					begin
					genpstage_EXEC_alu_opcode = 32'd2;
					genpstage_EXEC_rd_source = 32'd1;
					end
			endcase
			end
		15:
			begin
			genpstage_EXEC_fencereq = 32'd1;
			end
		115:
			begin
			case (genpstage_EXEC_funct3)
				0:
					begin
					gen246_pipex_var = genpstage_EXEC_instr_code[20];
					gen247_pipex_var = gen246_pipex_var;
					gen485_cyclix_var = gen247_pipex_var;
					gen63_rtl_var = gen485_cyclix_var;
					if (gen63_rtl_var)
						begin
						genpstage_EXEC_ebreakreq = 32'd1;
						end
					gen248_pipex_var = 1'd0;
					gen248_pipex_var = (gen248_pipex_var || gen247_pipex_var);
					gen248_pipex_var = !gen248_pipex_var;
					gen486_cyclix_var = gen248_pipex_var;
					gen64_rtl_var = gen486_cyclix_var;
					if (gen64_rtl_var)
						begin
						genpstage_EXEC_ecallreq = 32'd1;
						end
					end
				1:
					begin
					genpstage_EXEC_csrreq = 32'd1;
					genpstage_EXEC_rs1_req = 32'd1;
					genpstage_EXEC_rd_req = 32'd1;
					genpstage_EXEC_rd_source = 32'd6;
					genpstage_EXEC_op1_source = 32'd0;
					genpstage_EXEC_op2_source = 32'd2;
					end
				2:
					begin
					genpstage_EXEC_csrreq = 32'd1;
					genpstage_EXEC_rs1_req = 32'd1;
					genpstage_EXEC_rd_req = 32'd1;
					genpstage_EXEC_rd_source = 32'd6;
					genpstage_EXEC_alu_req = 32'd1;
					genpstage_EXEC_alu_opcode = 32'd3;
					genpstage_EXEC_op1_source = 32'd0;
					genpstage_EXEC_op2_source = 32'd2;
					end
				3:
					begin
					genpstage_EXEC_csrreq = 32'd1;
					genpstage_EXEC_rs1_req = 32'd1;
					genpstage_EXEC_rd_req = 32'd1;
					genpstage_EXEC_rd_source = 32'd6;
					genpstage_EXEC_alu_req = 32'd1;
					genpstage_EXEC_alu_opcode = 32'd8;
					genpstage_EXEC_op1_source = 32'd0;
					genpstage_EXEC_op2_source = 32'd2;
					end
				5:
					begin
					genpstage_EXEC_csrreq = 32'd1;
					genpstage_EXEC_rd_req = 32'd1;
					genpstage_EXEC_op1_source = 32'd1;
					genpstage_EXEC_op2_source = 32'd2;
					gen249_pipex_var = {27'd0, genpstage_EXEC_zimm};
					genpstage_EXEC_immediate = gen249_pipex_var;
					end
				6:
					begin
					genpstage_EXEC_csrreq = 32'd1;
					genpstage_EXEC_rd_req = 32'd1;
					genpstage_EXEC_rd_source = 32'd6;
					genpstage_EXEC_alu_req = 32'd1;
					genpstage_EXEC_alu_opcode = 32'd8;
					genpstage_EXEC_op1_source = 32'd1;
					genpstage_EXEC_op2_source = 32'd2;
					gen250_pipex_var = {27'd0, genpstage_EXEC_zimm};
					genpstage_EXEC_immediate = gen250_pipex_var;
					end
				7:
					begin
					genpstage_EXEC_csrreq = 32'd1;
					genpstage_EXEC_rd_req = 32'd1;
					genpstage_EXEC_rd_source = 32'd6;
					genpstage_EXEC_alu_req = 32'd1;
					genpstage_EXEC_alu_opcode = 32'd8;
					genpstage_EXEC_op1_source = 32'd1;
					genpstage_EXEC_op2_source = 32'd2;
					gen251_pipex_var = {27'd0, genpstage_EXEC_zimm};
					genpstage_EXEC_immediate = gen251_pipex_var;
					end
			endcase
			end
	endcase
	gen252_pipex_var = genpstage_EXEC_mem_req;
	gen487_cyclix_var = gen252_pipex_var;
	gen65_rtl_var = gen487_cyclix_var;
	if (gen65_rtl_var)
		begin
		case (genpstage_EXEC_funct3)
			0:
				begin
				genpstage_EXEC_mem_be = 32'd1;
				end
			1:
				begin
				genpstage_EXEC_mem_be = 32'd3;
				end
			2:
				begin
				genpstage_EXEC_mem_be = 32'd15;
				end
			4:
				begin
				genpstage_EXEC_mem_be = 32'd1;
				end
			5:
				begin
				genpstage_EXEC_mem_be = 32'd3;
				end
		endcase
		end
	gen253_pipex_var = (genpstage_EXEC_instr_code == 32'd807403635);
	gen254_pipex_var = gen253_pipex_var;
	gen488_cyclix_var = gen254_pipex_var;
	gen66_rtl_var = gen488_cyclix_var;
	if (gen66_rtl_var)
		begin
		genpstage_EXEC_mret_req = 32'd1;
		genpstage_EXEC_jump_req = 32'd1;
		genpstage_EXEC_jump_req_cond = 32'd0;
		genpstage_EXEC_jump_src = 32'd0;
		genpstage_EXEC_immediate = genpsticky_glbl_MRETADDR;
		end
	gen255_pipex_var = (genpstage_EXEC_rd_addr == 32'd0);
	gen256_pipex_var = gen255_pipex_var;
	gen489_cyclix_var = gen256_pipex_var;
	gen67_rtl_var = gen489_cyclix_var;
	if (gen67_rtl_var)
		begin
		genpstage_EXEC_rd_req = 32'd0;
		end
	gen490_cyclix_var = genpsticky_glbl_regfile_buf[1];
	gen257_pipex_var[1] = gen490_cyclix_var;
	gen491_cyclix_var = genpsticky_glbl_regfile_buf[2];
	gen257_pipex_var[2] = gen491_cyclix_var;
	gen492_cyclix_var = genpsticky_glbl_regfile_buf[3];
	gen257_pipex_var[3] = gen492_cyclix_var;
	gen493_cyclix_var = genpsticky_glbl_regfile_buf[4];
	gen257_pipex_var[4] = gen493_cyclix_var;
	gen494_cyclix_var = genpsticky_glbl_regfile_buf[5];
	gen257_pipex_var[5] = gen494_cyclix_var;
	gen495_cyclix_var = genpsticky_glbl_regfile_buf[6];
	gen257_pipex_var[6] = gen495_cyclix_var;
	gen496_cyclix_var = genpsticky_glbl_regfile_buf[7];
	gen257_pipex_var[7] = gen496_cyclix_var;
	gen497_cyclix_var = genpsticky_glbl_regfile_buf[8];
	gen257_pipex_var[8] = gen497_cyclix_var;
	gen498_cyclix_var = genpsticky_glbl_regfile_buf[9];
	gen257_pipex_var[9] = gen498_cyclix_var;
	gen499_cyclix_var = genpsticky_glbl_regfile_buf[10];
	gen257_pipex_var[10] = gen499_cyclix_var;
	gen500_cyclix_var = genpsticky_glbl_regfile_buf[11];
	gen257_pipex_var[11] = gen500_cyclix_var;
	gen501_cyclix_var = genpsticky_glbl_regfile_buf[12];
	gen257_pipex_var[12] = gen501_cyclix_var;
	gen502_cyclix_var = genpsticky_glbl_regfile_buf[13];
	gen257_pipex_var[13] = gen502_cyclix_var;
	gen503_cyclix_var = genpsticky_glbl_regfile_buf[14];
	gen257_pipex_var[14] = gen503_cyclix_var;
	gen504_cyclix_var = genpsticky_glbl_regfile_buf[15];
	gen257_pipex_var[15] = gen504_cyclix_var;
	gen505_cyclix_var = genpsticky_glbl_regfile_buf[16];
	gen257_pipex_var[16] = gen505_cyclix_var;
	gen506_cyclix_var = genpsticky_glbl_regfile_buf[17];
	gen257_pipex_var[17] = gen506_cyclix_var;
	gen507_cyclix_var = genpsticky_glbl_regfile_buf[18];
	gen257_pipex_var[18] = gen507_cyclix_var;
	gen508_cyclix_var = genpsticky_glbl_regfile_buf[19];
	gen257_pipex_var[19] = gen508_cyclix_var;
	gen509_cyclix_var = genpsticky_glbl_regfile_buf[20];
	gen257_pipex_var[20] = gen509_cyclix_var;
	gen510_cyclix_var = genpsticky_glbl_regfile_buf[21];
	gen257_pipex_var[21] = gen510_cyclix_var;
	gen511_cyclix_var = genpsticky_glbl_regfile_buf[22];
	gen257_pipex_var[22] = gen511_cyclix_var;
	gen512_cyclix_var = genpsticky_glbl_regfile_buf[23];
	gen257_pipex_var[23] = gen512_cyclix_var;
	gen513_cyclix_var = genpsticky_glbl_regfile_buf[24];
	gen257_pipex_var[24] = gen513_cyclix_var;
	gen514_cyclix_var = genpsticky_glbl_regfile_buf[25];
	gen257_pipex_var[25] = gen514_cyclix_var;
	gen515_cyclix_var = genpsticky_glbl_regfile_buf[26];
	gen257_pipex_var[26] = gen515_cyclix_var;
	gen516_cyclix_var = genpsticky_glbl_regfile_buf[27];
	gen257_pipex_var[27] = gen516_cyclix_var;
	gen517_cyclix_var = genpsticky_glbl_regfile_buf[28];
	gen257_pipex_var[28] = gen517_cyclix_var;
	gen518_cyclix_var = genpsticky_glbl_regfile_buf[29];
	gen257_pipex_var[29] = gen518_cyclix_var;
	gen519_cyclix_var = genpsticky_glbl_regfile_buf[30];
	gen257_pipex_var[30] = gen519_cyclix_var;
	gen520_cyclix_var = genpsticky_glbl_regfile_buf[31];
	gen257_pipex_var[31] = gen520_cyclix_var;
	gen258_pipex_var = gen257_pipex_var[genpstage_EXEC_rs1_addr];
	genpstage_EXEC_rs1_rdata = gen258_pipex_var;
	gen521_cyclix_var = genpsticky_glbl_regfile_buf[1];
	gen259_pipex_var[1] = gen521_cyclix_var;
	gen522_cyclix_var = genpsticky_glbl_regfile_buf[2];
	gen259_pipex_var[2] = gen522_cyclix_var;
	gen523_cyclix_var = genpsticky_glbl_regfile_buf[3];
	gen259_pipex_var[3] = gen523_cyclix_var;
	gen524_cyclix_var = genpsticky_glbl_regfile_buf[4];
	gen259_pipex_var[4] = gen524_cyclix_var;
	gen525_cyclix_var = genpsticky_glbl_regfile_buf[5];
	gen259_pipex_var[5] = gen525_cyclix_var;
	gen526_cyclix_var = genpsticky_glbl_regfile_buf[6];
	gen259_pipex_var[6] = gen526_cyclix_var;
	gen527_cyclix_var = genpsticky_glbl_regfile_buf[7];
	gen259_pipex_var[7] = gen527_cyclix_var;
	gen528_cyclix_var = genpsticky_glbl_regfile_buf[8];
	gen259_pipex_var[8] = gen528_cyclix_var;
	gen529_cyclix_var = genpsticky_glbl_regfile_buf[9];
	gen259_pipex_var[9] = gen529_cyclix_var;
	gen530_cyclix_var = genpsticky_glbl_regfile_buf[10];
	gen259_pipex_var[10] = gen530_cyclix_var;
	gen531_cyclix_var = genpsticky_glbl_regfile_buf[11];
	gen259_pipex_var[11] = gen531_cyclix_var;
	gen532_cyclix_var = genpsticky_glbl_regfile_buf[12];
	gen259_pipex_var[12] = gen532_cyclix_var;
	gen533_cyclix_var = genpsticky_glbl_regfile_buf[13];
	gen259_pipex_var[13] = gen533_cyclix_var;
	gen534_cyclix_var = genpsticky_glbl_regfile_buf[14];
	gen259_pipex_var[14] = gen534_cyclix_var;
	gen535_cyclix_var = genpsticky_glbl_regfile_buf[15];
	gen259_pipex_var[15] = gen535_cyclix_var;
	gen536_cyclix_var = genpsticky_glbl_regfile_buf[16];
	gen259_pipex_var[16] = gen536_cyclix_var;
	gen537_cyclix_var = genpsticky_glbl_regfile_buf[17];
	gen259_pipex_var[17] = gen537_cyclix_var;
	gen538_cyclix_var = genpsticky_glbl_regfile_buf[18];
	gen259_pipex_var[18] = gen538_cyclix_var;
	gen539_cyclix_var = genpsticky_glbl_regfile_buf[19];
	gen259_pipex_var[19] = gen539_cyclix_var;
	gen540_cyclix_var = genpsticky_glbl_regfile_buf[20];
	gen259_pipex_var[20] = gen540_cyclix_var;
	gen541_cyclix_var = genpsticky_glbl_regfile_buf[21];
	gen259_pipex_var[21] = gen541_cyclix_var;
	gen542_cyclix_var = genpsticky_glbl_regfile_buf[22];
	gen259_pipex_var[22] = gen542_cyclix_var;
	gen543_cyclix_var = genpsticky_glbl_regfile_buf[23];
	gen259_pipex_var[23] = gen543_cyclix_var;
	gen544_cyclix_var = genpsticky_glbl_regfile_buf[24];
	gen259_pipex_var[24] = gen544_cyclix_var;
	gen545_cyclix_var = genpsticky_glbl_regfile_buf[25];
	gen259_pipex_var[25] = gen545_cyclix_var;
	gen546_cyclix_var = genpsticky_glbl_regfile_buf[26];
	gen259_pipex_var[26] = gen546_cyclix_var;
	gen547_cyclix_var = genpsticky_glbl_regfile_buf[27];
	gen259_pipex_var[27] = gen547_cyclix_var;
	gen548_cyclix_var = genpsticky_glbl_regfile_buf[28];
	gen259_pipex_var[28] = gen548_cyclix_var;
	gen549_cyclix_var = genpsticky_glbl_regfile_buf[29];
	gen259_pipex_var[29] = gen549_cyclix_var;
	gen550_cyclix_var = genpsticky_glbl_regfile_buf[30];
	gen259_pipex_var[30] = gen550_cyclix_var;
	gen551_cyclix_var = genpsticky_glbl_regfile_buf[31];
	gen259_pipex_var[31] = gen551_cyclix_var;
	gen260_pipex_var = gen259_pipex_var[genpstage_EXEC_rs2_addr];
	genpstage_EXEC_rs2_rdata = gen260_pipex_var;
	gen261_pipex_var = (genpstage_EXEC_rs1_addr == 32'd0);
	gen262_pipex_var = gen261_pipex_var;
	gen552_cyclix_var = gen262_pipex_var;
	gen68_rtl_var = gen552_cyclix_var;
	if (gen68_rtl_var)
		begin
		genpstage_EXEC_rs1_rdata = 32'd0;
		end
	gen263_pipex_var = (genpstage_EXEC_rs2_addr == 32'd0);
	gen264_pipex_var = gen263_pipex_var;
	gen553_cyclix_var = gen264_pipex_var;
	gen69_rtl_var = gen553_cyclix_var;
	if (gen69_rtl_var)
		begin
		genpstage_EXEC_rs2_rdata = 32'd0;
		end
	gen265_pipex_var = genpstage_EXEC_csrreq;
	gen554_cyclix_var = gen265_pipex_var;
	gen70_rtl_var = gen554_cyclix_var;
	if (gen70_rtl_var)
		begin
		genpstage_EXEC_csr_rdata = genpsticky_glbl_CSR_MCAUSE;
		end
	gen266_pipex_var = genpstage_MEMWB_genpctrl_working;
	gen267_pipex_var = genpstage_MEMWB_rd_req;
	gen268_pipex_var = (gen266_pipex_var & gen267_pipex_var);
	gen269_pipex_var = gen268_pipex_var;
	gen555_cyclix_var = gen269_pipex_var;
	gen71_rtl_var = gen555_cyclix_var;
	if (gen71_rtl_var)
		begin
		gen270_pipex_var = genpstage_EXEC_rs1_req;
		gen556_cyclix_var = gen270_pipex_var;
		gen72_rtl_var = gen556_cyclix_var;
		if (gen72_rtl_var)
			begin
			gen271_pipex_var = genpstage_MEMWB_rd_addr;
			gen272_pipex_var = (gen271_pipex_var == genpstage_EXEC_rs1_addr);
			gen273_pipex_var = gen272_pipex_var;
			gen557_cyclix_var = gen273_pipex_var;
			gen73_rtl_var = gen557_cyclix_var;
			if (gen73_rtl_var)
				begin
				genpstage_EXEC_genpctrl_stalled_glbl = (genpstage_EXEC_genpctrl_stalled_glbl | genpstage_EXEC_genpctrl_active_glbl);
				genpstage_EXEC_genpctrl_active_glbl = 32'd0;
				end
			end
		gen274_pipex_var = genpstage_EXEC_rs2_req;
		gen558_cyclix_var = gen274_pipex_var;
		gen74_rtl_var = gen558_cyclix_var;
		if (gen74_rtl_var)
			begin
			gen275_pipex_var = genpstage_MEMWB_rd_addr;
			gen276_pipex_var = (gen275_pipex_var == genpstage_EXEC_rs2_addr);
			gen277_pipex_var = gen276_pipex_var;
			gen559_cyclix_var = gen277_pipex_var;
			gen75_rtl_var = gen559_cyclix_var;
			if (gen75_rtl_var)
				begin
				genpstage_EXEC_genpctrl_stalled_glbl = (genpstage_EXEC_genpctrl_stalled_glbl | genpstage_EXEC_genpctrl_active_glbl);
				genpstage_EXEC_genpctrl_active_glbl = 32'd0;
				end
			end
		end
	genpstage_EXEC_alu_op1 = genpstage_EXEC_rs1_rdata;
	case (genpstage_EXEC_op1_source)
		1:
			begin
			genpstage_EXEC_alu_op1 = genpstage_EXEC_immediate;
			end
		2:
			begin
			genpstage_EXEC_alu_op1 = genpstage_EXEC_curinstr_addr;
			end
	endcase
	genpstage_EXEC_alu_op2 = genpstage_EXEC_rs2_rdata;
	case (genpstage_EXEC_op2_source)
		1:
			begin
			genpstage_EXEC_alu_op2 = genpstage_EXEC_immediate;
			end
		2:
			begin
			genpstage_EXEC_alu_op2 = genpstage_EXEC_csr_rdata;
			end
	endcase
	gen278_pipex_var = genpstage_EXEC_alu_unsigned;
	gen560_cyclix_var = gen278_pipex_var;
	gen76_rtl_var = gen560_cyclix_var;
	if (gen76_rtl_var)
		begin
		gen279_pipex_var = {1'd0, genpstage_EXEC_alu_op1};
		genpstage_EXEC_alu_op1_wide = gen279_pipex_var;
		gen280_pipex_var = {1'd0, genpstage_EXEC_alu_op2};
		genpstage_EXEC_alu_op2_wide = gen280_pipex_var;
		end
	gen281_pipex_var = 1'd0;
	gen281_pipex_var = (gen281_pipex_var || gen278_pipex_var);
	gen281_pipex_var = !gen281_pipex_var;
	gen561_cyclix_var = gen281_pipex_var;
	gen77_rtl_var = gen561_cyclix_var;
	if (gen77_rtl_var)
		begin
		gen282_pipex_var = genpstage_EXEC_alu_op1[31];
		gen283_pipex_var = {gen282_pipex_var, genpstage_EXEC_alu_op1};
		genpstage_EXEC_alu_op1_wide = gen283_pipex_var;
		gen284_pipex_var = genpstage_EXEC_alu_op2[31];
		gen285_pipex_var = {gen284_pipex_var, genpstage_EXEC_alu_op2};
		genpstage_EXEC_alu_op2_wide = gen285_pipex_var;
		end
	gen286_pipex_var = genpsticky_glbl_MIRQEN;
	gen562_cyclix_var = gen286_pipex_var;
	gen78_rtl_var = gen562_cyclix_var;
	if (gen78_rtl_var)
		begin
		gen287_pipex_var = ~genpstage_EXEC_irq_recv;
		gen288_pipex_var = gen287_pipex_var;
		gen563_cyclix_var = gen288_pipex_var;
		gen79_rtl_var = gen563_cyclix_var;
		if (gen79_rtl_var)
			begin
			gen564_cyclix_var = genpstage_EXEC_genpctrl_active_glbl;
			gen80_rtl_var = gen564_cyclix_var;
			if (gen80_rtl_var)
				begin
				gen81_rtl_var = !rst_i;
				gen82_rtl_var = gen81_rtl_var;
				if (gen82_rtl_var)
					begin
					gen565_cyclix_var = 32'd0;
					gen83_rtl_var = irq_fifo_genfifo_buf_req;
					if (gen83_rtl_var)
						begin
						gen565_cyclix_var = 32'd1;
						genpstage_EXEC_irq_mcause = irq_fifo_genfifo_buf_rdata;
						irq_fifo_genfifo_buf_req = 32'd0;
						irq_fifo_genfifo_ack_o = 32'd1;
						end
					end
				gen289_pipex_var = gen565_cyclix_var;
				end
			genpstage_EXEC_irq_recv = gen289_pipex_var;
			end
		gen290_pipex_var = genpstage_EXEC_irq_recv;
		gen566_cyclix_var = gen290_pipex_var;
		gen84_rtl_var = gen566_cyclix_var;
		if (gen84_rtl_var)
			begin
			genpstage_EXEC_jump_req = 32'd1;
			genpstage_EXEC_jump_req_cond = 32'd0;
			genpstage_EXEC_jump_src = 32'd0;
			genpstage_EXEC_rs1_req = 32'd0;
			genpstage_EXEC_rs2_req = 32'd0;
			genpstage_EXEC_rd_req = 32'd0;
			genpstage_EXEC_immediate = 32'd128;
			genpstage_EXEC_fencereq = 32'd0;
			genpstage_EXEC_ecallreq = 32'd0;
			genpstage_EXEC_ebreakreq = 32'd0;
			genpstage_EXEC_csrreq = 32'd0;
			genpstage_EXEC_alu_req = 32'd0;
			genpstage_EXEC_mem_req = 32'd0;
			gen567_cyclix_var = ~genpstage_EXEC_genpctrl_stalled_glbl;
			gen568_cyclix_var = gen567_cyclix_var;
			gen85_rtl_var = gen568_cyclix_var;
			if (gen85_rtl_var)
				begin
				gen569_cyclix_var = genpstage_EXEC_genpctrl_active_glbl;
				gen86_rtl_var = gen569_cyclix_var;
				if (gen86_rtl_var)
					begin
					genpsticky_glbl_MIRQEN = 32'd0;
					end
				end
			gen570_cyclix_var = ~genpstage_EXEC_genpctrl_stalled_glbl;
			gen571_cyclix_var = gen570_cyclix_var;
			gen87_rtl_var = gen571_cyclix_var;
			if (gen87_rtl_var)
				begin
				gen572_cyclix_var = genpstage_EXEC_genpctrl_active_glbl;
				gen88_rtl_var = gen572_cyclix_var;
				if (gen88_rtl_var)
					begin
					genpsticky_glbl_CSR_MCAUSE = genpstage_EXEC_irq_mcause;
					end
				end
			gen573_cyclix_var = ~genpstage_EXEC_genpctrl_stalled_glbl;
			gen574_cyclix_var = gen573_cyclix_var;
			gen89_rtl_var = gen574_cyclix_var;
			if (gen89_rtl_var)
				begin
				gen575_cyclix_var = genpstage_EXEC_genpctrl_active_glbl;
				gen90_rtl_var = gen575_cyclix_var;
				if (gen90_rtl_var)
					begin
					genpsticky_glbl_MRETADDR = genpstage_EXEC_curinstr_addr;
					end
				end
			end
		end
	gen291_pipex_var = genpstage_EXEC_mret_req;
	gen576_cyclix_var = gen291_pipex_var;
	gen91_rtl_var = gen576_cyclix_var;
	if (gen91_rtl_var)
		begin
		gen577_cyclix_var = ~genpstage_EXEC_genpctrl_stalled_glbl;
		gen578_cyclix_var = gen577_cyclix_var;
		gen92_rtl_var = gen578_cyclix_var;
		if (gen92_rtl_var)
			begin
			gen579_cyclix_var = genpstage_EXEC_genpctrl_active_glbl;
			gen93_rtl_var = gen579_cyclix_var;
			if (gen93_rtl_var)
				begin
				genpsticky_glbl_MIRQEN = 32'd1;
				end
			end
		end
	genpstage_EXEC_alu_result_wide = genpstage_EXEC_alu_op1_wide;
	gen292_pipex_var = genpstage_EXEC_alu_req;
	gen580_cyclix_var = gen292_pipex_var;
	gen94_rtl_var = gen580_cyclix_var;
	if (gen94_rtl_var)
		begin
		case (genpstage_EXEC_alu_opcode)
			0:
				begin
				gen293_pipex_var = (genpstage_EXEC_alu_op1_wide + genpstage_EXEC_alu_op2_wide);
				genpstage_EXEC_alu_result_wide = gen293_pipex_var;
				end
			1:
				begin
				gen294_pipex_var = (genpstage_EXEC_alu_op1_wide - genpstage_EXEC_alu_op2_wide);
				genpstage_EXEC_alu_result_wide = gen294_pipex_var;
				end
			2:
				begin
				gen295_pipex_var = (genpstage_EXEC_alu_op1_wide & genpstage_EXEC_alu_op2_wide);
				genpstage_EXEC_alu_result_wide = gen295_pipex_var;
				end
			3:
				begin
				gen296_pipex_var = (genpstage_EXEC_alu_op1_wide | genpstage_EXEC_alu_op2_wide);
				genpstage_EXEC_alu_result_wide = gen296_pipex_var;
				end
			4:
				begin
				gen297_pipex_var = (genpstage_EXEC_alu_op1_wide << genpstage_EXEC_alu_op2_wide);
				genpstage_EXEC_alu_result_wide = gen297_pipex_var;
				end
			5:
				begin
				gen298_pipex_var = genpstage_EXEC_alu_op1_wide[31:0];
				gen299_pipex_var = {32'd0, gen298_pipex_var};
				gen300_pipex_var = genpstage_EXEC_alu_op2_wide[4:0];
				gen301_pipex_var = (gen299_pipex_var >> gen300_pipex_var);
				genpstage_EXEC_alu_result_wide = gen301_pipex_var;
				end
			6:
				begin
				gen302_pipex_var = genpstage_EXEC_alu_op1_wide[31:0];
				gen303_pipex_var = gen302_pipex_var[31];
				gen304_pipex_var = {gen303_pipex_var, gen303_pipex_var, gen303_pipex_var, gen303_pipex_var, gen303_pipex_var, gen303_pipex_var, gen303_pipex_var, gen303_pipex_var, gen303_pipex_var, gen303_pipex_var, gen303_pipex_var, gen303_pipex_var, gen303_pipex_var, gen303_pipex_var, gen303_pipex_var, gen303_pipex_var, gen303_pipex_var, gen303_pipex_var, gen303_pipex_var, gen303_pipex_var, gen303_pipex_var, gen303_pipex_var, gen303_pipex_var, gen303_pipex_var, gen303_pipex_var, gen303_pipex_var, gen303_pipex_var, gen303_pipex_var, gen303_pipex_var, gen303_pipex_var, gen303_pipex_var, gen303_pipex_var, gen302_pipex_var};
				gen305_pipex_var = genpstage_EXEC_alu_op2_wide[4:0];
				gen306_pipex_var = (gen304_pipex_var >>> gen305_pipex_var);
				genpstage_EXEC_alu_result_wide = gen306_pipex_var;
				end
			7:
				begin
				gen307_pipex_var = (genpstage_EXEC_alu_op1_wide ^ genpstage_EXEC_alu_op2_wide);
				genpstage_EXEC_alu_result_wide = gen307_pipex_var;
				end
			8:
				begin
				gen308_pipex_var = ~genpstage_EXEC_alu_op2_wide;
				gen309_pipex_var = (genpstage_EXEC_alu_op1_wide & gen308_pipex_var);
				genpstage_EXEC_alu_result_wide = gen309_pipex_var;
				end
		endcase
		gen310_pipex_var = genpstage_EXEC_alu_result_wide[31:0];
		genpstage_EXEC_alu_result = gen310_pipex_var;
		gen311_pipex_var = genpstage_EXEC_alu_result_wide[32];
		genpstage_EXEC_alu_CF = gen311_pipex_var;
		gen312_pipex_var = genpstage_EXEC_alu_result_wide[31];
		genpstage_EXEC_alu_SF = gen312_pipex_var;
		gen313_pipex_var = |genpstage_EXEC_alu_result;
		gen314_pipex_var = ~gen313_pipex_var;
		genpstage_EXEC_alu_ZF = gen314_pipex_var;
		gen315_pipex_var = genpstage_EXEC_alu_op1[31];
		gen316_pipex_var = ~gen315_pipex_var;
		gen317_pipex_var = genpstage_EXEC_alu_op2[31];
		gen318_pipex_var = ~gen317_pipex_var;
		gen319_pipex_var = genpstage_EXEC_alu_result[31];
		gen320_pipex_var = (gen318_pipex_var & gen319_pipex_var);
		gen321_pipex_var = (gen316_pipex_var & gen320_pipex_var);
		gen322_pipex_var = genpstage_EXEC_alu_op1[31];
		gen323_pipex_var = genpstage_EXEC_alu_op2[31];
		gen324_pipex_var = genpstage_EXEC_alu_result[31];
		gen325_pipex_var = ~gen324_pipex_var;
		gen326_pipex_var = (gen323_pipex_var & gen325_pipex_var);
		gen327_pipex_var = (gen322_pipex_var & gen326_pipex_var);
		gen328_pipex_var = (gen321_pipex_var | gen327_pipex_var);
		genpstage_EXEC_alu_OF = gen328_pipex_var;
		gen329_pipex_var = genpstage_EXEC_alu_unsigned;
		gen581_cyclix_var = gen329_pipex_var;
		gen95_rtl_var = gen581_cyclix_var;
		if (gen95_rtl_var)
			begin
			genpstage_EXEC_alu_overflow = genpstage_EXEC_alu_CF;
			end
		gen330_pipex_var = 1'd0;
		gen330_pipex_var = (gen330_pipex_var || gen329_pipex_var);
		gen330_pipex_var = !gen330_pipex_var;
		gen582_cyclix_var = gen330_pipex_var;
		gen96_rtl_var = gen582_cyclix_var;
		if (gen96_rtl_var)
			begin
			genpstage_EXEC_alu_overflow = genpstage_EXEC_alu_OF;
			end
		end
	case (genpstage_EXEC_rd_source)
		0:
			begin
			genpstage_EXEC_rd_wdata = genpstage_EXEC_immediate;
			genpstage_EXEC_rd_rdy = 32'd1;
			end
		1:
			begin
			genpstage_EXEC_rd_wdata = genpstage_EXEC_alu_result;
			genpstage_EXEC_rd_rdy = 32'd1;
			end
		2:
			begin
			genpstage_EXEC_rd_wdata = genpstage_EXEC_alu_CF;
			genpstage_EXEC_rd_rdy = 32'd1;
			end
		3:
			begin
			genpstage_EXEC_rd_wdata = genpstage_EXEC_alu_OF;
			genpstage_EXEC_rd_rdy = 32'd1;
			end
		4:
			begin
			genpstage_EXEC_rd_wdata = genpstage_EXEC_nextinstr_addr;
			genpstage_EXEC_rd_rdy = 32'd1;
			end
		6:
			begin
			genpstage_EXEC_rd_wdata = genpstage_EXEC_csr_rdata;
			genpstage_EXEC_rd_rdy = 32'd1;
			end
	endcase
	gen331_pipex_var = (genpstage_EXEC_curinstr_addr + genpstage_EXEC_immediate);
	genpstage_EXEC_curinstraddr_imm = gen331_pipex_var;
	case (genpstage_EXEC_jump_src)
		0:
			begin
			genpstage_EXEC_jump_vector = genpstage_EXEC_immediate;
			end
		1:
			begin
			genpstage_EXEC_jump_vector = genpstage_EXEC_alu_result;
			end
	endcase
	gen332_pipex_var = genpstage_EXEC_jump_req_cond;
	gen583_cyclix_var = gen332_pipex_var;
	gen97_rtl_var = gen583_cyclix_var;
	if (gen97_rtl_var)
		begin
		case (genpstage_EXEC_funct3)
			0:
				begin
				gen333_pipex_var = genpstage_EXEC_alu_ZF;
				gen584_cyclix_var = gen333_pipex_var;
				gen98_rtl_var = gen584_cyclix_var;
				if (gen98_rtl_var)
					begin
					genpstage_EXEC_jump_req = 32'd1;
					genpstage_EXEC_jump_vector = genpstage_EXEC_curinstraddr_imm;
					end
				end
			1:
				begin
				gen334_pipex_var = ~genpstage_EXEC_alu_ZF;
				gen335_pipex_var = gen334_pipex_var;
				gen585_cyclix_var = gen335_pipex_var;
				gen99_rtl_var = gen585_cyclix_var;
				if (gen99_rtl_var)
					begin
					genpstage_EXEC_jump_req = 32'd1;
					genpstage_EXEC_jump_vector = genpstage_EXEC_curinstraddr_imm;
					end
				end
			4:
				begin
				gen336_pipex_var = genpstage_EXEC_alu_CF;
				gen586_cyclix_var = gen336_pipex_var;
				gen100_rtl_var = gen586_cyclix_var;
				if (gen100_rtl_var)
					begin
					genpstage_EXEC_jump_req = 32'd1;
					genpstage_EXEC_jump_vector = genpstage_EXEC_curinstraddr_imm;
					end
				end
			5:
				begin
				gen337_pipex_var = ~genpstage_EXEC_alu_CF;
				gen338_pipex_var = gen337_pipex_var;
				gen587_cyclix_var = gen338_pipex_var;
				gen101_rtl_var = gen587_cyclix_var;
				if (gen101_rtl_var)
					begin
					genpstage_EXEC_jump_req = 32'd1;
					genpstage_EXEC_jump_vector = genpstage_EXEC_curinstraddr_imm;
					end
				end
			6:
				begin
				gen339_pipex_var = genpstage_EXEC_alu_CF;
				gen588_cyclix_var = gen339_pipex_var;
				gen102_rtl_var = gen588_cyclix_var;
				if (gen102_rtl_var)
					begin
					genpstage_EXEC_jump_req = 32'd1;
					genpstage_EXEC_jump_vector = genpstage_EXEC_curinstraddr_imm;
					end
				end
			7:
				begin
				gen340_pipex_var = ~genpstage_EXEC_alu_CF;
				gen341_pipex_var = gen340_pipex_var;
				gen589_cyclix_var = gen341_pipex_var;
				gen103_rtl_var = gen589_cyclix_var;
				if (gen103_rtl_var)
					begin
					genpstage_EXEC_jump_req = 32'd1;
					genpstage_EXEC_jump_vector = genpstage_EXEC_curinstraddr_imm;
					end
				end
		endcase
		end
	genpstage_EXEC_mem_addr = genpstage_EXEC_alu_result;
	genpstage_EXEC_mem_wdata = genpstage_EXEC_rs2_rdata;
	genpstage_EXEC_genpctrl_nevictable = (genpstage_EXEC_genpctrl_nevictable || genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdreq_pending);
	gen590_cyclix_var = ~genpstage_MEMWB_genpctrl_rdy;
	gen591_cyclix_var = gen590_cyclix_var;
	gen104_rtl_var = gen591_cyclix_var;
	if (gen104_rtl_var)
		begin
		genpstage_EXEC_genpctrl_stalled_glbl = (genpstage_EXEC_genpctrl_stalled_glbl | genpstage_EXEC_genpctrl_active_glbl);
		genpstage_EXEC_genpctrl_active_glbl = 32'd0;
		gen592_cyclix_var = genpstage_EXEC_genpctrl_nevictable;
		gen105_rtl_var = gen592_cyclix_var;
		if (gen105_rtl_var)
			begin
			genpstage_EXEC_genpctrl_occupied = (genpstage_EXEC_genpctrl_active_glbl | genpstage_EXEC_genpctrl_killed_glbl);
			gen593_cyclix_var = genpstage_EXEC_genpctrl_occupied;
			gen106_rtl_var = gen593_cyclix_var;
			if (gen106_rtl_var)
				begin
				genpstage_EXEC_genpctrl_stalled_glbl = (genpstage_EXEC_genpctrl_stalled_glbl | 32'd1);
				end
			end
		end
	gen594_cyclix_var = genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
	gen107_rtl_var = gen594_cyclix_var;
	if (gen107_rtl_var)
		begin
		genpstage_EXEC_genpctrl_occupied = (genpstage_EXEC_genpctrl_active_glbl | genpstage_EXEC_genpctrl_killed_glbl);
		gen595_cyclix_var = genpstage_EXEC_genpctrl_occupied;
		gen108_rtl_var = gen595_cyclix_var;
		if (gen108_rtl_var)
			begin
			genpstage_EXEC_genpctrl_stalled_glbl = (genpstage_EXEC_genpctrl_stalled_glbl | 32'd1);
			end
		end
	gen596_cyclix_var = genpstage_EXEC_genpctrl_stalled_glbl;
	gen109_rtl_var = gen596_cyclix_var;
	if (gen109_rtl_var)
		begin
		genpstage_EXEC_genpctrl_finish = 32'd0;
		genpstage_EXEC_genpctrl_succ = 32'd0;
		end
	gen597_cyclix_var = 1'd0;
	gen597_cyclix_var = (gen597_cyclix_var || gen596_cyclix_var);
	gen597_cyclix_var = !gen597_cyclix_var;
	gen110_rtl_var = gen597_cyclix_var;
	if (gen110_rtl_var)
		begin
		genpstage_EXEC_genpctrl_finish = genpstage_EXEC_genpctrl_occupied;
		genpstage_EXEC_genpctrl_succ = genpstage_EXEC_genpctrl_active_glbl;
		end
	gen598_cyclix_var = genpstage_EXEC_genpctrl_finish;
	gen111_rtl_var = gen598_cyclix_var;
	if (gen111_rtl_var)
		begin
		gen599_cyclix_var = genpstage_MEMWB_genpctrl_rdy;
		gen112_rtl_var = gen599_cyclix_var;
		if (gen112_rtl_var)
			begin
			genpstage_MEMWB_rd_wdata_genglbl = genpstage_EXEC_rd_wdata;
			genpstage_MEMWB_rd_req_genglbl = genpstage_EXEC_rd_req;
			genpstage_MEMWB_rd_addr_genglbl = genpstage_EXEC_rd_addr;
			genpstage_MEMWB_jump_req_genglbl = genpstage_EXEC_jump_req;
			genpstage_MEMWB_jump_vector_genglbl = genpstage_EXEC_jump_vector;
			genpstage_MEMWB_mem_req_genglbl = genpstage_EXEC_mem_req;
			genpstage_MEMWB_mem_addr_genglbl = genpstage_EXEC_mem_addr;
			genpstage_MEMWB_mem_wdata_genglbl = genpstage_EXEC_mem_wdata;
			genpstage_MEMWB_mem_cmd_genglbl = genpstage_EXEC_mem_cmd;
			genpstage_MEMWB_rd_source_genglbl = genpstage_EXEC_rd_source;
			genpstage_MEMWB_genpctrl_active_glbl = genpstage_EXEC_genpctrl_active_glbl;
			genpstage_MEMWB_genpctrl_killed_glbl = genpstage_EXEC_genpctrl_killed_glbl;
			genpstage_MEMWB_genpctrl_stalled_glbl = 32'd0;
			end
		genpstage_EXEC_genpctrl_active_glbl = 32'd0;
		genpstage_EXEC_genpctrl_killed_glbl = 32'd0;
		genpstage_EXEC_genpctrl_stalled_glbl = 32'd0;
		end
	gen600_cyclix_var = ~genpstage_EXEC_genpctrl_stalled_glbl;
	genpstage_EXEC_genpctrl_rdy = gen600_cyclix_var;
	genpstage_EXEC_genpctrl_working = (genpstage_EXEC_genpctrl_succ | genpstage_EXEC_genpctrl_stalled_glbl);
	genpstage_IFETCH_genpctrl_succ = 32'd0;
	genpstage_IFETCH_genpctrl_working = 32'd0;
	gen601_cyclix_var = genpstage_IFETCH_genpctrl_stalled_glbl;
	gen113_rtl_var = gen601_cyclix_var;
	if (gen113_rtl_var)
		begin
		genpstage_IFETCH_genpctrl_new = 32'd0;
		genpstage_IFETCH_genpctrl_stalled_glbl = 32'd0;
		gen602_cyclix_var = !genpstage_IFETCH_genpctrl_killed_glbl;
		genpstage_IFETCH_genpctrl_active_glbl = gen602_cyclix_var;
		end
	gen603_cyclix_var = 1'd0;
	gen603_cyclix_var = (gen603_cyclix_var || gen601_cyclix_var);
	gen603_cyclix_var = !gen603_cyclix_var;
	gen114_rtl_var = gen603_cyclix_var;
	if (gen114_rtl_var)
		begin
		genpstage_IFETCH_genpctrl_active_glbl = 32'd1;
		genpstage_IFETCH_genpctrl_killed_glbl = 32'd0;
		genpstage_IFETCH_genpctrl_new = (genpstage_IFETCH_genpctrl_active_glbl || genpstage_IFETCH_genpctrl_killed_glbl);
		end
	genpstage_IFETCH_genpctrl_finish = 32'd0;
	genpstage_IFETCH_genpctrl_flushreq = 32'd0;
	genpstage_IFETCH_genpctrl_nevictable = 32'd0;
	genpstage_IFETCH_genpctrl_occupied = (genpstage_IFETCH_genpctrl_active_glbl | genpstage_IFETCH_genpctrl_killed_glbl);
	genpstage_IFETCH_genpctrl_flushreq = (genpstage_IFETCH_genpctrl_flushreq | genpstage_EXEC_genpctrl_flushreq);
	gen604_cyclix_var = genpstage_IFETCH_genpctrl_occupied;
	gen115_rtl_var = gen604_cyclix_var;
	if (gen115_rtl_var)
		begin
		gen605_cyclix_var = genpstage_IFETCH_genpctrl_new;
		gen116_rtl_var = gen605_cyclix_var;
		if (gen116_rtl_var)
			begin
			genpstage_IFETCH_instr_req_done = 32'd0;
			genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id = 32'd0;
			genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending = 32'd0;
			genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid = 32'd0;
			genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done = 32'd0;
			genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata = 32'd0;
			end
		gen606_cyclix_var = genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
		gen117_rtl_var = gen606_cyclix_var;
		if (gen117_rtl_var)
			begin
			gen607_cyclix_var = (genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id == 1'd0);
			gen608_cyclix_var = gen607_cyclix_var;
			gen118_rtl_var = gen608_cyclix_var;
			if (gen118_rtl_var)
				begin
				gen609_cyclix_var = (genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid == genmcopipe_instr_mem_rd_ptr);
				gen610_cyclix_var = gen609_cyclix_var;
				gen119_rtl_var = gen610_cyclix_var;
				if (gen119_rtl_var)
					begin
					gen120_rtl_var = !rst_i;
					gen121_rtl_var = gen120_rtl_var;
					if (gen121_rtl_var)
						begin
						gen611_cyclix_var = 32'd0;
						gen122_rtl_var = genmcopipe_instr_mem_resp_genfifo_buf_req;
						if (gen122_rtl_var)
							begin
							gen611_cyclix_var = 32'd1;
							gen363_pipex_mcopipe_rdata = genmcopipe_instr_mem_resp_genfifo_buf_rdata;
							genmcopipe_instr_mem_resp_genfifo_buf_req = 32'd0;
							genmcopipe_instr_mem_resp_genfifo_ack_o = 32'd1;
							end
						end
					gen612_cyclix_var = gen611_cyclix_var;
					gen123_rtl_var = gen612_cyclix_var;
					if (gen123_rtl_var)
						begin
						genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending = 32'd0;
						genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done = 32'd1;
						genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata = gen363_pipex_mcopipe_rdata;
						genmcopipe_instr_mem_rd_done = 32'd1;
						end
					end
				end
			end
		gen364_pipex_genpstage_IFETCH_mcopipe_rdreq_inprogress = 32'd0;
		gen364_pipex_genpstage_IFETCH_mcopipe_rdreq_inprogress = (gen364_pipex_genpstage_IFETCH_mcopipe_rdreq_inprogress || genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending);
		gen613_cyclix_var = genpstage_IFETCH_genpctrl_flushreq;
		gen124_rtl_var = gen613_cyclix_var;
		if (gen124_rtl_var)
			begin
			gen614_cyclix_var = gen364_pipex_genpstage_IFETCH_mcopipe_rdreq_inprogress;
			gen125_rtl_var = gen614_cyclix_var;
			if (gen125_rtl_var)
				begin
				gen615_cyclix_var = genpstage_IFETCH_genpctrl_active_glbl;
				gen126_rtl_var = gen615_cyclix_var;
				if (gen126_rtl_var)
					begin
					genpstage_IFETCH_genpctrl_active_glbl = 32'd0;
					genpstage_IFETCH_genpctrl_killed_glbl = 32'd1;
					end
				end
			gen616_cyclix_var = 1'd0;
			gen616_cyclix_var = (gen616_cyclix_var || gen614_cyclix_var);
			gen616_cyclix_var = !gen616_cyclix_var;
			gen127_rtl_var = gen616_cyclix_var;
			if (gen127_rtl_var)
				begin
				genpstage_IFETCH_instr_req_done = 32'd0;
				genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id = 32'd0;
				genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending = 32'd0;
				genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid = 32'd0;
				genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done = 32'd0;
				genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata = 32'd0;
				end
			end
		end
	gen617_cyclix_var = 1'd0;
	gen617_cyclix_var = (gen617_cyclix_var || gen604_cyclix_var);
	gen617_cyclix_var = !gen617_cyclix_var;
	gen128_rtl_var = gen617_cyclix_var;
	if (gen128_rtl_var)
		begin
		genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done = 32'd0;
		genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending = 32'd0;
		end
	gen175_pipex_syncbuf = genpsticky_glbl_jump_req_cmd;
	gen177_pipex_syncbuf = genpsticky_glbl_pc;
	genpstage_IFETCH_curinstr_addr = genpsticky_glbl_pc;
	gen184_pipex_var = genpsticky_glbl_jump_req_cmd;
	gen618_cyclix_var = gen184_pipex_var;
	gen129_rtl_var = gen618_cyclix_var;
	if (gen129_rtl_var)
		begin
		genpstage_IFETCH_curinstr_addr = genpsticky_glbl_jump_vector_cmd;
		end
	gen174_pipex_syncreq = 32'd1;
	gen175_pipex_syncbuf = 32'd0;
	gen185_pipex_var = (genpstage_IFETCH_curinstr_addr + 32'd4);
	genpstage_IFETCH_nextinstr_addr = gen185_pipex_var;
	gen176_pipex_syncreq = 32'd1;
	gen177_pipex_syncbuf = genpstage_IFETCH_nextinstr_addr;
	genpstage_IFETCH_instr_busreq.addr = genpstage_IFETCH_curinstr_addr;
	genpstage_IFETCH_instr_busreq.be = 32'd15;
	genpstage_IFETCH_instr_busreq.wdata = 32'd0;
	gen186_pipex_var = ~genpstage_IFETCH_instr_req_done;
	gen187_pipex_var = gen186_pipex_var;
	gen619_cyclix_var = gen187_pipex_var;
	gen130_rtl_var = gen619_cyclix_var;
	if (gen130_rtl_var)
		begin
		gen620_cyclix_var = genpstage_IFETCH_genpctrl_active_glbl;
		gen131_rtl_var = gen620_cyclix_var;
		if (gen131_rtl_var)
			begin
			gen621_cyclix_var = ~genmcopipe_instr_mem_full_flag;
			gen622_cyclix_var = gen621_cyclix_var;
			gen132_rtl_var = gen622_cyclix_var;
			if (gen132_rtl_var)
				begin
				gen365_pipex_req_struct.we = 1'd0;
				gen365_pipex_req_struct.wdata = genpstage_IFETCH_instr_busreq;
				gen133_rtl_var = !rst_i;
				gen134_rtl_var = gen133_rtl_var;
				if (gen134_rtl_var)
					begin
					genmcopipe_instr_mem_req_genfifo_req_o = 32'd1;
					gen135_rtl_var = genmcopipe_instr_mem_req_genfifo_reqbuf_req;
					if (gen135_rtl_var)
						begin
						gen623_cyclix_var = 32'd0;
						end
					gen136_rtl_var = 1'd0;
					gen136_rtl_var = (gen136_rtl_var || gen135_rtl_var);
					gen136_rtl_var = !gen136_rtl_var;
					if (gen136_rtl_var)
						begin
						genmcopipe_instr_mem_req_genfifo_wdata_bo = gen365_pipex_req_struct;
						gen623_cyclix_var = genmcopipe_instr_mem_req_genfifo_ack_i;
						end
					genmcopipe_instr_mem_req_genfifo_reqbuf_req = 32'd1;
					end
				gen624_cyclix_var = gen623_cyclix_var;
				gen137_rtl_var = gen624_cyclix_var;
				if (gen137_rtl_var)
					begin
					gen188_pipex_var = 32'd1;
					gen625_cyclix_var = !1'd0;
					genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending = gen625_cyclix_var;
					genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid = genmcopipe_instr_mem_wr_ptr;
					genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id = 1'd0;
					gen626_cyclix_var = genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
					gen138_rtl_var = gen626_cyclix_var;
					if (gen138_rtl_var)
						begin
						genmcopipe_instr_mem_wr_done = 32'd1;
						end
					end
				end
			end
		genpstage_IFETCH_instr_req_done = gen188_pipex_var;
		end
	gen189_pipex_var = ~genpstage_IFETCH_instr_req_done;
	gen190_pipex_var = gen189_pipex_var;
	gen627_cyclix_var = gen190_pipex_var;
	gen139_rtl_var = gen627_cyclix_var;
	if (gen139_rtl_var)
		begin
		genpstage_IFETCH_genpctrl_stalled_glbl = (genpstage_IFETCH_genpctrl_stalled_glbl | genpstage_IFETCH_genpctrl_active_glbl);
		genpstage_IFETCH_genpctrl_active_glbl = 32'd0;
		end
	genpstage_IFETCH_genpctrl_nevictable = (genpstage_IFETCH_genpctrl_nevictable || genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending);
	gen628_cyclix_var = ~genpstage_EXEC_genpctrl_rdy;
	gen629_cyclix_var = gen628_cyclix_var;
	gen140_rtl_var = gen629_cyclix_var;
	if (gen140_rtl_var)
		begin
		genpstage_IFETCH_genpctrl_stalled_glbl = (genpstage_IFETCH_genpctrl_stalled_glbl | genpstage_IFETCH_genpctrl_active_glbl);
		genpstage_IFETCH_genpctrl_active_glbl = 32'd0;
		gen630_cyclix_var = genpstage_IFETCH_genpctrl_nevictable;
		gen141_rtl_var = gen630_cyclix_var;
		if (gen141_rtl_var)
			begin
			genpstage_IFETCH_genpctrl_occupied = (genpstage_IFETCH_genpctrl_active_glbl | genpstage_IFETCH_genpctrl_killed_glbl);
			gen631_cyclix_var = genpstage_IFETCH_genpctrl_occupied;
			gen142_rtl_var = gen631_cyclix_var;
			if (gen142_rtl_var)
				begin
				genpstage_IFETCH_genpctrl_stalled_glbl = (genpstage_IFETCH_genpctrl_stalled_glbl | 32'd1);
				end
			end
		end
	gen632_cyclix_var = genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
	gen143_rtl_var = gen632_cyclix_var;
	if (gen143_rtl_var)
		begin
		genpstage_IFETCH_genpctrl_occupied = (genpstage_IFETCH_genpctrl_active_glbl | genpstage_IFETCH_genpctrl_killed_glbl);
		gen633_cyclix_var = genpstage_IFETCH_genpctrl_occupied;
		gen144_rtl_var = gen633_cyclix_var;
		if (gen144_rtl_var)
			begin
			genpstage_IFETCH_genpctrl_stalled_glbl = (genpstage_IFETCH_genpctrl_stalled_glbl | 32'd1);
			end
		end
	gen634_cyclix_var = genpstage_IFETCH_genpctrl_stalled_glbl;
	gen145_rtl_var = gen634_cyclix_var;
	if (gen145_rtl_var)
		begin
		genpstage_IFETCH_genpctrl_finish = 32'd0;
		genpstage_IFETCH_genpctrl_succ = 32'd0;
		end
	gen635_cyclix_var = 1'd0;
	gen635_cyclix_var = (gen635_cyclix_var || gen634_cyclix_var);
	gen635_cyclix_var = !gen635_cyclix_var;
	gen146_rtl_var = gen635_cyclix_var;
	if (gen146_rtl_var)
		begin
		genpstage_IFETCH_genpctrl_finish = genpstage_IFETCH_genpctrl_occupied;
		genpstage_IFETCH_genpctrl_succ = genpstage_IFETCH_genpctrl_active_glbl;
		end
	gen636_cyclix_var = genpstage_IFETCH_genpctrl_succ;
	gen147_rtl_var = gen636_cyclix_var;
	if (gen147_rtl_var)
		begin
		gen637_cyclix_var = gen174_pipex_syncreq;
		gen148_rtl_var = gen637_cyclix_var;
		if (gen148_rtl_var)
			begin
			genpsticky_glbl_jump_req_cmd = gen175_pipex_syncbuf;
			end
		gen638_cyclix_var = gen176_pipex_syncreq;
		gen149_rtl_var = gen638_cyclix_var;
		if (gen149_rtl_var)
			begin
			genpsticky_glbl_pc = gen177_pipex_syncbuf;
			end
		end
	gen639_cyclix_var = genpstage_IFETCH_genpctrl_finish;
	gen150_rtl_var = gen639_cyclix_var;
	if (gen150_rtl_var)
		begin
		gen640_cyclix_var = genpstage_EXEC_genpctrl_rdy;
		gen151_rtl_var = gen640_cyclix_var;
		if (gen151_rtl_var)
			begin
			genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_if_id = genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id;
			genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdreq_pending = genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
			genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_tid = genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid;
			genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_resp_done = genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done;
			genpstage_EXEC_genmcopipe_handle_instr_mem_genvar_rdata = genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata;
			genpstage_EXEC_curinstr_addr_genglbl = genpstage_IFETCH_curinstr_addr;
			genpstage_EXEC_nextinstr_addr_genglbl = genpstage_IFETCH_nextinstr_addr;
			genpstage_EXEC_genpctrl_active_glbl = genpstage_IFETCH_genpctrl_active_glbl;
			genpstage_EXEC_genpctrl_killed_glbl = genpstage_IFETCH_genpctrl_killed_glbl;
			genpstage_EXEC_genpctrl_stalled_glbl = 32'd0;
			end
		genpstage_IFETCH_genpctrl_active_glbl = 32'd0;
		genpstage_IFETCH_genpctrl_killed_glbl = 32'd0;
		genpstage_IFETCH_genpctrl_stalled_glbl = 32'd0;
		end
	gen641_cyclix_var = ~genpstage_IFETCH_genpctrl_stalled_glbl;
	genpstage_IFETCH_genpctrl_rdy = gen641_cyclix_var;
	genpstage_IFETCH_genpctrl_working = (genpstage_IFETCH_genpctrl_succ | genpstage_IFETCH_genpctrl_stalled_glbl);
	gen642_cyclix_var = genmcopipe_instr_mem_rd_done;
	gen152_rtl_var = gen642_cyclix_var;
	if (gen152_rtl_var)
		begin
		genmcopipe_instr_mem_rd_ptr = genmcopipe_instr_mem_rd_ptr_next;
		genmcopipe_instr_mem_full_flag = 32'd0;
		gen643_cyclix_var = (genmcopipe_instr_mem_rd_ptr == genmcopipe_instr_mem_wr_ptr);
		gen644_cyclix_var = gen643_cyclix_var;
		gen153_rtl_var = gen644_cyclix_var;
		if (gen153_rtl_var)
			begin
			genmcopipe_instr_mem_empty_flag = 32'd1;
			end
		end
	gen645_cyclix_var = genmcopipe_instr_mem_wr_done;
	gen154_rtl_var = gen645_cyclix_var;
	if (gen154_rtl_var)
		begin
		genmcopipe_instr_mem_wr_ptr = genmcopipe_instr_mem_wr_ptr_next;
		genmcopipe_instr_mem_empty_flag = 32'd0;
		gen646_cyclix_var = (genmcopipe_instr_mem_rd_ptr == genmcopipe_instr_mem_wr_ptr);
		gen647_cyclix_var = gen646_cyclix_var;
		gen155_rtl_var = gen647_cyclix_var;
		if (gen155_rtl_var)
			begin
			genmcopipe_instr_mem_full_flag = 32'd1;
			end
		end
	gen648_cyclix_var = genmcopipe_data_mem_rd_done;
	gen156_rtl_var = gen648_cyclix_var;
	if (gen156_rtl_var)
		begin
		genmcopipe_data_mem_rd_ptr = genmcopipe_data_mem_rd_ptr_next;
		genmcopipe_data_mem_full_flag = 32'd0;
		gen649_cyclix_var = (genmcopipe_data_mem_rd_ptr == genmcopipe_data_mem_wr_ptr);
		gen650_cyclix_var = gen649_cyclix_var;
		gen157_rtl_var = gen650_cyclix_var;
		if (gen157_rtl_var)
			begin
			genmcopipe_data_mem_empty_flag = 32'd1;
			end
		end
	gen651_cyclix_var = genmcopipe_data_mem_wr_done;
	gen158_rtl_var = gen651_cyclix_var;
	if (gen158_rtl_var)
		begin
		genmcopipe_data_mem_wr_ptr = genmcopipe_data_mem_wr_ptr_next;
		genmcopipe_data_mem_empty_flag = 32'd0;
		gen652_cyclix_var = (genmcopipe_data_mem_rd_ptr == genmcopipe_data_mem_wr_ptr);
		gen653_cyclix_var = gen652_cyclix_var;
		gen159_rtl_var = gen653_cyclix_var;
		if (gen159_rtl_var)
			begin
			genmcopipe_data_mem_full_flag = 32'd1;
			end
		end
	end


endmodule
