

================================================================
== Synthesis Summary Report of 'srcnn'
================================================================
+ General Information: 
    * Date:           Sun Oct 29 20:14:37 2023
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        srcnn_hls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------+------+------+------------+-----------+-----------+------------+-------+----------+---------+---------+------------+-----------+-----+
    |        Modules        | Issue|      |  Latency   |  Latency  | Iteration |            |  Trip |          |         |         |            |           |     |
    |        & Loops        | Type | Slack|  (cycles)  |    (ns)   |  Latency  |  Interval  | Count | Pipelined|  BRAM   |   DSP   |     FF     |    LUT    | URAM|
    +-----------------------+------+------+------------+-----------+-----------+------------+-------+----------+---------+---------+------------+-----------+-----+
    |+ srcnn                |     -|  0.00|  2145473132|  2.145e+10|          -|  2145473133|      -|        no|  25 (8%)|  1 (~0%)|  2259 (~0%)|  3251 (2%)|    -|
    | + conv1               |     -|  0.00|  2145473131|  2.145e+10|          -|  2145473131|      -|        no|  23 (7%)|  1 (~0%)|   613 (~0%)|  1364 (1%)|    -|
    |  o TILE_J             |     -|  7.30|  2145473130|  2.145e+10|  143031542|           -|     15|        no|        -|        -|           -|          -|    -|
    |   o TILE_I            |     -|  7.30|   143031540|  1.430e+09|    9535436|           -|     15|        no|        -|        -|           -|          -|    -|
    |    o TILE_I.1         |     -|  7.30|         625|  6.250e+03|          1|           -|    625|        no|        -|        -|           -|          -|    -|
    |    o IN_BUFFER_BY     |     -|  7.30|        6925|  6.925e+04|        277|           -|     25|        no|        -|        -|           -|          -|    -|
    |     o IN_BUFFER_BX    |     -|  7.30|         275|  2.750e+03|         11|           -|     25|        no|        -|        -|           -|          -|    -|
    |    o NOUT             |     -|  7.30|     9509248|  9.509e+07|     148582|           -|     64|        no|        -|        -|           -|          -|    -|
    |     o TY              |     -|  7.30|      148580|  1.486e+06|       8740|           -|     17|        no|        -|        -|           -|          -|    -|
    |      o TX             |     -|  7.30|        8738|  8.738e+04|        514|           -|     17|        no|        -|        -|           -|          -|    -|
    |       o KY            |     -|  7.30|         504|  5.040e+03|         56|           -|      9|        no|        -|        -|           -|          -|    -|
    |        o KX           |     -|  7.30|          54|    540.000|          6|           -|      9|        no|        -|        -|           -|          -|    -|
    |    o OUT_BUFFER_NOUT  |     -|  7.30|         128|  1.280e+03|          2|           -|     64|        no|        -|        -|           -|          -|    -|
    |    o TILE_I.5         |     -|  7.30|       18496|  1.850e+05|          1|           -|  18496|        no|        -|        -|           -|          -|    -|
    +-----------------------+------+------+------------+-----------+-----------+------------+-------+----------+---------+---------+------------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register        | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL            | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER            | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER          | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR          | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | input_ftmap_1   | 0x10   | 32    | W      | Data signal of input_ftmap       |                                                                      |
| s_axi_control | input_ftmap_2   | 0x14   | 32    | W      | Data signal of input_ftmap       |                                                                      |
| s_axi_control | conv1_weights_1 | 0x1c   | 32    | W      | Data signal of conv1_weights     |                                                                      |
| s_axi_control | conv1_weights_2 | 0x20   | 32    | W      | Data signal of conv1_weights     |                                                                      |
| s_axi_control | conv1_biases_1  | 0x28   | 32    | W      | Data signal of conv1_biases      |                                                                      |
| s_axi_control | conv1_biases_2  | 0x2c   | 32    | W      | Data signal of conv1_biases      |                                                                      |
| s_axi_control | conv2_weights_1 | 0x34   | 32    | W      | Data signal of conv2_weights     |                                                                      |
| s_axi_control | conv2_weights_2 | 0x38   | 32    | W      | Data signal of conv2_weights     |                                                                      |
| s_axi_control | conv2_biases_1  | 0x40   | 32    | W      | Data signal of conv2_biases      |                                                                      |
| s_axi_control | conv2_biases_2  | 0x44   | 32    | W      | Data signal of conv2_biases      |                                                                      |
| s_axi_control | conv3_weights_1 | 0x4c   | 32    | W      | Data signal of conv3_weights     |                                                                      |
| s_axi_control | conv3_weights_2 | 0x50   | 32    | W      | Data signal of conv3_weights     |                                                                      |
| s_axi_control | conv3_biases_1  | 0x58   | 32    | W      | Data signal of conv3_biases      |                                                                      |
| s_axi_control | conv3_biases_2  | 0x5c   | 32    | W      | Data signal of conv3_biases      |                                                                      |
| s_axi_control | output_ftmap_1  | 0x64   | 32    | W      | Data signal of output_ftmap      |                                                                      |
| s_axi_control | output_ftmap_2  | 0x68   | 32    | W      | Data signal of output_ftmap      |                                                                      |
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+---------------+-----------+--------------------------------------+
| Argument      | Direction | Datatype                             |
+---------------+-----------+--------------------------------------+
| input_ftmap   | in        | ap_fixed<16, 9, AP_TRN, AP_WRAP, 0>* |
| conv1_weights | in        | ap_fixed<16, 9, AP_TRN, AP_WRAP, 0>* |
| conv1_biases  | in        | ap_fixed<16, 9, AP_TRN, AP_WRAP, 0>* |
| conv2_weights | in        | ap_fixed<16, 9, AP_TRN, AP_WRAP, 0>* |
| conv2_biases  | in        | ap_fixed<16, 9, AP_TRN, AP_WRAP, 0>* |
| conv3_weights | in        | ap_fixed<16, 9, AP_TRN, AP_WRAP, 0>* |
| conv3_biases  | in        | ap_fixed<16, 9, AP_TRN, AP_WRAP, 0>* |
| output_ftmap  | in        | ap_fixed<16, 9, AP_TRN, AP_WRAP, 0>* |
+---------------+-----------+--------------------------------------+

* SW-to-HW Mapping
+---------------+---------------+-----------+----------+-------------------------------------------+
| Argument      | HW Interface  | HW Type   | HW Usage | HW Info                                   |
+---------------+---------------+-----------+----------+-------------------------------------------+
| input_ftmap   | m_axi_gmem    | interface |          |                                           |
| input_ftmap   | s_axi_control | register  | offset   | name=input_ftmap_1 offset=0x10 range=32   |
| input_ftmap   | s_axi_control | register  | offset   | name=input_ftmap_2 offset=0x14 range=32   |
| conv1_weights | m_axi_gmem    | interface |          |                                           |
| conv1_weights | s_axi_control | register  | offset   | name=conv1_weights_1 offset=0x1c range=32 |
| conv1_weights | s_axi_control | register  | offset   | name=conv1_weights_2 offset=0x20 range=32 |
| conv1_biases  | m_axi_gmem    | interface |          |                                           |
| conv1_biases  | s_axi_control | register  | offset   | name=conv1_biases_1 offset=0x28 range=32  |
| conv1_biases  | s_axi_control | register  | offset   | name=conv1_biases_2 offset=0x2c range=32  |
| conv2_weights | m_axi_gmem    | interface |          |                                           |
| conv2_weights | s_axi_control | register  | offset   | name=conv2_weights_1 offset=0x34 range=32 |
| conv2_weights | s_axi_control | register  | offset   | name=conv2_weights_2 offset=0x38 range=32 |
| conv2_biases  | m_axi_gmem    | interface |          |                                           |
| conv2_biases  | s_axi_control | register  | offset   | name=conv2_biases_1 offset=0x40 range=32  |
| conv2_biases  | s_axi_control | register  | offset   | name=conv2_biases_2 offset=0x44 range=32  |
| conv3_weights | m_axi_gmem    | interface |          |                                           |
| conv3_weights | s_axi_control | register  | offset   | name=conv3_weights_1 offset=0x4c range=32 |
| conv3_weights | s_axi_control | register  | offset   | name=conv3_weights_2 offset=0x50 range=32 |
| conv3_biases  | m_axi_gmem    | interface |          |                                           |
| conv3_biases  | s_axi_control | register  | offset   | name=conv3_biases_1 offset=0x58 range=32  |
| conv3_biases  | s_axi_control | register  | offset   | name=conv3_biases_2 offset=0x5c range=32  |
| output_ftmap  | m_axi_gmem    | interface |          |                                           |
| output_ftmap  | s_axi_control | register  | offset   | name=output_ftmap_1 offset=0x64 range=32  |
| output_ftmap  | s_axi_control | register  | offset   | name=output_ftmap_2 offset=0x68 range=32  |
+---------------+---------------+-----------+----------+-------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-----------------+----------------------+
| HW Interface | Direction | Length | Width | Loop            | Loop Location        |
+--------------+-----------+--------+-------+-----------------+----------------------+
| m_axi_gmem   | read      | 81     | 16    | KY              | src/conv1.cpp:52:10  |
| m_axi_gmem   | read      | 64     | 16    | OUT_BUFFER_NOUT | src/conv1.cpp:115:19 |
+--------------+-----------+--------+-------+-----------------+----------------------+

* All M_AXI Variable Accesses
+--------------+---------------+----------------------+-----------+--------------+--------+-----------------+----------------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable      | Access Location      | Direction | Burst Status | Length | Loop            | Loop Location        | Resolution | Problem                                                                                               |
+--------------+---------------+----------------------+-----------+--------------+--------+-----------------+----------------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_gmem   | conv1_weights | src/conv1.cpp:62:75  | read      | Widen Fail   |        | KX              | src/conv1.cpp:53:10  | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | conv1_weights | src/conv1.cpp:62:75  | read      | Fail         |        | TX              | src/conv1.cpp:49:9   | 214-230    | Stride is incompatible                                                                                |
| m_axi_gmem   | conv1_weights | src/conv1.cpp:62:75  | read      | Inferred     | 81     | KY              | src/conv1.cpp:52:10  |            |                                                                                                       |
| m_axi_gmem   | input_ftmap   | src/conv1.cpp:102:34 | read      | Fail         |        | IN_BUFFER_BX    | src/conv1.cpp:95:18  | 214-229    | Could not analyze pattern                                                                             |
| m_axi_gmem   | conv1_biases  | src/conv1.cpp:115:19 | read      | Widen Fail   |        | OUT_BUFFER_NOUT | src/conv1.cpp:115:19 | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | conv1_biases  | src/conv1.cpp:115:19 | read      | Fail         |        | TILE_I          | src/conv1.cpp:32:11  | 214-229    | Could not analyze pattern                                                                             |
| m_axi_gmem   | conv1_biases  | src/conv1.cpp:115:19 | read      | Inferred     | 64     | OUT_BUFFER_NOUT | src/conv1.cpp:115:19 |            |                                                                                                       |
+--------------+---------------+----------------------+-----------+--------------+--------+-----------------+----------------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                 | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+--------------------------------------+-----+--------+-------------+-----+--------+---------+
| + srcnn                              | 1   |        |             |     |        |         |
|  + conv1                             | 1   |        |             |     |        |         |
|    add_ln31_fu_472_p2                | -   |        | add_ln31    | add | fabric | 0       |
|    add_ln32_fu_484_p2                | -   |        | add_ln32    | add | fabric | 0       |
|    empty_33_fu_500_p2                | -   |        | empty_33    | add | fabric | 0       |
|    add_ln94_1_fu_511_p2              | -   |        | add_ln94_1  | add | fabric | 0       |
|    add_ln94_fu_527_p2                | -   |        | add_ln94    | add | fabric | 0       |
|    tmp3_fu_543_p2                    | -   |        | tmp3        | add | fabric | 0       |
|    empty_34_fu_553_p2                | -   |        | empty_34    | add | fabric | 0       |
|    sub_ln102_fu_623_p2               | -   |        | sub_ln102   | sub | fabric | 0       |
|    add_ln102_2_fu_637_p2             | -   |        | add_ln102_2 | add | fabric | 0       |
|    add_ln95_fu_658_p2                | -   |        | add_ln95    | add | fabric | 0       |
|    add_ln98_1_fu_676_p2              | -   |        | add_ln98_1  | add | fabric | 0       |
|    add_ln98_fu_686_p2                | -   |        | add_ln98    | add | fabric | 0       |
|    add_ln45_1_fu_778_p2              | -   |        | add_ln45_1  | add | fabric | 0       |
|    empty_35_fu_800_p2                | -   |        | empty_35    | add | fabric | 0       |
|    add_ln45_fu_812_p2                | -   |        | add_ln45    | add | fabric | 0       |
|    add_ln48_fu_822_p2                | -   |        | add_ln48    | add | fabric | 0       |
|    empty_36_fu_851_p2                | -   |        | empty_36    | add | fabric | 0       |
|    empty_38_fu_872_p2                | -   |        | empty_38    | add | fabric | 0       |
|    add_ln48_1_fu_884_p2              | -   |        | add_ln48_1  | add | fabric | 0       |
|    empty_39_fu_894_p2                | -   |        | empty_39    | add | fabric | 0       |
|    add_ln49_fu_910_p2                | -   |        | add_ln49    | add | fabric | 0       |
|    add_ln52_fu_926_p2                | -   |        | add_ln52    | add | fabric | 0       |
|    empty_41_fu_932_p2                | -   |        | empty_41    | add | fabric | 0       |
|    mul_5ns_6ns_10_1_1_U1             | -   |        | mul_ln62_1  | mul | auto   | 0       |
|    add_ln53_fu_958_p2                | -   |        | add_ln53    | add | fabric | 0       |
|    add_ln57_fu_964_p2                | -   |        | add_ln57    | add | fabric | 0       |
|    add_ln62_1_fu_974_p2              | -   |        | add_ln62_1  | add | fabric | 0       |
|    mac_muladd_16s_16s_23ns_23_4_1_U2 | 1   |        | mul_ln62    | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_23ns_23_4_1_U2 | 1   |        | add_ln62    | add | dsp48  | 3       |
|    add_ln115_fu_1013_p2              | -   |        | add_ln115   | add | fabric | 0       |
|    empty_45_fu_1025_p2               | -   |        | empty_45    | add | fabric | 0       |
+--------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+------------------------+------+------+--------+-------------------+---------+------+---------+
| Name                   | BRAM | URAM | Pragma | Variable          | Storage | Impl | Latency |
+------------------------+------+------+--------+-------------------+---------+------+---------+
| + srcnn                | 25   | 0    |        |                   |         |      |         |
|  + conv1               | 23   | 0    |        |                   |         |      |         |
|    input_fm_buffer_0_U | 1    | -    |        | input_fm_buffer_0 | ram_1p  | auto | 1       |
|    output_fm_buffer_U  | 22   | -    |        | output_fm_buffer  | ram_1p  | auto | 1       |
+------------------------+------+------+--------+-------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------------------------------+------------------------------------------+
| Type      | Options                                       | Location                                 |
+-----------+-----------------------------------------------+------------------------------------------+
| pipeline  | off                                           | src/conv1.cpp:28 in conv1                |
| pipeline  | off                                           | src/conv2.cpp:28 in conv2                |
| pipeline  | off                                           | src/conv3.cpp:28 in conv3                |
| pipeline  | off                                           | src/srcnn.cpp:17 in srcnn                |
| interface | m_axi port=input_ftmap offset=slave depth=1   | src/srcnn.cpp:20 in srcnn, input_ftmap   |
| interface | m_axi port=conv1_weights offset=slave depth=1 | src/srcnn.cpp:21 in srcnn, conv1_weights |
| interface | m_axi port=conv1_biases offset=slave depth=1  | src/srcnn.cpp:22 in srcnn, conv1_biases  |
| interface | m_axi port=conv2_weights offset=slave depth=1 | src/srcnn.cpp:23 in srcnn, conv2_weights |
| interface | m_axi port=conv2_biases offset=slave depth=1  | src/srcnn.cpp:24 in srcnn, conv2_biases  |
| interface | m_axi port=conv3_weights offset=slave depth=1 | src/srcnn.cpp:25 in srcnn, conv3_weights |
| interface | m_axi port=conv3_biases offset=slave depth=1  | src/srcnn.cpp:26 in srcnn, conv3_biases  |
| interface | m_axi port=output_ftmap offset=slave depth=1  | src/srcnn.cpp:27 in srcnn, output_ftmap  |
| interface | s_axilite port=return                         | src/srcnn.cpp:28 in srcnn, return        |
+-----------+-----------------------------------------------+------------------------------------------+


