
assign3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000002b0  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000438  08000440  00001440  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000438  08000438  00001440  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000438  08000438  00001440  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000438  08000440  00001440  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000438  08000438  00001438  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800043c  0800043c  0000143c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001440  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00001440  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00002000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00001440  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000820  00000000  00000000  00001470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000021f  00000000  00000000  00001c90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000088  00000000  00000000  00001eb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000059  00000000  00000000  00001f38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00000210  00000000  00000000  00001f91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00000ac1  00000000  00000000  000021a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00087f70  00000000  00000000  00002c62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0008abd2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000108  00000000  00000000  0008ac18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 00000025  00000000  00000000  0008ad20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000051  00000000  00000000  0008ad45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000420 	.word	0x08000420

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	08000420 	.word	0x08000420

080001c8 <delay>:
#define GREEN_LED      12     // PD12
#define BLUE_LED       15     // PD15

/* Simple delay */
void delay(volatile uint32_t d)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
    while (d--);
 80001d0:	bf00      	nop
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	1e5a      	subs	r2, r3, #1
 80001d6:	607a      	str	r2, [r7, #4]
 80001d8:	2b00      	cmp	r3, #0
 80001da:	d1fa      	bne.n	80001d2 <delay+0xa>
}
 80001dc:	bf00      	nop
 80001de:	bf00      	nop
 80001e0:	370c      	adds	r7, #12
 80001e2:	46bd      	mov	sp, r7
 80001e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001e8:	4770      	bx	lr
	...

080001ec <main>:

int main(void)
{
 80001ec:	b580      	push	{r7, lr}
 80001ee:	b082      	sub	sp, #8
 80001f0:	af00      	add	r7, sp, #0
    uint8_t press_count = 0;
 80001f2:	2300      	movs	r3, #0
 80001f4:	71fb      	strb	r3, [r7, #7]

    /* Enable GPIO clocks */
    RCC_AHB1ENR |= (RCC_GPIOA_EN | RCC_GPIOD_EN);
 80001f6:	4b3d      	ldr	r3, [pc, #244]	@ (80002ec <main+0x100>)
 80001f8:	681b      	ldr	r3, [r3, #0]
 80001fa:	4a3c      	ldr	r2, [pc, #240]	@ (80002ec <main+0x100>)
 80001fc:	f043 0309 	orr.w	r3, r3, #9
 8000200:	6013      	str	r3, [r2, #0]

    /* PA0 as input */
    GPIOA_MODER &= ~(3 << (SWITCH_PIN * 2));
 8000202:	4b3b      	ldr	r3, [pc, #236]	@ (80002f0 <main+0x104>)
 8000204:	681b      	ldr	r3, [r3, #0]
 8000206:	4a3a      	ldr	r2, [pc, #232]	@ (80002f0 <main+0x104>)
 8000208:	f023 0303 	bic.w	r3, r3, #3
 800020c:	6013      	str	r3, [r2, #0]

    /* Pull-down for PA0 */
    GPIOA_PUPDR &= ~(3 << (SWITCH_PIN * 2));
 800020e:	4b39      	ldr	r3, [pc, #228]	@ (80002f4 <main+0x108>)
 8000210:	681b      	ldr	r3, [r3, #0]
 8000212:	4a38      	ldr	r2, [pc, #224]	@ (80002f4 <main+0x108>)
 8000214:	f023 0303 	bic.w	r3, r3, #3
 8000218:	6013      	str	r3, [r2, #0]
    GPIOA_PUPDR |=  (2 << (SWITCH_PIN * 2));
 800021a:	4b36      	ldr	r3, [pc, #216]	@ (80002f4 <main+0x108>)
 800021c:	681b      	ldr	r3, [r3, #0]
 800021e:	4a35      	ldr	r2, [pc, #212]	@ (80002f4 <main+0x108>)
 8000220:	f043 0302 	orr.w	r3, r3, #2
 8000224:	6013      	str	r3, [r2, #0]

    /* PD12 & PD15 as output */
    GPIOD_MODER &= ~(3 << (GREEN_LED * 2));
 8000226:	4b34      	ldr	r3, [pc, #208]	@ (80002f8 <main+0x10c>)
 8000228:	681b      	ldr	r3, [r3, #0]
 800022a:	4a33      	ldr	r2, [pc, #204]	@ (80002f8 <main+0x10c>)
 800022c:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 8000230:	6013      	str	r3, [r2, #0]
    GPIOD_MODER |=  (1 << (GREEN_LED * 2));
 8000232:	4b31      	ldr	r3, [pc, #196]	@ (80002f8 <main+0x10c>)
 8000234:	681b      	ldr	r3, [r3, #0]
 8000236:	4a30      	ldr	r2, [pc, #192]	@ (80002f8 <main+0x10c>)
 8000238:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800023c:	6013      	str	r3, [r2, #0]

    GPIOD_MODER &= ~(3 << (BLUE_LED * 2));
 800023e:	4b2e      	ldr	r3, [pc, #184]	@ (80002f8 <main+0x10c>)
 8000240:	681b      	ldr	r3, [r3, #0]
 8000242:	4a2d      	ldr	r2, [pc, #180]	@ (80002f8 <main+0x10c>)
 8000244:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8000248:	6013      	str	r3, [r2, #0]
    GPIOD_MODER |=  (1 << (BLUE_LED * 2));
 800024a:	4b2b      	ldr	r3, [pc, #172]	@ (80002f8 <main+0x10c>)
 800024c:	681b      	ldr	r3, [r3, #0]
 800024e:	4a2a      	ldr	r2, [pc, #168]	@ (80002f8 <main+0x10c>)
 8000250:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8000254:	6013      	str	r3, [r2, #0]

    while (1)
    {
        /* Detect switch press */
        if (GPIOA_IDR & (1 << SWITCH_PIN))
 8000256:	4b29      	ldr	r3, [pc, #164]	@ (80002fc <main+0x110>)
 8000258:	681b      	ldr	r3, [r3, #0]
 800025a:	f003 0301 	and.w	r3, r3, #1
 800025e:	2b00      	cmp	r3, #0
 8000260:	d0f9      	beq.n	8000256 <main+0x6a>
        {
            delay(50000);   // debounce
 8000262:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8000266:	f7ff ffaf 	bl	80001c8 <delay>

            press_count++;
 800026a:	79fb      	ldrb	r3, [r7, #7]
 800026c:	3301      	adds	r3, #1
 800026e:	71fb      	strb	r3, [r7, #7]

            if (press_count == 1)
 8000270:	79fb      	ldrb	r3, [r7, #7]
 8000272:	2b01      	cmp	r3, #1
 8000274:	d10c      	bne.n	8000290 <main+0xa4>
            {
                /* 1st press: Green ON */
                GPIOD_ODR |= (1 << GREEN_LED);
 8000276:	4b22      	ldr	r3, [pc, #136]	@ (8000300 <main+0x114>)
 8000278:	681b      	ldr	r3, [r3, #0]
 800027a:	4a21      	ldr	r2, [pc, #132]	@ (8000300 <main+0x114>)
 800027c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000280:	6013      	str	r3, [r2, #0]
                GPIOD_ODR &= ~(1 << BLUE_LED);
 8000282:	4b1f      	ldr	r3, [pc, #124]	@ (8000300 <main+0x114>)
 8000284:	681b      	ldr	r3, [r3, #0]
 8000286:	4a1e      	ldr	r2, [pc, #120]	@ (8000300 <main+0x114>)
 8000288:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800028c:	6013      	str	r3, [r2, #0]
 800028e:	e020      	b.n	80002d2 <main+0xe6>
            }
            else if (press_count == 2)
 8000290:	79fb      	ldrb	r3, [r7, #7]
 8000292:	2b02      	cmp	r3, #2
 8000294:	d10c      	bne.n	80002b0 <main+0xc4>
            {
                /* 2nd press: Blue ON */
                GPIOD_ODR |= (1 << BLUE_LED);
 8000296:	4b1a      	ldr	r3, [pc, #104]	@ (8000300 <main+0x114>)
 8000298:	681b      	ldr	r3, [r3, #0]
 800029a:	4a19      	ldr	r2, [pc, #100]	@ (8000300 <main+0x114>)
 800029c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80002a0:	6013      	str	r3, [r2, #0]
                GPIOD_ODR &= ~(1 << GREEN_LED);
 80002a2:	4b17      	ldr	r3, [pc, #92]	@ (8000300 <main+0x114>)
 80002a4:	681b      	ldr	r3, [r3, #0]
 80002a6:	4a16      	ldr	r2, [pc, #88]	@ (8000300 <main+0x114>)
 80002a8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80002ac:	6013      	str	r3, [r2, #0]
 80002ae:	e010      	b.n	80002d2 <main+0xe6>
            }
            else if (press_count == 3)
 80002b0:	79fb      	ldrb	r3, [r7, #7]
 80002b2:	2b03      	cmp	r3, #3
 80002b4:	d10d      	bne.n	80002d2 <main+0xe6>
            {
                /* 3rd press: Both OFF */
                GPIOD_ODR &= ~(1 << GREEN_LED);
 80002b6:	4b12      	ldr	r3, [pc, #72]	@ (8000300 <main+0x114>)
 80002b8:	681b      	ldr	r3, [r3, #0]
 80002ba:	4a11      	ldr	r2, [pc, #68]	@ (8000300 <main+0x114>)
 80002bc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80002c0:	6013      	str	r3, [r2, #0]
                GPIOD_ODR &= ~(1 << BLUE_LED);
 80002c2:	4b0f      	ldr	r3, [pc, #60]	@ (8000300 <main+0x114>)
 80002c4:	681b      	ldr	r3, [r3, #0]
 80002c6:	4a0e      	ldr	r2, [pc, #56]	@ (8000300 <main+0x114>)
 80002c8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80002cc:	6013      	str	r3, [r2, #0]
                press_count = 0;   // reset cycle
 80002ce:	2300      	movs	r3, #0
 80002d0:	71fb      	strb	r3, [r7, #7]
            }

            /* Wait until switch released */
            while (GPIOA_IDR & (1 << SWITCH_PIN));
 80002d2:	bf00      	nop
 80002d4:	4b09      	ldr	r3, [pc, #36]	@ (80002fc <main+0x110>)
 80002d6:	681b      	ldr	r3, [r3, #0]
 80002d8:	f003 0301 	and.w	r3, r3, #1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d1f9      	bne.n	80002d4 <main+0xe8>
            delay(50000);
 80002e0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80002e4:	f7ff ff70 	bl	80001c8 <delay>
        if (GPIOA_IDR & (1 << SWITCH_PIN))
 80002e8:	e7b5      	b.n	8000256 <main+0x6a>
 80002ea:	bf00      	nop
 80002ec:	40023830 	.word	0x40023830
 80002f0:	40020000 	.word	0x40020000
 80002f4:	4002000c 	.word	0x4002000c
 80002f8:	40020c00 	.word	0x40020c00
 80002fc:	40020010 	.word	0x40020010
 8000300:	40020c14 	.word	0x40020c14

08000304 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000304:	b580      	push	{r7, lr}
 8000306:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000308:	4b05      	ldr	r3, [pc, #20]	@ (8000320 <SystemInit+0x1c>)
 800030a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800030e:	4a04      	ldr	r2, [pc, #16]	@ (8000320 <SystemInit+0x1c>)
 8000310:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000314:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */

  DWT_Init();
 8000318:	f000 f804 	bl	8000324 <DWT_Init>
}
 800031c:	bf00      	nop
 800031e:	bd80      	pop	{r7, pc}
 8000320:	e000ed00 	.word	0xe000ed00

08000324 <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 8000324:	b480      	push	{r7}
 8000326:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000328:	4b14      	ldr	r3, [pc, #80]	@ (800037c <DWT_Init+0x58>)
 800032a:	68db      	ldr	r3, [r3, #12]
 800032c:	4a13      	ldr	r2, [pc, #76]	@ (800037c <DWT_Init+0x58>)
 800032e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000332:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000334:	4b11      	ldr	r3, [pc, #68]	@ (800037c <DWT_Init+0x58>)
 8000336:	68db      	ldr	r3, [r3, #12]
 8000338:	4a10      	ldr	r2, [pc, #64]	@ (800037c <DWT_Init+0x58>)
 800033a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800033e:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000340:	4b0f      	ldr	r3, [pc, #60]	@ (8000380 <DWT_Init+0x5c>)
 8000342:	681b      	ldr	r3, [r3, #0]
 8000344:	4a0e      	ldr	r2, [pc, #56]	@ (8000380 <DWT_Init+0x5c>)
 8000346:	f023 0301 	bic.w	r3, r3, #1
 800034a:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 800034c:	4b0c      	ldr	r3, [pc, #48]	@ (8000380 <DWT_Init+0x5c>)
 800034e:	681b      	ldr	r3, [r3, #0]
 8000350:	4a0b      	ldr	r2, [pc, #44]	@ (8000380 <DWT_Init+0x5c>)
 8000352:	f043 0301 	orr.w	r3, r3, #1
 8000356:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 8000358:	4b09      	ldr	r3, [pc, #36]	@ (8000380 <DWT_Init+0x5c>)
 800035a:	2200      	movs	r2, #0
 800035c:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 800035e:	bf00      	nop
    __ASM volatile ("NOP");
 8000360:	bf00      	nop
    __ASM volatile ("NOP");
 8000362:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 8000364:	4b06      	ldr	r3, [pc, #24]	@ (8000380 <DWT_Init+0x5c>)
 8000366:	685b      	ldr	r3, [r3, #4]
 8000368:	2b00      	cmp	r3, #0
 800036a:	bf0c      	ite	eq
 800036c:	2301      	moveq	r3, #1
 800036e:	2300      	movne	r3, #0
 8000370:	b2db      	uxtb	r3, r3
}
 8000372:	4618      	mov	r0, r3
 8000374:	46bd      	mov	sp, r7
 8000376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800037a:	4770      	bx	lr
 800037c:	e000edf0 	.word	0xe000edf0
 8000380:	e0001000 	.word	0xe0001000

08000384 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000384:	480d      	ldr	r0, [pc, #52]	@ (80003bc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000386:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000388:	f7ff ffbc 	bl	8000304 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800038c:	480c      	ldr	r0, [pc, #48]	@ (80003c0 <LoopForever+0x6>)
  ldr r1, =_edata
 800038e:	490d      	ldr	r1, [pc, #52]	@ (80003c4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000390:	4a0d      	ldr	r2, [pc, #52]	@ (80003c8 <LoopForever+0xe>)
  movs r3, #0
 8000392:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000394:	e002      	b.n	800039c <LoopCopyDataInit>

08000396 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000396:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000398:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800039a:	3304      	adds	r3, #4

0800039c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800039c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800039e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003a0:	d3f9      	bcc.n	8000396 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003a2:	4a0a      	ldr	r2, [pc, #40]	@ (80003cc <LoopForever+0x12>)
  ldr r4, =_ebss
 80003a4:	4c0a      	ldr	r4, [pc, #40]	@ (80003d0 <LoopForever+0x16>)
  movs r3, #0
 80003a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003a8:	e001      	b.n	80003ae <LoopFillZerobss>

080003aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003ac:	3204      	adds	r2, #4

080003ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003b0:	d3fb      	bcc.n	80003aa <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80003b2:	f000 f811 	bl	80003d8 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 80003b6:	f7ff ff19 	bl	80001ec <main>

080003ba <LoopForever>:

LoopForever:
  b LoopForever
 80003ba:	e7fe      	b.n	80003ba <LoopForever>
  ldr   r0, =_estack
 80003bc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80003c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003c4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80003c8:	08000440 	.word	0x08000440
  ldr r2, =_sbss
 80003cc:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80003d0:	2000001c 	.word	0x2000001c

080003d4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003d4:	e7fe      	b.n	80003d4 <ADC_IRQHandler>
	...

080003d8 <__libc_init_array>:
 80003d8:	b570      	push	{r4, r5, r6, lr}
 80003da:	4d0d      	ldr	r5, [pc, #52]	@ (8000410 <__libc_init_array+0x38>)
 80003dc:	4c0d      	ldr	r4, [pc, #52]	@ (8000414 <__libc_init_array+0x3c>)
 80003de:	1b64      	subs	r4, r4, r5
 80003e0:	10a4      	asrs	r4, r4, #2
 80003e2:	2600      	movs	r6, #0
 80003e4:	42a6      	cmp	r6, r4
 80003e6:	d109      	bne.n	80003fc <__libc_init_array+0x24>
 80003e8:	4d0b      	ldr	r5, [pc, #44]	@ (8000418 <__libc_init_array+0x40>)
 80003ea:	4c0c      	ldr	r4, [pc, #48]	@ (800041c <__libc_init_array+0x44>)
 80003ec:	f000 f818 	bl	8000420 <_init>
 80003f0:	1b64      	subs	r4, r4, r5
 80003f2:	10a4      	asrs	r4, r4, #2
 80003f4:	2600      	movs	r6, #0
 80003f6:	42a6      	cmp	r6, r4
 80003f8:	d105      	bne.n	8000406 <__libc_init_array+0x2e>
 80003fa:	bd70      	pop	{r4, r5, r6, pc}
 80003fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8000400:	4798      	blx	r3
 8000402:	3601      	adds	r6, #1
 8000404:	e7ee      	b.n	80003e4 <__libc_init_array+0xc>
 8000406:	f855 3b04 	ldr.w	r3, [r5], #4
 800040a:	4798      	blx	r3
 800040c:	3601      	adds	r6, #1
 800040e:	e7f2      	b.n	80003f6 <__libc_init_array+0x1e>
 8000410:	08000438 	.word	0x08000438
 8000414:	08000438 	.word	0x08000438
 8000418:	08000438 	.word	0x08000438
 800041c:	0800043c 	.word	0x0800043c

08000420 <_init>:
 8000420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000422:	bf00      	nop
 8000424:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000426:	bc08      	pop	{r3}
 8000428:	469e      	mov	lr, r3
 800042a:	4770      	bx	lr

0800042c <_fini>:
 800042c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800042e:	bf00      	nop
 8000430:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000432:	bc08      	pop	{r3}
 8000434:	469e      	mov	lr, r3
 8000436:	4770      	bx	lr
