level1_fifo.v,verilog,xil_defaultlib,../../../../regionizer.srcs/sources_1/ip/level1_fifo/sim/level1_fifo.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
