<?xml version="1.0" encoding="UTF-8" standalone="no" ?><TCML xmlns="tcml"><Scenario Id="Primary"/><Scenario Id="place_and_route"><clock Id="12"><name>CLK0_PAD</name><period>20</period><waveform>0 10</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_ports { CLK0_PAD }]</orig_string><macro><type>PORT</type><pattern>CLK0_PAD</pattern></macro></source><comment/><origin><file>/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/CoreRISCV_AXI4_BaseDesign/designer/RISCV_BaseDesign/place_route.sdc</file><line>7</line></origin></clock><clock Id="13"><name>uncore/MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT</name><period>20</period><waveform>0 10</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { uncore/MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT }]</orig_string><macro><type>PIN</type><pattern>uncore/MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</pattern></macro></source><comment/><origin><file>/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/CoreRISCV_AXI4_BaseDesign/designer/RISCV_BaseDesign/place_route.sdc</file><line>8</line></origin></clock><clock Id="14"><name>uncore/MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/CLK_CONFIG_APB</name><period>60.6061</period><waveform>0 30.303</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { uncore/MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/CLK_CONFIG_APB }]</orig_string><macro><type>PIN</type><pattern>uncore/MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CLK_CONFIG_APB</pattern></macro></source><comment/><origin><file>/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/CoreRISCV_AXI4_BaseDesign/designer/RISCV_BaseDesign/place_route.sdc</file><line>9</line></origin></clock><generated_clock Id="15"><name>uncore/MSS_SUBSYSTEM_sb_0/CCC_0/GL0</name><source><type>GENCLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { uncore/MSS_SUBSYSTEM_sb_0/CCC_0/CCC_INST/GL0 }]</orig_string><macro><type>PIN</type><pattern>uncore/MSS_SUBSYSTEM_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</pattern></macro></source><master><type>CLOCK_REF</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { uncore/MSS_SUBSYSTEM_sb_0/CCC_0/CCC_INST/CLK0_PAD }]</orig_string><macro><type>PIN</type><pattern>uncore/MSS_SUBSYSTEM_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK0_PAD</pattern></macro></master><mult_factor>99</mult_factor><div_factor>75</div_factor><comment/><origin><file>/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/CoreRISCV_AXI4_BaseDesign/designer/RISCV_BaseDesign/place_route.sdc</file><line>10</line></origin></generated_clock><false_path Id="16"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_nets { uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/INIT_DONE uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/SDIF_RELEASED }]</orig_string><macro><type>PIN</type><pattern>uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/INIT_DONE_q1:D</pattern></macro></through><comment/><origin><file>/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/CoreRISCV_AXI4_BaseDesign/designer/RISCV_BaseDesign/place_route.sdc</file><line>11</line></origin></false_path><false_path Id="17"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_nets { uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr_enable uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/release_sdif*_core uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_sdif*_enable }]</orig_string><macro><type>NET</type><pattern>uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr_enable uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/release_sdif1_core uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/release_sdif0_core uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/release_sdif2_core uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/release_sdif3_core </pattern></macro></through><comment/><origin><file>/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/CoreRISCV_AXI4_BaseDesign/designer/RISCV_BaseDesign/place_route.sdc</file><line>12</line></origin></false_path><false_path Id="18"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_cells { uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/MSS_HPMS_READY_int }]</orig_string><macro><type>CELL</type><pattern>uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/MSS_HPMS_READY_int </pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_cells { uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc_q1 }]</orig_string><macro><type>CELL</type><pattern>uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc_q1 </pattern></macro></to><comment/><origin><file>/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/CoreRISCV_AXI4_BaseDesign/designer/RISCV_BaseDesign/place_route.sdc</file><line>13</line></origin></false_path><false_path Id="19"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_cells { uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/MSS_HPMS_READY_int uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/SDIF*_PERST_N_re }]</orig_string><macro><type>CELL</type><pattern>uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/MSS_HPMS_READY_int uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/SDIF3_PERST_N_re uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/SDIF0_PERST_N_re uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/SDIF1_PERST_N_re uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/SDIF2_PERST_N_re </pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_cells { uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/sdif*_areset_n_rcosc* }]</orig_string><macro><type>CELL</type><pattern>uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/sdif3_areset_n_rcosc_q1 uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/sdif0_areset_n_rcosc uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/sdif0_areset_n_rcosc_q1 uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/sdif1_areset_n_rcosc uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/sdif3_areset_n_rcosc uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/sdif2_areset_n_rcosc_q1 uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/sdif1_areset_n_rcosc_q1 uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/sdif2_areset_n_rcosc </pattern></macro></to><comment/><origin><file>/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/CoreRISCV_AXI4_BaseDesign/designer/RISCV_BaseDesign/place_route.sdc</file><line>14</line></origin></false_path><false_path Id="20"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_nets { uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/CONFIG1_DONE uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/CONFIG2_DONE uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/SDIF*_PERST_N uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/SDIF*_PSEL uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/SDIF*_PWRITE uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/SDIF*_PRDATA[*] uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/SOFT_EXT_RESET_OUT uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/SOFT_RESET_F2M uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/SOFT_M3_RESET uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/SOFT_MDDR_DDR_AXI_S_CORE_RESET uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/SOFT_FDDR_CORE_RESET uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/SOFT_SDIF*_PHY_RESET uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/SOFT_SDIF*_CORE_RESET uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/SOFT_SDIF0_0_CORE_RESET uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/SOFT_SDIF0_1_CORE_RESET }]</orig_string><macro><type>PIN</type><pattern>uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/CONFIG1_DONE_q1:D uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/CONFIG2_DONE_q1:D uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/SOFT_RESET_F2M_keep_RNIB9H5:A uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/SOFT_M3_RESET_keep_RNI6FU4:A uncore/MSS_SUBSYSTEM_sb_0/CORERESETP_0/MDDR_DDR_AXI_S_CORE_RESET_N:B</pattern></macro></through><comment/><origin><file>/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/CoreRISCV_AXI4_BaseDesign/designer/RISCV_BaseDesign/place_route.sdc</file><line>15</line></origin></false_path><max_delay Id="21"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_nets { uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSEL uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PENABLE }]</orig_string><macro><type>PIN</type><pattern>uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_i_o3:C uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/control_reg_15_0_a2_1:B uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_i_o3:A</pattern></macro></through><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_cells { uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY* uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/state[0] }]</orig_string><macro><type>CELL</type><pattern>uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/state[0] </pattern></macro></to><comment/><origin><file>/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/CoreRISCV_AXI4_BaseDesign/designer/RISCV_BaseDesign/place_route.sdc</file><line>16</line></origin><value>0</value></max_delay><min_delay Id="22"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_nets { uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PWRITE uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PADDR[*] uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PWDATA[*] uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSEL uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PENABLE }]</orig_string><macro><type>PIN</type><pattern>uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg6_0_a2:A uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwrite:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/control_reg_15_0_a2:A uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[10]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[13]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[12]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/prdata_0_iv_0_a2_2[0]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/control_reg_15_0_a2_3:B uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/prdata_0_iv_0_a2_0_0[0]:B uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/prdata_0_iv_0_a2_0_0[1]:B uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/int_prdata_5_sqmuxa_i_o2:B uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[3]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/prdata_0_iv_0[5]:A uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[5]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_RNO[17]:A uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/prdata_0_iv_0_a2_2[0]:A uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/control_reg_15_0_a2_3:A uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/prdata_0_iv_0_a2_0_0[0]:A uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/prdata_0_iv_0_a2_0_0[1]:A uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/prdata_0_iv_0[5]:B uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[2]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_RNO[16]:A uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[7]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_RNO[17]:C uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/control_reg_15_0_a2:B uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg6_0_a2:B uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/prdata_0_iv_0_a2_3[0]:B uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/prdata_0_iv_0_a2_2[0]:C uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[4]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_RNO[16]:B uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[9]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[6]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[8]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[15]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[11]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[11]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[13]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[13]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[12]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[12]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[14]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[14]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[10]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[10]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[15]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[15]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[16]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[4]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[4]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[3]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[3]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[6]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[6]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[5]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[5]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[8]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[8]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[7]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[7]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[9]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[9]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/control_reg_1[0]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[0]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[0]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[2]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[2]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/control_reg_1[1]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[1]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[1]:D uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_i_o3:C uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/control_reg_15_0_a2_1:B uncore/MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_i_o3:A</pattern></macro></through><comment/><origin><file>/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/CoreRISCV_AXI4_BaseDesign/designer/RISCV_BaseDesign/place_route.sdc</file><line>17</line></origin><value>-24</value></min_delay></Scenario></TCML>