ISim log file
Running: T:\lab5part1\top_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb T:/lab5part1/top_tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance g1/m4/, width 1 of formal port d3 is not equal to width 32 of actual constant.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run 1.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run 1.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
