INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.srcs/sources_1/new/button_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module button_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.srcs/sources_1/new/camera_button.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_button
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.srcs/sources_1/new/camera_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.srcs/sources_1/new/i2c_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.srcs/sources_1/new/camera_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.srcs/sources_1/new/camera_capture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_capture
WARNING: [VRFC 10-3676] redeclaration of ansi port 'latced_data' is not allowed [D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.srcs/sources_1/new/camera_capture.v:55]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mb_addr' is not allowed [D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.srcs/sources_1/new/camera_capture.v:56]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mb_in' is not allowed [D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.srcs/sources_1/new/camera_capture.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_v_axi4s_vid_out_0_0/sim/vga_v_axi4s_vid_out_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_v_axi4s_vid_out_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_xlslice_0_0/sim/vga_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ipshared/2a7c/src/mmcme2_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmcme2_drp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_lmb_bram_0/sim/vga_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_clk_wiz_1_0/vga_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_clk_wiz_1_0/vga_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_xbar_0/sim/vga_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/sim/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_15VOJOI
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1POBOFE
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_KX62W7
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_1WFYH2H
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_BZSGA4
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_NXW3EC
INFO: [VRFC 10-311] analyzing module m05_couplers_imp_12T5L81
INFO: [VRFC 10-311] analyzing module m06_couplers_imp_F08TJ3
INFO: [VRFC 10-311] analyzing module m07_couplers_imp_1TCGWZE
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_Z7GN9C
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_HQ3HY0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_X462Q8
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_1BE5XHX
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_1QU3XGD
INFO: [VRFC 10-311] analyzing module s02_couplers_imp_6DY42J
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-311] analyzing module vga_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module vga_imp_149M1SW
INFO: [VRFC 10-311] analyzing module vga_microblaze_0_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_addr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_read
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_write
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_ar_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_aw_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_b_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_translator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_incr_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_r_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_simple_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wrap_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_w_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axic_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_a_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_and
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_and
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_command_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_r_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_w_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/vga_mig_7series_0_1_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_mig_7series_0_1_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/vga_mig_7series_0_1_mig_sim.v:1187]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/vga_mig_7series_0_1_mig_sim.v:1191]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/vga_mig_7series_0_1_mig_sim.v:1192]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/vga_mig_7series_0_1_mig_sim.v:1193]
INFO: [VRFC 10-2458] undeclared symbol dbg_poc, assumed default net type wire [D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/vga_mig_7series_0_1_mig_sim.v:1320]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/user_design/rtl/vga_mig_7series_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_mig_7series_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_xbar_1/sim/vga_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_xlconcat_0_0/sim/vga_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_button_control_0_1/sim/vga_button_control_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_button_control_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_camera_button_0_0/sim/vga_camera_button_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_camera_button_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_camera_controller_0_0/sim/vga_camera_controller_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_camera_controller_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_camera_capture_0_1/sim/vga_camera_capture_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_camera_capture_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_blk_mem_gen_0_0/sim/vga_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/Keyboard_gpio/Keyboard_gpio.srcs/sources_1/imports/hdl/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/Keyboard_gpio/Keyboard_gpio.srcs/sources_1/imports/hdl/PS2Receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PS2Receiver
WARNING: [VRFC 10-965] invalid size of integer constant literal [D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/Keyboard_gpio/Keyboard_gpio.srcs/sources_1/imports/hdl/PS2Receiver.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_PS2Receiver_1_0/sim/vga_PS2Receiver_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_PS2Receiver_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_auto_pc_0/sim/vga_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_auto_us_0/sim/vga_auto_us_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_auto_us_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_auto_us_1/sim/vga_auto_us_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_auto_us_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_auto_cc_0/sim/vga_auto_cc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_auto_cc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/hdl/vga_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
