// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

module BPU(	// home/emerald/zaqal/src/main/scala/zaqal/frontend/BPU.scala:7:7
  input         clock,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/BPU.scala:7:7
                reset,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/BPU.scala:7:7
                io_out_ready,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/BPU.scala:8:14
  output        io_out_valid,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/BPU.scala:8:14
  output [63:0] io_out_bits_pc,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/BPU.scala:8:14
  output [7:0]  io_out_bits_mask,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/BPU.scala:8:14
  output [63:0] io_out_bits_prediction_target,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/BPU.scala:8:14
  output        io_out_bits_prediction_taken,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/BPU.scala:8:14
  output [2:0]  io_out_bits_prediction_slot	// home/emerald/zaqal/src/main/scala/zaqal/frontend/BPU.scala:8:14
);

  reg  [63:0] s0_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/BPU.scala:13:22
  wire [63:0] _next_pc_T_4 = s0_pc + 64'h20;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/BPU.scala:13:22, :25:24
  wire        _GEN = io_out_ready & ~reset;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/BPU.scala:50:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        meta_taken = s0_pc == 64'h80000060 & _GEN;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/BPU.scala:13:22, :18:35, :35:34, src/main/scala/chisel3/util/Decoupled.scala:51:35
  always @(posedge clock) begin	// home/emerald/zaqal/src/main/scala/zaqal/frontend/BPU.scala:7:7
    if (reset)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/BPU.scala:7:7
      s0_pc <= 64'h80000000;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/BPU.scala:13:22
    else if (meta_taken)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/BPU.scala:35:34
      s0_pc <= 64'h80000000;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/BPU.scala:13:22
    else if (_GEN)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      s0_pc <= _next_pc_T_4;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/BPU.scala:13:22, :25:24
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// home/emerald/zaqal/src/main/scala/zaqal/frontend/BPU.scala:7:7
    `ifdef FIRRTL_BEFORE_INITIAL	// home/emerald/zaqal/src/main/scala/zaqal/frontend/BPU.scala:7:7
      `FIRRTL_BEFORE_INITIAL	// home/emerald/zaqal/src/main/scala/zaqal/frontend/BPU.scala:7:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// home/emerald/zaqal/src/main/scala/zaqal/frontend/BPU.scala:7:7
      automatic logic [31:0] _RANDOM[0:1];	// home/emerald/zaqal/src/main/scala/zaqal/frontend/BPU.scala:7:7
      `ifdef INIT_RANDOM_PROLOG_	// home/emerald/zaqal/src/main/scala/zaqal/frontend/BPU.scala:7:7
        `INIT_RANDOM_PROLOG_	// home/emerald/zaqal/src/main/scala/zaqal/frontend/BPU.scala:7:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// home/emerald/zaqal/src/main/scala/zaqal/frontend/BPU.scala:7:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/BPU.scala:7:7
        end	// home/emerald/zaqal/src/main/scala/zaqal/frontend/BPU.scala:7:7
        s0_pc = {_RANDOM[1'h0], _RANDOM[1'h1]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/BPU.scala:7:7, :13:22
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// home/emerald/zaqal/src/main/scala/zaqal/frontend/BPU.scala:7:7
      `FIRRTL_AFTER_INITIAL	// home/emerald/zaqal/src/main/scala/zaqal/frontend/BPU.scala:7:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out_valid = ~reset;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/BPU.scala:7:7, :50:19
  assign io_out_bits_pc = s0_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/BPU.scala:7:7, :13:22
  assign io_out_bits_mask = meta_taken ? 8'hF : 8'hFF;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/BPU.scala:7:7, :28:15, :34:32, :35:{34,50}, :41:17
  assign io_out_bits_prediction_target = meta_taken ? 64'h8000000C : _next_pc_T_4;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/BPU.scala:7:7, :25:{15,24}, :35:{34,50}, :38:17
  assign io_out_bits_prediction_taken = meta_taken;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/BPU.scala:7:7, :35:34
  assign io_out_bits_prediction_slot = meta_taken ? 3'h3 : 3'h0;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/BPU.scala:7:7, :27:15, :35:{34,50}, :40:17
endmodule

