//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_13676617616064888055_kernel0
// _ZZ75Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_13676617616064888055_kernel0E56T_multiply_T_subtract_input_0_input_1_input_3_red_shared has been demoted
// _ZZ75Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_13676617616064888055_kernel0E8red_buf0 has been demoted

.visible .entry Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_13676617616064888055_kernel0(
	.param .u64 Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_13676617616064888055_kernel0_param_0,
	.param .u64 Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_13676617616064888055_kernel0_param_1,
	.param .u64 Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_13676617616064888055_kernel0_param_2,
	.param .u64 Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_13676617616064888055_kernel0_param_3,
	.param .u64 Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_13676617616064888055_kernel0_param_4,
	.param .u64 Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_13676617616064888055_kernel0_param_5,
	.param .u64 Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_13676617616064888055_kernel0_param_6,
	.param .u64 Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_13676617616064888055_kernel0_param_7
)
{
	.reg .pred 	%p<43>;
	.reg .b16 	%rs<9>;
	.reg .f32 	%f<195>;
	.reg .b32 	%r<91>;
	.reg .b64 	%rd<29>;
	// demoted variable
	.shared .align 4 .b8 _ZZ75Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_13676617616064888055_kernel0E56T_multiply_T_subtract_input_0_input_1_input_3_red_shared[32];
	// demoted variable
	.shared .align 4 .b8 _ZZ75Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_13676617616064888055_kernel0E8red_buf0[4096];

	ld.param.u64 	%rd15, [Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_13676617616064888055_kernel0_param_0];
	ld.param.u64 	%rd9, [Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_13676617616064888055_kernel0_param_1];
	ld.param.u64 	%rd10, [Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_13676617616064888055_kernel0_param_2];
	ld.param.u64 	%rd11, [Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_13676617616064888055_kernel0_param_3];
	ld.param.u64 	%rd12, [Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_13676617616064888055_kernel0_param_4];
	ld.param.u64 	%rd13, [Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_13676617616064888055_kernel0_param_5];
	ld.param.u64 	%rd14, [Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_13676617616064888055_kernel0_param_7];
	cvta.to.global.u64 	%rd1, %rd15;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r14, %r1, 127;
	setp.ne.s32	%p2, %r14, 0;
	@%p2 bra 	BB0_2;

	shr.s32 	%r15, %r1, 31;
	shr.u32 	%r16, %r15, 25;
	add.s32 	%r17, %r1, %r16;
	shr.s32 	%r18, %r17, 7;
	shl.b32 	%r19, %r18, 2;
	mov.u32 	%r20, _ZZ75Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_13676617616064888055_kernel0E56T_multiply_T_subtract_input_0_input_1_input_3_red_shared;
	add.s32 	%r21, %r20, %r19;
	mov.u32 	%r22, 0;
	st.shared.u32 	[%r21], %r22;

BB0_2:
	shr.s32 	%r23, %r1, 31;
	shr.u32 	%r24, %r23, 25;
	add.s32 	%r25, %r1, %r24;
	shr.s32 	%r2, %r25, 7;
	bar.sync 	0;
	mov.u32 	%r3, %ctaid.x;
	shl.b32 	%r26, %r3, 10;
	mov.u32 	%r27, %ctaid.y;
	mul.lo.s32 	%r4, %r27, 81192;
	mul.lo.s32 	%r5, %r2, 10149;
	shl.b32 	%r6, %r27, 3;
	add.s32 	%r7, %r6, %r2;
	cvta.to.global.u64 	%rd16, %rd9;
	mul.wide.s32 	%rd17, %r7, 4;
	add.s64 	%rd2, %rd16, %rd17;
	and.b32  	%r31, %r25, -128;
	sub.s32 	%r8, %r1, %r31;
	add.s32 	%r9, %r26, %r8;
	add.s32 	%r32, %r9, %r4;
	add.s32 	%r33, %r32, %r5;
	mul.wide.s32 	%rd18, %r33, 4;
	add.s64 	%rd3, %rd1, %rd18;
	cvta.to.global.u64 	%rd19, %rd10;
	add.s64 	%rd4, %rd19, %rd18;
	mov.f32 	%f180, 0f00000000;
	setp.gt.s32	%p3, %r9, 10148;
	mov.f32 	%f183, %f180;
	@%p3 bra 	BB0_4;

	ld.global.nc.f32 	%f34, [%rd3];
	ld.global.nc.f32 	%f35, [%rd2];
	sub.f32 	%f36, %f34, %f35;
	ld.global.nc.f32 	%f37, [%rd4];
	mul.f32 	%f38, %f36, %f37;
	add.f32 	%f180, %f38, 0f00000000;
	sub.f32 	%f183, %f180, %f38;

BB0_4:
	add.s32 	%r34, %r9, 128;
	setp.gt.s32	%p4, %r34, 10148;
	@%p4 bra 	BB0_5;

	ld.global.nc.f32 	%f39, [%rd2];
	ld.global.nc.f32 	%f40, [%rd3+512];
	sub.f32 	%f41, %f40, %f39;
	ld.global.nc.f32 	%f42, [%rd4+512];
	mul.f32 	%f43, %f41, %f42;
	sub.f32 	%f44, %f43, %f183;
	add.f32 	%f182, %f180, %f44;
	sub.f32 	%f45, %f182, %f180;
	sub.f32 	%f183, %f45, %f44;
	bra.uni 	BB0_7;

BB0_5:
	mov.f32 	%f182, %f180;

BB0_7:
	add.s32 	%r35, %r9, 256;
	setp.gt.s32	%p5, %r35, 10148;
	@%p5 bra 	BB0_8;

	ld.global.nc.f32 	%f46, [%rd2];
	ld.global.nc.f32 	%f47, [%rd3+1024];
	sub.f32 	%f48, %f47, %f46;
	ld.global.nc.f32 	%f49, [%rd4+1024];
	mul.f32 	%f50, %f48, %f49;
	sub.f32 	%f51, %f50, %f183;
	add.f32 	%f184, %f182, %f51;
	sub.f32 	%f52, %f184, %f182;
	sub.f32 	%f183, %f52, %f51;
	bra.uni 	BB0_10;

BB0_8:
	mov.f32 	%f184, %f182;

BB0_10:
	add.s32 	%r36, %r9, 384;
	setp.gt.s32	%p6, %r36, 10148;
	@%p6 bra 	BB0_11;

	ld.global.nc.f32 	%f53, [%rd2];
	ld.global.nc.f32 	%f54, [%rd3+1536];
	sub.f32 	%f55, %f54, %f53;
	ld.global.nc.f32 	%f56, [%rd4+1536];
	mul.f32 	%f57, %f55, %f56;
	sub.f32 	%f58, %f57, %f183;
	add.f32 	%f186, %f184, %f58;
	sub.f32 	%f59, %f186, %f184;
	sub.f32 	%f183, %f59, %f58;
	bra.uni 	BB0_13;

BB0_11:
	mov.f32 	%f186, %f184;

BB0_13:
	add.s32 	%r37, %r9, 512;
	setp.gt.s32	%p7, %r37, 10148;
	@%p7 bra 	BB0_14;

	ld.global.nc.f32 	%f60, [%rd2];
	ld.global.nc.f32 	%f61, [%rd3+2048];
	sub.f32 	%f62, %f61, %f60;
	ld.global.nc.f32 	%f63, [%rd4+2048];
	mul.f32 	%f64, %f62, %f63;
	sub.f32 	%f65, %f64, %f183;
	add.f32 	%f188, %f186, %f65;
	sub.f32 	%f66, %f188, %f186;
	sub.f32 	%f183, %f66, %f65;
	bra.uni 	BB0_16;

BB0_14:
	mov.f32 	%f188, %f186;

BB0_16:
	add.s32 	%r38, %r9, 640;
	setp.gt.s32	%p8, %r38, 10148;
	@%p8 bra 	BB0_17;

	ld.global.nc.f32 	%f67, [%rd2];
	ld.global.nc.f32 	%f68, [%rd3+2560];
	sub.f32 	%f69, %f68, %f67;
	ld.global.nc.f32 	%f70, [%rd4+2560];
	mul.f32 	%f71, %f69, %f70;
	sub.f32 	%f72, %f71, %f183;
	add.f32 	%f190, %f188, %f72;
	sub.f32 	%f73, %f190, %f188;
	sub.f32 	%f183, %f73, %f72;
	bra.uni 	BB0_19;

BB0_17:
	mov.f32 	%f190, %f188;

BB0_19:
	add.s32 	%r39, %r9, 768;
	setp.gt.s32	%p9, %r39, 10148;
	@%p9 bra 	BB0_20;

	ld.global.nc.f32 	%f74, [%rd2];
	ld.global.nc.f32 	%f75, [%rd3+3072];
	sub.f32 	%f76, %f75, %f74;
	ld.global.nc.f32 	%f77, [%rd4+3072];
	mul.f32 	%f78, %f76, %f77;
	sub.f32 	%f79, %f78, %f183;
	add.f32 	%f192, %f190, %f79;
	sub.f32 	%f80, %f192, %f190;
	sub.f32 	%f183, %f80, %f79;
	bra.uni 	BB0_22;

BB0_20:
	mov.f32 	%f192, %f190;

BB0_22:
	add.s32 	%r40, %r9, 896;
	setp.gt.s32	%p10, %r40, 10148;
	@%p10 bra 	BB0_24;

	ld.global.nc.f32 	%f81, [%rd2];
	ld.global.nc.f32 	%f82, [%rd3+3584];
	sub.f32 	%f83, %f82, %f81;
	ld.global.nc.f32 	%f84, [%rd4+3584];
	mul.f32 	%f85, %f83, %f84;
	sub.f32 	%f86, %f85, %f183;
	add.f32 	%f192, %f192, %f86;

BB0_24:
	mov.u32 	%r41, %tid.y;
	mov.u32 	%r42, %ntid.x;
	mad.lo.s32 	%r43, %r41, %r42, %r1;
	and.b32  	%r10, %r43, 127;
	and.b32  	%r11, %r43, -128;
	add.s32 	%r44, %r11, %r10;
	shl.b32 	%r45, %r44, 2;
	mov.u32 	%r46, _ZZ75Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_13676617616064888055_kernel0E8red_buf0;
	add.s32 	%r12, %r46, %r45;
	st.shared.f32 	[%r12], %f192;
	bar.sync 	0;
	setp.gt.u32	%p11, %r10, 63;
	@%p11 bra 	BB0_26;

	ld.shared.f32 	%f87, [%r12];
	ld.shared.f32 	%f88, [%r12+256];
	add.f32 	%f89, %f87, %f88;
	st.shared.f32 	[%r12], %f89;

BB0_26:
	bar.sync 	0;
	setp.gt.u32	%p12, %r10, 31;
	@%p12 bra 	BB0_28;

	ld.shared.f32 	%f90, [%r12];
	ld.shared.f32 	%f91, [%r12+128];
	add.f32 	%f92, %f90, %f91;
	st.shared.f32 	[%r12], %f92;

BB0_28:
	setp.lt.u32	%p1, %r10, 32;
	bar.sync 	0;
	@!%p1 bra 	BB0_31;
	bra.uni 	BB0_29;

BB0_29:
	ld.shared.f32 	%f93, [%r12];
	mov.b32 	 %r47, %f93;
	mov.u32 	%r48, 2;
	mov.u32 	%r49, 31;
	mov.u32 	%r50, 16;
	mov.u32 	%r51, -1;
	shfl.sync.down.b32 	%r52|%p13, %r47, %r50, %r49, %r51;
	mov.b32 	 %f94, %r52;
	add.f32 	%f95, %f93, %f94;
	mov.b32 	 %r53, %f95;
	mov.u32 	%r54, 8;
	shfl.sync.down.b32 	%r55|%p14, %r53, %r54, %r49, %r51;
	mov.b32 	 %f96, %r55;
	add.f32 	%f97, %f95, %f96;
	mov.b32 	 %r56, %f97;
	mov.u32 	%r57, 4;
	shfl.sync.down.b32 	%r58|%p15, %r56, %r57, %r49, %r51;
	mov.b32 	 %f98, %r58;
	add.f32 	%f99, %f97, %f98;
	mov.b32 	 %r59, %f99;
	shfl.sync.down.b32 	%r60|%p16, %r59, %r48, %r49, %r51;
	mov.b32 	 %f100, %r60;
	add.f32 	%f101, %f99, %f100;
	mov.b32 	 %r61, %f101;
	mov.u32 	%r62, 1;
	shfl.sync.down.b32 	%r63|%p17, %r61, %r62, %r49, %r51;
	mov.b32 	 %f102, %r63;
	add.f32 	%f31, %f101, %f102;
	setp.ne.s32	%p18, %r10, 0;
	@%p18 bra 	BB0_31;

	st.shared.f32 	[%r12], %f31;

BB0_31:
	bar.sync 	0;
	setp.ne.s32	%p19, %r10, 0;
	@%p19 bra 	BB0_33;

	shl.b32 	%r64, %r2, 2;
	mov.u32 	%r65, _ZZ75Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_13676617616064888055_kernel0E56T_multiply_T_subtract_input_0_input_1_input_3_red_shared;
	add.s32 	%r66, %r65, %r64;
	shl.b32 	%r67, %r11, 2;
	add.s32 	%r69, %r46, %r67;
	ld.shared.f32 	%f103, [%r69];
	ld.shared.f32 	%f104, [%r66];
	add.f32 	%f105, %f104, %f103;
	st.shared.f32 	[%r66], %f105;

BB0_33:
	bar.sync 	0;
	setp.gt.s32	%p20, %r1, 7;
	@%p20 bra 	BB0_35;

	shl.b32 	%r70, %r1, 2;
	mov.u32 	%r71, _ZZ75Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_13676617616064888055_kernel0E56T_multiply_T_subtract_input_0_input_1_input_3_red_shared;
	add.s32 	%r72, %r71, %r70;
	ld.shared.f32 	%f106, [%r72];
	add.s32 	%r73, %r6, %r1;
	cvta.to.global.u64 	%rd20, %rd13;
	mul.wide.s32 	%rd21, %r73, 4;
	add.s64 	%rd22, %rd20, %rd21;
	atom.global.add.f32 	%f107, [%rd22], %f106;

BB0_35:
	bar.sync 	0;
	cvta.to.global.u64 	%rd23, %rd11;
	add.s64 	%rd5, %rd23, %rd17;
	mul.lo.s32 	%r13, %r3, 1015;
	add.s32 	%r74, %r8, %r13;
	add.s32 	%r75, %r74, %r5;
	add.s32 	%r76, %r75, %r4;
	cvta.to.global.u64 	%rd25, %rd12;
	mul.wide.s32 	%rd26, %r76, 4;
	add.s64 	%rd6, %rd25, %rd26;
	add.s64 	%rd7, %rd1, %rd26;
	cvta.to.global.u64 	%rd27, %rd14;
	mul.wide.s32 	%rd28, %r76, 2;
	add.s64 	%rd8, %rd27, %rd28;
	setp.gt.s32	%p21, %r74, 10148;
	@%p21 bra 	BB0_37;

	ld.global.nc.f32 	%f109, [%rd6];
	ld.global.nc.f32 	%f110, [%rd2];
	ld.global.nc.f32 	%f111, [%rd7];
	sub.f32 	%f112, %f111, %f110;
	mul.f32 	%f113, %f112, 0f3FB8AA3B;
	ex2.approx.f32 	%f114, %f113;
	ld.global.nc.f32 	%f115, [%rd5];
	mul.f32 	%f116, %f114, %f115;
	sub.f32 	%f108, %f109, %f116;
	// inline asm
	{  cvt.rn.f16.f32 %rs1, %f108;}

	// inline asm
	st.global.u16 	[%rd8], %rs1;

BB0_37:
	add.s32 	%r77, %r8, 128;
	setp.lt.s32	%p22, %r77, 1015;
	add.s32 	%r78, %r77, %r13;
	setp.lt.s32	%p23, %r78, 10149;
	and.pred  	%p24, %p22, %p23;
	@!%p24 bra 	BB0_39;
	bra.uni 	BB0_38;

BB0_38:
	ld.global.nc.f32 	%f118, [%rd2];
	ld.global.nc.f32 	%f119, [%rd7+512];
	sub.f32 	%f120, %f119, %f118;
	mul.f32 	%f121, %f120, 0f3FB8AA3B;
	ex2.approx.f32 	%f122, %f121;
	ld.global.nc.f32 	%f123, [%rd5];
	mul.f32 	%f124, %f122, %f123;
	ld.global.nc.f32 	%f125, [%rd6+512];
	sub.f32 	%f117, %f125, %f124;
	// inline asm
	{  cvt.rn.f16.f32 %rs2, %f117;}

	// inline asm
	st.global.u16 	[%rd8+256], %rs2;

BB0_39:
	add.s32 	%r79, %r8, 256;
	setp.lt.s32	%p25, %r79, 1015;
	add.s32 	%r80, %r79, %r13;
	setp.lt.s32	%p26, %r80, 10149;
	and.pred  	%p27, %p25, %p26;
	@!%p27 bra 	BB0_41;
	bra.uni 	BB0_40;

BB0_40:
	ld.global.nc.f32 	%f127, [%rd2];
	ld.global.nc.f32 	%f128, [%rd7+1024];
	sub.f32 	%f129, %f128, %f127;
	mul.f32 	%f130, %f129, 0f3FB8AA3B;
	ex2.approx.f32 	%f131, %f130;
	ld.global.nc.f32 	%f132, [%rd5];
	mul.f32 	%f133, %f131, %f132;
	ld.global.nc.f32 	%f134, [%rd6+1024];
	sub.f32 	%f126, %f134, %f133;
	// inline asm
	{  cvt.rn.f16.f32 %rs3, %f126;}

	// inline asm
	st.global.u16 	[%rd8+512], %rs3;

BB0_41:
	add.s32 	%r81, %r8, 384;
	setp.lt.s32	%p28, %r81, 1015;
	add.s32 	%r82, %r81, %r13;
	setp.lt.s32	%p29, %r82, 10149;
	and.pred  	%p30, %p28, %p29;
	@!%p30 bra 	BB0_43;
	bra.uni 	BB0_42;

BB0_42:
	ld.global.nc.f32 	%f136, [%rd2];
	ld.global.nc.f32 	%f137, [%rd7+1536];
	sub.f32 	%f138, %f137, %f136;
	mul.f32 	%f139, %f138, 0f3FB8AA3B;
	ex2.approx.f32 	%f140, %f139;
	ld.global.nc.f32 	%f141, [%rd5];
	mul.f32 	%f142, %f140, %f141;
	ld.global.nc.f32 	%f143, [%rd6+1536];
	sub.f32 	%f135, %f143, %f142;
	// inline asm
	{  cvt.rn.f16.f32 %rs4, %f135;}

	// inline asm
	st.global.u16 	[%rd8+768], %rs4;

BB0_43:
	add.s32 	%r83, %r8, 512;
	setp.lt.s32	%p31, %r83, 1015;
	add.s32 	%r84, %r83, %r13;
	setp.lt.s32	%p32, %r84, 10149;
	and.pred  	%p33, %p31, %p32;
	@!%p33 bra 	BB0_45;
	bra.uni 	BB0_44;

BB0_44:
	ld.global.nc.f32 	%f145, [%rd2];
	ld.global.nc.f32 	%f146, [%rd7+2048];
	sub.f32 	%f147, %f146, %f145;
	mul.f32 	%f148, %f147, 0f3FB8AA3B;
	ex2.approx.f32 	%f149, %f148;
	ld.global.nc.f32 	%f150, [%rd5];
	mul.f32 	%f151, %f149, %f150;
	ld.global.nc.f32 	%f152, [%rd6+2048];
	sub.f32 	%f144, %f152, %f151;
	// inline asm
	{  cvt.rn.f16.f32 %rs5, %f144;}

	// inline asm
	st.global.u16 	[%rd8+1024], %rs5;

BB0_45:
	add.s32 	%r85, %r8, 640;
	setp.lt.s32	%p34, %r85, 1015;
	add.s32 	%r86, %r85, %r13;
	setp.lt.s32	%p35, %r86, 10149;
	and.pred  	%p36, %p34, %p35;
	@!%p36 bra 	BB0_47;
	bra.uni 	BB0_46;

BB0_46:
	ld.global.nc.f32 	%f154, [%rd2];
	ld.global.nc.f32 	%f155, [%rd7+2560];
	sub.f32 	%f156, %f155, %f154;
	mul.f32 	%f157, %f156, 0f3FB8AA3B;
	ex2.approx.f32 	%f158, %f157;
	ld.global.nc.f32 	%f159, [%rd5];
	mul.f32 	%f160, %f158, %f159;
	ld.global.nc.f32 	%f161, [%rd6+2560];
	sub.f32 	%f153, %f161, %f160;
	// inline asm
	{  cvt.rn.f16.f32 %rs6, %f153;}

	// inline asm
	st.global.u16 	[%rd8+1280], %rs6;

BB0_47:
	add.s32 	%r87, %r8, 768;
	setp.lt.s32	%p37, %r87, 1015;
	add.s32 	%r88, %r87, %r13;
	setp.lt.s32	%p38, %r88, 10149;
	and.pred  	%p39, %p37, %p38;
	@!%p39 bra 	BB0_49;
	bra.uni 	BB0_48;

BB0_48:
	ld.global.nc.f32 	%f163, [%rd2];
	ld.global.nc.f32 	%f164, [%rd7+3072];
	sub.f32 	%f165, %f164, %f163;
	mul.f32 	%f166, %f165, 0f3FB8AA3B;
	ex2.approx.f32 	%f167, %f166;
	ld.global.nc.f32 	%f168, [%rd5];
	mul.f32 	%f169, %f167, %f168;
	ld.global.nc.f32 	%f170, [%rd6+3072];
	sub.f32 	%f162, %f170, %f169;
	// inline asm
	{  cvt.rn.f16.f32 %rs7, %f162;}

	// inline asm
	st.global.u16 	[%rd8+1536], %rs7;

BB0_49:
	add.s32 	%r89, %r8, 896;
	setp.lt.s32	%p40, %r89, 1015;
	add.s32 	%r90, %r89, %r13;
	setp.lt.s32	%p41, %r90, 10149;
	and.pred  	%p42, %p40, %p41;
	@!%p42 bra 	BB0_51;
	bra.uni 	BB0_50;

BB0_50:
	ld.global.nc.f32 	%f172, [%rd2];
	ld.global.nc.f32 	%f173, [%rd7+3584];
	sub.f32 	%f174, %f173, %f172;
	mul.f32 	%f175, %f174, 0f3FB8AA3B;
	ex2.approx.f32 	%f176, %f175;
	ld.global.nc.f32 	%f177, [%rd5];
	mul.f32 	%f178, %f176, %f177;
	ld.global.nc.f32 	%f179, [%rd6+3584];
	sub.f32 	%f171, %f179, %f178;
	// inline asm
	{  cvt.rn.f16.f32 %rs8, %f171;}

	// inline asm
	st.global.u16 	[%rd8+1792], %rs8;

BB0_51:
	ret;
}


