INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Repositories/PynqNet/IpRepository/CRC-Generator/CRC-Generator.srcs/sim_1/new/crc_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'crc_TB'
