
orion_F303_boost_v3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dcc0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008f4  0800de50  0800de50  0001de50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e744  0800e744  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  0800e744  0800e744  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800e744  0800e744  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e744  0800e744  0001e744  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e748  0800e748  0001e748  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800e74c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e0  2**0
                  CONTENTS
 10 .bss          00000b9c  200001e0  200001e0  000201e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000d7c  20000d7c  000201e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   000199d1  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003985  00000000  00000000  00039be1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014e8  00000000  00000000  0003d568  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001360  00000000  00000000  0003ea50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021ee2  00000000  00000000  0003fdb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c54e  00000000  00000000  00061c92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c744d  00000000  00000000  0007e1e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0014562d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006880  00000000  00000000  00145680  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800de38 	.word	0x0800de38

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800de38 	.word	0x0800de38

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc3;
DMA_HandleTypeDef hdma_adc4;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b08e      	sub	sp, #56	; 0x38
 8000c4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000c4e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000c52:	2200      	movs	r2, #0
 8000c54:	601a      	str	r2, [r3, #0]
 8000c56:	605a      	str	r2, [r3, #4]
 8000c58:	609a      	str	r2, [r3, #8]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000c5a:	1d3b      	adds	r3, r7, #4
 8000c5c:	2228      	movs	r2, #40	; 0x28
 8000c5e:	2100      	movs	r1, #0
 8000c60:	4618      	mov	r0, r3
 8000c62:	f00a f92f 	bl	800aec4 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000c66:	4b40      	ldr	r3, [pc, #256]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000c68:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000c6c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000c6e:	4b3e      	ldr	r3, [pc, #248]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000c74:	4b3c      	ldr	r3, [pc, #240]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000c7a:	4b3b      	ldr	r3, [pc, #236]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000c7c:	2201      	movs	r2, #1
 8000c7e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000c80:	4b39      	ldr	r3, [pc, #228]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000c82:	2201      	movs	r2, #1
 8000c84:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000c86:	4b38      	ldr	r3, [pc, #224]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c8e:	4b36      	ldr	r3, [pc, #216]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000c94:	4b34      	ldr	r3, [pc, #208]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000c96:	2201      	movs	r2, #1
 8000c98:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000c9a:	4b33      	ldr	r3, [pc, #204]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ca2:	4b31      	ldr	r3, [pc, #196]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000ca4:	2204      	movs	r2, #4
 8000ca6:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000ca8:	4b2f      	ldr	r3, [pc, #188]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000cae:	4b2e      	ldr	r3, [pc, #184]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000cb4:	482c      	ldr	r0, [pc, #176]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000cb6:	f003 fb8b 	bl	80043d0 <HAL_ADC_Init>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d001      	beq.n	8000cc4 <MX_ADC1_Init+0x7c>
  {
    Error_Handler();
 8000cc0:	f002 fce1 	bl	8003686 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000cc8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000ccc:	4619      	mov	r1, r3
 8000cce:	4826      	ldr	r0, [pc, #152]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000cd0:	f004 fa30 	bl	8005134 <HAL_ADCEx_MultiModeConfigChannel>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d001      	beq.n	8000cde <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 8000cda:	f002 fcd4 	bl	8003686 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8000cde:	2301      	movs	r3, #1
 8000ce0:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000ce2:	2301      	movs	r3, #1
 8000ce4:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedNbrOfConversion = 3;
 8000cea:	2303      	movs	r3, #3
 8000cec:	61fb      	str	r3, [r7, #28]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 8000cee:	2306      	movs	r3, #6
 8000cf0:	60fb      	str	r3, [r7, #12]
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000cf2:	2340      	movs	r3, #64	; 0x40
 8000cf4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigInjected.AutoInjectedConv = ENABLE;
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000d00:	2300      	movs	r3, #0
 8000d02:	f887 3020 	strb.w	r3, [r7, #32]
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000d06:	2300      	movs	r3, #0
 8000d08:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  sConfigInjected.InjectedOffset = 0;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8000d10:	2300      	movs	r3, #0
 8000d12:	617b      	str	r3, [r7, #20]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d14:	1d3b      	adds	r3, r7, #4
 8000d16:	4619      	mov	r1, r3
 8000d18:	4813      	ldr	r0, [pc, #76]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000d1a:	f003 fe83 	bl	8004a24 <HAL_ADCEx_InjectedConfigChannel>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d001      	beq.n	8000d28 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8000d24:	f002 fcaf 	bl	8003686 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_2;
 8000d28:	2302      	movs	r3, #2
 8000d2a:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000d2c:	2302      	movs	r3, #2
 8000d2e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d30:	1d3b      	adds	r3, r7, #4
 8000d32:	4619      	mov	r1, r3
 8000d34:	480c      	ldr	r0, [pc, #48]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000d36:	f003 fe75 	bl	8004a24 <HAL_ADCEx_InjectedConfigChannel>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d001      	beq.n	8000d44 <MX_ADC1_Init+0xfc>
  {
    Error_Handler();
 8000d40:	f002 fca1 	bl	8003686 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8000d44:	2303      	movs	r3, #3
 8000d46:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8000d48:	2303      	movs	r3, #3
 8000d4a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d4c:	1d3b      	adds	r3, r7, #4
 8000d4e:	4619      	mov	r1, r3
 8000d50:	4805      	ldr	r0, [pc, #20]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000d52:	f003 fe67 	bl	8004a24 <HAL_ADCEx_InjectedConfigChannel>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d001      	beq.n	8000d60 <MX_ADC1_Init+0x118>
  {
    Error_Handler();
 8000d5c:	f002 fc93 	bl	8003686 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d60:	bf00      	nop
 8000d62:	3738      	adds	r7, #56	; 0x38
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	200001fc 	.word	0x200001fc

08000d6c <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b08e      	sub	sp, #56	; 0x38
 8000d70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000d72:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d76:	2200      	movs	r2, #0
 8000d78:	601a      	str	r2, [r3, #0]
 8000d7a:	605a      	str	r2, [r3, #4]
 8000d7c:	609a      	str	r2, [r3, #8]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000d7e:	1d3b      	adds	r3, r7, #4
 8000d80:	2228      	movs	r2, #40	; 0x28
 8000d82:	2100      	movs	r1, #0
 8000d84:	4618      	mov	r0, r3
 8000d86:	f00a f89d 	bl	800aec4 <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8000d8a:	4b40      	ldr	r3, [pc, #256]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000d8c:	4a40      	ldr	r2, [pc, #256]	; (8000e90 <MX_ADC3_Init+0x124>)
 8000d8e:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000d90:	4b3e      	ldr	r3, [pc, #248]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000d96:	4b3d      	ldr	r3, [pc, #244]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000d9c:	4b3b      	ldr	r3, [pc, #236]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000d9e:	2201      	movs	r2, #1
 8000da0:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = ENABLE;
 8000da2:	4b3a      	ldr	r3, [pc, #232]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000da4:	2201      	movs	r2, #1
 8000da6:	765a      	strb	r2, [r3, #25]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000da8:	4b38      	ldr	r3, [pc, #224]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000db0:	4b36      	ldr	r3, [pc, #216]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000db6:	4b35      	ldr	r3, [pc, #212]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000db8:	2201      	movs	r2, #1
 8000dba:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000dbc:	4b33      	ldr	r3, [pc, #204]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000dc4:	4b31      	ldr	r3, [pc, #196]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000dc6:	2208      	movs	r2, #8
 8000dc8:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000dca:	4b30      	ldr	r3, [pc, #192]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	761a      	strb	r2, [r3, #24]
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000dd0:	4b2e      	ldr	r3, [pc, #184]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000dd6:	482d      	ldr	r0, [pc, #180]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000dd8:	f003 fafa 	bl	80043d0 <HAL_ADC_Init>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d001      	beq.n	8000de6 <MX_ADC3_Init+0x7a>
  {
    Error_Handler();
 8000de2:	f002 fc50 	bl	8003686 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000de6:	2300      	movs	r3, #0
 8000de8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8000dea:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000dee:	4619      	mov	r1, r3
 8000df0:	4826      	ldr	r0, [pc, #152]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000df2:	f004 f99f 	bl	8005134 <HAL_ADCEx_MultiModeConfigChannel>
 8000df6:	4603      	mov	r3, r0
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d001      	beq.n	8000e00 <MX_ADC3_Init+0x94>
  {
    Error_Handler();
 8000dfc:	f002 fc43 	bl	8003686 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8000e00:	2301      	movs	r3, #1
 8000e02:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000e04:	2301      	movs	r3, #1
 8000e06:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedNbrOfConversion = 3;
 8000e0c:	2303      	movs	r3, #3
 8000e0e:	61fb      	str	r3, [r7, #28]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 8000e10:	2306      	movs	r3, #6
 8000e12:	60fb      	str	r3, [r7, #12]
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000e14:	2340      	movs	r3, #64	; 0x40
 8000e16:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000e18:	2301      	movs	r3, #1
 8000e1a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigInjected.AutoInjectedConv = ENABLE;
 8000e1c:	2301      	movs	r3, #1
 8000e1e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000e22:	2300      	movs	r3, #0
 8000e24:	f887 3020 	strb.w	r3, [r7, #32]
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  sConfigInjected.InjectedOffset = 0;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8000e32:	2300      	movs	r3, #0
 8000e34:	617b      	str	r3, [r7, #20]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc3, &sConfigInjected) != HAL_OK)
 8000e36:	1d3b      	adds	r3, r7, #4
 8000e38:	4619      	mov	r1, r3
 8000e3a:	4814      	ldr	r0, [pc, #80]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000e3c:	f003 fdf2 	bl	8004a24 <HAL_ADCEx_InjectedConfigChannel>
 8000e40:	4603      	mov	r3, r0
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d001      	beq.n	8000e4a <MX_ADC3_Init+0xde>
  {
    Error_Handler();
 8000e46:	f002 fc1e 	bl	8003686 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_5;
 8000e4a:	2305      	movs	r3, #5
 8000e4c:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000e4e:	2302      	movs	r3, #2
 8000e50:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc3, &sConfigInjected) != HAL_OK)
 8000e52:	1d3b      	adds	r3, r7, #4
 8000e54:	4619      	mov	r1, r3
 8000e56:	480d      	ldr	r0, [pc, #52]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000e58:	f003 fde4 	bl	8004a24 <HAL_ADCEx_InjectedConfigChannel>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d001      	beq.n	8000e66 <MX_ADC3_Init+0xfa>
  {
    Error_Handler();
 8000e62:	f002 fc10 	bl	8003686 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_12;
 8000e66:	230c      	movs	r3, #12
 8000e68:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8000e6a:	2303      	movs	r3, #3
 8000e6c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc3, &sConfigInjected) != HAL_OK)
 8000e6e:	1d3b      	adds	r3, r7, #4
 8000e70:	4619      	mov	r1, r3
 8000e72:	4806      	ldr	r0, [pc, #24]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000e74:	f003 fdd6 	bl	8004a24 <HAL_ADCEx_InjectedConfigChannel>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d001      	beq.n	8000e82 <MX_ADC3_Init+0x116>
  {
    Error_Handler();
 8000e7e:	f002 fc02 	bl	8003686 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000e82:	bf00      	nop
 8000e84:	3738      	adds	r7, #56	; 0x38
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	2000024c 	.word	0x2000024c
 8000e90:	50000400 	.word	0x50000400

08000e94 <MX_ADC4_Init>:
/* ADC4 init function */
void MX_ADC4_Init(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b08a      	sub	sp, #40	; 0x28
 8000e98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC4_Init 0 */

  /* USER CODE END ADC4_Init 0 */

  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000e9a:	463b      	mov	r3, r7
 8000e9c:	2228      	movs	r2, #40	; 0x28
 8000e9e:	2100      	movs	r1, #0
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f00a f80f 	bl	800aec4 <memset>

  /* USER CODE END ADC4_Init 1 */

  /** Common config
  */
  hadc4.Instance = ADC4;
 8000ea6:	4b31      	ldr	r3, [pc, #196]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000ea8:	4a31      	ldr	r2, [pc, #196]	; (8000f70 <MX_ADC4_Init+0xdc>)
 8000eaa:	601a      	str	r2, [r3, #0]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000eac:	4b2f      	ldr	r3, [pc, #188]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	605a      	str	r2, [r3, #4]
  hadc4.Init.Resolution = ADC_RESOLUTION_12B;
 8000eb2:	4b2e      	ldr	r3, [pc, #184]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	609a      	str	r2, [r3, #8]
  hadc4.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000eb8:	4b2c      	ldr	r3, [pc, #176]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000eba:	2201      	movs	r2, #1
 8000ebc:	611a      	str	r2, [r3, #16]
  hadc4.Init.ContinuousConvMode = ENABLE;
 8000ebe:	4b2b      	ldr	r3, [pc, #172]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000ec0:	2201      	movs	r2, #1
 8000ec2:	765a      	strb	r2, [r3, #25]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 8000ec4:	4b29      	ldr	r3, [pc, #164]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ecc:	4b27      	ldr	r3, [pc, #156]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	60da      	str	r2, [r3, #12]
  hadc4.Init.NbrOfConversion = 1;
 8000ed2:	4b26      	ldr	r3, [pc, #152]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000ed4:	2201      	movs	r2, #1
 8000ed6:	61da      	str	r2, [r3, #28]
  hadc4.Init.DMAContinuousRequests = DISABLE;
 8000ed8:	4b24      	ldr	r3, [pc, #144]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ee0:	4b22      	ldr	r3, [pc, #136]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000ee2:	2204      	movs	r2, #4
 8000ee4:	615a      	str	r2, [r3, #20]
  hadc4.Init.LowPowerAutoWait = DISABLE;
 8000ee6:	4b21      	ldr	r3, [pc, #132]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	761a      	strb	r2, [r3, #24]
  hadc4.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000eec:	4b1f      	ldr	r3, [pc, #124]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 8000ef2:	481e      	ldr	r0, [pc, #120]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000ef4:	f003 fa6c 	bl	80043d0 <HAL_ADC_Init>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d001      	beq.n	8000f02 <MX_ADC4_Init+0x6e>
  {
    Error_Handler();
 8000efe:	f002 fbc2 	bl	8003686 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8000f02:	2303      	movs	r3, #3
 8000f04:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000f06:	2301      	movs	r3, #1
 8000f08:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedNbrOfConversion = 2;
 8000f0e:	2302      	movs	r3, #2
 8000f10:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 8000f12:	2306      	movs	r3, #6
 8000f14:	60bb      	str	r3, [r7, #8]
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000f16:	2340      	movs	r3, #64	; 0x40
 8000f18:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	623b      	str	r3, [r7, #32]
  sConfigInjected.AutoInjectedConv = ENABLE;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	777b      	strb	r3, [r7, #29]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000f22:	2300      	movs	r3, #0
 8000f24:	773b      	strb	r3, [r7, #28]
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000f26:	2300      	movs	r3, #0
 8000f28:	77bb      	strb	r3, [r7, #30]
  sConfigInjected.InjectedOffset = 0;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	613b      	str	r3, [r7, #16]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc4, &sConfigInjected) != HAL_OK)
 8000f32:	463b      	mov	r3, r7
 8000f34:	4619      	mov	r1, r3
 8000f36:	480d      	ldr	r0, [pc, #52]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000f38:	f003 fd74 	bl	8004a24 <HAL_ADCEx_InjectedConfigChannel>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d001      	beq.n	8000f46 <MX_ADC4_Init+0xb2>
  {
    Error_Handler();
 8000f42:	f002 fba0 	bl	8003686 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_4;
 8000f46:	2304      	movs	r3, #4
 8000f48:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000f4a:	2302      	movs	r3, #2
 8000f4c:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc4, &sConfigInjected) != HAL_OK)
 8000f4e:	463b      	mov	r3, r7
 8000f50:	4619      	mov	r1, r3
 8000f52:	4806      	ldr	r0, [pc, #24]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000f54:	f003 fd66 	bl	8004a24 <HAL_ADCEx_InjectedConfigChannel>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d001      	beq.n	8000f62 <MX_ADC4_Init+0xce>
  {
    Error_Handler();
 8000f5e:	f002 fb92 	bl	8003686 <Error_Handler>
  }
  /* USER CODE BEGIN ADC4_Init 2 */

  /* USER CODE END ADC4_Init 2 */

}
 8000f62:	bf00      	nop
 8000f64:	3728      	adds	r7, #40	; 0x28
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	2000029c 	.word	0x2000029c
 8000f70:	50000500 	.word	0x50000500

08000f74 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC34_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b08e      	sub	sp, #56	; 0x38
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f7c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f80:	2200      	movs	r2, #0
 8000f82:	601a      	str	r2, [r3, #0]
 8000f84:	605a      	str	r2, [r3, #4]
 8000f86:	609a      	str	r2, [r3, #8]
 8000f88:	60da      	str	r2, [r3, #12]
 8000f8a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000f94:	d14d      	bne.n	8001032 <HAL_ADC_MspInit+0xbe>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000f96:	4b85      	ldr	r3, [pc, #532]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8000f98:	695b      	ldr	r3, [r3, #20]
 8000f9a:	4a84      	ldr	r2, [pc, #528]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8000f9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fa0:	6153      	str	r3, [r2, #20]
 8000fa2:	4b82      	ldr	r3, [pc, #520]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8000fa4:	695b      	ldr	r3, [r3, #20]
 8000fa6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000faa:	623b      	str	r3, [r7, #32]
 8000fac:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fae:	4b7f      	ldr	r3, [pc, #508]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8000fb0:	695b      	ldr	r3, [r3, #20]
 8000fb2:	4a7e      	ldr	r2, [pc, #504]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8000fb4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fb8:	6153      	str	r3, [r2, #20]
 8000fba:	4b7c      	ldr	r3, [pc, #496]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8000fbc:	695b      	ldr	r3, [r3, #20]
 8000fbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fc2:	61fb      	str	r3, [r7, #28]
 8000fc4:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PA2     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000fc6:	2307      	movs	r3, #7
 8000fc8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fca:	2303      	movs	r3, #3
 8000fcc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fd2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fdc:	f005 fbf2 	bl	80067c4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000fe0:	4b73      	ldr	r3, [pc, #460]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 8000fe2:	4a74      	ldr	r2, [pc, #464]	; (80011b4 <HAL_ADC_MspInit+0x240>)
 8000fe4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000fe6:	4b72      	ldr	r3, [pc, #456]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fec:	4b70      	ldr	r3, [pc, #448]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000ff2:	4b6f      	ldr	r3, [pc, #444]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 8000ff4:	2280      	movs	r2, #128	; 0x80
 8000ff6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000ff8:	4b6d      	ldr	r3, [pc, #436]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 8000ffa:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000ffe:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001000:	4b6b      	ldr	r3, [pc, #428]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 8001002:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001006:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001008:	4b69      	ldr	r3, [pc, #420]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 800100a:	2220      	movs	r2, #32
 800100c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800100e:	4b68      	ldr	r3, [pc, #416]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 8001010:	2200      	movs	r2, #0
 8001012:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001014:	4866      	ldr	r0, [pc, #408]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 8001016:	f005 f9aa 	bl	800636e <HAL_DMA_Init>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d001      	beq.n	8001024 <HAL_ADC_MspInit+0xb0>
    {
      Error_Handler();
 8001020:	f002 fb31 	bl	8003686 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	4a62      	ldr	r2, [pc, #392]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 8001028:	639a      	str	r2, [r3, #56]	; 0x38
 800102a:	4a61      	ldr	r2, [pc, #388]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC4_MspInit 1 */

  /* USER CODE END ADC4_MspInit 1 */
  }
}
 8001030:	e0b7      	b.n	80011a2 <HAL_ADC_MspInit+0x22e>
  else if(adcHandle->Instance==ADC3)
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	4a60      	ldr	r2, [pc, #384]	; (80011b8 <HAL_ADC_MspInit+0x244>)
 8001038:	4293      	cmp	r3, r2
 800103a:	d157      	bne.n	80010ec <HAL_ADC_MspInit+0x178>
    HAL_RCC_ADC34_CLK_ENABLED++;
 800103c:	4b5f      	ldr	r3, [pc, #380]	; (80011bc <HAL_ADC_MspInit+0x248>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	3301      	adds	r3, #1
 8001042:	4a5e      	ldr	r2, [pc, #376]	; (80011bc <HAL_ADC_MspInit+0x248>)
 8001044:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC34_CLK_ENABLED==1){
 8001046:	4b5d      	ldr	r3, [pc, #372]	; (80011bc <HAL_ADC_MspInit+0x248>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	2b01      	cmp	r3, #1
 800104c:	d10b      	bne.n	8001066 <HAL_ADC_MspInit+0xf2>
      __HAL_RCC_ADC34_CLK_ENABLE();
 800104e:	4b57      	ldr	r3, [pc, #348]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8001050:	695b      	ldr	r3, [r3, #20]
 8001052:	4a56      	ldr	r2, [pc, #344]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8001054:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001058:	6153      	str	r3, [r2, #20]
 800105a:	4b54      	ldr	r3, [pc, #336]	; (80011ac <HAL_ADC_MspInit+0x238>)
 800105c:	695b      	ldr	r3, [r3, #20]
 800105e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001062:	61bb      	str	r3, [r7, #24]
 8001064:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001066:	4b51      	ldr	r3, [pc, #324]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8001068:	695b      	ldr	r3, [r3, #20]
 800106a:	4a50      	ldr	r2, [pc, #320]	; (80011ac <HAL_ADC_MspInit+0x238>)
 800106c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001070:	6153      	str	r3, [r2, #20]
 8001072:	4b4e      	ldr	r3, [pc, #312]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8001074:	695b      	ldr	r3, [r3, #20]
 8001076:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800107a:	617b      	str	r3, [r7, #20]
 800107c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = BOOST_V_Pin|BATT_CS_Pin|TEMP_COIL_1_Pin;
 800107e:	f242 0303 	movw	r3, #8195	; 0x2003
 8001082:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001084:	2303      	movs	r3, #3
 8001086:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001088:	2300      	movs	r3, #0
 800108a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800108c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001090:	4619      	mov	r1, r3
 8001092:	484b      	ldr	r0, [pc, #300]	; (80011c0 <HAL_ADC_MspInit+0x24c>)
 8001094:	f005 fb96 	bl	80067c4 <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA2_Channel5;
 8001098:	4b4a      	ldr	r3, [pc, #296]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 800109a:	4a4b      	ldr	r2, [pc, #300]	; (80011c8 <HAL_ADC_MspInit+0x254>)
 800109c:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800109e:	4b49      	ldr	r3, [pc, #292]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 80010a4:	4b47      	ldr	r3, [pc, #284]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 80010aa:	4b46      	ldr	r3, [pc, #280]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 80010ac:	2280      	movs	r2, #128	; 0x80
 80010ae:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80010b0:	4b44      	ldr	r3, [pc, #272]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 80010b2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80010b6:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80010b8:	4b42      	ldr	r3, [pc, #264]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 80010ba:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010be:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 80010c0:	4b40      	ldr	r3, [pc, #256]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 80010c2:	2220      	movs	r2, #32
 80010c4:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Priority = DMA_PRIORITY_MEDIUM;
 80010c6:	4b3f      	ldr	r3, [pc, #252]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 80010c8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80010cc:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 80010ce:	483d      	ldr	r0, [pc, #244]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 80010d0:	f005 f94d 	bl	800636e <HAL_DMA_Init>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d001      	beq.n	80010de <HAL_ADC_MspInit+0x16a>
      Error_Handler();
 80010da:	f002 fad4 	bl	8003686 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	4a38      	ldr	r2, [pc, #224]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 80010e2:	639a      	str	r2, [r3, #56]	; 0x38
 80010e4:	4a37      	ldr	r2, [pc, #220]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	6253      	str	r3, [r2, #36]	; 0x24
}
 80010ea:	e05a      	b.n	80011a2 <HAL_ADC_MspInit+0x22e>
  else if(adcHandle->Instance==ADC4)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a36      	ldr	r2, [pc, #216]	; (80011cc <HAL_ADC_MspInit+0x258>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d155      	bne.n	80011a2 <HAL_ADC_MspInit+0x22e>
    HAL_RCC_ADC34_CLK_ENABLED++;
 80010f6:	4b31      	ldr	r3, [pc, #196]	; (80011bc <HAL_ADC_MspInit+0x248>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	3301      	adds	r3, #1
 80010fc:	4a2f      	ldr	r2, [pc, #188]	; (80011bc <HAL_ADC_MspInit+0x248>)
 80010fe:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC34_CLK_ENABLED==1){
 8001100:	4b2e      	ldr	r3, [pc, #184]	; (80011bc <HAL_ADC_MspInit+0x248>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	2b01      	cmp	r3, #1
 8001106:	d10b      	bne.n	8001120 <HAL_ADC_MspInit+0x1ac>
      __HAL_RCC_ADC34_CLK_ENABLE();
 8001108:	4b28      	ldr	r3, [pc, #160]	; (80011ac <HAL_ADC_MspInit+0x238>)
 800110a:	695b      	ldr	r3, [r3, #20]
 800110c:	4a27      	ldr	r2, [pc, #156]	; (80011ac <HAL_ADC_MspInit+0x238>)
 800110e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001112:	6153      	str	r3, [r2, #20]
 8001114:	4b25      	ldr	r3, [pc, #148]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8001116:	695b      	ldr	r3, [r3, #20]
 8001118:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800111c:	613b      	str	r3, [r7, #16]
 800111e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001120:	4b22      	ldr	r3, [pc, #136]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8001122:	695b      	ldr	r3, [r3, #20]
 8001124:	4a21      	ldr	r2, [pc, #132]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8001126:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800112a:	6153      	str	r3, [r2, #20]
 800112c:	4b1f      	ldr	r3, [pc, #124]	; (80011ac <HAL_ADC_MspInit+0x238>)
 800112e:	695b      	ldr	r3, [r3, #20]
 8001130:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001134:	60fb      	str	r3, [r7, #12]
 8001136:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TEMP_FET_Pin|TEMP_COIL_2_Pin;
 8001138:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 800113c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800113e:	2303      	movs	r3, #3
 8001140:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001142:	2300      	movs	r3, #0
 8001144:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001146:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800114a:	4619      	mov	r1, r3
 800114c:	481c      	ldr	r0, [pc, #112]	; (80011c0 <HAL_ADC_MspInit+0x24c>)
 800114e:	f005 fb39 	bl	80067c4 <HAL_GPIO_Init>
    hdma_adc4.Instance = DMA2_Channel2;
 8001152:	4b1f      	ldr	r3, [pc, #124]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 8001154:	4a1f      	ldr	r2, [pc, #124]	; (80011d4 <HAL_ADC_MspInit+0x260>)
 8001156:	601a      	str	r2, [r3, #0]
    hdma_adc4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001158:	4b1d      	ldr	r3, [pc, #116]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 800115a:	2200      	movs	r2, #0
 800115c:	605a      	str	r2, [r3, #4]
    hdma_adc4.Init.PeriphInc = DMA_PINC_DISABLE;
 800115e:	4b1c      	ldr	r3, [pc, #112]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 8001160:	2200      	movs	r2, #0
 8001162:	609a      	str	r2, [r3, #8]
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 8001164:	4b1a      	ldr	r3, [pc, #104]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 8001166:	2280      	movs	r2, #128	; 0x80
 8001168:	60da      	str	r2, [r3, #12]
    hdma_adc4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800116a:	4b19      	ldr	r3, [pc, #100]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 800116c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001170:	611a      	str	r2, [r3, #16]
    hdma_adc4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001172:	4b17      	ldr	r3, [pc, #92]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 8001174:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001178:	615a      	str	r2, [r3, #20]
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 800117a:	4b15      	ldr	r3, [pc, #84]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 800117c:	2220      	movs	r2, #32
 800117e:	619a      	str	r2, [r3, #24]
    hdma_adc4.Init.Priority = DMA_PRIORITY_LOW;
 8001180:	4b13      	ldr	r3, [pc, #76]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 8001182:	2200      	movs	r2, #0
 8001184:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc4) != HAL_OK)
 8001186:	4812      	ldr	r0, [pc, #72]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 8001188:	f005 f8f1 	bl	800636e <HAL_DMA_Init>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d001      	beq.n	8001196 <HAL_ADC_MspInit+0x222>
      Error_Handler();
 8001192:	f002 fa78 	bl	8003686 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc4);
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	4a0d      	ldr	r2, [pc, #52]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 800119a:	639a      	str	r2, [r3, #56]	; 0x38
 800119c:	4a0c      	ldr	r2, [pc, #48]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6253      	str	r3, [r2, #36]	; 0x24
}
 80011a2:	bf00      	nop
 80011a4:	3738      	adds	r7, #56	; 0x38
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	40021000 	.word	0x40021000
 80011b0:	200002ec 	.word	0x200002ec
 80011b4:	40020008 	.word	0x40020008
 80011b8:	50000400 	.word	0x50000400
 80011bc:	200003b8 	.word	0x200003b8
 80011c0:	48000400 	.word	0x48000400
 80011c4:	20000330 	.word	0x20000330
 80011c8:	40020458 	.word	0x40020458
 80011cc:	50000500 	.word	0x50000500
 80011d0:	20000374 	.word	0x20000374
 80011d4:	4002041c 	.word	0x4002041c

080011d8 <start_transmit>:
int8_t delta_x, delta_y;
uint8_t quality;
int32_t integral_x, integral_y;

void start_transmit(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(MOUSE_NSS_GPIO_Port, MOUSE_NSS_Pin, GPIO_PIN_RESET);
 80011dc:	2200      	movs	r2, #0
 80011de:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011e6:	f005 fc7f 	bl	8006ae8 <HAL_GPIO_WritePin>
}
 80011ea:	bf00      	nop
 80011ec:	bd80      	pop	{r7, pc}

080011ee <end_transmit>:

void end_transmit(void)
{
 80011ee:	b580      	push	{r7, lr}
 80011f0:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(MOUSE_NSS_GPIO_Port, MOUSE_NSS_Pin, GPIO_PIN_SET);
 80011f2:	2201      	movs	r2, #1
 80011f4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011fc:	f005 fc74 	bl	8006ae8 <HAL_GPIO_WritePin>
}
 8001200:	bf00      	nop
 8001202:	bd80      	pop	{r7, pc}

08001204 <reset>:


static void reset(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af02      	add	r7, sp, #8
    HAL_SPI_TransmitReceive(&hspi1, sbuf, rbuf, 1, 1000);
 800120a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800120e:	9300      	str	r3, [sp, #0]
 8001210:	2301      	movs	r3, #1
 8001212:	4a0e      	ldr	r2, [pc, #56]	; (800124c <reset+0x48>)
 8001214:	490e      	ldr	r1, [pc, #56]	; (8001250 <reset+0x4c>)
 8001216:	480f      	ldr	r0, [pc, #60]	; (8001254 <reset+0x50>)
 8001218:	f007 f94d 	bl	80084b6 <HAL_SPI_TransmitReceive>
    end_transmit();
 800121c:	f7ff ffe7 	bl	80011ee <end_transmit>
    // set clk,nss polaryty


    HAL_Delay(1);
 8001220:	2001      	movs	r0, #1
 8001222:	f003 f8b1 	bl	8004388 <HAL_Delay>

    HAL_GPIO_WritePin(MOUSE_RST_GPIO_Port, MOUSE_RST_Pin, GPIO_PIN_SET);
 8001226:	2201      	movs	r2, #1
 8001228:	2140      	movs	r1, #64	; 0x40
 800122a:	480b      	ldr	r0, [pc, #44]	; (8001258 <reset+0x54>)
 800122c:	f005 fc5c 	bl	8006ae8 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8001230:	2001      	movs	r0, #1
 8001232:	f003 f8a9 	bl	8004388 <HAL_Delay>
    HAL_GPIO_WritePin(MOUSE_RST_GPIO_Port, MOUSE_RST_Pin, GPIO_PIN_RESET);
 8001236:	2200      	movs	r2, #0
 8001238:	2140      	movs	r1, #64	; 0x40
 800123a:	4807      	ldr	r0, [pc, #28]	; (8001258 <reset+0x54>)
 800123c:	f005 fc54 	bl	8006ae8 <HAL_GPIO_WritePin>

    HAL_Delay(250); // waiting for self-test
 8001240:	20fa      	movs	r0, #250	; 0xfa
 8001242:	f003 f8a1 	bl	8004388 <HAL_Delay>
}
 8001246:	bf00      	nop
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}
 800124c:	200003cc 	.word	0x200003cc
 8001250:	200003bc 	.word	0x200003bc
 8001254:	200004b8 	.word	0x200004b8
 8001258:	48000400 	.word	0x48000400

0800125c <is_connect_ADNS3080>:

bool is_connect_ADNS3080(void){
 800125c:	b580      	push	{r7, lr}
 800125e:	b082      	sub	sp, #8
 8001260:	af02      	add	r7, sp, #8
    //HAL_GPIO_WritePin(LED_CURRENT_GPIO_Port, LED_CURRENT_Pin, GPIO_PIN_SET);

    reset();
 8001262:	f7ff ffcf 	bl	8001204 <reset>


    start_transmit();
 8001266:	f7ff ffb7 	bl	80011d8 <start_transmit>

    sbuf[0] = ADNS3080_PRODUCT_ID;
 800126a:	4b0f      	ldr	r3, [pc, #60]	; (80012a8 <is_connect_ADNS3080+0x4c>)
 800126c:	2200      	movs	r2, #0
 800126e:	701a      	strb	r2, [r3, #0]
    HAL_SPI_TransmitReceive(&hspi1, sbuf, rbuf, 2, 1000);
 8001270:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001274:	9300      	str	r3, [sp, #0]
 8001276:	2302      	movs	r3, #2
 8001278:	4a0c      	ldr	r2, [pc, #48]	; (80012ac <is_connect_ADNS3080+0x50>)
 800127a:	490b      	ldr	r1, [pc, #44]	; (80012a8 <is_connect_ADNS3080+0x4c>)
 800127c:	480c      	ldr	r0, [pc, #48]	; (80012b0 <is_connect_ADNS3080+0x54>)
 800127e:	f007 f91a 	bl	80084b6 <HAL_SPI_TransmitReceive>
    
    end_transmit();
 8001282:	f7ff ffb4 	bl	80011ee <end_transmit>

    p("SPI ID : %d\n", rbuf[1]);
 8001286:	4b09      	ldr	r3, [pc, #36]	; (80012ac <is_connect_ADNS3080+0x50>)
 8001288:	785b      	ldrb	r3, [r3, #1]
 800128a:	4619      	mov	r1, r3
 800128c:	4809      	ldr	r0, [pc, #36]	; (80012b4 <is_connect_ADNS3080+0x58>)
 800128e:	f002 ff3b 	bl	8004108 <p>

    if (rbuf[1] == ADNS3080_PRODUCT_ID_VALUE)
 8001292:	4b06      	ldr	r3, [pc, #24]	; (80012ac <is_connect_ADNS3080+0x50>)
 8001294:	785b      	ldrb	r3, [r3, #1]
 8001296:	2b17      	cmp	r3, #23
 8001298:	d101      	bne.n	800129e <is_connect_ADNS3080+0x42>
    {
        return true;
 800129a:	2301      	movs	r3, #1
 800129c:	e000      	b.n	80012a0 <is_connect_ADNS3080+0x44>
    }
    else
    {
        return false;
 800129e:	2300      	movs	r3, #0
    }
}
 80012a0:	4618      	mov	r0, r3
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	200003bc 	.word	0x200003bc
 80012ac:	200003cc 	.word	0x200003cc
 80012b0:	200004b8 	.word	0x200004b8
 80012b4:	0800de50 	.word	0x0800de50

080012b8 <init_ADNS3080>:

void init_ADNS3080(bool ips_1600)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b086      	sub	sp, #24
 80012bc:	af02      	add	r7, sp, #8
 80012be:	4603      	mov	r3, r0
 80012c0:	71fb      	strb	r3, [r7, #7]
    delta_x = 0;
 80012c2:	4b20      	ldr	r3, [pc, #128]	; (8001344 <init_ADNS3080+0x8c>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	701a      	strb	r2, [r3, #0]
    delta_y = 0;
 80012c8:	4b1f      	ldr	r3, [pc, #124]	; (8001348 <init_ADNS3080+0x90>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	701a      	strb	r2, [r3, #0]
    quality = 0;
 80012ce:	4b1f      	ldr	r3, [pc, #124]	; (800134c <init_ADNS3080+0x94>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	701a      	strb	r2, [r3, #0]
    integral_x = 0;
 80012d4:	4b1e      	ldr	r3, [pc, #120]	; (8001350 <init_ADNS3080+0x98>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	601a      	str	r2, [r3, #0]
    integral_y = 0;
 80012da:	4b1e      	ldr	r3, [pc, #120]	; (8001354 <init_ADNS3080+0x9c>)
 80012dc:	2200      	movs	r2, #0
 80012de:	601a      	str	r2, [r3, #0]
    reset();
 80012e0:	f7ff ff90 	bl	8001204 <reset>


    start_transmit();
 80012e4:	f7ff ff78 	bl	80011d8 <start_transmit>

    sbuf[0] = ADNS3080_REG_WRITE & ADNS3080_CONFIGURATION_BITS; // config write
 80012e8:	4b1b      	ldr	r3, [pc, #108]	; (8001358 <init_ADNS3080+0xa0>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	701a      	strb	r2, [r3, #0]
    HAL_SPI_TransmitReceive(&hspi1, sbuf, rbuf, 1, 1000);
 80012ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012f2:	9300      	str	r3, [sp, #0]
 80012f4:	2301      	movs	r3, #1
 80012f6:	4a19      	ldr	r2, [pc, #100]	; (800135c <init_ADNS3080+0xa4>)
 80012f8:	4917      	ldr	r1, [pc, #92]	; (8001358 <init_ADNS3080+0xa0>)
 80012fa:	4819      	ldr	r0, [pc, #100]	; (8001360 <init_ADNS3080+0xa8>)
 80012fc:	f007 f8db 	bl	80084b6 <HAL_SPI_TransmitReceive>

    //delay >75us
    for (int i = 0; i < 1000; i++)
 8001300:	2300      	movs	r3, #0
 8001302:	60fb      	str	r3, [r7, #12]
 8001304:	e002      	b.n	800130c <init_ADNS3080+0x54>
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	3301      	adds	r3, #1
 800130a:	60fb      	str	r3, [r7, #12]
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001312:	dbf8      	blt.n	8001306 <init_ADNS3080+0x4e>
    {
    }

    uint8_t mouse_config = rbuf[1];
 8001314:	4b11      	ldr	r3, [pc, #68]	; (800135c <init_ADNS3080+0xa4>)
 8001316:	785b      	ldrb	r3, [r3, #1]
 8001318:	72fb      	strb	r3, [r7, #11]
    sbuf[0] = mouse_config | ADNS3080_BIT_1600IPS; // set 1600 ips
 800131a:	7afb      	ldrb	r3, [r7, #11]
 800131c:	f043 0310 	orr.w	r3, r3, #16
 8001320:	b2da      	uxtb	r2, r3
 8001322:	4b0d      	ldr	r3, [pc, #52]	; (8001358 <init_ADNS3080+0xa0>)
 8001324:	701a      	strb	r2, [r3, #0]
    HAL_SPI_TransmitReceive(&hspi1, sbuf, rbuf, 1, 1000);
 8001326:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800132a:	9300      	str	r3, [sp, #0]
 800132c:	2301      	movs	r3, #1
 800132e:	4a0b      	ldr	r2, [pc, #44]	; (800135c <init_ADNS3080+0xa4>)
 8001330:	4909      	ldr	r1, [pc, #36]	; (8001358 <init_ADNS3080+0xa0>)
 8001332:	480b      	ldr	r0, [pc, #44]	; (8001360 <init_ADNS3080+0xa8>)
 8001334:	f007 f8bf 	bl	80084b6 <HAL_SPI_TransmitReceive>
    
    end_transmit();
 8001338:	f7ff ff59 	bl	80011ee <end_transmit>
}
 800133c:	bf00      	nop
 800133e:	3710      	adds	r7, #16
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	200003dc 	.word	0x200003dc
 8001348:	200003dd 	.word	0x200003dd
 800134c:	200003de 	.word	0x200003de
 8001350:	200003e0 	.word	0x200003e0
 8001354:	200003e4 	.word	0x200003e4
 8001358:	200003bc 	.word	0x200003bc
 800135c:	200003cc 	.word	0x200003cc
 8001360:	200004b8 	.word	0x200004b8

08001364 <update_ADNS3080>:


bool update_ADNS3080(void){
 8001364:	b580      	push	{r7, lr}
 8001366:	b082      	sub	sp, #8
 8001368:	af02      	add	r7, sp, #8
    
    start_transmit();
 800136a:	f7ff ff35 	bl	80011d8 <start_transmit>

    sbuf[0] = ADNS3080_MOTION_BURST;
 800136e:	4b1f      	ldr	r3, [pc, #124]	; (80013ec <update_ADNS3080+0x88>)
 8001370:	2250      	movs	r2, #80	; 0x50
 8001372:	701a      	strb	r2, [r3, #0]
    HAL_SPI_TransmitReceive(&hspi1, sbuf, rbuf, 8, 1000);
 8001374:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001378:	9300      	str	r3, [sp, #0]
 800137a:	2308      	movs	r3, #8
 800137c:	4a1c      	ldr	r2, [pc, #112]	; (80013f0 <update_ADNS3080+0x8c>)
 800137e:	491b      	ldr	r1, [pc, #108]	; (80013ec <update_ADNS3080+0x88>)
 8001380:	481c      	ldr	r0, [pc, #112]	; (80013f4 <update_ADNS3080+0x90>)
 8001382:	f007 f898 	bl	80084b6 <HAL_SPI_TransmitReceive>
    
    end_transmit();
 8001386:	f7ff ff32 	bl	80011ee <end_transmit>
    quality = rbuf[4];
 800138a:	4b19      	ldr	r3, [pc, #100]	; (80013f0 <update_ADNS3080+0x8c>)
 800138c:	791a      	ldrb	r2, [r3, #4]
 800138e:	4b1a      	ldr	r3, [pc, #104]	; (80013f8 <update_ADNS3080+0x94>)
 8001390:	701a      	strb	r2, [r3, #0]
    
    if (rbuf[1] & ADNS3080_BIT_MOTION)
 8001392:	4b17      	ldr	r3, [pc, #92]	; (80013f0 <update_ADNS3080+0x8c>)
 8001394:	785b      	ldrb	r3, [r3, #1]
 8001396:	b25b      	sxtb	r3, r3
 8001398:	2b00      	cmp	r3, #0
 800139a:	da1d      	bge.n	80013d8 <update_ADNS3080+0x74>
    {
        delta_x = (int8_t)rbuf[2];
 800139c:	4b14      	ldr	r3, [pc, #80]	; (80013f0 <update_ADNS3080+0x8c>)
 800139e:	789b      	ldrb	r3, [r3, #2]
 80013a0:	b25a      	sxtb	r2, r3
 80013a2:	4b16      	ldr	r3, [pc, #88]	; (80013fc <update_ADNS3080+0x98>)
 80013a4:	701a      	strb	r2, [r3, #0]
        delta_y = (int8_t)rbuf[3];
 80013a6:	4b12      	ldr	r3, [pc, #72]	; (80013f0 <update_ADNS3080+0x8c>)
 80013a8:	78db      	ldrb	r3, [r3, #3]
 80013aa:	b25a      	sxtb	r2, r3
 80013ac:	4b14      	ldr	r3, [pc, #80]	; (8001400 <update_ADNS3080+0x9c>)
 80013ae:	701a      	strb	r2, [r3, #0]
        integral_x += delta_x;
 80013b0:	4b12      	ldr	r3, [pc, #72]	; (80013fc <update_ADNS3080+0x98>)
 80013b2:	f993 3000 	ldrsb.w	r3, [r3]
 80013b6:	461a      	mov	r2, r3
 80013b8:	4b12      	ldr	r3, [pc, #72]	; (8001404 <update_ADNS3080+0xa0>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	4413      	add	r3, r2
 80013be:	4a11      	ldr	r2, [pc, #68]	; (8001404 <update_ADNS3080+0xa0>)
 80013c0:	6013      	str	r3, [r2, #0]
        integral_y += delta_y;
 80013c2:	4b0f      	ldr	r3, [pc, #60]	; (8001400 <update_ADNS3080+0x9c>)
 80013c4:	f993 3000 	ldrsb.w	r3, [r3]
 80013c8:	461a      	mov	r2, r3
 80013ca:	4b0f      	ldr	r3, [pc, #60]	; (8001408 <update_ADNS3080+0xa4>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	4413      	add	r3, r2
 80013d0:	4a0d      	ldr	r2, [pc, #52]	; (8001408 <update_ADNS3080+0xa4>)
 80013d2:	6013      	str	r3, [r2, #0]
        return true;
 80013d4:	2301      	movs	r3, #1
 80013d6:	e006      	b.n	80013e6 <update_ADNS3080+0x82>
    }else{
    	delta_x = 0;
 80013d8:	4b08      	ldr	r3, [pc, #32]	; (80013fc <update_ADNS3080+0x98>)
 80013da:	2200      	movs	r2, #0
 80013dc:	701a      	strb	r2, [r3, #0]
    	delta_y = 0;
 80013de:	4b08      	ldr	r3, [pc, #32]	; (8001400 <update_ADNS3080+0x9c>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	701a      	strb	r2, [r3, #0]
    	return false;
 80013e4:	2300      	movs	r3, #0
    }
}
 80013e6:	4618      	mov	r0, r3
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	200003bc 	.word	0x200003bc
 80013f0:	200003cc 	.word	0x200003cc
 80013f4:	200004b8 	.word	0x200004b8
 80013f8:	200003de 	.word	0x200003de
 80013fc:	200003dc 	.word	0x200003dc
 8001400:	200003dd 	.word	0x200003dd
 8001404:	200003e0 	.word	0x200003e0
 8001408:	200003e4 	.word	0x200003e4

0800140c <get_DeltaX_ADNS3080>:


int8_t get_DeltaX_ADNS3080(void){
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0
    return delta_x;
 8001410:	4b03      	ldr	r3, [pc, #12]	; (8001420 <get_DeltaX_ADNS3080+0x14>)
 8001412:	f993 3000 	ldrsb.w	r3, [r3]
}
 8001416:	4618      	mov	r0, r3
 8001418:	46bd      	mov	sp, r7
 800141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141e:	4770      	bx	lr
 8001420:	200003dc 	.word	0x200003dc

08001424 <get_DeltaY_ADNS3080>:
int8_t get_DeltaY_ADNS3080(void){
 8001424:	b480      	push	{r7}
 8001426:	af00      	add	r7, sp, #0
    return delta_y;
 8001428:	4b03      	ldr	r3, [pc, #12]	; (8001438 <get_DeltaY_ADNS3080+0x14>)
 800142a:	f993 3000 	ldrsb.w	r3, [r3]
}
 800142e:	4618      	mov	r0, r3
 8001430:	46bd      	mov	sp, r7
 8001432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001436:	4770      	bx	lr
 8001438:	200003dd 	.word	0x200003dd

0800143c <get_Qualty_ADNS3080>:
uint8_t get_Qualty_ADNS3080(void){
 800143c:	b480      	push	{r7}
 800143e:	af00      	add	r7, sp, #0
    return quality;
 8001440:	4b03      	ldr	r3, [pc, #12]	; (8001450 <get_Qualty_ADNS3080+0x14>)
 8001442:	781b      	ldrb	r3, [r3, #0]
}
 8001444:	4618      	mov	r0, r3
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr
 800144e:	bf00      	nop
 8001450:	200003de 	.word	0x200003de

08001454 <get_X_ADNS3080>:

void clear_XY_ADNS3080(void){
    integral_x = 0;
    integral_y = 0;
}
int32_t get_X_ADNS3080(void){
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0
    return integral_x * 3 / 4;
 8001458:	4b06      	ldr	r3, [pc, #24]	; (8001474 <get_X_ADNS3080+0x20>)
 800145a:	681a      	ldr	r2, [r3, #0]
 800145c:	4613      	mov	r3, r2
 800145e:	005b      	lsls	r3, r3, #1
 8001460:	4413      	add	r3, r2
 8001462:	2b00      	cmp	r3, #0
 8001464:	da00      	bge.n	8001468 <get_X_ADNS3080+0x14>
 8001466:	3303      	adds	r3, #3
 8001468:	109b      	asrs	r3, r3, #2
}
 800146a:	4618      	mov	r0, r3
 800146c:	46bd      	mov	sp, r7
 800146e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001472:	4770      	bx	lr
 8001474:	200003e0 	.word	0x200003e0

08001478 <get_Y_ADNS3080>:
int32_t get_Y_ADNS3080(void){
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
    return integral_y * 3 / 4;
 800147c:	4b06      	ldr	r3, [pc, #24]	; (8001498 <get_Y_ADNS3080+0x20>)
 800147e:	681a      	ldr	r2, [r3, #0]
 8001480:	4613      	mov	r3, r2
 8001482:	005b      	lsls	r3, r3, #1
 8001484:	4413      	add	r3, r2
 8001486:	2b00      	cmp	r3, #0
 8001488:	da00      	bge.n	800148c <get_Y_ADNS3080+0x14>
 800148a:	3303      	adds	r3, #3
 800148c:	109b      	asrs	r3, r3, #2
}
 800148e:	4618      	mov	r0, r3
 8001490:	46bd      	mov	sp, r7
 8001492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001496:	4770      	bx	lr
 8001498:	200003e4 	.word	0x200003e4

0800149c <frame_print_ADNS3080>:

void frame_print_ADNS3080(void){
 800149c:	b5b0      	push	{r4, r5, r7, lr}
 800149e:	b08a      	sub	sp, #40	; 0x28
 80014a0:	af02      	add	r7, sp, #8
    char scale[] = "#987654321-,.'` ";
 80014a2:	4b30      	ldr	r3, [pc, #192]	; (8001564 <frame_print_ADNS3080+0xc8>)
 80014a4:	1d3c      	adds	r4, r7, #4
 80014a6:	461d      	mov	r5, r3
 80014a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014ac:	682b      	ldr	r3, [r5, #0]
 80014ae:	7023      	strb	r3, [r4, #0]
    sbuf[0] = ADNS3080_FRAME_CAPTURE | ADNS3080_REG_WRITE; // frame capture write
 80014b0:	4b2d      	ldr	r3, [pc, #180]	; (8001568 <frame_print_ADNS3080+0xcc>)
 80014b2:	2293      	movs	r2, #147	; 0x93
 80014b4:	701a      	strb	r2, [r3, #0]
    sbuf[1] = ADNS3080_FRAME_CAPTURE_START;
 80014b6:	4b2c      	ldr	r3, [pc, #176]	; (8001568 <frame_print_ADNS3080+0xcc>)
 80014b8:	2283      	movs	r2, #131	; 0x83
 80014ba:	705a      	strb	r2, [r3, #1]
    start_transmit();
 80014bc:	f7ff fe8c 	bl	80011d8 <start_transmit>
    HAL_SPI_TransmitReceive(&hspi1, sbuf, rbuf, 2, 1000);
 80014c0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014c4:	9300      	str	r3, [sp, #0]
 80014c6:	2302      	movs	r3, #2
 80014c8:	4a28      	ldr	r2, [pc, #160]	; (800156c <frame_print_ADNS3080+0xd0>)
 80014ca:	4927      	ldr	r1, [pc, #156]	; (8001568 <frame_print_ADNS3080+0xcc>)
 80014cc:	4828      	ldr	r0, [pc, #160]	; (8001570 <frame_print_ADNS3080+0xd4>)
 80014ce:	f006 fff2 	bl	80084b6 <HAL_SPI_TransmitReceive>
    end_transmit();
 80014d2:	f7ff fe8c 	bl	80011ee <end_transmit>
    HAL_Delay(2);
 80014d6:	2002      	movs	r0, #2
 80014d8:	f002 ff56 	bl	8004388 <HAL_Delay>

    for (int pixel_x = 0; pixel_x < ADNS3080_PIXELS_X; pixel_x++)
 80014dc:	2300      	movs	r3, #0
 80014de:	61fb      	str	r3, [r7, #28]
 80014e0:	e036      	b.n	8001550 <frame_print_ADNS3080+0xb4>
    {
        for (int pixel_y = 0; pixel_y < ADNS3080_PIXELS_Y; pixel_y++)
 80014e2:	2300      	movs	r3, #0
 80014e4:	61bb      	str	r3, [r7, #24]
 80014e6:	e02a      	b.n	800153e <frame_print_ADNS3080+0xa2>
        {
            sbuf[0] = ADNS3080_FRAME_CAPTURE; // frame capture
 80014e8:	4b1f      	ldr	r3, [pc, #124]	; (8001568 <frame_print_ADNS3080+0xcc>)
 80014ea:	2213      	movs	r2, #19
 80014ec:	701a      	strb	r2, [r3, #0]
            start_transmit();
 80014ee:	f7ff fe73 	bl	80011d8 <start_transmit>
            HAL_SPI_TransmitReceive(&hspi1, sbuf, rbuf, 2, 1000);
 80014f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014f6:	9300      	str	r3, [sp, #0]
 80014f8:	2302      	movs	r3, #2
 80014fa:	4a1c      	ldr	r2, [pc, #112]	; (800156c <frame_print_ADNS3080+0xd0>)
 80014fc:	491a      	ldr	r1, [pc, #104]	; (8001568 <frame_print_ADNS3080+0xcc>)
 80014fe:	481c      	ldr	r0, [pc, #112]	; (8001570 <frame_print_ADNS3080+0xd4>)
 8001500:	f006 ffd9 	bl	80084b6 <HAL_SPI_TransmitReceive>
            end_transmit();
 8001504:	f7ff fe73 	bl	80011ee <end_transmit>

            p("%c ", scale[(rbuf[1] % 0x3F) >> 2]);
 8001508:	4b18      	ldr	r3, [pc, #96]	; (800156c <frame_print_ADNS3080+0xd0>)
 800150a:	785a      	ldrb	r2, [r3, #1]
 800150c:	4b19      	ldr	r3, [pc, #100]	; (8001574 <frame_print_ADNS3080+0xd8>)
 800150e:	fba3 1302 	umull	r1, r3, r3, r2
 8001512:	1ad1      	subs	r1, r2, r3
 8001514:	0849      	lsrs	r1, r1, #1
 8001516:	440b      	add	r3, r1
 8001518:	0959      	lsrs	r1, r3, #5
 800151a:	460b      	mov	r3, r1
 800151c:	019b      	lsls	r3, r3, #6
 800151e:	1a5b      	subs	r3, r3, r1
 8001520:	1ad3      	subs	r3, r2, r3
 8001522:	b2db      	uxtb	r3, r3
 8001524:	089b      	lsrs	r3, r3, #2
 8001526:	b2db      	uxtb	r3, r3
 8001528:	3320      	adds	r3, #32
 800152a:	443b      	add	r3, r7
 800152c:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8001530:	4619      	mov	r1, r3
 8001532:	4811      	ldr	r0, [pc, #68]	; (8001578 <frame_print_ADNS3080+0xdc>)
 8001534:	f002 fde8 	bl	8004108 <p>
        for (int pixel_y = 0; pixel_y < ADNS3080_PIXELS_Y; pixel_y++)
 8001538:	69bb      	ldr	r3, [r7, #24]
 800153a:	3301      	adds	r3, #1
 800153c:	61bb      	str	r3, [r7, #24]
 800153e:	69bb      	ldr	r3, [r7, #24]
 8001540:	2b1d      	cmp	r3, #29
 8001542:	ddd1      	ble.n	80014e8 <frame_print_ADNS3080+0x4c>
        }
        p("\n");
 8001544:	480d      	ldr	r0, [pc, #52]	; (800157c <frame_print_ADNS3080+0xe0>)
 8001546:	f002 fddf 	bl	8004108 <p>
    for (int pixel_x = 0; pixel_x < ADNS3080_PIXELS_X; pixel_x++)
 800154a:	69fb      	ldr	r3, [r7, #28]
 800154c:	3301      	adds	r3, #1
 800154e:	61fb      	str	r3, [r7, #28]
 8001550:	69fb      	ldr	r3, [r7, #28]
 8001552:	2b1d      	cmp	r3, #29
 8001554:	ddc5      	ble.n	80014e2 <frame_print_ADNS3080+0x46>
    }
    p("\n\n");
 8001556:	480a      	ldr	r0, [pc, #40]	; (8001580 <frame_print_ADNS3080+0xe4>)
 8001558:	f002 fdd6 	bl	8004108 <p>
}
 800155c:	bf00      	nop
 800155e:	3720      	adds	r7, #32
 8001560:	46bd      	mov	sp, r7
 8001562:	bdb0      	pop	{r4, r5, r7, pc}
 8001564:	0800de6c 	.word	0x0800de6c
 8001568:	200003bc 	.word	0x200003bc
 800156c:	200003cc 	.word	0x200003cc
 8001570:	200004b8 	.word	0x200004b8
 8001574:	04104105 	.word	0x04104105
 8001578:	0800de60 	.word	0x0800de60
 800157c:	0800de64 	.word	0x0800de64
 8001580:	0800de68 	.word	0x0800de68

08001584 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8001588:	4b17      	ldr	r3, [pc, #92]	; (80015e8 <MX_CAN_Init+0x64>)
 800158a:	4a18      	ldr	r2, [pc, #96]	; (80015ec <MX_CAN_Init+0x68>)
 800158c:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 2;
 800158e:	4b16      	ldr	r3, [pc, #88]	; (80015e8 <MX_CAN_Init+0x64>)
 8001590:	2202      	movs	r2, #2
 8001592:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8001594:	4b14      	ldr	r3, [pc, #80]	; (80015e8 <MX_CAN_Init+0x64>)
 8001596:	2200      	movs	r2, #0
 8001598:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800159a:	4b13      	ldr	r3, [pc, #76]	; (80015e8 <MX_CAN_Init+0x64>)
 800159c:	2200      	movs	r2, #0
 800159e:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_9TQ;
 80015a0:	4b11      	ldr	r3, [pc, #68]	; (80015e8 <MX_CAN_Init+0x64>)
 80015a2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80015a6:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_8TQ;
 80015a8:	4b0f      	ldr	r3, [pc, #60]	; (80015e8 <MX_CAN_Init+0x64>)
 80015aa:	f44f 02e0 	mov.w	r2, #7340032	; 0x700000
 80015ae:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80015b0:	4b0d      	ldr	r3, [pc, #52]	; (80015e8 <MX_CAN_Init+0x64>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 80015b6:	4b0c      	ldr	r3, [pc, #48]	; (80015e8 <MX_CAN_Init+0x64>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80015bc:	4b0a      	ldr	r3, [pc, #40]	; (80015e8 <MX_CAN_Init+0x64>)
 80015be:	2200      	movs	r2, #0
 80015c0:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = ENABLE;
 80015c2:	4b09      	ldr	r3, [pc, #36]	; (80015e8 <MX_CAN_Init+0x64>)
 80015c4:	2201      	movs	r2, #1
 80015c6:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80015c8:	4b07      	ldr	r3, [pc, #28]	; (80015e8 <MX_CAN_Init+0x64>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80015ce:	4b06      	ldr	r3, [pc, #24]	; (80015e8 <MX_CAN_Init+0x64>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80015d4:	4804      	ldr	r0, [pc, #16]	; (80015e8 <MX_CAN_Init+0x64>)
 80015d6:	f003 ff69 	bl	80054ac <HAL_CAN_Init>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d001      	beq.n	80015e4 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 80015e0:	f002 f851 	bl	8003686 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 80015e4:	bf00      	nop
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	200003e8 	.word	0x200003e8
 80015ec:	40006400 	.word	0x40006400

080015f0 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b08a      	sub	sp, #40	; 0x28
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015f8:	f107 0314 	add.w	r3, r7, #20
 80015fc:	2200      	movs	r2, #0
 80015fe:	601a      	str	r2, [r3, #0]
 8001600:	605a      	str	r2, [r3, #4]
 8001602:	609a      	str	r2, [r3, #8]
 8001604:	60da      	str	r2, [r3, #12]
 8001606:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	4a1c      	ldr	r2, [pc, #112]	; (8001680 <HAL_CAN_MspInit+0x90>)
 800160e:	4293      	cmp	r3, r2
 8001610:	d131      	bne.n	8001676 <HAL_CAN_MspInit+0x86>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* CAN clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001612:	4b1c      	ldr	r3, [pc, #112]	; (8001684 <HAL_CAN_MspInit+0x94>)
 8001614:	69db      	ldr	r3, [r3, #28]
 8001616:	4a1b      	ldr	r2, [pc, #108]	; (8001684 <HAL_CAN_MspInit+0x94>)
 8001618:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800161c:	61d3      	str	r3, [r2, #28]
 800161e:	4b19      	ldr	r3, [pc, #100]	; (8001684 <HAL_CAN_MspInit+0x94>)
 8001620:	69db      	ldr	r3, [r3, #28]
 8001622:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001626:	613b      	str	r3, [r7, #16]
 8001628:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800162a:	4b16      	ldr	r3, [pc, #88]	; (8001684 <HAL_CAN_MspInit+0x94>)
 800162c:	695b      	ldr	r3, [r3, #20]
 800162e:	4a15      	ldr	r2, [pc, #84]	; (8001684 <HAL_CAN_MspInit+0x94>)
 8001630:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001634:	6153      	str	r3, [r2, #20]
 8001636:	4b13      	ldr	r3, [pc, #76]	; (8001684 <HAL_CAN_MspInit+0x94>)
 8001638:	695b      	ldr	r3, [r3, #20]
 800163a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800163e:	60fb      	str	r3, [r7, #12]
 8001640:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001642:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001646:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001648:	2302      	movs	r3, #2
 800164a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800164c:	2300      	movs	r3, #0
 800164e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001650:	2303      	movs	r3, #3
 8001652:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8001654:	2309      	movs	r3, #9
 8001656:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001658:	f107 0314 	add.w	r3, r7, #20
 800165c:	4619      	mov	r1, r3
 800165e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001662:	f005 f8af 	bl	80067c4 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 1, 0);
 8001666:	2200      	movs	r2, #0
 8001668:	2101      	movs	r1, #1
 800166a:	2014      	movs	r0, #20
 800166c:	f004 fe49 	bl	8006302 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 8001670:	2014      	movs	r0, #20
 8001672:	f004 fe62 	bl	800633a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }
}
 8001676:	bf00      	nop
 8001678:	3728      	adds	r7, #40	; 0x28
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	40006400 	.word	0x40006400
 8001684:	40021000 	.word	0x40021000

08001688 <CAN_Filter_Init>:
  /* USER CODE END CAN_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void CAN_Filter_Init(void) {
 8001688:	b580      	push	{r7, lr}
 800168a:	b08a      	sub	sp, #40	; 0x28
 800168c:	af00      	add	r7, sp, #0
  CAN_FilterTypeDef sFilterConfig;
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDLIST;
 800168e:	2301      	movs	r3, #1
 8001690:	61bb      	str	r3, [r7, #24]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT;
 8001692:	2300      	movs	r3, #0
 8001694:	61fb      	str	r3, [r7, #28]
  sFilterConfig.FilterBank = 0;
 8001696:	2300      	movs	r3, #0
 8001698:	617b      	str	r3, [r7, #20]
  sFilterConfig.FilterIdHigh = (0x00) << 5;
 800169a:	2300      	movs	r3, #0
 800169c:	603b      	str	r3, [r7, #0]
  sFilterConfig.FilterIdLow = (0x100) << 5;
 800169e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016a2:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterMaskIdHigh = (0x010) << 5;
 80016a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80016a8:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterMaskIdLow = (0x110) << 5;
 80016aa:	f44f 5308 	mov.w	r3, #8704	; 0x2200
 80016ae:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 80016b0:	2300      	movs	r3, #0
 80016b2:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterActivation = ENABLE;
 80016b4:	2301      	movs	r3, #1
 80016b6:	623b      	str	r3, [r7, #32]
  sFilterConfig.SlaveStartFilterBank = 0;
 80016b8:	2300      	movs	r3, #0
 80016ba:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK) {
 80016bc:	463b      	mov	r3, r7
 80016be:	4619      	mov	r1, r3
 80016c0:	480a      	ldr	r0, [pc, #40]	; (80016ec <CAN_Filter_Init+0x64>)
 80016c2:	f003 ffee 	bl	80056a2 <HAL_CAN_ConfigFilter>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d001      	beq.n	80016d0 <CAN_Filter_Init+0x48>
    Error_Handler();
 80016cc:	f001 ffdb 	bl	8003686 <Error_Handler>
  }
  if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK) {
 80016d0:	2102      	movs	r1, #2
 80016d2:	4806      	ldr	r0, [pc, #24]	; (80016ec <CAN_Filter_Init+0x64>)
 80016d4:	f004 fae5 	bl	8005ca2 <HAL_CAN_ActivateNotification>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d001      	beq.n	80016e2 <CAN_Filter_Init+0x5a>
    Error_Handler();
 80016de:	f001 ffd2 	bl	8003686 <Error_Handler>
  }
}
 80016e2:	bf00      	nop
 80016e4:	3728      	adds	r7, #40	; 0x28
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	200003e8 	.word	0x200003e8

080016f0 <sendCanTemp>:

static CAN_TxHeaderTypeDef can_header;
static uint8_t can_data[8];
static uint32_t can_mailbox;
static uint8_to_float_t tx;
void sendCanTemp(uint8_t temp_fet, uint8_t temp_coil_1, uint8_t temp_coil_2) {
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b082      	sub	sp, #8
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	4603      	mov	r3, r0
 80016f8:	71fb      	strb	r3, [r7, #7]
 80016fa:	460b      	mov	r3, r1
 80016fc:	71bb      	strb	r3, [r7, #6]
 80016fe:	4613      	mov	r3, r2
 8001700:	717b      	strb	r3, [r7, #5]

  can_header.StdId = 0x224;
 8001702:	4b11      	ldr	r3, [pc, #68]	; (8001748 <sendCanTemp+0x58>)
 8001704:	f44f 7209 	mov.w	r2, #548	; 0x224
 8001708:	601a      	str	r2, [r3, #0]
  can_header.RTR = CAN_RTR_DATA;
 800170a:	4b0f      	ldr	r3, [pc, #60]	; (8001748 <sendCanTemp+0x58>)
 800170c:	2200      	movs	r2, #0
 800170e:	60da      	str	r2, [r3, #12]
  can_header.DLC = 8;
 8001710:	4b0d      	ldr	r3, [pc, #52]	; (8001748 <sendCanTemp+0x58>)
 8001712:	2208      	movs	r2, #8
 8001714:	611a      	str	r2, [r3, #16]
  can_header.TransmitGlobalTime = DISABLE;
 8001716:	4b0c      	ldr	r3, [pc, #48]	; (8001748 <sendCanTemp+0x58>)
 8001718:	2200      	movs	r2, #0
 800171a:	751a      	strb	r2, [r3, #20]
  can_data[0] = temp_fet;
 800171c:	4a0b      	ldr	r2, [pc, #44]	; (800174c <sendCanTemp+0x5c>)
 800171e:	79fb      	ldrb	r3, [r7, #7]
 8001720:	7013      	strb	r3, [r2, #0]
  can_data[1] = temp_coil_1;
 8001722:	4a0a      	ldr	r2, [pc, #40]	; (800174c <sendCanTemp+0x5c>)
 8001724:	79bb      	ldrb	r3, [r7, #6]
 8001726:	7053      	strb	r3, [r2, #1]
  can_data[2] = temp_coil_2;
 8001728:	4a08      	ldr	r2, [pc, #32]	; (800174c <sendCanTemp+0x5c>)
 800172a:	797b      	ldrb	r3, [r7, #5]
 800172c:	7093      	strb	r3, [r2, #2]
  can_data[3] = 1;
 800172e:	4b07      	ldr	r3, [pc, #28]	; (800174c <sendCanTemp+0x5c>)
 8001730:	2201      	movs	r2, #1
 8001732:	70da      	strb	r2, [r3, #3]
  HAL_CAN_AddTxMessage(&hcan, &can_header, can_data, &can_mailbox);
 8001734:	4b06      	ldr	r3, [pc, #24]	; (8001750 <sendCanTemp+0x60>)
 8001736:	4a05      	ldr	r2, [pc, #20]	; (800174c <sendCanTemp+0x5c>)
 8001738:	4903      	ldr	r1, [pc, #12]	; (8001748 <sendCanTemp+0x58>)
 800173a:	4806      	ldr	r0, [pc, #24]	; (8001754 <sendCanTemp+0x64>)
 800173c:	f004 f8bf 	bl	80058be <HAL_CAN_AddTxMessage>
}
 8001740:	bf00      	nop
 8001742:	3708      	adds	r7, #8
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}
 8001748:	20000410 	.word	0x20000410
 800174c:	20000428 	.word	0x20000428
 8001750:	20000430 	.word	0x20000430
 8001754:	200003e8 	.word	0x200003e8

08001758 <sendCanMouse>:

void sendCanMouse(int16_t delta_x, int16_t delta_y, uint16_t quality) {
 8001758:	b580      	push	{r7, lr}
 800175a:	b082      	sub	sp, #8
 800175c:	af00      	add	r7, sp, #0
 800175e:	4603      	mov	r3, r0
 8001760:	80fb      	strh	r3, [r7, #6]
 8001762:	460b      	mov	r3, r1
 8001764:	80bb      	strh	r3, [r7, #4]
 8001766:	4613      	mov	r3, r2
 8001768:	807b      	strh	r3, [r7, #2]
  can_header.StdId = 0x241;
 800176a:	4b10      	ldr	r3, [pc, #64]	; (80017ac <sendCanMouse+0x54>)
 800176c:	f240 2241 	movw	r2, #577	; 0x241
 8001770:	601a      	str	r2, [r3, #0]
  can_header.RTR = CAN_RTR_DATA;
 8001772:	4b0e      	ldr	r3, [pc, #56]	; (80017ac <sendCanMouse+0x54>)
 8001774:	2200      	movs	r2, #0
 8001776:	60da      	str	r2, [r3, #12]
  can_header.DLC = 6;
 8001778:	4b0c      	ldr	r3, [pc, #48]	; (80017ac <sendCanMouse+0x54>)
 800177a:	2206      	movs	r2, #6
 800177c:	611a      	str	r2, [r3, #16]
  can_header.TransmitGlobalTime = DISABLE;
 800177e:	4b0b      	ldr	r3, [pc, #44]	; (80017ac <sendCanMouse+0x54>)
 8001780:	2200      	movs	r2, #0
 8001782:	751a      	strb	r2, [r3, #20]
  tx.mouse.delta_x = delta_x;
 8001784:	4a0a      	ldr	r2, [pc, #40]	; (80017b0 <sendCanMouse+0x58>)
 8001786:	88fb      	ldrh	r3, [r7, #6]
 8001788:	8013      	strh	r3, [r2, #0]
  tx.mouse.delta_y = delta_y;
 800178a:	4a09      	ldr	r2, [pc, #36]	; (80017b0 <sendCanMouse+0x58>)
 800178c:	88bb      	ldrh	r3, [r7, #4]
 800178e:	8053      	strh	r3, [r2, #2]
  tx.mouse.quality = quality;
 8001790:	4a07      	ldr	r2, [pc, #28]	; (80017b0 <sendCanMouse+0x58>)
 8001792:	887b      	ldrh	r3, [r7, #2]
 8001794:	8093      	strh	r3, [r2, #4]
  HAL_CAN_AddTxMessage(&hcan, &can_header, tx.data, &can_mailbox);
 8001796:	4b07      	ldr	r3, [pc, #28]	; (80017b4 <sendCanMouse+0x5c>)
 8001798:	4a05      	ldr	r2, [pc, #20]	; (80017b0 <sendCanMouse+0x58>)
 800179a:	4904      	ldr	r1, [pc, #16]	; (80017ac <sendCanMouse+0x54>)
 800179c:	4806      	ldr	r0, [pc, #24]	; (80017b8 <sendCanMouse+0x60>)
 800179e:	f004 f88e 	bl	80058be <HAL_CAN_AddTxMessage>
}
 80017a2:	bf00      	nop
 80017a4:	3708      	adds	r7, #8
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	20000410 	.word	0x20000410
 80017b0:	20000434 	.word	0x20000434
 80017b4:	20000430 	.word	0x20000430
 80017b8:	200003e8 	.word	0x200003e8

080017bc <sendCanError>:

void sendCanError(uint16_t type, uint32_t data) {
 80017bc:	b580      	push	{r7, lr}
 80017be:	b082      	sub	sp, #8
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	4603      	mov	r3, r0
 80017c4:	6039      	str	r1, [r7, #0]
 80017c6:	80fb      	strh	r3, [r7, #6]

  can_header.StdId = 0x0;
 80017c8:	4b12      	ldr	r3, [pc, #72]	; (8001814 <sendCanError+0x58>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	601a      	str	r2, [r3, #0]
  can_header.RTR = CAN_RTR_DATA;
 80017ce:	4b11      	ldr	r3, [pc, #68]	; (8001814 <sendCanError+0x58>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	60da      	str	r2, [r3, #12]
  can_header.DLC = 8;
 80017d4:	4b0f      	ldr	r3, [pc, #60]	; (8001814 <sendCanError+0x58>)
 80017d6:	2208      	movs	r2, #8
 80017d8:	611a      	str	r2, [r3, #16]
  can_header.TransmitGlobalTime = DISABLE;
 80017da:	4b0e      	ldr	r3, [pc, #56]	; (8001814 <sendCanError+0x58>)
 80017dc:	2200      	movs	r2, #0
 80017de:	751a      	strb	r2, [r3, #20]
  can_data[0] = 0;
 80017e0:	4b0d      	ldr	r3, [pc, #52]	; (8001818 <sendCanError+0x5c>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	701a      	strb	r2, [r3, #0]
  can_data[1] = 0;
 80017e6:	4b0c      	ldr	r3, [pc, #48]	; (8001818 <sendCanError+0x5c>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	705a      	strb	r2, [r3, #1]
  can_data[2] = type;
 80017ec:	88fb      	ldrh	r3, [r7, #6]
 80017ee:	b2da      	uxtb	r2, r3
 80017f0:	4b09      	ldr	r3, [pc, #36]	; (8001818 <sendCanError+0x5c>)
 80017f2:	709a      	strb	r2, [r3, #2]
  can_data[3] = type >> 8;
 80017f4:	88fb      	ldrh	r3, [r7, #6]
 80017f6:	0a1b      	lsrs	r3, r3, #8
 80017f8:	b29b      	uxth	r3, r3
 80017fa:	b2da      	uxtb	r2, r3
 80017fc:	4b06      	ldr	r3, [pc, #24]	; (8001818 <sendCanError+0x5c>)
 80017fe:	70da      	strb	r2, [r3, #3]
  HAL_CAN_AddTxMessage(&hcan, &can_header, can_data, &can_mailbox);
 8001800:	4b06      	ldr	r3, [pc, #24]	; (800181c <sendCanError+0x60>)
 8001802:	4a05      	ldr	r2, [pc, #20]	; (8001818 <sendCanError+0x5c>)
 8001804:	4903      	ldr	r1, [pc, #12]	; (8001814 <sendCanError+0x58>)
 8001806:	4806      	ldr	r0, [pc, #24]	; (8001820 <sendCanError+0x64>)
 8001808:	f004 f859 	bl	80058be <HAL_CAN_AddTxMessage>
}
 800180c:	bf00      	nop
 800180e:	3708      	adds	r7, #8
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	20000410 	.word	0x20000410
 8001818:	20000428 	.word	0x20000428
 800181c:	20000430 	.word	0x20000430
 8001820:	200003e8 	.word	0x200003e8

08001824 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b082      	sub	sp, #8
 8001828:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800182a:	4b1e      	ldr	r3, [pc, #120]	; (80018a4 <MX_DMA_Init+0x80>)
 800182c:	695b      	ldr	r3, [r3, #20]
 800182e:	4a1d      	ldr	r2, [pc, #116]	; (80018a4 <MX_DMA_Init+0x80>)
 8001830:	f043 0302 	orr.w	r3, r3, #2
 8001834:	6153      	str	r3, [r2, #20]
 8001836:	4b1b      	ldr	r3, [pc, #108]	; (80018a4 <MX_DMA_Init+0x80>)
 8001838:	695b      	ldr	r3, [r3, #20]
 800183a:	f003 0302 	and.w	r3, r3, #2
 800183e:	607b      	str	r3, [r7, #4]
 8001840:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001842:	4b18      	ldr	r3, [pc, #96]	; (80018a4 <MX_DMA_Init+0x80>)
 8001844:	695b      	ldr	r3, [r3, #20]
 8001846:	4a17      	ldr	r2, [pc, #92]	; (80018a4 <MX_DMA_Init+0x80>)
 8001848:	f043 0301 	orr.w	r3, r3, #1
 800184c:	6153      	str	r3, [r2, #20]
 800184e:	4b15      	ldr	r3, [pc, #84]	; (80018a4 <MX_DMA_Init+0x80>)
 8001850:	695b      	ldr	r3, [r3, #20]
 8001852:	f003 0301 	and.w	r3, r3, #1
 8001856:	603b      	str	r3, [r7, #0]
 8001858:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800185a:	2200      	movs	r2, #0
 800185c:	2100      	movs	r1, #0
 800185e:	200b      	movs	r0, #11
 8001860:	f004 fd4f 	bl	8006302 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001864:	200b      	movs	r0, #11
 8001866:	f004 fd68 	bl	800633a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 800186a:	2200      	movs	r2, #0
 800186c:	2100      	movs	r1, #0
 800186e:	200e      	movs	r0, #14
 8001870:	f004 fd47 	bl	8006302 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001874:	200e      	movs	r0, #14
 8001876:	f004 fd60 	bl	800633a <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 0, 0);
 800187a:	2200      	movs	r2, #0
 800187c:	2100      	movs	r1, #0
 800187e:	2039      	movs	r0, #57	; 0x39
 8001880:	f004 fd3f 	bl	8006302 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 8001884:	2039      	movs	r0, #57	; 0x39
 8001886:	f004 fd58 	bl	800633a <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 0, 0);
 800188a:	2200      	movs	r2, #0
 800188c:	2100      	movs	r1, #0
 800188e:	203c      	movs	r0, #60	; 0x3c
 8001890:	f004 fd37 	bl	8006302 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 8001894:	203c      	movs	r0, #60	; 0x3c
 8001896:	f004 fd50 	bl	800633a <HAL_NVIC_EnableIRQ>

}
 800189a:	bf00      	nop
 800189c:	3708      	adds	r7, #8
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	40021000 	.word	0x40021000

080018a8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b08a      	sub	sp, #40	; 0x28
 80018ac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ae:	f107 0314 	add.w	r3, r7, #20
 80018b2:	2200      	movs	r2, #0
 80018b4:	601a      	str	r2, [r3, #0]
 80018b6:	605a      	str	r2, [r3, #4]
 80018b8:	609a      	str	r2, [r3, #8]
 80018ba:	60da      	str	r2, [r3, #12]
 80018bc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018be:	4b41      	ldr	r3, [pc, #260]	; (80019c4 <MX_GPIO_Init+0x11c>)
 80018c0:	695b      	ldr	r3, [r3, #20]
 80018c2:	4a40      	ldr	r2, [pc, #256]	; (80019c4 <MX_GPIO_Init+0x11c>)
 80018c4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80018c8:	6153      	str	r3, [r2, #20]
 80018ca:	4b3e      	ldr	r3, [pc, #248]	; (80019c4 <MX_GPIO_Init+0x11c>)
 80018cc:	695b      	ldr	r3, [r3, #20]
 80018ce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80018d2:	613b      	str	r3, [r7, #16]
 80018d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80018d6:	4b3b      	ldr	r3, [pc, #236]	; (80019c4 <MX_GPIO_Init+0x11c>)
 80018d8:	695b      	ldr	r3, [r3, #20]
 80018da:	4a3a      	ldr	r2, [pc, #232]	; (80019c4 <MX_GPIO_Init+0x11c>)
 80018dc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80018e0:	6153      	str	r3, [r2, #20]
 80018e2:	4b38      	ldr	r3, [pc, #224]	; (80019c4 <MX_GPIO_Init+0x11c>)
 80018e4:	695b      	ldr	r3, [r3, #20]
 80018e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018ea:	60fb      	str	r3, [r7, #12]
 80018ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ee:	4b35      	ldr	r3, [pc, #212]	; (80019c4 <MX_GPIO_Init+0x11c>)
 80018f0:	695b      	ldr	r3, [r3, #20]
 80018f2:	4a34      	ldr	r2, [pc, #208]	; (80019c4 <MX_GPIO_Init+0x11c>)
 80018f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018f8:	6153      	str	r3, [r2, #20]
 80018fa:	4b32      	ldr	r3, [pc, #200]	; (80019c4 <MX_GPIO_Init+0x11c>)
 80018fc:	695b      	ldr	r3, [r3, #20]
 80018fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001902:	60bb      	str	r3, [r7, #8]
 8001904:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001906:	4b2f      	ldr	r3, [pc, #188]	; (80019c4 <MX_GPIO_Init+0x11c>)
 8001908:	695b      	ldr	r3, [r3, #20]
 800190a:	4a2e      	ldr	r2, [pc, #184]	; (80019c4 <MX_GPIO_Init+0x11c>)
 800190c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001910:	6153      	str	r3, [r2, #20]
 8001912:	4b2c      	ldr	r3, [pc, #176]	; (80019c4 <MX_GPIO_Init+0x11c>)
 8001914:	695b      	ldr	r3, [r3, #20]
 8001916:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800191a:	607b      	str	r3, [r7, #4]
 800191c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_1_Pin|LED_2_Pin|LED_3_Pin, GPIO_PIN_RESET);
 800191e:	2200      	movs	r2, #0
 8001920:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8001924:	4828      	ldr	r0, [pc, #160]	; (80019c8 <MX_GPIO_Init+0x120>)
 8001926:	f005 f8df 	bl	8006ae8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_CURRENT_Pin|MOUSE_NSS_Pin, GPIO_PIN_RESET);
 800192a:	2200      	movs	r2, #0
 800192c:	f248 0110 	movw	r1, #32784	; 0x8010
 8001930:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001934:	f005 f8d8 	bl	8006ae8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, POWER_SW_EN_Pin|LED_4_Pin|LED_5_Pin|MOUSE_RST_Pin, GPIO_PIN_RESET);
 8001938:	2200      	movs	r2, #0
 800193a:	f640 4144 	movw	r1, #3140	; 0xc44
 800193e:	4823      	ldr	r0, [pc, #140]	; (80019cc <MX_GPIO_Init+0x124>)
 8001940:	f005 f8d2 	bl	8006ae8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_1_Pin|LED_2_Pin|LED_3_Pin;
 8001944:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001948:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800194a:	2301      	movs	r3, #1
 800194c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800194e:	2300      	movs	r3, #0
 8001950:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001952:	2300      	movs	r3, #0
 8001954:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001956:	f107 0314 	add.w	r3, r7, #20
 800195a:	4619      	mov	r1, r3
 800195c:	481a      	ldr	r0, [pc, #104]	; (80019c8 <MX_GPIO_Init+0x120>)
 800195e:	f004 ff31 	bl	80067c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LED_CURRENT_Pin|MOUSE_NSS_Pin;
 8001962:	f248 0310 	movw	r3, #32784	; 0x8010
 8001966:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001968:	2301      	movs	r3, #1
 800196a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196c:	2300      	movs	r3, #0
 800196e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001970:	2300      	movs	r3, #0
 8001972:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001974:	f107 0314 	add.w	r3, r7, #20
 8001978:	4619      	mov	r1, r3
 800197a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800197e:	f004 ff21 	bl	80067c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = POWER_SW_EN_Pin|LED_4_Pin|LED_5_Pin|MOUSE_RST_Pin;
 8001982:	f640 4344 	movw	r3, #3140	; 0xc44
 8001986:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001988:	2301      	movs	r3, #1
 800198a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198c:	2300      	movs	r3, #0
 800198e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001990:	2300      	movs	r3, #0
 8001992:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001994:	f107 0314 	add.w	r3, r7, #20
 8001998:	4619      	mov	r1, r3
 800199a:	480c      	ldr	r0, [pc, #48]	; (80019cc <MX_GPIO_Init+0x124>)
 800199c:	f004 ff12 	bl	80067c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = SW_1_Pin|SW_2_Pin;
 80019a0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80019a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019a6:	2300      	movs	r3, #0
 80019a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019aa:	2301      	movs	r3, #1
 80019ac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019ae:	f107 0314 	add.w	r3, r7, #20
 80019b2:	4619      	mov	r1, r3
 80019b4:	4805      	ldr	r0, [pc, #20]	; (80019cc <MX_GPIO_Init+0x124>)
 80019b6:	f004 ff05 	bl	80067c4 <HAL_GPIO_Init>

}
 80019ba:	bf00      	nop
 80019bc:	3728      	adds	r7, #40	; 0x28
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	40021000 	.word	0x40021000
 80019c8:	48000800 	.word	0x48000800
 80019cc:	48000400 	.word	0x48000400

080019d0 <powerOutputEnable>:

/* USER CODE BEGIN 2 */
void powerOutputEnable(void) { HAL_GPIO_WritePin(POWER_SW_EN_GPIO_Port, POWER_SW_EN_Pin, GPIO_PIN_SET); }
 80019d0:	b580      	push	{r7, lr}
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	2201      	movs	r2, #1
 80019d6:	2104      	movs	r1, #4
 80019d8:	4802      	ldr	r0, [pc, #8]	; (80019e4 <powerOutputEnable+0x14>)
 80019da:	f005 f885 	bl	8006ae8 <HAL_GPIO_WritePin>
 80019de:	bf00      	nop
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	48000400 	.word	0x48000400

080019e8 <powerOutputDisable>:
void powerOutputDisable(void) { HAL_GPIO_WritePin(POWER_SW_EN_GPIO_Port, POWER_SW_EN_Pin, GPIO_PIN_RESET); }
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0
 80019ec:	2200      	movs	r2, #0
 80019ee:	2104      	movs	r1, #4
 80019f0:	4802      	ldr	r0, [pc, #8]	; (80019fc <powerOutputDisable+0x14>)
 80019f2:	f005 f879 	bl	8006ae8 <HAL_GPIO_WritePin>
 80019f6:	bf00      	nop
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	48000400 	.word	0x48000400

08001a00 <mouseLedEnable>:
void mouseLedEnable(void) { HAL_GPIO_WritePin(LED_CURRENT_GPIO_Port, LED_CURRENT_Pin, GPIO_PIN_SET); }
 8001a00:	b580      	push	{r7, lr}
 8001a02:	af00      	add	r7, sp, #0
 8001a04:	2201      	movs	r2, #1
 8001a06:	2110      	movs	r1, #16
 8001a08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a0c:	f005 f86c 	bl	8006ae8 <HAL_GPIO_WritePin>
 8001a10:	bf00      	nop
 8001a12:	bd80      	pop	{r7, pc}

08001a14 <mouseLedDisable>:
void mouseLedDisable(void) { HAL_GPIO_WritePin(LED_CURRENT_GPIO_Port, LED_CURRENT_Pin, GPIO_PIN_RESET); }
 8001a14:	b580      	push	{r7, lr}
 8001a16:	af00      	add	r7, sp, #0
 8001a18:	2200      	movs	r2, #0
 8001a1a:	2110      	movs	r1, #16
 8001a1c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a20:	f005 f862 	bl	8006ae8 <HAL_GPIO_WritePin>
 8001a24:	bf00      	nop
 8001a26:	bd80      	pop	{r7, pc}

08001a28 <setErrorLedHigh>:

void setErrorLedHigh(void) { HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_SET); };
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	af00      	add	r7, sp, #0
 8001a2c:	2201      	movs	r2, #1
 8001a2e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a32:	4802      	ldr	r0, [pc, #8]	; (8001a3c <setErrorLedHigh+0x14>)
 8001a34:	f005 f858 	bl	8006ae8 <HAL_GPIO_WritePin>
 8001a38:	bf00      	nop
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	48000800 	.word	0x48000800

08001a40 <setErrorLedLow>:
void setErrorLedLow(void) { HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_RESET); };
 8001a40:	b580      	push	{r7, lr}
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	2200      	movs	r2, #0
 8001a46:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a4a:	4802      	ldr	r0, [pc, #8]	; (8001a54 <setErrorLedLow+0x14>)
 8001a4c:	f005 f84c 	bl	8006ae8 <HAL_GPIO_WritePin>
 8001a50:	bf00      	nop
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	48000800 	.word	0x48000800

08001a58 <setOutSwLedHigh>:

void setOutSwLedHigh(void) { HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, GPIO_PIN_SET); };
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
 8001a5c:	2201      	movs	r2, #1
 8001a5e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001a62:	4802      	ldr	r0, [pc, #8]	; (8001a6c <setOutSwLedHigh+0x14>)
 8001a64:	f005 f840 	bl	8006ae8 <HAL_GPIO_WritePin>
 8001a68:	bf00      	nop
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	48000800 	.word	0x48000800

08001a70 <setOutSwLedLow>:
void setOutSwLedLow(void) { HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, GPIO_PIN_RESET); };
 8001a70:	b580      	push	{r7, lr}
 8001a72:	af00      	add	r7, sp, #0
 8001a74:	2200      	movs	r2, #0
 8001a76:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001a7a:	4802      	ldr	r0, [pc, #8]	; (8001a84 <setOutSwLedLow+0x14>)
 8001a7c:	f005 f834 	bl	8006ae8 <HAL_GPIO_WritePin>
 8001a80:	bf00      	nop
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	48000800 	.word	0x48000800

08001a88 <setHVWarningLedHigh>:

void setHVWarningLedHigh(void) { HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_SET); };
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001a92:	4802      	ldr	r0, [pc, #8]	; (8001a9c <setHVWarningLedHigh+0x14>)
 8001a94:	f005 f828 	bl	8006ae8 <HAL_GPIO_WritePin>
 8001a98:	bf00      	nop
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	48000800 	.word	0x48000800

08001aa0 <setHVWarningLedLow>:
void setHVWarningLedLow(void) { HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_RESET); };
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	af00      	add	r7, sp, #0
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001aaa:	4802      	ldr	r0, [pc, #8]	; (8001ab4 <setHVWarningLedLow+0x14>)
 8001aac:	f005 f81c 	bl	8006ae8 <HAL_GPIO_WritePin>
 8001ab0:	bf00      	nop
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	48000800 	.word	0x48000800

08001ab8 <setCanEnCmdLedHigh>:

void setCanEnCmdLedHigh(void) { HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, GPIO_PIN_SET); };
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	af00      	add	r7, sp, #0
 8001abc:	2201      	movs	r2, #1
 8001abe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ac2:	4802      	ldr	r0, [pc, #8]	; (8001acc <setCanEnCmdLedHigh+0x14>)
 8001ac4:	f005 f810 	bl	8006ae8 <HAL_GPIO_WritePin>
 8001ac8:	bf00      	nop
 8001aca:	bd80      	pop	{r7, pc}
 8001acc:	48000400 	.word	0x48000400

08001ad0 <setCanEnCmdLedLow>:
void setCanEnCmdLedLow(void) { HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, GPIO_PIN_RESET); };
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	af00      	add	r7, sp, #0
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ada:	4802      	ldr	r0, [pc, #8]	; (8001ae4 <setCanEnCmdLedLow+0x14>)
 8001adc:	f005 f804 	bl	8006ae8 <HAL_GPIO_WritePin>
 8001ae0:	bf00      	nop
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	48000400 	.word	0x48000400

08001ae8 <setChargingLedHigh>:

void setChargingLedHigh(void) { HAL_GPIO_WritePin(LED_5_GPIO_Port, LED_5_Pin, GPIO_PIN_SET); };
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	af00      	add	r7, sp, #0
 8001aec:	2201      	movs	r2, #1
 8001aee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001af2:	4802      	ldr	r0, [pc, #8]	; (8001afc <setChargingLedHigh+0x14>)
 8001af4:	f004 fff8 	bl	8006ae8 <HAL_GPIO_WritePin>
 8001af8:	bf00      	nop
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	48000400 	.word	0x48000400

08001b00 <setChargingLedLow>:
void setChargingLedLow(void) { HAL_GPIO_WritePin(LED_5_GPIO_Port, LED_5_Pin, GPIO_PIN_RESET); };
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
 8001b04:	2200      	movs	r2, #0
 8001b06:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b0a:	4802      	ldr	r0, [pc, #8]	; (8001b14 <setChargingLedLow+0x14>)
 8001b0c:	f004 ffec 	bl	8006ae8 <HAL_GPIO_WritePin>
 8001b10:	bf00      	nop
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	48000400 	.word	0x48000400

08001b18 <isPushedUserSw1>:

bool isPushedUserSw1(void) { return !(bool)HAL_GPIO_ReadPin(SW_1_GPIO_Port, SW_1_Pin); };
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
 8001b1c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b20:	4805      	ldr	r0, [pc, #20]	; (8001b38 <isPushedUserSw1+0x20>)
 8001b22:	f004 ffc9 	bl	8006ab8 <HAL_GPIO_ReadPin>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	bf0c      	ite	eq
 8001b2c:	2301      	moveq	r3, #1
 8001b2e:	2300      	movne	r3, #0
 8001b30:	b2db      	uxtb	r3, r3
 8001b32:	4618      	mov	r0, r3
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	48000400 	.word	0x48000400

08001b3c <isPushedUserSw2>:
bool isPushedUserSw2(void) { return !(bool)HAL_GPIO_ReadPin(SW_2_GPIO_Port, SW_2_Pin); };
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
 8001b40:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b44:	4805      	ldr	r0, [pc, #20]	; (8001b5c <isPushedUserSw2+0x20>)
 8001b46:	f004 ffb7 	bl	8006ab8 <HAL_GPIO_ReadPin>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	bf0c      	ite	eq
 8001b50:	2301      	moveq	r3, #1
 8001b52:	2300      	movne	r3, #0
 8001b54:	b2db      	uxtb	r3, r3
 8001b56:	4618      	mov	r0, r3
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	48000400 	.word	0x48000400

08001b60 <setTargetVoltage>:
  int sw_enable_cnt;
  float min_v, max_v, max_c, fet_temp, coil_temp;
} power_cmd;


void setTargetVoltage(float target) {
 8001b60:	b480      	push	{r7}
 8001b62:	b083      	sub	sp, #12
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	ed87 0a01 	vstr	s0, [r7, #4]
  if (target > 450) {
 8001b6a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b6e:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8001ba8 <setTargetVoltage+0x48>
 8001b72:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b7a:	dc0c      	bgt.n	8001b96 <setTargetVoltage+0x36>
    return;
    target = 450;
  }
  if (target < 20) {
 8001b7c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b80:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001b84:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b8c:	d405      	bmi.n	8001b9a <setTargetVoltage+0x3a>
    return;
    target = 20;
  }
  power_cmd.target_voltage = target;
 8001b8e:	4a07      	ldr	r2, [pc, #28]	; (8001bac <setTargetVoltage+0x4c>)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6053      	str	r3, [r2, #4]
 8001b94:	e002      	b.n	8001b9c <setTargetVoltage+0x3c>
    return;
 8001b96:	bf00      	nop
 8001b98:	e000      	b.n	8001b9c <setTargetVoltage+0x3c>
    return;
 8001b9a:	bf00      	nop
}
 8001b9c:	370c      	adds	r7, #12
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr
 8001ba6:	bf00      	nop
 8001ba8:	43e10000 	.word	0x43e10000
 8001bac:	2000043c 	.word	0x2000043c

08001bb0 <startKick>:
  bool power_enabled;
  uint16_t error;
  uint32_t system_loop_cnt;
} stat;

void startKick(uint8_t power) {
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	71fb      	strb	r3, [r7, #7]
  if (stat.kick_cnt == 0) {
 8001bba:	4b0f      	ldr	r3, [pc, #60]	; (8001bf8 <startKick+0x48>)
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d113      	bne.n	8001bea <startKick+0x3a>
    stat.kick_cnt = 100;
 8001bc2:	4b0d      	ldr	r3, [pc, #52]	; (8001bf8 <startKick+0x48>)
 8001bc4:	2264      	movs	r2, #100	; 0x64
 8001bc6:	605a      	str	r2, [r3, #4]
    stat.boost_cnt = 0;
 8001bc8:	4b0b      	ldr	r3, [pc, #44]	; (8001bf8 <startKick+0x48>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	609a      	str	r2, [r3, #8]
    power_cmd.kick_power = TIM_KICK_PERI * power / 255;
 8001bce:	79fb      	ldrb	r3, [r7, #7]
 8001bd0:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001bd4:	fb02 f303 	mul.w	r3, r2, r3
 8001bd8:	4a08      	ldr	r2, [pc, #32]	; (8001bfc <startKick+0x4c>)
 8001bda:	fb82 1203 	smull	r1, r2, r2, r3
 8001bde:	441a      	add	r2, r3
 8001be0:	11d2      	asrs	r2, r2, #7
 8001be2:	17db      	asrs	r3, r3, #31
 8001be4:	1ad3      	subs	r3, r2, r3
 8001be6:	4a06      	ldr	r2, [pc, #24]	; (8001c00 <startKick+0x50>)
 8001be8:	6093      	str	r3, [r2, #8]
    // p("start kick! : %d\n", power_cmd.kick_power);
  }
}
 8001bea:	bf00      	nop
 8001bec:	370c      	adds	r7, #12
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf4:	4770      	bx	lr
 8001bf6:	bf00      	nop
 8001bf8:	20000460 	.word	0x20000460
 8001bfc:	80808081 	.word	0x80808081
 8001c00:	2000043c 	.word	0x2000043c

08001c04 <startCharge>:

void startCharge() {
 8001c04:	b480      	push	{r7}
 8001c06:	af00      	add	r7, sp, #0
  if (stat.boost_cnt == 0 && stat.kick_cnt == 0) {
 8001c08:	4b08      	ldr	r3, [pc, #32]	; (8001c2c <startCharge+0x28>)
 8001c0a:	689b      	ldr	r3, [r3, #8]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d107      	bne.n	8001c20 <startCharge+0x1c>
 8001c10:	4b06      	ldr	r3, [pc, #24]	; (8001c2c <startCharge+0x28>)
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d103      	bne.n	8001c20 <startCharge+0x1c>
    // printf("boost start!!\n");
    stat.boost_cnt = 1000;
 8001c18:	4b04      	ldr	r3, [pc, #16]	; (8001c2c <startCharge+0x28>)
 8001c1a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001c1e:	609a      	str	r2, [r3, #8]
  }
}
 8001c20:	bf00      	nop
 8001c22:	46bd      	mov	sp, r7
 8001c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c28:	4770      	bx	lr
 8001c2a:	bf00      	nop
 8001c2c:	20000460 	.word	0x20000460

08001c30 <HAL_CAN_RxFifo0MsgPendingCallback>:

uint32_t can_rx_cnt = 0;

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b08c      	sub	sp, #48	; 0x30
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  CAN_RxHeaderTypeDef can_rx_header;
  uint8_to_float_t rx;

  if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &can_rx_header, rx.data) != HAL_OK) {
 8001c38:	f107 030c 	add.w	r3, r7, #12
 8001c3c:	f107 0214 	add.w	r2, r7, #20
 8001c40:	2100      	movs	r1, #0
 8001c42:	6878      	ldr	r0, [r7, #4]
 8001c44:	f003 ff0b 	bl	8005a5e <HAL_CAN_GetRxMessage>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d001      	beq.n	8001c52 <HAL_CAN_RxFifo0MsgPendingCallback+0x22>
    /* Reception Error */
    Error_Handler();
 8001c4e:	f001 fd1a 	bl	8003686 <Error_Handler>
  }

  can_rx_cnt++;
 8001c52:	4b40      	ldr	r3, [pc, #256]	; (8001d54 <HAL_CAN_RxFifo0MsgPendingCallback+0x124>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	3301      	adds	r3, #1
 8001c58:	4a3e      	ldr	r2, [pc, #248]	; (8001d54 <HAL_CAN_RxFifo0MsgPendingCallback+0x124>)
 8001c5a:	6013      	str	r3, [r2, #0]
  switch (can_rx_header.StdId) {
 8001c5c:	697b      	ldr	r3, [r7, #20]
 8001c5e:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 8001c62:	d03c      	beq.n	8001cde <HAL_CAN_RxFifo0MsgPendingCallback+0xae>
 8001c64:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 8001c68:	d86e      	bhi.n	8001d48 <HAL_CAN_RxFifo0MsgPendingCallback+0x118>
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d002      	beq.n	8001c74 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>
 8001c6e:	2b10      	cmp	r3, #16
 8001c70:	d004      	beq.n	8001c7c <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>
    default:
      break;
    }
    break;
  default:
    break;
 8001c72:	e069      	b.n	8001d48 <HAL_CAN_RxFifo0MsgPendingCallback+0x118>
    power_cmd.charge_enabled = false;
 8001c74:	4b38      	ldr	r3, [pc, #224]	; (8001d58 <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	701a      	strb	r2, [r3, #0]
    break;
 8001c7a:	e066      	b.n	8001d4a <HAL_CAN_RxFifo0MsgPendingCallback+0x11a>
    switch (rx.data[0]) {
 8001c7c:	7b3b      	ldrb	r3, [r7, #12]
 8001c7e:	2b05      	cmp	r3, #5
 8001c80:	d829      	bhi.n	8001cd6 <HAL_CAN_RxFifo0MsgPendingCallback+0xa6>
 8001c82:	a201      	add	r2, pc, #4	; (adr r2, 8001c88 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 8001c84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c88:	08001ca1 	.word	0x08001ca1
 8001c8c:	08001caf 	.word	0x08001caf
 8001c90:	08001cb7 	.word	0x08001cb7
 8001c94:	08001cbf 	.word	0x08001cbf
 8001c98:	08001cc7 	.word	0x08001cc7
 8001c9c:	08001ccf 	.word	0x08001ccf
      if (rx.power_en.enable) {
 8001ca0:	7b7b      	ldrb	r3, [r7, #13]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d019      	beq.n	8001cda <HAL_CAN_RxFifo0MsgPendingCallback+0xaa>
        power_cmd.sw_enable_cnt = 200;
 8001ca6:	4b2c      	ldr	r3, [pc, #176]	; (8001d58 <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 8001ca8:	22c8      	movs	r2, #200	; 0xc8
 8001caa:	60da      	str	r2, [r3, #12]
      break;
 8001cac:	e015      	b.n	8001cda <HAL_CAN_RxFifo0MsgPendingCallback+0xaa>
      power_cmd.min_v = rx.set_protect_param.value;
 8001cae:	693b      	ldr	r3, [r7, #16]
 8001cb0:	4a29      	ldr	r2, [pc, #164]	; (8001d58 <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 8001cb2:	6113      	str	r3, [r2, #16]
      break;
 8001cb4:	e012      	b.n	8001cdc <HAL_CAN_RxFifo0MsgPendingCallback+0xac>
      power_cmd.max_v = rx.set_protect_param.value;
 8001cb6:	693b      	ldr	r3, [r7, #16]
 8001cb8:	4a27      	ldr	r2, [pc, #156]	; (8001d58 <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 8001cba:	6153      	str	r3, [r2, #20]
      break;
 8001cbc:	e00e      	b.n	8001cdc <HAL_CAN_RxFifo0MsgPendingCallback+0xac>
      power_cmd.max_c = rx.set_protect_param.value;
 8001cbe:	693b      	ldr	r3, [r7, #16]
 8001cc0:	4a25      	ldr	r2, [pc, #148]	; (8001d58 <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 8001cc2:	6193      	str	r3, [r2, #24]
      break;
 8001cc4:	e00a      	b.n	8001cdc <HAL_CAN_RxFifo0MsgPendingCallback+0xac>
      power_cmd.fet_temp = rx.set_protect_param.value;
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	4a23      	ldr	r2, [pc, #140]	; (8001d58 <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 8001cca:	61d3      	str	r3, [r2, #28]
      break;
 8001ccc:	e006      	b.n	8001cdc <HAL_CAN_RxFifo0MsgPendingCallback+0xac>
      power_cmd.coil_temp = rx.set_protect_param.value;
 8001cce:	693b      	ldr	r3, [r7, #16]
 8001cd0:	4a21      	ldr	r2, [pc, #132]	; (8001d58 <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 8001cd2:	6213      	str	r3, [r2, #32]
      break;
 8001cd4:	e002      	b.n	8001cdc <HAL_CAN_RxFifo0MsgPendingCallback+0xac>
      break;
 8001cd6:	bf00      	nop
 8001cd8:	e037      	b.n	8001d4a <HAL_CAN_RxFifo0MsgPendingCallback+0x11a>
      break;
 8001cda:	bf00      	nop
    break;
 8001cdc:	e035      	b.n	8001d4a <HAL_CAN_RxFifo0MsgPendingCallback+0x11a>
    switch (rx.power.idx) {
 8001cde:	7b3b      	ldrb	r3, [r7, #12]
 8001ce0:	2b03      	cmp	r3, #3
 8001ce2:	d82f      	bhi.n	8001d44 <HAL_CAN_RxFifo0MsgPendingCallback+0x114>
 8001ce4:	a201      	add	r2, pc, #4	; (adr r2, 8001cec <HAL_CAN_RxFifo0MsgPendingCallback+0xbc>)
 8001ce6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cea:	bf00      	nop
 8001cec:	08001cfd 	.word	0x08001cfd
 8001cf0:	08001d0b 	.word	0x08001d0b
 8001cf4:	08001d25 	.word	0x08001d25
 8001cf8:	08001d3b 	.word	0x08001d3b
      setTargetVoltage(rx.power.value);
 8001cfc:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d00:	eeb0 0a67 	vmov.f32	s0, s15
 8001d04:	f7ff ff2c 	bl	8001b60 <setTargetVoltage>
      break;
 8001d08:	e01d      	b.n	8001d46 <HAL_CAN_RxFifo0MsgPendingCallback+0x116>
      if (rx.data[1] == 1) {
 8001d0a:	7b7b      	ldrb	r3, [r7, #13]
 8001d0c:	2b01      	cmp	r3, #1
 8001d0e:	d105      	bne.n	8001d1c <HAL_CAN_RxFifo0MsgPendingCallback+0xec>
        power_cmd.charge_enabled = true;
 8001d10:	4b11      	ldr	r3, [pc, #68]	; (8001d58 <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 8001d12:	2201      	movs	r2, #1
 8001d14:	701a      	strb	r2, [r3, #0]
        startCharge();
 8001d16:	f7ff ff75 	bl	8001c04 <startCharge>
      break;
 8001d1a:	e014      	b.n	8001d46 <HAL_CAN_RxFifo0MsgPendingCallback+0x116>
        power_cmd.charge_enabled = false;
 8001d1c:	4b0e      	ldr	r3, [pc, #56]	; (8001d58 <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	701a      	strb	r2, [r3, #0]
      break;
 8001d22:	e010      	b.n	8001d46 <HAL_CAN_RxFifo0MsgPendingCallback+0x116>
      if (rx.data[1] == 1) {
 8001d24:	7b7b      	ldrb	r3, [r7, #13]
 8001d26:	2b01      	cmp	r3, #1
 8001d28:	d103      	bne.n	8001d32 <HAL_CAN_RxFifo0MsgPendingCallback+0x102>
        power_cmd.kick_chip_selected = true;
 8001d2a:	4b0b      	ldr	r3, [pc, #44]	; (8001d58 <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 8001d2c:	2201      	movs	r2, #1
 8001d2e:	705a      	strb	r2, [r3, #1]
      break;
 8001d30:	e009      	b.n	8001d46 <HAL_CAN_RxFifo0MsgPendingCallback+0x116>
        power_cmd.kick_chip_selected = false;
 8001d32:	4b09      	ldr	r3, [pc, #36]	; (8001d58 <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	705a      	strb	r2, [r3, #1]
      break;
 8001d38:	e005      	b.n	8001d46 <HAL_CAN_RxFifo0MsgPendingCallback+0x116>
      startKick(rx.data[1]);
 8001d3a:	7b7b      	ldrb	r3, [r7, #13]
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f7ff ff37 	bl	8001bb0 <startKick>
      break;
 8001d42:	e000      	b.n	8001d46 <HAL_CAN_RxFifo0MsgPendingCallback+0x116>
      break;
 8001d44:	bf00      	nop
    break;
 8001d46:	e000      	b.n	8001d4a <HAL_CAN_RxFifo0MsgPendingCallback+0x11a>
    break;
 8001d48:	bf00      	nop
  }
}
 8001d4a:	bf00      	nop
 8001d4c:	3730      	adds	r7, #48	; 0x30
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	20000474 	.word	0x20000474
 8001d58:	2000043c 	.word	0x2000043c
 8001d5c:	00000000 	.word	0x00000000

08001d60 <updateADCs>:
  float batt_v_min, batt_v_max;
  float gd_16p_min, gd_16m_min;
  float batt_cs_max;
} peak;

void updateADCs(void) {
 8001d60:	b5b0      	push	{r4, r5, r7, lr}
 8001d62:	af00      	add	r7, sp, #0
  sensor.batt_v = (float)HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_1) * 3.3 / 4096 * 11 / 1;
 8001d64:	2101      	movs	r1, #1
 8001d66:	48de      	ldr	r0, [pc, #888]	; (80020e0 <updateADCs+0x380>)
 8001d68:	f002 fe28 	bl	80049bc <HAL_ADCEx_InjectedGetValue>
 8001d6c:	ee07 0a90 	vmov	s15, r0
 8001d70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d74:	ee17 0a90 	vmov	r0, s15
 8001d78:	f7fe fbe6 	bl	8000548 <__aeabi_f2d>
 8001d7c:	a3d6      	add	r3, pc, #856	; (adr r3, 80020d8 <updateADCs+0x378>)
 8001d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d82:	f7fe fc39 	bl	80005f8 <__aeabi_dmul>
 8001d86:	4602      	mov	r2, r0
 8001d88:	460b      	mov	r3, r1
 8001d8a:	4610      	mov	r0, r2
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	f04f 0200 	mov.w	r2, #0
 8001d92:	4bd4      	ldr	r3, [pc, #848]	; (80020e4 <updateADCs+0x384>)
 8001d94:	f7fe fd5a 	bl	800084c <__aeabi_ddiv>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	460b      	mov	r3, r1
 8001d9c:	4610      	mov	r0, r2
 8001d9e:	4619      	mov	r1, r3
 8001da0:	f04f 0200 	mov.w	r2, #0
 8001da4:	4bd0      	ldr	r3, [pc, #832]	; (80020e8 <updateADCs+0x388>)
 8001da6:	f7fe fc27 	bl	80005f8 <__aeabi_dmul>
 8001daa:	4602      	mov	r2, r0
 8001dac:	460b      	mov	r3, r1
 8001dae:	4610      	mov	r0, r2
 8001db0:	4619      	mov	r1, r3
 8001db2:	f7fe fef9 	bl	8000ba8 <__aeabi_d2f>
 8001db6:	4603      	mov	r3, r0
 8001db8:	4acc      	ldr	r2, [pc, #816]	; (80020ec <updateADCs+0x38c>)
 8001dba:	6053      	str	r3, [r2, #4]
  sensor.gd_16p = (float)HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_2) * 3.3 / 4096 * 11 / 1;
 8001dbc:	2102      	movs	r1, #2
 8001dbe:	48c8      	ldr	r0, [pc, #800]	; (80020e0 <updateADCs+0x380>)
 8001dc0:	f002 fdfc 	bl	80049bc <HAL_ADCEx_InjectedGetValue>
 8001dc4:	ee07 0a90 	vmov	s15, r0
 8001dc8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001dcc:	ee17 0a90 	vmov	r0, s15
 8001dd0:	f7fe fbba 	bl	8000548 <__aeabi_f2d>
 8001dd4:	a3c0      	add	r3, pc, #768	; (adr r3, 80020d8 <updateADCs+0x378>)
 8001dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dda:	f7fe fc0d 	bl	80005f8 <__aeabi_dmul>
 8001dde:	4602      	mov	r2, r0
 8001de0:	460b      	mov	r3, r1
 8001de2:	4610      	mov	r0, r2
 8001de4:	4619      	mov	r1, r3
 8001de6:	f04f 0200 	mov.w	r2, #0
 8001dea:	4bbe      	ldr	r3, [pc, #760]	; (80020e4 <updateADCs+0x384>)
 8001dec:	f7fe fd2e 	bl	800084c <__aeabi_ddiv>
 8001df0:	4602      	mov	r2, r0
 8001df2:	460b      	mov	r3, r1
 8001df4:	4610      	mov	r0, r2
 8001df6:	4619      	mov	r1, r3
 8001df8:	f04f 0200 	mov.w	r2, #0
 8001dfc:	4bba      	ldr	r3, [pc, #744]	; (80020e8 <updateADCs+0x388>)
 8001dfe:	f7fe fbfb 	bl	80005f8 <__aeabi_dmul>
 8001e02:	4602      	mov	r2, r0
 8001e04:	460b      	mov	r3, r1
 8001e06:	4610      	mov	r0, r2
 8001e08:	4619      	mov	r1, r3
 8001e0a:	f7fe fecd 	bl	8000ba8 <__aeabi_d2f>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	4ab6      	ldr	r2, [pc, #728]	; (80020ec <updateADCs+0x38c>)
 8001e12:	6093      	str	r3, [r2, #8]
  sensor.gd_16m = (((float)HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_3) * 3.3 / 4096) * 21 - sensor.gd_16p * 11) / 10;
 8001e14:	2103      	movs	r1, #3
 8001e16:	48b2      	ldr	r0, [pc, #712]	; (80020e0 <updateADCs+0x380>)
 8001e18:	f002 fdd0 	bl	80049bc <HAL_ADCEx_InjectedGetValue>
 8001e1c:	ee07 0a90 	vmov	s15, r0
 8001e20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e24:	ee17 0a90 	vmov	r0, s15
 8001e28:	f7fe fb8e 	bl	8000548 <__aeabi_f2d>
 8001e2c:	a3aa      	add	r3, pc, #680	; (adr r3, 80020d8 <updateADCs+0x378>)
 8001e2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e32:	f7fe fbe1 	bl	80005f8 <__aeabi_dmul>
 8001e36:	4602      	mov	r2, r0
 8001e38:	460b      	mov	r3, r1
 8001e3a:	4610      	mov	r0, r2
 8001e3c:	4619      	mov	r1, r3
 8001e3e:	f04f 0200 	mov.w	r2, #0
 8001e42:	4ba8      	ldr	r3, [pc, #672]	; (80020e4 <updateADCs+0x384>)
 8001e44:	f7fe fd02 	bl	800084c <__aeabi_ddiv>
 8001e48:	4602      	mov	r2, r0
 8001e4a:	460b      	mov	r3, r1
 8001e4c:	4610      	mov	r0, r2
 8001e4e:	4619      	mov	r1, r3
 8001e50:	f04f 0200 	mov.w	r2, #0
 8001e54:	4ba6      	ldr	r3, [pc, #664]	; (80020f0 <updateADCs+0x390>)
 8001e56:	f7fe fbcf 	bl	80005f8 <__aeabi_dmul>
 8001e5a:	4602      	mov	r2, r0
 8001e5c:	460b      	mov	r3, r1
 8001e5e:	4614      	mov	r4, r2
 8001e60:	461d      	mov	r5, r3
 8001e62:	4ba2      	ldr	r3, [pc, #648]	; (80020ec <updateADCs+0x38c>)
 8001e64:	edd3 7a02 	vldr	s15, [r3, #8]
 8001e68:	eeb2 7a06 	vmov.f32	s14, #38	; 0x41300000  11.0
 8001e6c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e70:	ee17 0a90 	vmov	r0, s15
 8001e74:	f7fe fb68 	bl	8000548 <__aeabi_f2d>
 8001e78:	4602      	mov	r2, r0
 8001e7a:	460b      	mov	r3, r1
 8001e7c:	4620      	mov	r0, r4
 8001e7e:	4629      	mov	r1, r5
 8001e80:	f7fe fa02 	bl	8000288 <__aeabi_dsub>
 8001e84:	4602      	mov	r2, r0
 8001e86:	460b      	mov	r3, r1
 8001e88:	4610      	mov	r0, r2
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	f04f 0200 	mov.w	r2, #0
 8001e90:	4b98      	ldr	r3, [pc, #608]	; (80020f4 <updateADCs+0x394>)
 8001e92:	f7fe fcdb 	bl	800084c <__aeabi_ddiv>
 8001e96:	4602      	mov	r2, r0
 8001e98:	460b      	mov	r3, r1
 8001e9a:	4610      	mov	r0, r2
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	f7fe fe83 	bl	8000ba8 <__aeabi_d2f>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	4a91      	ldr	r2, [pc, #580]	; (80020ec <updateADCs+0x38c>)
 8001ea6:	60d3      	str	r3, [r2, #12]
  sensor.boost_v = (float)HAL_ADCEx_InjectedGetValue(&hadc3, ADC_INJECTED_RANK_3) * 213 * 3.3 / 4096;// * 1.038; // 1.038 is calib(v3),
 8001ea8:	2103      	movs	r1, #3
 8001eaa:	4893      	ldr	r0, [pc, #588]	; (80020f8 <updateADCs+0x398>)
 8001eac:	f002 fd86 	bl	80049bc <HAL_ADCEx_InjectedGetValue>
 8001eb0:	ee07 0a90 	vmov	s15, r0
 8001eb4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001eb8:	ed9f 7a90 	vldr	s14, [pc, #576]	; 80020fc <updateADCs+0x39c>
 8001ebc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ec0:	ee17 0a90 	vmov	r0, s15
 8001ec4:	f7fe fb40 	bl	8000548 <__aeabi_f2d>
 8001ec8:	a383      	add	r3, pc, #524	; (adr r3, 80020d8 <updateADCs+0x378>)
 8001eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ece:	f7fe fb93 	bl	80005f8 <__aeabi_dmul>
 8001ed2:	4602      	mov	r2, r0
 8001ed4:	460b      	mov	r3, r1
 8001ed6:	4610      	mov	r0, r2
 8001ed8:	4619      	mov	r1, r3
 8001eda:	f04f 0200 	mov.w	r2, #0
 8001ede:	4b81      	ldr	r3, [pc, #516]	; (80020e4 <updateADCs+0x384>)
 8001ee0:	f7fe fcb4 	bl	800084c <__aeabi_ddiv>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	460b      	mov	r3, r1
 8001ee8:	4610      	mov	r0, r2
 8001eea:	4619      	mov	r1, r3
 8001eec:	f7fe fe5c 	bl	8000ba8 <__aeabi_d2f>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	4a7e      	ldr	r2, [pc, #504]	; (80020ec <updateADCs+0x38c>)
 8001ef4:	6013      	str	r3, [r2, #0]
  // 33A-max (v3 board)

  // ZXCT1085 : 25V/V
  //  2m ohm x 25VV -> 50m V / A
  // 66A-max (v4 board)
  sensor.batt_cs = ((float)HAL_ADCEx_InjectedGetValue(&hadc3, ADC_INJECTED_RANK_1) * 3.3 / 4096) * 20 - 2;	// 2A offset is manual offfset (~0.14V~)
 8001ef6:	2101      	movs	r1, #1
 8001ef8:	487f      	ldr	r0, [pc, #508]	; (80020f8 <updateADCs+0x398>)
 8001efa:	f002 fd5f 	bl	80049bc <HAL_ADCEx_InjectedGetValue>
 8001efe:	ee07 0a90 	vmov	s15, r0
 8001f02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f06:	ee17 0a90 	vmov	r0, s15
 8001f0a:	f7fe fb1d 	bl	8000548 <__aeabi_f2d>
 8001f0e:	a372      	add	r3, pc, #456	; (adr r3, 80020d8 <updateADCs+0x378>)
 8001f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f14:	f7fe fb70 	bl	80005f8 <__aeabi_dmul>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	460b      	mov	r3, r1
 8001f1c:	4610      	mov	r0, r2
 8001f1e:	4619      	mov	r1, r3
 8001f20:	f04f 0200 	mov.w	r2, #0
 8001f24:	4b6f      	ldr	r3, [pc, #444]	; (80020e4 <updateADCs+0x384>)
 8001f26:	f7fe fc91 	bl	800084c <__aeabi_ddiv>
 8001f2a:	4602      	mov	r2, r0
 8001f2c:	460b      	mov	r3, r1
 8001f2e:	4610      	mov	r0, r2
 8001f30:	4619      	mov	r1, r3
 8001f32:	f04f 0200 	mov.w	r2, #0
 8001f36:	4b72      	ldr	r3, [pc, #456]	; (8002100 <updateADCs+0x3a0>)
 8001f38:	f7fe fb5e 	bl	80005f8 <__aeabi_dmul>
 8001f3c:	4602      	mov	r2, r0
 8001f3e:	460b      	mov	r3, r1
 8001f40:	4610      	mov	r0, r2
 8001f42:	4619      	mov	r1, r3
 8001f44:	f04f 0200 	mov.w	r2, #0
 8001f48:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001f4c:	f7fe f99c 	bl	8000288 <__aeabi_dsub>
 8001f50:	4602      	mov	r2, r0
 8001f52:	460b      	mov	r3, r1
 8001f54:	4610      	mov	r0, r2
 8001f56:	4619      	mov	r1, r3
 8001f58:	f7fe fe26 	bl	8000ba8 <__aeabi_d2f>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	4a63      	ldr	r2, [pc, #396]	; (80020ec <updateADCs+0x38c>)
 8001f60:	6113      	str	r3, [r2, #16]
  sensor.temp_fet = (-((float)HAL_ADCEx_InjectedGetValue(&hadc4, ADC_INJECTED_RANK_1) * 3.3 / 4096) + 1.5) * 70 + 25;
 8001f62:	2101      	movs	r1, #1
 8001f64:	4867      	ldr	r0, [pc, #412]	; (8002104 <updateADCs+0x3a4>)
 8001f66:	f002 fd29 	bl	80049bc <HAL_ADCEx_InjectedGetValue>
 8001f6a:	ee07 0a90 	vmov	s15, r0
 8001f6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f72:	ee17 0a90 	vmov	r0, s15
 8001f76:	f7fe fae7 	bl	8000548 <__aeabi_f2d>
 8001f7a:	a357      	add	r3, pc, #348	; (adr r3, 80020d8 <updateADCs+0x378>)
 8001f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f80:	f7fe fb3a 	bl	80005f8 <__aeabi_dmul>
 8001f84:	4602      	mov	r2, r0
 8001f86:	460b      	mov	r3, r1
 8001f88:	4610      	mov	r0, r2
 8001f8a:	4619      	mov	r1, r3
 8001f8c:	f04f 0200 	mov.w	r2, #0
 8001f90:	4b54      	ldr	r3, [pc, #336]	; (80020e4 <updateADCs+0x384>)
 8001f92:	f7fe fc5b 	bl	800084c <__aeabi_ddiv>
 8001f96:	4602      	mov	r2, r0
 8001f98:	460b      	mov	r3, r1
 8001f9a:	f04f 0000 	mov.w	r0, #0
 8001f9e:	495a      	ldr	r1, [pc, #360]	; (8002108 <updateADCs+0x3a8>)
 8001fa0:	f7fe f972 	bl	8000288 <__aeabi_dsub>
 8001fa4:	4602      	mov	r2, r0
 8001fa6:	460b      	mov	r3, r1
 8001fa8:	4610      	mov	r0, r2
 8001faa:	4619      	mov	r1, r3
 8001fac:	f04f 0200 	mov.w	r2, #0
 8001fb0:	4b56      	ldr	r3, [pc, #344]	; (800210c <updateADCs+0x3ac>)
 8001fb2:	f7fe fb21 	bl	80005f8 <__aeabi_dmul>
 8001fb6:	4602      	mov	r2, r0
 8001fb8:	460b      	mov	r3, r1
 8001fba:	4610      	mov	r0, r2
 8001fbc:	4619      	mov	r1, r3
 8001fbe:	f04f 0200 	mov.w	r2, #0
 8001fc2:	4b53      	ldr	r3, [pc, #332]	; (8002110 <updateADCs+0x3b0>)
 8001fc4:	f7fe f962 	bl	800028c <__adddf3>
 8001fc8:	4602      	mov	r2, r0
 8001fca:	460b      	mov	r3, r1
 8001fcc:	4610      	mov	r0, r2
 8001fce:	4619      	mov	r1, r3
 8001fd0:	f7fe fdea 	bl	8000ba8 <__aeabi_d2f>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	4a45      	ldr	r2, [pc, #276]	; (80020ec <updateADCs+0x38c>)
 8001fd8:	61d3      	str	r3, [r2, #28]
  sensor.temp_coil_1 = (-((float)HAL_ADCEx_InjectedGetValue(&hadc3, ADC_INJECTED_RANK_2) * 3.3 / 4096) + 1.5) * 70 + 25;
 8001fda:	2102      	movs	r1, #2
 8001fdc:	4846      	ldr	r0, [pc, #280]	; (80020f8 <updateADCs+0x398>)
 8001fde:	f002 fced 	bl	80049bc <HAL_ADCEx_InjectedGetValue>
 8001fe2:	ee07 0a90 	vmov	s15, r0
 8001fe6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001fea:	ee17 0a90 	vmov	r0, s15
 8001fee:	f7fe faab 	bl	8000548 <__aeabi_f2d>
 8001ff2:	a339      	add	r3, pc, #228	; (adr r3, 80020d8 <updateADCs+0x378>)
 8001ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ff8:	f7fe fafe 	bl	80005f8 <__aeabi_dmul>
 8001ffc:	4602      	mov	r2, r0
 8001ffe:	460b      	mov	r3, r1
 8002000:	4610      	mov	r0, r2
 8002002:	4619      	mov	r1, r3
 8002004:	f04f 0200 	mov.w	r2, #0
 8002008:	4b36      	ldr	r3, [pc, #216]	; (80020e4 <updateADCs+0x384>)
 800200a:	f7fe fc1f 	bl	800084c <__aeabi_ddiv>
 800200e:	4602      	mov	r2, r0
 8002010:	460b      	mov	r3, r1
 8002012:	f04f 0000 	mov.w	r0, #0
 8002016:	493c      	ldr	r1, [pc, #240]	; (8002108 <updateADCs+0x3a8>)
 8002018:	f7fe f936 	bl	8000288 <__aeabi_dsub>
 800201c:	4602      	mov	r2, r0
 800201e:	460b      	mov	r3, r1
 8002020:	4610      	mov	r0, r2
 8002022:	4619      	mov	r1, r3
 8002024:	f04f 0200 	mov.w	r2, #0
 8002028:	4b38      	ldr	r3, [pc, #224]	; (800210c <updateADCs+0x3ac>)
 800202a:	f7fe fae5 	bl	80005f8 <__aeabi_dmul>
 800202e:	4602      	mov	r2, r0
 8002030:	460b      	mov	r3, r1
 8002032:	4610      	mov	r0, r2
 8002034:	4619      	mov	r1, r3
 8002036:	f04f 0200 	mov.w	r2, #0
 800203a:	4b35      	ldr	r3, [pc, #212]	; (8002110 <updateADCs+0x3b0>)
 800203c:	f7fe f926 	bl	800028c <__adddf3>
 8002040:	4602      	mov	r2, r0
 8002042:	460b      	mov	r3, r1
 8002044:	4610      	mov	r0, r2
 8002046:	4619      	mov	r1, r3
 8002048:	f7fe fdae 	bl	8000ba8 <__aeabi_d2f>
 800204c:	4603      	mov	r3, r0
 800204e:	4a27      	ldr	r2, [pc, #156]	; (80020ec <updateADCs+0x38c>)
 8002050:	6153      	str	r3, [r2, #20]
  sensor.temp_coil_2 = (-((float)HAL_ADCEx_InjectedGetValue(&hadc4, ADC_INJECTED_RANK_2) * 3.3 / 4096) + 1.5) * 70 + 25;
 8002052:	2102      	movs	r1, #2
 8002054:	482b      	ldr	r0, [pc, #172]	; (8002104 <updateADCs+0x3a4>)
 8002056:	f002 fcb1 	bl	80049bc <HAL_ADCEx_InjectedGetValue>
 800205a:	ee07 0a90 	vmov	s15, r0
 800205e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002062:	ee17 0a90 	vmov	r0, s15
 8002066:	f7fe fa6f 	bl	8000548 <__aeabi_f2d>
 800206a:	a31b      	add	r3, pc, #108	; (adr r3, 80020d8 <updateADCs+0x378>)
 800206c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002070:	f7fe fac2 	bl	80005f8 <__aeabi_dmul>
 8002074:	4602      	mov	r2, r0
 8002076:	460b      	mov	r3, r1
 8002078:	4610      	mov	r0, r2
 800207a:	4619      	mov	r1, r3
 800207c:	f04f 0200 	mov.w	r2, #0
 8002080:	4b18      	ldr	r3, [pc, #96]	; (80020e4 <updateADCs+0x384>)
 8002082:	f7fe fbe3 	bl	800084c <__aeabi_ddiv>
 8002086:	4602      	mov	r2, r0
 8002088:	460b      	mov	r3, r1
 800208a:	f04f 0000 	mov.w	r0, #0
 800208e:	491e      	ldr	r1, [pc, #120]	; (8002108 <updateADCs+0x3a8>)
 8002090:	f7fe f8fa 	bl	8000288 <__aeabi_dsub>
 8002094:	4602      	mov	r2, r0
 8002096:	460b      	mov	r3, r1
 8002098:	4610      	mov	r0, r2
 800209a:	4619      	mov	r1, r3
 800209c:	f04f 0200 	mov.w	r2, #0
 80020a0:	4b1a      	ldr	r3, [pc, #104]	; (800210c <updateADCs+0x3ac>)
 80020a2:	f7fe faa9 	bl	80005f8 <__aeabi_dmul>
 80020a6:	4602      	mov	r2, r0
 80020a8:	460b      	mov	r3, r1
 80020aa:	4610      	mov	r0, r2
 80020ac:	4619      	mov	r1, r3
 80020ae:	f04f 0200 	mov.w	r2, #0
 80020b2:	4b17      	ldr	r3, [pc, #92]	; (8002110 <updateADCs+0x3b0>)
 80020b4:	f7fe f8ea 	bl	800028c <__adddf3>
 80020b8:	4602      	mov	r2, r0
 80020ba:	460b      	mov	r3, r1
 80020bc:	4610      	mov	r0, r2
 80020be:	4619      	mov	r1, r3
 80020c0:	f7fe fd72 	bl	8000ba8 <__aeabi_d2f>
 80020c4:	4603      	mov	r3, r0
 80020c6:	4a09      	ldr	r2, [pc, #36]	; (80020ec <updateADCs+0x38c>)
 80020c8:	6193      	str	r3, [r2, #24]

  // real : normal -> 1.4V
  // 80~100deg -> 0.7V
  // 0.7V / 50 deg ->

  if (sensor.batt_v < peak.batt_v_min) {
 80020ca:	4b08      	ldr	r3, [pc, #32]	; (80020ec <updateADCs+0x38c>)
 80020cc:	ed93 7a01 	vldr	s14, [r3, #4]
 80020d0:	e020      	b.n	8002114 <updateADCs+0x3b4>
 80020d2:	bf00      	nop
 80020d4:	f3af 8000 	nop.w
 80020d8:	66666666 	.word	0x66666666
 80020dc:	400a6666 	.word	0x400a6666
 80020e0:	200001fc 	.word	0x200001fc
 80020e4:	40b00000 	.word	0x40b00000
 80020e8:	40260000 	.word	0x40260000
 80020ec:	20000478 	.word	0x20000478
 80020f0:	40350000 	.word	0x40350000
 80020f4:	40240000 	.word	0x40240000
 80020f8:	2000024c 	.word	0x2000024c
 80020fc:	43550000 	.word	0x43550000
 8002100:	40340000 	.word	0x40340000
 8002104:	2000029c 	.word	0x2000029c
 8002108:	3ff80000 	.word	0x3ff80000
 800210c:	40518000 	.word	0x40518000
 8002110:	40390000 	.word	0x40390000
 8002114:	4b25      	ldr	r3, [pc, #148]	; (80021ac <updateADCs+0x44c>)
 8002116:	edd3 7a00 	vldr	s15, [r3]
 800211a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800211e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002122:	d503      	bpl.n	800212c <updateADCs+0x3cc>
    peak.batt_v_min = sensor.batt_v;
 8002124:	4b22      	ldr	r3, [pc, #136]	; (80021b0 <updateADCs+0x450>)
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	4a20      	ldr	r2, [pc, #128]	; (80021ac <updateADCs+0x44c>)
 800212a:	6013      	str	r3, [r2, #0]
  }
  if (sensor.batt_v > peak.batt_v_max) {
 800212c:	4b20      	ldr	r3, [pc, #128]	; (80021b0 <updateADCs+0x450>)
 800212e:	ed93 7a01 	vldr	s14, [r3, #4]
 8002132:	4b1e      	ldr	r3, [pc, #120]	; (80021ac <updateADCs+0x44c>)
 8002134:	edd3 7a01 	vldr	s15, [r3, #4]
 8002138:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800213c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002140:	dd03      	ble.n	800214a <updateADCs+0x3ea>
    peak.batt_v_max = sensor.batt_v;
 8002142:	4b1b      	ldr	r3, [pc, #108]	; (80021b0 <updateADCs+0x450>)
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	4a19      	ldr	r2, [pc, #100]	; (80021ac <updateADCs+0x44c>)
 8002148:	6053      	str	r3, [r2, #4]
  }
  if (sensor.batt_cs > peak.batt_cs_max) {
 800214a:	4b19      	ldr	r3, [pc, #100]	; (80021b0 <updateADCs+0x450>)
 800214c:	ed93 7a04 	vldr	s14, [r3, #16]
 8002150:	4b16      	ldr	r3, [pc, #88]	; (80021ac <updateADCs+0x44c>)
 8002152:	edd3 7a04 	vldr	s15, [r3, #16]
 8002156:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800215a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800215e:	dd03      	ble.n	8002168 <updateADCs+0x408>
    peak.batt_cs_max = sensor.batt_cs;
 8002160:	4b13      	ldr	r3, [pc, #76]	; (80021b0 <updateADCs+0x450>)
 8002162:	691b      	ldr	r3, [r3, #16]
 8002164:	4a11      	ldr	r2, [pc, #68]	; (80021ac <updateADCs+0x44c>)
 8002166:	6113      	str	r3, [r2, #16]
  }
  if (sensor.gd_16p < peak.gd_16p_min) {
 8002168:	4b11      	ldr	r3, [pc, #68]	; (80021b0 <updateADCs+0x450>)
 800216a:	ed93 7a02 	vldr	s14, [r3, #8]
 800216e:	4b0f      	ldr	r3, [pc, #60]	; (80021ac <updateADCs+0x44c>)
 8002170:	edd3 7a02 	vldr	s15, [r3, #8]
 8002174:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002178:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800217c:	d503      	bpl.n	8002186 <updateADCs+0x426>
    peak.gd_16p_min = sensor.gd_16p;
 800217e:	4b0c      	ldr	r3, [pc, #48]	; (80021b0 <updateADCs+0x450>)
 8002180:	689b      	ldr	r3, [r3, #8]
 8002182:	4a0a      	ldr	r2, [pc, #40]	; (80021ac <updateADCs+0x44c>)
 8002184:	6093      	str	r3, [r2, #8]
  }
  if (sensor.gd_16m > peak.gd_16m_min) {
 8002186:	4b0a      	ldr	r3, [pc, #40]	; (80021b0 <updateADCs+0x450>)
 8002188:	ed93 7a03 	vldr	s14, [r3, #12]
 800218c:	4b07      	ldr	r3, [pc, #28]	; (80021ac <updateADCs+0x44c>)
 800218e:	edd3 7a03 	vldr	s15, [r3, #12]
 8002192:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002196:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800219a:	dc00      	bgt.n	800219e <updateADCs+0x43e>
    peak.gd_16m_min = sensor.gd_16m;
  }
}
 800219c:	e003      	b.n	80021a6 <updateADCs+0x446>
    peak.gd_16m_min = sensor.gd_16m;
 800219e:	4b04      	ldr	r3, [pc, #16]	; (80021b0 <updateADCs+0x450>)
 80021a0:	68db      	ldr	r3, [r3, #12]
 80021a2:	4a02      	ldr	r2, [pc, #8]	; (80021ac <updateADCs+0x44c>)
 80021a4:	60d3      	str	r3, [r2, #12]
}
 80021a6:	bf00      	nop
 80021a8:	bdb0      	pop	{r4, r5, r7, pc}
 80021aa:	bf00      	nop
 80021ac:	20000498 	.word	0x20000498
 80021b0:	20000478 	.word	0x20000478

080021b4 <protecter>:

#define FET_TEST_TEMP (60)
#define COIL_OVER_HEAT_TEMP (70)

void protecter(void) {
 80021b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80021b8:	b08a      	sub	sp, #40	; 0x28
 80021ba:	af08      	add	r7, sp, #32
  static uint16_t pre_sys_error = NONE;
  if (sensor.batt_v < 20 && stat.power_enabled) {
 80021bc:	4b3e      	ldr	r3, [pc, #248]	; (80022b8 <protecter+0x104>)
 80021be:	edd3 7a01 	vldr	s15, [r3, #4]
 80021c2:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 80021c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021ce:	d516      	bpl.n	80021fe <protecter+0x4a>
 80021d0:	4b3a      	ldr	r3, [pc, #232]	; (80022bc <protecter+0x108>)
 80021d2:	7b1b      	ldrb	r3, [r3, #12]
 80021d4:	b2db      	uxtb	r3, r3
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d011      	beq.n	80021fe <protecter+0x4a>
    stat.error |= UNDER_VOLTAGE;
 80021da:	4b38      	ldr	r3, [pc, #224]	; (80022bc <protecter+0x108>)
 80021dc:	89db      	ldrh	r3, [r3, #14]
 80021de:	b29b      	uxth	r3, r3
 80021e0:	f043 0301 	orr.w	r3, r3, #1
 80021e4:	b29a      	uxth	r2, r3
 80021e6:	4b35      	ldr	r3, [pc, #212]	; (80022bc <protecter+0x108>)
 80021e8:	81da      	strh	r2, [r3, #14]
    if (pre_sys_error != stat.error) {
 80021ea:	4b34      	ldr	r3, [pc, #208]	; (80022bc <protecter+0x108>)
 80021ec:	89db      	ldrh	r3, [r3, #14]
 80021ee:	b29a      	uxth	r2, r3
 80021f0:	4b33      	ldr	r3, [pc, #204]	; (80022c0 <protecter+0x10c>)
 80021f2:	881b      	ldrh	r3, [r3, #0]
 80021f4:	429a      	cmp	r2, r3
 80021f6:	d002      	beq.n	80021fe <protecter+0x4a>
      p("\n\n[ERR] UNDER_VOLTAGE\n\n");
 80021f8:	4832      	ldr	r0, [pc, #200]	; (80022c4 <protecter+0x110>)
 80021fa:	f001 ff85 	bl	8004108 <p>
    }
  }
  if (sensor.batt_v > 35) {
 80021fe:	4b2e      	ldr	r3, [pc, #184]	; (80022b8 <protecter+0x104>)
 8002200:	edd3 7a01 	vldr	s15, [r3, #4]
 8002204:	ed9f 7a30 	vldr	s14, [pc, #192]	; 80022c8 <protecter+0x114>
 8002208:	eef4 7ac7 	vcmpe.f32	s15, s14
 800220c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002210:	dd11      	ble.n	8002236 <protecter+0x82>
    stat.error |= OVER_VOLTAGE;
 8002212:	4b2a      	ldr	r3, [pc, #168]	; (80022bc <protecter+0x108>)
 8002214:	89db      	ldrh	r3, [r3, #14]
 8002216:	b29b      	uxth	r3, r3
 8002218:	f043 0302 	orr.w	r3, r3, #2
 800221c:	b29a      	uxth	r2, r3
 800221e:	4b27      	ldr	r3, [pc, #156]	; (80022bc <protecter+0x108>)
 8002220:	81da      	strh	r2, [r3, #14]
    if (pre_sys_error != stat.error) {
 8002222:	4b26      	ldr	r3, [pc, #152]	; (80022bc <protecter+0x108>)
 8002224:	89db      	ldrh	r3, [r3, #14]
 8002226:	b29a      	uxth	r2, r3
 8002228:	4b25      	ldr	r3, [pc, #148]	; (80022c0 <protecter+0x10c>)
 800222a:	881b      	ldrh	r3, [r3, #0]
 800222c:	429a      	cmp	r2, r3
 800222e:	d002      	beq.n	8002236 <protecter+0x82>
      p("\n\n[ERR] OVER_VOLTAGE\n\n");
 8002230:	4826      	ldr	r0, [pc, #152]	; (80022cc <protecter+0x118>)
 8002232:	f001 ff69 	bl	8004108 <p>
    }
  }
  if (sensor.batt_cs > 30) {
 8002236:	4b20      	ldr	r3, [pc, #128]	; (80022b8 <protecter+0x104>)
 8002238:	edd3 7a04 	vldr	s15, [r3, #16]
 800223c:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002240:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002244:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002248:	dd11      	ble.n	800226e <protecter+0xba>
    stat.error |= SHORT_CURCUIT;
 800224a:	4b1c      	ldr	r3, [pc, #112]	; (80022bc <protecter+0x108>)
 800224c:	89db      	ldrh	r3, [r3, #14]
 800224e:	b29b      	uxth	r3, r3
 8002250:	f043 0308 	orr.w	r3, r3, #8
 8002254:	b29a      	uxth	r2, r3
 8002256:	4b19      	ldr	r3, [pc, #100]	; (80022bc <protecter+0x108>)
 8002258:	81da      	strh	r2, [r3, #14]
    if (pre_sys_error != stat.error) {
 800225a:	4b18      	ldr	r3, [pc, #96]	; (80022bc <protecter+0x108>)
 800225c:	89db      	ldrh	r3, [r3, #14]
 800225e:	b29a      	uxth	r2, r3
 8002260:	4b17      	ldr	r3, [pc, #92]	; (80022c0 <protecter+0x10c>)
 8002262:	881b      	ldrh	r3, [r3, #0]
 8002264:	429a      	cmp	r2, r3
 8002266:	d002      	beq.n	800226e <protecter+0xba>
      p("\n\n[ERR] SHORT_CURCUIT\n\n");
 8002268:	4819      	ldr	r0, [pc, #100]	; (80022d0 <protecter+0x11c>)
 800226a:	f001 ff4d 	bl	8004108 <p>
    }
  }
  if (stat.boost_cnt > 10) {
 800226e:	4b13      	ldr	r3, [pc, #76]	; (80022bc <protecter+0x108>)
 8002270:	689b      	ldr	r3, [r3, #8]
 8002272:	2b0a      	cmp	r3, #10
 8002274:	dd30      	ble.n	80022d8 <protecter+0x124>
    if (sensor.batt_cs > 25) {
 8002276:	4b10      	ldr	r3, [pc, #64]	; (80022b8 <protecter+0x104>)
 8002278:	edd3 7a04 	vldr	s15, [r3, #16]
 800227c:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8002280:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002284:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002288:	dd45      	ble.n	8002316 <protecter+0x162>
      stat.error |= OVER_CURRENT;
 800228a:	4b0c      	ldr	r3, [pc, #48]	; (80022bc <protecter+0x108>)
 800228c:	89db      	ldrh	r3, [r3, #14]
 800228e:	b29b      	uxth	r3, r3
 8002290:	f043 0304 	orr.w	r3, r3, #4
 8002294:	b29a      	uxth	r2, r3
 8002296:	4b09      	ldr	r3, [pc, #36]	; (80022bc <protecter+0x108>)
 8002298:	81da      	strh	r2, [r3, #14]
      if (pre_sys_error != stat.error) {
 800229a:	4b08      	ldr	r3, [pc, #32]	; (80022bc <protecter+0x108>)
 800229c:	89db      	ldrh	r3, [r3, #14]
 800229e:	b29a      	uxth	r2, r3
 80022a0:	4b07      	ldr	r3, [pc, #28]	; (80022c0 <protecter+0x10c>)
 80022a2:	881b      	ldrh	r3, [r3, #0]
 80022a4:	429a      	cmp	r2, r3
 80022a6:	d036      	beq.n	8002316 <protecter+0x162>
        p("\n\n[ERR] OVER_CURRENT cnt %d\n\n",stat.boost_cnt);
 80022a8:	4b04      	ldr	r3, [pc, #16]	; (80022bc <protecter+0x108>)
 80022aa:	689b      	ldr	r3, [r3, #8]
 80022ac:	4619      	mov	r1, r3
 80022ae:	4809      	ldr	r0, [pc, #36]	; (80022d4 <protecter+0x120>)
 80022b0:	f001 ff2a 	bl	8004108 <p>
 80022b4:	e02f      	b.n	8002316 <protecter+0x162>
 80022b6:	bf00      	nop
 80022b8:	20000478 	.word	0x20000478
 80022bc:	20000460 	.word	0x20000460
 80022c0:	200004ac 	.word	0x200004ac
 80022c4:	0800de80 	.word	0x0800de80
 80022c8:	420c0000 	.word	0x420c0000
 80022cc:	0800de98 	.word	0x0800de98
 80022d0:	0800deb0 	.word	0x0800deb0
 80022d4:	0800dec8 	.word	0x0800dec8
      }
    }
  } else {
    if (sensor.batt_cs > 12) {
 80022d8:	4b8c      	ldr	r3, [pc, #560]	; (800250c <protecter+0x358>)
 80022da:	edd3 7a04 	vldr	s15, [r3, #16]
 80022de:	eeb2 7a08 	vmov.f32	s14, #40	; 0x41400000  12.0
 80022e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80022e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022ea:	dd14      	ble.n	8002316 <protecter+0x162>
      stat.error |= OVER_CURRENT;
 80022ec:	4b88      	ldr	r3, [pc, #544]	; (8002510 <protecter+0x35c>)
 80022ee:	89db      	ldrh	r3, [r3, #14]
 80022f0:	b29b      	uxth	r3, r3
 80022f2:	f043 0304 	orr.w	r3, r3, #4
 80022f6:	b29a      	uxth	r2, r3
 80022f8:	4b85      	ldr	r3, [pc, #532]	; (8002510 <protecter+0x35c>)
 80022fa:	81da      	strh	r2, [r3, #14]
      if (pre_sys_error != stat.error) {
 80022fc:	4b84      	ldr	r3, [pc, #528]	; (8002510 <protecter+0x35c>)
 80022fe:	89db      	ldrh	r3, [r3, #14]
 8002300:	b29a      	uxth	r2, r3
 8002302:	4b84      	ldr	r3, [pc, #528]	; (8002514 <protecter+0x360>)
 8002304:	881b      	ldrh	r3, [r3, #0]
 8002306:	429a      	cmp	r2, r3
 8002308:	d005      	beq.n	8002316 <protecter+0x162>
        p("\n\n[ERR] OVER_CURRENT %d\n\n",stat.boost_cnt);
 800230a:	4b81      	ldr	r3, [pc, #516]	; (8002510 <protecter+0x35c>)
 800230c:	689b      	ldr	r3, [r3, #8]
 800230e:	4619      	mov	r1, r3
 8002310:	4881      	ldr	r0, [pc, #516]	; (8002518 <protecter+0x364>)
 8002312:	f001 fef9 	bl	8004108 <p>
      }
    }
  }
  if (sensor.gd_16p < 10 || sensor.gd_16m > -5) {
 8002316:	4b7d      	ldr	r3, [pc, #500]	; (800250c <protecter+0x358>)
 8002318:	edd3 7a02 	vldr	s15, [r3, #8]
 800231c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002320:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002324:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002328:	d409      	bmi.n	800233e <protecter+0x18a>
 800232a:	4b78      	ldr	r3, [pc, #480]	; (800250c <protecter+0x358>)
 800232c:	edd3 7a03 	vldr	s15, [r3, #12]
 8002330:	eeb9 7a04 	vmov.f32	s14, #148	; 0xc0a00000 -5.0
 8002334:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002338:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800233c:	dd11      	ble.n	8002362 <protecter+0x1ae>
    stat.error |= GD_POWER_FAIL;
 800233e:	4b74      	ldr	r3, [pc, #464]	; (8002510 <protecter+0x35c>)
 8002340:	89db      	ldrh	r3, [r3, #14]
 8002342:	b29b      	uxth	r3, r3
 8002344:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002348:	b29a      	uxth	r2, r3
 800234a:	4b71      	ldr	r3, [pc, #452]	; (8002510 <protecter+0x35c>)
 800234c:	81da      	strh	r2, [r3, #14]
    if (pre_sys_error != stat.error) {
 800234e:	4b70      	ldr	r3, [pc, #448]	; (8002510 <protecter+0x35c>)
 8002350:	89db      	ldrh	r3, [r3, #14]
 8002352:	b29a      	uxth	r2, r3
 8002354:	4b6f      	ldr	r3, [pc, #444]	; (8002514 <protecter+0x360>)
 8002356:	881b      	ldrh	r3, [r3, #0]
 8002358:	429a      	cmp	r2, r3
 800235a:	d002      	beq.n	8002362 <protecter+0x1ae>
      p("\n\n[ERR] GD_POWER_FAIL\n\n");
 800235c:	486f      	ldr	r0, [pc, #444]	; (800251c <protecter+0x368>)
 800235e:	f001 fed3 	bl	8004108 <p>
    }
  }

  if (sensor.boost_v > 460) {
 8002362:	4b6a      	ldr	r3, [pc, #424]	; (800250c <protecter+0x358>)
 8002364:	edd3 7a00 	vldr	s15, [r3]
 8002368:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8002520 <protecter+0x36c>
 800236c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002370:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002374:	dd11      	ble.n	800239a <protecter+0x1e6>
    stat.error |= NO_CAP;
 8002376:	4b66      	ldr	r3, [pc, #408]	; (8002510 <protecter+0x35c>)
 8002378:	89db      	ldrh	r3, [r3, #14]
 800237a:	b29b      	uxth	r3, r3
 800237c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002380:	b29a      	uxth	r2, r3
 8002382:	4b63      	ldr	r3, [pc, #396]	; (8002510 <protecter+0x35c>)
 8002384:	81da      	strh	r2, [r3, #14]
    if (pre_sys_error != stat.error) {
 8002386:	4b62      	ldr	r3, [pc, #392]	; (8002510 <protecter+0x35c>)
 8002388:	89db      	ldrh	r3, [r3, #14]
 800238a:	b29a      	uxth	r2, r3
 800238c:	4b61      	ldr	r3, [pc, #388]	; (8002514 <protecter+0x360>)
 800238e:	881b      	ldrh	r3, [r3, #0]
 8002390:	429a      	cmp	r2, r3
 8002392:	d002      	beq.n	800239a <protecter+0x1e6>
      p("\n\n[ERR] NO_CAP\n\n");
 8002394:	4863      	ldr	r0, [pc, #396]	; (8002524 <protecter+0x370>)
 8002396:	f001 feb7 	bl	8004108 <p>
    }
  }

  if (sensor.temp_coil_1 > COIL_OVER_HEAT_TEMP || sensor.temp_coil_2 > COIL_OVER_HEAT_TEMP) {
 800239a:	4b5c      	ldr	r3, [pc, #368]	; (800250c <protecter+0x358>)
 800239c:	edd3 7a05 	vldr	s15, [r3, #20]
 80023a0:	ed9f 7a61 	vldr	s14, [pc, #388]	; 8002528 <protecter+0x374>
 80023a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023ac:	dc09      	bgt.n	80023c2 <protecter+0x20e>
 80023ae:	4b57      	ldr	r3, [pc, #348]	; (800250c <protecter+0x358>)
 80023b0:	edd3 7a06 	vldr	s15, [r3, #24]
 80023b4:	ed9f 7a5c 	vldr	s14, [pc, #368]	; 8002528 <protecter+0x374>
 80023b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023c0:	dd11      	ble.n	80023e6 <protecter+0x232>
    stat.error |= COIL_OVER_HEAT;
 80023c2:	4b53      	ldr	r3, [pc, #332]	; (8002510 <protecter+0x35c>)
 80023c4:	89db      	ldrh	r3, [r3, #14]
 80023c6:	b29b      	uxth	r3, r3
 80023c8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80023cc:	b29a      	uxth	r2, r3
 80023ce:	4b50      	ldr	r3, [pc, #320]	; (8002510 <protecter+0x35c>)
 80023d0:	81da      	strh	r2, [r3, #14]
    if (pre_sys_error != stat.error) {
 80023d2:	4b4f      	ldr	r3, [pc, #316]	; (8002510 <protecter+0x35c>)
 80023d4:	89db      	ldrh	r3, [r3, #14]
 80023d6:	b29a      	uxth	r2, r3
 80023d8:	4b4e      	ldr	r3, [pc, #312]	; (8002514 <protecter+0x360>)
 80023da:	881b      	ldrh	r3, [r3, #0]
 80023dc:	429a      	cmp	r2, r3
 80023de:	d002      	beq.n	80023e6 <protecter+0x232>
      p("\n\n[ERR] COIL_OVER_HEAT\n\n");
 80023e0:	4852      	ldr	r0, [pc, #328]	; (800252c <protecter+0x378>)
 80023e2:	f001 fe91 	bl	8004108 <p>
    }
  }

  if (sensor.temp_fet > 80) {
 80023e6:	4b49      	ldr	r3, [pc, #292]	; (800250c <protecter+0x358>)
 80023e8:	edd3 7a07 	vldr	s15, [r3, #28]
 80023ec:	ed9f 7a50 	vldr	s14, [pc, #320]	; 8002530 <protecter+0x37c>
 80023f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023f8:	dd11      	ble.n	800241e <protecter+0x26a>
    stat.error |= FET_OVER_HEAT;
 80023fa:	4b45      	ldr	r3, [pc, #276]	; (8002510 <protecter+0x35c>)
 80023fc:	89db      	ldrh	r3, [r3, #14]
 80023fe:	b29b      	uxth	r3, r3
 8002400:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002404:	b29a      	uxth	r2, r3
 8002406:	4b42      	ldr	r3, [pc, #264]	; (8002510 <protecter+0x35c>)
 8002408:	81da      	strh	r2, [r3, #14]
    if (pre_sys_error != stat.error) {
 800240a:	4b41      	ldr	r3, [pc, #260]	; (8002510 <protecter+0x35c>)
 800240c:	89db      	ldrh	r3, [r3, #14]
 800240e:	b29a      	uxth	r2, r3
 8002410:	4b40      	ldr	r3, [pc, #256]	; (8002514 <protecter+0x360>)
 8002412:	881b      	ldrh	r3, [r3, #0]
 8002414:	429a      	cmp	r2, r3
 8002416:	d002      	beq.n	800241e <protecter+0x26a>
      p("\n\n[ERR] FET_OVER_HEAT\n\n");
 8002418:	4846      	ldr	r0, [pc, #280]	; (8002534 <protecter+0x380>)
 800241a:	f001 fe75 	bl	8004108 <p>
    }
  }


  if (stat.error && stat.error != pre_sys_error) {
 800241e:	4b3c      	ldr	r3, [pc, #240]	; (8002510 <protecter+0x35c>)
 8002420:	89db      	ldrh	r3, [r3, #14]
 8002422:	b29b      	uxth	r3, r3
 8002424:	2b00      	cmp	r3, #0
 8002426:	d066      	beq.n	80024f6 <protecter+0x342>
 8002428:	4b39      	ldr	r3, [pc, #228]	; (8002510 <protecter+0x35c>)
 800242a:	89db      	ldrh	r3, [r3, #14]
 800242c:	b29a      	uxth	r2, r3
 800242e:	4b39      	ldr	r3, [pc, #228]	; (8002514 <protecter+0x360>)
 8002430:	881b      	ldrh	r3, [r3, #0]
 8002432:	429a      	cmp	r2, r3
 8002434:	d05f      	beq.n	80024f6 <protecter+0x342>
    powerOutputDisable(); // output disable
 8002436:	f7ff fad7 	bl	80019e8 <powerOutputDisable>
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 800243a:	4b3f      	ldr	r3, [pc, #252]	; (8002538 <protecter+0x384>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	2200      	movs	r2, #0
 8002440:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8002442:	4b3d      	ldr	r3, [pc, #244]	; (8002538 <protecter+0x384>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	2200      	movs	r2, #0
 8002448:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 800244a:	4b3c      	ldr	r3, [pc, #240]	; (800253c <protecter+0x388>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	2200      	movs	r2, #0
 8002450:	641a      	str	r2, [r3, #64]	; 0x40
    sendCanError(stat.error, 0);
 8002452:	4b2f      	ldr	r3, [pc, #188]	; (8002510 <protecter+0x35c>)
 8002454:	89db      	ldrh	r3, [r3, #14]
 8002456:	b29b      	uxth	r3, r3
 8002458:	2100      	movs	r1, #0
 800245a:	4618      	mov	r0, r3
 800245c:	f7ff f9ae 	bl	80017bc <sendCanError>

    p("[ERR] power line error!!! / battv %6.2f battcs %6.3f / GDp %+5.2f GDm %+5.2f boost %6.2f\n", sensor.batt_v, sensor.batt_cs, sensor.gd_16p,
 8002460:	4b2a      	ldr	r3, [pc, #168]	; (800250c <protecter+0x358>)
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	4618      	mov	r0, r3
 8002466:	f7fe f86f 	bl	8000548 <__aeabi_f2d>
 800246a:	e9c7 0100 	strd	r0, r1, [r7]
 800246e:	4b27      	ldr	r3, [pc, #156]	; (800250c <protecter+0x358>)
 8002470:	691b      	ldr	r3, [r3, #16]
 8002472:	4618      	mov	r0, r3
 8002474:	f7fe f868 	bl	8000548 <__aeabi_f2d>
 8002478:	4604      	mov	r4, r0
 800247a:	460d      	mov	r5, r1
 800247c:	4b23      	ldr	r3, [pc, #140]	; (800250c <protecter+0x358>)
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	4618      	mov	r0, r3
 8002482:	f7fe f861 	bl	8000548 <__aeabi_f2d>
 8002486:	4680      	mov	r8, r0
 8002488:	4689      	mov	r9, r1
      sensor.gd_16m, sensor.boost_v);
 800248a:	4b20      	ldr	r3, [pc, #128]	; (800250c <protecter+0x358>)
 800248c:	68db      	ldr	r3, [r3, #12]
    p("[ERR] power line error!!! / battv %6.2f battcs %6.3f / GDp %+5.2f GDm %+5.2f boost %6.2f\n", sensor.batt_v, sensor.batt_cs, sensor.gd_16p,
 800248e:	4618      	mov	r0, r3
 8002490:	f7fe f85a 	bl	8000548 <__aeabi_f2d>
 8002494:	4682      	mov	sl, r0
 8002496:	468b      	mov	fp, r1
      sensor.gd_16m, sensor.boost_v);
 8002498:	4b1c      	ldr	r3, [pc, #112]	; (800250c <protecter+0x358>)
 800249a:	681b      	ldr	r3, [r3, #0]
    p("[ERR] power line error!!! / battv %6.2f battcs %6.3f / GDp %+5.2f GDm %+5.2f boost %6.2f\n", sensor.batt_v, sensor.batt_cs, sensor.gd_16p,
 800249c:	4618      	mov	r0, r3
 800249e:	f7fe f853 	bl	8000548 <__aeabi_f2d>
 80024a2:	4602      	mov	r2, r0
 80024a4:	460b      	mov	r3, r1
 80024a6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80024aa:	e9cd ab04 	strd	sl, fp, [sp, #16]
 80024ae:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80024b2:	e9cd 4500 	strd	r4, r5, [sp]
 80024b6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80024ba:	4821      	ldr	r0, [pc, #132]	; (8002540 <protecter+0x38c>)
 80024bc:	f001 fe24 	bl	8004108 <p>
    if (stat.error == UNDER_VOLTAGE) {
 80024c0:	4b13      	ldr	r3, [pc, #76]	; (8002510 <protecter+0x35c>)
 80024c2:	89db      	ldrh	r3, [r3, #14]
 80024c4:	b29b      	uxth	r3, r3
 80024c6:	2b01      	cmp	r3, #1
 80024c8:	d10f      	bne.n	80024ea <protecter+0x336>
      // discharge!!
      p("DISCHARGE!!!\n");
 80024ca:	481e      	ldr	r0, [pc, #120]	; (8002544 <protecter+0x390>)
 80024cc:	f001 fe1c 	bl	8004108 <p>
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, TIM_KICK_PERI/20);
 80024d0:	4b19      	ldr	r3, [pc, #100]	; (8002538 <protecter+0x384>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	2264      	movs	r2, #100	; 0x64
 80024d6:	635a      	str	r2, [r3, #52]	; 0x34
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, TIM_KICK_PERI/20);
 80024d8:	4b17      	ldr	r3, [pc, #92]	; (8002538 <protecter+0x384>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	2264      	movs	r2, #100	; 0x64
 80024de:	639a      	str	r2, [r3, #56]	; 0x38
      HAL_Delay(1000);
 80024e0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80024e4:	f001 ff50 	bl	8004388 <HAL_Delay>
 80024e8:	e005      	b.n	80024f6 <protecter+0x342>
    } else {
      stat.kick_cnt = 0;
 80024ea:	4b09      	ldr	r3, [pc, #36]	; (8002510 <protecter+0x35c>)
 80024ec:	2200      	movs	r2, #0
 80024ee:	605a      	str	r2, [r3, #4]
      stat.boost_cnt = 0;
 80024f0:	4b07      	ldr	r3, [pc, #28]	; (8002510 <protecter+0x35c>)
 80024f2:	2200      	movs	r2, #0
 80024f4:	609a      	str	r2, [r3, #8]
    }
  }
  pre_sys_error = stat.error;
 80024f6:	4b06      	ldr	r3, [pc, #24]	; (8002510 <protecter+0x35c>)
 80024f8:	89db      	ldrh	r3, [r3, #14]
 80024fa:	b29a      	uxth	r2, r3
 80024fc:	4b05      	ldr	r3, [pc, #20]	; (8002514 <protecter+0x360>)
 80024fe:	801a      	strh	r2, [r3, #0]
}
 8002500:	bf00      	nop
 8002502:	3708      	adds	r7, #8
 8002504:	46bd      	mov	sp, r7
 8002506:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800250a:	bf00      	nop
 800250c:	20000478 	.word	0x20000478
 8002510:	20000460 	.word	0x20000460
 8002514:	200004ac 	.word	0x200004ac
 8002518:	0800dee8 	.word	0x0800dee8
 800251c:	0800df04 	.word	0x0800df04
 8002520:	43e60000 	.word	0x43e60000
 8002524:	0800df1c 	.word	0x0800df1c
 8002528:	428c0000 	.word	0x428c0000
 800252c:	0800df30 	.word	0x0800df30
 8002530:	42a00000 	.word	0x42a00000
 8002534:	0800df4c 	.word	0x0800df4c
 8002538:	200005b8 	.word	0x200005b8
 800253c:	2000056c 	.word	0x2000056c
 8002540:	0800df64 	.word	0x0800df64
 8002544:	0800dfc0 	.word	0x0800dfc0

08002548 <boostControl>:

void boostControl(void) {
 8002548:	b580      	push	{r7, lr}
 800254a:	b082      	sub	sp, #8
 800254c:	af02      	add	r7, sp, #8
  static int temp_pwm_autoreload = 1000, pre_pwm_autoreload = 0;

  if (sensor.boost_v < power_cmd.target_voltage && stat.boost_cnt > 0) {
 800254e:	4b5a      	ldr	r3, [pc, #360]	; (80026b8 <boostControl+0x170>)
 8002550:	ed93 7a00 	vldr	s14, [r3]
 8002554:	4b59      	ldr	r3, [pc, #356]	; (80026bc <boostControl+0x174>)
 8002556:	edd3 7a01 	vldr	s15, [r3, #4]
 800255a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800255e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002562:	f140 8083 	bpl.w	800266c <boostControl+0x124>
 8002566:	4b56      	ldr	r3, [pc, #344]	; (80026c0 <boostControl+0x178>)
 8002568:	689b      	ldr	r3, [r3, #8]
 800256a:	2b00      	cmp	r3, #0
 800256c:	dd7e      	ble.n	800266c <boostControl+0x124>
    stat.boost_cnt--;
 800256e:	4b54      	ldr	r3, [pc, #336]	; (80026c0 <boostControl+0x178>)
 8002570:	689b      	ldr	r3, [r3, #8]
 8002572:	3b01      	subs	r3, #1
 8002574:	4a52      	ldr	r2, [pc, #328]	; (80026c0 <boostControl+0x178>)
 8002576:	6093      	str	r3, [r2, #8]
    if (sensor.boost_v < 50) {
 8002578:	4b4f      	ldr	r3, [pc, #316]	; (80026b8 <boostControl+0x170>)
 800257a:	edd3 7a00 	vldr	s15, [r3]
 800257e:	ed9f 7a51 	vldr	s14, [pc, #324]	; 80026c4 <boostControl+0x17c>
 8002582:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002586:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800258a:	d504      	bpl.n	8002596 <boostControl+0x4e>
      temp_pwm_autoreload = PWM_CNT * 10;
 800258c:	4b4e      	ldr	r3, [pc, #312]	; (80026c8 <boostControl+0x180>)
 800258e:	f641 524c 	movw	r2, #7500	; 0x1d4c
 8002592:	601a      	str	r2, [r3, #0]
 8002594:	e03f      	b.n	8002616 <boostControl+0xce>
    } else if (sensor.boost_v < 100) {
 8002596:	4b48      	ldr	r3, [pc, #288]	; (80026b8 <boostControl+0x170>)
 8002598:	edd3 7a00 	vldr	s15, [r3]
 800259c:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 80026cc <boostControl+0x184>
 80025a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025a8:	d504      	bpl.n	80025b4 <boostControl+0x6c>
      temp_pwm_autoreload = PWM_CNT * 3;
 80025aa:	4b47      	ldr	r3, [pc, #284]	; (80026c8 <boostControl+0x180>)
 80025ac:	f640 02ca 	movw	r2, #2250	; 0x8ca
 80025b0:	601a      	str	r2, [r3, #0]
 80025b2:	e030      	b.n	8002616 <boostControl+0xce>
    } else if (sensor.boost_v < 200) {
 80025b4:	4b40      	ldr	r3, [pc, #256]	; (80026b8 <boostControl+0x170>)
 80025b6:	edd3 7a00 	vldr	s15, [r3]
 80025ba:	ed9f 7a45 	vldr	s14, [pc, #276]	; 80026d0 <boostControl+0x188>
 80025be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025c6:	d504      	bpl.n	80025d2 <boostControl+0x8a>
      temp_pwm_autoreload = PWM_CNT * 1.5;
 80025c8:	4b3f      	ldr	r3, [pc, #252]	; (80026c8 <boostControl+0x180>)
 80025ca:	f240 4265 	movw	r2, #1125	; 0x465
 80025ce:	601a      	str	r2, [r3, #0]
 80025d0:	e021      	b.n	8002616 <boostControl+0xce>
    } else if (sensor.boost_v < 300) {
 80025d2:	4b39      	ldr	r3, [pc, #228]	; (80026b8 <boostControl+0x170>)
 80025d4:	edd3 7a00 	vldr	s15, [r3]
 80025d8:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 80026d4 <boostControl+0x18c>
 80025dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025e4:	d504      	bpl.n	80025f0 <boostControl+0xa8>
      temp_pwm_autoreload = PWM_CNT * 1.4;
 80025e6:	4b38      	ldr	r3, [pc, #224]	; (80026c8 <boostControl+0x180>)
 80025e8:	f240 421a 	movw	r2, #1050	; 0x41a
 80025ec:	601a      	str	r2, [r3, #0]
 80025ee:	e012      	b.n	8002616 <boostControl+0xce>
    } else if (sensor.boost_v < 400) {
 80025f0:	4b31      	ldr	r3, [pc, #196]	; (80026b8 <boostControl+0x170>)
 80025f2:	edd3 7a00 	vldr	s15, [r3]
 80025f6:	ed9f 7a38 	vldr	s14, [pc, #224]	; 80026d8 <boostControl+0x190>
 80025fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002602:	d504      	bpl.n	800260e <boostControl+0xc6>
      temp_pwm_autoreload = PWM_CNT * 1.3;
 8002604:	4b30      	ldr	r3, [pc, #192]	; (80026c8 <boostControl+0x180>)
 8002606:	f240 32cf 	movw	r2, #975	; 0x3cf
 800260a:	601a      	str	r2, [r3, #0]
 800260c:	e003      	b.n	8002616 <boostControl+0xce>
    } else {
      temp_pwm_autoreload = PWM_CNT * 1.25;
 800260e:	4b2e      	ldr	r3, [pc, #184]	; (80026c8 <boostControl+0x180>)
 8002610:	f240 32a9 	movw	r2, #937	; 0x3a9
 8002614:	601a      	str	r2, [r3, #0]
    }
    if (pre_pwm_autoreload != temp_pwm_autoreload) {
 8002616:	4b31      	ldr	r3, [pc, #196]	; (80026dc <boostControl+0x194>)
 8002618:	681a      	ldr	r2, [r3, #0]
 800261a:	4b2b      	ldr	r3, [pc, #172]	; (80026c8 <boostControl+0x180>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	429a      	cmp	r2, r3
 8002620:	d00d      	beq.n	800263e <boostControl+0xf6>
      htim2.Instance->CNT = 0;
 8002622:	4b2f      	ldr	r3, [pc, #188]	; (80026e0 <boostControl+0x198>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	2200      	movs	r2, #0
 8002628:	625a      	str	r2, [r3, #36]	; 0x24
      __HAL_TIM_SET_AUTORELOAD(&htim2, temp_pwm_autoreload);
 800262a:	4b27      	ldr	r3, [pc, #156]	; (80026c8 <boostControl+0x180>)
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	4b2c      	ldr	r3, [pc, #176]	; (80026e0 <boostControl+0x198>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	62da      	str	r2, [r3, #44]	; 0x2c
 8002634:	4b24      	ldr	r3, [pc, #144]	; (80026c8 <boostControl+0x180>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	461a      	mov	r2, r3
 800263a:	4b29      	ldr	r3, [pc, #164]	; (80026e0 <boostControl+0x198>)
 800263c:	60da      	str	r2, [r3, #12]
    }
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, PWM_CNT);
 800263e:	4b28      	ldr	r3, [pc, #160]	; (80026e0 <boostControl+0x198>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f240 22ee 	movw	r2, #750	; 0x2ee
 8002646:	641a      	str	r2, [r3, #64]	; 0x40
    pre_pwm_autoreload = temp_pwm_autoreload;
 8002648:	4b1f      	ldr	r3, [pc, #124]	; (80026c8 <boostControl+0x180>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a23      	ldr	r2, [pc, #140]	; (80026dc <boostControl+0x194>)
 800264e:	6013      	str	r3, [r2, #0]

    setChargingLedHigh();
 8002650:	f7ff fa4a 	bl	8001ae8 <setChargingLedHigh>
    if (stat.boost_cnt == 0) {
 8002654:	4b1a      	ldr	r3, [pc, #104]	; (80026c0 <boostControl+0x178>)
 8002656:	689b      	ldr	r3, [r3, #8]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d129      	bne.n	80026b0 <boostControl+0x168>
      p("[ERR] boost timeout!!\n");
 800265c:	4821      	ldr	r0, [pc, #132]	; (80026e4 <boostControl+0x19c>)
 800265e:	f001 fd53 	bl	8004108 <p>
      __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 8002662:	4b1f      	ldr	r3, [pc, #124]	; (80026e0 <boostControl+0x198>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	2200      	movs	r2, #0
 8002668:	641a      	str	r2, [r3, #64]	; 0x40
    if (stat.boost_cnt == 0) {
 800266a:	e021      	b.n	80026b0 <boostControl+0x168>
    }
  } else {
    if (stat.boost_cnt != 0) {
 800266c:	4b14      	ldr	r3, [pc, #80]	; (80026c0 <boostControl+0x178>)
 800266e:	689b      	ldr	r3, [r3, #8]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d016      	beq.n	80026a2 <boostControl+0x15a>
    	if(stat.boost_cnt < 900){
 8002674:	4b12      	ldr	r3, [pc, #72]	; (80026c0 <boostControl+0x178>)
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 800267c:	da0e      	bge.n	800269c <boostControl+0x154>
    	      p("boost end!! / %4.2f V / %3d\n",sensor.boost_v,1000 - stat.boost_cnt);
 800267e:	4b0e      	ldr	r3, [pc, #56]	; (80026b8 <boostControl+0x170>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	4618      	mov	r0, r3
 8002684:	f7fd ff60 	bl	8000548 <__aeabi_f2d>
 8002688:	4602      	mov	r2, r0
 800268a:	460b      	mov	r3, r1
 800268c:	490c      	ldr	r1, [pc, #48]	; (80026c0 <boostControl+0x178>)
 800268e:	6889      	ldr	r1, [r1, #8]
 8002690:	f5c1 717a 	rsb	r1, r1, #1000	; 0x3e8
 8002694:	9100      	str	r1, [sp, #0]
 8002696:	4814      	ldr	r0, [pc, #80]	; (80026e8 <boostControl+0x1a0>)
 8002698:	f001 fd36 	bl	8004108 <p>
    	}
      stat.boost_cnt = 0;
 800269c:	4b08      	ldr	r3, [pc, #32]	; (80026c0 <boostControl+0x178>)
 800269e:	2200      	movs	r2, #0
 80026a0:	609a      	str	r2, [r3, #8]
    }
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 80026a2:	4b0f      	ldr	r3, [pc, #60]	; (80026e0 <boostControl+0x198>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	2200      	movs	r2, #0
 80026a8:	641a      	str	r2, [r3, #64]	; 0x40
    setChargingLedLow();
 80026aa:	f7ff fa29 	bl	8001b00 <setChargingLedLow>
  }
}
 80026ae:	bf00      	nop
 80026b0:	bf00      	nop
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	bf00      	nop
 80026b8:	20000478 	.word	0x20000478
 80026bc:	2000043c 	.word	0x2000043c
 80026c0:	20000460 	.word	0x20000460
 80026c4:	42480000 	.word	0x42480000
 80026c8:	20000000 	.word	0x20000000
 80026cc:	42c80000 	.word	0x42c80000
 80026d0:	43480000 	.word	0x43480000
 80026d4:	43960000 	.word	0x43960000
 80026d8:	43c80000 	.word	0x43c80000
 80026dc:	200004b0 	.word	0x200004b0
 80026e0:	2000056c 	.word	0x2000056c
 80026e4:	0800dfd0 	.word	0x0800dfd0
 80026e8:	0800dfe8 	.word	0x0800dfe8

080026ec <kickControl>:

void kickControl(void) {
 80026ec:	b580      	push	{r7, lr}
 80026ee:	af00      	add	r7, sp, #0
  if (stat.kick_cnt > 0) {
 80026f0:	4b1f      	ldr	r3, [pc, #124]	; (8002770 <kickControl+0x84>)
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d030      	beq.n	800275a <kickControl+0x6e>
    // kick!!!
    if (power_cmd.kick_chip_selected) {
 80026f8:	4b1e      	ldr	r3, [pc, #120]	; (8002774 <kickControl+0x88>)
 80026fa:	785b      	ldrb	r3, [r3, #1]
 80026fc:	b2db      	uxtb	r3, r3
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d009      	beq.n	8002716 <kickControl+0x2a>
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, power_cmd.kick_power); // chip
 8002702:	4b1c      	ldr	r3, [pc, #112]	; (8002774 <kickControl+0x88>)
 8002704:	689a      	ldr	r2, [r3, #8]
 8002706:	4b1c      	ldr	r3, [pc, #112]	; (8002778 <kickControl+0x8c>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	639a      	str	r2, [r3, #56]	; 0x38
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 800270c:	4b1a      	ldr	r3, [pc, #104]	; (8002778 <kickControl+0x8c>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	2200      	movs	r2, #0
 8002712:	635a      	str	r2, [r3, #52]	; 0x34
 8002714:	e008      	b.n	8002728 <kickControl+0x3c>
    } else {
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, power_cmd.kick_power); // straight
 8002716:	4b17      	ldr	r3, [pc, #92]	; (8002774 <kickControl+0x88>)
 8002718:	689a      	ldr	r2, [r3, #8]
 800271a:	4b17      	ldr	r3, [pc, #92]	; (8002778 <kickControl+0x8c>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	635a      	str	r2, [r3, #52]	; 0x34
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8002720:	4b15      	ldr	r3, [pc, #84]	; (8002778 <kickControl+0x8c>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	2200      	movs	r2, #0
 8002726:	639a      	str	r2, [r3, #56]	; 0x38
    }
    stat.kick_cnt--;
 8002728:	4b11      	ldr	r3, [pc, #68]	; (8002770 <kickControl+0x84>)
 800272a:	685b      	ldr	r3, [r3, #4]
 800272c:	3b01      	subs	r3, #1
 800272e:	4a10      	ldr	r2, [pc, #64]	; (8002770 <kickControl+0x84>)
 8002730:	6053      	str	r3, [r2, #4]
    if (stat.kick_cnt == 0) {
 8002732:	4b0f      	ldr	r3, [pc, #60]	; (8002770 <kickControl+0x84>)
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d117      	bne.n	800276a <kickControl+0x7e>
      // p("kick end!!\n");
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 800273a:	4b0f      	ldr	r3, [pc, #60]	; (8002778 <kickControl+0x8c>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	2200      	movs	r2, #0
 8002740:	635a      	str	r2, [r3, #52]	; 0x34
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8002742:	4b0d      	ldr	r3, [pc, #52]	; (8002778 <kickControl+0x8c>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	2200      	movs	r2, #0
 8002748:	639a      	str	r2, [r3, #56]	; 0x38
      if (power_cmd.charge_enabled) {
 800274a:	4b0a      	ldr	r3, [pc, #40]	; (8002774 <kickControl+0x88>)
 800274c:	781b      	ldrb	r3, [r3, #0]
 800274e:	b2db      	uxtb	r3, r3
 8002750:	2b00      	cmp	r3, #0
 8002752:	d00a      	beq.n	800276a <kickControl+0x7e>
        // p("continue charge!!\n");
        startCharge();
 8002754:	f7ff fa56 	bl	8001c04 <startCharge>
  } else {
    // idol
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
  }
}
 8002758:	e007      	b.n	800276a <kickControl+0x7e>
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 800275a:	4b07      	ldr	r3, [pc, #28]	; (8002778 <kickControl+0x8c>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	2200      	movs	r2, #0
 8002760:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8002762:	4b05      	ldr	r3, [pc, #20]	; (8002778 <kickControl+0x8c>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	2200      	movs	r2, #0
 8002768:	639a      	str	r2, [r3, #56]	; 0x38
}
 800276a:	bf00      	nop
 800276c:	bd80      	pop	{r7, pc}
 800276e:	bf00      	nop
 8002770:	20000460 	.word	0x20000460
 8002774:	2000043c 	.word	0x2000043c
 8002778:	200005b8 	.word	0x200005b8

0800277c <userInterface>:

void userInterface(void) {
 800277c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002780:	b08f      	sub	sp, #60	; 0x3c
 8002782:	af0a      	add	r7, sp, #40	; 0x28
  static bool pre_sw_pushed[2],user_control_chip_select = false;

  // User SW control
  if (isPushedUserSw1()) {
 8002784:	f7ff f9c8 	bl	8001b18 <isPushedUserSw1>
 8002788:	4603      	mov	r3, r0
 800278a:	2b00      	cmp	r3, #0
 800278c:	d02a      	beq.n	80027e4 <userInterface+0x68>
    if (!pre_sw_pushed[0]){
 800278e:	4b96      	ldr	r3, [pc, #600]	; (80029e8 <userInterface+0x26c>)
 8002790:	781b      	ldrb	r3, [r3, #0]
 8002792:	f083 0301 	eor.w	r3, r3, #1
 8002796:	b2db      	uxtb	r3, r3
 8002798:	2b00      	cmp	r3, #0
 800279a:	d026      	beq.n	80027ea <userInterface+0x6e>
      pre_sw_pushed[0] = true;
 800279c:	4b92      	ldr	r3, [pc, #584]	; (80029e8 <userInterface+0x26c>)
 800279e:	2201      	movs	r2, #1
 80027a0:	701a      	strb	r2, [r3, #0]
      p("[USR] kick start!! : chip %d\n" ,user_control_chip_select);
 80027a2:	4b92      	ldr	r3, [pc, #584]	; (80029ec <userInterface+0x270>)
 80027a4:	781b      	ldrb	r3, [r3, #0]
 80027a6:	4619      	mov	r1, r3
 80027a8:	4891      	ldr	r0, [pc, #580]	; (80029f0 <userInterface+0x274>)
 80027aa:	f001 fcad 	bl	8004108 <p>
      startKick(255);
 80027ae:	20ff      	movs	r0, #255	; 0xff
 80027b0:	f7ff f9fe 	bl	8001bb0 <startKick>
      power_cmd.sw_enable_cnt = 1000;
 80027b4:	4b8f      	ldr	r3, [pc, #572]	; (80029f4 <userInterface+0x278>)
 80027b6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80027ba:	60da      	str	r2, [r3, #12]
      power_cmd.kick_chip_selected = user_control_chip_select;
 80027bc:	4b8b      	ldr	r3, [pc, #556]	; (80029ec <userInterface+0x270>)
 80027be:	781a      	ldrb	r2, [r3, #0]
 80027c0:	4b8c      	ldr	r3, [pc, #560]	; (80029f4 <userInterface+0x278>)
 80027c2:	705a      	strb	r2, [r3, #1]
      user_control_chip_select = !user_control_chip_select;
 80027c4:	4b89      	ldr	r3, [pc, #548]	; (80029ec <userInterface+0x270>)
 80027c6:	781b      	ldrb	r3, [r3, #0]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	bf14      	ite	ne
 80027cc:	2301      	movne	r3, #1
 80027ce:	2300      	moveq	r3, #0
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	f083 0301 	eor.w	r3, r3, #1
 80027d6:	b2db      	uxtb	r3, r3
 80027d8:	f003 0301 	and.w	r3, r3, #1
 80027dc:	b2da      	uxtb	r2, r3
 80027de:	4b83      	ldr	r3, [pc, #524]	; (80029ec <userInterface+0x270>)
 80027e0:	701a      	strb	r2, [r3, #0]
 80027e2:	e002      	b.n	80027ea <userInterface+0x6e>
    }
  }else{
    pre_sw_pushed[0] = false;
 80027e4:	4b80      	ldr	r3, [pc, #512]	; (80029e8 <userInterface+0x26c>)
 80027e6:	2200      	movs	r2, #0
 80027e8:	701a      	strb	r2, [r3, #0]
  }
  if (isPushedUserSw2()) {
 80027ea:	f7ff f9a7 	bl	8001b3c <isPushedUserSw2>
 80027ee:	4603      	mov	r3, r0
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d013      	beq.n	800281c <userInterface+0xa0>
    if (!pre_sw_pushed[1]) {
 80027f4:	4b7c      	ldr	r3, [pc, #496]	; (80029e8 <userInterface+0x26c>)
 80027f6:	785b      	ldrb	r3, [r3, #1]
 80027f8:	f083 0301 	eor.w	r3, r3, #1
 80027fc:	b2db      	uxtb	r3, r3
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d00f      	beq.n	8002822 <userInterface+0xa6>
      pre_sw_pushed[1] = true;
 8002802:	4b79      	ldr	r3, [pc, #484]	; (80029e8 <userInterface+0x26c>)
 8002804:	2201      	movs	r2, #1
 8002806:	705a      	strb	r2, [r3, #1]
      p("[USR] boost start!!\n");
 8002808:	487b      	ldr	r0, [pc, #492]	; (80029f8 <userInterface+0x27c>)
 800280a:	f001 fc7d 	bl	8004108 <p>
      startCharge();
 800280e:	f7ff f9f9 	bl	8001c04 <startCharge>
      power_cmd.sw_enable_cnt = 1000;
 8002812:	4b78      	ldr	r3, [pc, #480]	; (80029f4 <userInterface+0x278>)
 8002814:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002818:	60da      	str	r2, [r3, #12]
 800281a:	e002      	b.n	8002822 <userInterface+0xa6>
    }
  } else {
    pre_sw_pushed[1] = false;
 800281c:	4b72      	ldr	r3, [pc, #456]	; (80029e8 <userInterface+0x26c>)
 800281e:	2200      	movs	r2, #0
 8002820:	705a      	strb	r2, [r3, #1]
  }

  stat.print_loop_cnt++;
 8002822:	4b76      	ldr	r3, [pc, #472]	; (80029fc <userInterface+0x280>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	3301      	adds	r3, #1
 8002828:	4a74      	ldr	r2, [pc, #464]	; (80029fc <userInterface+0x280>)
 800282a:	6013      	str	r3, [r2, #0]
  // debug print
  if (stat.print_loop_cnt >= 50) {
 800282c:	4b73      	ldr	r3, [pc, #460]	; (80029fc <userInterface+0x280>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	2b31      	cmp	r3, #49	; 0x31
 8002832:	f240 80c5 	bls.w	80029c0 <userInterface+0x244>
    stat.print_loop_cnt = 0;
 8002836:	4b71      	ldr	r3, [pc, #452]	; (80029fc <userInterface+0x280>)
 8002838:	2200      	movs	r2, #0
 800283a:	601a      	str	r2, [r3, #0]
    // printf("%8ld
    // %8ld\n",HAL_ADCEx_InjectedGetValue(&hadc4,ADC_INJECTED_RANK_1),HAL_ADCEx_InjectedGetValue(&hadc4,ADC_INJECTED_RANK_2));
    // HAL_ADCEx_InjectedStart(&hadc1);

    // p("pwm = %d : ",temp_pwm_autoreload);
    if (stat.error) {
 800283c:	4b6f      	ldr	r3, [pc, #444]	; (80029fc <userInterface+0x280>)
 800283e:	89db      	ldrh	r3, [r3, #14]
 8002840:	b29b      	uxth	r3, r3
 8002842:	2b00      	cmp	r3, #0
 8002844:	d007      	beq.n	8002856 <userInterface+0xda>
      p("E:0x%04x ", stat.error);
 8002846:	4b6d      	ldr	r3, [pc, #436]	; (80029fc <userInterface+0x280>)
 8002848:	89db      	ldrh	r3, [r3, #14]
 800284a:	b29b      	uxth	r3, r3
 800284c:	4619      	mov	r1, r3
 800284e:	486c      	ldr	r0, [pc, #432]	; (8002a00 <userInterface+0x284>)
 8002850:	f001 fc5a 	bl	8004108 <p>
 8002854:	e002      	b.n	800285c <userInterface+0xe0>
    } else {
      p("         ");
 8002856:	486b      	ldr	r0, [pc, #428]	; (8002a04 <userInterface+0x288>)
 8002858:	f001 fc56 	bl	8004108 <p>
    }
    // p("Vm %3.1f VM %3.1f CM %3.1f DF %3.1f DC %3.1f
    // ",power_cmd.min_v,power_cmd.max_v,power_cmd.max_c,power_cmd.fet_temp,power_cmd.coil_temp);
    p("PW %3d BV %3.0f, CK %d, Ch %d / ", power_cmd.sw_enable_cnt, power_cmd.target_voltage, power_cmd.kick_chip_selected, power_cmd.charge_enabled);
 800285c:	4b65      	ldr	r3, [pc, #404]	; (80029f4 <userInterface+0x278>)
 800285e:	68dc      	ldr	r4, [r3, #12]
 8002860:	4b64      	ldr	r3, [pc, #400]	; (80029f4 <userInterface+0x278>)
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	4618      	mov	r0, r3
 8002866:	f7fd fe6f 	bl	8000548 <__aeabi_f2d>
 800286a:	4602      	mov	r2, r0
 800286c:	460b      	mov	r3, r1
 800286e:	4961      	ldr	r1, [pc, #388]	; (80029f4 <userInterface+0x278>)
 8002870:	7849      	ldrb	r1, [r1, #1]
 8002872:	b2c9      	uxtb	r1, r1
 8002874:	4608      	mov	r0, r1
 8002876:	495f      	ldr	r1, [pc, #380]	; (80029f4 <userInterface+0x278>)
 8002878:	7809      	ldrb	r1, [r1, #0]
 800287a:	b2c9      	uxtb	r1, r1
 800287c:	9101      	str	r1, [sp, #4]
 800287e:	9000      	str	r0, [sp, #0]
 8002880:	4621      	mov	r1, r4
 8002882:	4861      	ldr	r0, [pc, #388]	; (8002a08 <userInterface+0x28c>)
 8002884:	f001 fc40 	bl	8004108 <p>
    /*p("BattVm %3.1f VM %3.1f GD+ %+4.1f GD- %+4.1f BattCS %+5.1f / ", peak.batt_v_max, peak.batt_v_min, peak.gd_16p_min, peak.gd_16m_min,
      peak.batt_cs_max);*/
    p("%+3d %+3d %4d / ", get_DeltaX_ADNS3080(), get_DeltaY_ADNS3080(), get_Qualty_ADNS3080());
 8002888:	f7fe fdc0 	bl	800140c <get_DeltaX_ADNS3080>
 800288c:	4603      	mov	r3, r0
 800288e:	461c      	mov	r4, r3
 8002890:	f7fe fdc8 	bl	8001424 <get_DeltaY_ADNS3080>
 8002894:	4603      	mov	r3, r0
 8002896:	461d      	mov	r5, r3
 8002898:	f7fe fdd0 	bl	800143c <get_Qualty_ADNS3080>
 800289c:	4603      	mov	r3, r0
 800289e:	462a      	mov	r2, r5
 80028a0:	4621      	mov	r1, r4
 80028a2:	485a      	ldr	r0, [pc, #360]	; (8002a0c <userInterface+0x290>)
 80028a4:	f001 fc30 	bl	8004108 <p>
    p("TargetV %3.0f, ",power_cmd.target_voltage);
 80028a8:	4b52      	ldr	r3, [pc, #328]	; (80029f4 <userInterface+0x278>)
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	4618      	mov	r0, r3
 80028ae:	f7fd fe4b 	bl	8000548 <__aeabi_f2d>
 80028b2:	4602      	mov	r2, r0
 80028b4:	460b      	mov	r3, r1
 80028b6:	4856      	ldr	r0, [pc, #344]	; (8002a10 <userInterface+0x294>)
 80028b8:	f001 fc26 	bl	8004108 <p>
    p("BattV %3.1f, BoostV %3.0f, BattCS %+5.1f fet %2.0f coil1 %2.0f coil2 %2.0f ", sensor.batt_v, sensor.boost_v, sensor.batt_cs, sensor.temp_fet,
 80028bc:	4b55      	ldr	r3, [pc, #340]	; (8002a14 <userInterface+0x298>)
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	4618      	mov	r0, r3
 80028c2:	f7fd fe41 	bl	8000548 <__aeabi_f2d>
 80028c6:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80028ca:	4b52      	ldr	r3, [pc, #328]	; (8002a14 <userInterface+0x298>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4618      	mov	r0, r3
 80028d0:	f7fd fe3a 	bl	8000548 <__aeabi_f2d>
 80028d4:	4604      	mov	r4, r0
 80028d6:	460d      	mov	r5, r1
 80028d8:	4b4e      	ldr	r3, [pc, #312]	; (8002a14 <userInterface+0x298>)
 80028da:	691b      	ldr	r3, [r3, #16]
 80028dc:	4618      	mov	r0, r3
 80028de:	f7fd fe33 	bl	8000548 <__aeabi_f2d>
 80028e2:	4680      	mov	r8, r0
 80028e4:	4689      	mov	r9, r1
 80028e6:	4b4b      	ldr	r3, [pc, #300]	; (8002a14 <userInterface+0x298>)
 80028e8:	69db      	ldr	r3, [r3, #28]
 80028ea:	4618      	mov	r0, r3
 80028ec:	f7fd fe2c 	bl	8000548 <__aeabi_f2d>
 80028f0:	4682      	mov	sl, r0
 80028f2:	468b      	mov	fp, r1
      sensor.temp_coil_1, sensor.temp_coil_2);
 80028f4:	4b47      	ldr	r3, [pc, #284]	; (8002a14 <userInterface+0x298>)
 80028f6:	695b      	ldr	r3, [r3, #20]
    p("BattV %3.1f, BoostV %3.0f, BattCS %+5.1f fet %2.0f coil1 %2.0f coil2 %2.0f ", sensor.batt_v, sensor.boost_v, sensor.batt_cs, sensor.temp_fet,
 80028f8:	4618      	mov	r0, r3
 80028fa:	f7fd fe25 	bl	8000548 <__aeabi_f2d>
 80028fe:	e9c7 0100 	strd	r0, r1, [r7]
      sensor.temp_coil_1, sensor.temp_coil_2);
 8002902:	4b44      	ldr	r3, [pc, #272]	; (8002a14 <userInterface+0x298>)
 8002904:	699b      	ldr	r3, [r3, #24]
    p("BattV %3.1f, BoostV %3.0f, BattCS %+5.1f fet %2.0f coil1 %2.0f coil2 %2.0f ", sensor.batt_v, sensor.boost_v, sensor.batt_cs, sensor.temp_fet,
 8002906:	4618      	mov	r0, r3
 8002908:	f7fd fe1e 	bl	8000548 <__aeabi_f2d>
 800290c:	4602      	mov	r2, r0
 800290e:	460b      	mov	r3, r1
 8002910:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8002914:	ed97 7b00 	vldr	d7, [r7]
 8002918:	ed8d 7b06 	vstr	d7, [sp, #24]
 800291c:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8002920:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8002924:	e9cd 4500 	strd	r4, r5, [sp]
 8002928:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800292c:	483a      	ldr	r0, [pc, #232]	; (8002a18 <userInterface+0x29c>)
 800292e:	f001 fbeb 	bl	8004108 <p>
    p("loop %4d X%+6d Y%+6d Q%3d\n", stat.system_loop_cnt, get_X_ADNS3080(), get_Y_ADNS3080(),get_Qualty_ADNS3080());
 8002932:	4b32      	ldr	r3, [pc, #200]	; (80029fc <userInterface+0x280>)
 8002934:	691c      	ldr	r4, [r3, #16]
 8002936:	f7fe fd8d 	bl	8001454 <get_X_ADNS3080>
 800293a:	4605      	mov	r5, r0
 800293c:	f7fe fd9c 	bl	8001478 <get_Y_ADNS3080>
 8002940:	4606      	mov	r6, r0
 8002942:	f7fe fd7b 	bl	800143c <get_Qualty_ADNS3080>
 8002946:	4603      	mov	r3, r0
 8002948:	9300      	str	r3, [sp, #0]
 800294a:	4633      	mov	r3, r6
 800294c:	462a      	mov	r2, r5
 800294e:	4621      	mov	r1, r4
 8002950:	4832      	ldr	r0, [pc, #200]	; (8002a1c <userInterface+0x2a0>)
 8002952:	f001 fbd9 	bl	8004108 <p>
    // printf("adc1 : ch1 %8ld / ch2 %8ld / ch3 %8ld / adc3: ch1 %8ld / ch5 %8ld / ch12 %8ld /
    // adc4 : ch3 %8ld / ch4 %8ld \n", adc1_raw_data[0], adc1_raw_data[1], adc1_raw_data[2],
    // adc3_raw_data[0],adc3_raw_data[1],adc3_raw_data[2],adc4_raw_data[0],adc4_raw_data[1]);
    sendCanTemp((uint8_t)sensor.temp_fet, (uint8_t)sensor.temp_coil_1, (uint8_t)sensor.temp_coil_2);
 8002956:	4b2f      	ldr	r3, [pc, #188]	; (8002a14 <userInterface+0x298>)
 8002958:	edd3 7a07 	vldr	s15, [r3, #28]
 800295c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002960:	edc7 7a02 	vstr	s15, [r7, #8]
 8002964:	7a3b      	ldrb	r3, [r7, #8]
 8002966:	b2db      	uxtb	r3, r3
 8002968:	4a2a      	ldr	r2, [pc, #168]	; (8002a14 <userInterface+0x298>)
 800296a:	edd2 7a05 	vldr	s15, [r2, #20]
 800296e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002972:	edc7 7a02 	vstr	s15, [r7, #8]
 8002976:	7a3a      	ldrb	r2, [r7, #8]
 8002978:	b2d1      	uxtb	r1, r2
 800297a:	4a26      	ldr	r2, [pc, #152]	; (8002a14 <userInterface+0x298>)
 800297c:	edd2 7a06 	vldr	s15, [r2, #24]
 8002980:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002984:	edc7 7a02 	vstr	s15, [r7, #8]
 8002988:	7a3a      	ldrb	r2, [r7, #8]
 800298a:	b2d2      	uxtb	r2, r2
 800298c:	4618      	mov	r0, r3
 800298e:	f7fe feaf 	bl	80016f0 <sendCanTemp>

    if (!stat.power_enabled && stat.error) {
 8002992:	4b1a      	ldr	r3, [pc, #104]	; (80029fc <userInterface+0x280>)
 8002994:	7b1b      	ldrb	r3, [r3, #12]
 8002996:	b2db      	uxtb	r3, r3
 8002998:	f083 0301 	eor.w	r3, r3, #1
 800299c:	b2db      	uxtb	r3, r3
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d00e      	beq.n	80029c0 <userInterface+0x244>
 80029a2:	4b16      	ldr	r3, [pc, #88]	; (80029fc <userInterface+0x280>)
 80029a4:	89db      	ldrh	r3, [r3, #14]
 80029a6:	b29b      	uxth	r3, r3
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d009      	beq.n	80029c0 <userInterface+0x244>
      p("!! clear Error : %d !!\n", stat.error);
 80029ac:	4b13      	ldr	r3, [pc, #76]	; (80029fc <userInterface+0x280>)
 80029ae:	89db      	ldrh	r3, [r3, #14]
 80029b0:	b29b      	uxth	r3, r3
 80029b2:	4619      	mov	r1, r3
 80029b4:	481a      	ldr	r0, [pc, #104]	; (8002a20 <userInterface+0x2a4>)
 80029b6:	f001 fba7 	bl	8004108 <p>
      stat.error = 0;
 80029ba:	4b10      	ldr	r3, [pc, #64]	; (80029fc <userInterface+0x280>)
 80029bc:	2200      	movs	r2, #0
 80029be:	81da      	strh	r2, [r3, #14]
    }
  }
  // charge-indication
  if (sensor.boost_v > 100) {
 80029c0:	4b14      	ldr	r3, [pc, #80]	; (8002a14 <userInterface+0x298>)
 80029c2:	edd3 7a00 	vldr	s15, [r3]
 80029c6:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8002a24 <userInterface+0x2a8>
 80029ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029d2:	dd02      	ble.n	80029da <userInterface+0x25e>
    setHVWarningLedHigh();
 80029d4:	f7ff f858 	bl	8001a88 <setHVWarningLedHigh>
  } else {
    setHVWarningLedLow();
  }
}
 80029d8:	e001      	b.n	80029de <userInterface+0x262>
    setHVWarningLedLow();
 80029da:	f7ff f861 	bl	8001aa0 <setHVWarningLedLow>
}
 80029de:	bf00      	nop
 80029e0:	3714      	adds	r7, #20
 80029e2:	46bd      	mov	sp, r7
 80029e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80029e8:	200004b4 	.word	0x200004b4
 80029ec:	200004b6 	.word	0x200004b6
 80029f0:	0800e008 	.word	0x0800e008
 80029f4:	2000043c 	.word	0x2000043c
 80029f8:	0800e028 	.word	0x0800e028
 80029fc:	20000460 	.word	0x20000460
 8002a00:	0800e040 	.word	0x0800e040
 8002a04:	0800e04c 	.word	0x0800e04c
 8002a08:	0800e058 	.word	0x0800e058
 8002a0c:	0800e07c 	.word	0x0800e07c
 8002a10:	0800e090 	.word	0x0800e090
 8002a14:	20000478 	.word	0x20000478
 8002a18:	0800e0a0 	.word	0x0800e0a0
 8002a1c:	0800e0ec 	.word	0x0800e0ec
 8002a20:	0800e108 	.word	0x0800e108
 8002a24:	42c80000 	.word	0x42c80000

08002a28 <connectionTest>:


void connectionTest(void) {
 8002a28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a2c:	b098      	sub	sp, #96	; 0x60
 8002a2e:	af0e      	add	r7, sp, #56	; 0x38
  while (1) {
    updateADCs();
 8002a30:	f7ff f996 	bl	8001d60 <updateADCs>
    HAL_Delay(100);
 8002a34:	2064      	movs	r0, #100	; 0x64
 8002a36:	f001 fca7 	bl	8004388 <HAL_Delay>
    p("Pre-test : BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002a3a:	4bb3      	ldr	r3, [pc, #716]	; (8002d08 <connectionTest+0x2e0>)
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f7fd fd82 	bl	8000548 <__aeabi_f2d>
 8002a44:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8002a48:	4baf      	ldr	r3, [pc, #700]	; (8002d08 <connectionTest+0x2e0>)
 8002a4a:	689b      	ldr	r3, [r3, #8]
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	f7fd fd7b 	bl	8000548 <__aeabi_f2d>
 8002a52:	4682      	mov	sl, r0
 8002a54:	468b      	mov	fp, r1
      sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002a56:	4bac      	ldr	r3, [pc, #688]	; (8002d08 <connectionTest+0x2e0>)
 8002a58:	68db      	ldr	r3, [r3, #12]
    p("Pre-test : BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	f7fd fd74 	bl	8000548 <__aeabi_f2d>
 8002a60:	e9c7 0104 	strd	r0, r1, [r7, #16]
      sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002a64:	4ba8      	ldr	r3, [pc, #672]	; (8002d08 <connectionTest+0x2e0>)
 8002a66:	681b      	ldr	r3, [r3, #0]
    p("Pre-test : BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f7fd fd6d 	bl	8000548 <__aeabi_f2d>
 8002a6e:	e9c7 0102 	strd	r0, r1, [r7, #8]
      sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002a72:	4ba5      	ldr	r3, [pc, #660]	; (8002d08 <connectionTest+0x2e0>)
 8002a74:	691b      	ldr	r3, [r3, #16]
    p("Pre-test : BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002a76:	4618      	mov	r0, r3
 8002a78:	f7fd fd66 	bl	8000548 <__aeabi_f2d>
 8002a7c:	e9c7 0100 	strd	r0, r1, [r7]
      sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002a80:	4ba1      	ldr	r3, [pc, #644]	; (8002d08 <connectionTest+0x2e0>)
 8002a82:	69db      	ldr	r3, [r3, #28]
    p("Pre-test : BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002a84:	4618      	mov	r0, r3
 8002a86:	f7fd fd5f 	bl	8000548 <__aeabi_f2d>
 8002a8a:	4680      	mov	r8, r0
 8002a8c:	4689      	mov	r9, r1
      sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002a8e:	4b9e      	ldr	r3, [pc, #632]	; (8002d08 <connectionTest+0x2e0>)
 8002a90:	695b      	ldr	r3, [r3, #20]
    p("Pre-test : BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002a92:	4618      	mov	r0, r3
 8002a94:	f7fd fd58 	bl	8000548 <__aeabi_f2d>
 8002a98:	4604      	mov	r4, r0
 8002a9a:	460d      	mov	r5, r1
      sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002a9c:	4b9a      	ldr	r3, [pc, #616]	; (8002d08 <connectionTest+0x2e0>)
 8002a9e:	699b      	ldr	r3, [r3, #24]
    p("Pre-test : BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	f7fd fd51 	bl	8000548 <__aeabi_f2d>
 8002aa6:	4602      	mov	r2, r0
 8002aa8:	460b      	mov	r3, r1
 8002aaa:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8002aae:	e9cd 450a 	strd	r4, r5, [sp, #40]	; 0x28
 8002ab2:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8002ab6:	ed97 7b00 	vldr	d7, [r7]
 8002aba:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002abe:	ed97 7b02 	vldr	d7, [r7, #8]
 8002ac2:	ed8d 7b04 	vstr	d7, [sp, #16]
 8002ac6:	ed97 7b04 	vldr	d7, [r7, #16]
 8002aca:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002ace:	e9cd ab00 	strd	sl, fp, [sp]
 8002ad2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002ad6:	488d      	ldr	r0, [pc, #564]	; (8002d0c <connectionTest+0x2e4>)
 8002ad8:	f001 fb16 	bl	8004108 <p>
    if (sensor.batt_v > 20 && sensor.gd_16p > 11 && sensor.gd_16m < -8 && sensor.batt_cs < 0.5 && sensor.temp_fet < FET_TEST_TEMP && sensor.temp_coil_1 < COIL_OVER_HEAT_TEMP &&
 8002adc:	4b8a      	ldr	r3, [pc, #552]	; (8002d08 <connectionTest+0x2e0>)
 8002ade:	edd3 7a01 	vldr	s15, [r3, #4]
 8002ae2:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002ae6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002aea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002aee:	dd4e      	ble.n	8002b8e <connectionTest+0x166>
 8002af0:	4b85      	ldr	r3, [pc, #532]	; (8002d08 <connectionTest+0x2e0>)
 8002af2:	edd3 7a02 	vldr	s15, [r3, #8]
 8002af6:	eeb2 7a06 	vmov.f32	s14, #38	; 0x41300000  11.0
 8002afa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002afe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b02:	dd44      	ble.n	8002b8e <connectionTest+0x166>
 8002b04:	4b80      	ldr	r3, [pc, #512]	; (8002d08 <connectionTest+0x2e0>)
 8002b06:	edd3 7a03 	vldr	s15, [r3, #12]
 8002b0a:	eeba 7a00 	vmov.f32	s14, #160	; 0xc1000000 -8.0
 8002b0e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b16:	d53a      	bpl.n	8002b8e <connectionTest+0x166>
 8002b18:	4b7b      	ldr	r3, [pc, #492]	; (8002d08 <connectionTest+0x2e0>)
 8002b1a:	edd3 7a04 	vldr	s15, [r3, #16]
 8002b1e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002b22:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b2a:	d530      	bpl.n	8002b8e <connectionTest+0x166>
 8002b2c:	4b76      	ldr	r3, [pc, #472]	; (8002d08 <connectionTest+0x2e0>)
 8002b2e:	edd3 7a07 	vldr	s15, [r3, #28]
 8002b32:	ed9f 7a77 	vldr	s14, [pc, #476]	; 8002d10 <connectionTest+0x2e8>
 8002b36:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b3e:	d526      	bpl.n	8002b8e <connectionTest+0x166>
 8002b40:	4b71      	ldr	r3, [pc, #452]	; (8002d08 <connectionTest+0x2e0>)
 8002b42:	edd3 7a05 	vldr	s15, [r3, #20]
 8002b46:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8002d14 <connectionTest+0x2ec>
 8002b4a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b52:	d51c      	bpl.n	8002b8e <connectionTest+0x166>
        sensor.temp_coil_2 < COIL_OVER_HEAT_TEMP) {
 8002b54:	4b6c      	ldr	r3, [pc, #432]	; (8002d08 <connectionTest+0x2e0>)
 8002b56:	edd3 7a06 	vldr	s15, [r3, #24]
    if (sensor.batt_v > 20 && sensor.gd_16p > 11 && sensor.gd_16m < -8 && sensor.batt_cs < 0.5 && sensor.temp_fet < FET_TEST_TEMP && sensor.temp_coil_1 < COIL_OVER_HEAT_TEMP &&
 8002b5a:	ed9f 7a6e 	vldr	s14, [pc, #440]	; 8002d14 <connectionTest+0x2ec>
 8002b5e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b66:	d512      	bpl.n	8002b8e <connectionTest+0x166>

      p("Pre-test OK!!\n");
 8002b68:	486b      	ldr	r0, [pc, #428]	; (8002d18 <connectionTest+0x2f0>)
 8002b6a:	f001 facd 	bl	8004108 <p>
      break;
 8002b6e:	bf00      	nop
    }
  }
  powerOutputEnable();
 8002b70:	f7fe ff2e 	bl	80019d0 <powerOutputEnable>

  setChargingLedLow();
 8002b74:	f7fe ffc4 	bl	8001b00 <setChargingLedLow>
  setCanEnCmdLedHigh();
 8002b78:	f7fe ff9e 	bl	8001ab8 <setCanEnCmdLedHigh>
  setHVWarningLedLow();
 8002b7c:	f7fe ff90 	bl	8001aa0 <setHVWarningLedLow>
  setOutSwLedHigh();
 8002b80:	f7fe ff6a 	bl	8001a58 <setOutSwLedHigh>
  setErrorLedLow();
 8002b84:	f7fe ff5c 	bl	8001a40 <setErrorLedLow>

  int timeout_cnt = 0;
 8002b88:	2300      	movs	r3, #0
 8002b8a:	627b      	str	r3, [r7, #36]	; 0x24
 8002b8c:	e000      	b.n	8002b90 <connectionTest+0x168>
    updateADCs();
 8002b8e:	e74f      	b.n	8002a30 <connectionTest+0x8>
  while (1) {
    timeout_cnt++;
 8002b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b92:	3301      	adds	r3, #1
 8002b94:	627b      	str	r3, [r7, #36]	; 0x24
    updateADCs();
 8002b96:	f7ff f8e3 	bl	8001d60 <updateADCs>
    if (sensor.batt_v > 20 && sensor.gd_16p > 11 && sensor.gd_16m < -8 && sensor.batt_cs < 0.5 && sensor.temp_fet < FET_TEST_TEMP && sensor.temp_coil_1 < COIL_OVER_HEAT_TEMP &&
 8002b9a:	4b5b      	ldr	r3, [pc, #364]	; (8002d08 <connectionTest+0x2e0>)
 8002b9c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002ba0:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002ba4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ba8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bac:	f340 80bc 	ble.w	8002d28 <connectionTest+0x300>
 8002bb0:	4b55      	ldr	r3, [pc, #340]	; (8002d08 <connectionTest+0x2e0>)
 8002bb2:	edd3 7a02 	vldr	s15, [r3, #8]
 8002bb6:	eeb2 7a06 	vmov.f32	s14, #38	; 0x41300000  11.0
 8002bba:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bc2:	f340 80b1 	ble.w	8002d28 <connectionTest+0x300>
 8002bc6:	4b50      	ldr	r3, [pc, #320]	; (8002d08 <connectionTest+0x2e0>)
 8002bc8:	edd3 7a03 	vldr	s15, [r3, #12]
 8002bcc:	eeba 7a00 	vmov.f32	s14, #160	; 0xc1000000 -8.0
 8002bd0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bd8:	f140 80a6 	bpl.w	8002d28 <connectionTest+0x300>
 8002bdc:	4b4a      	ldr	r3, [pc, #296]	; (8002d08 <connectionTest+0x2e0>)
 8002bde:	edd3 7a04 	vldr	s15, [r3, #16]
 8002be2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002be6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bee:	f140 809b 	bpl.w	8002d28 <connectionTest+0x300>
 8002bf2:	4b45      	ldr	r3, [pc, #276]	; (8002d08 <connectionTest+0x2e0>)
 8002bf4:	edd3 7a07 	vldr	s15, [r3, #28]
 8002bf8:	ed9f 7a45 	vldr	s14, [pc, #276]	; 8002d10 <connectionTest+0x2e8>
 8002bfc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c04:	f140 8090 	bpl.w	8002d28 <connectionTest+0x300>
 8002c08:	4b3f      	ldr	r3, [pc, #252]	; (8002d08 <connectionTest+0x2e0>)
 8002c0a:	edd3 7a05 	vldr	s15, [r3, #20]
 8002c0e:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8002d14 <connectionTest+0x2ec>
 8002c12:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c1a:	f140 8085 	bpl.w	8002d28 <connectionTest+0x300>
        sensor.temp_coil_2 < COIL_OVER_HEAT_TEMP) {
 8002c1e:	4b3a      	ldr	r3, [pc, #232]	; (8002d08 <connectionTest+0x2e0>)
 8002c20:	edd3 7a06 	vldr	s15, [r3, #24]
    if (sensor.batt_v > 20 && sensor.gd_16p > 11 && sensor.gd_16m < -8 && sensor.batt_cs < 0.5 && sensor.temp_fet < FET_TEST_TEMP && sensor.temp_coil_1 < COIL_OVER_HEAT_TEMP &&
 8002c24:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8002d14 <connectionTest+0x2ec>
 8002c28:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c30:	d57a      	bpl.n	8002d28 <connectionTest+0x300>
      p("PowerOn-test   OK!! cnt %3d : ", timeout_cnt);
 8002c32:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002c34:	4839      	ldr	r0, [pc, #228]	; (8002d1c <connectionTest+0x2f4>)
 8002c36:	f001 fa67 	bl	8004108 <p>
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002c3a:	4b33      	ldr	r3, [pc, #204]	; (8002d08 <connectionTest+0x2e0>)
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	4618      	mov	r0, r3
 8002c40:	f7fd fc82 	bl	8000548 <__aeabi_f2d>
 8002c44:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8002c48:	4b2f      	ldr	r3, [pc, #188]	; (8002d08 <connectionTest+0x2e0>)
 8002c4a:	689b      	ldr	r3, [r3, #8]
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f7fd fc7b 	bl	8000548 <__aeabi_f2d>
 8002c52:	4682      	mov	sl, r0
 8002c54:	468b      	mov	fp, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002c56:	4b2c      	ldr	r3, [pc, #176]	; (8002d08 <connectionTest+0x2e0>)
 8002c58:	68db      	ldr	r3, [r3, #12]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f7fd fc74 	bl	8000548 <__aeabi_f2d>
 8002c60:	e9c7 0104 	strd	r0, r1, [r7, #16]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002c64:	4b28      	ldr	r3, [pc, #160]	; (8002d08 <connectionTest+0x2e0>)
 8002c66:	681b      	ldr	r3, [r3, #0]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f7fd fc6d 	bl	8000548 <__aeabi_f2d>
 8002c6e:	e9c7 0102 	strd	r0, r1, [r7, #8]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002c72:	4b25      	ldr	r3, [pc, #148]	; (8002d08 <connectionTest+0x2e0>)
 8002c74:	691b      	ldr	r3, [r3, #16]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002c76:	4618      	mov	r0, r3
 8002c78:	f7fd fc66 	bl	8000548 <__aeabi_f2d>
 8002c7c:	e9c7 0100 	strd	r0, r1, [r7]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002c80:	4b21      	ldr	r3, [pc, #132]	; (8002d08 <connectionTest+0x2e0>)
 8002c82:	69db      	ldr	r3, [r3, #28]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002c84:	4618      	mov	r0, r3
 8002c86:	f7fd fc5f 	bl	8000548 <__aeabi_f2d>
 8002c8a:	4680      	mov	r8, r0
 8002c8c:	4689      	mov	r9, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002c8e:	4b1e      	ldr	r3, [pc, #120]	; (8002d08 <connectionTest+0x2e0>)
 8002c90:	695b      	ldr	r3, [r3, #20]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002c92:	4618      	mov	r0, r3
 8002c94:	f7fd fc58 	bl	8000548 <__aeabi_f2d>
 8002c98:	4604      	mov	r4, r0
 8002c9a:	460d      	mov	r5, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002c9c:	4b1a      	ldr	r3, [pc, #104]	; (8002d08 <connectionTest+0x2e0>)
 8002c9e:	699b      	ldr	r3, [r3, #24]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	f7fd fc51 	bl	8000548 <__aeabi_f2d>
 8002ca6:	4602      	mov	r2, r0
 8002ca8:	460b      	mov	r3, r1
 8002caa:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8002cae:	e9cd 450a 	strd	r4, r5, [sp, #40]	; 0x28
 8002cb2:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8002cb6:	ed97 7b00 	vldr	d7, [r7]
 8002cba:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002cbe:	ed97 7b02 	vldr	d7, [r7, #8]
 8002cc2:	ed8d 7b04 	vstr	d7, [sp, #16]
 8002cc6:	ed97 7b04 	vldr	d7, [r7, #16]
 8002cca:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002cce:	e9cd ab00 	strd	sl, fp, [sp]
 8002cd2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002cd6:	4812      	ldr	r0, [pc, #72]	; (8002d20 <connectionTest+0x2f8>)
 8002cd8:	f001 fa16 	bl	8004108 <p>
      break;
 8002cdc:	bf00      	nop
      while (1)
        ;
    }
  }

  setChargingLedLow();
 8002cde:	f7fe ff0f 	bl	8001b00 <setChargingLedLow>
  setCanEnCmdLedHigh();
 8002ce2:	f7fe fee9 	bl	8001ab8 <setCanEnCmdLedHigh>
  setHVWarningLedHigh();
 8002ce6:	f7fe fecf 	bl	8001a88 <setHVWarningLedHigh>
  setOutSwLedHigh();
 8002cea:	f7fe feb5 	bl	8001a58 <setOutSwLedHigh>
  setErrorLedLow();
 8002cee:	f7fe fea7 	bl	8001a40 <setErrorLedLow>

  timeout_cnt = 0;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	627b      	str	r3, [r7, #36]	; 0x24
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, TIM_KICK_PERI / 10);
 8002cf6:	4b0b      	ldr	r3, [pc, #44]	; (8002d24 <connectionTest+0x2fc>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	22c8      	movs	r2, #200	; 0xc8
 8002cfc:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, TIM_KICK_PERI / 10);
 8002cfe:	4b09      	ldr	r3, [pc, #36]	; (8002d24 <connectionTest+0x2fc>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	22c8      	movs	r2, #200	; 0xc8
 8002d04:	639a      	str	r2, [r3, #56]	; 0x38
 8002d06:	e06c      	b.n	8002de2 <connectionTest+0x3ba>
 8002d08:	20000478 	.word	0x20000478
 8002d0c:	0800e120 	.word	0x0800e120
 8002d10:	42700000 	.word	0x42700000
 8002d14:	428c0000 	.word	0x428c0000
 8002d18:	0800e190 	.word	0x0800e190
 8002d1c:	0800e1a0 	.word	0x0800e1a0
 8002d20:	0800e1c0 	.word	0x0800e1c0
 8002d24:	200005b8 	.word	0x200005b8
    if (timeout_cnt > 10) {
 8002d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d2a:	2b0a      	cmp	r3, #10
 8002d2c:	f77f af30 	ble.w	8002b90 <connectionTest+0x168>
      powerOutputDisable();
 8002d30:	f7fe fe5a 	bl	80019e8 <powerOutputDisable>
      p("PowerOn-test FAIL!! : ");
 8002d34:	4896      	ldr	r0, [pc, #600]	; (8002f90 <connectionTest+0x568>)
 8002d36:	f001 f9e7 	bl	8004108 <p>
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002d3a:	4b96      	ldr	r3, [pc, #600]	; (8002f94 <connectionTest+0x56c>)
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	4618      	mov	r0, r3
 8002d40:	f7fd fc02 	bl	8000548 <__aeabi_f2d>
 8002d44:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8002d48:	4b92      	ldr	r3, [pc, #584]	; (8002f94 <connectionTest+0x56c>)
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f7fd fbfb 	bl	8000548 <__aeabi_f2d>
 8002d52:	4682      	mov	sl, r0
 8002d54:	468b      	mov	fp, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002d56:	4b8f      	ldr	r3, [pc, #572]	; (8002f94 <connectionTest+0x56c>)
 8002d58:	68db      	ldr	r3, [r3, #12]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f7fd fbf4 	bl	8000548 <__aeabi_f2d>
 8002d60:	e9c7 0104 	strd	r0, r1, [r7, #16]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002d64:	4b8b      	ldr	r3, [pc, #556]	; (8002f94 <connectionTest+0x56c>)
 8002d66:	681b      	ldr	r3, [r3, #0]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f7fd fbed 	bl	8000548 <__aeabi_f2d>
 8002d6e:	e9c7 0102 	strd	r0, r1, [r7, #8]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002d72:	4b88      	ldr	r3, [pc, #544]	; (8002f94 <connectionTest+0x56c>)
 8002d74:	691b      	ldr	r3, [r3, #16]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002d76:	4618      	mov	r0, r3
 8002d78:	f7fd fbe6 	bl	8000548 <__aeabi_f2d>
 8002d7c:	e9c7 0100 	strd	r0, r1, [r7]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002d80:	4b84      	ldr	r3, [pc, #528]	; (8002f94 <connectionTest+0x56c>)
 8002d82:	69db      	ldr	r3, [r3, #28]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002d84:	4618      	mov	r0, r3
 8002d86:	f7fd fbdf 	bl	8000548 <__aeabi_f2d>
 8002d8a:	4680      	mov	r8, r0
 8002d8c:	4689      	mov	r9, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002d8e:	4b81      	ldr	r3, [pc, #516]	; (8002f94 <connectionTest+0x56c>)
 8002d90:	695b      	ldr	r3, [r3, #20]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002d92:	4618      	mov	r0, r3
 8002d94:	f7fd fbd8 	bl	8000548 <__aeabi_f2d>
 8002d98:	4604      	mov	r4, r0
 8002d9a:	460d      	mov	r5, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002d9c:	4b7d      	ldr	r3, [pc, #500]	; (8002f94 <connectionTest+0x56c>)
 8002d9e:	699b      	ldr	r3, [r3, #24]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002da0:	4618      	mov	r0, r3
 8002da2:	f7fd fbd1 	bl	8000548 <__aeabi_f2d>
 8002da6:	4602      	mov	r2, r0
 8002da8:	460b      	mov	r3, r1
 8002daa:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8002dae:	e9cd 450a 	strd	r4, r5, [sp, #40]	; 0x28
 8002db2:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8002db6:	ed97 7b00 	vldr	d7, [r7]
 8002dba:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002dbe:	ed97 7b02 	vldr	d7, [r7, #8]
 8002dc2:	ed8d 7b04 	vstr	d7, [sp, #16]
 8002dc6:	ed97 7b04 	vldr	d7, [r7, #16]
 8002dca:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002dce:	e9cd ab00 	strd	sl, fp, [sp]
 8002dd2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002dd6:	4870      	ldr	r0, [pc, #448]	; (8002f98 <connectionTest+0x570>)
 8002dd8:	f001 f996 	bl	8004108 <p>
      setErrorLedHigh();
 8002ddc:	f7fe fe24 	bl	8001a28 <setErrorLedHigh>
      while (1)
 8002de0:	e7fe      	b.n	8002de0 <connectionTest+0x3b8>

  while (1) {
    timeout_cnt++;
 8002de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002de4:	3301      	adds	r3, #1
 8002de6:	627b      	str	r3, [r7, #36]	; 0x24
    updateADCs();
 8002de8:	f7fe ffba 	bl	8001d60 <updateADCs>
    HAL_Delay(1);
 8002dec:	2001      	movs	r0, #1
 8002dee:	f001 facb 	bl	8004388 <HAL_Delay>
    if (sensor.batt_v > 20 && sensor.gd_16p > 11 && sensor.gd_16m < -8 && sensor.batt_cs < 0.5 && sensor.temp_fet < FET_TEST_TEMP && sensor.temp_coil_1 < COIL_OVER_HEAT_TEMP &&
 8002df2:	4b68      	ldr	r3, [pc, #416]	; (8002f94 <connectionTest+0x56c>)
 8002df4:	edd3 7a01 	vldr	s15, [r3, #4]
 8002df8:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002dfc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e04:	f340 80d6 	ble.w	8002fb4 <connectionTest+0x58c>
 8002e08:	4b62      	ldr	r3, [pc, #392]	; (8002f94 <connectionTest+0x56c>)
 8002e0a:	edd3 7a02 	vldr	s15, [r3, #8]
 8002e0e:	eeb2 7a06 	vmov.f32	s14, #38	; 0x41300000  11.0
 8002e12:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e1a:	f340 80cb 	ble.w	8002fb4 <connectionTest+0x58c>
 8002e1e:	4b5d      	ldr	r3, [pc, #372]	; (8002f94 <connectionTest+0x56c>)
 8002e20:	edd3 7a03 	vldr	s15, [r3, #12]
 8002e24:	eeba 7a00 	vmov.f32	s14, #160	; 0xc1000000 -8.0
 8002e28:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e30:	f140 80c0 	bpl.w	8002fb4 <connectionTest+0x58c>
 8002e34:	4b57      	ldr	r3, [pc, #348]	; (8002f94 <connectionTest+0x56c>)
 8002e36:	edd3 7a04 	vldr	s15, [r3, #16]
 8002e3a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002e3e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e46:	f140 80b5 	bpl.w	8002fb4 <connectionTest+0x58c>
 8002e4a:	4b52      	ldr	r3, [pc, #328]	; (8002f94 <connectionTest+0x56c>)
 8002e4c:	edd3 7a07 	vldr	s15, [r3, #28]
 8002e50:	ed9f 7a52 	vldr	s14, [pc, #328]	; 8002f9c <connectionTest+0x574>
 8002e54:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e5c:	f140 80aa 	bpl.w	8002fb4 <connectionTest+0x58c>
 8002e60:	4b4c      	ldr	r3, [pc, #304]	; (8002f94 <connectionTest+0x56c>)
 8002e62:	edd3 7a05 	vldr	s15, [r3, #20]
 8002e66:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 8002fa0 <connectionTest+0x578>
 8002e6a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e72:	f140 809f 	bpl.w	8002fb4 <connectionTest+0x58c>
        sensor.temp_coil_2 < COIL_OVER_HEAT_TEMP && sensor.boost_v < 20) {
 8002e76:	4b47      	ldr	r3, [pc, #284]	; (8002f94 <connectionTest+0x56c>)
 8002e78:	edd3 7a06 	vldr	s15, [r3, #24]
    if (sensor.batt_v > 20 && sensor.gd_16p > 11 && sensor.gd_16m < -8 && sensor.batt_cs < 0.5 && sensor.temp_fet < FET_TEST_TEMP && sensor.temp_coil_1 < COIL_OVER_HEAT_TEMP &&
 8002e7c:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8002fa0 <connectionTest+0x578>
 8002e80:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e88:	f140 8094 	bpl.w	8002fb4 <connectionTest+0x58c>
        sensor.temp_coil_2 < COIL_OVER_HEAT_TEMP && sensor.boost_v < 20) {
 8002e8c:	4b41      	ldr	r3, [pc, #260]	; (8002f94 <connectionTest+0x56c>)
 8002e8e:	edd3 7a00 	vldr	s15, [r3]
 8002e92:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002e96:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e9e:	f140 8089 	bpl.w	8002fb4 <connectionTest+0x58c>
      p("DisCharge-test OK!! cnt %3d : ", timeout_cnt);
 8002ea2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002ea4:	483f      	ldr	r0, [pc, #252]	; (8002fa4 <connectionTest+0x57c>)
 8002ea6:	f001 f92f 	bl	8004108 <p>
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002eaa:	4b3a      	ldr	r3, [pc, #232]	; (8002f94 <connectionTest+0x56c>)
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f7fd fb4a 	bl	8000548 <__aeabi_f2d>
 8002eb4:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8002eb8:	4b36      	ldr	r3, [pc, #216]	; (8002f94 <connectionTest+0x56c>)
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f7fd fb43 	bl	8000548 <__aeabi_f2d>
 8002ec2:	4682      	mov	sl, r0
 8002ec4:	468b      	mov	fp, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002ec6:	4b33      	ldr	r3, [pc, #204]	; (8002f94 <connectionTest+0x56c>)
 8002ec8:	68db      	ldr	r3, [r3, #12]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002eca:	4618      	mov	r0, r3
 8002ecc:	f7fd fb3c 	bl	8000548 <__aeabi_f2d>
 8002ed0:	e9c7 0104 	strd	r0, r1, [r7, #16]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002ed4:	4b2f      	ldr	r3, [pc, #188]	; (8002f94 <connectionTest+0x56c>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002ed8:	4618      	mov	r0, r3
 8002eda:	f7fd fb35 	bl	8000548 <__aeabi_f2d>
 8002ede:	e9c7 0102 	strd	r0, r1, [r7, #8]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002ee2:	4b2c      	ldr	r3, [pc, #176]	; (8002f94 <connectionTest+0x56c>)
 8002ee4:	691b      	ldr	r3, [r3, #16]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	f7fd fb2e 	bl	8000548 <__aeabi_f2d>
 8002eec:	e9c7 0100 	strd	r0, r1, [r7]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002ef0:	4b28      	ldr	r3, [pc, #160]	; (8002f94 <connectionTest+0x56c>)
 8002ef2:	69db      	ldr	r3, [r3, #28]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	f7fd fb27 	bl	8000548 <__aeabi_f2d>
 8002efa:	4680      	mov	r8, r0
 8002efc:	4689      	mov	r9, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002efe:	4b25      	ldr	r3, [pc, #148]	; (8002f94 <connectionTest+0x56c>)
 8002f00:	695b      	ldr	r3, [r3, #20]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002f02:	4618      	mov	r0, r3
 8002f04:	f7fd fb20 	bl	8000548 <__aeabi_f2d>
 8002f08:	4604      	mov	r4, r0
 8002f0a:	460d      	mov	r5, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002f0c:	4b21      	ldr	r3, [pc, #132]	; (8002f94 <connectionTest+0x56c>)
 8002f0e:	699b      	ldr	r3, [r3, #24]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002f10:	4618      	mov	r0, r3
 8002f12:	f7fd fb19 	bl	8000548 <__aeabi_f2d>
 8002f16:	4602      	mov	r2, r0
 8002f18:	460b      	mov	r3, r1
 8002f1a:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8002f1e:	e9cd 450a 	strd	r4, r5, [sp, #40]	; 0x28
 8002f22:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8002f26:	ed97 7b00 	vldr	d7, [r7]
 8002f2a:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002f2e:	ed97 7b02 	vldr	d7, [r7, #8]
 8002f32:	ed8d 7b04 	vstr	d7, [sp, #16]
 8002f36:	ed97 7b04 	vldr	d7, [r7, #16]
 8002f3a:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002f3e:	e9cd ab00 	strd	sl, fp, [sp]
 8002f42:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002f46:	4814      	ldr	r0, [pc, #80]	; (8002f98 <connectionTest+0x570>)
 8002f48:	f001 f8de 	bl	8004108 <p>
      break;
 8002f4c:	bf00      	nop
      while (1)
        ;
    }
  }

  setChargingLedHigh();
 8002f4e:	f7fe fdcb 	bl	8001ae8 <setChargingLedHigh>
  setCanEnCmdLedLow();
 8002f52:	f7fe fdbd 	bl	8001ad0 <setCanEnCmdLedLow>
  setHVWarningLedHigh();
 8002f56:	f7fe fd97 	bl	8001a88 <setHVWarningLedHigh>
  setOutSwLedHigh();
 8002f5a:	f7fe fd7d 	bl	8001a58 <setOutSwLedHigh>
  setErrorLedLow();
 8002f5e:	f7fe fd6f 	bl	8001a40 <setErrorLedLow>

  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8002f62:	4b11      	ldr	r3, [pc, #68]	; (8002fa8 <connectionTest+0x580>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	2200      	movs	r2, #0
 8002f68:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8002f6a:	4b0f      	ldr	r3, [pc, #60]	; (8002fa8 <connectionTest+0x580>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	639a      	str	r2, [r3, #56]	; 0x38

  timeout_cnt = 0;
 8002f72:	2300      	movs	r3, #0
 8002f74:	627b      	str	r3, [r7, #36]	; 0x24
  __HAL_TIM_SET_AUTORELOAD(&htim2, 72000);
 8002f76:	4b0d      	ldr	r3, [pc, #52]	; (8002fac <connectionTest+0x584>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4a0d      	ldr	r2, [pc, #52]	; (8002fb0 <connectionTest+0x588>)
 8002f7c:	62da      	str	r2, [r3, #44]	; 0x2c
 8002f7e:	4b0b      	ldr	r3, [pc, #44]	; (8002fac <connectionTest+0x584>)
 8002f80:	4a0b      	ldr	r2, [pc, #44]	; (8002fb0 <connectionTest+0x588>)
 8002f82:	60da      	str	r2, [r3, #12]
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 100);
 8002f84:	4b09      	ldr	r3, [pc, #36]	; (8002fac <connectionTest+0x584>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	2264      	movs	r2, #100	; 0x64
 8002f8a:	641a      	str	r2, [r3, #64]	; 0x40
 8002f8c:	e06e      	b.n	800306c <connectionTest+0x644>
 8002f8e:	bf00      	nop
 8002f90:	0800e224 	.word	0x0800e224
 8002f94:	20000478 	.word	0x20000478
 8002f98:	0800e1c0 	.word	0x0800e1c0
 8002f9c:	42700000 	.word	0x42700000
 8002fa0:	428c0000 	.word	0x428c0000
 8002fa4:	0800e23c 	.word	0x0800e23c
 8002fa8:	200005b8 	.word	0x200005b8
 8002fac:	2000056c 	.word	0x2000056c
 8002fb0:	00011940 	.word	0x00011940
    if (timeout_cnt > 1000) {
 8002fb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fb6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002fba:	f77f af12 	ble.w	8002de2 <connectionTest+0x3ba>
      p("DisCharge-test FAIL!! : ");
 8002fbe:	489a      	ldr	r0, [pc, #616]	; (8003228 <connectionTest+0x800>)
 8002fc0:	f001 f8a2 	bl	8004108 <p>
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002fc4:	4b99      	ldr	r3, [pc, #612]	; (800322c <connectionTest+0x804>)
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	4618      	mov	r0, r3
 8002fca:	f7fd fabd 	bl	8000548 <__aeabi_f2d>
 8002fce:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8002fd2:	4b96      	ldr	r3, [pc, #600]	; (800322c <connectionTest+0x804>)
 8002fd4:	689b      	ldr	r3, [r3, #8]
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f7fd fab6 	bl	8000548 <__aeabi_f2d>
 8002fdc:	4682      	mov	sl, r0
 8002fde:	468b      	mov	fp, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002fe0:	4b92      	ldr	r3, [pc, #584]	; (800322c <connectionTest+0x804>)
 8002fe2:	68db      	ldr	r3, [r3, #12]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	f7fd faaf 	bl	8000548 <__aeabi_f2d>
 8002fea:	e9c7 0104 	strd	r0, r1, [r7, #16]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002fee:	4b8f      	ldr	r3, [pc, #572]	; (800322c <connectionTest+0x804>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f7fd faa8 	bl	8000548 <__aeabi_f2d>
 8002ff8:	e9c7 0102 	strd	r0, r1, [r7, #8]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002ffc:	4b8b      	ldr	r3, [pc, #556]	; (800322c <connectionTest+0x804>)
 8002ffe:	691b      	ldr	r3, [r3, #16]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8003000:	4618      	mov	r0, r3
 8003002:	f7fd faa1 	bl	8000548 <__aeabi_f2d>
 8003006:	e9c7 0100 	strd	r0, r1, [r7]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 800300a:	4b88      	ldr	r3, [pc, #544]	; (800322c <connectionTest+0x804>)
 800300c:	69db      	ldr	r3, [r3, #28]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 800300e:	4618      	mov	r0, r3
 8003010:	f7fd fa9a 	bl	8000548 <__aeabi_f2d>
 8003014:	4680      	mov	r8, r0
 8003016:	4689      	mov	r9, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8003018:	4b84      	ldr	r3, [pc, #528]	; (800322c <connectionTest+0x804>)
 800301a:	695b      	ldr	r3, [r3, #20]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 800301c:	4618      	mov	r0, r3
 800301e:	f7fd fa93 	bl	8000548 <__aeabi_f2d>
 8003022:	4604      	mov	r4, r0
 8003024:	460d      	mov	r5, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8003026:	4b81      	ldr	r3, [pc, #516]	; (800322c <connectionTest+0x804>)
 8003028:	699b      	ldr	r3, [r3, #24]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 800302a:	4618      	mov	r0, r3
 800302c:	f7fd fa8c 	bl	8000548 <__aeabi_f2d>
 8003030:	4602      	mov	r2, r0
 8003032:	460b      	mov	r3, r1
 8003034:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8003038:	e9cd 450a 	strd	r4, r5, [sp, #40]	; 0x28
 800303c:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8003040:	ed97 7b00 	vldr	d7, [r7]
 8003044:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003048:	ed97 7b02 	vldr	d7, [r7, #8]
 800304c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8003050:	ed97 7b04 	vldr	d7, [r7, #16]
 8003054:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003058:	e9cd ab00 	strd	sl, fp, [sp]
 800305c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003060:	4873      	ldr	r0, [pc, #460]	; (8003230 <connectionTest+0x808>)
 8003062:	f001 f851 	bl	8004108 <p>
      setErrorLedHigh();
 8003066:	f7fe fcdf 	bl	8001a28 <setErrorLedHigh>
      while (1)
 800306a:	e7fe      	b.n	800306a <connectionTest+0x642>

  while (1) {

    timeout_cnt++;
 800306c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800306e:	3301      	adds	r3, #1
 8003070:	627b      	str	r3, [r7, #36]	; 0x24
    updateADCs();
 8003072:	f7fe fe75 	bl	8001d60 <updateADCs>
    if (sensor.boost_v > 30 || sensor.batt_cs > 1.0) {
 8003076:	4b6d      	ldr	r3, [pc, #436]	; (800322c <connectionTest+0x804>)
 8003078:	edd3 7a00 	vldr	s15, [r3]
 800307c:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8003080:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003084:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003088:	dc09      	bgt.n	800309e <connectionTest+0x676>
 800308a:	4b68      	ldr	r3, [pc, #416]	; (800322c <connectionTest+0x804>)
 800308c:	edd3 7a04 	vldr	s15, [r3, #16]
 8003090:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003094:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003098:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800309c:	dd5d      	ble.n	800315a <connectionTest+0x732>
      powerOutputDisable();
 800309e:	f7fe fca3 	bl	80019e8 <powerOutputDisable>
      __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 80030a2:	4b64      	ldr	r3, [pc, #400]	; (8003234 <connectionTest+0x80c>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	2200      	movs	r2, #0
 80030a8:	641a      	str	r2, [r3, #64]	; 0x40
      p("Capacitor-test FAIL!! %d : ", timeout_cnt);
 80030aa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80030ac:	4862      	ldr	r0, [pc, #392]	; (8003238 <connectionTest+0x810>)
 80030ae:	f001 f82b 	bl	8004108 <p>
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 80030b2:	4b5e      	ldr	r3, [pc, #376]	; (800322c <connectionTest+0x804>)
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	4618      	mov	r0, r3
 80030b8:	f7fd fa46 	bl	8000548 <__aeabi_f2d>
 80030bc:	e9c7 0106 	strd	r0, r1, [r7, #24]
 80030c0:	4b5a      	ldr	r3, [pc, #360]	; (800322c <connectionTest+0x804>)
 80030c2:	689b      	ldr	r3, [r3, #8]
 80030c4:	4618      	mov	r0, r3
 80030c6:	f7fd fa3f 	bl	8000548 <__aeabi_f2d>
 80030ca:	4682      	mov	sl, r0
 80030cc:	468b      	mov	fp, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 80030ce:	4b57      	ldr	r3, [pc, #348]	; (800322c <connectionTest+0x804>)
 80030d0:	68db      	ldr	r3, [r3, #12]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 80030d2:	4618      	mov	r0, r3
 80030d4:	f7fd fa38 	bl	8000548 <__aeabi_f2d>
 80030d8:	e9c7 0104 	strd	r0, r1, [r7, #16]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 80030dc:	4b53      	ldr	r3, [pc, #332]	; (800322c <connectionTest+0x804>)
 80030de:	681b      	ldr	r3, [r3, #0]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 80030e0:	4618      	mov	r0, r3
 80030e2:	f7fd fa31 	bl	8000548 <__aeabi_f2d>
 80030e6:	e9c7 0102 	strd	r0, r1, [r7, #8]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 80030ea:	4b50      	ldr	r3, [pc, #320]	; (800322c <connectionTest+0x804>)
 80030ec:	691b      	ldr	r3, [r3, #16]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 80030ee:	4618      	mov	r0, r3
 80030f0:	f7fd fa2a 	bl	8000548 <__aeabi_f2d>
 80030f4:	e9c7 0100 	strd	r0, r1, [r7]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 80030f8:	4b4c      	ldr	r3, [pc, #304]	; (800322c <connectionTest+0x804>)
 80030fa:	69db      	ldr	r3, [r3, #28]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 80030fc:	4618      	mov	r0, r3
 80030fe:	f7fd fa23 	bl	8000548 <__aeabi_f2d>
 8003102:	4680      	mov	r8, r0
 8003104:	4689      	mov	r9, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8003106:	4b49      	ldr	r3, [pc, #292]	; (800322c <connectionTest+0x804>)
 8003108:	695b      	ldr	r3, [r3, #20]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 800310a:	4618      	mov	r0, r3
 800310c:	f7fd fa1c 	bl	8000548 <__aeabi_f2d>
 8003110:	4604      	mov	r4, r0
 8003112:	460d      	mov	r5, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8003114:	4b45      	ldr	r3, [pc, #276]	; (800322c <connectionTest+0x804>)
 8003116:	699b      	ldr	r3, [r3, #24]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8003118:	4618      	mov	r0, r3
 800311a:	f7fd fa15 	bl	8000548 <__aeabi_f2d>
 800311e:	4602      	mov	r2, r0
 8003120:	460b      	mov	r3, r1
 8003122:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8003126:	e9cd 450a 	strd	r4, r5, [sp, #40]	; 0x28
 800312a:	e9cd 8908 	strd	r8, r9, [sp, #32]
 800312e:	ed97 7b00 	vldr	d7, [r7]
 8003132:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003136:	ed97 7b02 	vldr	d7, [r7, #8]
 800313a:	ed8d 7b04 	vstr	d7, [sp, #16]
 800313e:	ed97 7b04 	vldr	d7, [r7, #16]
 8003142:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003146:	e9cd ab00 	strd	sl, fp, [sp]
 800314a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800314e:	4838      	ldr	r0, [pc, #224]	; (8003230 <connectionTest+0x808>)
 8003150:	f000 ffda 	bl	8004108 <p>
      setErrorLedHigh();
 8003154:	f7fe fc68 	bl	8001a28 <setErrorLedHigh>
      while (1)
 8003158:	e7fe      	b.n	8003158 <connectionTest+0x730>
        ;
    }
    if (timeout_cnt > 100) {
 800315a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800315c:	2b64      	cmp	r3, #100	; 0x64
 800315e:	dd55      	ble.n	800320c <connectionTest+0x7e4>
      p("Capacitor-test OK!! cnt %3d : ", timeout_cnt);
 8003160:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003162:	4836      	ldr	r0, [pc, #216]	; (800323c <connectionTest+0x814>)
 8003164:	f000 ffd0 	bl	8004108 <p>
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8003168:	4b30      	ldr	r3, [pc, #192]	; (800322c <connectionTest+0x804>)
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	4618      	mov	r0, r3
 800316e:	f7fd f9eb 	bl	8000548 <__aeabi_f2d>
 8003172:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8003176:	4b2d      	ldr	r3, [pc, #180]	; (800322c <connectionTest+0x804>)
 8003178:	689b      	ldr	r3, [r3, #8]
 800317a:	4618      	mov	r0, r3
 800317c:	f7fd f9e4 	bl	8000548 <__aeabi_f2d>
 8003180:	4682      	mov	sl, r0
 8003182:	468b      	mov	fp, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8003184:	4b29      	ldr	r3, [pc, #164]	; (800322c <connectionTest+0x804>)
 8003186:	68db      	ldr	r3, [r3, #12]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8003188:	4618      	mov	r0, r3
 800318a:	f7fd f9dd 	bl	8000548 <__aeabi_f2d>
 800318e:	e9c7 0104 	strd	r0, r1, [r7, #16]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8003192:	4b26      	ldr	r3, [pc, #152]	; (800322c <connectionTest+0x804>)
 8003194:	681b      	ldr	r3, [r3, #0]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8003196:	4618      	mov	r0, r3
 8003198:	f7fd f9d6 	bl	8000548 <__aeabi_f2d>
 800319c:	e9c7 0102 	strd	r0, r1, [r7, #8]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 80031a0:	4b22      	ldr	r3, [pc, #136]	; (800322c <connectionTest+0x804>)
 80031a2:	691b      	ldr	r3, [r3, #16]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 80031a4:	4618      	mov	r0, r3
 80031a6:	f7fd f9cf 	bl	8000548 <__aeabi_f2d>
 80031aa:	e9c7 0100 	strd	r0, r1, [r7]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 80031ae:	4b1f      	ldr	r3, [pc, #124]	; (800322c <connectionTest+0x804>)
 80031b0:	69db      	ldr	r3, [r3, #28]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 80031b2:	4618      	mov	r0, r3
 80031b4:	f7fd f9c8 	bl	8000548 <__aeabi_f2d>
 80031b8:	4680      	mov	r8, r0
 80031ba:	4689      	mov	r9, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 80031bc:	4b1b      	ldr	r3, [pc, #108]	; (800322c <connectionTest+0x804>)
 80031be:	695b      	ldr	r3, [r3, #20]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 80031c0:	4618      	mov	r0, r3
 80031c2:	f7fd f9c1 	bl	8000548 <__aeabi_f2d>
 80031c6:	4604      	mov	r4, r0
 80031c8:	460d      	mov	r5, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 80031ca:	4b18      	ldr	r3, [pc, #96]	; (800322c <connectionTest+0x804>)
 80031cc:	699b      	ldr	r3, [r3, #24]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 80031ce:	4618      	mov	r0, r3
 80031d0:	f7fd f9ba 	bl	8000548 <__aeabi_f2d>
 80031d4:	4602      	mov	r2, r0
 80031d6:	460b      	mov	r3, r1
 80031d8:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80031dc:	e9cd 450a 	strd	r4, r5, [sp, #40]	; 0x28
 80031e0:	e9cd 8908 	strd	r8, r9, [sp, #32]
 80031e4:	ed97 7b00 	vldr	d7, [r7]
 80031e8:	ed8d 7b06 	vstr	d7, [sp, #24]
 80031ec:	ed97 7b02 	vldr	d7, [r7, #8]
 80031f0:	ed8d 7b04 	vstr	d7, [sp, #16]
 80031f4:	ed97 7b04 	vldr	d7, [r7, #16]
 80031f8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80031fc:	e9cd ab00 	strd	sl, fp, [sp]
 8003200:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003204:	480a      	ldr	r0, [pc, #40]	; (8003230 <connectionTest+0x808>)
 8003206:	f000 ff7f 	bl	8004108 <p>
      break;
 800320a:	e003      	b.n	8003214 <connectionTest+0x7ec>
    }
    HAL_Delay(1);
 800320c:	2001      	movs	r0, #1
 800320e:	f001 f8bb 	bl	8004388 <HAL_Delay>
    timeout_cnt++;
 8003212:	e72b      	b.n	800306c <connectionTest+0x644>
  }
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 8003214:	4b07      	ldr	r3, [pc, #28]	; (8003234 <connectionTest+0x80c>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	2200      	movs	r2, #0
 800321a:	641a      	str	r2, [r3, #64]	; 0x40
}
 800321c:	bf00      	nop
 800321e:	3728      	adds	r7, #40	; 0x28
 8003220:	46bd      	mov	sp, r7
 8003222:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003226:	bf00      	nop
 8003228:	0800e25c 	.word	0x0800e25c
 800322c:	20000478 	.word	0x20000478
 8003230:	0800e1c0 	.word	0x0800e1c0
 8003234:	2000056c 	.word	0x2000056c
 8003238:	0800e278 	.word	0x0800e278
 800323c:	0800e294 	.word	0x0800e294

08003240 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003240:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003244:	b087      	sub	sp, #28
 8003246:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003248:	f001 f838 	bl	80042bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800324c:	f000 f9b8 	bl	80035c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003250:	f7fe fb2a 	bl	80018a8 <MX_GPIO_Init>
  MX_DMA_Init();
 8003254:	f7fe fae6 	bl	8001824 <MX_DMA_Init>
  MX_ADC1_Init();
 8003258:	f7fd fcf6 	bl	8000c48 <MX_ADC1_Init>
  MX_ADC3_Init();
 800325c:	f7fd fd86 	bl	8000d6c <MX_ADC3_Init>
  MX_ADC4_Init();
 8003260:	f7fd fe18 	bl	8000e94 <MX_ADC4_Init>
  MX_CAN_Init();
 8003264:	f7fe f98e 	bl	8001584 <MX_CAN_Init>
  MX_SPI1_Init();
 8003268:	f000 fa12 	bl	8003690 <MX_SPI1_Init>
  MX_TIM2_Init();
 800326c:	f000 fc48 	bl	8003b00 <MX_TIM2_Init>
  MX_TIM3_Init();
 8003270:	f000 fca0 	bl	8003bb4 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8003274:	f000 fe44 	bl	8003f00 <MX_USART1_UART_Init>
  MX_TIM4_Init();
 8003278:	f000 fd02 	bl	8003c80 <MX_TIM4_Init>
  MX_TIM1_Init();
 800327c:	f000 fbec 	bl	8003a58 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  powerOutputDisable();
 8003280:	f7fe fbb2 	bl	80019e8 <powerOutputDisable>

  mouseLedEnable();
 8003284:	f7fe fbbc 	bl	8001a00 <mouseLedEnable>
  HAL_Delay(100);
 8003288:	2064      	movs	r0, #100	; 0x64
 800328a:	f001 f87d 	bl	8004388 <HAL_Delay>
  mouseLedDisable();
 800328e:	f7fe fbc1 	bl	8001a14 <mouseLedDisable>

  setChargingLedHigh();
 8003292:	f7fe fc29 	bl	8001ae8 <setChargingLedHigh>
  setCanEnCmdLedHigh();
 8003296:	f7fe fc0f 	bl	8001ab8 <setCanEnCmdLedHigh>
  setHVWarningLedHigh();
 800329a:	f7fe fbf5 	bl	8001a88 <setHVWarningLedHigh>
  setOutSwLedHigh();
 800329e:	f7fe fbdb 	bl	8001a58 <setOutSwLedHigh>
  setErrorLedHigh();
 80032a2:	f7fe fbc1 	bl	8001a28 <setErrorLedHigh>

  p("\n\nstart ORION BOOST v4\n\n");
 80032a6:	48b0      	ldr	r0, [pc, #704]	; (8003568 <main+0x328>)
 80032a8:	f000 ff2e 	bl	8004108 <p>

  HAL_TIM_Base_Start(&htim1);
 80032ac:	48af      	ldr	r0, [pc, #700]	; (800356c <main+0x32c>)
 80032ae:	f005 fce1 	bl	8008c74 <HAL_TIM_Base_Start>

  // 1000ms -> 7400cnt
  // 7.4cnt per 1ms

  // kick
  HAL_TIM_PWM_Init(&htim3);
 80032b2:	48af      	ldr	r0, [pc, #700]	; (8003570 <main+0x330>)
 80032b4:	f005 fd40 	bl	8008d38 <HAL_TIM_PWM_Init>
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 80032b8:	4bad      	ldr	r3, [pc, #692]	; (8003570 <main+0x330>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	2200      	movs	r2, #0
 80032be:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 80032c0:	4bab      	ldr	r3, [pc, #684]	; (8003570 <main+0x330>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	2200      	movs	r2, #0
 80032c6:	639a      	str	r2, [r3, #56]	; 0x38
  __HAL_TIM_SET_AUTORELOAD(&htim3, TIM_KICK_PERI);
 80032c8:	4ba9      	ldr	r3, [pc, #676]	; (8003570 <main+0x330>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80032d0:	62da      	str	r2, [r3, #44]	; 0x2c
 80032d2:	4ba7      	ldr	r3, [pc, #668]	; (8003570 <main+0x330>)
 80032d4:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80032d8:	60da      	str	r2, [r3, #12]
  __HAL_TIM_SET_AUTORELOAD(&htim3, TIM_KICK_PERI);
 80032da:	4ba5      	ldr	r3, [pc, #660]	; (8003570 <main+0x330>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80032e2:	62da      	str	r2, [r3, #44]	; 0x2c
 80032e4:	4ba2      	ldr	r3, [pc, #648]	; (8003570 <main+0x330>)
 80032e6:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80032ea:	60da      	str	r2, [r3, #12]
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80032ec:	2100      	movs	r1, #0
 80032ee:	48a0      	ldr	r0, [pc, #640]	; (8003570 <main+0x330>)
 80032f0:	f005 fd7a 	bl	8008de8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80032f4:	2104      	movs	r1, #4
 80032f6:	489e      	ldr	r0, [pc, #632]	; (8003570 <main+0x330>)
 80032f8:	f005 fd76 	bl	8008de8 <HAL_TIM_PWM_Start>

  // boost
  HAL_TIM_PWM_Init(&htim2);
 80032fc:	489d      	ldr	r0, [pc, #628]	; (8003574 <main+0x334>)
 80032fe:	f005 fd1b 	bl	8008d38 <HAL_TIM_PWM_Init>
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 8003302:	4b9c      	ldr	r3, [pc, #624]	; (8003574 <main+0x334>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	2200      	movs	r2, #0
 8003308:	641a      	str	r2, [r3, #64]	; 0x40
  __HAL_TIM_SET_AUTORELOAD(&htim2, 1000);
 800330a:	4b9a      	ldr	r3, [pc, #616]	; (8003574 <main+0x334>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003312:	62da      	str	r2, [r3, #44]	; 0x2c
 8003314:	4b97      	ldr	r3, [pc, #604]	; (8003574 <main+0x334>)
 8003316:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800331a:	60da      	str	r2, [r3, #12]
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 800331c:	210c      	movs	r1, #12
 800331e:	4895      	ldr	r0, [pc, #596]	; (8003574 <main+0x334>)
 8003320:	f005 fd62 	bl	8008de8 <HAL_TIM_PWM_Start>

  // GD negative PS
  HAL_TIM_PWM_Init(&htim4);
 8003324:	4894      	ldr	r0, [pc, #592]	; (8003578 <main+0x338>)
 8003326:	f005 fd07 	bl	8008d38 <HAL_TIM_PWM_Init>
  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, 1000);
 800332a:	4b93      	ldr	r3, [pc, #588]	; (8003578 <main+0x338>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003332:	639a      	str	r2, [r3, #56]	; 0x38
  __HAL_TIM_SET_AUTORELOAD(&htim4, 2000);
 8003334:	4b90      	ldr	r3, [pc, #576]	; (8003578 <main+0x338>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800333c:	62da      	str	r2, [r3, #44]	; 0x2c
 800333e:	4b8e      	ldr	r3, [pc, #568]	; (8003578 <main+0x338>)
 8003340:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8003344:	60da      	str	r2, [r3, #12]
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8003346:	2104      	movs	r1, #4
 8003348:	488b      	ldr	r0, [pc, #556]	; (8003578 <main+0x338>)
 800334a:	f005 fd4d 	bl	8008de8 <HAL_TIM_PWM_Start>
  HAL_Delay(100);
 800334e:	2064      	movs	r0, #100	; 0x64
 8003350:	f001 f81a 	bl	8004388 <HAL_Delay>
  // wait charging

  // can init
  CAN_Filter_Init();
 8003354:	f7fe f998 	bl	8001688 <CAN_Filter_Init>
  HAL_CAN_Start(&hcan);
 8003358:	4888      	ldr	r0, [pc, #544]	; (800357c <main+0x33c>)
 800335a:	f002 fa6c 	bl	8005836 <HAL_CAN_Start>

  setbuf(stdout, NULL);
 800335e:	4b88      	ldr	r3, [pc, #544]	; (8003580 <main+0x340>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	689b      	ldr	r3, [r3, #8]
 8003364:	2100      	movs	r1, #0
 8003366:	4618      	mov	r0, r3
 8003368:	f008 fa1e 	bl	800b7a8 <setbuf>

  HAL_UART_Init(&huart1);
 800336c:	4885      	ldr	r0, [pc, #532]	; (8003584 <main+0x344>)
 800336e:	f006 fcbf 	bl	8009cf0 <HAL_UART_Init>

  HAL_ADC_Start(&hadc1);
 8003372:	4885      	ldr	r0, [pc, #532]	; (8003588 <main+0x348>)
 8003374:	f001 fa0c 	bl	8004790 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc3);
 8003378:	4884      	ldr	r0, [pc, #528]	; (800358c <main+0x34c>)
 800337a:	f001 fa09 	bl	8004790 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc4);
 800337e:	4884      	ldr	r0, [pc, #528]	; (8003590 <main+0x350>)
 8003380:	f001 fa06 	bl	8004790 <HAL_ADC_Start>

  if (is_connect_ADNS3080()) {
 8003384:	f7fd ff6a 	bl	800125c <is_connect_ADNS3080>
 8003388:	4603      	mov	r3, r0
 800338a:	2b00      	cmp	r3, #0
 800338c:	d00b      	beq.n	80033a6 <main+0x166>
    p("ADNS3080 OK!\n");
 800338e:	4881      	ldr	r0, [pc, #516]	; (8003594 <main+0x354>)
 8003390:	f000 feba 	bl	8004108 <p>
    while (1) {
      /* code */
    }
  }

  init_ADNS3080(true);
 8003394:	2001      	movs	r0, #1
 8003396:	f7fd ff8f 	bl	80012b8 <init_ADNS3080>

  if (isPushedUserSw1()) {
 800339a:	f7fe fbbd 	bl	8001b18 <isPushedUserSw1>
 800339e:	4603      	mov	r3, r0
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d045      	beq.n	8003430 <main+0x1f0>
 80033a4:	e003      	b.n	80033ae <main+0x16e>
    p("ADNS3080 not found...\n");
 80033a6:	487c      	ldr	r0, [pc, #496]	; (8003598 <main+0x358>)
 80033a8:	f000 feae 	bl	8004108 <p>
    while (1) {
 80033ac:	e7fe      	b.n	80033ac <main+0x16c>
    mouseLedEnable();
 80033ae:	f7fe fb27 	bl	8001a00 <mouseLedEnable>

    while (true) {
      // frame_print_ADNS3080();
      HAL_Delay(1);
 80033b2:	2001      	movs	r0, #1
 80033b4:	f000 ffe8 	bl	8004388 <HAL_Delay>

      update_ADNS3080();
 80033b8:	f7fd ffd4 	bl	8001364 <update_ADNS3080>
      p("Xv, %+3d, Yv, %+3d, QL, %4d, PosX, %5.3f, PosY, %5.3f\n", get_DeltaX_ADNS3080(), get_DeltaY_ADNS3080(), get_Qualty_ADNS3080(),(float)get_X_ADNS3080() / 1000 ,(float)get_Y_ADNS3080()/1000 );
 80033bc:	f7fe f826 	bl	800140c <get_DeltaX_ADNS3080>
 80033c0:	4603      	mov	r3, r0
 80033c2:	461e      	mov	r6, r3
 80033c4:	f7fe f82e 	bl	8001424 <get_DeltaY_ADNS3080>
 80033c8:	4603      	mov	r3, r0
 80033ca:	4698      	mov	r8, r3
 80033cc:	f7fe f836 	bl	800143c <get_Qualty_ADNS3080>
 80033d0:	4603      	mov	r3, r0
 80033d2:	4699      	mov	r9, r3
 80033d4:	f7fe f83e 	bl	8001454 <get_X_ADNS3080>
 80033d8:	ee07 0a90 	vmov	s15, r0
 80033dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80033e0:	ed9f 7a6e 	vldr	s14, [pc, #440]	; 800359c <main+0x35c>
 80033e4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80033e8:	ee16 0a90 	vmov	r0, s13
 80033ec:	f7fd f8ac 	bl	8000548 <__aeabi_f2d>
 80033f0:	4604      	mov	r4, r0
 80033f2:	460d      	mov	r5, r1
 80033f4:	f7fe f840 	bl	8001478 <get_Y_ADNS3080>
 80033f8:	ee07 0a90 	vmov	s15, r0
 80033fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003400:	ed9f 7a66 	vldr	s14, [pc, #408]	; 800359c <main+0x35c>
 8003404:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003408:	ee16 0a90 	vmov	r0, s13
 800340c:	f7fd f89c 	bl	8000548 <__aeabi_f2d>
 8003410:	4602      	mov	r2, r0
 8003412:	460b      	mov	r3, r1
 8003414:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003418:	e9cd 4500 	strd	r4, r5, [sp]
 800341c:	464b      	mov	r3, r9
 800341e:	4642      	mov	r2, r8
 8003420:	4631      	mov	r1, r6
 8003422:	485f      	ldr	r0, [pc, #380]	; (80035a0 <main+0x360>)
 8003424:	f000 fe70 	bl	8004108 <p>
      HAL_Delay(10);
 8003428:	200a      	movs	r0, #10
 800342a:	f000 ffad 	bl	8004388 <HAL_Delay>
      HAL_Delay(1);
 800342e:	e7c0      	b.n	80033b2 <main+0x172>
    }
  }
  if (isPushedUserSw2()) {
 8003430:	f7fe fb84 	bl	8001b3c <isPushedUserSw2>
 8003434:	4603      	mov	r3, r0
 8003436:	2b00      	cmp	r3, #0
 8003438:	d007      	beq.n	800344a <main+0x20a>

    mouseLedEnable();
 800343a:	f7fe fae1 	bl	8001a00 <mouseLedEnable>
    while (true) {
      frame_print_ADNS3080();
 800343e:	f7fe f82d 	bl	800149c <frame_print_ADNS3080>
      HAL_Delay(100);
 8003442:	2064      	movs	r0, #100	; 0x64
 8003444:	f000 ffa0 	bl	8004388 <HAL_Delay>
      frame_print_ADNS3080();
 8003448:	e7f9      	b.n	800343e <main+0x1fe>
      // p("\n\n%+3d %+3d %4d\n\n", get_DeltaX_ADNS3080(), get_DeltaY_ADNS3080(),
      // get_Qualty_ADNS3080()); HAL_Delay(100);
    }
  }

  setTargetVoltage(150);
 800344a:	ed9f 0a56 	vldr	s0, [pc, #344]	; 80035a4 <main+0x364>
 800344e:	f7fe fb87 	bl	8001b60 <setTargetVoltage>
  peak.batt_v_min = 30;
 8003452:	4b55      	ldr	r3, [pc, #340]	; (80035a8 <main+0x368>)
 8003454:	4a55      	ldr	r2, [pc, #340]	; (80035ac <main+0x36c>)
 8003456:	601a      	str	r2, [r3, #0]
  peak.gd_16m_min = -10;
 8003458:	4b53      	ldr	r3, [pc, #332]	; (80035a8 <main+0x368>)
 800345a:	4a55      	ldr	r2, [pc, #340]	; (80035b0 <main+0x370>)
 800345c:	60da      	str	r2, [r3, #12]
  peak.gd_16p_min = 20;
 800345e:	4b52      	ldr	r3, [pc, #328]	; (80035a8 <main+0x368>)
 8003460:	4a54      	ldr	r2, [pc, #336]	; (80035b4 <main+0x374>)
 8003462:	609a      	str	r2, [r3, #8]

  connectionTest();
 8003464:	f7ff fae0 	bl	8002a28 <connectionTest>

  uint8_t mouse_read_cnt = 0;
 8003468:	2300      	movs	r3, #0
 800346a:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN WHILE */
  while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    mouse_read_cnt++;
 800346c:	79fb      	ldrb	r3, [r7, #7]
 800346e:	3301      	adds	r3, #1
 8003470:	71fb      	strb	r3, [r7, #7]
    if (mouse_read_cnt > 5){
 8003472:	79fb      	ldrb	r3, [r7, #7]
 8003474:	2b05      	cmp	r3, #5
 8003476:	d914      	bls.n	80034a2 <main+0x262>
      mouse_read_cnt = 0;
 8003478:	2300      	movs	r3, #0
 800347a:	71fb      	strb	r3, [r7, #7]

      // wait 2ms
      update_ADNS3080();
 800347c:	f7fd ff72 	bl	8001364 <update_ADNS3080>
      sendCanMouse(get_DeltaX_ADNS3080(), get_DeltaY_ADNS3080(), get_Qualty_ADNS3080());
 8003480:	f7fd ffc4 	bl	800140c <get_DeltaX_ADNS3080>
 8003484:	4603      	mov	r3, r0
 8003486:	b21c      	sxth	r4, r3
 8003488:	f7fd ffcc 	bl	8001424 <get_DeltaY_ADNS3080>
 800348c:	4603      	mov	r3, r0
 800348e:	b21d      	sxth	r5, r3
 8003490:	f7fd ffd4 	bl	800143c <get_Qualty_ADNS3080>
 8003494:	4603      	mov	r3, r0
 8003496:	b29b      	uxth	r3, r3
 8003498:	461a      	mov	r2, r3
 800349a:	4629      	mov	r1, r5
 800349c:	4620      	mov	r0, r4
 800349e:	f7fe f95b 	bl	8001758 <sendCanMouse>
    }

    stat.system_loop_cnt = htim1.Instance->CNT;
 80034a2:	4b32      	ldr	r3, [pc, #200]	; (800356c <main+0x32c>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034a8:	4a43      	ldr	r2, [pc, #268]	; (80035b8 <main+0x378>)
 80034aa:	6113      	str	r3, [r2, #16]
    while (htim1.Instance->CNT < 2000) {
 80034ac:	bf00      	nop
 80034ae:	4b2f      	ldr	r3, [pc, #188]	; (800356c <main+0x32c>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034b4:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80034b8:	d3f9      	bcc.n	80034ae <main+0x26e>
    }
    htim1.Instance->CNT = htim1.Instance->CNT - 1000;
 80034ba:	4b2c      	ldr	r3, [pc, #176]	; (800356c <main+0x32c>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80034c0:	4b2a      	ldr	r3, [pc, #168]	; (800356c <main+0x32c>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f5a2 727a 	sub.w	r2, r2, #1000	; 0x3e8
 80034c8:	625a      	str	r2, [r3, #36]	; 0x24

    updateADCs();
 80034ca:	f7fe fc49 	bl	8001d60 <updateADCs>
    protecter();
 80034ce:	f7fe fe71 	bl	80021b4 <protecter>
    userInterface();
 80034d2:	f7ff f953 	bl	800277c <userInterface>

    // power SW control (timeout)
    if (power_cmd.sw_enable_cnt > 0) {
 80034d6:	4b39      	ldr	r3, [pc, #228]	; (80035bc <main+0x37c>)
 80034d8:	68db      	ldr	r3, [r3, #12]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	dd0a      	ble.n	80034f4 <main+0x2b4>
      power_cmd.sw_enable_cnt -= 1;
 80034de:	4b37      	ldr	r3, [pc, #220]	; (80035bc <main+0x37c>)
 80034e0:	68db      	ldr	r3, [r3, #12]
 80034e2:	3b01      	subs	r3, #1
 80034e4:	4a35      	ldr	r2, [pc, #212]	; (80035bc <main+0x37c>)
 80034e6:	60d3      	str	r3, [r2, #12]
      setCanEnCmdLedHigh();
 80034e8:	f7fe fae6 	bl	8001ab8 <setCanEnCmdLedHigh>
      stat.power_enabled = true;
 80034ec:	4b32      	ldr	r3, [pc, #200]	; (80035b8 <main+0x378>)
 80034ee:	2201      	movs	r2, #1
 80034f0:	731a      	strb	r2, [r3, #12]
 80034f2:	e004      	b.n	80034fe <main+0x2be>
    } else {
      setCanEnCmdLedLow();
 80034f4:	f7fe faec 	bl	8001ad0 <setCanEnCmdLedLow>
      stat.power_enabled = false;
 80034f8:	4b2f      	ldr	r3, [pc, #188]	; (80035b8 <main+0x378>)
 80034fa:	2200      	movs	r2, #0
 80034fc:	731a      	strb	r2, [r3, #12]
    }

    // stop control
    if (stat.error || !stat.power_enabled) {
 80034fe:	4b2e      	ldr	r3, [pc, #184]	; (80035b8 <main+0x378>)
 8003500:	89db      	ldrh	r3, [r3, #14]
 8003502:	b29b      	uxth	r3, r3
 8003504:	2b00      	cmp	r3, #0
 8003506:	d107      	bne.n	8003518 <main+0x2d8>
 8003508:	4b2b      	ldr	r3, [pc, #172]	; (80035b8 <main+0x378>)
 800350a:	7b1b      	ldrb	r3, [r3, #12]
 800350c:	b2db      	uxtb	r3, r3
 800350e:	f083 0301 	eor.w	r3, r3, #1
 8003512:	b2db      	uxtb	r3, r3
 8003514:	2b00      	cmp	r3, #0
 8003516:	d01a      	beq.n	800354e <main+0x30e>
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8003518:	4b15      	ldr	r3, [pc, #84]	; (8003570 <main+0x330>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	2200      	movs	r2, #0
 800351e:	635a      	str	r2, [r3, #52]	; 0x34
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8003520:	4b13      	ldr	r3, [pc, #76]	; (8003570 <main+0x330>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	2200      	movs	r2, #0
 8003526:	639a      	str	r2, [r3, #56]	; 0x38
      __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 8003528:	4b12      	ldr	r3, [pc, #72]	; (8003574 <main+0x334>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	2200      	movs	r2, #0
 800352e:	641a      	str	r2, [r3, #64]	; 0x40
      powerOutputDisable();
 8003530:	f7fe fa5a 	bl	80019e8 <powerOutputDisable>
      setErrorLedHigh();
 8003534:	f7fe fa78 	bl	8001a28 <setErrorLedHigh>
      setOutSwLedLow();
 8003538:	f7fe fa9a 	bl	8001a70 <setOutSwLedLow>
      mouseLedDisable();
 800353c:	f7fe fa6a 	bl	8001a14 <mouseLedDisable>
      stat.boost_cnt = 0;
 8003540:	4b1d      	ldr	r3, [pc, #116]	; (80035b8 <main+0x378>)
 8003542:	2200      	movs	r2, #0
 8003544:	609a      	str	r2, [r3, #8]
      stat.kick_cnt = 0;
 8003546:	4b1c      	ldr	r3, [pc, #112]	; (80035b8 <main+0x378>)
 8003548:	2200      	movs	r2, #0
 800354a:	605a      	str	r2, [r3, #4]
      continue;
 800354c:	e00b      	b.n	8003566 <main+0x326>
    } else {
        mouseLedEnable();
 800354e:	f7fe fa57 	bl	8001a00 <mouseLedEnable>
      setOutSwLedHigh();
 8003552:	f7fe fa81 	bl	8001a58 <setOutSwLedHigh>
      setErrorLedLow();
 8003556:	f7fe fa73 	bl	8001a40 <setErrorLedLow>
      powerOutputEnable();
 800355a:	f7fe fa39 	bl	80019d0 <powerOutputEnable>
    }

    kickControl();
 800355e:	f7ff f8c5 	bl	80026ec <kickControl>
    boostControl();
 8003562:	f7fe fff1 	bl	8002548 <boostControl>
    mouse_read_cnt++;
 8003566:	e781      	b.n	800346c <main+0x22c>
 8003568:	0800e2b4 	.word	0x0800e2b4
 800356c:	20000520 	.word	0x20000520
 8003570:	200005b8 	.word	0x200005b8
 8003574:	2000056c 	.word	0x2000056c
 8003578:	20000604 	.word	0x20000604
 800357c:	200003e8 	.word	0x200003e8
 8003580:	20000010 	.word	0x20000010
 8003584:	20000650 	.word	0x20000650
 8003588:	200001fc 	.word	0x200001fc
 800358c:	2000024c 	.word	0x2000024c
 8003590:	2000029c 	.word	0x2000029c
 8003594:	0800e2d0 	.word	0x0800e2d0
 8003598:	0800e2e0 	.word	0x0800e2e0
 800359c:	447a0000 	.word	0x447a0000
 80035a0:	0800e2f8 	.word	0x0800e2f8
 80035a4:	43160000 	.word	0x43160000
 80035a8:	20000498 	.word	0x20000498
 80035ac:	41f00000 	.word	0x41f00000
 80035b0:	c1200000 	.word	0xc1200000
 80035b4:	41a00000 	.word	0x41a00000
 80035b8:	20000460 	.word	0x20000460
 80035bc:	2000043c 	.word	0x2000043c

080035c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b09e      	sub	sp, #120	; 0x78
 80035c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80035c6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80035ca:	2228      	movs	r2, #40	; 0x28
 80035cc:	2100      	movs	r1, #0
 80035ce:	4618      	mov	r0, r3
 80035d0:	f007 fc78 	bl	800aec4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80035d4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80035d8:	2200      	movs	r2, #0
 80035da:	601a      	str	r2, [r3, #0]
 80035dc:	605a      	str	r2, [r3, #4]
 80035de:	609a      	str	r2, [r3, #8]
 80035e0:	60da      	str	r2, [r3, #12]
 80035e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80035e4:	463b      	mov	r3, r7
 80035e6:	223c      	movs	r2, #60	; 0x3c
 80035e8:	2100      	movs	r1, #0
 80035ea:	4618      	mov	r0, r3
 80035ec:	f007 fc6a 	bl	800aec4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80035f0:	2301      	movs	r3, #1
 80035f2:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80035f4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80035f8:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80035fa:	2300      	movs	r3, #0
 80035fc:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80035fe:	2301      	movs	r3, #1
 8003600:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003602:	2302      	movs	r3, #2
 8003604:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003606:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800360a:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800360c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8003610:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003612:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003616:	4618      	mov	r0, r3
 8003618:	f003 fa7e 	bl	8006b18 <HAL_RCC_OscConfig>
 800361c:	4603      	mov	r3, r0
 800361e:	2b00      	cmp	r3, #0
 8003620:	d001      	beq.n	8003626 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8003622:	f000 f830 	bl	8003686 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003626:	230f      	movs	r3, #15
 8003628:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800362a:	2302      	movs	r3, #2
 800362c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800362e:	2300      	movs	r3, #0
 8003630:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003632:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003636:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003638:	2300      	movs	r3, #0
 800363a:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800363c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003640:	2102      	movs	r1, #2
 8003642:	4618      	mov	r0, r3
 8003644:	f004 faa6 	bl	8007b94 <HAL_RCC_ClockConfig>
 8003648:	4603      	mov	r3, r0
 800364a:	2b00      	cmp	r3, #0
 800364c:	d001      	beq.n	8003652 <SystemClock_Config+0x92>
  {
    Error_Handler();
 800364e:	f000 f81a 	bl	8003686 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_TIM1
 8003652:	f241 1381 	movw	r3, #4481	; 0x1181
 8003656:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_ADC12|RCC_PERIPHCLK_ADC34;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003658:	2300      	movs	r3, #0
 800365a:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 800365c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003660:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 8003662:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003666:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8003668:	2300      	movs	r3, #0
 800366a:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800366c:	463b      	mov	r3, r7
 800366e:	4618      	mov	r0, r3
 8003670:	f004 fcc6 	bl	8008000 <HAL_RCCEx_PeriphCLKConfig>
 8003674:	4603      	mov	r3, r0
 8003676:	2b00      	cmp	r3, #0
 8003678:	d001      	beq.n	800367e <SystemClock_Config+0xbe>
  {
    Error_Handler();
 800367a:	f000 f804 	bl	8003686 <Error_Handler>
  }
}
 800367e:	bf00      	nop
 8003680:	3778      	adds	r7, #120	; 0x78
 8003682:	46bd      	mov	sp, r7
 8003684:	bd80      	pop	{r7, pc}

08003686 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003686:	b480      	push	{r7}
 8003688:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800368a:	b672      	cpsid	i
}
 800368c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 800368e:	e7fe      	b.n	800368e <Error_Handler+0x8>

08003690 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8003694:	4b1b      	ldr	r3, [pc, #108]	; (8003704 <MX_SPI1_Init+0x74>)
 8003696:	4a1c      	ldr	r2, [pc, #112]	; (8003708 <MX_SPI1_Init+0x78>)
 8003698:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800369a:	4b1a      	ldr	r3, [pc, #104]	; (8003704 <MX_SPI1_Init+0x74>)
 800369c:	f44f 7282 	mov.w	r2, #260	; 0x104
 80036a0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80036a2:	4b18      	ldr	r3, [pc, #96]	; (8003704 <MX_SPI1_Init+0x74>)
 80036a4:	2200      	movs	r2, #0
 80036a6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80036a8:	4b16      	ldr	r3, [pc, #88]	; (8003704 <MX_SPI1_Init+0x74>)
 80036aa:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80036ae:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80036b0:	4b14      	ldr	r3, [pc, #80]	; (8003704 <MX_SPI1_Init+0x74>)
 80036b2:	2202      	movs	r2, #2
 80036b4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80036b6:	4b13      	ldr	r3, [pc, #76]	; (8003704 <MX_SPI1_Init+0x74>)
 80036b8:	2201      	movs	r2, #1
 80036ba:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80036bc:	4b11      	ldr	r3, [pc, #68]	; (8003704 <MX_SPI1_Init+0x74>)
 80036be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80036c2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80036c4:	4b0f      	ldr	r3, [pc, #60]	; (8003704 <MX_SPI1_Init+0x74>)
 80036c6:	2228      	movs	r2, #40	; 0x28
 80036c8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80036ca:	4b0e      	ldr	r3, [pc, #56]	; (8003704 <MX_SPI1_Init+0x74>)
 80036cc:	2200      	movs	r2, #0
 80036ce:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80036d0:	4b0c      	ldr	r3, [pc, #48]	; (8003704 <MX_SPI1_Init+0x74>)
 80036d2:	2200      	movs	r2, #0
 80036d4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80036d6:	4b0b      	ldr	r3, [pc, #44]	; (8003704 <MX_SPI1_Init+0x74>)
 80036d8:	2200      	movs	r2, #0
 80036da:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80036dc:	4b09      	ldr	r3, [pc, #36]	; (8003704 <MX_SPI1_Init+0x74>)
 80036de:	2207      	movs	r2, #7
 80036e0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80036e2:	4b08      	ldr	r3, [pc, #32]	; (8003704 <MX_SPI1_Init+0x74>)
 80036e4:	2200      	movs	r2, #0
 80036e6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80036e8:	4b06      	ldr	r3, [pc, #24]	; (8003704 <MX_SPI1_Init+0x74>)
 80036ea:	2200      	movs	r2, #0
 80036ec:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80036ee:	4805      	ldr	r0, [pc, #20]	; (8003704 <MX_SPI1_Init+0x74>)
 80036f0:	f004 fe36 	bl	8008360 <HAL_SPI_Init>
 80036f4:	4603      	mov	r3, r0
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d001      	beq.n	80036fe <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80036fa:	f7ff ffc4 	bl	8003686 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80036fe:	bf00      	nop
 8003700:	bd80      	pop	{r7, pc}
 8003702:	bf00      	nop
 8003704:	200004b8 	.word	0x200004b8
 8003708:	40013000 	.word	0x40013000

0800370c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b08a      	sub	sp, #40	; 0x28
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003714:	f107 0314 	add.w	r3, r7, #20
 8003718:	2200      	movs	r2, #0
 800371a:	601a      	str	r2, [r3, #0]
 800371c:	605a      	str	r2, [r3, #4]
 800371e:	609a      	str	r2, [r3, #8]
 8003720:	60da      	str	r2, [r3, #12]
 8003722:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a17      	ldr	r2, [pc, #92]	; (8003788 <HAL_SPI_MspInit+0x7c>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d127      	bne.n	800377e <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800372e:	4b17      	ldr	r3, [pc, #92]	; (800378c <HAL_SPI_MspInit+0x80>)
 8003730:	699b      	ldr	r3, [r3, #24]
 8003732:	4a16      	ldr	r2, [pc, #88]	; (800378c <HAL_SPI_MspInit+0x80>)
 8003734:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003738:	6193      	str	r3, [r2, #24]
 800373a:	4b14      	ldr	r3, [pc, #80]	; (800378c <HAL_SPI_MspInit+0x80>)
 800373c:	699b      	ldr	r3, [r3, #24]
 800373e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003742:	613b      	str	r3, [r7, #16]
 8003744:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003746:	4b11      	ldr	r3, [pc, #68]	; (800378c <HAL_SPI_MspInit+0x80>)
 8003748:	695b      	ldr	r3, [r3, #20]
 800374a:	4a10      	ldr	r2, [pc, #64]	; (800378c <HAL_SPI_MspInit+0x80>)
 800374c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003750:	6153      	str	r3, [r2, #20]
 8003752:	4b0e      	ldr	r3, [pc, #56]	; (800378c <HAL_SPI_MspInit+0x80>)
 8003754:	695b      	ldr	r3, [r3, #20]
 8003756:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800375a:	60fb      	str	r3, [r7, #12]
 800375c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800375e:	2338      	movs	r3, #56	; 0x38
 8003760:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003762:	2302      	movs	r3, #2
 8003764:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003766:	2300      	movs	r3, #0
 8003768:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800376a:	2303      	movs	r3, #3
 800376c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800376e:	2305      	movs	r3, #5
 8003770:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003772:	f107 0314 	add.w	r3, r7, #20
 8003776:	4619      	mov	r1, r3
 8003778:	4805      	ldr	r0, [pc, #20]	; (8003790 <HAL_SPI_MspInit+0x84>)
 800377a:	f003 f823 	bl	80067c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800377e:	bf00      	nop
 8003780:	3728      	adds	r7, #40	; 0x28
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}
 8003786:	bf00      	nop
 8003788:	40013000 	.word	0x40013000
 800378c:	40021000 	.word	0x40021000
 8003790:	48000400 	.word	0x48000400

08003794 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003794:	b480      	push	{r7}
 8003796:	b083      	sub	sp, #12
 8003798:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800379a:	4b0f      	ldr	r3, [pc, #60]	; (80037d8 <HAL_MspInit+0x44>)
 800379c:	699b      	ldr	r3, [r3, #24]
 800379e:	4a0e      	ldr	r2, [pc, #56]	; (80037d8 <HAL_MspInit+0x44>)
 80037a0:	f043 0301 	orr.w	r3, r3, #1
 80037a4:	6193      	str	r3, [r2, #24]
 80037a6:	4b0c      	ldr	r3, [pc, #48]	; (80037d8 <HAL_MspInit+0x44>)
 80037a8:	699b      	ldr	r3, [r3, #24]
 80037aa:	f003 0301 	and.w	r3, r3, #1
 80037ae:	607b      	str	r3, [r7, #4]
 80037b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80037b2:	4b09      	ldr	r3, [pc, #36]	; (80037d8 <HAL_MspInit+0x44>)
 80037b4:	69db      	ldr	r3, [r3, #28]
 80037b6:	4a08      	ldr	r2, [pc, #32]	; (80037d8 <HAL_MspInit+0x44>)
 80037b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037bc:	61d3      	str	r3, [r2, #28]
 80037be:	4b06      	ldr	r3, [pc, #24]	; (80037d8 <HAL_MspInit+0x44>)
 80037c0:	69db      	ldr	r3, [r3, #28]
 80037c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037c6:	603b      	str	r3, [r7, #0]
 80037c8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80037ca:	bf00      	nop
 80037cc:	370c      	adds	r7, #12
 80037ce:	46bd      	mov	sp, r7
 80037d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d4:	4770      	bx	lr
 80037d6:	bf00      	nop
 80037d8:	40021000 	.word	0x40021000

080037dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80037dc:	b480      	push	{r7}
 80037de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80037e0:	e7fe      	b.n	80037e0 <NMI_Handler+0x4>

080037e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80037e2:	b480      	push	{r7}
 80037e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80037e6:	e7fe      	b.n	80037e6 <HardFault_Handler+0x4>

080037e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80037e8:	b480      	push	{r7}
 80037ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80037ec:	e7fe      	b.n	80037ec <MemManage_Handler+0x4>

080037ee <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80037ee:	b480      	push	{r7}
 80037f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80037f2:	e7fe      	b.n	80037f2 <BusFault_Handler+0x4>

080037f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80037f4:	b480      	push	{r7}
 80037f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80037f8:	e7fe      	b.n	80037f8 <UsageFault_Handler+0x4>

080037fa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80037fa:	b480      	push	{r7}
 80037fc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80037fe:	bf00      	nop
 8003800:	46bd      	mov	sp, r7
 8003802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003806:	4770      	bx	lr

08003808 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003808:	b480      	push	{r7}
 800380a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800380c:	bf00      	nop
 800380e:	46bd      	mov	sp, r7
 8003810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003814:	4770      	bx	lr

08003816 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003816:	b480      	push	{r7}
 8003818:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800381a:	bf00      	nop
 800381c:	46bd      	mov	sp, r7
 800381e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003822:	4770      	bx	lr

08003824 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003828:	f000 fd8e 	bl	8004348 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800382c:	bf00      	nop
 800382e:	bd80      	pop	{r7, pc}

08003830 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003834:	4802      	ldr	r0, [pc, #8]	; (8003840 <DMA1_Channel1_IRQHandler+0x10>)
 8003836:	f002 feb7 	bl	80065a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800383a:	bf00      	nop
 800383c:	bd80      	pop	{r7, pc}
 800383e:	bf00      	nop
 8003840:	200002ec 	.word	0x200002ec

08003844 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003848:	4802      	ldr	r0, [pc, #8]	; (8003854 <DMA1_Channel4_IRQHandler+0x10>)
 800384a:	f002 fead 	bl	80065a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800384e:	bf00      	nop
 8003850:	bd80      	pop	{r7, pc}
 8003852:	bf00      	nop
 8003854:	200006d8 	.word	0x200006d8

08003858 <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN_RX0 interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 800385c:	4802      	ldr	r0, [pc, #8]	; (8003868 <USB_LP_CAN_RX0_IRQHandler+0x10>)
 800385e:	f002 fa46 	bl	8005cee <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 8003862:	bf00      	nop
 8003864:	bd80      	pop	{r7, pc}
 8003866:	bf00      	nop
 8003868:	200003e8 	.word	0x200003e8

0800386c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003870:	4802      	ldr	r0, [pc, #8]	; (800387c <USART1_IRQHandler+0x10>)
 8003872:	f006 fb07 	bl	8009e84 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003876:	bf00      	nop
 8003878:	bd80      	pop	{r7, pc}
 800387a:	bf00      	nop
 800387c:	20000650 	.word	0x20000650

08003880 <DMA2_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA2 channel2 global interrupt.
  */
void DMA2_Channel2_IRQHandler(void)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */

  /* USER CODE END DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc4);
 8003884:	4802      	ldr	r0, [pc, #8]	; (8003890 <DMA2_Channel2_IRQHandler+0x10>)
 8003886:	f002 fe8f 	bl	80065a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel2_IRQn 1 */

  /* USER CODE END DMA2_Channel2_IRQn 1 */
}
 800388a:	bf00      	nop
 800388c:	bd80      	pop	{r7, pc}
 800388e:	bf00      	nop
 8003890:	20000374 	.word	0x20000374

08003894 <DMA2_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel5 global interrupt.
  */
void DMA2_Channel5_IRQHandler(void)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel5_IRQn 0 */

  /* USER CODE END DMA2_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8003898:	4802      	ldr	r0, [pc, #8]	; (80038a4 <DMA2_Channel5_IRQHandler+0x10>)
 800389a:	f002 fe85 	bl	80065a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel5_IRQn 1 */

  /* USER CODE END DMA2_Channel5_IRQn 1 */
}
 800389e:	bf00      	nop
 80038a0:	bd80      	pop	{r7, pc}
 80038a2:	bf00      	nop
 80038a4:	20000330 	.word	0x20000330

080038a8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80038a8:	b480      	push	{r7}
 80038aa:	af00      	add	r7, sp, #0
	return 1;
 80038ac:	2301      	movs	r3, #1
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	46bd      	mov	sp, r7
 80038b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b6:	4770      	bx	lr

080038b8 <_kill>:

int _kill(int pid, int sig)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b082      	sub	sp, #8
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
 80038c0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80038c2:	f007 fad5 	bl	800ae70 <__errno>
 80038c6:	4603      	mov	r3, r0
 80038c8:	2216      	movs	r2, #22
 80038ca:	601a      	str	r2, [r3, #0]
	return -1;
 80038cc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80038d0:	4618      	mov	r0, r3
 80038d2:	3708      	adds	r7, #8
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}

080038d8 <_exit>:

void _exit (int status)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b082      	sub	sp, #8
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80038e0:	f04f 31ff 	mov.w	r1, #4294967295
 80038e4:	6878      	ldr	r0, [r7, #4]
 80038e6:	f7ff ffe7 	bl	80038b8 <_kill>
	while (1) {}		/* Make sure we hang here */
 80038ea:	e7fe      	b.n	80038ea <_exit+0x12>

080038ec <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b086      	sub	sp, #24
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	60f8      	str	r0, [r7, #12]
 80038f4:	60b9      	str	r1, [r7, #8]
 80038f6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80038f8:	2300      	movs	r3, #0
 80038fa:	617b      	str	r3, [r7, #20]
 80038fc:	e00a      	b.n	8003914 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80038fe:	f3af 8000 	nop.w
 8003902:	4601      	mov	r1, r0
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	1c5a      	adds	r2, r3, #1
 8003908:	60ba      	str	r2, [r7, #8]
 800390a:	b2ca      	uxtb	r2, r1
 800390c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800390e:	697b      	ldr	r3, [r7, #20]
 8003910:	3301      	adds	r3, #1
 8003912:	617b      	str	r3, [r7, #20]
 8003914:	697a      	ldr	r2, [r7, #20]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	429a      	cmp	r2, r3
 800391a:	dbf0      	blt.n	80038fe <_read+0x12>
	}

return len;
 800391c:	687b      	ldr	r3, [r7, #4]
}
 800391e:	4618      	mov	r0, r3
 8003920:	3718      	adds	r7, #24
 8003922:	46bd      	mov	sp, r7
 8003924:	bd80      	pop	{r7, pc}

08003926 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003926:	b580      	push	{r7, lr}
 8003928:	b086      	sub	sp, #24
 800392a:	af00      	add	r7, sp, #0
 800392c:	60f8      	str	r0, [r7, #12]
 800392e:	60b9      	str	r1, [r7, #8]
 8003930:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003932:	2300      	movs	r3, #0
 8003934:	617b      	str	r3, [r7, #20]
 8003936:	e009      	b.n	800394c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003938:	68bb      	ldr	r3, [r7, #8]
 800393a:	1c5a      	adds	r2, r3, #1
 800393c:	60ba      	str	r2, [r7, #8]
 800393e:	781b      	ldrb	r3, [r3, #0]
 8003940:	4618      	mov	r0, r3
 8003942:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003946:	697b      	ldr	r3, [r7, #20]
 8003948:	3301      	adds	r3, #1
 800394a:	617b      	str	r3, [r7, #20]
 800394c:	697a      	ldr	r2, [r7, #20]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	429a      	cmp	r2, r3
 8003952:	dbf1      	blt.n	8003938 <_write+0x12>
	}
	return len;
 8003954:	687b      	ldr	r3, [r7, #4]
}
 8003956:	4618      	mov	r0, r3
 8003958:	3718      	adds	r7, #24
 800395a:	46bd      	mov	sp, r7
 800395c:	bd80      	pop	{r7, pc}

0800395e <_close>:

int _close(int file)
{
 800395e:	b480      	push	{r7}
 8003960:	b083      	sub	sp, #12
 8003962:	af00      	add	r7, sp, #0
 8003964:	6078      	str	r0, [r7, #4]
	return -1;
 8003966:	f04f 33ff 	mov.w	r3, #4294967295
}
 800396a:	4618      	mov	r0, r3
 800396c:	370c      	adds	r7, #12
 800396e:	46bd      	mov	sp, r7
 8003970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003974:	4770      	bx	lr

08003976 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003976:	b480      	push	{r7}
 8003978:	b083      	sub	sp, #12
 800397a:	af00      	add	r7, sp, #0
 800397c:	6078      	str	r0, [r7, #4]
 800397e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003986:	605a      	str	r2, [r3, #4]
	return 0;
 8003988:	2300      	movs	r3, #0
}
 800398a:	4618      	mov	r0, r3
 800398c:	370c      	adds	r7, #12
 800398e:	46bd      	mov	sp, r7
 8003990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003994:	4770      	bx	lr

08003996 <_isatty>:

int _isatty(int file)
{
 8003996:	b480      	push	{r7}
 8003998:	b083      	sub	sp, #12
 800399a:	af00      	add	r7, sp, #0
 800399c:	6078      	str	r0, [r7, #4]
	return 1;
 800399e:	2301      	movs	r3, #1
}
 80039a0:	4618      	mov	r0, r3
 80039a2:	370c      	adds	r7, #12
 80039a4:	46bd      	mov	sp, r7
 80039a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039aa:	4770      	bx	lr

080039ac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80039ac:	b480      	push	{r7}
 80039ae:	b085      	sub	sp, #20
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	60f8      	str	r0, [r7, #12]
 80039b4:	60b9      	str	r1, [r7, #8]
 80039b6:	607a      	str	r2, [r7, #4]
	return 0;
 80039b8:	2300      	movs	r3, #0
}
 80039ba:	4618      	mov	r0, r3
 80039bc:	3714      	adds	r7, #20
 80039be:	46bd      	mov	sp, r7
 80039c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c4:	4770      	bx	lr
	...

080039c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b086      	sub	sp, #24
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80039d0:	4a14      	ldr	r2, [pc, #80]	; (8003a24 <_sbrk+0x5c>)
 80039d2:	4b15      	ldr	r3, [pc, #84]	; (8003a28 <_sbrk+0x60>)
 80039d4:	1ad3      	subs	r3, r2, r3
 80039d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80039dc:	4b13      	ldr	r3, [pc, #76]	; (8003a2c <_sbrk+0x64>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d102      	bne.n	80039ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80039e4:	4b11      	ldr	r3, [pc, #68]	; (8003a2c <_sbrk+0x64>)
 80039e6:	4a12      	ldr	r2, [pc, #72]	; (8003a30 <_sbrk+0x68>)
 80039e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80039ea:	4b10      	ldr	r3, [pc, #64]	; (8003a2c <_sbrk+0x64>)
 80039ec:	681a      	ldr	r2, [r3, #0]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	4413      	add	r3, r2
 80039f2:	693a      	ldr	r2, [r7, #16]
 80039f4:	429a      	cmp	r2, r3
 80039f6:	d207      	bcs.n	8003a08 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80039f8:	f007 fa3a 	bl	800ae70 <__errno>
 80039fc:	4603      	mov	r3, r0
 80039fe:	220c      	movs	r2, #12
 8003a00:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003a02:	f04f 33ff 	mov.w	r3, #4294967295
 8003a06:	e009      	b.n	8003a1c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003a08:	4b08      	ldr	r3, [pc, #32]	; (8003a2c <_sbrk+0x64>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003a0e:	4b07      	ldr	r3, [pc, #28]	; (8003a2c <_sbrk+0x64>)
 8003a10:	681a      	ldr	r2, [r3, #0]
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	4413      	add	r3, r2
 8003a16:	4a05      	ldr	r2, [pc, #20]	; (8003a2c <_sbrk+0x64>)
 8003a18:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
}
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	3718      	adds	r7, #24
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bd80      	pop	{r7, pc}
 8003a24:	20008000 	.word	0x20008000
 8003a28:	00000400 	.word	0x00000400
 8003a2c:	2000051c 	.word	0x2000051c
 8003a30:	20000d80 	.word	0x20000d80

08003a34 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003a34:	b480      	push	{r7}
 8003a36:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003a38:	4b06      	ldr	r3, [pc, #24]	; (8003a54 <SystemInit+0x20>)
 8003a3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a3e:	4a05      	ldr	r2, [pc, #20]	; (8003a54 <SystemInit+0x20>)
 8003a40:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003a44:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003a48:	bf00      	nop
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a50:	4770      	bx	lr
 8003a52:	bf00      	nop
 8003a54:	e000ed00 	.word	0xe000ed00

08003a58 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b088      	sub	sp, #32
 8003a5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003a5e:	f107 0310 	add.w	r3, r7, #16
 8003a62:	2200      	movs	r2, #0
 8003a64:	601a      	str	r2, [r3, #0]
 8003a66:	605a      	str	r2, [r3, #4]
 8003a68:	609a      	str	r2, [r3, #8]
 8003a6a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a6c:	1d3b      	adds	r3, r7, #4
 8003a6e:	2200      	movs	r2, #0
 8003a70:	601a      	str	r2, [r3, #0]
 8003a72:	605a      	str	r2, [r3, #4]
 8003a74:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003a76:	4b20      	ldr	r3, [pc, #128]	; (8003af8 <MX_TIM1_Init+0xa0>)
 8003a78:	4a20      	ldr	r2, [pc, #128]	; (8003afc <MX_TIM1_Init+0xa4>)
 8003a7a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72;
 8003a7c:	4b1e      	ldr	r3, [pc, #120]	; (8003af8 <MX_TIM1_Init+0xa0>)
 8003a7e:	2248      	movs	r2, #72	; 0x48
 8003a80:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a82:	4b1d      	ldr	r3, [pc, #116]	; (8003af8 <MX_TIM1_Init+0xa0>)
 8003a84:	2200      	movs	r2, #0
 8003a86:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8003a88:	4b1b      	ldr	r3, [pc, #108]	; (8003af8 <MX_TIM1_Init+0xa0>)
 8003a8a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003a8e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a90:	4b19      	ldr	r3, [pc, #100]	; (8003af8 <MX_TIM1_Init+0xa0>)
 8003a92:	2200      	movs	r2, #0
 8003a94:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003a96:	4b18      	ldr	r3, [pc, #96]	; (8003af8 <MX_TIM1_Init+0xa0>)
 8003a98:	2200      	movs	r2, #0
 8003a9a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003a9c:	4b16      	ldr	r3, [pc, #88]	; (8003af8 <MX_TIM1_Init+0xa0>)
 8003a9e:	2280      	movs	r2, #128	; 0x80
 8003aa0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003aa2:	4815      	ldr	r0, [pc, #84]	; (8003af8 <MX_TIM1_Init+0xa0>)
 8003aa4:	f005 f88e 	bl	8008bc4 <HAL_TIM_Base_Init>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d001      	beq.n	8003ab2 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8003aae:	f7ff fdea 	bl	8003686 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003ab2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003ab6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003ab8:	f107 0310 	add.w	r3, r7, #16
 8003abc:	4619      	mov	r1, r3
 8003abe:	480e      	ldr	r0, [pc, #56]	; (8003af8 <MX_TIM1_Init+0xa0>)
 8003ac0:	f005 fba6 	bl	8009210 <HAL_TIM_ConfigClockSource>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d001      	beq.n	8003ace <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8003aca:	f7ff fddc 	bl	8003686 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003ace:	2300      	movs	r3, #0
 8003ad0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003ada:	1d3b      	adds	r3, r7, #4
 8003adc:	4619      	mov	r1, r3
 8003ade:	4806      	ldr	r0, [pc, #24]	; (8003af8 <MX_TIM1_Init+0xa0>)
 8003ae0:	f006 f886 	bl	8009bf0 <HAL_TIMEx_MasterConfigSynchronization>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d001      	beq.n	8003aee <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8003aea:	f7ff fdcc 	bl	8003686 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003aee:	bf00      	nop
 8003af0:	3720      	adds	r7, #32
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}
 8003af6:	bf00      	nop
 8003af8:	20000520 	.word	0x20000520
 8003afc:	40012c00 	.word	0x40012c00

08003b00 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b08a      	sub	sp, #40	; 0x28
 8003b04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003b06:	f107 031c 	add.w	r3, r7, #28
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	601a      	str	r2, [r3, #0]
 8003b0e:	605a      	str	r2, [r3, #4]
 8003b10:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003b12:	463b      	mov	r3, r7
 8003b14:	2200      	movs	r2, #0
 8003b16:	601a      	str	r2, [r3, #0]
 8003b18:	605a      	str	r2, [r3, #4]
 8003b1a:	609a      	str	r2, [r3, #8]
 8003b1c:	60da      	str	r2, [r3, #12]
 8003b1e:	611a      	str	r2, [r3, #16]
 8003b20:	615a      	str	r2, [r3, #20]
 8003b22:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003b24:	4b22      	ldr	r3, [pc, #136]	; (8003bb0 <MX_TIM2_Init+0xb0>)
 8003b26:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003b2a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8003b2c:	4b20      	ldr	r3, [pc, #128]	; (8003bb0 <MX_TIM2_Init+0xb0>)
 8003b2e:	2200      	movs	r2, #0
 8003b30:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b32:	4b1f      	ldr	r3, [pc, #124]	; (8003bb0 <MX_TIM2_Init+0xb0>)
 8003b34:	2200      	movs	r2, #0
 8003b36:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2000;
 8003b38:	4b1d      	ldr	r3, [pc, #116]	; (8003bb0 <MX_TIM2_Init+0xb0>)
 8003b3a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8003b3e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003b40:	4b1b      	ldr	r3, [pc, #108]	; (8003bb0 <MX_TIM2_Init+0xb0>)
 8003b42:	2200      	movs	r2, #0
 8003b44:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003b46:	4b1a      	ldr	r3, [pc, #104]	; (8003bb0 <MX_TIM2_Init+0xb0>)
 8003b48:	2200      	movs	r2, #0
 8003b4a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003b4c:	4818      	ldr	r0, [pc, #96]	; (8003bb0 <MX_TIM2_Init+0xb0>)
 8003b4e:	f005 f8f3 	bl	8008d38 <HAL_TIM_PWM_Init>
 8003b52:	4603      	mov	r3, r0
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d001      	beq.n	8003b5c <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8003b58:	f7ff fd95 	bl	8003686 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003b60:	2300      	movs	r3, #0
 8003b62:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003b64:	f107 031c 	add.w	r3, r7, #28
 8003b68:	4619      	mov	r1, r3
 8003b6a:	4811      	ldr	r0, [pc, #68]	; (8003bb0 <MX_TIM2_Init+0xb0>)
 8003b6c:	f006 f840 	bl	8009bf0 <HAL_TIMEx_MasterConfigSynchronization>
 8003b70:	4603      	mov	r3, r0
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d001      	beq.n	8003b7a <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8003b76:	f7ff fd86 	bl	8003686 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003b7a:	2360      	movs	r3, #96	; 0x60
 8003b7c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003b7e:	2300      	movs	r3, #0
 8003b80:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003b82:	2300      	movs	r3, #0
 8003b84:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003b86:	2300      	movs	r3, #0
 8003b88:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003b8a:	463b      	mov	r3, r7
 8003b8c:	220c      	movs	r2, #12
 8003b8e:	4619      	mov	r1, r3
 8003b90:	4807      	ldr	r0, [pc, #28]	; (8003bb0 <MX_TIM2_Init+0xb0>)
 8003b92:	f005 fa29 	bl	8008fe8 <HAL_TIM_PWM_ConfigChannel>
 8003b96:	4603      	mov	r3, r0
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d001      	beq.n	8003ba0 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8003b9c:	f7ff fd73 	bl	8003686 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003ba0:	4803      	ldr	r0, [pc, #12]	; (8003bb0 <MX_TIM2_Init+0xb0>)
 8003ba2:	f000 f92d 	bl	8003e00 <HAL_TIM_MspPostInit>

}
 8003ba6:	bf00      	nop
 8003ba8:	3728      	adds	r7, #40	; 0x28
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bd80      	pop	{r7, pc}
 8003bae:	bf00      	nop
 8003bb0:	2000056c 	.word	0x2000056c

08003bb4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b08a      	sub	sp, #40	; 0x28
 8003bb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003bba:	f107 031c 	add.w	r3, r7, #28
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	601a      	str	r2, [r3, #0]
 8003bc2:	605a      	str	r2, [r3, #4]
 8003bc4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003bc6:	463b      	mov	r3, r7
 8003bc8:	2200      	movs	r2, #0
 8003bca:	601a      	str	r2, [r3, #0]
 8003bcc:	605a      	str	r2, [r3, #4]
 8003bce:	609a      	str	r2, [r3, #8]
 8003bd0:	60da      	str	r2, [r3, #12]
 8003bd2:	611a      	str	r2, [r3, #16]
 8003bd4:	615a      	str	r2, [r3, #20]
 8003bd6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003bd8:	4b27      	ldr	r3, [pc, #156]	; (8003c78 <MX_TIM3_Init+0xc4>)
 8003bda:	4a28      	ldr	r2, [pc, #160]	; (8003c7c <MX_TIM3_Init+0xc8>)
 8003bdc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003bde:	4b26      	ldr	r3, [pc, #152]	; (8003c78 <MX_TIM3_Init+0xc4>)
 8003be0:	2200      	movs	r2, #0
 8003be2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003be4:	4b24      	ldr	r3, [pc, #144]	; (8003c78 <MX_TIM3_Init+0xc4>)
 8003be6:	2200      	movs	r2, #0
 8003be8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 3600;
 8003bea:	4b23      	ldr	r3, [pc, #140]	; (8003c78 <MX_TIM3_Init+0xc4>)
 8003bec:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 8003bf0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003bf2:	4b21      	ldr	r3, [pc, #132]	; (8003c78 <MX_TIM3_Init+0xc4>)
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003bf8:	4b1f      	ldr	r3, [pc, #124]	; (8003c78 <MX_TIM3_Init+0xc4>)
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003bfe:	481e      	ldr	r0, [pc, #120]	; (8003c78 <MX_TIM3_Init+0xc4>)
 8003c00:	f005 f89a 	bl	8008d38 <HAL_TIM_PWM_Init>
 8003c04:	4603      	mov	r3, r0
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d001      	beq.n	8003c0e <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8003c0a:	f7ff fd3c 	bl	8003686 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003c0e:	2300      	movs	r3, #0
 8003c10:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003c12:	2300      	movs	r3, #0
 8003c14:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003c16:	f107 031c 	add.w	r3, r7, #28
 8003c1a:	4619      	mov	r1, r3
 8003c1c:	4816      	ldr	r0, [pc, #88]	; (8003c78 <MX_TIM3_Init+0xc4>)
 8003c1e:	f005 ffe7 	bl	8009bf0 <HAL_TIMEx_MasterConfigSynchronization>
 8003c22:	4603      	mov	r3, r0
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d001      	beq.n	8003c2c <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8003c28:	f7ff fd2d 	bl	8003686 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003c2c:	2360      	movs	r3, #96	; 0x60
 8003c2e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003c30:	2300      	movs	r3, #0
 8003c32:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003c34:	2300      	movs	r3, #0
 8003c36:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003c38:	2300      	movs	r3, #0
 8003c3a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003c3c:	463b      	mov	r3, r7
 8003c3e:	2200      	movs	r2, #0
 8003c40:	4619      	mov	r1, r3
 8003c42:	480d      	ldr	r0, [pc, #52]	; (8003c78 <MX_TIM3_Init+0xc4>)
 8003c44:	f005 f9d0 	bl	8008fe8 <HAL_TIM_PWM_ConfigChannel>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d001      	beq.n	8003c52 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8003c4e:	f7ff fd1a 	bl	8003686 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003c52:	463b      	mov	r3, r7
 8003c54:	2204      	movs	r2, #4
 8003c56:	4619      	mov	r1, r3
 8003c58:	4807      	ldr	r0, [pc, #28]	; (8003c78 <MX_TIM3_Init+0xc4>)
 8003c5a:	f005 f9c5 	bl	8008fe8 <HAL_TIM_PWM_ConfigChannel>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d001      	beq.n	8003c68 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8003c64:	f7ff fd0f 	bl	8003686 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003c68:	4803      	ldr	r0, [pc, #12]	; (8003c78 <MX_TIM3_Init+0xc4>)
 8003c6a:	f000 f8c9 	bl	8003e00 <HAL_TIM_MspPostInit>

}
 8003c6e:	bf00      	nop
 8003c70:	3728      	adds	r7, #40	; 0x28
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}
 8003c76:	bf00      	nop
 8003c78:	200005b8 	.word	0x200005b8
 8003c7c:	40000400 	.word	0x40000400

08003c80 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b08a      	sub	sp, #40	; 0x28
 8003c84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003c86:	f107 031c 	add.w	r3, r7, #28
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	601a      	str	r2, [r3, #0]
 8003c8e:	605a      	str	r2, [r3, #4]
 8003c90:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003c92:	463b      	mov	r3, r7
 8003c94:	2200      	movs	r2, #0
 8003c96:	601a      	str	r2, [r3, #0]
 8003c98:	605a      	str	r2, [r3, #4]
 8003c9a:	609a      	str	r2, [r3, #8]
 8003c9c:	60da      	str	r2, [r3, #12]
 8003c9e:	611a      	str	r2, [r3, #16]
 8003ca0:	615a      	str	r2, [r3, #20]
 8003ca2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003ca4:	4b21      	ldr	r3, [pc, #132]	; (8003d2c <MX_TIM4_Init+0xac>)
 8003ca6:	4a22      	ldr	r2, [pc, #136]	; (8003d30 <MX_TIM4_Init+0xb0>)
 8003ca8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8003caa:	4b20      	ldr	r3, [pc, #128]	; (8003d2c <MX_TIM4_Init+0xac>)
 8003cac:	2200      	movs	r2, #0
 8003cae:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003cb0:	4b1e      	ldr	r3, [pc, #120]	; (8003d2c <MX_TIM4_Init+0xac>)
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 3600;
 8003cb6:	4b1d      	ldr	r3, [pc, #116]	; (8003d2c <MX_TIM4_Init+0xac>)
 8003cb8:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 8003cbc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003cbe:	4b1b      	ldr	r3, [pc, #108]	; (8003d2c <MX_TIM4_Init+0xac>)
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003cc4:	4b19      	ldr	r3, [pc, #100]	; (8003d2c <MX_TIM4_Init+0xac>)
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8003cca:	4818      	ldr	r0, [pc, #96]	; (8003d2c <MX_TIM4_Init+0xac>)
 8003ccc:	f005 f834 	bl	8008d38 <HAL_TIM_PWM_Init>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d001      	beq.n	8003cda <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 8003cd6:	f7ff fcd6 	bl	8003686 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003cda:	2300      	movs	r3, #0
 8003cdc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003cde:	2300      	movs	r3, #0
 8003ce0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003ce2:	f107 031c 	add.w	r3, r7, #28
 8003ce6:	4619      	mov	r1, r3
 8003ce8:	4810      	ldr	r0, [pc, #64]	; (8003d2c <MX_TIM4_Init+0xac>)
 8003cea:	f005 ff81 	bl	8009bf0 <HAL_TIMEx_MasterConfigSynchronization>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d001      	beq.n	8003cf8 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8003cf4:	f7ff fcc7 	bl	8003686 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003cf8:	2360      	movs	r3, #96	; 0x60
 8003cfa:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003d00:	2300      	movs	r3, #0
 8003d02:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003d04:	2300      	movs	r3, #0
 8003d06:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003d08:	463b      	mov	r3, r7
 8003d0a:	2204      	movs	r2, #4
 8003d0c:	4619      	mov	r1, r3
 8003d0e:	4807      	ldr	r0, [pc, #28]	; (8003d2c <MX_TIM4_Init+0xac>)
 8003d10:	f005 f96a 	bl	8008fe8 <HAL_TIM_PWM_ConfigChannel>
 8003d14:	4603      	mov	r3, r0
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d001      	beq.n	8003d1e <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 8003d1a:	f7ff fcb4 	bl	8003686 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8003d1e:	4803      	ldr	r0, [pc, #12]	; (8003d2c <MX_TIM4_Init+0xac>)
 8003d20:	f000 f86e 	bl	8003e00 <HAL_TIM_MspPostInit>

}
 8003d24:	bf00      	nop
 8003d26:	3728      	adds	r7, #40	; 0x28
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	bd80      	pop	{r7, pc}
 8003d2c:	20000604 	.word	0x20000604
 8003d30:	40000800 	.word	0x40000800

08003d34 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003d34:	b480      	push	{r7}
 8003d36:	b085      	sub	sp, #20
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4a0a      	ldr	r2, [pc, #40]	; (8003d6c <HAL_TIM_Base_MspInit+0x38>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d10b      	bne.n	8003d5e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003d46:	4b0a      	ldr	r3, [pc, #40]	; (8003d70 <HAL_TIM_Base_MspInit+0x3c>)
 8003d48:	699b      	ldr	r3, [r3, #24]
 8003d4a:	4a09      	ldr	r2, [pc, #36]	; (8003d70 <HAL_TIM_Base_MspInit+0x3c>)
 8003d4c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003d50:	6193      	str	r3, [r2, #24]
 8003d52:	4b07      	ldr	r3, [pc, #28]	; (8003d70 <HAL_TIM_Base_MspInit+0x3c>)
 8003d54:	699b      	ldr	r3, [r3, #24]
 8003d56:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d5a:	60fb      	str	r3, [r7, #12]
 8003d5c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8003d5e:	bf00      	nop
 8003d60:	3714      	adds	r7, #20
 8003d62:	46bd      	mov	sp, r7
 8003d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d68:	4770      	bx	lr
 8003d6a:	bf00      	nop
 8003d6c:	40012c00 	.word	0x40012c00
 8003d70:	40021000 	.word	0x40021000

08003d74 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8003d74:	b480      	push	{r7}
 8003d76:	b087      	sub	sp, #28
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d84:	d10c      	bne.n	8003da0 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003d86:	4b1b      	ldr	r3, [pc, #108]	; (8003df4 <HAL_TIM_PWM_MspInit+0x80>)
 8003d88:	69db      	ldr	r3, [r3, #28]
 8003d8a:	4a1a      	ldr	r2, [pc, #104]	; (8003df4 <HAL_TIM_PWM_MspInit+0x80>)
 8003d8c:	f043 0301 	orr.w	r3, r3, #1
 8003d90:	61d3      	str	r3, [r2, #28]
 8003d92:	4b18      	ldr	r3, [pc, #96]	; (8003df4 <HAL_TIM_PWM_MspInit+0x80>)
 8003d94:	69db      	ldr	r3, [r3, #28]
 8003d96:	f003 0301 	and.w	r3, r3, #1
 8003d9a:	617b      	str	r3, [r7, #20]
 8003d9c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8003d9e:	e022      	b.n	8003de6 <HAL_TIM_PWM_MspInit+0x72>
  else if(tim_pwmHandle->Instance==TIM3)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a14      	ldr	r2, [pc, #80]	; (8003df8 <HAL_TIM_PWM_MspInit+0x84>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d10c      	bne.n	8003dc4 <HAL_TIM_PWM_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003daa:	4b12      	ldr	r3, [pc, #72]	; (8003df4 <HAL_TIM_PWM_MspInit+0x80>)
 8003dac:	69db      	ldr	r3, [r3, #28]
 8003dae:	4a11      	ldr	r2, [pc, #68]	; (8003df4 <HAL_TIM_PWM_MspInit+0x80>)
 8003db0:	f043 0302 	orr.w	r3, r3, #2
 8003db4:	61d3      	str	r3, [r2, #28]
 8003db6:	4b0f      	ldr	r3, [pc, #60]	; (8003df4 <HAL_TIM_PWM_MspInit+0x80>)
 8003db8:	69db      	ldr	r3, [r3, #28]
 8003dba:	f003 0302 	and.w	r3, r3, #2
 8003dbe:	613b      	str	r3, [r7, #16]
 8003dc0:	693b      	ldr	r3, [r7, #16]
}
 8003dc2:	e010      	b.n	8003de6 <HAL_TIM_PWM_MspInit+0x72>
  else if(tim_pwmHandle->Instance==TIM4)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	4a0c      	ldr	r2, [pc, #48]	; (8003dfc <HAL_TIM_PWM_MspInit+0x88>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d10b      	bne.n	8003de6 <HAL_TIM_PWM_MspInit+0x72>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003dce:	4b09      	ldr	r3, [pc, #36]	; (8003df4 <HAL_TIM_PWM_MspInit+0x80>)
 8003dd0:	69db      	ldr	r3, [r3, #28]
 8003dd2:	4a08      	ldr	r2, [pc, #32]	; (8003df4 <HAL_TIM_PWM_MspInit+0x80>)
 8003dd4:	f043 0304 	orr.w	r3, r3, #4
 8003dd8:	61d3      	str	r3, [r2, #28]
 8003dda:	4b06      	ldr	r3, [pc, #24]	; (8003df4 <HAL_TIM_PWM_MspInit+0x80>)
 8003ddc:	69db      	ldr	r3, [r3, #28]
 8003dde:	f003 0304 	and.w	r3, r3, #4
 8003de2:	60fb      	str	r3, [r7, #12]
 8003de4:	68fb      	ldr	r3, [r7, #12]
}
 8003de6:	bf00      	nop
 8003de8:	371c      	adds	r7, #28
 8003dea:	46bd      	mov	sp, r7
 8003dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df0:	4770      	bx	lr
 8003df2:	bf00      	nop
 8003df4:	40021000 	.word	0x40021000
 8003df8:	40000400 	.word	0x40000400
 8003dfc:	40000800 	.word	0x40000800

08003e00 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b08a      	sub	sp, #40	; 0x28
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e08:	f107 0314 	add.w	r3, r7, #20
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	601a      	str	r2, [r3, #0]
 8003e10:	605a      	str	r2, [r3, #4]
 8003e12:	609a      	str	r2, [r3, #8]
 8003e14:	60da      	str	r2, [r3, #12]
 8003e16:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e20:	d11d      	bne.n	8003e5e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e22:	4b33      	ldr	r3, [pc, #204]	; (8003ef0 <HAL_TIM_MspPostInit+0xf0>)
 8003e24:	695b      	ldr	r3, [r3, #20]
 8003e26:	4a32      	ldr	r2, [pc, #200]	; (8003ef0 <HAL_TIM_MspPostInit+0xf0>)
 8003e28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e2c:	6153      	str	r3, [r2, #20]
 8003e2e:	4b30      	ldr	r3, [pc, #192]	; (8003ef0 <HAL_TIM_MspPostInit+0xf0>)
 8003e30:	695b      	ldr	r3, [r3, #20]
 8003e32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e36:	613b      	str	r3, [r7, #16]
 8003e38:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = BOOST_SW_Pin;
 8003e3a:	2308      	movs	r3, #8
 8003e3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e3e:	2302      	movs	r3, #2
 8003e40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e42:	2300      	movs	r3, #0
 8003e44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e46:	2300      	movs	r3, #0
 8003e48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BOOST_SW_GPIO_Port, &GPIO_InitStruct);
 8003e4e:	f107 0314 	add.w	r3, r7, #20
 8003e52:	4619      	mov	r1, r3
 8003e54:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e58:	f002 fcb4 	bl	80067c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8003e5c:	e043      	b.n	8003ee6 <HAL_TIM_MspPostInit+0xe6>
  else if(timHandle->Instance==TIM3)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	4a24      	ldr	r2, [pc, #144]	; (8003ef4 <HAL_TIM_MspPostInit+0xf4>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d11d      	bne.n	8003ea4 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e68:	4b21      	ldr	r3, [pc, #132]	; (8003ef0 <HAL_TIM_MspPostInit+0xf0>)
 8003e6a:	695b      	ldr	r3, [r3, #20]
 8003e6c:	4a20      	ldr	r2, [pc, #128]	; (8003ef0 <HAL_TIM_MspPostInit+0xf0>)
 8003e6e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e72:	6153      	str	r3, [r2, #20]
 8003e74:	4b1e      	ldr	r3, [pc, #120]	; (8003ef0 <HAL_TIM_MspPostInit+0xf0>)
 8003e76:	695b      	ldr	r3, [r3, #20]
 8003e78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e7c:	60fb      	str	r3, [r7, #12]
 8003e7e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = KICK_1_Pin|KICK_2_Pin;
 8003e80:	23c0      	movs	r3, #192	; 0xc0
 8003e82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e84:	2302      	movs	r3, #2
 8003e86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e88:	2300      	movs	r3, #0
 8003e8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003e90:	2302      	movs	r3, #2
 8003e92:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e94:	f107 0314 	add.w	r3, r7, #20
 8003e98:	4619      	mov	r1, r3
 8003e9a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e9e:	f002 fc91 	bl	80067c4 <HAL_GPIO_Init>
}
 8003ea2:	e020      	b.n	8003ee6 <HAL_TIM_MspPostInit+0xe6>
  else if(timHandle->Instance==TIM4)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	4a13      	ldr	r2, [pc, #76]	; (8003ef8 <HAL_TIM_MspPostInit+0xf8>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d11b      	bne.n	8003ee6 <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003eae:	4b10      	ldr	r3, [pc, #64]	; (8003ef0 <HAL_TIM_MspPostInit+0xf0>)
 8003eb0:	695b      	ldr	r3, [r3, #20]
 8003eb2:	4a0f      	ldr	r2, [pc, #60]	; (8003ef0 <HAL_TIM_MspPostInit+0xf0>)
 8003eb4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003eb8:	6153      	str	r3, [r2, #20]
 8003eba:	4b0d      	ldr	r3, [pc, #52]	; (8003ef0 <HAL_TIM_MspPostInit+0xf0>)
 8003ebc:	695b      	ldr	r3, [r3, #20]
 8003ebe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ec2:	60bb      	str	r3, [r7, #8]
 8003ec4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GD_16M_PWM_Pin;
 8003ec6:	2380      	movs	r3, #128	; 0x80
 8003ec8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003eca:	2302      	movs	r3, #2
 8003ecc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ece:	2300      	movs	r3, #0
 8003ed0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003ed6:	2302      	movs	r3, #2
 8003ed8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GD_16M_PWM_GPIO_Port, &GPIO_InitStruct);
 8003eda:	f107 0314 	add.w	r3, r7, #20
 8003ede:	4619      	mov	r1, r3
 8003ee0:	4806      	ldr	r0, [pc, #24]	; (8003efc <HAL_TIM_MspPostInit+0xfc>)
 8003ee2:	f002 fc6f 	bl	80067c4 <HAL_GPIO_Init>
}
 8003ee6:	bf00      	nop
 8003ee8:	3728      	adds	r7, #40	; 0x28
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bd80      	pop	{r7, pc}
 8003eee:	bf00      	nop
 8003ef0:	40021000 	.word	0x40021000
 8003ef4:	40000400 	.word	0x40000400
 8003ef8:	40000800 	.word	0x40000800
 8003efc:	48000400 	.word	0x48000400

08003f00 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003f04:	4b13      	ldr	r3, [pc, #76]	; (8003f54 <MX_USART1_UART_Init+0x54>)
 8003f06:	4a14      	ldr	r2, [pc, #80]	; (8003f58 <MX_USART1_UART_Init+0x58>)
 8003f08:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 2000000;
 8003f0a:	4b12      	ldr	r3, [pc, #72]	; (8003f54 <MX_USART1_UART_Init+0x54>)
 8003f0c:	4a13      	ldr	r2, [pc, #76]	; (8003f5c <MX_USART1_UART_Init+0x5c>)
 8003f0e:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003f10:	4b10      	ldr	r3, [pc, #64]	; (8003f54 <MX_USART1_UART_Init+0x54>)
 8003f12:	2200      	movs	r2, #0
 8003f14:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003f16:	4b0f      	ldr	r3, [pc, #60]	; (8003f54 <MX_USART1_UART_Init+0x54>)
 8003f18:	2200      	movs	r2, #0
 8003f1a:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003f1c:	4b0d      	ldr	r3, [pc, #52]	; (8003f54 <MX_USART1_UART_Init+0x54>)
 8003f1e:	2200      	movs	r2, #0
 8003f20:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003f22:	4b0c      	ldr	r3, [pc, #48]	; (8003f54 <MX_USART1_UART_Init+0x54>)
 8003f24:	220c      	movs	r2, #12
 8003f26:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003f28:	4b0a      	ldr	r3, [pc, #40]	; (8003f54 <MX_USART1_UART_Init+0x54>)
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003f2e:	4b09      	ldr	r3, [pc, #36]	; (8003f54 <MX_USART1_UART_Init+0x54>)
 8003f30:	2200      	movs	r2, #0
 8003f32:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003f34:	4b07      	ldr	r3, [pc, #28]	; (8003f54 <MX_USART1_UART_Init+0x54>)
 8003f36:	2200      	movs	r2, #0
 8003f38:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003f3a:	4b06      	ldr	r3, [pc, #24]	; (8003f54 <MX_USART1_UART_Init+0x54>)
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003f40:	4804      	ldr	r0, [pc, #16]	; (8003f54 <MX_USART1_UART_Init+0x54>)
 8003f42:	f005 fed5 	bl	8009cf0 <HAL_UART_Init>
 8003f46:	4603      	mov	r3, r0
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d001      	beq.n	8003f50 <MX_USART1_UART_Init+0x50>
  {
    Error_Handler();
 8003f4c:	f7ff fb9b 	bl	8003686 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003f50:	bf00      	nop
 8003f52:	bd80      	pop	{r7, pc}
 8003f54:	20000650 	.word	0x20000650
 8003f58:	40013800 	.word	0x40013800
 8003f5c:	001e8480 	.word	0x001e8480

08003f60 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b08a      	sub	sp, #40	; 0x28
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f68:	f107 0314 	add.w	r3, r7, #20
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	601a      	str	r2, [r3, #0]
 8003f70:	605a      	str	r2, [r3, #4]
 8003f72:	609a      	str	r2, [r3, #8]
 8003f74:	60da      	str	r2, [r3, #12]
 8003f76:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4a2f      	ldr	r2, [pc, #188]	; (800403c <HAL_UART_MspInit+0xdc>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d157      	bne.n	8004032 <HAL_UART_MspInit+0xd2>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003f82:	4b2f      	ldr	r3, [pc, #188]	; (8004040 <HAL_UART_MspInit+0xe0>)
 8003f84:	699b      	ldr	r3, [r3, #24]
 8003f86:	4a2e      	ldr	r2, [pc, #184]	; (8004040 <HAL_UART_MspInit+0xe0>)
 8003f88:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003f8c:	6193      	str	r3, [r2, #24]
 8003f8e:	4b2c      	ldr	r3, [pc, #176]	; (8004040 <HAL_UART_MspInit+0xe0>)
 8003f90:	699b      	ldr	r3, [r3, #24]
 8003f92:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f96:	613b      	str	r3, [r7, #16]
 8003f98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f9a:	4b29      	ldr	r3, [pc, #164]	; (8004040 <HAL_UART_MspInit+0xe0>)
 8003f9c:	695b      	ldr	r3, [r3, #20]
 8003f9e:	4a28      	ldr	r2, [pc, #160]	; (8004040 <HAL_UART_MspInit+0xe0>)
 8003fa0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003fa4:	6153      	str	r3, [r2, #20]
 8003fa6:	4b26      	ldr	r3, [pc, #152]	; (8004040 <HAL_UART_MspInit+0xe0>)
 8003fa8:	695b      	ldr	r3, [r3, #20]
 8003faa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fae:	60fb      	str	r3, [r7, #12]
 8003fb0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003fb2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003fb6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fb8:	2302      	movs	r3, #2
 8003fba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003fc0:	2303      	movs	r3, #3
 8003fc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003fc4:	2307      	movs	r3, #7
 8003fc6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fc8:	f107 0314 	add.w	r3, r7, #20
 8003fcc:	4619      	mov	r1, r3
 8003fce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003fd2:	f002 fbf7 	bl	80067c4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8003fd6:	4b1b      	ldr	r3, [pc, #108]	; (8004044 <HAL_UART_MspInit+0xe4>)
 8003fd8:	4a1b      	ldr	r2, [pc, #108]	; (8004048 <HAL_UART_MspInit+0xe8>)
 8003fda:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003fdc:	4b19      	ldr	r3, [pc, #100]	; (8004044 <HAL_UART_MspInit+0xe4>)
 8003fde:	2210      	movs	r2, #16
 8003fe0:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003fe2:	4b18      	ldr	r3, [pc, #96]	; (8004044 <HAL_UART_MspInit+0xe4>)
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003fe8:	4b16      	ldr	r3, [pc, #88]	; (8004044 <HAL_UART_MspInit+0xe4>)
 8003fea:	2280      	movs	r2, #128	; 0x80
 8003fec:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003fee:	4b15      	ldr	r3, [pc, #84]	; (8004044 <HAL_UART_MspInit+0xe4>)
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003ff4:	4b13      	ldr	r3, [pc, #76]	; (8004044 <HAL_UART_MspInit+0xe4>)
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003ffa:	4b12      	ldr	r3, [pc, #72]	; (8004044 <HAL_UART_MspInit+0xe4>)
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004000:	4b10      	ldr	r3, [pc, #64]	; (8004044 <HAL_UART_MspInit+0xe4>)
 8004002:	2200      	movs	r2, #0
 8004004:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8004006:	480f      	ldr	r0, [pc, #60]	; (8004044 <HAL_UART_MspInit+0xe4>)
 8004008:	f002 f9b1 	bl	800636e <HAL_DMA_Init>
 800400c:	4603      	mov	r3, r0
 800400e:	2b00      	cmp	r3, #0
 8004010:	d001      	beq.n	8004016 <HAL_UART_MspInit+0xb6>
    {
      Error_Handler();
 8004012:	f7ff fb38 	bl	8003686 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	4a0a      	ldr	r2, [pc, #40]	; (8004044 <HAL_UART_MspInit+0xe4>)
 800401a:	671a      	str	r2, [r3, #112]	; 0x70
 800401c:	4a09      	ldr	r2, [pc, #36]	; (8004044 <HAL_UART_MspInit+0xe4>)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004022:	2200      	movs	r2, #0
 8004024:	2100      	movs	r1, #0
 8004026:	2025      	movs	r0, #37	; 0x25
 8004028:	f002 f96b 	bl	8006302 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800402c:	2025      	movs	r0, #37	; 0x25
 800402e:	f002 f984 	bl	800633a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8004032:	bf00      	nop
 8004034:	3728      	adds	r7, #40	; 0x28
 8004036:	46bd      	mov	sp, r7
 8004038:	bd80      	pop	{r7, pc}
 800403a:	bf00      	nop
 800403c:	40013800 	.word	0x40013800
 8004040:	40021000 	.word	0x40021000
 8004044:	200006d8 	.word	0x200006d8
 8004048:	40020044 	.word	0x40020044

0800404c <HAL_UART_TxCpltCallback>:
static char second_buf[UART_TEMP_BUF_SIZE];
volatile int second_buf_len = 0, first_buf_len = 0;
volatile bool sending_second_buf = false, sending_first_buf = false;
volatile bool is_in_printf_func = false;

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 800404c:	b580      	push	{r7, lr}
 800404e:	b082      	sub	sp, #8
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]

  if (sending_first_buf) {     // FIRST buf complete
 8004054:	4b24      	ldr	r3, [pc, #144]	; (80040e8 <HAL_UART_TxCpltCallback+0x9c>)
 8004056:	781b      	ldrb	r3, [r3, #0]
 8004058:	b2db      	uxtb	r3, r3
 800405a:	2b00      	cmp	r3, #0
 800405c:	d01d      	beq.n	800409a <HAL_UART_TxCpltCallback+0x4e>
    sending_first_buf = false; // complete!
 800405e:	4b22      	ldr	r3, [pc, #136]	; (80040e8 <HAL_UART_TxCpltCallback+0x9c>)
 8004060:	2200      	movs	r2, #0
 8004062:	701a      	strb	r2, [r3, #0]

    if (second_buf_len > 0 && is_in_printf_func == false) { // another buffer?
 8004064:	4b21      	ldr	r3, [pc, #132]	; (80040ec <HAL_UART_TxCpltCallback+0xa0>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	2b00      	cmp	r3, #0
 800406a:	dd38      	ble.n	80040de <HAL_UART_TxCpltCallback+0x92>
 800406c:	4b20      	ldr	r3, [pc, #128]	; (80040f0 <HAL_UART_TxCpltCallback+0xa4>)
 800406e:	781b      	ldrb	r3, [r3, #0]
 8004070:	b2db      	uxtb	r3, r3
 8004072:	f083 0301 	eor.w	r3, r3, #1
 8004076:	b2db      	uxtb	r3, r3
 8004078:	2b00      	cmp	r3, #0
 800407a:	d030      	beq.n	80040de <HAL_UART_TxCpltCallback+0x92>
      sending_second_buf = true;
 800407c:	4b1d      	ldr	r3, [pc, #116]	; (80040f4 <HAL_UART_TxCpltCallback+0xa8>)
 800407e:	2201      	movs	r2, #1
 8004080:	701a      	strb	r2, [r3, #0]
      HAL_UART_Transmit_DMA(&huart1, (uint8_t *)second_buf, second_buf_len);
 8004082:	4b1a      	ldr	r3, [pc, #104]	; (80040ec <HAL_UART_TxCpltCallback+0xa0>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	b29b      	uxth	r3, r3
 8004088:	461a      	mov	r2, r3
 800408a:	491b      	ldr	r1, [pc, #108]	; (80040f8 <HAL_UART_TxCpltCallback+0xac>)
 800408c:	481b      	ldr	r0, [pc, #108]	; (80040fc <HAL_UART_TxCpltCallback+0xb0>)
 800408e:	f005 fe7d 	bl	8009d8c <HAL_UART_Transmit_DMA>
      second_buf_len = 0;
 8004092:	4b16      	ldr	r3, [pc, #88]	; (80040ec <HAL_UART_TxCpltCallback+0xa0>)
 8004094:	2200      	movs	r2, #0
 8004096:	601a      	str	r2, [r3, #0]
      sending_first_buf = true;
      HAL_UART_Transmit_DMA(&huart1, (uint8_t *)first_buf, first_buf_len);
      first_buf_len = 0;
    }
  }
}
 8004098:	e021      	b.n	80040de <HAL_UART_TxCpltCallback+0x92>
  } else if (sending_second_buf) { // SECOND buf complete
 800409a:	4b16      	ldr	r3, [pc, #88]	; (80040f4 <HAL_UART_TxCpltCallback+0xa8>)
 800409c:	781b      	ldrb	r3, [r3, #0]
 800409e:	b2db      	uxtb	r3, r3
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d01c      	beq.n	80040de <HAL_UART_TxCpltCallback+0x92>
    sending_second_buf = false;    // complete!
 80040a4:	4b13      	ldr	r3, [pc, #76]	; (80040f4 <HAL_UART_TxCpltCallback+0xa8>)
 80040a6:	2200      	movs	r2, #0
 80040a8:	701a      	strb	r2, [r3, #0]
    if (first_buf_len > 0 && is_in_printf_func == false) { // another buffer?
 80040aa:	4b15      	ldr	r3, [pc, #84]	; (8004100 <HAL_UART_TxCpltCallback+0xb4>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	dd15      	ble.n	80040de <HAL_UART_TxCpltCallback+0x92>
 80040b2:	4b0f      	ldr	r3, [pc, #60]	; (80040f0 <HAL_UART_TxCpltCallback+0xa4>)
 80040b4:	781b      	ldrb	r3, [r3, #0]
 80040b6:	b2db      	uxtb	r3, r3
 80040b8:	f083 0301 	eor.w	r3, r3, #1
 80040bc:	b2db      	uxtb	r3, r3
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d00d      	beq.n	80040de <HAL_UART_TxCpltCallback+0x92>
      sending_first_buf = true;
 80040c2:	4b09      	ldr	r3, [pc, #36]	; (80040e8 <HAL_UART_TxCpltCallback+0x9c>)
 80040c4:	2201      	movs	r2, #1
 80040c6:	701a      	strb	r2, [r3, #0]
      HAL_UART_Transmit_DMA(&huart1, (uint8_t *)first_buf, first_buf_len);
 80040c8:	4b0d      	ldr	r3, [pc, #52]	; (8004100 <HAL_UART_TxCpltCallback+0xb4>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	b29b      	uxth	r3, r3
 80040ce:	461a      	mov	r2, r3
 80040d0:	490c      	ldr	r1, [pc, #48]	; (8004104 <HAL_UART_TxCpltCallback+0xb8>)
 80040d2:	480a      	ldr	r0, [pc, #40]	; (80040fc <HAL_UART_TxCpltCallback+0xb0>)
 80040d4:	f005 fe5a 	bl	8009d8c <HAL_UART_Transmit_DMA>
      first_buf_len = 0;
 80040d8:	4b09      	ldr	r3, [pc, #36]	; (8004100 <HAL_UART_TxCpltCallback+0xb4>)
 80040da:	2200      	movs	r2, #0
 80040dc:	601a      	str	r2, [r3, #0]
}
 80040de:	bf00      	nop
 80040e0:	3708      	adds	r7, #8
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}
 80040e6:	bf00      	nop
 80040e8:	20000d65 	.word	0x20000d65
 80040ec:	20000d5c 	.word	0x20000d5c
 80040f0:	20000d66 	.word	0x20000d66
 80040f4:	20000d64 	.word	0x20000d64
 80040f8:	20000a3c 	.word	0x20000a3c
 80040fc:	20000650 	.word	0x20000650
 8004100:	20000d60 	.word	0x20000d60
 8004104:	2000071c 	.word	0x2000071c

08004108 <p>:

void p(const char *format, ...) {
 8004108:	b40f      	push	{r0, r1, r2, r3}
 800410a:	b580      	push	{r7, lr}
 800410c:	b082      	sub	sp, #8
 800410e:	af00      	add	r7, sp, #0
  va_list ap;
  va_start(ap, format);
 8004110:	f107 0314 	add.w	r3, r7, #20
 8004114:	607b      	str	r3, [r7, #4]
  is_in_printf_func = true;
 8004116:	4b4c      	ldr	r3, [pc, #304]	; (8004248 <p+0x140>)
 8004118:	2201      	movs	r2, #1
 800411a:	701a      	strb	r2, [r3, #0]

  if (sending_first_buf) {
 800411c:	4b4b      	ldr	r3, [pc, #300]	; (800424c <p+0x144>)
 800411e:	781b      	ldrb	r3, [r3, #0]
 8004120:	b2db      	uxtb	r3, r3
 8004122:	2b00      	cmp	r3, #0
 8004124:	d030      	beq.n	8004188 <p+0x80>
    if (second_buf_len > UART_TEMP_BUF_SIZE / 2) {
 8004126:	4b4a      	ldr	r3, [pc, #296]	; (8004250 <p+0x148>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800412e:	dd03      	ble.n	8004138 <p+0x30>
      is_in_printf_func = false;
 8004130:	4b45      	ldr	r3, [pc, #276]	; (8004248 <p+0x140>)
 8004132:	2200      	movs	r2, #0
 8004134:	701a      	strb	r2, [r3, #0]
      return;
 8004136:	e081      	b.n	800423c <p+0x134>
    }
    second_buf_len += vsprintf(second_buf + second_buf_len, format, ap);
 8004138:	4b45      	ldr	r3, [pc, #276]	; (8004250 <p+0x148>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	461a      	mov	r2, r3
 800413e:	4b45      	ldr	r3, [pc, #276]	; (8004254 <p+0x14c>)
 8004140:	4413      	add	r3, r2
 8004142:	687a      	ldr	r2, [r7, #4]
 8004144:	6939      	ldr	r1, [r7, #16]
 8004146:	4618      	mov	r0, r3
 8004148:	f007 fc12 	bl	800b970 <vsiprintf>
 800414c:	4602      	mov	r2, r0
 800414e:	4b40      	ldr	r3, [pc, #256]	; (8004250 <p+0x148>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4413      	add	r3, r2
 8004154:	4a3e      	ldr	r2, [pc, #248]	; (8004250 <p+0x148>)
 8004156:	6013      	str	r3, [r2, #0]
    va_end(ap);
    if (sending_first_buf == false) {
 8004158:	4b3c      	ldr	r3, [pc, #240]	; (800424c <p+0x144>)
 800415a:	781b      	ldrb	r3, [r3, #0]
 800415c:	b2db      	uxtb	r3, r3
 800415e:	f083 0301 	eor.w	r3, r3, #1
 8004162:	b2db      	uxtb	r3, r3
 8004164:	2b00      	cmp	r3, #0
 8004166:	d065      	beq.n	8004234 <p+0x12c>
      second_buf_len = (int)strlen(second_buf);
 8004168:	483a      	ldr	r0, [pc, #232]	; (8004254 <p+0x14c>)
 800416a:	f7fc f831 	bl	80001d0 <strlen>
 800416e:	4603      	mov	r3, r0
 8004170:	461a      	mov	r2, r3
 8004172:	4b37      	ldr	r3, [pc, #220]	; (8004250 <p+0x148>)
 8004174:	601a      	str	r2, [r3, #0]
      HAL_UART_Transmit_DMA(&huart1, (uint8_t *)second_buf, second_buf_len); // 2ms
 8004176:	4b36      	ldr	r3, [pc, #216]	; (8004250 <p+0x148>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	b29b      	uxth	r3, r3
 800417c:	461a      	mov	r2, r3
 800417e:	4935      	ldr	r1, [pc, #212]	; (8004254 <p+0x14c>)
 8004180:	4835      	ldr	r0, [pc, #212]	; (8004258 <p+0x150>)
 8004182:	f005 fe03 	bl	8009d8c <HAL_UART_Transmit_DMA>
 8004186:	e055      	b.n	8004234 <p+0x12c>
    }
  } else if (sending_second_buf) {
 8004188:	4b34      	ldr	r3, [pc, #208]	; (800425c <p+0x154>)
 800418a:	781b      	ldrb	r3, [r3, #0]
 800418c:	b2db      	uxtb	r3, r3
 800418e:	2b00      	cmp	r3, #0
 8004190:	d030      	beq.n	80041f4 <p+0xec>
    if (first_buf_len > UART_TEMP_BUF_SIZE / 2) {
 8004192:	4b33      	ldr	r3, [pc, #204]	; (8004260 <p+0x158>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800419a:	dd03      	ble.n	80041a4 <p+0x9c>

      is_in_printf_func = false;
 800419c:	4b2a      	ldr	r3, [pc, #168]	; (8004248 <p+0x140>)
 800419e:	2200      	movs	r2, #0
 80041a0:	701a      	strb	r2, [r3, #0]
      return;
 80041a2:	e04b      	b.n	800423c <p+0x134>
    }

    first_buf_len += vsprintf(first_buf + first_buf_len, format, ap);
 80041a4:	4b2e      	ldr	r3, [pc, #184]	; (8004260 <p+0x158>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	461a      	mov	r2, r3
 80041aa:	4b2e      	ldr	r3, [pc, #184]	; (8004264 <p+0x15c>)
 80041ac:	4413      	add	r3, r2
 80041ae:	687a      	ldr	r2, [r7, #4]
 80041b0:	6939      	ldr	r1, [r7, #16]
 80041b2:	4618      	mov	r0, r3
 80041b4:	f007 fbdc 	bl	800b970 <vsiprintf>
 80041b8:	4602      	mov	r2, r0
 80041ba:	4b29      	ldr	r3, [pc, #164]	; (8004260 <p+0x158>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	4413      	add	r3, r2
 80041c0:	4a27      	ldr	r2, [pc, #156]	; (8004260 <p+0x158>)
 80041c2:	6013      	str	r3, [r2, #0]
    va_end(ap);

    if (sending_second_buf == false) {
 80041c4:	4b25      	ldr	r3, [pc, #148]	; (800425c <p+0x154>)
 80041c6:	781b      	ldrb	r3, [r3, #0]
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	f083 0301 	eor.w	r3, r3, #1
 80041ce:	b2db      	uxtb	r3, r3
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d02f      	beq.n	8004234 <p+0x12c>
      first_buf_len = (int)strlen(first_buf);
 80041d4:	4823      	ldr	r0, [pc, #140]	; (8004264 <p+0x15c>)
 80041d6:	f7fb fffb 	bl	80001d0 <strlen>
 80041da:	4603      	mov	r3, r0
 80041dc:	461a      	mov	r2, r3
 80041de:	4b20      	ldr	r3, [pc, #128]	; (8004260 <p+0x158>)
 80041e0:	601a      	str	r2, [r3, #0]
      HAL_UART_Transmit_DMA(&huart1, (uint8_t *)first_buf, first_buf_len); // 2ms
 80041e2:	4b1f      	ldr	r3, [pc, #124]	; (8004260 <p+0x158>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	b29b      	uxth	r3, r3
 80041e8:	461a      	mov	r2, r3
 80041ea:	491e      	ldr	r1, [pc, #120]	; (8004264 <p+0x15c>)
 80041ec:	481a      	ldr	r0, [pc, #104]	; (8004258 <p+0x150>)
 80041ee:	f005 fdcd 	bl	8009d8c <HAL_UART_Transmit_DMA>
 80041f2:	e01f      	b.n	8004234 <p+0x12c>
    }
  } else {
    // start !!
    first_buf_len = vsprintf(first_buf, format, ap);
 80041f4:	687a      	ldr	r2, [r7, #4]
 80041f6:	6939      	ldr	r1, [r7, #16]
 80041f8:	481a      	ldr	r0, [pc, #104]	; (8004264 <p+0x15c>)
 80041fa:	f007 fbb9 	bl	800b970 <vsiprintf>
 80041fe:	4603      	mov	r3, r0
 8004200:	4a17      	ldr	r2, [pc, #92]	; (8004260 <p+0x158>)
 8004202:	6013      	str	r3, [r2, #0]
    va_end(ap);
    sending_first_buf = true;
 8004204:	4b11      	ldr	r3, [pc, #68]	; (800424c <p+0x144>)
 8004206:	2201      	movs	r2, #1
 8004208:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart1, (uint8_t *)first_buf, first_buf_len); // 2ms
 800420a:	4b15      	ldr	r3, [pc, #84]	; (8004260 <p+0x158>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	b29b      	uxth	r3, r3
 8004210:	461a      	mov	r2, r3
 8004212:	4914      	ldr	r1, [pc, #80]	; (8004264 <p+0x15c>)
 8004214:	4810      	ldr	r0, [pc, #64]	; (8004258 <p+0x150>)
 8004216:	f005 fdb9 	bl	8009d8c <HAL_UART_Transmit_DMA>
    first_buf_len = (int)strlen(first_buf);
 800421a:	4812      	ldr	r0, [pc, #72]	; (8004264 <p+0x15c>)
 800421c:	f7fb ffd8 	bl	80001d0 <strlen>
 8004220:	4603      	mov	r3, r0
 8004222:	461a      	mov	r2, r3
 8004224:	4b0e      	ldr	r3, [pc, #56]	; (8004260 <p+0x158>)
 8004226:	601a      	str	r2, [r3, #0]
    first_buf_len = 0;
 8004228:	4b0d      	ldr	r3, [pc, #52]	; (8004260 <p+0x158>)
 800422a:	2200      	movs	r2, #0
 800422c:	601a      	str	r2, [r3, #0]
    second_buf_len = 0;
 800422e:	4b08      	ldr	r3, [pc, #32]	; (8004250 <p+0x148>)
 8004230:	2200      	movs	r2, #0
 8004232:	601a      	str	r2, [r3, #0]
  }
  is_in_printf_func = false;
 8004234:	4b04      	ldr	r3, [pc, #16]	; (8004248 <p+0x140>)
 8004236:	2200      	movs	r2, #0
 8004238:	701a      	strb	r2, [r3, #0]
  return;
 800423a:	bf00      	nop
}
 800423c:	3708      	adds	r7, #8
 800423e:	46bd      	mov	sp, r7
 8004240:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004244:	b004      	add	sp, #16
 8004246:	4770      	bx	lr
 8004248:	20000d66 	.word	0x20000d66
 800424c:	20000d65 	.word	0x20000d65
 8004250:	20000d5c 	.word	0x20000d5c
 8004254:	20000a3c 	.word	0x20000a3c
 8004258:	20000650 	.word	0x20000650
 800425c:	20000d64 	.word	0x20000d64
 8004260:	20000d60 	.word	0x20000d60
 8004264:	2000071c 	.word	0x2000071c

08004268 <Reset_Handler>:
 8004268:	f8df d034 	ldr.w	sp, [pc, #52]	; 80042a0 <LoopForever+0x2>
 800426c:	480d      	ldr	r0, [pc, #52]	; (80042a4 <LoopForever+0x6>)
 800426e:	490e      	ldr	r1, [pc, #56]	; (80042a8 <LoopForever+0xa>)
 8004270:	4a0e      	ldr	r2, [pc, #56]	; (80042ac <LoopForever+0xe>)
 8004272:	2300      	movs	r3, #0
 8004274:	e002      	b.n	800427c <LoopCopyDataInit>

08004276 <CopyDataInit>:
 8004276:	58d4      	ldr	r4, [r2, r3]
 8004278:	50c4      	str	r4, [r0, r3]
 800427a:	3304      	adds	r3, #4

0800427c <LoopCopyDataInit>:
 800427c:	18c4      	adds	r4, r0, r3
 800427e:	428c      	cmp	r4, r1
 8004280:	d3f9      	bcc.n	8004276 <CopyDataInit>
 8004282:	4a0b      	ldr	r2, [pc, #44]	; (80042b0 <LoopForever+0x12>)
 8004284:	4c0b      	ldr	r4, [pc, #44]	; (80042b4 <LoopForever+0x16>)
 8004286:	2300      	movs	r3, #0
 8004288:	e001      	b.n	800428e <LoopFillZerobss>

0800428a <FillZerobss>:
 800428a:	6013      	str	r3, [r2, #0]
 800428c:	3204      	adds	r2, #4

0800428e <LoopFillZerobss>:
 800428e:	42a2      	cmp	r2, r4
 8004290:	d3fb      	bcc.n	800428a <FillZerobss>
 8004292:	f7ff fbcf 	bl	8003a34 <SystemInit>
 8004296:	f006 fdf1 	bl	800ae7c <__libc_init_array>
 800429a:	f7fe ffd1 	bl	8003240 <main>

0800429e <LoopForever>:
 800429e:	e7fe      	b.n	800429e <LoopForever>
 80042a0:	20008000 	.word	0x20008000
 80042a4:	20000000 	.word	0x20000000
 80042a8:	200001e0 	.word	0x200001e0
 80042ac:	0800e74c 	.word	0x0800e74c
 80042b0:	200001e0 	.word	0x200001e0
 80042b4:	20000d7c 	.word	0x20000d7c

080042b8 <ADC1_2_IRQHandler>:
 80042b8:	e7fe      	b.n	80042b8 <ADC1_2_IRQHandler>
	...

080042bc <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80042c0:	4b08      	ldr	r3, [pc, #32]	; (80042e4 <HAL_Init+0x28>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a07      	ldr	r2, [pc, #28]	; (80042e4 <HAL_Init+0x28>)
 80042c6:	f043 0310 	orr.w	r3, r3, #16
 80042ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80042cc:	2003      	movs	r0, #3
 80042ce:	f002 f80d 	bl	80062ec <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80042d2:	200f      	movs	r0, #15
 80042d4:	f000 f808 	bl	80042e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80042d8:	f7ff fa5c 	bl	8003794 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80042dc:	2300      	movs	r3, #0
}
 80042de:	4618      	mov	r0, r3
 80042e0:	bd80      	pop	{r7, pc}
 80042e2:	bf00      	nop
 80042e4:	40022000 	.word	0x40022000

080042e8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b082      	sub	sp, #8
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80042f0:	4b12      	ldr	r3, [pc, #72]	; (800433c <HAL_InitTick+0x54>)
 80042f2:	681a      	ldr	r2, [r3, #0]
 80042f4:	4b12      	ldr	r3, [pc, #72]	; (8004340 <HAL_InitTick+0x58>)
 80042f6:	781b      	ldrb	r3, [r3, #0]
 80042f8:	4619      	mov	r1, r3
 80042fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80042fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8004302:	fbb2 f3f3 	udiv	r3, r2, r3
 8004306:	4618      	mov	r0, r3
 8004308:	f002 f825 	bl	8006356 <HAL_SYSTICK_Config>
 800430c:	4603      	mov	r3, r0
 800430e:	2b00      	cmp	r3, #0
 8004310:	d001      	beq.n	8004316 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004312:	2301      	movs	r3, #1
 8004314:	e00e      	b.n	8004334 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2b0f      	cmp	r3, #15
 800431a:	d80a      	bhi.n	8004332 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800431c:	2200      	movs	r2, #0
 800431e:	6879      	ldr	r1, [r7, #4]
 8004320:	f04f 30ff 	mov.w	r0, #4294967295
 8004324:	f001 ffed 	bl	8006302 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004328:	4a06      	ldr	r2, [pc, #24]	; (8004344 <HAL_InitTick+0x5c>)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800432e:	2300      	movs	r3, #0
 8004330:	e000      	b.n	8004334 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004332:	2301      	movs	r3, #1
}
 8004334:	4618      	mov	r0, r3
 8004336:	3708      	adds	r7, #8
 8004338:	46bd      	mov	sp, r7
 800433a:	bd80      	pop	{r7, pc}
 800433c:	20000004 	.word	0x20000004
 8004340:	2000000c 	.word	0x2000000c
 8004344:	20000008 	.word	0x20000008

08004348 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004348:	b480      	push	{r7}
 800434a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800434c:	4b06      	ldr	r3, [pc, #24]	; (8004368 <HAL_IncTick+0x20>)
 800434e:	781b      	ldrb	r3, [r3, #0]
 8004350:	461a      	mov	r2, r3
 8004352:	4b06      	ldr	r3, [pc, #24]	; (800436c <HAL_IncTick+0x24>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4413      	add	r3, r2
 8004358:	4a04      	ldr	r2, [pc, #16]	; (800436c <HAL_IncTick+0x24>)
 800435a:	6013      	str	r3, [r2, #0]
}
 800435c:	bf00      	nop
 800435e:	46bd      	mov	sp, r7
 8004360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004364:	4770      	bx	lr
 8004366:	bf00      	nop
 8004368:	2000000c 	.word	0x2000000c
 800436c:	20000d68 	.word	0x20000d68

08004370 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004370:	b480      	push	{r7}
 8004372:	af00      	add	r7, sp, #0
  return uwTick;  
 8004374:	4b03      	ldr	r3, [pc, #12]	; (8004384 <HAL_GetTick+0x14>)
 8004376:	681b      	ldr	r3, [r3, #0]
}
 8004378:	4618      	mov	r0, r3
 800437a:	46bd      	mov	sp, r7
 800437c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004380:	4770      	bx	lr
 8004382:	bf00      	nop
 8004384:	20000d68 	.word	0x20000d68

08004388 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b084      	sub	sp, #16
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004390:	f7ff ffee 	bl	8004370 <HAL_GetTick>
 8004394:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043a0:	d005      	beq.n	80043ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80043a2:	4b0a      	ldr	r3, [pc, #40]	; (80043cc <HAL_Delay+0x44>)
 80043a4:	781b      	ldrb	r3, [r3, #0]
 80043a6:	461a      	mov	r2, r3
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	4413      	add	r3, r2
 80043ac:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80043ae:	bf00      	nop
 80043b0:	f7ff ffde 	bl	8004370 <HAL_GetTick>
 80043b4:	4602      	mov	r2, r0
 80043b6:	68bb      	ldr	r3, [r7, #8]
 80043b8:	1ad3      	subs	r3, r2, r3
 80043ba:	68fa      	ldr	r2, [r7, #12]
 80043bc:	429a      	cmp	r2, r3
 80043be:	d8f7      	bhi.n	80043b0 <HAL_Delay+0x28>
  {
  }
}
 80043c0:	bf00      	nop
 80043c2:	bf00      	nop
 80043c4:	3710      	adds	r7, #16
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bd80      	pop	{r7, pc}
 80043ca:	bf00      	nop
 80043cc:	2000000c 	.word	0x2000000c

080043d0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b09a      	sub	sp, #104	; 0x68
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80043d8:	2300      	movs	r3, #0
 80043da:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 80043de:	2300      	movs	r3, #0
 80043e0:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 80043e2:	2300      	movs	r3, #0
 80043e4:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d101      	bne.n	80043f0 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80043ec:	2301      	movs	r3, #1
 80043ee:	e1c9      	b.n	8004784 <HAL_ADC_Init+0x3b4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	691b      	ldr	r3, [r3, #16]
 80043f4:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043fa:	f003 0310 	and.w	r3, r3, #16
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d176      	bne.n	80044f0 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004406:	2b00      	cmp	r3, #0
 8004408:	d152      	bne.n	80044b0 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2200      	movs	r2, #0
 800440e:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2200      	movs	r2, #0
 8004414:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2200      	movs	r2, #0
 800441a:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2200      	movs	r2, #0
 8004420:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004424:	6878      	ldr	r0, [r7, #4]
 8004426:	f7fc fda5 	bl	8000f74 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	689b      	ldr	r3, [r3, #8]
 8004430:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004434:	2b00      	cmp	r3, #0
 8004436:	d13b      	bne.n	80044b0 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8004438:	6878      	ldr	r0, [r7, #4]
 800443a:	f000 ffd1 	bl	80053e0 <ADC_Disable>
 800443e:	4603      	mov	r3, r0
 8004440:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004448:	f003 0310 	and.w	r3, r3, #16
 800444c:	2b00      	cmp	r3, #0
 800444e:	d12f      	bne.n	80044b0 <HAL_ADC_Init+0xe0>
 8004450:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8004454:	2b00      	cmp	r3, #0
 8004456:	d12b      	bne.n	80044b0 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800445c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004460:	f023 0302 	bic.w	r3, r3, #2
 8004464:	f043 0202 	orr.w	r2, r3, #2
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	689a      	ldr	r2, [r3, #8]
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800447a:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	689a      	ldr	r2, [r3, #8]
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800448a:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800448c:	4b86      	ldr	r3, [pc, #536]	; (80046a8 <HAL_ADC_Init+0x2d8>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4a86      	ldr	r2, [pc, #536]	; (80046ac <HAL_ADC_Init+0x2dc>)
 8004492:	fba2 2303 	umull	r2, r3, r2, r3
 8004496:	0c9a      	lsrs	r2, r3, #18
 8004498:	4613      	mov	r3, r2
 800449a:	009b      	lsls	r3, r3, #2
 800449c:	4413      	add	r3, r2
 800449e:	005b      	lsls	r3, r3, #1
 80044a0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80044a2:	e002      	b.n	80044aa <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 80044a4:	68bb      	ldr	r3, [r7, #8]
 80044a6:	3b01      	subs	r3, #1
 80044a8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80044aa:	68bb      	ldr	r3, [r7, #8]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d1f9      	bne.n	80044a4 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	689b      	ldr	r3, [r3, #8]
 80044b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d007      	beq.n	80044ce <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	689b      	ldr	r3, [r3, #8]
 80044c4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80044c8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80044cc:	d110      	bne.n	80044f0 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044d2:	f023 0312 	bic.w	r3, r3, #18
 80044d6:	f043 0210 	orr.w	r2, r3, #16
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044e2:	f043 0201 	orr.w	r2, r3, #1
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 80044ea:	2301      	movs	r3, #1
 80044ec:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044f4:	f003 0310 	and.w	r3, r3, #16
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	f040 8136 	bne.w	800476a <HAL_ADC_Init+0x39a>
 80044fe:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8004502:	2b00      	cmp	r3, #0
 8004504:	f040 8131 	bne.w	800476a <HAL_ADC_Init+0x39a>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	689b      	ldr	r3, [r3, #8]
 800450e:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8004512:	2b00      	cmp	r3, #0
 8004514:	f040 8129 	bne.w	800476a <HAL_ADC_Init+0x39a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800451c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8004520:	f043 0202 	orr.w	r2, r3, #2
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004530:	d004      	beq.n	800453c <HAL_ADC_Init+0x16c>
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4a5e      	ldr	r2, [pc, #376]	; (80046b0 <HAL_ADC_Init+0x2e0>)
 8004538:	4293      	cmp	r3, r2
 800453a:	d101      	bne.n	8004540 <HAL_ADC_Init+0x170>
 800453c:	4b5d      	ldr	r3, [pc, #372]	; (80046b4 <HAL_ADC_Init+0x2e4>)
 800453e:	e000      	b.n	8004542 <HAL_ADC_Init+0x172>
 8004540:	4b5d      	ldr	r3, [pc, #372]	; (80046b8 <HAL_ADC_Init+0x2e8>)
 8004542:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800454c:	d102      	bne.n	8004554 <HAL_ADC_Init+0x184>
 800454e:	4b58      	ldr	r3, [pc, #352]	; (80046b0 <HAL_ADC_Init+0x2e0>)
 8004550:	60fb      	str	r3, [r7, #12]
 8004552:	e01a      	b.n	800458a <HAL_ADC_Init+0x1ba>
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	4a55      	ldr	r2, [pc, #340]	; (80046b0 <HAL_ADC_Init+0x2e0>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d103      	bne.n	8004566 <HAL_ADC_Init+0x196>
 800455e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004562:	60fb      	str	r3, [r7, #12]
 8004564:	e011      	b.n	800458a <HAL_ADC_Init+0x1ba>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a54      	ldr	r2, [pc, #336]	; (80046bc <HAL_ADC_Init+0x2ec>)
 800456c:	4293      	cmp	r3, r2
 800456e:	d102      	bne.n	8004576 <HAL_ADC_Init+0x1a6>
 8004570:	4b53      	ldr	r3, [pc, #332]	; (80046c0 <HAL_ADC_Init+0x2f0>)
 8004572:	60fb      	str	r3, [r7, #12]
 8004574:	e009      	b.n	800458a <HAL_ADC_Init+0x1ba>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	4a51      	ldr	r2, [pc, #324]	; (80046c0 <HAL_ADC_Init+0x2f0>)
 800457c:	4293      	cmp	r3, r2
 800457e:	d102      	bne.n	8004586 <HAL_ADC_Init+0x1b6>
 8004580:	4b4e      	ldr	r3, [pc, #312]	; (80046bc <HAL_ADC_Init+0x2ec>)
 8004582:	60fb      	str	r3, [r7, #12]
 8004584:	e001      	b.n	800458a <HAL_ADC_Init+0x1ba>
 8004586:	2300      	movs	r3, #0
 8004588:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	689b      	ldr	r3, [r3, #8]
 8004590:	f003 0303 	and.w	r3, r3, #3
 8004594:	2b01      	cmp	r3, #1
 8004596:	d108      	bne.n	80045aa <HAL_ADC_Init+0x1da>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f003 0301 	and.w	r3, r3, #1
 80045a2:	2b01      	cmp	r3, #1
 80045a4:	d101      	bne.n	80045aa <HAL_ADC_Init+0x1da>
 80045a6:	2301      	movs	r3, #1
 80045a8:	e000      	b.n	80045ac <HAL_ADC_Init+0x1dc>
 80045aa:	2300      	movs	r3, #0
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d11c      	bne.n	80045ea <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80045b0:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d010      	beq.n	80045d8 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	689b      	ldr	r3, [r3, #8]
 80045ba:	f003 0303 	and.w	r3, r3, #3
 80045be:	2b01      	cmp	r3, #1
 80045c0:	d107      	bne.n	80045d2 <HAL_ADC_Init+0x202>
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f003 0301 	and.w	r3, r3, #1
 80045ca:	2b01      	cmp	r3, #1
 80045cc:	d101      	bne.n	80045d2 <HAL_ADC_Init+0x202>
 80045ce:	2301      	movs	r3, #1
 80045d0:	e000      	b.n	80045d4 <HAL_ADC_Init+0x204>
 80045d2:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d108      	bne.n	80045ea <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 80045d8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80045da:	689b      	ldr	r3, [r3, #8]
 80045dc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	431a      	orrs	r2, r3
 80045e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80045e8:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	7e5b      	ldrb	r3, [r3, #25]
 80045ee:	035b      	lsls	r3, r3, #13
 80045f0:	687a      	ldr	r2, [r7, #4]
 80045f2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80045f4:	2a01      	cmp	r2, #1
 80045f6:	d002      	beq.n	80045fe <HAL_ADC_Init+0x22e>
 80045f8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80045fc:	e000      	b.n	8004600 <HAL_ADC_Init+0x230>
 80045fe:	2200      	movs	r2, #0
 8004600:	431a      	orrs	r2, r3
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	68db      	ldr	r3, [r3, #12]
 8004606:	431a      	orrs	r2, r3
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	689b      	ldr	r3, [r3, #8]
 800460c:	4313      	orrs	r3, r2
 800460e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004610:	4313      	orrs	r3, r2
 8004612:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	f893 3020 	ldrb.w	r3, [r3, #32]
 800461a:	2b01      	cmp	r3, #1
 800461c:	d11b      	bne.n	8004656 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	7e5b      	ldrb	r3, [r3, #25]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d109      	bne.n	800463a <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800462a:	3b01      	subs	r3, #1
 800462c:	045a      	lsls	r2, r3, #17
 800462e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004630:	4313      	orrs	r3, r2
 8004632:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004636:	663b      	str	r3, [r7, #96]	; 0x60
 8004638:	e00d      	b.n	8004656 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800463e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004642:	f043 0220 	orr.w	r2, r3, #32
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800464e:	f043 0201 	orr.w	r2, r3, #1
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800465a:	2b01      	cmp	r3, #1
 800465c:	d03a      	beq.n	80046d4 <HAL_ADC_Init+0x304>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4a16      	ldr	r2, [pc, #88]	; (80046bc <HAL_ADC_Init+0x2ec>)
 8004664:	4293      	cmp	r3, r2
 8004666:	d004      	beq.n	8004672 <HAL_ADC_Init+0x2a2>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4a14      	ldr	r2, [pc, #80]	; (80046c0 <HAL_ADC_Init+0x2f0>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d128      	bne.n	80046c4 <HAL_ADC_Init+0x2f4>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004676:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 800467a:	d012      	beq.n	80046a2 <HAL_ADC_Init+0x2d2>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004680:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004684:	d00a      	beq.n	800469c <HAL_ADC_Init+0x2cc>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800468a:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 800468e:	d002      	beq.n	8004696 <HAL_ADC_Init+0x2c6>
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004694:	e018      	b.n	80046c8 <HAL_ADC_Init+0x2f8>
 8004696:	f44f 7380 	mov.w	r3, #256	; 0x100
 800469a:	e015      	b.n	80046c8 <HAL_ADC_Init+0x2f8>
 800469c:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 80046a0:	e012      	b.n	80046c8 <HAL_ADC_Init+0x2f8>
 80046a2:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 80046a6:	e00f      	b.n	80046c8 <HAL_ADC_Init+0x2f8>
 80046a8:	20000004 	.word	0x20000004
 80046ac:	431bde83 	.word	0x431bde83
 80046b0:	50000100 	.word	0x50000100
 80046b4:	50000300 	.word	0x50000300
 80046b8:	50000700 	.word	0x50000700
 80046bc:	50000400 	.word	0x50000400
 80046c0:	50000500 	.word	0x50000500
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046c8:	687a      	ldr	r2, [r7, #4]
 80046ca:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80046cc:	4313      	orrs	r3, r2
 80046ce:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80046d0:	4313      	orrs	r3, r2
 80046d2:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	689b      	ldr	r3, [r3, #8]
 80046da:	f003 030c 	and.w	r3, r3, #12
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d114      	bne.n	800470c <HAL_ADC_Init+0x33c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	68db      	ldr	r3, [r3, #12]
 80046e8:	687a      	ldr	r2, [r7, #4]
 80046ea:	6812      	ldr	r2, [r2, #0]
 80046ec:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80046f0:	f023 0302 	bic.w	r3, r3, #2
 80046f4:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	7e1b      	ldrb	r3, [r3, #24]
 80046fa:	039a      	lsls	r2, r3, #14
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004702:	005b      	lsls	r3, r3, #1
 8004704:	4313      	orrs	r3, r2
 8004706:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004708:	4313      	orrs	r3, r2
 800470a:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	68da      	ldr	r2, [r3, #12]
 8004712:	4b1e      	ldr	r3, [pc, #120]	; (800478c <HAL_ADC_Init+0x3bc>)
 8004714:	4013      	ands	r3, r2
 8004716:	687a      	ldr	r2, [r7, #4]
 8004718:	6812      	ldr	r2, [r2, #0]
 800471a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800471c:	430b      	orrs	r3, r1
 800471e:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	691b      	ldr	r3, [r3, #16]
 8004724:	2b01      	cmp	r3, #1
 8004726:	d10c      	bne.n	8004742 <HAL_ADC_Init+0x372>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800472e:	f023 010f 	bic.w	r1, r3, #15
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	69db      	ldr	r3, [r3, #28]
 8004736:	1e5a      	subs	r2, r3, #1
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	430a      	orrs	r2, r1
 800473e:	631a      	str	r2, [r3, #48]	; 0x30
 8004740:	e007      	b.n	8004752 <HAL_ADC_Init+0x382>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f022 020f 	bic.w	r2, r2, #15
 8004750:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2200      	movs	r2, #0
 8004756:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800475c:	f023 0303 	bic.w	r3, r3, #3
 8004760:	f043 0201 	orr.w	r2, r3, #1
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	641a      	str	r2, [r3, #64]	; 0x40
 8004768:	e00a      	b.n	8004780 <HAL_ADC_Init+0x3b0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800476e:	f023 0312 	bic.w	r3, r3, #18
 8004772:	f043 0210 	orr.w	r2, r3, #16
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 800477a:	2301      	movs	r3, #1
 800477c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8004780:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8004784:	4618      	mov	r0, r3
 8004786:	3768      	adds	r7, #104	; 0x68
 8004788:	46bd      	mov	sp, r7
 800478a:	bd80      	pop	{r7, pc}
 800478c:	fff0c007 	.word	0xfff0c007

08004790 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b084      	sub	sp, #16
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004798:	2300      	movs	r3, #0
 800479a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	689b      	ldr	r3, [r3, #8]
 80047a2:	f003 0304 	and.w	r3, r3, #4
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	f040 80f9 	bne.w	800499e <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047b2:	2b01      	cmp	r3, #1
 80047b4:	d101      	bne.n	80047ba <HAL_ADC_Start+0x2a>
 80047b6:	2302      	movs	r3, #2
 80047b8:	e0f4      	b.n	80049a4 <HAL_ADC_Start+0x214>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2201      	movs	r2, #1
 80047be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80047c2:	6878      	ldr	r0, [r7, #4]
 80047c4:	f000 fda8 	bl	8005318 <ADC_Enable>
 80047c8:	4603      	mov	r3, r0
 80047ca:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80047cc:	7bfb      	ldrb	r3, [r7, #15]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	f040 80e0 	bne.w	8004994 <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047d8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80047dc:	f023 0301 	bic.w	r3, r3, #1
 80047e0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80047f0:	d004      	beq.n	80047fc <HAL_ADC_Start+0x6c>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a6d      	ldr	r2, [pc, #436]	; (80049ac <HAL_ADC_Start+0x21c>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d106      	bne.n	800480a <HAL_ADC_Start+0x7a>
 80047fc:	4b6c      	ldr	r3, [pc, #432]	; (80049b0 <HAL_ADC_Start+0x220>)
 80047fe:	689b      	ldr	r3, [r3, #8]
 8004800:	f003 031f 	and.w	r3, r3, #31
 8004804:	2b00      	cmp	r3, #0
 8004806:	d010      	beq.n	800482a <HAL_ADC_Start+0x9a>
 8004808:	e005      	b.n	8004816 <HAL_ADC_Start+0x86>
 800480a:	4b6a      	ldr	r3, [pc, #424]	; (80049b4 <HAL_ADC_Start+0x224>)
 800480c:	689b      	ldr	r3, [r3, #8]
 800480e:	f003 031f 	and.w	r3, r3, #31
 8004812:	2b00      	cmp	r3, #0
 8004814:	d009      	beq.n	800482a <HAL_ADC_Start+0x9a>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800481e:	d004      	beq.n	800482a <HAL_ADC_Start+0x9a>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4a64      	ldr	r2, [pc, #400]	; (80049b8 <HAL_ADC_Start+0x228>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d115      	bne.n	8004856 <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800482e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	68db      	ldr	r3, [r3, #12]
 800483c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004840:	2b00      	cmp	r3, #0
 8004842:	d036      	beq.n	80048b2 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004848:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800484c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8004854:	e02d      	b.n	80048b2 <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800485a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800486a:	d004      	beq.n	8004876 <HAL_ADC_Start+0xe6>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4a4e      	ldr	r2, [pc, #312]	; (80049ac <HAL_ADC_Start+0x21c>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d10a      	bne.n	800488c <HAL_ADC_Start+0xfc>
 8004876:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800487a:	68db      	ldr	r3, [r3, #12]
 800487c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004880:	2b00      	cmp	r3, #0
 8004882:	bf14      	ite	ne
 8004884:	2301      	movne	r3, #1
 8004886:	2300      	moveq	r3, #0
 8004888:	b2db      	uxtb	r3, r3
 800488a:	e008      	b.n	800489e <HAL_ADC_Start+0x10e>
 800488c:	4b4a      	ldr	r3, [pc, #296]	; (80049b8 <HAL_ADC_Start+0x228>)
 800488e:	68db      	ldr	r3, [r3, #12]
 8004890:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004894:	2b00      	cmp	r3, #0
 8004896:	bf14      	ite	ne
 8004898:	2301      	movne	r3, #1
 800489a:	2300      	moveq	r3, #0
 800489c:	b2db      	uxtb	r3, r3
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d007      	beq.n	80048b2 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048a6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80048aa:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048b6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80048ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048be:	d106      	bne.n	80048ce <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048c4:	f023 0206 	bic.w	r2, r3, #6
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	645a      	str	r2, [r3, #68]	; 0x44
 80048cc:	e002      	b.n	80048d4 <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2200      	movs	r2, #0
 80048d2:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2200      	movs	r2, #0
 80048d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	221c      	movs	r2, #28
 80048e2:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80048ec:	d004      	beq.n	80048f8 <HAL_ADC_Start+0x168>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4a2e      	ldr	r2, [pc, #184]	; (80049ac <HAL_ADC_Start+0x21c>)
 80048f4:	4293      	cmp	r3, r2
 80048f6:	d106      	bne.n	8004906 <HAL_ADC_Start+0x176>
 80048f8:	4b2d      	ldr	r3, [pc, #180]	; (80049b0 <HAL_ADC_Start+0x220>)
 80048fa:	689b      	ldr	r3, [r3, #8]
 80048fc:	f003 031f 	and.w	r3, r3, #31
 8004900:	2b00      	cmp	r3, #0
 8004902:	d03e      	beq.n	8004982 <HAL_ADC_Start+0x1f2>
 8004904:	e005      	b.n	8004912 <HAL_ADC_Start+0x182>
 8004906:	4b2b      	ldr	r3, [pc, #172]	; (80049b4 <HAL_ADC_Start+0x224>)
 8004908:	689b      	ldr	r3, [r3, #8]
 800490a:	f003 031f 	and.w	r3, r3, #31
 800490e:	2b00      	cmp	r3, #0
 8004910:	d037      	beq.n	8004982 <HAL_ADC_Start+0x1f2>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800491a:	d004      	beq.n	8004926 <HAL_ADC_Start+0x196>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a22      	ldr	r2, [pc, #136]	; (80049ac <HAL_ADC_Start+0x21c>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d106      	bne.n	8004934 <HAL_ADC_Start+0x1a4>
 8004926:	4b22      	ldr	r3, [pc, #136]	; (80049b0 <HAL_ADC_Start+0x220>)
 8004928:	689b      	ldr	r3, [r3, #8]
 800492a:	f003 031f 	and.w	r3, r3, #31
 800492e:	2b05      	cmp	r3, #5
 8004930:	d027      	beq.n	8004982 <HAL_ADC_Start+0x1f2>
 8004932:	e005      	b.n	8004940 <HAL_ADC_Start+0x1b0>
 8004934:	4b1f      	ldr	r3, [pc, #124]	; (80049b4 <HAL_ADC_Start+0x224>)
 8004936:	689b      	ldr	r3, [r3, #8]
 8004938:	f003 031f 	and.w	r3, r3, #31
 800493c:	2b05      	cmp	r3, #5
 800493e:	d020      	beq.n	8004982 <HAL_ADC_Start+0x1f2>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004948:	d004      	beq.n	8004954 <HAL_ADC_Start+0x1c4>
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4a17      	ldr	r2, [pc, #92]	; (80049ac <HAL_ADC_Start+0x21c>)
 8004950:	4293      	cmp	r3, r2
 8004952:	d106      	bne.n	8004962 <HAL_ADC_Start+0x1d2>
 8004954:	4b16      	ldr	r3, [pc, #88]	; (80049b0 <HAL_ADC_Start+0x220>)
 8004956:	689b      	ldr	r3, [r3, #8]
 8004958:	f003 031f 	and.w	r3, r3, #31
 800495c:	2b09      	cmp	r3, #9
 800495e:	d010      	beq.n	8004982 <HAL_ADC_Start+0x1f2>
 8004960:	e005      	b.n	800496e <HAL_ADC_Start+0x1de>
 8004962:	4b14      	ldr	r3, [pc, #80]	; (80049b4 <HAL_ADC_Start+0x224>)
 8004964:	689b      	ldr	r3, [r3, #8]
 8004966:	f003 031f 	and.w	r3, r3, #31
 800496a:	2b09      	cmp	r3, #9
 800496c:	d009      	beq.n	8004982 <HAL_ADC_Start+0x1f2>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004976:	d004      	beq.n	8004982 <HAL_ADC_Start+0x1f2>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4a0e      	ldr	r2, [pc, #56]	; (80049b8 <HAL_ADC_Start+0x228>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d10f      	bne.n	80049a2 <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	689a      	ldr	r2, [r3, #8]
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f042 0204 	orr.w	r2, r2, #4
 8004990:	609a      	str	r2, [r3, #8]
 8004992:	e006      	b.n	80049a2 <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2200      	movs	r2, #0
 8004998:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800499c:	e001      	b.n	80049a2 <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800499e:	2302      	movs	r3, #2
 80049a0:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80049a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80049a4:	4618      	mov	r0, r3
 80049a6:	3710      	adds	r7, #16
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bd80      	pop	{r7, pc}
 80049ac:	50000100 	.word	0x50000100
 80049b0:	50000300 	.word	0x50000300
 80049b4:	50000700 	.word	0x50000700
 80049b8:	50000400 	.word	0x50000400

080049bc <HAL_ADCEx_InjectedGetValue>:
  *            @arg ADC_INJECTED_RANK_3: Injected Channel3 selected
  *            @arg ADC_INJECTED_RANK_4: Injected Channel4 selected
  * @retval ADC group injected conversion data
  */
uint32_t HAL_ADCEx_InjectedGetValue(ADC_HandleTypeDef* hadc, uint32_t InjectedRank)
{
 80049bc:	b480      	push	{r7}
 80049be:	b085      	sub	sp, #20
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
 80049c4:	6039      	str	r1, [r7, #0]
  uint32_t tmp_jdr = 0U;
 80049c6:	2300      	movs	r3, #0
 80049c8:	60fb      	str	r3, [r7, #12]
  
  /* Note: ADC flag JEOC is not cleared here by software because              */
  /*       automatically cleared by hardware when reading register JDRx.      */
  
  /* Get ADC converted value */ 
  switch(InjectedRank)
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	2b04      	cmp	r3, #4
 80049ce:	d009      	beq.n	80049e4 <HAL_ADCEx_InjectedGetValue+0x28>
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	2b04      	cmp	r3, #4
 80049d4:	d818      	bhi.n	8004a08 <HAL_ADCEx_InjectedGetValue+0x4c>
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	2b02      	cmp	r3, #2
 80049da:	d00f      	beq.n	80049fc <HAL_ADCEx_InjectedGetValue+0x40>
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	2b03      	cmp	r3, #3
 80049e0:	d006      	beq.n	80049f0 <HAL_ADCEx_InjectedGetValue+0x34>
 80049e2:	e011      	b.n	8004a08 <HAL_ADCEx_InjectedGetValue+0x4c>
  {  
    case ADC_INJECTED_RANK_4: 
      tmp_jdr = hadc->Instance->JDR4;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80049ec:	60fb      	str	r3, [r7, #12]
      break;
 80049ee:	e011      	b.n	8004a14 <HAL_ADCEx_InjectedGetValue+0x58>
    case ADC_INJECTED_RANK_3: 
      tmp_jdr = hadc->Instance->JDR3;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049f8:	60fb      	str	r3, [r7, #12]
      break;
 80049fa:	e00b      	b.n	8004a14 <HAL_ADCEx_InjectedGetValue+0x58>
    case ADC_INJECTED_RANK_2: 
      tmp_jdr = hadc->Instance->JDR2;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a04:	60fb      	str	r3, [r7, #12]
      break;
 8004a06:	e005      	b.n	8004a14 <HAL_ADCEx_InjectedGetValue+0x58>
    case ADC_INJECTED_RANK_1:
    default:
      tmp_jdr = hadc->Instance->JDR1;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004a10:	60fb      	str	r3, [r7, #12]
      break;
 8004a12:	bf00      	nop
  }
  
  /* Return ADC converted value */ 
  return tmp_jdr;
 8004a14:	68fb      	ldr	r3, [r7, #12]
}
 8004a16:	4618      	mov	r0, r3
 8004a18:	3714      	adds	r7, #20
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a20:	4770      	bx	lr
	...

08004a24 <HAL_ADCEx_InjectedConfigChannel>:
  * @param  sConfigInjected Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b09d      	sub	sp, #116	; 0x74
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
 8004a2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004a2e:	2300      	movs	r3, #0
 8004a30:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8004a34:	2300      	movs	r3, #0
 8004a36:	60fb      	str	r3, [r7, #12]
  
  /* Injected context queue feature: temporary JSQR variables defined in      */
  /* static to be passed over calls of this function                          */
  uint32_t tmp_JSQR_ContextQueueBeingBuilt = 0U;
 8004a38:	2300      	movs	r3, #0
 8004a3a:	66bb      	str	r3, [r7, #104]	; 0x68
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfigInjected->InjectedChannel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a42:	2b01      	cmp	r3, #1
 8004a44:	d101      	bne.n	8004a4a <HAL_ADCEx_InjectedConfigChannel+0x26>
 8004a46:	2302      	movs	r3, #2
 8004a48:	e364      	b.n	8005114 <HAL_ADCEx_InjectedConfigChannel+0x6f0>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2201      	movs	r2, #1
 8004a4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */
  
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	691b      	ldr	r3, [r3, #16]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d003      	beq.n	8004a62 <HAL_ADCEx_InjectedConfigChannel+0x3e>
      (sConfigInjected->InjectedNbrOfConversion == 1U)  )
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	699b      	ldr	r3, [r3, #24]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8004a5e:	2b01      	cmp	r3, #1
 8004a60:	d151      	bne.n	8004b06 <HAL_ADCEx_InjectedConfigChannel+0xe2>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 used)        */
    
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	2b01      	cmp	r3, #1
 8004a68:	d143      	bne.n	8004af2 <HAL_ADCEx_InjectedConfigChannel+0xce>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	6a1b      	ldr	r3, [r3, #32]
 8004a6e:	2b01      	cmp	r3, #1
 8004a70:	d02b      	beq.n	8004aca <HAL_ADCEx_InjectedConfigChannel+0xa6>
      {
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) |
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	021a      	lsls	r2, r3, #8
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4984      	ldr	r1, [pc, #528]	; (8004c90 <HAL_ADCEx_InjectedConfigChannel+0x26c>)
 8004a7e:	428b      	cmp	r3, r1
 8004a80:	d004      	beq.n	8004a8c <HAL_ADCEx_InjectedConfigChannel+0x68>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4983      	ldr	r1, [pc, #524]	; (8004c94 <HAL_ADCEx_InjectedConfigChannel+0x270>)
 8004a88:	428b      	cmp	r3, r1
 8004a8a:	d114      	bne.n	8004ab6 <HAL_ADCEx_InjectedConfigChannel+0x92>
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	6a1b      	ldr	r3, [r3, #32]
 8004a90:	2b08      	cmp	r3, #8
 8004a92:	d00e      	beq.n	8004ab2 <HAL_ADCEx_InjectedConfigChannel+0x8e>
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	6a1b      	ldr	r3, [r3, #32]
 8004a98:	2b14      	cmp	r3, #20
 8004a9a:	d008      	beq.n	8004aae <HAL_ADCEx_InjectedConfigChannel+0x8a>
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	6a1b      	ldr	r3, [r3, #32]
 8004aa0:	2b1c      	cmp	r3, #28
 8004aa2:	d002      	beq.n	8004aaa <HAL_ADCEx_InjectedConfigChannel+0x86>
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	6a1b      	ldr	r3, [r3, #32]
 8004aa8:	e007      	b.n	8004aba <HAL_ADCEx_InjectedConfigChannel+0x96>
 8004aaa:	2310      	movs	r3, #16
 8004aac:	e005      	b.n	8004aba <HAL_ADCEx_InjectedConfigChannel+0x96>
 8004aae:	231c      	movs	r3, #28
 8004ab0:	e003      	b.n	8004aba <HAL_ADCEx_InjectedConfigChannel+0x96>
 8004ab2:	2334      	movs	r3, #52	; 0x34
 8004ab4:	e001      	b.n	8004aba <HAL_ADCEx_InjectedConfigChannel+0x96>
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	6a1b      	ldr	r3, [r3, #32]
 8004aba:	431a      	orrs	r2, r3
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004ac4:	4313      	orrs	r3, r2
 8004ac6:	66bb      	str	r3, [r7, #104]	; 0x68
 8004ac8:	e005      	b.n	8004ad6 <HAL_ADCEx_InjectedConfigChannel+0xb2>
                                                 ADC_JSQR_JEXTSEL_SET(hadc, sConfigInjected->ExternalTrigInjecConv) |
                                                 sConfigInjected->ExternalTrigInjecConvEdge                          );
      }
      else
      {
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) );
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	021b      	lsls	r3, r3, #8
 8004ad0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	66bb      	str	r3, [r7, #104]	; 0x68
      }
      
      /* Update ADC register JSQR */
      MODIFY_REG(hadc->Instance->JSQR           ,
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004adc:	4b6e      	ldr	r3, [pc, #440]	; (8004c98 <HAL_ADCEx_InjectedConfigChannel+0x274>)
 8004ade:	4013      	ands	r3, r2
 8004ae0:	687a      	ldr	r2, [r7, #4]
 8004ae2:	6812      	ldr	r2, [r2, #0]
 8004ae4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004ae6:	430b      	orrs	r3, r1
 8004ae8:	64d3      	str	r3, [r2, #76]	; 0x4c
                 ADC_JSQR_JEXTSEL |
                 ADC_JSQR_JL                    ,
                 tmp_JSQR_ContextQueueBeingBuilt );
      
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004aee:	649a      	str	r2, [r3, #72]	; 0x48
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8004af0:	e07f      	b.n	8004bf2 <HAL_ADCEx_InjectedConfigChannel+0x1ce>
    /* If another injected rank than rank1 was intended to be set, and could  */
    /* not due to ScanConvMode disabled, error is reported.                   */
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004af6:	f043 0220 	orr.w	r2, r3, #32
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	641a      	str	r2, [r3, #64]	; 0x40
      
      tmp_hal_status = HAL_ERROR;
 8004afe:	2301      	movs	r3, #1
 8004b00:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8004b04:	e075      	b.n	8004bf2 <HAL_ADCEx_InjectedConfigChannel+0x1ce>
    /* Procedure to define injected context register JSQR over successive     */
    /* calls of this function, for each injected channel rank:                */
    
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger                      */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d140      	bne.n	8004b90 <HAL_ADCEx_InjectedConfigChannel+0x16c>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = sConfigInjected->InjectedNbrOfConversion;
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	699a      	ldr	r2, [r3, #24]
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	64da      	str	r2, [r3, #76]	; 0x4c
      /* Initialize value that will be set into register JSQR */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	649a      	str	r2, [r3, #72]	; 0x48
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	6a1b      	ldr	r3, [r3, #32]
 8004b20:	2b01      	cmp	r3, #1
 8004b22:	d02d      	beq.n	8004b80 <HAL_ADCEx_InjectedConfigChannel+0x15c>
      {
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U)           |
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	699b      	ldr	r3, [r3, #24]
 8004b2c:	1e59      	subs	r1, r3, #1
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	4857      	ldr	r0, [pc, #348]	; (8004c90 <HAL_ADCEx_InjectedConfigChannel+0x26c>)
 8004b34:	4283      	cmp	r3, r0
 8004b36:	d004      	beq.n	8004b42 <HAL_ADCEx_InjectedConfigChannel+0x11e>
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4855      	ldr	r0, [pc, #340]	; (8004c94 <HAL_ADCEx_InjectedConfigChannel+0x270>)
 8004b3e:	4283      	cmp	r3, r0
 8004b40:	d114      	bne.n	8004b6c <HAL_ADCEx_InjectedConfigChannel+0x148>
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	6a1b      	ldr	r3, [r3, #32]
 8004b46:	2b08      	cmp	r3, #8
 8004b48:	d00e      	beq.n	8004b68 <HAL_ADCEx_InjectedConfigChannel+0x144>
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	6a1b      	ldr	r3, [r3, #32]
 8004b4e:	2b14      	cmp	r3, #20
 8004b50:	d008      	beq.n	8004b64 <HAL_ADCEx_InjectedConfigChannel+0x140>
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	6a1b      	ldr	r3, [r3, #32]
 8004b56:	2b1c      	cmp	r3, #28
 8004b58:	d002      	beq.n	8004b60 <HAL_ADCEx_InjectedConfigChannel+0x13c>
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	6a1b      	ldr	r3, [r3, #32]
 8004b5e:	e007      	b.n	8004b70 <HAL_ADCEx_InjectedConfigChannel+0x14c>
 8004b60:	2310      	movs	r3, #16
 8004b62:	e005      	b.n	8004b70 <HAL_ADCEx_InjectedConfigChannel+0x14c>
 8004b64:	231c      	movs	r3, #28
 8004b66:	e003      	b.n	8004b70 <HAL_ADCEx_InjectedConfigChannel+0x14c>
 8004b68:	2334      	movs	r3, #52	; 0x34
 8004b6a:	e001      	b.n	8004b70 <HAL_ADCEx_InjectedConfigChannel+0x14c>
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	6a1b      	ldr	r3, [r3, #32]
 8004b70:	4319      	orrs	r1, r3
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b76:	430b      	orrs	r3, r1
 8004b78:	431a      	orrs	r2, r3
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	649a      	str	r2, [r3, #72]	; 0x48
 8004b7e:	e007      	b.n	8004b90 <HAL_ADCEx_InjectedConfigChannel+0x16c>
                                                    ADC_JSQR_JEXTSEL_SET(hadc, sConfigInjected->ExternalTrigInjecConv) |
                                                    sConfigInjected->ExternalTrigInjecConvEdge                          );        
      }
      else
      {
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U) );        
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	699b      	ldr	r3, [r3, #24]
 8004b88:	3b01      	subs	r3, #1
 8004b8a:	431a      	orrs	r2, r3
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	649a      	str	r2, [r3, #72]	; 0x48

      /* 2. Continue setting of context under definition with parameter       */
      /*    related to each channel: channel rank sequence                    */
      
      /* Set the JSQx bits for the selected rank */
      MODIFY_REG(hadc->InjectionConfig.ContextQueue                                          ,
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	685a      	ldr	r2, [r3, #4]
 8004b98:	4613      	mov	r3, r2
 8004b9a:	005b      	lsls	r3, r3, #1
 8004b9c:	4413      	add	r3, r2
 8004b9e:	005b      	lsls	r3, r3, #1
 8004ba0:	3302      	adds	r3, #2
 8004ba2:	221f      	movs	r2, #31
 8004ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ba8:	43db      	mvns	r3, r3
 8004baa:	4019      	ands	r1, r3
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	6818      	ldr	r0, [r3, #0]
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	685a      	ldr	r2, [r3, #4]
 8004bb4:	4613      	mov	r3, r2
 8004bb6:	005b      	lsls	r3, r3, #1
 8004bb8:	4413      	add	r3, r2
 8004bba:	005b      	lsls	r3, r3, #1
 8004bbc:	3302      	adds	r3, #2
 8004bbe:	fa00 f303 	lsl.w	r3, r0, r3
 8004bc2:	ea41 0203 	orr.w	r2, r1, r3
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	649a      	str	r2, [r3, #72]	; 0x48
                 ADC_JSQR_RK(ADC_SQR3_SQ10, sConfigInjected->InjectedRank)                   ,
                 ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank) );
      
      /* Decrease channel count after setting into temporary JSQR variable */
      hadc->InjectionConfig.ChannelCount --;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bce:	1e5a      	subs	r2, r3, #1
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	64da      	str	r2, [r3, #76]	; 0x4c
      
      /* 3. End of context setting: If last channel set, then write context   */
      /*    into register JSQR and make it enter into queue                   */
      if (hadc->InjectionConfig.ChannelCount == 0U)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d10a      	bne.n	8004bf2 <HAL_ADCEx_InjectedConfigChannel+0x1ce>
      {
        /* Update ADC register JSQR */
        MODIFY_REG(hadc->Instance->JSQR              ,
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004be2:	4b2d      	ldr	r3, [pc, #180]	; (8004c98 <HAL_ADCEx_InjectedConfigChannel+0x274>)
 8004be4:	4013      	ands	r3, r2
 8004be6:	687a      	ldr	r2, [r7, #4]
 8004be8:	6c91      	ldr	r1, [r2, #72]	; 0x48
 8004bea:	687a      	ldr	r2, [r7, #4]
 8004bec:	6812      	ldr	r2, [r2, #0]
 8004bee:	430b      	orrs	r3, r1
 8004bf0:	64d3      	str	r3, [r2, #76]	; 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	689b      	ldr	r3, [r3, #8]
 8004bf8:	f003 0308 	and.w	r3, r3, #8
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d12d      	bne.n	8004c5c <HAL_ADCEx_InjectedConfigChannel+0x238>
  {     
    /* If auto-injected mode is disabled: no constraint                       */
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	7f5b      	ldrb	r3, [r3, #29]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d110      	bne.n	8004c2a <HAL_ADCEx_InjectedConfigChannel+0x206>
    {
      MODIFY_REG(hadc->Instance->CFGR                                                            ,
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	68db      	ldr	r3, [r3, #12]
 8004c0e:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	7f9b      	ldrb	r3, [r3, #30]
 8004c16:	055a      	lsls	r2, r3, #21
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	7f1b      	ldrb	r3, [r3, #28]
 8004c1c:	051b      	lsls	r3, r3, #20
 8004c1e:	431a      	orrs	r2, r3
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	430a      	orrs	r2, r1
 8004c26:	60da      	str	r2, [r3, #12]
 8004c28:	e018      	b.n	8004c5c <HAL_ADCEx_InjectedConfigChannel+0x238>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR                                                ,
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	68db      	ldr	r3, [r3, #12]
 8004c30:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	7f9b      	ldrb	r3, [r3, #30]
 8004c38:	055a      	lsls	r2, r3, #21
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	430a      	orrs	r2, r1
 8004c40:	60da      	str	r2, [r3, #12]
                 ADC_CFGR_JDISCEN                                                    ,
                 ADC_CFGR_INJECT_CONTEXT_QUEUE((uint32_t)sConfigInjected->QueueInjectedContext) );
      
      /* If injected discontinuous mode was intended to be set and could not  */
      /* due to auto-injected enabled, error is reported.                     */
      if (sConfigInjected->InjectedDiscontinuousConvMode == ENABLE)
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	7f1b      	ldrb	r3, [r3, #28]
 8004c46:	2b01      	cmp	r3, #1
 8004c48:	d108      	bne.n	8004c5c <HAL_ADCEx_InjectedConfigChannel+0x238>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c4e:	f043 0220 	orr.w	r2, r3, #32
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8004c56:	2301      	movs	r3, #1
 8004c58:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	689b      	ldr	r3, [r3, #8]
 8004c62:	f003 030c 	and.w	r3, r3, #12
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	f040 8111 	bne.w	8004e8e <HAL_ADCEx_InjectedConfigChannel+0x46a>
  {    
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	6a1b      	ldr	r3, [r3, #32]
 8004c70:	2b01      	cmp	r3, #1
 8004c72:	d113      	bne.n	8004c9c <HAL_ADCEx_InjectedConfigChannel+0x278>
    {
      MODIFY_REG(hadc->Instance->CFGR                                              ,
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	68db      	ldr	r3, [r3, #12]
 8004c7a:	f023 7100 	bic.w	r1, r3, #33554432	; 0x2000000
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	7f5b      	ldrb	r3, [r3, #29]
 8004c82:	065a      	lsls	r2, r3, #25
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	430a      	orrs	r2, r1
 8004c8a:	60da      	str	r2, [r3, #12]
 8004c8c:	e01b      	b.n	8004cc6 <HAL_ADCEx_InjectedConfigChannel+0x2a2>
 8004c8e:	bf00      	nop
 8004c90:	50000400 	.word	0x50000400
 8004c94:	50000500 	.word	0x50000500
 8004c98:	82082000 	.word	0x82082000
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      /* Disable Automatic injected conversion */
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	68da      	ldr	r2, [r3, #12]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8004caa:	60da      	str	r2, [r3, #12]
      
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	7f5b      	ldrb	r3, [r3, #29]
 8004cb0:	2b01      	cmp	r3, #1
 8004cb2:	d108      	bne.n	8004cc6 <HAL_ADCEx_InjectedConfigChannel+0x2a2>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cb8:	f043 0220 	orr.w	r2, r3, #32
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8004cc0:	2301      	movs	r3, #1
 8004cc2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
    }
      

    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	2b09      	cmp	r3, #9
 8004ccc:	d91c      	bls.n	8004d08 <HAL_ADCEx_InjectedConfigChannel+0x2e4>
    {
      MODIFY_REG(hadc->Instance->SMPR2                                                             ,
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	6999      	ldr	r1, [r3, #24]
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	681a      	ldr	r2, [r3, #0]
 8004cd8:	4613      	mov	r3, r2
 8004cda:	005b      	lsls	r3, r3, #1
 8004cdc:	4413      	add	r3, r2
 8004cde:	3b1e      	subs	r3, #30
 8004ce0:	2207      	movs	r2, #7
 8004ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ce6:	43db      	mvns	r3, r3
 8004ce8:	4019      	ands	r1, r3
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	6898      	ldr	r0, [r3, #8]
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	681a      	ldr	r2, [r3, #0]
 8004cf2:	4613      	mov	r3, r2
 8004cf4:	005b      	lsls	r3, r3, #1
 8004cf6:	4413      	add	r3, r2
 8004cf8:	3b1e      	subs	r3, #30
 8004cfa:	fa00 f203 	lsl.w	r2, r0, r3
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	430a      	orrs	r2, r1
 8004d04:	619a      	str	r2, [r3, #24]
 8004d06:	e019      	b.n	8004d3c <HAL_ADCEx_InjectedConfigChannel+0x318>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfigInjected->InjectedChannel)                      ,
                 ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                                                             ,
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	6959      	ldr	r1, [r3, #20]
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	681a      	ldr	r2, [r3, #0]
 8004d12:	4613      	mov	r3, r2
 8004d14:	005b      	lsls	r3, r3, #1
 8004d16:	4413      	add	r3, r2
 8004d18:	2207      	movs	r2, #7
 8004d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d1e:	43db      	mvns	r3, r3
 8004d20:	4019      	ands	r1, r3
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	6898      	ldr	r0, [r3, #8]
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	681a      	ldr	r2, [r3, #0]
 8004d2a:	4613      	mov	r3, r2
 8004d2c:	005b      	lsls	r3, r3, #1
 8004d2e:	4413      	add	r3, r2
 8004d30:	fa00 f203 	lsl.w	r2, r0, r3
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	430a      	orrs	r2, r1
 8004d3a:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */
    
    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	695a      	ldr	r2, [r3, #20]
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	68db      	ldr	r3, [r3, #12]
 8004d46:	08db      	lsrs	r3, r3, #3
 8004d48:	f003 0303 	and.w	r3, r3, #3
 8004d4c:	005b      	lsls	r3, r3, #1
 8004d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d52:	667b      	str	r3, [r7, #100]	; 0x64
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfigInjected->InjectedOffsetNumber)
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	691b      	ldr	r3, [r3, #16]
 8004d58:	3b01      	subs	r3, #1
 8004d5a:	2b03      	cmp	r3, #3
 8004d5c:	d84e      	bhi.n	8004dfc <HAL_ADCEx_InjectedConfigChannel+0x3d8>
 8004d5e:	a201      	add	r2, pc, #4	; (adr r2, 8004d64 <HAL_ADCEx_InjectedConfigChannel+0x340>)
 8004d60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d64:	08004d75 	.word	0x08004d75
 8004d68:	08004d97 	.word	0x08004d97
 8004d6c:	08004db9 	.word	0x08004db9
 8004d70:	08004ddb 	.word	0x08004ddb
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1                               ,
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004d7a:	4b9a      	ldr	r3, [pc, #616]	; (8004fe4 <HAL_ADCEx_InjectedConfigChannel+0x5c0>)
 8004d7c:	4013      	ands	r3, r2
 8004d7e:	683a      	ldr	r2, [r7, #0]
 8004d80:	6812      	ldr	r2, [r2, #0]
 8004d82:	0691      	lsls	r1, r2, #26
 8004d84:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004d86:	430a      	orrs	r2, r1
 8004d88:	431a      	orrs	r2, r3
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004d92:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                                   ,
                 ADC_OFR1_OFFSET1_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 8004d94:	e07e      	b.n	8004e94 <HAL_ADCEx_InjectedConfigChannel+0x470>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2                               ,
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004d9c:	4b91      	ldr	r3, [pc, #580]	; (8004fe4 <HAL_ADCEx_InjectedConfigChannel+0x5c0>)
 8004d9e:	4013      	ands	r3, r2
 8004da0:	683a      	ldr	r2, [r7, #0]
 8004da2:	6812      	ldr	r2, [r2, #0]
 8004da4:	0691      	lsls	r1, r2, #26
 8004da6:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004da8:	430a      	orrs	r2, r1
 8004daa:	431a      	orrs	r2, r3
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004db4:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                                   ,
                 ADC_OFR2_OFFSET2_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 8004db6:	e06d      	b.n	8004e94 <HAL_ADCEx_InjectedConfigChannel+0x470>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3                               ,
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004dbe:	4b89      	ldr	r3, [pc, #548]	; (8004fe4 <HAL_ADCEx_InjectedConfigChannel+0x5c0>)
 8004dc0:	4013      	ands	r3, r2
 8004dc2:	683a      	ldr	r2, [r7, #0]
 8004dc4:	6812      	ldr	r2, [r2, #0]
 8004dc6:	0691      	lsls	r1, r2, #26
 8004dc8:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004dca:	430a      	orrs	r2, r1
 8004dcc:	431a      	orrs	r2, r3
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004dd6:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                                   ,
                 ADC_OFR3_OFFSET3_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 8004dd8:	e05c      	b.n	8004e94 <HAL_ADCEx_InjectedConfigChannel+0x470>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4                               ,
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004de0:	4b80      	ldr	r3, [pc, #512]	; (8004fe4 <HAL_ADCEx_InjectedConfigChannel+0x5c0>)
 8004de2:	4013      	ands	r3, r2
 8004de4:	683a      	ldr	r2, [r7, #0]
 8004de6:	6812      	ldr	r2, [r2, #0]
 8004de8:	0691      	lsls	r1, r2, #26
 8004dea:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004dec:	430a      	orrs	r2, r1
 8004dee:	431a      	orrs	r2, r3
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004df8:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                                   ,
                 ADC_OFR4_OFFSET4_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 8004dfa:	e04b      	b.n	8004e94 <HAL_ADCEx_InjectedConfigChannel+0x470>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e02:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	069b      	lsls	r3, r3, #26
 8004e0c:	429a      	cmp	r2, r3
 8004e0e:	d107      	bne.n	8004e20 <HAL_ADCEx_InjectedConfigChannel+0x3fc>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004e1e:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004e26:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	069b      	lsls	r3, r3, #26
 8004e30:	429a      	cmp	r2, r3
 8004e32:	d107      	bne.n	8004e44 <HAL_ADCEx_InjectedConfigChannel+0x420>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004e42:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004e4a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	069b      	lsls	r3, r3, #26
 8004e54:	429a      	cmp	r2, r3
 8004e56:	d107      	bne.n	8004e68 <HAL_ADCEx_InjectedConfigChannel+0x444>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004e66:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004e6e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	069b      	lsls	r3, r3, #26
 8004e78:	429a      	cmp	r2, r3
 8004e7a:	d10a      	bne.n	8004e92 <HAL_ADCEx_InjectedConfigChannel+0x46e>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004e8a:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8004e8c:	e001      	b.n	8004e92 <HAL_ADCEx_InjectedConfigChannel+0x46e>
    }
    
  }
 8004e8e:	bf00      	nop
 8004e90:	e000      	b.n	8004e94 <HAL_ADCEx_InjectedConfigChannel+0x470>
      break;
 8004e92:	bf00      	nop
  
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	689b      	ldr	r3, [r3, #8]
 8004e9a:	f003 0303 	and.w	r3, r3, #3
 8004e9e:	2b01      	cmp	r3, #1
 8004ea0:	d108      	bne.n	8004eb4 <HAL_ADCEx_InjectedConfigChannel+0x490>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f003 0301 	and.w	r3, r3, #1
 8004eac:	2b01      	cmp	r3, #1
 8004eae:	d101      	bne.n	8004eb4 <HAL_ADCEx_InjectedConfigChannel+0x490>
 8004eb0:	2301      	movs	r3, #1
 8004eb2:	e000      	b.n	8004eb6 <HAL_ADCEx_InjectedConfigChannel+0x492>
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	f040 8126 	bne.w	8005108 <HAL_ADCEx_InjectedConfigChannel+0x6e4>
  {
    /* Configuration of differential mode */
    if (sConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED)
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	68db      	ldr	r3, [r3, #12]
 8004ec0:	2b01      	cmp	r3, #1
 8004ec2:	d00f      	beq.n	8004ee4 <HAL_ADCEx_InjectedConfigChannel+0x4c0>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	2201      	movs	r2, #1
 8004ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ed6:	43da      	mvns	r2, r3
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	400a      	ands	r2, r1
 8004ede:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8004ee2:	e049      	b.n	8004f78 <HAL_ADCEx_InjectedConfigChannel+0x554>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	2201      	movs	r2, #1
 8004ef2:	409a      	lsls	r2, r3
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	430a      	orrs	r2, r1
 8004efa:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	2b09      	cmp	r3, #9
 8004f04:	d91c      	bls.n	8004f40 <HAL_ADCEx_InjectedConfigChannel+0x51c>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	6999      	ldr	r1, [r3, #24]
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	681a      	ldr	r2, [r3, #0]
 8004f10:	4613      	mov	r3, r2
 8004f12:	005b      	lsls	r3, r3, #1
 8004f14:	4413      	add	r3, r2
 8004f16:	3b1b      	subs	r3, #27
 8004f18:	2207      	movs	r2, #7
 8004f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f1e:	43db      	mvns	r3, r3
 8004f20:	4019      	ands	r1, r3
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	6898      	ldr	r0, [r3, #8]
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	681a      	ldr	r2, [r3, #0]
 8004f2a:	4613      	mov	r3, r2
 8004f2c:	005b      	lsls	r3, r3, #1
 8004f2e:	4413      	add	r3, r2
 8004f30:	3b1b      	subs	r3, #27
 8004f32:	fa00 f203 	lsl.w	r2, r0, r3
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	430a      	orrs	r2, r1
 8004f3c:	619a      	str	r2, [r3, #24]
 8004f3e:	e01b      	b.n	8004f78 <HAL_ADCEx_InjectedConfigChannel+0x554>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfigInjected->InjectedChannel +1U),
                   ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	6959      	ldr	r1, [r3, #20]
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	1c5a      	adds	r2, r3, #1
 8004f4c:	4613      	mov	r3, r2
 8004f4e:	005b      	lsls	r3, r3, #1
 8004f50:	4413      	add	r3, r2
 8004f52:	2207      	movs	r2, #7
 8004f54:	fa02 f303 	lsl.w	r3, r2, r3
 8004f58:	43db      	mvns	r3, r3
 8004f5a:	4019      	ands	r1, r3
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	6898      	ldr	r0, [r3, #8]
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	1c5a      	adds	r2, r3, #1
 8004f66:	4613      	mov	r3, r2
 8004f68:	005b      	lsls	r3, r3, #1
 8004f6a:	4413      	add	r3, r2
 8004f6c:	fa00 f203 	lsl.w	r2, r0, r3
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	430a      	orrs	r2, r1
 8004f76:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004f80:	d004      	beq.n	8004f8c <HAL_ADCEx_InjectedConfigChannel+0x568>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	4a18      	ldr	r2, [pc, #96]	; (8004fe8 <HAL_ADCEx_InjectedConfigChannel+0x5c4>)
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	d101      	bne.n	8004f90 <HAL_ADCEx_InjectedConfigChannel+0x56c>
 8004f8c:	4b17      	ldr	r3, [pc, #92]	; (8004fec <HAL_ADCEx_InjectedConfigChannel+0x5c8>)
 8004f8e:	e000      	b.n	8004f92 <HAL_ADCEx_InjectedConfigChannel+0x56e>
 8004f90:	4b17      	ldr	r3, [pc, #92]	; (8004ff0 <HAL_ADCEx_InjectedConfigChannel+0x5cc>)
 8004f92:	663b      	str	r3, [r7, #96]	; 0x60
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	2b10      	cmp	r3, #16
 8004f9a:	d105      	bne.n	8004fa8 <HAL_ADCEx_InjectedConfigChannel+0x584>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8004f9c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004f9e:	689b      	ldr	r3, [r3, #8]
 8004fa0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d015      	beq.n	8004fd4 <HAL_ADCEx_InjectedConfigChannel+0x5b0>
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)       &&
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8004fac:	2b11      	cmp	r3, #17
 8004fae:	d105      	bne.n	8004fbc <HAL_ADCEx_InjectedConfigChannel+0x598>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8004fb0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004fb2:	689b      	ldr	r3, [r3, #8]
 8004fb4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)       &&
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d00b      	beq.n	8004fd4 <HAL_ADCEx_InjectedConfigChannel+0x5b0>
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)    &&
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8004fc0:	2b12      	cmp	r3, #18
 8004fc2:	f040 80a1 	bne.w	8005108 <HAL_ADCEx_InjectedConfigChannel+0x6e4>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8004fc6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004fc8:	689b      	ldr	r3, [r3, #8]
 8004fca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)    &&
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	f040 809a 	bne.w	8005108 <HAL_ADCEx_InjectedConfigChannel+0x6e4>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004fdc:	d10a      	bne.n	8004ff4 <HAL_ADCEx_InjectedConfigChannel+0x5d0>
 8004fde:	4b02      	ldr	r3, [pc, #8]	; (8004fe8 <HAL_ADCEx_InjectedConfigChannel+0x5c4>)
 8004fe0:	613b      	str	r3, [r7, #16]
 8004fe2:	e022      	b.n	800502a <HAL_ADCEx_InjectedConfigChannel+0x606>
 8004fe4:	83fff000 	.word	0x83fff000
 8004fe8:	50000100 	.word	0x50000100
 8004fec:	50000300 	.word	0x50000300
 8004ff0:	50000700 	.word	0x50000700
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	4a49      	ldr	r2, [pc, #292]	; (8005120 <HAL_ADCEx_InjectedConfigChannel+0x6fc>)
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d103      	bne.n	8005006 <HAL_ADCEx_InjectedConfigChannel+0x5e2>
 8004ffe:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8005002:	613b      	str	r3, [r7, #16]
 8005004:	e011      	b.n	800502a <HAL_ADCEx_InjectedConfigChannel+0x606>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4a46      	ldr	r2, [pc, #280]	; (8005124 <HAL_ADCEx_InjectedConfigChannel+0x700>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d102      	bne.n	8005016 <HAL_ADCEx_InjectedConfigChannel+0x5f2>
 8005010:	4b45      	ldr	r3, [pc, #276]	; (8005128 <HAL_ADCEx_InjectedConfigChannel+0x704>)
 8005012:	613b      	str	r3, [r7, #16]
 8005014:	e009      	b.n	800502a <HAL_ADCEx_InjectedConfigChannel+0x606>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	4a43      	ldr	r2, [pc, #268]	; (8005128 <HAL_ADCEx_InjectedConfigChannel+0x704>)
 800501c:	4293      	cmp	r3, r2
 800501e:	d102      	bne.n	8005026 <HAL_ADCEx_InjectedConfigChannel+0x602>
 8005020:	4b40      	ldr	r3, [pc, #256]	; (8005124 <HAL_ADCEx_InjectedConfigChannel+0x700>)
 8005022:	613b      	str	r3, [r7, #16]
 8005024:	e001      	b.n	800502a <HAL_ADCEx_InjectedConfigChannel+0x606>
 8005026:	2300      	movs	r3, #0
 8005028:	613b      	str	r3, [r7, #16]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	689b      	ldr	r3, [r3, #8]
 8005030:	f003 0303 	and.w	r3, r3, #3
 8005034:	2b01      	cmp	r3, #1
 8005036:	d108      	bne.n	800504a <HAL_ADCEx_InjectedConfigChannel+0x626>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f003 0301 	and.w	r3, r3, #1
 8005042:	2b01      	cmp	r3, #1
 8005044:	d101      	bne.n	800504a <HAL_ADCEx_InjectedConfigChannel+0x626>
 8005046:	2301      	movs	r3, #1
 8005048:	e000      	b.n	800504c <HAL_ADCEx_InjectedConfigChannel+0x628>
 800504a:	2300      	movs	r3, #0
 800504c:	2b00      	cmp	r3, #0
 800504e:	d150      	bne.n	80050f2 <HAL_ADCEx_InjectedConfigChannel+0x6ce>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8005050:	693b      	ldr	r3, [r7, #16]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8005052:	2b00      	cmp	r3, #0
 8005054:	d010      	beq.n	8005078 <HAL_ADCEx_InjectedConfigChannel+0x654>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8005056:	693b      	ldr	r3, [r7, #16]
 8005058:	689b      	ldr	r3, [r3, #8]
 800505a:	f003 0303 	and.w	r3, r3, #3
 800505e:	2b01      	cmp	r3, #1
 8005060:	d107      	bne.n	8005072 <HAL_ADCEx_InjectedConfigChannel+0x64e>
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f003 0301 	and.w	r3, r3, #1
 800506a:	2b01      	cmp	r3, #1
 800506c:	d101      	bne.n	8005072 <HAL_ADCEx_InjectedConfigChannel+0x64e>
 800506e:	2301      	movs	r3, #1
 8005070:	e000      	b.n	8005074 <HAL_ADCEx_InjectedConfigChannel+0x650>
 8005072:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8005074:	2b00      	cmp	r3, #0
 8005076:	d13c      	bne.n	80050f2 <HAL_ADCEx_InjectedConfigChannel+0x6ce>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	2b10      	cmp	r3, #16
 800507e:	d11d      	bne.n	80050bc <HAL_ADCEx_InjectedConfigChannel+0x698>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005088:	d118      	bne.n	80050bc <HAL_ADCEx_InjectedConfigChannel+0x698>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 800508a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800508c:	689b      	ldr	r3, [r3, #8]
 800508e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005092:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005094:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005096:	4b25      	ldr	r3, [pc, #148]	; (800512c <HAL_ADCEx_InjectedConfigChannel+0x708>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	4a25      	ldr	r2, [pc, #148]	; (8005130 <HAL_ADCEx_InjectedConfigChannel+0x70c>)
 800509c:	fba2 2303 	umull	r2, r3, r2, r3
 80050a0:	0c9a      	lsrs	r2, r3, #18
 80050a2:	4613      	mov	r3, r2
 80050a4:	009b      	lsls	r3, r3, #2
 80050a6:	4413      	add	r3, r2
 80050a8:	005b      	lsls	r3, r3, #1
 80050aa:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 80050ac:	e002      	b.n	80050b4 <HAL_ADCEx_InjectedConfigChannel+0x690>
          {
            wait_loop_index--;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	3b01      	subs	r3, #1
 80050b2:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d1f9      	bne.n	80050ae <HAL_ADCEx_InjectedConfigChannel+0x68a>
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80050ba:	e024      	b.n	8005106 <HAL_ADCEx_InjectedConfigChannel+0x6e2>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	2b11      	cmp	r3, #17
 80050c2:	d10b      	bne.n	80050dc <HAL_ADCEx_InjectedConfigChannel+0x6b8>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80050cc:	d106      	bne.n	80050dc <HAL_ADCEx_InjectedConfigChannel+0x6b8>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80050ce:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80050d0:	689b      	ldr	r3, [r3, #8]
 80050d2:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80050d6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80050d8:	609a      	str	r2, [r3, #8]
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80050da:	e014      	b.n	8005106 <HAL_ADCEx_InjectedConfigChannel+0x6e2>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	2b12      	cmp	r3, #18
 80050e2:	d110      	bne.n	8005106 <HAL_ADCEx_InjectedConfigChannel+0x6e2>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80050e4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80050e6:	689b      	ldr	r3, [r3, #8]
 80050e8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80050ec:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80050ee:	609a      	str	r2, [r3, #8]
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80050f0:	e009      	b.n	8005106 <HAL_ADCEx_InjectedConfigChannel+0x6e2>
      /* and other ADC of the common group are enabled, internal              */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050f6:	f043 0220 	orr.w	r2, r3, #32
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80050fe:	2301      	movs	r3, #1
 8005100:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 8005104:	e000      	b.n	8005108 <HAL_ADCEx_InjectedConfigChannel+0x6e4>
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8005106:	bf00      	nop
    }
    
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2200      	movs	r2, #0
 800510c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8005110:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 8005114:	4618      	mov	r0, r3
 8005116:	3774      	adds	r7, #116	; 0x74
 8005118:	46bd      	mov	sp, r7
 800511a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511e:	4770      	bx	lr
 8005120:	50000100 	.word	0x50000100
 8005124:	50000400 	.word	0x50000400
 8005128:	50000500 	.word	0x50000500
 800512c:	20000004 	.word	0x20000004
 8005130:	431bde83 	.word	0x431bde83

08005134 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8005134:	b480      	push	{r7}
 8005136:	b099      	sub	sp, #100	; 0x64
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
 800513c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800513e:	2300      	movs	r3, #0
 8005140:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800514c:	d102      	bne.n	8005154 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 800514e:	4b6d      	ldr	r3, [pc, #436]	; (8005304 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8005150:	60bb      	str	r3, [r7, #8]
 8005152:	e01a      	b.n	800518a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	4a6a      	ldr	r2, [pc, #424]	; (8005304 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 800515a:	4293      	cmp	r3, r2
 800515c:	d103      	bne.n	8005166 <HAL_ADCEx_MultiModeConfigChannel+0x32>
 800515e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8005162:	60bb      	str	r3, [r7, #8]
 8005164:	e011      	b.n	800518a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4a67      	ldr	r2, [pc, #412]	; (8005308 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 800516c:	4293      	cmp	r3, r2
 800516e:	d102      	bne.n	8005176 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8005170:	4b66      	ldr	r3, [pc, #408]	; (800530c <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8005172:	60bb      	str	r3, [r7, #8]
 8005174:	e009      	b.n	800518a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4a64      	ldr	r2, [pc, #400]	; (800530c <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 800517c:	4293      	cmp	r3, r2
 800517e:	d102      	bne.n	8005186 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8005180:	4b61      	ldr	r3, [pc, #388]	; (8005308 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8005182:	60bb      	str	r3, [r7, #8]
 8005184:	e001      	b.n	800518a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8005186:	2300      	movs	r3, #0
 8005188:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 800518a:	68bb      	ldr	r3, [r7, #8]
 800518c:	2b00      	cmp	r3, #0
 800518e:	d101      	bne.n	8005194 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8005190:	2301      	movs	r3, #1
 8005192:	e0b0      	b.n	80052f6 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800519a:	2b01      	cmp	r3, #1
 800519c:	d101      	bne.n	80051a2 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 800519e:	2302      	movs	r3, #2
 80051a0:	e0a9      	b.n	80052f6 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2201      	movs	r2, #1
 80051a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	689b      	ldr	r3, [r3, #8]
 80051b0:	f003 0304 	and.w	r3, r3, #4
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	f040 808d 	bne.w	80052d4 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 80051ba:	68bb      	ldr	r3, [r7, #8]
 80051bc:	689b      	ldr	r3, [r3, #8]
 80051be:	f003 0304 	and.w	r3, r3, #4
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	f040 8086 	bne.w	80052d4 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80051d0:	d004      	beq.n	80051dc <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	4a4b      	ldr	r2, [pc, #300]	; (8005304 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80051d8:	4293      	cmp	r3, r2
 80051da:	d101      	bne.n	80051e0 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80051dc:	4b4c      	ldr	r3, [pc, #304]	; (8005310 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 80051de:	e000      	b.n	80051e2 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80051e0:	4b4c      	ldr	r3, [pc, #304]	; (8005314 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 80051e2:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d040      	beq.n	800526e <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 80051ec:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80051ee:	689b      	ldr	r3, [r3, #8]
 80051f0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	6859      	ldr	r1, [r3, #4]
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80051fe:	035b      	lsls	r3, r3, #13
 8005200:	430b      	orrs	r3, r1
 8005202:	431a      	orrs	r2, r3
 8005204:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005206:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	689b      	ldr	r3, [r3, #8]
 800520e:	f003 0303 	and.w	r3, r3, #3
 8005212:	2b01      	cmp	r3, #1
 8005214:	d108      	bne.n	8005228 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f003 0301 	and.w	r3, r3, #1
 8005220:	2b01      	cmp	r3, #1
 8005222:	d101      	bne.n	8005228 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8005224:	2301      	movs	r3, #1
 8005226:	e000      	b.n	800522a <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8005228:	2300      	movs	r3, #0
 800522a:	2b00      	cmp	r3, #0
 800522c:	d15c      	bne.n	80052e8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 800522e:	68bb      	ldr	r3, [r7, #8]
 8005230:	689b      	ldr	r3, [r3, #8]
 8005232:	f003 0303 	and.w	r3, r3, #3
 8005236:	2b01      	cmp	r3, #1
 8005238:	d107      	bne.n	800524a <HAL_ADCEx_MultiModeConfigChannel+0x116>
 800523a:	68bb      	ldr	r3, [r7, #8]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f003 0301 	and.w	r3, r3, #1
 8005242:	2b01      	cmp	r3, #1
 8005244:	d101      	bne.n	800524a <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8005246:	2301      	movs	r3, #1
 8005248:	e000      	b.n	800524c <HAL_ADCEx_MultiModeConfigChannel+0x118>
 800524a:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800524c:	2b00      	cmp	r3, #0
 800524e:	d14b      	bne.n	80052e8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8005250:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005252:	689b      	ldr	r3, [r3, #8]
 8005254:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8005258:	f023 030f 	bic.w	r3, r3, #15
 800525c:	683a      	ldr	r2, [r7, #0]
 800525e:	6811      	ldr	r1, [r2, #0]
 8005260:	683a      	ldr	r2, [r7, #0]
 8005262:	6892      	ldr	r2, [r2, #8]
 8005264:	430a      	orrs	r2, r1
 8005266:	431a      	orrs	r2, r3
 8005268:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800526a:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800526c:	e03c      	b.n	80052e8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800526e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005270:	689b      	ldr	r3, [r3, #8]
 8005272:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005276:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005278:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	689b      	ldr	r3, [r3, #8]
 8005280:	f003 0303 	and.w	r3, r3, #3
 8005284:	2b01      	cmp	r3, #1
 8005286:	d108      	bne.n	800529a <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f003 0301 	and.w	r3, r3, #1
 8005292:	2b01      	cmp	r3, #1
 8005294:	d101      	bne.n	800529a <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8005296:	2301      	movs	r3, #1
 8005298:	e000      	b.n	800529c <HAL_ADCEx_MultiModeConfigChannel+0x168>
 800529a:	2300      	movs	r3, #0
 800529c:	2b00      	cmp	r3, #0
 800529e:	d123      	bne.n	80052e8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80052a0:	68bb      	ldr	r3, [r7, #8]
 80052a2:	689b      	ldr	r3, [r3, #8]
 80052a4:	f003 0303 	and.w	r3, r3, #3
 80052a8:	2b01      	cmp	r3, #1
 80052aa:	d107      	bne.n	80052bc <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80052ac:	68bb      	ldr	r3, [r7, #8]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f003 0301 	and.w	r3, r3, #1
 80052b4:	2b01      	cmp	r3, #1
 80052b6:	d101      	bne.n	80052bc <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80052b8:	2301      	movs	r3, #1
 80052ba:	e000      	b.n	80052be <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 80052bc:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d112      	bne.n	80052e8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 80052c2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80052c4:	689b      	ldr	r3, [r3, #8]
 80052c6:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80052ca:	f023 030f 	bic.w	r3, r3, #15
 80052ce:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80052d0:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80052d2:	e009      	b.n	80052e8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052d8:	f043 0220 	orr.w	r2, r3, #32
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80052e0:	2301      	movs	r3, #1
 80052e2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80052e6:	e000      	b.n	80052ea <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80052e8:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2200      	movs	r2, #0
 80052ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80052f2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 80052f6:	4618      	mov	r0, r3
 80052f8:	3764      	adds	r7, #100	; 0x64
 80052fa:	46bd      	mov	sp, r7
 80052fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005300:	4770      	bx	lr
 8005302:	bf00      	nop
 8005304:	50000100 	.word	0x50000100
 8005308:	50000400 	.word	0x50000400
 800530c:	50000500 	.word	0x50000500
 8005310:	50000300 	.word	0x50000300
 8005314:	50000700 	.word	0x50000700

08005318 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b084      	sub	sp, #16
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005320:	2300      	movs	r3, #0
 8005322:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	689b      	ldr	r3, [r3, #8]
 800532a:	f003 0303 	and.w	r3, r3, #3
 800532e:	2b01      	cmp	r3, #1
 8005330:	d108      	bne.n	8005344 <ADC_Enable+0x2c>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f003 0301 	and.w	r3, r3, #1
 800533c:	2b01      	cmp	r3, #1
 800533e:	d101      	bne.n	8005344 <ADC_Enable+0x2c>
 8005340:	2301      	movs	r3, #1
 8005342:	e000      	b.n	8005346 <ADC_Enable+0x2e>
 8005344:	2300      	movs	r3, #0
 8005346:	2b00      	cmp	r3, #0
 8005348:	d143      	bne.n	80053d2 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	689a      	ldr	r2, [r3, #8]
 8005350:	4b22      	ldr	r3, [pc, #136]	; (80053dc <ADC_Enable+0xc4>)
 8005352:	4013      	ands	r3, r2
 8005354:	2b00      	cmp	r3, #0
 8005356:	d00d      	beq.n	8005374 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800535c:	f043 0210 	orr.w	r2, r3, #16
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005368:	f043 0201 	orr.w	r2, r3, #1
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8005370:	2301      	movs	r3, #1
 8005372:	e02f      	b.n	80053d4 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	689a      	ldr	r2, [r3, #8]
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f042 0201 	orr.w	r2, r2, #1
 8005382:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8005384:	f7fe fff4 	bl	8004370 <HAL_GetTick>
 8005388:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800538a:	e01b      	b.n	80053c4 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800538c:	f7fe fff0 	bl	8004370 <HAL_GetTick>
 8005390:	4602      	mov	r2, r0
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	1ad3      	subs	r3, r2, r3
 8005396:	2b02      	cmp	r3, #2
 8005398:	d914      	bls.n	80053c4 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f003 0301 	and.w	r3, r3, #1
 80053a4:	2b01      	cmp	r3, #1
 80053a6:	d00d      	beq.n	80053c4 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ac:	f043 0210 	orr.w	r2, r3, #16
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053b8:	f043 0201 	orr.w	r2, r3, #1
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80053c0:	2301      	movs	r3, #1
 80053c2:	e007      	b.n	80053d4 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f003 0301 	and.w	r3, r3, #1
 80053ce:	2b01      	cmp	r3, #1
 80053d0:	d1dc      	bne.n	800538c <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80053d2:	2300      	movs	r3, #0
}
 80053d4:	4618      	mov	r0, r3
 80053d6:	3710      	adds	r7, #16
 80053d8:	46bd      	mov	sp, r7
 80053da:	bd80      	pop	{r7, pc}
 80053dc:	8000003f 	.word	0x8000003f

080053e0 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b084      	sub	sp, #16
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80053e8:	2300      	movs	r3, #0
 80053ea:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	689b      	ldr	r3, [r3, #8]
 80053f2:	f003 0303 	and.w	r3, r3, #3
 80053f6:	2b01      	cmp	r3, #1
 80053f8:	d108      	bne.n	800540c <ADC_Disable+0x2c>
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f003 0301 	and.w	r3, r3, #1
 8005404:	2b01      	cmp	r3, #1
 8005406:	d101      	bne.n	800540c <ADC_Disable+0x2c>
 8005408:	2301      	movs	r3, #1
 800540a:	e000      	b.n	800540e <ADC_Disable+0x2e>
 800540c:	2300      	movs	r3, #0
 800540e:	2b00      	cmp	r3, #0
 8005410:	d047      	beq.n	80054a2 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	689b      	ldr	r3, [r3, #8]
 8005418:	f003 030d 	and.w	r3, r3, #13
 800541c:	2b01      	cmp	r3, #1
 800541e:	d10f      	bne.n	8005440 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	689a      	ldr	r2, [r3, #8]
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f042 0202 	orr.w	r2, r2, #2
 800542e:	609a      	str	r2, [r3, #8]
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	2203      	movs	r2, #3
 8005436:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8005438:	f7fe ff9a 	bl	8004370 <HAL_GetTick>
 800543c:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800543e:	e029      	b.n	8005494 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005444:	f043 0210 	orr.w	r2, r3, #16
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005450:	f043 0201 	orr.w	r2, r3, #1
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8005458:	2301      	movs	r3, #1
 800545a:	e023      	b.n	80054a4 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800545c:	f7fe ff88 	bl	8004370 <HAL_GetTick>
 8005460:	4602      	mov	r2, r0
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	1ad3      	subs	r3, r2, r3
 8005466:	2b02      	cmp	r3, #2
 8005468:	d914      	bls.n	8005494 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	689b      	ldr	r3, [r3, #8]
 8005470:	f003 0301 	and.w	r3, r3, #1
 8005474:	2b01      	cmp	r3, #1
 8005476:	d10d      	bne.n	8005494 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800547c:	f043 0210 	orr.w	r2, r3, #16
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005488:	f043 0201 	orr.w	r2, r3, #1
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8005490:	2301      	movs	r3, #1
 8005492:	e007      	b.n	80054a4 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	689b      	ldr	r3, [r3, #8]
 800549a:	f003 0301 	and.w	r3, r3, #1
 800549e:	2b01      	cmp	r3, #1
 80054a0:	d0dc      	beq.n	800545c <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80054a2:	2300      	movs	r3, #0
}
 80054a4:	4618      	mov	r0, r3
 80054a6:	3710      	adds	r7, #16
 80054a8:	46bd      	mov	sp, r7
 80054aa:	bd80      	pop	{r7, pc}

080054ac <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b084      	sub	sp, #16
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d101      	bne.n	80054be <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80054ba:	2301      	movs	r3, #1
 80054bc:	e0ed      	b.n	800569a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80054c4:	b2db      	uxtb	r3, r3
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d102      	bne.n	80054d0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80054ca:	6878      	ldr	r0, [r7, #4]
 80054cc:	f7fc f890 	bl	80015f0 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	681a      	ldr	r2, [r3, #0]
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f042 0201 	orr.w	r2, r2, #1
 80054de:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80054e0:	f7fe ff46 	bl	8004370 <HAL_GetTick>
 80054e4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80054e6:	e012      	b.n	800550e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80054e8:	f7fe ff42 	bl	8004370 <HAL_GetTick>
 80054ec:	4602      	mov	r2, r0
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	1ad3      	subs	r3, r2, r3
 80054f2:	2b0a      	cmp	r3, #10
 80054f4:	d90b      	bls.n	800550e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054fa:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2205      	movs	r2, #5
 8005506:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800550a:	2301      	movs	r3, #1
 800550c:	e0c5      	b.n	800569a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	685b      	ldr	r3, [r3, #4]
 8005514:	f003 0301 	and.w	r3, r3, #1
 8005518:	2b00      	cmp	r3, #0
 800551a:	d0e5      	beq.n	80054e8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	681a      	ldr	r2, [r3, #0]
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f022 0202 	bic.w	r2, r2, #2
 800552a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800552c:	f7fe ff20 	bl	8004370 <HAL_GetTick>
 8005530:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005532:	e012      	b.n	800555a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005534:	f7fe ff1c 	bl	8004370 <HAL_GetTick>
 8005538:	4602      	mov	r2, r0
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	1ad3      	subs	r3, r2, r3
 800553e:	2b0a      	cmp	r3, #10
 8005540:	d90b      	bls.n	800555a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005546:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2205      	movs	r2, #5
 8005552:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005556:	2301      	movs	r3, #1
 8005558:	e09f      	b.n	800569a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	f003 0302 	and.w	r3, r3, #2
 8005564:	2b00      	cmp	r3, #0
 8005566:	d1e5      	bne.n	8005534 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	7e1b      	ldrb	r3, [r3, #24]
 800556c:	2b01      	cmp	r3, #1
 800556e:	d108      	bne.n	8005582 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	681a      	ldr	r2, [r3, #0]
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800557e:	601a      	str	r2, [r3, #0]
 8005580:	e007      	b.n	8005592 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	681a      	ldr	r2, [r3, #0]
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005590:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	7e5b      	ldrb	r3, [r3, #25]
 8005596:	2b01      	cmp	r3, #1
 8005598:	d108      	bne.n	80055ac <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	681a      	ldr	r2, [r3, #0]
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80055a8:	601a      	str	r2, [r3, #0]
 80055aa:	e007      	b.n	80055bc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	681a      	ldr	r2, [r3, #0]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80055ba:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	7e9b      	ldrb	r3, [r3, #26]
 80055c0:	2b01      	cmp	r3, #1
 80055c2:	d108      	bne.n	80055d6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	681a      	ldr	r2, [r3, #0]
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f042 0220 	orr.w	r2, r2, #32
 80055d2:	601a      	str	r2, [r3, #0]
 80055d4:	e007      	b.n	80055e6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	681a      	ldr	r2, [r3, #0]
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f022 0220 	bic.w	r2, r2, #32
 80055e4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	7edb      	ldrb	r3, [r3, #27]
 80055ea:	2b01      	cmp	r3, #1
 80055ec:	d108      	bne.n	8005600 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	681a      	ldr	r2, [r3, #0]
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f022 0210 	bic.w	r2, r2, #16
 80055fc:	601a      	str	r2, [r3, #0]
 80055fe:	e007      	b.n	8005610 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	681a      	ldr	r2, [r3, #0]
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f042 0210 	orr.w	r2, r2, #16
 800560e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	7f1b      	ldrb	r3, [r3, #28]
 8005614:	2b01      	cmp	r3, #1
 8005616:	d108      	bne.n	800562a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	681a      	ldr	r2, [r3, #0]
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f042 0208 	orr.w	r2, r2, #8
 8005626:	601a      	str	r2, [r3, #0]
 8005628:	e007      	b.n	800563a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	681a      	ldr	r2, [r3, #0]
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f022 0208 	bic.w	r2, r2, #8
 8005638:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	7f5b      	ldrb	r3, [r3, #29]
 800563e:	2b01      	cmp	r3, #1
 8005640:	d108      	bne.n	8005654 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	681a      	ldr	r2, [r3, #0]
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f042 0204 	orr.w	r2, r2, #4
 8005650:	601a      	str	r2, [r3, #0]
 8005652:	e007      	b.n	8005664 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	681a      	ldr	r2, [r3, #0]
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f022 0204 	bic.w	r2, r2, #4
 8005662:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	689a      	ldr	r2, [r3, #8]
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	68db      	ldr	r3, [r3, #12]
 800566c:	431a      	orrs	r2, r3
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	691b      	ldr	r3, [r3, #16]
 8005672:	431a      	orrs	r2, r3
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	695b      	ldr	r3, [r3, #20]
 8005678:	ea42 0103 	orr.w	r1, r2, r3
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	685b      	ldr	r3, [r3, #4]
 8005680:	1e5a      	subs	r2, r3, #1
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	430a      	orrs	r2, r1
 8005688:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2200      	movs	r2, #0
 800568e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2201      	movs	r2, #1
 8005694:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8005698:	2300      	movs	r3, #0
}
 800569a:	4618      	mov	r0, r3
 800569c:	3710      	adds	r7, #16
 800569e:	46bd      	mov	sp, r7
 80056a0:	bd80      	pop	{r7, pc}

080056a2 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80056a2:	b480      	push	{r7}
 80056a4:	b087      	sub	sp, #28
 80056a6:	af00      	add	r7, sp, #0
 80056a8:	6078      	str	r0, [r7, #4]
 80056aa:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80056b8:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80056ba:	7cfb      	ldrb	r3, [r7, #19]
 80056bc:	2b01      	cmp	r3, #1
 80056be:	d003      	beq.n	80056c8 <HAL_CAN_ConfigFilter+0x26>
 80056c0:	7cfb      	ldrb	r3, [r7, #19]
 80056c2:	2b02      	cmp	r3, #2
 80056c4:	f040 80aa 	bne.w	800581c <HAL_CAN_ConfigFilter+0x17a>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80056c8:	697b      	ldr	r3, [r7, #20]
 80056ca:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80056ce:	f043 0201 	orr.w	r2, r3, #1
 80056d2:	697b      	ldr	r3, [r7, #20]
 80056d4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	695b      	ldr	r3, [r3, #20]
 80056dc:	f003 031f 	and.w	r3, r3, #31
 80056e0:	2201      	movs	r2, #1
 80056e2:	fa02 f303 	lsl.w	r3, r2, r3
 80056e6:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80056e8:	697b      	ldr	r3, [r7, #20]
 80056ea:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	43db      	mvns	r3, r3
 80056f2:	401a      	ands	r2, r3
 80056f4:	697b      	ldr	r3, [r7, #20]
 80056f6:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	69db      	ldr	r3, [r3, #28]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d123      	bne.n	800574a <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8005702:	697b      	ldr	r3, [r7, #20]
 8005704:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	43db      	mvns	r3, r3
 800570c:	401a      	ands	r2, r3
 800570e:	697b      	ldr	r3, [r7, #20]
 8005710:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	68db      	ldr	r3, [r3, #12]
 8005718:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	685b      	ldr	r3, [r3, #4]
 800571e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005720:	683a      	ldr	r2, [r7, #0]
 8005722:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005724:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005726:	697b      	ldr	r3, [r7, #20]
 8005728:	3248      	adds	r2, #72	; 0x48
 800572a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	689b      	ldr	r3, [r3, #8]
 8005732:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800573e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005740:	6979      	ldr	r1, [r7, #20]
 8005742:	3348      	adds	r3, #72	; 0x48
 8005744:	00db      	lsls	r3, r3, #3
 8005746:	440b      	add	r3, r1
 8005748:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	69db      	ldr	r3, [r3, #28]
 800574e:	2b01      	cmp	r3, #1
 8005750:	d122      	bne.n	8005798 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8005752:	697b      	ldr	r3, [r7, #20]
 8005754:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	431a      	orrs	r2, r3
 800575c:	697b      	ldr	r3, [r7, #20]
 800575e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800576e:	683a      	ldr	r2, [r7, #0]
 8005770:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005772:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005774:	697b      	ldr	r3, [r7, #20]
 8005776:	3248      	adds	r2, #72	; 0x48
 8005778:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	689b      	ldr	r3, [r3, #8]
 8005780:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	68db      	ldr	r3, [r3, #12]
 8005786:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005788:	683b      	ldr	r3, [r7, #0]
 800578a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800578c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800578e:	6979      	ldr	r1, [r7, #20]
 8005790:	3348      	adds	r3, #72	; 0x48
 8005792:	00db      	lsls	r3, r3, #3
 8005794:	440b      	add	r3, r1
 8005796:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	699b      	ldr	r3, [r3, #24]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d109      	bne.n	80057b4 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80057a0:	697b      	ldr	r3, [r7, #20]
 80057a2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	43db      	mvns	r3, r3
 80057aa:	401a      	ands	r2, r3
 80057ac:	697b      	ldr	r3, [r7, #20]
 80057ae:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80057b2:	e007      	b.n	80057c4 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80057b4:	697b      	ldr	r3, [r7, #20]
 80057b6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	431a      	orrs	r2, r3
 80057be:	697b      	ldr	r3, [r7, #20]
 80057c0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	691b      	ldr	r3, [r3, #16]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d109      	bne.n	80057e0 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80057cc:	697b      	ldr	r3, [r7, #20]
 80057ce:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	43db      	mvns	r3, r3
 80057d6:	401a      	ands	r2, r3
 80057d8:	697b      	ldr	r3, [r7, #20]
 80057da:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80057de:	e007      	b.n	80057f0 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80057e0:	697b      	ldr	r3, [r7, #20]
 80057e2:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	431a      	orrs	r2, r3
 80057ea:	697b      	ldr	r3, [r7, #20]
 80057ec:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	6a1b      	ldr	r3, [r3, #32]
 80057f4:	2b01      	cmp	r3, #1
 80057f6:	d107      	bne.n	8005808 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80057f8:	697b      	ldr	r3, [r7, #20]
 80057fa:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	431a      	orrs	r2, r3
 8005802:	697b      	ldr	r3, [r7, #20]
 8005804:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005808:	697b      	ldr	r3, [r7, #20]
 800580a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800580e:	f023 0201 	bic.w	r2, r3, #1
 8005812:	697b      	ldr	r3, [r7, #20]
 8005814:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8005818:	2300      	movs	r3, #0
 800581a:	e006      	b.n	800582a <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005820:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005828:	2301      	movs	r3, #1
  }
}
 800582a:	4618      	mov	r0, r3
 800582c:	371c      	adds	r7, #28
 800582e:	46bd      	mov	sp, r7
 8005830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005834:	4770      	bx	lr

08005836 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8005836:	b580      	push	{r7, lr}
 8005838:	b084      	sub	sp, #16
 800583a:	af00      	add	r7, sp, #0
 800583c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005844:	b2db      	uxtb	r3, r3
 8005846:	2b01      	cmp	r3, #1
 8005848:	d12e      	bne.n	80058a8 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2202      	movs	r2, #2
 800584e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	681a      	ldr	r2, [r3, #0]
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f022 0201 	bic.w	r2, r2, #1
 8005860:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005862:	f7fe fd85 	bl	8004370 <HAL_GetTick>
 8005866:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005868:	e012      	b.n	8005890 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800586a:	f7fe fd81 	bl	8004370 <HAL_GetTick>
 800586e:	4602      	mov	r2, r0
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	1ad3      	subs	r3, r2, r3
 8005874:	2b0a      	cmp	r3, #10
 8005876:	d90b      	bls.n	8005890 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800587c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2205      	movs	r2, #5
 8005888:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800588c:	2301      	movs	r3, #1
 800588e:	e012      	b.n	80058b6 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	685b      	ldr	r3, [r3, #4]
 8005896:	f003 0301 	and.w	r3, r3, #1
 800589a:	2b00      	cmp	r3, #0
 800589c:	d1e5      	bne.n	800586a <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2200      	movs	r2, #0
 80058a2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80058a4:	2300      	movs	r3, #0
 80058a6:	e006      	b.n	80058b6 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ac:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80058b4:	2301      	movs	r3, #1
  }
}
 80058b6:	4618      	mov	r0, r3
 80058b8:	3710      	adds	r7, #16
 80058ba:	46bd      	mov	sp, r7
 80058bc:	bd80      	pop	{r7, pc}

080058be <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80058be:	b480      	push	{r7}
 80058c0:	b089      	sub	sp, #36	; 0x24
 80058c2:	af00      	add	r7, sp, #0
 80058c4:	60f8      	str	r0, [r7, #12]
 80058c6:	60b9      	str	r1, [r7, #8]
 80058c8:	607a      	str	r2, [r7, #4]
 80058ca:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	f893 3020 	ldrb.w	r3, [r3, #32]
 80058d2:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	689b      	ldr	r3, [r3, #8]
 80058da:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80058dc:	7ffb      	ldrb	r3, [r7, #31]
 80058de:	2b01      	cmp	r3, #1
 80058e0:	d003      	beq.n	80058ea <HAL_CAN_AddTxMessage+0x2c>
 80058e2:	7ffb      	ldrb	r3, [r7, #31]
 80058e4:	2b02      	cmp	r3, #2
 80058e6:	f040 80ad 	bne.w	8005a44 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80058ea:	69bb      	ldr	r3, [r7, #24]
 80058ec:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d10a      	bne.n	800590a <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80058f4:	69bb      	ldr	r3, [r7, #24]
 80058f6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d105      	bne.n	800590a <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80058fe:	69bb      	ldr	r3, [r7, #24]
 8005900:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8005904:	2b00      	cmp	r3, #0
 8005906:	f000 8095 	beq.w	8005a34 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800590a:	69bb      	ldr	r3, [r7, #24]
 800590c:	0e1b      	lsrs	r3, r3, #24
 800590e:	f003 0303 	and.w	r3, r3, #3
 8005912:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8005914:	2201      	movs	r2, #1
 8005916:	697b      	ldr	r3, [r7, #20]
 8005918:	409a      	lsls	r2, r3
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800591e:	68bb      	ldr	r3, [r7, #8]
 8005920:	689b      	ldr	r3, [r3, #8]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d10d      	bne.n	8005942 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005926:	68bb      	ldr	r3, [r7, #8]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005930:	68f9      	ldr	r1, [r7, #12]
 8005932:	6809      	ldr	r1, [r1, #0]
 8005934:	431a      	orrs	r2, r3
 8005936:	697b      	ldr	r3, [r7, #20]
 8005938:	3318      	adds	r3, #24
 800593a:	011b      	lsls	r3, r3, #4
 800593c:	440b      	add	r3, r1
 800593e:	601a      	str	r2, [r3, #0]
 8005940:	e00f      	b.n	8005962 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005942:	68bb      	ldr	r3, [r7, #8]
 8005944:	685b      	ldr	r3, [r3, #4]
 8005946:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800594c:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800594e:	68bb      	ldr	r3, [r7, #8]
 8005950:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005952:	68f9      	ldr	r1, [r7, #12]
 8005954:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8005956:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005958:	697b      	ldr	r3, [r7, #20]
 800595a:	3318      	adds	r3, #24
 800595c:	011b      	lsls	r3, r3, #4
 800595e:	440b      	add	r3, r1
 8005960:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	6819      	ldr	r1, [r3, #0]
 8005966:	68bb      	ldr	r3, [r7, #8]
 8005968:	691a      	ldr	r2, [r3, #16]
 800596a:	697b      	ldr	r3, [r7, #20]
 800596c:	3318      	adds	r3, #24
 800596e:	011b      	lsls	r3, r3, #4
 8005970:	440b      	add	r3, r1
 8005972:	3304      	adds	r3, #4
 8005974:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8005976:	68bb      	ldr	r3, [r7, #8]
 8005978:	7d1b      	ldrb	r3, [r3, #20]
 800597a:	2b01      	cmp	r3, #1
 800597c:	d111      	bne.n	80059a2 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681a      	ldr	r2, [r3, #0]
 8005982:	697b      	ldr	r3, [r7, #20]
 8005984:	3318      	adds	r3, #24
 8005986:	011b      	lsls	r3, r3, #4
 8005988:	4413      	add	r3, r2
 800598a:	3304      	adds	r3, #4
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	68fa      	ldr	r2, [r7, #12]
 8005990:	6811      	ldr	r1, [r2, #0]
 8005992:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005996:	697b      	ldr	r3, [r7, #20]
 8005998:	3318      	adds	r3, #24
 800599a:	011b      	lsls	r3, r3, #4
 800599c:	440b      	add	r3, r1
 800599e:	3304      	adds	r3, #4
 80059a0:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	3307      	adds	r3, #7
 80059a6:	781b      	ldrb	r3, [r3, #0]
 80059a8:	061a      	lsls	r2, r3, #24
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	3306      	adds	r3, #6
 80059ae:	781b      	ldrb	r3, [r3, #0]
 80059b0:	041b      	lsls	r3, r3, #16
 80059b2:	431a      	orrs	r2, r3
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	3305      	adds	r3, #5
 80059b8:	781b      	ldrb	r3, [r3, #0]
 80059ba:	021b      	lsls	r3, r3, #8
 80059bc:	4313      	orrs	r3, r2
 80059be:	687a      	ldr	r2, [r7, #4]
 80059c0:	3204      	adds	r2, #4
 80059c2:	7812      	ldrb	r2, [r2, #0]
 80059c4:	4610      	mov	r0, r2
 80059c6:	68fa      	ldr	r2, [r7, #12]
 80059c8:	6811      	ldr	r1, [r2, #0]
 80059ca:	ea43 0200 	orr.w	r2, r3, r0
 80059ce:	697b      	ldr	r3, [r7, #20]
 80059d0:	011b      	lsls	r3, r3, #4
 80059d2:	440b      	add	r3, r1
 80059d4:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80059d8:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	3303      	adds	r3, #3
 80059de:	781b      	ldrb	r3, [r3, #0]
 80059e0:	061a      	lsls	r2, r3, #24
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	3302      	adds	r3, #2
 80059e6:	781b      	ldrb	r3, [r3, #0]
 80059e8:	041b      	lsls	r3, r3, #16
 80059ea:	431a      	orrs	r2, r3
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	3301      	adds	r3, #1
 80059f0:	781b      	ldrb	r3, [r3, #0]
 80059f2:	021b      	lsls	r3, r3, #8
 80059f4:	4313      	orrs	r3, r2
 80059f6:	687a      	ldr	r2, [r7, #4]
 80059f8:	7812      	ldrb	r2, [r2, #0]
 80059fa:	4610      	mov	r0, r2
 80059fc:	68fa      	ldr	r2, [r7, #12]
 80059fe:	6811      	ldr	r1, [r2, #0]
 8005a00:	ea43 0200 	orr.w	r2, r3, r0
 8005a04:	697b      	ldr	r3, [r7, #20]
 8005a06:	011b      	lsls	r3, r3, #4
 8005a08:	440b      	add	r3, r1
 8005a0a:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8005a0e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681a      	ldr	r2, [r3, #0]
 8005a14:	697b      	ldr	r3, [r7, #20]
 8005a16:	3318      	adds	r3, #24
 8005a18:	011b      	lsls	r3, r3, #4
 8005a1a:	4413      	add	r3, r2
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	68fa      	ldr	r2, [r7, #12]
 8005a20:	6811      	ldr	r1, [r2, #0]
 8005a22:	f043 0201 	orr.w	r2, r3, #1
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	3318      	adds	r3, #24
 8005a2a:	011b      	lsls	r3, r3, #4
 8005a2c:	440b      	add	r3, r1
 8005a2e:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8005a30:	2300      	movs	r3, #0
 8005a32:	e00e      	b.n	8005a52 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a38:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8005a40:	2301      	movs	r3, #1
 8005a42:	e006      	b.n	8005a52 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a48:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005a50:	2301      	movs	r3, #1
  }
}
 8005a52:	4618      	mov	r0, r3
 8005a54:	3724      	adds	r7, #36	; 0x24
 8005a56:	46bd      	mov	sp, r7
 8005a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5c:	4770      	bx	lr

08005a5e <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8005a5e:	b480      	push	{r7}
 8005a60:	b087      	sub	sp, #28
 8005a62:	af00      	add	r7, sp, #0
 8005a64:	60f8      	str	r0, [r7, #12]
 8005a66:	60b9      	str	r1, [r7, #8]
 8005a68:	607a      	str	r2, [r7, #4]
 8005a6a:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005a72:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8005a74:	7dfb      	ldrb	r3, [r7, #23]
 8005a76:	2b01      	cmp	r3, #1
 8005a78:	d003      	beq.n	8005a82 <HAL_CAN_GetRxMessage+0x24>
 8005a7a:	7dfb      	ldrb	r3, [r7, #23]
 8005a7c:	2b02      	cmp	r3, #2
 8005a7e:	f040 8103 	bne.w	8005c88 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005a82:	68bb      	ldr	r3, [r7, #8]
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d10e      	bne.n	8005aa6 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	68db      	ldr	r3, [r3, #12]
 8005a8e:	f003 0303 	and.w	r3, r3, #3
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d116      	bne.n	8005ac4 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a9a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	e0f7      	b.n	8005c96 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	691b      	ldr	r3, [r3, #16]
 8005aac:	f003 0303 	and.w	r3, r3, #3
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d107      	bne.n	8005ac4 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ab8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005ac0:	2301      	movs	r3, #1
 8005ac2:	e0e8      	b.n	8005c96 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681a      	ldr	r2, [r3, #0]
 8005ac8:	68bb      	ldr	r3, [r7, #8]
 8005aca:	331b      	adds	r3, #27
 8005acc:	011b      	lsls	r3, r3, #4
 8005ace:	4413      	add	r3, r2
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f003 0204 	and.w	r2, r3, #4
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	689b      	ldr	r3, [r3, #8]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d10c      	bne.n	8005afc <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681a      	ldr	r2, [r3, #0]
 8005ae6:	68bb      	ldr	r3, [r7, #8]
 8005ae8:	331b      	adds	r3, #27
 8005aea:	011b      	lsls	r3, r3, #4
 8005aec:	4413      	add	r3, r2
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	0d5b      	lsrs	r3, r3, #21
 8005af2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	601a      	str	r2, [r3, #0]
 8005afa:	e00b      	b.n	8005b14 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681a      	ldr	r2, [r3, #0]
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	331b      	adds	r3, #27
 8005b04:	011b      	lsls	r3, r3, #4
 8005b06:	4413      	add	r3, r2
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	08db      	lsrs	r3, r3, #3
 8005b0c:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681a      	ldr	r2, [r3, #0]
 8005b18:	68bb      	ldr	r3, [r7, #8]
 8005b1a:	331b      	adds	r3, #27
 8005b1c:	011b      	lsls	r3, r3, #4
 8005b1e:	4413      	add	r3, r2
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f003 0202 	and.w	r2, r3, #2
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681a      	ldr	r2, [r3, #0]
 8005b2e:	68bb      	ldr	r3, [r7, #8]
 8005b30:	331b      	adds	r3, #27
 8005b32:	011b      	lsls	r3, r3, #4
 8005b34:	4413      	add	r3, r2
 8005b36:	3304      	adds	r3, #4
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f003 0308 	and.w	r3, r3, #8
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d003      	beq.n	8005b4a <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	2208      	movs	r2, #8
 8005b46:	611a      	str	r2, [r3, #16]
 8005b48:	e00b      	b.n	8005b62 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	681a      	ldr	r2, [r3, #0]
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	331b      	adds	r3, #27
 8005b52:	011b      	lsls	r3, r3, #4
 8005b54:	4413      	add	r3, r2
 8005b56:	3304      	adds	r3, #4
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f003 020f 	and.w	r2, r3, #15
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681a      	ldr	r2, [r3, #0]
 8005b66:	68bb      	ldr	r3, [r7, #8]
 8005b68:	331b      	adds	r3, #27
 8005b6a:	011b      	lsls	r3, r3, #4
 8005b6c:	4413      	add	r3, r2
 8005b6e:	3304      	adds	r3, #4
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	0a1b      	lsrs	r3, r3, #8
 8005b74:	b2da      	uxtb	r2, r3
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	681a      	ldr	r2, [r3, #0]
 8005b7e:	68bb      	ldr	r3, [r7, #8]
 8005b80:	331b      	adds	r3, #27
 8005b82:	011b      	lsls	r3, r3, #4
 8005b84:	4413      	add	r3, r2
 8005b86:	3304      	adds	r3, #4
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	0c1b      	lsrs	r3, r3, #16
 8005b8c:	b29a      	uxth	r2, r3
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681a      	ldr	r2, [r3, #0]
 8005b96:	68bb      	ldr	r3, [r7, #8]
 8005b98:	011b      	lsls	r3, r3, #4
 8005b9a:	4413      	add	r3, r2
 8005b9c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	b2da      	uxtb	r2, r3
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681a      	ldr	r2, [r3, #0]
 8005bac:	68bb      	ldr	r3, [r7, #8]
 8005bae:	011b      	lsls	r3, r3, #4
 8005bb0:	4413      	add	r3, r2
 8005bb2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	0a1a      	lsrs	r2, r3, #8
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	3301      	adds	r3, #1
 8005bbe:	b2d2      	uxtb	r2, r2
 8005bc0:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681a      	ldr	r2, [r3, #0]
 8005bc6:	68bb      	ldr	r3, [r7, #8]
 8005bc8:	011b      	lsls	r3, r3, #4
 8005bca:	4413      	add	r3, r2
 8005bcc:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	0c1a      	lsrs	r2, r3, #16
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	3302      	adds	r3, #2
 8005bd8:	b2d2      	uxtb	r2, r2
 8005bda:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681a      	ldr	r2, [r3, #0]
 8005be0:	68bb      	ldr	r3, [r7, #8]
 8005be2:	011b      	lsls	r3, r3, #4
 8005be4:	4413      	add	r3, r2
 8005be6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	0e1a      	lsrs	r2, r3, #24
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	3303      	adds	r3, #3
 8005bf2:	b2d2      	uxtb	r2, r2
 8005bf4:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681a      	ldr	r2, [r3, #0]
 8005bfa:	68bb      	ldr	r3, [r7, #8]
 8005bfc:	011b      	lsls	r3, r3, #4
 8005bfe:	4413      	add	r3, r2
 8005c00:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005c04:	681a      	ldr	r2, [r3, #0]
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	3304      	adds	r3, #4
 8005c0a:	b2d2      	uxtb	r2, r2
 8005c0c:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681a      	ldr	r2, [r3, #0]
 8005c12:	68bb      	ldr	r3, [r7, #8]
 8005c14:	011b      	lsls	r3, r3, #4
 8005c16:	4413      	add	r3, r2
 8005c18:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	0a1a      	lsrs	r2, r3, #8
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	3305      	adds	r3, #5
 8005c24:	b2d2      	uxtb	r2, r2
 8005c26:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681a      	ldr	r2, [r3, #0]
 8005c2c:	68bb      	ldr	r3, [r7, #8]
 8005c2e:	011b      	lsls	r3, r3, #4
 8005c30:	4413      	add	r3, r2
 8005c32:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	0c1a      	lsrs	r2, r3, #16
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	3306      	adds	r3, #6
 8005c3e:	b2d2      	uxtb	r2, r2
 8005c40:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681a      	ldr	r2, [r3, #0]
 8005c46:	68bb      	ldr	r3, [r7, #8]
 8005c48:	011b      	lsls	r3, r3, #4
 8005c4a:	4413      	add	r3, r2
 8005c4c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	0e1a      	lsrs	r2, r3, #24
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	3307      	adds	r3, #7
 8005c58:	b2d2      	uxtb	r2, r2
 8005c5a:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005c5c:	68bb      	ldr	r3, [r7, #8]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d108      	bne.n	8005c74 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	68da      	ldr	r2, [r3, #12]
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f042 0220 	orr.w	r2, r2, #32
 8005c70:	60da      	str	r2, [r3, #12]
 8005c72:	e007      	b.n	8005c84 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	691a      	ldr	r2, [r3, #16]
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f042 0220 	orr.w	r2, r2, #32
 8005c82:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8005c84:	2300      	movs	r3, #0
 8005c86:	e006      	b.n	8005c96 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c8c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005c94:	2301      	movs	r3, #1
  }
}
 8005c96:	4618      	mov	r0, r3
 8005c98:	371c      	adds	r7, #28
 8005c9a:	46bd      	mov	sp, r7
 8005c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca0:	4770      	bx	lr

08005ca2 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8005ca2:	b480      	push	{r7}
 8005ca4:	b085      	sub	sp, #20
 8005ca6:	af00      	add	r7, sp, #0
 8005ca8:	6078      	str	r0, [r7, #4]
 8005caa:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005cb2:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8005cb4:	7bfb      	ldrb	r3, [r7, #15]
 8005cb6:	2b01      	cmp	r3, #1
 8005cb8:	d002      	beq.n	8005cc0 <HAL_CAN_ActivateNotification+0x1e>
 8005cba:	7bfb      	ldrb	r3, [r7, #15]
 8005cbc:	2b02      	cmp	r3, #2
 8005cbe:	d109      	bne.n	8005cd4 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	6959      	ldr	r1, [r3, #20]
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	683a      	ldr	r2, [r7, #0]
 8005ccc:	430a      	orrs	r2, r1
 8005cce:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	e006      	b.n	8005ce2 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cd8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005ce0:	2301      	movs	r3, #1
  }
}
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	3714      	adds	r7, #20
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cec:	4770      	bx	lr

08005cee <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8005cee:	b580      	push	{r7, lr}
 8005cf0:	b08a      	sub	sp, #40	; 0x28
 8005cf2:	af00      	add	r7, sp, #0
 8005cf4:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	695b      	ldr	r3, [r3, #20]
 8005d00:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	685b      	ldr	r3, [r3, #4]
 8005d08:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	689b      	ldr	r3, [r3, #8]
 8005d10:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	68db      	ldr	r3, [r3, #12]
 8005d18:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	691b      	ldr	r3, [r3, #16]
 8005d20:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	699b      	ldr	r3, [r3, #24]
 8005d28:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8005d2a:	6a3b      	ldr	r3, [r7, #32]
 8005d2c:	f003 0301 	and.w	r3, r3, #1
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d07c      	beq.n	8005e2e <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8005d34:	69bb      	ldr	r3, [r7, #24]
 8005d36:	f003 0301 	and.w	r3, r3, #1
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d023      	beq.n	8005d86 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	2201      	movs	r2, #1
 8005d44:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8005d46:	69bb      	ldr	r3, [r7, #24]
 8005d48:	f003 0302 	and.w	r3, r3, #2
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d003      	beq.n	8005d58 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8005d50:	6878      	ldr	r0, [r7, #4]
 8005d52:	f000 f983 	bl	800605c <HAL_CAN_TxMailbox0CompleteCallback>
 8005d56:	e016      	b.n	8005d86 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8005d58:	69bb      	ldr	r3, [r7, #24]
 8005d5a:	f003 0304 	and.w	r3, r3, #4
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d004      	beq.n	8005d6c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8005d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d64:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005d68:	627b      	str	r3, [r7, #36]	; 0x24
 8005d6a:	e00c      	b.n	8005d86 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8005d6c:	69bb      	ldr	r3, [r7, #24]
 8005d6e:	f003 0308 	and.w	r3, r3, #8
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d004      	beq.n	8005d80 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8005d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d78:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005d7c:	627b      	str	r3, [r7, #36]	; 0x24
 8005d7e:	e002      	b.n	8005d86 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8005d80:	6878      	ldr	r0, [r7, #4]
 8005d82:	f000 f989 	bl	8006098 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8005d86:	69bb      	ldr	r3, [r7, #24]
 8005d88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d024      	beq.n	8005dda <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005d98:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8005d9a:	69bb      	ldr	r3, [r7, #24]
 8005d9c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d003      	beq.n	8005dac <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8005da4:	6878      	ldr	r0, [r7, #4]
 8005da6:	f000 f963 	bl	8006070 <HAL_CAN_TxMailbox1CompleteCallback>
 8005daa:	e016      	b.n	8005dda <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8005dac:	69bb      	ldr	r3, [r7, #24]
 8005dae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d004      	beq.n	8005dc0 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8005db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005db8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005dbc:	627b      	str	r3, [r7, #36]	; 0x24
 8005dbe:	e00c      	b.n	8005dda <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8005dc0:	69bb      	ldr	r3, [r7, #24]
 8005dc2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d004      	beq.n	8005dd4 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8005dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dcc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005dd0:	627b      	str	r3, [r7, #36]	; 0x24
 8005dd2:	e002      	b.n	8005dda <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8005dd4:	6878      	ldr	r0, [r7, #4]
 8005dd6:	f000 f969 	bl	80060ac <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8005dda:	69bb      	ldr	r3, [r7, #24]
 8005ddc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d024      	beq.n	8005e2e <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005dec:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8005dee:	69bb      	ldr	r3, [r7, #24]
 8005df0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d003      	beq.n	8005e00 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8005df8:	6878      	ldr	r0, [r7, #4]
 8005dfa:	f000 f943 	bl	8006084 <HAL_CAN_TxMailbox2CompleteCallback>
 8005dfe:	e016      	b.n	8005e2e <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8005e00:	69bb      	ldr	r3, [r7, #24]
 8005e02:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d004      	beq.n	8005e14 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8005e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e0c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005e10:	627b      	str	r3, [r7, #36]	; 0x24
 8005e12:	e00c      	b.n	8005e2e <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8005e14:	69bb      	ldr	r3, [r7, #24]
 8005e16:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d004      	beq.n	8005e28 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8005e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005e24:	627b      	str	r3, [r7, #36]	; 0x24
 8005e26:	e002      	b.n	8005e2e <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8005e28:	6878      	ldr	r0, [r7, #4]
 8005e2a:	f000 f949 	bl	80060c0 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8005e2e:	6a3b      	ldr	r3, [r7, #32]
 8005e30:	f003 0308 	and.w	r3, r3, #8
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d00c      	beq.n	8005e52 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8005e38:	697b      	ldr	r3, [r7, #20]
 8005e3a:	f003 0310 	and.w	r3, r3, #16
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d007      	beq.n	8005e52 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8005e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e44:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005e48:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	2210      	movs	r2, #16
 8005e50:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8005e52:	6a3b      	ldr	r3, [r7, #32]
 8005e54:	f003 0304 	and.w	r3, r3, #4
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d00b      	beq.n	8005e74 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8005e5c:	697b      	ldr	r3, [r7, #20]
 8005e5e:	f003 0308 	and.w	r3, r3, #8
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d006      	beq.n	8005e74 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	2208      	movs	r2, #8
 8005e6c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8005e6e:	6878      	ldr	r0, [r7, #4]
 8005e70:	f000 f930 	bl	80060d4 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8005e74:	6a3b      	ldr	r3, [r7, #32]
 8005e76:	f003 0302 	and.w	r3, r3, #2
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d009      	beq.n	8005e92 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	68db      	ldr	r3, [r3, #12]
 8005e84:	f003 0303 	and.w	r3, r3, #3
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d002      	beq.n	8005e92 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8005e8c:	6878      	ldr	r0, [r7, #4]
 8005e8e:	f7fb fecf 	bl	8001c30 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8005e92:	6a3b      	ldr	r3, [r7, #32]
 8005e94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d00c      	beq.n	8005eb6 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8005e9c:	693b      	ldr	r3, [r7, #16]
 8005e9e:	f003 0310 	and.w	r3, r3, #16
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d007      	beq.n	8005eb6 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8005ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ea8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005eac:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	2210      	movs	r2, #16
 8005eb4:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8005eb6:	6a3b      	ldr	r3, [r7, #32]
 8005eb8:	f003 0320 	and.w	r3, r3, #32
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d00b      	beq.n	8005ed8 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8005ec0:	693b      	ldr	r3, [r7, #16]
 8005ec2:	f003 0308 	and.w	r3, r3, #8
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d006      	beq.n	8005ed8 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	2208      	movs	r2, #8
 8005ed0:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8005ed2:	6878      	ldr	r0, [r7, #4]
 8005ed4:	f000 f912 	bl	80060fc <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8005ed8:	6a3b      	ldr	r3, [r7, #32]
 8005eda:	f003 0310 	and.w	r3, r3, #16
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d009      	beq.n	8005ef6 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	691b      	ldr	r3, [r3, #16]
 8005ee8:	f003 0303 	and.w	r3, r3, #3
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d002      	beq.n	8005ef6 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8005ef0:	6878      	ldr	r0, [r7, #4]
 8005ef2:	f000 f8f9 	bl	80060e8 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8005ef6:	6a3b      	ldr	r3, [r7, #32]
 8005ef8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d00b      	beq.n	8005f18 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8005f00:	69fb      	ldr	r3, [r7, #28]
 8005f02:	f003 0310 	and.w	r3, r3, #16
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d006      	beq.n	8005f18 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	2210      	movs	r2, #16
 8005f10:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8005f12:	6878      	ldr	r0, [r7, #4]
 8005f14:	f000 f8fc 	bl	8006110 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8005f18:	6a3b      	ldr	r3, [r7, #32]
 8005f1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d00b      	beq.n	8005f3a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8005f22:	69fb      	ldr	r3, [r7, #28]
 8005f24:	f003 0308 	and.w	r3, r3, #8
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d006      	beq.n	8005f3a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	2208      	movs	r2, #8
 8005f32:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8005f34:	6878      	ldr	r0, [r7, #4]
 8005f36:	f000 f8f5 	bl	8006124 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8005f3a:	6a3b      	ldr	r3, [r7, #32]
 8005f3c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d07b      	beq.n	800603c <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8005f44:	69fb      	ldr	r3, [r7, #28]
 8005f46:	f003 0304 	and.w	r3, r3, #4
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d072      	beq.n	8006034 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8005f4e:	6a3b      	ldr	r3, [r7, #32]
 8005f50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d008      	beq.n	8005f6a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d003      	beq.n	8005f6a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8005f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f64:	f043 0301 	orr.w	r3, r3, #1
 8005f68:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8005f6a:	6a3b      	ldr	r3, [r7, #32]
 8005f6c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d008      	beq.n	8005f86 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d003      	beq.n	8005f86 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8005f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f80:	f043 0302 	orr.w	r3, r3, #2
 8005f84:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8005f86:	6a3b      	ldr	r3, [r7, #32]
 8005f88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d008      	beq.n	8005fa2 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d003      	beq.n	8005fa2 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8005f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f9c:	f043 0304 	orr.w	r3, r3, #4
 8005fa0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8005fa2:	6a3b      	ldr	r3, [r7, #32]
 8005fa4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d043      	beq.n	8006034 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d03e      	beq.n	8006034 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005fbc:	2b60      	cmp	r3, #96	; 0x60
 8005fbe:	d02b      	beq.n	8006018 <HAL_CAN_IRQHandler+0x32a>
 8005fc0:	2b60      	cmp	r3, #96	; 0x60
 8005fc2:	d82e      	bhi.n	8006022 <HAL_CAN_IRQHandler+0x334>
 8005fc4:	2b50      	cmp	r3, #80	; 0x50
 8005fc6:	d022      	beq.n	800600e <HAL_CAN_IRQHandler+0x320>
 8005fc8:	2b50      	cmp	r3, #80	; 0x50
 8005fca:	d82a      	bhi.n	8006022 <HAL_CAN_IRQHandler+0x334>
 8005fcc:	2b40      	cmp	r3, #64	; 0x40
 8005fce:	d019      	beq.n	8006004 <HAL_CAN_IRQHandler+0x316>
 8005fd0:	2b40      	cmp	r3, #64	; 0x40
 8005fd2:	d826      	bhi.n	8006022 <HAL_CAN_IRQHandler+0x334>
 8005fd4:	2b30      	cmp	r3, #48	; 0x30
 8005fd6:	d010      	beq.n	8005ffa <HAL_CAN_IRQHandler+0x30c>
 8005fd8:	2b30      	cmp	r3, #48	; 0x30
 8005fda:	d822      	bhi.n	8006022 <HAL_CAN_IRQHandler+0x334>
 8005fdc:	2b10      	cmp	r3, #16
 8005fde:	d002      	beq.n	8005fe6 <HAL_CAN_IRQHandler+0x2f8>
 8005fe0:	2b20      	cmp	r3, #32
 8005fe2:	d005      	beq.n	8005ff0 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8005fe4:	e01d      	b.n	8006022 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8005fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fe8:	f043 0308 	orr.w	r3, r3, #8
 8005fec:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005fee:	e019      	b.n	8006024 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8005ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ff2:	f043 0310 	orr.w	r3, r3, #16
 8005ff6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005ff8:	e014      	b.n	8006024 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8005ffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ffc:	f043 0320 	orr.w	r3, r3, #32
 8006000:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006002:	e00f      	b.n	8006024 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8006004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006006:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800600a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800600c:	e00a      	b.n	8006024 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800600e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006010:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006014:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006016:	e005      	b.n	8006024 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8006018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800601a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800601e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006020:	e000      	b.n	8006024 <HAL_CAN_IRQHandler+0x336>
            break;
 8006022:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	699a      	ldr	r2, [r3, #24]
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006032:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	2204      	movs	r2, #4
 800603a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800603c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800603e:	2b00      	cmp	r3, #0
 8006040:	d008      	beq.n	8006054 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006048:	431a      	orrs	r2, r3
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800604e:	6878      	ldr	r0, [r7, #4]
 8006050:	f000 f872 	bl	8006138 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8006054:	bf00      	nop
 8006056:	3728      	adds	r7, #40	; 0x28
 8006058:	46bd      	mov	sp, r7
 800605a:	bd80      	pop	{r7, pc}

0800605c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800605c:	b480      	push	{r7}
 800605e:	b083      	sub	sp, #12
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8006064:	bf00      	nop
 8006066:	370c      	adds	r7, #12
 8006068:	46bd      	mov	sp, r7
 800606a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606e:	4770      	bx	lr

08006070 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006070:	b480      	push	{r7}
 8006072:	b083      	sub	sp, #12
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8006078:	bf00      	nop
 800607a:	370c      	adds	r7, #12
 800607c:	46bd      	mov	sp, r7
 800607e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006082:	4770      	bx	lr

08006084 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006084:	b480      	push	{r7}
 8006086:	b083      	sub	sp, #12
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800608c:	bf00      	nop
 800608e:	370c      	adds	r7, #12
 8006090:	46bd      	mov	sp, r7
 8006092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006096:	4770      	bx	lr

08006098 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006098:	b480      	push	{r7}
 800609a:	b083      	sub	sp, #12
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80060a0:	bf00      	nop
 80060a2:	370c      	adds	r7, #12
 80060a4:	46bd      	mov	sp, r7
 80060a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060aa:	4770      	bx	lr

080060ac <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b083      	sub	sp, #12
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80060b4:	bf00      	nop
 80060b6:	370c      	adds	r7, #12
 80060b8:	46bd      	mov	sp, r7
 80060ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060be:	4770      	bx	lr

080060c0 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80060c0:	b480      	push	{r7}
 80060c2:	b083      	sub	sp, #12
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80060c8:	bf00      	nop
 80060ca:	370c      	adds	r7, #12
 80060cc:	46bd      	mov	sp, r7
 80060ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d2:	4770      	bx	lr

080060d4 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80060d4:	b480      	push	{r7}
 80060d6:	b083      	sub	sp, #12
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80060dc:	bf00      	nop
 80060de:	370c      	adds	r7, #12
 80060e0:	46bd      	mov	sp, r7
 80060e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e6:	4770      	bx	lr

080060e8 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80060e8:	b480      	push	{r7}
 80060ea:	b083      	sub	sp, #12
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80060f0:	bf00      	nop
 80060f2:	370c      	adds	r7, #12
 80060f4:	46bd      	mov	sp, r7
 80060f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fa:	4770      	bx	lr

080060fc <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80060fc:	b480      	push	{r7}
 80060fe:	b083      	sub	sp, #12
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8006104:	bf00      	nop
 8006106:	370c      	adds	r7, #12
 8006108:	46bd      	mov	sp, r7
 800610a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610e:	4770      	bx	lr

08006110 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8006110:	b480      	push	{r7}
 8006112:	b083      	sub	sp, #12
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8006118:	bf00      	nop
 800611a:	370c      	adds	r7, #12
 800611c:	46bd      	mov	sp, r7
 800611e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006122:	4770      	bx	lr

08006124 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8006124:	b480      	push	{r7}
 8006126:	b083      	sub	sp, #12
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800612c:	bf00      	nop
 800612e:	370c      	adds	r7, #12
 8006130:	46bd      	mov	sp, r7
 8006132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006136:	4770      	bx	lr

08006138 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8006138:	b480      	push	{r7}
 800613a:	b083      	sub	sp, #12
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8006140:	bf00      	nop
 8006142:	370c      	adds	r7, #12
 8006144:	46bd      	mov	sp, r7
 8006146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614a:	4770      	bx	lr

0800614c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800614c:	b480      	push	{r7}
 800614e:	b085      	sub	sp, #20
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	f003 0307 	and.w	r3, r3, #7
 800615a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800615c:	4b0c      	ldr	r3, [pc, #48]	; (8006190 <__NVIC_SetPriorityGrouping+0x44>)
 800615e:	68db      	ldr	r3, [r3, #12]
 8006160:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006162:	68ba      	ldr	r2, [r7, #8]
 8006164:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006168:	4013      	ands	r3, r2
 800616a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006174:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006178:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800617c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800617e:	4a04      	ldr	r2, [pc, #16]	; (8006190 <__NVIC_SetPriorityGrouping+0x44>)
 8006180:	68bb      	ldr	r3, [r7, #8]
 8006182:	60d3      	str	r3, [r2, #12]
}
 8006184:	bf00      	nop
 8006186:	3714      	adds	r7, #20
 8006188:	46bd      	mov	sp, r7
 800618a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618e:	4770      	bx	lr
 8006190:	e000ed00 	.word	0xe000ed00

08006194 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006194:	b480      	push	{r7}
 8006196:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006198:	4b04      	ldr	r3, [pc, #16]	; (80061ac <__NVIC_GetPriorityGrouping+0x18>)
 800619a:	68db      	ldr	r3, [r3, #12]
 800619c:	0a1b      	lsrs	r3, r3, #8
 800619e:	f003 0307 	and.w	r3, r3, #7
}
 80061a2:	4618      	mov	r0, r3
 80061a4:	46bd      	mov	sp, r7
 80061a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061aa:	4770      	bx	lr
 80061ac:	e000ed00 	.word	0xe000ed00

080061b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80061b0:	b480      	push	{r7}
 80061b2:	b083      	sub	sp, #12
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	4603      	mov	r3, r0
 80061b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80061ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	db0b      	blt.n	80061da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80061c2:	79fb      	ldrb	r3, [r7, #7]
 80061c4:	f003 021f 	and.w	r2, r3, #31
 80061c8:	4907      	ldr	r1, [pc, #28]	; (80061e8 <__NVIC_EnableIRQ+0x38>)
 80061ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80061ce:	095b      	lsrs	r3, r3, #5
 80061d0:	2001      	movs	r0, #1
 80061d2:	fa00 f202 	lsl.w	r2, r0, r2
 80061d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80061da:	bf00      	nop
 80061dc:	370c      	adds	r7, #12
 80061de:	46bd      	mov	sp, r7
 80061e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e4:	4770      	bx	lr
 80061e6:	bf00      	nop
 80061e8:	e000e100 	.word	0xe000e100

080061ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80061ec:	b480      	push	{r7}
 80061ee:	b083      	sub	sp, #12
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	4603      	mov	r3, r0
 80061f4:	6039      	str	r1, [r7, #0]
 80061f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80061f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	db0a      	blt.n	8006216 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006200:	683b      	ldr	r3, [r7, #0]
 8006202:	b2da      	uxtb	r2, r3
 8006204:	490c      	ldr	r1, [pc, #48]	; (8006238 <__NVIC_SetPriority+0x4c>)
 8006206:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800620a:	0112      	lsls	r2, r2, #4
 800620c:	b2d2      	uxtb	r2, r2
 800620e:	440b      	add	r3, r1
 8006210:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006214:	e00a      	b.n	800622c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006216:	683b      	ldr	r3, [r7, #0]
 8006218:	b2da      	uxtb	r2, r3
 800621a:	4908      	ldr	r1, [pc, #32]	; (800623c <__NVIC_SetPriority+0x50>)
 800621c:	79fb      	ldrb	r3, [r7, #7]
 800621e:	f003 030f 	and.w	r3, r3, #15
 8006222:	3b04      	subs	r3, #4
 8006224:	0112      	lsls	r2, r2, #4
 8006226:	b2d2      	uxtb	r2, r2
 8006228:	440b      	add	r3, r1
 800622a:	761a      	strb	r2, [r3, #24]
}
 800622c:	bf00      	nop
 800622e:	370c      	adds	r7, #12
 8006230:	46bd      	mov	sp, r7
 8006232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006236:	4770      	bx	lr
 8006238:	e000e100 	.word	0xe000e100
 800623c:	e000ed00 	.word	0xe000ed00

08006240 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006240:	b480      	push	{r7}
 8006242:	b089      	sub	sp, #36	; 0x24
 8006244:	af00      	add	r7, sp, #0
 8006246:	60f8      	str	r0, [r7, #12]
 8006248:	60b9      	str	r1, [r7, #8]
 800624a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	f003 0307 	and.w	r3, r3, #7
 8006252:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006254:	69fb      	ldr	r3, [r7, #28]
 8006256:	f1c3 0307 	rsb	r3, r3, #7
 800625a:	2b04      	cmp	r3, #4
 800625c:	bf28      	it	cs
 800625e:	2304      	movcs	r3, #4
 8006260:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006262:	69fb      	ldr	r3, [r7, #28]
 8006264:	3304      	adds	r3, #4
 8006266:	2b06      	cmp	r3, #6
 8006268:	d902      	bls.n	8006270 <NVIC_EncodePriority+0x30>
 800626a:	69fb      	ldr	r3, [r7, #28]
 800626c:	3b03      	subs	r3, #3
 800626e:	e000      	b.n	8006272 <NVIC_EncodePriority+0x32>
 8006270:	2300      	movs	r3, #0
 8006272:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006274:	f04f 32ff 	mov.w	r2, #4294967295
 8006278:	69bb      	ldr	r3, [r7, #24]
 800627a:	fa02 f303 	lsl.w	r3, r2, r3
 800627e:	43da      	mvns	r2, r3
 8006280:	68bb      	ldr	r3, [r7, #8]
 8006282:	401a      	ands	r2, r3
 8006284:	697b      	ldr	r3, [r7, #20]
 8006286:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006288:	f04f 31ff 	mov.w	r1, #4294967295
 800628c:	697b      	ldr	r3, [r7, #20]
 800628e:	fa01 f303 	lsl.w	r3, r1, r3
 8006292:	43d9      	mvns	r1, r3
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006298:	4313      	orrs	r3, r2
         );
}
 800629a:	4618      	mov	r0, r3
 800629c:	3724      	adds	r7, #36	; 0x24
 800629e:	46bd      	mov	sp, r7
 80062a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a4:	4770      	bx	lr
	...

080062a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b082      	sub	sp, #8
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	3b01      	subs	r3, #1
 80062b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80062b8:	d301      	bcc.n	80062be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80062ba:	2301      	movs	r3, #1
 80062bc:	e00f      	b.n	80062de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80062be:	4a0a      	ldr	r2, [pc, #40]	; (80062e8 <SysTick_Config+0x40>)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	3b01      	subs	r3, #1
 80062c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80062c6:	210f      	movs	r1, #15
 80062c8:	f04f 30ff 	mov.w	r0, #4294967295
 80062cc:	f7ff ff8e 	bl	80061ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80062d0:	4b05      	ldr	r3, [pc, #20]	; (80062e8 <SysTick_Config+0x40>)
 80062d2:	2200      	movs	r2, #0
 80062d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80062d6:	4b04      	ldr	r3, [pc, #16]	; (80062e8 <SysTick_Config+0x40>)
 80062d8:	2207      	movs	r2, #7
 80062da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80062dc:	2300      	movs	r3, #0
}
 80062de:	4618      	mov	r0, r3
 80062e0:	3708      	adds	r7, #8
 80062e2:	46bd      	mov	sp, r7
 80062e4:	bd80      	pop	{r7, pc}
 80062e6:	bf00      	nop
 80062e8:	e000e010 	.word	0xe000e010

080062ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b082      	sub	sp, #8
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80062f4:	6878      	ldr	r0, [r7, #4]
 80062f6:	f7ff ff29 	bl	800614c <__NVIC_SetPriorityGrouping>
}
 80062fa:	bf00      	nop
 80062fc:	3708      	adds	r7, #8
 80062fe:	46bd      	mov	sp, r7
 8006300:	bd80      	pop	{r7, pc}

08006302 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006302:	b580      	push	{r7, lr}
 8006304:	b086      	sub	sp, #24
 8006306:	af00      	add	r7, sp, #0
 8006308:	4603      	mov	r3, r0
 800630a:	60b9      	str	r1, [r7, #8]
 800630c:	607a      	str	r2, [r7, #4]
 800630e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006310:	2300      	movs	r3, #0
 8006312:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006314:	f7ff ff3e 	bl	8006194 <__NVIC_GetPriorityGrouping>
 8006318:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800631a:	687a      	ldr	r2, [r7, #4]
 800631c:	68b9      	ldr	r1, [r7, #8]
 800631e:	6978      	ldr	r0, [r7, #20]
 8006320:	f7ff ff8e 	bl	8006240 <NVIC_EncodePriority>
 8006324:	4602      	mov	r2, r0
 8006326:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800632a:	4611      	mov	r1, r2
 800632c:	4618      	mov	r0, r3
 800632e:	f7ff ff5d 	bl	80061ec <__NVIC_SetPriority>
}
 8006332:	bf00      	nop
 8006334:	3718      	adds	r7, #24
 8006336:	46bd      	mov	sp, r7
 8006338:	bd80      	pop	{r7, pc}

0800633a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800633a:	b580      	push	{r7, lr}
 800633c:	b082      	sub	sp, #8
 800633e:	af00      	add	r7, sp, #0
 8006340:	4603      	mov	r3, r0
 8006342:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006344:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006348:	4618      	mov	r0, r3
 800634a:	f7ff ff31 	bl	80061b0 <__NVIC_EnableIRQ>
}
 800634e:	bf00      	nop
 8006350:	3708      	adds	r7, #8
 8006352:	46bd      	mov	sp, r7
 8006354:	bd80      	pop	{r7, pc}

08006356 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006356:	b580      	push	{r7, lr}
 8006358:	b082      	sub	sp, #8
 800635a:	af00      	add	r7, sp, #0
 800635c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800635e:	6878      	ldr	r0, [r7, #4]
 8006360:	f7ff ffa2 	bl	80062a8 <SysTick_Config>
 8006364:	4603      	mov	r3, r0
}
 8006366:	4618      	mov	r0, r3
 8006368:	3708      	adds	r7, #8
 800636a:	46bd      	mov	sp, r7
 800636c:	bd80      	pop	{r7, pc}

0800636e <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 800636e:	b580      	push	{r7, lr}
 8006370:	b084      	sub	sp, #16
 8006372:	af00      	add	r7, sp, #0
 8006374:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006376:	2300      	movs	r3, #0
 8006378:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2b00      	cmp	r3, #0
 800637e:	d101      	bne.n	8006384 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8006380:	2301      	movs	r3, #1
 8006382:	e037      	b.n	80063f4 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2202      	movs	r2, #2
 8006388:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800639a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800639e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80063a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	68db      	ldr	r3, [r3, #12]
 80063ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80063b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	695b      	ldr	r3, [r3, #20]
 80063ba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80063c0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	69db      	ldr	r3, [r3, #28]
 80063c6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80063c8:	68fa      	ldr	r2, [r7, #12]
 80063ca:	4313      	orrs	r3, r2
 80063cc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	68fa      	ldr	r2, [r7, #12]
 80063d4:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80063d6:	6878      	ldr	r0, [r7, #4]
 80063d8:	f000 f9b8 	bl	800674c <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2200      	movs	r2, #0
 80063e0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2201      	movs	r2, #1
 80063e6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	2200      	movs	r2, #0
 80063ee:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80063f2:	2300      	movs	r3, #0
}  
 80063f4:	4618      	mov	r0, r3
 80063f6:	3710      	adds	r7, #16
 80063f8:	46bd      	mov	sp, r7
 80063fa:	bd80      	pop	{r7, pc}

080063fc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b086      	sub	sp, #24
 8006400:	af00      	add	r7, sp, #0
 8006402:	60f8      	str	r0, [r7, #12]
 8006404:	60b9      	str	r1, [r7, #8]
 8006406:	607a      	str	r2, [r7, #4]
 8006408:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 800640a:	2300      	movs	r3, #0
 800640c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006414:	2b01      	cmp	r3, #1
 8006416:	d101      	bne.n	800641c <HAL_DMA_Start_IT+0x20>
 8006418:	2302      	movs	r3, #2
 800641a:	e04a      	b.n	80064b2 <HAL_DMA_Start_IT+0xb6>
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	2201      	movs	r2, #1
 8006420:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800642a:	2b01      	cmp	r3, #1
 800642c:	d13a      	bne.n	80064a4 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	2202      	movs	r2, #2
 8006432:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	2200      	movs	r2, #0
 800643a:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	681a      	ldr	r2, [r3, #0]
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	f022 0201 	bic.w	r2, r2, #1
 800644a:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800644c:	683b      	ldr	r3, [r7, #0]
 800644e:	687a      	ldr	r2, [r7, #4]
 8006450:	68b9      	ldr	r1, [r7, #8]
 8006452:	68f8      	ldr	r0, [r7, #12]
 8006454:	f000 f94b 	bl	80066ee <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800645c:	2b00      	cmp	r3, #0
 800645e:	d008      	beq.n	8006472 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	681a      	ldr	r2, [r3, #0]
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f042 020e 	orr.w	r2, r2, #14
 800646e:	601a      	str	r2, [r3, #0]
 8006470:	e00f      	b.n	8006492 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	681a      	ldr	r2, [r3, #0]
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f042 020a 	orr.w	r2, r2, #10
 8006480:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	681a      	ldr	r2, [r3, #0]
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f022 0204 	bic.w	r2, r2, #4
 8006490:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	681a      	ldr	r2, [r3, #0]
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f042 0201 	orr.w	r2, r2, #1
 80064a0:	601a      	str	r2, [r3, #0]
 80064a2:	e005      	b.n	80064b0 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	2200      	movs	r2, #0
 80064a8:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 80064ac:	2302      	movs	r3, #2
 80064ae:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 80064b0:	7dfb      	ldrb	r3, [r7, #23]
} 
 80064b2:	4618      	mov	r0, r3
 80064b4:	3718      	adds	r7, #24
 80064b6:	46bd      	mov	sp, r7
 80064b8:	bd80      	pop	{r7, pc}

080064ba <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80064ba:	b480      	push	{r7}
 80064bc:	b083      	sub	sp, #12
 80064be:	af00      	add	r7, sp, #0
 80064c0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80064c8:	2b02      	cmp	r3, #2
 80064ca:	d008      	beq.n	80064de <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2204      	movs	r2, #4
 80064d0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2200      	movs	r2, #0
 80064d6:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80064da:	2301      	movs	r3, #1
 80064dc:	e020      	b.n	8006520 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	681a      	ldr	r2, [r3, #0]
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f022 020e 	bic.w	r2, r2, #14
 80064ec:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	681a      	ldr	r2, [r3, #0]
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f022 0201 	bic.w	r2, r2, #1
 80064fc:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006506:	2101      	movs	r1, #1
 8006508:	fa01 f202 	lsl.w	r2, r1, r2
 800650c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2201      	movs	r2, #1
 8006512:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2200      	movs	r2, #0
 800651a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 800651e:	2300      	movs	r3, #0
}
 8006520:	4618      	mov	r0, r3
 8006522:	370c      	adds	r7, #12
 8006524:	46bd      	mov	sp, r7
 8006526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652a:	4770      	bx	lr

0800652c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800652c:	b580      	push	{r7, lr}
 800652e:	b084      	sub	sp, #16
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006534:	2300      	movs	r3, #0
 8006536:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800653e:	2b02      	cmp	r3, #2
 8006540:	d005      	beq.n	800654e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	2204      	movs	r2, #4
 8006546:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8006548:	2301      	movs	r3, #1
 800654a:	73fb      	strb	r3, [r7, #15]
 800654c:	e027      	b.n	800659e <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	681a      	ldr	r2, [r3, #0]
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f022 020e 	bic.w	r2, r2, #14
 800655c:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	681a      	ldr	r2, [r3, #0]
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f022 0201 	bic.w	r2, r2, #1
 800656c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006576:	2101      	movs	r1, #1
 8006578:	fa01 f202 	lsl.w	r2, r1, r2
 800657c:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2201      	movs	r2, #1
 8006582:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	2200      	movs	r2, #0
 800658a:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006592:	2b00      	cmp	r3, #0
 8006594:	d003      	beq.n	800659e <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800659a:	6878      	ldr	r0, [r7, #4]
 800659c:	4798      	blx	r3
    } 
  }
  return status;
 800659e:	7bfb      	ldrb	r3, [r7, #15]
}
 80065a0:	4618      	mov	r0, r3
 80065a2:	3710      	adds	r7, #16
 80065a4:	46bd      	mov	sp, r7
 80065a6:	bd80      	pop	{r7, pc}

080065a8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80065a8:	b580      	push	{r7, lr}
 80065aa:	b084      	sub	sp, #16
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065c4:	2204      	movs	r2, #4
 80065c6:	409a      	lsls	r2, r3
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	4013      	ands	r3, r2
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d024      	beq.n	800661a <HAL_DMA_IRQHandler+0x72>
 80065d0:	68bb      	ldr	r3, [r7, #8]
 80065d2:	f003 0304 	and.w	r3, r3, #4
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d01f      	beq.n	800661a <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f003 0320 	and.w	r3, r3, #32
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d107      	bne.n	80065f8 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	681a      	ldr	r2, [r3, #0]
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f022 0204 	bic.w	r2, r2, #4
 80065f6:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006600:	2104      	movs	r1, #4
 8006602:	fa01 f202 	lsl.w	r2, r1, r2
 8006606:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800660c:	2b00      	cmp	r3, #0
 800660e:	d06a      	beq.n	80066e6 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006614:	6878      	ldr	r0, [r7, #4]
 8006616:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8006618:	e065      	b.n	80066e6 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800661e:	2202      	movs	r2, #2
 8006620:	409a      	lsls	r2, r3
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	4013      	ands	r3, r2
 8006626:	2b00      	cmp	r3, #0
 8006628:	d02c      	beq.n	8006684 <HAL_DMA_IRQHandler+0xdc>
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	f003 0302 	and.w	r3, r3, #2
 8006630:	2b00      	cmp	r3, #0
 8006632:	d027      	beq.n	8006684 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f003 0320 	and.w	r3, r3, #32
 800663e:	2b00      	cmp	r3, #0
 8006640:	d10b      	bne.n	800665a <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	681a      	ldr	r2, [r3, #0]
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f022 020a 	bic.w	r2, r2, #10
 8006650:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	2201      	movs	r2, #1
 8006656:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006662:	2102      	movs	r1, #2
 8006664:	fa01 f202 	lsl.w	r2, r1, r2
 8006668:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2200      	movs	r2, #0
 800666e:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006676:	2b00      	cmp	r3, #0
 8006678:	d035      	beq.n	80066e6 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800667e:	6878      	ldr	r0, [r7, #4]
 8006680:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8006682:	e030      	b.n	80066e6 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006688:	2208      	movs	r2, #8
 800668a:	409a      	lsls	r2, r3
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	4013      	ands	r3, r2
 8006690:	2b00      	cmp	r3, #0
 8006692:	d028      	beq.n	80066e6 <HAL_DMA_IRQHandler+0x13e>
 8006694:	68bb      	ldr	r3, [r7, #8]
 8006696:	f003 0308 	and.w	r3, r3, #8
 800669a:	2b00      	cmp	r3, #0
 800669c:	d023      	beq.n	80066e6 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	681a      	ldr	r2, [r3, #0]
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f022 020e 	bic.w	r2, r2, #14
 80066ac:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066b6:	2101      	movs	r1, #1
 80066b8:	fa01 f202 	lsl.w	r2, r1, r2
 80066bc:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2201      	movs	r2, #1
 80066c2:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2201      	movs	r2, #1
 80066c8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2200      	movs	r2, #0
 80066d0:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d004      	beq.n	80066e6 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066e0:	6878      	ldr	r0, [r7, #4]
 80066e2:	4798      	blx	r3
    }
  }
}  
 80066e4:	e7ff      	b.n	80066e6 <HAL_DMA_IRQHandler+0x13e>
 80066e6:	bf00      	nop
 80066e8:	3710      	adds	r7, #16
 80066ea:	46bd      	mov	sp, r7
 80066ec:	bd80      	pop	{r7, pc}

080066ee <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80066ee:	b480      	push	{r7}
 80066f0:	b085      	sub	sp, #20
 80066f2:	af00      	add	r7, sp, #0
 80066f4:	60f8      	str	r0, [r7, #12]
 80066f6:	60b9      	str	r1, [r7, #8]
 80066f8:	607a      	str	r2, [r7, #4]
 80066fa:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006704:	2101      	movs	r1, #1
 8006706:	fa01 f202 	lsl.w	r2, r1, r2
 800670a:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	683a      	ldr	r2, [r7, #0]
 8006712:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	685b      	ldr	r3, [r3, #4]
 8006718:	2b10      	cmp	r3, #16
 800671a:	d108      	bne.n	800672e <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	687a      	ldr	r2, [r7, #4]
 8006722:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	68ba      	ldr	r2, [r7, #8]
 800672a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800672c:	e007      	b.n	800673e <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	68ba      	ldr	r2, [r7, #8]
 8006734:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	687a      	ldr	r2, [r7, #4]
 800673c:	60da      	str	r2, [r3, #12]
}
 800673e:	bf00      	nop
 8006740:	3714      	adds	r7, #20
 8006742:	46bd      	mov	sp, r7
 8006744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006748:	4770      	bx	lr
	...

0800674c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800674c:	b480      	push	{r7}
 800674e:	b083      	sub	sp, #12
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	461a      	mov	r2, r3
 800675a:	4b14      	ldr	r3, [pc, #80]	; (80067ac <DMA_CalcBaseAndBitshift+0x60>)
 800675c:	429a      	cmp	r2, r3
 800675e:	d80f      	bhi.n	8006780 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	461a      	mov	r2, r3
 8006766:	4b12      	ldr	r3, [pc, #72]	; (80067b0 <DMA_CalcBaseAndBitshift+0x64>)
 8006768:	4413      	add	r3, r2
 800676a:	4a12      	ldr	r2, [pc, #72]	; (80067b4 <DMA_CalcBaseAndBitshift+0x68>)
 800676c:	fba2 2303 	umull	r2, r3, r2, r3
 8006770:	091b      	lsrs	r3, r3, #4
 8006772:	009a      	lsls	r2, r3, #2
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	4a0f      	ldr	r2, [pc, #60]	; (80067b8 <DMA_CalcBaseAndBitshift+0x6c>)
 800677c:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 800677e:	e00e      	b.n	800679e <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	461a      	mov	r2, r3
 8006786:	4b0d      	ldr	r3, [pc, #52]	; (80067bc <DMA_CalcBaseAndBitshift+0x70>)
 8006788:	4413      	add	r3, r2
 800678a:	4a0a      	ldr	r2, [pc, #40]	; (80067b4 <DMA_CalcBaseAndBitshift+0x68>)
 800678c:	fba2 2303 	umull	r2, r3, r2, r3
 8006790:	091b      	lsrs	r3, r3, #4
 8006792:	009a      	lsls	r2, r3, #2
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	4a09      	ldr	r2, [pc, #36]	; (80067c0 <DMA_CalcBaseAndBitshift+0x74>)
 800679c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800679e:	bf00      	nop
 80067a0:	370c      	adds	r7, #12
 80067a2:	46bd      	mov	sp, r7
 80067a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a8:	4770      	bx	lr
 80067aa:	bf00      	nop
 80067ac:	40020407 	.word	0x40020407
 80067b0:	bffdfff8 	.word	0xbffdfff8
 80067b4:	cccccccd 	.word	0xcccccccd
 80067b8:	40020000 	.word	0x40020000
 80067bc:	bffdfbf8 	.word	0xbffdfbf8
 80067c0:	40020400 	.word	0x40020400

080067c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80067c4:	b480      	push	{r7}
 80067c6:	b087      	sub	sp, #28
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	6078      	str	r0, [r7, #4]
 80067cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80067ce:	2300      	movs	r3, #0
 80067d0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80067d2:	e154      	b.n	8006a7e <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80067d4:	683b      	ldr	r3, [r7, #0]
 80067d6:	681a      	ldr	r2, [r3, #0]
 80067d8:	2101      	movs	r1, #1
 80067da:	697b      	ldr	r3, [r7, #20]
 80067dc:	fa01 f303 	lsl.w	r3, r1, r3
 80067e0:	4013      	ands	r3, r2
 80067e2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	f000 8146 	beq.w	8006a78 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80067ec:	683b      	ldr	r3, [r7, #0]
 80067ee:	685b      	ldr	r3, [r3, #4]
 80067f0:	f003 0303 	and.w	r3, r3, #3
 80067f4:	2b01      	cmp	r3, #1
 80067f6:	d005      	beq.n	8006804 <HAL_GPIO_Init+0x40>
 80067f8:	683b      	ldr	r3, [r7, #0]
 80067fa:	685b      	ldr	r3, [r3, #4]
 80067fc:	f003 0303 	and.w	r3, r3, #3
 8006800:	2b02      	cmp	r3, #2
 8006802:	d130      	bne.n	8006866 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	689b      	ldr	r3, [r3, #8]
 8006808:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800680a:	697b      	ldr	r3, [r7, #20]
 800680c:	005b      	lsls	r3, r3, #1
 800680e:	2203      	movs	r2, #3
 8006810:	fa02 f303 	lsl.w	r3, r2, r3
 8006814:	43db      	mvns	r3, r3
 8006816:	693a      	ldr	r2, [r7, #16]
 8006818:	4013      	ands	r3, r2
 800681a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800681c:	683b      	ldr	r3, [r7, #0]
 800681e:	68da      	ldr	r2, [r3, #12]
 8006820:	697b      	ldr	r3, [r7, #20]
 8006822:	005b      	lsls	r3, r3, #1
 8006824:	fa02 f303 	lsl.w	r3, r2, r3
 8006828:	693a      	ldr	r2, [r7, #16]
 800682a:	4313      	orrs	r3, r2
 800682c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	693a      	ldr	r2, [r7, #16]
 8006832:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	685b      	ldr	r3, [r3, #4]
 8006838:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800683a:	2201      	movs	r2, #1
 800683c:	697b      	ldr	r3, [r7, #20]
 800683e:	fa02 f303 	lsl.w	r3, r2, r3
 8006842:	43db      	mvns	r3, r3
 8006844:	693a      	ldr	r2, [r7, #16]
 8006846:	4013      	ands	r3, r2
 8006848:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	685b      	ldr	r3, [r3, #4]
 800684e:	091b      	lsrs	r3, r3, #4
 8006850:	f003 0201 	and.w	r2, r3, #1
 8006854:	697b      	ldr	r3, [r7, #20]
 8006856:	fa02 f303 	lsl.w	r3, r2, r3
 800685a:	693a      	ldr	r2, [r7, #16]
 800685c:	4313      	orrs	r3, r2
 800685e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	693a      	ldr	r2, [r7, #16]
 8006864:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	685b      	ldr	r3, [r3, #4]
 800686a:	f003 0303 	and.w	r3, r3, #3
 800686e:	2b03      	cmp	r3, #3
 8006870:	d017      	beq.n	80068a2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	68db      	ldr	r3, [r3, #12]
 8006876:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8006878:	697b      	ldr	r3, [r7, #20]
 800687a:	005b      	lsls	r3, r3, #1
 800687c:	2203      	movs	r2, #3
 800687e:	fa02 f303 	lsl.w	r3, r2, r3
 8006882:	43db      	mvns	r3, r3
 8006884:	693a      	ldr	r2, [r7, #16]
 8006886:	4013      	ands	r3, r2
 8006888:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	689a      	ldr	r2, [r3, #8]
 800688e:	697b      	ldr	r3, [r7, #20]
 8006890:	005b      	lsls	r3, r3, #1
 8006892:	fa02 f303 	lsl.w	r3, r2, r3
 8006896:	693a      	ldr	r2, [r7, #16]
 8006898:	4313      	orrs	r3, r2
 800689a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	693a      	ldr	r2, [r7, #16]
 80068a0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80068a2:	683b      	ldr	r3, [r7, #0]
 80068a4:	685b      	ldr	r3, [r3, #4]
 80068a6:	f003 0303 	and.w	r3, r3, #3
 80068aa:	2b02      	cmp	r3, #2
 80068ac:	d123      	bne.n	80068f6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80068ae:	697b      	ldr	r3, [r7, #20]
 80068b0:	08da      	lsrs	r2, r3, #3
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	3208      	adds	r2, #8
 80068b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80068ba:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80068bc:	697b      	ldr	r3, [r7, #20]
 80068be:	f003 0307 	and.w	r3, r3, #7
 80068c2:	009b      	lsls	r3, r3, #2
 80068c4:	220f      	movs	r2, #15
 80068c6:	fa02 f303 	lsl.w	r3, r2, r3
 80068ca:	43db      	mvns	r3, r3
 80068cc:	693a      	ldr	r2, [r7, #16]
 80068ce:	4013      	ands	r3, r2
 80068d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	691a      	ldr	r2, [r3, #16]
 80068d6:	697b      	ldr	r3, [r7, #20]
 80068d8:	f003 0307 	and.w	r3, r3, #7
 80068dc:	009b      	lsls	r3, r3, #2
 80068de:	fa02 f303 	lsl.w	r3, r2, r3
 80068e2:	693a      	ldr	r2, [r7, #16]
 80068e4:	4313      	orrs	r3, r2
 80068e6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80068e8:	697b      	ldr	r3, [r7, #20]
 80068ea:	08da      	lsrs	r2, r3, #3
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	3208      	adds	r2, #8
 80068f0:	6939      	ldr	r1, [r7, #16]
 80068f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80068fc:	697b      	ldr	r3, [r7, #20]
 80068fe:	005b      	lsls	r3, r3, #1
 8006900:	2203      	movs	r2, #3
 8006902:	fa02 f303 	lsl.w	r3, r2, r3
 8006906:	43db      	mvns	r3, r3
 8006908:	693a      	ldr	r2, [r7, #16]
 800690a:	4013      	ands	r3, r2
 800690c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	685b      	ldr	r3, [r3, #4]
 8006912:	f003 0203 	and.w	r2, r3, #3
 8006916:	697b      	ldr	r3, [r7, #20]
 8006918:	005b      	lsls	r3, r3, #1
 800691a:	fa02 f303 	lsl.w	r3, r2, r3
 800691e:	693a      	ldr	r2, [r7, #16]
 8006920:	4313      	orrs	r3, r2
 8006922:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	693a      	ldr	r2, [r7, #16]
 8006928:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800692a:	683b      	ldr	r3, [r7, #0]
 800692c:	685b      	ldr	r3, [r3, #4]
 800692e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006932:	2b00      	cmp	r3, #0
 8006934:	f000 80a0 	beq.w	8006a78 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006938:	4b58      	ldr	r3, [pc, #352]	; (8006a9c <HAL_GPIO_Init+0x2d8>)
 800693a:	699b      	ldr	r3, [r3, #24]
 800693c:	4a57      	ldr	r2, [pc, #348]	; (8006a9c <HAL_GPIO_Init+0x2d8>)
 800693e:	f043 0301 	orr.w	r3, r3, #1
 8006942:	6193      	str	r3, [r2, #24]
 8006944:	4b55      	ldr	r3, [pc, #340]	; (8006a9c <HAL_GPIO_Init+0x2d8>)
 8006946:	699b      	ldr	r3, [r3, #24]
 8006948:	f003 0301 	and.w	r3, r3, #1
 800694c:	60bb      	str	r3, [r7, #8]
 800694e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8006950:	4a53      	ldr	r2, [pc, #332]	; (8006aa0 <HAL_GPIO_Init+0x2dc>)
 8006952:	697b      	ldr	r3, [r7, #20]
 8006954:	089b      	lsrs	r3, r3, #2
 8006956:	3302      	adds	r3, #2
 8006958:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800695c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800695e:	697b      	ldr	r3, [r7, #20]
 8006960:	f003 0303 	and.w	r3, r3, #3
 8006964:	009b      	lsls	r3, r3, #2
 8006966:	220f      	movs	r2, #15
 8006968:	fa02 f303 	lsl.w	r3, r2, r3
 800696c:	43db      	mvns	r3, r3
 800696e:	693a      	ldr	r2, [r7, #16]
 8006970:	4013      	ands	r3, r2
 8006972:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800697a:	d019      	beq.n	80069b0 <HAL_GPIO_Init+0x1ec>
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	4a49      	ldr	r2, [pc, #292]	; (8006aa4 <HAL_GPIO_Init+0x2e0>)
 8006980:	4293      	cmp	r3, r2
 8006982:	d013      	beq.n	80069ac <HAL_GPIO_Init+0x1e8>
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	4a48      	ldr	r2, [pc, #288]	; (8006aa8 <HAL_GPIO_Init+0x2e4>)
 8006988:	4293      	cmp	r3, r2
 800698a:	d00d      	beq.n	80069a8 <HAL_GPIO_Init+0x1e4>
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	4a47      	ldr	r2, [pc, #284]	; (8006aac <HAL_GPIO_Init+0x2e8>)
 8006990:	4293      	cmp	r3, r2
 8006992:	d007      	beq.n	80069a4 <HAL_GPIO_Init+0x1e0>
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	4a46      	ldr	r2, [pc, #280]	; (8006ab0 <HAL_GPIO_Init+0x2ec>)
 8006998:	4293      	cmp	r3, r2
 800699a:	d101      	bne.n	80069a0 <HAL_GPIO_Init+0x1dc>
 800699c:	2304      	movs	r3, #4
 800699e:	e008      	b.n	80069b2 <HAL_GPIO_Init+0x1ee>
 80069a0:	2305      	movs	r3, #5
 80069a2:	e006      	b.n	80069b2 <HAL_GPIO_Init+0x1ee>
 80069a4:	2303      	movs	r3, #3
 80069a6:	e004      	b.n	80069b2 <HAL_GPIO_Init+0x1ee>
 80069a8:	2302      	movs	r3, #2
 80069aa:	e002      	b.n	80069b2 <HAL_GPIO_Init+0x1ee>
 80069ac:	2301      	movs	r3, #1
 80069ae:	e000      	b.n	80069b2 <HAL_GPIO_Init+0x1ee>
 80069b0:	2300      	movs	r3, #0
 80069b2:	697a      	ldr	r2, [r7, #20]
 80069b4:	f002 0203 	and.w	r2, r2, #3
 80069b8:	0092      	lsls	r2, r2, #2
 80069ba:	4093      	lsls	r3, r2
 80069bc:	693a      	ldr	r2, [r7, #16]
 80069be:	4313      	orrs	r3, r2
 80069c0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80069c2:	4937      	ldr	r1, [pc, #220]	; (8006aa0 <HAL_GPIO_Init+0x2dc>)
 80069c4:	697b      	ldr	r3, [r7, #20]
 80069c6:	089b      	lsrs	r3, r3, #2
 80069c8:	3302      	adds	r3, #2
 80069ca:	693a      	ldr	r2, [r7, #16]
 80069cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80069d0:	4b38      	ldr	r3, [pc, #224]	; (8006ab4 <HAL_GPIO_Init+0x2f0>)
 80069d2:	689b      	ldr	r3, [r3, #8]
 80069d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	43db      	mvns	r3, r3
 80069da:	693a      	ldr	r2, [r7, #16]
 80069dc:	4013      	ands	r3, r2
 80069de:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	685b      	ldr	r3, [r3, #4]
 80069e4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d003      	beq.n	80069f4 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80069ec:	693a      	ldr	r2, [r7, #16]
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	4313      	orrs	r3, r2
 80069f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80069f4:	4a2f      	ldr	r2, [pc, #188]	; (8006ab4 <HAL_GPIO_Init+0x2f0>)
 80069f6:	693b      	ldr	r3, [r7, #16]
 80069f8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80069fa:	4b2e      	ldr	r3, [pc, #184]	; (8006ab4 <HAL_GPIO_Init+0x2f0>)
 80069fc:	68db      	ldr	r3, [r3, #12]
 80069fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	43db      	mvns	r3, r3
 8006a04:	693a      	ldr	r2, [r7, #16]
 8006a06:	4013      	ands	r3, r2
 8006a08:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	685b      	ldr	r3, [r3, #4]
 8006a0e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d003      	beq.n	8006a1e <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8006a16:	693a      	ldr	r2, [r7, #16]
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	4313      	orrs	r3, r2
 8006a1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8006a1e:	4a25      	ldr	r2, [pc, #148]	; (8006ab4 <HAL_GPIO_Init+0x2f0>)
 8006a20:	693b      	ldr	r3, [r7, #16]
 8006a22:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006a24:	4b23      	ldr	r3, [pc, #140]	; (8006ab4 <HAL_GPIO_Init+0x2f0>)
 8006a26:	685b      	ldr	r3, [r3, #4]
 8006a28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	43db      	mvns	r3, r3
 8006a2e:	693a      	ldr	r2, [r7, #16]
 8006a30:	4013      	ands	r3, r2
 8006a32:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	685b      	ldr	r3, [r3, #4]
 8006a38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d003      	beq.n	8006a48 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8006a40:	693a      	ldr	r2, [r7, #16]
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	4313      	orrs	r3, r2
 8006a46:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8006a48:	4a1a      	ldr	r2, [pc, #104]	; (8006ab4 <HAL_GPIO_Init+0x2f0>)
 8006a4a:	693b      	ldr	r3, [r7, #16]
 8006a4c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006a4e:	4b19      	ldr	r3, [pc, #100]	; (8006ab4 <HAL_GPIO_Init+0x2f0>)
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	43db      	mvns	r3, r3
 8006a58:	693a      	ldr	r2, [r7, #16]
 8006a5a:	4013      	ands	r3, r2
 8006a5c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006a5e:	683b      	ldr	r3, [r7, #0]
 8006a60:	685b      	ldr	r3, [r3, #4]
 8006a62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d003      	beq.n	8006a72 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8006a6a:	693a      	ldr	r2, [r7, #16]
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	4313      	orrs	r3, r2
 8006a70:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8006a72:	4a10      	ldr	r2, [pc, #64]	; (8006ab4 <HAL_GPIO_Init+0x2f0>)
 8006a74:	693b      	ldr	r3, [r7, #16]
 8006a76:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006a78:	697b      	ldr	r3, [r7, #20]
 8006a7a:	3301      	adds	r3, #1
 8006a7c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006a7e:	683b      	ldr	r3, [r7, #0]
 8006a80:	681a      	ldr	r2, [r3, #0]
 8006a82:	697b      	ldr	r3, [r7, #20]
 8006a84:	fa22 f303 	lsr.w	r3, r2, r3
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	f47f aea3 	bne.w	80067d4 <HAL_GPIO_Init+0x10>
  }
}
 8006a8e:	bf00      	nop
 8006a90:	bf00      	nop
 8006a92:	371c      	adds	r7, #28
 8006a94:	46bd      	mov	sp, r7
 8006a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9a:	4770      	bx	lr
 8006a9c:	40021000 	.word	0x40021000
 8006aa0:	40010000 	.word	0x40010000
 8006aa4:	48000400 	.word	0x48000400
 8006aa8:	48000800 	.word	0x48000800
 8006aac:	48000c00 	.word	0x48000c00
 8006ab0:	48001000 	.word	0x48001000
 8006ab4:	40010400 	.word	0x40010400

08006ab8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006ab8:	b480      	push	{r7}
 8006aba:	b085      	sub	sp, #20
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
 8006ac0:	460b      	mov	r3, r1
 8006ac2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	691a      	ldr	r2, [r3, #16]
 8006ac8:	887b      	ldrh	r3, [r7, #2]
 8006aca:	4013      	ands	r3, r2
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d002      	beq.n	8006ad6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006ad0:	2301      	movs	r3, #1
 8006ad2:	73fb      	strb	r3, [r7, #15]
 8006ad4:	e001      	b.n	8006ada <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006ad6:	2300      	movs	r3, #0
 8006ad8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006ada:	7bfb      	ldrb	r3, [r7, #15]
}
 8006adc:	4618      	mov	r0, r3
 8006ade:	3714      	adds	r7, #20
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae6:	4770      	bx	lr

08006ae8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006ae8:	b480      	push	{r7}
 8006aea:	b083      	sub	sp, #12
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]
 8006af0:	460b      	mov	r3, r1
 8006af2:	807b      	strh	r3, [r7, #2]
 8006af4:	4613      	mov	r3, r2
 8006af6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006af8:	787b      	ldrb	r3, [r7, #1]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d003      	beq.n	8006b06 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006afe:	887a      	ldrh	r2, [r7, #2]
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006b04:	e002      	b.n	8006b0c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006b06:	887a      	ldrh	r2, [r7, #2]
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006b0c:	bf00      	nop
 8006b0e:	370c      	adds	r7, #12
 8006b10:	46bd      	mov	sp, r7
 8006b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b16:	4770      	bx	lr

08006b18 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8006b1e:	af00      	add	r7, sp, #0
 8006b20:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006b24:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006b28:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006b2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006b2e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d102      	bne.n	8006b3e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8006b38:	2301      	movs	r3, #1
 8006b3a:	f001 b823 	b.w	8007b84 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006b3e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006b42:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	f003 0301 	and.w	r3, r3, #1
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	f000 817d 	beq.w	8006e4e <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8006b54:	4bbc      	ldr	r3, [pc, #752]	; (8006e48 <HAL_RCC_OscConfig+0x330>)
 8006b56:	685b      	ldr	r3, [r3, #4]
 8006b58:	f003 030c 	and.w	r3, r3, #12
 8006b5c:	2b04      	cmp	r3, #4
 8006b5e:	d00c      	beq.n	8006b7a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006b60:	4bb9      	ldr	r3, [pc, #740]	; (8006e48 <HAL_RCC_OscConfig+0x330>)
 8006b62:	685b      	ldr	r3, [r3, #4]
 8006b64:	f003 030c 	and.w	r3, r3, #12
 8006b68:	2b08      	cmp	r3, #8
 8006b6a:	d15c      	bne.n	8006c26 <HAL_RCC_OscConfig+0x10e>
 8006b6c:	4bb6      	ldr	r3, [pc, #728]	; (8006e48 <HAL_RCC_OscConfig+0x330>)
 8006b6e:	685b      	ldr	r3, [r3, #4]
 8006b70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006b74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b78:	d155      	bne.n	8006c26 <HAL_RCC_OscConfig+0x10e>
 8006b7a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006b7e:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b82:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8006b86:	fa93 f3a3 	rbit	r3, r3
 8006b8a:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006b8e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006b92:	fab3 f383 	clz	r3, r3
 8006b96:	b2db      	uxtb	r3, r3
 8006b98:	095b      	lsrs	r3, r3, #5
 8006b9a:	b2db      	uxtb	r3, r3
 8006b9c:	f043 0301 	orr.w	r3, r3, #1
 8006ba0:	b2db      	uxtb	r3, r3
 8006ba2:	2b01      	cmp	r3, #1
 8006ba4:	d102      	bne.n	8006bac <HAL_RCC_OscConfig+0x94>
 8006ba6:	4ba8      	ldr	r3, [pc, #672]	; (8006e48 <HAL_RCC_OscConfig+0x330>)
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	e015      	b.n	8006bd8 <HAL_RCC_OscConfig+0xc0>
 8006bac:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006bb0:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bb4:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8006bb8:	fa93 f3a3 	rbit	r3, r3
 8006bbc:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8006bc0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006bc4:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8006bc8:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8006bcc:	fa93 f3a3 	rbit	r3, r3
 8006bd0:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8006bd4:	4b9c      	ldr	r3, [pc, #624]	; (8006e48 <HAL_RCC_OscConfig+0x330>)
 8006bd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bd8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006bdc:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8006be0:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8006be4:	fa92 f2a2 	rbit	r2, r2
 8006be8:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8006bec:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8006bf0:	fab2 f282 	clz	r2, r2
 8006bf4:	b2d2      	uxtb	r2, r2
 8006bf6:	f042 0220 	orr.w	r2, r2, #32
 8006bfa:	b2d2      	uxtb	r2, r2
 8006bfc:	f002 021f 	and.w	r2, r2, #31
 8006c00:	2101      	movs	r1, #1
 8006c02:	fa01 f202 	lsl.w	r2, r1, r2
 8006c06:	4013      	ands	r3, r2
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	f000 811f 	beq.w	8006e4c <HAL_RCC_OscConfig+0x334>
 8006c0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006c12:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	685b      	ldr	r3, [r3, #4]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	f040 8116 	bne.w	8006e4c <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8006c20:	2301      	movs	r3, #1
 8006c22:	f000 bfaf 	b.w	8007b84 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006c26:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006c2a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	685b      	ldr	r3, [r3, #4]
 8006c32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c36:	d106      	bne.n	8006c46 <HAL_RCC_OscConfig+0x12e>
 8006c38:	4b83      	ldr	r3, [pc, #524]	; (8006e48 <HAL_RCC_OscConfig+0x330>)
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	4a82      	ldr	r2, [pc, #520]	; (8006e48 <HAL_RCC_OscConfig+0x330>)
 8006c3e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006c42:	6013      	str	r3, [r2, #0]
 8006c44:	e036      	b.n	8006cb4 <HAL_RCC_OscConfig+0x19c>
 8006c46:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006c4a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	685b      	ldr	r3, [r3, #4]
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d10c      	bne.n	8006c70 <HAL_RCC_OscConfig+0x158>
 8006c56:	4b7c      	ldr	r3, [pc, #496]	; (8006e48 <HAL_RCC_OscConfig+0x330>)
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	4a7b      	ldr	r2, [pc, #492]	; (8006e48 <HAL_RCC_OscConfig+0x330>)
 8006c5c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006c60:	6013      	str	r3, [r2, #0]
 8006c62:	4b79      	ldr	r3, [pc, #484]	; (8006e48 <HAL_RCC_OscConfig+0x330>)
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	4a78      	ldr	r2, [pc, #480]	; (8006e48 <HAL_RCC_OscConfig+0x330>)
 8006c68:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006c6c:	6013      	str	r3, [r2, #0]
 8006c6e:	e021      	b.n	8006cb4 <HAL_RCC_OscConfig+0x19c>
 8006c70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006c74:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	685b      	ldr	r3, [r3, #4]
 8006c7c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006c80:	d10c      	bne.n	8006c9c <HAL_RCC_OscConfig+0x184>
 8006c82:	4b71      	ldr	r3, [pc, #452]	; (8006e48 <HAL_RCC_OscConfig+0x330>)
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	4a70      	ldr	r2, [pc, #448]	; (8006e48 <HAL_RCC_OscConfig+0x330>)
 8006c88:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006c8c:	6013      	str	r3, [r2, #0]
 8006c8e:	4b6e      	ldr	r3, [pc, #440]	; (8006e48 <HAL_RCC_OscConfig+0x330>)
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	4a6d      	ldr	r2, [pc, #436]	; (8006e48 <HAL_RCC_OscConfig+0x330>)
 8006c94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006c98:	6013      	str	r3, [r2, #0]
 8006c9a:	e00b      	b.n	8006cb4 <HAL_RCC_OscConfig+0x19c>
 8006c9c:	4b6a      	ldr	r3, [pc, #424]	; (8006e48 <HAL_RCC_OscConfig+0x330>)
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	4a69      	ldr	r2, [pc, #420]	; (8006e48 <HAL_RCC_OscConfig+0x330>)
 8006ca2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006ca6:	6013      	str	r3, [r2, #0]
 8006ca8:	4b67      	ldr	r3, [pc, #412]	; (8006e48 <HAL_RCC_OscConfig+0x330>)
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	4a66      	ldr	r2, [pc, #408]	; (8006e48 <HAL_RCC_OscConfig+0x330>)
 8006cae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006cb2:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8006cb4:	4b64      	ldr	r3, [pc, #400]	; (8006e48 <HAL_RCC_OscConfig+0x330>)
 8006cb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cb8:	f023 020f 	bic.w	r2, r3, #15
 8006cbc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006cc0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	689b      	ldr	r3, [r3, #8]
 8006cc8:	495f      	ldr	r1, [pc, #380]	; (8006e48 <HAL_RCC_OscConfig+0x330>)
 8006cca:	4313      	orrs	r3, r2
 8006ccc:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006cce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006cd2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	685b      	ldr	r3, [r3, #4]
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d059      	beq.n	8006d92 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006cde:	f7fd fb47 	bl	8004370 <HAL_GetTick>
 8006ce2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006ce6:	e00a      	b.n	8006cfe <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006ce8:	f7fd fb42 	bl	8004370 <HAL_GetTick>
 8006cec:	4602      	mov	r2, r0
 8006cee:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8006cf2:	1ad3      	subs	r3, r2, r3
 8006cf4:	2b64      	cmp	r3, #100	; 0x64
 8006cf6:	d902      	bls.n	8006cfe <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8006cf8:	2303      	movs	r3, #3
 8006cfa:	f000 bf43 	b.w	8007b84 <HAL_RCC_OscConfig+0x106c>
 8006cfe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006d02:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d06:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8006d0a:	fa93 f3a3 	rbit	r3, r3
 8006d0e:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8006d12:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d16:	fab3 f383 	clz	r3, r3
 8006d1a:	b2db      	uxtb	r3, r3
 8006d1c:	095b      	lsrs	r3, r3, #5
 8006d1e:	b2db      	uxtb	r3, r3
 8006d20:	f043 0301 	orr.w	r3, r3, #1
 8006d24:	b2db      	uxtb	r3, r3
 8006d26:	2b01      	cmp	r3, #1
 8006d28:	d102      	bne.n	8006d30 <HAL_RCC_OscConfig+0x218>
 8006d2a:	4b47      	ldr	r3, [pc, #284]	; (8006e48 <HAL_RCC_OscConfig+0x330>)
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	e015      	b.n	8006d5c <HAL_RCC_OscConfig+0x244>
 8006d30:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006d34:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d38:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8006d3c:	fa93 f3a3 	rbit	r3, r3
 8006d40:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8006d44:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006d48:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8006d4c:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8006d50:	fa93 f3a3 	rbit	r3, r3
 8006d54:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8006d58:	4b3b      	ldr	r3, [pc, #236]	; (8006e48 <HAL_RCC_OscConfig+0x330>)
 8006d5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d5c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006d60:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8006d64:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8006d68:	fa92 f2a2 	rbit	r2, r2
 8006d6c:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8006d70:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8006d74:	fab2 f282 	clz	r2, r2
 8006d78:	b2d2      	uxtb	r2, r2
 8006d7a:	f042 0220 	orr.w	r2, r2, #32
 8006d7e:	b2d2      	uxtb	r2, r2
 8006d80:	f002 021f 	and.w	r2, r2, #31
 8006d84:	2101      	movs	r1, #1
 8006d86:	fa01 f202 	lsl.w	r2, r1, r2
 8006d8a:	4013      	ands	r3, r2
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d0ab      	beq.n	8006ce8 <HAL_RCC_OscConfig+0x1d0>
 8006d90:	e05d      	b.n	8006e4e <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d92:	f7fd faed 	bl	8004370 <HAL_GetTick>
 8006d96:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006d9a:	e00a      	b.n	8006db2 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006d9c:	f7fd fae8 	bl	8004370 <HAL_GetTick>
 8006da0:	4602      	mov	r2, r0
 8006da2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8006da6:	1ad3      	subs	r3, r2, r3
 8006da8:	2b64      	cmp	r3, #100	; 0x64
 8006daa:	d902      	bls.n	8006db2 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8006dac:	2303      	movs	r3, #3
 8006dae:	f000 bee9 	b.w	8007b84 <HAL_RCC_OscConfig+0x106c>
 8006db2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006db6:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006dba:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8006dbe:	fa93 f3a3 	rbit	r3, r3
 8006dc2:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8006dc6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006dca:	fab3 f383 	clz	r3, r3
 8006dce:	b2db      	uxtb	r3, r3
 8006dd0:	095b      	lsrs	r3, r3, #5
 8006dd2:	b2db      	uxtb	r3, r3
 8006dd4:	f043 0301 	orr.w	r3, r3, #1
 8006dd8:	b2db      	uxtb	r3, r3
 8006dda:	2b01      	cmp	r3, #1
 8006ddc:	d102      	bne.n	8006de4 <HAL_RCC_OscConfig+0x2cc>
 8006dde:	4b1a      	ldr	r3, [pc, #104]	; (8006e48 <HAL_RCC_OscConfig+0x330>)
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	e015      	b.n	8006e10 <HAL_RCC_OscConfig+0x2f8>
 8006de4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006de8:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006dec:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8006df0:	fa93 f3a3 	rbit	r3, r3
 8006df4:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8006df8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006dfc:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8006e00:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8006e04:	fa93 f3a3 	rbit	r3, r3
 8006e08:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8006e0c:	4b0e      	ldr	r3, [pc, #56]	; (8006e48 <HAL_RCC_OscConfig+0x330>)
 8006e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e10:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006e14:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8006e18:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8006e1c:	fa92 f2a2 	rbit	r2, r2
 8006e20:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8006e24:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8006e28:	fab2 f282 	clz	r2, r2
 8006e2c:	b2d2      	uxtb	r2, r2
 8006e2e:	f042 0220 	orr.w	r2, r2, #32
 8006e32:	b2d2      	uxtb	r2, r2
 8006e34:	f002 021f 	and.w	r2, r2, #31
 8006e38:	2101      	movs	r1, #1
 8006e3a:	fa01 f202 	lsl.w	r2, r1, r2
 8006e3e:	4013      	ands	r3, r2
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d1ab      	bne.n	8006d9c <HAL_RCC_OscConfig+0x284>
 8006e44:	e003      	b.n	8006e4e <HAL_RCC_OscConfig+0x336>
 8006e46:	bf00      	nop
 8006e48:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006e4e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006e52:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	f003 0302 	and.w	r3, r3, #2
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	f000 817d 	beq.w	800715e <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8006e64:	4ba6      	ldr	r3, [pc, #664]	; (8007100 <HAL_RCC_OscConfig+0x5e8>)
 8006e66:	685b      	ldr	r3, [r3, #4]
 8006e68:	f003 030c 	and.w	r3, r3, #12
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d00b      	beq.n	8006e88 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8006e70:	4ba3      	ldr	r3, [pc, #652]	; (8007100 <HAL_RCC_OscConfig+0x5e8>)
 8006e72:	685b      	ldr	r3, [r3, #4]
 8006e74:	f003 030c 	and.w	r3, r3, #12
 8006e78:	2b08      	cmp	r3, #8
 8006e7a:	d172      	bne.n	8006f62 <HAL_RCC_OscConfig+0x44a>
 8006e7c:	4ba0      	ldr	r3, [pc, #640]	; (8007100 <HAL_RCC_OscConfig+0x5e8>)
 8006e7e:	685b      	ldr	r3, [r3, #4]
 8006e80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d16c      	bne.n	8006f62 <HAL_RCC_OscConfig+0x44a>
 8006e88:	2302      	movs	r3, #2
 8006e8a:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e8e:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8006e92:	fa93 f3a3 	rbit	r3, r3
 8006e96:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8006e9a:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006e9e:	fab3 f383 	clz	r3, r3
 8006ea2:	b2db      	uxtb	r3, r3
 8006ea4:	095b      	lsrs	r3, r3, #5
 8006ea6:	b2db      	uxtb	r3, r3
 8006ea8:	f043 0301 	orr.w	r3, r3, #1
 8006eac:	b2db      	uxtb	r3, r3
 8006eae:	2b01      	cmp	r3, #1
 8006eb0:	d102      	bne.n	8006eb8 <HAL_RCC_OscConfig+0x3a0>
 8006eb2:	4b93      	ldr	r3, [pc, #588]	; (8007100 <HAL_RCC_OscConfig+0x5e8>)
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	e013      	b.n	8006ee0 <HAL_RCC_OscConfig+0x3c8>
 8006eb8:	2302      	movs	r3, #2
 8006eba:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ebe:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8006ec2:	fa93 f3a3 	rbit	r3, r3
 8006ec6:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8006eca:	2302      	movs	r3, #2
 8006ecc:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8006ed0:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8006ed4:	fa93 f3a3 	rbit	r3, r3
 8006ed8:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8006edc:	4b88      	ldr	r3, [pc, #544]	; (8007100 <HAL_RCC_OscConfig+0x5e8>)
 8006ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ee0:	2202      	movs	r2, #2
 8006ee2:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8006ee6:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8006eea:	fa92 f2a2 	rbit	r2, r2
 8006eee:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8006ef2:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8006ef6:	fab2 f282 	clz	r2, r2
 8006efa:	b2d2      	uxtb	r2, r2
 8006efc:	f042 0220 	orr.w	r2, r2, #32
 8006f00:	b2d2      	uxtb	r2, r2
 8006f02:	f002 021f 	and.w	r2, r2, #31
 8006f06:	2101      	movs	r1, #1
 8006f08:	fa01 f202 	lsl.w	r2, r1, r2
 8006f0c:	4013      	ands	r3, r2
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d00a      	beq.n	8006f28 <HAL_RCC_OscConfig+0x410>
 8006f12:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006f16:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	691b      	ldr	r3, [r3, #16]
 8006f1e:	2b01      	cmp	r3, #1
 8006f20:	d002      	beq.n	8006f28 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8006f22:	2301      	movs	r3, #1
 8006f24:	f000 be2e 	b.w	8007b84 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f28:	4b75      	ldr	r3, [pc, #468]	; (8007100 <HAL_RCC_OscConfig+0x5e8>)
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006f30:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006f34:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	695b      	ldr	r3, [r3, #20]
 8006f3c:	21f8      	movs	r1, #248	; 0xf8
 8006f3e:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f42:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8006f46:	fa91 f1a1 	rbit	r1, r1
 8006f4a:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8006f4e:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8006f52:	fab1 f181 	clz	r1, r1
 8006f56:	b2c9      	uxtb	r1, r1
 8006f58:	408b      	lsls	r3, r1
 8006f5a:	4969      	ldr	r1, [pc, #420]	; (8007100 <HAL_RCC_OscConfig+0x5e8>)
 8006f5c:	4313      	orrs	r3, r2
 8006f5e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006f60:	e0fd      	b.n	800715e <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006f62:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006f66:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	691b      	ldr	r3, [r3, #16]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	f000 8088 	beq.w	8007084 <HAL_RCC_OscConfig+0x56c>
 8006f74:	2301      	movs	r3, #1
 8006f76:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f7a:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8006f7e:	fa93 f3a3 	rbit	r3, r3
 8006f82:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8006f86:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006f8a:	fab3 f383 	clz	r3, r3
 8006f8e:	b2db      	uxtb	r3, r3
 8006f90:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8006f94:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006f98:	009b      	lsls	r3, r3, #2
 8006f9a:	461a      	mov	r2, r3
 8006f9c:	2301      	movs	r3, #1
 8006f9e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006fa0:	f7fd f9e6 	bl	8004370 <HAL_GetTick>
 8006fa4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006fa8:	e00a      	b.n	8006fc0 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006faa:	f7fd f9e1 	bl	8004370 <HAL_GetTick>
 8006fae:	4602      	mov	r2, r0
 8006fb0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8006fb4:	1ad3      	subs	r3, r2, r3
 8006fb6:	2b02      	cmp	r3, #2
 8006fb8:	d902      	bls.n	8006fc0 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8006fba:	2303      	movs	r3, #3
 8006fbc:	f000 bde2 	b.w	8007b84 <HAL_RCC_OscConfig+0x106c>
 8006fc0:	2302      	movs	r3, #2
 8006fc2:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006fc6:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8006fca:	fa93 f3a3 	rbit	r3, r3
 8006fce:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8006fd2:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006fd6:	fab3 f383 	clz	r3, r3
 8006fda:	b2db      	uxtb	r3, r3
 8006fdc:	095b      	lsrs	r3, r3, #5
 8006fde:	b2db      	uxtb	r3, r3
 8006fe0:	f043 0301 	orr.w	r3, r3, #1
 8006fe4:	b2db      	uxtb	r3, r3
 8006fe6:	2b01      	cmp	r3, #1
 8006fe8:	d102      	bne.n	8006ff0 <HAL_RCC_OscConfig+0x4d8>
 8006fea:	4b45      	ldr	r3, [pc, #276]	; (8007100 <HAL_RCC_OscConfig+0x5e8>)
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	e013      	b.n	8007018 <HAL_RCC_OscConfig+0x500>
 8006ff0:	2302      	movs	r3, #2
 8006ff2:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ff6:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8006ffa:	fa93 f3a3 	rbit	r3, r3
 8006ffe:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8007002:	2302      	movs	r3, #2
 8007004:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8007008:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800700c:	fa93 f3a3 	rbit	r3, r3
 8007010:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8007014:	4b3a      	ldr	r3, [pc, #232]	; (8007100 <HAL_RCC_OscConfig+0x5e8>)
 8007016:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007018:	2202      	movs	r2, #2
 800701a:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800701e:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8007022:	fa92 f2a2 	rbit	r2, r2
 8007026:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 800702a:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800702e:	fab2 f282 	clz	r2, r2
 8007032:	b2d2      	uxtb	r2, r2
 8007034:	f042 0220 	orr.w	r2, r2, #32
 8007038:	b2d2      	uxtb	r2, r2
 800703a:	f002 021f 	and.w	r2, r2, #31
 800703e:	2101      	movs	r1, #1
 8007040:	fa01 f202 	lsl.w	r2, r1, r2
 8007044:	4013      	ands	r3, r2
 8007046:	2b00      	cmp	r3, #0
 8007048:	d0af      	beq.n	8006faa <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800704a:	4b2d      	ldr	r3, [pc, #180]	; (8007100 <HAL_RCC_OscConfig+0x5e8>)
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007052:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007056:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	695b      	ldr	r3, [r3, #20]
 800705e:	21f8      	movs	r1, #248	; 0xf8
 8007060:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007064:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8007068:	fa91 f1a1 	rbit	r1, r1
 800706c:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8007070:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8007074:	fab1 f181 	clz	r1, r1
 8007078:	b2c9      	uxtb	r1, r1
 800707a:	408b      	lsls	r3, r1
 800707c:	4920      	ldr	r1, [pc, #128]	; (8007100 <HAL_RCC_OscConfig+0x5e8>)
 800707e:	4313      	orrs	r3, r2
 8007080:	600b      	str	r3, [r1, #0]
 8007082:	e06c      	b.n	800715e <HAL_RCC_OscConfig+0x646>
 8007084:	2301      	movs	r3, #1
 8007086:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800708a:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800708e:	fa93 f3a3 	rbit	r3, r3
 8007092:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8007096:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800709a:	fab3 f383 	clz	r3, r3
 800709e:	b2db      	uxtb	r3, r3
 80070a0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80070a4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80070a8:	009b      	lsls	r3, r3, #2
 80070aa:	461a      	mov	r2, r3
 80070ac:	2300      	movs	r3, #0
 80070ae:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80070b0:	f7fd f95e 	bl	8004370 <HAL_GetTick>
 80070b4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80070b8:	e00a      	b.n	80070d0 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80070ba:	f7fd f959 	bl	8004370 <HAL_GetTick>
 80070be:	4602      	mov	r2, r0
 80070c0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80070c4:	1ad3      	subs	r3, r2, r3
 80070c6:	2b02      	cmp	r3, #2
 80070c8:	d902      	bls.n	80070d0 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 80070ca:	2303      	movs	r3, #3
 80070cc:	f000 bd5a 	b.w	8007b84 <HAL_RCC_OscConfig+0x106c>
 80070d0:	2302      	movs	r3, #2
 80070d2:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80070d6:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80070da:	fa93 f3a3 	rbit	r3, r3
 80070de:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80070e2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80070e6:	fab3 f383 	clz	r3, r3
 80070ea:	b2db      	uxtb	r3, r3
 80070ec:	095b      	lsrs	r3, r3, #5
 80070ee:	b2db      	uxtb	r3, r3
 80070f0:	f043 0301 	orr.w	r3, r3, #1
 80070f4:	b2db      	uxtb	r3, r3
 80070f6:	2b01      	cmp	r3, #1
 80070f8:	d104      	bne.n	8007104 <HAL_RCC_OscConfig+0x5ec>
 80070fa:	4b01      	ldr	r3, [pc, #4]	; (8007100 <HAL_RCC_OscConfig+0x5e8>)
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	e015      	b.n	800712c <HAL_RCC_OscConfig+0x614>
 8007100:	40021000 	.word	0x40021000
 8007104:	2302      	movs	r3, #2
 8007106:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800710a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800710e:	fa93 f3a3 	rbit	r3, r3
 8007112:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8007116:	2302      	movs	r3, #2
 8007118:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800711c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8007120:	fa93 f3a3 	rbit	r3, r3
 8007124:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8007128:	4bc8      	ldr	r3, [pc, #800]	; (800744c <HAL_RCC_OscConfig+0x934>)
 800712a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800712c:	2202      	movs	r2, #2
 800712e:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8007132:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8007136:	fa92 f2a2 	rbit	r2, r2
 800713a:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 800713e:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8007142:	fab2 f282 	clz	r2, r2
 8007146:	b2d2      	uxtb	r2, r2
 8007148:	f042 0220 	orr.w	r2, r2, #32
 800714c:	b2d2      	uxtb	r2, r2
 800714e:	f002 021f 	and.w	r2, r2, #31
 8007152:	2101      	movs	r1, #1
 8007154:	fa01 f202 	lsl.w	r2, r1, r2
 8007158:	4013      	ands	r3, r2
 800715a:	2b00      	cmp	r3, #0
 800715c:	d1ad      	bne.n	80070ba <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800715e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007162:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	f003 0308 	and.w	r3, r3, #8
 800716e:	2b00      	cmp	r3, #0
 8007170:	f000 8110 	beq.w	8007394 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007174:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007178:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	699b      	ldr	r3, [r3, #24]
 8007180:	2b00      	cmp	r3, #0
 8007182:	d079      	beq.n	8007278 <HAL_RCC_OscConfig+0x760>
 8007184:	2301      	movs	r3, #1
 8007186:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800718a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800718e:	fa93 f3a3 	rbit	r3, r3
 8007192:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8007196:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800719a:	fab3 f383 	clz	r3, r3
 800719e:	b2db      	uxtb	r3, r3
 80071a0:	461a      	mov	r2, r3
 80071a2:	4bab      	ldr	r3, [pc, #684]	; (8007450 <HAL_RCC_OscConfig+0x938>)
 80071a4:	4413      	add	r3, r2
 80071a6:	009b      	lsls	r3, r3, #2
 80071a8:	461a      	mov	r2, r3
 80071aa:	2301      	movs	r3, #1
 80071ac:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80071ae:	f7fd f8df 	bl	8004370 <HAL_GetTick>
 80071b2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80071b6:	e00a      	b.n	80071ce <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80071b8:	f7fd f8da 	bl	8004370 <HAL_GetTick>
 80071bc:	4602      	mov	r2, r0
 80071be:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80071c2:	1ad3      	subs	r3, r2, r3
 80071c4:	2b02      	cmp	r3, #2
 80071c6:	d902      	bls.n	80071ce <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 80071c8:	2303      	movs	r3, #3
 80071ca:	f000 bcdb 	b.w	8007b84 <HAL_RCC_OscConfig+0x106c>
 80071ce:	2302      	movs	r3, #2
 80071d0:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80071d4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80071d8:	fa93 f3a3 	rbit	r3, r3
 80071dc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80071e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80071e4:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80071e8:	2202      	movs	r2, #2
 80071ea:	601a      	str	r2, [r3, #0]
 80071ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80071f0:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	fa93 f2a3 	rbit	r2, r3
 80071fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80071fe:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007202:	601a      	str	r2, [r3, #0]
 8007204:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007208:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800720c:	2202      	movs	r2, #2
 800720e:	601a      	str	r2, [r3, #0]
 8007210:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007214:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	fa93 f2a3 	rbit	r2, r3
 800721e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007222:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8007226:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007228:	4b88      	ldr	r3, [pc, #544]	; (800744c <HAL_RCC_OscConfig+0x934>)
 800722a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800722c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007230:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8007234:	2102      	movs	r1, #2
 8007236:	6019      	str	r1, [r3, #0]
 8007238:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800723c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	fa93 f1a3 	rbit	r1, r3
 8007246:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800724a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800724e:	6019      	str	r1, [r3, #0]
  return result;
 8007250:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007254:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	fab3 f383 	clz	r3, r3
 800725e:	b2db      	uxtb	r3, r3
 8007260:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8007264:	b2db      	uxtb	r3, r3
 8007266:	f003 031f 	and.w	r3, r3, #31
 800726a:	2101      	movs	r1, #1
 800726c:	fa01 f303 	lsl.w	r3, r1, r3
 8007270:	4013      	ands	r3, r2
 8007272:	2b00      	cmp	r3, #0
 8007274:	d0a0      	beq.n	80071b8 <HAL_RCC_OscConfig+0x6a0>
 8007276:	e08d      	b.n	8007394 <HAL_RCC_OscConfig+0x87c>
 8007278:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800727c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8007280:	2201      	movs	r2, #1
 8007282:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007284:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007288:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	fa93 f2a3 	rbit	r2, r3
 8007292:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007296:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800729a:	601a      	str	r2, [r3, #0]
  return result;
 800729c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80072a0:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80072a4:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80072a6:	fab3 f383 	clz	r3, r3
 80072aa:	b2db      	uxtb	r3, r3
 80072ac:	461a      	mov	r2, r3
 80072ae:	4b68      	ldr	r3, [pc, #416]	; (8007450 <HAL_RCC_OscConfig+0x938>)
 80072b0:	4413      	add	r3, r2
 80072b2:	009b      	lsls	r3, r3, #2
 80072b4:	461a      	mov	r2, r3
 80072b6:	2300      	movs	r3, #0
 80072b8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80072ba:	f7fd f859 	bl	8004370 <HAL_GetTick>
 80072be:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80072c2:	e00a      	b.n	80072da <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80072c4:	f7fd f854 	bl	8004370 <HAL_GetTick>
 80072c8:	4602      	mov	r2, r0
 80072ca:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80072ce:	1ad3      	subs	r3, r2, r3
 80072d0:	2b02      	cmp	r3, #2
 80072d2:	d902      	bls.n	80072da <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 80072d4:	2303      	movs	r3, #3
 80072d6:	f000 bc55 	b.w	8007b84 <HAL_RCC_OscConfig+0x106c>
 80072da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80072de:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80072e2:	2202      	movs	r2, #2
 80072e4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80072e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80072ea:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	fa93 f2a3 	rbit	r2, r3
 80072f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80072f8:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80072fc:	601a      	str	r2, [r3, #0]
 80072fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007302:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8007306:	2202      	movs	r2, #2
 8007308:	601a      	str	r2, [r3, #0]
 800730a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800730e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	fa93 f2a3 	rbit	r2, r3
 8007318:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800731c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007320:	601a      	str	r2, [r3, #0]
 8007322:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007326:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800732a:	2202      	movs	r2, #2
 800732c:	601a      	str	r2, [r3, #0]
 800732e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007332:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	fa93 f2a3 	rbit	r2, r3
 800733c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007340:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8007344:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007346:	4b41      	ldr	r3, [pc, #260]	; (800744c <HAL_RCC_OscConfig+0x934>)
 8007348:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800734a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800734e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8007352:	2102      	movs	r1, #2
 8007354:	6019      	str	r1, [r3, #0]
 8007356:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800735a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	fa93 f1a3 	rbit	r1, r3
 8007364:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007368:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800736c:	6019      	str	r1, [r3, #0]
  return result;
 800736e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007372:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	fab3 f383 	clz	r3, r3
 800737c:	b2db      	uxtb	r3, r3
 800737e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8007382:	b2db      	uxtb	r3, r3
 8007384:	f003 031f 	and.w	r3, r3, #31
 8007388:	2101      	movs	r1, #1
 800738a:	fa01 f303 	lsl.w	r3, r1, r3
 800738e:	4013      	ands	r3, r2
 8007390:	2b00      	cmp	r3, #0
 8007392:	d197      	bne.n	80072c4 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007394:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007398:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f003 0304 	and.w	r3, r3, #4
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	f000 81a1 	beq.w	80076ec <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80073aa:	2300      	movs	r3, #0
 80073ac:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80073b0:	4b26      	ldr	r3, [pc, #152]	; (800744c <HAL_RCC_OscConfig+0x934>)
 80073b2:	69db      	ldr	r3, [r3, #28]
 80073b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d116      	bne.n	80073ea <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80073bc:	4b23      	ldr	r3, [pc, #140]	; (800744c <HAL_RCC_OscConfig+0x934>)
 80073be:	69db      	ldr	r3, [r3, #28]
 80073c0:	4a22      	ldr	r2, [pc, #136]	; (800744c <HAL_RCC_OscConfig+0x934>)
 80073c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80073c6:	61d3      	str	r3, [r2, #28]
 80073c8:	4b20      	ldr	r3, [pc, #128]	; (800744c <HAL_RCC_OscConfig+0x934>)
 80073ca:	69db      	ldr	r3, [r3, #28]
 80073cc:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80073d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80073d4:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80073d8:	601a      	str	r2, [r3, #0]
 80073da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80073de:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80073e2:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80073e4:	2301      	movs	r3, #1
 80073e6:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80073ea:	4b1a      	ldr	r3, [pc, #104]	; (8007454 <HAL_RCC_OscConfig+0x93c>)
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d11a      	bne.n	800742c <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80073f6:	4b17      	ldr	r3, [pc, #92]	; (8007454 <HAL_RCC_OscConfig+0x93c>)
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	4a16      	ldr	r2, [pc, #88]	; (8007454 <HAL_RCC_OscConfig+0x93c>)
 80073fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007400:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007402:	f7fc ffb5 	bl	8004370 <HAL_GetTick>
 8007406:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800740a:	e009      	b.n	8007420 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800740c:	f7fc ffb0 	bl	8004370 <HAL_GetTick>
 8007410:	4602      	mov	r2, r0
 8007412:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8007416:	1ad3      	subs	r3, r2, r3
 8007418:	2b64      	cmp	r3, #100	; 0x64
 800741a:	d901      	bls.n	8007420 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 800741c:	2303      	movs	r3, #3
 800741e:	e3b1      	b.n	8007b84 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007420:	4b0c      	ldr	r3, [pc, #48]	; (8007454 <HAL_RCC_OscConfig+0x93c>)
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007428:	2b00      	cmp	r3, #0
 800742a:	d0ef      	beq.n	800740c <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800742c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007430:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	68db      	ldr	r3, [r3, #12]
 8007438:	2b01      	cmp	r3, #1
 800743a:	d10d      	bne.n	8007458 <HAL_RCC_OscConfig+0x940>
 800743c:	4b03      	ldr	r3, [pc, #12]	; (800744c <HAL_RCC_OscConfig+0x934>)
 800743e:	6a1b      	ldr	r3, [r3, #32]
 8007440:	4a02      	ldr	r2, [pc, #8]	; (800744c <HAL_RCC_OscConfig+0x934>)
 8007442:	f043 0301 	orr.w	r3, r3, #1
 8007446:	6213      	str	r3, [r2, #32]
 8007448:	e03c      	b.n	80074c4 <HAL_RCC_OscConfig+0x9ac>
 800744a:	bf00      	nop
 800744c:	40021000 	.word	0x40021000
 8007450:	10908120 	.word	0x10908120
 8007454:	40007000 	.word	0x40007000
 8007458:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800745c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	68db      	ldr	r3, [r3, #12]
 8007464:	2b00      	cmp	r3, #0
 8007466:	d10c      	bne.n	8007482 <HAL_RCC_OscConfig+0x96a>
 8007468:	4bc1      	ldr	r3, [pc, #772]	; (8007770 <HAL_RCC_OscConfig+0xc58>)
 800746a:	6a1b      	ldr	r3, [r3, #32]
 800746c:	4ac0      	ldr	r2, [pc, #768]	; (8007770 <HAL_RCC_OscConfig+0xc58>)
 800746e:	f023 0301 	bic.w	r3, r3, #1
 8007472:	6213      	str	r3, [r2, #32]
 8007474:	4bbe      	ldr	r3, [pc, #760]	; (8007770 <HAL_RCC_OscConfig+0xc58>)
 8007476:	6a1b      	ldr	r3, [r3, #32]
 8007478:	4abd      	ldr	r2, [pc, #756]	; (8007770 <HAL_RCC_OscConfig+0xc58>)
 800747a:	f023 0304 	bic.w	r3, r3, #4
 800747e:	6213      	str	r3, [r2, #32]
 8007480:	e020      	b.n	80074c4 <HAL_RCC_OscConfig+0x9ac>
 8007482:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007486:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	68db      	ldr	r3, [r3, #12]
 800748e:	2b05      	cmp	r3, #5
 8007490:	d10c      	bne.n	80074ac <HAL_RCC_OscConfig+0x994>
 8007492:	4bb7      	ldr	r3, [pc, #732]	; (8007770 <HAL_RCC_OscConfig+0xc58>)
 8007494:	6a1b      	ldr	r3, [r3, #32]
 8007496:	4ab6      	ldr	r2, [pc, #728]	; (8007770 <HAL_RCC_OscConfig+0xc58>)
 8007498:	f043 0304 	orr.w	r3, r3, #4
 800749c:	6213      	str	r3, [r2, #32]
 800749e:	4bb4      	ldr	r3, [pc, #720]	; (8007770 <HAL_RCC_OscConfig+0xc58>)
 80074a0:	6a1b      	ldr	r3, [r3, #32]
 80074a2:	4ab3      	ldr	r2, [pc, #716]	; (8007770 <HAL_RCC_OscConfig+0xc58>)
 80074a4:	f043 0301 	orr.w	r3, r3, #1
 80074a8:	6213      	str	r3, [r2, #32]
 80074aa:	e00b      	b.n	80074c4 <HAL_RCC_OscConfig+0x9ac>
 80074ac:	4bb0      	ldr	r3, [pc, #704]	; (8007770 <HAL_RCC_OscConfig+0xc58>)
 80074ae:	6a1b      	ldr	r3, [r3, #32]
 80074b0:	4aaf      	ldr	r2, [pc, #700]	; (8007770 <HAL_RCC_OscConfig+0xc58>)
 80074b2:	f023 0301 	bic.w	r3, r3, #1
 80074b6:	6213      	str	r3, [r2, #32]
 80074b8:	4bad      	ldr	r3, [pc, #692]	; (8007770 <HAL_RCC_OscConfig+0xc58>)
 80074ba:	6a1b      	ldr	r3, [r3, #32]
 80074bc:	4aac      	ldr	r2, [pc, #688]	; (8007770 <HAL_RCC_OscConfig+0xc58>)
 80074be:	f023 0304 	bic.w	r3, r3, #4
 80074c2:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80074c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80074c8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	68db      	ldr	r3, [r3, #12]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	f000 8081 	beq.w	80075d8 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80074d6:	f7fc ff4b 	bl	8004370 <HAL_GetTick>
 80074da:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80074de:	e00b      	b.n	80074f8 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80074e0:	f7fc ff46 	bl	8004370 <HAL_GetTick>
 80074e4:	4602      	mov	r2, r0
 80074e6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80074ea:	1ad3      	subs	r3, r2, r3
 80074ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80074f0:	4293      	cmp	r3, r2
 80074f2:	d901      	bls.n	80074f8 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 80074f4:	2303      	movs	r3, #3
 80074f6:	e345      	b.n	8007b84 <HAL_RCC_OscConfig+0x106c>
 80074f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80074fc:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8007500:	2202      	movs	r2, #2
 8007502:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007504:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007508:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	fa93 f2a3 	rbit	r2, r3
 8007512:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007516:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800751a:	601a      	str	r2, [r3, #0]
 800751c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007520:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8007524:	2202      	movs	r2, #2
 8007526:	601a      	str	r2, [r3, #0]
 8007528:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800752c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	fa93 f2a3 	rbit	r2, r3
 8007536:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800753a:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800753e:	601a      	str	r2, [r3, #0]
  return result;
 8007540:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007544:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8007548:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800754a:	fab3 f383 	clz	r3, r3
 800754e:	b2db      	uxtb	r3, r3
 8007550:	095b      	lsrs	r3, r3, #5
 8007552:	b2db      	uxtb	r3, r3
 8007554:	f043 0302 	orr.w	r3, r3, #2
 8007558:	b2db      	uxtb	r3, r3
 800755a:	2b02      	cmp	r3, #2
 800755c:	d102      	bne.n	8007564 <HAL_RCC_OscConfig+0xa4c>
 800755e:	4b84      	ldr	r3, [pc, #528]	; (8007770 <HAL_RCC_OscConfig+0xc58>)
 8007560:	6a1b      	ldr	r3, [r3, #32]
 8007562:	e013      	b.n	800758c <HAL_RCC_OscConfig+0xa74>
 8007564:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007568:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800756c:	2202      	movs	r2, #2
 800756e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007570:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007574:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	fa93 f2a3 	rbit	r2, r3
 800757e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007582:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8007586:	601a      	str	r2, [r3, #0]
 8007588:	4b79      	ldr	r3, [pc, #484]	; (8007770 <HAL_RCC_OscConfig+0xc58>)
 800758a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800758c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007590:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8007594:	2102      	movs	r1, #2
 8007596:	6011      	str	r1, [r2, #0]
 8007598:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800759c:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80075a0:	6812      	ldr	r2, [r2, #0]
 80075a2:	fa92 f1a2 	rbit	r1, r2
 80075a6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80075aa:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80075ae:	6011      	str	r1, [r2, #0]
  return result;
 80075b0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80075b4:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80075b8:	6812      	ldr	r2, [r2, #0]
 80075ba:	fab2 f282 	clz	r2, r2
 80075be:	b2d2      	uxtb	r2, r2
 80075c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80075c4:	b2d2      	uxtb	r2, r2
 80075c6:	f002 021f 	and.w	r2, r2, #31
 80075ca:	2101      	movs	r1, #1
 80075cc:	fa01 f202 	lsl.w	r2, r1, r2
 80075d0:	4013      	ands	r3, r2
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d084      	beq.n	80074e0 <HAL_RCC_OscConfig+0x9c8>
 80075d6:	e07f      	b.n	80076d8 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80075d8:	f7fc feca 	bl	8004370 <HAL_GetTick>
 80075dc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80075e0:	e00b      	b.n	80075fa <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80075e2:	f7fc fec5 	bl	8004370 <HAL_GetTick>
 80075e6:	4602      	mov	r2, r0
 80075e8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80075ec:	1ad3      	subs	r3, r2, r3
 80075ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80075f2:	4293      	cmp	r3, r2
 80075f4:	d901      	bls.n	80075fa <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 80075f6:	2303      	movs	r3, #3
 80075f8:	e2c4      	b.n	8007b84 <HAL_RCC_OscConfig+0x106c>
 80075fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80075fe:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8007602:	2202      	movs	r2, #2
 8007604:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007606:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800760a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	fa93 f2a3 	rbit	r2, r3
 8007614:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007618:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 800761c:	601a      	str	r2, [r3, #0]
 800761e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007622:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8007626:	2202      	movs	r2, #2
 8007628:	601a      	str	r2, [r3, #0]
 800762a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800762e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	fa93 f2a3 	rbit	r2, r3
 8007638:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800763c:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8007640:	601a      	str	r2, [r3, #0]
  return result;
 8007642:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007646:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800764a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800764c:	fab3 f383 	clz	r3, r3
 8007650:	b2db      	uxtb	r3, r3
 8007652:	095b      	lsrs	r3, r3, #5
 8007654:	b2db      	uxtb	r3, r3
 8007656:	f043 0302 	orr.w	r3, r3, #2
 800765a:	b2db      	uxtb	r3, r3
 800765c:	2b02      	cmp	r3, #2
 800765e:	d102      	bne.n	8007666 <HAL_RCC_OscConfig+0xb4e>
 8007660:	4b43      	ldr	r3, [pc, #268]	; (8007770 <HAL_RCC_OscConfig+0xc58>)
 8007662:	6a1b      	ldr	r3, [r3, #32]
 8007664:	e013      	b.n	800768e <HAL_RCC_OscConfig+0xb76>
 8007666:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800766a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800766e:	2202      	movs	r2, #2
 8007670:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007672:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007676:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	fa93 f2a3 	rbit	r2, r3
 8007680:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007684:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8007688:	601a      	str	r2, [r3, #0]
 800768a:	4b39      	ldr	r3, [pc, #228]	; (8007770 <HAL_RCC_OscConfig+0xc58>)
 800768c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800768e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007692:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8007696:	2102      	movs	r1, #2
 8007698:	6011      	str	r1, [r2, #0]
 800769a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800769e:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80076a2:	6812      	ldr	r2, [r2, #0]
 80076a4:	fa92 f1a2 	rbit	r1, r2
 80076a8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80076ac:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80076b0:	6011      	str	r1, [r2, #0]
  return result;
 80076b2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80076b6:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80076ba:	6812      	ldr	r2, [r2, #0]
 80076bc:	fab2 f282 	clz	r2, r2
 80076c0:	b2d2      	uxtb	r2, r2
 80076c2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80076c6:	b2d2      	uxtb	r2, r2
 80076c8:	f002 021f 	and.w	r2, r2, #31
 80076cc:	2101      	movs	r1, #1
 80076ce:	fa01 f202 	lsl.w	r2, r1, r2
 80076d2:	4013      	ands	r3, r2
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d184      	bne.n	80075e2 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80076d8:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80076dc:	2b01      	cmp	r3, #1
 80076de:	d105      	bne.n	80076ec <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80076e0:	4b23      	ldr	r3, [pc, #140]	; (8007770 <HAL_RCC_OscConfig+0xc58>)
 80076e2:	69db      	ldr	r3, [r3, #28]
 80076e4:	4a22      	ldr	r2, [pc, #136]	; (8007770 <HAL_RCC_OscConfig+0xc58>)
 80076e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80076ea:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80076ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80076f0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	69db      	ldr	r3, [r3, #28]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	f000 8242 	beq.w	8007b82 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80076fe:	4b1c      	ldr	r3, [pc, #112]	; (8007770 <HAL_RCC_OscConfig+0xc58>)
 8007700:	685b      	ldr	r3, [r3, #4]
 8007702:	f003 030c 	and.w	r3, r3, #12
 8007706:	2b08      	cmp	r3, #8
 8007708:	f000 8213 	beq.w	8007b32 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800770c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007710:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	69db      	ldr	r3, [r3, #28]
 8007718:	2b02      	cmp	r3, #2
 800771a:	f040 8162 	bne.w	80079e2 <HAL_RCC_OscConfig+0xeca>
 800771e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007722:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8007726:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800772a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800772c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007730:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	fa93 f2a3 	rbit	r2, r3
 800773a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800773e:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8007742:	601a      	str	r2, [r3, #0]
  return result;
 8007744:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007748:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800774c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800774e:	fab3 f383 	clz	r3, r3
 8007752:	b2db      	uxtb	r3, r3
 8007754:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8007758:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800775c:	009b      	lsls	r3, r3, #2
 800775e:	461a      	mov	r2, r3
 8007760:	2300      	movs	r3, #0
 8007762:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007764:	f7fc fe04 	bl	8004370 <HAL_GetTick>
 8007768:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800776c:	e00c      	b.n	8007788 <HAL_RCC_OscConfig+0xc70>
 800776e:	bf00      	nop
 8007770:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007774:	f7fc fdfc 	bl	8004370 <HAL_GetTick>
 8007778:	4602      	mov	r2, r0
 800777a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800777e:	1ad3      	subs	r3, r2, r3
 8007780:	2b02      	cmp	r3, #2
 8007782:	d901      	bls.n	8007788 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8007784:	2303      	movs	r3, #3
 8007786:	e1fd      	b.n	8007b84 <HAL_RCC_OscConfig+0x106c>
 8007788:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800778c:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8007790:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007794:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007796:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800779a:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	fa93 f2a3 	rbit	r2, r3
 80077a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80077a8:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80077ac:	601a      	str	r2, [r3, #0]
  return result;
 80077ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80077b2:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80077b6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80077b8:	fab3 f383 	clz	r3, r3
 80077bc:	b2db      	uxtb	r3, r3
 80077be:	095b      	lsrs	r3, r3, #5
 80077c0:	b2db      	uxtb	r3, r3
 80077c2:	f043 0301 	orr.w	r3, r3, #1
 80077c6:	b2db      	uxtb	r3, r3
 80077c8:	2b01      	cmp	r3, #1
 80077ca:	d102      	bne.n	80077d2 <HAL_RCC_OscConfig+0xcba>
 80077cc:	4bb0      	ldr	r3, [pc, #704]	; (8007a90 <HAL_RCC_OscConfig+0xf78>)
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	e027      	b.n	8007822 <HAL_RCC_OscConfig+0xd0a>
 80077d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80077d6:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80077da:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80077de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80077e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80077e4:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	fa93 f2a3 	rbit	r2, r3
 80077ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80077f2:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80077f6:	601a      	str	r2, [r3, #0]
 80077f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80077fc:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8007800:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007804:	601a      	str	r2, [r3, #0]
 8007806:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800780a:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	fa93 f2a3 	rbit	r2, r3
 8007814:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007818:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800781c:	601a      	str	r2, [r3, #0]
 800781e:	4b9c      	ldr	r3, [pc, #624]	; (8007a90 <HAL_RCC_OscConfig+0xf78>)
 8007820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007822:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007826:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 800782a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800782e:	6011      	str	r1, [r2, #0]
 8007830:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007834:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8007838:	6812      	ldr	r2, [r2, #0]
 800783a:	fa92 f1a2 	rbit	r1, r2
 800783e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007842:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8007846:	6011      	str	r1, [r2, #0]
  return result;
 8007848:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800784c:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8007850:	6812      	ldr	r2, [r2, #0]
 8007852:	fab2 f282 	clz	r2, r2
 8007856:	b2d2      	uxtb	r2, r2
 8007858:	f042 0220 	orr.w	r2, r2, #32
 800785c:	b2d2      	uxtb	r2, r2
 800785e:	f002 021f 	and.w	r2, r2, #31
 8007862:	2101      	movs	r1, #1
 8007864:	fa01 f202 	lsl.w	r2, r1, r2
 8007868:	4013      	ands	r3, r2
 800786a:	2b00      	cmp	r3, #0
 800786c:	d182      	bne.n	8007774 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800786e:	4b88      	ldr	r3, [pc, #544]	; (8007a90 <HAL_RCC_OscConfig+0xf78>)
 8007870:	685b      	ldr	r3, [r3, #4]
 8007872:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8007876:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800787a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8007882:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007886:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	6a1b      	ldr	r3, [r3, #32]
 800788e:	430b      	orrs	r3, r1
 8007890:	497f      	ldr	r1, [pc, #508]	; (8007a90 <HAL_RCC_OscConfig+0xf78>)
 8007892:	4313      	orrs	r3, r2
 8007894:	604b      	str	r3, [r1, #4]
 8007896:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800789a:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800789e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80078a2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80078a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80078a8:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	fa93 f2a3 	rbit	r2, r3
 80078b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80078b6:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80078ba:	601a      	str	r2, [r3, #0]
  return result;
 80078bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80078c0:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80078c4:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80078c6:	fab3 f383 	clz	r3, r3
 80078ca:	b2db      	uxtb	r3, r3
 80078cc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80078d0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80078d4:	009b      	lsls	r3, r3, #2
 80078d6:	461a      	mov	r2, r3
 80078d8:	2301      	movs	r3, #1
 80078da:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80078dc:	f7fc fd48 	bl	8004370 <HAL_GetTick>
 80078e0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80078e4:	e009      	b.n	80078fa <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80078e6:	f7fc fd43 	bl	8004370 <HAL_GetTick>
 80078ea:	4602      	mov	r2, r0
 80078ec:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80078f0:	1ad3      	subs	r3, r2, r3
 80078f2:	2b02      	cmp	r3, #2
 80078f4:	d901      	bls.n	80078fa <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 80078f6:	2303      	movs	r3, #3
 80078f8:	e144      	b.n	8007b84 <HAL_RCC_OscConfig+0x106c>
 80078fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80078fe:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8007902:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007906:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007908:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800790c:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	fa93 f2a3 	rbit	r2, r3
 8007916:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800791a:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800791e:	601a      	str	r2, [r3, #0]
  return result;
 8007920:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007924:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8007928:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800792a:	fab3 f383 	clz	r3, r3
 800792e:	b2db      	uxtb	r3, r3
 8007930:	095b      	lsrs	r3, r3, #5
 8007932:	b2db      	uxtb	r3, r3
 8007934:	f043 0301 	orr.w	r3, r3, #1
 8007938:	b2db      	uxtb	r3, r3
 800793a:	2b01      	cmp	r3, #1
 800793c:	d102      	bne.n	8007944 <HAL_RCC_OscConfig+0xe2c>
 800793e:	4b54      	ldr	r3, [pc, #336]	; (8007a90 <HAL_RCC_OscConfig+0xf78>)
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	e027      	b.n	8007994 <HAL_RCC_OscConfig+0xe7c>
 8007944:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007948:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800794c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007950:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007952:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007956:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	fa93 f2a3 	rbit	r2, r3
 8007960:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007964:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8007968:	601a      	str	r2, [r3, #0]
 800796a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800796e:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8007972:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007976:	601a      	str	r2, [r3, #0]
 8007978:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800797c:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	fa93 f2a3 	rbit	r2, r3
 8007986:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800798a:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 800798e:	601a      	str	r2, [r3, #0]
 8007990:	4b3f      	ldr	r3, [pc, #252]	; (8007a90 <HAL_RCC_OscConfig+0xf78>)
 8007992:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007994:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007998:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 800799c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80079a0:	6011      	str	r1, [r2, #0]
 80079a2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80079a6:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80079aa:	6812      	ldr	r2, [r2, #0]
 80079ac:	fa92 f1a2 	rbit	r1, r2
 80079b0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80079b4:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80079b8:	6011      	str	r1, [r2, #0]
  return result;
 80079ba:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80079be:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80079c2:	6812      	ldr	r2, [r2, #0]
 80079c4:	fab2 f282 	clz	r2, r2
 80079c8:	b2d2      	uxtb	r2, r2
 80079ca:	f042 0220 	orr.w	r2, r2, #32
 80079ce:	b2d2      	uxtb	r2, r2
 80079d0:	f002 021f 	and.w	r2, r2, #31
 80079d4:	2101      	movs	r1, #1
 80079d6:	fa01 f202 	lsl.w	r2, r1, r2
 80079da:	4013      	ands	r3, r2
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d082      	beq.n	80078e6 <HAL_RCC_OscConfig+0xdce>
 80079e0:	e0cf      	b.n	8007b82 <HAL_RCC_OscConfig+0x106a>
 80079e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80079e6:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80079ea:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80079ee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80079f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80079f4:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	fa93 f2a3 	rbit	r2, r3
 80079fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007a02:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8007a06:	601a      	str	r2, [r3, #0]
  return result;
 8007a08:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007a0c:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8007a10:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007a12:	fab3 f383 	clz	r3, r3
 8007a16:	b2db      	uxtb	r3, r3
 8007a18:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8007a1c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8007a20:	009b      	lsls	r3, r3, #2
 8007a22:	461a      	mov	r2, r3
 8007a24:	2300      	movs	r3, #0
 8007a26:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a28:	f7fc fca2 	bl	8004370 <HAL_GetTick>
 8007a2c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007a30:	e009      	b.n	8007a46 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007a32:	f7fc fc9d 	bl	8004370 <HAL_GetTick>
 8007a36:	4602      	mov	r2, r0
 8007a38:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8007a3c:	1ad3      	subs	r3, r2, r3
 8007a3e:	2b02      	cmp	r3, #2
 8007a40:	d901      	bls.n	8007a46 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8007a42:	2303      	movs	r3, #3
 8007a44:	e09e      	b.n	8007b84 <HAL_RCC_OscConfig+0x106c>
 8007a46:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007a4a:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8007a4e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007a52:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007a54:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007a58:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	fa93 f2a3 	rbit	r2, r3
 8007a62:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007a66:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8007a6a:	601a      	str	r2, [r3, #0]
  return result;
 8007a6c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007a70:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8007a74:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007a76:	fab3 f383 	clz	r3, r3
 8007a7a:	b2db      	uxtb	r3, r3
 8007a7c:	095b      	lsrs	r3, r3, #5
 8007a7e:	b2db      	uxtb	r3, r3
 8007a80:	f043 0301 	orr.w	r3, r3, #1
 8007a84:	b2db      	uxtb	r3, r3
 8007a86:	2b01      	cmp	r3, #1
 8007a88:	d104      	bne.n	8007a94 <HAL_RCC_OscConfig+0xf7c>
 8007a8a:	4b01      	ldr	r3, [pc, #4]	; (8007a90 <HAL_RCC_OscConfig+0xf78>)
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	e029      	b.n	8007ae4 <HAL_RCC_OscConfig+0xfcc>
 8007a90:	40021000 	.word	0x40021000
 8007a94:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007a98:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8007a9c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007aa0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007aa2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007aa6:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	fa93 f2a3 	rbit	r2, r3
 8007ab0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007ab4:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8007ab8:	601a      	str	r2, [r3, #0]
 8007aba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007abe:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8007ac2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007ac6:	601a      	str	r2, [r3, #0]
 8007ac8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007acc:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	fa93 f2a3 	rbit	r2, r3
 8007ad6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007ada:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8007ade:	601a      	str	r2, [r3, #0]
 8007ae0:	4b2b      	ldr	r3, [pc, #172]	; (8007b90 <HAL_RCC_OscConfig+0x1078>)
 8007ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ae4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007ae8:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8007aec:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8007af0:	6011      	str	r1, [r2, #0]
 8007af2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007af6:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8007afa:	6812      	ldr	r2, [r2, #0]
 8007afc:	fa92 f1a2 	rbit	r1, r2
 8007b00:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007b04:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8007b08:	6011      	str	r1, [r2, #0]
  return result;
 8007b0a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007b0e:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8007b12:	6812      	ldr	r2, [r2, #0]
 8007b14:	fab2 f282 	clz	r2, r2
 8007b18:	b2d2      	uxtb	r2, r2
 8007b1a:	f042 0220 	orr.w	r2, r2, #32
 8007b1e:	b2d2      	uxtb	r2, r2
 8007b20:	f002 021f 	and.w	r2, r2, #31
 8007b24:	2101      	movs	r1, #1
 8007b26:	fa01 f202 	lsl.w	r2, r1, r2
 8007b2a:	4013      	ands	r3, r2
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d180      	bne.n	8007a32 <HAL_RCC_OscConfig+0xf1a>
 8007b30:	e027      	b.n	8007b82 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007b32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007b36:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	69db      	ldr	r3, [r3, #28]
 8007b3e:	2b01      	cmp	r3, #1
 8007b40:	d101      	bne.n	8007b46 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8007b42:	2301      	movs	r3, #1
 8007b44:	e01e      	b.n	8007b84 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007b46:	4b12      	ldr	r3, [pc, #72]	; (8007b90 <HAL_RCC_OscConfig+0x1078>)
 8007b48:	685b      	ldr	r3, [r3, #4]
 8007b4a:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8007b4e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8007b52:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8007b56:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007b5a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	6a1b      	ldr	r3, [r3, #32]
 8007b62:	429a      	cmp	r2, r3
 8007b64:	d10b      	bne.n	8007b7e <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8007b66:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8007b6a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8007b6e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007b72:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8007b7a:	429a      	cmp	r2, r3
 8007b7c:	d001      	beq.n	8007b82 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8007b7e:	2301      	movs	r3, #1
 8007b80:	e000      	b.n	8007b84 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8007b82:	2300      	movs	r3, #0
}
 8007b84:	4618      	mov	r0, r3
 8007b86:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8007b8a:	46bd      	mov	sp, r7
 8007b8c:	bd80      	pop	{r7, pc}
 8007b8e:	bf00      	nop
 8007b90:	40021000 	.word	0x40021000

08007b94 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007b94:	b580      	push	{r7, lr}
 8007b96:	b09e      	sub	sp, #120	; 0x78
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	6078      	str	r0, [r7, #4]
 8007b9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8007b9e:	2300      	movs	r3, #0
 8007ba0:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d101      	bne.n	8007bac <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007ba8:	2301      	movs	r3, #1
 8007baa:	e162      	b.n	8007e72 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007bac:	4b90      	ldr	r3, [pc, #576]	; (8007df0 <HAL_RCC_ClockConfig+0x25c>)
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	f003 0307 	and.w	r3, r3, #7
 8007bb4:	683a      	ldr	r2, [r7, #0]
 8007bb6:	429a      	cmp	r2, r3
 8007bb8:	d910      	bls.n	8007bdc <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007bba:	4b8d      	ldr	r3, [pc, #564]	; (8007df0 <HAL_RCC_ClockConfig+0x25c>)
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f023 0207 	bic.w	r2, r3, #7
 8007bc2:	498b      	ldr	r1, [pc, #556]	; (8007df0 <HAL_RCC_ClockConfig+0x25c>)
 8007bc4:	683b      	ldr	r3, [r7, #0]
 8007bc6:	4313      	orrs	r3, r2
 8007bc8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007bca:	4b89      	ldr	r3, [pc, #548]	; (8007df0 <HAL_RCC_ClockConfig+0x25c>)
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	f003 0307 	and.w	r3, r3, #7
 8007bd2:	683a      	ldr	r2, [r7, #0]
 8007bd4:	429a      	cmp	r2, r3
 8007bd6:	d001      	beq.n	8007bdc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007bd8:	2301      	movs	r3, #1
 8007bda:	e14a      	b.n	8007e72 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	f003 0302 	and.w	r3, r3, #2
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d008      	beq.n	8007bfa <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007be8:	4b82      	ldr	r3, [pc, #520]	; (8007df4 <HAL_RCC_ClockConfig+0x260>)
 8007bea:	685b      	ldr	r3, [r3, #4]
 8007bec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	689b      	ldr	r3, [r3, #8]
 8007bf4:	497f      	ldr	r1, [pc, #508]	; (8007df4 <HAL_RCC_ClockConfig+0x260>)
 8007bf6:	4313      	orrs	r3, r2
 8007bf8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	f003 0301 	and.w	r3, r3, #1
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	f000 80dc 	beq.w	8007dc0 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	685b      	ldr	r3, [r3, #4]
 8007c0c:	2b01      	cmp	r3, #1
 8007c0e:	d13c      	bne.n	8007c8a <HAL_RCC_ClockConfig+0xf6>
 8007c10:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007c14:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007c16:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007c18:	fa93 f3a3 	rbit	r3, r3
 8007c1c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8007c1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007c20:	fab3 f383 	clz	r3, r3
 8007c24:	b2db      	uxtb	r3, r3
 8007c26:	095b      	lsrs	r3, r3, #5
 8007c28:	b2db      	uxtb	r3, r3
 8007c2a:	f043 0301 	orr.w	r3, r3, #1
 8007c2e:	b2db      	uxtb	r3, r3
 8007c30:	2b01      	cmp	r3, #1
 8007c32:	d102      	bne.n	8007c3a <HAL_RCC_ClockConfig+0xa6>
 8007c34:	4b6f      	ldr	r3, [pc, #444]	; (8007df4 <HAL_RCC_ClockConfig+0x260>)
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	e00f      	b.n	8007c5a <HAL_RCC_ClockConfig+0xc6>
 8007c3a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007c3e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007c40:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007c42:	fa93 f3a3 	rbit	r3, r3
 8007c46:	667b      	str	r3, [r7, #100]	; 0x64
 8007c48:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007c4c:	663b      	str	r3, [r7, #96]	; 0x60
 8007c4e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007c50:	fa93 f3a3 	rbit	r3, r3
 8007c54:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007c56:	4b67      	ldr	r3, [pc, #412]	; (8007df4 <HAL_RCC_ClockConfig+0x260>)
 8007c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c5a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8007c5e:	65ba      	str	r2, [r7, #88]	; 0x58
 8007c60:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007c62:	fa92 f2a2 	rbit	r2, r2
 8007c66:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8007c68:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007c6a:	fab2 f282 	clz	r2, r2
 8007c6e:	b2d2      	uxtb	r2, r2
 8007c70:	f042 0220 	orr.w	r2, r2, #32
 8007c74:	b2d2      	uxtb	r2, r2
 8007c76:	f002 021f 	and.w	r2, r2, #31
 8007c7a:	2101      	movs	r1, #1
 8007c7c:	fa01 f202 	lsl.w	r2, r1, r2
 8007c80:	4013      	ands	r3, r2
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d17b      	bne.n	8007d7e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8007c86:	2301      	movs	r3, #1
 8007c88:	e0f3      	b.n	8007e72 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	685b      	ldr	r3, [r3, #4]
 8007c8e:	2b02      	cmp	r3, #2
 8007c90:	d13c      	bne.n	8007d0c <HAL_RCC_ClockConfig+0x178>
 8007c92:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007c96:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007c98:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007c9a:	fa93 f3a3 	rbit	r3, r3
 8007c9e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8007ca0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007ca2:	fab3 f383 	clz	r3, r3
 8007ca6:	b2db      	uxtb	r3, r3
 8007ca8:	095b      	lsrs	r3, r3, #5
 8007caa:	b2db      	uxtb	r3, r3
 8007cac:	f043 0301 	orr.w	r3, r3, #1
 8007cb0:	b2db      	uxtb	r3, r3
 8007cb2:	2b01      	cmp	r3, #1
 8007cb4:	d102      	bne.n	8007cbc <HAL_RCC_ClockConfig+0x128>
 8007cb6:	4b4f      	ldr	r3, [pc, #316]	; (8007df4 <HAL_RCC_ClockConfig+0x260>)
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	e00f      	b.n	8007cdc <HAL_RCC_ClockConfig+0x148>
 8007cbc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007cc0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007cc2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007cc4:	fa93 f3a3 	rbit	r3, r3
 8007cc8:	647b      	str	r3, [r7, #68]	; 0x44
 8007cca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007cce:	643b      	str	r3, [r7, #64]	; 0x40
 8007cd0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007cd2:	fa93 f3a3 	rbit	r3, r3
 8007cd6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007cd8:	4b46      	ldr	r3, [pc, #280]	; (8007df4 <HAL_RCC_ClockConfig+0x260>)
 8007cda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cdc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007ce0:	63ba      	str	r2, [r7, #56]	; 0x38
 8007ce2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007ce4:	fa92 f2a2 	rbit	r2, r2
 8007ce8:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8007cea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007cec:	fab2 f282 	clz	r2, r2
 8007cf0:	b2d2      	uxtb	r2, r2
 8007cf2:	f042 0220 	orr.w	r2, r2, #32
 8007cf6:	b2d2      	uxtb	r2, r2
 8007cf8:	f002 021f 	and.w	r2, r2, #31
 8007cfc:	2101      	movs	r1, #1
 8007cfe:	fa01 f202 	lsl.w	r2, r1, r2
 8007d02:	4013      	ands	r3, r2
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d13a      	bne.n	8007d7e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8007d08:	2301      	movs	r3, #1
 8007d0a:	e0b2      	b.n	8007e72 <HAL_RCC_ClockConfig+0x2de>
 8007d0c:	2302      	movs	r3, #2
 8007d0e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007d10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d12:	fa93 f3a3 	rbit	r3, r3
 8007d16:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8007d18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007d1a:	fab3 f383 	clz	r3, r3
 8007d1e:	b2db      	uxtb	r3, r3
 8007d20:	095b      	lsrs	r3, r3, #5
 8007d22:	b2db      	uxtb	r3, r3
 8007d24:	f043 0301 	orr.w	r3, r3, #1
 8007d28:	b2db      	uxtb	r3, r3
 8007d2a:	2b01      	cmp	r3, #1
 8007d2c:	d102      	bne.n	8007d34 <HAL_RCC_ClockConfig+0x1a0>
 8007d2e:	4b31      	ldr	r3, [pc, #196]	; (8007df4 <HAL_RCC_ClockConfig+0x260>)
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	e00d      	b.n	8007d50 <HAL_RCC_ClockConfig+0x1bc>
 8007d34:	2302      	movs	r3, #2
 8007d36:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007d38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d3a:	fa93 f3a3 	rbit	r3, r3
 8007d3e:	627b      	str	r3, [r7, #36]	; 0x24
 8007d40:	2302      	movs	r3, #2
 8007d42:	623b      	str	r3, [r7, #32]
 8007d44:	6a3b      	ldr	r3, [r7, #32]
 8007d46:	fa93 f3a3 	rbit	r3, r3
 8007d4a:	61fb      	str	r3, [r7, #28]
 8007d4c:	4b29      	ldr	r3, [pc, #164]	; (8007df4 <HAL_RCC_ClockConfig+0x260>)
 8007d4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d50:	2202      	movs	r2, #2
 8007d52:	61ba      	str	r2, [r7, #24]
 8007d54:	69ba      	ldr	r2, [r7, #24]
 8007d56:	fa92 f2a2 	rbit	r2, r2
 8007d5a:	617a      	str	r2, [r7, #20]
  return result;
 8007d5c:	697a      	ldr	r2, [r7, #20]
 8007d5e:	fab2 f282 	clz	r2, r2
 8007d62:	b2d2      	uxtb	r2, r2
 8007d64:	f042 0220 	orr.w	r2, r2, #32
 8007d68:	b2d2      	uxtb	r2, r2
 8007d6a:	f002 021f 	and.w	r2, r2, #31
 8007d6e:	2101      	movs	r1, #1
 8007d70:	fa01 f202 	lsl.w	r2, r1, r2
 8007d74:	4013      	ands	r3, r2
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d101      	bne.n	8007d7e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8007d7a:	2301      	movs	r3, #1
 8007d7c:	e079      	b.n	8007e72 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007d7e:	4b1d      	ldr	r3, [pc, #116]	; (8007df4 <HAL_RCC_ClockConfig+0x260>)
 8007d80:	685b      	ldr	r3, [r3, #4]
 8007d82:	f023 0203 	bic.w	r2, r3, #3
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	685b      	ldr	r3, [r3, #4]
 8007d8a:	491a      	ldr	r1, [pc, #104]	; (8007df4 <HAL_RCC_ClockConfig+0x260>)
 8007d8c:	4313      	orrs	r3, r2
 8007d8e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007d90:	f7fc faee 	bl	8004370 <HAL_GetTick>
 8007d94:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007d96:	e00a      	b.n	8007dae <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007d98:	f7fc faea 	bl	8004370 <HAL_GetTick>
 8007d9c:	4602      	mov	r2, r0
 8007d9e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007da0:	1ad3      	subs	r3, r2, r3
 8007da2:	f241 3288 	movw	r2, #5000	; 0x1388
 8007da6:	4293      	cmp	r3, r2
 8007da8:	d901      	bls.n	8007dae <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8007daa:	2303      	movs	r3, #3
 8007dac:	e061      	b.n	8007e72 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007dae:	4b11      	ldr	r3, [pc, #68]	; (8007df4 <HAL_RCC_ClockConfig+0x260>)
 8007db0:	685b      	ldr	r3, [r3, #4]
 8007db2:	f003 020c 	and.w	r2, r3, #12
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	685b      	ldr	r3, [r3, #4]
 8007dba:	009b      	lsls	r3, r3, #2
 8007dbc:	429a      	cmp	r2, r3
 8007dbe:	d1eb      	bne.n	8007d98 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007dc0:	4b0b      	ldr	r3, [pc, #44]	; (8007df0 <HAL_RCC_ClockConfig+0x25c>)
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	f003 0307 	and.w	r3, r3, #7
 8007dc8:	683a      	ldr	r2, [r7, #0]
 8007dca:	429a      	cmp	r2, r3
 8007dcc:	d214      	bcs.n	8007df8 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007dce:	4b08      	ldr	r3, [pc, #32]	; (8007df0 <HAL_RCC_ClockConfig+0x25c>)
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	f023 0207 	bic.w	r2, r3, #7
 8007dd6:	4906      	ldr	r1, [pc, #24]	; (8007df0 <HAL_RCC_ClockConfig+0x25c>)
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	4313      	orrs	r3, r2
 8007ddc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007dde:	4b04      	ldr	r3, [pc, #16]	; (8007df0 <HAL_RCC_ClockConfig+0x25c>)
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	f003 0307 	and.w	r3, r3, #7
 8007de6:	683a      	ldr	r2, [r7, #0]
 8007de8:	429a      	cmp	r2, r3
 8007dea:	d005      	beq.n	8007df8 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8007dec:	2301      	movs	r3, #1
 8007dee:	e040      	b.n	8007e72 <HAL_RCC_ClockConfig+0x2de>
 8007df0:	40022000 	.word	0x40022000
 8007df4:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	f003 0304 	and.w	r3, r3, #4
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d008      	beq.n	8007e16 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007e04:	4b1d      	ldr	r3, [pc, #116]	; (8007e7c <HAL_RCC_ClockConfig+0x2e8>)
 8007e06:	685b      	ldr	r3, [r3, #4]
 8007e08:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	68db      	ldr	r3, [r3, #12]
 8007e10:	491a      	ldr	r1, [pc, #104]	; (8007e7c <HAL_RCC_ClockConfig+0x2e8>)
 8007e12:	4313      	orrs	r3, r2
 8007e14:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	f003 0308 	and.w	r3, r3, #8
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d009      	beq.n	8007e36 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007e22:	4b16      	ldr	r3, [pc, #88]	; (8007e7c <HAL_RCC_ClockConfig+0x2e8>)
 8007e24:	685b      	ldr	r3, [r3, #4]
 8007e26:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	691b      	ldr	r3, [r3, #16]
 8007e2e:	00db      	lsls	r3, r3, #3
 8007e30:	4912      	ldr	r1, [pc, #72]	; (8007e7c <HAL_RCC_ClockConfig+0x2e8>)
 8007e32:	4313      	orrs	r3, r2
 8007e34:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8007e36:	f000 f829 	bl	8007e8c <HAL_RCC_GetSysClockFreq>
 8007e3a:	4601      	mov	r1, r0
 8007e3c:	4b0f      	ldr	r3, [pc, #60]	; (8007e7c <HAL_RCC_ClockConfig+0x2e8>)
 8007e3e:	685b      	ldr	r3, [r3, #4]
 8007e40:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007e44:	22f0      	movs	r2, #240	; 0xf0
 8007e46:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007e48:	693a      	ldr	r2, [r7, #16]
 8007e4a:	fa92 f2a2 	rbit	r2, r2
 8007e4e:	60fa      	str	r2, [r7, #12]
  return result;
 8007e50:	68fa      	ldr	r2, [r7, #12]
 8007e52:	fab2 f282 	clz	r2, r2
 8007e56:	b2d2      	uxtb	r2, r2
 8007e58:	40d3      	lsrs	r3, r2
 8007e5a:	4a09      	ldr	r2, [pc, #36]	; (8007e80 <HAL_RCC_ClockConfig+0x2ec>)
 8007e5c:	5cd3      	ldrb	r3, [r2, r3]
 8007e5e:	fa21 f303 	lsr.w	r3, r1, r3
 8007e62:	4a08      	ldr	r2, [pc, #32]	; (8007e84 <HAL_RCC_ClockConfig+0x2f0>)
 8007e64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8007e66:	4b08      	ldr	r3, [pc, #32]	; (8007e88 <HAL_RCC_ClockConfig+0x2f4>)
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	f7fc fa3c 	bl	80042e8 <HAL_InitTick>
  
  return HAL_OK;
 8007e70:	2300      	movs	r3, #0
}
 8007e72:	4618      	mov	r0, r3
 8007e74:	3778      	adds	r7, #120	; 0x78
 8007e76:	46bd      	mov	sp, r7
 8007e78:	bd80      	pop	{r7, pc}
 8007e7a:	bf00      	nop
 8007e7c:	40021000 	.word	0x40021000
 8007e80:	0800e330 	.word	0x0800e330
 8007e84:	20000004 	.word	0x20000004
 8007e88:	20000008 	.word	0x20000008

08007e8c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007e8c:	b480      	push	{r7}
 8007e8e:	b08b      	sub	sp, #44	; 0x2c
 8007e90:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8007e92:	2300      	movs	r3, #0
 8007e94:	61fb      	str	r3, [r7, #28]
 8007e96:	2300      	movs	r3, #0
 8007e98:	61bb      	str	r3, [r7, #24]
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	627b      	str	r3, [r7, #36]	; 0x24
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8007ea2:	2300      	movs	r3, #0
 8007ea4:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8007ea6:	4b29      	ldr	r3, [pc, #164]	; (8007f4c <HAL_RCC_GetSysClockFreq+0xc0>)
 8007ea8:	685b      	ldr	r3, [r3, #4]
 8007eaa:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007eac:	69fb      	ldr	r3, [r7, #28]
 8007eae:	f003 030c 	and.w	r3, r3, #12
 8007eb2:	2b04      	cmp	r3, #4
 8007eb4:	d002      	beq.n	8007ebc <HAL_RCC_GetSysClockFreq+0x30>
 8007eb6:	2b08      	cmp	r3, #8
 8007eb8:	d003      	beq.n	8007ec2 <HAL_RCC_GetSysClockFreq+0x36>
 8007eba:	e03c      	b.n	8007f36 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007ebc:	4b24      	ldr	r3, [pc, #144]	; (8007f50 <HAL_RCC_GetSysClockFreq+0xc4>)
 8007ebe:	623b      	str	r3, [r7, #32]
      break;
 8007ec0:	e03c      	b.n	8007f3c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8007ec2:	69fb      	ldr	r3, [r7, #28]
 8007ec4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8007ec8:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8007ecc:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007ece:	68ba      	ldr	r2, [r7, #8]
 8007ed0:	fa92 f2a2 	rbit	r2, r2
 8007ed4:	607a      	str	r2, [r7, #4]
  return result;
 8007ed6:	687a      	ldr	r2, [r7, #4]
 8007ed8:	fab2 f282 	clz	r2, r2
 8007edc:	b2d2      	uxtb	r2, r2
 8007ede:	40d3      	lsrs	r3, r2
 8007ee0:	4a1c      	ldr	r2, [pc, #112]	; (8007f54 <HAL_RCC_GetSysClockFreq+0xc8>)
 8007ee2:	5cd3      	ldrb	r3, [r2, r3]
 8007ee4:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8007ee6:	4b19      	ldr	r3, [pc, #100]	; (8007f4c <HAL_RCC_GetSysClockFreq+0xc0>)
 8007ee8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007eea:	f003 030f 	and.w	r3, r3, #15
 8007eee:	220f      	movs	r2, #15
 8007ef0:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007ef2:	693a      	ldr	r2, [r7, #16]
 8007ef4:	fa92 f2a2 	rbit	r2, r2
 8007ef8:	60fa      	str	r2, [r7, #12]
  return result;
 8007efa:	68fa      	ldr	r2, [r7, #12]
 8007efc:	fab2 f282 	clz	r2, r2
 8007f00:	b2d2      	uxtb	r2, r2
 8007f02:	40d3      	lsrs	r3, r2
 8007f04:	4a14      	ldr	r2, [pc, #80]	; (8007f58 <HAL_RCC_GetSysClockFreq+0xcc>)
 8007f06:	5cd3      	ldrb	r3, [r2, r3]
 8007f08:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8007f0a:	69fb      	ldr	r3, [r7, #28]
 8007f0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d008      	beq.n	8007f26 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8007f14:	4a0e      	ldr	r2, [pc, #56]	; (8007f50 <HAL_RCC_GetSysClockFreq+0xc4>)
 8007f16:	69bb      	ldr	r3, [r7, #24]
 8007f18:	fbb2 f2f3 	udiv	r2, r2, r3
 8007f1c:	697b      	ldr	r3, [r7, #20]
 8007f1e:	fb02 f303 	mul.w	r3, r2, r3
 8007f22:	627b      	str	r3, [r7, #36]	; 0x24
 8007f24:	e004      	b.n	8007f30 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8007f26:	697b      	ldr	r3, [r7, #20]
 8007f28:	4a0c      	ldr	r2, [pc, #48]	; (8007f5c <HAL_RCC_GetSysClockFreq+0xd0>)
 8007f2a:	fb02 f303 	mul.w	r3, r2, r3
 8007f2e:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8007f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f32:	623b      	str	r3, [r7, #32]
      break;
 8007f34:	e002      	b.n	8007f3c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007f36:	4b06      	ldr	r3, [pc, #24]	; (8007f50 <HAL_RCC_GetSysClockFreq+0xc4>)
 8007f38:	623b      	str	r3, [r7, #32]
      break;
 8007f3a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007f3c:	6a3b      	ldr	r3, [r7, #32]
}
 8007f3e:	4618      	mov	r0, r3
 8007f40:	372c      	adds	r7, #44	; 0x2c
 8007f42:	46bd      	mov	sp, r7
 8007f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f48:	4770      	bx	lr
 8007f4a:	bf00      	nop
 8007f4c:	40021000 	.word	0x40021000
 8007f50:	007a1200 	.word	0x007a1200
 8007f54:	0800e348 	.word	0x0800e348
 8007f58:	0800e358 	.word	0x0800e358
 8007f5c:	003d0900 	.word	0x003d0900

08007f60 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007f60:	b480      	push	{r7}
 8007f62:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007f64:	4b03      	ldr	r3, [pc, #12]	; (8007f74 <HAL_RCC_GetHCLKFreq+0x14>)
 8007f66:	681b      	ldr	r3, [r3, #0]
}
 8007f68:	4618      	mov	r0, r3
 8007f6a:	46bd      	mov	sp, r7
 8007f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f70:	4770      	bx	lr
 8007f72:	bf00      	nop
 8007f74:	20000004 	.word	0x20000004

08007f78 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007f78:	b580      	push	{r7, lr}
 8007f7a:	b082      	sub	sp, #8
 8007f7c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8007f7e:	f7ff ffef 	bl	8007f60 <HAL_RCC_GetHCLKFreq>
 8007f82:	4601      	mov	r1, r0
 8007f84:	4b0b      	ldr	r3, [pc, #44]	; (8007fb4 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8007f86:	685b      	ldr	r3, [r3, #4]
 8007f88:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007f8c:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8007f90:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f92:	687a      	ldr	r2, [r7, #4]
 8007f94:	fa92 f2a2 	rbit	r2, r2
 8007f98:	603a      	str	r2, [r7, #0]
  return result;
 8007f9a:	683a      	ldr	r2, [r7, #0]
 8007f9c:	fab2 f282 	clz	r2, r2
 8007fa0:	b2d2      	uxtb	r2, r2
 8007fa2:	40d3      	lsrs	r3, r2
 8007fa4:	4a04      	ldr	r2, [pc, #16]	; (8007fb8 <HAL_RCC_GetPCLK1Freq+0x40>)
 8007fa6:	5cd3      	ldrb	r3, [r2, r3]
 8007fa8:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8007fac:	4618      	mov	r0, r3
 8007fae:	3708      	adds	r7, #8
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	bd80      	pop	{r7, pc}
 8007fb4:	40021000 	.word	0x40021000
 8007fb8:	0800e340 	.word	0x0800e340

08007fbc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007fbc:	b580      	push	{r7, lr}
 8007fbe:	b082      	sub	sp, #8
 8007fc0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8007fc2:	f7ff ffcd 	bl	8007f60 <HAL_RCC_GetHCLKFreq>
 8007fc6:	4601      	mov	r1, r0
 8007fc8:	4b0b      	ldr	r3, [pc, #44]	; (8007ff8 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8007fca:	685b      	ldr	r3, [r3, #4]
 8007fcc:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8007fd0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8007fd4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007fd6:	687a      	ldr	r2, [r7, #4]
 8007fd8:	fa92 f2a2 	rbit	r2, r2
 8007fdc:	603a      	str	r2, [r7, #0]
  return result;
 8007fde:	683a      	ldr	r2, [r7, #0]
 8007fe0:	fab2 f282 	clz	r2, r2
 8007fe4:	b2d2      	uxtb	r2, r2
 8007fe6:	40d3      	lsrs	r3, r2
 8007fe8:	4a04      	ldr	r2, [pc, #16]	; (8007ffc <HAL_RCC_GetPCLK2Freq+0x40>)
 8007fea:	5cd3      	ldrb	r3, [r2, r3]
 8007fec:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	3708      	adds	r7, #8
 8007ff4:	46bd      	mov	sp, r7
 8007ff6:	bd80      	pop	{r7, pc}
 8007ff8:	40021000 	.word	0x40021000
 8007ffc:	0800e340 	.word	0x0800e340

08008000 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008000:	b580      	push	{r7, lr}
 8008002:	b092      	sub	sp, #72	; 0x48
 8008004:	af00      	add	r7, sp, #0
 8008006:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008008:	2300      	movs	r3, #0
 800800a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 800800c:	2300      	movs	r3, #0
 800800e:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8008010:	2300      	movs	r3, #0
 8008012:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800801e:	2b00      	cmp	r3, #0
 8008020:	f000 80d4 	beq.w	80081cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008024:	4b4e      	ldr	r3, [pc, #312]	; (8008160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008026:	69db      	ldr	r3, [r3, #28]
 8008028:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800802c:	2b00      	cmp	r3, #0
 800802e:	d10e      	bne.n	800804e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008030:	4b4b      	ldr	r3, [pc, #300]	; (8008160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008032:	69db      	ldr	r3, [r3, #28]
 8008034:	4a4a      	ldr	r2, [pc, #296]	; (8008160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008036:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800803a:	61d3      	str	r3, [r2, #28]
 800803c:	4b48      	ldr	r3, [pc, #288]	; (8008160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800803e:	69db      	ldr	r3, [r3, #28]
 8008040:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008044:	60bb      	str	r3, [r7, #8]
 8008046:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008048:	2301      	movs	r3, #1
 800804a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800804e:	4b45      	ldr	r3, [pc, #276]	; (8008164 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008056:	2b00      	cmp	r3, #0
 8008058:	d118      	bne.n	800808c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800805a:	4b42      	ldr	r3, [pc, #264]	; (8008164 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	4a41      	ldr	r2, [pc, #260]	; (8008164 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008060:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008064:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008066:	f7fc f983 	bl	8004370 <HAL_GetTick>
 800806a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800806c:	e008      	b.n	8008080 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800806e:	f7fc f97f 	bl	8004370 <HAL_GetTick>
 8008072:	4602      	mov	r2, r0
 8008074:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008076:	1ad3      	subs	r3, r2, r3
 8008078:	2b64      	cmp	r3, #100	; 0x64
 800807a:	d901      	bls.n	8008080 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800807c:	2303      	movs	r3, #3
 800807e:	e169      	b.n	8008354 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008080:	4b38      	ldr	r3, [pc, #224]	; (8008164 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008088:	2b00      	cmp	r3, #0
 800808a:	d0f0      	beq.n	800806e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800808c:	4b34      	ldr	r3, [pc, #208]	; (8008160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800808e:	6a1b      	ldr	r3, [r3, #32]
 8008090:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008094:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008096:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008098:	2b00      	cmp	r3, #0
 800809a:	f000 8084 	beq.w	80081a6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	685b      	ldr	r3, [r3, #4]
 80080a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80080a6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80080a8:	429a      	cmp	r2, r3
 80080aa:	d07c      	beq.n	80081a6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80080ac:	4b2c      	ldr	r3, [pc, #176]	; (8008160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80080ae:	6a1b      	ldr	r3, [r3, #32]
 80080b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80080b4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80080b6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80080ba:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80080bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080be:	fa93 f3a3 	rbit	r3, r3
 80080c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80080c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80080c6:	fab3 f383 	clz	r3, r3
 80080ca:	b2db      	uxtb	r3, r3
 80080cc:	461a      	mov	r2, r3
 80080ce:	4b26      	ldr	r3, [pc, #152]	; (8008168 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80080d0:	4413      	add	r3, r2
 80080d2:	009b      	lsls	r3, r3, #2
 80080d4:	461a      	mov	r2, r3
 80080d6:	2301      	movs	r3, #1
 80080d8:	6013      	str	r3, [r2, #0]
 80080da:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80080de:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80080e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080e2:	fa93 f3a3 	rbit	r3, r3
 80080e6:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80080e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80080ea:	fab3 f383 	clz	r3, r3
 80080ee:	b2db      	uxtb	r3, r3
 80080f0:	461a      	mov	r2, r3
 80080f2:	4b1d      	ldr	r3, [pc, #116]	; (8008168 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80080f4:	4413      	add	r3, r2
 80080f6:	009b      	lsls	r3, r3, #2
 80080f8:	461a      	mov	r2, r3
 80080fa:	2300      	movs	r3, #0
 80080fc:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80080fe:	4a18      	ldr	r2, [pc, #96]	; (8008160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008100:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008102:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8008104:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008106:	f003 0301 	and.w	r3, r3, #1
 800810a:	2b00      	cmp	r3, #0
 800810c:	d04b      	beq.n	80081a6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800810e:	f7fc f92f 	bl	8004370 <HAL_GetTick>
 8008112:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008114:	e00a      	b.n	800812c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008116:	f7fc f92b 	bl	8004370 <HAL_GetTick>
 800811a:	4602      	mov	r2, r0
 800811c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800811e:	1ad3      	subs	r3, r2, r3
 8008120:	f241 3288 	movw	r2, #5000	; 0x1388
 8008124:	4293      	cmp	r3, r2
 8008126:	d901      	bls.n	800812c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8008128:	2303      	movs	r3, #3
 800812a:	e113      	b.n	8008354 <HAL_RCCEx_PeriphCLKConfig+0x354>
 800812c:	2302      	movs	r3, #2
 800812e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008130:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008132:	fa93 f3a3 	rbit	r3, r3
 8008136:	627b      	str	r3, [r7, #36]	; 0x24
 8008138:	2302      	movs	r3, #2
 800813a:	623b      	str	r3, [r7, #32]
 800813c:	6a3b      	ldr	r3, [r7, #32]
 800813e:	fa93 f3a3 	rbit	r3, r3
 8008142:	61fb      	str	r3, [r7, #28]
  return result;
 8008144:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008146:	fab3 f383 	clz	r3, r3
 800814a:	b2db      	uxtb	r3, r3
 800814c:	095b      	lsrs	r3, r3, #5
 800814e:	b2db      	uxtb	r3, r3
 8008150:	f043 0302 	orr.w	r3, r3, #2
 8008154:	b2db      	uxtb	r3, r3
 8008156:	2b02      	cmp	r3, #2
 8008158:	d108      	bne.n	800816c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800815a:	4b01      	ldr	r3, [pc, #4]	; (8008160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800815c:	6a1b      	ldr	r3, [r3, #32]
 800815e:	e00d      	b.n	800817c <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8008160:	40021000 	.word	0x40021000
 8008164:	40007000 	.word	0x40007000
 8008168:	10908100 	.word	0x10908100
 800816c:	2302      	movs	r3, #2
 800816e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008170:	69bb      	ldr	r3, [r7, #24]
 8008172:	fa93 f3a3 	rbit	r3, r3
 8008176:	617b      	str	r3, [r7, #20]
 8008178:	4b78      	ldr	r3, [pc, #480]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800817a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800817c:	2202      	movs	r2, #2
 800817e:	613a      	str	r2, [r7, #16]
 8008180:	693a      	ldr	r2, [r7, #16]
 8008182:	fa92 f2a2 	rbit	r2, r2
 8008186:	60fa      	str	r2, [r7, #12]
  return result;
 8008188:	68fa      	ldr	r2, [r7, #12]
 800818a:	fab2 f282 	clz	r2, r2
 800818e:	b2d2      	uxtb	r2, r2
 8008190:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008194:	b2d2      	uxtb	r2, r2
 8008196:	f002 021f 	and.w	r2, r2, #31
 800819a:	2101      	movs	r1, #1
 800819c:	fa01 f202 	lsl.w	r2, r1, r2
 80081a0:	4013      	ands	r3, r2
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d0b7      	beq.n	8008116 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80081a6:	4b6d      	ldr	r3, [pc, #436]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80081a8:	6a1b      	ldr	r3, [r3, #32]
 80081aa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	685b      	ldr	r3, [r3, #4]
 80081b2:	496a      	ldr	r1, [pc, #424]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80081b4:	4313      	orrs	r3, r2
 80081b6:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80081b8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80081bc:	2b01      	cmp	r3, #1
 80081be:	d105      	bne.n	80081cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80081c0:	4b66      	ldr	r3, [pc, #408]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80081c2:	69db      	ldr	r3, [r3, #28]
 80081c4:	4a65      	ldr	r2, [pc, #404]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80081c6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80081ca:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	f003 0301 	and.w	r3, r3, #1
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d008      	beq.n	80081ea <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80081d8:	4b60      	ldr	r3, [pc, #384]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80081da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081dc:	f023 0203 	bic.w	r2, r3, #3
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	689b      	ldr	r3, [r3, #8]
 80081e4:	495d      	ldr	r1, [pc, #372]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80081e6:	4313      	orrs	r3, r2
 80081e8:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	f003 0302 	and.w	r3, r3, #2
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d008      	beq.n	8008208 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80081f6:	4b59      	ldr	r3, [pc, #356]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80081f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081fa:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	68db      	ldr	r3, [r3, #12]
 8008202:	4956      	ldr	r1, [pc, #344]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008204:	4313      	orrs	r3, r2
 8008206:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	f003 0304 	and.w	r3, r3, #4
 8008210:	2b00      	cmp	r3, #0
 8008212:	d008      	beq.n	8008226 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008214:	4b51      	ldr	r3, [pc, #324]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008216:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008218:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	691b      	ldr	r3, [r3, #16]
 8008220:	494e      	ldr	r1, [pc, #312]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008222:	4313      	orrs	r3, r2
 8008224:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	f003 0320 	and.w	r3, r3, #32
 800822e:	2b00      	cmp	r3, #0
 8008230:	d008      	beq.n	8008244 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008232:	4b4a      	ldr	r3, [pc, #296]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008236:	f023 0210 	bic.w	r2, r3, #16
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	69db      	ldr	r3, [r3, #28]
 800823e:	4947      	ldr	r1, [pc, #284]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008240:	4313      	orrs	r3, r2
 8008242:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800824c:	2b00      	cmp	r3, #0
 800824e:	d008      	beq.n	8008262 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8008250:	4b42      	ldr	r3, [pc, #264]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008252:	685b      	ldr	r3, [r3, #4]
 8008254:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800825c:	493f      	ldr	r1, [pc, #252]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800825e:	4313      	orrs	r3, r2
 8008260:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800826a:	2b00      	cmp	r3, #0
 800826c:	d008      	beq.n	8008280 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800826e:	4b3b      	ldr	r3, [pc, #236]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008272:	f023 0220 	bic.w	r2, r3, #32
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	6a1b      	ldr	r3, [r3, #32]
 800827a:	4938      	ldr	r1, [pc, #224]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800827c:	4313      	orrs	r3, r2
 800827e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	f003 0308 	and.w	r3, r3, #8
 8008288:	2b00      	cmp	r3, #0
 800828a:	d008      	beq.n	800829e <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800828c:	4b33      	ldr	r3, [pc, #204]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800828e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008290:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	695b      	ldr	r3, [r3, #20]
 8008298:	4930      	ldr	r1, [pc, #192]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800829a:	4313      	orrs	r3, r2
 800829c:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	f003 0310 	and.w	r3, r3, #16
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d008      	beq.n	80082bc <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80082aa:	4b2c      	ldr	r3, [pc, #176]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80082ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082ae:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	699b      	ldr	r3, [r3, #24]
 80082b6:	4929      	ldr	r1, [pc, #164]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80082b8:	4313      	orrs	r3, r2
 80082ba:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d008      	beq.n	80082da <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80082c8:	4b24      	ldr	r3, [pc, #144]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80082ca:	685b      	ldr	r3, [r3, #4]
 80082cc:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082d4:	4921      	ldr	r1, [pc, #132]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80082d6:	4313      	orrs	r3, r2
 80082d8:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d008      	beq.n	80082f8 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80082e6:	4b1d      	ldr	r3, [pc, #116]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80082e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082ea:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082f2:	491a      	ldr	r1, [pc, #104]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80082f4:	4313      	orrs	r3, r2
 80082f6:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008300:	2b00      	cmp	r3, #0
 8008302:	d008      	beq.n	8008316 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8008304:	4b15      	ldr	r3, [pc, #84]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008306:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008308:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008310:	4912      	ldr	r1, [pc, #72]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008312:	4313      	orrs	r3, r2
 8008314:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800831e:	2b00      	cmp	r3, #0
 8008320:	d008      	beq.n	8008334 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8008322:	4b0e      	ldr	r3, [pc, #56]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008326:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800832e:	490b      	ldr	r1, [pc, #44]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008330:	4313      	orrs	r3, r2
 8008332:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800833c:	2b00      	cmp	r3, #0
 800833e:	d008      	beq.n	8008352 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8008340:	4b06      	ldr	r3, [pc, #24]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008342:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008344:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800834c:	4903      	ldr	r1, [pc, #12]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800834e:	4313      	orrs	r3, r2
 8008350:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8008352:	2300      	movs	r3, #0
}
 8008354:	4618      	mov	r0, r3
 8008356:	3748      	adds	r7, #72	; 0x48
 8008358:	46bd      	mov	sp, r7
 800835a:	bd80      	pop	{r7, pc}
 800835c:	40021000 	.word	0x40021000

08008360 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008360:	b580      	push	{r7, lr}
 8008362:	b084      	sub	sp, #16
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	2b00      	cmp	r3, #0
 800836c:	d101      	bne.n	8008372 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800836e:	2301      	movs	r3, #1
 8008370:	e09d      	b.n	80084ae <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008376:	2b00      	cmp	r3, #0
 8008378:	d108      	bne.n	800838c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	685b      	ldr	r3, [r3, #4]
 800837e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008382:	d009      	beq.n	8008398 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2200      	movs	r2, #0
 8008388:	61da      	str	r2, [r3, #28]
 800838a:	e005      	b.n	8008398 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2200      	movs	r2, #0
 8008390:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	2200      	movs	r2, #0
 8008396:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	2200      	movs	r2, #0
 800839c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80083a4:	b2db      	uxtb	r3, r3
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d106      	bne.n	80083b8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	2200      	movs	r2, #0
 80083ae:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80083b2:	6878      	ldr	r0, [r7, #4]
 80083b4:	f7fb f9aa 	bl	800370c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	2202      	movs	r2, #2
 80083bc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	681a      	ldr	r2, [r3, #0]
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80083ce:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	68db      	ldr	r3, [r3, #12]
 80083d4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80083d8:	d902      	bls.n	80083e0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80083da:	2300      	movs	r3, #0
 80083dc:	60fb      	str	r3, [r7, #12]
 80083de:	e002      	b.n	80083e6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80083e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80083e4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	68db      	ldr	r3, [r3, #12]
 80083ea:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80083ee:	d007      	beq.n	8008400 <HAL_SPI_Init+0xa0>
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	68db      	ldr	r3, [r3, #12]
 80083f4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80083f8:	d002      	beq.n	8008400 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	2200      	movs	r2, #0
 80083fe:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	685b      	ldr	r3, [r3, #4]
 8008404:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	689b      	ldr	r3, [r3, #8]
 800840c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008410:	431a      	orrs	r2, r3
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	691b      	ldr	r3, [r3, #16]
 8008416:	f003 0302 	and.w	r3, r3, #2
 800841a:	431a      	orrs	r2, r3
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	695b      	ldr	r3, [r3, #20]
 8008420:	f003 0301 	and.w	r3, r3, #1
 8008424:	431a      	orrs	r2, r3
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	699b      	ldr	r3, [r3, #24]
 800842a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800842e:	431a      	orrs	r2, r3
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	69db      	ldr	r3, [r3, #28]
 8008434:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008438:	431a      	orrs	r2, r3
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	6a1b      	ldr	r3, [r3, #32]
 800843e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008442:	ea42 0103 	orr.w	r1, r2, r3
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800844a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	430a      	orrs	r2, r1
 8008454:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	699b      	ldr	r3, [r3, #24]
 800845a:	0c1b      	lsrs	r3, r3, #16
 800845c:	f003 0204 	and.w	r2, r3, #4
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008464:	f003 0310 	and.w	r3, r3, #16
 8008468:	431a      	orrs	r2, r3
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800846e:	f003 0308 	and.w	r3, r3, #8
 8008472:	431a      	orrs	r2, r3
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	68db      	ldr	r3, [r3, #12]
 8008478:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800847c:	ea42 0103 	orr.w	r1, r2, r3
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	430a      	orrs	r2, r1
 800848c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	69da      	ldr	r2, [r3, #28]
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800849c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	2200      	movs	r2, #0
 80084a2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	2201      	movs	r2, #1
 80084a8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80084ac:	2300      	movs	r3, #0
}
 80084ae:	4618      	mov	r0, r3
 80084b0:	3710      	adds	r7, #16
 80084b2:	46bd      	mov	sp, r7
 80084b4:	bd80      	pop	{r7, pc}

080084b6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80084b6:	b580      	push	{r7, lr}
 80084b8:	b08a      	sub	sp, #40	; 0x28
 80084ba:	af00      	add	r7, sp, #0
 80084bc:	60f8      	str	r0, [r7, #12]
 80084be:	60b9      	str	r1, [r7, #8]
 80084c0:	607a      	str	r2, [r7, #4]
 80084c2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80084c4:	2301      	movs	r3, #1
 80084c6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80084c8:	2300      	movs	r3, #0
 80084ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80084d4:	2b01      	cmp	r3, #1
 80084d6:	d101      	bne.n	80084dc <HAL_SPI_TransmitReceive+0x26>
 80084d8:	2302      	movs	r3, #2
 80084da:	e20a      	b.n	80088f2 <HAL_SPI_TransmitReceive+0x43c>
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	2201      	movs	r2, #1
 80084e0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80084e4:	f7fb ff44 	bl	8004370 <HAL_GetTick>
 80084e8:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80084f0:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	685b      	ldr	r3, [r3, #4]
 80084f6:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80084f8:	887b      	ldrh	r3, [r7, #2]
 80084fa:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80084fc:	887b      	ldrh	r3, [r7, #2]
 80084fe:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008500:	7efb      	ldrb	r3, [r7, #27]
 8008502:	2b01      	cmp	r3, #1
 8008504:	d00e      	beq.n	8008524 <HAL_SPI_TransmitReceive+0x6e>
 8008506:	697b      	ldr	r3, [r7, #20]
 8008508:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800850c:	d106      	bne.n	800851c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	689b      	ldr	r3, [r3, #8]
 8008512:	2b00      	cmp	r3, #0
 8008514:	d102      	bne.n	800851c <HAL_SPI_TransmitReceive+0x66>
 8008516:	7efb      	ldrb	r3, [r7, #27]
 8008518:	2b04      	cmp	r3, #4
 800851a:	d003      	beq.n	8008524 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800851c:	2302      	movs	r3, #2
 800851e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8008522:	e1e0      	b.n	80088e6 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008524:	68bb      	ldr	r3, [r7, #8]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d005      	beq.n	8008536 <HAL_SPI_TransmitReceive+0x80>
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	2b00      	cmp	r3, #0
 800852e:	d002      	beq.n	8008536 <HAL_SPI_TransmitReceive+0x80>
 8008530:	887b      	ldrh	r3, [r7, #2]
 8008532:	2b00      	cmp	r3, #0
 8008534:	d103      	bne.n	800853e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8008536:	2301      	movs	r3, #1
 8008538:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800853c:	e1d3      	b.n	80088e6 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008544:	b2db      	uxtb	r3, r3
 8008546:	2b04      	cmp	r3, #4
 8008548:	d003      	beq.n	8008552 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	2205      	movs	r2, #5
 800854e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	2200      	movs	r2, #0
 8008556:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	687a      	ldr	r2, [r7, #4]
 800855c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	887a      	ldrh	r2, [r7, #2]
 8008562:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	887a      	ldrh	r2, [r7, #2]
 800856a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	68ba      	ldr	r2, [r7, #8]
 8008572:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	887a      	ldrh	r2, [r7, #2]
 8008578:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	887a      	ldrh	r2, [r7, #2]
 800857e:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	2200      	movs	r2, #0
 8008584:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	2200      	movs	r2, #0
 800858a:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	68db      	ldr	r3, [r3, #12]
 8008590:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008594:	d802      	bhi.n	800859c <HAL_SPI_TransmitReceive+0xe6>
 8008596:	8a3b      	ldrh	r3, [r7, #16]
 8008598:	2b01      	cmp	r3, #1
 800859a:	d908      	bls.n	80085ae <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	685a      	ldr	r2, [r3, #4]
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80085aa:	605a      	str	r2, [r3, #4]
 80085ac:	e007      	b.n	80085be <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	685a      	ldr	r2, [r3, #4]
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80085bc:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085c8:	2b40      	cmp	r3, #64	; 0x40
 80085ca:	d007      	beq.n	80085dc <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	681a      	ldr	r2, [r3, #0]
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80085da:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	68db      	ldr	r3, [r3, #12]
 80085e0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80085e4:	f240 8081 	bls.w	80086ea <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	685b      	ldr	r3, [r3, #4]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d002      	beq.n	80085f6 <HAL_SPI_TransmitReceive+0x140>
 80085f0:	8a7b      	ldrh	r3, [r7, #18]
 80085f2:	2b01      	cmp	r3, #1
 80085f4:	d16d      	bne.n	80086d2 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085fa:	881a      	ldrh	r2, [r3, #0]
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008606:	1c9a      	adds	r2, r3, #2
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008610:	b29b      	uxth	r3, r3
 8008612:	3b01      	subs	r3, #1
 8008614:	b29a      	uxth	r2, r3
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800861a:	e05a      	b.n	80086d2 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	689b      	ldr	r3, [r3, #8]
 8008622:	f003 0302 	and.w	r3, r3, #2
 8008626:	2b02      	cmp	r3, #2
 8008628:	d11b      	bne.n	8008662 <HAL_SPI_TransmitReceive+0x1ac>
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800862e:	b29b      	uxth	r3, r3
 8008630:	2b00      	cmp	r3, #0
 8008632:	d016      	beq.n	8008662 <HAL_SPI_TransmitReceive+0x1ac>
 8008634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008636:	2b01      	cmp	r3, #1
 8008638:	d113      	bne.n	8008662 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800863e:	881a      	ldrh	r2, [r3, #0]
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800864a:	1c9a      	adds	r2, r3, #2
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008654:	b29b      	uxth	r3, r3
 8008656:	3b01      	subs	r3, #1
 8008658:	b29a      	uxth	r2, r3
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800865e:	2300      	movs	r3, #0
 8008660:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	689b      	ldr	r3, [r3, #8]
 8008668:	f003 0301 	and.w	r3, r3, #1
 800866c:	2b01      	cmp	r3, #1
 800866e:	d11c      	bne.n	80086aa <HAL_SPI_TransmitReceive+0x1f4>
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008676:	b29b      	uxth	r3, r3
 8008678:	2b00      	cmp	r3, #0
 800867a:	d016      	beq.n	80086aa <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	68da      	ldr	r2, [r3, #12]
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008686:	b292      	uxth	r2, r2
 8008688:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800868e:	1c9a      	adds	r2, r3, #2
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800869a:	b29b      	uxth	r3, r3
 800869c:	3b01      	subs	r3, #1
 800869e:	b29a      	uxth	r2, r3
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80086a6:	2301      	movs	r3, #1
 80086a8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80086aa:	f7fb fe61 	bl	8004370 <HAL_GetTick>
 80086ae:	4602      	mov	r2, r0
 80086b0:	69fb      	ldr	r3, [r7, #28]
 80086b2:	1ad3      	subs	r3, r2, r3
 80086b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80086b6:	429a      	cmp	r2, r3
 80086b8:	d80b      	bhi.n	80086d2 <HAL_SPI_TransmitReceive+0x21c>
 80086ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086c0:	d007      	beq.n	80086d2 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 80086c2:	2303      	movs	r3, #3
 80086c4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	2201      	movs	r2, #1
 80086cc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 80086d0:	e109      	b.n	80088e6 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80086d6:	b29b      	uxth	r3, r3
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d19f      	bne.n	800861c <HAL_SPI_TransmitReceive+0x166>
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80086e2:	b29b      	uxth	r3, r3
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d199      	bne.n	800861c <HAL_SPI_TransmitReceive+0x166>
 80086e8:	e0e3      	b.n	80088b2 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	685b      	ldr	r3, [r3, #4]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d003      	beq.n	80086fa <HAL_SPI_TransmitReceive+0x244>
 80086f2:	8a7b      	ldrh	r3, [r7, #18]
 80086f4:	2b01      	cmp	r3, #1
 80086f6:	f040 80cf 	bne.w	8008898 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80086fe:	b29b      	uxth	r3, r3
 8008700:	2b01      	cmp	r3, #1
 8008702:	d912      	bls.n	800872a <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008708:	881a      	ldrh	r2, [r3, #0]
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008714:	1c9a      	adds	r2, r3, #2
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800871e:	b29b      	uxth	r3, r3
 8008720:	3b02      	subs	r3, #2
 8008722:	b29a      	uxth	r2, r3
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008728:	e0b6      	b.n	8008898 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	330c      	adds	r3, #12
 8008734:	7812      	ldrb	r2, [r2, #0]
 8008736:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800873c:	1c5a      	adds	r2, r3, #1
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008746:	b29b      	uxth	r3, r3
 8008748:	3b01      	subs	r3, #1
 800874a:	b29a      	uxth	r2, r3
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008750:	e0a2      	b.n	8008898 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	689b      	ldr	r3, [r3, #8]
 8008758:	f003 0302 	and.w	r3, r3, #2
 800875c:	2b02      	cmp	r3, #2
 800875e:	d134      	bne.n	80087ca <HAL_SPI_TransmitReceive+0x314>
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008764:	b29b      	uxth	r3, r3
 8008766:	2b00      	cmp	r3, #0
 8008768:	d02f      	beq.n	80087ca <HAL_SPI_TransmitReceive+0x314>
 800876a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800876c:	2b01      	cmp	r3, #1
 800876e:	d12c      	bne.n	80087ca <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008774:	b29b      	uxth	r3, r3
 8008776:	2b01      	cmp	r3, #1
 8008778:	d912      	bls.n	80087a0 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800877e:	881a      	ldrh	r2, [r3, #0]
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800878a:	1c9a      	adds	r2, r3, #2
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008794:	b29b      	uxth	r3, r3
 8008796:	3b02      	subs	r3, #2
 8008798:	b29a      	uxth	r2, r3
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800879e:	e012      	b.n	80087c6 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	330c      	adds	r3, #12
 80087aa:	7812      	ldrb	r2, [r2, #0]
 80087ac:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087b2:	1c5a      	adds	r2, r3, #1
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80087bc:	b29b      	uxth	r3, r3
 80087be:	3b01      	subs	r3, #1
 80087c0:	b29a      	uxth	r2, r3
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80087c6:	2300      	movs	r3, #0
 80087c8:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	689b      	ldr	r3, [r3, #8]
 80087d0:	f003 0301 	and.w	r3, r3, #1
 80087d4:	2b01      	cmp	r3, #1
 80087d6:	d148      	bne.n	800886a <HAL_SPI_TransmitReceive+0x3b4>
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80087de:	b29b      	uxth	r3, r3
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d042      	beq.n	800886a <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80087ea:	b29b      	uxth	r3, r3
 80087ec:	2b01      	cmp	r3, #1
 80087ee:	d923      	bls.n	8008838 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	68da      	ldr	r2, [r3, #12]
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087fa:	b292      	uxth	r2, r2
 80087fc:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008802:	1c9a      	adds	r2, r3, #2
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800880e:	b29b      	uxth	r3, r3
 8008810:	3b02      	subs	r3, #2
 8008812:	b29a      	uxth	r2, r3
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008820:	b29b      	uxth	r3, r3
 8008822:	2b01      	cmp	r3, #1
 8008824:	d81f      	bhi.n	8008866 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	685a      	ldr	r2, [r3, #4]
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008834:	605a      	str	r2, [r3, #4]
 8008836:	e016      	b.n	8008866 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	f103 020c 	add.w	r2, r3, #12
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008844:	7812      	ldrb	r2, [r2, #0]
 8008846:	b2d2      	uxtb	r2, r2
 8008848:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800884e:	1c5a      	adds	r2, r3, #1
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800885a:	b29b      	uxth	r3, r3
 800885c:	3b01      	subs	r3, #1
 800885e:	b29a      	uxth	r2, r3
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008866:	2301      	movs	r3, #1
 8008868:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800886a:	f7fb fd81 	bl	8004370 <HAL_GetTick>
 800886e:	4602      	mov	r2, r0
 8008870:	69fb      	ldr	r3, [r7, #28]
 8008872:	1ad3      	subs	r3, r2, r3
 8008874:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008876:	429a      	cmp	r2, r3
 8008878:	d803      	bhi.n	8008882 <HAL_SPI_TransmitReceive+0x3cc>
 800887a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800887c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008880:	d102      	bne.n	8008888 <HAL_SPI_TransmitReceive+0x3d2>
 8008882:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008884:	2b00      	cmp	r3, #0
 8008886:	d107      	bne.n	8008898 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8008888:	2303      	movs	r3, #3
 800888a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	2201      	movs	r2, #1
 8008892:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8008896:	e026      	b.n	80088e6 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800889c:	b29b      	uxth	r3, r3
 800889e:	2b00      	cmp	r3, #0
 80088a0:	f47f af57 	bne.w	8008752 <HAL_SPI_TransmitReceive+0x29c>
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80088aa:	b29b      	uxth	r3, r3
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	f47f af50 	bne.w	8008752 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80088b2:	69fa      	ldr	r2, [r7, #28]
 80088b4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80088b6:	68f8      	ldr	r0, [r7, #12]
 80088b8:	f000 f93e 	bl	8008b38 <SPI_EndRxTxTransaction>
 80088bc:	4603      	mov	r3, r0
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d005      	beq.n	80088ce <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 80088c2:	2301      	movs	r3, #1
 80088c4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	2220      	movs	r2, #32
 80088cc:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d003      	beq.n	80088de <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 80088d6:	2301      	movs	r3, #1
 80088d8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80088dc:	e003      	b.n	80088e6 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	2201      	movs	r2, #1
 80088e2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	2200      	movs	r2, #0
 80088ea:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80088ee:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80088f2:	4618      	mov	r0, r3
 80088f4:	3728      	adds	r7, #40	; 0x28
 80088f6:	46bd      	mov	sp, r7
 80088f8:	bd80      	pop	{r7, pc}
	...

080088fc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80088fc:	b580      	push	{r7, lr}
 80088fe:	b088      	sub	sp, #32
 8008900:	af00      	add	r7, sp, #0
 8008902:	60f8      	str	r0, [r7, #12]
 8008904:	60b9      	str	r1, [r7, #8]
 8008906:	603b      	str	r3, [r7, #0]
 8008908:	4613      	mov	r3, r2
 800890a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800890c:	f7fb fd30 	bl	8004370 <HAL_GetTick>
 8008910:	4602      	mov	r2, r0
 8008912:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008914:	1a9b      	subs	r3, r3, r2
 8008916:	683a      	ldr	r2, [r7, #0]
 8008918:	4413      	add	r3, r2
 800891a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800891c:	f7fb fd28 	bl	8004370 <HAL_GetTick>
 8008920:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008922:	4b39      	ldr	r3, [pc, #228]	; (8008a08 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	015b      	lsls	r3, r3, #5
 8008928:	0d1b      	lsrs	r3, r3, #20
 800892a:	69fa      	ldr	r2, [r7, #28]
 800892c:	fb02 f303 	mul.w	r3, r2, r3
 8008930:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008932:	e054      	b.n	80089de <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008934:	683b      	ldr	r3, [r7, #0]
 8008936:	f1b3 3fff 	cmp.w	r3, #4294967295
 800893a:	d050      	beq.n	80089de <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800893c:	f7fb fd18 	bl	8004370 <HAL_GetTick>
 8008940:	4602      	mov	r2, r0
 8008942:	69bb      	ldr	r3, [r7, #24]
 8008944:	1ad3      	subs	r3, r2, r3
 8008946:	69fa      	ldr	r2, [r7, #28]
 8008948:	429a      	cmp	r2, r3
 800894a:	d902      	bls.n	8008952 <SPI_WaitFlagStateUntilTimeout+0x56>
 800894c:	69fb      	ldr	r3, [r7, #28]
 800894e:	2b00      	cmp	r3, #0
 8008950:	d13d      	bne.n	80089ce <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	685a      	ldr	r2, [r3, #4]
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008960:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	685b      	ldr	r3, [r3, #4]
 8008966:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800896a:	d111      	bne.n	8008990 <SPI_WaitFlagStateUntilTimeout+0x94>
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	689b      	ldr	r3, [r3, #8]
 8008970:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008974:	d004      	beq.n	8008980 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	689b      	ldr	r3, [r3, #8]
 800897a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800897e:	d107      	bne.n	8008990 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	681a      	ldr	r2, [r3, #0]
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800898e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008994:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008998:	d10f      	bne.n	80089ba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	681a      	ldr	r2, [r3, #0]
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80089a8:	601a      	str	r2, [r3, #0]
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	681a      	ldr	r2, [r3, #0]
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80089b8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	2201      	movs	r2, #1
 80089be:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	2200      	movs	r2, #0
 80089c6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80089ca:	2303      	movs	r3, #3
 80089cc:	e017      	b.n	80089fe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80089ce:	697b      	ldr	r3, [r7, #20]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d101      	bne.n	80089d8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80089d4:	2300      	movs	r3, #0
 80089d6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80089d8:	697b      	ldr	r3, [r7, #20]
 80089da:	3b01      	subs	r3, #1
 80089dc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	689a      	ldr	r2, [r3, #8]
 80089e4:	68bb      	ldr	r3, [r7, #8]
 80089e6:	4013      	ands	r3, r2
 80089e8:	68ba      	ldr	r2, [r7, #8]
 80089ea:	429a      	cmp	r2, r3
 80089ec:	bf0c      	ite	eq
 80089ee:	2301      	moveq	r3, #1
 80089f0:	2300      	movne	r3, #0
 80089f2:	b2db      	uxtb	r3, r3
 80089f4:	461a      	mov	r2, r3
 80089f6:	79fb      	ldrb	r3, [r7, #7]
 80089f8:	429a      	cmp	r2, r3
 80089fa:	d19b      	bne.n	8008934 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80089fc:	2300      	movs	r3, #0
}
 80089fe:	4618      	mov	r0, r3
 8008a00:	3720      	adds	r7, #32
 8008a02:	46bd      	mov	sp, r7
 8008a04:	bd80      	pop	{r7, pc}
 8008a06:	bf00      	nop
 8008a08:	20000004 	.word	0x20000004

08008a0c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008a0c:	b580      	push	{r7, lr}
 8008a0e:	b08a      	sub	sp, #40	; 0x28
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	60f8      	str	r0, [r7, #12]
 8008a14:	60b9      	str	r1, [r7, #8]
 8008a16:	607a      	str	r2, [r7, #4]
 8008a18:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8008a1a:	2300      	movs	r3, #0
 8008a1c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8008a1e:	f7fb fca7 	bl	8004370 <HAL_GetTick>
 8008a22:	4602      	mov	r2, r0
 8008a24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a26:	1a9b      	subs	r3, r3, r2
 8008a28:	683a      	ldr	r2, [r7, #0]
 8008a2a:	4413      	add	r3, r2
 8008a2c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8008a2e:	f7fb fc9f 	bl	8004370 <HAL_GetTick>
 8008a32:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	330c      	adds	r3, #12
 8008a3a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8008a3c:	4b3d      	ldr	r3, [pc, #244]	; (8008b34 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8008a3e:	681a      	ldr	r2, [r3, #0]
 8008a40:	4613      	mov	r3, r2
 8008a42:	009b      	lsls	r3, r3, #2
 8008a44:	4413      	add	r3, r2
 8008a46:	00da      	lsls	r2, r3, #3
 8008a48:	1ad3      	subs	r3, r2, r3
 8008a4a:	0d1b      	lsrs	r3, r3, #20
 8008a4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a4e:	fb02 f303 	mul.w	r3, r2, r3
 8008a52:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8008a54:	e060      	b.n	8008b18 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8008a56:	68bb      	ldr	r3, [r7, #8]
 8008a58:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8008a5c:	d107      	bne.n	8008a6e <SPI_WaitFifoStateUntilTimeout+0x62>
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d104      	bne.n	8008a6e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8008a64:	69fb      	ldr	r3, [r7, #28]
 8008a66:	781b      	ldrb	r3, [r3, #0]
 8008a68:	b2db      	uxtb	r3, r3
 8008a6a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8008a6c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8008a6e:	683b      	ldr	r3, [r7, #0]
 8008a70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a74:	d050      	beq.n	8008b18 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008a76:	f7fb fc7b 	bl	8004370 <HAL_GetTick>
 8008a7a:	4602      	mov	r2, r0
 8008a7c:	6a3b      	ldr	r3, [r7, #32]
 8008a7e:	1ad3      	subs	r3, r2, r3
 8008a80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a82:	429a      	cmp	r2, r3
 8008a84:	d902      	bls.n	8008a8c <SPI_WaitFifoStateUntilTimeout+0x80>
 8008a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d13d      	bne.n	8008b08 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	685a      	ldr	r2, [r3, #4]
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008a9a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	685b      	ldr	r3, [r3, #4]
 8008aa0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008aa4:	d111      	bne.n	8008aca <SPI_WaitFifoStateUntilTimeout+0xbe>
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	689b      	ldr	r3, [r3, #8]
 8008aaa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008aae:	d004      	beq.n	8008aba <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	689b      	ldr	r3, [r3, #8]
 8008ab4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008ab8:	d107      	bne.n	8008aca <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	681a      	ldr	r2, [r3, #0]
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008ac8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ace:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008ad2:	d10f      	bne.n	8008af4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	681a      	ldr	r2, [r3, #0]
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008ae2:	601a      	str	r2, [r3, #0]
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	681a      	ldr	r2, [r3, #0]
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008af2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	2201      	movs	r2, #1
 8008af8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	2200      	movs	r2, #0
 8008b00:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8008b04:	2303      	movs	r3, #3
 8008b06:	e010      	b.n	8008b2a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008b08:	69bb      	ldr	r3, [r7, #24]
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d101      	bne.n	8008b12 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8008b0e:	2300      	movs	r3, #0
 8008b10:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8008b12:	69bb      	ldr	r3, [r7, #24]
 8008b14:	3b01      	subs	r3, #1
 8008b16:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	689a      	ldr	r2, [r3, #8]
 8008b1e:	68bb      	ldr	r3, [r7, #8]
 8008b20:	4013      	ands	r3, r2
 8008b22:	687a      	ldr	r2, [r7, #4]
 8008b24:	429a      	cmp	r2, r3
 8008b26:	d196      	bne.n	8008a56 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8008b28:	2300      	movs	r3, #0
}
 8008b2a:	4618      	mov	r0, r3
 8008b2c:	3728      	adds	r7, #40	; 0x28
 8008b2e:	46bd      	mov	sp, r7
 8008b30:	bd80      	pop	{r7, pc}
 8008b32:	bf00      	nop
 8008b34:	20000004 	.word	0x20000004

08008b38 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008b38:	b580      	push	{r7, lr}
 8008b3a:	b086      	sub	sp, #24
 8008b3c:	af02      	add	r7, sp, #8
 8008b3e:	60f8      	str	r0, [r7, #12]
 8008b40:	60b9      	str	r1, [r7, #8]
 8008b42:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	9300      	str	r3, [sp, #0]
 8008b48:	68bb      	ldr	r3, [r7, #8]
 8008b4a:	2200      	movs	r2, #0
 8008b4c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8008b50:	68f8      	ldr	r0, [r7, #12]
 8008b52:	f7ff ff5b 	bl	8008a0c <SPI_WaitFifoStateUntilTimeout>
 8008b56:	4603      	mov	r3, r0
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d007      	beq.n	8008b6c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b60:	f043 0220 	orr.w	r2, r3, #32
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008b68:	2303      	movs	r3, #3
 8008b6a:	e027      	b.n	8008bbc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	9300      	str	r3, [sp, #0]
 8008b70:	68bb      	ldr	r3, [r7, #8]
 8008b72:	2200      	movs	r2, #0
 8008b74:	2180      	movs	r1, #128	; 0x80
 8008b76:	68f8      	ldr	r0, [r7, #12]
 8008b78:	f7ff fec0 	bl	80088fc <SPI_WaitFlagStateUntilTimeout>
 8008b7c:	4603      	mov	r3, r0
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d007      	beq.n	8008b92 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b86:	f043 0220 	orr.w	r2, r3, #32
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008b8e:	2303      	movs	r3, #3
 8008b90:	e014      	b.n	8008bbc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	9300      	str	r3, [sp, #0]
 8008b96:	68bb      	ldr	r3, [r7, #8]
 8008b98:	2200      	movs	r2, #0
 8008b9a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8008b9e:	68f8      	ldr	r0, [r7, #12]
 8008ba0:	f7ff ff34 	bl	8008a0c <SPI_WaitFifoStateUntilTimeout>
 8008ba4:	4603      	mov	r3, r0
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d007      	beq.n	8008bba <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008bae:	f043 0220 	orr.w	r2, r3, #32
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008bb6:	2303      	movs	r3, #3
 8008bb8:	e000      	b.n	8008bbc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8008bba:	2300      	movs	r3, #0
}
 8008bbc:	4618      	mov	r0, r3
 8008bbe:	3710      	adds	r7, #16
 8008bc0:	46bd      	mov	sp, r7
 8008bc2:	bd80      	pop	{r7, pc}

08008bc4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008bc4:	b580      	push	{r7, lr}
 8008bc6:	b082      	sub	sp, #8
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d101      	bne.n	8008bd6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008bd2:	2301      	movs	r3, #1
 8008bd4:	e049      	b.n	8008c6a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008bdc:	b2db      	uxtb	r3, r3
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d106      	bne.n	8008bf0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	2200      	movs	r2, #0
 8008be6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008bea:	6878      	ldr	r0, [r7, #4]
 8008bec:	f7fb f8a2 	bl	8003d34 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	2202      	movs	r2, #2
 8008bf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681a      	ldr	r2, [r3, #0]
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	3304      	adds	r3, #4
 8008c00:	4619      	mov	r1, r3
 8008c02:	4610      	mov	r0, r2
 8008c04:	f000 fbce 	bl	80093a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	2201      	movs	r2, #1
 8008c0c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	2201      	movs	r2, #1
 8008c14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	2201      	movs	r2, #1
 8008c1c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	2201      	movs	r2, #1
 8008c24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	2201      	movs	r2, #1
 8008c2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	2201      	movs	r2, #1
 8008c34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	2201      	movs	r2, #1
 8008c3c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	2201      	movs	r2, #1
 8008c44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	2201      	movs	r2, #1
 8008c4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	2201      	movs	r2, #1
 8008c54:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	2201      	movs	r2, #1
 8008c5c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	2201      	movs	r2, #1
 8008c64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008c68:	2300      	movs	r3, #0
}
 8008c6a:	4618      	mov	r0, r3
 8008c6c:	3708      	adds	r7, #8
 8008c6e:	46bd      	mov	sp, r7
 8008c70:	bd80      	pop	{r7, pc}
	...

08008c74 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008c74:	b480      	push	{r7}
 8008c76:	b085      	sub	sp, #20
 8008c78:	af00      	add	r7, sp, #0
 8008c7a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008c82:	b2db      	uxtb	r3, r3
 8008c84:	2b01      	cmp	r3, #1
 8008c86:	d001      	beq.n	8008c8c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008c88:	2301      	movs	r3, #1
 8008c8a:	e042      	b.n	8008d12 <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	2202      	movs	r2, #2
 8008c90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	4a21      	ldr	r2, [pc, #132]	; (8008d20 <HAL_TIM_Base_Start+0xac>)
 8008c9a:	4293      	cmp	r3, r2
 8008c9c:	d018      	beq.n	8008cd0 <HAL_TIM_Base_Start+0x5c>
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ca6:	d013      	beq.n	8008cd0 <HAL_TIM_Base_Start+0x5c>
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	4a1d      	ldr	r2, [pc, #116]	; (8008d24 <HAL_TIM_Base_Start+0xb0>)
 8008cae:	4293      	cmp	r3, r2
 8008cb0:	d00e      	beq.n	8008cd0 <HAL_TIM_Base_Start+0x5c>
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	4a1c      	ldr	r2, [pc, #112]	; (8008d28 <HAL_TIM_Base_Start+0xb4>)
 8008cb8:	4293      	cmp	r3, r2
 8008cba:	d009      	beq.n	8008cd0 <HAL_TIM_Base_Start+0x5c>
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	4a1a      	ldr	r2, [pc, #104]	; (8008d2c <HAL_TIM_Base_Start+0xb8>)
 8008cc2:	4293      	cmp	r3, r2
 8008cc4:	d004      	beq.n	8008cd0 <HAL_TIM_Base_Start+0x5c>
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	4a19      	ldr	r2, [pc, #100]	; (8008d30 <HAL_TIM_Base_Start+0xbc>)
 8008ccc:	4293      	cmp	r3, r2
 8008cce:	d115      	bne.n	8008cfc <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	689a      	ldr	r2, [r3, #8]
 8008cd6:	4b17      	ldr	r3, [pc, #92]	; (8008d34 <HAL_TIM_Base_Start+0xc0>)
 8008cd8:	4013      	ands	r3, r2
 8008cda:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	2b06      	cmp	r3, #6
 8008ce0:	d015      	beq.n	8008d0e <HAL_TIM_Base_Start+0x9a>
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008ce8:	d011      	beq.n	8008d0e <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	681a      	ldr	r2, [r3, #0]
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	f042 0201 	orr.w	r2, r2, #1
 8008cf8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008cfa:	e008      	b.n	8008d0e <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	681a      	ldr	r2, [r3, #0]
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	f042 0201 	orr.w	r2, r2, #1
 8008d0a:	601a      	str	r2, [r3, #0]
 8008d0c:	e000      	b.n	8008d10 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d0e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008d10:	2300      	movs	r3, #0
}
 8008d12:	4618      	mov	r0, r3
 8008d14:	3714      	adds	r7, #20
 8008d16:	46bd      	mov	sp, r7
 8008d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1c:	4770      	bx	lr
 8008d1e:	bf00      	nop
 8008d20:	40012c00 	.word	0x40012c00
 8008d24:	40000400 	.word	0x40000400
 8008d28:	40000800 	.word	0x40000800
 8008d2c:	40013400 	.word	0x40013400
 8008d30:	40014000 	.word	0x40014000
 8008d34:	00010007 	.word	0x00010007

08008d38 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008d38:	b580      	push	{r7, lr}
 8008d3a:	b082      	sub	sp, #8
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d101      	bne.n	8008d4a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008d46:	2301      	movs	r3, #1
 8008d48:	e049      	b.n	8008dde <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008d50:	b2db      	uxtb	r3, r3
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d106      	bne.n	8008d64 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	2200      	movs	r2, #0
 8008d5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008d5e:	6878      	ldr	r0, [r7, #4]
 8008d60:	f7fb f808 	bl	8003d74 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	2202      	movs	r2, #2
 8008d68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681a      	ldr	r2, [r3, #0]
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	3304      	adds	r3, #4
 8008d74:	4619      	mov	r1, r3
 8008d76:	4610      	mov	r0, r2
 8008d78:	f000 fb14 	bl	80093a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	2201      	movs	r2, #1
 8008d80:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	2201      	movs	r2, #1
 8008d88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	2201      	movs	r2, #1
 8008d90:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	2201      	movs	r2, #1
 8008d98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	2201      	movs	r2, #1
 8008da0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	2201      	movs	r2, #1
 8008da8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	2201      	movs	r2, #1
 8008db0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	2201      	movs	r2, #1
 8008db8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	2201      	movs	r2, #1
 8008dc0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	2201      	movs	r2, #1
 8008dc8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	2201      	movs	r2, #1
 8008dd0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	2201      	movs	r2, #1
 8008dd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008ddc:	2300      	movs	r3, #0
}
 8008dde:	4618      	mov	r0, r3
 8008de0:	3708      	adds	r7, #8
 8008de2:	46bd      	mov	sp, r7
 8008de4:	bd80      	pop	{r7, pc}
	...

08008de8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008de8:	b580      	push	{r7, lr}
 8008dea:	b084      	sub	sp, #16
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	6078      	str	r0, [r7, #4]
 8008df0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008df2:	683b      	ldr	r3, [r7, #0]
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d109      	bne.n	8008e0c <HAL_TIM_PWM_Start+0x24>
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008dfe:	b2db      	uxtb	r3, r3
 8008e00:	2b01      	cmp	r3, #1
 8008e02:	bf14      	ite	ne
 8008e04:	2301      	movne	r3, #1
 8008e06:	2300      	moveq	r3, #0
 8008e08:	b2db      	uxtb	r3, r3
 8008e0a:	e03c      	b.n	8008e86 <HAL_TIM_PWM_Start+0x9e>
 8008e0c:	683b      	ldr	r3, [r7, #0]
 8008e0e:	2b04      	cmp	r3, #4
 8008e10:	d109      	bne.n	8008e26 <HAL_TIM_PWM_Start+0x3e>
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008e18:	b2db      	uxtb	r3, r3
 8008e1a:	2b01      	cmp	r3, #1
 8008e1c:	bf14      	ite	ne
 8008e1e:	2301      	movne	r3, #1
 8008e20:	2300      	moveq	r3, #0
 8008e22:	b2db      	uxtb	r3, r3
 8008e24:	e02f      	b.n	8008e86 <HAL_TIM_PWM_Start+0x9e>
 8008e26:	683b      	ldr	r3, [r7, #0]
 8008e28:	2b08      	cmp	r3, #8
 8008e2a:	d109      	bne.n	8008e40 <HAL_TIM_PWM_Start+0x58>
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008e32:	b2db      	uxtb	r3, r3
 8008e34:	2b01      	cmp	r3, #1
 8008e36:	bf14      	ite	ne
 8008e38:	2301      	movne	r3, #1
 8008e3a:	2300      	moveq	r3, #0
 8008e3c:	b2db      	uxtb	r3, r3
 8008e3e:	e022      	b.n	8008e86 <HAL_TIM_PWM_Start+0x9e>
 8008e40:	683b      	ldr	r3, [r7, #0]
 8008e42:	2b0c      	cmp	r3, #12
 8008e44:	d109      	bne.n	8008e5a <HAL_TIM_PWM_Start+0x72>
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008e4c:	b2db      	uxtb	r3, r3
 8008e4e:	2b01      	cmp	r3, #1
 8008e50:	bf14      	ite	ne
 8008e52:	2301      	movne	r3, #1
 8008e54:	2300      	moveq	r3, #0
 8008e56:	b2db      	uxtb	r3, r3
 8008e58:	e015      	b.n	8008e86 <HAL_TIM_PWM_Start+0x9e>
 8008e5a:	683b      	ldr	r3, [r7, #0]
 8008e5c:	2b10      	cmp	r3, #16
 8008e5e:	d109      	bne.n	8008e74 <HAL_TIM_PWM_Start+0x8c>
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008e66:	b2db      	uxtb	r3, r3
 8008e68:	2b01      	cmp	r3, #1
 8008e6a:	bf14      	ite	ne
 8008e6c:	2301      	movne	r3, #1
 8008e6e:	2300      	moveq	r3, #0
 8008e70:	b2db      	uxtb	r3, r3
 8008e72:	e008      	b.n	8008e86 <HAL_TIM_PWM_Start+0x9e>
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008e7a:	b2db      	uxtb	r3, r3
 8008e7c:	2b01      	cmp	r3, #1
 8008e7e:	bf14      	ite	ne
 8008e80:	2301      	movne	r3, #1
 8008e82:	2300      	moveq	r3, #0
 8008e84:	b2db      	uxtb	r3, r3
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d001      	beq.n	8008e8e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8008e8a:	2301      	movs	r3, #1
 8008e8c:	e097      	b.n	8008fbe <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008e8e:	683b      	ldr	r3, [r7, #0]
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d104      	bne.n	8008e9e <HAL_TIM_PWM_Start+0xb6>
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	2202      	movs	r2, #2
 8008e98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008e9c:	e023      	b.n	8008ee6 <HAL_TIM_PWM_Start+0xfe>
 8008e9e:	683b      	ldr	r3, [r7, #0]
 8008ea0:	2b04      	cmp	r3, #4
 8008ea2:	d104      	bne.n	8008eae <HAL_TIM_PWM_Start+0xc6>
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	2202      	movs	r2, #2
 8008ea8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008eac:	e01b      	b.n	8008ee6 <HAL_TIM_PWM_Start+0xfe>
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	2b08      	cmp	r3, #8
 8008eb2:	d104      	bne.n	8008ebe <HAL_TIM_PWM_Start+0xd6>
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	2202      	movs	r2, #2
 8008eb8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008ebc:	e013      	b.n	8008ee6 <HAL_TIM_PWM_Start+0xfe>
 8008ebe:	683b      	ldr	r3, [r7, #0]
 8008ec0:	2b0c      	cmp	r3, #12
 8008ec2:	d104      	bne.n	8008ece <HAL_TIM_PWM_Start+0xe6>
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	2202      	movs	r2, #2
 8008ec8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008ecc:	e00b      	b.n	8008ee6 <HAL_TIM_PWM_Start+0xfe>
 8008ece:	683b      	ldr	r3, [r7, #0]
 8008ed0:	2b10      	cmp	r3, #16
 8008ed2:	d104      	bne.n	8008ede <HAL_TIM_PWM_Start+0xf6>
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	2202      	movs	r2, #2
 8008ed8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008edc:	e003      	b.n	8008ee6 <HAL_TIM_PWM_Start+0xfe>
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	2202      	movs	r2, #2
 8008ee2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	2201      	movs	r2, #1
 8008eec:	6839      	ldr	r1, [r7, #0]
 8008eee:	4618      	mov	r0, r3
 8008ef0:	f000 fe58 	bl	8009ba4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	4a33      	ldr	r2, [pc, #204]	; (8008fc8 <HAL_TIM_PWM_Start+0x1e0>)
 8008efa:	4293      	cmp	r3, r2
 8008efc:	d013      	beq.n	8008f26 <HAL_TIM_PWM_Start+0x13e>
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	4a32      	ldr	r2, [pc, #200]	; (8008fcc <HAL_TIM_PWM_Start+0x1e4>)
 8008f04:	4293      	cmp	r3, r2
 8008f06:	d00e      	beq.n	8008f26 <HAL_TIM_PWM_Start+0x13e>
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	4a30      	ldr	r2, [pc, #192]	; (8008fd0 <HAL_TIM_PWM_Start+0x1e8>)
 8008f0e:	4293      	cmp	r3, r2
 8008f10:	d009      	beq.n	8008f26 <HAL_TIM_PWM_Start+0x13e>
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	4a2f      	ldr	r2, [pc, #188]	; (8008fd4 <HAL_TIM_PWM_Start+0x1ec>)
 8008f18:	4293      	cmp	r3, r2
 8008f1a:	d004      	beq.n	8008f26 <HAL_TIM_PWM_Start+0x13e>
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	4a2d      	ldr	r2, [pc, #180]	; (8008fd8 <HAL_TIM_PWM_Start+0x1f0>)
 8008f22:	4293      	cmp	r3, r2
 8008f24:	d101      	bne.n	8008f2a <HAL_TIM_PWM_Start+0x142>
 8008f26:	2301      	movs	r3, #1
 8008f28:	e000      	b.n	8008f2c <HAL_TIM_PWM_Start+0x144>
 8008f2a:	2300      	movs	r3, #0
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d007      	beq.n	8008f40 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008f3e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	4a20      	ldr	r2, [pc, #128]	; (8008fc8 <HAL_TIM_PWM_Start+0x1e0>)
 8008f46:	4293      	cmp	r3, r2
 8008f48:	d018      	beq.n	8008f7c <HAL_TIM_PWM_Start+0x194>
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008f52:	d013      	beq.n	8008f7c <HAL_TIM_PWM_Start+0x194>
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	4a20      	ldr	r2, [pc, #128]	; (8008fdc <HAL_TIM_PWM_Start+0x1f4>)
 8008f5a:	4293      	cmp	r3, r2
 8008f5c:	d00e      	beq.n	8008f7c <HAL_TIM_PWM_Start+0x194>
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	4a1f      	ldr	r2, [pc, #124]	; (8008fe0 <HAL_TIM_PWM_Start+0x1f8>)
 8008f64:	4293      	cmp	r3, r2
 8008f66:	d009      	beq.n	8008f7c <HAL_TIM_PWM_Start+0x194>
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	4a17      	ldr	r2, [pc, #92]	; (8008fcc <HAL_TIM_PWM_Start+0x1e4>)
 8008f6e:	4293      	cmp	r3, r2
 8008f70:	d004      	beq.n	8008f7c <HAL_TIM_PWM_Start+0x194>
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	4a16      	ldr	r2, [pc, #88]	; (8008fd0 <HAL_TIM_PWM_Start+0x1e8>)
 8008f78:	4293      	cmp	r3, r2
 8008f7a:	d115      	bne.n	8008fa8 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	689a      	ldr	r2, [r3, #8]
 8008f82:	4b18      	ldr	r3, [pc, #96]	; (8008fe4 <HAL_TIM_PWM_Start+0x1fc>)
 8008f84:	4013      	ands	r3, r2
 8008f86:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	2b06      	cmp	r3, #6
 8008f8c:	d015      	beq.n	8008fba <HAL_TIM_PWM_Start+0x1d2>
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008f94:	d011      	beq.n	8008fba <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	681a      	ldr	r2, [r3, #0]
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	f042 0201 	orr.w	r2, r2, #1
 8008fa4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008fa6:	e008      	b.n	8008fba <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	681a      	ldr	r2, [r3, #0]
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	f042 0201 	orr.w	r2, r2, #1
 8008fb6:	601a      	str	r2, [r3, #0]
 8008fb8:	e000      	b.n	8008fbc <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008fba:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008fbc:	2300      	movs	r3, #0
}
 8008fbe:	4618      	mov	r0, r3
 8008fc0:	3710      	adds	r7, #16
 8008fc2:	46bd      	mov	sp, r7
 8008fc4:	bd80      	pop	{r7, pc}
 8008fc6:	bf00      	nop
 8008fc8:	40012c00 	.word	0x40012c00
 8008fcc:	40013400 	.word	0x40013400
 8008fd0:	40014000 	.word	0x40014000
 8008fd4:	40014400 	.word	0x40014400
 8008fd8:	40014800 	.word	0x40014800
 8008fdc:	40000400 	.word	0x40000400
 8008fe0:	40000800 	.word	0x40000800
 8008fe4:	00010007 	.word	0x00010007

08008fe8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008fe8:	b580      	push	{r7, lr}
 8008fea:	b086      	sub	sp, #24
 8008fec:	af00      	add	r7, sp, #0
 8008fee:	60f8      	str	r0, [r7, #12]
 8008ff0:	60b9      	str	r1, [r7, #8]
 8008ff2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008ffe:	2b01      	cmp	r3, #1
 8009000:	d101      	bne.n	8009006 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009002:	2302      	movs	r3, #2
 8009004:	e0ff      	b.n	8009206 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	2201      	movs	r2, #1
 800900a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	2b14      	cmp	r3, #20
 8009012:	f200 80f0 	bhi.w	80091f6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8009016:	a201      	add	r2, pc, #4	; (adr r2, 800901c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009018:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800901c:	08009071 	.word	0x08009071
 8009020:	080091f7 	.word	0x080091f7
 8009024:	080091f7 	.word	0x080091f7
 8009028:	080091f7 	.word	0x080091f7
 800902c:	080090b1 	.word	0x080090b1
 8009030:	080091f7 	.word	0x080091f7
 8009034:	080091f7 	.word	0x080091f7
 8009038:	080091f7 	.word	0x080091f7
 800903c:	080090f3 	.word	0x080090f3
 8009040:	080091f7 	.word	0x080091f7
 8009044:	080091f7 	.word	0x080091f7
 8009048:	080091f7 	.word	0x080091f7
 800904c:	08009133 	.word	0x08009133
 8009050:	080091f7 	.word	0x080091f7
 8009054:	080091f7 	.word	0x080091f7
 8009058:	080091f7 	.word	0x080091f7
 800905c:	08009175 	.word	0x08009175
 8009060:	080091f7 	.word	0x080091f7
 8009064:	080091f7 	.word	0x080091f7
 8009068:	080091f7 	.word	0x080091f7
 800906c:	080091b5 	.word	0x080091b5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	68b9      	ldr	r1, [r7, #8]
 8009076:	4618      	mov	r0, r3
 8009078:	f000 fa24 	bl	80094c4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	699a      	ldr	r2, [r3, #24]
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	f042 0208 	orr.w	r2, r2, #8
 800908a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	699a      	ldr	r2, [r3, #24]
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	f022 0204 	bic.w	r2, r2, #4
 800909a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	6999      	ldr	r1, [r3, #24]
 80090a2:	68bb      	ldr	r3, [r7, #8]
 80090a4:	691a      	ldr	r2, [r3, #16]
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	430a      	orrs	r2, r1
 80090ac:	619a      	str	r2, [r3, #24]
      break;
 80090ae:	e0a5      	b.n	80091fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	68b9      	ldr	r1, [r7, #8]
 80090b6:	4618      	mov	r0, r3
 80090b8:	f000 fa94 	bl	80095e4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	699a      	ldr	r2, [r3, #24]
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80090ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	699a      	ldr	r2, [r3, #24]
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80090da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	6999      	ldr	r1, [r3, #24]
 80090e2:	68bb      	ldr	r3, [r7, #8]
 80090e4:	691b      	ldr	r3, [r3, #16]
 80090e6:	021a      	lsls	r2, r3, #8
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	430a      	orrs	r2, r1
 80090ee:	619a      	str	r2, [r3, #24]
      break;
 80090f0:	e084      	b.n	80091fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	68b9      	ldr	r1, [r7, #8]
 80090f8:	4618      	mov	r0, r3
 80090fa:	f000 fafd 	bl	80096f8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	69da      	ldr	r2, [r3, #28]
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	f042 0208 	orr.w	r2, r2, #8
 800910c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	69da      	ldr	r2, [r3, #28]
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	f022 0204 	bic.w	r2, r2, #4
 800911c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	69d9      	ldr	r1, [r3, #28]
 8009124:	68bb      	ldr	r3, [r7, #8]
 8009126:	691a      	ldr	r2, [r3, #16]
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	430a      	orrs	r2, r1
 800912e:	61da      	str	r2, [r3, #28]
      break;
 8009130:	e064      	b.n	80091fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	68b9      	ldr	r1, [r7, #8]
 8009138:	4618      	mov	r0, r3
 800913a:	f000 fb65 	bl	8009808 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	69da      	ldr	r2, [r3, #28]
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800914c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	69da      	ldr	r2, [r3, #28]
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800915c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	69d9      	ldr	r1, [r3, #28]
 8009164:	68bb      	ldr	r3, [r7, #8]
 8009166:	691b      	ldr	r3, [r3, #16]
 8009168:	021a      	lsls	r2, r3, #8
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	430a      	orrs	r2, r1
 8009170:	61da      	str	r2, [r3, #28]
      break;
 8009172:	e043      	b.n	80091fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	68b9      	ldr	r1, [r7, #8]
 800917a:	4618      	mov	r0, r3
 800917c:	f000 fbae 	bl	80098dc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	f042 0208 	orr.w	r2, r2, #8
 800918e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	f022 0204 	bic.w	r2, r2, #4
 800919e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80091a6:	68bb      	ldr	r3, [r7, #8]
 80091a8:	691a      	ldr	r2, [r3, #16]
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	430a      	orrs	r2, r1
 80091b0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80091b2:	e023      	b.n	80091fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	68b9      	ldr	r1, [r7, #8]
 80091ba:	4618      	mov	r0, r3
 80091bc:	f000 fbf2 	bl	80099a4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80091ce:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80091de:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80091e6:	68bb      	ldr	r3, [r7, #8]
 80091e8:	691b      	ldr	r3, [r3, #16]
 80091ea:	021a      	lsls	r2, r3, #8
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	430a      	orrs	r2, r1
 80091f2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80091f4:	e002      	b.n	80091fc <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 80091f6:	2301      	movs	r3, #1
 80091f8:	75fb      	strb	r3, [r7, #23]
      break;
 80091fa:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	2200      	movs	r2, #0
 8009200:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009204:	7dfb      	ldrb	r3, [r7, #23]
}
 8009206:	4618      	mov	r0, r3
 8009208:	3718      	adds	r7, #24
 800920a:	46bd      	mov	sp, r7
 800920c:	bd80      	pop	{r7, pc}
 800920e:	bf00      	nop

08009210 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009210:	b580      	push	{r7, lr}
 8009212:	b084      	sub	sp, #16
 8009214:	af00      	add	r7, sp, #0
 8009216:	6078      	str	r0, [r7, #4]
 8009218:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800921a:	2300      	movs	r3, #0
 800921c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009224:	2b01      	cmp	r3, #1
 8009226:	d101      	bne.n	800922c <HAL_TIM_ConfigClockSource+0x1c>
 8009228:	2302      	movs	r3, #2
 800922a:	e0b6      	b.n	800939a <HAL_TIM_ConfigClockSource+0x18a>
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	2201      	movs	r2, #1
 8009230:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	2202      	movs	r2, #2
 8009238:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	689b      	ldr	r3, [r3, #8]
 8009242:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009244:	68bb      	ldr	r3, [r7, #8]
 8009246:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800924a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800924e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009250:	68bb      	ldr	r3, [r7, #8]
 8009252:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009256:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	68ba      	ldr	r2, [r7, #8]
 800925e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009260:	683b      	ldr	r3, [r7, #0]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009268:	d03e      	beq.n	80092e8 <HAL_TIM_ConfigClockSource+0xd8>
 800926a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800926e:	f200 8087 	bhi.w	8009380 <HAL_TIM_ConfigClockSource+0x170>
 8009272:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009276:	f000 8086 	beq.w	8009386 <HAL_TIM_ConfigClockSource+0x176>
 800927a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800927e:	d87f      	bhi.n	8009380 <HAL_TIM_ConfigClockSource+0x170>
 8009280:	2b70      	cmp	r3, #112	; 0x70
 8009282:	d01a      	beq.n	80092ba <HAL_TIM_ConfigClockSource+0xaa>
 8009284:	2b70      	cmp	r3, #112	; 0x70
 8009286:	d87b      	bhi.n	8009380 <HAL_TIM_ConfigClockSource+0x170>
 8009288:	2b60      	cmp	r3, #96	; 0x60
 800928a:	d050      	beq.n	800932e <HAL_TIM_ConfigClockSource+0x11e>
 800928c:	2b60      	cmp	r3, #96	; 0x60
 800928e:	d877      	bhi.n	8009380 <HAL_TIM_ConfigClockSource+0x170>
 8009290:	2b50      	cmp	r3, #80	; 0x50
 8009292:	d03c      	beq.n	800930e <HAL_TIM_ConfigClockSource+0xfe>
 8009294:	2b50      	cmp	r3, #80	; 0x50
 8009296:	d873      	bhi.n	8009380 <HAL_TIM_ConfigClockSource+0x170>
 8009298:	2b40      	cmp	r3, #64	; 0x40
 800929a:	d058      	beq.n	800934e <HAL_TIM_ConfigClockSource+0x13e>
 800929c:	2b40      	cmp	r3, #64	; 0x40
 800929e:	d86f      	bhi.n	8009380 <HAL_TIM_ConfigClockSource+0x170>
 80092a0:	2b30      	cmp	r3, #48	; 0x30
 80092a2:	d064      	beq.n	800936e <HAL_TIM_ConfigClockSource+0x15e>
 80092a4:	2b30      	cmp	r3, #48	; 0x30
 80092a6:	d86b      	bhi.n	8009380 <HAL_TIM_ConfigClockSource+0x170>
 80092a8:	2b20      	cmp	r3, #32
 80092aa:	d060      	beq.n	800936e <HAL_TIM_ConfigClockSource+0x15e>
 80092ac:	2b20      	cmp	r3, #32
 80092ae:	d867      	bhi.n	8009380 <HAL_TIM_ConfigClockSource+0x170>
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d05c      	beq.n	800936e <HAL_TIM_ConfigClockSource+0x15e>
 80092b4:	2b10      	cmp	r3, #16
 80092b6:	d05a      	beq.n	800936e <HAL_TIM_ConfigClockSource+0x15e>
 80092b8:	e062      	b.n	8009380 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	6818      	ldr	r0, [r3, #0]
 80092be:	683b      	ldr	r3, [r7, #0]
 80092c0:	6899      	ldr	r1, [r3, #8]
 80092c2:	683b      	ldr	r3, [r7, #0]
 80092c4:	685a      	ldr	r2, [r3, #4]
 80092c6:	683b      	ldr	r3, [r7, #0]
 80092c8:	68db      	ldr	r3, [r3, #12]
 80092ca:	f000 fc4b 	bl	8009b64 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	689b      	ldr	r3, [r3, #8]
 80092d4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80092d6:	68bb      	ldr	r3, [r7, #8]
 80092d8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80092dc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	68ba      	ldr	r2, [r7, #8]
 80092e4:	609a      	str	r2, [r3, #8]
      break;
 80092e6:	e04f      	b.n	8009388 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	6818      	ldr	r0, [r3, #0]
 80092ec:	683b      	ldr	r3, [r7, #0]
 80092ee:	6899      	ldr	r1, [r3, #8]
 80092f0:	683b      	ldr	r3, [r7, #0]
 80092f2:	685a      	ldr	r2, [r3, #4]
 80092f4:	683b      	ldr	r3, [r7, #0]
 80092f6:	68db      	ldr	r3, [r3, #12]
 80092f8:	f000 fc34 	bl	8009b64 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	689a      	ldr	r2, [r3, #8]
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800930a:	609a      	str	r2, [r3, #8]
      break;
 800930c:	e03c      	b.n	8009388 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	6818      	ldr	r0, [r3, #0]
 8009312:	683b      	ldr	r3, [r7, #0]
 8009314:	6859      	ldr	r1, [r3, #4]
 8009316:	683b      	ldr	r3, [r7, #0]
 8009318:	68db      	ldr	r3, [r3, #12]
 800931a:	461a      	mov	r2, r3
 800931c:	f000 fba8 	bl	8009a70 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	2150      	movs	r1, #80	; 0x50
 8009326:	4618      	mov	r0, r3
 8009328:	f000 fc01 	bl	8009b2e <TIM_ITRx_SetConfig>
      break;
 800932c:	e02c      	b.n	8009388 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	6818      	ldr	r0, [r3, #0]
 8009332:	683b      	ldr	r3, [r7, #0]
 8009334:	6859      	ldr	r1, [r3, #4]
 8009336:	683b      	ldr	r3, [r7, #0]
 8009338:	68db      	ldr	r3, [r3, #12]
 800933a:	461a      	mov	r2, r3
 800933c:	f000 fbc7 	bl	8009ace <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	2160      	movs	r1, #96	; 0x60
 8009346:	4618      	mov	r0, r3
 8009348:	f000 fbf1 	bl	8009b2e <TIM_ITRx_SetConfig>
      break;
 800934c:	e01c      	b.n	8009388 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	6818      	ldr	r0, [r3, #0]
 8009352:	683b      	ldr	r3, [r7, #0]
 8009354:	6859      	ldr	r1, [r3, #4]
 8009356:	683b      	ldr	r3, [r7, #0]
 8009358:	68db      	ldr	r3, [r3, #12]
 800935a:	461a      	mov	r2, r3
 800935c:	f000 fb88 	bl	8009a70 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	2140      	movs	r1, #64	; 0x40
 8009366:	4618      	mov	r0, r3
 8009368:	f000 fbe1 	bl	8009b2e <TIM_ITRx_SetConfig>
      break;
 800936c:	e00c      	b.n	8009388 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681a      	ldr	r2, [r3, #0]
 8009372:	683b      	ldr	r3, [r7, #0]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	4619      	mov	r1, r3
 8009378:	4610      	mov	r0, r2
 800937a:	f000 fbd8 	bl	8009b2e <TIM_ITRx_SetConfig>
      break;
 800937e:	e003      	b.n	8009388 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8009380:	2301      	movs	r3, #1
 8009382:	73fb      	strb	r3, [r7, #15]
      break;
 8009384:	e000      	b.n	8009388 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8009386:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	2201      	movs	r2, #1
 800938c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	2200      	movs	r2, #0
 8009394:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009398:	7bfb      	ldrb	r3, [r7, #15]
}
 800939a:	4618      	mov	r0, r3
 800939c:	3710      	adds	r7, #16
 800939e:	46bd      	mov	sp, r7
 80093a0:	bd80      	pop	{r7, pc}
	...

080093a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80093a4:	b480      	push	{r7}
 80093a6:	b085      	sub	sp, #20
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	6078      	str	r0, [r7, #4]
 80093ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	4a3c      	ldr	r2, [pc, #240]	; (80094a8 <TIM_Base_SetConfig+0x104>)
 80093b8:	4293      	cmp	r3, r2
 80093ba:	d00f      	beq.n	80093dc <TIM_Base_SetConfig+0x38>
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093c2:	d00b      	beq.n	80093dc <TIM_Base_SetConfig+0x38>
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	4a39      	ldr	r2, [pc, #228]	; (80094ac <TIM_Base_SetConfig+0x108>)
 80093c8:	4293      	cmp	r3, r2
 80093ca:	d007      	beq.n	80093dc <TIM_Base_SetConfig+0x38>
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	4a38      	ldr	r2, [pc, #224]	; (80094b0 <TIM_Base_SetConfig+0x10c>)
 80093d0:	4293      	cmp	r3, r2
 80093d2:	d003      	beq.n	80093dc <TIM_Base_SetConfig+0x38>
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	4a37      	ldr	r2, [pc, #220]	; (80094b4 <TIM_Base_SetConfig+0x110>)
 80093d8:	4293      	cmp	r3, r2
 80093da:	d108      	bne.n	80093ee <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80093e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80093e4:	683b      	ldr	r3, [r7, #0]
 80093e6:	685b      	ldr	r3, [r3, #4]
 80093e8:	68fa      	ldr	r2, [r7, #12]
 80093ea:	4313      	orrs	r3, r2
 80093ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	4a2d      	ldr	r2, [pc, #180]	; (80094a8 <TIM_Base_SetConfig+0x104>)
 80093f2:	4293      	cmp	r3, r2
 80093f4:	d01b      	beq.n	800942e <TIM_Base_SetConfig+0x8a>
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093fc:	d017      	beq.n	800942e <TIM_Base_SetConfig+0x8a>
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	4a2a      	ldr	r2, [pc, #168]	; (80094ac <TIM_Base_SetConfig+0x108>)
 8009402:	4293      	cmp	r3, r2
 8009404:	d013      	beq.n	800942e <TIM_Base_SetConfig+0x8a>
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	4a29      	ldr	r2, [pc, #164]	; (80094b0 <TIM_Base_SetConfig+0x10c>)
 800940a:	4293      	cmp	r3, r2
 800940c:	d00f      	beq.n	800942e <TIM_Base_SetConfig+0x8a>
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	4a28      	ldr	r2, [pc, #160]	; (80094b4 <TIM_Base_SetConfig+0x110>)
 8009412:	4293      	cmp	r3, r2
 8009414:	d00b      	beq.n	800942e <TIM_Base_SetConfig+0x8a>
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	4a27      	ldr	r2, [pc, #156]	; (80094b8 <TIM_Base_SetConfig+0x114>)
 800941a:	4293      	cmp	r3, r2
 800941c:	d007      	beq.n	800942e <TIM_Base_SetConfig+0x8a>
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	4a26      	ldr	r2, [pc, #152]	; (80094bc <TIM_Base_SetConfig+0x118>)
 8009422:	4293      	cmp	r3, r2
 8009424:	d003      	beq.n	800942e <TIM_Base_SetConfig+0x8a>
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	4a25      	ldr	r2, [pc, #148]	; (80094c0 <TIM_Base_SetConfig+0x11c>)
 800942a:	4293      	cmp	r3, r2
 800942c:	d108      	bne.n	8009440 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009434:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009436:	683b      	ldr	r3, [r7, #0]
 8009438:	68db      	ldr	r3, [r3, #12]
 800943a:	68fa      	ldr	r2, [r7, #12]
 800943c:	4313      	orrs	r3, r2
 800943e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009446:	683b      	ldr	r3, [r7, #0]
 8009448:	695b      	ldr	r3, [r3, #20]
 800944a:	4313      	orrs	r3, r2
 800944c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	68fa      	ldr	r2, [r7, #12]
 8009452:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009454:	683b      	ldr	r3, [r7, #0]
 8009456:	689a      	ldr	r2, [r3, #8]
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800945c:	683b      	ldr	r3, [r7, #0]
 800945e:	681a      	ldr	r2, [r3, #0]
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	4a10      	ldr	r2, [pc, #64]	; (80094a8 <TIM_Base_SetConfig+0x104>)
 8009468:	4293      	cmp	r3, r2
 800946a:	d00f      	beq.n	800948c <TIM_Base_SetConfig+0xe8>
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	4a11      	ldr	r2, [pc, #68]	; (80094b4 <TIM_Base_SetConfig+0x110>)
 8009470:	4293      	cmp	r3, r2
 8009472:	d00b      	beq.n	800948c <TIM_Base_SetConfig+0xe8>
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	4a10      	ldr	r2, [pc, #64]	; (80094b8 <TIM_Base_SetConfig+0x114>)
 8009478:	4293      	cmp	r3, r2
 800947a:	d007      	beq.n	800948c <TIM_Base_SetConfig+0xe8>
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	4a0f      	ldr	r2, [pc, #60]	; (80094bc <TIM_Base_SetConfig+0x118>)
 8009480:	4293      	cmp	r3, r2
 8009482:	d003      	beq.n	800948c <TIM_Base_SetConfig+0xe8>
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	4a0e      	ldr	r2, [pc, #56]	; (80094c0 <TIM_Base_SetConfig+0x11c>)
 8009488:	4293      	cmp	r3, r2
 800948a:	d103      	bne.n	8009494 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800948c:	683b      	ldr	r3, [r7, #0]
 800948e:	691a      	ldr	r2, [r3, #16]
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	2201      	movs	r2, #1
 8009498:	615a      	str	r2, [r3, #20]
}
 800949a:	bf00      	nop
 800949c:	3714      	adds	r7, #20
 800949e:	46bd      	mov	sp, r7
 80094a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a4:	4770      	bx	lr
 80094a6:	bf00      	nop
 80094a8:	40012c00 	.word	0x40012c00
 80094ac:	40000400 	.word	0x40000400
 80094b0:	40000800 	.word	0x40000800
 80094b4:	40013400 	.word	0x40013400
 80094b8:	40014000 	.word	0x40014000
 80094bc:	40014400 	.word	0x40014400
 80094c0:	40014800 	.word	0x40014800

080094c4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80094c4:	b480      	push	{r7}
 80094c6:	b087      	sub	sp, #28
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	6078      	str	r0, [r7, #4]
 80094cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	6a1b      	ldr	r3, [r3, #32]
 80094d2:	f023 0201 	bic.w	r2, r3, #1
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	6a1b      	ldr	r3, [r3, #32]
 80094de:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	685b      	ldr	r3, [r3, #4]
 80094e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	699b      	ldr	r3, [r3, #24]
 80094ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80094f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80094f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	f023 0303 	bic.w	r3, r3, #3
 80094fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009500:	683b      	ldr	r3, [r7, #0]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	68fa      	ldr	r2, [r7, #12]
 8009506:	4313      	orrs	r3, r2
 8009508:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800950a:	697b      	ldr	r3, [r7, #20]
 800950c:	f023 0302 	bic.w	r3, r3, #2
 8009510:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009512:	683b      	ldr	r3, [r7, #0]
 8009514:	689b      	ldr	r3, [r3, #8]
 8009516:	697a      	ldr	r2, [r7, #20]
 8009518:	4313      	orrs	r3, r2
 800951a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	4a2c      	ldr	r2, [pc, #176]	; (80095d0 <TIM_OC1_SetConfig+0x10c>)
 8009520:	4293      	cmp	r3, r2
 8009522:	d00f      	beq.n	8009544 <TIM_OC1_SetConfig+0x80>
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	4a2b      	ldr	r2, [pc, #172]	; (80095d4 <TIM_OC1_SetConfig+0x110>)
 8009528:	4293      	cmp	r3, r2
 800952a:	d00b      	beq.n	8009544 <TIM_OC1_SetConfig+0x80>
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	4a2a      	ldr	r2, [pc, #168]	; (80095d8 <TIM_OC1_SetConfig+0x114>)
 8009530:	4293      	cmp	r3, r2
 8009532:	d007      	beq.n	8009544 <TIM_OC1_SetConfig+0x80>
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	4a29      	ldr	r2, [pc, #164]	; (80095dc <TIM_OC1_SetConfig+0x118>)
 8009538:	4293      	cmp	r3, r2
 800953a:	d003      	beq.n	8009544 <TIM_OC1_SetConfig+0x80>
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	4a28      	ldr	r2, [pc, #160]	; (80095e0 <TIM_OC1_SetConfig+0x11c>)
 8009540:	4293      	cmp	r3, r2
 8009542:	d10c      	bne.n	800955e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009544:	697b      	ldr	r3, [r7, #20]
 8009546:	f023 0308 	bic.w	r3, r3, #8
 800954a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800954c:	683b      	ldr	r3, [r7, #0]
 800954e:	68db      	ldr	r3, [r3, #12]
 8009550:	697a      	ldr	r2, [r7, #20]
 8009552:	4313      	orrs	r3, r2
 8009554:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009556:	697b      	ldr	r3, [r7, #20]
 8009558:	f023 0304 	bic.w	r3, r3, #4
 800955c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	4a1b      	ldr	r2, [pc, #108]	; (80095d0 <TIM_OC1_SetConfig+0x10c>)
 8009562:	4293      	cmp	r3, r2
 8009564:	d00f      	beq.n	8009586 <TIM_OC1_SetConfig+0xc2>
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	4a1a      	ldr	r2, [pc, #104]	; (80095d4 <TIM_OC1_SetConfig+0x110>)
 800956a:	4293      	cmp	r3, r2
 800956c:	d00b      	beq.n	8009586 <TIM_OC1_SetConfig+0xc2>
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	4a19      	ldr	r2, [pc, #100]	; (80095d8 <TIM_OC1_SetConfig+0x114>)
 8009572:	4293      	cmp	r3, r2
 8009574:	d007      	beq.n	8009586 <TIM_OC1_SetConfig+0xc2>
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	4a18      	ldr	r2, [pc, #96]	; (80095dc <TIM_OC1_SetConfig+0x118>)
 800957a:	4293      	cmp	r3, r2
 800957c:	d003      	beq.n	8009586 <TIM_OC1_SetConfig+0xc2>
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	4a17      	ldr	r2, [pc, #92]	; (80095e0 <TIM_OC1_SetConfig+0x11c>)
 8009582:	4293      	cmp	r3, r2
 8009584:	d111      	bne.n	80095aa <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009586:	693b      	ldr	r3, [r7, #16]
 8009588:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800958c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800958e:	693b      	ldr	r3, [r7, #16]
 8009590:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009594:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009596:	683b      	ldr	r3, [r7, #0]
 8009598:	695b      	ldr	r3, [r3, #20]
 800959a:	693a      	ldr	r2, [r7, #16]
 800959c:	4313      	orrs	r3, r2
 800959e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80095a0:	683b      	ldr	r3, [r7, #0]
 80095a2:	699b      	ldr	r3, [r3, #24]
 80095a4:	693a      	ldr	r2, [r7, #16]
 80095a6:	4313      	orrs	r3, r2
 80095a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	693a      	ldr	r2, [r7, #16]
 80095ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	68fa      	ldr	r2, [r7, #12]
 80095b4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80095b6:	683b      	ldr	r3, [r7, #0]
 80095b8:	685a      	ldr	r2, [r3, #4]
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	697a      	ldr	r2, [r7, #20]
 80095c2:	621a      	str	r2, [r3, #32]
}
 80095c4:	bf00      	nop
 80095c6:	371c      	adds	r7, #28
 80095c8:	46bd      	mov	sp, r7
 80095ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ce:	4770      	bx	lr
 80095d0:	40012c00 	.word	0x40012c00
 80095d4:	40013400 	.word	0x40013400
 80095d8:	40014000 	.word	0x40014000
 80095dc:	40014400 	.word	0x40014400
 80095e0:	40014800 	.word	0x40014800

080095e4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80095e4:	b480      	push	{r7}
 80095e6:	b087      	sub	sp, #28
 80095e8:	af00      	add	r7, sp, #0
 80095ea:	6078      	str	r0, [r7, #4]
 80095ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	6a1b      	ldr	r3, [r3, #32]
 80095f2:	f023 0210 	bic.w	r2, r3, #16
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	6a1b      	ldr	r3, [r3, #32]
 80095fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	685b      	ldr	r3, [r3, #4]
 8009604:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	699b      	ldr	r3, [r3, #24]
 800960a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009612:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009616:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800961e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009620:	683b      	ldr	r3, [r7, #0]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	021b      	lsls	r3, r3, #8
 8009626:	68fa      	ldr	r2, [r7, #12]
 8009628:	4313      	orrs	r3, r2
 800962a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800962c:	697b      	ldr	r3, [r7, #20]
 800962e:	f023 0320 	bic.w	r3, r3, #32
 8009632:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009634:	683b      	ldr	r3, [r7, #0]
 8009636:	689b      	ldr	r3, [r3, #8]
 8009638:	011b      	lsls	r3, r3, #4
 800963a:	697a      	ldr	r2, [r7, #20]
 800963c:	4313      	orrs	r3, r2
 800963e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	4a28      	ldr	r2, [pc, #160]	; (80096e4 <TIM_OC2_SetConfig+0x100>)
 8009644:	4293      	cmp	r3, r2
 8009646:	d003      	beq.n	8009650 <TIM_OC2_SetConfig+0x6c>
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	4a27      	ldr	r2, [pc, #156]	; (80096e8 <TIM_OC2_SetConfig+0x104>)
 800964c:	4293      	cmp	r3, r2
 800964e:	d10d      	bne.n	800966c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009650:	697b      	ldr	r3, [r7, #20]
 8009652:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009656:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009658:	683b      	ldr	r3, [r7, #0]
 800965a:	68db      	ldr	r3, [r3, #12]
 800965c:	011b      	lsls	r3, r3, #4
 800965e:	697a      	ldr	r2, [r7, #20]
 8009660:	4313      	orrs	r3, r2
 8009662:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009664:	697b      	ldr	r3, [r7, #20]
 8009666:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800966a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	4a1d      	ldr	r2, [pc, #116]	; (80096e4 <TIM_OC2_SetConfig+0x100>)
 8009670:	4293      	cmp	r3, r2
 8009672:	d00f      	beq.n	8009694 <TIM_OC2_SetConfig+0xb0>
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	4a1c      	ldr	r2, [pc, #112]	; (80096e8 <TIM_OC2_SetConfig+0x104>)
 8009678:	4293      	cmp	r3, r2
 800967a:	d00b      	beq.n	8009694 <TIM_OC2_SetConfig+0xb0>
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	4a1b      	ldr	r2, [pc, #108]	; (80096ec <TIM_OC2_SetConfig+0x108>)
 8009680:	4293      	cmp	r3, r2
 8009682:	d007      	beq.n	8009694 <TIM_OC2_SetConfig+0xb0>
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	4a1a      	ldr	r2, [pc, #104]	; (80096f0 <TIM_OC2_SetConfig+0x10c>)
 8009688:	4293      	cmp	r3, r2
 800968a:	d003      	beq.n	8009694 <TIM_OC2_SetConfig+0xb0>
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	4a19      	ldr	r2, [pc, #100]	; (80096f4 <TIM_OC2_SetConfig+0x110>)
 8009690:	4293      	cmp	r3, r2
 8009692:	d113      	bne.n	80096bc <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009694:	693b      	ldr	r3, [r7, #16]
 8009696:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800969a:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800969c:	693b      	ldr	r3, [r7, #16]
 800969e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80096a2:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80096a4:	683b      	ldr	r3, [r7, #0]
 80096a6:	695b      	ldr	r3, [r3, #20]
 80096a8:	009b      	lsls	r3, r3, #2
 80096aa:	693a      	ldr	r2, [r7, #16]
 80096ac:	4313      	orrs	r3, r2
 80096ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80096b0:	683b      	ldr	r3, [r7, #0]
 80096b2:	699b      	ldr	r3, [r3, #24]
 80096b4:	009b      	lsls	r3, r3, #2
 80096b6:	693a      	ldr	r2, [r7, #16]
 80096b8:	4313      	orrs	r3, r2
 80096ba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	693a      	ldr	r2, [r7, #16]
 80096c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	68fa      	ldr	r2, [r7, #12]
 80096c6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80096c8:	683b      	ldr	r3, [r7, #0]
 80096ca:	685a      	ldr	r2, [r3, #4]
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	697a      	ldr	r2, [r7, #20]
 80096d4:	621a      	str	r2, [r3, #32]
}
 80096d6:	bf00      	nop
 80096d8:	371c      	adds	r7, #28
 80096da:	46bd      	mov	sp, r7
 80096dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e0:	4770      	bx	lr
 80096e2:	bf00      	nop
 80096e4:	40012c00 	.word	0x40012c00
 80096e8:	40013400 	.word	0x40013400
 80096ec:	40014000 	.word	0x40014000
 80096f0:	40014400 	.word	0x40014400
 80096f4:	40014800 	.word	0x40014800

080096f8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80096f8:	b480      	push	{r7}
 80096fa:	b087      	sub	sp, #28
 80096fc:	af00      	add	r7, sp, #0
 80096fe:	6078      	str	r0, [r7, #4]
 8009700:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	6a1b      	ldr	r3, [r3, #32]
 8009706:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	6a1b      	ldr	r3, [r3, #32]
 8009712:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	685b      	ldr	r3, [r3, #4]
 8009718:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	69db      	ldr	r3, [r3, #28]
 800971e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009726:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800972a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	f023 0303 	bic.w	r3, r3, #3
 8009732:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009734:	683b      	ldr	r3, [r7, #0]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	68fa      	ldr	r2, [r7, #12]
 800973a:	4313      	orrs	r3, r2
 800973c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800973e:	697b      	ldr	r3, [r7, #20]
 8009740:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009744:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009746:	683b      	ldr	r3, [r7, #0]
 8009748:	689b      	ldr	r3, [r3, #8]
 800974a:	021b      	lsls	r3, r3, #8
 800974c:	697a      	ldr	r2, [r7, #20]
 800974e:	4313      	orrs	r3, r2
 8009750:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	4a27      	ldr	r2, [pc, #156]	; (80097f4 <TIM_OC3_SetConfig+0xfc>)
 8009756:	4293      	cmp	r3, r2
 8009758:	d003      	beq.n	8009762 <TIM_OC3_SetConfig+0x6a>
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	4a26      	ldr	r2, [pc, #152]	; (80097f8 <TIM_OC3_SetConfig+0x100>)
 800975e:	4293      	cmp	r3, r2
 8009760:	d10d      	bne.n	800977e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009762:	697b      	ldr	r3, [r7, #20]
 8009764:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009768:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800976a:	683b      	ldr	r3, [r7, #0]
 800976c:	68db      	ldr	r3, [r3, #12]
 800976e:	021b      	lsls	r3, r3, #8
 8009770:	697a      	ldr	r2, [r7, #20]
 8009772:	4313      	orrs	r3, r2
 8009774:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009776:	697b      	ldr	r3, [r7, #20]
 8009778:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800977c:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	4a1c      	ldr	r2, [pc, #112]	; (80097f4 <TIM_OC3_SetConfig+0xfc>)
 8009782:	4293      	cmp	r3, r2
 8009784:	d00f      	beq.n	80097a6 <TIM_OC3_SetConfig+0xae>
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	4a1b      	ldr	r2, [pc, #108]	; (80097f8 <TIM_OC3_SetConfig+0x100>)
 800978a:	4293      	cmp	r3, r2
 800978c:	d00b      	beq.n	80097a6 <TIM_OC3_SetConfig+0xae>
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	4a1a      	ldr	r2, [pc, #104]	; (80097fc <TIM_OC3_SetConfig+0x104>)
 8009792:	4293      	cmp	r3, r2
 8009794:	d007      	beq.n	80097a6 <TIM_OC3_SetConfig+0xae>
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	4a19      	ldr	r2, [pc, #100]	; (8009800 <TIM_OC3_SetConfig+0x108>)
 800979a:	4293      	cmp	r3, r2
 800979c:	d003      	beq.n	80097a6 <TIM_OC3_SetConfig+0xae>
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	4a18      	ldr	r2, [pc, #96]	; (8009804 <TIM_OC3_SetConfig+0x10c>)
 80097a2:	4293      	cmp	r3, r2
 80097a4:	d113      	bne.n	80097ce <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80097a6:	693b      	ldr	r3, [r7, #16]
 80097a8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80097ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80097ae:	693b      	ldr	r3, [r7, #16]
 80097b0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80097b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80097b6:	683b      	ldr	r3, [r7, #0]
 80097b8:	695b      	ldr	r3, [r3, #20]
 80097ba:	011b      	lsls	r3, r3, #4
 80097bc:	693a      	ldr	r2, [r7, #16]
 80097be:	4313      	orrs	r3, r2
 80097c0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80097c2:	683b      	ldr	r3, [r7, #0]
 80097c4:	699b      	ldr	r3, [r3, #24]
 80097c6:	011b      	lsls	r3, r3, #4
 80097c8:	693a      	ldr	r2, [r7, #16]
 80097ca:	4313      	orrs	r3, r2
 80097cc:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	693a      	ldr	r2, [r7, #16]
 80097d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	68fa      	ldr	r2, [r7, #12]
 80097d8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80097da:	683b      	ldr	r3, [r7, #0]
 80097dc:	685a      	ldr	r2, [r3, #4]
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	697a      	ldr	r2, [r7, #20]
 80097e6:	621a      	str	r2, [r3, #32]
}
 80097e8:	bf00      	nop
 80097ea:	371c      	adds	r7, #28
 80097ec:	46bd      	mov	sp, r7
 80097ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f2:	4770      	bx	lr
 80097f4:	40012c00 	.word	0x40012c00
 80097f8:	40013400 	.word	0x40013400
 80097fc:	40014000 	.word	0x40014000
 8009800:	40014400 	.word	0x40014400
 8009804:	40014800 	.word	0x40014800

08009808 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009808:	b480      	push	{r7}
 800980a:	b087      	sub	sp, #28
 800980c:	af00      	add	r7, sp, #0
 800980e:	6078      	str	r0, [r7, #4]
 8009810:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	6a1b      	ldr	r3, [r3, #32]
 8009816:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	6a1b      	ldr	r3, [r3, #32]
 8009822:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	685b      	ldr	r3, [r3, #4]
 8009828:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	69db      	ldr	r3, [r3, #28]
 800982e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009836:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800983a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009842:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009844:	683b      	ldr	r3, [r7, #0]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	021b      	lsls	r3, r3, #8
 800984a:	68fa      	ldr	r2, [r7, #12]
 800984c:	4313      	orrs	r3, r2
 800984e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009850:	693b      	ldr	r3, [r7, #16]
 8009852:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009856:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009858:	683b      	ldr	r3, [r7, #0]
 800985a:	689b      	ldr	r3, [r3, #8]
 800985c:	031b      	lsls	r3, r3, #12
 800985e:	693a      	ldr	r2, [r7, #16]
 8009860:	4313      	orrs	r3, r2
 8009862:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	4a18      	ldr	r2, [pc, #96]	; (80098c8 <TIM_OC4_SetConfig+0xc0>)
 8009868:	4293      	cmp	r3, r2
 800986a:	d00f      	beq.n	800988c <TIM_OC4_SetConfig+0x84>
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	4a17      	ldr	r2, [pc, #92]	; (80098cc <TIM_OC4_SetConfig+0xc4>)
 8009870:	4293      	cmp	r3, r2
 8009872:	d00b      	beq.n	800988c <TIM_OC4_SetConfig+0x84>
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	4a16      	ldr	r2, [pc, #88]	; (80098d0 <TIM_OC4_SetConfig+0xc8>)
 8009878:	4293      	cmp	r3, r2
 800987a:	d007      	beq.n	800988c <TIM_OC4_SetConfig+0x84>
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	4a15      	ldr	r2, [pc, #84]	; (80098d4 <TIM_OC4_SetConfig+0xcc>)
 8009880:	4293      	cmp	r3, r2
 8009882:	d003      	beq.n	800988c <TIM_OC4_SetConfig+0x84>
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	4a14      	ldr	r2, [pc, #80]	; (80098d8 <TIM_OC4_SetConfig+0xd0>)
 8009888:	4293      	cmp	r3, r2
 800988a:	d109      	bne.n	80098a0 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800988c:	697b      	ldr	r3, [r7, #20]
 800988e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009892:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009894:	683b      	ldr	r3, [r7, #0]
 8009896:	695b      	ldr	r3, [r3, #20]
 8009898:	019b      	lsls	r3, r3, #6
 800989a:	697a      	ldr	r2, [r7, #20]
 800989c:	4313      	orrs	r3, r2
 800989e:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	697a      	ldr	r2, [r7, #20]
 80098a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	68fa      	ldr	r2, [r7, #12]
 80098aa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80098ac:	683b      	ldr	r3, [r7, #0]
 80098ae:	685a      	ldr	r2, [r3, #4]
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	693a      	ldr	r2, [r7, #16]
 80098b8:	621a      	str	r2, [r3, #32]
}
 80098ba:	bf00      	nop
 80098bc:	371c      	adds	r7, #28
 80098be:	46bd      	mov	sp, r7
 80098c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c4:	4770      	bx	lr
 80098c6:	bf00      	nop
 80098c8:	40012c00 	.word	0x40012c00
 80098cc:	40013400 	.word	0x40013400
 80098d0:	40014000 	.word	0x40014000
 80098d4:	40014400 	.word	0x40014400
 80098d8:	40014800 	.word	0x40014800

080098dc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80098dc:	b480      	push	{r7}
 80098de:	b087      	sub	sp, #28
 80098e0:	af00      	add	r7, sp, #0
 80098e2:	6078      	str	r0, [r7, #4]
 80098e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	6a1b      	ldr	r3, [r3, #32]
 80098ea:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	6a1b      	ldr	r3, [r3, #32]
 80098f6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	685b      	ldr	r3, [r3, #4]
 80098fc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009902:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800990a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800990e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009910:	683b      	ldr	r3, [r7, #0]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	68fa      	ldr	r2, [r7, #12]
 8009916:	4313      	orrs	r3, r2
 8009918:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800991a:	693b      	ldr	r3, [r7, #16]
 800991c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8009920:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009922:	683b      	ldr	r3, [r7, #0]
 8009924:	689b      	ldr	r3, [r3, #8]
 8009926:	041b      	lsls	r3, r3, #16
 8009928:	693a      	ldr	r2, [r7, #16]
 800992a:	4313      	orrs	r3, r2
 800992c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	4a17      	ldr	r2, [pc, #92]	; (8009990 <TIM_OC5_SetConfig+0xb4>)
 8009932:	4293      	cmp	r3, r2
 8009934:	d00f      	beq.n	8009956 <TIM_OC5_SetConfig+0x7a>
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	4a16      	ldr	r2, [pc, #88]	; (8009994 <TIM_OC5_SetConfig+0xb8>)
 800993a:	4293      	cmp	r3, r2
 800993c:	d00b      	beq.n	8009956 <TIM_OC5_SetConfig+0x7a>
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	4a15      	ldr	r2, [pc, #84]	; (8009998 <TIM_OC5_SetConfig+0xbc>)
 8009942:	4293      	cmp	r3, r2
 8009944:	d007      	beq.n	8009956 <TIM_OC5_SetConfig+0x7a>
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	4a14      	ldr	r2, [pc, #80]	; (800999c <TIM_OC5_SetConfig+0xc0>)
 800994a:	4293      	cmp	r3, r2
 800994c:	d003      	beq.n	8009956 <TIM_OC5_SetConfig+0x7a>
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	4a13      	ldr	r2, [pc, #76]	; (80099a0 <TIM_OC5_SetConfig+0xc4>)
 8009952:	4293      	cmp	r3, r2
 8009954:	d109      	bne.n	800996a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009956:	697b      	ldr	r3, [r7, #20]
 8009958:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800995c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800995e:	683b      	ldr	r3, [r7, #0]
 8009960:	695b      	ldr	r3, [r3, #20]
 8009962:	021b      	lsls	r3, r3, #8
 8009964:	697a      	ldr	r2, [r7, #20]
 8009966:	4313      	orrs	r3, r2
 8009968:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	697a      	ldr	r2, [r7, #20]
 800996e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	68fa      	ldr	r2, [r7, #12]
 8009974:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009976:	683b      	ldr	r3, [r7, #0]
 8009978:	685a      	ldr	r2, [r3, #4]
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	693a      	ldr	r2, [r7, #16]
 8009982:	621a      	str	r2, [r3, #32]
}
 8009984:	bf00      	nop
 8009986:	371c      	adds	r7, #28
 8009988:	46bd      	mov	sp, r7
 800998a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800998e:	4770      	bx	lr
 8009990:	40012c00 	.word	0x40012c00
 8009994:	40013400 	.word	0x40013400
 8009998:	40014000 	.word	0x40014000
 800999c:	40014400 	.word	0x40014400
 80099a0:	40014800 	.word	0x40014800

080099a4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80099a4:	b480      	push	{r7}
 80099a6:	b087      	sub	sp, #28
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	6078      	str	r0, [r7, #4]
 80099ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	6a1b      	ldr	r3, [r3, #32]
 80099b2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	6a1b      	ldr	r3, [r3, #32]
 80099be:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	685b      	ldr	r3, [r3, #4]
 80099c4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80099ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80099d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80099d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80099d8:	683b      	ldr	r3, [r7, #0]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	021b      	lsls	r3, r3, #8
 80099de:	68fa      	ldr	r2, [r7, #12]
 80099e0:	4313      	orrs	r3, r2
 80099e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80099e4:	693b      	ldr	r3, [r7, #16]
 80099e6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80099ea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80099ec:	683b      	ldr	r3, [r7, #0]
 80099ee:	689b      	ldr	r3, [r3, #8]
 80099f0:	051b      	lsls	r3, r3, #20
 80099f2:	693a      	ldr	r2, [r7, #16]
 80099f4:	4313      	orrs	r3, r2
 80099f6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	4a18      	ldr	r2, [pc, #96]	; (8009a5c <TIM_OC6_SetConfig+0xb8>)
 80099fc:	4293      	cmp	r3, r2
 80099fe:	d00f      	beq.n	8009a20 <TIM_OC6_SetConfig+0x7c>
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	4a17      	ldr	r2, [pc, #92]	; (8009a60 <TIM_OC6_SetConfig+0xbc>)
 8009a04:	4293      	cmp	r3, r2
 8009a06:	d00b      	beq.n	8009a20 <TIM_OC6_SetConfig+0x7c>
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	4a16      	ldr	r2, [pc, #88]	; (8009a64 <TIM_OC6_SetConfig+0xc0>)
 8009a0c:	4293      	cmp	r3, r2
 8009a0e:	d007      	beq.n	8009a20 <TIM_OC6_SetConfig+0x7c>
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	4a15      	ldr	r2, [pc, #84]	; (8009a68 <TIM_OC6_SetConfig+0xc4>)
 8009a14:	4293      	cmp	r3, r2
 8009a16:	d003      	beq.n	8009a20 <TIM_OC6_SetConfig+0x7c>
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	4a14      	ldr	r2, [pc, #80]	; (8009a6c <TIM_OC6_SetConfig+0xc8>)
 8009a1c:	4293      	cmp	r3, r2
 8009a1e:	d109      	bne.n	8009a34 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009a20:	697b      	ldr	r3, [r7, #20]
 8009a22:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009a26:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009a28:	683b      	ldr	r3, [r7, #0]
 8009a2a:	695b      	ldr	r3, [r3, #20]
 8009a2c:	029b      	lsls	r3, r3, #10
 8009a2e:	697a      	ldr	r2, [r7, #20]
 8009a30:	4313      	orrs	r3, r2
 8009a32:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	697a      	ldr	r2, [r7, #20]
 8009a38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	68fa      	ldr	r2, [r7, #12]
 8009a3e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009a40:	683b      	ldr	r3, [r7, #0]
 8009a42:	685a      	ldr	r2, [r3, #4]
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	693a      	ldr	r2, [r7, #16]
 8009a4c:	621a      	str	r2, [r3, #32]
}
 8009a4e:	bf00      	nop
 8009a50:	371c      	adds	r7, #28
 8009a52:	46bd      	mov	sp, r7
 8009a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a58:	4770      	bx	lr
 8009a5a:	bf00      	nop
 8009a5c:	40012c00 	.word	0x40012c00
 8009a60:	40013400 	.word	0x40013400
 8009a64:	40014000 	.word	0x40014000
 8009a68:	40014400 	.word	0x40014400
 8009a6c:	40014800 	.word	0x40014800

08009a70 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009a70:	b480      	push	{r7}
 8009a72:	b087      	sub	sp, #28
 8009a74:	af00      	add	r7, sp, #0
 8009a76:	60f8      	str	r0, [r7, #12]
 8009a78:	60b9      	str	r1, [r7, #8]
 8009a7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	6a1b      	ldr	r3, [r3, #32]
 8009a80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	6a1b      	ldr	r3, [r3, #32]
 8009a86:	f023 0201 	bic.w	r2, r3, #1
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	699b      	ldr	r3, [r3, #24]
 8009a92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009a94:	693b      	ldr	r3, [r7, #16]
 8009a96:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009a9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	011b      	lsls	r3, r3, #4
 8009aa0:	693a      	ldr	r2, [r7, #16]
 8009aa2:	4313      	orrs	r3, r2
 8009aa4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009aa6:	697b      	ldr	r3, [r7, #20]
 8009aa8:	f023 030a 	bic.w	r3, r3, #10
 8009aac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009aae:	697a      	ldr	r2, [r7, #20]
 8009ab0:	68bb      	ldr	r3, [r7, #8]
 8009ab2:	4313      	orrs	r3, r2
 8009ab4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	693a      	ldr	r2, [r7, #16]
 8009aba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	697a      	ldr	r2, [r7, #20]
 8009ac0:	621a      	str	r2, [r3, #32]
}
 8009ac2:	bf00      	nop
 8009ac4:	371c      	adds	r7, #28
 8009ac6:	46bd      	mov	sp, r7
 8009ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009acc:	4770      	bx	lr

08009ace <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009ace:	b480      	push	{r7}
 8009ad0:	b087      	sub	sp, #28
 8009ad2:	af00      	add	r7, sp, #0
 8009ad4:	60f8      	str	r0, [r7, #12]
 8009ad6:	60b9      	str	r1, [r7, #8]
 8009ad8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	6a1b      	ldr	r3, [r3, #32]
 8009ade:	f023 0210 	bic.w	r2, r3, #16
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	699b      	ldr	r3, [r3, #24]
 8009aea:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	6a1b      	ldr	r3, [r3, #32]
 8009af0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009af2:	697b      	ldr	r3, [r7, #20]
 8009af4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009af8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	031b      	lsls	r3, r3, #12
 8009afe:	697a      	ldr	r2, [r7, #20]
 8009b00:	4313      	orrs	r3, r2
 8009b02:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009b04:	693b      	ldr	r3, [r7, #16]
 8009b06:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009b0a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009b0c:	68bb      	ldr	r3, [r7, #8]
 8009b0e:	011b      	lsls	r3, r3, #4
 8009b10:	693a      	ldr	r2, [r7, #16]
 8009b12:	4313      	orrs	r3, r2
 8009b14:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	697a      	ldr	r2, [r7, #20]
 8009b1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	693a      	ldr	r2, [r7, #16]
 8009b20:	621a      	str	r2, [r3, #32]
}
 8009b22:	bf00      	nop
 8009b24:	371c      	adds	r7, #28
 8009b26:	46bd      	mov	sp, r7
 8009b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b2c:	4770      	bx	lr

08009b2e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009b2e:	b480      	push	{r7}
 8009b30:	b085      	sub	sp, #20
 8009b32:	af00      	add	r7, sp, #0
 8009b34:	6078      	str	r0, [r7, #4]
 8009b36:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	689b      	ldr	r3, [r3, #8]
 8009b3c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009b44:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009b46:	683a      	ldr	r2, [r7, #0]
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	4313      	orrs	r3, r2
 8009b4c:	f043 0307 	orr.w	r3, r3, #7
 8009b50:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	68fa      	ldr	r2, [r7, #12]
 8009b56:	609a      	str	r2, [r3, #8]
}
 8009b58:	bf00      	nop
 8009b5a:	3714      	adds	r7, #20
 8009b5c:	46bd      	mov	sp, r7
 8009b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b62:	4770      	bx	lr

08009b64 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009b64:	b480      	push	{r7}
 8009b66:	b087      	sub	sp, #28
 8009b68:	af00      	add	r7, sp, #0
 8009b6a:	60f8      	str	r0, [r7, #12]
 8009b6c:	60b9      	str	r1, [r7, #8]
 8009b6e:	607a      	str	r2, [r7, #4]
 8009b70:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	689b      	ldr	r3, [r3, #8]
 8009b76:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009b78:	697b      	ldr	r3, [r7, #20]
 8009b7a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009b7e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009b80:	683b      	ldr	r3, [r7, #0]
 8009b82:	021a      	lsls	r2, r3, #8
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	431a      	orrs	r2, r3
 8009b88:	68bb      	ldr	r3, [r7, #8]
 8009b8a:	4313      	orrs	r3, r2
 8009b8c:	697a      	ldr	r2, [r7, #20]
 8009b8e:	4313      	orrs	r3, r2
 8009b90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	697a      	ldr	r2, [r7, #20]
 8009b96:	609a      	str	r2, [r3, #8]
}
 8009b98:	bf00      	nop
 8009b9a:	371c      	adds	r7, #28
 8009b9c:	46bd      	mov	sp, r7
 8009b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba2:	4770      	bx	lr

08009ba4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009ba4:	b480      	push	{r7}
 8009ba6:	b087      	sub	sp, #28
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	60f8      	str	r0, [r7, #12]
 8009bac:	60b9      	str	r1, [r7, #8]
 8009bae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009bb0:	68bb      	ldr	r3, [r7, #8]
 8009bb2:	f003 031f 	and.w	r3, r3, #31
 8009bb6:	2201      	movs	r2, #1
 8009bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8009bbc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	6a1a      	ldr	r2, [r3, #32]
 8009bc2:	697b      	ldr	r3, [r7, #20]
 8009bc4:	43db      	mvns	r3, r3
 8009bc6:	401a      	ands	r2, r3
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	6a1a      	ldr	r2, [r3, #32]
 8009bd0:	68bb      	ldr	r3, [r7, #8]
 8009bd2:	f003 031f 	and.w	r3, r3, #31
 8009bd6:	6879      	ldr	r1, [r7, #4]
 8009bd8:	fa01 f303 	lsl.w	r3, r1, r3
 8009bdc:	431a      	orrs	r2, r3
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	621a      	str	r2, [r3, #32]
}
 8009be2:	bf00      	nop
 8009be4:	371c      	adds	r7, #28
 8009be6:	46bd      	mov	sp, r7
 8009be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bec:	4770      	bx	lr
	...

08009bf0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009bf0:	b480      	push	{r7}
 8009bf2:	b085      	sub	sp, #20
 8009bf4:	af00      	add	r7, sp, #0
 8009bf6:	6078      	str	r0, [r7, #4]
 8009bf8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009c00:	2b01      	cmp	r3, #1
 8009c02:	d101      	bne.n	8009c08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009c04:	2302      	movs	r3, #2
 8009c06:	e063      	b.n	8009cd0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	2201      	movs	r2, #1
 8009c0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	2202      	movs	r2, #2
 8009c14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	685b      	ldr	r3, [r3, #4]
 8009c1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	689b      	ldr	r3, [r3, #8]
 8009c26:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	4a2b      	ldr	r2, [pc, #172]	; (8009cdc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009c2e:	4293      	cmp	r3, r2
 8009c30:	d004      	beq.n	8009c3c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	4a2a      	ldr	r2, [pc, #168]	; (8009ce0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009c38:	4293      	cmp	r3, r2
 8009c3a:	d108      	bne.n	8009c4e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009c42:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009c44:	683b      	ldr	r3, [r7, #0]
 8009c46:	685b      	ldr	r3, [r3, #4]
 8009c48:	68fa      	ldr	r2, [r7, #12]
 8009c4a:	4313      	orrs	r3, r2
 8009c4c:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c54:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009c56:	683b      	ldr	r3, [r7, #0]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	68fa      	ldr	r2, [r7, #12]
 8009c5c:	4313      	orrs	r3, r2
 8009c5e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	68fa      	ldr	r2, [r7, #12]
 8009c66:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	4a1b      	ldr	r2, [pc, #108]	; (8009cdc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009c6e:	4293      	cmp	r3, r2
 8009c70:	d018      	beq.n	8009ca4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009c7a:	d013      	beq.n	8009ca4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	4a18      	ldr	r2, [pc, #96]	; (8009ce4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009c82:	4293      	cmp	r3, r2
 8009c84:	d00e      	beq.n	8009ca4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	4a17      	ldr	r2, [pc, #92]	; (8009ce8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8009c8c:	4293      	cmp	r3, r2
 8009c8e:	d009      	beq.n	8009ca4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	4a12      	ldr	r2, [pc, #72]	; (8009ce0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009c96:	4293      	cmp	r3, r2
 8009c98:	d004      	beq.n	8009ca4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	4a13      	ldr	r2, [pc, #76]	; (8009cec <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8009ca0:	4293      	cmp	r3, r2
 8009ca2:	d10c      	bne.n	8009cbe <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009ca4:	68bb      	ldr	r3, [r7, #8]
 8009ca6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009caa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009cac:	683b      	ldr	r3, [r7, #0]
 8009cae:	689b      	ldr	r3, [r3, #8]
 8009cb0:	68ba      	ldr	r2, [r7, #8]
 8009cb2:	4313      	orrs	r3, r2
 8009cb4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	68ba      	ldr	r2, [r7, #8]
 8009cbc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	2201      	movs	r2, #1
 8009cc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	2200      	movs	r2, #0
 8009cca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009cce:	2300      	movs	r3, #0
}
 8009cd0:	4618      	mov	r0, r3
 8009cd2:	3714      	adds	r7, #20
 8009cd4:	46bd      	mov	sp, r7
 8009cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cda:	4770      	bx	lr
 8009cdc:	40012c00 	.word	0x40012c00
 8009ce0:	40013400 	.word	0x40013400
 8009ce4:	40000400 	.word	0x40000400
 8009ce8:	40000800 	.word	0x40000800
 8009cec:	40014000 	.word	0x40014000

08009cf0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009cf0:	b580      	push	{r7, lr}
 8009cf2:	b082      	sub	sp, #8
 8009cf4:	af00      	add	r7, sp, #0
 8009cf6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d101      	bne.n	8009d02 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009cfe:	2301      	movs	r3, #1
 8009d00:	e040      	b.n	8009d84 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d106      	bne.n	8009d18 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	2200      	movs	r2, #0
 8009d0e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009d12:	6878      	ldr	r0, [r7, #4]
 8009d14:	f7fa f924 	bl	8003f60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	2224      	movs	r2, #36	; 0x24
 8009d1c:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	681a      	ldr	r2, [r3, #0]
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	f022 0201 	bic.w	r2, r2, #1
 8009d2c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009d2e:	6878      	ldr	r0, [r7, #4]
 8009d30:	f000 fbae 	bl	800a490 <UART_SetConfig>
 8009d34:	4603      	mov	r3, r0
 8009d36:	2b01      	cmp	r3, #1
 8009d38:	d101      	bne.n	8009d3e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8009d3a:	2301      	movs	r3, #1
 8009d3c:	e022      	b.n	8009d84 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d002      	beq.n	8009d4c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8009d46:	6878      	ldr	r0, [r7, #4]
 8009d48:	f000 fd76 	bl	800a838 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	685a      	ldr	r2, [r3, #4]
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009d5a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	689a      	ldr	r2, [r3, #8]
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009d6a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	681a      	ldr	r2, [r3, #0]
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	f042 0201 	orr.w	r2, r2, #1
 8009d7a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009d7c:	6878      	ldr	r0, [r7, #4]
 8009d7e:	f000 fdfd 	bl	800a97c <UART_CheckIdleState>
 8009d82:	4603      	mov	r3, r0
}
 8009d84:	4618      	mov	r0, r3
 8009d86:	3708      	adds	r7, #8
 8009d88:	46bd      	mov	sp, r7
 8009d8a:	bd80      	pop	{r7, pc}

08009d8c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8009d8c:	b580      	push	{r7, lr}
 8009d8e:	b08a      	sub	sp, #40	; 0x28
 8009d90:	af00      	add	r7, sp, #0
 8009d92:	60f8      	str	r0, [r7, #12]
 8009d94:	60b9      	str	r1, [r7, #8]
 8009d96:	4613      	mov	r3, r2
 8009d98:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009d9e:	2b20      	cmp	r3, #32
 8009da0:	d165      	bne.n	8009e6e <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 8009da2:	68bb      	ldr	r3, [r7, #8]
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d002      	beq.n	8009dae <HAL_UART_Transmit_DMA+0x22>
 8009da8:	88fb      	ldrh	r3, [r7, #6]
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d101      	bne.n	8009db2 <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 8009dae:	2301      	movs	r3, #1
 8009db0:	e05e      	b.n	8009e70 <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	68ba      	ldr	r2, [r7, #8]
 8009db6:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	88fa      	ldrh	r2, [r7, #6]
 8009dbc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	88fa      	ldrh	r2, [r7, #6]
 8009dc4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	2200      	movs	r2, #0
 8009dcc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	2221      	movs	r2, #33	; 0x21
 8009dd4:	67da      	str	r2, [r3, #124]	; 0x7c

    if (huart->hdmatx != NULL)
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d027      	beq.n	8009e2e <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009de2:	4a25      	ldr	r2, [pc, #148]	; (8009e78 <HAL_UART_Transmit_DMA+0xec>)
 8009de4:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009dea:	4a24      	ldr	r2, [pc, #144]	; (8009e7c <HAL_UART_Transmit_DMA+0xf0>)
 8009dec:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009df2:	4a23      	ldr	r2, [pc, #140]	; (8009e80 <HAL_UART_Transmit_DMA+0xf4>)
 8009df4:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009dfa:	2200      	movs	r2, #0
 8009dfc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	6f18      	ldr	r0, [r3, #112]	; 0x70
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009e06:	4619      	mov	r1, r3
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	3328      	adds	r3, #40	; 0x28
 8009e0e:	461a      	mov	r2, r3
 8009e10:	88fb      	ldrh	r3, [r7, #6]
 8009e12:	f7fc faf3 	bl	80063fc <HAL_DMA_Start_IT>
 8009e16:	4603      	mov	r3, r0
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d008      	beq.n	8009e2e <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	2210      	movs	r2, #16
 8009e20:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	2220      	movs	r2, #32
 8009e28:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_ERROR;
 8009e2a:	2301      	movs	r3, #1
 8009e2c:	e020      	b.n	8009e70 <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	2240      	movs	r2, #64	; 0x40
 8009e34:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	3308      	adds	r3, #8
 8009e3c:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e3e:	697b      	ldr	r3, [r7, #20]
 8009e40:	e853 3f00 	ldrex	r3, [r3]
 8009e44:	613b      	str	r3, [r7, #16]
   return(result);
 8009e46:	693b      	ldr	r3, [r7, #16]
 8009e48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009e4c:	627b      	str	r3, [r7, #36]	; 0x24
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	3308      	adds	r3, #8
 8009e54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e56:	623a      	str	r2, [r7, #32]
 8009e58:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e5a:	69f9      	ldr	r1, [r7, #28]
 8009e5c:	6a3a      	ldr	r2, [r7, #32]
 8009e5e:	e841 2300 	strex	r3, r2, [r1]
 8009e62:	61bb      	str	r3, [r7, #24]
   return(result);
 8009e64:	69bb      	ldr	r3, [r7, #24]
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d1e5      	bne.n	8009e36 <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 8009e6a:	2300      	movs	r3, #0
 8009e6c:	e000      	b.n	8009e70 <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 8009e6e:	2302      	movs	r3, #2
  }
}
 8009e70:	4618      	mov	r0, r3
 8009e72:	3728      	adds	r7, #40	; 0x28
 8009e74:	46bd      	mov	sp, r7
 8009e76:	bd80      	pop	{r7, pc}
 8009e78:	0800acaf 	.word	0x0800acaf
 8009e7c:	0800ad43 	.word	0x0800ad43
 8009e80:	0800ad5f 	.word	0x0800ad5f

08009e84 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009e84:	b580      	push	{r7, lr}
 8009e86:	b0ba      	sub	sp, #232	; 0xe8
 8009e88:	af00      	add	r7, sp, #0
 8009e8a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	69db      	ldr	r3, [r3, #28]
 8009e92:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	689b      	ldr	r3, [r3, #8]
 8009ea6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009eaa:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8009eae:	f640 030f 	movw	r3, #2063	; 0x80f
 8009eb2:	4013      	ands	r3, r2
 8009eb4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8009eb8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d115      	bne.n	8009eec <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8009ec0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009ec4:	f003 0320 	and.w	r3, r3, #32
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d00f      	beq.n	8009eec <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009ecc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009ed0:	f003 0320 	and.w	r3, r3, #32
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d009      	beq.n	8009eec <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	f000 82ab 	beq.w	800a438 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009ee6:	6878      	ldr	r0, [r7, #4]
 8009ee8:	4798      	blx	r3
      }
      return;
 8009eea:	e2a5      	b.n	800a438 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009eec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	f000 8117 	beq.w	800a124 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8009ef6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009efa:	f003 0301 	and.w	r3, r3, #1
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d106      	bne.n	8009f10 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8009f02:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8009f06:	4b85      	ldr	r3, [pc, #532]	; (800a11c <HAL_UART_IRQHandler+0x298>)
 8009f08:	4013      	ands	r3, r2
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	f000 810a 	beq.w	800a124 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009f10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009f14:	f003 0301 	and.w	r3, r3, #1
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d011      	beq.n	8009f40 <HAL_UART_IRQHandler+0xbc>
 8009f1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009f20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d00b      	beq.n	8009f40 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	2201      	movs	r2, #1
 8009f2e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009f36:	f043 0201 	orr.w	r2, r3, #1
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009f40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009f44:	f003 0302 	and.w	r3, r3, #2
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d011      	beq.n	8009f70 <HAL_UART_IRQHandler+0xec>
 8009f4c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009f50:	f003 0301 	and.w	r3, r3, #1
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d00b      	beq.n	8009f70 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	2202      	movs	r2, #2
 8009f5e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009f66:	f043 0204 	orr.w	r2, r3, #4
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009f70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009f74:	f003 0304 	and.w	r3, r3, #4
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d011      	beq.n	8009fa0 <HAL_UART_IRQHandler+0x11c>
 8009f7c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009f80:	f003 0301 	and.w	r3, r3, #1
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d00b      	beq.n	8009fa0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	2204      	movs	r2, #4
 8009f8e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009f96:	f043 0202 	orr.w	r2, r3, #2
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009fa0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009fa4:	f003 0308 	and.w	r3, r3, #8
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d017      	beq.n	8009fdc <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009fac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009fb0:	f003 0320 	and.w	r3, r3, #32
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d105      	bne.n	8009fc4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8009fb8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009fbc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d00b      	beq.n	8009fdc <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	2208      	movs	r2, #8
 8009fca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009fd2:	f043 0208 	orr.w	r2, r3, #8
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009fdc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009fe0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d012      	beq.n	800a00e <HAL_UART_IRQHandler+0x18a>
 8009fe8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009fec:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d00c      	beq.n	800a00e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009ffc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a004:	f043 0220 	orr.w	r2, r3, #32
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a014:	2b00      	cmp	r3, #0
 800a016:	f000 8211 	beq.w	800a43c <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800a01a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a01e:	f003 0320 	and.w	r3, r3, #32
 800a022:	2b00      	cmp	r3, #0
 800a024:	d00d      	beq.n	800a042 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800a026:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a02a:	f003 0320 	and.w	r3, r3, #32
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d007      	beq.n	800a042 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a036:	2b00      	cmp	r3, #0
 800a038:	d003      	beq.n	800a042 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a03e:	6878      	ldr	r0, [r7, #4]
 800a040:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a048:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	689b      	ldr	r3, [r3, #8]
 800a052:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a056:	2b40      	cmp	r3, #64	; 0x40
 800a058:	d005      	beq.n	800a066 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a05a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a05e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a062:	2b00      	cmp	r3, #0
 800a064:	d04f      	beq.n	800a106 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a066:	6878      	ldr	r0, [r7, #4]
 800a068:	f000 fdbd 	bl	800abe6 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	689b      	ldr	r3, [r3, #8]
 800a072:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a076:	2b40      	cmp	r3, #64	; 0x40
 800a078:	d141      	bne.n	800a0fe <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	3308      	adds	r3, #8
 800a080:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a084:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a088:	e853 3f00 	ldrex	r3, [r3]
 800a08c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800a090:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a094:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a098:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	3308      	adds	r3, #8
 800a0a2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800a0a6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800a0aa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0ae:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800a0b2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800a0b6:	e841 2300 	strex	r3, r2, [r1]
 800a0ba:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800a0be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d1d9      	bne.n	800a07a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d013      	beq.n	800a0f6 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a0d2:	4a13      	ldr	r2, [pc, #76]	; (800a120 <HAL_UART_IRQHandler+0x29c>)
 800a0d4:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a0da:	4618      	mov	r0, r3
 800a0dc:	f7fc fa26 	bl	800652c <HAL_DMA_Abort_IT>
 800a0e0:	4603      	mov	r3, r0
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d017      	beq.n	800a116 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a0ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a0ec:	687a      	ldr	r2, [r7, #4]
 800a0ee:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800a0f0:	4610      	mov	r0, r2
 800a0f2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a0f4:	e00f      	b.n	800a116 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a0f6:	6878      	ldr	r0, [r7, #4]
 800a0f8:	f000 f9b4 	bl	800a464 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a0fc:	e00b      	b.n	800a116 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a0fe:	6878      	ldr	r0, [r7, #4]
 800a100:	f000 f9b0 	bl	800a464 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a104:	e007      	b.n	800a116 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a106:	6878      	ldr	r0, [r7, #4]
 800a108:	f000 f9ac 	bl	800a464 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	2200      	movs	r2, #0
 800a110:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 800a114:	e192      	b.n	800a43c <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a116:	bf00      	nop
    return;
 800a118:	e190      	b.n	800a43c <HAL_UART_IRQHandler+0x5b8>
 800a11a:	bf00      	nop
 800a11c:	04000120 	.word	0x04000120
 800a120:	0800addd 	.word	0x0800addd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a128:	2b01      	cmp	r3, #1
 800a12a:	f040 814b 	bne.w	800a3c4 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a12e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a132:	f003 0310 	and.w	r3, r3, #16
 800a136:	2b00      	cmp	r3, #0
 800a138:	f000 8144 	beq.w	800a3c4 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a13c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a140:	f003 0310 	and.w	r3, r3, #16
 800a144:	2b00      	cmp	r3, #0
 800a146:	f000 813d 	beq.w	800a3c4 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	2210      	movs	r2, #16
 800a150:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	689b      	ldr	r3, [r3, #8]
 800a158:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a15c:	2b40      	cmp	r3, #64	; 0x40
 800a15e:	f040 80b5 	bne.w	800a2cc <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	685b      	ldr	r3, [r3, #4]
 800a16a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a16e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800a172:	2b00      	cmp	r3, #0
 800a174:	f000 8164 	beq.w	800a440 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800a17e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a182:	429a      	cmp	r2, r3
 800a184:	f080 815c 	bcs.w	800a440 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a18e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a196:	699b      	ldr	r3, [r3, #24]
 800a198:	2b20      	cmp	r3, #32
 800a19a:	f000 8086 	beq.w	800a2aa <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1a6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a1aa:	e853 3f00 	ldrex	r3, [r3]
 800a1ae:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800a1b2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a1b6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a1ba:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	461a      	mov	r2, r3
 800a1c4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800a1c8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800a1cc:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1d0:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800a1d4:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800a1d8:	e841 2300 	strex	r3, r2, [r1]
 800a1dc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800a1e0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d1da      	bne.n	800a19e <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	3308      	adds	r3, #8
 800a1ee:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1f0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a1f2:	e853 3f00 	ldrex	r3, [r3]
 800a1f6:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800a1f8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a1fa:	f023 0301 	bic.w	r3, r3, #1
 800a1fe:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	3308      	adds	r3, #8
 800a208:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800a20c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800a210:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a212:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800a214:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a218:	e841 2300 	strex	r3, r2, [r1]
 800a21c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800a21e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a220:	2b00      	cmp	r3, #0
 800a222:	d1e1      	bne.n	800a1e8 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	3308      	adds	r3, #8
 800a22a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a22c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a22e:	e853 3f00 	ldrex	r3, [r3]
 800a232:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800a234:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a236:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a23a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	3308      	adds	r3, #8
 800a244:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800a248:	66fa      	str	r2, [r7, #108]	; 0x6c
 800a24a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a24c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800a24e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a250:	e841 2300 	strex	r3, r2, [r1]
 800a254:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800a256:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d1e3      	bne.n	800a224 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	2220      	movs	r2, #32
 800a260:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	2200      	movs	r2, #0
 800a268:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a270:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a272:	e853 3f00 	ldrex	r3, [r3]
 800a276:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a278:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a27a:	f023 0310 	bic.w	r3, r3, #16
 800a27e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	461a      	mov	r2, r3
 800a288:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a28c:	65bb      	str	r3, [r7, #88]	; 0x58
 800a28e:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a290:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a292:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a294:	e841 2300 	strex	r3, r2, [r1]
 800a298:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a29a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d1e4      	bne.n	800a26a <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a2a4:	4618      	mov	r0, r3
 800a2a6:	f7fc f908 	bl	80064ba <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	2202      	movs	r2, #2
 800a2ae:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a2bc:	b29b      	uxth	r3, r3
 800a2be:	1ad3      	subs	r3, r2, r3
 800a2c0:	b29b      	uxth	r3, r3
 800a2c2:	4619      	mov	r1, r3
 800a2c4:	6878      	ldr	r0, [r7, #4]
 800a2c6:	f000 f8d7 	bl	800a478 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a2ca:	e0b9      	b.n	800a440 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a2d8:	b29b      	uxth	r3, r3
 800a2da:	1ad3      	subs	r3, r2, r3
 800a2dc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a2e6:	b29b      	uxth	r3, r3
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	f000 80ab 	beq.w	800a444 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 800a2ee:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	f000 80a6 	beq.w	800a444 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a300:	e853 3f00 	ldrex	r3, [r3]
 800a304:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a306:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a308:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a30c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	461a      	mov	r2, r3
 800a316:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800a31a:	647b      	str	r3, [r7, #68]	; 0x44
 800a31c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a31e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a320:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a322:	e841 2300 	strex	r3, r2, [r1]
 800a326:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a328:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d1e4      	bne.n	800a2f8 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	3308      	adds	r3, #8
 800a334:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a338:	e853 3f00 	ldrex	r3, [r3]
 800a33c:	623b      	str	r3, [r7, #32]
   return(result);
 800a33e:	6a3b      	ldr	r3, [r7, #32]
 800a340:	f023 0301 	bic.w	r3, r3, #1
 800a344:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	3308      	adds	r3, #8
 800a34e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a352:	633a      	str	r2, [r7, #48]	; 0x30
 800a354:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a356:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a358:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a35a:	e841 2300 	strex	r3, r2, [r1]
 800a35e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a360:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a362:	2b00      	cmp	r3, #0
 800a364:	d1e3      	bne.n	800a32e <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	2220      	movs	r2, #32
 800a36a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	2200      	movs	r2, #0
 800a372:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	2200      	movs	r2, #0
 800a378:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a380:	693b      	ldr	r3, [r7, #16]
 800a382:	e853 3f00 	ldrex	r3, [r3]
 800a386:	60fb      	str	r3, [r7, #12]
   return(result);
 800a388:	68fb      	ldr	r3, [r7, #12]
 800a38a:	f023 0310 	bic.w	r3, r3, #16
 800a38e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	461a      	mov	r2, r3
 800a398:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800a39c:	61fb      	str	r3, [r7, #28]
 800a39e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3a0:	69b9      	ldr	r1, [r7, #24]
 800a3a2:	69fa      	ldr	r2, [r7, #28]
 800a3a4:	e841 2300 	strex	r3, r2, [r1]
 800a3a8:	617b      	str	r3, [r7, #20]
   return(result);
 800a3aa:	697b      	ldr	r3, [r7, #20]
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d1e4      	bne.n	800a37a <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	2202      	movs	r2, #2
 800a3b4:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a3b6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a3ba:	4619      	mov	r1, r3
 800a3bc:	6878      	ldr	r0, [r7, #4]
 800a3be:	f000 f85b 	bl	800a478 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a3c2:	e03f      	b.n	800a444 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a3c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a3c8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d00e      	beq.n	800a3ee <HAL_UART_IRQHandler+0x56a>
 800a3d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a3d4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d008      	beq.n	800a3ee <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800a3e4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800a3e6:	6878      	ldr	r0, [r7, #4]
 800a3e8:	f000 fd38 	bl	800ae5c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a3ec:	e02d      	b.n	800a44a <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800a3ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a3f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d00e      	beq.n	800a418 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800a3fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a3fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a402:	2b00      	cmp	r3, #0
 800a404:	d008      	beq.n	800a418 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d01c      	beq.n	800a448 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a412:	6878      	ldr	r0, [r7, #4]
 800a414:	4798      	blx	r3
    }
    return;
 800a416:	e017      	b.n	800a448 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a418:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a41c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a420:	2b00      	cmp	r3, #0
 800a422:	d012      	beq.n	800a44a <HAL_UART_IRQHandler+0x5c6>
 800a424:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a428:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d00c      	beq.n	800a44a <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 800a430:	6878      	ldr	r0, [r7, #4]
 800a432:	f000 fce9 	bl	800ae08 <UART_EndTransmit_IT>
    return;
 800a436:	e008      	b.n	800a44a <HAL_UART_IRQHandler+0x5c6>
      return;
 800a438:	bf00      	nop
 800a43a:	e006      	b.n	800a44a <HAL_UART_IRQHandler+0x5c6>
    return;
 800a43c:	bf00      	nop
 800a43e:	e004      	b.n	800a44a <HAL_UART_IRQHandler+0x5c6>
      return;
 800a440:	bf00      	nop
 800a442:	e002      	b.n	800a44a <HAL_UART_IRQHandler+0x5c6>
      return;
 800a444:	bf00      	nop
 800a446:	e000      	b.n	800a44a <HAL_UART_IRQHandler+0x5c6>
    return;
 800a448:	bf00      	nop
  }

}
 800a44a:	37e8      	adds	r7, #232	; 0xe8
 800a44c:	46bd      	mov	sp, r7
 800a44e:	bd80      	pop	{r7, pc}

0800a450 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a450:	b480      	push	{r7}
 800a452:	b083      	sub	sp, #12
 800a454:	af00      	add	r7, sp, #0
 800a456:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800a458:	bf00      	nop
 800a45a:	370c      	adds	r7, #12
 800a45c:	46bd      	mov	sp, r7
 800a45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a462:	4770      	bx	lr

0800a464 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a464:	b480      	push	{r7}
 800a466:	b083      	sub	sp, #12
 800a468:	af00      	add	r7, sp, #0
 800a46a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a46c:	bf00      	nop
 800a46e:	370c      	adds	r7, #12
 800a470:	46bd      	mov	sp, r7
 800a472:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a476:	4770      	bx	lr

0800a478 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a478:	b480      	push	{r7}
 800a47a:	b083      	sub	sp, #12
 800a47c:	af00      	add	r7, sp, #0
 800a47e:	6078      	str	r0, [r7, #4]
 800a480:	460b      	mov	r3, r1
 800a482:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a484:	bf00      	nop
 800a486:	370c      	adds	r7, #12
 800a488:	46bd      	mov	sp, r7
 800a48a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a48e:	4770      	bx	lr

0800a490 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a490:	b580      	push	{r7, lr}
 800a492:	b088      	sub	sp, #32
 800a494:	af00      	add	r7, sp, #0
 800a496:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a498:	2300      	movs	r3, #0
 800a49a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	689a      	ldr	r2, [r3, #8]
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	691b      	ldr	r3, [r3, #16]
 800a4a4:	431a      	orrs	r2, r3
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	695b      	ldr	r3, [r3, #20]
 800a4aa:	431a      	orrs	r2, r3
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	69db      	ldr	r3, [r3, #28]
 800a4b0:	4313      	orrs	r3, r2
 800a4b2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800a4be:	f023 030c 	bic.w	r3, r3, #12
 800a4c2:	687a      	ldr	r2, [r7, #4]
 800a4c4:	6812      	ldr	r2, [r2, #0]
 800a4c6:	6979      	ldr	r1, [r7, #20]
 800a4c8:	430b      	orrs	r3, r1
 800a4ca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	685b      	ldr	r3, [r3, #4]
 800a4d2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	68da      	ldr	r2, [r3, #12]
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	430a      	orrs	r2, r1
 800a4e0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	699b      	ldr	r3, [r3, #24]
 800a4e6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	6a1b      	ldr	r3, [r3, #32]
 800a4ec:	697a      	ldr	r2, [r7, #20]
 800a4ee:	4313      	orrs	r3, r2
 800a4f0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	689b      	ldr	r3, [r3, #8]
 800a4f8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	697a      	ldr	r2, [r7, #20]
 800a502:	430a      	orrs	r2, r1
 800a504:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	4aa7      	ldr	r2, [pc, #668]	; (800a7a8 <UART_SetConfig+0x318>)
 800a50c:	4293      	cmp	r3, r2
 800a50e:	d120      	bne.n	800a552 <UART_SetConfig+0xc2>
 800a510:	4ba6      	ldr	r3, [pc, #664]	; (800a7ac <UART_SetConfig+0x31c>)
 800a512:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a514:	f003 0303 	and.w	r3, r3, #3
 800a518:	2b03      	cmp	r3, #3
 800a51a:	d817      	bhi.n	800a54c <UART_SetConfig+0xbc>
 800a51c:	a201      	add	r2, pc, #4	; (adr r2, 800a524 <UART_SetConfig+0x94>)
 800a51e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a522:	bf00      	nop
 800a524:	0800a535 	.word	0x0800a535
 800a528:	0800a541 	.word	0x0800a541
 800a52c:	0800a547 	.word	0x0800a547
 800a530:	0800a53b 	.word	0x0800a53b
 800a534:	2301      	movs	r3, #1
 800a536:	77fb      	strb	r3, [r7, #31]
 800a538:	e0b5      	b.n	800a6a6 <UART_SetConfig+0x216>
 800a53a:	2302      	movs	r3, #2
 800a53c:	77fb      	strb	r3, [r7, #31]
 800a53e:	e0b2      	b.n	800a6a6 <UART_SetConfig+0x216>
 800a540:	2304      	movs	r3, #4
 800a542:	77fb      	strb	r3, [r7, #31]
 800a544:	e0af      	b.n	800a6a6 <UART_SetConfig+0x216>
 800a546:	2308      	movs	r3, #8
 800a548:	77fb      	strb	r3, [r7, #31]
 800a54a:	e0ac      	b.n	800a6a6 <UART_SetConfig+0x216>
 800a54c:	2310      	movs	r3, #16
 800a54e:	77fb      	strb	r3, [r7, #31]
 800a550:	e0a9      	b.n	800a6a6 <UART_SetConfig+0x216>
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	4a96      	ldr	r2, [pc, #600]	; (800a7b0 <UART_SetConfig+0x320>)
 800a558:	4293      	cmp	r3, r2
 800a55a:	d124      	bne.n	800a5a6 <UART_SetConfig+0x116>
 800a55c:	4b93      	ldr	r3, [pc, #588]	; (800a7ac <UART_SetConfig+0x31c>)
 800a55e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a560:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800a564:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800a568:	d011      	beq.n	800a58e <UART_SetConfig+0xfe>
 800a56a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800a56e:	d817      	bhi.n	800a5a0 <UART_SetConfig+0x110>
 800a570:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a574:	d011      	beq.n	800a59a <UART_SetConfig+0x10a>
 800a576:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a57a:	d811      	bhi.n	800a5a0 <UART_SetConfig+0x110>
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d003      	beq.n	800a588 <UART_SetConfig+0xf8>
 800a580:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a584:	d006      	beq.n	800a594 <UART_SetConfig+0x104>
 800a586:	e00b      	b.n	800a5a0 <UART_SetConfig+0x110>
 800a588:	2300      	movs	r3, #0
 800a58a:	77fb      	strb	r3, [r7, #31]
 800a58c:	e08b      	b.n	800a6a6 <UART_SetConfig+0x216>
 800a58e:	2302      	movs	r3, #2
 800a590:	77fb      	strb	r3, [r7, #31]
 800a592:	e088      	b.n	800a6a6 <UART_SetConfig+0x216>
 800a594:	2304      	movs	r3, #4
 800a596:	77fb      	strb	r3, [r7, #31]
 800a598:	e085      	b.n	800a6a6 <UART_SetConfig+0x216>
 800a59a:	2308      	movs	r3, #8
 800a59c:	77fb      	strb	r3, [r7, #31]
 800a59e:	e082      	b.n	800a6a6 <UART_SetConfig+0x216>
 800a5a0:	2310      	movs	r3, #16
 800a5a2:	77fb      	strb	r3, [r7, #31]
 800a5a4:	e07f      	b.n	800a6a6 <UART_SetConfig+0x216>
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	4a82      	ldr	r2, [pc, #520]	; (800a7b4 <UART_SetConfig+0x324>)
 800a5ac:	4293      	cmp	r3, r2
 800a5ae:	d124      	bne.n	800a5fa <UART_SetConfig+0x16a>
 800a5b0:	4b7e      	ldr	r3, [pc, #504]	; (800a7ac <UART_SetConfig+0x31c>)
 800a5b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5b4:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800a5b8:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800a5bc:	d011      	beq.n	800a5e2 <UART_SetConfig+0x152>
 800a5be:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800a5c2:	d817      	bhi.n	800a5f4 <UART_SetConfig+0x164>
 800a5c4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800a5c8:	d011      	beq.n	800a5ee <UART_SetConfig+0x15e>
 800a5ca:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800a5ce:	d811      	bhi.n	800a5f4 <UART_SetConfig+0x164>
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d003      	beq.n	800a5dc <UART_SetConfig+0x14c>
 800a5d4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800a5d8:	d006      	beq.n	800a5e8 <UART_SetConfig+0x158>
 800a5da:	e00b      	b.n	800a5f4 <UART_SetConfig+0x164>
 800a5dc:	2300      	movs	r3, #0
 800a5de:	77fb      	strb	r3, [r7, #31]
 800a5e0:	e061      	b.n	800a6a6 <UART_SetConfig+0x216>
 800a5e2:	2302      	movs	r3, #2
 800a5e4:	77fb      	strb	r3, [r7, #31]
 800a5e6:	e05e      	b.n	800a6a6 <UART_SetConfig+0x216>
 800a5e8:	2304      	movs	r3, #4
 800a5ea:	77fb      	strb	r3, [r7, #31]
 800a5ec:	e05b      	b.n	800a6a6 <UART_SetConfig+0x216>
 800a5ee:	2308      	movs	r3, #8
 800a5f0:	77fb      	strb	r3, [r7, #31]
 800a5f2:	e058      	b.n	800a6a6 <UART_SetConfig+0x216>
 800a5f4:	2310      	movs	r3, #16
 800a5f6:	77fb      	strb	r3, [r7, #31]
 800a5f8:	e055      	b.n	800a6a6 <UART_SetConfig+0x216>
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	4a6e      	ldr	r2, [pc, #440]	; (800a7b8 <UART_SetConfig+0x328>)
 800a600:	4293      	cmp	r3, r2
 800a602:	d124      	bne.n	800a64e <UART_SetConfig+0x1be>
 800a604:	4b69      	ldr	r3, [pc, #420]	; (800a7ac <UART_SetConfig+0x31c>)
 800a606:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a608:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800a60c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a610:	d011      	beq.n	800a636 <UART_SetConfig+0x1a6>
 800a612:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a616:	d817      	bhi.n	800a648 <UART_SetConfig+0x1b8>
 800a618:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a61c:	d011      	beq.n	800a642 <UART_SetConfig+0x1b2>
 800a61e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a622:	d811      	bhi.n	800a648 <UART_SetConfig+0x1b8>
 800a624:	2b00      	cmp	r3, #0
 800a626:	d003      	beq.n	800a630 <UART_SetConfig+0x1a0>
 800a628:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a62c:	d006      	beq.n	800a63c <UART_SetConfig+0x1ac>
 800a62e:	e00b      	b.n	800a648 <UART_SetConfig+0x1b8>
 800a630:	2300      	movs	r3, #0
 800a632:	77fb      	strb	r3, [r7, #31]
 800a634:	e037      	b.n	800a6a6 <UART_SetConfig+0x216>
 800a636:	2302      	movs	r3, #2
 800a638:	77fb      	strb	r3, [r7, #31]
 800a63a:	e034      	b.n	800a6a6 <UART_SetConfig+0x216>
 800a63c:	2304      	movs	r3, #4
 800a63e:	77fb      	strb	r3, [r7, #31]
 800a640:	e031      	b.n	800a6a6 <UART_SetConfig+0x216>
 800a642:	2308      	movs	r3, #8
 800a644:	77fb      	strb	r3, [r7, #31]
 800a646:	e02e      	b.n	800a6a6 <UART_SetConfig+0x216>
 800a648:	2310      	movs	r3, #16
 800a64a:	77fb      	strb	r3, [r7, #31]
 800a64c:	e02b      	b.n	800a6a6 <UART_SetConfig+0x216>
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	4a5a      	ldr	r2, [pc, #360]	; (800a7bc <UART_SetConfig+0x32c>)
 800a654:	4293      	cmp	r3, r2
 800a656:	d124      	bne.n	800a6a2 <UART_SetConfig+0x212>
 800a658:	4b54      	ldr	r3, [pc, #336]	; (800a7ac <UART_SetConfig+0x31c>)
 800a65a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a65c:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800a660:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800a664:	d011      	beq.n	800a68a <UART_SetConfig+0x1fa>
 800a666:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800a66a:	d817      	bhi.n	800a69c <UART_SetConfig+0x20c>
 800a66c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a670:	d011      	beq.n	800a696 <UART_SetConfig+0x206>
 800a672:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a676:	d811      	bhi.n	800a69c <UART_SetConfig+0x20c>
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d003      	beq.n	800a684 <UART_SetConfig+0x1f4>
 800a67c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a680:	d006      	beq.n	800a690 <UART_SetConfig+0x200>
 800a682:	e00b      	b.n	800a69c <UART_SetConfig+0x20c>
 800a684:	2300      	movs	r3, #0
 800a686:	77fb      	strb	r3, [r7, #31]
 800a688:	e00d      	b.n	800a6a6 <UART_SetConfig+0x216>
 800a68a:	2302      	movs	r3, #2
 800a68c:	77fb      	strb	r3, [r7, #31]
 800a68e:	e00a      	b.n	800a6a6 <UART_SetConfig+0x216>
 800a690:	2304      	movs	r3, #4
 800a692:	77fb      	strb	r3, [r7, #31]
 800a694:	e007      	b.n	800a6a6 <UART_SetConfig+0x216>
 800a696:	2308      	movs	r3, #8
 800a698:	77fb      	strb	r3, [r7, #31]
 800a69a:	e004      	b.n	800a6a6 <UART_SetConfig+0x216>
 800a69c:	2310      	movs	r3, #16
 800a69e:	77fb      	strb	r3, [r7, #31]
 800a6a0:	e001      	b.n	800a6a6 <UART_SetConfig+0x216>
 800a6a2:	2310      	movs	r3, #16
 800a6a4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	69db      	ldr	r3, [r3, #28]
 800a6aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a6ae:	d15b      	bne.n	800a768 <UART_SetConfig+0x2d8>
  {
    switch (clocksource)
 800a6b0:	7ffb      	ldrb	r3, [r7, #31]
 800a6b2:	2b08      	cmp	r3, #8
 800a6b4:	d827      	bhi.n	800a706 <UART_SetConfig+0x276>
 800a6b6:	a201      	add	r2, pc, #4	; (adr r2, 800a6bc <UART_SetConfig+0x22c>)
 800a6b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6bc:	0800a6e1 	.word	0x0800a6e1
 800a6c0:	0800a6e9 	.word	0x0800a6e9
 800a6c4:	0800a6f1 	.word	0x0800a6f1
 800a6c8:	0800a707 	.word	0x0800a707
 800a6cc:	0800a6f7 	.word	0x0800a6f7
 800a6d0:	0800a707 	.word	0x0800a707
 800a6d4:	0800a707 	.word	0x0800a707
 800a6d8:	0800a707 	.word	0x0800a707
 800a6dc:	0800a6ff 	.word	0x0800a6ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a6e0:	f7fd fc4a 	bl	8007f78 <HAL_RCC_GetPCLK1Freq>
 800a6e4:	61b8      	str	r0, [r7, #24]
        break;
 800a6e6:	e013      	b.n	800a710 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a6e8:	f7fd fc68 	bl	8007fbc <HAL_RCC_GetPCLK2Freq>
 800a6ec:	61b8      	str	r0, [r7, #24]
        break;
 800a6ee:	e00f      	b.n	800a710 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a6f0:	4b33      	ldr	r3, [pc, #204]	; (800a7c0 <UART_SetConfig+0x330>)
 800a6f2:	61bb      	str	r3, [r7, #24]
        break;
 800a6f4:	e00c      	b.n	800a710 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a6f6:	f7fd fbc9 	bl	8007e8c <HAL_RCC_GetSysClockFreq>
 800a6fa:	61b8      	str	r0, [r7, #24]
        break;
 800a6fc:	e008      	b.n	800a710 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a6fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a702:	61bb      	str	r3, [r7, #24]
        break;
 800a704:	e004      	b.n	800a710 <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 800a706:	2300      	movs	r3, #0
 800a708:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a70a:	2301      	movs	r3, #1
 800a70c:	77bb      	strb	r3, [r7, #30]
        break;
 800a70e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a710:	69bb      	ldr	r3, [r7, #24]
 800a712:	2b00      	cmp	r3, #0
 800a714:	f000 8082 	beq.w	800a81c <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a718:	69bb      	ldr	r3, [r7, #24]
 800a71a:	005a      	lsls	r2, r3, #1
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	685b      	ldr	r3, [r3, #4]
 800a720:	085b      	lsrs	r3, r3, #1
 800a722:	441a      	add	r2, r3
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	685b      	ldr	r3, [r3, #4]
 800a728:	fbb2 f3f3 	udiv	r3, r2, r3
 800a72c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a72e:	693b      	ldr	r3, [r7, #16]
 800a730:	2b0f      	cmp	r3, #15
 800a732:	d916      	bls.n	800a762 <UART_SetConfig+0x2d2>
 800a734:	693b      	ldr	r3, [r7, #16]
 800a736:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a73a:	d212      	bcs.n	800a762 <UART_SetConfig+0x2d2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a73c:	693b      	ldr	r3, [r7, #16]
 800a73e:	b29b      	uxth	r3, r3
 800a740:	f023 030f 	bic.w	r3, r3, #15
 800a744:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a746:	693b      	ldr	r3, [r7, #16]
 800a748:	085b      	lsrs	r3, r3, #1
 800a74a:	b29b      	uxth	r3, r3
 800a74c:	f003 0307 	and.w	r3, r3, #7
 800a750:	b29a      	uxth	r2, r3
 800a752:	89fb      	ldrh	r3, [r7, #14]
 800a754:	4313      	orrs	r3, r2
 800a756:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	89fa      	ldrh	r2, [r7, #14]
 800a75e:	60da      	str	r2, [r3, #12]
 800a760:	e05c      	b.n	800a81c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800a762:	2301      	movs	r3, #1
 800a764:	77bb      	strb	r3, [r7, #30]
 800a766:	e059      	b.n	800a81c <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a768:	7ffb      	ldrb	r3, [r7, #31]
 800a76a:	2b08      	cmp	r3, #8
 800a76c:	d835      	bhi.n	800a7da <UART_SetConfig+0x34a>
 800a76e:	a201      	add	r2, pc, #4	; (adr r2, 800a774 <UART_SetConfig+0x2e4>)
 800a770:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a774:	0800a799 	.word	0x0800a799
 800a778:	0800a7a1 	.word	0x0800a7a1
 800a77c:	0800a7c5 	.word	0x0800a7c5
 800a780:	0800a7db 	.word	0x0800a7db
 800a784:	0800a7cb 	.word	0x0800a7cb
 800a788:	0800a7db 	.word	0x0800a7db
 800a78c:	0800a7db 	.word	0x0800a7db
 800a790:	0800a7db 	.word	0x0800a7db
 800a794:	0800a7d3 	.word	0x0800a7d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a798:	f7fd fbee 	bl	8007f78 <HAL_RCC_GetPCLK1Freq>
 800a79c:	61b8      	str	r0, [r7, #24]
        break;
 800a79e:	e021      	b.n	800a7e4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a7a0:	f7fd fc0c 	bl	8007fbc <HAL_RCC_GetPCLK2Freq>
 800a7a4:	61b8      	str	r0, [r7, #24]
        break;
 800a7a6:	e01d      	b.n	800a7e4 <UART_SetConfig+0x354>
 800a7a8:	40013800 	.word	0x40013800
 800a7ac:	40021000 	.word	0x40021000
 800a7b0:	40004400 	.word	0x40004400
 800a7b4:	40004800 	.word	0x40004800
 800a7b8:	40004c00 	.word	0x40004c00
 800a7bc:	40005000 	.word	0x40005000
 800a7c0:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a7c4:	4b1b      	ldr	r3, [pc, #108]	; (800a834 <UART_SetConfig+0x3a4>)
 800a7c6:	61bb      	str	r3, [r7, #24]
        break;
 800a7c8:	e00c      	b.n	800a7e4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a7ca:	f7fd fb5f 	bl	8007e8c <HAL_RCC_GetSysClockFreq>
 800a7ce:	61b8      	str	r0, [r7, #24]
        break;
 800a7d0:	e008      	b.n	800a7e4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a7d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a7d6:	61bb      	str	r3, [r7, #24]
        break;
 800a7d8:	e004      	b.n	800a7e4 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 800a7da:	2300      	movs	r3, #0
 800a7dc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a7de:	2301      	movs	r3, #1
 800a7e0:	77bb      	strb	r3, [r7, #30]
        break;
 800a7e2:	bf00      	nop
    }

    if (pclk != 0U)
 800a7e4:	69bb      	ldr	r3, [r7, #24]
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d018      	beq.n	800a81c <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	685b      	ldr	r3, [r3, #4]
 800a7ee:	085a      	lsrs	r2, r3, #1
 800a7f0:	69bb      	ldr	r3, [r7, #24]
 800a7f2:	441a      	add	r2, r3
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	685b      	ldr	r3, [r3, #4]
 800a7f8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a7fc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a7fe:	693b      	ldr	r3, [r7, #16]
 800a800:	2b0f      	cmp	r3, #15
 800a802:	d909      	bls.n	800a818 <UART_SetConfig+0x388>
 800a804:	693b      	ldr	r3, [r7, #16]
 800a806:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a80a:	d205      	bcs.n	800a818 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a80c:	693b      	ldr	r3, [r7, #16]
 800a80e:	b29a      	uxth	r2, r3
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	60da      	str	r2, [r3, #12]
 800a816:	e001      	b.n	800a81c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800a818:	2301      	movs	r3, #1
 800a81a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	2200      	movs	r2, #0
 800a820:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	2200      	movs	r2, #0
 800a826:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800a828:	7fbb      	ldrb	r3, [r7, #30]
}
 800a82a:	4618      	mov	r0, r3
 800a82c:	3720      	adds	r7, #32
 800a82e:	46bd      	mov	sp, r7
 800a830:	bd80      	pop	{r7, pc}
 800a832:	bf00      	nop
 800a834:	007a1200 	.word	0x007a1200

0800a838 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a838:	b480      	push	{r7}
 800a83a:	b083      	sub	sp, #12
 800a83c:	af00      	add	r7, sp, #0
 800a83e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a844:	f003 0301 	and.w	r3, r3, #1
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d00a      	beq.n	800a862 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	685b      	ldr	r3, [r3, #4]
 800a852:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	430a      	orrs	r2, r1
 800a860:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a866:	f003 0302 	and.w	r3, r3, #2
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d00a      	beq.n	800a884 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	685b      	ldr	r3, [r3, #4]
 800a874:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	430a      	orrs	r2, r1
 800a882:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a888:	f003 0304 	and.w	r3, r3, #4
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d00a      	beq.n	800a8a6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	685b      	ldr	r3, [r3, #4]
 800a896:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	430a      	orrs	r2, r1
 800a8a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8aa:	f003 0308 	and.w	r3, r3, #8
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d00a      	beq.n	800a8c8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	685b      	ldr	r3, [r3, #4]
 800a8b8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	430a      	orrs	r2, r1
 800a8c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8cc:	f003 0310 	and.w	r3, r3, #16
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d00a      	beq.n	800a8ea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	689b      	ldr	r3, [r3, #8]
 800a8da:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	430a      	orrs	r2, r1
 800a8e8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8ee:	f003 0320 	and.w	r3, r3, #32
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d00a      	beq.n	800a90c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	689b      	ldr	r3, [r3, #8]
 800a8fc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	430a      	orrs	r2, r1
 800a90a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a910:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a914:	2b00      	cmp	r3, #0
 800a916:	d01a      	beq.n	800a94e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	685b      	ldr	r3, [r3, #4]
 800a91e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	430a      	orrs	r2, r1
 800a92c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a932:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a936:	d10a      	bne.n	800a94e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	685b      	ldr	r3, [r3, #4]
 800a93e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	430a      	orrs	r2, r1
 800a94c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a952:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a956:	2b00      	cmp	r3, #0
 800a958:	d00a      	beq.n	800a970 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	685b      	ldr	r3, [r3, #4]
 800a960:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	430a      	orrs	r2, r1
 800a96e:	605a      	str	r2, [r3, #4]
  }
}
 800a970:	bf00      	nop
 800a972:	370c      	adds	r7, #12
 800a974:	46bd      	mov	sp, r7
 800a976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a97a:	4770      	bx	lr

0800a97c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a97c:	b580      	push	{r7, lr}
 800a97e:	b098      	sub	sp, #96	; 0x60
 800a980:	af02      	add	r7, sp, #8
 800a982:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	2200      	movs	r2, #0
 800a988:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a98c:	f7f9 fcf0 	bl	8004370 <HAL_GetTick>
 800a990:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	f003 0308 	and.w	r3, r3, #8
 800a99c:	2b08      	cmp	r3, #8
 800a99e:	d12e      	bne.n	800a9fe <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a9a0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a9a4:	9300      	str	r3, [sp, #0]
 800a9a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a9a8:	2200      	movs	r2, #0
 800a9aa:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a9ae:	6878      	ldr	r0, [r7, #4]
 800a9b0:	f000 f88c 	bl	800aacc <UART_WaitOnFlagUntilTimeout>
 800a9b4:	4603      	mov	r3, r0
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d021      	beq.n	800a9fe <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9c2:	e853 3f00 	ldrex	r3, [r3]
 800a9c6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a9c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a9ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a9ce:	653b      	str	r3, [r7, #80]	; 0x50
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	461a      	mov	r2, r3
 800a9d6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a9d8:	647b      	str	r3, [r7, #68]	; 0x44
 800a9da:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9dc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a9de:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a9e0:	e841 2300 	strex	r3, r2, [r1]
 800a9e4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a9e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d1e6      	bne.n	800a9ba <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	2220      	movs	r2, #32
 800a9f0:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	2200      	movs	r2, #0
 800a9f6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a9fa:	2303      	movs	r3, #3
 800a9fc:	e062      	b.n	800aac4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	f003 0304 	and.w	r3, r3, #4
 800aa08:	2b04      	cmp	r3, #4
 800aa0a:	d149      	bne.n	800aaa0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800aa0c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800aa10:	9300      	str	r3, [sp, #0]
 800aa12:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800aa14:	2200      	movs	r2, #0
 800aa16:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800aa1a:	6878      	ldr	r0, [r7, #4]
 800aa1c:	f000 f856 	bl	800aacc <UART_WaitOnFlagUntilTimeout>
 800aa20:	4603      	mov	r3, r0
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d03c      	beq.n	800aaa0 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa2e:	e853 3f00 	ldrex	r3, [r3]
 800aa32:	623b      	str	r3, [r7, #32]
   return(result);
 800aa34:	6a3b      	ldr	r3, [r7, #32]
 800aa36:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800aa3a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	461a      	mov	r2, r3
 800aa42:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800aa44:	633b      	str	r3, [r7, #48]	; 0x30
 800aa46:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa48:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800aa4a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800aa4c:	e841 2300 	strex	r3, r2, [r1]
 800aa50:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800aa52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d1e6      	bne.n	800aa26 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	3308      	adds	r3, #8
 800aa5e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa60:	693b      	ldr	r3, [r7, #16]
 800aa62:	e853 3f00 	ldrex	r3, [r3]
 800aa66:	60fb      	str	r3, [r7, #12]
   return(result);
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	f023 0301 	bic.w	r3, r3, #1
 800aa6e:	64bb      	str	r3, [r7, #72]	; 0x48
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	3308      	adds	r3, #8
 800aa76:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800aa78:	61fa      	str	r2, [r7, #28]
 800aa7a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa7c:	69b9      	ldr	r1, [r7, #24]
 800aa7e:	69fa      	ldr	r2, [r7, #28]
 800aa80:	e841 2300 	strex	r3, r2, [r1]
 800aa84:	617b      	str	r3, [r7, #20]
   return(result);
 800aa86:	697b      	ldr	r3, [r7, #20]
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d1e5      	bne.n	800aa58 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	2220      	movs	r2, #32
 800aa90:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	2200      	movs	r2, #0
 800aa98:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800aa9c:	2303      	movs	r3, #3
 800aa9e:	e011      	b.n	800aac4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	2220      	movs	r2, #32
 800aaa4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	2220      	movs	r2, #32
 800aaaa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	2200      	movs	r2, #0
 800aab2:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	2200      	movs	r2, #0
 800aab8:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	2200      	movs	r2, #0
 800aabe:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800aac2:	2300      	movs	r3, #0
}
 800aac4:	4618      	mov	r0, r3
 800aac6:	3758      	adds	r7, #88	; 0x58
 800aac8:	46bd      	mov	sp, r7
 800aaca:	bd80      	pop	{r7, pc}

0800aacc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800aacc:	b580      	push	{r7, lr}
 800aace:	b084      	sub	sp, #16
 800aad0:	af00      	add	r7, sp, #0
 800aad2:	60f8      	str	r0, [r7, #12]
 800aad4:	60b9      	str	r1, [r7, #8]
 800aad6:	603b      	str	r3, [r7, #0]
 800aad8:	4613      	mov	r3, r2
 800aada:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aadc:	e049      	b.n	800ab72 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800aade:	69bb      	ldr	r3, [r7, #24]
 800aae0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aae4:	d045      	beq.n	800ab72 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800aae6:	f7f9 fc43 	bl	8004370 <HAL_GetTick>
 800aaea:	4602      	mov	r2, r0
 800aaec:	683b      	ldr	r3, [r7, #0]
 800aaee:	1ad3      	subs	r3, r2, r3
 800aaf0:	69ba      	ldr	r2, [r7, #24]
 800aaf2:	429a      	cmp	r2, r3
 800aaf4:	d302      	bcc.n	800aafc <UART_WaitOnFlagUntilTimeout+0x30>
 800aaf6:	69bb      	ldr	r3, [r7, #24]
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d101      	bne.n	800ab00 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800aafc:	2303      	movs	r3, #3
 800aafe:	e048      	b.n	800ab92 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	f003 0304 	and.w	r3, r3, #4
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d031      	beq.n	800ab72 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	69db      	ldr	r3, [r3, #28]
 800ab14:	f003 0308 	and.w	r3, r3, #8
 800ab18:	2b08      	cmp	r3, #8
 800ab1a:	d110      	bne.n	800ab3e <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	2208      	movs	r2, #8
 800ab22:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800ab24:	68f8      	ldr	r0, [r7, #12]
 800ab26:	f000 f85e 	bl	800abe6 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	2208      	movs	r2, #8
 800ab2e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800ab32:	68fb      	ldr	r3, [r7, #12]
 800ab34:	2200      	movs	r2, #0
 800ab36:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 800ab3a:	2301      	movs	r3, #1
 800ab3c:	e029      	b.n	800ab92 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	69db      	ldr	r3, [r3, #28]
 800ab44:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ab48:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ab4c:	d111      	bne.n	800ab72 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ab56:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ab58:	68f8      	ldr	r0, [r7, #12]
 800ab5a:	f000 f844 	bl	800abe6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	2220      	movs	r2, #32
 800ab62:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	2200      	movs	r2, #0
 800ab6a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800ab6e:	2303      	movs	r3, #3
 800ab70:	e00f      	b.n	800ab92 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	69da      	ldr	r2, [r3, #28]
 800ab78:	68bb      	ldr	r3, [r7, #8]
 800ab7a:	4013      	ands	r3, r2
 800ab7c:	68ba      	ldr	r2, [r7, #8]
 800ab7e:	429a      	cmp	r2, r3
 800ab80:	bf0c      	ite	eq
 800ab82:	2301      	moveq	r3, #1
 800ab84:	2300      	movne	r3, #0
 800ab86:	b2db      	uxtb	r3, r3
 800ab88:	461a      	mov	r2, r3
 800ab8a:	79fb      	ldrb	r3, [r7, #7]
 800ab8c:	429a      	cmp	r2, r3
 800ab8e:	d0a6      	beq.n	800aade <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ab90:	2300      	movs	r3, #0
}
 800ab92:	4618      	mov	r0, r3
 800ab94:	3710      	adds	r7, #16
 800ab96:	46bd      	mov	sp, r7
 800ab98:	bd80      	pop	{r7, pc}

0800ab9a <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800ab9a:	b480      	push	{r7}
 800ab9c:	b089      	sub	sp, #36	; 0x24
 800ab9e:	af00      	add	r7, sp, #0
 800aba0:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	e853 3f00 	ldrex	r3, [r3]
 800abae:	60bb      	str	r3, [r7, #8]
   return(result);
 800abb0:	68bb      	ldr	r3, [r7, #8]
 800abb2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800abb6:	61fb      	str	r3, [r7, #28]
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	461a      	mov	r2, r3
 800abbe:	69fb      	ldr	r3, [r7, #28]
 800abc0:	61bb      	str	r3, [r7, #24]
 800abc2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abc4:	6979      	ldr	r1, [r7, #20]
 800abc6:	69ba      	ldr	r2, [r7, #24]
 800abc8:	e841 2300 	strex	r3, r2, [r1]
 800abcc:	613b      	str	r3, [r7, #16]
   return(result);
 800abce:	693b      	ldr	r3, [r7, #16]
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d1e6      	bne.n	800aba2 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	2220      	movs	r2, #32
 800abd8:	67da      	str	r2, [r3, #124]	; 0x7c
}
 800abda:	bf00      	nop
 800abdc:	3724      	adds	r7, #36	; 0x24
 800abde:	46bd      	mov	sp, r7
 800abe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe4:	4770      	bx	lr

0800abe6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800abe6:	b480      	push	{r7}
 800abe8:	b095      	sub	sp, #84	; 0x54
 800abea:	af00      	add	r7, sp, #0
 800abec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abf4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800abf6:	e853 3f00 	ldrex	r3, [r3]
 800abfa:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800abfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abfe:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ac02:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	461a      	mov	r2, r3
 800ac0a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ac0c:	643b      	str	r3, [r7, #64]	; 0x40
 800ac0e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac10:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800ac12:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ac14:	e841 2300 	strex	r3, r2, [r1]
 800ac18:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ac1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d1e6      	bne.n	800abee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	3308      	adds	r3, #8
 800ac26:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac28:	6a3b      	ldr	r3, [r7, #32]
 800ac2a:	e853 3f00 	ldrex	r3, [r3]
 800ac2e:	61fb      	str	r3, [r7, #28]
   return(result);
 800ac30:	69fb      	ldr	r3, [r7, #28]
 800ac32:	f023 0301 	bic.w	r3, r3, #1
 800ac36:	64bb      	str	r3, [r7, #72]	; 0x48
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	3308      	adds	r3, #8
 800ac3e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ac40:	62fa      	str	r2, [r7, #44]	; 0x2c
 800ac42:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac44:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ac46:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ac48:	e841 2300 	strex	r3, r2, [r1]
 800ac4c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ac4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d1e5      	bne.n	800ac20 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ac58:	2b01      	cmp	r3, #1
 800ac5a:	d118      	bne.n	800ac8e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	e853 3f00 	ldrex	r3, [r3]
 800ac68:	60bb      	str	r3, [r7, #8]
   return(result);
 800ac6a:	68bb      	ldr	r3, [r7, #8]
 800ac6c:	f023 0310 	bic.w	r3, r3, #16
 800ac70:	647b      	str	r3, [r7, #68]	; 0x44
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	461a      	mov	r2, r3
 800ac78:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ac7a:	61bb      	str	r3, [r7, #24]
 800ac7c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac7e:	6979      	ldr	r1, [r7, #20]
 800ac80:	69ba      	ldr	r2, [r7, #24]
 800ac82:	e841 2300 	strex	r3, r2, [r1]
 800ac86:	613b      	str	r3, [r7, #16]
   return(result);
 800ac88:	693b      	ldr	r3, [r7, #16]
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d1e6      	bne.n	800ac5c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	2220      	movs	r2, #32
 800ac92:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	2200      	movs	r2, #0
 800ac9a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	2200      	movs	r2, #0
 800aca0:	669a      	str	r2, [r3, #104]	; 0x68
}
 800aca2:	bf00      	nop
 800aca4:	3754      	adds	r7, #84	; 0x54
 800aca6:	46bd      	mov	sp, r7
 800aca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acac:	4770      	bx	lr

0800acae <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800acae:	b580      	push	{r7, lr}
 800acb0:	b090      	sub	sp, #64	; 0x40
 800acb2:	af00      	add	r7, sp, #0
 800acb4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800acba:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	699b      	ldr	r3, [r3, #24]
 800acc0:	2b20      	cmp	r3, #32
 800acc2:	d037      	beq.n	800ad34 <UART_DMATransmitCplt+0x86>
  {
    huart->TxXferCount = 0U;
 800acc4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800acc6:	2200      	movs	r2, #0
 800acc8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800accc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	3308      	adds	r3, #8
 800acd2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800acd6:	e853 3f00 	ldrex	r3, [r3]
 800acda:	623b      	str	r3, [r7, #32]
   return(result);
 800acdc:	6a3b      	ldr	r3, [r7, #32]
 800acde:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ace2:	63bb      	str	r3, [r7, #56]	; 0x38
 800ace4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	3308      	adds	r3, #8
 800acea:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800acec:	633a      	str	r2, [r7, #48]	; 0x30
 800acee:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acf0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800acf2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800acf4:	e841 2300 	strex	r3, r2, [r1]
 800acf8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800acfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d1e5      	bne.n	800accc <UART_DMATransmitCplt+0x1e>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ad00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad06:	693b      	ldr	r3, [r7, #16]
 800ad08:	e853 3f00 	ldrex	r3, [r3]
 800ad0c:	60fb      	str	r3, [r7, #12]
   return(result);
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ad14:	637b      	str	r3, [r7, #52]	; 0x34
 800ad16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	461a      	mov	r2, r3
 800ad1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ad1e:	61fb      	str	r3, [r7, #28]
 800ad20:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad22:	69b9      	ldr	r1, [r7, #24]
 800ad24:	69fa      	ldr	r2, [r7, #28]
 800ad26:	e841 2300 	strex	r3, r2, [r1]
 800ad2a:	617b      	str	r3, [r7, #20]
   return(result);
 800ad2c:	697b      	ldr	r3, [r7, #20]
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d1e6      	bne.n	800ad00 <UART_DMATransmitCplt+0x52>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ad32:	e002      	b.n	800ad3a <UART_DMATransmitCplt+0x8c>
    HAL_UART_TxCpltCallback(huart);
 800ad34:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800ad36:	f7f9 f989 	bl	800404c <HAL_UART_TxCpltCallback>
}
 800ad3a:	bf00      	nop
 800ad3c:	3740      	adds	r7, #64	; 0x40
 800ad3e:	46bd      	mov	sp, r7
 800ad40:	bd80      	pop	{r7, pc}

0800ad42 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ad42:	b580      	push	{r7, lr}
 800ad44:	b084      	sub	sp, #16
 800ad46:	af00      	add	r7, sp, #0
 800ad48:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad4e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800ad50:	68f8      	ldr	r0, [r7, #12]
 800ad52:	f7ff fb7d 	bl	800a450 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ad56:	bf00      	nop
 800ad58:	3710      	adds	r7, #16
 800ad5a:	46bd      	mov	sp, r7
 800ad5c:	bd80      	pop	{r7, pc}

0800ad5e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800ad5e:	b580      	push	{r7, lr}
 800ad60:	b086      	sub	sp, #24
 800ad62:	af00      	add	r7, sp, #0
 800ad64:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad6a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800ad6c:	697b      	ldr	r3, [r7, #20]
 800ad6e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ad70:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800ad72:	697b      	ldr	r3, [r7, #20]
 800ad74:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ad78:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800ad7a:	697b      	ldr	r3, [r7, #20]
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	689b      	ldr	r3, [r3, #8]
 800ad80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ad84:	2b80      	cmp	r3, #128	; 0x80
 800ad86:	d109      	bne.n	800ad9c <UART_DMAError+0x3e>
 800ad88:	693b      	ldr	r3, [r7, #16]
 800ad8a:	2b21      	cmp	r3, #33	; 0x21
 800ad8c:	d106      	bne.n	800ad9c <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800ad8e:	697b      	ldr	r3, [r7, #20]
 800ad90:	2200      	movs	r2, #0
 800ad92:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 800ad96:	6978      	ldr	r0, [r7, #20]
 800ad98:	f7ff feff 	bl	800ab9a <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800ad9c:	697b      	ldr	r3, [r7, #20]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	689b      	ldr	r3, [r3, #8]
 800ada2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ada6:	2b40      	cmp	r3, #64	; 0x40
 800ada8:	d109      	bne.n	800adbe <UART_DMAError+0x60>
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	2b22      	cmp	r3, #34	; 0x22
 800adae:	d106      	bne.n	800adbe <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800adb0:	697b      	ldr	r3, [r7, #20]
 800adb2:	2200      	movs	r2, #0
 800adb4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 800adb8:	6978      	ldr	r0, [r7, #20]
 800adba:	f7ff ff14 	bl	800abe6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800adbe:	697b      	ldr	r3, [r7, #20]
 800adc0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800adc4:	f043 0210 	orr.w	r2, r3, #16
 800adc8:	697b      	ldr	r3, [r7, #20]
 800adca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800adce:	6978      	ldr	r0, [r7, #20]
 800add0:	f7ff fb48 	bl	800a464 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800add4:	bf00      	nop
 800add6:	3718      	adds	r7, #24
 800add8:	46bd      	mov	sp, r7
 800adda:	bd80      	pop	{r7, pc}

0800addc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800addc:	b580      	push	{r7, lr}
 800adde:	b084      	sub	sp, #16
 800ade0:	af00      	add	r7, sp, #0
 800ade2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ade8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	2200      	movs	r2, #0
 800adee:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	2200      	movs	r2, #0
 800adf6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800adfa:	68f8      	ldr	r0, [r7, #12]
 800adfc:	f7ff fb32 	bl	800a464 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ae00:	bf00      	nop
 800ae02:	3710      	adds	r7, #16
 800ae04:	46bd      	mov	sp, r7
 800ae06:	bd80      	pop	{r7, pc}

0800ae08 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ae08:	b580      	push	{r7, lr}
 800ae0a:	b088      	sub	sp, #32
 800ae0c:	af00      	add	r7, sp, #0
 800ae0e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	e853 3f00 	ldrex	r3, [r3]
 800ae1c:	60bb      	str	r3, [r7, #8]
   return(result);
 800ae1e:	68bb      	ldr	r3, [r7, #8]
 800ae20:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ae24:	61fb      	str	r3, [r7, #28]
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	461a      	mov	r2, r3
 800ae2c:	69fb      	ldr	r3, [r7, #28]
 800ae2e:	61bb      	str	r3, [r7, #24]
 800ae30:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae32:	6979      	ldr	r1, [r7, #20]
 800ae34:	69ba      	ldr	r2, [r7, #24]
 800ae36:	e841 2300 	strex	r3, r2, [r1]
 800ae3a:	613b      	str	r3, [r7, #16]
   return(result);
 800ae3c:	693b      	ldr	r3, [r7, #16]
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d1e6      	bne.n	800ae10 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	2220      	movs	r2, #32
 800ae46:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	2200      	movs	r2, #0
 800ae4c:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ae4e:	6878      	ldr	r0, [r7, #4]
 800ae50:	f7f9 f8fc 	bl	800404c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ae54:	bf00      	nop
 800ae56:	3720      	adds	r7, #32
 800ae58:	46bd      	mov	sp, r7
 800ae5a:	bd80      	pop	{r7, pc}

0800ae5c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800ae5c:	b480      	push	{r7}
 800ae5e:	b083      	sub	sp, #12
 800ae60:	af00      	add	r7, sp, #0
 800ae62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ae64:	bf00      	nop
 800ae66:	370c      	adds	r7, #12
 800ae68:	46bd      	mov	sp, r7
 800ae6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae6e:	4770      	bx	lr

0800ae70 <__errno>:
 800ae70:	4b01      	ldr	r3, [pc, #4]	; (800ae78 <__errno+0x8>)
 800ae72:	6818      	ldr	r0, [r3, #0]
 800ae74:	4770      	bx	lr
 800ae76:	bf00      	nop
 800ae78:	20000010 	.word	0x20000010

0800ae7c <__libc_init_array>:
 800ae7c:	b570      	push	{r4, r5, r6, lr}
 800ae7e:	4d0d      	ldr	r5, [pc, #52]	; (800aeb4 <__libc_init_array+0x38>)
 800ae80:	4c0d      	ldr	r4, [pc, #52]	; (800aeb8 <__libc_init_array+0x3c>)
 800ae82:	1b64      	subs	r4, r4, r5
 800ae84:	10a4      	asrs	r4, r4, #2
 800ae86:	2600      	movs	r6, #0
 800ae88:	42a6      	cmp	r6, r4
 800ae8a:	d109      	bne.n	800aea0 <__libc_init_array+0x24>
 800ae8c:	4d0b      	ldr	r5, [pc, #44]	; (800aebc <__libc_init_array+0x40>)
 800ae8e:	4c0c      	ldr	r4, [pc, #48]	; (800aec0 <__libc_init_array+0x44>)
 800ae90:	f002 ffd2 	bl	800de38 <_init>
 800ae94:	1b64      	subs	r4, r4, r5
 800ae96:	10a4      	asrs	r4, r4, #2
 800ae98:	2600      	movs	r6, #0
 800ae9a:	42a6      	cmp	r6, r4
 800ae9c:	d105      	bne.n	800aeaa <__libc_init_array+0x2e>
 800ae9e:	bd70      	pop	{r4, r5, r6, pc}
 800aea0:	f855 3b04 	ldr.w	r3, [r5], #4
 800aea4:	4798      	blx	r3
 800aea6:	3601      	adds	r6, #1
 800aea8:	e7ee      	b.n	800ae88 <__libc_init_array+0xc>
 800aeaa:	f855 3b04 	ldr.w	r3, [r5], #4
 800aeae:	4798      	blx	r3
 800aeb0:	3601      	adds	r6, #1
 800aeb2:	e7f2      	b.n	800ae9a <__libc_init_array+0x1e>
 800aeb4:	0800e744 	.word	0x0800e744
 800aeb8:	0800e744 	.word	0x0800e744
 800aebc:	0800e744 	.word	0x0800e744
 800aec0:	0800e748 	.word	0x0800e748

0800aec4 <memset>:
 800aec4:	4402      	add	r2, r0
 800aec6:	4603      	mov	r3, r0
 800aec8:	4293      	cmp	r3, r2
 800aeca:	d100      	bne.n	800aece <memset+0xa>
 800aecc:	4770      	bx	lr
 800aece:	f803 1b01 	strb.w	r1, [r3], #1
 800aed2:	e7f9      	b.n	800aec8 <memset+0x4>

0800aed4 <__cvt>:
 800aed4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aed8:	ec55 4b10 	vmov	r4, r5, d0
 800aedc:	2d00      	cmp	r5, #0
 800aede:	460e      	mov	r6, r1
 800aee0:	4619      	mov	r1, r3
 800aee2:	462b      	mov	r3, r5
 800aee4:	bfbb      	ittet	lt
 800aee6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800aeea:	461d      	movlt	r5, r3
 800aeec:	2300      	movge	r3, #0
 800aeee:	232d      	movlt	r3, #45	; 0x2d
 800aef0:	700b      	strb	r3, [r1, #0]
 800aef2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aef4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800aef8:	4691      	mov	r9, r2
 800aefa:	f023 0820 	bic.w	r8, r3, #32
 800aefe:	bfbc      	itt	lt
 800af00:	4622      	movlt	r2, r4
 800af02:	4614      	movlt	r4, r2
 800af04:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800af08:	d005      	beq.n	800af16 <__cvt+0x42>
 800af0a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800af0e:	d100      	bne.n	800af12 <__cvt+0x3e>
 800af10:	3601      	adds	r6, #1
 800af12:	2102      	movs	r1, #2
 800af14:	e000      	b.n	800af18 <__cvt+0x44>
 800af16:	2103      	movs	r1, #3
 800af18:	ab03      	add	r3, sp, #12
 800af1a:	9301      	str	r3, [sp, #4]
 800af1c:	ab02      	add	r3, sp, #8
 800af1e:	9300      	str	r3, [sp, #0]
 800af20:	ec45 4b10 	vmov	d0, r4, r5
 800af24:	4653      	mov	r3, sl
 800af26:	4632      	mov	r2, r6
 800af28:	f000 fdba 	bl	800baa0 <_dtoa_r>
 800af2c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800af30:	4607      	mov	r7, r0
 800af32:	d102      	bne.n	800af3a <__cvt+0x66>
 800af34:	f019 0f01 	tst.w	r9, #1
 800af38:	d022      	beq.n	800af80 <__cvt+0xac>
 800af3a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800af3e:	eb07 0906 	add.w	r9, r7, r6
 800af42:	d110      	bne.n	800af66 <__cvt+0x92>
 800af44:	783b      	ldrb	r3, [r7, #0]
 800af46:	2b30      	cmp	r3, #48	; 0x30
 800af48:	d10a      	bne.n	800af60 <__cvt+0x8c>
 800af4a:	2200      	movs	r2, #0
 800af4c:	2300      	movs	r3, #0
 800af4e:	4620      	mov	r0, r4
 800af50:	4629      	mov	r1, r5
 800af52:	f7f5 fdb9 	bl	8000ac8 <__aeabi_dcmpeq>
 800af56:	b918      	cbnz	r0, 800af60 <__cvt+0x8c>
 800af58:	f1c6 0601 	rsb	r6, r6, #1
 800af5c:	f8ca 6000 	str.w	r6, [sl]
 800af60:	f8da 3000 	ldr.w	r3, [sl]
 800af64:	4499      	add	r9, r3
 800af66:	2200      	movs	r2, #0
 800af68:	2300      	movs	r3, #0
 800af6a:	4620      	mov	r0, r4
 800af6c:	4629      	mov	r1, r5
 800af6e:	f7f5 fdab 	bl	8000ac8 <__aeabi_dcmpeq>
 800af72:	b108      	cbz	r0, 800af78 <__cvt+0xa4>
 800af74:	f8cd 900c 	str.w	r9, [sp, #12]
 800af78:	2230      	movs	r2, #48	; 0x30
 800af7a:	9b03      	ldr	r3, [sp, #12]
 800af7c:	454b      	cmp	r3, r9
 800af7e:	d307      	bcc.n	800af90 <__cvt+0xbc>
 800af80:	9b03      	ldr	r3, [sp, #12]
 800af82:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800af84:	1bdb      	subs	r3, r3, r7
 800af86:	4638      	mov	r0, r7
 800af88:	6013      	str	r3, [r2, #0]
 800af8a:	b004      	add	sp, #16
 800af8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af90:	1c59      	adds	r1, r3, #1
 800af92:	9103      	str	r1, [sp, #12]
 800af94:	701a      	strb	r2, [r3, #0]
 800af96:	e7f0      	b.n	800af7a <__cvt+0xa6>

0800af98 <__exponent>:
 800af98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800af9a:	4603      	mov	r3, r0
 800af9c:	2900      	cmp	r1, #0
 800af9e:	bfb8      	it	lt
 800afa0:	4249      	neglt	r1, r1
 800afa2:	f803 2b02 	strb.w	r2, [r3], #2
 800afa6:	bfb4      	ite	lt
 800afa8:	222d      	movlt	r2, #45	; 0x2d
 800afaa:	222b      	movge	r2, #43	; 0x2b
 800afac:	2909      	cmp	r1, #9
 800afae:	7042      	strb	r2, [r0, #1]
 800afb0:	dd2a      	ble.n	800b008 <__exponent+0x70>
 800afb2:	f10d 0407 	add.w	r4, sp, #7
 800afb6:	46a4      	mov	ip, r4
 800afb8:	270a      	movs	r7, #10
 800afba:	46a6      	mov	lr, r4
 800afbc:	460a      	mov	r2, r1
 800afbe:	fb91 f6f7 	sdiv	r6, r1, r7
 800afc2:	fb07 1516 	mls	r5, r7, r6, r1
 800afc6:	3530      	adds	r5, #48	; 0x30
 800afc8:	2a63      	cmp	r2, #99	; 0x63
 800afca:	f104 34ff 	add.w	r4, r4, #4294967295
 800afce:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800afd2:	4631      	mov	r1, r6
 800afd4:	dcf1      	bgt.n	800afba <__exponent+0x22>
 800afd6:	3130      	adds	r1, #48	; 0x30
 800afd8:	f1ae 0502 	sub.w	r5, lr, #2
 800afdc:	f804 1c01 	strb.w	r1, [r4, #-1]
 800afe0:	1c44      	adds	r4, r0, #1
 800afe2:	4629      	mov	r1, r5
 800afe4:	4561      	cmp	r1, ip
 800afe6:	d30a      	bcc.n	800affe <__exponent+0x66>
 800afe8:	f10d 0209 	add.w	r2, sp, #9
 800afec:	eba2 020e 	sub.w	r2, r2, lr
 800aff0:	4565      	cmp	r5, ip
 800aff2:	bf88      	it	hi
 800aff4:	2200      	movhi	r2, #0
 800aff6:	4413      	add	r3, r2
 800aff8:	1a18      	subs	r0, r3, r0
 800affa:	b003      	add	sp, #12
 800affc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800affe:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b002:	f804 2f01 	strb.w	r2, [r4, #1]!
 800b006:	e7ed      	b.n	800afe4 <__exponent+0x4c>
 800b008:	2330      	movs	r3, #48	; 0x30
 800b00a:	3130      	adds	r1, #48	; 0x30
 800b00c:	7083      	strb	r3, [r0, #2]
 800b00e:	70c1      	strb	r1, [r0, #3]
 800b010:	1d03      	adds	r3, r0, #4
 800b012:	e7f1      	b.n	800aff8 <__exponent+0x60>

0800b014 <_printf_float>:
 800b014:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b018:	ed2d 8b02 	vpush	{d8}
 800b01c:	b08d      	sub	sp, #52	; 0x34
 800b01e:	460c      	mov	r4, r1
 800b020:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b024:	4616      	mov	r6, r2
 800b026:	461f      	mov	r7, r3
 800b028:	4605      	mov	r5, r0
 800b02a:	f001 fcdf 	bl	800c9ec <_localeconv_r>
 800b02e:	f8d0 a000 	ldr.w	sl, [r0]
 800b032:	4650      	mov	r0, sl
 800b034:	f7f5 f8cc 	bl	80001d0 <strlen>
 800b038:	2300      	movs	r3, #0
 800b03a:	930a      	str	r3, [sp, #40]	; 0x28
 800b03c:	6823      	ldr	r3, [r4, #0]
 800b03e:	9305      	str	r3, [sp, #20]
 800b040:	f8d8 3000 	ldr.w	r3, [r8]
 800b044:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b048:	3307      	adds	r3, #7
 800b04a:	f023 0307 	bic.w	r3, r3, #7
 800b04e:	f103 0208 	add.w	r2, r3, #8
 800b052:	f8c8 2000 	str.w	r2, [r8]
 800b056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b05a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b05e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800b062:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b066:	9307      	str	r3, [sp, #28]
 800b068:	f8cd 8018 	str.w	r8, [sp, #24]
 800b06c:	ee08 0a10 	vmov	s16, r0
 800b070:	4b9f      	ldr	r3, [pc, #636]	; (800b2f0 <_printf_float+0x2dc>)
 800b072:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b076:	f04f 32ff 	mov.w	r2, #4294967295
 800b07a:	f7f5 fd57 	bl	8000b2c <__aeabi_dcmpun>
 800b07e:	bb88      	cbnz	r0, 800b0e4 <_printf_float+0xd0>
 800b080:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b084:	4b9a      	ldr	r3, [pc, #616]	; (800b2f0 <_printf_float+0x2dc>)
 800b086:	f04f 32ff 	mov.w	r2, #4294967295
 800b08a:	f7f5 fd31 	bl	8000af0 <__aeabi_dcmple>
 800b08e:	bb48      	cbnz	r0, 800b0e4 <_printf_float+0xd0>
 800b090:	2200      	movs	r2, #0
 800b092:	2300      	movs	r3, #0
 800b094:	4640      	mov	r0, r8
 800b096:	4649      	mov	r1, r9
 800b098:	f7f5 fd20 	bl	8000adc <__aeabi_dcmplt>
 800b09c:	b110      	cbz	r0, 800b0a4 <_printf_float+0x90>
 800b09e:	232d      	movs	r3, #45	; 0x2d
 800b0a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b0a4:	4b93      	ldr	r3, [pc, #588]	; (800b2f4 <_printf_float+0x2e0>)
 800b0a6:	4894      	ldr	r0, [pc, #592]	; (800b2f8 <_printf_float+0x2e4>)
 800b0a8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b0ac:	bf94      	ite	ls
 800b0ae:	4698      	movls	r8, r3
 800b0b0:	4680      	movhi	r8, r0
 800b0b2:	2303      	movs	r3, #3
 800b0b4:	6123      	str	r3, [r4, #16]
 800b0b6:	9b05      	ldr	r3, [sp, #20]
 800b0b8:	f023 0204 	bic.w	r2, r3, #4
 800b0bc:	6022      	str	r2, [r4, #0]
 800b0be:	f04f 0900 	mov.w	r9, #0
 800b0c2:	9700      	str	r7, [sp, #0]
 800b0c4:	4633      	mov	r3, r6
 800b0c6:	aa0b      	add	r2, sp, #44	; 0x2c
 800b0c8:	4621      	mov	r1, r4
 800b0ca:	4628      	mov	r0, r5
 800b0cc:	f000 f9d8 	bl	800b480 <_printf_common>
 800b0d0:	3001      	adds	r0, #1
 800b0d2:	f040 8090 	bne.w	800b1f6 <_printf_float+0x1e2>
 800b0d6:	f04f 30ff 	mov.w	r0, #4294967295
 800b0da:	b00d      	add	sp, #52	; 0x34
 800b0dc:	ecbd 8b02 	vpop	{d8}
 800b0e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0e4:	4642      	mov	r2, r8
 800b0e6:	464b      	mov	r3, r9
 800b0e8:	4640      	mov	r0, r8
 800b0ea:	4649      	mov	r1, r9
 800b0ec:	f7f5 fd1e 	bl	8000b2c <__aeabi_dcmpun>
 800b0f0:	b140      	cbz	r0, 800b104 <_printf_float+0xf0>
 800b0f2:	464b      	mov	r3, r9
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	bfbc      	itt	lt
 800b0f8:	232d      	movlt	r3, #45	; 0x2d
 800b0fa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b0fe:	487f      	ldr	r0, [pc, #508]	; (800b2fc <_printf_float+0x2e8>)
 800b100:	4b7f      	ldr	r3, [pc, #508]	; (800b300 <_printf_float+0x2ec>)
 800b102:	e7d1      	b.n	800b0a8 <_printf_float+0x94>
 800b104:	6863      	ldr	r3, [r4, #4]
 800b106:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b10a:	9206      	str	r2, [sp, #24]
 800b10c:	1c5a      	adds	r2, r3, #1
 800b10e:	d13f      	bne.n	800b190 <_printf_float+0x17c>
 800b110:	2306      	movs	r3, #6
 800b112:	6063      	str	r3, [r4, #4]
 800b114:	9b05      	ldr	r3, [sp, #20]
 800b116:	6861      	ldr	r1, [r4, #4]
 800b118:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b11c:	2300      	movs	r3, #0
 800b11e:	9303      	str	r3, [sp, #12]
 800b120:	ab0a      	add	r3, sp, #40	; 0x28
 800b122:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b126:	ab09      	add	r3, sp, #36	; 0x24
 800b128:	ec49 8b10 	vmov	d0, r8, r9
 800b12c:	9300      	str	r3, [sp, #0]
 800b12e:	6022      	str	r2, [r4, #0]
 800b130:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b134:	4628      	mov	r0, r5
 800b136:	f7ff fecd 	bl	800aed4 <__cvt>
 800b13a:	9b06      	ldr	r3, [sp, #24]
 800b13c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b13e:	2b47      	cmp	r3, #71	; 0x47
 800b140:	4680      	mov	r8, r0
 800b142:	d108      	bne.n	800b156 <_printf_float+0x142>
 800b144:	1cc8      	adds	r0, r1, #3
 800b146:	db02      	blt.n	800b14e <_printf_float+0x13a>
 800b148:	6863      	ldr	r3, [r4, #4]
 800b14a:	4299      	cmp	r1, r3
 800b14c:	dd41      	ble.n	800b1d2 <_printf_float+0x1be>
 800b14e:	f1ab 0b02 	sub.w	fp, fp, #2
 800b152:	fa5f fb8b 	uxtb.w	fp, fp
 800b156:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b15a:	d820      	bhi.n	800b19e <_printf_float+0x18a>
 800b15c:	3901      	subs	r1, #1
 800b15e:	465a      	mov	r2, fp
 800b160:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b164:	9109      	str	r1, [sp, #36]	; 0x24
 800b166:	f7ff ff17 	bl	800af98 <__exponent>
 800b16a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b16c:	1813      	adds	r3, r2, r0
 800b16e:	2a01      	cmp	r2, #1
 800b170:	4681      	mov	r9, r0
 800b172:	6123      	str	r3, [r4, #16]
 800b174:	dc02      	bgt.n	800b17c <_printf_float+0x168>
 800b176:	6822      	ldr	r2, [r4, #0]
 800b178:	07d2      	lsls	r2, r2, #31
 800b17a:	d501      	bpl.n	800b180 <_printf_float+0x16c>
 800b17c:	3301      	adds	r3, #1
 800b17e:	6123      	str	r3, [r4, #16]
 800b180:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b184:	2b00      	cmp	r3, #0
 800b186:	d09c      	beq.n	800b0c2 <_printf_float+0xae>
 800b188:	232d      	movs	r3, #45	; 0x2d
 800b18a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b18e:	e798      	b.n	800b0c2 <_printf_float+0xae>
 800b190:	9a06      	ldr	r2, [sp, #24]
 800b192:	2a47      	cmp	r2, #71	; 0x47
 800b194:	d1be      	bne.n	800b114 <_printf_float+0x100>
 800b196:	2b00      	cmp	r3, #0
 800b198:	d1bc      	bne.n	800b114 <_printf_float+0x100>
 800b19a:	2301      	movs	r3, #1
 800b19c:	e7b9      	b.n	800b112 <_printf_float+0xfe>
 800b19e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b1a2:	d118      	bne.n	800b1d6 <_printf_float+0x1c2>
 800b1a4:	2900      	cmp	r1, #0
 800b1a6:	6863      	ldr	r3, [r4, #4]
 800b1a8:	dd0b      	ble.n	800b1c2 <_printf_float+0x1ae>
 800b1aa:	6121      	str	r1, [r4, #16]
 800b1ac:	b913      	cbnz	r3, 800b1b4 <_printf_float+0x1a0>
 800b1ae:	6822      	ldr	r2, [r4, #0]
 800b1b0:	07d0      	lsls	r0, r2, #31
 800b1b2:	d502      	bpl.n	800b1ba <_printf_float+0x1a6>
 800b1b4:	3301      	adds	r3, #1
 800b1b6:	440b      	add	r3, r1
 800b1b8:	6123      	str	r3, [r4, #16]
 800b1ba:	65a1      	str	r1, [r4, #88]	; 0x58
 800b1bc:	f04f 0900 	mov.w	r9, #0
 800b1c0:	e7de      	b.n	800b180 <_printf_float+0x16c>
 800b1c2:	b913      	cbnz	r3, 800b1ca <_printf_float+0x1b6>
 800b1c4:	6822      	ldr	r2, [r4, #0]
 800b1c6:	07d2      	lsls	r2, r2, #31
 800b1c8:	d501      	bpl.n	800b1ce <_printf_float+0x1ba>
 800b1ca:	3302      	adds	r3, #2
 800b1cc:	e7f4      	b.n	800b1b8 <_printf_float+0x1a4>
 800b1ce:	2301      	movs	r3, #1
 800b1d0:	e7f2      	b.n	800b1b8 <_printf_float+0x1a4>
 800b1d2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b1d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b1d8:	4299      	cmp	r1, r3
 800b1da:	db05      	blt.n	800b1e8 <_printf_float+0x1d4>
 800b1dc:	6823      	ldr	r3, [r4, #0]
 800b1de:	6121      	str	r1, [r4, #16]
 800b1e0:	07d8      	lsls	r0, r3, #31
 800b1e2:	d5ea      	bpl.n	800b1ba <_printf_float+0x1a6>
 800b1e4:	1c4b      	adds	r3, r1, #1
 800b1e6:	e7e7      	b.n	800b1b8 <_printf_float+0x1a4>
 800b1e8:	2900      	cmp	r1, #0
 800b1ea:	bfd4      	ite	le
 800b1ec:	f1c1 0202 	rsble	r2, r1, #2
 800b1f0:	2201      	movgt	r2, #1
 800b1f2:	4413      	add	r3, r2
 800b1f4:	e7e0      	b.n	800b1b8 <_printf_float+0x1a4>
 800b1f6:	6823      	ldr	r3, [r4, #0]
 800b1f8:	055a      	lsls	r2, r3, #21
 800b1fa:	d407      	bmi.n	800b20c <_printf_float+0x1f8>
 800b1fc:	6923      	ldr	r3, [r4, #16]
 800b1fe:	4642      	mov	r2, r8
 800b200:	4631      	mov	r1, r6
 800b202:	4628      	mov	r0, r5
 800b204:	47b8      	blx	r7
 800b206:	3001      	adds	r0, #1
 800b208:	d12c      	bne.n	800b264 <_printf_float+0x250>
 800b20a:	e764      	b.n	800b0d6 <_printf_float+0xc2>
 800b20c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b210:	f240 80e0 	bls.w	800b3d4 <_printf_float+0x3c0>
 800b214:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b218:	2200      	movs	r2, #0
 800b21a:	2300      	movs	r3, #0
 800b21c:	f7f5 fc54 	bl	8000ac8 <__aeabi_dcmpeq>
 800b220:	2800      	cmp	r0, #0
 800b222:	d034      	beq.n	800b28e <_printf_float+0x27a>
 800b224:	4a37      	ldr	r2, [pc, #220]	; (800b304 <_printf_float+0x2f0>)
 800b226:	2301      	movs	r3, #1
 800b228:	4631      	mov	r1, r6
 800b22a:	4628      	mov	r0, r5
 800b22c:	47b8      	blx	r7
 800b22e:	3001      	adds	r0, #1
 800b230:	f43f af51 	beq.w	800b0d6 <_printf_float+0xc2>
 800b234:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b238:	429a      	cmp	r2, r3
 800b23a:	db02      	blt.n	800b242 <_printf_float+0x22e>
 800b23c:	6823      	ldr	r3, [r4, #0]
 800b23e:	07d8      	lsls	r0, r3, #31
 800b240:	d510      	bpl.n	800b264 <_printf_float+0x250>
 800b242:	ee18 3a10 	vmov	r3, s16
 800b246:	4652      	mov	r2, sl
 800b248:	4631      	mov	r1, r6
 800b24a:	4628      	mov	r0, r5
 800b24c:	47b8      	blx	r7
 800b24e:	3001      	adds	r0, #1
 800b250:	f43f af41 	beq.w	800b0d6 <_printf_float+0xc2>
 800b254:	f04f 0800 	mov.w	r8, #0
 800b258:	f104 091a 	add.w	r9, r4, #26
 800b25c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b25e:	3b01      	subs	r3, #1
 800b260:	4543      	cmp	r3, r8
 800b262:	dc09      	bgt.n	800b278 <_printf_float+0x264>
 800b264:	6823      	ldr	r3, [r4, #0]
 800b266:	079b      	lsls	r3, r3, #30
 800b268:	f100 8105 	bmi.w	800b476 <_printf_float+0x462>
 800b26c:	68e0      	ldr	r0, [r4, #12]
 800b26e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b270:	4298      	cmp	r0, r3
 800b272:	bfb8      	it	lt
 800b274:	4618      	movlt	r0, r3
 800b276:	e730      	b.n	800b0da <_printf_float+0xc6>
 800b278:	2301      	movs	r3, #1
 800b27a:	464a      	mov	r2, r9
 800b27c:	4631      	mov	r1, r6
 800b27e:	4628      	mov	r0, r5
 800b280:	47b8      	blx	r7
 800b282:	3001      	adds	r0, #1
 800b284:	f43f af27 	beq.w	800b0d6 <_printf_float+0xc2>
 800b288:	f108 0801 	add.w	r8, r8, #1
 800b28c:	e7e6      	b.n	800b25c <_printf_float+0x248>
 800b28e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b290:	2b00      	cmp	r3, #0
 800b292:	dc39      	bgt.n	800b308 <_printf_float+0x2f4>
 800b294:	4a1b      	ldr	r2, [pc, #108]	; (800b304 <_printf_float+0x2f0>)
 800b296:	2301      	movs	r3, #1
 800b298:	4631      	mov	r1, r6
 800b29a:	4628      	mov	r0, r5
 800b29c:	47b8      	blx	r7
 800b29e:	3001      	adds	r0, #1
 800b2a0:	f43f af19 	beq.w	800b0d6 <_printf_float+0xc2>
 800b2a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b2a8:	4313      	orrs	r3, r2
 800b2aa:	d102      	bne.n	800b2b2 <_printf_float+0x29e>
 800b2ac:	6823      	ldr	r3, [r4, #0]
 800b2ae:	07d9      	lsls	r1, r3, #31
 800b2b0:	d5d8      	bpl.n	800b264 <_printf_float+0x250>
 800b2b2:	ee18 3a10 	vmov	r3, s16
 800b2b6:	4652      	mov	r2, sl
 800b2b8:	4631      	mov	r1, r6
 800b2ba:	4628      	mov	r0, r5
 800b2bc:	47b8      	blx	r7
 800b2be:	3001      	adds	r0, #1
 800b2c0:	f43f af09 	beq.w	800b0d6 <_printf_float+0xc2>
 800b2c4:	f04f 0900 	mov.w	r9, #0
 800b2c8:	f104 0a1a 	add.w	sl, r4, #26
 800b2cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2ce:	425b      	negs	r3, r3
 800b2d0:	454b      	cmp	r3, r9
 800b2d2:	dc01      	bgt.n	800b2d8 <_printf_float+0x2c4>
 800b2d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b2d6:	e792      	b.n	800b1fe <_printf_float+0x1ea>
 800b2d8:	2301      	movs	r3, #1
 800b2da:	4652      	mov	r2, sl
 800b2dc:	4631      	mov	r1, r6
 800b2de:	4628      	mov	r0, r5
 800b2e0:	47b8      	blx	r7
 800b2e2:	3001      	adds	r0, #1
 800b2e4:	f43f aef7 	beq.w	800b0d6 <_printf_float+0xc2>
 800b2e8:	f109 0901 	add.w	r9, r9, #1
 800b2ec:	e7ee      	b.n	800b2cc <_printf_float+0x2b8>
 800b2ee:	bf00      	nop
 800b2f0:	7fefffff 	.word	0x7fefffff
 800b2f4:	0800e36c 	.word	0x0800e36c
 800b2f8:	0800e370 	.word	0x0800e370
 800b2fc:	0800e378 	.word	0x0800e378
 800b300:	0800e374 	.word	0x0800e374
 800b304:	0800e37c 	.word	0x0800e37c
 800b308:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b30a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b30c:	429a      	cmp	r2, r3
 800b30e:	bfa8      	it	ge
 800b310:	461a      	movge	r2, r3
 800b312:	2a00      	cmp	r2, #0
 800b314:	4691      	mov	r9, r2
 800b316:	dc37      	bgt.n	800b388 <_printf_float+0x374>
 800b318:	f04f 0b00 	mov.w	fp, #0
 800b31c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b320:	f104 021a 	add.w	r2, r4, #26
 800b324:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b326:	9305      	str	r3, [sp, #20]
 800b328:	eba3 0309 	sub.w	r3, r3, r9
 800b32c:	455b      	cmp	r3, fp
 800b32e:	dc33      	bgt.n	800b398 <_printf_float+0x384>
 800b330:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b334:	429a      	cmp	r2, r3
 800b336:	db3b      	blt.n	800b3b0 <_printf_float+0x39c>
 800b338:	6823      	ldr	r3, [r4, #0]
 800b33a:	07da      	lsls	r2, r3, #31
 800b33c:	d438      	bmi.n	800b3b0 <_printf_float+0x39c>
 800b33e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b340:	9a05      	ldr	r2, [sp, #20]
 800b342:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b344:	1a9a      	subs	r2, r3, r2
 800b346:	eba3 0901 	sub.w	r9, r3, r1
 800b34a:	4591      	cmp	r9, r2
 800b34c:	bfa8      	it	ge
 800b34e:	4691      	movge	r9, r2
 800b350:	f1b9 0f00 	cmp.w	r9, #0
 800b354:	dc35      	bgt.n	800b3c2 <_printf_float+0x3ae>
 800b356:	f04f 0800 	mov.w	r8, #0
 800b35a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b35e:	f104 0a1a 	add.w	sl, r4, #26
 800b362:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b366:	1a9b      	subs	r3, r3, r2
 800b368:	eba3 0309 	sub.w	r3, r3, r9
 800b36c:	4543      	cmp	r3, r8
 800b36e:	f77f af79 	ble.w	800b264 <_printf_float+0x250>
 800b372:	2301      	movs	r3, #1
 800b374:	4652      	mov	r2, sl
 800b376:	4631      	mov	r1, r6
 800b378:	4628      	mov	r0, r5
 800b37a:	47b8      	blx	r7
 800b37c:	3001      	adds	r0, #1
 800b37e:	f43f aeaa 	beq.w	800b0d6 <_printf_float+0xc2>
 800b382:	f108 0801 	add.w	r8, r8, #1
 800b386:	e7ec      	b.n	800b362 <_printf_float+0x34e>
 800b388:	4613      	mov	r3, r2
 800b38a:	4631      	mov	r1, r6
 800b38c:	4642      	mov	r2, r8
 800b38e:	4628      	mov	r0, r5
 800b390:	47b8      	blx	r7
 800b392:	3001      	adds	r0, #1
 800b394:	d1c0      	bne.n	800b318 <_printf_float+0x304>
 800b396:	e69e      	b.n	800b0d6 <_printf_float+0xc2>
 800b398:	2301      	movs	r3, #1
 800b39a:	4631      	mov	r1, r6
 800b39c:	4628      	mov	r0, r5
 800b39e:	9205      	str	r2, [sp, #20]
 800b3a0:	47b8      	blx	r7
 800b3a2:	3001      	adds	r0, #1
 800b3a4:	f43f ae97 	beq.w	800b0d6 <_printf_float+0xc2>
 800b3a8:	9a05      	ldr	r2, [sp, #20]
 800b3aa:	f10b 0b01 	add.w	fp, fp, #1
 800b3ae:	e7b9      	b.n	800b324 <_printf_float+0x310>
 800b3b0:	ee18 3a10 	vmov	r3, s16
 800b3b4:	4652      	mov	r2, sl
 800b3b6:	4631      	mov	r1, r6
 800b3b8:	4628      	mov	r0, r5
 800b3ba:	47b8      	blx	r7
 800b3bc:	3001      	adds	r0, #1
 800b3be:	d1be      	bne.n	800b33e <_printf_float+0x32a>
 800b3c0:	e689      	b.n	800b0d6 <_printf_float+0xc2>
 800b3c2:	9a05      	ldr	r2, [sp, #20]
 800b3c4:	464b      	mov	r3, r9
 800b3c6:	4442      	add	r2, r8
 800b3c8:	4631      	mov	r1, r6
 800b3ca:	4628      	mov	r0, r5
 800b3cc:	47b8      	blx	r7
 800b3ce:	3001      	adds	r0, #1
 800b3d0:	d1c1      	bne.n	800b356 <_printf_float+0x342>
 800b3d2:	e680      	b.n	800b0d6 <_printf_float+0xc2>
 800b3d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b3d6:	2a01      	cmp	r2, #1
 800b3d8:	dc01      	bgt.n	800b3de <_printf_float+0x3ca>
 800b3da:	07db      	lsls	r3, r3, #31
 800b3dc:	d538      	bpl.n	800b450 <_printf_float+0x43c>
 800b3de:	2301      	movs	r3, #1
 800b3e0:	4642      	mov	r2, r8
 800b3e2:	4631      	mov	r1, r6
 800b3e4:	4628      	mov	r0, r5
 800b3e6:	47b8      	blx	r7
 800b3e8:	3001      	adds	r0, #1
 800b3ea:	f43f ae74 	beq.w	800b0d6 <_printf_float+0xc2>
 800b3ee:	ee18 3a10 	vmov	r3, s16
 800b3f2:	4652      	mov	r2, sl
 800b3f4:	4631      	mov	r1, r6
 800b3f6:	4628      	mov	r0, r5
 800b3f8:	47b8      	blx	r7
 800b3fa:	3001      	adds	r0, #1
 800b3fc:	f43f ae6b 	beq.w	800b0d6 <_printf_float+0xc2>
 800b400:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b404:	2200      	movs	r2, #0
 800b406:	2300      	movs	r3, #0
 800b408:	f7f5 fb5e 	bl	8000ac8 <__aeabi_dcmpeq>
 800b40c:	b9d8      	cbnz	r0, 800b446 <_printf_float+0x432>
 800b40e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b410:	f108 0201 	add.w	r2, r8, #1
 800b414:	3b01      	subs	r3, #1
 800b416:	4631      	mov	r1, r6
 800b418:	4628      	mov	r0, r5
 800b41a:	47b8      	blx	r7
 800b41c:	3001      	adds	r0, #1
 800b41e:	d10e      	bne.n	800b43e <_printf_float+0x42a>
 800b420:	e659      	b.n	800b0d6 <_printf_float+0xc2>
 800b422:	2301      	movs	r3, #1
 800b424:	4652      	mov	r2, sl
 800b426:	4631      	mov	r1, r6
 800b428:	4628      	mov	r0, r5
 800b42a:	47b8      	blx	r7
 800b42c:	3001      	adds	r0, #1
 800b42e:	f43f ae52 	beq.w	800b0d6 <_printf_float+0xc2>
 800b432:	f108 0801 	add.w	r8, r8, #1
 800b436:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b438:	3b01      	subs	r3, #1
 800b43a:	4543      	cmp	r3, r8
 800b43c:	dcf1      	bgt.n	800b422 <_printf_float+0x40e>
 800b43e:	464b      	mov	r3, r9
 800b440:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b444:	e6dc      	b.n	800b200 <_printf_float+0x1ec>
 800b446:	f04f 0800 	mov.w	r8, #0
 800b44a:	f104 0a1a 	add.w	sl, r4, #26
 800b44e:	e7f2      	b.n	800b436 <_printf_float+0x422>
 800b450:	2301      	movs	r3, #1
 800b452:	4642      	mov	r2, r8
 800b454:	e7df      	b.n	800b416 <_printf_float+0x402>
 800b456:	2301      	movs	r3, #1
 800b458:	464a      	mov	r2, r9
 800b45a:	4631      	mov	r1, r6
 800b45c:	4628      	mov	r0, r5
 800b45e:	47b8      	blx	r7
 800b460:	3001      	adds	r0, #1
 800b462:	f43f ae38 	beq.w	800b0d6 <_printf_float+0xc2>
 800b466:	f108 0801 	add.w	r8, r8, #1
 800b46a:	68e3      	ldr	r3, [r4, #12]
 800b46c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b46e:	1a5b      	subs	r3, r3, r1
 800b470:	4543      	cmp	r3, r8
 800b472:	dcf0      	bgt.n	800b456 <_printf_float+0x442>
 800b474:	e6fa      	b.n	800b26c <_printf_float+0x258>
 800b476:	f04f 0800 	mov.w	r8, #0
 800b47a:	f104 0919 	add.w	r9, r4, #25
 800b47e:	e7f4      	b.n	800b46a <_printf_float+0x456>

0800b480 <_printf_common>:
 800b480:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b484:	4616      	mov	r6, r2
 800b486:	4699      	mov	r9, r3
 800b488:	688a      	ldr	r2, [r1, #8]
 800b48a:	690b      	ldr	r3, [r1, #16]
 800b48c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b490:	4293      	cmp	r3, r2
 800b492:	bfb8      	it	lt
 800b494:	4613      	movlt	r3, r2
 800b496:	6033      	str	r3, [r6, #0]
 800b498:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b49c:	4607      	mov	r7, r0
 800b49e:	460c      	mov	r4, r1
 800b4a0:	b10a      	cbz	r2, 800b4a6 <_printf_common+0x26>
 800b4a2:	3301      	adds	r3, #1
 800b4a4:	6033      	str	r3, [r6, #0]
 800b4a6:	6823      	ldr	r3, [r4, #0]
 800b4a8:	0699      	lsls	r1, r3, #26
 800b4aa:	bf42      	ittt	mi
 800b4ac:	6833      	ldrmi	r3, [r6, #0]
 800b4ae:	3302      	addmi	r3, #2
 800b4b0:	6033      	strmi	r3, [r6, #0]
 800b4b2:	6825      	ldr	r5, [r4, #0]
 800b4b4:	f015 0506 	ands.w	r5, r5, #6
 800b4b8:	d106      	bne.n	800b4c8 <_printf_common+0x48>
 800b4ba:	f104 0a19 	add.w	sl, r4, #25
 800b4be:	68e3      	ldr	r3, [r4, #12]
 800b4c0:	6832      	ldr	r2, [r6, #0]
 800b4c2:	1a9b      	subs	r3, r3, r2
 800b4c4:	42ab      	cmp	r3, r5
 800b4c6:	dc26      	bgt.n	800b516 <_printf_common+0x96>
 800b4c8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b4cc:	1e13      	subs	r3, r2, #0
 800b4ce:	6822      	ldr	r2, [r4, #0]
 800b4d0:	bf18      	it	ne
 800b4d2:	2301      	movne	r3, #1
 800b4d4:	0692      	lsls	r2, r2, #26
 800b4d6:	d42b      	bmi.n	800b530 <_printf_common+0xb0>
 800b4d8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b4dc:	4649      	mov	r1, r9
 800b4de:	4638      	mov	r0, r7
 800b4e0:	47c0      	blx	r8
 800b4e2:	3001      	adds	r0, #1
 800b4e4:	d01e      	beq.n	800b524 <_printf_common+0xa4>
 800b4e6:	6823      	ldr	r3, [r4, #0]
 800b4e8:	68e5      	ldr	r5, [r4, #12]
 800b4ea:	6832      	ldr	r2, [r6, #0]
 800b4ec:	f003 0306 	and.w	r3, r3, #6
 800b4f0:	2b04      	cmp	r3, #4
 800b4f2:	bf08      	it	eq
 800b4f4:	1aad      	subeq	r5, r5, r2
 800b4f6:	68a3      	ldr	r3, [r4, #8]
 800b4f8:	6922      	ldr	r2, [r4, #16]
 800b4fa:	bf0c      	ite	eq
 800b4fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b500:	2500      	movne	r5, #0
 800b502:	4293      	cmp	r3, r2
 800b504:	bfc4      	itt	gt
 800b506:	1a9b      	subgt	r3, r3, r2
 800b508:	18ed      	addgt	r5, r5, r3
 800b50a:	2600      	movs	r6, #0
 800b50c:	341a      	adds	r4, #26
 800b50e:	42b5      	cmp	r5, r6
 800b510:	d11a      	bne.n	800b548 <_printf_common+0xc8>
 800b512:	2000      	movs	r0, #0
 800b514:	e008      	b.n	800b528 <_printf_common+0xa8>
 800b516:	2301      	movs	r3, #1
 800b518:	4652      	mov	r2, sl
 800b51a:	4649      	mov	r1, r9
 800b51c:	4638      	mov	r0, r7
 800b51e:	47c0      	blx	r8
 800b520:	3001      	adds	r0, #1
 800b522:	d103      	bne.n	800b52c <_printf_common+0xac>
 800b524:	f04f 30ff 	mov.w	r0, #4294967295
 800b528:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b52c:	3501      	adds	r5, #1
 800b52e:	e7c6      	b.n	800b4be <_printf_common+0x3e>
 800b530:	18e1      	adds	r1, r4, r3
 800b532:	1c5a      	adds	r2, r3, #1
 800b534:	2030      	movs	r0, #48	; 0x30
 800b536:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b53a:	4422      	add	r2, r4
 800b53c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b540:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b544:	3302      	adds	r3, #2
 800b546:	e7c7      	b.n	800b4d8 <_printf_common+0x58>
 800b548:	2301      	movs	r3, #1
 800b54a:	4622      	mov	r2, r4
 800b54c:	4649      	mov	r1, r9
 800b54e:	4638      	mov	r0, r7
 800b550:	47c0      	blx	r8
 800b552:	3001      	adds	r0, #1
 800b554:	d0e6      	beq.n	800b524 <_printf_common+0xa4>
 800b556:	3601      	adds	r6, #1
 800b558:	e7d9      	b.n	800b50e <_printf_common+0x8e>
	...

0800b55c <_printf_i>:
 800b55c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b560:	7e0f      	ldrb	r7, [r1, #24]
 800b562:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b564:	2f78      	cmp	r7, #120	; 0x78
 800b566:	4691      	mov	r9, r2
 800b568:	4680      	mov	r8, r0
 800b56a:	460c      	mov	r4, r1
 800b56c:	469a      	mov	sl, r3
 800b56e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b572:	d807      	bhi.n	800b584 <_printf_i+0x28>
 800b574:	2f62      	cmp	r7, #98	; 0x62
 800b576:	d80a      	bhi.n	800b58e <_printf_i+0x32>
 800b578:	2f00      	cmp	r7, #0
 800b57a:	f000 80d8 	beq.w	800b72e <_printf_i+0x1d2>
 800b57e:	2f58      	cmp	r7, #88	; 0x58
 800b580:	f000 80a3 	beq.w	800b6ca <_printf_i+0x16e>
 800b584:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b588:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b58c:	e03a      	b.n	800b604 <_printf_i+0xa8>
 800b58e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b592:	2b15      	cmp	r3, #21
 800b594:	d8f6      	bhi.n	800b584 <_printf_i+0x28>
 800b596:	a101      	add	r1, pc, #4	; (adr r1, 800b59c <_printf_i+0x40>)
 800b598:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b59c:	0800b5f5 	.word	0x0800b5f5
 800b5a0:	0800b609 	.word	0x0800b609
 800b5a4:	0800b585 	.word	0x0800b585
 800b5a8:	0800b585 	.word	0x0800b585
 800b5ac:	0800b585 	.word	0x0800b585
 800b5b0:	0800b585 	.word	0x0800b585
 800b5b4:	0800b609 	.word	0x0800b609
 800b5b8:	0800b585 	.word	0x0800b585
 800b5bc:	0800b585 	.word	0x0800b585
 800b5c0:	0800b585 	.word	0x0800b585
 800b5c4:	0800b585 	.word	0x0800b585
 800b5c8:	0800b715 	.word	0x0800b715
 800b5cc:	0800b639 	.word	0x0800b639
 800b5d0:	0800b6f7 	.word	0x0800b6f7
 800b5d4:	0800b585 	.word	0x0800b585
 800b5d8:	0800b585 	.word	0x0800b585
 800b5dc:	0800b737 	.word	0x0800b737
 800b5e0:	0800b585 	.word	0x0800b585
 800b5e4:	0800b639 	.word	0x0800b639
 800b5e8:	0800b585 	.word	0x0800b585
 800b5ec:	0800b585 	.word	0x0800b585
 800b5f0:	0800b6ff 	.word	0x0800b6ff
 800b5f4:	682b      	ldr	r3, [r5, #0]
 800b5f6:	1d1a      	adds	r2, r3, #4
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	602a      	str	r2, [r5, #0]
 800b5fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b600:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b604:	2301      	movs	r3, #1
 800b606:	e0a3      	b.n	800b750 <_printf_i+0x1f4>
 800b608:	6820      	ldr	r0, [r4, #0]
 800b60a:	6829      	ldr	r1, [r5, #0]
 800b60c:	0606      	lsls	r6, r0, #24
 800b60e:	f101 0304 	add.w	r3, r1, #4
 800b612:	d50a      	bpl.n	800b62a <_printf_i+0xce>
 800b614:	680e      	ldr	r6, [r1, #0]
 800b616:	602b      	str	r3, [r5, #0]
 800b618:	2e00      	cmp	r6, #0
 800b61a:	da03      	bge.n	800b624 <_printf_i+0xc8>
 800b61c:	232d      	movs	r3, #45	; 0x2d
 800b61e:	4276      	negs	r6, r6
 800b620:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b624:	485e      	ldr	r0, [pc, #376]	; (800b7a0 <_printf_i+0x244>)
 800b626:	230a      	movs	r3, #10
 800b628:	e019      	b.n	800b65e <_printf_i+0x102>
 800b62a:	680e      	ldr	r6, [r1, #0]
 800b62c:	602b      	str	r3, [r5, #0]
 800b62e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b632:	bf18      	it	ne
 800b634:	b236      	sxthne	r6, r6
 800b636:	e7ef      	b.n	800b618 <_printf_i+0xbc>
 800b638:	682b      	ldr	r3, [r5, #0]
 800b63a:	6820      	ldr	r0, [r4, #0]
 800b63c:	1d19      	adds	r1, r3, #4
 800b63e:	6029      	str	r1, [r5, #0]
 800b640:	0601      	lsls	r1, r0, #24
 800b642:	d501      	bpl.n	800b648 <_printf_i+0xec>
 800b644:	681e      	ldr	r6, [r3, #0]
 800b646:	e002      	b.n	800b64e <_printf_i+0xf2>
 800b648:	0646      	lsls	r6, r0, #25
 800b64a:	d5fb      	bpl.n	800b644 <_printf_i+0xe8>
 800b64c:	881e      	ldrh	r6, [r3, #0]
 800b64e:	4854      	ldr	r0, [pc, #336]	; (800b7a0 <_printf_i+0x244>)
 800b650:	2f6f      	cmp	r7, #111	; 0x6f
 800b652:	bf0c      	ite	eq
 800b654:	2308      	moveq	r3, #8
 800b656:	230a      	movne	r3, #10
 800b658:	2100      	movs	r1, #0
 800b65a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b65e:	6865      	ldr	r5, [r4, #4]
 800b660:	60a5      	str	r5, [r4, #8]
 800b662:	2d00      	cmp	r5, #0
 800b664:	bfa2      	ittt	ge
 800b666:	6821      	ldrge	r1, [r4, #0]
 800b668:	f021 0104 	bicge.w	r1, r1, #4
 800b66c:	6021      	strge	r1, [r4, #0]
 800b66e:	b90e      	cbnz	r6, 800b674 <_printf_i+0x118>
 800b670:	2d00      	cmp	r5, #0
 800b672:	d04d      	beq.n	800b710 <_printf_i+0x1b4>
 800b674:	4615      	mov	r5, r2
 800b676:	fbb6 f1f3 	udiv	r1, r6, r3
 800b67a:	fb03 6711 	mls	r7, r3, r1, r6
 800b67e:	5dc7      	ldrb	r7, [r0, r7]
 800b680:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b684:	4637      	mov	r7, r6
 800b686:	42bb      	cmp	r3, r7
 800b688:	460e      	mov	r6, r1
 800b68a:	d9f4      	bls.n	800b676 <_printf_i+0x11a>
 800b68c:	2b08      	cmp	r3, #8
 800b68e:	d10b      	bne.n	800b6a8 <_printf_i+0x14c>
 800b690:	6823      	ldr	r3, [r4, #0]
 800b692:	07de      	lsls	r6, r3, #31
 800b694:	d508      	bpl.n	800b6a8 <_printf_i+0x14c>
 800b696:	6923      	ldr	r3, [r4, #16]
 800b698:	6861      	ldr	r1, [r4, #4]
 800b69a:	4299      	cmp	r1, r3
 800b69c:	bfde      	ittt	le
 800b69e:	2330      	movle	r3, #48	; 0x30
 800b6a0:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b6a4:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b6a8:	1b52      	subs	r2, r2, r5
 800b6aa:	6122      	str	r2, [r4, #16]
 800b6ac:	f8cd a000 	str.w	sl, [sp]
 800b6b0:	464b      	mov	r3, r9
 800b6b2:	aa03      	add	r2, sp, #12
 800b6b4:	4621      	mov	r1, r4
 800b6b6:	4640      	mov	r0, r8
 800b6b8:	f7ff fee2 	bl	800b480 <_printf_common>
 800b6bc:	3001      	adds	r0, #1
 800b6be:	d14c      	bne.n	800b75a <_printf_i+0x1fe>
 800b6c0:	f04f 30ff 	mov.w	r0, #4294967295
 800b6c4:	b004      	add	sp, #16
 800b6c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b6ca:	4835      	ldr	r0, [pc, #212]	; (800b7a0 <_printf_i+0x244>)
 800b6cc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b6d0:	6829      	ldr	r1, [r5, #0]
 800b6d2:	6823      	ldr	r3, [r4, #0]
 800b6d4:	f851 6b04 	ldr.w	r6, [r1], #4
 800b6d8:	6029      	str	r1, [r5, #0]
 800b6da:	061d      	lsls	r5, r3, #24
 800b6dc:	d514      	bpl.n	800b708 <_printf_i+0x1ac>
 800b6de:	07df      	lsls	r7, r3, #31
 800b6e0:	bf44      	itt	mi
 800b6e2:	f043 0320 	orrmi.w	r3, r3, #32
 800b6e6:	6023      	strmi	r3, [r4, #0]
 800b6e8:	b91e      	cbnz	r6, 800b6f2 <_printf_i+0x196>
 800b6ea:	6823      	ldr	r3, [r4, #0]
 800b6ec:	f023 0320 	bic.w	r3, r3, #32
 800b6f0:	6023      	str	r3, [r4, #0]
 800b6f2:	2310      	movs	r3, #16
 800b6f4:	e7b0      	b.n	800b658 <_printf_i+0xfc>
 800b6f6:	6823      	ldr	r3, [r4, #0]
 800b6f8:	f043 0320 	orr.w	r3, r3, #32
 800b6fc:	6023      	str	r3, [r4, #0]
 800b6fe:	2378      	movs	r3, #120	; 0x78
 800b700:	4828      	ldr	r0, [pc, #160]	; (800b7a4 <_printf_i+0x248>)
 800b702:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b706:	e7e3      	b.n	800b6d0 <_printf_i+0x174>
 800b708:	0659      	lsls	r1, r3, #25
 800b70a:	bf48      	it	mi
 800b70c:	b2b6      	uxthmi	r6, r6
 800b70e:	e7e6      	b.n	800b6de <_printf_i+0x182>
 800b710:	4615      	mov	r5, r2
 800b712:	e7bb      	b.n	800b68c <_printf_i+0x130>
 800b714:	682b      	ldr	r3, [r5, #0]
 800b716:	6826      	ldr	r6, [r4, #0]
 800b718:	6961      	ldr	r1, [r4, #20]
 800b71a:	1d18      	adds	r0, r3, #4
 800b71c:	6028      	str	r0, [r5, #0]
 800b71e:	0635      	lsls	r5, r6, #24
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	d501      	bpl.n	800b728 <_printf_i+0x1cc>
 800b724:	6019      	str	r1, [r3, #0]
 800b726:	e002      	b.n	800b72e <_printf_i+0x1d2>
 800b728:	0670      	lsls	r0, r6, #25
 800b72a:	d5fb      	bpl.n	800b724 <_printf_i+0x1c8>
 800b72c:	8019      	strh	r1, [r3, #0]
 800b72e:	2300      	movs	r3, #0
 800b730:	6123      	str	r3, [r4, #16]
 800b732:	4615      	mov	r5, r2
 800b734:	e7ba      	b.n	800b6ac <_printf_i+0x150>
 800b736:	682b      	ldr	r3, [r5, #0]
 800b738:	1d1a      	adds	r2, r3, #4
 800b73a:	602a      	str	r2, [r5, #0]
 800b73c:	681d      	ldr	r5, [r3, #0]
 800b73e:	6862      	ldr	r2, [r4, #4]
 800b740:	2100      	movs	r1, #0
 800b742:	4628      	mov	r0, r5
 800b744:	f7f4 fd4c 	bl	80001e0 <memchr>
 800b748:	b108      	cbz	r0, 800b74e <_printf_i+0x1f2>
 800b74a:	1b40      	subs	r0, r0, r5
 800b74c:	6060      	str	r0, [r4, #4]
 800b74e:	6863      	ldr	r3, [r4, #4]
 800b750:	6123      	str	r3, [r4, #16]
 800b752:	2300      	movs	r3, #0
 800b754:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b758:	e7a8      	b.n	800b6ac <_printf_i+0x150>
 800b75a:	6923      	ldr	r3, [r4, #16]
 800b75c:	462a      	mov	r2, r5
 800b75e:	4649      	mov	r1, r9
 800b760:	4640      	mov	r0, r8
 800b762:	47d0      	blx	sl
 800b764:	3001      	adds	r0, #1
 800b766:	d0ab      	beq.n	800b6c0 <_printf_i+0x164>
 800b768:	6823      	ldr	r3, [r4, #0]
 800b76a:	079b      	lsls	r3, r3, #30
 800b76c:	d413      	bmi.n	800b796 <_printf_i+0x23a>
 800b76e:	68e0      	ldr	r0, [r4, #12]
 800b770:	9b03      	ldr	r3, [sp, #12]
 800b772:	4298      	cmp	r0, r3
 800b774:	bfb8      	it	lt
 800b776:	4618      	movlt	r0, r3
 800b778:	e7a4      	b.n	800b6c4 <_printf_i+0x168>
 800b77a:	2301      	movs	r3, #1
 800b77c:	4632      	mov	r2, r6
 800b77e:	4649      	mov	r1, r9
 800b780:	4640      	mov	r0, r8
 800b782:	47d0      	blx	sl
 800b784:	3001      	adds	r0, #1
 800b786:	d09b      	beq.n	800b6c0 <_printf_i+0x164>
 800b788:	3501      	adds	r5, #1
 800b78a:	68e3      	ldr	r3, [r4, #12]
 800b78c:	9903      	ldr	r1, [sp, #12]
 800b78e:	1a5b      	subs	r3, r3, r1
 800b790:	42ab      	cmp	r3, r5
 800b792:	dcf2      	bgt.n	800b77a <_printf_i+0x21e>
 800b794:	e7eb      	b.n	800b76e <_printf_i+0x212>
 800b796:	2500      	movs	r5, #0
 800b798:	f104 0619 	add.w	r6, r4, #25
 800b79c:	e7f5      	b.n	800b78a <_printf_i+0x22e>
 800b79e:	bf00      	nop
 800b7a0:	0800e37e 	.word	0x0800e37e
 800b7a4:	0800e38f 	.word	0x0800e38f

0800b7a8 <setbuf>:
 800b7a8:	2900      	cmp	r1, #0
 800b7aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b7ae:	bf0c      	ite	eq
 800b7b0:	2202      	moveq	r2, #2
 800b7b2:	2200      	movne	r2, #0
 800b7b4:	f000 b800 	b.w	800b7b8 <setvbuf>

0800b7b8 <setvbuf>:
 800b7b8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b7bc:	461d      	mov	r5, r3
 800b7be:	4b5d      	ldr	r3, [pc, #372]	; (800b934 <setvbuf+0x17c>)
 800b7c0:	681f      	ldr	r7, [r3, #0]
 800b7c2:	4604      	mov	r4, r0
 800b7c4:	460e      	mov	r6, r1
 800b7c6:	4690      	mov	r8, r2
 800b7c8:	b127      	cbz	r7, 800b7d4 <setvbuf+0x1c>
 800b7ca:	69bb      	ldr	r3, [r7, #24]
 800b7cc:	b913      	cbnz	r3, 800b7d4 <setvbuf+0x1c>
 800b7ce:	4638      	mov	r0, r7
 800b7d0:	f001 f86e 	bl	800c8b0 <__sinit>
 800b7d4:	4b58      	ldr	r3, [pc, #352]	; (800b938 <setvbuf+0x180>)
 800b7d6:	429c      	cmp	r4, r3
 800b7d8:	d167      	bne.n	800b8aa <setvbuf+0xf2>
 800b7da:	687c      	ldr	r4, [r7, #4]
 800b7dc:	f1b8 0f02 	cmp.w	r8, #2
 800b7e0:	d006      	beq.n	800b7f0 <setvbuf+0x38>
 800b7e2:	f1b8 0f01 	cmp.w	r8, #1
 800b7e6:	f200 809f 	bhi.w	800b928 <setvbuf+0x170>
 800b7ea:	2d00      	cmp	r5, #0
 800b7ec:	f2c0 809c 	blt.w	800b928 <setvbuf+0x170>
 800b7f0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b7f2:	07db      	lsls	r3, r3, #31
 800b7f4:	d405      	bmi.n	800b802 <setvbuf+0x4a>
 800b7f6:	89a3      	ldrh	r3, [r4, #12]
 800b7f8:	0598      	lsls	r0, r3, #22
 800b7fa:	d402      	bmi.n	800b802 <setvbuf+0x4a>
 800b7fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b7fe:	f001 f8fa 	bl	800c9f6 <__retarget_lock_acquire_recursive>
 800b802:	4621      	mov	r1, r4
 800b804:	4638      	mov	r0, r7
 800b806:	f000 ffbf 	bl	800c788 <_fflush_r>
 800b80a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b80c:	b141      	cbz	r1, 800b820 <setvbuf+0x68>
 800b80e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b812:	4299      	cmp	r1, r3
 800b814:	d002      	beq.n	800b81c <setvbuf+0x64>
 800b816:	4638      	mov	r0, r7
 800b818:	f001 fd04 	bl	800d224 <_free_r>
 800b81c:	2300      	movs	r3, #0
 800b81e:	6363      	str	r3, [r4, #52]	; 0x34
 800b820:	2300      	movs	r3, #0
 800b822:	61a3      	str	r3, [r4, #24]
 800b824:	6063      	str	r3, [r4, #4]
 800b826:	89a3      	ldrh	r3, [r4, #12]
 800b828:	0619      	lsls	r1, r3, #24
 800b82a:	d503      	bpl.n	800b834 <setvbuf+0x7c>
 800b82c:	6921      	ldr	r1, [r4, #16]
 800b82e:	4638      	mov	r0, r7
 800b830:	f001 fcf8 	bl	800d224 <_free_r>
 800b834:	89a3      	ldrh	r3, [r4, #12]
 800b836:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800b83a:	f023 0303 	bic.w	r3, r3, #3
 800b83e:	f1b8 0f02 	cmp.w	r8, #2
 800b842:	81a3      	strh	r3, [r4, #12]
 800b844:	d06c      	beq.n	800b920 <setvbuf+0x168>
 800b846:	ab01      	add	r3, sp, #4
 800b848:	466a      	mov	r2, sp
 800b84a:	4621      	mov	r1, r4
 800b84c:	4638      	mov	r0, r7
 800b84e:	f001 f8d4 	bl	800c9fa <__swhatbuf_r>
 800b852:	89a3      	ldrh	r3, [r4, #12]
 800b854:	4318      	orrs	r0, r3
 800b856:	81a0      	strh	r0, [r4, #12]
 800b858:	2d00      	cmp	r5, #0
 800b85a:	d130      	bne.n	800b8be <setvbuf+0x106>
 800b85c:	9d00      	ldr	r5, [sp, #0]
 800b85e:	4628      	mov	r0, r5
 800b860:	f001 f930 	bl	800cac4 <malloc>
 800b864:	4606      	mov	r6, r0
 800b866:	2800      	cmp	r0, #0
 800b868:	d155      	bne.n	800b916 <setvbuf+0x15e>
 800b86a:	f8dd 9000 	ldr.w	r9, [sp]
 800b86e:	45a9      	cmp	r9, r5
 800b870:	d14a      	bne.n	800b908 <setvbuf+0x150>
 800b872:	f04f 35ff 	mov.w	r5, #4294967295
 800b876:	2200      	movs	r2, #0
 800b878:	60a2      	str	r2, [r4, #8]
 800b87a:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800b87e:	6022      	str	r2, [r4, #0]
 800b880:	6122      	str	r2, [r4, #16]
 800b882:	2201      	movs	r2, #1
 800b884:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b888:	6162      	str	r2, [r4, #20]
 800b88a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b88c:	f043 0302 	orr.w	r3, r3, #2
 800b890:	07d2      	lsls	r2, r2, #31
 800b892:	81a3      	strh	r3, [r4, #12]
 800b894:	d405      	bmi.n	800b8a2 <setvbuf+0xea>
 800b896:	f413 7f00 	tst.w	r3, #512	; 0x200
 800b89a:	d102      	bne.n	800b8a2 <setvbuf+0xea>
 800b89c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b89e:	f001 f8ab 	bl	800c9f8 <__retarget_lock_release_recursive>
 800b8a2:	4628      	mov	r0, r5
 800b8a4:	b003      	add	sp, #12
 800b8a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b8aa:	4b24      	ldr	r3, [pc, #144]	; (800b93c <setvbuf+0x184>)
 800b8ac:	429c      	cmp	r4, r3
 800b8ae:	d101      	bne.n	800b8b4 <setvbuf+0xfc>
 800b8b0:	68bc      	ldr	r4, [r7, #8]
 800b8b2:	e793      	b.n	800b7dc <setvbuf+0x24>
 800b8b4:	4b22      	ldr	r3, [pc, #136]	; (800b940 <setvbuf+0x188>)
 800b8b6:	429c      	cmp	r4, r3
 800b8b8:	bf08      	it	eq
 800b8ba:	68fc      	ldreq	r4, [r7, #12]
 800b8bc:	e78e      	b.n	800b7dc <setvbuf+0x24>
 800b8be:	2e00      	cmp	r6, #0
 800b8c0:	d0cd      	beq.n	800b85e <setvbuf+0xa6>
 800b8c2:	69bb      	ldr	r3, [r7, #24]
 800b8c4:	b913      	cbnz	r3, 800b8cc <setvbuf+0x114>
 800b8c6:	4638      	mov	r0, r7
 800b8c8:	f000 fff2 	bl	800c8b0 <__sinit>
 800b8cc:	f1b8 0f01 	cmp.w	r8, #1
 800b8d0:	bf08      	it	eq
 800b8d2:	89a3      	ldrheq	r3, [r4, #12]
 800b8d4:	6026      	str	r6, [r4, #0]
 800b8d6:	bf04      	itt	eq
 800b8d8:	f043 0301 	orreq.w	r3, r3, #1
 800b8dc:	81a3      	strheq	r3, [r4, #12]
 800b8de:	89a2      	ldrh	r2, [r4, #12]
 800b8e0:	f012 0308 	ands.w	r3, r2, #8
 800b8e4:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800b8e8:	d01c      	beq.n	800b924 <setvbuf+0x16c>
 800b8ea:	07d3      	lsls	r3, r2, #31
 800b8ec:	bf41      	itttt	mi
 800b8ee:	2300      	movmi	r3, #0
 800b8f0:	426d      	negmi	r5, r5
 800b8f2:	60a3      	strmi	r3, [r4, #8]
 800b8f4:	61a5      	strmi	r5, [r4, #24]
 800b8f6:	bf58      	it	pl
 800b8f8:	60a5      	strpl	r5, [r4, #8]
 800b8fa:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800b8fc:	f015 0501 	ands.w	r5, r5, #1
 800b900:	d115      	bne.n	800b92e <setvbuf+0x176>
 800b902:	f412 7f00 	tst.w	r2, #512	; 0x200
 800b906:	e7c8      	b.n	800b89a <setvbuf+0xe2>
 800b908:	4648      	mov	r0, r9
 800b90a:	f001 f8db 	bl	800cac4 <malloc>
 800b90e:	4606      	mov	r6, r0
 800b910:	2800      	cmp	r0, #0
 800b912:	d0ae      	beq.n	800b872 <setvbuf+0xba>
 800b914:	464d      	mov	r5, r9
 800b916:	89a3      	ldrh	r3, [r4, #12]
 800b918:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b91c:	81a3      	strh	r3, [r4, #12]
 800b91e:	e7d0      	b.n	800b8c2 <setvbuf+0x10a>
 800b920:	2500      	movs	r5, #0
 800b922:	e7a8      	b.n	800b876 <setvbuf+0xbe>
 800b924:	60a3      	str	r3, [r4, #8]
 800b926:	e7e8      	b.n	800b8fa <setvbuf+0x142>
 800b928:	f04f 35ff 	mov.w	r5, #4294967295
 800b92c:	e7b9      	b.n	800b8a2 <setvbuf+0xea>
 800b92e:	2500      	movs	r5, #0
 800b930:	e7b7      	b.n	800b8a2 <setvbuf+0xea>
 800b932:	bf00      	nop
 800b934:	20000010 	.word	0x20000010
 800b938:	0800e450 	.word	0x0800e450
 800b93c:	0800e470 	.word	0x0800e470
 800b940:	0800e430 	.word	0x0800e430

0800b944 <_vsiprintf_r>:
 800b944:	b500      	push	{lr}
 800b946:	b09b      	sub	sp, #108	; 0x6c
 800b948:	9100      	str	r1, [sp, #0]
 800b94a:	9104      	str	r1, [sp, #16]
 800b94c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b950:	9105      	str	r1, [sp, #20]
 800b952:	9102      	str	r1, [sp, #8]
 800b954:	4905      	ldr	r1, [pc, #20]	; (800b96c <_vsiprintf_r+0x28>)
 800b956:	9103      	str	r1, [sp, #12]
 800b958:	4669      	mov	r1, sp
 800b95a:	f001 fd9f 	bl	800d49c <_svfiprintf_r>
 800b95e:	9b00      	ldr	r3, [sp, #0]
 800b960:	2200      	movs	r2, #0
 800b962:	701a      	strb	r2, [r3, #0]
 800b964:	b01b      	add	sp, #108	; 0x6c
 800b966:	f85d fb04 	ldr.w	pc, [sp], #4
 800b96a:	bf00      	nop
 800b96c:	ffff0208 	.word	0xffff0208

0800b970 <vsiprintf>:
 800b970:	4613      	mov	r3, r2
 800b972:	460a      	mov	r2, r1
 800b974:	4601      	mov	r1, r0
 800b976:	4802      	ldr	r0, [pc, #8]	; (800b980 <vsiprintf+0x10>)
 800b978:	6800      	ldr	r0, [r0, #0]
 800b97a:	f7ff bfe3 	b.w	800b944 <_vsiprintf_r>
 800b97e:	bf00      	nop
 800b980:	20000010 	.word	0x20000010

0800b984 <quorem>:
 800b984:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b988:	6903      	ldr	r3, [r0, #16]
 800b98a:	690c      	ldr	r4, [r1, #16]
 800b98c:	42a3      	cmp	r3, r4
 800b98e:	4607      	mov	r7, r0
 800b990:	f2c0 8081 	blt.w	800ba96 <quorem+0x112>
 800b994:	3c01      	subs	r4, #1
 800b996:	f101 0814 	add.w	r8, r1, #20
 800b99a:	f100 0514 	add.w	r5, r0, #20
 800b99e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b9a2:	9301      	str	r3, [sp, #4]
 800b9a4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b9a8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b9ac:	3301      	adds	r3, #1
 800b9ae:	429a      	cmp	r2, r3
 800b9b0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b9b4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b9b8:	fbb2 f6f3 	udiv	r6, r2, r3
 800b9bc:	d331      	bcc.n	800ba22 <quorem+0x9e>
 800b9be:	f04f 0e00 	mov.w	lr, #0
 800b9c2:	4640      	mov	r0, r8
 800b9c4:	46ac      	mov	ip, r5
 800b9c6:	46f2      	mov	sl, lr
 800b9c8:	f850 2b04 	ldr.w	r2, [r0], #4
 800b9cc:	b293      	uxth	r3, r2
 800b9ce:	fb06 e303 	mla	r3, r6, r3, lr
 800b9d2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800b9d6:	b29b      	uxth	r3, r3
 800b9d8:	ebaa 0303 	sub.w	r3, sl, r3
 800b9dc:	f8dc a000 	ldr.w	sl, [ip]
 800b9e0:	0c12      	lsrs	r2, r2, #16
 800b9e2:	fa13 f38a 	uxtah	r3, r3, sl
 800b9e6:	fb06 e202 	mla	r2, r6, r2, lr
 800b9ea:	9300      	str	r3, [sp, #0]
 800b9ec:	9b00      	ldr	r3, [sp, #0]
 800b9ee:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b9f2:	b292      	uxth	r2, r2
 800b9f4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800b9f8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b9fc:	f8bd 3000 	ldrh.w	r3, [sp]
 800ba00:	4581      	cmp	r9, r0
 800ba02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ba06:	f84c 3b04 	str.w	r3, [ip], #4
 800ba0a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800ba0e:	d2db      	bcs.n	800b9c8 <quorem+0x44>
 800ba10:	f855 300b 	ldr.w	r3, [r5, fp]
 800ba14:	b92b      	cbnz	r3, 800ba22 <quorem+0x9e>
 800ba16:	9b01      	ldr	r3, [sp, #4]
 800ba18:	3b04      	subs	r3, #4
 800ba1a:	429d      	cmp	r5, r3
 800ba1c:	461a      	mov	r2, r3
 800ba1e:	d32e      	bcc.n	800ba7e <quorem+0xfa>
 800ba20:	613c      	str	r4, [r7, #16]
 800ba22:	4638      	mov	r0, r7
 800ba24:	f001 fae6 	bl	800cff4 <__mcmp>
 800ba28:	2800      	cmp	r0, #0
 800ba2a:	db24      	blt.n	800ba76 <quorem+0xf2>
 800ba2c:	3601      	adds	r6, #1
 800ba2e:	4628      	mov	r0, r5
 800ba30:	f04f 0c00 	mov.w	ip, #0
 800ba34:	f858 2b04 	ldr.w	r2, [r8], #4
 800ba38:	f8d0 e000 	ldr.w	lr, [r0]
 800ba3c:	b293      	uxth	r3, r2
 800ba3e:	ebac 0303 	sub.w	r3, ip, r3
 800ba42:	0c12      	lsrs	r2, r2, #16
 800ba44:	fa13 f38e 	uxtah	r3, r3, lr
 800ba48:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ba4c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ba50:	b29b      	uxth	r3, r3
 800ba52:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ba56:	45c1      	cmp	r9, r8
 800ba58:	f840 3b04 	str.w	r3, [r0], #4
 800ba5c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ba60:	d2e8      	bcs.n	800ba34 <quorem+0xb0>
 800ba62:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ba66:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ba6a:	b922      	cbnz	r2, 800ba76 <quorem+0xf2>
 800ba6c:	3b04      	subs	r3, #4
 800ba6e:	429d      	cmp	r5, r3
 800ba70:	461a      	mov	r2, r3
 800ba72:	d30a      	bcc.n	800ba8a <quorem+0x106>
 800ba74:	613c      	str	r4, [r7, #16]
 800ba76:	4630      	mov	r0, r6
 800ba78:	b003      	add	sp, #12
 800ba7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba7e:	6812      	ldr	r2, [r2, #0]
 800ba80:	3b04      	subs	r3, #4
 800ba82:	2a00      	cmp	r2, #0
 800ba84:	d1cc      	bne.n	800ba20 <quorem+0x9c>
 800ba86:	3c01      	subs	r4, #1
 800ba88:	e7c7      	b.n	800ba1a <quorem+0x96>
 800ba8a:	6812      	ldr	r2, [r2, #0]
 800ba8c:	3b04      	subs	r3, #4
 800ba8e:	2a00      	cmp	r2, #0
 800ba90:	d1f0      	bne.n	800ba74 <quorem+0xf0>
 800ba92:	3c01      	subs	r4, #1
 800ba94:	e7eb      	b.n	800ba6e <quorem+0xea>
 800ba96:	2000      	movs	r0, #0
 800ba98:	e7ee      	b.n	800ba78 <quorem+0xf4>
 800ba9a:	0000      	movs	r0, r0
 800ba9c:	0000      	movs	r0, r0
	...

0800baa0 <_dtoa_r>:
 800baa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800baa4:	ed2d 8b04 	vpush	{d8-d9}
 800baa8:	ec57 6b10 	vmov	r6, r7, d0
 800baac:	b093      	sub	sp, #76	; 0x4c
 800baae:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800bab0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800bab4:	9106      	str	r1, [sp, #24]
 800bab6:	ee10 aa10 	vmov	sl, s0
 800baba:	4604      	mov	r4, r0
 800babc:	9209      	str	r2, [sp, #36]	; 0x24
 800babe:	930c      	str	r3, [sp, #48]	; 0x30
 800bac0:	46bb      	mov	fp, r7
 800bac2:	b975      	cbnz	r5, 800bae2 <_dtoa_r+0x42>
 800bac4:	2010      	movs	r0, #16
 800bac6:	f000 fffd 	bl	800cac4 <malloc>
 800baca:	4602      	mov	r2, r0
 800bacc:	6260      	str	r0, [r4, #36]	; 0x24
 800bace:	b920      	cbnz	r0, 800bada <_dtoa_r+0x3a>
 800bad0:	4ba7      	ldr	r3, [pc, #668]	; (800bd70 <_dtoa_r+0x2d0>)
 800bad2:	21ea      	movs	r1, #234	; 0xea
 800bad4:	48a7      	ldr	r0, [pc, #668]	; (800bd74 <_dtoa_r+0x2d4>)
 800bad6:	f001 fe47 	bl	800d768 <__assert_func>
 800bada:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800bade:	6005      	str	r5, [r0, #0]
 800bae0:	60c5      	str	r5, [r0, #12]
 800bae2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bae4:	6819      	ldr	r1, [r3, #0]
 800bae6:	b151      	cbz	r1, 800bafe <_dtoa_r+0x5e>
 800bae8:	685a      	ldr	r2, [r3, #4]
 800baea:	604a      	str	r2, [r1, #4]
 800baec:	2301      	movs	r3, #1
 800baee:	4093      	lsls	r3, r2
 800baf0:	608b      	str	r3, [r1, #8]
 800baf2:	4620      	mov	r0, r4
 800baf4:	f001 f83c 	bl	800cb70 <_Bfree>
 800baf8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bafa:	2200      	movs	r2, #0
 800bafc:	601a      	str	r2, [r3, #0]
 800bafe:	1e3b      	subs	r3, r7, #0
 800bb00:	bfaa      	itet	ge
 800bb02:	2300      	movge	r3, #0
 800bb04:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800bb08:	f8c8 3000 	strge.w	r3, [r8]
 800bb0c:	4b9a      	ldr	r3, [pc, #616]	; (800bd78 <_dtoa_r+0x2d8>)
 800bb0e:	bfbc      	itt	lt
 800bb10:	2201      	movlt	r2, #1
 800bb12:	f8c8 2000 	strlt.w	r2, [r8]
 800bb16:	ea33 030b 	bics.w	r3, r3, fp
 800bb1a:	d11b      	bne.n	800bb54 <_dtoa_r+0xb4>
 800bb1c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bb1e:	f242 730f 	movw	r3, #9999	; 0x270f
 800bb22:	6013      	str	r3, [r2, #0]
 800bb24:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bb28:	4333      	orrs	r3, r6
 800bb2a:	f000 8592 	beq.w	800c652 <_dtoa_r+0xbb2>
 800bb2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bb30:	b963      	cbnz	r3, 800bb4c <_dtoa_r+0xac>
 800bb32:	4b92      	ldr	r3, [pc, #584]	; (800bd7c <_dtoa_r+0x2dc>)
 800bb34:	e022      	b.n	800bb7c <_dtoa_r+0xdc>
 800bb36:	4b92      	ldr	r3, [pc, #584]	; (800bd80 <_dtoa_r+0x2e0>)
 800bb38:	9301      	str	r3, [sp, #4]
 800bb3a:	3308      	adds	r3, #8
 800bb3c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800bb3e:	6013      	str	r3, [r2, #0]
 800bb40:	9801      	ldr	r0, [sp, #4]
 800bb42:	b013      	add	sp, #76	; 0x4c
 800bb44:	ecbd 8b04 	vpop	{d8-d9}
 800bb48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb4c:	4b8b      	ldr	r3, [pc, #556]	; (800bd7c <_dtoa_r+0x2dc>)
 800bb4e:	9301      	str	r3, [sp, #4]
 800bb50:	3303      	adds	r3, #3
 800bb52:	e7f3      	b.n	800bb3c <_dtoa_r+0x9c>
 800bb54:	2200      	movs	r2, #0
 800bb56:	2300      	movs	r3, #0
 800bb58:	4650      	mov	r0, sl
 800bb5a:	4659      	mov	r1, fp
 800bb5c:	f7f4 ffb4 	bl	8000ac8 <__aeabi_dcmpeq>
 800bb60:	ec4b ab19 	vmov	d9, sl, fp
 800bb64:	4680      	mov	r8, r0
 800bb66:	b158      	cbz	r0, 800bb80 <_dtoa_r+0xe0>
 800bb68:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bb6a:	2301      	movs	r3, #1
 800bb6c:	6013      	str	r3, [r2, #0]
 800bb6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	f000 856b 	beq.w	800c64c <_dtoa_r+0xbac>
 800bb76:	4883      	ldr	r0, [pc, #524]	; (800bd84 <_dtoa_r+0x2e4>)
 800bb78:	6018      	str	r0, [r3, #0]
 800bb7a:	1e43      	subs	r3, r0, #1
 800bb7c:	9301      	str	r3, [sp, #4]
 800bb7e:	e7df      	b.n	800bb40 <_dtoa_r+0xa0>
 800bb80:	ec4b ab10 	vmov	d0, sl, fp
 800bb84:	aa10      	add	r2, sp, #64	; 0x40
 800bb86:	a911      	add	r1, sp, #68	; 0x44
 800bb88:	4620      	mov	r0, r4
 800bb8a:	f001 fad9 	bl	800d140 <__d2b>
 800bb8e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800bb92:	ee08 0a10 	vmov	s16, r0
 800bb96:	2d00      	cmp	r5, #0
 800bb98:	f000 8084 	beq.w	800bca4 <_dtoa_r+0x204>
 800bb9c:	ee19 3a90 	vmov	r3, s19
 800bba0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bba4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800bba8:	4656      	mov	r6, sl
 800bbaa:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800bbae:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800bbb2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800bbb6:	4b74      	ldr	r3, [pc, #464]	; (800bd88 <_dtoa_r+0x2e8>)
 800bbb8:	2200      	movs	r2, #0
 800bbba:	4630      	mov	r0, r6
 800bbbc:	4639      	mov	r1, r7
 800bbbe:	f7f4 fb63 	bl	8000288 <__aeabi_dsub>
 800bbc2:	a365      	add	r3, pc, #404	; (adr r3, 800bd58 <_dtoa_r+0x2b8>)
 800bbc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbc8:	f7f4 fd16 	bl	80005f8 <__aeabi_dmul>
 800bbcc:	a364      	add	r3, pc, #400	; (adr r3, 800bd60 <_dtoa_r+0x2c0>)
 800bbce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbd2:	f7f4 fb5b 	bl	800028c <__adddf3>
 800bbd6:	4606      	mov	r6, r0
 800bbd8:	4628      	mov	r0, r5
 800bbda:	460f      	mov	r7, r1
 800bbdc:	f7f4 fca2 	bl	8000524 <__aeabi_i2d>
 800bbe0:	a361      	add	r3, pc, #388	; (adr r3, 800bd68 <_dtoa_r+0x2c8>)
 800bbe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbe6:	f7f4 fd07 	bl	80005f8 <__aeabi_dmul>
 800bbea:	4602      	mov	r2, r0
 800bbec:	460b      	mov	r3, r1
 800bbee:	4630      	mov	r0, r6
 800bbf0:	4639      	mov	r1, r7
 800bbf2:	f7f4 fb4b 	bl	800028c <__adddf3>
 800bbf6:	4606      	mov	r6, r0
 800bbf8:	460f      	mov	r7, r1
 800bbfa:	f7f4 ffad 	bl	8000b58 <__aeabi_d2iz>
 800bbfe:	2200      	movs	r2, #0
 800bc00:	9000      	str	r0, [sp, #0]
 800bc02:	2300      	movs	r3, #0
 800bc04:	4630      	mov	r0, r6
 800bc06:	4639      	mov	r1, r7
 800bc08:	f7f4 ff68 	bl	8000adc <__aeabi_dcmplt>
 800bc0c:	b150      	cbz	r0, 800bc24 <_dtoa_r+0x184>
 800bc0e:	9800      	ldr	r0, [sp, #0]
 800bc10:	f7f4 fc88 	bl	8000524 <__aeabi_i2d>
 800bc14:	4632      	mov	r2, r6
 800bc16:	463b      	mov	r3, r7
 800bc18:	f7f4 ff56 	bl	8000ac8 <__aeabi_dcmpeq>
 800bc1c:	b910      	cbnz	r0, 800bc24 <_dtoa_r+0x184>
 800bc1e:	9b00      	ldr	r3, [sp, #0]
 800bc20:	3b01      	subs	r3, #1
 800bc22:	9300      	str	r3, [sp, #0]
 800bc24:	9b00      	ldr	r3, [sp, #0]
 800bc26:	2b16      	cmp	r3, #22
 800bc28:	d85a      	bhi.n	800bce0 <_dtoa_r+0x240>
 800bc2a:	9a00      	ldr	r2, [sp, #0]
 800bc2c:	4b57      	ldr	r3, [pc, #348]	; (800bd8c <_dtoa_r+0x2ec>)
 800bc2e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bc32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc36:	ec51 0b19 	vmov	r0, r1, d9
 800bc3a:	f7f4 ff4f 	bl	8000adc <__aeabi_dcmplt>
 800bc3e:	2800      	cmp	r0, #0
 800bc40:	d050      	beq.n	800bce4 <_dtoa_r+0x244>
 800bc42:	9b00      	ldr	r3, [sp, #0]
 800bc44:	3b01      	subs	r3, #1
 800bc46:	9300      	str	r3, [sp, #0]
 800bc48:	2300      	movs	r3, #0
 800bc4a:	930b      	str	r3, [sp, #44]	; 0x2c
 800bc4c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bc4e:	1b5d      	subs	r5, r3, r5
 800bc50:	1e6b      	subs	r3, r5, #1
 800bc52:	9305      	str	r3, [sp, #20]
 800bc54:	bf45      	ittet	mi
 800bc56:	f1c5 0301 	rsbmi	r3, r5, #1
 800bc5a:	9304      	strmi	r3, [sp, #16]
 800bc5c:	2300      	movpl	r3, #0
 800bc5e:	2300      	movmi	r3, #0
 800bc60:	bf4c      	ite	mi
 800bc62:	9305      	strmi	r3, [sp, #20]
 800bc64:	9304      	strpl	r3, [sp, #16]
 800bc66:	9b00      	ldr	r3, [sp, #0]
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	db3d      	blt.n	800bce8 <_dtoa_r+0x248>
 800bc6c:	9b05      	ldr	r3, [sp, #20]
 800bc6e:	9a00      	ldr	r2, [sp, #0]
 800bc70:	920a      	str	r2, [sp, #40]	; 0x28
 800bc72:	4413      	add	r3, r2
 800bc74:	9305      	str	r3, [sp, #20]
 800bc76:	2300      	movs	r3, #0
 800bc78:	9307      	str	r3, [sp, #28]
 800bc7a:	9b06      	ldr	r3, [sp, #24]
 800bc7c:	2b09      	cmp	r3, #9
 800bc7e:	f200 8089 	bhi.w	800bd94 <_dtoa_r+0x2f4>
 800bc82:	2b05      	cmp	r3, #5
 800bc84:	bfc4      	itt	gt
 800bc86:	3b04      	subgt	r3, #4
 800bc88:	9306      	strgt	r3, [sp, #24]
 800bc8a:	9b06      	ldr	r3, [sp, #24]
 800bc8c:	f1a3 0302 	sub.w	r3, r3, #2
 800bc90:	bfcc      	ite	gt
 800bc92:	2500      	movgt	r5, #0
 800bc94:	2501      	movle	r5, #1
 800bc96:	2b03      	cmp	r3, #3
 800bc98:	f200 8087 	bhi.w	800bdaa <_dtoa_r+0x30a>
 800bc9c:	e8df f003 	tbb	[pc, r3]
 800bca0:	59383a2d 	.word	0x59383a2d
 800bca4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800bca8:	441d      	add	r5, r3
 800bcaa:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800bcae:	2b20      	cmp	r3, #32
 800bcb0:	bfc1      	itttt	gt
 800bcb2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800bcb6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800bcba:	fa0b f303 	lslgt.w	r3, fp, r3
 800bcbe:	fa26 f000 	lsrgt.w	r0, r6, r0
 800bcc2:	bfda      	itte	le
 800bcc4:	f1c3 0320 	rsble	r3, r3, #32
 800bcc8:	fa06 f003 	lslle.w	r0, r6, r3
 800bccc:	4318      	orrgt	r0, r3
 800bcce:	f7f4 fc19 	bl	8000504 <__aeabi_ui2d>
 800bcd2:	2301      	movs	r3, #1
 800bcd4:	4606      	mov	r6, r0
 800bcd6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800bcda:	3d01      	subs	r5, #1
 800bcdc:	930e      	str	r3, [sp, #56]	; 0x38
 800bcde:	e76a      	b.n	800bbb6 <_dtoa_r+0x116>
 800bce0:	2301      	movs	r3, #1
 800bce2:	e7b2      	b.n	800bc4a <_dtoa_r+0x1aa>
 800bce4:	900b      	str	r0, [sp, #44]	; 0x2c
 800bce6:	e7b1      	b.n	800bc4c <_dtoa_r+0x1ac>
 800bce8:	9b04      	ldr	r3, [sp, #16]
 800bcea:	9a00      	ldr	r2, [sp, #0]
 800bcec:	1a9b      	subs	r3, r3, r2
 800bcee:	9304      	str	r3, [sp, #16]
 800bcf0:	4253      	negs	r3, r2
 800bcf2:	9307      	str	r3, [sp, #28]
 800bcf4:	2300      	movs	r3, #0
 800bcf6:	930a      	str	r3, [sp, #40]	; 0x28
 800bcf8:	e7bf      	b.n	800bc7a <_dtoa_r+0x1da>
 800bcfa:	2300      	movs	r3, #0
 800bcfc:	9308      	str	r3, [sp, #32]
 800bcfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	dc55      	bgt.n	800bdb0 <_dtoa_r+0x310>
 800bd04:	2301      	movs	r3, #1
 800bd06:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800bd0a:	461a      	mov	r2, r3
 800bd0c:	9209      	str	r2, [sp, #36]	; 0x24
 800bd0e:	e00c      	b.n	800bd2a <_dtoa_r+0x28a>
 800bd10:	2301      	movs	r3, #1
 800bd12:	e7f3      	b.n	800bcfc <_dtoa_r+0x25c>
 800bd14:	2300      	movs	r3, #0
 800bd16:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bd18:	9308      	str	r3, [sp, #32]
 800bd1a:	9b00      	ldr	r3, [sp, #0]
 800bd1c:	4413      	add	r3, r2
 800bd1e:	9302      	str	r3, [sp, #8]
 800bd20:	3301      	adds	r3, #1
 800bd22:	2b01      	cmp	r3, #1
 800bd24:	9303      	str	r3, [sp, #12]
 800bd26:	bfb8      	it	lt
 800bd28:	2301      	movlt	r3, #1
 800bd2a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800bd2c:	2200      	movs	r2, #0
 800bd2e:	6042      	str	r2, [r0, #4]
 800bd30:	2204      	movs	r2, #4
 800bd32:	f102 0614 	add.w	r6, r2, #20
 800bd36:	429e      	cmp	r6, r3
 800bd38:	6841      	ldr	r1, [r0, #4]
 800bd3a:	d93d      	bls.n	800bdb8 <_dtoa_r+0x318>
 800bd3c:	4620      	mov	r0, r4
 800bd3e:	f000 fed7 	bl	800caf0 <_Balloc>
 800bd42:	9001      	str	r0, [sp, #4]
 800bd44:	2800      	cmp	r0, #0
 800bd46:	d13b      	bne.n	800bdc0 <_dtoa_r+0x320>
 800bd48:	4b11      	ldr	r3, [pc, #68]	; (800bd90 <_dtoa_r+0x2f0>)
 800bd4a:	4602      	mov	r2, r0
 800bd4c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800bd50:	e6c0      	b.n	800bad4 <_dtoa_r+0x34>
 800bd52:	2301      	movs	r3, #1
 800bd54:	e7df      	b.n	800bd16 <_dtoa_r+0x276>
 800bd56:	bf00      	nop
 800bd58:	636f4361 	.word	0x636f4361
 800bd5c:	3fd287a7 	.word	0x3fd287a7
 800bd60:	8b60c8b3 	.word	0x8b60c8b3
 800bd64:	3fc68a28 	.word	0x3fc68a28
 800bd68:	509f79fb 	.word	0x509f79fb
 800bd6c:	3fd34413 	.word	0x3fd34413
 800bd70:	0800e3ad 	.word	0x0800e3ad
 800bd74:	0800e3c4 	.word	0x0800e3c4
 800bd78:	7ff00000 	.word	0x7ff00000
 800bd7c:	0800e3a9 	.word	0x0800e3a9
 800bd80:	0800e3a0 	.word	0x0800e3a0
 800bd84:	0800e37d 	.word	0x0800e37d
 800bd88:	3ff80000 	.word	0x3ff80000
 800bd8c:	0800e518 	.word	0x0800e518
 800bd90:	0800e41f 	.word	0x0800e41f
 800bd94:	2501      	movs	r5, #1
 800bd96:	2300      	movs	r3, #0
 800bd98:	9306      	str	r3, [sp, #24]
 800bd9a:	9508      	str	r5, [sp, #32]
 800bd9c:	f04f 33ff 	mov.w	r3, #4294967295
 800bda0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800bda4:	2200      	movs	r2, #0
 800bda6:	2312      	movs	r3, #18
 800bda8:	e7b0      	b.n	800bd0c <_dtoa_r+0x26c>
 800bdaa:	2301      	movs	r3, #1
 800bdac:	9308      	str	r3, [sp, #32]
 800bdae:	e7f5      	b.n	800bd9c <_dtoa_r+0x2fc>
 800bdb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bdb2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800bdb6:	e7b8      	b.n	800bd2a <_dtoa_r+0x28a>
 800bdb8:	3101      	adds	r1, #1
 800bdba:	6041      	str	r1, [r0, #4]
 800bdbc:	0052      	lsls	r2, r2, #1
 800bdbe:	e7b8      	b.n	800bd32 <_dtoa_r+0x292>
 800bdc0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bdc2:	9a01      	ldr	r2, [sp, #4]
 800bdc4:	601a      	str	r2, [r3, #0]
 800bdc6:	9b03      	ldr	r3, [sp, #12]
 800bdc8:	2b0e      	cmp	r3, #14
 800bdca:	f200 809d 	bhi.w	800bf08 <_dtoa_r+0x468>
 800bdce:	2d00      	cmp	r5, #0
 800bdd0:	f000 809a 	beq.w	800bf08 <_dtoa_r+0x468>
 800bdd4:	9b00      	ldr	r3, [sp, #0]
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	dd32      	ble.n	800be40 <_dtoa_r+0x3a0>
 800bdda:	4ab7      	ldr	r2, [pc, #732]	; (800c0b8 <_dtoa_r+0x618>)
 800bddc:	f003 030f 	and.w	r3, r3, #15
 800bde0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800bde4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bde8:	9b00      	ldr	r3, [sp, #0]
 800bdea:	05d8      	lsls	r0, r3, #23
 800bdec:	ea4f 1723 	mov.w	r7, r3, asr #4
 800bdf0:	d516      	bpl.n	800be20 <_dtoa_r+0x380>
 800bdf2:	4bb2      	ldr	r3, [pc, #712]	; (800c0bc <_dtoa_r+0x61c>)
 800bdf4:	ec51 0b19 	vmov	r0, r1, d9
 800bdf8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bdfc:	f7f4 fd26 	bl	800084c <__aeabi_ddiv>
 800be00:	f007 070f 	and.w	r7, r7, #15
 800be04:	4682      	mov	sl, r0
 800be06:	468b      	mov	fp, r1
 800be08:	2503      	movs	r5, #3
 800be0a:	4eac      	ldr	r6, [pc, #688]	; (800c0bc <_dtoa_r+0x61c>)
 800be0c:	b957      	cbnz	r7, 800be24 <_dtoa_r+0x384>
 800be0e:	4642      	mov	r2, r8
 800be10:	464b      	mov	r3, r9
 800be12:	4650      	mov	r0, sl
 800be14:	4659      	mov	r1, fp
 800be16:	f7f4 fd19 	bl	800084c <__aeabi_ddiv>
 800be1a:	4682      	mov	sl, r0
 800be1c:	468b      	mov	fp, r1
 800be1e:	e028      	b.n	800be72 <_dtoa_r+0x3d2>
 800be20:	2502      	movs	r5, #2
 800be22:	e7f2      	b.n	800be0a <_dtoa_r+0x36a>
 800be24:	07f9      	lsls	r1, r7, #31
 800be26:	d508      	bpl.n	800be3a <_dtoa_r+0x39a>
 800be28:	4640      	mov	r0, r8
 800be2a:	4649      	mov	r1, r9
 800be2c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800be30:	f7f4 fbe2 	bl	80005f8 <__aeabi_dmul>
 800be34:	3501      	adds	r5, #1
 800be36:	4680      	mov	r8, r0
 800be38:	4689      	mov	r9, r1
 800be3a:	107f      	asrs	r7, r7, #1
 800be3c:	3608      	adds	r6, #8
 800be3e:	e7e5      	b.n	800be0c <_dtoa_r+0x36c>
 800be40:	f000 809b 	beq.w	800bf7a <_dtoa_r+0x4da>
 800be44:	9b00      	ldr	r3, [sp, #0]
 800be46:	4f9d      	ldr	r7, [pc, #628]	; (800c0bc <_dtoa_r+0x61c>)
 800be48:	425e      	negs	r6, r3
 800be4a:	4b9b      	ldr	r3, [pc, #620]	; (800c0b8 <_dtoa_r+0x618>)
 800be4c:	f006 020f 	and.w	r2, r6, #15
 800be50:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800be54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be58:	ec51 0b19 	vmov	r0, r1, d9
 800be5c:	f7f4 fbcc 	bl	80005f8 <__aeabi_dmul>
 800be60:	1136      	asrs	r6, r6, #4
 800be62:	4682      	mov	sl, r0
 800be64:	468b      	mov	fp, r1
 800be66:	2300      	movs	r3, #0
 800be68:	2502      	movs	r5, #2
 800be6a:	2e00      	cmp	r6, #0
 800be6c:	d17a      	bne.n	800bf64 <_dtoa_r+0x4c4>
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d1d3      	bne.n	800be1a <_dtoa_r+0x37a>
 800be72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800be74:	2b00      	cmp	r3, #0
 800be76:	f000 8082 	beq.w	800bf7e <_dtoa_r+0x4de>
 800be7a:	4b91      	ldr	r3, [pc, #580]	; (800c0c0 <_dtoa_r+0x620>)
 800be7c:	2200      	movs	r2, #0
 800be7e:	4650      	mov	r0, sl
 800be80:	4659      	mov	r1, fp
 800be82:	f7f4 fe2b 	bl	8000adc <__aeabi_dcmplt>
 800be86:	2800      	cmp	r0, #0
 800be88:	d079      	beq.n	800bf7e <_dtoa_r+0x4de>
 800be8a:	9b03      	ldr	r3, [sp, #12]
 800be8c:	2b00      	cmp	r3, #0
 800be8e:	d076      	beq.n	800bf7e <_dtoa_r+0x4de>
 800be90:	9b02      	ldr	r3, [sp, #8]
 800be92:	2b00      	cmp	r3, #0
 800be94:	dd36      	ble.n	800bf04 <_dtoa_r+0x464>
 800be96:	9b00      	ldr	r3, [sp, #0]
 800be98:	4650      	mov	r0, sl
 800be9a:	4659      	mov	r1, fp
 800be9c:	1e5f      	subs	r7, r3, #1
 800be9e:	2200      	movs	r2, #0
 800bea0:	4b88      	ldr	r3, [pc, #544]	; (800c0c4 <_dtoa_r+0x624>)
 800bea2:	f7f4 fba9 	bl	80005f8 <__aeabi_dmul>
 800bea6:	9e02      	ldr	r6, [sp, #8]
 800bea8:	4682      	mov	sl, r0
 800beaa:	468b      	mov	fp, r1
 800beac:	3501      	adds	r5, #1
 800beae:	4628      	mov	r0, r5
 800beb0:	f7f4 fb38 	bl	8000524 <__aeabi_i2d>
 800beb4:	4652      	mov	r2, sl
 800beb6:	465b      	mov	r3, fp
 800beb8:	f7f4 fb9e 	bl	80005f8 <__aeabi_dmul>
 800bebc:	4b82      	ldr	r3, [pc, #520]	; (800c0c8 <_dtoa_r+0x628>)
 800bebe:	2200      	movs	r2, #0
 800bec0:	f7f4 f9e4 	bl	800028c <__adddf3>
 800bec4:	46d0      	mov	r8, sl
 800bec6:	46d9      	mov	r9, fp
 800bec8:	4682      	mov	sl, r0
 800beca:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800bece:	2e00      	cmp	r6, #0
 800bed0:	d158      	bne.n	800bf84 <_dtoa_r+0x4e4>
 800bed2:	4b7e      	ldr	r3, [pc, #504]	; (800c0cc <_dtoa_r+0x62c>)
 800bed4:	2200      	movs	r2, #0
 800bed6:	4640      	mov	r0, r8
 800bed8:	4649      	mov	r1, r9
 800beda:	f7f4 f9d5 	bl	8000288 <__aeabi_dsub>
 800bede:	4652      	mov	r2, sl
 800bee0:	465b      	mov	r3, fp
 800bee2:	4680      	mov	r8, r0
 800bee4:	4689      	mov	r9, r1
 800bee6:	f7f4 fe17 	bl	8000b18 <__aeabi_dcmpgt>
 800beea:	2800      	cmp	r0, #0
 800beec:	f040 8295 	bne.w	800c41a <_dtoa_r+0x97a>
 800bef0:	4652      	mov	r2, sl
 800bef2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800bef6:	4640      	mov	r0, r8
 800bef8:	4649      	mov	r1, r9
 800befa:	f7f4 fdef 	bl	8000adc <__aeabi_dcmplt>
 800befe:	2800      	cmp	r0, #0
 800bf00:	f040 8289 	bne.w	800c416 <_dtoa_r+0x976>
 800bf04:	ec5b ab19 	vmov	sl, fp, d9
 800bf08:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	f2c0 8148 	blt.w	800c1a0 <_dtoa_r+0x700>
 800bf10:	9a00      	ldr	r2, [sp, #0]
 800bf12:	2a0e      	cmp	r2, #14
 800bf14:	f300 8144 	bgt.w	800c1a0 <_dtoa_r+0x700>
 800bf18:	4b67      	ldr	r3, [pc, #412]	; (800c0b8 <_dtoa_r+0x618>)
 800bf1a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bf1e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bf22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	f280 80d5 	bge.w	800c0d4 <_dtoa_r+0x634>
 800bf2a:	9b03      	ldr	r3, [sp, #12]
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	f300 80d1 	bgt.w	800c0d4 <_dtoa_r+0x634>
 800bf32:	f040 826f 	bne.w	800c414 <_dtoa_r+0x974>
 800bf36:	4b65      	ldr	r3, [pc, #404]	; (800c0cc <_dtoa_r+0x62c>)
 800bf38:	2200      	movs	r2, #0
 800bf3a:	4640      	mov	r0, r8
 800bf3c:	4649      	mov	r1, r9
 800bf3e:	f7f4 fb5b 	bl	80005f8 <__aeabi_dmul>
 800bf42:	4652      	mov	r2, sl
 800bf44:	465b      	mov	r3, fp
 800bf46:	f7f4 fddd 	bl	8000b04 <__aeabi_dcmpge>
 800bf4a:	9e03      	ldr	r6, [sp, #12]
 800bf4c:	4637      	mov	r7, r6
 800bf4e:	2800      	cmp	r0, #0
 800bf50:	f040 8245 	bne.w	800c3de <_dtoa_r+0x93e>
 800bf54:	9d01      	ldr	r5, [sp, #4]
 800bf56:	2331      	movs	r3, #49	; 0x31
 800bf58:	f805 3b01 	strb.w	r3, [r5], #1
 800bf5c:	9b00      	ldr	r3, [sp, #0]
 800bf5e:	3301      	adds	r3, #1
 800bf60:	9300      	str	r3, [sp, #0]
 800bf62:	e240      	b.n	800c3e6 <_dtoa_r+0x946>
 800bf64:	07f2      	lsls	r2, r6, #31
 800bf66:	d505      	bpl.n	800bf74 <_dtoa_r+0x4d4>
 800bf68:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bf6c:	f7f4 fb44 	bl	80005f8 <__aeabi_dmul>
 800bf70:	3501      	adds	r5, #1
 800bf72:	2301      	movs	r3, #1
 800bf74:	1076      	asrs	r6, r6, #1
 800bf76:	3708      	adds	r7, #8
 800bf78:	e777      	b.n	800be6a <_dtoa_r+0x3ca>
 800bf7a:	2502      	movs	r5, #2
 800bf7c:	e779      	b.n	800be72 <_dtoa_r+0x3d2>
 800bf7e:	9f00      	ldr	r7, [sp, #0]
 800bf80:	9e03      	ldr	r6, [sp, #12]
 800bf82:	e794      	b.n	800beae <_dtoa_r+0x40e>
 800bf84:	9901      	ldr	r1, [sp, #4]
 800bf86:	4b4c      	ldr	r3, [pc, #304]	; (800c0b8 <_dtoa_r+0x618>)
 800bf88:	4431      	add	r1, r6
 800bf8a:	910d      	str	r1, [sp, #52]	; 0x34
 800bf8c:	9908      	ldr	r1, [sp, #32]
 800bf8e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800bf92:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bf96:	2900      	cmp	r1, #0
 800bf98:	d043      	beq.n	800c022 <_dtoa_r+0x582>
 800bf9a:	494d      	ldr	r1, [pc, #308]	; (800c0d0 <_dtoa_r+0x630>)
 800bf9c:	2000      	movs	r0, #0
 800bf9e:	f7f4 fc55 	bl	800084c <__aeabi_ddiv>
 800bfa2:	4652      	mov	r2, sl
 800bfa4:	465b      	mov	r3, fp
 800bfa6:	f7f4 f96f 	bl	8000288 <__aeabi_dsub>
 800bfaa:	9d01      	ldr	r5, [sp, #4]
 800bfac:	4682      	mov	sl, r0
 800bfae:	468b      	mov	fp, r1
 800bfb0:	4649      	mov	r1, r9
 800bfb2:	4640      	mov	r0, r8
 800bfb4:	f7f4 fdd0 	bl	8000b58 <__aeabi_d2iz>
 800bfb8:	4606      	mov	r6, r0
 800bfba:	f7f4 fab3 	bl	8000524 <__aeabi_i2d>
 800bfbe:	4602      	mov	r2, r0
 800bfc0:	460b      	mov	r3, r1
 800bfc2:	4640      	mov	r0, r8
 800bfc4:	4649      	mov	r1, r9
 800bfc6:	f7f4 f95f 	bl	8000288 <__aeabi_dsub>
 800bfca:	3630      	adds	r6, #48	; 0x30
 800bfcc:	f805 6b01 	strb.w	r6, [r5], #1
 800bfd0:	4652      	mov	r2, sl
 800bfd2:	465b      	mov	r3, fp
 800bfd4:	4680      	mov	r8, r0
 800bfd6:	4689      	mov	r9, r1
 800bfd8:	f7f4 fd80 	bl	8000adc <__aeabi_dcmplt>
 800bfdc:	2800      	cmp	r0, #0
 800bfde:	d163      	bne.n	800c0a8 <_dtoa_r+0x608>
 800bfe0:	4642      	mov	r2, r8
 800bfe2:	464b      	mov	r3, r9
 800bfe4:	4936      	ldr	r1, [pc, #216]	; (800c0c0 <_dtoa_r+0x620>)
 800bfe6:	2000      	movs	r0, #0
 800bfe8:	f7f4 f94e 	bl	8000288 <__aeabi_dsub>
 800bfec:	4652      	mov	r2, sl
 800bfee:	465b      	mov	r3, fp
 800bff0:	f7f4 fd74 	bl	8000adc <__aeabi_dcmplt>
 800bff4:	2800      	cmp	r0, #0
 800bff6:	f040 80b5 	bne.w	800c164 <_dtoa_r+0x6c4>
 800bffa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bffc:	429d      	cmp	r5, r3
 800bffe:	d081      	beq.n	800bf04 <_dtoa_r+0x464>
 800c000:	4b30      	ldr	r3, [pc, #192]	; (800c0c4 <_dtoa_r+0x624>)
 800c002:	2200      	movs	r2, #0
 800c004:	4650      	mov	r0, sl
 800c006:	4659      	mov	r1, fp
 800c008:	f7f4 faf6 	bl	80005f8 <__aeabi_dmul>
 800c00c:	4b2d      	ldr	r3, [pc, #180]	; (800c0c4 <_dtoa_r+0x624>)
 800c00e:	4682      	mov	sl, r0
 800c010:	468b      	mov	fp, r1
 800c012:	4640      	mov	r0, r8
 800c014:	4649      	mov	r1, r9
 800c016:	2200      	movs	r2, #0
 800c018:	f7f4 faee 	bl	80005f8 <__aeabi_dmul>
 800c01c:	4680      	mov	r8, r0
 800c01e:	4689      	mov	r9, r1
 800c020:	e7c6      	b.n	800bfb0 <_dtoa_r+0x510>
 800c022:	4650      	mov	r0, sl
 800c024:	4659      	mov	r1, fp
 800c026:	f7f4 fae7 	bl	80005f8 <__aeabi_dmul>
 800c02a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c02c:	9d01      	ldr	r5, [sp, #4]
 800c02e:	930f      	str	r3, [sp, #60]	; 0x3c
 800c030:	4682      	mov	sl, r0
 800c032:	468b      	mov	fp, r1
 800c034:	4649      	mov	r1, r9
 800c036:	4640      	mov	r0, r8
 800c038:	f7f4 fd8e 	bl	8000b58 <__aeabi_d2iz>
 800c03c:	4606      	mov	r6, r0
 800c03e:	f7f4 fa71 	bl	8000524 <__aeabi_i2d>
 800c042:	3630      	adds	r6, #48	; 0x30
 800c044:	4602      	mov	r2, r0
 800c046:	460b      	mov	r3, r1
 800c048:	4640      	mov	r0, r8
 800c04a:	4649      	mov	r1, r9
 800c04c:	f7f4 f91c 	bl	8000288 <__aeabi_dsub>
 800c050:	f805 6b01 	strb.w	r6, [r5], #1
 800c054:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c056:	429d      	cmp	r5, r3
 800c058:	4680      	mov	r8, r0
 800c05a:	4689      	mov	r9, r1
 800c05c:	f04f 0200 	mov.w	r2, #0
 800c060:	d124      	bne.n	800c0ac <_dtoa_r+0x60c>
 800c062:	4b1b      	ldr	r3, [pc, #108]	; (800c0d0 <_dtoa_r+0x630>)
 800c064:	4650      	mov	r0, sl
 800c066:	4659      	mov	r1, fp
 800c068:	f7f4 f910 	bl	800028c <__adddf3>
 800c06c:	4602      	mov	r2, r0
 800c06e:	460b      	mov	r3, r1
 800c070:	4640      	mov	r0, r8
 800c072:	4649      	mov	r1, r9
 800c074:	f7f4 fd50 	bl	8000b18 <__aeabi_dcmpgt>
 800c078:	2800      	cmp	r0, #0
 800c07a:	d173      	bne.n	800c164 <_dtoa_r+0x6c4>
 800c07c:	4652      	mov	r2, sl
 800c07e:	465b      	mov	r3, fp
 800c080:	4913      	ldr	r1, [pc, #76]	; (800c0d0 <_dtoa_r+0x630>)
 800c082:	2000      	movs	r0, #0
 800c084:	f7f4 f900 	bl	8000288 <__aeabi_dsub>
 800c088:	4602      	mov	r2, r0
 800c08a:	460b      	mov	r3, r1
 800c08c:	4640      	mov	r0, r8
 800c08e:	4649      	mov	r1, r9
 800c090:	f7f4 fd24 	bl	8000adc <__aeabi_dcmplt>
 800c094:	2800      	cmp	r0, #0
 800c096:	f43f af35 	beq.w	800bf04 <_dtoa_r+0x464>
 800c09a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800c09c:	1e6b      	subs	r3, r5, #1
 800c09e:	930f      	str	r3, [sp, #60]	; 0x3c
 800c0a0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c0a4:	2b30      	cmp	r3, #48	; 0x30
 800c0a6:	d0f8      	beq.n	800c09a <_dtoa_r+0x5fa>
 800c0a8:	9700      	str	r7, [sp, #0]
 800c0aa:	e049      	b.n	800c140 <_dtoa_r+0x6a0>
 800c0ac:	4b05      	ldr	r3, [pc, #20]	; (800c0c4 <_dtoa_r+0x624>)
 800c0ae:	f7f4 faa3 	bl	80005f8 <__aeabi_dmul>
 800c0b2:	4680      	mov	r8, r0
 800c0b4:	4689      	mov	r9, r1
 800c0b6:	e7bd      	b.n	800c034 <_dtoa_r+0x594>
 800c0b8:	0800e518 	.word	0x0800e518
 800c0bc:	0800e4f0 	.word	0x0800e4f0
 800c0c0:	3ff00000 	.word	0x3ff00000
 800c0c4:	40240000 	.word	0x40240000
 800c0c8:	401c0000 	.word	0x401c0000
 800c0cc:	40140000 	.word	0x40140000
 800c0d0:	3fe00000 	.word	0x3fe00000
 800c0d4:	9d01      	ldr	r5, [sp, #4]
 800c0d6:	4656      	mov	r6, sl
 800c0d8:	465f      	mov	r7, fp
 800c0da:	4642      	mov	r2, r8
 800c0dc:	464b      	mov	r3, r9
 800c0de:	4630      	mov	r0, r6
 800c0e0:	4639      	mov	r1, r7
 800c0e2:	f7f4 fbb3 	bl	800084c <__aeabi_ddiv>
 800c0e6:	f7f4 fd37 	bl	8000b58 <__aeabi_d2iz>
 800c0ea:	4682      	mov	sl, r0
 800c0ec:	f7f4 fa1a 	bl	8000524 <__aeabi_i2d>
 800c0f0:	4642      	mov	r2, r8
 800c0f2:	464b      	mov	r3, r9
 800c0f4:	f7f4 fa80 	bl	80005f8 <__aeabi_dmul>
 800c0f8:	4602      	mov	r2, r0
 800c0fa:	460b      	mov	r3, r1
 800c0fc:	4630      	mov	r0, r6
 800c0fe:	4639      	mov	r1, r7
 800c100:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800c104:	f7f4 f8c0 	bl	8000288 <__aeabi_dsub>
 800c108:	f805 6b01 	strb.w	r6, [r5], #1
 800c10c:	9e01      	ldr	r6, [sp, #4]
 800c10e:	9f03      	ldr	r7, [sp, #12]
 800c110:	1bae      	subs	r6, r5, r6
 800c112:	42b7      	cmp	r7, r6
 800c114:	4602      	mov	r2, r0
 800c116:	460b      	mov	r3, r1
 800c118:	d135      	bne.n	800c186 <_dtoa_r+0x6e6>
 800c11a:	f7f4 f8b7 	bl	800028c <__adddf3>
 800c11e:	4642      	mov	r2, r8
 800c120:	464b      	mov	r3, r9
 800c122:	4606      	mov	r6, r0
 800c124:	460f      	mov	r7, r1
 800c126:	f7f4 fcf7 	bl	8000b18 <__aeabi_dcmpgt>
 800c12a:	b9d0      	cbnz	r0, 800c162 <_dtoa_r+0x6c2>
 800c12c:	4642      	mov	r2, r8
 800c12e:	464b      	mov	r3, r9
 800c130:	4630      	mov	r0, r6
 800c132:	4639      	mov	r1, r7
 800c134:	f7f4 fcc8 	bl	8000ac8 <__aeabi_dcmpeq>
 800c138:	b110      	cbz	r0, 800c140 <_dtoa_r+0x6a0>
 800c13a:	f01a 0f01 	tst.w	sl, #1
 800c13e:	d110      	bne.n	800c162 <_dtoa_r+0x6c2>
 800c140:	4620      	mov	r0, r4
 800c142:	ee18 1a10 	vmov	r1, s16
 800c146:	f000 fd13 	bl	800cb70 <_Bfree>
 800c14a:	2300      	movs	r3, #0
 800c14c:	9800      	ldr	r0, [sp, #0]
 800c14e:	702b      	strb	r3, [r5, #0]
 800c150:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c152:	3001      	adds	r0, #1
 800c154:	6018      	str	r0, [r3, #0]
 800c156:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c158:	2b00      	cmp	r3, #0
 800c15a:	f43f acf1 	beq.w	800bb40 <_dtoa_r+0xa0>
 800c15e:	601d      	str	r5, [r3, #0]
 800c160:	e4ee      	b.n	800bb40 <_dtoa_r+0xa0>
 800c162:	9f00      	ldr	r7, [sp, #0]
 800c164:	462b      	mov	r3, r5
 800c166:	461d      	mov	r5, r3
 800c168:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c16c:	2a39      	cmp	r2, #57	; 0x39
 800c16e:	d106      	bne.n	800c17e <_dtoa_r+0x6de>
 800c170:	9a01      	ldr	r2, [sp, #4]
 800c172:	429a      	cmp	r2, r3
 800c174:	d1f7      	bne.n	800c166 <_dtoa_r+0x6c6>
 800c176:	9901      	ldr	r1, [sp, #4]
 800c178:	2230      	movs	r2, #48	; 0x30
 800c17a:	3701      	adds	r7, #1
 800c17c:	700a      	strb	r2, [r1, #0]
 800c17e:	781a      	ldrb	r2, [r3, #0]
 800c180:	3201      	adds	r2, #1
 800c182:	701a      	strb	r2, [r3, #0]
 800c184:	e790      	b.n	800c0a8 <_dtoa_r+0x608>
 800c186:	4ba6      	ldr	r3, [pc, #664]	; (800c420 <_dtoa_r+0x980>)
 800c188:	2200      	movs	r2, #0
 800c18a:	f7f4 fa35 	bl	80005f8 <__aeabi_dmul>
 800c18e:	2200      	movs	r2, #0
 800c190:	2300      	movs	r3, #0
 800c192:	4606      	mov	r6, r0
 800c194:	460f      	mov	r7, r1
 800c196:	f7f4 fc97 	bl	8000ac8 <__aeabi_dcmpeq>
 800c19a:	2800      	cmp	r0, #0
 800c19c:	d09d      	beq.n	800c0da <_dtoa_r+0x63a>
 800c19e:	e7cf      	b.n	800c140 <_dtoa_r+0x6a0>
 800c1a0:	9a08      	ldr	r2, [sp, #32]
 800c1a2:	2a00      	cmp	r2, #0
 800c1a4:	f000 80d7 	beq.w	800c356 <_dtoa_r+0x8b6>
 800c1a8:	9a06      	ldr	r2, [sp, #24]
 800c1aa:	2a01      	cmp	r2, #1
 800c1ac:	f300 80ba 	bgt.w	800c324 <_dtoa_r+0x884>
 800c1b0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c1b2:	2a00      	cmp	r2, #0
 800c1b4:	f000 80b2 	beq.w	800c31c <_dtoa_r+0x87c>
 800c1b8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c1bc:	9e07      	ldr	r6, [sp, #28]
 800c1be:	9d04      	ldr	r5, [sp, #16]
 800c1c0:	9a04      	ldr	r2, [sp, #16]
 800c1c2:	441a      	add	r2, r3
 800c1c4:	9204      	str	r2, [sp, #16]
 800c1c6:	9a05      	ldr	r2, [sp, #20]
 800c1c8:	2101      	movs	r1, #1
 800c1ca:	441a      	add	r2, r3
 800c1cc:	4620      	mov	r0, r4
 800c1ce:	9205      	str	r2, [sp, #20]
 800c1d0:	f000 fd86 	bl	800cce0 <__i2b>
 800c1d4:	4607      	mov	r7, r0
 800c1d6:	2d00      	cmp	r5, #0
 800c1d8:	dd0c      	ble.n	800c1f4 <_dtoa_r+0x754>
 800c1da:	9b05      	ldr	r3, [sp, #20]
 800c1dc:	2b00      	cmp	r3, #0
 800c1de:	dd09      	ble.n	800c1f4 <_dtoa_r+0x754>
 800c1e0:	42ab      	cmp	r3, r5
 800c1e2:	9a04      	ldr	r2, [sp, #16]
 800c1e4:	bfa8      	it	ge
 800c1e6:	462b      	movge	r3, r5
 800c1e8:	1ad2      	subs	r2, r2, r3
 800c1ea:	9204      	str	r2, [sp, #16]
 800c1ec:	9a05      	ldr	r2, [sp, #20]
 800c1ee:	1aed      	subs	r5, r5, r3
 800c1f0:	1ad3      	subs	r3, r2, r3
 800c1f2:	9305      	str	r3, [sp, #20]
 800c1f4:	9b07      	ldr	r3, [sp, #28]
 800c1f6:	b31b      	cbz	r3, 800c240 <_dtoa_r+0x7a0>
 800c1f8:	9b08      	ldr	r3, [sp, #32]
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	f000 80af 	beq.w	800c35e <_dtoa_r+0x8be>
 800c200:	2e00      	cmp	r6, #0
 800c202:	dd13      	ble.n	800c22c <_dtoa_r+0x78c>
 800c204:	4639      	mov	r1, r7
 800c206:	4632      	mov	r2, r6
 800c208:	4620      	mov	r0, r4
 800c20a:	f000 fe29 	bl	800ce60 <__pow5mult>
 800c20e:	ee18 2a10 	vmov	r2, s16
 800c212:	4601      	mov	r1, r0
 800c214:	4607      	mov	r7, r0
 800c216:	4620      	mov	r0, r4
 800c218:	f000 fd78 	bl	800cd0c <__multiply>
 800c21c:	ee18 1a10 	vmov	r1, s16
 800c220:	4680      	mov	r8, r0
 800c222:	4620      	mov	r0, r4
 800c224:	f000 fca4 	bl	800cb70 <_Bfree>
 800c228:	ee08 8a10 	vmov	s16, r8
 800c22c:	9b07      	ldr	r3, [sp, #28]
 800c22e:	1b9a      	subs	r2, r3, r6
 800c230:	d006      	beq.n	800c240 <_dtoa_r+0x7a0>
 800c232:	ee18 1a10 	vmov	r1, s16
 800c236:	4620      	mov	r0, r4
 800c238:	f000 fe12 	bl	800ce60 <__pow5mult>
 800c23c:	ee08 0a10 	vmov	s16, r0
 800c240:	2101      	movs	r1, #1
 800c242:	4620      	mov	r0, r4
 800c244:	f000 fd4c 	bl	800cce0 <__i2b>
 800c248:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	4606      	mov	r6, r0
 800c24e:	f340 8088 	ble.w	800c362 <_dtoa_r+0x8c2>
 800c252:	461a      	mov	r2, r3
 800c254:	4601      	mov	r1, r0
 800c256:	4620      	mov	r0, r4
 800c258:	f000 fe02 	bl	800ce60 <__pow5mult>
 800c25c:	9b06      	ldr	r3, [sp, #24]
 800c25e:	2b01      	cmp	r3, #1
 800c260:	4606      	mov	r6, r0
 800c262:	f340 8081 	ble.w	800c368 <_dtoa_r+0x8c8>
 800c266:	f04f 0800 	mov.w	r8, #0
 800c26a:	6933      	ldr	r3, [r6, #16]
 800c26c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c270:	6918      	ldr	r0, [r3, #16]
 800c272:	f000 fce5 	bl	800cc40 <__hi0bits>
 800c276:	f1c0 0020 	rsb	r0, r0, #32
 800c27a:	9b05      	ldr	r3, [sp, #20]
 800c27c:	4418      	add	r0, r3
 800c27e:	f010 001f 	ands.w	r0, r0, #31
 800c282:	f000 8092 	beq.w	800c3aa <_dtoa_r+0x90a>
 800c286:	f1c0 0320 	rsb	r3, r0, #32
 800c28a:	2b04      	cmp	r3, #4
 800c28c:	f340 808a 	ble.w	800c3a4 <_dtoa_r+0x904>
 800c290:	f1c0 001c 	rsb	r0, r0, #28
 800c294:	9b04      	ldr	r3, [sp, #16]
 800c296:	4403      	add	r3, r0
 800c298:	9304      	str	r3, [sp, #16]
 800c29a:	9b05      	ldr	r3, [sp, #20]
 800c29c:	4403      	add	r3, r0
 800c29e:	4405      	add	r5, r0
 800c2a0:	9305      	str	r3, [sp, #20]
 800c2a2:	9b04      	ldr	r3, [sp, #16]
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	dd07      	ble.n	800c2b8 <_dtoa_r+0x818>
 800c2a8:	ee18 1a10 	vmov	r1, s16
 800c2ac:	461a      	mov	r2, r3
 800c2ae:	4620      	mov	r0, r4
 800c2b0:	f000 fe30 	bl	800cf14 <__lshift>
 800c2b4:	ee08 0a10 	vmov	s16, r0
 800c2b8:	9b05      	ldr	r3, [sp, #20]
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	dd05      	ble.n	800c2ca <_dtoa_r+0x82a>
 800c2be:	4631      	mov	r1, r6
 800c2c0:	461a      	mov	r2, r3
 800c2c2:	4620      	mov	r0, r4
 800c2c4:	f000 fe26 	bl	800cf14 <__lshift>
 800c2c8:	4606      	mov	r6, r0
 800c2ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d06e      	beq.n	800c3ae <_dtoa_r+0x90e>
 800c2d0:	ee18 0a10 	vmov	r0, s16
 800c2d4:	4631      	mov	r1, r6
 800c2d6:	f000 fe8d 	bl	800cff4 <__mcmp>
 800c2da:	2800      	cmp	r0, #0
 800c2dc:	da67      	bge.n	800c3ae <_dtoa_r+0x90e>
 800c2de:	9b00      	ldr	r3, [sp, #0]
 800c2e0:	3b01      	subs	r3, #1
 800c2e2:	ee18 1a10 	vmov	r1, s16
 800c2e6:	9300      	str	r3, [sp, #0]
 800c2e8:	220a      	movs	r2, #10
 800c2ea:	2300      	movs	r3, #0
 800c2ec:	4620      	mov	r0, r4
 800c2ee:	f000 fc61 	bl	800cbb4 <__multadd>
 800c2f2:	9b08      	ldr	r3, [sp, #32]
 800c2f4:	ee08 0a10 	vmov	s16, r0
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	f000 81b1 	beq.w	800c660 <_dtoa_r+0xbc0>
 800c2fe:	2300      	movs	r3, #0
 800c300:	4639      	mov	r1, r7
 800c302:	220a      	movs	r2, #10
 800c304:	4620      	mov	r0, r4
 800c306:	f000 fc55 	bl	800cbb4 <__multadd>
 800c30a:	9b02      	ldr	r3, [sp, #8]
 800c30c:	2b00      	cmp	r3, #0
 800c30e:	4607      	mov	r7, r0
 800c310:	f300 808e 	bgt.w	800c430 <_dtoa_r+0x990>
 800c314:	9b06      	ldr	r3, [sp, #24]
 800c316:	2b02      	cmp	r3, #2
 800c318:	dc51      	bgt.n	800c3be <_dtoa_r+0x91e>
 800c31a:	e089      	b.n	800c430 <_dtoa_r+0x990>
 800c31c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c31e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c322:	e74b      	b.n	800c1bc <_dtoa_r+0x71c>
 800c324:	9b03      	ldr	r3, [sp, #12]
 800c326:	1e5e      	subs	r6, r3, #1
 800c328:	9b07      	ldr	r3, [sp, #28]
 800c32a:	42b3      	cmp	r3, r6
 800c32c:	bfbf      	itttt	lt
 800c32e:	9b07      	ldrlt	r3, [sp, #28]
 800c330:	9607      	strlt	r6, [sp, #28]
 800c332:	1af2      	sublt	r2, r6, r3
 800c334:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800c336:	bfb6      	itet	lt
 800c338:	189b      	addlt	r3, r3, r2
 800c33a:	1b9e      	subge	r6, r3, r6
 800c33c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800c33e:	9b03      	ldr	r3, [sp, #12]
 800c340:	bfb8      	it	lt
 800c342:	2600      	movlt	r6, #0
 800c344:	2b00      	cmp	r3, #0
 800c346:	bfb7      	itett	lt
 800c348:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800c34c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800c350:	1a9d      	sublt	r5, r3, r2
 800c352:	2300      	movlt	r3, #0
 800c354:	e734      	b.n	800c1c0 <_dtoa_r+0x720>
 800c356:	9e07      	ldr	r6, [sp, #28]
 800c358:	9d04      	ldr	r5, [sp, #16]
 800c35a:	9f08      	ldr	r7, [sp, #32]
 800c35c:	e73b      	b.n	800c1d6 <_dtoa_r+0x736>
 800c35e:	9a07      	ldr	r2, [sp, #28]
 800c360:	e767      	b.n	800c232 <_dtoa_r+0x792>
 800c362:	9b06      	ldr	r3, [sp, #24]
 800c364:	2b01      	cmp	r3, #1
 800c366:	dc18      	bgt.n	800c39a <_dtoa_r+0x8fa>
 800c368:	f1ba 0f00 	cmp.w	sl, #0
 800c36c:	d115      	bne.n	800c39a <_dtoa_r+0x8fa>
 800c36e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c372:	b993      	cbnz	r3, 800c39a <_dtoa_r+0x8fa>
 800c374:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c378:	0d1b      	lsrs	r3, r3, #20
 800c37a:	051b      	lsls	r3, r3, #20
 800c37c:	b183      	cbz	r3, 800c3a0 <_dtoa_r+0x900>
 800c37e:	9b04      	ldr	r3, [sp, #16]
 800c380:	3301      	adds	r3, #1
 800c382:	9304      	str	r3, [sp, #16]
 800c384:	9b05      	ldr	r3, [sp, #20]
 800c386:	3301      	adds	r3, #1
 800c388:	9305      	str	r3, [sp, #20]
 800c38a:	f04f 0801 	mov.w	r8, #1
 800c38e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c390:	2b00      	cmp	r3, #0
 800c392:	f47f af6a 	bne.w	800c26a <_dtoa_r+0x7ca>
 800c396:	2001      	movs	r0, #1
 800c398:	e76f      	b.n	800c27a <_dtoa_r+0x7da>
 800c39a:	f04f 0800 	mov.w	r8, #0
 800c39e:	e7f6      	b.n	800c38e <_dtoa_r+0x8ee>
 800c3a0:	4698      	mov	r8, r3
 800c3a2:	e7f4      	b.n	800c38e <_dtoa_r+0x8ee>
 800c3a4:	f43f af7d 	beq.w	800c2a2 <_dtoa_r+0x802>
 800c3a8:	4618      	mov	r0, r3
 800c3aa:	301c      	adds	r0, #28
 800c3ac:	e772      	b.n	800c294 <_dtoa_r+0x7f4>
 800c3ae:	9b03      	ldr	r3, [sp, #12]
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	dc37      	bgt.n	800c424 <_dtoa_r+0x984>
 800c3b4:	9b06      	ldr	r3, [sp, #24]
 800c3b6:	2b02      	cmp	r3, #2
 800c3b8:	dd34      	ble.n	800c424 <_dtoa_r+0x984>
 800c3ba:	9b03      	ldr	r3, [sp, #12]
 800c3bc:	9302      	str	r3, [sp, #8]
 800c3be:	9b02      	ldr	r3, [sp, #8]
 800c3c0:	b96b      	cbnz	r3, 800c3de <_dtoa_r+0x93e>
 800c3c2:	4631      	mov	r1, r6
 800c3c4:	2205      	movs	r2, #5
 800c3c6:	4620      	mov	r0, r4
 800c3c8:	f000 fbf4 	bl	800cbb4 <__multadd>
 800c3cc:	4601      	mov	r1, r0
 800c3ce:	4606      	mov	r6, r0
 800c3d0:	ee18 0a10 	vmov	r0, s16
 800c3d4:	f000 fe0e 	bl	800cff4 <__mcmp>
 800c3d8:	2800      	cmp	r0, #0
 800c3da:	f73f adbb 	bgt.w	800bf54 <_dtoa_r+0x4b4>
 800c3de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c3e0:	9d01      	ldr	r5, [sp, #4]
 800c3e2:	43db      	mvns	r3, r3
 800c3e4:	9300      	str	r3, [sp, #0]
 800c3e6:	f04f 0800 	mov.w	r8, #0
 800c3ea:	4631      	mov	r1, r6
 800c3ec:	4620      	mov	r0, r4
 800c3ee:	f000 fbbf 	bl	800cb70 <_Bfree>
 800c3f2:	2f00      	cmp	r7, #0
 800c3f4:	f43f aea4 	beq.w	800c140 <_dtoa_r+0x6a0>
 800c3f8:	f1b8 0f00 	cmp.w	r8, #0
 800c3fc:	d005      	beq.n	800c40a <_dtoa_r+0x96a>
 800c3fe:	45b8      	cmp	r8, r7
 800c400:	d003      	beq.n	800c40a <_dtoa_r+0x96a>
 800c402:	4641      	mov	r1, r8
 800c404:	4620      	mov	r0, r4
 800c406:	f000 fbb3 	bl	800cb70 <_Bfree>
 800c40a:	4639      	mov	r1, r7
 800c40c:	4620      	mov	r0, r4
 800c40e:	f000 fbaf 	bl	800cb70 <_Bfree>
 800c412:	e695      	b.n	800c140 <_dtoa_r+0x6a0>
 800c414:	2600      	movs	r6, #0
 800c416:	4637      	mov	r7, r6
 800c418:	e7e1      	b.n	800c3de <_dtoa_r+0x93e>
 800c41a:	9700      	str	r7, [sp, #0]
 800c41c:	4637      	mov	r7, r6
 800c41e:	e599      	b.n	800bf54 <_dtoa_r+0x4b4>
 800c420:	40240000 	.word	0x40240000
 800c424:	9b08      	ldr	r3, [sp, #32]
 800c426:	2b00      	cmp	r3, #0
 800c428:	f000 80ca 	beq.w	800c5c0 <_dtoa_r+0xb20>
 800c42c:	9b03      	ldr	r3, [sp, #12]
 800c42e:	9302      	str	r3, [sp, #8]
 800c430:	2d00      	cmp	r5, #0
 800c432:	dd05      	ble.n	800c440 <_dtoa_r+0x9a0>
 800c434:	4639      	mov	r1, r7
 800c436:	462a      	mov	r2, r5
 800c438:	4620      	mov	r0, r4
 800c43a:	f000 fd6b 	bl	800cf14 <__lshift>
 800c43e:	4607      	mov	r7, r0
 800c440:	f1b8 0f00 	cmp.w	r8, #0
 800c444:	d05b      	beq.n	800c4fe <_dtoa_r+0xa5e>
 800c446:	6879      	ldr	r1, [r7, #4]
 800c448:	4620      	mov	r0, r4
 800c44a:	f000 fb51 	bl	800caf0 <_Balloc>
 800c44e:	4605      	mov	r5, r0
 800c450:	b928      	cbnz	r0, 800c45e <_dtoa_r+0x9be>
 800c452:	4b87      	ldr	r3, [pc, #540]	; (800c670 <_dtoa_r+0xbd0>)
 800c454:	4602      	mov	r2, r0
 800c456:	f240 21ea 	movw	r1, #746	; 0x2ea
 800c45a:	f7ff bb3b 	b.w	800bad4 <_dtoa_r+0x34>
 800c45e:	693a      	ldr	r2, [r7, #16]
 800c460:	3202      	adds	r2, #2
 800c462:	0092      	lsls	r2, r2, #2
 800c464:	f107 010c 	add.w	r1, r7, #12
 800c468:	300c      	adds	r0, #12
 800c46a:	f000 fb33 	bl	800cad4 <memcpy>
 800c46e:	2201      	movs	r2, #1
 800c470:	4629      	mov	r1, r5
 800c472:	4620      	mov	r0, r4
 800c474:	f000 fd4e 	bl	800cf14 <__lshift>
 800c478:	9b01      	ldr	r3, [sp, #4]
 800c47a:	f103 0901 	add.w	r9, r3, #1
 800c47e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800c482:	4413      	add	r3, r2
 800c484:	9305      	str	r3, [sp, #20]
 800c486:	f00a 0301 	and.w	r3, sl, #1
 800c48a:	46b8      	mov	r8, r7
 800c48c:	9304      	str	r3, [sp, #16]
 800c48e:	4607      	mov	r7, r0
 800c490:	4631      	mov	r1, r6
 800c492:	ee18 0a10 	vmov	r0, s16
 800c496:	f7ff fa75 	bl	800b984 <quorem>
 800c49a:	4641      	mov	r1, r8
 800c49c:	9002      	str	r0, [sp, #8]
 800c49e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c4a2:	ee18 0a10 	vmov	r0, s16
 800c4a6:	f000 fda5 	bl	800cff4 <__mcmp>
 800c4aa:	463a      	mov	r2, r7
 800c4ac:	9003      	str	r0, [sp, #12]
 800c4ae:	4631      	mov	r1, r6
 800c4b0:	4620      	mov	r0, r4
 800c4b2:	f000 fdbb 	bl	800d02c <__mdiff>
 800c4b6:	68c2      	ldr	r2, [r0, #12]
 800c4b8:	f109 3bff 	add.w	fp, r9, #4294967295
 800c4bc:	4605      	mov	r5, r0
 800c4be:	bb02      	cbnz	r2, 800c502 <_dtoa_r+0xa62>
 800c4c0:	4601      	mov	r1, r0
 800c4c2:	ee18 0a10 	vmov	r0, s16
 800c4c6:	f000 fd95 	bl	800cff4 <__mcmp>
 800c4ca:	4602      	mov	r2, r0
 800c4cc:	4629      	mov	r1, r5
 800c4ce:	4620      	mov	r0, r4
 800c4d0:	9207      	str	r2, [sp, #28]
 800c4d2:	f000 fb4d 	bl	800cb70 <_Bfree>
 800c4d6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800c4da:	ea43 0102 	orr.w	r1, r3, r2
 800c4de:	9b04      	ldr	r3, [sp, #16]
 800c4e0:	430b      	orrs	r3, r1
 800c4e2:	464d      	mov	r5, r9
 800c4e4:	d10f      	bne.n	800c506 <_dtoa_r+0xa66>
 800c4e6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c4ea:	d02a      	beq.n	800c542 <_dtoa_r+0xaa2>
 800c4ec:	9b03      	ldr	r3, [sp, #12]
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	dd02      	ble.n	800c4f8 <_dtoa_r+0xa58>
 800c4f2:	9b02      	ldr	r3, [sp, #8]
 800c4f4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800c4f8:	f88b a000 	strb.w	sl, [fp]
 800c4fc:	e775      	b.n	800c3ea <_dtoa_r+0x94a>
 800c4fe:	4638      	mov	r0, r7
 800c500:	e7ba      	b.n	800c478 <_dtoa_r+0x9d8>
 800c502:	2201      	movs	r2, #1
 800c504:	e7e2      	b.n	800c4cc <_dtoa_r+0xa2c>
 800c506:	9b03      	ldr	r3, [sp, #12]
 800c508:	2b00      	cmp	r3, #0
 800c50a:	db04      	blt.n	800c516 <_dtoa_r+0xa76>
 800c50c:	9906      	ldr	r1, [sp, #24]
 800c50e:	430b      	orrs	r3, r1
 800c510:	9904      	ldr	r1, [sp, #16]
 800c512:	430b      	orrs	r3, r1
 800c514:	d122      	bne.n	800c55c <_dtoa_r+0xabc>
 800c516:	2a00      	cmp	r2, #0
 800c518:	ddee      	ble.n	800c4f8 <_dtoa_r+0xa58>
 800c51a:	ee18 1a10 	vmov	r1, s16
 800c51e:	2201      	movs	r2, #1
 800c520:	4620      	mov	r0, r4
 800c522:	f000 fcf7 	bl	800cf14 <__lshift>
 800c526:	4631      	mov	r1, r6
 800c528:	ee08 0a10 	vmov	s16, r0
 800c52c:	f000 fd62 	bl	800cff4 <__mcmp>
 800c530:	2800      	cmp	r0, #0
 800c532:	dc03      	bgt.n	800c53c <_dtoa_r+0xa9c>
 800c534:	d1e0      	bne.n	800c4f8 <_dtoa_r+0xa58>
 800c536:	f01a 0f01 	tst.w	sl, #1
 800c53a:	d0dd      	beq.n	800c4f8 <_dtoa_r+0xa58>
 800c53c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c540:	d1d7      	bne.n	800c4f2 <_dtoa_r+0xa52>
 800c542:	2339      	movs	r3, #57	; 0x39
 800c544:	f88b 3000 	strb.w	r3, [fp]
 800c548:	462b      	mov	r3, r5
 800c54a:	461d      	mov	r5, r3
 800c54c:	3b01      	subs	r3, #1
 800c54e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c552:	2a39      	cmp	r2, #57	; 0x39
 800c554:	d071      	beq.n	800c63a <_dtoa_r+0xb9a>
 800c556:	3201      	adds	r2, #1
 800c558:	701a      	strb	r2, [r3, #0]
 800c55a:	e746      	b.n	800c3ea <_dtoa_r+0x94a>
 800c55c:	2a00      	cmp	r2, #0
 800c55e:	dd07      	ble.n	800c570 <_dtoa_r+0xad0>
 800c560:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c564:	d0ed      	beq.n	800c542 <_dtoa_r+0xaa2>
 800c566:	f10a 0301 	add.w	r3, sl, #1
 800c56a:	f88b 3000 	strb.w	r3, [fp]
 800c56e:	e73c      	b.n	800c3ea <_dtoa_r+0x94a>
 800c570:	9b05      	ldr	r3, [sp, #20]
 800c572:	f809 ac01 	strb.w	sl, [r9, #-1]
 800c576:	4599      	cmp	r9, r3
 800c578:	d047      	beq.n	800c60a <_dtoa_r+0xb6a>
 800c57a:	ee18 1a10 	vmov	r1, s16
 800c57e:	2300      	movs	r3, #0
 800c580:	220a      	movs	r2, #10
 800c582:	4620      	mov	r0, r4
 800c584:	f000 fb16 	bl	800cbb4 <__multadd>
 800c588:	45b8      	cmp	r8, r7
 800c58a:	ee08 0a10 	vmov	s16, r0
 800c58e:	f04f 0300 	mov.w	r3, #0
 800c592:	f04f 020a 	mov.w	r2, #10
 800c596:	4641      	mov	r1, r8
 800c598:	4620      	mov	r0, r4
 800c59a:	d106      	bne.n	800c5aa <_dtoa_r+0xb0a>
 800c59c:	f000 fb0a 	bl	800cbb4 <__multadd>
 800c5a0:	4680      	mov	r8, r0
 800c5a2:	4607      	mov	r7, r0
 800c5a4:	f109 0901 	add.w	r9, r9, #1
 800c5a8:	e772      	b.n	800c490 <_dtoa_r+0x9f0>
 800c5aa:	f000 fb03 	bl	800cbb4 <__multadd>
 800c5ae:	4639      	mov	r1, r7
 800c5b0:	4680      	mov	r8, r0
 800c5b2:	2300      	movs	r3, #0
 800c5b4:	220a      	movs	r2, #10
 800c5b6:	4620      	mov	r0, r4
 800c5b8:	f000 fafc 	bl	800cbb4 <__multadd>
 800c5bc:	4607      	mov	r7, r0
 800c5be:	e7f1      	b.n	800c5a4 <_dtoa_r+0xb04>
 800c5c0:	9b03      	ldr	r3, [sp, #12]
 800c5c2:	9302      	str	r3, [sp, #8]
 800c5c4:	9d01      	ldr	r5, [sp, #4]
 800c5c6:	ee18 0a10 	vmov	r0, s16
 800c5ca:	4631      	mov	r1, r6
 800c5cc:	f7ff f9da 	bl	800b984 <quorem>
 800c5d0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c5d4:	9b01      	ldr	r3, [sp, #4]
 800c5d6:	f805 ab01 	strb.w	sl, [r5], #1
 800c5da:	1aea      	subs	r2, r5, r3
 800c5dc:	9b02      	ldr	r3, [sp, #8]
 800c5de:	4293      	cmp	r3, r2
 800c5e0:	dd09      	ble.n	800c5f6 <_dtoa_r+0xb56>
 800c5e2:	ee18 1a10 	vmov	r1, s16
 800c5e6:	2300      	movs	r3, #0
 800c5e8:	220a      	movs	r2, #10
 800c5ea:	4620      	mov	r0, r4
 800c5ec:	f000 fae2 	bl	800cbb4 <__multadd>
 800c5f0:	ee08 0a10 	vmov	s16, r0
 800c5f4:	e7e7      	b.n	800c5c6 <_dtoa_r+0xb26>
 800c5f6:	9b02      	ldr	r3, [sp, #8]
 800c5f8:	2b00      	cmp	r3, #0
 800c5fa:	bfc8      	it	gt
 800c5fc:	461d      	movgt	r5, r3
 800c5fe:	9b01      	ldr	r3, [sp, #4]
 800c600:	bfd8      	it	le
 800c602:	2501      	movle	r5, #1
 800c604:	441d      	add	r5, r3
 800c606:	f04f 0800 	mov.w	r8, #0
 800c60a:	ee18 1a10 	vmov	r1, s16
 800c60e:	2201      	movs	r2, #1
 800c610:	4620      	mov	r0, r4
 800c612:	f000 fc7f 	bl	800cf14 <__lshift>
 800c616:	4631      	mov	r1, r6
 800c618:	ee08 0a10 	vmov	s16, r0
 800c61c:	f000 fcea 	bl	800cff4 <__mcmp>
 800c620:	2800      	cmp	r0, #0
 800c622:	dc91      	bgt.n	800c548 <_dtoa_r+0xaa8>
 800c624:	d102      	bne.n	800c62c <_dtoa_r+0xb8c>
 800c626:	f01a 0f01 	tst.w	sl, #1
 800c62a:	d18d      	bne.n	800c548 <_dtoa_r+0xaa8>
 800c62c:	462b      	mov	r3, r5
 800c62e:	461d      	mov	r5, r3
 800c630:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c634:	2a30      	cmp	r2, #48	; 0x30
 800c636:	d0fa      	beq.n	800c62e <_dtoa_r+0xb8e>
 800c638:	e6d7      	b.n	800c3ea <_dtoa_r+0x94a>
 800c63a:	9a01      	ldr	r2, [sp, #4]
 800c63c:	429a      	cmp	r2, r3
 800c63e:	d184      	bne.n	800c54a <_dtoa_r+0xaaa>
 800c640:	9b00      	ldr	r3, [sp, #0]
 800c642:	3301      	adds	r3, #1
 800c644:	9300      	str	r3, [sp, #0]
 800c646:	2331      	movs	r3, #49	; 0x31
 800c648:	7013      	strb	r3, [r2, #0]
 800c64a:	e6ce      	b.n	800c3ea <_dtoa_r+0x94a>
 800c64c:	4b09      	ldr	r3, [pc, #36]	; (800c674 <_dtoa_r+0xbd4>)
 800c64e:	f7ff ba95 	b.w	800bb7c <_dtoa_r+0xdc>
 800c652:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c654:	2b00      	cmp	r3, #0
 800c656:	f47f aa6e 	bne.w	800bb36 <_dtoa_r+0x96>
 800c65a:	4b07      	ldr	r3, [pc, #28]	; (800c678 <_dtoa_r+0xbd8>)
 800c65c:	f7ff ba8e 	b.w	800bb7c <_dtoa_r+0xdc>
 800c660:	9b02      	ldr	r3, [sp, #8]
 800c662:	2b00      	cmp	r3, #0
 800c664:	dcae      	bgt.n	800c5c4 <_dtoa_r+0xb24>
 800c666:	9b06      	ldr	r3, [sp, #24]
 800c668:	2b02      	cmp	r3, #2
 800c66a:	f73f aea8 	bgt.w	800c3be <_dtoa_r+0x91e>
 800c66e:	e7a9      	b.n	800c5c4 <_dtoa_r+0xb24>
 800c670:	0800e41f 	.word	0x0800e41f
 800c674:	0800e37c 	.word	0x0800e37c
 800c678:	0800e3a0 	.word	0x0800e3a0

0800c67c <__sflush_r>:
 800c67c:	898a      	ldrh	r2, [r1, #12]
 800c67e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c682:	4605      	mov	r5, r0
 800c684:	0710      	lsls	r0, r2, #28
 800c686:	460c      	mov	r4, r1
 800c688:	d458      	bmi.n	800c73c <__sflush_r+0xc0>
 800c68a:	684b      	ldr	r3, [r1, #4]
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	dc05      	bgt.n	800c69c <__sflush_r+0x20>
 800c690:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c692:	2b00      	cmp	r3, #0
 800c694:	dc02      	bgt.n	800c69c <__sflush_r+0x20>
 800c696:	2000      	movs	r0, #0
 800c698:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c69c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c69e:	2e00      	cmp	r6, #0
 800c6a0:	d0f9      	beq.n	800c696 <__sflush_r+0x1a>
 800c6a2:	2300      	movs	r3, #0
 800c6a4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c6a8:	682f      	ldr	r7, [r5, #0]
 800c6aa:	602b      	str	r3, [r5, #0]
 800c6ac:	d032      	beq.n	800c714 <__sflush_r+0x98>
 800c6ae:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c6b0:	89a3      	ldrh	r3, [r4, #12]
 800c6b2:	075a      	lsls	r2, r3, #29
 800c6b4:	d505      	bpl.n	800c6c2 <__sflush_r+0x46>
 800c6b6:	6863      	ldr	r3, [r4, #4]
 800c6b8:	1ac0      	subs	r0, r0, r3
 800c6ba:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c6bc:	b10b      	cbz	r3, 800c6c2 <__sflush_r+0x46>
 800c6be:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c6c0:	1ac0      	subs	r0, r0, r3
 800c6c2:	2300      	movs	r3, #0
 800c6c4:	4602      	mov	r2, r0
 800c6c6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c6c8:	6a21      	ldr	r1, [r4, #32]
 800c6ca:	4628      	mov	r0, r5
 800c6cc:	47b0      	blx	r6
 800c6ce:	1c43      	adds	r3, r0, #1
 800c6d0:	89a3      	ldrh	r3, [r4, #12]
 800c6d2:	d106      	bne.n	800c6e2 <__sflush_r+0x66>
 800c6d4:	6829      	ldr	r1, [r5, #0]
 800c6d6:	291d      	cmp	r1, #29
 800c6d8:	d82c      	bhi.n	800c734 <__sflush_r+0xb8>
 800c6da:	4a2a      	ldr	r2, [pc, #168]	; (800c784 <__sflush_r+0x108>)
 800c6dc:	40ca      	lsrs	r2, r1
 800c6de:	07d6      	lsls	r6, r2, #31
 800c6e0:	d528      	bpl.n	800c734 <__sflush_r+0xb8>
 800c6e2:	2200      	movs	r2, #0
 800c6e4:	6062      	str	r2, [r4, #4]
 800c6e6:	04d9      	lsls	r1, r3, #19
 800c6e8:	6922      	ldr	r2, [r4, #16]
 800c6ea:	6022      	str	r2, [r4, #0]
 800c6ec:	d504      	bpl.n	800c6f8 <__sflush_r+0x7c>
 800c6ee:	1c42      	adds	r2, r0, #1
 800c6f0:	d101      	bne.n	800c6f6 <__sflush_r+0x7a>
 800c6f2:	682b      	ldr	r3, [r5, #0]
 800c6f4:	b903      	cbnz	r3, 800c6f8 <__sflush_r+0x7c>
 800c6f6:	6560      	str	r0, [r4, #84]	; 0x54
 800c6f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c6fa:	602f      	str	r7, [r5, #0]
 800c6fc:	2900      	cmp	r1, #0
 800c6fe:	d0ca      	beq.n	800c696 <__sflush_r+0x1a>
 800c700:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c704:	4299      	cmp	r1, r3
 800c706:	d002      	beq.n	800c70e <__sflush_r+0x92>
 800c708:	4628      	mov	r0, r5
 800c70a:	f000 fd8b 	bl	800d224 <_free_r>
 800c70e:	2000      	movs	r0, #0
 800c710:	6360      	str	r0, [r4, #52]	; 0x34
 800c712:	e7c1      	b.n	800c698 <__sflush_r+0x1c>
 800c714:	6a21      	ldr	r1, [r4, #32]
 800c716:	2301      	movs	r3, #1
 800c718:	4628      	mov	r0, r5
 800c71a:	47b0      	blx	r6
 800c71c:	1c41      	adds	r1, r0, #1
 800c71e:	d1c7      	bne.n	800c6b0 <__sflush_r+0x34>
 800c720:	682b      	ldr	r3, [r5, #0]
 800c722:	2b00      	cmp	r3, #0
 800c724:	d0c4      	beq.n	800c6b0 <__sflush_r+0x34>
 800c726:	2b1d      	cmp	r3, #29
 800c728:	d001      	beq.n	800c72e <__sflush_r+0xb2>
 800c72a:	2b16      	cmp	r3, #22
 800c72c:	d101      	bne.n	800c732 <__sflush_r+0xb6>
 800c72e:	602f      	str	r7, [r5, #0]
 800c730:	e7b1      	b.n	800c696 <__sflush_r+0x1a>
 800c732:	89a3      	ldrh	r3, [r4, #12]
 800c734:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c738:	81a3      	strh	r3, [r4, #12]
 800c73a:	e7ad      	b.n	800c698 <__sflush_r+0x1c>
 800c73c:	690f      	ldr	r7, [r1, #16]
 800c73e:	2f00      	cmp	r7, #0
 800c740:	d0a9      	beq.n	800c696 <__sflush_r+0x1a>
 800c742:	0793      	lsls	r3, r2, #30
 800c744:	680e      	ldr	r6, [r1, #0]
 800c746:	bf08      	it	eq
 800c748:	694b      	ldreq	r3, [r1, #20]
 800c74a:	600f      	str	r7, [r1, #0]
 800c74c:	bf18      	it	ne
 800c74e:	2300      	movne	r3, #0
 800c750:	eba6 0807 	sub.w	r8, r6, r7
 800c754:	608b      	str	r3, [r1, #8]
 800c756:	f1b8 0f00 	cmp.w	r8, #0
 800c75a:	dd9c      	ble.n	800c696 <__sflush_r+0x1a>
 800c75c:	6a21      	ldr	r1, [r4, #32]
 800c75e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c760:	4643      	mov	r3, r8
 800c762:	463a      	mov	r2, r7
 800c764:	4628      	mov	r0, r5
 800c766:	47b0      	blx	r6
 800c768:	2800      	cmp	r0, #0
 800c76a:	dc06      	bgt.n	800c77a <__sflush_r+0xfe>
 800c76c:	89a3      	ldrh	r3, [r4, #12]
 800c76e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c772:	81a3      	strh	r3, [r4, #12]
 800c774:	f04f 30ff 	mov.w	r0, #4294967295
 800c778:	e78e      	b.n	800c698 <__sflush_r+0x1c>
 800c77a:	4407      	add	r7, r0
 800c77c:	eba8 0800 	sub.w	r8, r8, r0
 800c780:	e7e9      	b.n	800c756 <__sflush_r+0xda>
 800c782:	bf00      	nop
 800c784:	20400001 	.word	0x20400001

0800c788 <_fflush_r>:
 800c788:	b538      	push	{r3, r4, r5, lr}
 800c78a:	690b      	ldr	r3, [r1, #16]
 800c78c:	4605      	mov	r5, r0
 800c78e:	460c      	mov	r4, r1
 800c790:	b913      	cbnz	r3, 800c798 <_fflush_r+0x10>
 800c792:	2500      	movs	r5, #0
 800c794:	4628      	mov	r0, r5
 800c796:	bd38      	pop	{r3, r4, r5, pc}
 800c798:	b118      	cbz	r0, 800c7a2 <_fflush_r+0x1a>
 800c79a:	6983      	ldr	r3, [r0, #24]
 800c79c:	b90b      	cbnz	r3, 800c7a2 <_fflush_r+0x1a>
 800c79e:	f000 f887 	bl	800c8b0 <__sinit>
 800c7a2:	4b14      	ldr	r3, [pc, #80]	; (800c7f4 <_fflush_r+0x6c>)
 800c7a4:	429c      	cmp	r4, r3
 800c7a6:	d11b      	bne.n	800c7e0 <_fflush_r+0x58>
 800c7a8:	686c      	ldr	r4, [r5, #4]
 800c7aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	d0ef      	beq.n	800c792 <_fflush_r+0xa>
 800c7b2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c7b4:	07d0      	lsls	r0, r2, #31
 800c7b6:	d404      	bmi.n	800c7c2 <_fflush_r+0x3a>
 800c7b8:	0599      	lsls	r1, r3, #22
 800c7ba:	d402      	bmi.n	800c7c2 <_fflush_r+0x3a>
 800c7bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c7be:	f000 f91a 	bl	800c9f6 <__retarget_lock_acquire_recursive>
 800c7c2:	4628      	mov	r0, r5
 800c7c4:	4621      	mov	r1, r4
 800c7c6:	f7ff ff59 	bl	800c67c <__sflush_r>
 800c7ca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c7cc:	07da      	lsls	r2, r3, #31
 800c7ce:	4605      	mov	r5, r0
 800c7d0:	d4e0      	bmi.n	800c794 <_fflush_r+0xc>
 800c7d2:	89a3      	ldrh	r3, [r4, #12]
 800c7d4:	059b      	lsls	r3, r3, #22
 800c7d6:	d4dd      	bmi.n	800c794 <_fflush_r+0xc>
 800c7d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c7da:	f000 f90d 	bl	800c9f8 <__retarget_lock_release_recursive>
 800c7de:	e7d9      	b.n	800c794 <_fflush_r+0xc>
 800c7e0:	4b05      	ldr	r3, [pc, #20]	; (800c7f8 <_fflush_r+0x70>)
 800c7e2:	429c      	cmp	r4, r3
 800c7e4:	d101      	bne.n	800c7ea <_fflush_r+0x62>
 800c7e6:	68ac      	ldr	r4, [r5, #8]
 800c7e8:	e7df      	b.n	800c7aa <_fflush_r+0x22>
 800c7ea:	4b04      	ldr	r3, [pc, #16]	; (800c7fc <_fflush_r+0x74>)
 800c7ec:	429c      	cmp	r4, r3
 800c7ee:	bf08      	it	eq
 800c7f0:	68ec      	ldreq	r4, [r5, #12]
 800c7f2:	e7da      	b.n	800c7aa <_fflush_r+0x22>
 800c7f4:	0800e450 	.word	0x0800e450
 800c7f8:	0800e470 	.word	0x0800e470
 800c7fc:	0800e430 	.word	0x0800e430

0800c800 <std>:
 800c800:	2300      	movs	r3, #0
 800c802:	b510      	push	{r4, lr}
 800c804:	4604      	mov	r4, r0
 800c806:	e9c0 3300 	strd	r3, r3, [r0]
 800c80a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c80e:	6083      	str	r3, [r0, #8]
 800c810:	8181      	strh	r1, [r0, #12]
 800c812:	6643      	str	r3, [r0, #100]	; 0x64
 800c814:	81c2      	strh	r2, [r0, #14]
 800c816:	6183      	str	r3, [r0, #24]
 800c818:	4619      	mov	r1, r3
 800c81a:	2208      	movs	r2, #8
 800c81c:	305c      	adds	r0, #92	; 0x5c
 800c81e:	f7fe fb51 	bl	800aec4 <memset>
 800c822:	4b05      	ldr	r3, [pc, #20]	; (800c838 <std+0x38>)
 800c824:	6263      	str	r3, [r4, #36]	; 0x24
 800c826:	4b05      	ldr	r3, [pc, #20]	; (800c83c <std+0x3c>)
 800c828:	62a3      	str	r3, [r4, #40]	; 0x28
 800c82a:	4b05      	ldr	r3, [pc, #20]	; (800c840 <std+0x40>)
 800c82c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c82e:	4b05      	ldr	r3, [pc, #20]	; (800c844 <std+0x44>)
 800c830:	6224      	str	r4, [r4, #32]
 800c832:	6323      	str	r3, [r4, #48]	; 0x30
 800c834:	bd10      	pop	{r4, pc}
 800c836:	bf00      	nop
 800c838:	0800d6bd 	.word	0x0800d6bd
 800c83c:	0800d6df 	.word	0x0800d6df
 800c840:	0800d717 	.word	0x0800d717
 800c844:	0800d73b 	.word	0x0800d73b

0800c848 <_cleanup_r>:
 800c848:	4901      	ldr	r1, [pc, #4]	; (800c850 <_cleanup_r+0x8>)
 800c84a:	f000 b8af 	b.w	800c9ac <_fwalk_reent>
 800c84e:	bf00      	nop
 800c850:	0800c789 	.word	0x0800c789

0800c854 <__sfmoreglue>:
 800c854:	b570      	push	{r4, r5, r6, lr}
 800c856:	2268      	movs	r2, #104	; 0x68
 800c858:	1e4d      	subs	r5, r1, #1
 800c85a:	4355      	muls	r5, r2
 800c85c:	460e      	mov	r6, r1
 800c85e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c862:	f000 fd4b 	bl	800d2fc <_malloc_r>
 800c866:	4604      	mov	r4, r0
 800c868:	b140      	cbz	r0, 800c87c <__sfmoreglue+0x28>
 800c86a:	2100      	movs	r1, #0
 800c86c:	e9c0 1600 	strd	r1, r6, [r0]
 800c870:	300c      	adds	r0, #12
 800c872:	60a0      	str	r0, [r4, #8]
 800c874:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c878:	f7fe fb24 	bl	800aec4 <memset>
 800c87c:	4620      	mov	r0, r4
 800c87e:	bd70      	pop	{r4, r5, r6, pc}

0800c880 <__sfp_lock_acquire>:
 800c880:	4801      	ldr	r0, [pc, #4]	; (800c888 <__sfp_lock_acquire+0x8>)
 800c882:	f000 b8b8 	b.w	800c9f6 <__retarget_lock_acquire_recursive>
 800c886:	bf00      	nop
 800c888:	20000d6d 	.word	0x20000d6d

0800c88c <__sfp_lock_release>:
 800c88c:	4801      	ldr	r0, [pc, #4]	; (800c894 <__sfp_lock_release+0x8>)
 800c88e:	f000 b8b3 	b.w	800c9f8 <__retarget_lock_release_recursive>
 800c892:	bf00      	nop
 800c894:	20000d6d 	.word	0x20000d6d

0800c898 <__sinit_lock_acquire>:
 800c898:	4801      	ldr	r0, [pc, #4]	; (800c8a0 <__sinit_lock_acquire+0x8>)
 800c89a:	f000 b8ac 	b.w	800c9f6 <__retarget_lock_acquire_recursive>
 800c89e:	bf00      	nop
 800c8a0:	20000d6e 	.word	0x20000d6e

0800c8a4 <__sinit_lock_release>:
 800c8a4:	4801      	ldr	r0, [pc, #4]	; (800c8ac <__sinit_lock_release+0x8>)
 800c8a6:	f000 b8a7 	b.w	800c9f8 <__retarget_lock_release_recursive>
 800c8aa:	bf00      	nop
 800c8ac:	20000d6e 	.word	0x20000d6e

0800c8b0 <__sinit>:
 800c8b0:	b510      	push	{r4, lr}
 800c8b2:	4604      	mov	r4, r0
 800c8b4:	f7ff fff0 	bl	800c898 <__sinit_lock_acquire>
 800c8b8:	69a3      	ldr	r3, [r4, #24]
 800c8ba:	b11b      	cbz	r3, 800c8c4 <__sinit+0x14>
 800c8bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c8c0:	f7ff bff0 	b.w	800c8a4 <__sinit_lock_release>
 800c8c4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c8c8:	6523      	str	r3, [r4, #80]	; 0x50
 800c8ca:	4b13      	ldr	r3, [pc, #76]	; (800c918 <__sinit+0x68>)
 800c8cc:	4a13      	ldr	r2, [pc, #76]	; (800c91c <__sinit+0x6c>)
 800c8ce:	681b      	ldr	r3, [r3, #0]
 800c8d0:	62a2      	str	r2, [r4, #40]	; 0x28
 800c8d2:	42a3      	cmp	r3, r4
 800c8d4:	bf04      	itt	eq
 800c8d6:	2301      	moveq	r3, #1
 800c8d8:	61a3      	streq	r3, [r4, #24]
 800c8da:	4620      	mov	r0, r4
 800c8dc:	f000 f820 	bl	800c920 <__sfp>
 800c8e0:	6060      	str	r0, [r4, #4]
 800c8e2:	4620      	mov	r0, r4
 800c8e4:	f000 f81c 	bl	800c920 <__sfp>
 800c8e8:	60a0      	str	r0, [r4, #8]
 800c8ea:	4620      	mov	r0, r4
 800c8ec:	f000 f818 	bl	800c920 <__sfp>
 800c8f0:	2200      	movs	r2, #0
 800c8f2:	60e0      	str	r0, [r4, #12]
 800c8f4:	2104      	movs	r1, #4
 800c8f6:	6860      	ldr	r0, [r4, #4]
 800c8f8:	f7ff ff82 	bl	800c800 <std>
 800c8fc:	68a0      	ldr	r0, [r4, #8]
 800c8fe:	2201      	movs	r2, #1
 800c900:	2109      	movs	r1, #9
 800c902:	f7ff ff7d 	bl	800c800 <std>
 800c906:	68e0      	ldr	r0, [r4, #12]
 800c908:	2202      	movs	r2, #2
 800c90a:	2112      	movs	r1, #18
 800c90c:	f7ff ff78 	bl	800c800 <std>
 800c910:	2301      	movs	r3, #1
 800c912:	61a3      	str	r3, [r4, #24]
 800c914:	e7d2      	b.n	800c8bc <__sinit+0xc>
 800c916:	bf00      	nop
 800c918:	0800e368 	.word	0x0800e368
 800c91c:	0800c849 	.word	0x0800c849

0800c920 <__sfp>:
 800c920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c922:	4607      	mov	r7, r0
 800c924:	f7ff ffac 	bl	800c880 <__sfp_lock_acquire>
 800c928:	4b1e      	ldr	r3, [pc, #120]	; (800c9a4 <__sfp+0x84>)
 800c92a:	681e      	ldr	r6, [r3, #0]
 800c92c:	69b3      	ldr	r3, [r6, #24]
 800c92e:	b913      	cbnz	r3, 800c936 <__sfp+0x16>
 800c930:	4630      	mov	r0, r6
 800c932:	f7ff ffbd 	bl	800c8b0 <__sinit>
 800c936:	3648      	adds	r6, #72	; 0x48
 800c938:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c93c:	3b01      	subs	r3, #1
 800c93e:	d503      	bpl.n	800c948 <__sfp+0x28>
 800c940:	6833      	ldr	r3, [r6, #0]
 800c942:	b30b      	cbz	r3, 800c988 <__sfp+0x68>
 800c944:	6836      	ldr	r6, [r6, #0]
 800c946:	e7f7      	b.n	800c938 <__sfp+0x18>
 800c948:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c94c:	b9d5      	cbnz	r5, 800c984 <__sfp+0x64>
 800c94e:	4b16      	ldr	r3, [pc, #88]	; (800c9a8 <__sfp+0x88>)
 800c950:	60e3      	str	r3, [r4, #12]
 800c952:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c956:	6665      	str	r5, [r4, #100]	; 0x64
 800c958:	f000 f84c 	bl	800c9f4 <__retarget_lock_init_recursive>
 800c95c:	f7ff ff96 	bl	800c88c <__sfp_lock_release>
 800c960:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c964:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c968:	6025      	str	r5, [r4, #0]
 800c96a:	61a5      	str	r5, [r4, #24]
 800c96c:	2208      	movs	r2, #8
 800c96e:	4629      	mov	r1, r5
 800c970:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c974:	f7fe faa6 	bl	800aec4 <memset>
 800c978:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c97c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c980:	4620      	mov	r0, r4
 800c982:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c984:	3468      	adds	r4, #104	; 0x68
 800c986:	e7d9      	b.n	800c93c <__sfp+0x1c>
 800c988:	2104      	movs	r1, #4
 800c98a:	4638      	mov	r0, r7
 800c98c:	f7ff ff62 	bl	800c854 <__sfmoreglue>
 800c990:	4604      	mov	r4, r0
 800c992:	6030      	str	r0, [r6, #0]
 800c994:	2800      	cmp	r0, #0
 800c996:	d1d5      	bne.n	800c944 <__sfp+0x24>
 800c998:	f7ff ff78 	bl	800c88c <__sfp_lock_release>
 800c99c:	230c      	movs	r3, #12
 800c99e:	603b      	str	r3, [r7, #0]
 800c9a0:	e7ee      	b.n	800c980 <__sfp+0x60>
 800c9a2:	bf00      	nop
 800c9a4:	0800e368 	.word	0x0800e368
 800c9a8:	ffff0001 	.word	0xffff0001

0800c9ac <_fwalk_reent>:
 800c9ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c9b0:	4606      	mov	r6, r0
 800c9b2:	4688      	mov	r8, r1
 800c9b4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c9b8:	2700      	movs	r7, #0
 800c9ba:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c9be:	f1b9 0901 	subs.w	r9, r9, #1
 800c9c2:	d505      	bpl.n	800c9d0 <_fwalk_reent+0x24>
 800c9c4:	6824      	ldr	r4, [r4, #0]
 800c9c6:	2c00      	cmp	r4, #0
 800c9c8:	d1f7      	bne.n	800c9ba <_fwalk_reent+0xe>
 800c9ca:	4638      	mov	r0, r7
 800c9cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c9d0:	89ab      	ldrh	r3, [r5, #12]
 800c9d2:	2b01      	cmp	r3, #1
 800c9d4:	d907      	bls.n	800c9e6 <_fwalk_reent+0x3a>
 800c9d6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c9da:	3301      	adds	r3, #1
 800c9dc:	d003      	beq.n	800c9e6 <_fwalk_reent+0x3a>
 800c9de:	4629      	mov	r1, r5
 800c9e0:	4630      	mov	r0, r6
 800c9e2:	47c0      	blx	r8
 800c9e4:	4307      	orrs	r7, r0
 800c9e6:	3568      	adds	r5, #104	; 0x68
 800c9e8:	e7e9      	b.n	800c9be <_fwalk_reent+0x12>
	...

0800c9ec <_localeconv_r>:
 800c9ec:	4800      	ldr	r0, [pc, #0]	; (800c9f0 <_localeconv_r+0x4>)
 800c9ee:	4770      	bx	lr
 800c9f0:	20000164 	.word	0x20000164

0800c9f4 <__retarget_lock_init_recursive>:
 800c9f4:	4770      	bx	lr

0800c9f6 <__retarget_lock_acquire_recursive>:
 800c9f6:	4770      	bx	lr

0800c9f8 <__retarget_lock_release_recursive>:
 800c9f8:	4770      	bx	lr

0800c9fa <__swhatbuf_r>:
 800c9fa:	b570      	push	{r4, r5, r6, lr}
 800c9fc:	460e      	mov	r6, r1
 800c9fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca02:	2900      	cmp	r1, #0
 800ca04:	b096      	sub	sp, #88	; 0x58
 800ca06:	4614      	mov	r4, r2
 800ca08:	461d      	mov	r5, r3
 800ca0a:	da08      	bge.n	800ca1e <__swhatbuf_r+0x24>
 800ca0c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800ca10:	2200      	movs	r2, #0
 800ca12:	602a      	str	r2, [r5, #0]
 800ca14:	061a      	lsls	r2, r3, #24
 800ca16:	d410      	bmi.n	800ca3a <__swhatbuf_r+0x40>
 800ca18:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ca1c:	e00e      	b.n	800ca3c <__swhatbuf_r+0x42>
 800ca1e:	466a      	mov	r2, sp
 800ca20:	f000 fee2 	bl	800d7e8 <_fstat_r>
 800ca24:	2800      	cmp	r0, #0
 800ca26:	dbf1      	blt.n	800ca0c <__swhatbuf_r+0x12>
 800ca28:	9a01      	ldr	r2, [sp, #4]
 800ca2a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ca2e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ca32:	425a      	negs	r2, r3
 800ca34:	415a      	adcs	r2, r3
 800ca36:	602a      	str	r2, [r5, #0]
 800ca38:	e7ee      	b.n	800ca18 <__swhatbuf_r+0x1e>
 800ca3a:	2340      	movs	r3, #64	; 0x40
 800ca3c:	2000      	movs	r0, #0
 800ca3e:	6023      	str	r3, [r4, #0]
 800ca40:	b016      	add	sp, #88	; 0x58
 800ca42:	bd70      	pop	{r4, r5, r6, pc}

0800ca44 <__smakebuf_r>:
 800ca44:	898b      	ldrh	r3, [r1, #12]
 800ca46:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ca48:	079d      	lsls	r5, r3, #30
 800ca4a:	4606      	mov	r6, r0
 800ca4c:	460c      	mov	r4, r1
 800ca4e:	d507      	bpl.n	800ca60 <__smakebuf_r+0x1c>
 800ca50:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ca54:	6023      	str	r3, [r4, #0]
 800ca56:	6123      	str	r3, [r4, #16]
 800ca58:	2301      	movs	r3, #1
 800ca5a:	6163      	str	r3, [r4, #20]
 800ca5c:	b002      	add	sp, #8
 800ca5e:	bd70      	pop	{r4, r5, r6, pc}
 800ca60:	ab01      	add	r3, sp, #4
 800ca62:	466a      	mov	r2, sp
 800ca64:	f7ff ffc9 	bl	800c9fa <__swhatbuf_r>
 800ca68:	9900      	ldr	r1, [sp, #0]
 800ca6a:	4605      	mov	r5, r0
 800ca6c:	4630      	mov	r0, r6
 800ca6e:	f000 fc45 	bl	800d2fc <_malloc_r>
 800ca72:	b948      	cbnz	r0, 800ca88 <__smakebuf_r+0x44>
 800ca74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ca78:	059a      	lsls	r2, r3, #22
 800ca7a:	d4ef      	bmi.n	800ca5c <__smakebuf_r+0x18>
 800ca7c:	f023 0303 	bic.w	r3, r3, #3
 800ca80:	f043 0302 	orr.w	r3, r3, #2
 800ca84:	81a3      	strh	r3, [r4, #12]
 800ca86:	e7e3      	b.n	800ca50 <__smakebuf_r+0xc>
 800ca88:	4b0d      	ldr	r3, [pc, #52]	; (800cac0 <__smakebuf_r+0x7c>)
 800ca8a:	62b3      	str	r3, [r6, #40]	; 0x28
 800ca8c:	89a3      	ldrh	r3, [r4, #12]
 800ca8e:	6020      	str	r0, [r4, #0]
 800ca90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ca94:	81a3      	strh	r3, [r4, #12]
 800ca96:	9b00      	ldr	r3, [sp, #0]
 800ca98:	6163      	str	r3, [r4, #20]
 800ca9a:	9b01      	ldr	r3, [sp, #4]
 800ca9c:	6120      	str	r0, [r4, #16]
 800ca9e:	b15b      	cbz	r3, 800cab8 <__smakebuf_r+0x74>
 800caa0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800caa4:	4630      	mov	r0, r6
 800caa6:	f000 feb1 	bl	800d80c <_isatty_r>
 800caaa:	b128      	cbz	r0, 800cab8 <__smakebuf_r+0x74>
 800caac:	89a3      	ldrh	r3, [r4, #12]
 800caae:	f023 0303 	bic.w	r3, r3, #3
 800cab2:	f043 0301 	orr.w	r3, r3, #1
 800cab6:	81a3      	strh	r3, [r4, #12]
 800cab8:	89a0      	ldrh	r0, [r4, #12]
 800caba:	4305      	orrs	r5, r0
 800cabc:	81a5      	strh	r5, [r4, #12]
 800cabe:	e7cd      	b.n	800ca5c <__smakebuf_r+0x18>
 800cac0:	0800c849 	.word	0x0800c849

0800cac4 <malloc>:
 800cac4:	4b02      	ldr	r3, [pc, #8]	; (800cad0 <malloc+0xc>)
 800cac6:	4601      	mov	r1, r0
 800cac8:	6818      	ldr	r0, [r3, #0]
 800caca:	f000 bc17 	b.w	800d2fc <_malloc_r>
 800cace:	bf00      	nop
 800cad0:	20000010 	.word	0x20000010

0800cad4 <memcpy>:
 800cad4:	440a      	add	r2, r1
 800cad6:	4291      	cmp	r1, r2
 800cad8:	f100 33ff 	add.w	r3, r0, #4294967295
 800cadc:	d100      	bne.n	800cae0 <memcpy+0xc>
 800cade:	4770      	bx	lr
 800cae0:	b510      	push	{r4, lr}
 800cae2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cae6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800caea:	4291      	cmp	r1, r2
 800caec:	d1f9      	bne.n	800cae2 <memcpy+0xe>
 800caee:	bd10      	pop	{r4, pc}

0800caf0 <_Balloc>:
 800caf0:	b570      	push	{r4, r5, r6, lr}
 800caf2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800caf4:	4604      	mov	r4, r0
 800caf6:	460d      	mov	r5, r1
 800caf8:	b976      	cbnz	r6, 800cb18 <_Balloc+0x28>
 800cafa:	2010      	movs	r0, #16
 800cafc:	f7ff ffe2 	bl	800cac4 <malloc>
 800cb00:	4602      	mov	r2, r0
 800cb02:	6260      	str	r0, [r4, #36]	; 0x24
 800cb04:	b920      	cbnz	r0, 800cb10 <_Balloc+0x20>
 800cb06:	4b18      	ldr	r3, [pc, #96]	; (800cb68 <_Balloc+0x78>)
 800cb08:	4818      	ldr	r0, [pc, #96]	; (800cb6c <_Balloc+0x7c>)
 800cb0a:	2166      	movs	r1, #102	; 0x66
 800cb0c:	f000 fe2c 	bl	800d768 <__assert_func>
 800cb10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cb14:	6006      	str	r6, [r0, #0]
 800cb16:	60c6      	str	r6, [r0, #12]
 800cb18:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800cb1a:	68f3      	ldr	r3, [r6, #12]
 800cb1c:	b183      	cbz	r3, 800cb40 <_Balloc+0x50>
 800cb1e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cb20:	68db      	ldr	r3, [r3, #12]
 800cb22:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cb26:	b9b8      	cbnz	r0, 800cb58 <_Balloc+0x68>
 800cb28:	2101      	movs	r1, #1
 800cb2a:	fa01 f605 	lsl.w	r6, r1, r5
 800cb2e:	1d72      	adds	r2, r6, #5
 800cb30:	0092      	lsls	r2, r2, #2
 800cb32:	4620      	mov	r0, r4
 800cb34:	f000 fb60 	bl	800d1f8 <_calloc_r>
 800cb38:	b160      	cbz	r0, 800cb54 <_Balloc+0x64>
 800cb3a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cb3e:	e00e      	b.n	800cb5e <_Balloc+0x6e>
 800cb40:	2221      	movs	r2, #33	; 0x21
 800cb42:	2104      	movs	r1, #4
 800cb44:	4620      	mov	r0, r4
 800cb46:	f000 fb57 	bl	800d1f8 <_calloc_r>
 800cb4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cb4c:	60f0      	str	r0, [r6, #12]
 800cb4e:	68db      	ldr	r3, [r3, #12]
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	d1e4      	bne.n	800cb1e <_Balloc+0x2e>
 800cb54:	2000      	movs	r0, #0
 800cb56:	bd70      	pop	{r4, r5, r6, pc}
 800cb58:	6802      	ldr	r2, [r0, #0]
 800cb5a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cb5e:	2300      	movs	r3, #0
 800cb60:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cb64:	e7f7      	b.n	800cb56 <_Balloc+0x66>
 800cb66:	bf00      	nop
 800cb68:	0800e3ad 	.word	0x0800e3ad
 800cb6c:	0800e490 	.word	0x0800e490

0800cb70 <_Bfree>:
 800cb70:	b570      	push	{r4, r5, r6, lr}
 800cb72:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800cb74:	4605      	mov	r5, r0
 800cb76:	460c      	mov	r4, r1
 800cb78:	b976      	cbnz	r6, 800cb98 <_Bfree+0x28>
 800cb7a:	2010      	movs	r0, #16
 800cb7c:	f7ff ffa2 	bl	800cac4 <malloc>
 800cb80:	4602      	mov	r2, r0
 800cb82:	6268      	str	r0, [r5, #36]	; 0x24
 800cb84:	b920      	cbnz	r0, 800cb90 <_Bfree+0x20>
 800cb86:	4b09      	ldr	r3, [pc, #36]	; (800cbac <_Bfree+0x3c>)
 800cb88:	4809      	ldr	r0, [pc, #36]	; (800cbb0 <_Bfree+0x40>)
 800cb8a:	218a      	movs	r1, #138	; 0x8a
 800cb8c:	f000 fdec 	bl	800d768 <__assert_func>
 800cb90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cb94:	6006      	str	r6, [r0, #0]
 800cb96:	60c6      	str	r6, [r0, #12]
 800cb98:	b13c      	cbz	r4, 800cbaa <_Bfree+0x3a>
 800cb9a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800cb9c:	6862      	ldr	r2, [r4, #4]
 800cb9e:	68db      	ldr	r3, [r3, #12]
 800cba0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cba4:	6021      	str	r1, [r4, #0]
 800cba6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cbaa:	bd70      	pop	{r4, r5, r6, pc}
 800cbac:	0800e3ad 	.word	0x0800e3ad
 800cbb0:	0800e490 	.word	0x0800e490

0800cbb4 <__multadd>:
 800cbb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cbb8:	690d      	ldr	r5, [r1, #16]
 800cbba:	4607      	mov	r7, r0
 800cbbc:	460c      	mov	r4, r1
 800cbbe:	461e      	mov	r6, r3
 800cbc0:	f101 0c14 	add.w	ip, r1, #20
 800cbc4:	2000      	movs	r0, #0
 800cbc6:	f8dc 3000 	ldr.w	r3, [ip]
 800cbca:	b299      	uxth	r1, r3
 800cbcc:	fb02 6101 	mla	r1, r2, r1, r6
 800cbd0:	0c1e      	lsrs	r6, r3, #16
 800cbd2:	0c0b      	lsrs	r3, r1, #16
 800cbd4:	fb02 3306 	mla	r3, r2, r6, r3
 800cbd8:	b289      	uxth	r1, r1
 800cbda:	3001      	adds	r0, #1
 800cbdc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cbe0:	4285      	cmp	r5, r0
 800cbe2:	f84c 1b04 	str.w	r1, [ip], #4
 800cbe6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cbea:	dcec      	bgt.n	800cbc6 <__multadd+0x12>
 800cbec:	b30e      	cbz	r6, 800cc32 <__multadd+0x7e>
 800cbee:	68a3      	ldr	r3, [r4, #8]
 800cbf0:	42ab      	cmp	r3, r5
 800cbf2:	dc19      	bgt.n	800cc28 <__multadd+0x74>
 800cbf4:	6861      	ldr	r1, [r4, #4]
 800cbf6:	4638      	mov	r0, r7
 800cbf8:	3101      	adds	r1, #1
 800cbfa:	f7ff ff79 	bl	800caf0 <_Balloc>
 800cbfe:	4680      	mov	r8, r0
 800cc00:	b928      	cbnz	r0, 800cc0e <__multadd+0x5a>
 800cc02:	4602      	mov	r2, r0
 800cc04:	4b0c      	ldr	r3, [pc, #48]	; (800cc38 <__multadd+0x84>)
 800cc06:	480d      	ldr	r0, [pc, #52]	; (800cc3c <__multadd+0x88>)
 800cc08:	21b5      	movs	r1, #181	; 0xb5
 800cc0a:	f000 fdad 	bl	800d768 <__assert_func>
 800cc0e:	6922      	ldr	r2, [r4, #16]
 800cc10:	3202      	adds	r2, #2
 800cc12:	f104 010c 	add.w	r1, r4, #12
 800cc16:	0092      	lsls	r2, r2, #2
 800cc18:	300c      	adds	r0, #12
 800cc1a:	f7ff ff5b 	bl	800cad4 <memcpy>
 800cc1e:	4621      	mov	r1, r4
 800cc20:	4638      	mov	r0, r7
 800cc22:	f7ff ffa5 	bl	800cb70 <_Bfree>
 800cc26:	4644      	mov	r4, r8
 800cc28:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cc2c:	3501      	adds	r5, #1
 800cc2e:	615e      	str	r6, [r3, #20]
 800cc30:	6125      	str	r5, [r4, #16]
 800cc32:	4620      	mov	r0, r4
 800cc34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc38:	0800e41f 	.word	0x0800e41f
 800cc3c:	0800e490 	.word	0x0800e490

0800cc40 <__hi0bits>:
 800cc40:	0c03      	lsrs	r3, r0, #16
 800cc42:	041b      	lsls	r3, r3, #16
 800cc44:	b9d3      	cbnz	r3, 800cc7c <__hi0bits+0x3c>
 800cc46:	0400      	lsls	r0, r0, #16
 800cc48:	2310      	movs	r3, #16
 800cc4a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800cc4e:	bf04      	itt	eq
 800cc50:	0200      	lsleq	r0, r0, #8
 800cc52:	3308      	addeq	r3, #8
 800cc54:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800cc58:	bf04      	itt	eq
 800cc5a:	0100      	lsleq	r0, r0, #4
 800cc5c:	3304      	addeq	r3, #4
 800cc5e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800cc62:	bf04      	itt	eq
 800cc64:	0080      	lsleq	r0, r0, #2
 800cc66:	3302      	addeq	r3, #2
 800cc68:	2800      	cmp	r0, #0
 800cc6a:	db05      	blt.n	800cc78 <__hi0bits+0x38>
 800cc6c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800cc70:	f103 0301 	add.w	r3, r3, #1
 800cc74:	bf08      	it	eq
 800cc76:	2320      	moveq	r3, #32
 800cc78:	4618      	mov	r0, r3
 800cc7a:	4770      	bx	lr
 800cc7c:	2300      	movs	r3, #0
 800cc7e:	e7e4      	b.n	800cc4a <__hi0bits+0xa>

0800cc80 <__lo0bits>:
 800cc80:	6803      	ldr	r3, [r0, #0]
 800cc82:	f013 0207 	ands.w	r2, r3, #7
 800cc86:	4601      	mov	r1, r0
 800cc88:	d00b      	beq.n	800cca2 <__lo0bits+0x22>
 800cc8a:	07da      	lsls	r2, r3, #31
 800cc8c:	d423      	bmi.n	800ccd6 <__lo0bits+0x56>
 800cc8e:	0798      	lsls	r0, r3, #30
 800cc90:	bf49      	itett	mi
 800cc92:	085b      	lsrmi	r3, r3, #1
 800cc94:	089b      	lsrpl	r3, r3, #2
 800cc96:	2001      	movmi	r0, #1
 800cc98:	600b      	strmi	r3, [r1, #0]
 800cc9a:	bf5c      	itt	pl
 800cc9c:	600b      	strpl	r3, [r1, #0]
 800cc9e:	2002      	movpl	r0, #2
 800cca0:	4770      	bx	lr
 800cca2:	b298      	uxth	r0, r3
 800cca4:	b9a8      	cbnz	r0, 800ccd2 <__lo0bits+0x52>
 800cca6:	0c1b      	lsrs	r3, r3, #16
 800cca8:	2010      	movs	r0, #16
 800ccaa:	b2da      	uxtb	r2, r3
 800ccac:	b90a      	cbnz	r2, 800ccb2 <__lo0bits+0x32>
 800ccae:	3008      	adds	r0, #8
 800ccb0:	0a1b      	lsrs	r3, r3, #8
 800ccb2:	071a      	lsls	r2, r3, #28
 800ccb4:	bf04      	itt	eq
 800ccb6:	091b      	lsreq	r3, r3, #4
 800ccb8:	3004      	addeq	r0, #4
 800ccba:	079a      	lsls	r2, r3, #30
 800ccbc:	bf04      	itt	eq
 800ccbe:	089b      	lsreq	r3, r3, #2
 800ccc0:	3002      	addeq	r0, #2
 800ccc2:	07da      	lsls	r2, r3, #31
 800ccc4:	d403      	bmi.n	800ccce <__lo0bits+0x4e>
 800ccc6:	085b      	lsrs	r3, r3, #1
 800ccc8:	f100 0001 	add.w	r0, r0, #1
 800cccc:	d005      	beq.n	800ccda <__lo0bits+0x5a>
 800ccce:	600b      	str	r3, [r1, #0]
 800ccd0:	4770      	bx	lr
 800ccd2:	4610      	mov	r0, r2
 800ccd4:	e7e9      	b.n	800ccaa <__lo0bits+0x2a>
 800ccd6:	2000      	movs	r0, #0
 800ccd8:	4770      	bx	lr
 800ccda:	2020      	movs	r0, #32
 800ccdc:	4770      	bx	lr
	...

0800cce0 <__i2b>:
 800cce0:	b510      	push	{r4, lr}
 800cce2:	460c      	mov	r4, r1
 800cce4:	2101      	movs	r1, #1
 800cce6:	f7ff ff03 	bl	800caf0 <_Balloc>
 800ccea:	4602      	mov	r2, r0
 800ccec:	b928      	cbnz	r0, 800ccfa <__i2b+0x1a>
 800ccee:	4b05      	ldr	r3, [pc, #20]	; (800cd04 <__i2b+0x24>)
 800ccf0:	4805      	ldr	r0, [pc, #20]	; (800cd08 <__i2b+0x28>)
 800ccf2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800ccf6:	f000 fd37 	bl	800d768 <__assert_func>
 800ccfa:	2301      	movs	r3, #1
 800ccfc:	6144      	str	r4, [r0, #20]
 800ccfe:	6103      	str	r3, [r0, #16]
 800cd00:	bd10      	pop	{r4, pc}
 800cd02:	bf00      	nop
 800cd04:	0800e41f 	.word	0x0800e41f
 800cd08:	0800e490 	.word	0x0800e490

0800cd0c <__multiply>:
 800cd0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd10:	4691      	mov	r9, r2
 800cd12:	690a      	ldr	r2, [r1, #16]
 800cd14:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800cd18:	429a      	cmp	r2, r3
 800cd1a:	bfb8      	it	lt
 800cd1c:	460b      	movlt	r3, r1
 800cd1e:	460c      	mov	r4, r1
 800cd20:	bfbc      	itt	lt
 800cd22:	464c      	movlt	r4, r9
 800cd24:	4699      	movlt	r9, r3
 800cd26:	6927      	ldr	r7, [r4, #16]
 800cd28:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800cd2c:	68a3      	ldr	r3, [r4, #8]
 800cd2e:	6861      	ldr	r1, [r4, #4]
 800cd30:	eb07 060a 	add.w	r6, r7, sl
 800cd34:	42b3      	cmp	r3, r6
 800cd36:	b085      	sub	sp, #20
 800cd38:	bfb8      	it	lt
 800cd3a:	3101      	addlt	r1, #1
 800cd3c:	f7ff fed8 	bl	800caf0 <_Balloc>
 800cd40:	b930      	cbnz	r0, 800cd50 <__multiply+0x44>
 800cd42:	4602      	mov	r2, r0
 800cd44:	4b44      	ldr	r3, [pc, #272]	; (800ce58 <__multiply+0x14c>)
 800cd46:	4845      	ldr	r0, [pc, #276]	; (800ce5c <__multiply+0x150>)
 800cd48:	f240 115d 	movw	r1, #349	; 0x15d
 800cd4c:	f000 fd0c 	bl	800d768 <__assert_func>
 800cd50:	f100 0514 	add.w	r5, r0, #20
 800cd54:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800cd58:	462b      	mov	r3, r5
 800cd5a:	2200      	movs	r2, #0
 800cd5c:	4543      	cmp	r3, r8
 800cd5e:	d321      	bcc.n	800cda4 <__multiply+0x98>
 800cd60:	f104 0314 	add.w	r3, r4, #20
 800cd64:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800cd68:	f109 0314 	add.w	r3, r9, #20
 800cd6c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800cd70:	9202      	str	r2, [sp, #8]
 800cd72:	1b3a      	subs	r2, r7, r4
 800cd74:	3a15      	subs	r2, #21
 800cd76:	f022 0203 	bic.w	r2, r2, #3
 800cd7a:	3204      	adds	r2, #4
 800cd7c:	f104 0115 	add.w	r1, r4, #21
 800cd80:	428f      	cmp	r7, r1
 800cd82:	bf38      	it	cc
 800cd84:	2204      	movcc	r2, #4
 800cd86:	9201      	str	r2, [sp, #4]
 800cd88:	9a02      	ldr	r2, [sp, #8]
 800cd8a:	9303      	str	r3, [sp, #12]
 800cd8c:	429a      	cmp	r2, r3
 800cd8e:	d80c      	bhi.n	800cdaa <__multiply+0x9e>
 800cd90:	2e00      	cmp	r6, #0
 800cd92:	dd03      	ble.n	800cd9c <__multiply+0x90>
 800cd94:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800cd98:	2b00      	cmp	r3, #0
 800cd9a:	d05a      	beq.n	800ce52 <__multiply+0x146>
 800cd9c:	6106      	str	r6, [r0, #16]
 800cd9e:	b005      	add	sp, #20
 800cda0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cda4:	f843 2b04 	str.w	r2, [r3], #4
 800cda8:	e7d8      	b.n	800cd5c <__multiply+0x50>
 800cdaa:	f8b3 a000 	ldrh.w	sl, [r3]
 800cdae:	f1ba 0f00 	cmp.w	sl, #0
 800cdb2:	d024      	beq.n	800cdfe <__multiply+0xf2>
 800cdb4:	f104 0e14 	add.w	lr, r4, #20
 800cdb8:	46a9      	mov	r9, r5
 800cdba:	f04f 0c00 	mov.w	ip, #0
 800cdbe:	f85e 2b04 	ldr.w	r2, [lr], #4
 800cdc2:	f8d9 1000 	ldr.w	r1, [r9]
 800cdc6:	fa1f fb82 	uxth.w	fp, r2
 800cdca:	b289      	uxth	r1, r1
 800cdcc:	fb0a 110b 	mla	r1, sl, fp, r1
 800cdd0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800cdd4:	f8d9 2000 	ldr.w	r2, [r9]
 800cdd8:	4461      	add	r1, ip
 800cdda:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800cdde:	fb0a c20b 	mla	r2, sl, fp, ip
 800cde2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800cde6:	b289      	uxth	r1, r1
 800cde8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800cdec:	4577      	cmp	r7, lr
 800cdee:	f849 1b04 	str.w	r1, [r9], #4
 800cdf2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800cdf6:	d8e2      	bhi.n	800cdbe <__multiply+0xb2>
 800cdf8:	9a01      	ldr	r2, [sp, #4]
 800cdfa:	f845 c002 	str.w	ip, [r5, r2]
 800cdfe:	9a03      	ldr	r2, [sp, #12]
 800ce00:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ce04:	3304      	adds	r3, #4
 800ce06:	f1b9 0f00 	cmp.w	r9, #0
 800ce0a:	d020      	beq.n	800ce4e <__multiply+0x142>
 800ce0c:	6829      	ldr	r1, [r5, #0]
 800ce0e:	f104 0c14 	add.w	ip, r4, #20
 800ce12:	46ae      	mov	lr, r5
 800ce14:	f04f 0a00 	mov.w	sl, #0
 800ce18:	f8bc b000 	ldrh.w	fp, [ip]
 800ce1c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800ce20:	fb09 220b 	mla	r2, r9, fp, r2
 800ce24:	4492      	add	sl, r2
 800ce26:	b289      	uxth	r1, r1
 800ce28:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800ce2c:	f84e 1b04 	str.w	r1, [lr], #4
 800ce30:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ce34:	f8be 1000 	ldrh.w	r1, [lr]
 800ce38:	0c12      	lsrs	r2, r2, #16
 800ce3a:	fb09 1102 	mla	r1, r9, r2, r1
 800ce3e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800ce42:	4567      	cmp	r7, ip
 800ce44:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ce48:	d8e6      	bhi.n	800ce18 <__multiply+0x10c>
 800ce4a:	9a01      	ldr	r2, [sp, #4]
 800ce4c:	50a9      	str	r1, [r5, r2]
 800ce4e:	3504      	adds	r5, #4
 800ce50:	e79a      	b.n	800cd88 <__multiply+0x7c>
 800ce52:	3e01      	subs	r6, #1
 800ce54:	e79c      	b.n	800cd90 <__multiply+0x84>
 800ce56:	bf00      	nop
 800ce58:	0800e41f 	.word	0x0800e41f
 800ce5c:	0800e490 	.word	0x0800e490

0800ce60 <__pow5mult>:
 800ce60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ce64:	4615      	mov	r5, r2
 800ce66:	f012 0203 	ands.w	r2, r2, #3
 800ce6a:	4606      	mov	r6, r0
 800ce6c:	460f      	mov	r7, r1
 800ce6e:	d007      	beq.n	800ce80 <__pow5mult+0x20>
 800ce70:	4c25      	ldr	r4, [pc, #148]	; (800cf08 <__pow5mult+0xa8>)
 800ce72:	3a01      	subs	r2, #1
 800ce74:	2300      	movs	r3, #0
 800ce76:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ce7a:	f7ff fe9b 	bl	800cbb4 <__multadd>
 800ce7e:	4607      	mov	r7, r0
 800ce80:	10ad      	asrs	r5, r5, #2
 800ce82:	d03d      	beq.n	800cf00 <__pow5mult+0xa0>
 800ce84:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ce86:	b97c      	cbnz	r4, 800cea8 <__pow5mult+0x48>
 800ce88:	2010      	movs	r0, #16
 800ce8a:	f7ff fe1b 	bl	800cac4 <malloc>
 800ce8e:	4602      	mov	r2, r0
 800ce90:	6270      	str	r0, [r6, #36]	; 0x24
 800ce92:	b928      	cbnz	r0, 800cea0 <__pow5mult+0x40>
 800ce94:	4b1d      	ldr	r3, [pc, #116]	; (800cf0c <__pow5mult+0xac>)
 800ce96:	481e      	ldr	r0, [pc, #120]	; (800cf10 <__pow5mult+0xb0>)
 800ce98:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800ce9c:	f000 fc64 	bl	800d768 <__assert_func>
 800cea0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cea4:	6004      	str	r4, [r0, #0]
 800cea6:	60c4      	str	r4, [r0, #12]
 800cea8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ceac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ceb0:	b94c      	cbnz	r4, 800cec6 <__pow5mult+0x66>
 800ceb2:	f240 2171 	movw	r1, #625	; 0x271
 800ceb6:	4630      	mov	r0, r6
 800ceb8:	f7ff ff12 	bl	800cce0 <__i2b>
 800cebc:	2300      	movs	r3, #0
 800cebe:	f8c8 0008 	str.w	r0, [r8, #8]
 800cec2:	4604      	mov	r4, r0
 800cec4:	6003      	str	r3, [r0, #0]
 800cec6:	f04f 0900 	mov.w	r9, #0
 800ceca:	07eb      	lsls	r3, r5, #31
 800cecc:	d50a      	bpl.n	800cee4 <__pow5mult+0x84>
 800cece:	4639      	mov	r1, r7
 800ced0:	4622      	mov	r2, r4
 800ced2:	4630      	mov	r0, r6
 800ced4:	f7ff ff1a 	bl	800cd0c <__multiply>
 800ced8:	4639      	mov	r1, r7
 800ceda:	4680      	mov	r8, r0
 800cedc:	4630      	mov	r0, r6
 800cede:	f7ff fe47 	bl	800cb70 <_Bfree>
 800cee2:	4647      	mov	r7, r8
 800cee4:	106d      	asrs	r5, r5, #1
 800cee6:	d00b      	beq.n	800cf00 <__pow5mult+0xa0>
 800cee8:	6820      	ldr	r0, [r4, #0]
 800ceea:	b938      	cbnz	r0, 800cefc <__pow5mult+0x9c>
 800ceec:	4622      	mov	r2, r4
 800ceee:	4621      	mov	r1, r4
 800cef0:	4630      	mov	r0, r6
 800cef2:	f7ff ff0b 	bl	800cd0c <__multiply>
 800cef6:	6020      	str	r0, [r4, #0]
 800cef8:	f8c0 9000 	str.w	r9, [r0]
 800cefc:	4604      	mov	r4, r0
 800cefe:	e7e4      	b.n	800ceca <__pow5mult+0x6a>
 800cf00:	4638      	mov	r0, r7
 800cf02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cf06:	bf00      	nop
 800cf08:	0800e5e0 	.word	0x0800e5e0
 800cf0c:	0800e3ad 	.word	0x0800e3ad
 800cf10:	0800e490 	.word	0x0800e490

0800cf14 <__lshift>:
 800cf14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cf18:	460c      	mov	r4, r1
 800cf1a:	6849      	ldr	r1, [r1, #4]
 800cf1c:	6923      	ldr	r3, [r4, #16]
 800cf1e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800cf22:	68a3      	ldr	r3, [r4, #8]
 800cf24:	4607      	mov	r7, r0
 800cf26:	4691      	mov	r9, r2
 800cf28:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cf2c:	f108 0601 	add.w	r6, r8, #1
 800cf30:	42b3      	cmp	r3, r6
 800cf32:	db0b      	blt.n	800cf4c <__lshift+0x38>
 800cf34:	4638      	mov	r0, r7
 800cf36:	f7ff fddb 	bl	800caf0 <_Balloc>
 800cf3a:	4605      	mov	r5, r0
 800cf3c:	b948      	cbnz	r0, 800cf52 <__lshift+0x3e>
 800cf3e:	4602      	mov	r2, r0
 800cf40:	4b2a      	ldr	r3, [pc, #168]	; (800cfec <__lshift+0xd8>)
 800cf42:	482b      	ldr	r0, [pc, #172]	; (800cff0 <__lshift+0xdc>)
 800cf44:	f240 11d9 	movw	r1, #473	; 0x1d9
 800cf48:	f000 fc0e 	bl	800d768 <__assert_func>
 800cf4c:	3101      	adds	r1, #1
 800cf4e:	005b      	lsls	r3, r3, #1
 800cf50:	e7ee      	b.n	800cf30 <__lshift+0x1c>
 800cf52:	2300      	movs	r3, #0
 800cf54:	f100 0114 	add.w	r1, r0, #20
 800cf58:	f100 0210 	add.w	r2, r0, #16
 800cf5c:	4618      	mov	r0, r3
 800cf5e:	4553      	cmp	r3, sl
 800cf60:	db37      	blt.n	800cfd2 <__lshift+0xbe>
 800cf62:	6920      	ldr	r0, [r4, #16]
 800cf64:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cf68:	f104 0314 	add.w	r3, r4, #20
 800cf6c:	f019 091f 	ands.w	r9, r9, #31
 800cf70:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cf74:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800cf78:	d02f      	beq.n	800cfda <__lshift+0xc6>
 800cf7a:	f1c9 0e20 	rsb	lr, r9, #32
 800cf7e:	468a      	mov	sl, r1
 800cf80:	f04f 0c00 	mov.w	ip, #0
 800cf84:	681a      	ldr	r2, [r3, #0]
 800cf86:	fa02 f209 	lsl.w	r2, r2, r9
 800cf8a:	ea42 020c 	orr.w	r2, r2, ip
 800cf8e:	f84a 2b04 	str.w	r2, [sl], #4
 800cf92:	f853 2b04 	ldr.w	r2, [r3], #4
 800cf96:	4298      	cmp	r0, r3
 800cf98:	fa22 fc0e 	lsr.w	ip, r2, lr
 800cf9c:	d8f2      	bhi.n	800cf84 <__lshift+0x70>
 800cf9e:	1b03      	subs	r3, r0, r4
 800cfa0:	3b15      	subs	r3, #21
 800cfa2:	f023 0303 	bic.w	r3, r3, #3
 800cfa6:	3304      	adds	r3, #4
 800cfa8:	f104 0215 	add.w	r2, r4, #21
 800cfac:	4290      	cmp	r0, r2
 800cfae:	bf38      	it	cc
 800cfb0:	2304      	movcc	r3, #4
 800cfb2:	f841 c003 	str.w	ip, [r1, r3]
 800cfb6:	f1bc 0f00 	cmp.w	ip, #0
 800cfba:	d001      	beq.n	800cfc0 <__lshift+0xac>
 800cfbc:	f108 0602 	add.w	r6, r8, #2
 800cfc0:	3e01      	subs	r6, #1
 800cfc2:	4638      	mov	r0, r7
 800cfc4:	612e      	str	r6, [r5, #16]
 800cfc6:	4621      	mov	r1, r4
 800cfc8:	f7ff fdd2 	bl	800cb70 <_Bfree>
 800cfcc:	4628      	mov	r0, r5
 800cfce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cfd2:	f842 0f04 	str.w	r0, [r2, #4]!
 800cfd6:	3301      	adds	r3, #1
 800cfd8:	e7c1      	b.n	800cf5e <__lshift+0x4a>
 800cfda:	3904      	subs	r1, #4
 800cfdc:	f853 2b04 	ldr.w	r2, [r3], #4
 800cfe0:	f841 2f04 	str.w	r2, [r1, #4]!
 800cfe4:	4298      	cmp	r0, r3
 800cfe6:	d8f9      	bhi.n	800cfdc <__lshift+0xc8>
 800cfe8:	e7ea      	b.n	800cfc0 <__lshift+0xac>
 800cfea:	bf00      	nop
 800cfec:	0800e41f 	.word	0x0800e41f
 800cff0:	0800e490 	.word	0x0800e490

0800cff4 <__mcmp>:
 800cff4:	b530      	push	{r4, r5, lr}
 800cff6:	6902      	ldr	r2, [r0, #16]
 800cff8:	690c      	ldr	r4, [r1, #16]
 800cffa:	1b12      	subs	r2, r2, r4
 800cffc:	d10e      	bne.n	800d01c <__mcmp+0x28>
 800cffe:	f100 0314 	add.w	r3, r0, #20
 800d002:	3114      	adds	r1, #20
 800d004:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d008:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d00c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d010:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d014:	42a5      	cmp	r5, r4
 800d016:	d003      	beq.n	800d020 <__mcmp+0x2c>
 800d018:	d305      	bcc.n	800d026 <__mcmp+0x32>
 800d01a:	2201      	movs	r2, #1
 800d01c:	4610      	mov	r0, r2
 800d01e:	bd30      	pop	{r4, r5, pc}
 800d020:	4283      	cmp	r3, r0
 800d022:	d3f3      	bcc.n	800d00c <__mcmp+0x18>
 800d024:	e7fa      	b.n	800d01c <__mcmp+0x28>
 800d026:	f04f 32ff 	mov.w	r2, #4294967295
 800d02a:	e7f7      	b.n	800d01c <__mcmp+0x28>

0800d02c <__mdiff>:
 800d02c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d030:	460c      	mov	r4, r1
 800d032:	4606      	mov	r6, r0
 800d034:	4611      	mov	r1, r2
 800d036:	4620      	mov	r0, r4
 800d038:	4690      	mov	r8, r2
 800d03a:	f7ff ffdb 	bl	800cff4 <__mcmp>
 800d03e:	1e05      	subs	r5, r0, #0
 800d040:	d110      	bne.n	800d064 <__mdiff+0x38>
 800d042:	4629      	mov	r1, r5
 800d044:	4630      	mov	r0, r6
 800d046:	f7ff fd53 	bl	800caf0 <_Balloc>
 800d04a:	b930      	cbnz	r0, 800d05a <__mdiff+0x2e>
 800d04c:	4b3a      	ldr	r3, [pc, #232]	; (800d138 <__mdiff+0x10c>)
 800d04e:	4602      	mov	r2, r0
 800d050:	f240 2132 	movw	r1, #562	; 0x232
 800d054:	4839      	ldr	r0, [pc, #228]	; (800d13c <__mdiff+0x110>)
 800d056:	f000 fb87 	bl	800d768 <__assert_func>
 800d05a:	2301      	movs	r3, #1
 800d05c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d060:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d064:	bfa4      	itt	ge
 800d066:	4643      	movge	r3, r8
 800d068:	46a0      	movge	r8, r4
 800d06a:	4630      	mov	r0, r6
 800d06c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d070:	bfa6      	itte	ge
 800d072:	461c      	movge	r4, r3
 800d074:	2500      	movge	r5, #0
 800d076:	2501      	movlt	r5, #1
 800d078:	f7ff fd3a 	bl	800caf0 <_Balloc>
 800d07c:	b920      	cbnz	r0, 800d088 <__mdiff+0x5c>
 800d07e:	4b2e      	ldr	r3, [pc, #184]	; (800d138 <__mdiff+0x10c>)
 800d080:	4602      	mov	r2, r0
 800d082:	f44f 7110 	mov.w	r1, #576	; 0x240
 800d086:	e7e5      	b.n	800d054 <__mdiff+0x28>
 800d088:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d08c:	6926      	ldr	r6, [r4, #16]
 800d08e:	60c5      	str	r5, [r0, #12]
 800d090:	f104 0914 	add.w	r9, r4, #20
 800d094:	f108 0514 	add.w	r5, r8, #20
 800d098:	f100 0e14 	add.w	lr, r0, #20
 800d09c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800d0a0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d0a4:	f108 0210 	add.w	r2, r8, #16
 800d0a8:	46f2      	mov	sl, lr
 800d0aa:	2100      	movs	r1, #0
 800d0ac:	f859 3b04 	ldr.w	r3, [r9], #4
 800d0b0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d0b4:	fa1f f883 	uxth.w	r8, r3
 800d0b8:	fa11 f18b 	uxtah	r1, r1, fp
 800d0bc:	0c1b      	lsrs	r3, r3, #16
 800d0be:	eba1 0808 	sub.w	r8, r1, r8
 800d0c2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d0c6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800d0ca:	fa1f f888 	uxth.w	r8, r8
 800d0ce:	1419      	asrs	r1, r3, #16
 800d0d0:	454e      	cmp	r6, r9
 800d0d2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800d0d6:	f84a 3b04 	str.w	r3, [sl], #4
 800d0da:	d8e7      	bhi.n	800d0ac <__mdiff+0x80>
 800d0dc:	1b33      	subs	r3, r6, r4
 800d0de:	3b15      	subs	r3, #21
 800d0e0:	f023 0303 	bic.w	r3, r3, #3
 800d0e4:	3304      	adds	r3, #4
 800d0e6:	3415      	adds	r4, #21
 800d0e8:	42a6      	cmp	r6, r4
 800d0ea:	bf38      	it	cc
 800d0ec:	2304      	movcc	r3, #4
 800d0ee:	441d      	add	r5, r3
 800d0f0:	4473      	add	r3, lr
 800d0f2:	469e      	mov	lr, r3
 800d0f4:	462e      	mov	r6, r5
 800d0f6:	4566      	cmp	r6, ip
 800d0f8:	d30e      	bcc.n	800d118 <__mdiff+0xec>
 800d0fa:	f10c 0203 	add.w	r2, ip, #3
 800d0fe:	1b52      	subs	r2, r2, r5
 800d100:	f022 0203 	bic.w	r2, r2, #3
 800d104:	3d03      	subs	r5, #3
 800d106:	45ac      	cmp	ip, r5
 800d108:	bf38      	it	cc
 800d10a:	2200      	movcc	r2, #0
 800d10c:	441a      	add	r2, r3
 800d10e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800d112:	b17b      	cbz	r3, 800d134 <__mdiff+0x108>
 800d114:	6107      	str	r7, [r0, #16]
 800d116:	e7a3      	b.n	800d060 <__mdiff+0x34>
 800d118:	f856 8b04 	ldr.w	r8, [r6], #4
 800d11c:	fa11 f288 	uxtah	r2, r1, r8
 800d120:	1414      	asrs	r4, r2, #16
 800d122:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800d126:	b292      	uxth	r2, r2
 800d128:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800d12c:	f84e 2b04 	str.w	r2, [lr], #4
 800d130:	1421      	asrs	r1, r4, #16
 800d132:	e7e0      	b.n	800d0f6 <__mdiff+0xca>
 800d134:	3f01      	subs	r7, #1
 800d136:	e7ea      	b.n	800d10e <__mdiff+0xe2>
 800d138:	0800e41f 	.word	0x0800e41f
 800d13c:	0800e490 	.word	0x0800e490

0800d140 <__d2b>:
 800d140:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d144:	4689      	mov	r9, r1
 800d146:	2101      	movs	r1, #1
 800d148:	ec57 6b10 	vmov	r6, r7, d0
 800d14c:	4690      	mov	r8, r2
 800d14e:	f7ff fccf 	bl	800caf0 <_Balloc>
 800d152:	4604      	mov	r4, r0
 800d154:	b930      	cbnz	r0, 800d164 <__d2b+0x24>
 800d156:	4602      	mov	r2, r0
 800d158:	4b25      	ldr	r3, [pc, #148]	; (800d1f0 <__d2b+0xb0>)
 800d15a:	4826      	ldr	r0, [pc, #152]	; (800d1f4 <__d2b+0xb4>)
 800d15c:	f240 310a 	movw	r1, #778	; 0x30a
 800d160:	f000 fb02 	bl	800d768 <__assert_func>
 800d164:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800d168:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d16c:	bb35      	cbnz	r5, 800d1bc <__d2b+0x7c>
 800d16e:	2e00      	cmp	r6, #0
 800d170:	9301      	str	r3, [sp, #4]
 800d172:	d028      	beq.n	800d1c6 <__d2b+0x86>
 800d174:	4668      	mov	r0, sp
 800d176:	9600      	str	r6, [sp, #0]
 800d178:	f7ff fd82 	bl	800cc80 <__lo0bits>
 800d17c:	9900      	ldr	r1, [sp, #0]
 800d17e:	b300      	cbz	r0, 800d1c2 <__d2b+0x82>
 800d180:	9a01      	ldr	r2, [sp, #4]
 800d182:	f1c0 0320 	rsb	r3, r0, #32
 800d186:	fa02 f303 	lsl.w	r3, r2, r3
 800d18a:	430b      	orrs	r3, r1
 800d18c:	40c2      	lsrs	r2, r0
 800d18e:	6163      	str	r3, [r4, #20]
 800d190:	9201      	str	r2, [sp, #4]
 800d192:	9b01      	ldr	r3, [sp, #4]
 800d194:	61a3      	str	r3, [r4, #24]
 800d196:	2b00      	cmp	r3, #0
 800d198:	bf14      	ite	ne
 800d19a:	2202      	movne	r2, #2
 800d19c:	2201      	moveq	r2, #1
 800d19e:	6122      	str	r2, [r4, #16]
 800d1a0:	b1d5      	cbz	r5, 800d1d8 <__d2b+0x98>
 800d1a2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d1a6:	4405      	add	r5, r0
 800d1a8:	f8c9 5000 	str.w	r5, [r9]
 800d1ac:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d1b0:	f8c8 0000 	str.w	r0, [r8]
 800d1b4:	4620      	mov	r0, r4
 800d1b6:	b003      	add	sp, #12
 800d1b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d1bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d1c0:	e7d5      	b.n	800d16e <__d2b+0x2e>
 800d1c2:	6161      	str	r1, [r4, #20]
 800d1c4:	e7e5      	b.n	800d192 <__d2b+0x52>
 800d1c6:	a801      	add	r0, sp, #4
 800d1c8:	f7ff fd5a 	bl	800cc80 <__lo0bits>
 800d1cc:	9b01      	ldr	r3, [sp, #4]
 800d1ce:	6163      	str	r3, [r4, #20]
 800d1d0:	2201      	movs	r2, #1
 800d1d2:	6122      	str	r2, [r4, #16]
 800d1d4:	3020      	adds	r0, #32
 800d1d6:	e7e3      	b.n	800d1a0 <__d2b+0x60>
 800d1d8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d1dc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d1e0:	f8c9 0000 	str.w	r0, [r9]
 800d1e4:	6918      	ldr	r0, [r3, #16]
 800d1e6:	f7ff fd2b 	bl	800cc40 <__hi0bits>
 800d1ea:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d1ee:	e7df      	b.n	800d1b0 <__d2b+0x70>
 800d1f0:	0800e41f 	.word	0x0800e41f
 800d1f4:	0800e490 	.word	0x0800e490

0800d1f8 <_calloc_r>:
 800d1f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d1fa:	fba1 2402 	umull	r2, r4, r1, r2
 800d1fe:	b94c      	cbnz	r4, 800d214 <_calloc_r+0x1c>
 800d200:	4611      	mov	r1, r2
 800d202:	9201      	str	r2, [sp, #4]
 800d204:	f000 f87a 	bl	800d2fc <_malloc_r>
 800d208:	9a01      	ldr	r2, [sp, #4]
 800d20a:	4605      	mov	r5, r0
 800d20c:	b930      	cbnz	r0, 800d21c <_calloc_r+0x24>
 800d20e:	4628      	mov	r0, r5
 800d210:	b003      	add	sp, #12
 800d212:	bd30      	pop	{r4, r5, pc}
 800d214:	220c      	movs	r2, #12
 800d216:	6002      	str	r2, [r0, #0]
 800d218:	2500      	movs	r5, #0
 800d21a:	e7f8      	b.n	800d20e <_calloc_r+0x16>
 800d21c:	4621      	mov	r1, r4
 800d21e:	f7fd fe51 	bl	800aec4 <memset>
 800d222:	e7f4      	b.n	800d20e <_calloc_r+0x16>

0800d224 <_free_r>:
 800d224:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d226:	2900      	cmp	r1, #0
 800d228:	d044      	beq.n	800d2b4 <_free_r+0x90>
 800d22a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d22e:	9001      	str	r0, [sp, #4]
 800d230:	2b00      	cmp	r3, #0
 800d232:	f1a1 0404 	sub.w	r4, r1, #4
 800d236:	bfb8      	it	lt
 800d238:	18e4      	addlt	r4, r4, r3
 800d23a:	f000 fb35 	bl	800d8a8 <__malloc_lock>
 800d23e:	4a1e      	ldr	r2, [pc, #120]	; (800d2b8 <_free_r+0x94>)
 800d240:	9801      	ldr	r0, [sp, #4]
 800d242:	6813      	ldr	r3, [r2, #0]
 800d244:	b933      	cbnz	r3, 800d254 <_free_r+0x30>
 800d246:	6063      	str	r3, [r4, #4]
 800d248:	6014      	str	r4, [r2, #0]
 800d24a:	b003      	add	sp, #12
 800d24c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d250:	f000 bb30 	b.w	800d8b4 <__malloc_unlock>
 800d254:	42a3      	cmp	r3, r4
 800d256:	d908      	bls.n	800d26a <_free_r+0x46>
 800d258:	6825      	ldr	r5, [r4, #0]
 800d25a:	1961      	adds	r1, r4, r5
 800d25c:	428b      	cmp	r3, r1
 800d25e:	bf01      	itttt	eq
 800d260:	6819      	ldreq	r1, [r3, #0]
 800d262:	685b      	ldreq	r3, [r3, #4]
 800d264:	1949      	addeq	r1, r1, r5
 800d266:	6021      	streq	r1, [r4, #0]
 800d268:	e7ed      	b.n	800d246 <_free_r+0x22>
 800d26a:	461a      	mov	r2, r3
 800d26c:	685b      	ldr	r3, [r3, #4]
 800d26e:	b10b      	cbz	r3, 800d274 <_free_r+0x50>
 800d270:	42a3      	cmp	r3, r4
 800d272:	d9fa      	bls.n	800d26a <_free_r+0x46>
 800d274:	6811      	ldr	r1, [r2, #0]
 800d276:	1855      	adds	r5, r2, r1
 800d278:	42a5      	cmp	r5, r4
 800d27a:	d10b      	bne.n	800d294 <_free_r+0x70>
 800d27c:	6824      	ldr	r4, [r4, #0]
 800d27e:	4421      	add	r1, r4
 800d280:	1854      	adds	r4, r2, r1
 800d282:	42a3      	cmp	r3, r4
 800d284:	6011      	str	r1, [r2, #0]
 800d286:	d1e0      	bne.n	800d24a <_free_r+0x26>
 800d288:	681c      	ldr	r4, [r3, #0]
 800d28a:	685b      	ldr	r3, [r3, #4]
 800d28c:	6053      	str	r3, [r2, #4]
 800d28e:	4421      	add	r1, r4
 800d290:	6011      	str	r1, [r2, #0]
 800d292:	e7da      	b.n	800d24a <_free_r+0x26>
 800d294:	d902      	bls.n	800d29c <_free_r+0x78>
 800d296:	230c      	movs	r3, #12
 800d298:	6003      	str	r3, [r0, #0]
 800d29a:	e7d6      	b.n	800d24a <_free_r+0x26>
 800d29c:	6825      	ldr	r5, [r4, #0]
 800d29e:	1961      	adds	r1, r4, r5
 800d2a0:	428b      	cmp	r3, r1
 800d2a2:	bf04      	itt	eq
 800d2a4:	6819      	ldreq	r1, [r3, #0]
 800d2a6:	685b      	ldreq	r3, [r3, #4]
 800d2a8:	6063      	str	r3, [r4, #4]
 800d2aa:	bf04      	itt	eq
 800d2ac:	1949      	addeq	r1, r1, r5
 800d2ae:	6021      	streq	r1, [r4, #0]
 800d2b0:	6054      	str	r4, [r2, #4]
 800d2b2:	e7ca      	b.n	800d24a <_free_r+0x26>
 800d2b4:	b003      	add	sp, #12
 800d2b6:	bd30      	pop	{r4, r5, pc}
 800d2b8:	20000d70 	.word	0x20000d70

0800d2bc <sbrk_aligned>:
 800d2bc:	b570      	push	{r4, r5, r6, lr}
 800d2be:	4e0e      	ldr	r6, [pc, #56]	; (800d2f8 <sbrk_aligned+0x3c>)
 800d2c0:	460c      	mov	r4, r1
 800d2c2:	6831      	ldr	r1, [r6, #0]
 800d2c4:	4605      	mov	r5, r0
 800d2c6:	b911      	cbnz	r1, 800d2ce <sbrk_aligned+0x12>
 800d2c8:	f000 f9e8 	bl	800d69c <_sbrk_r>
 800d2cc:	6030      	str	r0, [r6, #0]
 800d2ce:	4621      	mov	r1, r4
 800d2d0:	4628      	mov	r0, r5
 800d2d2:	f000 f9e3 	bl	800d69c <_sbrk_r>
 800d2d6:	1c43      	adds	r3, r0, #1
 800d2d8:	d00a      	beq.n	800d2f0 <sbrk_aligned+0x34>
 800d2da:	1cc4      	adds	r4, r0, #3
 800d2dc:	f024 0403 	bic.w	r4, r4, #3
 800d2e0:	42a0      	cmp	r0, r4
 800d2e2:	d007      	beq.n	800d2f4 <sbrk_aligned+0x38>
 800d2e4:	1a21      	subs	r1, r4, r0
 800d2e6:	4628      	mov	r0, r5
 800d2e8:	f000 f9d8 	bl	800d69c <_sbrk_r>
 800d2ec:	3001      	adds	r0, #1
 800d2ee:	d101      	bne.n	800d2f4 <sbrk_aligned+0x38>
 800d2f0:	f04f 34ff 	mov.w	r4, #4294967295
 800d2f4:	4620      	mov	r0, r4
 800d2f6:	bd70      	pop	{r4, r5, r6, pc}
 800d2f8:	20000d74 	.word	0x20000d74

0800d2fc <_malloc_r>:
 800d2fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d300:	1ccd      	adds	r5, r1, #3
 800d302:	f025 0503 	bic.w	r5, r5, #3
 800d306:	3508      	adds	r5, #8
 800d308:	2d0c      	cmp	r5, #12
 800d30a:	bf38      	it	cc
 800d30c:	250c      	movcc	r5, #12
 800d30e:	2d00      	cmp	r5, #0
 800d310:	4607      	mov	r7, r0
 800d312:	db01      	blt.n	800d318 <_malloc_r+0x1c>
 800d314:	42a9      	cmp	r1, r5
 800d316:	d905      	bls.n	800d324 <_malloc_r+0x28>
 800d318:	230c      	movs	r3, #12
 800d31a:	603b      	str	r3, [r7, #0]
 800d31c:	2600      	movs	r6, #0
 800d31e:	4630      	mov	r0, r6
 800d320:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d324:	4e2e      	ldr	r6, [pc, #184]	; (800d3e0 <_malloc_r+0xe4>)
 800d326:	f000 fabf 	bl	800d8a8 <__malloc_lock>
 800d32a:	6833      	ldr	r3, [r6, #0]
 800d32c:	461c      	mov	r4, r3
 800d32e:	bb34      	cbnz	r4, 800d37e <_malloc_r+0x82>
 800d330:	4629      	mov	r1, r5
 800d332:	4638      	mov	r0, r7
 800d334:	f7ff ffc2 	bl	800d2bc <sbrk_aligned>
 800d338:	1c43      	adds	r3, r0, #1
 800d33a:	4604      	mov	r4, r0
 800d33c:	d14d      	bne.n	800d3da <_malloc_r+0xde>
 800d33e:	6834      	ldr	r4, [r6, #0]
 800d340:	4626      	mov	r6, r4
 800d342:	2e00      	cmp	r6, #0
 800d344:	d140      	bne.n	800d3c8 <_malloc_r+0xcc>
 800d346:	6823      	ldr	r3, [r4, #0]
 800d348:	4631      	mov	r1, r6
 800d34a:	4638      	mov	r0, r7
 800d34c:	eb04 0803 	add.w	r8, r4, r3
 800d350:	f000 f9a4 	bl	800d69c <_sbrk_r>
 800d354:	4580      	cmp	r8, r0
 800d356:	d13a      	bne.n	800d3ce <_malloc_r+0xd2>
 800d358:	6821      	ldr	r1, [r4, #0]
 800d35a:	3503      	adds	r5, #3
 800d35c:	1a6d      	subs	r5, r5, r1
 800d35e:	f025 0503 	bic.w	r5, r5, #3
 800d362:	3508      	adds	r5, #8
 800d364:	2d0c      	cmp	r5, #12
 800d366:	bf38      	it	cc
 800d368:	250c      	movcc	r5, #12
 800d36a:	4629      	mov	r1, r5
 800d36c:	4638      	mov	r0, r7
 800d36e:	f7ff ffa5 	bl	800d2bc <sbrk_aligned>
 800d372:	3001      	adds	r0, #1
 800d374:	d02b      	beq.n	800d3ce <_malloc_r+0xd2>
 800d376:	6823      	ldr	r3, [r4, #0]
 800d378:	442b      	add	r3, r5
 800d37a:	6023      	str	r3, [r4, #0]
 800d37c:	e00e      	b.n	800d39c <_malloc_r+0xa0>
 800d37e:	6822      	ldr	r2, [r4, #0]
 800d380:	1b52      	subs	r2, r2, r5
 800d382:	d41e      	bmi.n	800d3c2 <_malloc_r+0xc6>
 800d384:	2a0b      	cmp	r2, #11
 800d386:	d916      	bls.n	800d3b6 <_malloc_r+0xba>
 800d388:	1961      	adds	r1, r4, r5
 800d38a:	42a3      	cmp	r3, r4
 800d38c:	6025      	str	r5, [r4, #0]
 800d38e:	bf18      	it	ne
 800d390:	6059      	strne	r1, [r3, #4]
 800d392:	6863      	ldr	r3, [r4, #4]
 800d394:	bf08      	it	eq
 800d396:	6031      	streq	r1, [r6, #0]
 800d398:	5162      	str	r2, [r4, r5]
 800d39a:	604b      	str	r3, [r1, #4]
 800d39c:	4638      	mov	r0, r7
 800d39e:	f104 060b 	add.w	r6, r4, #11
 800d3a2:	f000 fa87 	bl	800d8b4 <__malloc_unlock>
 800d3a6:	f026 0607 	bic.w	r6, r6, #7
 800d3aa:	1d23      	adds	r3, r4, #4
 800d3ac:	1af2      	subs	r2, r6, r3
 800d3ae:	d0b6      	beq.n	800d31e <_malloc_r+0x22>
 800d3b0:	1b9b      	subs	r3, r3, r6
 800d3b2:	50a3      	str	r3, [r4, r2]
 800d3b4:	e7b3      	b.n	800d31e <_malloc_r+0x22>
 800d3b6:	6862      	ldr	r2, [r4, #4]
 800d3b8:	42a3      	cmp	r3, r4
 800d3ba:	bf0c      	ite	eq
 800d3bc:	6032      	streq	r2, [r6, #0]
 800d3be:	605a      	strne	r2, [r3, #4]
 800d3c0:	e7ec      	b.n	800d39c <_malloc_r+0xa0>
 800d3c2:	4623      	mov	r3, r4
 800d3c4:	6864      	ldr	r4, [r4, #4]
 800d3c6:	e7b2      	b.n	800d32e <_malloc_r+0x32>
 800d3c8:	4634      	mov	r4, r6
 800d3ca:	6876      	ldr	r6, [r6, #4]
 800d3cc:	e7b9      	b.n	800d342 <_malloc_r+0x46>
 800d3ce:	230c      	movs	r3, #12
 800d3d0:	603b      	str	r3, [r7, #0]
 800d3d2:	4638      	mov	r0, r7
 800d3d4:	f000 fa6e 	bl	800d8b4 <__malloc_unlock>
 800d3d8:	e7a1      	b.n	800d31e <_malloc_r+0x22>
 800d3da:	6025      	str	r5, [r4, #0]
 800d3dc:	e7de      	b.n	800d39c <_malloc_r+0xa0>
 800d3de:	bf00      	nop
 800d3e0:	20000d70 	.word	0x20000d70

0800d3e4 <__ssputs_r>:
 800d3e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d3e8:	688e      	ldr	r6, [r1, #8]
 800d3ea:	429e      	cmp	r6, r3
 800d3ec:	4682      	mov	sl, r0
 800d3ee:	460c      	mov	r4, r1
 800d3f0:	4690      	mov	r8, r2
 800d3f2:	461f      	mov	r7, r3
 800d3f4:	d838      	bhi.n	800d468 <__ssputs_r+0x84>
 800d3f6:	898a      	ldrh	r2, [r1, #12]
 800d3f8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d3fc:	d032      	beq.n	800d464 <__ssputs_r+0x80>
 800d3fe:	6825      	ldr	r5, [r4, #0]
 800d400:	6909      	ldr	r1, [r1, #16]
 800d402:	eba5 0901 	sub.w	r9, r5, r1
 800d406:	6965      	ldr	r5, [r4, #20]
 800d408:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d40c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d410:	3301      	adds	r3, #1
 800d412:	444b      	add	r3, r9
 800d414:	106d      	asrs	r5, r5, #1
 800d416:	429d      	cmp	r5, r3
 800d418:	bf38      	it	cc
 800d41a:	461d      	movcc	r5, r3
 800d41c:	0553      	lsls	r3, r2, #21
 800d41e:	d531      	bpl.n	800d484 <__ssputs_r+0xa0>
 800d420:	4629      	mov	r1, r5
 800d422:	f7ff ff6b 	bl	800d2fc <_malloc_r>
 800d426:	4606      	mov	r6, r0
 800d428:	b950      	cbnz	r0, 800d440 <__ssputs_r+0x5c>
 800d42a:	230c      	movs	r3, #12
 800d42c:	f8ca 3000 	str.w	r3, [sl]
 800d430:	89a3      	ldrh	r3, [r4, #12]
 800d432:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d436:	81a3      	strh	r3, [r4, #12]
 800d438:	f04f 30ff 	mov.w	r0, #4294967295
 800d43c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d440:	6921      	ldr	r1, [r4, #16]
 800d442:	464a      	mov	r2, r9
 800d444:	f7ff fb46 	bl	800cad4 <memcpy>
 800d448:	89a3      	ldrh	r3, [r4, #12]
 800d44a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d44e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d452:	81a3      	strh	r3, [r4, #12]
 800d454:	6126      	str	r6, [r4, #16]
 800d456:	6165      	str	r5, [r4, #20]
 800d458:	444e      	add	r6, r9
 800d45a:	eba5 0509 	sub.w	r5, r5, r9
 800d45e:	6026      	str	r6, [r4, #0]
 800d460:	60a5      	str	r5, [r4, #8]
 800d462:	463e      	mov	r6, r7
 800d464:	42be      	cmp	r6, r7
 800d466:	d900      	bls.n	800d46a <__ssputs_r+0x86>
 800d468:	463e      	mov	r6, r7
 800d46a:	6820      	ldr	r0, [r4, #0]
 800d46c:	4632      	mov	r2, r6
 800d46e:	4641      	mov	r1, r8
 800d470:	f000 fa00 	bl	800d874 <memmove>
 800d474:	68a3      	ldr	r3, [r4, #8]
 800d476:	1b9b      	subs	r3, r3, r6
 800d478:	60a3      	str	r3, [r4, #8]
 800d47a:	6823      	ldr	r3, [r4, #0]
 800d47c:	4433      	add	r3, r6
 800d47e:	6023      	str	r3, [r4, #0]
 800d480:	2000      	movs	r0, #0
 800d482:	e7db      	b.n	800d43c <__ssputs_r+0x58>
 800d484:	462a      	mov	r2, r5
 800d486:	f000 fa1b 	bl	800d8c0 <_realloc_r>
 800d48a:	4606      	mov	r6, r0
 800d48c:	2800      	cmp	r0, #0
 800d48e:	d1e1      	bne.n	800d454 <__ssputs_r+0x70>
 800d490:	6921      	ldr	r1, [r4, #16]
 800d492:	4650      	mov	r0, sl
 800d494:	f7ff fec6 	bl	800d224 <_free_r>
 800d498:	e7c7      	b.n	800d42a <__ssputs_r+0x46>
	...

0800d49c <_svfiprintf_r>:
 800d49c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4a0:	4698      	mov	r8, r3
 800d4a2:	898b      	ldrh	r3, [r1, #12]
 800d4a4:	061b      	lsls	r3, r3, #24
 800d4a6:	b09d      	sub	sp, #116	; 0x74
 800d4a8:	4607      	mov	r7, r0
 800d4aa:	460d      	mov	r5, r1
 800d4ac:	4614      	mov	r4, r2
 800d4ae:	d50e      	bpl.n	800d4ce <_svfiprintf_r+0x32>
 800d4b0:	690b      	ldr	r3, [r1, #16]
 800d4b2:	b963      	cbnz	r3, 800d4ce <_svfiprintf_r+0x32>
 800d4b4:	2140      	movs	r1, #64	; 0x40
 800d4b6:	f7ff ff21 	bl	800d2fc <_malloc_r>
 800d4ba:	6028      	str	r0, [r5, #0]
 800d4bc:	6128      	str	r0, [r5, #16]
 800d4be:	b920      	cbnz	r0, 800d4ca <_svfiprintf_r+0x2e>
 800d4c0:	230c      	movs	r3, #12
 800d4c2:	603b      	str	r3, [r7, #0]
 800d4c4:	f04f 30ff 	mov.w	r0, #4294967295
 800d4c8:	e0d1      	b.n	800d66e <_svfiprintf_r+0x1d2>
 800d4ca:	2340      	movs	r3, #64	; 0x40
 800d4cc:	616b      	str	r3, [r5, #20]
 800d4ce:	2300      	movs	r3, #0
 800d4d0:	9309      	str	r3, [sp, #36]	; 0x24
 800d4d2:	2320      	movs	r3, #32
 800d4d4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d4d8:	f8cd 800c 	str.w	r8, [sp, #12]
 800d4dc:	2330      	movs	r3, #48	; 0x30
 800d4de:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800d688 <_svfiprintf_r+0x1ec>
 800d4e2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d4e6:	f04f 0901 	mov.w	r9, #1
 800d4ea:	4623      	mov	r3, r4
 800d4ec:	469a      	mov	sl, r3
 800d4ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d4f2:	b10a      	cbz	r2, 800d4f8 <_svfiprintf_r+0x5c>
 800d4f4:	2a25      	cmp	r2, #37	; 0x25
 800d4f6:	d1f9      	bne.n	800d4ec <_svfiprintf_r+0x50>
 800d4f8:	ebba 0b04 	subs.w	fp, sl, r4
 800d4fc:	d00b      	beq.n	800d516 <_svfiprintf_r+0x7a>
 800d4fe:	465b      	mov	r3, fp
 800d500:	4622      	mov	r2, r4
 800d502:	4629      	mov	r1, r5
 800d504:	4638      	mov	r0, r7
 800d506:	f7ff ff6d 	bl	800d3e4 <__ssputs_r>
 800d50a:	3001      	adds	r0, #1
 800d50c:	f000 80aa 	beq.w	800d664 <_svfiprintf_r+0x1c8>
 800d510:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d512:	445a      	add	r2, fp
 800d514:	9209      	str	r2, [sp, #36]	; 0x24
 800d516:	f89a 3000 	ldrb.w	r3, [sl]
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	f000 80a2 	beq.w	800d664 <_svfiprintf_r+0x1c8>
 800d520:	2300      	movs	r3, #0
 800d522:	f04f 32ff 	mov.w	r2, #4294967295
 800d526:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d52a:	f10a 0a01 	add.w	sl, sl, #1
 800d52e:	9304      	str	r3, [sp, #16]
 800d530:	9307      	str	r3, [sp, #28]
 800d532:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d536:	931a      	str	r3, [sp, #104]	; 0x68
 800d538:	4654      	mov	r4, sl
 800d53a:	2205      	movs	r2, #5
 800d53c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d540:	4851      	ldr	r0, [pc, #324]	; (800d688 <_svfiprintf_r+0x1ec>)
 800d542:	f7f2 fe4d 	bl	80001e0 <memchr>
 800d546:	9a04      	ldr	r2, [sp, #16]
 800d548:	b9d8      	cbnz	r0, 800d582 <_svfiprintf_r+0xe6>
 800d54a:	06d0      	lsls	r0, r2, #27
 800d54c:	bf44      	itt	mi
 800d54e:	2320      	movmi	r3, #32
 800d550:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d554:	0711      	lsls	r1, r2, #28
 800d556:	bf44      	itt	mi
 800d558:	232b      	movmi	r3, #43	; 0x2b
 800d55a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d55e:	f89a 3000 	ldrb.w	r3, [sl]
 800d562:	2b2a      	cmp	r3, #42	; 0x2a
 800d564:	d015      	beq.n	800d592 <_svfiprintf_r+0xf6>
 800d566:	9a07      	ldr	r2, [sp, #28]
 800d568:	4654      	mov	r4, sl
 800d56a:	2000      	movs	r0, #0
 800d56c:	f04f 0c0a 	mov.w	ip, #10
 800d570:	4621      	mov	r1, r4
 800d572:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d576:	3b30      	subs	r3, #48	; 0x30
 800d578:	2b09      	cmp	r3, #9
 800d57a:	d94e      	bls.n	800d61a <_svfiprintf_r+0x17e>
 800d57c:	b1b0      	cbz	r0, 800d5ac <_svfiprintf_r+0x110>
 800d57e:	9207      	str	r2, [sp, #28]
 800d580:	e014      	b.n	800d5ac <_svfiprintf_r+0x110>
 800d582:	eba0 0308 	sub.w	r3, r0, r8
 800d586:	fa09 f303 	lsl.w	r3, r9, r3
 800d58a:	4313      	orrs	r3, r2
 800d58c:	9304      	str	r3, [sp, #16]
 800d58e:	46a2      	mov	sl, r4
 800d590:	e7d2      	b.n	800d538 <_svfiprintf_r+0x9c>
 800d592:	9b03      	ldr	r3, [sp, #12]
 800d594:	1d19      	adds	r1, r3, #4
 800d596:	681b      	ldr	r3, [r3, #0]
 800d598:	9103      	str	r1, [sp, #12]
 800d59a:	2b00      	cmp	r3, #0
 800d59c:	bfbb      	ittet	lt
 800d59e:	425b      	neglt	r3, r3
 800d5a0:	f042 0202 	orrlt.w	r2, r2, #2
 800d5a4:	9307      	strge	r3, [sp, #28]
 800d5a6:	9307      	strlt	r3, [sp, #28]
 800d5a8:	bfb8      	it	lt
 800d5aa:	9204      	strlt	r2, [sp, #16]
 800d5ac:	7823      	ldrb	r3, [r4, #0]
 800d5ae:	2b2e      	cmp	r3, #46	; 0x2e
 800d5b0:	d10c      	bne.n	800d5cc <_svfiprintf_r+0x130>
 800d5b2:	7863      	ldrb	r3, [r4, #1]
 800d5b4:	2b2a      	cmp	r3, #42	; 0x2a
 800d5b6:	d135      	bne.n	800d624 <_svfiprintf_r+0x188>
 800d5b8:	9b03      	ldr	r3, [sp, #12]
 800d5ba:	1d1a      	adds	r2, r3, #4
 800d5bc:	681b      	ldr	r3, [r3, #0]
 800d5be:	9203      	str	r2, [sp, #12]
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	bfb8      	it	lt
 800d5c4:	f04f 33ff 	movlt.w	r3, #4294967295
 800d5c8:	3402      	adds	r4, #2
 800d5ca:	9305      	str	r3, [sp, #20]
 800d5cc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800d698 <_svfiprintf_r+0x1fc>
 800d5d0:	7821      	ldrb	r1, [r4, #0]
 800d5d2:	2203      	movs	r2, #3
 800d5d4:	4650      	mov	r0, sl
 800d5d6:	f7f2 fe03 	bl	80001e0 <memchr>
 800d5da:	b140      	cbz	r0, 800d5ee <_svfiprintf_r+0x152>
 800d5dc:	2340      	movs	r3, #64	; 0x40
 800d5de:	eba0 000a 	sub.w	r0, r0, sl
 800d5e2:	fa03 f000 	lsl.w	r0, r3, r0
 800d5e6:	9b04      	ldr	r3, [sp, #16]
 800d5e8:	4303      	orrs	r3, r0
 800d5ea:	3401      	adds	r4, #1
 800d5ec:	9304      	str	r3, [sp, #16]
 800d5ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d5f2:	4826      	ldr	r0, [pc, #152]	; (800d68c <_svfiprintf_r+0x1f0>)
 800d5f4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d5f8:	2206      	movs	r2, #6
 800d5fa:	f7f2 fdf1 	bl	80001e0 <memchr>
 800d5fe:	2800      	cmp	r0, #0
 800d600:	d038      	beq.n	800d674 <_svfiprintf_r+0x1d8>
 800d602:	4b23      	ldr	r3, [pc, #140]	; (800d690 <_svfiprintf_r+0x1f4>)
 800d604:	bb1b      	cbnz	r3, 800d64e <_svfiprintf_r+0x1b2>
 800d606:	9b03      	ldr	r3, [sp, #12]
 800d608:	3307      	adds	r3, #7
 800d60a:	f023 0307 	bic.w	r3, r3, #7
 800d60e:	3308      	adds	r3, #8
 800d610:	9303      	str	r3, [sp, #12]
 800d612:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d614:	4433      	add	r3, r6
 800d616:	9309      	str	r3, [sp, #36]	; 0x24
 800d618:	e767      	b.n	800d4ea <_svfiprintf_r+0x4e>
 800d61a:	fb0c 3202 	mla	r2, ip, r2, r3
 800d61e:	460c      	mov	r4, r1
 800d620:	2001      	movs	r0, #1
 800d622:	e7a5      	b.n	800d570 <_svfiprintf_r+0xd4>
 800d624:	2300      	movs	r3, #0
 800d626:	3401      	adds	r4, #1
 800d628:	9305      	str	r3, [sp, #20]
 800d62a:	4619      	mov	r1, r3
 800d62c:	f04f 0c0a 	mov.w	ip, #10
 800d630:	4620      	mov	r0, r4
 800d632:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d636:	3a30      	subs	r2, #48	; 0x30
 800d638:	2a09      	cmp	r2, #9
 800d63a:	d903      	bls.n	800d644 <_svfiprintf_r+0x1a8>
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	d0c5      	beq.n	800d5cc <_svfiprintf_r+0x130>
 800d640:	9105      	str	r1, [sp, #20]
 800d642:	e7c3      	b.n	800d5cc <_svfiprintf_r+0x130>
 800d644:	fb0c 2101 	mla	r1, ip, r1, r2
 800d648:	4604      	mov	r4, r0
 800d64a:	2301      	movs	r3, #1
 800d64c:	e7f0      	b.n	800d630 <_svfiprintf_r+0x194>
 800d64e:	ab03      	add	r3, sp, #12
 800d650:	9300      	str	r3, [sp, #0]
 800d652:	462a      	mov	r2, r5
 800d654:	4b0f      	ldr	r3, [pc, #60]	; (800d694 <_svfiprintf_r+0x1f8>)
 800d656:	a904      	add	r1, sp, #16
 800d658:	4638      	mov	r0, r7
 800d65a:	f7fd fcdb 	bl	800b014 <_printf_float>
 800d65e:	1c42      	adds	r2, r0, #1
 800d660:	4606      	mov	r6, r0
 800d662:	d1d6      	bne.n	800d612 <_svfiprintf_r+0x176>
 800d664:	89ab      	ldrh	r3, [r5, #12]
 800d666:	065b      	lsls	r3, r3, #25
 800d668:	f53f af2c 	bmi.w	800d4c4 <_svfiprintf_r+0x28>
 800d66c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d66e:	b01d      	add	sp, #116	; 0x74
 800d670:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d674:	ab03      	add	r3, sp, #12
 800d676:	9300      	str	r3, [sp, #0]
 800d678:	462a      	mov	r2, r5
 800d67a:	4b06      	ldr	r3, [pc, #24]	; (800d694 <_svfiprintf_r+0x1f8>)
 800d67c:	a904      	add	r1, sp, #16
 800d67e:	4638      	mov	r0, r7
 800d680:	f7fd ff6c 	bl	800b55c <_printf_i>
 800d684:	e7eb      	b.n	800d65e <_svfiprintf_r+0x1c2>
 800d686:	bf00      	nop
 800d688:	0800e5ec 	.word	0x0800e5ec
 800d68c:	0800e5f6 	.word	0x0800e5f6
 800d690:	0800b015 	.word	0x0800b015
 800d694:	0800d3e5 	.word	0x0800d3e5
 800d698:	0800e5f2 	.word	0x0800e5f2

0800d69c <_sbrk_r>:
 800d69c:	b538      	push	{r3, r4, r5, lr}
 800d69e:	4d06      	ldr	r5, [pc, #24]	; (800d6b8 <_sbrk_r+0x1c>)
 800d6a0:	2300      	movs	r3, #0
 800d6a2:	4604      	mov	r4, r0
 800d6a4:	4608      	mov	r0, r1
 800d6a6:	602b      	str	r3, [r5, #0]
 800d6a8:	f7f6 f98e 	bl	80039c8 <_sbrk>
 800d6ac:	1c43      	adds	r3, r0, #1
 800d6ae:	d102      	bne.n	800d6b6 <_sbrk_r+0x1a>
 800d6b0:	682b      	ldr	r3, [r5, #0]
 800d6b2:	b103      	cbz	r3, 800d6b6 <_sbrk_r+0x1a>
 800d6b4:	6023      	str	r3, [r4, #0]
 800d6b6:	bd38      	pop	{r3, r4, r5, pc}
 800d6b8:	20000d78 	.word	0x20000d78

0800d6bc <__sread>:
 800d6bc:	b510      	push	{r4, lr}
 800d6be:	460c      	mov	r4, r1
 800d6c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d6c4:	f000 fa84 	bl	800dbd0 <_read_r>
 800d6c8:	2800      	cmp	r0, #0
 800d6ca:	bfab      	itete	ge
 800d6cc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d6ce:	89a3      	ldrhlt	r3, [r4, #12]
 800d6d0:	181b      	addge	r3, r3, r0
 800d6d2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d6d6:	bfac      	ite	ge
 800d6d8:	6563      	strge	r3, [r4, #84]	; 0x54
 800d6da:	81a3      	strhlt	r3, [r4, #12]
 800d6dc:	bd10      	pop	{r4, pc}

0800d6de <__swrite>:
 800d6de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d6e2:	461f      	mov	r7, r3
 800d6e4:	898b      	ldrh	r3, [r1, #12]
 800d6e6:	05db      	lsls	r3, r3, #23
 800d6e8:	4605      	mov	r5, r0
 800d6ea:	460c      	mov	r4, r1
 800d6ec:	4616      	mov	r6, r2
 800d6ee:	d505      	bpl.n	800d6fc <__swrite+0x1e>
 800d6f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d6f4:	2302      	movs	r3, #2
 800d6f6:	2200      	movs	r2, #0
 800d6f8:	f000 f898 	bl	800d82c <_lseek_r>
 800d6fc:	89a3      	ldrh	r3, [r4, #12]
 800d6fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d702:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d706:	81a3      	strh	r3, [r4, #12]
 800d708:	4632      	mov	r2, r6
 800d70a:	463b      	mov	r3, r7
 800d70c:	4628      	mov	r0, r5
 800d70e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d712:	f000 b817 	b.w	800d744 <_write_r>

0800d716 <__sseek>:
 800d716:	b510      	push	{r4, lr}
 800d718:	460c      	mov	r4, r1
 800d71a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d71e:	f000 f885 	bl	800d82c <_lseek_r>
 800d722:	1c43      	adds	r3, r0, #1
 800d724:	89a3      	ldrh	r3, [r4, #12]
 800d726:	bf15      	itete	ne
 800d728:	6560      	strne	r0, [r4, #84]	; 0x54
 800d72a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d72e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d732:	81a3      	strheq	r3, [r4, #12]
 800d734:	bf18      	it	ne
 800d736:	81a3      	strhne	r3, [r4, #12]
 800d738:	bd10      	pop	{r4, pc}

0800d73a <__sclose>:
 800d73a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d73e:	f000 b831 	b.w	800d7a4 <_close_r>
	...

0800d744 <_write_r>:
 800d744:	b538      	push	{r3, r4, r5, lr}
 800d746:	4d07      	ldr	r5, [pc, #28]	; (800d764 <_write_r+0x20>)
 800d748:	4604      	mov	r4, r0
 800d74a:	4608      	mov	r0, r1
 800d74c:	4611      	mov	r1, r2
 800d74e:	2200      	movs	r2, #0
 800d750:	602a      	str	r2, [r5, #0]
 800d752:	461a      	mov	r2, r3
 800d754:	f7f6 f8e7 	bl	8003926 <_write>
 800d758:	1c43      	adds	r3, r0, #1
 800d75a:	d102      	bne.n	800d762 <_write_r+0x1e>
 800d75c:	682b      	ldr	r3, [r5, #0]
 800d75e:	b103      	cbz	r3, 800d762 <_write_r+0x1e>
 800d760:	6023      	str	r3, [r4, #0]
 800d762:	bd38      	pop	{r3, r4, r5, pc}
 800d764:	20000d78 	.word	0x20000d78

0800d768 <__assert_func>:
 800d768:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d76a:	4614      	mov	r4, r2
 800d76c:	461a      	mov	r2, r3
 800d76e:	4b09      	ldr	r3, [pc, #36]	; (800d794 <__assert_func+0x2c>)
 800d770:	681b      	ldr	r3, [r3, #0]
 800d772:	4605      	mov	r5, r0
 800d774:	68d8      	ldr	r0, [r3, #12]
 800d776:	b14c      	cbz	r4, 800d78c <__assert_func+0x24>
 800d778:	4b07      	ldr	r3, [pc, #28]	; (800d798 <__assert_func+0x30>)
 800d77a:	9100      	str	r1, [sp, #0]
 800d77c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d780:	4906      	ldr	r1, [pc, #24]	; (800d79c <__assert_func+0x34>)
 800d782:	462b      	mov	r3, r5
 800d784:	f000 f81e 	bl	800d7c4 <fiprintf>
 800d788:	f000 fb02 	bl	800dd90 <abort>
 800d78c:	4b04      	ldr	r3, [pc, #16]	; (800d7a0 <__assert_func+0x38>)
 800d78e:	461c      	mov	r4, r3
 800d790:	e7f3      	b.n	800d77a <__assert_func+0x12>
 800d792:	bf00      	nop
 800d794:	20000010 	.word	0x20000010
 800d798:	0800e5fd 	.word	0x0800e5fd
 800d79c:	0800e60a 	.word	0x0800e60a
 800d7a0:	0800e638 	.word	0x0800e638

0800d7a4 <_close_r>:
 800d7a4:	b538      	push	{r3, r4, r5, lr}
 800d7a6:	4d06      	ldr	r5, [pc, #24]	; (800d7c0 <_close_r+0x1c>)
 800d7a8:	2300      	movs	r3, #0
 800d7aa:	4604      	mov	r4, r0
 800d7ac:	4608      	mov	r0, r1
 800d7ae:	602b      	str	r3, [r5, #0]
 800d7b0:	f7f6 f8d5 	bl	800395e <_close>
 800d7b4:	1c43      	adds	r3, r0, #1
 800d7b6:	d102      	bne.n	800d7be <_close_r+0x1a>
 800d7b8:	682b      	ldr	r3, [r5, #0]
 800d7ba:	b103      	cbz	r3, 800d7be <_close_r+0x1a>
 800d7bc:	6023      	str	r3, [r4, #0]
 800d7be:	bd38      	pop	{r3, r4, r5, pc}
 800d7c0:	20000d78 	.word	0x20000d78

0800d7c4 <fiprintf>:
 800d7c4:	b40e      	push	{r1, r2, r3}
 800d7c6:	b503      	push	{r0, r1, lr}
 800d7c8:	4601      	mov	r1, r0
 800d7ca:	ab03      	add	r3, sp, #12
 800d7cc:	4805      	ldr	r0, [pc, #20]	; (800d7e4 <fiprintf+0x20>)
 800d7ce:	f853 2b04 	ldr.w	r2, [r3], #4
 800d7d2:	6800      	ldr	r0, [r0, #0]
 800d7d4:	9301      	str	r3, [sp, #4]
 800d7d6:	f000 f8cb 	bl	800d970 <_vfiprintf_r>
 800d7da:	b002      	add	sp, #8
 800d7dc:	f85d eb04 	ldr.w	lr, [sp], #4
 800d7e0:	b003      	add	sp, #12
 800d7e2:	4770      	bx	lr
 800d7e4:	20000010 	.word	0x20000010

0800d7e8 <_fstat_r>:
 800d7e8:	b538      	push	{r3, r4, r5, lr}
 800d7ea:	4d07      	ldr	r5, [pc, #28]	; (800d808 <_fstat_r+0x20>)
 800d7ec:	2300      	movs	r3, #0
 800d7ee:	4604      	mov	r4, r0
 800d7f0:	4608      	mov	r0, r1
 800d7f2:	4611      	mov	r1, r2
 800d7f4:	602b      	str	r3, [r5, #0]
 800d7f6:	f7f6 f8be 	bl	8003976 <_fstat>
 800d7fa:	1c43      	adds	r3, r0, #1
 800d7fc:	d102      	bne.n	800d804 <_fstat_r+0x1c>
 800d7fe:	682b      	ldr	r3, [r5, #0]
 800d800:	b103      	cbz	r3, 800d804 <_fstat_r+0x1c>
 800d802:	6023      	str	r3, [r4, #0]
 800d804:	bd38      	pop	{r3, r4, r5, pc}
 800d806:	bf00      	nop
 800d808:	20000d78 	.word	0x20000d78

0800d80c <_isatty_r>:
 800d80c:	b538      	push	{r3, r4, r5, lr}
 800d80e:	4d06      	ldr	r5, [pc, #24]	; (800d828 <_isatty_r+0x1c>)
 800d810:	2300      	movs	r3, #0
 800d812:	4604      	mov	r4, r0
 800d814:	4608      	mov	r0, r1
 800d816:	602b      	str	r3, [r5, #0]
 800d818:	f7f6 f8bd 	bl	8003996 <_isatty>
 800d81c:	1c43      	adds	r3, r0, #1
 800d81e:	d102      	bne.n	800d826 <_isatty_r+0x1a>
 800d820:	682b      	ldr	r3, [r5, #0]
 800d822:	b103      	cbz	r3, 800d826 <_isatty_r+0x1a>
 800d824:	6023      	str	r3, [r4, #0]
 800d826:	bd38      	pop	{r3, r4, r5, pc}
 800d828:	20000d78 	.word	0x20000d78

0800d82c <_lseek_r>:
 800d82c:	b538      	push	{r3, r4, r5, lr}
 800d82e:	4d07      	ldr	r5, [pc, #28]	; (800d84c <_lseek_r+0x20>)
 800d830:	4604      	mov	r4, r0
 800d832:	4608      	mov	r0, r1
 800d834:	4611      	mov	r1, r2
 800d836:	2200      	movs	r2, #0
 800d838:	602a      	str	r2, [r5, #0]
 800d83a:	461a      	mov	r2, r3
 800d83c:	f7f6 f8b6 	bl	80039ac <_lseek>
 800d840:	1c43      	adds	r3, r0, #1
 800d842:	d102      	bne.n	800d84a <_lseek_r+0x1e>
 800d844:	682b      	ldr	r3, [r5, #0]
 800d846:	b103      	cbz	r3, 800d84a <_lseek_r+0x1e>
 800d848:	6023      	str	r3, [r4, #0]
 800d84a:	bd38      	pop	{r3, r4, r5, pc}
 800d84c:	20000d78 	.word	0x20000d78

0800d850 <__ascii_mbtowc>:
 800d850:	b082      	sub	sp, #8
 800d852:	b901      	cbnz	r1, 800d856 <__ascii_mbtowc+0x6>
 800d854:	a901      	add	r1, sp, #4
 800d856:	b142      	cbz	r2, 800d86a <__ascii_mbtowc+0x1a>
 800d858:	b14b      	cbz	r3, 800d86e <__ascii_mbtowc+0x1e>
 800d85a:	7813      	ldrb	r3, [r2, #0]
 800d85c:	600b      	str	r3, [r1, #0]
 800d85e:	7812      	ldrb	r2, [r2, #0]
 800d860:	1e10      	subs	r0, r2, #0
 800d862:	bf18      	it	ne
 800d864:	2001      	movne	r0, #1
 800d866:	b002      	add	sp, #8
 800d868:	4770      	bx	lr
 800d86a:	4610      	mov	r0, r2
 800d86c:	e7fb      	b.n	800d866 <__ascii_mbtowc+0x16>
 800d86e:	f06f 0001 	mvn.w	r0, #1
 800d872:	e7f8      	b.n	800d866 <__ascii_mbtowc+0x16>

0800d874 <memmove>:
 800d874:	4288      	cmp	r0, r1
 800d876:	b510      	push	{r4, lr}
 800d878:	eb01 0402 	add.w	r4, r1, r2
 800d87c:	d902      	bls.n	800d884 <memmove+0x10>
 800d87e:	4284      	cmp	r4, r0
 800d880:	4623      	mov	r3, r4
 800d882:	d807      	bhi.n	800d894 <memmove+0x20>
 800d884:	1e43      	subs	r3, r0, #1
 800d886:	42a1      	cmp	r1, r4
 800d888:	d008      	beq.n	800d89c <memmove+0x28>
 800d88a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d88e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d892:	e7f8      	b.n	800d886 <memmove+0x12>
 800d894:	4402      	add	r2, r0
 800d896:	4601      	mov	r1, r0
 800d898:	428a      	cmp	r2, r1
 800d89a:	d100      	bne.n	800d89e <memmove+0x2a>
 800d89c:	bd10      	pop	{r4, pc}
 800d89e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d8a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d8a6:	e7f7      	b.n	800d898 <memmove+0x24>

0800d8a8 <__malloc_lock>:
 800d8a8:	4801      	ldr	r0, [pc, #4]	; (800d8b0 <__malloc_lock+0x8>)
 800d8aa:	f7ff b8a4 	b.w	800c9f6 <__retarget_lock_acquire_recursive>
 800d8ae:	bf00      	nop
 800d8b0:	20000d6c 	.word	0x20000d6c

0800d8b4 <__malloc_unlock>:
 800d8b4:	4801      	ldr	r0, [pc, #4]	; (800d8bc <__malloc_unlock+0x8>)
 800d8b6:	f7ff b89f 	b.w	800c9f8 <__retarget_lock_release_recursive>
 800d8ba:	bf00      	nop
 800d8bc:	20000d6c 	.word	0x20000d6c

0800d8c0 <_realloc_r>:
 800d8c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d8c4:	4680      	mov	r8, r0
 800d8c6:	4614      	mov	r4, r2
 800d8c8:	460e      	mov	r6, r1
 800d8ca:	b921      	cbnz	r1, 800d8d6 <_realloc_r+0x16>
 800d8cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d8d0:	4611      	mov	r1, r2
 800d8d2:	f7ff bd13 	b.w	800d2fc <_malloc_r>
 800d8d6:	b92a      	cbnz	r2, 800d8e4 <_realloc_r+0x24>
 800d8d8:	f7ff fca4 	bl	800d224 <_free_r>
 800d8dc:	4625      	mov	r5, r4
 800d8de:	4628      	mov	r0, r5
 800d8e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d8e4:	f000 fa5b 	bl	800dd9e <_malloc_usable_size_r>
 800d8e8:	4284      	cmp	r4, r0
 800d8ea:	4607      	mov	r7, r0
 800d8ec:	d802      	bhi.n	800d8f4 <_realloc_r+0x34>
 800d8ee:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d8f2:	d812      	bhi.n	800d91a <_realloc_r+0x5a>
 800d8f4:	4621      	mov	r1, r4
 800d8f6:	4640      	mov	r0, r8
 800d8f8:	f7ff fd00 	bl	800d2fc <_malloc_r>
 800d8fc:	4605      	mov	r5, r0
 800d8fe:	2800      	cmp	r0, #0
 800d900:	d0ed      	beq.n	800d8de <_realloc_r+0x1e>
 800d902:	42bc      	cmp	r4, r7
 800d904:	4622      	mov	r2, r4
 800d906:	4631      	mov	r1, r6
 800d908:	bf28      	it	cs
 800d90a:	463a      	movcs	r2, r7
 800d90c:	f7ff f8e2 	bl	800cad4 <memcpy>
 800d910:	4631      	mov	r1, r6
 800d912:	4640      	mov	r0, r8
 800d914:	f7ff fc86 	bl	800d224 <_free_r>
 800d918:	e7e1      	b.n	800d8de <_realloc_r+0x1e>
 800d91a:	4635      	mov	r5, r6
 800d91c:	e7df      	b.n	800d8de <_realloc_r+0x1e>

0800d91e <__sfputc_r>:
 800d91e:	6893      	ldr	r3, [r2, #8]
 800d920:	3b01      	subs	r3, #1
 800d922:	2b00      	cmp	r3, #0
 800d924:	b410      	push	{r4}
 800d926:	6093      	str	r3, [r2, #8]
 800d928:	da08      	bge.n	800d93c <__sfputc_r+0x1e>
 800d92a:	6994      	ldr	r4, [r2, #24]
 800d92c:	42a3      	cmp	r3, r4
 800d92e:	db01      	blt.n	800d934 <__sfputc_r+0x16>
 800d930:	290a      	cmp	r1, #10
 800d932:	d103      	bne.n	800d93c <__sfputc_r+0x1e>
 800d934:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d938:	f000 b95c 	b.w	800dbf4 <__swbuf_r>
 800d93c:	6813      	ldr	r3, [r2, #0]
 800d93e:	1c58      	adds	r0, r3, #1
 800d940:	6010      	str	r0, [r2, #0]
 800d942:	7019      	strb	r1, [r3, #0]
 800d944:	4608      	mov	r0, r1
 800d946:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d94a:	4770      	bx	lr

0800d94c <__sfputs_r>:
 800d94c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d94e:	4606      	mov	r6, r0
 800d950:	460f      	mov	r7, r1
 800d952:	4614      	mov	r4, r2
 800d954:	18d5      	adds	r5, r2, r3
 800d956:	42ac      	cmp	r4, r5
 800d958:	d101      	bne.n	800d95e <__sfputs_r+0x12>
 800d95a:	2000      	movs	r0, #0
 800d95c:	e007      	b.n	800d96e <__sfputs_r+0x22>
 800d95e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d962:	463a      	mov	r2, r7
 800d964:	4630      	mov	r0, r6
 800d966:	f7ff ffda 	bl	800d91e <__sfputc_r>
 800d96a:	1c43      	adds	r3, r0, #1
 800d96c:	d1f3      	bne.n	800d956 <__sfputs_r+0xa>
 800d96e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d970 <_vfiprintf_r>:
 800d970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d974:	460d      	mov	r5, r1
 800d976:	b09d      	sub	sp, #116	; 0x74
 800d978:	4614      	mov	r4, r2
 800d97a:	4698      	mov	r8, r3
 800d97c:	4606      	mov	r6, r0
 800d97e:	b118      	cbz	r0, 800d988 <_vfiprintf_r+0x18>
 800d980:	6983      	ldr	r3, [r0, #24]
 800d982:	b90b      	cbnz	r3, 800d988 <_vfiprintf_r+0x18>
 800d984:	f7fe ff94 	bl	800c8b0 <__sinit>
 800d988:	4b89      	ldr	r3, [pc, #548]	; (800dbb0 <_vfiprintf_r+0x240>)
 800d98a:	429d      	cmp	r5, r3
 800d98c:	d11b      	bne.n	800d9c6 <_vfiprintf_r+0x56>
 800d98e:	6875      	ldr	r5, [r6, #4]
 800d990:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d992:	07d9      	lsls	r1, r3, #31
 800d994:	d405      	bmi.n	800d9a2 <_vfiprintf_r+0x32>
 800d996:	89ab      	ldrh	r3, [r5, #12]
 800d998:	059a      	lsls	r2, r3, #22
 800d99a:	d402      	bmi.n	800d9a2 <_vfiprintf_r+0x32>
 800d99c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d99e:	f7ff f82a 	bl	800c9f6 <__retarget_lock_acquire_recursive>
 800d9a2:	89ab      	ldrh	r3, [r5, #12]
 800d9a4:	071b      	lsls	r3, r3, #28
 800d9a6:	d501      	bpl.n	800d9ac <_vfiprintf_r+0x3c>
 800d9a8:	692b      	ldr	r3, [r5, #16]
 800d9aa:	b9eb      	cbnz	r3, 800d9e8 <_vfiprintf_r+0x78>
 800d9ac:	4629      	mov	r1, r5
 800d9ae:	4630      	mov	r0, r6
 800d9b0:	f000 f980 	bl	800dcb4 <__swsetup_r>
 800d9b4:	b1c0      	cbz	r0, 800d9e8 <_vfiprintf_r+0x78>
 800d9b6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d9b8:	07dc      	lsls	r4, r3, #31
 800d9ba:	d50e      	bpl.n	800d9da <_vfiprintf_r+0x6a>
 800d9bc:	f04f 30ff 	mov.w	r0, #4294967295
 800d9c0:	b01d      	add	sp, #116	; 0x74
 800d9c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d9c6:	4b7b      	ldr	r3, [pc, #492]	; (800dbb4 <_vfiprintf_r+0x244>)
 800d9c8:	429d      	cmp	r5, r3
 800d9ca:	d101      	bne.n	800d9d0 <_vfiprintf_r+0x60>
 800d9cc:	68b5      	ldr	r5, [r6, #8]
 800d9ce:	e7df      	b.n	800d990 <_vfiprintf_r+0x20>
 800d9d0:	4b79      	ldr	r3, [pc, #484]	; (800dbb8 <_vfiprintf_r+0x248>)
 800d9d2:	429d      	cmp	r5, r3
 800d9d4:	bf08      	it	eq
 800d9d6:	68f5      	ldreq	r5, [r6, #12]
 800d9d8:	e7da      	b.n	800d990 <_vfiprintf_r+0x20>
 800d9da:	89ab      	ldrh	r3, [r5, #12]
 800d9dc:	0598      	lsls	r0, r3, #22
 800d9de:	d4ed      	bmi.n	800d9bc <_vfiprintf_r+0x4c>
 800d9e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d9e2:	f7ff f809 	bl	800c9f8 <__retarget_lock_release_recursive>
 800d9e6:	e7e9      	b.n	800d9bc <_vfiprintf_r+0x4c>
 800d9e8:	2300      	movs	r3, #0
 800d9ea:	9309      	str	r3, [sp, #36]	; 0x24
 800d9ec:	2320      	movs	r3, #32
 800d9ee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d9f2:	f8cd 800c 	str.w	r8, [sp, #12]
 800d9f6:	2330      	movs	r3, #48	; 0x30
 800d9f8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800dbbc <_vfiprintf_r+0x24c>
 800d9fc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800da00:	f04f 0901 	mov.w	r9, #1
 800da04:	4623      	mov	r3, r4
 800da06:	469a      	mov	sl, r3
 800da08:	f813 2b01 	ldrb.w	r2, [r3], #1
 800da0c:	b10a      	cbz	r2, 800da12 <_vfiprintf_r+0xa2>
 800da0e:	2a25      	cmp	r2, #37	; 0x25
 800da10:	d1f9      	bne.n	800da06 <_vfiprintf_r+0x96>
 800da12:	ebba 0b04 	subs.w	fp, sl, r4
 800da16:	d00b      	beq.n	800da30 <_vfiprintf_r+0xc0>
 800da18:	465b      	mov	r3, fp
 800da1a:	4622      	mov	r2, r4
 800da1c:	4629      	mov	r1, r5
 800da1e:	4630      	mov	r0, r6
 800da20:	f7ff ff94 	bl	800d94c <__sfputs_r>
 800da24:	3001      	adds	r0, #1
 800da26:	f000 80aa 	beq.w	800db7e <_vfiprintf_r+0x20e>
 800da2a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800da2c:	445a      	add	r2, fp
 800da2e:	9209      	str	r2, [sp, #36]	; 0x24
 800da30:	f89a 3000 	ldrb.w	r3, [sl]
 800da34:	2b00      	cmp	r3, #0
 800da36:	f000 80a2 	beq.w	800db7e <_vfiprintf_r+0x20e>
 800da3a:	2300      	movs	r3, #0
 800da3c:	f04f 32ff 	mov.w	r2, #4294967295
 800da40:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800da44:	f10a 0a01 	add.w	sl, sl, #1
 800da48:	9304      	str	r3, [sp, #16]
 800da4a:	9307      	str	r3, [sp, #28]
 800da4c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800da50:	931a      	str	r3, [sp, #104]	; 0x68
 800da52:	4654      	mov	r4, sl
 800da54:	2205      	movs	r2, #5
 800da56:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da5a:	4858      	ldr	r0, [pc, #352]	; (800dbbc <_vfiprintf_r+0x24c>)
 800da5c:	f7f2 fbc0 	bl	80001e0 <memchr>
 800da60:	9a04      	ldr	r2, [sp, #16]
 800da62:	b9d8      	cbnz	r0, 800da9c <_vfiprintf_r+0x12c>
 800da64:	06d1      	lsls	r1, r2, #27
 800da66:	bf44      	itt	mi
 800da68:	2320      	movmi	r3, #32
 800da6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800da6e:	0713      	lsls	r3, r2, #28
 800da70:	bf44      	itt	mi
 800da72:	232b      	movmi	r3, #43	; 0x2b
 800da74:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800da78:	f89a 3000 	ldrb.w	r3, [sl]
 800da7c:	2b2a      	cmp	r3, #42	; 0x2a
 800da7e:	d015      	beq.n	800daac <_vfiprintf_r+0x13c>
 800da80:	9a07      	ldr	r2, [sp, #28]
 800da82:	4654      	mov	r4, sl
 800da84:	2000      	movs	r0, #0
 800da86:	f04f 0c0a 	mov.w	ip, #10
 800da8a:	4621      	mov	r1, r4
 800da8c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800da90:	3b30      	subs	r3, #48	; 0x30
 800da92:	2b09      	cmp	r3, #9
 800da94:	d94e      	bls.n	800db34 <_vfiprintf_r+0x1c4>
 800da96:	b1b0      	cbz	r0, 800dac6 <_vfiprintf_r+0x156>
 800da98:	9207      	str	r2, [sp, #28]
 800da9a:	e014      	b.n	800dac6 <_vfiprintf_r+0x156>
 800da9c:	eba0 0308 	sub.w	r3, r0, r8
 800daa0:	fa09 f303 	lsl.w	r3, r9, r3
 800daa4:	4313      	orrs	r3, r2
 800daa6:	9304      	str	r3, [sp, #16]
 800daa8:	46a2      	mov	sl, r4
 800daaa:	e7d2      	b.n	800da52 <_vfiprintf_r+0xe2>
 800daac:	9b03      	ldr	r3, [sp, #12]
 800daae:	1d19      	adds	r1, r3, #4
 800dab0:	681b      	ldr	r3, [r3, #0]
 800dab2:	9103      	str	r1, [sp, #12]
 800dab4:	2b00      	cmp	r3, #0
 800dab6:	bfbb      	ittet	lt
 800dab8:	425b      	neglt	r3, r3
 800daba:	f042 0202 	orrlt.w	r2, r2, #2
 800dabe:	9307      	strge	r3, [sp, #28]
 800dac0:	9307      	strlt	r3, [sp, #28]
 800dac2:	bfb8      	it	lt
 800dac4:	9204      	strlt	r2, [sp, #16]
 800dac6:	7823      	ldrb	r3, [r4, #0]
 800dac8:	2b2e      	cmp	r3, #46	; 0x2e
 800daca:	d10c      	bne.n	800dae6 <_vfiprintf_r+0x176>
 800dacc:	7863      	ldrb	r3, [r4, #1]
 800dace:	2b2a      	cmp	r3, #42	; 0x2a
 800dad0:	d135      	bne.n	800db3e <_vfiprintf_r+0x1ce>
 800dad2:	9b03      	ldr	r3, [sp, #12]
 800dad4:	1d1a      	adds	r2, r3, #4
 800dad6:	681b      	ldr	r3, [r3, #0]
 800dad8:	9203      	str	r2, [sp, #12]
 800dada:	2b00      	cmp	r3, #0
 800dadc:	bfb8      	it	lt
 800dade:	f04f 33ff 	movlt.w	r3, #4294967295
 800dae2:	3402      	adds	r4, #2
 800dae4:	9305      	str	r3, [sp, #20]
 800dae6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800dbcc <_vfiprintf_r+0x25c>
 800daea:	7821      	ldrb	r1, [r4, #0]
 800daec:	2203      	movs	r2, #3
 800daee:	4650      	mov	r0, sl
 800daf0:	f7f2 fb76 	bl	80001e0 <memchr>
 800daf4:	b140      	cbz	r0, 800db08 <_vfiprintf_r+0x198>
 800daf6:	2340      	movs	r3, #64	; 0x40
 800daf8:	eba0 000a 	sub.w	r0, r0, sl
 800dafc:	fa03 f000 	lsl.w	r0, r3, r0
 800db00:	9b04      	ldr	r3, [sp, #16]
 800db02:	4303      	orrs	r3, r0
 800db04:	3401      	adds	r4, #1
 800db06:	9304      	str	r3, [sp, #16]
 800db08:	f814 1b01 	ldrb.w	r1, [r4], #1
 800db0c:	482c      	ldr	r0, [pc, #176]	; (800dbc0 <_vfiprintf_r+0x250>)
 800db0e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800db12:	2206      	movs	r2, #6
 800db14:	f7f2 fb64 	bl	80001e0 <memchr>
 800db18:	2800      	cmp	r0, #0
 800db1a:	d03f      	beq.n	800db9c <_vfiprintf_r+0x22c>
 800db1c:	4b29      	ldr	r3, [pc, #164]	; (800dbc4 <_vfiprintf_r+0x254>)
 800db1e:	bb1b      	cbnz	r3, 800db68 <_vfiprintf_r+0x1f8>
 800db20:	9b03      	ldr	r3, [sp, #12]
 800db22:	3307      	adds	r3, #7
 800db24:	f023 0307 	bic.w	r3, r3, #7
 800db28:	3308      	adds	r3, #8
 800db2a:	9303      	str	r3, [sp, #12]
 800db2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800db2e:	443b      	add	r3, r7
 800db30:	9309      	str	r3, [sp, #36]	; 0x24
 800db32:	e767      	b.n	800da04 <_vfiprintf_r+0x94>
 800db34:	fb0c 3202 	mla	r2, ip, r2, r3
 800db38:	460c      	mov	r4, r1
 800db3a:	2001      	movs	r0, #1
 800db3c:	e7a5      	b.n	800da8a <_vfiprintf_r+0x11a>
 800db3e:	2300      	movs	r3, #0
 800db40:	3401      	adds	r4, #1
 800db42:	9305      	str	r3, [sp, #20]
 800db44:	4619      	mov	r1, r3
 800db46:	f04f 0c0a 	mov.w	ip, #10
 800db4a:	4620      	mov	r0, r4
 800db4c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800db50:	3a30      	subs	r2, #48	; 0x30
 800db52:	2a09      	cmp	r2, #9
 800db54:	d903      	bls.n	800db5e <_vfiprintf_r+0x1ee>
 800db56:	2b00      	cmp	r3, #0
 800db58:	d0c5      	beq.n	800dae6 <_vfiprintf_r+0x176>
 800db5a:	9105      	str	r1, [sp, #20]
 800db5c:	e7c3      	b.n	800dae6 <_vfiprintf_r+0x176>
 800db5e:	fb0c 2101 	mla	r1, ip, r1, r2
 800db62:	4604      	mov	r4, r0
 800db64:	2301      	movs	r3, #1
 800db66:	e7f0      	b.n	800db4a <_vfiprintf_r+0x1da>
 800db68:	ab03      	add	r3, sp, #12
 800db6a:	9300      	str	r3, [sp, #0]
 800db6c:	462a      	mov	r2, r5
 800db6e:	4b16      	ldr	r3, [pc, #88]	; (800dbc8 <_vfiprintf_r+0x258>)
 800db70:	a904      	add	r1, sp, #16
 800db72:	4630      	mov	r0, r6
 800db74:	f7fd fa4e 	bl	800b014 <_printf_float>
 800db78:	4607      	mov	r7, r0
 800db7a:	1c78      	adds	r0, r7, #1
 800db7c:	d1d6      	bne.n	800db2c <_vfiprintf_r+0x1bc>
 800db7e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800db80:	07d9      	lsls	r1, r3, #31
 800db82:	d405      	bmi.n	800db90 <_vfiprintf_r+0x220>
 800db84:	89ab      	ldrh	r3, [r5, #12]
 800db86:	059a      	lsls	r2, r3, #22
 800db88:	d402      	bmi.n	800db90 <_vfiprintf_r+0x220>
 800db8a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800db8c:	f7fe ff34 	bl	800c9f8 <__retarget_lock_release_recursive>
 800db90:	89ab      	ldrh	r3, [r5, #12]
 800db92:	065b      	lsls	r3, r3, #25
 800db94:	f53f af12 	bmi.w	800d9bc <_vfiprintf_r+0x4c>
 800db98:	9809      	ldr	r0, [sp, #36]	; 0x24
 800db9a:	e711      	b.n	800d9c0 <_vfiprintf_r+0x50>
 800db9c:	ab03      	add	r3, sp, #12
 800db9e:	9300      	str	r3, [sp, #0]
 800dba0:	462a      	mov	r2, r5
 800dba2:	4b09      	ldr	r3, [pc, #36]	; (800dbc8 <_vfiprintf_r+0x258>)
 800dba4:	a904      	add	r1, sp, #16
 800dba6:	4630      	mov	r0, r6
 800dba8:	f7fd fcd8 	bl	800b55c <_printf_i>
 800dbac:	e7e4      	b.n	800db78 <_vfiprintf_r+0x208>
 800dbae:	bf00      	nop
 800dbb0:	0800e450 	.word	0x0800e450
 800dbb4:	0800e470 	.word	0x0800e470
 800dbb8:	0800e430 	.word	0x0800e430
 800dbbc:	0800e5ec 	.word	0x0800e5ec
 800dbc0:	0800e5f6 	.word	0x0800e5f6
 800dbc4:	0800b015 	.word	0x0800b015
 800dbc8:	0800d94d 	.word	0x0800d94d
 800dbcc:	0800e5f2 	.word	0x0800e5f2

0800dbd0 <_read_r>:
 800dbd0:	b538      	push	{r3, r4, r5, lr}
 800dbd2:	4d07      	ldr	r5, [pc, #28]	; (800dbf0 <_read_r+0x20>)
 800dbd4:	4604      	mov	r4, r0
 800dbd6:	4608      	mov	r0, r1
 800dbd8:	4611      	mov	r1, r2
 800dbda:	2200      	movs	r2, #0
 800dbdc:	602a      	str	r2, [r5, #0]
 800dbde:	461a      	mov	r2, r3
 800dbe0:	f7f5 fe84 	bl	80038ec <_read>
 800dbe4:	1c43      	adds	r3, r0, #1
 800dbe6:	d102      	bne.n	800dbee <_read_r+0x1e>
 800dbe8:	682b      	ldr	r3, [r5, #0]
 800dbea:	b103      	cbz	r3, 800dbee <_read_r+0x1e>
 800dbec:	6023      	str	r3, [r4, #0]
 800dbee:	bd38      	pop	{r3, r4, r5, pc}
 800dbf0:	20000d78 	.word	0x20000d78

0800dbf4 <__swbuf_r>:
 800dbf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dbf6:	460e      	mov	r6, r1
 800dbf8:	4614      	mov	r4, r2
 800dbfa:	4605      	mov	r5, r0
 800dbfc:	b118      	cbz	r0, 800dc06 <__swbuf_r+0x12>
 800dbfe:	6983      	ldr	r3, [r0, #24]
 800dc00:	b90b      	cbnz	r3, 800dc06 <__swbuf_r+0x12>
 800dc02:	f7fe fe55 	bl	800c8b0 <__sinit>
 800dc06:	4b21      	ldr	r3, [pc, #132]	; (800dc8c <__swbuf_r+0x98>)
 800dc08:	429c      	cmp	r4, r3
 800dc0a:	d12b      	bne.n	800dc64 <__swbuf_r+0x70>
 800dc0c:	686c      	ldr	r4, [r5, #4]
 800dc0e:	69a3      	ldr	r3, [r4, #24]
 800dc10:	60a3      	str	r3, [r4, #8]
 800dc12:	89a3      	ldrh	r3, [r4, #12]
 800dc14:	071a      	lsls	r2, r3, #28
 800dc16:	d52f      	bpl.n	800dc78 <__swbuf_r+0x84>
 800dc18:	6923      	ldr	r3, [r4, #16]
 800dc1a:	b36b      	cbz	r3, 800dc78 <__swbuf_r+0x84>
 800dc1c:	6923      	ldr	r3, [r4, #16]
 800dc1e:	6820      	ldr	r0, [r4, #0]
 800dc20:	1ac0      	subs	r0, r0, r3
 800dc22:	6963      	ldr	r3, [r4, #20]
 800dc24:	b2f6      	uxtb	r6, r6
 800dc26:	4283      	cmp	r3, r0
 800dc28:	4637      	mov	r7, r6
 800dc2a:	dc04      	bgt.n	800dc36 <__swbuf_r+0x42>
 800dc2c:	4621      	mov	r1, r4
 800dc2e:	4628      	mov	r0, r5
 800dc30:	f7fe fdaa 	bl	800c788 <_fflush_r>
 800dc34:	bb30      	cbnz	r0, 800dc84 <__swbuf_r+0x90>
 800dc36:	68a3      	ldr	r3, [r4, #8]
 800dc38:	3b01      	subs	r3, #1
 800dc3a:	60a3      	str	r3, [r4, #8]
 800dc3c:	6823      	ldr	r3, [r4, #0]
 800dc3e:	1c5a      	adds	r2, r3, #1
 800dc40:	6022      	str	r2, [r4, #0]
 800dc42:	701e      	strb	r6, [r3, #0]
 800dc44:	6963      	ldr	r3, [r4, #20]
 800dc46:	3001      	adds	r0, #1
 800dc48:	4283      	cmp	r3, r0
 800dc4a:	d004      	beq.n	800dc56 <__swbuf_r+0x62>
 800dc4c:	89a3      	ldrh	r3, [r4, #12]
 800dc4e:	07db      	lsls	r3, r3, #31
 800dc50:	d506      	bpl.n	800dc60 <__swbuf_r+0x6c>
 800dc52:	2e0a      	cmp	r6, #10
 800dc54:	d104      	bne.n	800dc60 <__swbuf_r+0x6c>
 800dc56:	4621      	mov	r1, r4
 800dc58:	4628      	mov	r0, r5
 800dc5a:	f7fe fd95 	bl	800c788 <_fflush_r>
 800dc5e:	b988      	cbnz	r0, 800dc84 <__swbuf_r+0x90>
 800dc60:	4638      	mov	r0, r7
 800dc62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dc64:	4b0a      	ldr	r3, [pc, #40]	; (800dc90 <__swbuf_r+0x9c>)
 800dc66:	429c      	cmp	r4, r3
 800dc68:	d101      	bne.n	800dc6e <__swbuf_r+0x7a>
 800dc6a:	68ac      	ldr	r4, [r5, #8]
 800dc6c:	e7cf      	b.n	800dc0e <__swbuf_r+0x1a>
 800dc6e:	4b09      	ldr	r3, [pc, #36]	; (800dc94 <__swbuf_r+0xa0>)
 800dc70:	429c      	cmp	r4, r3
 800dc72:	bf08      	it	eq
 800dc74:	68ec      	ldreq	r4, [r5, #12]
 800dc76:	e7ca      	b.n	800dc0e <__swbuf_r+0x1a>
 800dc78:	4621      	mov	r1, r4
 800dc7a:	4628      	mov	r0, r5
 800dc7c:	f000 f81a 	bl	800dcb4 <__swsetup_r>
 800dc80:	2800      	cmp	r0, #0
 800dc82:	d0cb      	beq.n	800dc1c <__swbuf_r+0x28>
 800dc84:	f04f 37ff 	mov.w	r7, #4294967295
 800dc88:	e7ea      	b.n	800dc60 <__swbuf_r+0x6c>
 800dc8a:	bf00      	nop
 800dc8c:	0800e450 	.word	0x0800e450
 800dc90:	0800e470 	.word	0x0800e470
 800dc94:	0800e430 	.word	0x0800e430

0800dc98 <__ascii_wctomb>:
 800dc98:	b149      	cbz	r1, 800dcae <__ascii_wctomb+0x16>
 800dc9a:	2aff      	cmp	r2, #255	; 0xff
 800dc9c:	bf85      	ittet	hi
 800dc9e:	238a      	movhi	r3, #138	; 0x8a
 800dca0:	6003      	strhi	r3, [r0, #0]
 800dca2:	700a      	strbls	r2, [r1, #0]
 800dca4:	f04f 30ff 	movhi.w	r0, #4294967295
 800dca8:	bf98      	it	ls
 800dcaa:	2001      	movls	r0, #1
 800dcac:	4770      	bx	lr
 800dcae:	4608      	mov	r0, r1
 800dcb0:	4770      	bx	lr
	...

0800dcb4 <__swsetup_r>:
 800dcb4:	4b32      	ldr	r3, [pc, #200]	; (800dd80 <__swsetup_r+0xcc>)
 800dcb6:	b570      	push	{r4, r5, r6, lr}
 800dcb8:	681d      	ldr	r5, [r3, #0]
 800dcba:	4606      	mov	r6, r0
 800dcbc:	460c      	mov	r4, r1
 800dcbe:	b125      	cbz	r5, 800dcca <__swsetup_r+0x16>
 800dcc0:	69ab      	ldr	r3, [r5, #24]
 800dcc2:	b913      	cbnz	r3, 800dcca <__swsetup_r+0x16>
 800dcc4:	4628      	mov	r0, r5
 800dcc6:	f7fe fdf3 	bl	800c8b0 <__sinit>
 800dcca:	4b2e      	ldr	r3, [pc, #184]	; (800dd84 <__swsetup_r+0xd0>)
 800dccc:	429c      	cmp	r4, r3
 800dcce:	d10f      	bne.n	800dcf0 <__swsetup_r+0x3c>
 800dcd0:	686c      	ldr	r4, [r5, #4]
 800dcd2:	89a3      	ldrh	r3, [r4, #12]
 800dcd4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800dcd8:	0719      	lsls	r1, r3, #28
 800dcda:	d42c      	bmi.n	800dd36 <__swsetup_r+0x82>
 800dcdc:	06dd      	lsls	r5, r3, #27
 800dcde:	d411      	bmi.n	800dd04 <__swsetup_r+0x50>
 800dce0:	2309      	movs	r3, #9
 800dce2:	6033      	str	r3, [r6, #0]
 800dce4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800dce8:	81a3      	strh	r3, [r4, #12]
 800dcea:	f04f 30ff 	mov.w	r0, #4294967295
 800dcee:	e03e      	b.n	800dd6e <__swsetup_r+0xba>
 800dcf0:	4b25      	ldr	r3, [pc, #148]	; (800dd88 <__swsetup_r+0xd4>)
 800dcf2:	429c      	cmp	r4, r3
 800dcf4:	d101      	bne.n	800dcfa <__swsetup_r+0x46>
 800dcf6:	68ac      	ldr	r4, [r5, #8]
 800dcf8:	e7eb      	b.n	800dcd2 <__swsetup_r+0x1e>
 800dcfa:	4b24      	ldr	r3, [pc, #144]	; (800dd8c <__swsetup_r+0xd8>)
 800dcfc:	429c      	cmp	r4, r3
 800dcfe:	bf08      	it	eq
 800dd00:	68ec      	ldreq	r4, [r5, #12]
 800dd02:	e7e6      	b.n	800dcd2 <__swsetup_r+0x1e>
 800dd04:	0758      	lsls	r0, r3, #29
 800dd06:	d512      	bpl.n	800dd2e <__swsetup_r+0x7a>
 800dd08:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dd0a:	b141      	cbz	r1, 800dd1e <__swsetup_r+0x6a>
 800dd0c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dd10:	4299      	cmp	r1, r3
 800dd12:	d002      	beq.n	800dd1a <__swsetup_r+0x66>
 800dd14:	4630      	mov	r0, r6
 800dd16:	f7ff fa85 	bl	800d224 <_free_r>
 800dd1a:	2300      	movs	r3, #0
 800dd1c:	6363      	str	r3, [r4, #52]	; 0x34
 800dd1e:	89a3      	ldrh	r3, [r4, #12]
 800dd20:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800dd24:	81a3      	strh	r3, [r4, #12]
 800dd26:	2300      	movs	r3, #0
 800dd28:	6063      	str	r3, [r4, #4]
 800dd2a:	6923      	ldr	r3, [r4, #16]
 800dd2c:	6023      	str	r3, [r4, #0]
 800dd2e:	89a3      	ldrh	r3, [r4, #12]
 800dd30:	f043 0308 	orr.w	r3, r3, #8
 800dd34:	81a3      	strh	r3, [r4, #12]
 800dd36:	6923      	ldr	r3, [r4, #16]
 800dd38:	b94b      	cbnz	r3, 800dd4e <__swsetup_r+0x9a>
 800dd3a:	89a3      	ldrh	r3, [r4, #12]
 800dd3c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800dd40:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800dd44:	d003      	beq.n	800dd4e <__swsetup_r+0x9a>
 800dd46:	4621      	mov	r1, r4
 800dd48:	4630      	mov	r0, r6
 800dd4a:	f7fe fe7b 	bl	800ca44 <__smakebuf_r>
 800dd4e:	89a0      	ldrh	r0, [r4, #12]
 800dd50:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800dd54:	f010 0301 	ands.w	r3, r0, #1
 800dd58:	d00a      	beq.n	800dd70 <__swsetup_r+0xbc>
 800dd5a:	2300      	movs	r3, #0
 800dd5c:	60a3      	str	r3, [r4, #8]
 800dd5e:	6963      	ldr	r3, [r4, #20]
 800dd60:	425b      	negs	r3, r3
 800dd62:	61a3      	str	r3, [r4, #24]
 800dd64:	6923      	ldr	r3, [r4, #16]
 800dd66:	b943      	cbnz	r3, 800dd7a <__swsetup_r+0xc6>
 800dd68:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800dd6c:	d1ba      	bne.n	800dce4 <__swsetup_r+0x30>
 800dd6e:	bd70      	pop	{r4, r5, r6, pc}
 800dd70:	0781      	lsls	r1, r0, #30
 800dd72:	bf58      	it	pl
 800dd74:	6963      	ldrpl	r3, [r4, #20]
 800dd76:	60a3      	str	r3, [r4, #8]
 800dd78:	e7f4      	b.n	800dd64 <__swsetup_r+0xb0>
 800dd7a:	2000      	movs	r0, #0
 800dd7c:	e7f7      	b.n	800dd6e <__swsetup_r+0xba>
 800dd7e:	bf00      	nop
 800dd80:	20000010 	.word	0x20000010
 800dd84:	0800e450 	.word	0x0800e450
 800dd88:	0800e470 	.word	0x0800e470
 800dd8c:	0800e430 	.word	0x0800e430

0800dd90 <abort>:
 800dd90:	b508      	push	{r3, lr}
 800dd92:	2006      	movs	r0, #6
 800dd94:	f000 f834 	bl	800de00 <raise>
 800dd98:	2001      	movs	r0, #1
 800dd9a:	f7f5 fd9d 	bl	80038d8 <_exit>

0800dd9e <_malloc_usable_size_r>:
 800dd9e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dda2:	1f18      	subs	r0, r3, #4
 800dda4:	2b00      	cmp	r3, #0
 800dda6:	bfbc      	itt	lt
 800dda8:	580b      	ldrlt	r3, [r1, r0]
 800ddaa:	18c0      	addlt	r0, r0, r3
 800ddac:	4770      	bx	lr

0800ddae <_raise_r>:
 800ddae:	291f      	cmp	r1, #31
 800ddb0:	b538      	push	{r3, r4, r5, lr}
 800ddb2:	4604      	mov	r4, r0
 800ddb4:	460d      	mov	r5, r1
 800ddb6:	d904      	bls.n	800ddc2 <_raise_r+0x14>
 800ddb8:	2316      	movs	r3, #22
 800ddba:	6003      	str	r3, [r0, #0]
 800ddbc:	f04f 30ff 	mov.w	r0, #4294967295
 800ddc0:	bd38      	pop	{r3, r4, r5, pc}
 800ddc2:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ddc4:	b112      	cbz	r2, 800ddcc <_raise_r+0x1e>
 800ddc6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ddca:	b94b      	cbnz	r3, 800dde0 <_raise_r+0x32>
 800ddcc:	4620      	mov	r0, r4
 800ddce:	f000 f831 	bl	800de34 <_getpid_r>
 800ddd2:	462a      	mov	r2, r5
 800ddd4:	4601      	mov	r1, r0
 800ddd6:	4620      	mov	r0, r4
 800ddd8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dddc:	f000 b818 	b.w	800de10 <_kill_r>
 800dde0:	2b01      	cmp	r3, #1
 800dde2:	d00a      	beq.n	800ddfa <_raise_r+0x4c>
 800dde4:	1c59      	adds	r1, r3, #1
 800dde6:	d103      	bne.n	800ddf0 <_raise_r+0x42>
 800dde8:	2316      	movs	r3, #22
 800ddea:	6003      	str	r3, [r0, #0]
 800ddec:	2001      	movs	r0, #1
 800ddee:	e7e7      	b.n	800ddc0 <_raise_r+0x12>
 800ddf0:	2400      	movs	r4, #0
 800ddf2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ddf6:	4628      	mov	r0, r5
 800ddf8:	4798      	blx	r3
 800ddfa:	2000      	movs	r0, #0
 800ddfc:	e7e0      	b.n	800ddc0 <_raise_r+0x12>
	...

0800de00 <raise>:
 800de00:	4b02      	ldr	r3, [pc, #8]	; (800de0c <raise+0xc>)
 800de02:	4601      	mov	r1, r0
 800de04:	6818      	ldr	r0, [r3, #0]
 800de06:	f7ff bfd2 	b.w	800ddae <_raise_r>
 800de0a:	bf00      	nop
 800de0c:	20000010 	.word	0x20000010

0800de10 <_kill_r>:
 800de10:	b538      	push	{r3, r4, r5, lr}
 800de12:	4d07      	ldr	r5, [pc, #28]	; (800de30 <_kill_r+0x20>)
 800de14:	2300      	movs	r3, #0
 800de16:	4604      	mov	r4, r0
 800de18:	4608      	mov	r0, r1
 800de1a:	4611      	mov	r1, r2
 800de1c:	602b      	str	r3, [r5, #0]
 800de1e:	f7f5 fd4b 	bl	80038b8 <_kill>
 800de22:	1c43      	adds	r3, r0, #1
 800de24:	d102      	bne.n	800de2c <_kill_r+0x1c>
 800de26:	682b      	ldr	r3, [r5, #0]
 800de28:	b103      	cbz	r3, 800de2c <_kill_r+0x1c>
 800de2a:	6023      	str	r3, [r4, #0]
 800de2c:	bd38      	pop	{r3, r4, r5, pc}
 800de2e:	bf00      	nop
 800de30:	20000d78 	.word	0x20000d78

0800de34 <_getpid_r>:
 800de34:	f7f5 bd38 	b.w	80038a8 <_getpid>

0800de38 <_init>:
 800de38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de3a:	bf00      	nop
 800de3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800de3e:	bc08      	pop	{r3}
 800de40:	469e      	mov	lr, r3
 800de42:	4770      	bx	lr

0800de44 <_fini>:
 800de44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de46:	bf00      	nop
 800de48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800de4a:	bc08      	pop	{r3}
 800de4c:	469e      	mov	lr, r3
 800de4e:	4770      	bx	lr
