--------------------------------------------------------------------------------
Release 14.3 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml lcd_top.twx lcd_top.ncd -o lcd_top.twr lcd_top.pcf -ucf
lcd_top.ucf

Design file:              lcd_top.ncd
Physical constraint file: lcd_top.pcf
Device,package,speed:     xc5vlx110t,ff1136,-2 (PRODUCTION 1.73 2012-10-12, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_ac97_bitclk = PERIOD TIMEGRP "ac97_bitclk" 12.288 MHz 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7633 paths analyzed, 420 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.763ns.
--------------------------------------------------------------------------------

Paths for end point br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T (RAMB36_X3Y17.DIADIL0), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     74.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B (RAM)
  Destination:          br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T (RAM)
  Requirement:          81.380ns
  Data Path Delay:      6.687ns (Levels of Logic = 3)
  Clock Path Skew:      -0.041ns (0.226 - 0.267)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B to br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X3Y16.CASCADEOUTLATA Trcko_CASCOUT         2.135   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B
                                                              br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B
    RAMB36_X3Y17.CASCADEINLATA  net (fanout=1)        0.000   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/cascadelata_tmp
    RAMB36_X3Y17.DOADOL0        Trdo_CASCINDO         0.298   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
                                                              br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
    SLICE_X55Y76.A4             net (fanout=1)        1.513   bram_data_out<6>
    SLICE_X55Y76.A              Tilo                  0.086   N85
                                                              data_ext<6>LogicTrst_SW0
    SLICE_X54Y79.B3             net (fanout=1)        0.626   N85
    SLICE_X54Y79.B              Tilo                  0.086   gb80_cpu/data_buf/q<7>
                                                              data_ext<6>LogicTrst
    RAMB36_X3Y17.DIADIL0        net (fanout=5)        1.644   data_ext<6>
    RAMB36_X3Y17.CLKARDCLKU     Trdck_DIA             0.299   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
                                                              br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
    --------------------------------------------------------  ---------------------------
    Total                                             6.687ns (2.904ns logic, 3.783ns route)
                                                              (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     74.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B (RAM)
  Destination:          br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T (RAM)
  Requirement:          81.380ns
  Data Path Delay:      6.687ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.226 - 0.263)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B to br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X3Y16.CASCADEOUTLATA Trcko_CASCOUT         2.135   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B
                                                              br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B
    RAMB36_X3Y17.CASCADEINLATA  net (fanout=1)        0.000   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/cascadelata_tmp
    RAMB36_X3Y17.DOADOL0        Trdo_CASCINDO         0.298   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
                                                              br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
    SLICE_X55Y76.A4             net (fanout=1)        1.513   bram_data_out<6>
    SLICE_X55Y76.A              Tilo                  0.086   N85
                                                              data_ext<6>LogicTrst_SW0
    SLICE_X54Y79.B3             net (fanout=1)        0.626   N85
    SLICE_X54Y79.B              Tilo                  0.086   gb80_cpu/data_buf/q<7>
                                                              data_ext<6>LogicTrst
    RAMB36_X3Y17.DIADIL0        net (fanout=5)        1.644   data_ext<6>
    RAMB36_X3Y17.CLKARDCLKU     Trdck_DIA             0.299   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
                                                              br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
    --------------------------------------------------------  ---------------------------
    Total                                             6.687ns (2.904ns logic, 3.783ns route)
                                                              (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     74.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B (RAM)
  Destination:          br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T (RAM)
  Requirement:          81.380ns
  Data Path Delay:      6.687ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.235 - 0.267)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B to br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X3Y16.CASCADEOUTLATA Trcko_CASCOUT         2.135   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B
                                                              br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B
    RAMB36_X3Y17.CASCADEINLATA  net (fanout=1)        0.000   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/cascadelata_tmp
    RAMB36_X3Y17.DOADOL0        Trdo_CASCINDO         0.298   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
                                                              br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
    SLICE_X55Y76.A4             net (fanout=1)        1.513   bram_data_out<6>
    SLICE_X55Y76.A              Tilo                  0.086   N85
                                                              data_ext<6>LogicTrst_SW0
    SLICE_X54Y79.B3             net (fanout=1)        0.626   N85
    SLICE_X54Y79.B              Tilo                  0.086   gb80_cpu/data_buf/q<7>
                                                              data_ext<6>LogicTrst
    RAMB36_X3Y17.DIADIL0        net (fanout=5)        1.644   data_ext<6>
    RAMB36_X3Y17.CLKARDCLKL     Trdck_DIA             0.299   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
                                                              br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
    --------------------------------------------------------  ---------------------------
    Total                                             6.687ns (2.904ns logic, 3.783ns route)
                                                              (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T (RAMB36_X3Y17.DIADIU0), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     74.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B (RAM)
  Destination:          br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T (RAM)
  Requirement:          81.380ns
  Data Path Delay:      6.687ns (Levels of Logic = 3)
  Clock Path Skew:      -0.041ns (0.226 - 0.267)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B to br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X3Y16.CASCADEOUTLATA Trcko_CASCOUT         2.135   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B
                                                              br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B
    RAMB36_X3Y17.CASCADEINLATA  net (fanout=1)        0.000   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/cascadelata_tmp
    RAMB36_X3Y17.DOADOL0        Trdo_CASCINDO         0.298   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
                                                              br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
    SLICE_X55Y76.A4             net (fanout=1)        1.513   bram_data_out<6>
    SLICE_X55Y76.A              Tilo                  0.086   N85
                                                              data_ext<6>LogicTrst_SW0
    SLICE_X54Y79.B3             net (fanout=1)        0.626   N85
    SLICE_X54Y79.B              Tilo                  0.086   gb80_cpu/data_buf/q<7>
                                                              data_ext<6>LogicTrst
    RAMB36_X3Y17.DIADIU0        net (fanout=5)        1.644   data_ext<6>
    RAMB36_X3Y17.CLKARDCLKU     Trdck_DIA             0.299   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
                                                              br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
    --------------------------------------------------------  ---------------------------
    Total                                             6.687ns (2.904ns logic, 3.783ns route)
                                                              (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     74.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B (RAM)
  Destination:          br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T (RAM)
  Requirement:          81.380ns
  Data Path Delay:      6.687ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.226 - 0.263)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B to br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X3Y16.CASCADEOUTLATA Trcko_CASCOUT         2.135   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B
                                                              br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B
    RAMB36_X3Y17.CASCADEINLATA  net (fanout=1)        0.000   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/cascadelata_tmp
    RAMB36_X3Y17.DOADOL0        Trdo_CASCINDO         0.298   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
                                                              br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
    SLICE_X55Y76.A4             net (fanout=1)        1.513   bram_data_out<6>
    SLICE_X55Y76.A              Tilo                  0.086   N85
                                                              data_ext<6>LogicTrst_SW0
    SLICE_X54Y79.B3             net (fanout=1)        0.626   N85
    SLICE_X54Y79.B              Tilo                  0.086   gb80_cpu/data_buf/q<7>
                                                              data_ext<6>LogicTrst
    RAMB36_X3Y17.DIADIU0        net (fanout=5)        1.644   data_ext<6>
    RAMB36_X3Y17.CLKARDCLKU     Trdck_DIA             0.299   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
                                                              br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
    --------------------------------------------------------  ---------------------------
    Total                                             6.687ns (2.904ns logic, 3.783ns route)
                                                              (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     75.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T (RAM)
  Destination:          br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T (RAM)
  Requirement:          81.380ns
  Data Path Delay:      6.174ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T to br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y17.DOADOL0    Trcko_DOA             1.920   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
                                                          br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
    SLICE_X55Y76.A4         net (fanout=1)        1.513   bram_data_out<6>
    SLICE_X55Y76.A          Tilo                  0.086   N85
                                                          data_ext<6>LogicTrst_SW0
    SLICE_X54Y79.B3         net (fanout=1)        0.626   N85
    SLICE_X54Y79.B          Tilo                  0.086   gb80_cpu/data_buf/q<7>
                                                          data_ext<6>LogicTrst
    RAMB36_X3Y17.DIADIU0    net (fanout=5)        1.644   data_ext<6>
    RAMB36_X3Y17.CLKARDCLKU Trdck_DIA             0.299   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
                                                          br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
    ----------------------------------------------------  ---------------------------
    Total                                         6.174ns (2.391ns logic, 3.783ns route)
                                                          (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point lcd/count_temp_9 (SLICE_X90Y65.SR), 189 paths
--------------------------------------------------------------------------------
Slack (setup path):     74.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd/count_1 (FF)
  Destination:          lcd/count_temp_9 (FF)
  Requirement:          81.380ns
  Data Path Delay:      6.664ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.556 - 0.572)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lcd/count_1 to lcd/count_temp_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y64.BQ      Tcko                  0.375   lcd/count<3>
                                                       lcd/count_1
    SLICE_X89Y65.D2      net (fanout=3)        0.637   lcd/count<1>
    SLICE_X89Y65.D       Tilo                  0.086   lcd/count<11>
                                                       lcd/state_cmp_eq00001_SW0
    SLICE_X89Y65.C6      net (fanout=1)        0.119   N811
    SLICE_X89Y65.C       Tilo                  0.086   lcd/count<11>
                                                       lcd/state_cmp_eq00001
    SLICE_X84Y67.B3      net (fanout=4)        0.663   lcd/N6
    SLICE_X84Y67.B       Tilo                  0.086   lcd/state_cmp_eq0001
                                                       lcd/state_cmp_eq0001110
    SLICE_X87Y67.AX      net (fanout=7)        0.449   lcd/N5
    SLICE_X87Y67.AMUX    Taxa                  0.261   lcd/state_cmp_eq000110
                                                       lcd/state_cmp_eq00021_f7
    SLICE_X84Y72.B5      net (fanout=2)        0.511   lcd/N7
    SLICE_X84Y72.B       Tilo                  0.086   N740
                                                       lcd/state_cmp_eq00022
    SLICE_X84Y72.A5      net (fanout=20)       0.264   lcd/state_cmp_eq0002
    SLICE_X84Y72.A       Tilo                  0.086   N740
                                                       hex_decoder/display_hex_done1
    SLICE_X80Y80.A4      net (fanout=2)        0.791   display_hex_done
    SLICE_X80Y80.A       Tilo                  0.086   cstate_FSM_FFd2
                                                       sig_disp/next_count<3>21
    SLICE_X84Y71.C6      net (fanout=6)        0.627   display_signal_done
    SLICE_X84Y71.C       Tilo                  0.086   lcd/count_temp_or000044
                                                       lcd/count_temp_or000056
    SLICE_X90Y65.SR      net (fanout=7)        0.917   lcd/count_temp_or0000
    SLICE_X90Y65.CLK     Tsrck                 0.448   lcd/count_temp<11>
                                                       lcd/count_temp_9
    -------------------------------------------------  ---------------------------
    Total                                      6.664ns (1.686ns logic, 4.978ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     74.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd/count_24 (FF)
  Destination:          lcd/count_temp_9 (FF)
  Requirement:          81.380ns
  Data Path Delay:      6.609ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.556 - 0.560)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lcd/count_24 to lcd/count_temp_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y67.AQ      Tcko                  0.375   lcd/count<24>
                                                       lcd/count_24
    SLICE_X89Y65.C2      net (fanout=5)        0.787   lcd/count<24>
    SLICE_X89Y65.C       Tilo                  0.086   lcd/count<11>
                                                       lcd/state_cmp_eq00001
    SLICE_X84Y67.B3      net (fanout=4)        0.663   lcd/N6
    SLICE_X84Y67.B       Tilo                  0.086   lcd/state_cmp_eq0001
                                                       lcd/state_cmp_eq0001110
    SLICE_X87Y67.AX      net (fanout=7)        0.449   lcd/N5
    SLICE_X87Y67.AMUX    Taxa                  0.261   lcd/state_cmp_eq000110
                                                       lcd/state_cmp_eq00021_f7
    SLICE_X84Y72.B5      net (fanout=2)        0.511   lcd/N7
    SLICE_X84Y72.B       Tilo                  0.086   N740
                                                       lcd/state_cmp_eq00022
    SLICE_X84Y72.A5      net (fanout=20)       0.264   lcd/state_cmp_eq0002
    SLICE_X84Y72.A       Tilo                  0.086   N740
                                                       hex_decoder/display_hex_done1
    SLICE_X80Y80.A4      net (fanout=2)        0.791   display_hex_done
    SLICE_X80Y80.A       Tilo                  0.086   cstate_FSM_FFd2
                                                       sig_disp/next_count<3>21
    SLICE_X84Y71.C6      net (fanout=6)        0.627   display_signal_done
    SLICE_X84Y71.C       Tilo                  0.086   lcd/count_temp_or000044
                                                       lcd/count_temp_or000056
    SLICE_X90Y65.SR      net (fanout=7)        0.917   lcd/count_temp_or0000
    SLICE_X90Y65.CLK     Tsrck                 0.448   lcd/count_temp<11>
                                                       lcd/count_temp_9
    -------------------------------------------------  ---------------------------
    Total                                      6.609ns (1.600ns logic, 5.009ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     74.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd/count_20 (FF)
  Destination:          lcd/count_temp_9 (FF)
  Requirement:          81.380ns
  Data Path Delay:      6.577ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.556 - 0.560)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lcd/count_20 to lcd/count_temp_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y67.AQ      Tcko                  0.396   lcd/count<23>
                                                       lcd/count_20
    SLICE_X89Y65.C1      net (fanout=5)        0.734   lcd/count<20>
    SLICE_X89Y65.C       Tilo                  0.086   lcd/count<11>
                                                       lcd/state_cmp_eq00001
    SLICE_X84Y67.B3      net (fanout=4)        0.663   lcd/N6
    SLICE_X84Y67.B       Tilo                  0.086   lcd/state_cmp_eq0001
                                                       lcd/state_cmp_eq0001110
    SLICE_X87Y67.AX      net (fanout=7)        0.449   lcd/N5
    SLICE_X87Y67.AMUX    Taxa                  0.261   lcd/state_cmp_eq000110
                                                       lcd/state_cmp_eq00021_f7
    SLICE_X84Y72.B5      net (fanout=2)        0.511   lcd/N7
    SLICE_X84Y72.B       Tilo                  0.086   N740
                                                       lcd/state_cmp_eq00022
    SLICE_X84Y72.A5      net (fanout=20)       0.264   lcd/state_cmp_eq0002
    SLICE_X84Y72.A       Tilo                  0.086   N740
                                                       hex_decoder/display_hex_done1
    SLICE_X80Y80.A4      net (fanout=2)        0.791   display_hex_done
    SLICE_X80Y80.A       Tilo                  0.086   cstate_FSM_FFd2
                                                       sig_disp/next_count<3>21
    SLICE_X84Y71.C6      net (fanout=6)        0.627   display_signal_done
    SLICE_X84Y71.C       Tilo                  0.086   lcd/count_temp_or000044
                                                       lcd/count_temp_or000056
    SLICE_X90Y65.SR      net (fanout=7)        0.917   lcd/count_temp_or0000
    SLICE_X90Y65.CLK     Tsrck                 0.448   lcd/count_temp<11>
                                                       lcd/count_temp_9
    -------------------------------------------------  ---------------------------
    Total                                      6.577ns (1.621ns logic, 4.956ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ac97_bitclk = PERIOD TIMEGRP "ac97_bitclk" 12.288 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point lcd/count_22 (SLICE_X88Y67.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.378ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd/count_temp_22 (FF)
  Destination:          lcd/count_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (0.560 - 0.542)
  Source Clock:         ac97_bitclk_BUFGP rising at 81.380ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: lcd/count_temp_22 to lcd/count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y68.CQ      Tcko                  0.345   lcd/count_temp<23>
                                                       lcd/count_temp_22
    SLICE_X88Y67.CX      net (fanout=2)        0.245   lcd/count_temp<22>
    SLICE_X88Y67.CLK     Tckdi       (-Th)     0.194   lcd/count<23>
                                                       lcd/count_22
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.151ns logic, 0.245ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point lcd/count_18 (SLICE_X88Y66.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd/count_temp_18 (FF)
  Destination:          lcd/count_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.565 - 0.548)
  Source Clock:         ac97_bitclk_BUFGP rising at 81.380ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: lcd/count_temp_18 to lcd/count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y67.CQ      Tcko                  0.345   lcd/count_temp<19>
                                                       lcd/count_temp_18
    SLICE_X88Y66.CX      net (fanout=2)        0.245   lcd/count_temp<18>
    SLICE_X88Y66.CLK     Tckdi       (-Th)     0.194   lcd/count<19>
                                                       lcd/count_18
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.151ns logic, 0.245ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point lcd/count_4 (SLICE_X88Y64.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.384ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd/count_temp_4 (FF)
  Destination:          lcd/count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.572 - 0.559)
  Source Clock:         ac97_bitclk_BUFGP rising at 81.380ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: lcd/count_temp_4 to lcd/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y64.AQ      Tcko                  0.345   lcd/count_temp<7>
                                                       lcd/count_temp_4
    SLICE_X88Y64.AX      net (fanout=2)        0.251   lcd/count_temp<4>
    SLICE_X88Y64.CLK     Tckdi       (-Th)     0.199   lcd/count<7>
                                                       lcd/count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.146ns logic, 0.251ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ac97_bitclk = PERIOD TIMEGRP "ac97_bitclk" 12.288 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 79.158ns (period - min period limit)
  Period: 81.380ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B/CLKAL
  Logical resource: br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B/CLKAL
  Location pin: RAMB36_X2Y17.CLKARDCLKL
  Clock network: ac97_bitclk_BUFGP
--------------------------------------------------------------------------------
Slack: 79.158ns (period - min period limit)
  Period: 81.380ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B/CLKAU
  Logical resource: br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B/CLKAU
  Location pin: RAMB36_X2Y17.CLKARDCLKU
  Clock network: ac97_bitclk_BUFGP
--------------------------------------------------------------------------------
Slack: 79.158ns (period - min period limit)
  Period: 81.380ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B/CLKAL
  Logical resource: br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B/CLKAL
  Location pin: RAMB36_X3Y16.CLKARDCLKL
  Clock network: ac97_bitclk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ac97_bitclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bitclk    |    6.763|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7633 paths, 0 nets, and 757 connections

Design statistics:
   Minimum period:   6.763ns{1}   (Maximum frequency: 147.863MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Nov 03 20:32:58 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 443 MB



