// Seed: 2251269991
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  module_2();
endmodule
module module_1 (
    input  tri1 id_0,
    output tri1 id_1,
    input  wor  id_2
);
  wire id_4;
  final $display(id_2);
  module_0(
      id_4, id_4, id_4
  );
endmodule
module module_2;
  id_2(
      .id_0(id_1), .id_1(id_1), .id_2(id_1), .id_3(id_1), .id_4(id_1)
  );
  wire id_3 = id_3;
  assign id_2 = id_2;
endmodule
