{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581588100027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581588100053 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 13 18:01:39 2020 " "Processing started: Thu Feb 13 18:01:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581588100053 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581588100053 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdram_final -c sdram_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_final -c sdram_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581588100053 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581588100796 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581588100797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg_num.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seg_num.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seg_num " "Found entity 1: Seg_num" {  } { { "src/Seg_num.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/Seg_num.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581588115275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581588115275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/multi_5bits.v 1 1 " "Found 1 design units, including 1 entities, in source file src/multi_5bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 multi_5bits_pipelining " "Found entity 1: multi_5bits_pipelining" {  } { { "src/multi_5bits.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/multi_5bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581588115279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581588115279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/function_select.v 1 1 " "Found 1 design units, including 1 entities, in source file src/function_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 Function_select " "Found entity 1: Function_select" {  } { { "src/Function_select.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/Function_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581588115282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581588115282 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Adder.v(12) " "Verilog HDL information at Adder.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "src/Adder.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/Adder.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1581588115285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "src/Adder.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581588115286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581588115286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file src/bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bin2BCD " "Found entity 1: Bin2BCD" {  } { { "src/Bin2BCD.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/Bin2BCD.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581588115290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581588115290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_ctrl_top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_ctrl_top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_ctrl_top_tb " "Found entity 1: sdr_ctrl_top_tb" {  } { { "sdr_ctrl_top_tb.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/sdr_ctrl_top_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581588115293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581588115293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdr_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdr_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_top " "Found entity 1: sdr_top" {  } { { "src/sdr_top.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581588115297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581588115297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdr_test.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdr_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_test " "Found entity 1: sdr_test" {  } { { "src/sdr_test.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581588115301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581588115301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdr_fifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdr_fifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_fifo_ctrl " "Found entity 1: sdr_fifo_ctrl" {  } { { "src/sdr_fifo_ctrl.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_fifo_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581588115305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581588115305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdr_data.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdr_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data " "Found entity 1: sdr_data" {  } { { "src/sdr_data.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581588115310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581588115310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdr_ctrl_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdr_ctrl_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_ctrl_top " "Found entity 1: sdr_ctrl_top" {  } { { "src/sdr_ctrl_top.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_ctrl_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581588115314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581588115314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdr_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdr_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_ctrl " "Found entity 1: sdr_ctrl" {  } { { "src/sdr_ctrl.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581588115319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581588115319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_controller " "Found entity 1: sdr_controller" {  } { { "src/sdr_controller.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581588115323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581588115323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_cmd " "Found entity 1: sdr_cmd" {  } { { "src/sdr_cmd.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_cmd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581588115329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581588115329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/para.v 0 0 " "Found 0 design units, including 0 entities, in source file src/para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581588115331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 wr_fifo " "Found entity 1: wr_fifo" {  } { { "ipcore/wr_fifo.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/ipcore/wr_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581588115335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581588115335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/sdr_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/sdr_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_pll " "Found entity 1: sdr_pll" {  } { { "ipcore/sdr_pll.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/ipcore/sdr_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581588115339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581588115339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rd_fifo " "Found entity 1: rd_fifo" {  } { { "ipcore/rd_fifo.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/ipcore/rd_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581588115343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581588115343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ipcore/pll.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/ipcore/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581588115348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581588115348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seg " "Found entity 1: Seg" {  } { { "src/Seg.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581588115351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581588115351 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "outpu sdr_ctrl_top.v(10) " "Verilog HDL error at sdr_ctrl_top.v(10): object \"outpu\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "src/sdr_ctrl_top.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_ctrl_top.v" 10 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1581588115354 ""}
{ "Error" "EVRFX_VERI_NONVARIABLE_ASSIGNMENT" "sdr_cke sdr_ctrl_top.v(90) " "Verilog HDL error at sdr_ctrl_top.v(90): value must not be assigned to nonvariable \"sdr_cke\"" {  } { { "src/sdr_ctrl_top.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_ctrl_top.v" 90 0 0 } }  } 0 10049 "Verilog HDL error at %2!s!: value must not be assigned to nonvariable \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581588115411 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/output_files/sdram_final.map.smsg " "Generated suppressed messages file F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/output_files/sdram_final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581588115466 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581588115529 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 13 18:01:55 2020 " "Processing ended: Thu Feb 13 18:01:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581588115529 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581588115529 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581588115529 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581588115529 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581588116169 ""}
