

================================================================
== Vivado HLS Report for 'aes_ha'
================================================================
* Date:           Mon Jul 10 15:16:26 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        aes_ha_basic_prj
* Solution:       sol3
* Product family: spartan7
* Target device:  xc7s15-ftgb196-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.132|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  200|  207|  200|  207|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Cipher_label0  |   91|   91|        10|          -|          -|     9|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 126
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 109 102 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 92 
102 --> 109 103 
103 --> 109 104 
104 --> 109 105 
105 --> 109 106 
106 --> 109 107 
107 --> 109 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%ctx_RoundKey = alloca [176 x i8], align 1" [hls/basic/aes_ha.c:11]   --->   Operation 127 'alloca' 'ctx_RoundKey' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%ctx_Iv = alloca [16 x i8], align 1" [hls/basic/aes_ha.c:11]   --->   Operation 128 'alloca' 'ctx_Iv' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%key_addr_12 = getelementptr [16 x i8]* %key, i64 0, i64 12" [c_src/aes.c:191->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 129 'getelementptr' 'key_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [2/2] (1.76ns)   --->   "%key_load_12 = load i8* %key_addr_12, align 1" [c_src/aes.c:191->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 130 'load' 'key_load_12' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 131 [1/2] (1.76ns)   --->   "%key_load_12 = load i8* %key_addr_12, align 1" [c_src/aes.c:191->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 131 'load' 'key_load_12' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%key_addr_13 = getelementptr [16 x i8]* %key, i64 0, i64 13" [c_src/aes.c:192->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 132 'getelementptr' 'key_addr_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [2/2] (1.76ns)   --->   "%key_load_13 = load i8* %key_addr_13, align 1" [c_src/aes.c:192->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 133 'load' 'key_load_13' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 134 [1/2] (1.76ns)   --->   "%key_load_13 = load i8* %key_addr_13, align 1" [c_src/aes.c:192->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 134 'load' 'key_load_13' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%key_addr_14 = getelementptr [16 x i8]* %key, i64 0, i64 14" [c_src/aes.c:193->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 135 'getelementptr' 'key_addr_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [2/2] (1.76ns)   --->   "%key_load_14 = load i8* %key_addr_14, align 1" [c_src/aes.c:193->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 136 'load' 'key_load_14' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_12 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 12" [c_src/aes.c:191->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 137 'getelementptr' 'ctx_RoundKey_addr_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (2.77ns)   --->   "store i8 %key_load_12, i8* %ctx_RoundKey_addr_12, align 1" [c_src/aes.c:191->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 138 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_13 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 13" [c_src/aes.c:192->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 139 'getelementptr' 'ctx_RoundKey_addr_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (2.77ns)   --->   "store i8 %key_load_13, i8* %ctx_RoundKey_addr_13, align 1" [c_src/aes.c:192->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 140 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 141 [1/2] (1.76ns)   --->   "%key_load_14 = load i8* %key_addr_14, align 1" [c_src/aes.c:193->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 141 'load' 'key_load_14' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%key_addr_15 = getelementptr [16 x i8]* %key, i64 0, i64 15" [c_src/aes.c:194->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 142 'getelementptr' 'key_addr_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [2/2] (1.76ns)   --->   "%key_load_15 = load i8* %key_addr_15, align 1" [c_src/aes.c:194->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 143 'load' 'key_load_15' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 4.54>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%key_addr = getelementptr [16 x i8]* %key, i64 0, i64 0" [c_src/aes.c:191->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 144 'getelementptr' 'key_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [2/2] (1.76ns)   --->   "%key_load = load i8* %key_addr, align 1" [c_src/aes.c:191->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 145 'load' 'key_load' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_14 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 14" [c_src/aes.c:193->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 146 'getelementptr' 'ctx_RoundKey_addr_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (2.77ns)   --->   "store i8 %key_load_14, i8* %ctx_RoundKey_addr_14, align 1" [c_src/aes.c:193->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 147 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 148 [1/2] (1.76ns)   --->   "%key_load_15 = load i8* %key_addr_15, align 1" [c_src/aes.c:194->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 148 'load' 'key_load_15' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_15 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 15" [c_src/aes.c:194->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 149 'getelementptr' 'ctx_RoundKey_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (2.77ns)   --->   "store i8 %key_load_15, i8* %ctx_RoundKey_addr_15, align 1" [c_src/aes.c:194->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 150 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i8 %key_load_13 to i64" [c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 151 'zext' 'zext_ln225' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%sbox_addr = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln225" [c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 152 'getelementptr' 'sbox_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [2/2] (2.77ns)   --->   "%sbox_load = load i8* %sbox_addr, align 1" [c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 153 'load' 'sbox_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 6 <SV = 5> <Delay = 6.33>
ST_6 : Operation 154 [1/2] (1.76ns)   --->   "%key_load = load i8* %key_addr, align 1" [c_src/aes.c:191->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 154 'load' 'key_load' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 0" [c_src/aes.c:191->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 155 'getelementptr' 'ctx_RoundKey_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (2.77ns)   --->   "store i8 %key_load, i8* %ctx_RoundKey_addr, align 1" [c_src/aes.c:191->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 156 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%key_addr_1 = getelementptr [16 x i8]* %key, i64 0, i64 1" [c_src/aes.c:192->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 157 'getelementptr' 'key_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [2/2] (1.76ns)   --->   "%key_load_1 = load i8* %key_addr_1, align 1" [c_src/aes.c:192->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 158 'load' 'key_load_1' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 159 [1/2] (2.77ns)   --->   "%sbox_load = load i8* %sbox_addr, align 1" [c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 159 'load' 'sbox_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln226 = zext i8 %key_load_14 to i64" [c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 160 'zext' 'zext_ln226' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%sbox_addr_1 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln226" [c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 161 'getelementptr' 'sbox_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 162 [2/2] (2.77ns)   --->   "%sbox_load_1 = load i8* %sbox_addr_1, align 1" [c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 162 'load' 'sbox_load_1' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246)   --->   "%xor_ln246_40 = xor i8 %key_load, 1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 163 'xor' 'xor_ln246_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (0.79ns) (out node of the LUT)   --->   "%xor_ln246 = xor i8 %xor_ln246_40, %sbox_load" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 164 'xor' 'xor_ln246' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_16 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 16" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 165 'getelementptr' 'ctx_RoundKey_addr_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (2.77ns)   --->   "store i8 %xor_ln246, i8* %ctx_RoundKey_addr_16, align 1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 166 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 6.33>
ST_7 : Operation 167 [1/2] (1.76ns)   --->   "%key_load_1 = load i8* %key_addr_1, align 1" [c_src/aes.c:192->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 167 'load' 'key_load_1' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_1 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 1" [c_src/aes.c:192->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 168 'getelementptr' 'ctx_RoundKey_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (2.77ns)   --->   "store i8 %key_load_1, i8* %ctx_RoundKey_addr_1, align 1" [c_src/aes.c:192->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 169 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%key_addr_2 = getelementptr [16 x i8]* %key, i64 0, i64 2" [c_src/aes.c:193->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 170 'getelementptr' 'key_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 171 [2/2] (1.76ns)   --->   "%key_load_2 = load i8* %key_addr_2, align 1" [c_src/aes.c:193->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 171 'load' 'key_load_2' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 172 [1/2] (2.77ns)   --->   "%sbox_load_1 = load i8* %sbox_addr_1, align 1" [c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 172 'load' 'sbox_load_1' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln227 = zext i8 %key_load_15 to i64" [c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 173 'zext' 'zext_ln227' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%sbox_addr_2 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln227" [c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 174 'getelementptr' 'sbox_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 175 [2/2] (2.77ns)   --->   "%sbox_load_2 = load i8* %sbox_addr_2, align 1" [c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 175 'load' 'sbox_load_2' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 176 [1/1] (0.79ns)   --->   "%xor_ln247 = xor i8 %sbox_load_1, %key_load_1" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 176 'xor' 'xor_ln247' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_17 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 17" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 177 'getelementptr' 'ctx_RoundKey_addr_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (2.77ns)   --->   "store i8 %xor_ln247, i8* %ctx_RoundKey_addr_17, align 1" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 178 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 6.33>
ST_8 : Operation 179 [1/2] (1.76ns)   --->   "%key_load_2 = load i8* %key_addr_2, align 1" [c_src/aes.c:193->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 179 'load' 'key_load_2' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_2 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 2" [c_src/aes.c:193->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 180 'getelementptr' 'ctx_RoundKey_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 181 [1/1] (2.77ns)   --->   "store i8 %key_load_2, i8* %ctx_RoundKey_addr_2, align 1" [c_src/aes.c:193->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 181 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%key_addr_3 = getelementptr [16 x i8]* %key, i64 0, i64 3" [c_src/aes.c:194->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 182 'getelementptr' 'key_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 183 [2/2] (1.76ns)   --->   "%key_load_3 = load i8* %key_addr_3, align 1" [c_src/aes.c:194->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 183 'load' 'key_load_3' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 184 [1/2] (2.77ns)   --->   "%sbox_load_2 = load i8* %sbox_addr_2, align 1" [c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 184 'load' 'sbox_load_2' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln228 = zext i8 %key_load_12 to i64" [c_src/aes.c:228->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 185 'zext' 'zext_ln228' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%sbox_addr_3 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln228" [c_src/aes.c:228->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 186 'getelementptr' 'sbox_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 187 [2/2] (2.77ns)   --->   "%sbox_load_3 = load i8* %sbox_addr_3, align 1" [c_src/aes.c:228->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 187 'load' 'sbox_load_3' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 188 [1/1] (0.79ns)   --->   "%xor_ln248 = xor i8 %sbox_load_2, %key_load_2" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 188 'xor' 'xor_ln248' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_18 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 18" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 189 'getelementptr' 'ctx_RoundKey_addr_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (2.77ns)   --->   "store i8 %xor_ln248, i8* %ctx_RoundKey_addr_18, align 1" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 190 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 6.33>
ST_9 : Operation 191 [1/2] (1.76ns)   --->   "%key_load_3 = load i8* %key_addr_3, align 1" [c_src/aes.c:194->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 191 'load' 'key_load_3' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_3 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 3" [c_src/aes.c:194->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 192 'getelementptr' 'ctx_RoundKey_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 193 [1/1] (2.77ns)   --->   "store i8 %key_load_3, i8* %ctx_RoundKey_addr_3, align 1" [c_src/aes.c:194->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 193 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%key_addr_4 = getelementptr [16 x i8]* %key, i64 0, i64 4" [c_src/aes.c:191->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 194 'getelementptr' 'key_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 195 [2/2] (1.76ns)   --->   "%key_load_4 = load i8* %key_addr_4, align 1" [c_src/aes.c:191->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 195 'load' 'key_load_4' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 196 [1/2] (2.77ns)   --->   "%sbox_load_3 = load i8* %sbox_addr_3, align 1" [c_src/aes.c:228->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 196 'load' 'sbox_load_3' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 197 [1/1] (0.79ns)   --->   "%xor_ln249 = xor i8 %sbox_load_3, %key_load_3" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 197 'xor' 'xor_ln249' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_19 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 19" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 198 'getelementptr' 'ctx_RoundKey_addr_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 199 [1/1] (2.77ns)   --->   "store i8 %xor_ln249, i8* %ctx_RoundKey_addr_19, align 1" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 199 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 10 <SV = 9> <Delay = 5.33>
ST_10 : Operation 200 [1/2] (1.76ns)   --->   "%key_load_4 = load i8* %key_addr_4, align 1" [c_src/aes.c:191->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 200 'load' 'key_load_4' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_4 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 4" [c_src/aes.c:191->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 201 'getelementptr' 'ctx_RoundKey_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (2.77ns)   --->   "store i8 %key_load_4, i8* %ctx_RoundKey_addr_4, align 1" [c_src/aes.c:191->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 202 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%key_addr_5 = getelementptr [16 x i8]* %key, i64 0, i64 5" [c_src/aes.c:192->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 203 'getelementptr' 'key_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 204 [2/2] (1.76ns)   --->   "%key_load_5 = load i8* %key_addr_5, align 1" [c_src/aes.c:192->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 204 'load' 'key_load_5' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 205 [1/1] (0.79ns)   --->   "%xor_ln246_1 = xor i8 %key_load_4, %xor_ln246" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 205 'xor' 'xor_ln246_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_20 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 20" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 206 'getelementptr' 'ctx_RoundKey_addr_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 207 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_1, i8* %ctx_RoundKey_addr_20, align 1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 207 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 11 <SV = 10> <Delay = 5.33>
ST_11 : Operation 208 [1/2] (1.76ns)   --->   "%key_load_5 = load i8* %key_addr_5, align 1" [c_src/aes.c:192->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 208 'load' 'key_load_5' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_5 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 5" [c_src/aes.c:192->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 209 'getelementptr' 'ctx_RoundKey_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (2.77ns)   --->   "store i8 %key_load_5, i8* %ctx_RoundKey_addr_5, align 1" [c_src/aes.c:192->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 210 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 211 [1/1] (0.00ns)   --->   "%key_addr_6 = getelementptr [16 x i8]* %key, i64 0, i64 6" [c_src/aes.c:193->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 211 'getelementptr' 'key_addr_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 212 [2/2] (1.76ns)   --->   "%key_load_6 = load i8* %key_addr_6, align 1" [c_src/aes.c:193->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 212 'load' 'key_load_6' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 213 [1/1] (0.79ns)   --->   "%xor_ln247_1 = xor i8 %key_load_5, %xor_ln247" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 213 'xor' 'xor_ln247_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 214 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_21 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 21" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 214 'getelementptr' 'ctx_RoundKey_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 215 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_1, i8* %ctx_RoundKey_addr_21, align 1" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 215 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 12 <SV = 11> <Delay = 5.33>
ST_12 : Operation 216 [1/2] (1.76ns)   --->   "%key_load_6 = load i8* %key_addr_6, align 1" [c_src/aes.c:193->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 216 'load' 'key_load_6' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_6 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 6" [c_src/aes.c:193->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 217 'getelementptr' 'ctx_RoundKey_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 218 [1/1] (2.77ns)   --->   "store i8 %key_load_6, i8* %ctx_RoundKey_addr_6, align 1" [c_src/aes.c:193->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 218 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 219 [1/1] (0.00ns)   --->   "%key_addr_7 = getelementptr [16 x i8]* %key, i64 0, i64 7" [c_src/aes.c:194->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 219 'getelementptr' 'key_addr_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 220 [2/2] (1.76ns)   --->   "%key_load_7 = load i8* %key_addr_7, align 1" [c_src/aes.c:194->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 220 'load' 'key_load_7' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 221 [1/1] (0.79ns)   --->   "%xor_ln248_1 = xor i8 %key_load_6, %xor_ln248" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 221 'xor' 'xor_ln248_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 222 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_22 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 22" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 222 'getelementptr' 'ctx_RoundKey_addr_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 223 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_1, i8* %ctx_RoundKey_addr_22, align 1" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 223 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 13 <SV = 12> <Delay = 5.33>
ST_13 : Operation 224 [1/2] (1.76ns)   --->   "%key_load_7 = load i8* %key_addr_7, align 1" [c_src/aes.c:194->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 224 'load' 'key_load_7' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 225 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_7 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 7" [c_src/aes.c:194->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 225 'getelementptr' 'ctx_RoundKey_addr_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 226 [1/1] (2.77ns)   --->   "store i8 %key_load_7, i8* %ctx_RoundKey_addr_7, align 1" [c_src/aes.c:194->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 226 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 227 [1/1] (0.00ns)   --->   "%key_addr_8 = getelementptr [16 x i8]* %key, i64 0, i64 8" [c_src/aes.c:191->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 227 'getelementptr' 'key_addr_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 228 [2/2] (1.76ns)   --->   "%key_load_8 = load i8* %key_addr_8, align 1" [c_src/aes.c:191->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 228 'load' 'key_load_8' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 229 [1/1] (0.79ns)   --->   "%xor_ln249_1 = xor i8 %key_load_7, %xor_ln249" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 229 'xor' 'xor_ln249_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 230 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_23 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 23" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 230 'getelementptr' 'ctx_RoundKey_addr_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 231 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_1, i8* %ctx_RoundKey_addr_23, align 1" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 231 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 14 <SV = 13> <Delay = 5.33>
ST_14 : Operation 232 [1/2] (1.76ns)   --->   "%key_load_8 = load i8* %key_addr_8, align 1" [c_src/aes.c:191->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 232 'load' 'key_load_8' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 233 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_8 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 8" [c_src/aes.c:191->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 233 'getelementptr' 'ctx_RoundKey_addr_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 234 [1/1] (2.77ns)   --->   "store i8 %key_load_8, i8* %ctx_RoundKey_addr_8, align 1" [c_src/aes.c:191->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 234 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 235 [1/1] (0.00ns)   --->   "%key_addr_9 = getelementptr [16 x i8]* %key, i64 0, i64 9" [c_src/aes.c:192->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 235 'getelementptr' 'key_addr_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 236 [2/2] (1.76ns)   --->   "%key_load_9 = load i8* %key_addr_9, align 1" [c_src/aes.c:192->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 236 'load' 'key_load_9' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 237 [1/1] (0.79ns)   --->   "%xor_ln246_2 = xor i8 %key_load_8, %xor_ln246_1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 237 'xor' 'xor_ln246_2' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 238 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_24 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 24" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 238 'getelementptr' 'ctx_RoundKey_addr_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 239 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_2, i8* %ctx_RoundKey_addr_24, align 1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 239 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 15 <SV = 14> <Delay = 5.33>
ST_15 : Operation 240 [1/2] (1.76ns)   --->   "%key_load_9 = load i8* %key_addr_9, align 1" [c_src/aes.c:192->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 240 'load' 'key_load_9' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 241 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_9 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 9" [c_src/aes.c:192->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 241 'getelementptr' 'ctx_RoundKey_addr_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 242 [1/1] (2.77ns)   --->   "store i8 %key_load_9, i8* %ctx_RoundKey_addr_9, align 1" [c_src/aes.c:192->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 242 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 243 [1/1] (0.00ns)   --->   "%key_addr_10 = getelementptr [16 x i8]* %key, i64 0, i64 10" [c_src/aes.c:193->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 243 'getelementptr' 'key_addr_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 244 [2/2] (1.76ns)   --->   "%key_load_10 = load i8* %key_addr_10, align 1" [c_src/aes.c:193->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 244 'load' 'key_load_10' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 245 [1/1] (0.79ns)   --->   "%xor_ln247_2 = xor i8 %key_load_9, %xor_ln247_1" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 245 'xor' 'xor_ln247_2' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 246 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_25 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 25" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 246 'getelementptr' 'ctx_RoundKey_addr_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 247 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_2, i8* %ctx_RoundKey_addr_25, align 1" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 247 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 16 <SV = 15> <Delay = 5.33>
ST_16 : Operation 248 [1/2] (1.76ns)   --->   "%key_load_10 = load i8* %key_addr_10, align 1" [c_src/aes.c:193->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 248 'load' 'key_load_10' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 249 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_10 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 10" [c_src/aes.c:193->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 249 'getelementptr' 'ctx_RoundKey_addr_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 250 [1/1] (2.77ns)   --->   "store i8 %key_load_10, i8* %ctx_RoundKey_addr_10, align 1" [c_src/aes.c:193->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 250 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 251 [1/1] (0.00ns)   --->   "%key_addr_11 = getelementptr [16 x i8]* %key, i64 0, i64 11" [c_src/aes.c:194->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 251 'getelementptr' 'key_addr_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 252 [2/2] (1.76ns)   --->   "%key_load_11 = load i8* %key_addr_11, align 1" [c_src/aes.c:194->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 252 'load' 'key_load_11' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 253 [1/1] (0.79ns)   --->   "%xor_ln248_2 = xor i8 %key_load_10, %xor_ln248_1" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 253 'xor' 'xor_ln248_2' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 254 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_26 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 26" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 254 'getelementptr' 'ctx_RoundKey_addr_26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 255 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_2, i8* %ctx_RoundKey_addr_26, align 1" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 255 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 17 <SV = 16> <Delay = 5.33>
ST_17 : Operation 256 [1/2] (1.76ns)   --->   "%key_load_11 = load i8* %key_addr_11, align 1" [c_src/aes.c:194->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 256 'load' 'key_load_11' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 257 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_11 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 11" [c_src/aes.c:194->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 257 'getelementptr' 'ctx_RoundKey_addr_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 258 [1/1] (2.77ns)   --->   "store i8 %key_load_11, i8* %ctx_RoundKey_addr_11, align 1" [c_src/aes.c:194->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 258 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 259 [1/1] (0.79ns)   --->   "%xor_ln249_2 = xor i8 %key_load_11, %xor_ln249_1" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 259 'xor' 'xor_ln249_2' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 260 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_27 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 27" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 260 'getelementptr' 'ctx_RoundKey_addr_27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 261 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_2, i8* %ctx_RoundKey_addr_27, align 1" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 261 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 18 <SV = 17> <Delay = 3.56>
ST_18 : Operation 262 [1/1] (0.79ns)   --->   "%xor_ln246_3 = xor i8 %key_load_12, %xor_ln246_2" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 262 'xor' 'xor_ln246_3' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 263 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_28 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 28" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 263 'getelementptr' 'ctx_RoundKey_addr_28' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 264 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_3, i8* %ctx_RoundKey_addr_28, align 1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 264 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 265 [1/1] (0.79ns)   --->   "%xor_ln247_3 = xor i8 %key_load_13, %xor_ln247_2" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 265 'xor' 'xor_ln247_3' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 266 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_29 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 29" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 266 'getelementptr' 'ctx_RoundKey_addr_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 267 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_3, i8* %ctx_RoundKey_addr_29, align 1" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 267 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 19 <SV = 18> <Delay = 3.56>
ST_19 : Operation 268 [1/1] (0.79ns)   --->   "%xor_ln248_3 = xor i8 %key_load_14, %xor_ln248_2" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 268 'xor' 'xor_ln248_3' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 269 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_30 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 30" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 269 'getelementptr' 'ctx_RoundKey_addr_30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 270 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_3, i8* %ctx_RoundKey_addr_30, align 1" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 270 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_19 : Operation 271 [1/1] (0.79ns)   --->   "%xor_ln249_3 = xor i8 %key_load_15, %xor_ln249_2" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 271 'xor' 'xor_ln249_3' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 272 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_31 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 31" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 272 'getelementptr' 'ctx_RoundKey_addr_31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 273 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_3, i8* %ctx_RoundKey_addr_31, align 1" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 273 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_19 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln225_1 = zext i8 %xor_ln247_3 to i64" [c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 274 'zext' 'zext_ln225_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 275 [1/1] (0.00ns)   --->   "%sbox_addr_4 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln225_1" [c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 275 'getelementptr' 'sbox_addr_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 276 [2/2] (2.77ns)   --->   "%sbox_load_4 = load i8* %sbox_addr_4, align 1" [c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 276 'load' 'sbox_load_4' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln226_1 = zext i8 %xor_ln248_3 to i64" [c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 277 'zext' 'zext_ln226_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 278 [1/1] (0.00ns)   --->   "%sbox_addr_5 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln226_1" [c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 278 'getelementptr' 'sbox_addr_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 279 [2/2] (2.77ns)   --->   "%sbox_load_5 = load i8* %sbox_addr_5, align 1" [c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 279 'load' 'sbox_load_5' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 20 <SV = 19> <Delay = 7.13>
ST_20 : Operation 280 [1/2] (2.77ns)   --->   "%sbox_load_4 = load i8* %sbox_addr_4, align 1" [c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 280 'load' 'sbox_load_4' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 281 [1/2] (2.77ns)   --->   "%sbox_load_5 = load i8* %sbox_addr_5, align 1" [c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 281 'load' 'sbox_load_5' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln227_1 = zext i8 %xor_ln249_3 to i64" [c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 282 'zext' 'zext_ln227_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 283 [1/1] (0.00ns)   --->   "%sbox_addr_6 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln227_1" [c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 283 'getelementptr' 'sbox_addr_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 284 [2/2] (2.77ns)   --->   "%sbox_load_6 = load i8* %sbox_addr_6, align 1" [c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 284 'load' 'sbox_load_6' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln228_1 = zext i8 %xor_ln246_3 to i64" [c_src/aes.c:228->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 285 'zext' 'zext_ln228_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 286 [1/1] (0.00ns)   --->   "%sbox_addr_7 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln228_1" [c_src/aes.c:228->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 286 'getelementptr' 'sbox_addr_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 287 [2/2] (2.77ns)   --->   "%sbox_load_7 = load i8* %sbox_addr_7, align 1" [c_src/aes.c:228->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 287 'load' 'sbox_load_7' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 288 [1/1] (0.79ns)   --->   "%xor_ln231 = xor i8 %sbox_load_4, 2" [c_src/aes.c:231->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 288 'xor' 'xor_ln231' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 289 [1/1] (0.79ns)   --->   "%xor_ln246_4 = xor i8 %xor_ln231, %xor_ln246" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 289 'xor' 'xor_ln246_4' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 290 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_32 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 32" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 290 'getelementptr' 'ctx_RoundKey_addr_32' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 291 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_4, i8* %ctx_RoundKey_addr_32, align 1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 291 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_20 : Operation 292 [1/1] (0.79ns)   --->   "%xor_ln247_4 = xor i8 %sbox_load_5, %xor_ln247" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 292 'xor' 'xor_ln247_4' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 293 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_33 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 33" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 293 'getelementptr' 'ctx_RoundKey_addr_33' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 294 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_4, i8* %ctx_RoundKey_addr_33, align 1" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 294 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 21 <SV = 20> <Delay = 6.33>
ST_21 : Operation 295 [1/2] (2.77ns)   --->   "%sbox_load_6 = load i8* %sbox_addr_6, align 1" [c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 295 'load' 'sbox_load_6' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_21 : Operation 296 [1/2] (2.77ns)   --->   "%sbox_load_7 = load i8* %sbox_addr_7, align 1" [c_src/aes.c:228->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 296 'load' 'sbox_load_7' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_21 : Operation 297 [1/1] (0.79ns)   --->   "%xor_ln248_4 = xor i8 %sbox_load_6, %xor_ln248" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 297 'xor' 'xor_ln248_4' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 298 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_34 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 34" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 298 'getelementptr' 'ctx_RoundKey_addr_34' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 299 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_4, i8* %ctx_RoundKey_addr_34, align 1" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 299 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_21 : Operation 300 [1/1] (0.79ns)   --->   "%xor_ln249_4 = xor i8 %sbox_load_7, %xor_ln249" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 300 'xor' 'xor_ln249_4' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 301 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_35 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 35" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 301 'getelementptr' 'ctx_RoundKey_addr_35' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 302 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_4, i8* %ctx_RoundKey_addr_35, align 1" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 302 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 22 <SV = 21> <Delay = 3.56>
ST_22 : Operation 303 [1/1] (0.79ns)   --->   "%xor_ln246_5 = xor i8 %key_load_4, %xor_ln231" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 303 'xor' 'xor_ln246_5' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 304 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_36 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 36" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 304 'getelementptr' 'ctx_RoundKey_addr_36' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 305 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_5, i8* %ctx_RoundKey_addr_36, align 1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 305 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_22 : Operation 306 [1/1] (0.79ns)   --->   "%xor_ln247_5 = xor i8 %sbox_load_5, %key_load_5" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 306 'xor' 'xor_ln247_5' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 307 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_37 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 37" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 307 'getelementptr' 'ctx_RoundKey_addr_37' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 308 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_5, i8* %ctx_RoundKey_addr_37, align 1" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 308 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 23 <SV = 22> <Delay = 3.56>
ST_23 : Operation 309 [1/1] (0.79ns)   --->   "%xor_ln248_5 = xor i8 %sbox_load_6, %key_load_6" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 309 'xor' 'xor_ln248_5' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 310 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_38 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 38" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 310 'getelementptr' 'ctx_RoundKey_addr_38' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 311 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_5, i8* %ctx_RoundKey_addr_38, align 1" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 311 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_23 : Operation 312 [1/1] (0.79ns)   --->   "%xor_ln249_5 = xor i8 %sbox_load_7, %key_load_7" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 312 'xor' 'xor_ln249_5' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 313 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_39 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 39" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 313 'getelementptr' 'ctx_RoundKey_addr_39' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 314 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_5, i8* %ctx_RoundKey_addr_39, align 1" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 314 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 24 <SV = 23> <Delay = 3.56>
ST_24 : Operation 315 [1/1] (0.79ns)   --->   "%xor_ln246_6 = xor i8 %xor_ln246_5, %xor_ln246_2" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 315 'xor' 'xor_ln246_6' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 316 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_40 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 40" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 316 'getelementptr' 'ctx_RoundKey_addr_40' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 317 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_6, i8* %ctx_RoundKey_addr_40, align 1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 317 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 318 [1/1] (0.79ns)   --->   "%xor_ln247_6 = xor i8 %xor_ln247_5, %xor_ln247_2" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 318 'xor' 'xor_ln247_6' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 319 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_41 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 41" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 319 'getelementptr' 'ctx_RoundKey_addr_41' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 320 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_6, i8* %ctx_RoundKey_addr_41, align 1" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 320 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 25 <SV = 24> <Delay = 3.56>
ST_25 : Operation 321 [1/1] (0.79ns)   --->   "%xor_ln248_6 = xor i8 %xor_ln248_5, %xor_ln248_2" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 321 'xor' 'xor_ln248_6' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 322 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_42 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 42" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 322 'getelementptr' 'ctx_RoundKey_addr_42' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 323 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_6, i8* %ctx_RoundKey_addr_42, align 1" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 323 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 324 [1/1] (0.79ns)   --->   "%xor_ln249_6 = xor i8 %xor_ln249_5, %xor_ln249_2" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 324 'xor' 'xor_ln249_6' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 325 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_43 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 43" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 325 'getelementptr' 'ctx_RoundKey_addr_43' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 326 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_6, i8* %ctx_RoundKey_addr_43, align 1" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 326 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 26 <SV = 25> <Delay = 3.56>
ST_26 : Operation 327 [1/1] (0.79ns)   --->   "%xor_ln246_7 = xor i8 %key_load_12, %xor_ln246_5" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 327 'xor' 'xor_ln246_7' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 328 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_44 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 44" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 328 'getelementptr' 'ctx_RoundKey_addr_44' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 329 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_7, i8* %ctx_RoundKey_addr_44, align 1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 329 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_26 : Operation 330 [1/1] (0.79ns)   --->   "%xor_ln247_7 = xor i8 %key_load_13, %xor_ln247_5" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 330 'xor' 'xor_ln247_7' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 331 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_45 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 45" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 331 'getelementptr' 'ctx_RoundKey_addr_45' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 332 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_7, i8* %ctx_RoundKey_addr_45, align 1" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 332 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 27 <SV = 26> <Delay = 3.56>
ST_27 : Operation 333 [1/1] (0.79ns)   --->   "%xor_ln248_7 = xor i8 %key_load_14, %xor_ln248_5" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 333 'xor' 'xor_ln248_7' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 334 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_46 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 46" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 334 'getelementptr' 'ctx_RoundKey_addr_46' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 335 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_7, i8* %ctx_RoundKey_addr_46, align 1" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 335 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_27 : Operation 336 [1/1] (0.79ns)   --->   "%xor_ln249_7 = xor i8 %key_load_15, %xor_ln249_5" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 336 'xor' 'xor_ln249_7' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 337 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_47 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 47" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 337 'getelementptr' 'ctx_RoundKey_addr_47' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 338 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_7, i8* %ctx_RoundKey_addr_47, align 1" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 338 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_27 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln225_2 = zext i8 %xor_ln247_7 to i64" [c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 339 'zext' 'zext_ln225_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 340 [1/1] (0.00ns)   --->   "%sbox_addr_8 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln225_2" [c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 340 'getelementptr' 'sbox_addr_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 341 [2/2] (2.77ns)   --->   "%sbox_load_8 = load i8* %sbox_addr_8, align 1" [c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 341 'load' 'sbox_load_8' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_27 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln226_2 = zext i8 %xor_ln248_7 to i64" [c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 342 'zext' 'zext_ln226_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 343 [1/1] (0.00ns)   --->   "%sbox_addr_9 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln226_2" [c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 343 'getelementptr' 'sbox_addr_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 344 [2/2] (2.77ns)   --->   "%sbox_load_9 = load i8* %sbox_addr_9, align 1" [c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 344 'load' 'sbox_load_9' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 28 <SV = 27> <Delay = 6.33>
ST_28 : Operation 345 [1/2] (2.77ns)   --->   "%sbox_load_8 = load i8* %sbox_addr_8, align 1" [c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 345 'load' 'sbox_load_8' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_28 : Operation 346 [1/2] (2.77ns)   --->   "%sbox_load_9 = load i8* %sbox_addr_9, align 1" [c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 346 'load' 'sbox_load_9' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_28 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln227_2 = zext i8 %xor_ln249_7 to i64" [c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 347 'zext' 'zext_ln227_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 348 [1/1] (0.00ns)   --->   "%sbox_addr_10 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln227_2" [c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 348 'getelementptr' 'sbox_addr_10' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 349 [2/2] (2.77ns)   --->   "%sbox_load_10 = load i8* %sbox_addr_10, align 1" [c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 349 'load' 'sbox_load_10' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_28 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln228_2 = zext i8 %xor_ln246_7 to i64" [c_src/aes.c:228->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 350 'zext' 'zext_ln228_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 351 [1/1] (0.00ns)   --->   "%sbox_addr_11 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln228_2" [c_src/aes.c:228->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 351 'getelementptr' 'sbox_addr_11' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 352 [2/2] (2.77ns)   --->   "%sbox_load_11 = load i8* %sbox_addr_11, align 1" [c_src/aes.c:228->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 352 'load' 'sbox_load_11' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_28 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246_8)   --->   "%xor_ln246_41 = xor i8 %xor_ln246_4, 4" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 353 'xor' 'xor_ln246_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 354 [1/1] (0.79ns) (out node of the LUT)   --->   "%xor_ln246_8 = xor i8 %xor_ln246_41, %sbox_load_8" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 354 'xor' 'xor_ln246_8' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 355 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_48 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 48" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 355 'getelementptr' 'ctx_RoundKey_addr_48' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 356 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_8, i8* %ctx_RoundKey_addr_48, align 1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 356 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_28 : Operation 357 [1/1] (0.79ns)   --->   "%xor_ln247_8 = xor i8 %sbox_load_9, %xor_ln247_4" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 357 'xor' 'xor_ln247_8' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 358 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_49 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 49" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 358 'getelementptr' 'ctx_RoundKey_addr_49' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 359 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_8, i8* %ctx_RoundKey_addr_49, align 1" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 359 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 29 <SV = 28> <Delay = 6.33>
ST_29 : Operation 360 [1/2] (2.77ns)   --->   "%sbox_load_10 = load i8* %sbox_addr_10, align 1" [c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 360 'load' 'sbox_load_10' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_29 : Operation 361 [1/2] (2.77ns)   --->   "%sbox_load_11 = load i8* %sbox_addr_11, align 1" [c_src/aes.c:228->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 361 'load' 'sbox_load_11' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_29 : Operation 362 [1/1] (0.79ns)   --->   "%xor_ln248_8 = xor i8 %sbox_load_10, %xor_ln248_4" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 362 'xor' 'xor_ln248_8' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 363 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_50 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 50" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 363 'getelementptr' 'ctx_RoundKey_addr_50' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 364 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_8, i8* %ctx_RoundKey_addr_50, align 1" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 364 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_29 : Operation 365 [1/1] (0.79ns)   --->   "%xor_ln249_8 = xor i8 %sbox_load_11, %xor_ln249_4" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 365 'xor' 'xor_ln249_8' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 366 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_51 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 51" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 366 'getelementptr' 'ctx_RoundKey_addr_51' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 367 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_8, i8* %ctx_RoundKey_addr_51, align 1" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 367 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 30 <SV = 29> <Delay = 3.56>
ST_30 : Operation 368 [1/1] (0.79ns)   --->   "%xor_ln246_9 = xor i8 %xor_ln246_8, %xor_ln246_5" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 368 'xor' 'xor_ln246_9' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 369 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_52 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 52" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 369 'getelementptr' 'ctx_RoundKey_addr_52' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 370 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_9, i8* %ctx_RoundKey_addr_52, align 1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 370 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_30 : Operation 371 [1/1] (0.79ns)   --->   "%xor_ln247_9 = xor i8 %xor_ln247_8, %xor_ln247_5" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 371 'xor' 'xor_ln247_9' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 372 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_53 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 53" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 372 'getelementptr' 'ctx_RoundKey_addr_53' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 373 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_9, i8* %ctx_RoundKey_addr_53, align 1" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 373 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 31 <SV = 30> <Delay = 3.56>
ST_31 : Operation 374 [1/1] (0.79ns)   --->   "%xor_ln248_9 = xor i8 %xor_ln248_8, %xor_ln248_5" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 374 'xor' 'xor_ln248_9' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 375 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_54 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 54" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 375 'getelementptr' 'ctx_RoundKey_addr_54' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 376 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_9, i8* %ctx_RoundKey_addr_54, align 1" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 376 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_31 : Operation 377 [1/1] (0.79ns)   --->   "%xor_ln249_9 = xor i8 %xor_ln249_8, %xor_ln249_5" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 377 'xor' 'xor_ln249_9' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 378 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_55 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 55" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 378 'getelementptr' 'ctx_RoundKey_addr_55' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 379 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_9, i8* %ctx_RoundKey_addr_55, align 1" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 379 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 32 <SV = 31> <Delay = 3.56>
ST_32 : Operation 380 [1/1] (0.79ns)   --->   "%xor_ln246_10 = xor i8 %xor_ln246_8, %xor_ln246_2" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 380 'xor' 'xor_ln246_10' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 381 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_56 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 56" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 381 'getelementptr' 'ctx_RoundKey_addr_56' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 382 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_10, i8* %ctx_RoundKey_addr_56, align 1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 382 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_32 : Operation 383 [1/1] (0.79ns)   --->   "%xor_ln247_10 = xor i8 %xor_ln247_8, %xor_ln247_2" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 383 'xor' 'xor_ln247_10' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 384 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_57 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 57" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 384 'getelementptr' 'ctx_RoundKey_addr_57' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 385 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_10, i8* %ctx_RoundKey_addr_57, align 1" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 385 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 33 <SV = 32> <Delay = 3.56>
ST_33 : Operation 386 [1/1] (0.79ns)   --->   "%xor_ln248_10 = xor i8 %xor_ln248_8, %xor_ln248_2" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 386 'xor' 'xor_ln248_10' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 387 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_58 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 58" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 387 'getelementptr' 'ctx_RoundKey_addr_58' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 388 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_10, i8* %ctx_RoundKey_addr_58, align 1" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 388 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_33 : Operation 389 [1/1] (0.79ns)   --->   "%xor_ln249_10 = xor i8 %xor_ln249_8, %xor_ln249_2" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 389 'xor' 'xor_ln249_10' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 390 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_59 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 59" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 390 'getelementptr' 'ctx_RoundKey_addr_59' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 391 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_10, i8* %ctx_RoundKey_addr_59, align 1" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 391 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 34 <SV = 33> <Delay = 3.56>
ST_34 : Operation 392 [1/1] (0.79ns)   --->   "%xor_ln246_11 = xor i8 %xor_ln246_10, %xor_ln246_7" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 392 'xor' 'xor_ln246_11' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 393 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_60 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 60" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 393 'getelementptr' 'ctx_RoundKey_addr_60' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 394 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_11, i8* %ctx_RoundKey_addr_60, align 1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 394 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_34 : Operation 395 [1/1] (0.79ns)   --->   "%xor_ln247_11 = xor i8 %xor_ln247_10, %xor_ln247_7" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 395 'xor' 'xor_ln247_11' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 396 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_61 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 61" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 396 'getelementptr' 'ctx_RoundKey_addr_61' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 397 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_11, i8* %ctx_RoundKey_addr_61, align 1" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 397 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 35 <SV = 34> <Delay = 3.56>
ST_35 : Operation 398 [1/1] (0.79ns)   --->   "%xor_ln248_11 = xor i8 %xor_ln248_10, %xor_ln248_7" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 398 'xor' 'xor_ln248_11' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 399 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_62 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 62" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 399 'getelementptr' 'ctx_RoundKey_addr_62' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 400 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_11, i8* %ctx_RoundKey_addr_62, align 1" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 400 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_35 : Operation 401 [1/1] (0.79ns)   --->   "%xor_ln249_11 = xor i8 %xor_ln249_10, %xor_ln249_7" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 401 'xor' 'xor_ln249_11' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 402 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_63 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 63" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 402 'getelementptr' 'ctx_RoundKey_addr_63' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 403 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_11, i8* %ctx_RoundKey_addr_63, align 1" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 403 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_35 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln225_3 = zext i8 %xor_ln247_11 to i64" [c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 404 'zext' 'zext_ln225_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 405 [1/1] (0.00ns)   --->   "%sbox_addr_12 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln225_3" [c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 405 'getelementptr' 'sbox_addr_12' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 406 [2/2] (2.77ns)   --->   "%sbox_load_12 = load i8* %sbox_addr_12, align 1" [c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 406 'load' 'sbox_load_12' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_35 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln226_3 = zext i8 %xor_ln248_11 to i64" [c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 407 'zext' 'zext_ln226_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 408 [1/1] (0.00ns)   --->   "%sbox_addr_13 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln226_3" [c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 408 'getelementptr' 'sbox_addr_13' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 409 [2/2] (2.77ns)   --->   "%sbox_load_13 = load i8* %sbox_addr_13, align 1" [c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 409 'load' 'sbox_load_13' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 36 <SV = 35> <Delay = 7.13>
ST_36 : Operation 410 [1/2] (2.77ns)   --->   "%sbox_load_12 = load i8* %sbox_addr_12, align 1" [c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 410 'load' 'sbox_load_12' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_36 : Operation 411 [1/2] (2.77ns)   --->   "%sbox_load_13 = load i8* %sbox_addr_13, align 1" [c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 411 'load' 'sbox_load_13' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_36 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln227_3 = zext i8 %xor_ln249_11 to i64" [c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 412 'zext' 'zext_ln227_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 413 [1/1] (0.00ns)   --->   "%sbox_addr_14 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln227_3" [c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 413 'getelementptr' 'sbox_addr_14' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 414 [2/2] (2.77ns)   --->   "%sbox_load_14 = load i8* %sbox_addr_14, align 1" [c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 414 'load' 'sbox_load_14' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_36 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln228_3 = zext i8 %xor_ln246_11 to i64" [c_src/aes.c:228->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 415 'zext' 'zext_ln228_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 416 [1/1] (0.00ns)   --->   "%sbox_addr_15 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln228_3" [c_src/aes.c:228->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 416 'getelementptr' 'sbox_addr_15' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 417 [2/2] (2.77ns)   --->   "%sbox_load_15 = load i8* %sbox_addr_15, align 1" [c_src/aes.c:228->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 417 'load' 'sbox_load_15' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_36 : Operation 418 [1/1] (0.79ns)   --->   "%xor_ln231_1 = xor i8 %sbox_load_12, 8" [c_src/aes.c:231->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 418 'xor' 'xor_ln231_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 419 [1/1] (0.79ns)   --->   "%xor_ln246_12 = xor i8 %xor_ln231_1, %xor_ln246_8" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 419 'xor' 'xor_ln246_12' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 420 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_64 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 64" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 420 'getelementptr' 'ctx_RoundKey_addr_64' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 421 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_12, i8* %ctx_RoundKey_addr_64, align 1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 421 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_36 : Operation 422 [1/1] (0.79ns)   --->   "%xor_ln247_12 = xor i8 %sbox_load_13, %xor_ln247_8" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 422 'xor' 'xor_ln247_12' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 423 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_65 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 65" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 423 'getelementptr' 'ctx_RoundKey_addr_65' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 424 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_12, i8* %ctx_RoundKey_addr_65, align 1" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 424 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 37 <SV = 36> <Delay = 6.33>
ST_37 : Operation 425 [1/2] (2.77ns)   --->   "%sbox_load_14 = load i8* %sbox_addr_14, align 1" [c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 425 'load' 'sbox_load_14' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_37 : Operation 426 [1/2] (2.77ns)   --->   "%sbox_load_15 = load i8* %sbox_addr_15, align 1" [c_src/aes.c:228->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 426 'load' 'sbox_load_15' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_37 : Operation 427 [1/1] (0.79ns)   --->   "%xor_ln248_12 = xor i8 %sbox_load_14, %xor_ln248_8" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 427 'xor' 'xor_ln248_12' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 428 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_66 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 66" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 428 'getelementptr' 'ctx_RoundKey_addr_66' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 429 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_12, i8* %ctx_RoundKey_addr_66, align 1" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 429 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_37 : Operation 430 [1/1] (0.79ns)   --->   "%xor_ln249_12 = xor i8 %sbox_load_15, %xor_ln249_8" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 430 'xor' 'xor_ln249_12' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 431 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_67 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 67" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 431 'getelementptr' 'ctx_RoundKey_addr_67' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 432 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_12, i8* %ctx_RoundKey_addr_67, align 1" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 432 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 38 <SV = 37> <Delay = 3.56>
ST_38 : Operation 433 [1/1] (0.79ns)   --->   "%xor_ln246_13 = xor i8 %xor_ln231_1, %xor_ln246_5" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 433 'xor' 'xor_ln246_13' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 434 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_68 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 68" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 434 'getelementptr' 'ctx_RoundKey_addr_68' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 435 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_13, i8* %ctx_RoundKey_addr_68, align 1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 435 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_38 : Operation 436 [1/1] (0.79ns)   --->   "%xor_ln247_13 = xor i8 %sbox_load_13, %xor_ln247_5" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 436 'xor' 'xor_ln247_13' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 437 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_69 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 69" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 437 'getelementptr' 'ctx_RoundKey_addr_69' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 438 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_13, i8* %ctx_RoundKey_addr_69, align 1" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 438 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 39 <SV = 38> <Delay = 3.56>
ST_39 : Operation 439 [1/1] (0.79ns)   --->   "%xor_ln248_13 = xor i8 %sbox_load_14, %xor_ln248_5" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 439 'xor' 'xor_ln248_13' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 440 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_70 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 70" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 440 'getelementptr' 'ctx_RoundKey_addr_70' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 441 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_13, i8* %ctx_RoundKey_addr_70, align 1" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 441 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_39 : Operation 442 [1/1] (0.79ns)   --->   "%xor_ln249_13 = xor i8 %sbox_load_15, %xor_ln249_5" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 442 'xor' 'xor_ln249_13' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 443 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_71 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 71" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 443 'getelementptr' 'ctx_RoundKey_addr_71' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 444 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_13, i8* %ctx_RoundKey_addr_71, align 1" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 444 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 40 <SV = 39> <Delay = 3.56>
ST_40 : Operation 445 [1/1] (0.79ns)   --->   "%xor_ln246_14 = xor i8 %xor_ln246_13, %xor_ln246_10" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 445 'xor' 'xor_ln246_14' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 446 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_72 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 72" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 446 'getelementptr' 'ctx_RoundKey_addr_72' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 447 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_14, i8* %ctx_RoundKey_addr_72, align 1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 447 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_40 : Operation 448 [1/1] (0.79ns)   --->   "%xor_ln247_14 = xor i8 %xor_ln247_13, %xor_ln247_10" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 448 'xor' 'xor_ln247_14' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 449 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_73 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 73" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 449 'getelementptr' 'ctx_RoundKey_addr_73' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 450 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_14, i8* %ctx_RoundKey_addr_73, align 1" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 450 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 41 <SV = 40> <Delay = 3.56>
ST_41 : Operation 451 [1/1] (0.79ns)   --->   "%xor_ln248_14 = xor i8 %xor_ln248_13, %xor_ln248_10" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 451 'xor' 'xor_ln248_14' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 452 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_74 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 74" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 452 'getelementptr' 'ctx_RoundKey_addr_74' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 453 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_14, i8* %ctx_RoundKey_addr_74, align 1" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 453 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_41 : Operation 454 [1/1] (0.79ns)   --->   "%xor_ln249_14 = xor i8 %xor_ln249_13, %xor_ln249_10" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 454 'xor' 'xor_ln249_14' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 455 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_75 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 75" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 455 'getelementptr' 'ctx_RoundKey_addr_75' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 456 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_14, i8* %ctx_RoundKey_addr_75, align 1" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 456 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 42 <SV = 41> <Delay = 3.56>
ST_42 : Operation 457 [1/1] (0.79ns)   --->   "%xor_ln246_15 = xor i8 %key_load_12, %xor_ln231_1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 457 'xor' 'xor_ln246_15' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 458 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_76 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 76" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 458 'getelementptr' 'ctx_RoundKey_addr_76' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 459 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_15, i8* %ctx_RoundKey_addr_76, align 1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 459 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_42 : Operation 460 [1/1] (0.79ns)   --->   "%xor_ln247_15 = xor i8 %sbox_load_13, %key_load_13" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 460 'xor' 'xor_ln247_15' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 461 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_77 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 77" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 461 'getelementptr' 'ctx_RoundKey_addr_77' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 462 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_15, i8* %ctx_RoundKey_addr_77, align 1" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 462 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 43 <SV = 42> <Delay = 3.56>
ST_43 : Operation 463 [1/1] (0.79ns)   --->   "%xor_ln248_15 = xor i8 %sbox_load_14, %key_load_14" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 463 'xor' 'xor_ln248_15' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 464 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_78 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 78" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 464 'getelementptr' 'ctx_RoundKey_addr_78' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 465 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_15, i8* %ctx_RoundKey_addr_78, align 1" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 465 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_43 : Operation 466 [1/1] (0.79ns)   --->   "%xor_ln249_15 = xor i8 %sbox_load_15, %key_load_15" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 466 'xor' 'xor_ln249_15' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 467 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_79 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 79" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 467 'getelementptr' 'ctx_RoundKey_addr_79' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 468 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_15, i8* %ctx_RoundKey_addr_79, align 1" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 468 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_43 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln225_4 = zext i8 %xor_ln247_15 to i64" [c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 469 'zext' 'zext_ln225_4' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 470 [1/1] (0.00ns)   --->   "%sbox_addr_16 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln225_4" [c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 470 'getelementptr' 'sbox_addr_16' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 471 [2/2] (2.77ns)   --->   "%sbox_load_16 = load i8* %sbox_addr_16, align 1" [c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 471 'load' 'sbox_load_16' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_43 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln226_4 = zext i8 %xor_ln248_15 to i64" [c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 472 'zext' 'zext_ln226_4' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 473 [1/1] (0.00ns)   --->   "%sbox_addr_17 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln226_4" [c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 473 'getelementptr' 'sbox_addr_17' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 474 [2/2] (2.77ns)   --->   "%sbox_load_17 = load i8* %sbox_addr_17, align 1" [c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 474 'load' 'sbox_load_17' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 44 <SV = 43> <Delay = 6.33>
ST_44 : Operation 475 [1/2] (2.77ns)   --->   "%sbox_load_16 = load i8* %sbox_addr_16, align 1" [c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 475 'load' 'sbox_load_16' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_44 : Operation 476 [1/2] (2.77ns)   --->   "%sbox_load_17 = load i8* %sbox_addr_17, align 1" [c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 476 'load' 'sbox_load_17' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_44 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln227_4 = zext i8 %xor_ln249_15 to i64" [c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 477 'zext' 'zext_ln227_4' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 478 [1/1] (0.00ns)   --->   "%sbox_addr_18 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln227_4" [c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 478 'getelementptr' 'sbox_addr_18' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 479 [2/2] (2.77ns)   --->   "%sbox_load_18 = load i8* %sbox_addr_18, align 1" [c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 479 'load' 'sbox_load_18' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_44 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln228_4 = zext i8 %xor_ln246_15 to i64" [c_src/aes.c:228->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 480 'zext' 'zext_ln228_4' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 481 [1/1] (0.00ns)   --->   "%sbox_addr_19 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln228_4" [c_src/aes.c:228->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 481 'getelementptr' 'sbox_addr_19' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 482 [2/2] (2.77ns)   --->   "%sbox_load_19 = load i8* %sbox_addr_19, align 1" [c_src/aes.c:228->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 482 'load' 'sbox_load_19' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_44 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246_16)   --->   "%xor_ln246_42 = xor i8 %xor_ln246_12, 16" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 483 'xor' 'xor_ln246_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 484 [1/1] (0.79ns) (out node of the LUT)   --->   "%xor_ln246_16 = xor i8 %xor_ln246_42, %sbox_load_16" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 484 'xor' 'xor_ln246_16' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 485 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_80 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 80" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 485 'getelementptr' 'ctx_RoundKey_addr_80' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 486 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_16, i8* %ctx_RoundKey_addr_80, align 1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 486 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_44 : Operation 487 [1/1] (0.79ns)   --->   "%xor_ln247_16 = xor i8 %sbox_load_17, %xor_ln247_12" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 487 'xor' 'xor_ln247_16' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 488 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_81 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 81" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 488 'getelementptr' 'ctx_RoundKey_addr_81' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 489 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_16, i8* %ctx_RoundKey_addr_81, align 1" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 489 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 45 <SV = 44> <Delay = 6.33>
ST_45 : Operation 490 [1/2] (2.77ns)   --->   "%sbox_load_18 = load i8* %sbox_addr_18, align 1" [c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 490 'load' 'sbox_load_18' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_45 : Operation 491 [1/2] (2.77ns)   --->   "%sbox_load_19 = load i8* %sbox_addr_19, align 1" [c_src/aes.c:228->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 491 'load' 'sbox_load_19' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_45 : Operation 492 [1/1] (0.79ns)   --->   "%xor_ln248_16 = xor i8 %sbox_load_18, %xor_ln248_12" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 492 'xor' 'xor_ln248_16' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 493 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_82 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 82" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 493 'getelementptr' 'ctx_RoundKey_addr_82' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 494 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_16, i8* %ctx_RoundKey_addr_82, align 1" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 494 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_45 : Operation 495 [1/1] (0.79ns)   --->   "%xor_ln249_16 = xor i8 %sbox_load_19, %xor_ln249_12" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 495 'xor' 'xor_ln249_16' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 496 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_83 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 83" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 496 'getelementptr' 'ctx_RoundKey_addr_83' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 497 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_16, i8* %ctx_RoundKey_addr_83, align 1" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 497 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 46 <SV = 45> <Delay = 3.56>
ST_46 : Operation 498 [1/1] (0.79ns)   --->   "%xor_ln246_17 = xor i8 %xor_ln246_16, %xor_ln246_13" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 498 'xor' 'xor_ln246_17' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 499 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_84 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 84" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 499 'getelementptr' 'ctx_RoundKey_addr_84' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 500 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_17, i8* %ctx_RoundKey_addr_84, align 1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 500 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_46 : Operation 501 [1/1] (0.79ns)   --->   "%xor_ln247_17 = xor i8 %xor_ln247_16, %xor_ln247_13" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 501 'xor' 'xor_ln247_17' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 502 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_85 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 85" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 502 'getelementptr' 'ctx_RoundKey_addr_85' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 503 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_17, i8* %ctx_RoundKey_addr_85, align 1" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 503 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 47 <SV = 46> <Delay = 3.56>
ST_47 : Operation 504 [1/1] (0.79ns)   --->   "%xor_ln248_17 = xor i8 %xor_ln248_16, %xor_ln248_13" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 504 'xor' 'xor_ln248_17' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 505 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_86 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 86" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 505 'getelementptr' 'ctx_RoundKey_addr_86' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 506 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_17, i8* %ctx_RoundKey_addr_86, align 1" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 506 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_47 : Operation 507 [1/1] (0.79ns)   --->   "%xor_ln249_17 = xor i8 %xor_ln249_16, %xor_ln249_13" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 507 'xor' 'xor_ln249_17' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 508 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_87 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 87" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 508 'getelementptr' 'ctx_RoundKey_addr_87' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 509 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_17, i8* %ctx_RoundKey_addr_87, align 1" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 509 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 48 <SV = 47> <Delay = 3.56>
ST_48 : Operation 510 [1/1] (0.79ns)   --->   "%xor_ln246_18 = xor i8 %xor_ln246_16, %xor_ln246_10" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 510 'xor' 'xor_ln246_18' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 511 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_88 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 88" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 511 'getelementptr' 'ctx_RoundKey_addr_88' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 512 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_18, i8* %ctx_RoundKey_addr_88, align 1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 512 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_48 : Operation 513 [1/1] (0.79ns)   --->   "%xor_ln247_18 = xor i8 %xor_ln247_16, %xor_ln247_10" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 513 'xor' 'xor_ln247_18' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 514 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_89 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 89" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 514 'getelementptr' 'ctx_RoundKey_addr_89' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 515 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_18, i8* %ctx_RoundKey_addr_89, align 1" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 515 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 49 <SV = 48> <Delay = 3.56>
ST_49 : Operation 516 [1/1] (0.79ns)   --->   "%xor_ln248_18 = xor i8 %xor_ln248_16, %xor_ln248_10" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 516 'xor' 'xor_ln248_18' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 517 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_90 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 90" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 517 'getelementptr' 'ctx_RoundKey_addr_90' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 518 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_18, i8* %ctx_RoundKey_addr_90, align 1" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 518 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_49 : Operation 519 [1/1] (0.79ns)   --->   "%xor_ln249_18 = xor i8 %xor_ln249_16, %xor_ln249_10" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 519 'xor' 'xor_ln249_18' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 520 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_91 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 91" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 520 'getelementptr' 'ctx_RoundKey_addr_91' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 521 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_18, i8* %ctx_RoundKey_addr_91, align 1" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 521 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 50 <SV = 49> <Delay = 3.56>
ST_50 : Operation 522 [1/1] (0.79ns)   --->   "%xor_ln246_19 = xor i8 %xor_ln246_18, %xor_ln246_15" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 522 'xor' 'xor_ln246_19' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 523 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_92 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 92" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 523 'getelementptr' 'ctx_RoundKey_addr_92' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 524 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_19, i8* %ctx_RoundKey_addr_92, align 1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 524 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_50 : Operation 525 [1/1] (0.79ns)   --->   "%xor_ln247_19 = xor i8 %xor_ln247_18, %xor_ln247_15" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 525 'xor' 'xor_ln247_19' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 526 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_93 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 93" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 526 'getelementptr' 'ctx_RoundKey_addr_93' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 527 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_19, i8* %ctx_RoundKey_addr_93, align 1" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 527 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_50 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln225_5 = zext i8 %xor_ln247_19 to i64" [c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 528 'zext' 'zext_ln225_5' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 529 [1/1] (0.00ns)   --->   "%sbox_addr_20 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln225_5" [c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 529 'getelementptr' 'sbox_addr_20' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 530 [2/2] (2.77ns)   --->   "%sbox_load_20 = load i8* %sbox_addr_20, align 1" [c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 530 'load' 'sbox_load_20' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_50 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln228_5 = zext i8 %xor_ln246_19 to i64" [c_src/aes.c:228->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 531 'zext' 'zext_ln228_5' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 532 [1/1] (0.00ns)   --->   "%sbox_addr_23 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln228_5" [c_src/aes.c:228->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 532 'getelementptr' 'sbox_addr_23' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 533 [2/2] (2.77ns)   --->   "%sbox_load_23 = load i8* %sbox_addr_23, align 1" [c_src/aes.c:228->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 533 'load' 'sbox_load_23' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 51 <SV = 50> <Delay = 4.36>
ST_51 : Operation 534 [1/1] (0.79ns)   --->   "%xor_ln248_19 = xor i8 %xor_ln248_18, %xor_ln248_15" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 534 'xor' 'xor_ln248_19' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 535 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_94 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 94" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 535 'getelementptr' 'ctx_RoundKey_addr_94' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 536 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_19, i8* %ctx_RoundKey_addr_94, align 1" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 536 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_51 : Operation 537 [1/1] (0.79ns)   --->   "%xor_ln249_19 = xor i8 %xor_ln249_18, %xor_ln249_15" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 537 'xor' 'xor_ln249_19' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 538 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_95 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 95" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 538 'getelementptr' 'ctx_RoundKey_addr_95' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 539 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_19, i8* %ctx_RoundKey_addr_95, align 1" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 539 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_51 : Operation 540 [1/2] (2.77ns)   --->   "%sbox_load_20 = load i8* %sbox_addr_20, align 1" [c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 540 'load' 'sbox_load_20' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_51 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln226_5 = zext i8 %xor_ln248_19 to i64" [c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 541 'zext' 'zext_ln226_5' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 542 [1/1] (0.00ns)   --->   "%sbox_addr_21 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln226_5" [c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 542 'getelementptr' 'sbox_addr_21' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 543 [2/2] (2.77ns)   --->   "%sbox_load_21 = load i8* %sbox_addr_21, align 1" [c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 543 'load' 'sbox_load_21' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_51 : Operation 544 [1/1] (0.00ns)   --->   "%zext_ln227_5 = zext i8 %xor_ln249_19 to i64" [c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 544 'zext' 'zext_ln227_5' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 545 [1/1] (0.00ns)   --->   "%sbox_addr_22 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln227_5" [c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 545 'getelementptr' 'sbox_addr_22' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 546 [2/2] (2.77ns)   --->   "%sbox_load_22 = load i8* %sbox_addr_22, align 1" [c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 546 'load' 'sbox_load_22' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_51 : Operation 547 [1/2] (2.77ns)   --->   "%sbox_load_23 = load i8* %sbox_addr_23, align 1" [c_src/aes.c:228->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 547 'load' 'sbox_load_23' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_51 : Operation 548 [1/1] (0.79ns)   --->   "%xor_ln231_2 = xor i8 %sbox_load_20, 32" [c_src/aes.c:231->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 548 'xor' 'xor_ln231_2' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 549 [1/1] (0.79ns)   --->   "%xor_ln246_20 = xor i8 %xor_ln231_2, %xor_ln246_16" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 549 'xor' 'xor_ln246_20' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 550 [1/1] (0.79ns)   --->   "%xor_ln249_20 = xor i8 %sbox_load_23, %xor_ln249_16" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 550 'xor' 'xor_ln249_20' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 551 [1/1] (0.79ns)   --->   "%xor_ln246_21 = xor i8 %xor_ln231_2, %xor_ln246_13" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 551 'xor' 'xor_ln246_21' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 552 [1/1] (0.79ns)   --->   "%xor_ln249_21 = xor i8 %sbox_load_23, %xor_ln249_13" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 552 'xor' 'xor_ln249_21' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.33>
ST_52 : Operation 553 [1/2] (2.77ns)   --->   "%sbox_load_21 = load i8* %sbox_addr_21, align 1" [c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 553 'load' 'sbox_load_21' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_52 : Operation 554 [1/2] (2.77ns)   --->   "%sbox_load_22 = load i8* %sbox_addr_22, align 1" [c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 554 'load' 'sbox_load_22' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_52 : Operation 555 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_96 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 96" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 555 'getelementptr' 'ctx_RoundKey_addr_96' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 556 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_20, i8* %ctx_RoundKey_addr_96, align 1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 556 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_52 : Operation 557 [1/1] (0.79ns)   --->   "%xor_ln247_20 = xor i8 %sbox_load_21, %xor_ln247_16" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 557 'xor' 'xor_ln247_20' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 558 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_97 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 97" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 558 'getelementptr' 'ctx_RoundKey_addr_97' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 559 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_20, i8* %ctx_RoundKey_addr_97, align 1" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 559 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_52 : Operation 560 [1/1] (0.79ns)   --->   "%xor_ln248_20 = xor i8 %sbox_load_22, %xor_ln248_16" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 560 'xor' 'xor_ln248_20' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 561 [1/1] (0.79ns)   --->   "%xor_ln247_21 = xor i8 %sbox_load_21, %xor_ln247_13" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 561 'xor' 'xor_ln247_21' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 562 [1/1] (0.79ns)   --->   "%xor_ln248_21 = xor i8 %sbox_load_22, %xor_ln248_13" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 562 'xor' 'xor_ln248_21' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 2.77>
ST_53 : Operation 563 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_98 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 98" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 563 'getelementptr' 'ctx_RoundKey_addr_98' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 564 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_20, i8* %ctx_RoundKey_addr_98, align 1" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 564 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_53 : Operation 565 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_99 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 99" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 565 'getelementptr' 'ctx_RoundKey_addr_99' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 566 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_20, i8* %ctx_RoundKey_addr_99, align 1" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 566 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 54 <SV = 53> <Delay = 2.77>
ST_54 : Operation 567 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_100 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 100" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 567 'getelementptr' 'ctx_RoundKey_addr_100' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 568 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_21, i8* %ctx_RoundKey_addr_100, align 1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 568 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_54 : Operation 569 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_101 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 101" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 569 'getelementptr' 'ctx_RoundKey_addr_101' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 570 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_21, i8* %ctx_RoundKey_addr_101, align 1" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 570 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 55 <SV = 54> <Delay = 2.77>
ST_55 : Operation 571 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_102 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 102" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 571 'getelementptr' 'ctx_RoundKey_addr_102' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 572 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_21, i8* %ctx_RoundKey_addr_102, align 1" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 572 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_55 : Operation 573 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_103 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 103" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 573 'getelementptr' 'ctx_RoundKey_addr_103' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 574 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_21, i8* %ctx_RoundKey_addr_103, align 1" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 574 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 56 <SV = 55> <Delay = 3.56>
ST_56 : Operation 575 [1/1] (0.79ns)   --->   "%xor_ln246_22 = xor i8 %xor_ln246_21, %xor_ln246_18" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 575 'xor' 'xor_ln246_22' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 576 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_104 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 104" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 576 'getelementptr' 'ctx_RoundKey_addr_104' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 577 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_22, i8* %ctx_RoundKey_addr_104, align 1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 577 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_56 : Operation 578 [1/1] (0.79ns)   --->   "%xor_ln247_22 = xor i8 %xor_ln247_21, %xor_ln247_18" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 578 'xor' 'xor_ln247_22' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 579 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_105 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 105" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 579 'getelementptr' 'ctx_RoundKey_addr_105' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 580 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_22, i8* %ctx_RoundKey_addr_105, align 1" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 580 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 57 <SV = 56> <Delay = 3.56>
ST_57 : Operation 581 [1/1] (0.79ns)   --->   "%xor_ln248_22 = xor i8 %xor_ln248_21, %xor_ln248_18" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 581 'xor' 'xor_ln248_22' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 582 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_106 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 106" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 582 'getelementptr' 'ctx_RoundKey_addr_106' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 583 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_22, i8* %ctx_RoundKey_addr_106, align 1" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 583 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_57 : Operation 584 [1/1] (0.79ns)   --->   "%xor_ln249_22 = xor i8 %xor_ln249_21, %xor_ln249_18" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 584 'xor' 'xor_ln249_22' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 585 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_107 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 107" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 585 'getelementptr' 'ctx_RoundKey_addr_107' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 586 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_22, i8* %ctx_RoundKey_addr_107, align 1" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 586 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 58 <SV = 57> <Delay = 3.56>
ST_58 : Operation 587 [1/1] (0.79ns)   --->   "%xor_ln246_23 = xor i8 %xor_ln246_21, %xor_ln246_15" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 587 'xor' 'xor_ln246_23' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 588 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_108 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 108" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 588 'getelementptr' 'ctx_RoundKey_addr_108' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 589 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_23, i8* %ctx_RoundKey_addr_108, align 1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 589 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_58 : Operation 590 [1/1] (0.79ns)   --->   "%xor_ln247_23 = xor i8 %xor_ln247_21, %xor_ln247_15" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 590 'xor' 'xor_ln247_23' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 591 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_109 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 109" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 591 'getelementptr' 'ctx_RoundKey_addr_109' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 592 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_23, i8* %ctx_RoundKey_addr_109, align 1" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 592 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 59 <SV = 58> <Delay = 3.56>
ST_59 : Operation 593 [1/1] (0.79ns)   --->   "%xor_ln248_23 = xor i8 %xor_ln248_21, %xor_ln248_15" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 593 'xor' 'xor_ln248_23' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 594 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_110 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 110" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 594 'getelementptr' 'ctx_RoundKey_addr_110' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 595 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_23, i8* %ctx_RoundKey_addr_110, align 1" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 595 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_59 : Operation 596 [1/1] (0.79ns)   --->   "%xor_ln249_23 = xor i8 %xor_ln249_21, %xor_ln249_15" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 596 'xor' 'xor_ln249_23' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 597 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_111 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 111" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 597 'getelementptr' 'ctx_RoundKey_addr_111' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 598 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_23, i8* %ctx_RoundKey_addr_111, align 1" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 598 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_59 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln225_6 = zext i8 %xor_ln247_23 to i64" [c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 599 'zext' 'zext_ln225_6' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 600 [1/1] (0.00ns)   --->   "%sbox_addr_24 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln225_6" [c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 600 'getelementptr' 'sbox_addr_24' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 601 [2/2] (2.77ns)   --->   "%sbox_load_24 = load i8* %sbox_addr_24, align 1" [c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 601 'load' 'sbox_load_24' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_59 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln226_6 = zext i8 %xor_ln248_23 to i64" [c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 602 'zext' 'zext_ln226_6' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 603 [1/1] (0.00ns)   --->   "%sbox_addr_25 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln226_6" [c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 603 'getelementptr' 'sbox_addr_25' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 604 [2/2] (2.77ns)   --->   "%sbox_load_25 = load i8* %sbox_addr_25, align 1" [c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 604 'load' 'sbox_load_25' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 60 <SV = 59> <Delay = 6.33>
ST_60 : Operation 605 [1/2] (2.77ns)   --->   "%sbox_load_24 = load i8* %sbox_addr_24, align 1" [c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 605 'load' 'sbox_load_24' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_60 : Operation 606 [1/2] (2.77ns)   --->   "%sbox_load_25 = load i8* %sbox_addr_25, align 1" [c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 606 'load' 'sbox_load_25' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_60 : Operation 607 [1/1] (0.00ns)   --->   "%zext_ln227_6 = zext i8 %xor_ln249_23 to i64" [c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 607 'zext' 'zext_ln227_6' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 608 [1/1] (0.00ns)   --->   "%sbox_addr_26 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln227_6" [c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 608 'getelementptr' 'sbox_addr_26' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 609 [2/2] (2.77ns)   --->   "%sbox_load_26 = load i8* %sbox_addr_26, align 1" [c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 609 'load' 'sbox_load_26' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_60 : Operation 610 [1/1] (0.00ns)   --->   "%zext_ln228_6 = zext i8 %xor_ln246_23 to i64" [c_src/aes.c:228->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 610 'zext' 'zext_ln228_6' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 611 [1/1] (0.00ns)   --->   "%sbox_addr_27 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln228_6" [c_src/aes.c:228->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 611 'getelementptr' 'sbox_addr_27' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 612 [2/2] (2.77ns)   --->   "%sbox_load_27 = load i8* %sbox_addr_27, align 1" [c_src/aes.c:228->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 612 'load' 'sbox_load_27' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_60 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246_24)   --->   "%xor_ln246_43 = xor i8 %xor_ln246_20, 64" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 613 'xor' 'xor_ln246_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 614 [1/1] (0.79ns) (out node of the LUT)   --->   "%xor_ln246_24 = xor i8 %xor_ln246_43, %sbox_load_24" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 614 'xor' 'xor_ln246_24' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 615 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_112 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 112" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 615 'getelementptr' 'ctx_RoundKey_addr_112' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 616 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_24, i8* %ctx_RoundKey_addr_112, align 1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 616 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_60 : Operation 617 [1/1] (0.79ns)   --->   "%xor_ln247_24 = xor i8 %sbox_load_25, %xor_ln247_20" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 617 'xor' 'xor_ln247_24' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 618 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_113 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 113" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 618 'getelementptr' 'ctx_RoundKey_addr_113' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 619 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_24, i8* %ctx_RoundKey_addr_113, align 1" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 619 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 61 <SV = 60> <Delay = 6.33>
ST_61 : Operation 620 [1/2] (2.77ns)   --->   "%sbox_load_26 = load i8* %sbox_addr_26, align 1" [c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 620 'load' 'sbox_load_26' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_61 : Operation 621 [1/2] (2.77ns)   --->   "%sbox_load_27 = load i8* %sbox_addr_27, align 1" [c_src/aes.c:228->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 621 'load' 'sbox_load_27' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_61 : Operation 622 [1/1] (0.79ns)   --->   "%xor_ln248_24 = xor i8 %sbox_load_26, %xor_ln248_20" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 622 'xor' 'xor_ln248_24' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 623 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_114 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 114" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 623 'getelementptr' 'ctx_RoundKey_addr_114' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 624 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_24, i8* %ctx_RoundKey_addr_114, align 1" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 624 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_61 : Operation 625 [1/1] (0.79ns)   --->   "%xor_ln249_24 = xor i8 %sbox_load_27, %xor_ln249_20" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 625 'xor' 'xor_ln249_24' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 626 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_115 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 115" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 626 'getelementptr' 'ctx_RoundKey_addr_115' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 627 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_24, i8* %ctx_RoundKey_addr_115, align 1" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 627 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 62 <SV = 61> <Delay = 3.56>
ST_62 : Operation 628 [1/1] (0.79ns)   --->   "%xor_ln246_25 = xor i8 %xor_ln246_24, %xor_ln246_21" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 628 'xor' 'xor_ln246_25' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 629 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_116 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 116" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 629 'getelementptr' 'ctx_RoundKey_addr_116' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 630 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_25, i8* %ctx_RoundKey_addr_116, align 1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 630 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_62 : Operation 631 [1/1] (0.79ns)   --->   "%xor_ln247_25 = xor i8 %xor_ln247_24, %xor_ln247_21" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 631 'xor' 'xor_ln247_25' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 632 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_117 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 117" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 632 'getelementptr' 'ctx_RoundKey_addr_117' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 633 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_25, i8* %ctx_RoundKey_addr_117, align 1" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 633 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 63 <SV = 62> <Delay = 3.56>
ST_63 : Operation 634 [1/1] (0.79ns)   --->   "%xor_ln248_25 = xor i8 %xor_ln248_24, %xor_ln248_21" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 634 'xor' 'xor_ln248_25' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 635 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_118 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 118" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 635 'getelementptr' 'ctx_RoundKey_addr_118' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 636 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_25, i8* %ctx_RoundKey_addr_118, align 1" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 636 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_63 : Operation 637 [1/1] (0.79ns)   --->   "%xor_ln249_25 = xor i8 %xor_ln249_24, %xor_ln249_21" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 637 'xor' 'xor_ln249_25' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 638 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_119 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 119" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 638 'getelementptr' 'ctx_RoundKey_addr_119' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 639 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_25, i8* %ctx_RoundKey_addr_119, align 1" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 639 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 64 <SV = 63> <Delay = 3.56>
ST_64 : Operation 640 [1/1] (0.79ns)   --->   "%xor_ln246_26 = xor i8 %xor_ln246_24, %xor_ln246_18" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 640 'xor' 'xor_ln246_26' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 641 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_120 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 120" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 641 'getelementptr' 'ctx_RoundKey_addr_120' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 642 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_26, i8* %ctx_RoundKey_addr_120, align 1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 642 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_64 : Operation 643 [1/1] (0.79ns)   --->   "%xor_ln247_26 = xor i8 %xor_ln247_24, %xor_ln247_18" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 643 'xor' 'xor_ln247_26' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 644 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_121 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 121" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 644 'getelementptr' 'ctx_RoundKey_addr_121' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 645 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_26, i8* %ctx_RoundKey_addr_121, align 1" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 645 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 65 <SV = 64> <Delay = 3.56>
ST_65 : Operation 646 [1/1] (0.79ns)   --->   "%xor_ln248_26 = xor i8 %xor_ln248_24, %xor_ln248_18" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 646 'xor' 'xor_ln248_26' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 647 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_122 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 122" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 647 'getelementptr' 'ctx_RoundKey_addr_122' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 648 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_26, i8* %ctx_RoundKey_addr_122, align 1" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 648 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_65 : Operation 649 [1/1] (0.79ns)   --->   "%xor_ln249_26 = xor i8 %xor_ln249_24, %xor_ln249_18" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 649 'xor' 'xor_ln249_26' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 650 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_123 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 123" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 650 'getelementptr' 'ctx_RoundKey_addr_123' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 651 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_26, i8* %ctx_RoundKey_addr_123, align 1" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 651 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 66 <SV = 65> <Delay = 3.56>
ST_66 : Operation 652 [1/1] (0.79ns)   --->   "%xor_ln246_27 = xor i8 %xor_ln246_26, %xor_ln246_23" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 652 'xor' 'xor_ln246_27' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 653 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_124 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 124" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 653 'getelementptr' 'ctx_RoundKey_addr_124' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 654 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_27, i8* %ctx_RoundKey_addr_124, align 1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 654 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_66 : Operation 655 [1/1] (0.79ns)   --->   "%xor_ln247_27 = xor i8 %xor_ln247_26, %xor_ln247_23" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 655 'xor' 'xor_ln247_27' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 656 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_125 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 125" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 656 'getelementptr' 'ctx_RoundKey_addr_125' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 657 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_27, i8* %ctx_RoundKey_addr_125, align 1" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 657 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_66 : Operation 658 [1/1] (0.00ns)   --->   "%zext_ln225_7 = zext i8 %xor_ln247_27 to i64" [c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 658 'zext' 'zext_ln225_7' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 659 [1/1] (0.00ns)   --->   "%sbox_addr_28 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln225_7" [c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 659 'getelementptr' 'sbox_addr_28' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 660 [2/2] (2.77ns)   --->   "%sbox_load_28 = load i8* %sbox_addr_28, align 1" [c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 660 'load' 'sbox_load_28' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_66 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln228_7 = zext i8 %xor_ln246_27 to i64" [c_src/aes.c:228->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 661 'zext' 'zext_ln228_7' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 662 [1/1] (0.00ns)   --->   "%sbox_addr_31 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln228_7" [c_src/aes.c:228->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 662 'getelementptr' 'sbox_addr_31' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 663 [2/2] (2.77ns)   --->   "%sbox_load_31 = load i8* %sbox_addr_31, align 1" [c_src/aes.c:228->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 663 'load' 'sbox_load_31' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 67 <SV = 66> <Delay = 4.36>
ST_67 : Operation 664 [1/1] (0.79ns)   --->   "%xor_ln248_27 = xor i8 %xor_ln248_26, %xor_ln248_23" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 664 'xor' 'xor_ln248_27' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 665 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_126 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 126" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 665 'getelementptr' 'ctx_RoundKey_addr_126' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 666 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_27, i8* %ctx_RoundKey_addr_126, align 1" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 666 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_67 : Operation 667 [1/1] (0.79ns)   --->   "%xor_ln249_27 = xor i8 %xor_ln249_26, %xor_ln249_23" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 667 'xor' 'xor_ln249_27' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 668 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_127 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 127" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 668 'getelementptr' 'ctx_RoundKey_addr_127' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 669 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_27, i8* %ctx_RoundKey_addr_127, align 1" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 669 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_67 : Operation 670 [1/2] (2.77ns)   --->   "%sbox_load_28 = load i8* %sbox_addr_28, align 1" [c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 670 'load' 'sbox_load_28' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_67 : Operation 671 [1/1] (0.00ns)   --->   "%zext_ln226_7 = zext i8 %xor_ln248_27 to i64" [c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 671 'zext' 'zext_ln226_7' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 672 [1/1] (0.00ns)   --->   "%sbox_addr_29 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln226_7" [c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 672 'getelementptr' 'sbox_addr_29' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 673 [2/2] (2.77ns)   --->   "%sbox_load_29 = load i8* %sbox_addr_29, align 1" [c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 673 'load' 'sbox_load_29' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_67 : Operation 674 [1/1] (0.00ns)   --->   "%zext_ln227_7 = zext i8 %xor_ln249_27 to i64" [c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 674 'zext' 'zext_ln227_7' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 675 [1/1] (0.00ns)   --->   "%sbox_addr_30 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln227_7" [c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 675 'getelementptr' 'sbox_addr_30' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 676 [2/2] (2.77ns)   --->   "%sbox_load_30 = load i8* %sbox_addr_30, align 1" [c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 676 'load' 'sbox_load_30' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_67 : Operation 677 [1/2] (2.77ns)   --->   "%sbox_load_31 = load i8* %sbox_addr_31, align 1" [c_src/aes.c:228->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 677 'load' 'sbox_load_31' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_67 : Operation 678 [1/1] (0.79ns)   --->   "%xor_ln231_3 = xor i8 %sbox_load_28, -128" [c_src/aes.c:231->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 678 'xor' 'xor_ln231_3' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 679 [1/1] (0.79ns)   --->   "%xor_ln246_28 = xor i8 %xor_ln231_3, %xor_ln246_24" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 679 'xor' 'xor_ln246_28' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 680 [1/1] (0.79ns)   --->   "%xor_ln249_28 = xor i8 %sbox_load_31, %xor_ln249_24" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 680 'xor' 'xor_ln249_28' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 681 [1/1] (0.79ns)   --->   "%xor_ln246_29 = xor i8 %xor_ln231_3, %xor_ln246_21" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 681 'xor' 'xor_ln246_29' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 682 [1/1] (0.79ns)   --->   "%xor_ln249_29 = xor i8 %sbox_load_31, %xor_ln249_21" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 682 'xor' 'xor_ln249_29' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 683 [1/1] (0.79ns)   --->   "%xor_ln246_31 = xor i8 %xor_ln231_3, %xor_ln246_15" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 683 'xor' 'xor_ln246_31' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 684 [1/1] (0.79ns)   --->   "%xor_ln249_31 = xor i8 %sbox_load_31, %xor_ln249_15" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 684 'xor' 'xor_ln249_31' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.33>
ST_68 : Operation 685 [1/2] (2.77ns)   --->   "%sbox_load_29 = load i8* %sbox_addr_29, align 1" [c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 685 'load' 'sbox_load_29' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_68 : Operation 686 [1/2] (2.77ns)   --->   "%sbox_load_30 = load i8* %sbox_addr_30, align 1" [c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 686 'load' 'sbox_load_30' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_68 : Operation 687 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_128 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 128" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 687 'getelementptr' 'ctx_RoundKey_addr_128' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 688 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_28, i8* %ctx_RoundKey_addr_128, align 1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 688 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_68 : Operation 689 [1/1] (0.79ns)   --->   "%xor_ln247_28 = xor i8 %sbox_load_29, %xor_ln247_24" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 689 'xor' 'xor_ln247_28' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 690 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_129 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 129" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 690 'getelementptr' 'ctx_RoundKey_addr_129' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 691 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_28, i8* %ctx_RoundKey_addr_129, align 1" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 691 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_68 : Operation 692 [1/1] (0.79ns)   --->   "%xor_ln248_28 = xor i8 %sbox_load_30, %xor_ln248_24" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 692 'xor' 'xor_ln248_28' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 693 [1/1] (0.79ns)   --->   "%xor_ln247_29 = xor i8 %sbox_load_29, %xor_ln247_21" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 693 'xor' 'xor_ln247_29' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 694 [1/1] (0.79ns)   --->   "%xor_ln248_29 = xor i8 %sbox_load_30, %xor_ln248_21" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 694 'xor' 'xor_ln248_29' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 695 [1/1] (0.79ns)   --->   "%xor_ln247_31 = xor i8 %sbox_load_29, %xor_ln247_15" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 695 'xor' 'xor_ln247_31' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 696 [1/1] (0.79ns)   --->   "%xor_ln248_31 = xor i8 %sbox_load_30, %xor_ln248_15" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 696 'xor' 'xor_ln248_31' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 2.77>
ST_69 : Operation 697 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_130 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 130" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 697 'getelementptr' 'ctx_RoundKey_addr_130' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 698 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_28, i8* %ctx_RoundKey_addr_130, align 1" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 698 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_69 : Operation 699 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_131 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 131" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 699 'getelementptr' 'ctx_RoundKey_addr_131' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 700 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_28, i8* %ctx_RoundKey_addr_131, align 1" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 700 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 70 <SV = 69> <Delay = 2.77>
ST_70 : Operation 701 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_132 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 132" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 701 'getelementptr' 'ctx_RoundKey_addr_132' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 702 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_29, i8* %ctx_RoundKey_addr_132, align 1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 702 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_70 : Operation 703 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_133 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 133" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 703 'getelementptr' 'ctx_RoundKey_addr_133' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 704 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_29, i8* %ctx_RoundKey_addr_133, align 1" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 704 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 71 <SV = 70> <Delay = 2.77>
ST_71 : Operation 705 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_134 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 134" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 705 'getelementptr' 'ctx_RoundKey_addr_134' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 706 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_29, i8* %ctx_RoundKey_addr_134, align 1" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 706 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_71 : Operation 707 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_135 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 135" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 707 'getelementptr' 'ctx_RoundKey_addr_135' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 708 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_29, i8* %ctx_RoundKey_addr_135, align 1" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 708 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 72 <SV = 71> <Delay = 3.56>
ST_72 : Operation 709 [1/1] (0.79ns)   --->   "%xor_ln246_30 = xor i8 %xor_ln246_29, %xor_ln246_26" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 709 'xor' 'xor_ln246_30' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 710 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_136 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 136" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 710 'getelementptr' 'ctx_RoundKey_addr_136' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 711 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_30, i8* %ctx_RoundKey_addr_136, align 1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 711 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_72 : Operation 712 [1/1] (0.79ns)   --->   "%xor_ln247_30 = xor i8 %xor_ln247_29, %xor_ln247_26" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 712 'xor' 'xor_ln247_30' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 713 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_137 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 137" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 713 'getelementptr' 'ctx_RoundKey_addr_137' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 714 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_30, i8* %ctx_RoundKey_addr_137, align 1" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 714 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 73 <SV = 72> <Delay = 3.56>
ST_73 : Operation 715 [1/1] (0.79ns)   --->   "%xor_ln248_30 = xor i8 %xor_ln248_29, %xor_ln248_26" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 715 'xor' 'xor_ln248_30' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 716 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_138 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 138" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 716 'getelementptr' 'ctx_RoundKey_addr_138' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 717 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_30, i8* %ctx_RoundKey_addr_138, align 1" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 717 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_73 : Operation 718 [1/1] (0.79ns)   --->   "%xor_ln249_30 = xor i8 %xor_ln249_29, %xor_ln249_26" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 718 'xor' 'xor_ln249_30' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 719 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_139 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 139" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 719 'getelementptr' 'ctx_RoundKey_addr_139' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 720 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_30, i8* %ctx_RoundKey_addr_139, align 1" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 720 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 74 <SV = 73> <Delay = 2.77>
ST_74 : Operation 721 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_140 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 140" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 721 'getelementptr' 'ctx_RoundKey_addr_140' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 722 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_31, i8* %ctx_RoundKey_addr_140, align 1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 722 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_74 : Operation 723 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_141 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 141" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 723 'getelementptr' 'ctx_RoundKey_addr_141' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 724 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_31, i8* %ctx_RoundKey_addr_141, align 1" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 724 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 75 <SV = 74> <Delay = 2.77>
ST_75 : Operation 725 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_142 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 142" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 725 'getelementptr' 'ctx_RoundKey_addr_142' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 726 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_31, i8* %ctx_RoundKey_addr_142, align 1" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 726 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_75 : Operation 727 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_143 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 143" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 727 'getelementptr' 'ctx_RoundKey_addr_143' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 728 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_31, i8* %ctx_RoundKey_addr_143, align 1" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 728 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_75 : Operation 729 [1/1] (0.00ns)   --->   "%zext_ln225_8 = zext i8 %xor_ln247_31 to i64" [c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 729 'zext' 'zext_ln225_8' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 730 [1/1] (0.00ns)   --->   "%sbox_addr_32 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln225_8" [c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 730 'getelementptr' 'sbox_addr_32' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 731 [2/2] (2.77ns)   --->   "%sbox_load_32 = load i8* %sbox_addr_32, align 1" [c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 731 'load' 'sbox_load_32' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_75 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln226_8 = zext i8 %xor_ln248_31 to i64" [c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 732 'zext' 'zext_ln226_8' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 733 [1/1] (0.00ns)   --->   "%sbox_addr_33 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln226_8" [c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 733 'getelementptr' 'sbox_addr_33' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 734 [2/2] (2.77ns)   --->   "%sbox_load_33 = load i8* %sbox_addr_33, align 1" [c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 734 'load' 'sbox_load_33' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_75 : Operation 735 [1/1] (0.00ns)   --->   "%iv_addr = getelementptr [16 x i8]* %iv, i64 0, i64 0" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 735 'getelementptr' 'iv_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 736 [2/2] (1.76ns)   --->   "%x_0_0 = load i8* %iv_addr, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 736 'load' 'x_0_0' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_75 : Operation 737 [1/1] (0.00ns)   --->   "%inout_addr = getelementptr [16 x i8]* %inout_r, i64 0, i64 0" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 737 'getelementptr' 'inout_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 738 [2/2] (1.76ns)   --->   "%inout_load = load i8* %inout_addr, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 738 'load' 'inout_load' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 76 <SV = 75> <Delay = 6.33>
ST_76 : Operation 739 [1/2] (2.77ns)   --->   "%sbox_load_32 = load i8* %sbox_addr_32, align 1" [c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 739 'load' 'sbox_load_32' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_76 : Operation 740 [1/2] (2.77ns)   --->   "%sbox_load_33 = load i8* %sbox_addr_33, align 1" [c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 740 'load' 'sbox_load_33' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_76 : Operation 741 [1/1] (0.00ns)   --->   "%zext_ln227_8 = zext i8 %xor_ln249_31 to i64" [c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 741 'zext' 'zext_ln227_8' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 742 [1/1] (0.00ns)   --->   "%sbox_addr_34 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln227_8" [c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 742 'getelementptr' 'sbox_addr_34' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 743 [2/2] (2.77ns)   --->   "%sbox_load_34 = load i8* %sbox_addr_34, align 1" [c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 743 'load' 'sbox_load_34' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_76 : Operation 744 [1/1] (0.00ns)   --->   "%zext_ln228_8 = zext i8 %xor_ln246_31 to i64" [c_src/aes.c:228->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 744 'zext' 'zext_ln228_8' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 745 [1/1] (0.00ns)   --->   "%sbox_addr_35 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln228_8" [c_src/aes.c:228->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 745 'getelementptr' 'sbox_addr_35' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 746 [2/2] (2.77ns)   --->   "%sbox_load_35 = load i8* %sbox_addr_35, align 1" [c_src/aes.c:228->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 746 'load' 'sbox_load_35' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_76 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246_32)   --->   "%xor_ln246_44 = xor i8 %xor_ln246_28, 27" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 747 'xor' 'xor_ln246_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 748 [1/1] (0.79ns) (out node of the LUT)   --->   "%xor_ln246_32 = xor i8 %xor_ln246_44, %sbox_load_32" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 748 'xor' 'xor_ln246_32' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 749 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_144 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 144" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 749 'getelementptr' 'ctx_RoundKey_addr_144' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 750 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_32, i8* %ctx_RoundKey_addr_144, align 1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 750 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_76 : Operation 751 [1/1] (0.79ns)   --->   "%xor_ln247_32 = xor i8 %sbox_load_33, %xor_ln247_28" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 751 'xor' 'xor_ln247_32' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 752 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_145 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 145" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 752 'getelementptr' 'ctx_RoundKey_addr_145' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 753 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_32, i8* %ctx_RoundKey_addr_145, align 1" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 753 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_76 : Operation 754 [1/2] (1.76ns)   --->   "%x_0_0 = load i8* %iv_addr, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 754 'load' 'x_0_0' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_76 : Operation 755 [1/1] (0.00ns)   --->   "%iv_addr_1 = getelementptr [16 x i8]* %iv, i64 0, i64 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 755 'getelementptr' 'iv_addr_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 756 [2/2] (1.76ns)   --->   "%x_0_1 = load i8* %iv_addr_1, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 756 'load' 'x_0_1' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_76 : Operation 757 [1/2] (1.76ns)   --->   "%inout_load = load i8* %inout_addr, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 757 'load' 'inout_load' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_76 : Operation 758 [1/1] (0.00ns)   --->   "%inout_addr_1 = getelementptr [16 x i8]* %inout_r, i64 0, i64 1" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 758 'getelementptr' 'inout_addr_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 759 [2/2] (1.76ns)   --->   "%inout_load_1 = load i8* %inout_addr_1, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 759 'load' 'inout_load_1' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 77 <SV = 76> <Delay = 6.33>
ST_77 : Operation 760 [1/2] (2.77ns)   --->   "%sbox_load_34 = load i8* %sbox_addr_34, align 1" [c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 760 'load' 'sbox_load_34' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_77 : Operation 761 [1/2] (2.77ns)   --->   "%sbox_load_35 = load i8* %sbox_addr_35, align 1" [c_src/aes.c:228->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 761 'load' 'sbox_load_35' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_77 : Operation 762 [1/1] (0.79ns)   --->   "%xor_ln248_32 = xor i8 %sbox_load_34, %xor_ln248_28" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 762 'xor' 'xor_ln248_32' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 763 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_146 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 146" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 763 'getelementptr' 'ctx_RoundKey_addr_146' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 764 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_32, i8* %ctx_RoundKey_addr_146, align 1" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 764 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_77 : Operation 765 [1/1] (0.79ns)   --->   "%xor_ln249_32 = xor i8 %sbox_load_35, %xor_ln249_28" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 765 'xor' 'xor_ln249_32' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 766 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_147 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 147" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 766 'getelementptr' 'ctx_RoundKey_addr_147' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 767 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_32, i8* %ctx_RoundKey_addr_147, align 1" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 767 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_77 : Operation 768 [1/2] (1.76ns)   --->   "%x_0_1 = load i8* %iv_addr_1, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 768 'load' 'x_0_1' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_77 : Operation 769 [1/1] (0.00ns)   --->   "%iv_addr_2 = getelementptr [16 x i8]* %iv, i64 0, i64 2" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 769 'getelementptr' 'iv_addr_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 770 [2/2] (1.76ns)   --->   "%x_0_2 = load i8* %iv_addr_2, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 770 'load' 'x_0_2' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_77 : Operation 771 [1/2] (1.76ns)   --->   "%inout_load_1 = load i8* %inout_addr_1, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 771 'load' 'inout_load_1' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_77 : Operation 772 [1/1] (0.00ns)   --->   "%inout_addr_2 = getelementptr [16 x i8]* %inout_r, i64 0, i64 2" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 772 'getelementptr' 'inout_addr_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 773 [2/2] (1.76ns)   --->   "%inout_load_2 = load i8* %inout_addr_2, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 773 'load' 'inout_load_2' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 78 <SV = 77> <Delay = 3.56>
ST_78 : Operation 774 [1/1] (0.79ns)   --->   "%xor_ln246_33 = xor i8 %xor_ln246_32, %xor_ln246_29" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 774 'xor' 'xor_ln246_33' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 775 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_148 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 148" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 775 'getelementptr' 'ctx_RoundKey_addr_148' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 776 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_33, i8* %ctx_RoundKey_addr_148, align 1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 776 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_78 : Operation 777 [1/1] (0.79ns)   --->   "%xor_ln247_33 = xor i8 %xor_ln247_32, %xor_ln247_29" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 777 'xor' 'xor_ln247_33' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 778 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_149 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 149" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 778 'getelementptr' 'ctx_RoundKey_addr_149' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 779 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_33, i8* %ctx_RoundKey_addr_149, align 1" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 779 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_78 : Operation 780 [1/2] (1.76ns)   --->   "%x_0_2 = load i8* %iv_addr_2, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 780 'load' 'x_0_2' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_78 : Operation 781 [1/1] (0.00ns)   --->   "%iv_addr_3 = getelementptr [16 x i8]* %iv, i64 0, i64 3" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 781 'getelementptr' 'iv_addr_3' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 782 [2/2] (1.76ns)   --->   "%x_0_3 = load i8* %iv_addr_3, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 782 'load' 'x_0_3' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_78 : Operation 783 [1/2] (1.76ns)   --->   "%inout_load_2 = load i8* %inout_addr_2, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 783 'load' 'inout_load_2' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_78 : Operation 784 [1/1] (0.00ns)   --->   "%inout_addr_3 = getelementptr [16 x i8]* %inout_r, i64 0, i64 3" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 784 'getelementptr' 'inout_addr_3' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 785 [2/2] (1.76ns)   --->   "%inout_load_3 = load i8* %inout_addr_3, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 785 'load' 'inout_load_3' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 79 <SV = 78> <Delay = 3.56>
ST_79 : Operation 786 [1/1] (0.79ns)   --->   "%xor_ln248_33 = xor i8 %xor_ln248_32, %xor_ln248_29" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 786 'xor' 'xor_ln248_33' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 787 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_150 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 150" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 787 'getelementptr' 'ctx_RoundKey_addr_150' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 788 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_33, i8* %ctx_RoundKey_addr_150, align 1" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 788 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_79 : Operation 789 [1/1] (0.79ns)   --->   "%xor_ln249_33 = xor i8 %xor_ln249_32, %xor_ln249_29" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 789 'xor' 'xor_ln249_33' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 790 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_151 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 151" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 790 'getelementptr' 'ctx_RoundKey_addr_151' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 791 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_33, i8* %ctx_RoundKey_addr_151, align 1" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 791 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_79 : Operation 792 [1/2] (1.76ns)   --->   "%x_0_3 = load i8* %iv_addr_3, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 792 'load' 'x_0_3' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_79 : Operation 793 [1/1] (0.00ns)   --->   "%iv_addr_4 = getelementptr [16 x i8]* %iv, i64 0, i64 4" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 793 'getelementptr' 'iv_addr_4' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 794 [2/2] (1.76ns)   --->   "%x_1_0 = load i8* %iv_addr_4, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 794 'load' 'x_1_0' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_79 : Operation 795 [1/2] (1.76ns)   --->   "%inout_load_3 = load i8* %inout_addr_3, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 795 'load' 'inout_load_3' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_79 : Operation 796 [1/1] (0.00ns)   --->   "%inout_addr_4 = getelementptr [16 x i8]* %inout_r, i64 0, i64 4" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 796 'getelementptr' 'inout_addr_4' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 797 [2/2] (1.76ns)   --->   "%inout_load_4 = load i8* %inout_addr_4, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 797 'load' 'inout_load_4' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 80 <SV = 79> <Delay = 3.56>
ST_80 : Operation 798 [1/1] (0.79ns)   --->   "%xor_ln246_34 = xor i8 %xor_ln246_32, %xor_ln246_26" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 798 'xor' 'xor_ln246_34' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 799 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_152 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 152" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 799 'getelementptr' 'ctx_RoundKey_addr_152' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 800 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_34, i8* %ctx_RoundKey_addr_152, align 1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 800 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_80 : Operation 801 [1/1] (0.79ns)   --->   "%xor_ln247_34 = xor i8 %xor_ln247_32, %xor_ln247_26" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 801 'xor' 'xor_ln247_34' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 802 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_153 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 153" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 802 'getelementptr' 'ctx_RoundKey_addr_153' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 803 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_34, i8* %ctx_RoundKey_addr_153, align 1" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 803 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_80 : Operation 804 [1/2] (1.76ns)   --->   "%x_1_0 = load i8* %iv_addr_4, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 804 'load' 'x_1_0' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_80 : Operation 805 [1/1] (0.00ns)   --->   "%iv_addr_5 = getelementptr [16 x i8]* %iv, i64 0, i64 5" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 805 'getelementptr' 'iv_addr_5' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 806 [2/2] (1.76ns)   --->   "%x_1_1 = load i8* %iv_addr_5, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 806 'load' 'x_1_1' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_80 : Operation 807 [1/2] (1.76ns)   --->   "%inout_load_4 = load i8* %inout_addr_4, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 807 'load' 'inout_load_4' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_80 : Operation 808 [1/1] (0.00ns)   --->   "%inout_addr_5 = getelementptr [16 x i8]* %inout_r, i64 0, i64 5" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 808 'getelementptr' 'inout_addr_5' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 809 [2/2] (1.76ns)   --->   "%inout_load_5 = load i8* %inout_addr_5, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 809 'load' 'inout_load_5' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 81 <SV = 80> <Delay = 3.56>
ST_81 : Operation 810 [1/1] (0.79ns)   --->   "%xor_ln248_34 = xor i8 %xor_ln248_32, %xor_ln248_26" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 810 'xor' 'xor_ln248_34' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 811 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_154 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 154" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 811 'getelementptr' 'ctx_RoundKey_addr_154' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 812 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_34, i8* %ctx_RoundKey_addr_154, align 1" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 812 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_81 : Operation 813 [1/1] (0.79ns)   --->   "%xor_ln249_34 = xor i8 %xor_ln249_32, %xor_ln249_26" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 813 'xor' 'xor_ln249_34' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 814 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_155 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 155" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 814 'getelementptr' 'ctx_RoundKey_addr_155' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 815 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_34, i8* %ctx_RoundKey_addr_155, align 1" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 815 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_81 : Operation 816 [1/2] (1.76ns)   --->   "%x_1_1 = load i8* %iv_addr_5, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 816 'load' 'x_1_1' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_81 : Operation 817 [1/1] (0.00ns)   --->   "%iv_addr_6 = getelementptr [16 x i8]* %iv, i64 0, i64 6" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 817 'getelementptr' 'iv_addr_6' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 818 [2/2] (1.76ns)   --->   "%x_1_2 = load i8* %iv_addr_6, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 818 'load' 'x_1_2' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_81 : Operation 819 [1/2] (1.76ns)   --->   "%inout_load_5 = load i8* %inout_addr_5, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 819 'load' 'inout_load_5' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_81 : Operation 820 [1/1] (0.00ns)   --->   "%inout_addr_6 = getelementptr [16 x i8]* %inout_r, i64 0, i64 6" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 820 'getelementptr' 'inout_addr_6' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 821 [2/2] (1.76ns)   --->   "%inout_load_6 = load i8* %inout_addr_6, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 821 'load' 'inout_load_6' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 82 <SV = 81> <Delay = 3.56>
ST_82 : Operation 822 [1/1] (0.79ns)   --->   "%xor_ln246_35 = xor i8 %xor_ln246_34, %xor_ln246_31" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 822 'xor' 'xor_ln246_35' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 823 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_156 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 156" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 823 'getelementptr' 'ctx_RoundKey_addr_156' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 824 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_35, i8* %ctx_RoundKey_addr_156, align 1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 824 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_82 : Operation 825 [1/1] (0.79ns)   --->   "%xor_ln247_35 = xor i8 %xor_ln247_34, %xor_ln247_31" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 825 'xor' 'xor_ln247_35' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 826 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_157 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 157" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 826 'getelementptr' 'ctx_RoundKey_addr_157' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 827 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_35, i8* %ctx_RoundKey_addr_157, align 1" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 827 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_82 : Operation 828 [1/1] (0.00ns)   --->   "%zext_ln225_9 = zext i8 %xor_ln247_35 to i64" [c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 828 'zext' 'zext_ln225_9' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 829 [1/1] (0.00ns)   --->   "%sbox_addr_36 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln225_9" [c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 829 'getelementptr' 'sbox_addr_36' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 830 [2/2] (2.77ns)   --->   "%sbox_load_36 = load i8* %sbox_addr_36, align 1" [c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 830 'load' 'sbox_load_36' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_82 : Operation 831 [1/1] (0.00ns)   --->   "%zext_ln228_9 = zext i8 %xor_ln246_35 to i64" [c_src/aes.c:228->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 831 'zext' 'zext_ln228_9' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 832 [1/1] (0.00ns)   --->   "%sbox_addr_39 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln228_9" [c_src/aes.c:228->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 832 'getelementptr' 'sbox_addr_39' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 833 [2/2] (2.77ns)   --->   "%sbox_load_39 = load i8* %sbox_addr_39, align 1" [c_src/aes.c:228->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 833 'load' 'sbox_load_39' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_82 : Operation 834 [1/2] (1.76ns)   --->   "%x_1_2 = load i8* %iv_addr_6, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 834 'load' 'x_1_2' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_82 : Operation 835 [1/1] (0.00ns)   --->   "%iv_addr_7 = getelementptr [16 x i8]* %iv, i64 0, i64 7" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 835 'getelementptr' 'iv_addr_7' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 836 [2/2] (1.76ns)   --->   "%x_1_3 = load i8* %iv_addr_7, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 836 'load' 'x_1_3' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_82 : Operation 837 [1/2] (1.76ns)   --->   "%inout_load_6 = load i8* %inout_addr_6, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 837 'load' 'inout_load_6' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_82 : Operation 838 [1/1] (0.00ns)   --->   "%inout_addr_7 = getelementptr [16 x i8]* %inout_r, i64 0, i64 7" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 838 'getelementptr' 'inout_addr_7' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 839 [2/2] (1.76ns)   --->   "%inout_load_7 = load i8* %inout_addr_7, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 839 'load' 'inout_load_7' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 83 <SV = 82> <Delay = 4.36>
ST_83 : Operation 840 [1/1] (0.79ns)   --->   "%xor_ln248_35 = xor i8 %xor_ln248_34, %xor_ln248_31" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 840 'xor' 'xor_ln248_35' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 841 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_158 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 158" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 841 'getelementptr' 'ctx_RoundKey_addr_158' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 842 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_35, i8* %ctx_RoundKey_addr_158, align 1" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 842 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_83 : Operation 843 [1/1] (0.79ns)   --->   "%xor_ln249_35 = xor i8 %xor_ln249_34, %xor_ln249_31" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 843 'xor' 'xor_ln249_35' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 844 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_159 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 159" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 844 'getelementptr' 'ctx_RoundKey_addr_159' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 845 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_35, i8* %ctx_RoundKey_addr_159, align 1" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 845 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_83 : Operation 846 [1/2] (2.77ns)   --->   "%sbox_load_36 = load i8* %sbox_addr_36, align 1" [c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 846 'load' 'sbox_load_36' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_83 : Operation 847 [1/1] (0.00ns)   --->   "%zext_ln226_9 = zext i8 %xor_ln248_35 to i64" [c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 847 'zext' 'zext_ln226_9' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 848 [1/1] (0.00ns)   --->   "%sbox_addr_37 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln226_9" [c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 848 'getelementptr' 'sbox_addr_37' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 849 [2/2] (2.77ns)   --->   "%sbox_load_37 = load i8* %sbox_addr_37, align 1" [c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 849 'load' 'sbox_load_37' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_83 : Operation 850 [1/1] (0.00ns)   --->   "%zext_ln227_9 = zext i8 %xor_ln249_35 to i64" [c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 850 'zext' 'zext_ln227_9' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 851 [1/1] (0.00ns)   --->   "%sbox_addr_38 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln227_9" [c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 851 'getelementptr' 'sbox_addr_38' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 852 [2/2] (2.77ns)   --->   "%sbox_load_38 = load i8* %sbox_addr_38, align 1" [c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 852 'load' 'sbox_load_38' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_83 : Operation 853 [1/2] (2.77ns)   --->   "%sbox_load_39 = load i8* %sbox_addr_39, align 1" [c_src/aes.c:228->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 853 'load' 'sbox_load_39' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_83 : Operation 854 [1/1] (0.79ns)   --->   "%xor_ln231_4 = xor i8 %sbox_load_36, 54" [c_src/aes.c:231->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 854 'xor' 'xor_ln231_4' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 855 [1/1] (0.79ns)   --->   "%xor_ln246_36 = xor i8 %xor_ln231_4, %xor_ln246_32" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 855 'xor' 'xor_ln246_36' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 856 [1/1] (0.79ns)   --->   "%xor_ln249_36 = xor i8 %sbox_load_39, %xor_ln249_32" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 856 'xor' 'xor_ln249_36' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 857 [1/1] (0.79ns)   --->   "%xor_ln246_37 = xor i8 %xor_ln231_4, %xor_ln246_29" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 857 'xor' 'xor_ln246_37' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 858 [1/1] (0.79ns)   --->   "%xor_ln249_37 = xor i8 %sbox_load_39, %xor_ln249_29" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 858 'xor' 'xor_ln249_37' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 859 [1/2] (1.76ns)   --->   "%x_1_3 = load i8* %iv_addr_7, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 859 'load' 'x_1_3' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_83 : Operation 860 [1/1] (0.00ns)   --->   "%iv_addr_8 = getelementptr [16 x i8]* %iv, i64 0, i64 8" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 860 'getelementptr' 'iv_addr_8' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 861 [2/2] (1.76ns)   --->   "%x_2_0 = load i8* %iv_addr_8, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 861 'load' 'x_2_0' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_83 : Operation 862 [1/2] (1.76ns)   --->   "%inout_load_7 = load i8* %inout_addr_7, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 862 'load' 'inout_load_7' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_83 : Operation 863 [1/1] (0.00ns)   --->   "%inout_addr_8 = getelementptr [16 x i8]* %inout_r, i64 0, i64 8" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 863 'getelementptr' 'inout_addr_8' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 864 [2/2] (1.76ns)   --->   "%inout_load_8 = load i8* %inout_addr_8, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 864 'load' 'inout_load_8' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 84 <SV = 83> <Delay = 6.33>
ST_84 : Operation 865 [1/2] (2.77ns)   --->   "%sbox_load_37 = load i8* %sbox_addr_37, align 1" [c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 865 'load' 'sbox_load_37' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_84 : Operation 866 [1/2] (2.77ns)   --->   "%sbox_load_38 = load i8* %sbox_addr_38, align 1" [c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 866 'load' 'sbox_load_38' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_84 : Operation 867 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_160 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 160" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 867 'getelementptr' 'ctx_RoundKey_addr_160' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 868 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_36, i8* %ctx_RoundKey_addr_160, align 1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 868 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_84 : Operation 869 [1/1] (0.79ns)   --->   "%xor_ln247_36 = xor i8 %sbox_load_37, %xor_ln247_32" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 869 'xor' 'xor_ln247_36' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 870 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_161 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 161" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 870 'getelementptr' 'ctx_RoundKey_addr_161' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 871 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_36, i8* %ctx_RoundKey_addr_161, align 1" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 871 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_84 : Operation 872 [1/1] (0.79ns)   --->   "%xor_ln248_36 = xor i8 %sbox_load_38, %xor_ln248_32" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 872 'xor' 'xor_ln248_36' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 873 [1/1] (0.79ns)   --->   "%xor_ln247_37 = xor i8 %sbox_load_37, %xor_ln247_29" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 873 'xor' 'xor_ln247_37' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 874 [1/1] (0.79ns)   --->   "%xor_ln248_37 = xor i8 %sbox_load_38, %xor_ln248_29" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 874 'xor' 'xor_ln248_37' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 875 [1/1] (0.00ns)   --->   "%ctx_Iv_addr = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 0" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 875 'getelementptr' 'ctx_Iv_addr' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 876 [1/1] (1.76ns)   --->   "store i8 %x_0_0, i8* %ctx_Iv_addr, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 876 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_84 : Operation 877 [1/1] (0.00ns)   --->   "%ctx_Iv_addr_1 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 877 'getelementptr' 'ctx_Iv_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 878 [1/1] (1.76ns)   --->   "store i8 %x_0_1, i8* %ctx_Iv_addr_1, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 878 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_84 : Operation 879 [1/2] (1.76ns)   --->   "%x_2_0 = load i8* %iv_addr_8, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 879 'load' 'x_2_0' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_84 : Operation 880 [1/1] (0.00ns)   --->   "%iv_addr_9 = getelementptr [16 x i8]* %iv, i64 0, i64 9" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 880 'getelementptr' 'iv_addr_9' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 881 [2/2] (1.76ns)   --->   "%x_2_1 = load i8* %iv_addr_9, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 881 'load' 'x_2_1' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_84 : Operation 882 [1/2] (1.76ns)   --->   "%inout_load_8 = load i8* %inout_addr_8, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 882 'load' 'inout_load_8' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_84 : Operation 883 [1/1] (0.00ns)   --->   "%inout_addr_9 = getelementptr [16 x i8]* %inout_r, i64 0, i64 9" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 883 'getelementptr' 'inout_addr_9' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 884 [2/2] (1.76ns)   --->   "%inout_load_9 = load i8* %inout_addr_9, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 884 'load' 'inout_load_9' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 85 <SV = 84> <Delay = 2.77>
ST_85 : Operation 885 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_162 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 162" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 885 'getelementptr' 'ctx_RoundKey_addr_162' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 886 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_36, i8* %ctx_RoundKey_addr_162, align 1" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 886 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_85 : Operation 887 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_163 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 163" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 887 'getelementptr' 'ctx_RoundKey_addr_163' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 888 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_36, i8* %ctx_RoundKey_addr_163, align 1" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 888 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_85 : Operation 889 [1/1] (0.00ns)   --->   "%ctx_Iv_addr_2 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 2" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 889 'getelementptr' 'ctx_Iv_addr_2' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 890 [1/1] (1.76ns)   --->   "store i8 %x_0_2, i8* %ctx_Iv_addr_2, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 890 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_85 : Operation 891 [1/1] (0.00ns)   --->   "%ctx_Iv_addr_3 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 3" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 891 'getelementptr' 'ctx_Iv_addr_3' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 892 [1/1] (1.76ns)   --->   "store i8 %x_0_3, i8* %ctx_Iv_addr_3, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 892 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_85 : Operation 893 [1/2] (1.76ns)   --->   "%x_2_1 = load i8* %iv_addr_9, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 893 'load' 'x_2_1' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_85 : Operation 894 [1/1] (0.00ns)   --->   "%iv_addr_10 = getelementptr [16 x i8]* %iv, i64 0, i64 10" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 894 'getelementptr' 'iv_addr_10' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 895 [2/2] (1.76ns)   --->   "%x_2_2 = load i8* %iv_addr_10, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 895 'load' 'x_2_2' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_85 : Operation 896 [1/2] (1.76ns)   --->   "%inout_load_9 = load i8* %inout_addr_9, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 896 'load' 'inout_load_9' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_85 : Operation 897 [1/1] (0.00ns)   --->   "%inout_addr_10 = getelementptr [16 x i8]* %inout_r, i64 0, i64 10" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 897 'getelementptr' 'inout_addr_10' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 898 [2/2] (1.76ns)   --->   "%inout_load_10 = load i8* %inout_addr_10, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 898 'load' 'inout_load_10' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 86 <SV = 85> <Delay = 2.77>
ST_86 : Operation 899 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_164 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 164" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 899 'getelementptr' 'ctx_RoundKey_addr_164' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 900 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_37, i8* %ctx_RoundKey_addr_164, align 1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 900 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_86 : Operation 901 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_165 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 165" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 901 'getelementptr' 'ctx_RoundKey_addr_165' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 902 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_37, i8* %ctx_RoundKey_addr_165, align 1" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 902 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_86 : Operation 903 [1/1] (0.00ns)   --->   "%ctx_Iv_addr_4 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 4" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 903 'getelementptr' 'ctx_Iv_addr_4' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 904 [1/1] (1.76ns)   --->   "store i8 %x_1_0, i8* %ctx_Iv_addr_4, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 904 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_86 : Operation 905 [1/1] (0.00ns)   --->   "%ctx_Iv_addr_5 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 5" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 905 'getelementptr' 'ctx_Iv_addr_5' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 906 [1/1] (1.76ns)   --->   "store i8 %x_1_1, i8* %ctx_Iv_addr_5, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 906 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_86 : Operation 907 [1/2] (1.76ns)   --->   "%x_2_2 = load i8* %iv_addr_10, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 907 'load' 'x_2_2' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_86 : Operation 908 [1/1] (0.00ns)   --->   "%iv_addr_11 = getelementptr [16 x i8]* %iv, i64 0, i64 11" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 908 'getelementptr' 'iv_addr_11' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 909 [2/2] (1.76ns)   --->   "%x_2_3 = load i8* %iv_addr_11, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 909 'load' 'x_2_3' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_86 : Operation 910 [1/2] (1.76ns)   --->   "%inout_load_10 = load i8* %inout_addr_10, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 910 'load' 'inout_load_10' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_86 : Operation 911 [1/1] (0.00ns)   --->   "%inout_addr_11 = getelementptr [16 x i8]* %inout_r, i64 0, i64 11" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 911 'getelementptr' 'inout_addr_11' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 912 [2/2] (1.76ns)   --->   "%inout_load_11 = load i8* %inout_addr_11, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 912 'load' 'inout_load_11' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 87 <SV = 86> <Delay = 2.77>
ST_87 : Operation 913 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_166 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 166" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 913 'getelementptr' 'ctx_RoundKey_addr_166' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 914 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_37, i8* %ctx_RoundKey_addr_166, align 1" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 914 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_87 : Operation 915 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_167 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 167" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 915 'getelementptr' 'ctx_RoundKey_addr_167' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 916 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_37, i8* %ctx_RoundKey_addr_167, align 1" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 916 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_87 : Operation 917 [1/1] (0.00ns)   --->   "%ctx_Iv_addr_6 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 6" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 917 'getelementptr' 'ctx_Iv_addr_6' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 918 [1/1] (1.76ns)   --->   "store i8 %x_1_2, i8* %ctx_Iv_addr_6, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 918 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_87 : Operation 919 [1/1] (0.00ns)   --->   "%ctx_Iv_addr_7 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 7" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 919 'getelementptr' 'ctx_Iv_addr_7' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 920 [1/1] (1.76ns)   --->   "store i8 %x_1_3, i8* %ctx_Iv_addr_7, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 920 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_87 : Operation 921 [1/2] (1.76ns)   --->   "%x_2_3 = load i8* %iv_addr_11, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 921 'load' 'x_2_3' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_87 : Operation 922 [1/1] (0.00ns)   --->   "%iv_addr_12 = getelementptr [16 x i8]* %iv, i64 0, i64 12" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 922 'getelementptr' 'iv_addr_12' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 923 [2/2] (1.76ns)   --->   "%x_3_0 = load i8* %iv_addr_12, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 923 'load' 'x_3_0' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_87 : Operation 924 [1/2] (1.76ns)   --->   "%inout_load_11 = load i8* %inout_addr_11, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 924 'load' 'inout_load_11' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_87 : Operation 925 [1/1] (0.00ns)   --->   "%inout_addr_12 = getelementptr [16 x i8]* %inout_r, i64 0, i64 12" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 925 'getelementptr' 'inout_addr_12' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 926 [2/2] (1.76ns)   --->   "%inout_load_12 = load i8* %inout_addr_12, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 926 'load' 'inout_load_12' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 88 <SV = 87> <Delay = 3.56>
ST_88 : Operation 927 [1/1] (0.79ns)   --->   "%xor_ln246_38 = xor i8 %xor_ln246_37, %xor_ln246_34" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 927 'xor' 'xor_ln246_38' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 928 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_168 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 168" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 928 'getelementptr' 'ctx_RoundKey_addr_168' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 929 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_38, i8* %ctx_RoundKey_addr_168, align 1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 929 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_88 : Operation 930 [1/1] (0.79ns)   --->   "%xor_ln247_38 = xor i8 %xor_ln247_37, %xor_ln247_34" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 930 'xor' 'xor_ln247_38' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 931 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_169 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 169" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 931 'getelementptr' 'ctx_RoundKey_addr_169' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 932 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_38, i8* %ctx_RoundKey_addr_169, align 1" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 932 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_88 : Operation 933 [1/1] (0.00ns)   --->   "%ctx_Iv_addr_8 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 8" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 933 'getelementptr' 'ctx_Iv_addr_8' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 934 [1/1] (1.76ns)   --->   "store i8 %x_2_0, i8* %ctx_Iv_addr_8, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 934 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_88 : Operation 935 [1/1] (0.00ns)   --->   "%ctx_Iv_addr_9 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 9" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 935 'getelementptr' 'ctx_Iv_addr_9' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 936 [1/1] (1.76ns)   --->   "store i8 %x_2_1, i8* %ctx_Iv_addr_9, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 936 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_88 : Operation 937 [1/2] (1.76ns)   --->   "%x_3_0 = load i8* %iv_addr_12, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 937 'load' 'x_3_0' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_88 : Operation 938 [1/1] (0.00ns)   --->   "%iv_addr_13 = getelementptr [16 x i8]* %iv, i64 0, i64 13" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 938 'getelementptr' 'iv_addr_13' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 939 [2/2] (1.76ns)   --->   "%x_3_1 = load i8* %iv_addr_13, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 939 'load' 'x_3_1' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_88 : Operation 940 [1/2] (1.76ns)   --->   "%inout_load_12 = load i8* %inout_addr_12, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 940 'load' 'inout_load_12' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_88 : Operation 941 [1/1] (0.00ns)   --->   "%inout_addr_13 = getelementptr [16 x i8]* %inout_r, i64 0, i64 13" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 941 'getelementptr' 'inout_addr_13' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 942 [2/2] (1.76ns)   --->   "%inout_load_13 = load i8* %inout_addr_13, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 942 'load' 'inout_load_13' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 89 <SV = 88> <Delay = 3.56>
ST_89 : Operation 943 [1/1] (0.79ns)   --->   "%xor_ln248_38 = xor i8 %xor_ln248_37, %xor_ln248_34" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 943 'xor' 'xor_ln248_38' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 944 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_170 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 170" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 944 'getelementptr' 'ctx_RoundKey_addr_170' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 945 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_38, i8* %ctx_RoundKey_addr_170, align 1" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 945 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_89 : Operation 946 [1/1] (0.79ns)   --->   "%xor_ln249_38 = xor i8 %xor_ln249_37, %xor_ln249_34" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 946 'xor' 'xor_ln249_38' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 947 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_171 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 171" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 947 'getelementptr' 'ctx_RoundKey_addr_171' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 948 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_38, i8* %ctx_RoundKey_addr_171, align 1" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 948 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_89 : Operation 949 [1/1] (0.00ns)   --->   "%ctx_Iv_addr_10 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 10" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 949 'getelementptr' 'ctx_Iv_addr_10' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 950 [1/1] (1.76ns)   --->   "store i8 %x_2_2, i8* %ctx_Iv_addr_10, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 950 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_89 : Operation 951 [1/1] (0.00ns)   --->   "%ctx_Iv_addr_11 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 11" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 951 'getelementptr' 'ctx_Iv_addr_11' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 952 [1/1] (1.76ns)   --->   "store i8 %x_2_3, i8* %ctx_Iv_addr_11, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 952 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_89 : Operation 953 [1/2] (1.76ns)   --->   "%x_3_1 = load i8* %iv_addr_13, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 953 'load' 'x_3_1' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_89 : Operation 954 [1/1] (0.00ns)   --->   "%iv_addr_14 = getelementptr [16 x i8]* %iv, i64 0, i64 14" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 954 'getelementptr' 'iv_addr_14' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 955 [2/2] (1.76ns)   --->   "%x_3_2 = load i8* %iv_addr_14, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 955 'load' 'x_3_2' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_89 : Operation 956 [1/2] (1.76ns)   --->   "%inout_load_13 = load i8* %inout_addr_13, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 956 'load' 'inout_load_13' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_89 : Operation 957 [1/1] (0.00ns)   --->   "%inout_addr_14 = getelementptr [16 x i8]* %inout_r, i64 0, i64 14" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 957 'getelementptr' 'inout_addr_14' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 958 [2/2] (1.76ns)   --->   "%inout_load_14 = load i8* %inout_addr_14, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 958 'load' 'inout_load_14' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 90 <SV = 89> <Delay = 3.56>
ST_90 : Operation 959 [1/1] (0.79ns)   --->   "%xor_ln246_39 = xor i8 %xor_ln246_37, %xor_ln246_31" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 959 'xor' 'xor_ln246_39' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 960 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_172 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 172" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 960 'getelementptr' 'ctx_RoundKey_addr_172' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 961 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_39, i8* %ctx_RoundKey_addr_172, align 1" [c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 961 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_90 : Operation 962 [1/1] (0.79ns)   --->   "%xor_ln247_39 = xor i8 %xor_ln247_37, %xor_ln247_31" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 962 'xor' 'xor_ln247_39' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 963 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_173 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 173" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 963 'getelementptr' 'ctx_RoundKey_addr_173' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 964 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_39, i8* %ctx_RoundKey_addr_173, align 1" [c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 964 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_90 : Operation 965 [1/1] (0.00ns)   --->   "%ctx_Iv_addr_12 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 12" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 965 'getelementptr' 'ctx_Iv_addr_12' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 966 [1/1] (1.76ns)   --->   "store i8 %x_3_0, i8* %ctx_Iv_addr_12, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 966 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_90 : Operation 967 [1/1] (0.00ns)   --->   "%ctx_Iv_addr_13 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 13" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 967 'getelementptr' 'ctx_Iv_addr_13' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 968 [1/1] (1.76ns)   --->   "store i8 %x_3_1, i8* %ctx_Iv_addr_13, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 968 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_90 : Operation 969 [1/2] (1.76ns)   --->   "%x_3_2 = load i8* %iv_addr_14, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 969 'load' 'x_3_2' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_90 : Operation 970 [1/1] (0.00ns)   --->   "%iv_addr_15 = getelementptr [16 x i8]* %iv, i64 0, i64 15" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 970 'getelementptr' 'iv_addr_15' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 971 [2/2] (1.76ns)   --->   "%x_3_3 = load i8* %iv_addr_15, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 971 'load' 'x_3_3' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_90 : Operation 972 [1/2] (1.76ns)   --->   "%inout_load_14 = load i8* %inout_addr_14, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 972 'load' 'inout_load_14' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_90 : Operation 973 [1/1] (0.00ns)   --->   "%inout_addr_15 = getelementptr [16 x i8]* %inout_r, i64 0, i64 15" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 973 'getelementptr' 'inout_addr_15' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 974 [2/2] (1.76ns)   --->   "%inout_load_15 = load i8* %inout_addr_15, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 974 'load' 'inout_load_15' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 91 <SV = 90> <Delay = 3.56>
ST_91 : Operation 975 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x i8]* %key) nounwind, !map !57"   --->   Operation 975 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 976 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x i8]* %iv) nounwind, !map !63"   --->   Operation 976 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 977 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x i8]* %inout_r) nounwind, !map !67"   --->   Operation 977 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 978 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @aes_ha_str) nounwind"   --->   Operation 978 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 979 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([16 x i8]* %inout_r, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [hls/basic/aes_ha.c:6]   --->   Operation 979 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 980 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([16 x i8]* %inout_r, [10 x i8]* @p_str24, i32 1, i32 1, [1 x i8]* @p_str125, i32 0, i32 0, [4 x i8]* @p_str226, [1 x i8]* @p_str125, [1 x i8]* @p_str125, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str125, [1 x i8]* @p_str125) nounwind" [hls/basic/aes_ha.c:6]   --->   Operation 980 'specinterface' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 981 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecMemCore([16 x i8]* %iv, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [hls/basic/aes_ha.c:7]   --->   Operation 981 'specmemcore' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 982 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([16 x i8]* %iv, [10 x i8]* @p_str24, i32 1, i32 1, [1 x i8]* @p_str125, i32 0, i32 0, [4 x i8]* @p_str226, [1 x i8]* @p_str125, [1 x i8]* @p_str125, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str125, [1 x i8]* @p_str125) nounwind" [hls/basic/aes_ha.c:7]   --->   Operation 982 'specinterface' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 983 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecMemCore([16 x i8]* %key, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [hls/basic/aes_ha.c:8]   --->   Operation 983 'specmemcore' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 984 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([16 x i8]* %key, [10 x i8]* @p_str24, i32 1, i32 1, [1 x i8]* @p_str125, i32 0, i32 0, [4 x i8]* @p_str226, [1 x i8]* @p_str125, [1 x i8]* @p_str125, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str125, [1 x i8]* @p_str125) nounwind" [hls/basic/aes_ha.c:8]   --->   Operation 984 'specinterface' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 985 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str24, i32 1, i32 1, [1 x i8]* @p_str125, i32 0, i32 0, [4 x i8]* @p_str226, [1 x i8]* @p_str125, [1 x i8]* @p_str125, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str125, [1 x i8]* @p_str125) nounwind" [hls/basic/aes_ha.c:9]   --->   Operation 985 'specinterface' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 986 [1/1] (0.79ns)   --->   "%xor_ln248_39 = xor i8 %xor_ln248_37, %xor_ln248_31" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 986 'xor' 'xor_ln248_39' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 987 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_174 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 174" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 987 'getelementptr' 'ctx_RoundKey_addr_174' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 988 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_39, i8* %ctx_RoundKey_addr_174, align 1" [c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 988 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_91 : Operation 989 [1/1] (0.79ns)   --->   "%xor_ln249_39 = xor i8 %xor_ln249_37, %xor_ln249_31" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 989 'xor' 'xor_ln249_39' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 990 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_175 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 175" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 990 'getelementptr' 'ctx_RoundKey_addr_175' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 991 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_39, i8* %ctx_RoundKey_addr_175, align 1" [c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 991 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_91 : Operation 992 [1/1] (0.00ns)   --->   "%ctx_Iv_addr_14 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 14" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 992 'getelementptr' 'ctx_Iv_addr_14' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 993 [1/1] (1.76ns)   --->   "store i8 %x_3_2, i8* %ctx_Iv_addr_14, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 993 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_91 : Operation 994 [1/2] (1.76ns)   --->   "%x_3_3 = load i8* %iv_addr_15, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 994 'load' 'x_3_3' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_91 : Operation 995 [1/1] (0.00ns)   --->   "%ctx_Iv_addr_15 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 15" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 995 'getelementptr' 'ctx_Iv_addr_15' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 996 [1/1] (1.76ns)   --->   "store i8 %x_3_3, i8* %ctx_Iv_addr_15, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 996 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_91 : Operation 997 [1/2] (1.76ns)   --->   "%inout_load_15 = load i8* %inout_addr_15, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 997 'load' 'inout_load_15' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_91 : Operation 998 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str8) nounwind" [c_src/aes.c:574->hls/basic/aes_ha.c:19]   --->   Operation 998 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 999 [1/1] (0.79ns)   --->   "%x_0_0_1 = xor i8 %x_0_0, %key_load" [c_src/aes.c:274->c_src/aes.c:435->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 999 'xor' 'x_0_0_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1000 [1/1] (0.79ns)   --->   "%x_0_1_1 = xor i8 %x_0_1, %key_load_1" [c_src/aes.c:274->c_src/aes.c:435->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1000 'xor' 'x_0_1_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1001 [1/1] (0.79ns)   --->   "%x_0_2_1 = xor i8 %x_0_2, %key_load_2" [c_src/aes.c:274->c_src/aes.c:435->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1001 'xor' 'x_0_2_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1002 [1/1] (0.79ns)   --->   "%x_0_3_1 = xor i8 %x_0_3, %key_load_3" [c_src/aes.c:274->c_src/aes.c:435->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1002 'xor' 'x_0_3_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1003 [1/1] (0.79ns)   --->   "%x_1_0_1 = xor i8 %x_1_0, %key_load_4" [c_src/aes.c:274->c_src/aes.c:435->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1003 'xor' 'x_1_0_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1004 [1/1] (0.79ns)   --->   "%x_1_1_1 = xor i8 %x_1_1, %key_load_5" [c_src/aes.c:274->c_src/aes.c:435->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1004 'xor' 'x_1_1_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1005 [1/1] (0.79ns)   --->   "%x_1_2_1 = xor i8 %x_1_2, %key_load_6" [c_src/aes.c:274->c_src/aes.c:435->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1005 'xor' 'x_1_2_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1006 [1/1] (0.79ns)   --->   "%x_1_3_1 = xor i8 %x_1_3, %key_load_7" [c_src/aes.c:274->c_src/aes.c:435->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1006 'xor' 'x_1_3_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1007 [1/1] (0.79ns)   --->   "%x_2_0_1 = xor i8 %x_2_0, %key_load_8" [c_src/aes.c:274->c_src/aes.c:435->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1007 'xor' 'x_2_0_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1008 [1/1] (0.79ns)   --->   "%x_2_1_1 = xor i8 %x_2_1, %key_load_9" [c_src/aes.c:274->c_src/aes.c:435->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1008 'xor' 'x_2_1_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1009 [1/1] (0.79ns)   --->   "%x_2_2_1 = xor i8 %x_2_2, %key_load_10" [c_src/aes.c:274->c_src/aes.c:435->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1009 'xor' 'x_2_2_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1010 [1/1] (0.79ns)   --->   "%x_2_3_1 = xor i8 %x_2_3, %key_load_11" [c_src/aes.c:274->c_src/aes.c:435->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1010 'xor' 'x_2_3_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1011 [1/1] (0.79ns)   --->   "%x_3_0_1 = xor i8 %x_3_0, %key_load_12" [c_src/aes.c:274->c_src/aes.c:435->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1011 'xor' 'x_3_0_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1012 [1/1] (0.79ns)   --->   "%x_3_1_1 = xor i8 %x_3_1, %key_load_13" [c_src/aes.c:274->c_src/aes.c:435->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1012 'xor' 'x_3_1_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1013 [1/1] (0.79ns)   --->   "%x_3_2_1 = xor i8 %x_3_2, %key_load_14" [c_src/aes.c:274->c_src/aes.c:435->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1013 'xor' 'x_3_2_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1014 [1/1] (0.79ns)   --->   "%x_3_3_1 = xor i8 %x_3_3, %key_load_15" [c_src/aes.c:274->c_src/aes.c:435->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1014 'xor' 'x_3_3_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1015 [1/1] (1.39ns)   --->   "br label %AddRoundKey.exit14.i.i.0" [c_src/aes.c:441->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1015 'br' <Predicate = true> <Delay = 1.39>

State 92 <SV = 91> <Delay = 2.77>
ST_92 : Operation 1016 [1/1] (0.00ns)   --->   "%x_3_3_0 = phi i8 [ %x_3_3_1, %AES_CTR_xcrypt_buffer_label2_begin ], [ %x_3_3_4, %.preheader22.preheader.0 ]"   --->   Operation 1016 'phi' 'x_3_3_0' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1017 [1/1] (0.00ns)   --->   "%x_3_2_0 = phi i8 [ %x_3_2_1, %AES_CTR_xcrypt_buffer_label2_begin ], [ %x_3_2_4, %.preheader22.preheader.0 ]"   --->   Operation 1017 'phi' 'x_3_2_0' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1018 [1/1] (0.00ns)   --->   "%x_3_1_0 = phi i8 [ %x_3_1_1, %AES_CTR_xcrypt_buffer_label2_begin ], [ %x_3_1_4, %.preheader22.preheader.0 ]"   --->   Operation 1018 'phi' 'x_3_1_0' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1019 [1/1] (0.00ns)   --->   "%x_3_0_0 = phi i8 [ %x_3_0_1, %AES_CTR_xcrypt_buffer_label2_begin ], [ %x_3_0_3, %.preheader22.preheader.0 ]"   --->   Operation 1019 'phi' 'x_3_0_0' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1020 [1/1] (0.00ns)   --->   "%x_2_3_0 = phi i8 [ %x_2_3_1, %AES_CTR_xcrypt_buffer_label2_begin ], [ %x_2_3_4, %.preheader22.preheader.0 ]"   --->   Operation 1020 'phi' 'x_2_3_0' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1021 [1/1] (0.00ns)   --->   "%x_2_2_0 = phi i8 [ %x_2_2_1, %AES_CTR_xcrypt_buffer_label2_begin ], [ %x_2_2_4, %.preheader22.preheader.0 ]"   --->   Operation 1021 'phi' 'x_2_2_0' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1022 [1/1] (0.00ns)   --->   "%x_2_1_0 = phi i8 [ %x_2_1_1, %AES_CTR_xcrypt_buffer_label2_begin ], [ %x_2_1_4, %.preheader22.preheader.0 ]"   --->   Operation 1022 'phi' 'x_2_1_0' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1023 [1/1] (0.00ns)   --->   "%x_2_0_0 = phi i8 [ %x_2_0_1, %AES_CTR_xcrypt_buffer_label2_begin ], [ %x_2_0_3, %.preheader22.preheader.0 ]"   --->   Operation 1023 'phi' 'x_2_0_0' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1024 [1/1] (0.00ns)   --->   "%x_1_3_0 = phi i8 [ %x_1_3_1, %AES_CTR_xcrypt_buffer_label2_begin ], [ %x_1_3_4, %.preheader22.preheader.0 ]"   --->   Operation 1024 'phi' 'x_1_3_0' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1025 [1/1] (0.00ns)   --->   "%x_1_2_0 = phi i8 [ %x_1_2_1, %AES_CTR_xcrypt_buffer_label2_begin ], [ %x_1_2_4, %.preheader22.preheader.0 ]"   --->   Operation 1025 'phi' 'x_1_2_0' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1026 [1/1] (0.00ns)   --->   "%x_1_1_0 = phi i8 [ %x_1_1_1, %AES_CTR_xcrypt_buffer_label2_begin ], [ %x_1_1_4, %.preheader22.preheader.0 ]"   --->   Operation 1026 'phi' 'x_1_1_0' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1027 [1/1] (0.00ns)   --->   "%x_1_0_0 = phi i8 [ %x_1_0_1, %AES_CTR_xcrypt_buffer_label2_begin ], [ %x_1_0_3, %.preheader22.preheader.0 ]"   --->   Operation 1027 'phi' 'x_1_0_0' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1028 [1/1] (0.00ns)   --->   "%x_0_3_0 = phi i8 [ %x_0_3_1, %AES_CTR_xcrypt_buffer_label2_begin ], [ %x_0_3_4, %.preheader22.preheader.0 ]"   --->   Operation 1028 'phi' 'x_0_3_0' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1029 [1/1] (0.00ns)   --->   "%x_0_2_0 = phi i8 [ %x_0_2_1, %AES_CTR_xcrypt_buffer_label2_begin ], [ %x_0_2_4, %.preheader22.preheader.0 ]"   --->   Operation 1029 'phi' 'x_0_2_0' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1030 [1/1] (0.00ns)   --->   "%x_0_1_0 = phi i8 [ %x_0_1_1, %AES_CTR_xcrypt_buffer_label2_begin ], [ %x_0_1_4, %.preheader22.preheader.0 ]"   --->   Operation 1030 'phi' 'x_0_1_0' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1031 [1/1] (0.00ns)   --->   "%x_0_0_0 = phi i8 [ %x_0_0_1, %AES_CTR_xcrypt_buffer_label2_begin ], [ %x_0_0_3, %.preheader22.preheader.0 ]"   --->   Operation 1031 'phi' 'x_0_0_0' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1032 [1/1] (0.00ns)   --->   "%zext_ln285 = zext i8 %x_0_0_0 to i64" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1032 'zext' 'zext_ln285' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1033 [1/1] (0.00ns)   --->   "%sbox_addr_40 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln285" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1033 'getelementptr' 'sbox_addr_40' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1034 [2/2] (2.77ns)   --->   "%x_0_0_2 = load i8* %sbox_addr_40, align 1" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1034 'load' 'x_0_0_2' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_92 : Operation 1035 [1/1] (0.00ns)   --->   "%zext_ln285_1 = zext i8 %x_1_0_0 to i64" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1035 'zext' 'zext_ln285_1' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1036 [1/1] (0.00ns)   --->   "%sbox_addr_41 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln285_1" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1036 'getelementptr' 'sbox_addr_41' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1037 [2/2] (2.77ns)   --->   "%x_1_0_2 = load i8* %sbox_addr_41, align 1" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1037 'load' 'x_1_0_2' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_92 : Operation 1038 [1/1] (0.00ns)   --->   "%zext_ln285_2 = zext i8 %x_2_0_0 to i64" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1038 'zext' 'zext_ln285_2' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1039 [1/1] (0.00ns)   --->   "%sbox_addr_42 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln285_2" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1039 'getelementptr' 'sbox_addr_42' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1040 [2/2] (2.77ns)   --->   "%x_2_0_2 = load i8* %sbox_addr_42, align 1" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1040 'load' 'x_2_0_2' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_92 : Operation 1041 [1/1] (0.00ns)   --->   "%zext_ln285_3 = zext i8 %x_3_0_0 to i64" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1041 'zext' 'zext_ln285_3' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1042 [1/1] (0.00ns)   --->   "%sbox_addr_43 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln285_3" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1042 'getelementptr' 'sbox_addr_43' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1043 [2/2] (2.77ns)   --->   "%x_3_0_2 = load i8* %sbox_addr_43, align 1" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1043 'load' 'x_3_0_2' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_92 : Operation 1044 [1/1] (0.00ns)   --->   "%zext_ln285_4 = zext i8 %x_0_1_0 to i64" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1044 'zext' 'zext_ln285_4' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1045 [1/1] (0.00ns)   --->   "%sbox_addr_44 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln285_4" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1045 'getelementptr' 'sbox_addr_44' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1046 [2/2] (2.77ns)   --->   "%x_0_1_5 = load i8* %sbox_addr_44, align 1" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1046 'load' 'x_0_1_5' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_92 : Operation 1047 [1/1] (0.00ns)   --->   "%zext_ln285_5 = zext i8 %x_1_1_0 to i64" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1047 'zext' 'zext_ln285_5' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1048 [1/1] (0.00ns)   --->   "%sbox_addr_45 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln285_5" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1048 'getelementptr' 'sbox_addr_45' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1049 [2/2] (2.77ns)   --->   "%x_1_1_5 = load i8* %sbox_addr_45, align 1" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1049 'load' 'x_1_1_5' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_92 : Operation 1050 [1/1] (0.00ns)   --->   "%zext_ln285_6 = zext i8 %x_2_1_0 to i64" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1050 'zext' 'zext_ln285_6' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1051 [1/1] (0.00ns)   --->   "%sbox_addr_46 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln285_6" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1051 'getelementptr' 'sbox_addr_46' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1052 [2/2] (2.77ns)   --->   "%x_2_1_5 = load i8* %sbox_addr_46, align 1" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1052 'load' 'x_2_1_5' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_92 : Operation 1053 [1/1] (0.00ns)   --->   "%zext_ln285_7 = zext i8 %x_3_1_0 to i64" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1053 'zext' 'zext_ln285_7' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1054 [1/1] (0.00ns)   --->   "%sbox_addr_47 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln285_7" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1054 'getelementptr' 'sbox_addr_47' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1055 [2/2] (2.77ns)   --->   "%x_3_1_5 = load i8* %sbox_addr_47, align 1" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1055 'load' 'x_3_1_5' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_92 : Operation 1056 [1/1] (0.00ns)   --->   "%zext_ln285_8 = zext i8 %x_0_2_0 to i64" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1056 'zext' 'zext_ln285_8' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1057 [1/1] (0.00ns)   --->   "%sbox_addr_48 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln285_8" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1057 'getelementptr' 'sbox_addr_48' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1058 [2/2] (2.77ns)   --->   "%x_0_2_5 = load i8* %sbox_addr_48, align 1" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1058 'load' 'x_0_2_5' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_92 : Operation 1059 [1/1] (0.00ns)   --->   "%zext_ln285_9 = zext i8 %x_1_2_0 to i64" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1059 'zext' 'zext_ln285_9' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1060 [1/1] (0.00ns)   --->   "%sbox_addr_49 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln285_9" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1060 'getelementptr' 'sbox_addr_49' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1061 [2/2] (2.77ns)   --->   "%x_1_2_5 = load i8* %sbox_addr_49, align 1" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1061 'load' 'x_1_2_5' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_92 : Operation 1062 [1/1] (0.00ns)   --->   "%zext_ln285_10 = zext i8 %x_2_2_0 to i64" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1062 'zext' 'zext_ln285_10' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1063 [1/1] (0.00ns)   --->   "%sbox_addr_50 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln285_10" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1063 'getelementptr' 'sbox_addr_50' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1064 [2/2] (2.77ns)   --->   "%x_2_2_5 = load i8* %sbox_addr_50, align 1" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1064 'load' 'x_2_2_5' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_92 : Operation 1065 [1/1] (0.00ns)   --->   "%zext_ln285_11 = zext i8 %x_3_2_0 to i64" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1065 'zext' 'zext_ln285_11' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1066 [1/1] (0.00ns)   --->   "%sbox_addr_51 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln285_11" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1066 'getelementptr' 'sbox_addr_51' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1067 [2/2] (2.77ns)   --->   "%x_3_2_5 = load i8* %sbox_addr_51, align 1" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1067 'load' 'x_3_2_5' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_92 : Operation 1068 [1/1] (0.00ns)   --->   "%zext_ln285_12 = zext i8 %x_0_3_0 to i64" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1068 'zext' 'zext_ln285_12' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1069 [1/1] (0.00ns)   --->   "%sbox_addr_52 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln285_12" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1069 'getelementptr' 'sbox_addr_52' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1070 [2/2] (2.77ns)   --->   "%x_0_3_5 = load i8* %sbox_addr_52, align 1" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1070 'load' 'x_0_3_5' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_92 : Operation 1071 [1/1] (0.00ns)   --->   "%zext_ln285_13 = zext i8 %x_1_3_0 to i64" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1071 'zext' 'zext_ln285_13' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1072 [1/1] (0.00ns)   --->   "%sbox_addr_53 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln285_13" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1072 'getelementptr' 'sbox_addr_53' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1073 [2/2] (2.77ns)   --->   "%x_1_3_5 = load i8* %sbox_addr_53, align 1" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1073 'load' 'x_1_3_5' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_92 : Operation 1074 [1/1] (0.00ns)   --->   "%zext_ln285_14 = zext i8 %x_2_3_0 to i64" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1074 'zext' 'zext_ln285_14' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1075 [1/1] (0.00ns)   --->   "%sbox_addr_54 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln285_14" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1075 'getelementptr' 'sbox_addr_54' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1076 [2/2] (2.77ns)   --->   "%x_2_3_5 = load i8* %sbox_addr_54, align 1" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1076 'load' 'x_2_3_5' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_92 : Operation 1077 [1/1] (0.00ns)   --->   "%zext_ln285_15 = zext i8 %x_3_3_0 to i64" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1077 'zext' 'zext_ln285_15' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1078 [1/1] (0.00ns)   --->   "%sbox_addr_55 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln285_15" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1078 'getelementptr' 'sbox_addr_55' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1079 [2/2] (2.77ns)   --->   "%x_3_3_5 = load i8* %sbox_addr_55, align 1" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1079 'load' 'x_3_3_5' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 93 <SV = 92> <Delay = 3.23>
ST_93 : Operation 1080 [1/1] (0.00ns)   --->   "%round_assign_0 = phi i4 [ 1, %AES_CTR_xcrypt_buffer_label2_begin ], [ %add_ln441, %.preheader22.preheader.0 ]" [c_src/aes.c:441->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1080 'phi' 'round_assign_0' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1081 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str17) nounwind" [c_src/aes.c:441->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1081 'specloopname' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1082 [1/2] (2.77ns)   --->   "%x_0_0_2 = load i8* %sbox_addr_40, align 1" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1082 'load' 'x_0_0_2' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_93 : Operation 1083 [1/2] (2.77ns)   --->   "%x_1_0_2 = load i8* %sbox_addr_41, align 1" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1083 'load' 'x_1_0_2' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_93 : Operation 1084 [1/2] (2.77ns)   --->   "%x_2_0_2 = load i8* %sbox_addr_42, align 1" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1084 'load' 'x_2_0_2' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_93 : Operation 1085 [1/2] (2.77ns)   --->   "%x_3_0_2 = load i8* %sbox_addr_43, align 1" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1085 'load' 'x_3_0_2' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_93 : Operation 1086 [1/2] (2.77ns)   --->   "%x_0_1_5 = load i8* %sbox_addr_44, align 1" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1086 'load' 'x_0_1_5' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_93 : Operation 1087 [1/2] (2.77ns)   --->   "%x_1_1_5 = load i8* %sbox_addr_45, align 1" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1087 'load' 'x_1_1_5' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_93 : Operation 1088 [1/2] (2.77ns)   --->   "%x_2_1_5 = load i8* %sbox_addr_46, align 1" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1088 'load' 'x_2_1_5' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_93 : Operation 1089 [1/2] (2.77ns)   --->   "%x_3_1_5 = load i8* %sbox_addr_47, align 1" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1089 'load' 'x_3_1_5' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_93 : Operation 1090 [1/2] (2.77ns)   --->   "%x_0_2_5 = load i8* %sbox_addr_48, align 1" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1090 'load' 'x_0_2_5' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_93 : Operation 1091 [1/2] (2.77ns)   --->   "%x_1_2_5 = load i8* %sbox_addr_49, align 1" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1091 'load' 'x_1_2_5' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_93 : Operation 1092 [1/2] (2.77ns)   --->   "%x_2_2_5 = load i8* %sbox_addr_50, align 1" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1092 'load' 'x_2_2_5' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_93 : Operation 1093 [1/2] (2.77ns)   --->   "%x_3_2_5 = load i8* %sbox_addr_51, align 1" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1093 'load' 'x_3_2_5' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_93 : Operation 1094 [1/2] (2.77ns)   --->   "%x_0_3_5 = load i8* %sbox_addr_52, align 1" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1094 'load' 'x_0_3_5' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_93 : Operation 1095 [1/2] (2.77ns)   --->   "%x_1_3_5 = load i8* %sbox_addr_53, align 1" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1095 'load' 'x_1_3_5' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_93 : Operation 1096 [1/2] (2.77ns)   --->   "%x_2_3_5 = load i8* %sbox_addr_54, align 1" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1096 'load' 'x_2_3_5' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_93 : Operation 1097 [1/2] (2.77ns)   --->   "%x_3_3_5 = load i8* %sbox_addr_55, align 1" [c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1097 'load' 'x_3_3_5' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_93 : Operation 1098 [1/1] (1.20ns)   --->   "%icmp_ln444 = icmp eq i4 %round_assign_0, -6" [c_src/aes.c:444->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1098 'icmp' 'icmp_ln444' <Predicate = true> <Delay = 1.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1099 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 1099 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1100 [1/1] (0.00ns)   --->   "br i1 %icmp_ln444, label %.preheader.preheader.0, label %.preheader22.preheader.0" [c_src/aes.c:444->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1100 'br' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1101 [1/1] (0.00ns)   --->   "%shl_ln1 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %round_assign_0, i4 0)" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1101 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_93 : Operation 1102 [1/1] (0.00ns)   --->   "%zext_ln274 = zext i8 %shl_ln1 to i64" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1102 'zext' 'zext_ln274' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_93 : Operation 1103 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_176 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 %zext_ln274" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1103 'getelementptr' 'ctx_RoundKey_addr_176' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_93 : Operation 1104 [2/2] (2.77ns)   --->   "%ctx_RoundKey_load = load i8* %ctx_RoundKey_addr_176, align 1" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1104 'load' 'ctx_RoundKey_load' <Predicate = (!icmp_ln444)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_93 : Operation 1105 [1/1] (0.00ns)   --->   "%or_ln274 = or i8 %shl_ln1, 1" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1105 'or' 'or_ln274' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_93 : Operation 1106 [1/1] (0.00ns)   --->   "%zext_ln274_1 = zext i8 %or_ln274 to i64" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1106 'zext' 'zext_ln274_1' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_93 : Operation 1107 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_177 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 %zext_ln274_1" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1107 'getelementptr' 'ctx_RoundKey_addr_177' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_93 : Operation 1108 [2/2] (2.77ns)   --->   "%ctx_RoundKey_load_1 = load i8* %ctx_RoundKey_addr_177, align 1" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1108 'load' 'ctx_RoundKey_load_1' <Predicate = (!icmp_ln444)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_93 : Operation 1109 [1/1] (1.56ns)   --->   "%add_ln441 = add i4 1, %round_assign_0" [c_src/aes.c:441->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1109 'add' 'add_ln441' <Predicate = (!icmp_ln444)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1110 [1/1] (1.21ns)   --->   "%icmp_ln587 = icmp eq i8 %x_3_3, -1" [c_src/aes.c:587->hls/basic/aes_ha.c:19]   --->   Operation 1110 'icmp' 'icmp_ln587' <Predicate = (icmp_ln444)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1111 [1/1] (2.02ns)   --->   "br i1 %icmp_ln587, label %conv_stateTo1d.exit.i.0.1, label %0" [c_src/aes.c:587->hls/basic/aes_ha.c:19]   --->   Operation 1111 'br' <Predicate = (icmp_ln444)> <Delay = 2.02>
ST_93 : Operation 1112 [1/1] (1.76ns)   --->   "store i8 0, i8* %ctx_Iv_addr_15, align 1" [c_src/aes.c:588->hls/basic/aes_ha.c:19]   --->   Operation 1112 'store' <Predicate = (icmp_ln444 & icmp_ln587)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_93 : Operation 1113 [1/1] (1.21ns)   --->   "%icmp_ln587_1 = icmp eq i8 %x_3_2, -1" [c_src/aes.c:587->hls/basic/aes_ha.c:19]   --->   Operation 1113 'icmp' 'icmp_ln587_1' <Predicate = (icmp_ln444 & icmp_ln587)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1114 [1/1] (2.02ns)   --->   "br i1 %icmp_ln587_1, label %conv_stateTo1d.exit.i.0.2, label %0" [c_src/aes.c:587->hls/basic/aes_ha.c:19]   --->   Operation 1114 'br' <Predicate = (icmp_ln444 & icmp_ln587)> <Delay = 2.02>
ST_93 : Operation 1115 [1/1] (1.76ns)   --->   "store i8 0, i8* %ctx_Iv_addr_14, align 1" [c_src/aes.c:588->hls/basic/aes_ha.c:19]   --->   Operation 1115 'store' <Predicate = (icmp_ln444 & icmp_ln587 & icmp_ln587_1)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_93 : Operation 1116 [1/1] (1.21ns)   --->   "%icmp_ln587_2 = icmp eq i8 %x_3_1, -1" [c_src/aes.c:587->hls/basic/aes_ha.c:19]   --->   Operation 1116 'icmp' 'icmp_ln587_2' <Predicate = (icmp_ln444 & icmp_ln587 & icmp_ln587_1)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1117 [1/1] (2.02ns)   --->   "br i1 %icmp_ln587_2, label %conv_stateTo1d.exit.i.0.3, label %0" [c_src/aes.c:587->hls/basic/aes_ha.c:19]   --->   Operation 1117 'br' <Predicate = (icmp_ln444 & icmp_ln587 & icmp_ln587_1)> <Delay = 2.02>

State 94 <SV = 93> <Delay = 2.77>
ST_94 : Operation 1118 [1/2] (2.77ns)   --->   "%ctx_RoundKey_load = load i8* %ctx_RoundKey_addr_176, align 1" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1118 'load' 'ctx_RoundKey_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_94 : Operation 1119 [1/2] (2.77ns)   --->   "%ctx_RoundKey_load_1 = load i8* %ctx_RoundKey_addr_177, align 1" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1119 'load' 'ctx_RoundKey_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_94 : Operation 1120 [1/1] (0.00ns)   --->   "%or_ln274_1 = or i8 %shl_ln1, 2" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1120 'or' 'or_ln274_1' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1121 [1/1] (0.00ns)   --->   "%zext_ln274_2 = zext i8 %or_ln274_1 to i64" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1121 'zext' 'zext_ln274_2' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1122 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_178 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 %zext_ln274_2" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1122 'getelementptr' 'ctx_RoundKey_addr_178' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1123 [2/2] (2.77ns)   --->   "%ctx_RoundKey_load_2 = load i8* %ctx_RoundKey_addr_178, align 1" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1123 'load' 'ctx_RoundKey_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_94 : Operation 1124 [1/1] (0.00ns)   --->   "%or_ln274_2 = or i8 %shl_ln1, 3" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1124 'or' 'or_ln274_2' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1125 [1/1] (0.00ns)   --->   "%zext_ln274_3 = zext i8 %or_ln274_2 to i64" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1125 'zext' 'zext_ln274_3' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1126 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_179 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 %zext_ln274_3" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1126 'getelementptr' 'ctx_RoundKey_addr_179' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1127 [2/2] (2.77ns)   --->   "%ctx_RoundKey_load_3 = load i8* %ctx_RoundKey_addr_179, align 1" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1127 'load' 'ctx_RoundKey_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 95 <SV = 94> <Delay = 3.74>
ST_95 : Operation 1128 [1/1] (0.79ns)   --->   "%xor_ln328 = xor i8 %x_1_1_5, %x_0_0_2" [c_src/aes.c:328->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1128 'xor' 'xor_ln328' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1129 [1/1] (0.79ns)   --->   "%xor_ln328_1 = xor i8 %x_2_2_5, %xor_ln328" [c_src/aes.c:328->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1129 'xor' 'xor_ln328_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1130 [1/1] (0.79ns)   --->   "%xor_ln328_2 = xor i8 %x_3_3_5, %xor_ln328_1" [c_src/aes.c:328->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1130 'xor' 'xor_ln328_2' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1131 [1/1] (0.00ns) (grouped into LUT with out node x_0_0_3)   --->   "%shl_ln320 = shl i8 %xor_ln328, 1" [c_src/aes.c:320->c_src/aes.c:330->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1131 'shl' 'shl_ln320' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node x_0_0_3)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln328, i32 7)" [c_src/aes.c:320->c_src/aes.c:330->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1132 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1133 [1/1] (0.00ns) (grouped into LUT with out node x_0_0_3)   --->   "%select_ln320 = select i1 %tmp_1, i8 27, i8 0" [c_src/aes.c:320->c_src/aes.c:330->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1133 'select' 'select_ln320' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 1134 [1/1] (0.79ns)   --->   "%xor_ln332 = xor i8 %x_2_2_5, %x_1_1_5" [c_src/aes.c:332->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1134 'xor' 'xor_ln332' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1135 [1/1] (0.00ns) (grouped into LUT with out node x_0_1_4)   --->   "%shl_ln320_1 = shl i8 %xor_ln332, 1" [c_src/aes.c:320->c_src/aes.c:333->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1135 'shl' 'shl_ln320_1' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1136 [1/1] (0.00ns) (grouped into LUT with out node x_0_1_4)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln332, i32 7)" [c_src/aes.c:320->c_src/aes.c:333->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1136 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1137 [1/1] (0.00ns) (grouped into LUT with out node x_0_1_4)   --->   "%select_ln320_1 = select i1 %tmp_2, i8 27, i8 0" [c_src/aes.c:320->c_src/aes.c:333->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1137 'select' 'select_ln320_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 1138 [1/1] (0.79ns)   --->   "%xor_ln335 = xor i8 %x_3_3_5, %x_2_2_5" [c_src/aes.c:335->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1138 'xor' 'xor_ln335' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1139 [1/1] (0.00ns) (grouped into LUT with out node x_0_2_4)   --->   "%shl_ln320_2 = shl i8 %xor_ln335, 1" [c_src/aes.c:320->c_src/aes.c:336->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1139 'shl' 'shl_ln320_2' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node x_0_2_4)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln335, i32 7)" [c_src/aes.c:320->c_src/aes.c:336->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1140 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1141 [1/1] (0.00ns) (grouped into LUT with out node x_0_2_4)   --->   "%select_ln320_2 = select i1 %tmp_3, i8 27, i8 0" [c_src/aes.c:320->c_src/aes.c:336->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1141 'select' 'select_ln320_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 1142 [1/1] (0.79ns)   --->   "%xor_ln338 = xor i8 %x_3_3_5, %x_0_0_2" [c_src/aes.c:338->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1142 'xor' 'xor_ln338' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1143 [1/1] (0.00ns) (grouped into LUT with out node x_0_3_4)   --->   "%shl_ln320_3 = shl i8 %xor_ln338, 1" [c_src/aes.c:320->c_src/aes.c:339->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1143 'shl' 'shl_ln320_3' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node x_0_3_4)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln338, i32 7)" [c_src/aes.c:320->c_src/aes.c:339->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1144 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node x_0_3_4)   --->   "%select_ln320_3 = select i1 %tmp_4, i8 27, i8 0" [c_src/aes.c:320->c_src/aes.c:339->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1145 'select' 'select_ln320_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node x_0_0_3)   --->   "%xor_ln274 = xor i8 %x_0_0_2, %ctx_RoundKey_load" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1146 'xor' 'xor_ln274' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node x_0_0_3)   --->   "%xor_ln274_1 = xor i8 %select_ln320, %xor_ln328_2" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1147 'xor' 'xor_ln274_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node x_0_0_3)   --->   "%xor_ln274_2 = xor i8 %xor_ln274_1, %shl_ln320" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1148 'xor' 'xor_ln274_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1149 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_0_0_3 = xor i8 %xor_ln274_2, %xor_ln274" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1149 'xor' 'x_0_0_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node x_0_1_4)   --->   "%xor_ln274_4 = xor i8 %x_1_1_5, %ctx_RoundKey_load_1" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1150 'xor' 'xor_ln274_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1151 [1/1] (0.00ns) (grouped into LUT with out node x_0_1_4)   --->   "%xor_ln274_5 = xor i8 %xor_ln328_2, %select_ln320_1" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1151 'xor' 'xor_ln274_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node x_0_1_4)   --->   "%xor_ln274_6 = xor i8 %xor_ln274_5, %shl_ln320_1" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1152 'xor' 'xor_ln274_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1153 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_0_1_4 = xor i8 %xor_ln274_6, %xor_ln274_4" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1153 'xor' 'x_0_1_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1154 [1/2] (2.77ns)   --->   "%ctx_RoundKey_load_2 = load i8* %ctx_RoundKey_addr_178, align 1" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1154 'load' 'ctx_RoundKey_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_95 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node x_0_2_4)   --->   "%xor_ln274_8 = xor i8 %x_3_3_5, %ctx_RoundKey_load_2" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1155 'xor' 'xor_ln274_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node x_0_2_4)   --->   "%xor_ln274_9 = xor i8 %shl_ln320_2, %select_ln320_2" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1156 'xor' 'xor_ln274_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1157 [1/1] (0.00ns) (grouped into LUT with out node x_0_2_4)   --->   "%xor_ln274_10 = xor i8 %xor_ln274_9, %xor_ln328" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1157 'xor' 'xor_ln274_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1158 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_0_2_4 = xor i8 %xor_ln274_10, %xor_ln274_8" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1158 'xor' 'x_0_2_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1159 [1/2] (2.77ns)   --->   "%ctx_RoundKey_load_3 = load i8* %ctx_RoundKey_addr_179, align 1" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1159 'load' 'ctx_RoundKey_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_95 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node x_0_3_4)   --->   "%xor_ln274_12 = xor i8 %ctx_RoundKey_load_3, %shl_ln320_3" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1160 'xor' 'xor_ln274_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1161 [1/1] (0.00ns) (grouped into LUT with out node x_0_3_4)   --->   "%xor_ln274_13 = xor i8 %xor_ln328_1, %select_ln320_3" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1161 'xor' 'xor_ln274_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1162 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_0_3_4 = xor i8 %xor_ln274_13, %xor_ln274_12" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1162 'xor' 'x_0_3_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1163 [1/1] (0.00ns)   --->   "%or_ln274_3 = or i8 %shl_ln1, 4" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1163 'or' 'or_ln274_3' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1164 [1/1] (0.00ns)   --->   "%zext_ln274_4 = zext i8 %or_ln274_3 to i64" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1164 'zext' 'zext_ln274_4' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1165 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_180 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 %zext_ln274_4" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1165 'getelementptr' 'ctx_RoundKey_addr_180' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1166 [2/2] (2.77ns)   --->   "%ctx_RoundKey_load_4 = load i8* %ctx_RoundKey_addr_180, align 1" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1166 'load' 'ctx_RoundKey_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_95 : Operation 1167 [1/1] (0.00ns)   --->   "%or_ln274_4 = or i8 %shl_ln1, 5" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1167 'or' 'or_ln274_4' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1168 [1/1] (0.00ns)   --->   "%zext_ln274_5 = zext i8 %or_ln274_4 to i64" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1168 'zext' 'zext_ln274_5' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1169 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_181 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 %zext_ln274_5" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1169 'getelementptr' 'ctx_RoundKey_addr_181' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1170 [2/2] (2.77ns)   --->   "%ctx_RoundKey_load_5 = load i8* %ctx_RoundKey_addr_181, align 1" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1170 'load' 'ctx_RoundKey_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 96 <SV = 95> <Delay = 2.77>
ST_96 : Operation 1171 [1/2] (2.77ns)   --->   "%ctx_RoundKey_load_4 = load i8* %ctx_RoundKey_addr_180, align 1" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1171 'load' 'ctx_RoundKey_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_96 : Operation 1172 [1/2] (2.77ns)   --->   "%ctx_RoundKey_load_5 = load i8* %ctx_RoundKey_addr_181, align 1" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1172 'load' 'ctx_RoundKey_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_96 : Operation 1173 [1/1] (0.00ns)   --->   "%or_ln274_5 = or i8 %shl_ln1, 6" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1173 'or' 'or_ln274_5' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1174 [1/1] (0.00ns)   --->   "%zext_ln274_6 = zext i8 %or_ln274_5 to i64" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1174 'zext' 'zext_ln274_6' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1175 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_182 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 %zext_ln274_6" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1175 'getelementptr' 'ctx_RoundKey_addr_182' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1176 [2/2] (2.77ns)   --->   "%ctx_RoundKey_load_6 = load i8* %ctx_RoundKey_addr_182, align 1" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1176 'load' 'ctx_RoundKey_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_96 : Operation 1177 [1/1] (0.00ns)   --->   "%or_ln274_6 = or i8 %shl_ln1, 7" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1177 'or' 'or_ln274_6' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1178 [1/1] (0.00ns)   --->   "%zext_ln274_7 = zext i8 %or_ln274_6 to i64" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1178 'zext' 'zext_ln274_7' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1179 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_183 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 %zext_ln274_7" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1179 'getelementptr' 'ctx_RoundKey_addr_183' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1180 [2/2] (2.77ns)   --->   "%ctx_RoundKey_load_7 = load i8* %ctx_RoundKey_addr_183, align 1" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1180 'load' 'ctx_RoundKey_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 97 <SV = 96> <Delay = 3.74>
ST_97 : Operation 1181 [1/1] (0.79ns)   --->   "%xor_ln328_3 = xor i8 %x_2_1_5, %x_1_0_2" [c_src/aes.c:328->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1181 'xor' 'xor_ln328_3' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1182 [1/1] (0.79ns)   --->   "%xor_ln328_4 = xor i8 %x_3_2_5, %xor_ln328_3" [c_src/aes.c:328->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1182 'xor' 'xor_ln328_4' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1183 [1/1] (0.79ns)   --->   "%xor_ln328_5 = xor i8 %x_0_3_5, %xor_ln328_4" [c_src/aes.c:328->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1183 'xor' 'xor_ln328_5' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node x_1_0_3)   --->   "%shl_ln320_4 = shl i8 %xor_ln328_3, 1" [c_src/aes.c:320->c_src/aes.c:330->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1184 'shl' 'shl_ln320_4' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node x_1_0_3)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln328_3, i32 7)" [c_src/aes.c:320->c_src/aes.c:330->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1185 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1186 [1/1] (0.00ns) (grouped into LUT with out node x_1_0_3)   --->   "%select_ln320_4 = select i1 %tmp_5, i8 27, i8 0" [c_src/aes.c:320->c_src/aes.c:330->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1186 'select' 'select_ln320_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 1187 [1/1] (0.79ns)   --->   "%xor_ln332_1 = xor i8 %x_3_2_5, %x_2_1_5" [c_src/aes.c:332->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1187 'xor' 'xor_ln332_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node x_1_1_4)   --->   "%shl_ln320_5 = shl i8 %xor_ln332_1, 1" [c_src/aes.c:320->c_src/aes.c:333->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1188 'shl' 'shl_ln320_5' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node x_1_1_4)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln332_1, i32 7)" [c_src/aes.c:320->c_src/aes.c:333->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1189 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node x_1_1_4)   --->   "%select_ln320_5 = select i1 %tmp_6, i8 27, i8 0" [c_src/aes.c:320->c_src/aes.c:333->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1190 'select' 'select_ln320_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 1191 [1/1] (0.79ns)   --->   "%xor_ln335_1 = xor i8 %x_0_3_5, %x_3_2_5" [c_src/aes.c:335->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1191 'xor' 'xor_ln335_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node x_1_2_4)   --->   "%shl_ln320_6 = shl i8 %xor_ln335_1, 1" [c_src/aes.c:320->c_src/aes.c:336->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1192 'shl' 'shl_ln320_6' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node x_1_2_4)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln335_1, i32 7)" [c_src/aes.c:320->c_src/aes.c:336->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1193 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node x_1_2_4)   --->   "%select_ln320_6 = select i1 %tmp_7, i8 27, i8 0" [c_src/aes.c:320->c_src/aes.c:336->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1194 'select' 'select_ln320_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 1195 [1/1] (0.79ns)   --->   "%xor_ln338_1 = xor i8 %x_0_3_5, %x_1_0_2" [c_src/aes.c:338->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1195 'xor' 'xor_ln338_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node x_1_3_4)   --->   "%shl_ln320_7 = shl i8 %xor_ln338_1, 1" [c_src/aes.c:320->c_src/aes.c:339->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1196 'shl' 'shl_ln320_7' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node x_1_3_4)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln338_1, i32 7)" [c_src/aes.c:320->c_src/aes.c:339->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1197 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node x_1_3_4)   --->   "%select_ln320_7 = select i1 %tmp_8, i8 27, i8 0" [c_src/aes.c:320->c_src/aes.c:339->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1198 'select' 'select_ln320_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 1199 [1/1] (0.00ns) (grouped into LUT with out node x_1_0_3)   --->   "%xor_ln274_15 = xor i8 %x_1_0_2, %ctx_RoundKey_load_4" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1199 'xor' 'xor_ln274_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node x_1_0_3)   --->   "%xor_ln274_16 = xor i8 %select_ln320_4, %xor_ln328_5" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1200 'xor' 'xor_ln274_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node x_1_0_3)   --->   "%xor_ln274_17 = xor i8 %xor_ln274_16, %shl_ln320_4" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1201 'xor' 'xor_ln274_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1202 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_1_0_3 = xor i8 %xor_ln274_17, %xor_ln274_15" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1202 'xor' 'x_1_0_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1203 [1/1] (0.00ns) (grouped into LUT with out node x_1_1_4)   --->   "%xor_ln274_19 = xor i8 %x_2_1_5, %ctx_RoundKey_load_5" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1203 'xor' 'xor_ln274_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1204 [1/1] (0.00ns) (grouped into LUT with out node x_1_1_4)   --->   "%xor_ln274_20 = xor i8 %xor_ln328_5, %select_ln320_5" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1204 'xor' 'xor_ln274_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1205 [1/1] (0.00ns) (grouped into LUT with out node x_1_1_4)   --->   "%xor_ln274_21 = xor i8 %xor_ln274_20, %shl_ln320_5" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1205 'xor' 'xor_ln274_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1206 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_1_1_4 = xor i8 %xor_ln274_21, %xor_ln274_19" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1206 'xor' 'x_1_1_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1207 [1/2] (2.77ns)   --->   "%ctx_RoundKey_load_6 = load i8* %ctx_RoundKey_addr_182, align 1" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1207 'load' 'ctx_RoundKey_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_97 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node x_1_2_4)   --->   "%xor_ln274_23 = xor i8 %x_0_3_5, %ctx_RoundKey_load_6" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1208 'xor' 'xor_ln274_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1209 [1/1] (0.00ns) (grouped into LUT with out node x_1_2_4)   --->   "%xor_ln274_24 = xor i8 %shl_ln320_6, %select_ln320_6" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1209 'xor' 'xor_ln274_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node x_1_2_4)   --->   "%xor_ln274_25 = xor i8 %xor_ln274_24, %xor_ln328_3" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1210 'xor' 'xor_ln274_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1211 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_1_2_4 = xor i8 %xor_ln274_25, %xor_ln274_23" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1211 'xor' 'x_1_2_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1212 [1/2] (2.77ns)   --->   "%ctx_RoundKey_load_7 = load i8* %ctx_RoundKey_addr_183, align 1" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1212 'load' 'ctx_RoundKey_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_97 : Operation 1213 [1/1] (0.00ns) (grouped into LUT with out node x_1_3_4)   --->   "%xor_ln274_27 = xor i8 %ctx_RoundKey_load_7, %shl_ln320_7" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1213 'xor' 'xor_ln274_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1214 [1/1] (0.00ns) (grouped into LUT with out node x_1_3_4)   --->   "%xor_ln274_28 = xor i8 %xor_ln328_4, %select_ln320_7" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1214 'xor' 'xor_ln274_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1215 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_1_3_4 = xor i8 %xor_ln274_28, %xor_ln274_27" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1215 'xor' 'x_1_3_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1216 [1/1] (0.00ns)   --->   "%or_ln274_7 = or i8 %shl_ln1, 8" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1216 'or' 'or_ln274_7' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1217 [1/1] (0.00ns)   --->   "%zext_ln274_8 = zext i8 %or_ln274_7 to i64" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1217 'zext' 'zext_ln274_8' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1218 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_184 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 %zext_ln274_8" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1218 'getelementptr' 'ctx_RoundKey_addr_184' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1219 [2/2] (2.77ns)   --->   "%ctx_RoundKey_load_8 = load i8* %ctx_RoundKey_addr_184, align 1" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1219 'load' 'ctx_RoundKey_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_97 : Operation 1220 [1/1] (0.00ns)   --->   "%or_ln274_8 = or i8 %shl_ln1, 9" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1220 'or' 'or_ln274_8' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1221 [1/1] (0.00ns)   --->   "%zext_ln274_9 = zext i8 %or_ln274_8 to i64" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1221 'zext' 'zext_ln274_9' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1222 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_185 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 %zext_ln274_9" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1222 'getelementptr' 'ctx_RoundKey_addr_185' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1223 [2/2] (2.77ns)   --->   "%ctx_RoundKey_load_9 = load i8* %ctx_RoundKey_addr_185, align 1" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1223 'load' 'ctx_RoundKey_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 98 <SV = 97> <Delay = 2.77>
ST_98 : Operation 1224 [1/2] (2.77ns)   --->   "%ctx_RoundKey_load_8 = load i8* %ctx_RoundKey_addr_184, align 1" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1224 'load' 'ctx_RoundKey_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_98 : Operation 1225 [1/2] (2.77ns)   --->   "%ctx_RoundKey_load_9 = load i8* %ctx_RoundKey_addr_185, align 1" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1225 'load' 'ctx_RoundKey_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_98 : Operation 1226 [1/1] (0.00ns)   --->   "%or_ln274_9 = or i8 %shl_ln1, 10" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1226 'or' 'or_ln274_9' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1227 [1/1] (0.00ns)   --->   "%zext_ln274_10 = zext i8 %or_ln274_9 to i64" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1227 'zext' 'zext_ln274_10' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1228 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_186 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 %zext_ln274_10" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1228 'getelementptr' 'ctx_RoundKey_addr_186' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1229 [2/2] (2.77ns)   --->   "%ctx_RoundKey_load_10 = load i8* %ctx_RoundKey_addr_186, align 1" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1229 'load' 'ctx_RoundKey_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_98 : Operation 1230 [1/1] (0.00ns)   --->   "%or_ln274_10 = or i8 %shl_ln1, 11" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1230 'or' 'or_ln274_10' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1231 [1/1] (0.00ns)   --->   "%zext_ln274_11 = zext i8 %or_ln274_10 to i64" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1231 'zext' 'zext_ln274_11' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1232 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_187 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 %zext_ln274_11" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1232 'getelementptr' 'ctx_RoundKey_addr_187' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1233 [2/2] (2.77ns)   --->   "%ctx_RoundKey_load_11 = load i8* %ctx_RoundKey_addr_187, align 1" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1233 'load' 'ctx_RoundKey_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 99 <SV = 98> <Delay = 3.74>
ST_99 : Operation 1234 [1/1] (0.79ns)   --->   "%xor_ln328_6 = xor i8 %x_3_1_5, %x_2_0_2" [c_src/aes.c:328->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1234 'xor' 'xor_ln328_6' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1235 [1/1] (0.79ns)   --->   "%xor_ln328_7 = xor i8 %x_0_2_5, %xor_ln328_6" [c_src/aes.c:328->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1235 'xor' 'xor_ln328_7' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1236 [1/1] (0.79ns)   --->   "%xor_ln328_8 = xor i8 %x_1_3_5, %xor_ln328_7" [c_src/aes.c:328->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1236 'xor' 'xor_ln328_8' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node x_2_0_3)   --->   "%shl_ln320_8 = shl i8 %xor_ln328_6, 1" [c_src/aes.c:320->c_src/aes.c:330->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1237 'shl' 'shl_ln320_8' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node x_2_0_3)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln328_6, i32 7)" [c_src/aes.c:320->c_src/aes.c:330->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1238 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1239 [1/1] (0.00ns) (grouped into LUT with out node x_2_0_3)   --->   "%select_ln320_8 = select i1 %tmp_9, i8 27, i8 0" [c_src/aes.c:320->c_src/aes.c:330->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1239 'select' 'select_ln320_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 1240 [1/1] (0.79ns)   --->   "%xor_ln332_2 = xor i8 %x_0_2_5, %x_3_1_5" [c_src/aes.c:332->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1240 'xor' 'xor_ln332_2' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1241 [1/1] (0.00ns) (grouped into LUT with out node x_2_1_4)   --->   "%shl_ln320_9 = shl i8 %xor_ln332_2, 1" [c_src/aes.c:320->c_src/aes.c:333->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1241 'shl' 'shl_ln320_9' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1242 [1/1] (0.00ns) (grouped into LUT with out node x_2_1_4)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln332_2, i32 7)" [c_src/aes.c:320->c_src/aes.c:333->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1242 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1243 [1/1] (0.00ns) (grouped into LUT with out node x_2_1_4)   --->   "%select_ln320_9 = select i1 %tmp_10, i8 27, i8 0" [c_src/aes.c:320->c_src/aes.c:333->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1243 'select' 'select_ln320_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 1244 [1/1] (0.79ns)   --->   "%xor_ln335_2 = xor i8 %x_1_3_5, %x_0_2_5" [c_src/aes.c:335->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1244 'xor' 'xor_ln335_2' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1245 [1/1] (0.00ns) (grouped into LUT with out node x_2_2_4)   --->   "%shl_ln320_10 = shl i8 %xor_ln335_2, 1" [c_src/aes.c:320->c_src/aes.c:336->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1245 'shl' 'shl_ln320_10' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1246 [1/1] (0.00ns) (grouped into LUT with out node x_2_2_4)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln335_2, i32 7)" [c_src/aes.c:320->c_src/aes.c:336->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1246 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1247 [1/1] (0.00ns) (grouped into LUT with out node x_2_2_4)   --->   "%select_ln320_10 = select i1 %tmp_11, i8 27, i8 0" [c_src/aes.c:320->c_src/aes.c:336->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1247 'select' 'select_ln320_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 1248 [1/1] (0.79ns)   --->   "%xor_ln338_2 = xor i8 %x_1_3_5, %x_2_0_2" [c_src/aes.c:338->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1248 'xor' 'xor_ln338_2' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1249 [1/1] (0.00ns) (grouped into LUT with out node x_2_3_4)   --->   "%shl_ln320_11 = shl i8 %xor_ln338_2, 1" [c_src/aes.c:320->c_src/aes.c:339->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1249 'shl' 'shl_ln320_11' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node x_2_3_4)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln338_2, i32 7)" [c_src/aes.c:320->c_src/aes.c:339->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1250 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1251 [1/1] (0.00ns) (grouped into LUT with out node x_2_3_4)   --->   "%select_ln320_11 = select i1 %tmp_12, i8 27, i8 0" [c_src/aes.c:320->c_src/aes.c:339->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1251 'select' 'select_ln320_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 1252 [1/1] (0.00ns) (grouped into LUT with out node x_2_0_3)   --->   "%xor_ln274_30 = xor i8 %x_2_0_2, %ctx_RoundKey_load_8" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1252 'xor' 'xor_ln274_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1253 [1/1] (0.00ns) (grouped into LUT with out node x_2_0_3)   --->   "%xor_ln274_31 = xor i8 %select_ln320_8, %xor_ln328_8" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1253 'xor' 'xor_ln274_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1254 [1/1] (0.00ns) (grouped into LUT with out node x_2_0_3)   --->   "%xor_ln274_32 = xor i8 %xor_ln274_31, %shl_ln320_8" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1254 'xor' 'xor_ln274_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1255 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_2_0_3 = xor i8 %xor_ln274_32, %xor_ln274_30" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1255 'xor' 'x_2_0_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1256 [1/1] (0.00ns) (grouped into LUT with out node x_2_1_4)   --->   "%xor_ln274_34 = xor i8 %x_3_1_5, %ctx_RoundKey_load_9" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1256 'xor' 'xor_ln274_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1257 [1/1] (0.00ns) (grouped into LUT with out node x_2_1_4)   --->   "%xor_ln274_35 = xor i8 %xor_ln328_8, %select_ln320_9" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1257 'xor' 'xor_ln274_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node x_2_1_4)   --->   "%xor_ln274_36 = xor i8 %xor_ln274_35, %shl_ln320_9" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1258 'xor' 'xor_ln274_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1259 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_2_1_4 = xor i8 %xor_ln274_36, %xor_ln274_34" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1259 'xor' 'x_2_1_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1260 [1/2] (2.77ns)   --->   "%ctx_RoundKey_load_10 = load i8* %ctx_RoundKey_addr_186, align 1" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1260 'load' 'ctx_RoundKey_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_99 : Operation 1261 [1/1] (0.00ns) (grouped into LUT with out node x_2_2_4)   --->   "%xor_ln274_38 = xor i8 %x_1_3_5, %ctx_RoundKey_load_10" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1261 'xor' 'xor_ln274_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1262 [1/1] (0.00ns) (grouped into LUT with out node x_2_2_4)   --->   "%xor_ln274_39 = xor i8 %shl_ln320_10, %select_ln320_10" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1262 'xor' 'xor_ln274_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1263 [1/1] (0.00ns) (grouped into LUT with out node x_2_2_4)   --->   "%xor_ln274_40 = xor i8 %xor_ln274_39, %xor_ln328_6" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1263 'xor' 'xor_ln274_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1264 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_2_2_4 = xor i8 %xor_ln274_40, %xor_ln274_38" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1264 'xor' 'x_2_2_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1265 [1/2] (2.77ns)   --->   "%ctx_RoundKey_load_11 = load i8* %ctx_RoundKey_addr_187, align 1" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1265 'load' 'ctx_RoundKey_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_99 : Operation 1266 [1/1] (0.00ns) (grouped into LUT with out node x_2_3_4)   --->   "%xor_ln274_42 = xor i8 %ctx_RoundKey_load_11, %shl_ln320_11" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1266 'xor' 'xor_ln274_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1267 [1/1] (0.00ns) (grouped into LUT with out node x_2_3_4)   --->   "%xor_ln274_43 = xor i8 %xor_ln328_7, %select_ln320_11" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1267 'xor' 'xor_ln274_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1268 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_2_3_4 = xor i8 %xor_ln274_43, %xor_ln274_42" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1268 'xor' 'x_2_3_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1269 [1/1] (0.00ns)   --->   "%or_ln274_11 = or i8 %shl_ln1, 12" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1269 'or' 'or_ln274_11' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1270 [1/1] (0.00ns)   --->   "%zext_ln274_12 = zext i8 %or_ln274_11 to i64" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1270 'zext' 'zext_ln274_12' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1271 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_188 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 %zext_ln274_12" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1271 'getelementptr' 'ctx_RoundKey_addr_188' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1272 [2/2] (2.77ns)   --->   "%ctx_RoundKey_load_12 = load i8* %ctx_RoundKey_addr_188, align 1" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1272 'load' 'ctx_RoundKey_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_99 : Operation 1273 [1/1] (0.00ns)   --->   "%or_ln274_12 = or i8 %shl_ln1, 13" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1273 'or' 'or_ln274_12' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1274 [1/1] (0.00ns)   --->   "%zext_ln274_13 = zext i8 %or_ln274_12 to i64" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1274 'zext' 'zext_ln274_13' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1275 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_189 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 %zext_ln274_13" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1275 'getelementptr' 'ctx_RoundKey_addr_189' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1276 [2/2] (2.77ns)   --->   "%ctx_RoundKey_load_13 = load i8* %ctx_RoundKey_addr_189, align 1" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1276 'load' 'ctx_RoundKey_load_13' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 100 <SV = 99> <Delay = 2.77>
ST_100 : Operation 1277 [1/2] (2.77ns)   --->   "%ctx_RoundKey_load_12 = load i8* %ctx_RoundKey_addr_188, align 1" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1277 'load' 'ctx_RoundKey_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_100 : Operation 1278 [1/2] (2.77ns)   --->   "%ctx_RoundKey_load_13 = load i8* %ctx_RoundKey_addr_189, align 1" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1278 'load' 'ctx_RoundKey_load_13' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_100 : Operation 1279 [1/1] (0.00ns)   --->   "%or_ln274_13 = or i8 %shl_ln1, 14" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1279 'or' 'or_ln274_13' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1280 [1/1] (0.00ns)   --->   "%zext_ln274_14 = zext i8 %or_ln274_13 to i64" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1280 'zext' 'zext_ln274_14' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1281 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_190 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 %zext_ln274_14" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1281 'getelementptr' 'ctx_RoundKey_addr_190' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1282 [2/2] (2.77ns)   --->   "%ctx_RoundKey_load_14 = load i8* %ctx_RoundKey_addr_190, align 1" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1282 'load' 'ctx_RoundKey_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_100 : Operation 1283 [1/1] (0.00ns)   --->   "%or_ln274_14 = or i8 %shl_ln1, 15" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1283 'or' 'or_ln274_14' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1284 [1/1] (0.00ns)   --->   "%zext_ln274_15 = zext i8 %or_ln274_14 to i64" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1284 'zext' 'zext_ln274_15' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1285 [1/1] (0.00ns)   --->   "%ctx_RoundKey_addr_191 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 %zext_ln274_15" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1285 'getelementptr' 'ctx_RoundKey_addr_191' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1286 [2/2] (2.77ns)   --->   "%ctx_RoundKey_load_15 = load i8* %ctx_RoundKey_addr_191, align 1" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1286 'load' 'ctx_RoundKey_load_15' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 101 <SV = 100> <Delay = 3.74>
ST_101 : Operation 1287 [1/1] (0.79ns)   --->   "%xor_ln328_9 = xor i8 %x_0_1_5, %x_3_0_2" [c_src/aes.c:328->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1287 'xor' 'xor_ln328_9' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1288 [1/1] (0.79ns)   --->   "%xor_ln328_10 = xor i8 %x_1_2_5, %xor_ln328_9" [c_src/aes.c:328->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1288 'xor' 'xor_ln328_10' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1289 [1/1] (0.79ns)   --->   "%xor_ln328_11 = xor i8 %x_2_3_5, %xor_ln328_10" [c_src/aes.c:328->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1289 'xor' 'xor_ln328_11' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1290 [1/1] (0.00ns) (grouped into LUT with out node x_3_0_3)   --->   "%shl_ln320_12 = shl i8 %xor_ln328_9, 1" [c_src/aes.c:320->c_src/aes.c:330->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1290 'shl' 'shl_ln320_12' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1291 [1/1] (0.00ns) (grouped into LUT with out node x_3_0_3)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln328_9, i32 7)" [c_src/aes.c:320->c_src/aes.c:330->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1291 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node x_3_0_3)   --->   "%select_ln320_12 = select i1 %tmp_13, i8 27, i8 0" [c_src/aes.c:320->c_src/aes.c:330->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1292 'select' 'select_ln320_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 1293 [1/1] (0.79ns)   --->   "%xor_ln332_3 = xor i8 %x_1_2_5, %x_0_1_5" [c_src/aes.c:332->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1293 'xor' 'xor_ln332_3' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1294 [1/1] (0.00ns) (grouped into LUT with out node x_3_1_4)   --->   "%shl_ln320_13 = shl i8 %xor_ln332_3, 1" [c_src/aes.c:320->c_src/aes.c:333->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1294 'shl' 'shl_ln320_13' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1295 [1/1] (0.00ns) (grouped into LUT with out node x_3_1_4)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln332_3, i32 7)" [c_src/aes.c:320->c_src/aes.c:333->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1295 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1296 [1/1] (0.00ns) (grouped into LUT with out node x_3_1_4)   --->   "%select_ln320_13 = select i1 %tmp_14, i8 27, i8 0" [c_src/aes.c:320->c_src/aes.c:333->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1296 'select' 'select_ln320_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 1297 [1/1] (0.79ns)   --->   "%xor_ln335_3 = xor i8 %x_2_3_5, %x_1_2_5" [c_src/aes.c:335->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1297 'xor' 'xor_ln335_3' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node x_3_2_4)   --->   "%shl_ln320_14 = shl i8 %xor_ln335_3, 1" [c_src/aes.c:320->c_src/aes.c:336->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1298 'shl' 'shl_ln320_14' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1299 [1/1] (0.00ns) (grouped into LUT with out node x_3_2_4)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln335_3, i32 7)" [c_src/aes.c:320->c_src/aes.c:336->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1299 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1300 [1/1] (0.00ns) (grouped into LUT with out node x_3_2_4)   --->   "%select_ln320_14 = select i1 %tmp_15, i8 27, i8 0" [c_src/aes.c:320->c_src/aes.c:336->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1300 'select' 'select_ln320_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 1301 [1/1] (0.79ns)   --->   "%xor_ln338_3 = xor i8 %x_2_3_5, %x_3_0_2" [c_src/aes.c:338->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1301 'xor' 'xor_ln338_3' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1302 [1/1] (0.00ns) (grouped into LUT with out node x_3_3_4)   --->   "%shl_ln320_15 = shl i8 %xor_ln338_3, 1" [c_src/aes.c:320->c_src/aes.c:339->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1302 'shl' 'shl_ln320_15' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1303 [1/1] (0.00ns) (grouped into LUT with out node x_3_3_4)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln338_3, i32 7)" [c_src/aes.c:320->c_src/aes.c:339->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1303 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1304 [1/1] (0.00ns) (grouped into LUT with out node x_3_3_4)   --->   "%select_ln320_15 = select i1 %tmp_16, i8 27, i8 0" [c_src/aes.c:320->c_src/aes.c:339->c_src/aes.c:447->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1304 'select' 'select_ln320_15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node x_3_0_3)   --->   "%xor_ln274_45 = xor i8 %x_3_0_2, %ctx_RoundKey_load_12" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1305 'xor' 'xor_ln274_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1306 [1/1] (0.00ns) (grouped into LUT with out node x_3_0_3)   --->   "%xor_ln274_46 = xor i8 %select_ln320_12, %xor_ln328_11" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1306 'xor' 'xor_ln274_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1307 [1/1] (0.00ns) (grouped into LUT with out node x_3_0_3)   --->   "%xor_ln274_47 = xor i8 %xor_ln274_46, %shl_ln320_12" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1307 'xor' 'xor_ln274_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1308 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_3_0_3 = xor i8 %xor_ln274_47, %xor_ln274_45" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1308 'xor' 'x_3_0_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1309 [1/1] (0.00ns) (grouped into LUT with out node x_3_1_4)   --->   "%xor_ln274_49 = xor i8 %x_0_1_5, %ctx_RoundKey_load_13" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1309 'xor' 'xor_ln274_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1310 [1/1] (0.00ns) (grouped into LUT with out node x_3_1_4)   --->   "%xor_ln274_50 = xor i8 %xor_ln328_11, %select_ln320_13" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1310 'xor' 'xor_ln274_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1311 [1/1] (0.00ns) (grouped into LUT with out node x_3_1_4)   --->   "%xor_ln274_51 = xor i8 %xor_ln274_50, %shl_ln320_13" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1311 'xor' 'xor_ln274_51' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1312 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_3_1_4 = xor i8 %xor_ln274_51, %xor_ln274_49" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1312 'xor' 'x_3_1_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1313 [1/2] (2.77ns)   --->   "%ctx_RoundKey_load_14 = load i8* %ctx_RoundKey_addr_190, align 1" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1313 'load' 'ctx_RoundKey_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_101 : Operation 1314 [1/1] (0.00ns) (grouped into LUT with out node x_3_2_4)   --->   "%xor_ln274_53 = xor i8 %x_2_3_5, %ctx_RoundKey_load_14" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1314 'xor' 'xor_ln274_53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1315 [1/1] (0.00ns) (grouped into LUT with out node x_3_2_4)   --->   "%xor_ln274_54 = xor i8 %shl_ln320_14, %select_ln320_14" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1315 'xor' 'xor_ln274_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1316 [1/1] (0.00ns) (grouped into LUT with out node x_3_2_4)   --->   "%xor_ln274_55 = xor i8 %xor_ln274_54, %xor_ln328_9" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1316 'xor' 'xor_ln274_55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1317 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_3_2_4 = xor i8 %xor_ln274_55, %xor_ln274_53" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1317 'xor' 'x_3_2_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1318 [1/2] (2.77ns)   --->   "%ctx_RoundKey_load_15 = load i8* %ctx_RoundKey_addr_191, align 1" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1318 'load' 'ctx_RoundKey_load_15' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_101 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node x_3_3_4)   --->   "%xor_ln274_57 = xor i8 %ctx_RoundKey_load_15, %shl_ln320_15" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1319 'xor' 'xor_ln274_57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1320 [1/1] (0.00ns) (grouped into LUT with out node x_3_3_4)   --->   "%xor_ln274_58 = xor i8 %xor_ln328_10, %select_ln320_15" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1320 'xor' 'xor_ln274_58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1321 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_3_3_4 = xor i8 %xor_ln274_58, %xor_ln274_57" [c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1321 'xor' 'x_3_3_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1322 [1/1] (0.00ns)   --->   "br label %AddRoundKey.exit14.i.i.0" [c_src/aes.c:441->c_src/aes.c:581->hls/basic/aes_ha.c:19]   --->   Operation 1322 'br' <Predicate = true> <Delay = 0.00>

State 102 <SV = 93> <Delay = 3.23>
ST_102 : Operation 1323 [1/1] (1.76ns)   --->   "store i8 0, i8* %ctx_Iv_addr_13, align 1" [c_src/aes.c:588->hls/basic/aes_ha.c:19]   --->   Operation 1323 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_102 : Operation 1324 [1/1] (1.21ns)   --->   "%icmp_ln587_3 = icmp eq i8 %x_3_0, -1" [c_src/aes.c:587->hls/basic/aes_ha.c:19]   --->   Operation 1324 'icmp' 'icmp_ln587_3' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1325 [1/1] (2.02ns)   --->   "br i1 %icmp_ln587_3, label %conv_stateTo1d.exit.i.0.4, label %0" [c_src/aes.c:587->hls/basic/aes_ha.c:19]   --->   Operation 1325 'br' <Predicate = true> <Delay = 2.02>
ST_102 : Operation 1326 [1/1] (1.76ns)   --->   "store i8 0, i8* %ctx_Iv_addr_12, align 1" [c_src/aes.c:588->hls/basic/aes_ha.c:19]   --->   Operation 1326 'store' <Predicate = (icmp_ln587_3)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_102 : Operation 1327 [1/1] (1.21ns)   --->   "%icmp_ln587_4 = icmp eq i8 %x_2_3, -1" [c_src/aes.c:587->hls/basic/aes_ha.c:19]   --->   Operation 1327 'icmp' 'icmp_ln587_4' <Predicate = (icmp_ln587_3)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1328 [1/1] (2.02ns)   --->   "br i1 %icmp_ln587_4, label %conv_stateTo1d.exit.i.0.5, label %0" [c_src/aes.c:587->hls/basic/aes_ha.c:19]   --->   Operation 1328 'br' <Predicate = (icmp_ln587_3)> <Delay = 2.02>

State 103 <SV = 94> <Delay = 3.23>
ST_103 : Operation 1329 [1/1] (1.76ns)   --->   "store i8 0, i8* %ctx_Iv_addr_11, align 1" [c_src/aes.c:588->hls/basic/aes_ha.c:19]   --->   Operation 1329 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_103 : Operation 1330 [1/1] (1.21ns)   --->   "%icmp_ln587_5 = icmp eq i8 %x_2_2, -1" [c_src/aes.c:587->hls/basic/aes_ha.c:19]   --->   Operation 1330 'icmp' 'icmp_ln587_5' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1331 [1/1] (2.02ns)   --->   "br i1 %icmp_ln587_5, label %conv_stateTo1d.exit.i.0.6, label %0" [c_src/aes.c:587->hls/basic/aes_ha.c:19]   --->   Operation 1331 'br' <Predicate = true> <Delay = 2.02>
ST_103 : Operation 1332 [1/1] (1.76ns)   --->   "store i8 0, i8* %ctx_Iv_addr_10, align 1" [c_src/aes.c:588->hls/basic/aes_ha.c:19]   --->   Operation 1332 'store' <Predicate = (icmp_ln587_5)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_103 : Operation 1333 [1/1] (1.21ns)   --->   "%icmp_ln587_6 = icmp eq i8 %x_2_1, -1" [c_src/aes.c:587->hls/basic/aes_ha.c:19]   --->   Operation 1333 'icmp' 'icmp_ln587_6' <Predicate = (icmp_ln587_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1334 [1/1] (2.02ns)   --->   "br i1 %icmp_ln587_6, label %conv_stateTo1d.exit.i.0.7, label %0" [c_src/aes.c:587->hls/basic/aes_ha.c:19]   --->   Operation 1334 'br' <Predicate = (icmp_ln587_5)> <Delay = 2.02>

State 104 <SV = 95> <Delay = 3.23>
ST_104 : Operation 1335 [1/1] (1.76ns)   --->   "store i8 0, i8* %ctx_Iv_addr_9, align 1" [c_src/aes.c:588->hls/basic/aes_ha.c:19]   --->   Operation 1335 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_104 : Operation 1336 [1/1] (1.21ns)   --->   "%icmp_ln587_7 = icmp eq i8 %x_2_0, -1" [c_src/aes.c:587->hls/basic/aes_ha.c:19]   --->   Operation 1336 'icmp' 'icmp_ln587_7' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1337 [1/1] (2.02ns)   --->   "br i1 %icmp_ln587_7, label %conv_stateTo1d.exit.i.0.8, label %0" [c_src/aes.c:587->hls/basic/aes_ha.c:19]   --->   Operation 1337 'br' <Predicate = true> <Delay = 2.02>
ST_104 : Operation 1338 [1/1] (1.76ns)   --->   "store i8 0, i8* %ctx_Iv_addr_8, align 1" [c_src/aes.c:588->hls/basic/aes_ha.c:19]   --->   Operation 1338 'store' <Predicate = (icmp_ln587_7)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_104 : Operation 1339 [1/1] (1.21ns)   --->   "%icmp_ln587_8 = icmp eq i8 %x_1_3, -1" [c_src/aes.c:587->hls/basic/aes_ha.c:19]   --->   Operation 1339 'icmp' 'icmp_ln587_8' <Predicate = (icmp_ln587_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1340 [1/1] (2.02ns)   --->   "br i1 %icmp_ln587_8, label %conv_stateTo1d.exit.i.0.9, label %0" [c_src/aes.c:587->hls/basic/aes_ha.c:19]   --->   Operation 1340 'br' <Predicate = (icmp_ln587_7)> <Delay = 2.02>

State 105 <SV = 96> <Delay = 3.23>
ST_105 : Operation 1341 [1/1] (1.76ns)   --->   "store i8 0, i8* %ctx_Iv_addr_7, align 1" [c_src/aes.c:588->hls/basic/aes_ha.c:19]   --->   Operation 1341 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_105 : Operation 1342 [1/1] (1.21ns)   --->   "%icmp_ln587_9 = icmp eq i8 %x_1_2, -1" [c_src/aes.c:587->hls/basic/aes_ha.c:19]   --->   Operation 1342 'icmp' 'icmp_ln587_9' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1343 [1/1] (2.02ns)   --->   "br i1 %icmp_ln587_9, label %conv_stateTo1d.exit.i.0.10, label %0" [c_src/aes.c:587->hls/basic/aes_ha.c:19]   --->   Operation 1343 'br' <Predicate = true> <Delay = 2.02>
ST_105 : Operation 1344 [1/1] (1.76ns)   --->   "store i8 0, i8* %ctx_Iv_addr_6, align 1" [c_src/aes.c:588->hls/basic/aes_ha.c:19]   --->   Operation 1344 'store' <Predicate = (icmp_ln587_9)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_105 : Operation 1345 [1/1] (1.21ns)   --->   "%icmp_ln587_10 = icmp eq i8 %x_1_1, -1" [c_src/aes.c:587->hls/basic/aes_ha.c:19]   --->   Operation 1345 'icmp' 'icmp_ln587_10' <Predicate = (icmp_ln587_9)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1346 [1/1] (2.02ns)   --->   "br i1 %icmp_ln587_10, label %conv_stateTo1d.exit.i.0.11, label %0" [c_src/aes.c:587->hls/basic/aes_ha.c:19]   --->   Operation 1346 'br' <Predicate = (icmp_ln587_9)> <Delay = 2.02>

State 106 <SV = 97> <Delay = 3.23>
ST_106 : Operation 1347 [1/1] (1.76ns)   --->   "store i8 0, i8* %ctx_Iv_addr_5, align 1" [c_src/aes.c:588->hls/basic/aes_ha.c:19]   --->   Operation 1347 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_106 : Operation 1348 [1/1] (1.21ns)   --->   "%icmp_ln587_11 = icmp eq i8 %x_1_0, -1" [c_src/aes.c:587->hls/basic/aes_ha.c:19]   --->   Operation 1348 'icmp' 'icmp_ln587_11' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1349 [1/1] (2.02ns)   --->   "br i1 %icmp_ln587_11, label %conv_stateTo1d.exit.i.0.12, label %0" [c_src/aes.c:587->hls/basic/aes_ha.c:19]   --->   Operation 1349 'br' <Predicate = true> <Delay = 2.02>
ST_106 : Operation 1350 [1/1] (1.76ns)   --->   "store i8 0, i8* %ctx_Iv_addr_4, align 1" [c_src/aes.c:588->hls/basic/aes_ha.c:19]   --->   Operation 1350 'store' <Predicate = (icmp_ln587_11)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_106 : Operation 1351 [1/1] (1.21ns)   --->   "%icmp_ln587_12 = icmp eq i8 %x_0_3, -1" [c_src/aes.c:587->hls/basic/aes_ha.c:19]   --->   Operation 1351 'icmp' 'icmp_ln587_12' <Predicate = (icmp_ln587_11)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1352 [1/1] (2.02ns)   --->   "br i1 %icmp_ln587_12, label %conv_stateTo1d.exit.i.0.13, label %0" [c_src/aes.c:587->hls/basic/aes_ha.c:19]   --->   Operation 1352 'br' <Predicate = (icmp_ln587_11)> <Delay = 2.02>

State 107 <SV = 98> <Delay = 3.23>
ST_107 : Operation 1353 [1/1] (1.76ns)   --->   "store i8 0, i8* %ctx_Iv_addr_3, align 1" [c_src/aes.c:588->hls/basic/aes_ha.c:19]   --->   Operation 1353 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_107 : Operation 1354 [1/1] (1.21ns)   --->   "%icmp_ln587_13 = icmp eq i8 %x_0_2, -1" [c_src/aes.c:587->hls/basic/aes_ha.c:19]   --->   Operation 1354 'icmp' 'icmp_ln587_13' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1355 [1/1] (2.02ns)   --->   "br i1 %icmp_ln587_13, label %conv_stateTo1d.exit.i.0.14, label %0" [c_src/aes.c:587->hls/basic/aes_ha.c:19]   --->   Operation 1355 'br' <Predicate = true> <Delay = 2.02>
ST_107 : Operation 1356 [1/1] (1.76ns)   --->   "store i8 0, i8* %ctx_Iv_addr_2, align 1" [c_src/aes.c:588->hls/basic/aes_ha.c:19]   --->   Operation 1356 'store' <Predicate = (icmp_ln587_13)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_107 : Operation 1357 [1/1] (1.21ns)   --->   "%icmp_ln587_14 = icmp eq i8 %x_0_1, -1" [c_src/aes.c:587->hls/basic/aes_ha.c:19]   --->   Operation 1357 'icmp' 'icmp_ln587_14' <Predicate = (icmp_ln587_13)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1358 [1/1] (2.02ns)   --->   "br i1 %icmp_ln587_14, label %conv_stateTo1d.exit.i.0.15, label %0" [c_src/aes.c:587->hls/basic/aes_ha.c:19]   --->   Operation 1358 'br' <Predicate = (icmp_ln587_13)> <Delay = 2.02>

State 108 <SV = 99> <Delay = 3.23>
ST_108 : Operation 1359 [1/1] (1.76ns)   --->   "store i8 0, i8* %ctx_Iv_addr_1, align 1" [c_src/aes.c:588->hls/basic/aes_ha.c:19]   --->   Operation 1359 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_108 : Operation 1360 [1/1] (1.21ns)   --->   "%icmp_ln587_15 = icmp eq i8 %x_0_0, -1" [c_src/aes.c:587->hls/basic/aes_ha.c:19]   --->   Operation 1360 'icmp' 'icmp_ln587_15' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1361 [1/1] (2.02ns)   --->   "br i1 %icmp_ln587_15, label %conv_stateTo1d.exit.i.0.16, label %0" [c_src/aes.c:587->hls/basic/aes_ha.c:19]   --->   Operation 1361 'br' <Predicate = true> <Delay = 2.02>
ST_108 : Operation 1362 [1/1] (1.76ns)   --->   "store i8 0, i8* %ctx_Iv_addr, align 1" [c_src/aes.c:588->hls/basic/aes_ha.c:19]   --->   Operation 1362 'store' <Predicate = (icmp_ln587_15)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_108 : Operation 1363 [1/1] (0.00ns)   --->   "br label %AES_CTR_xcrypt_buffer_label2_end"   --->   Operation 1363 'br' <Predicate = (icmp_ln587_15)> <Delay = 0.00>

State 109 <SV = 100> <Delay = 3.40>
ST_109 : Operation 1364 [1/1] (0.00ns)   --->   "%ctx_Iv_assign_load_2 = phi i8 [ %x_3_3, %.preheader.preheader.0 ], [ %x_3_2, %conv_stateTo1d.exit.i.0.1 ], [ %x_3_1, %conv_stateTo1d.exit.i.0.2 ], [ %x_3_0, %conv_stateTo1d.exit.i.0.3 ], [ %x_2_3, %conv_stateTo1d.exit.i.0.4 ], [ %x_2_2, %conv_stateTo1d.exit.i.0.5 ], [ %x_2_1, %conv_stateTo1d.exit.i.0.6 ], [ %x_2_0, %conv_stateTo1d.exit.i.0.7 ], [ %x_1_3, %conv_stateTo1d.exit.i.0.8 ], [ %x_1_2, %conv_stateTo1d.exit.i.0.9 ], [ %x_1_1, %conv_stateTo1d.exit.i.0.10 ], [ %x_1_0, %conv_stateTo1d.exit.i.0.11 ], [ %x_0_3, %conv_stateTo1d.exit.i.0.12 ], [ %x_0_2, %conv_stateTo1d.exit.i.0.13 ], [ %x_0_1, %conv_stateTo1d.exit.i.0.14 ], [ %x_0_0, %conv_stateTo1d.exit.i.0.15 ]"   --->   Operation 1364 'phi' 'ctx_Iv_assign_load_2' <Predicate = (!icmp_ln587_15) | (!icmp_ln587_14) | (!icmp_ln587_13) | (!icmp_ln587_12) | (!icmp_ln587_11) | (!icmp_ln587_10) | (!icmp_ln587_9) | (!icmp_ln587_8) | (!icmp_ln587_7) | (!icmp_ln587_6) | (!icmp_ln587_5) | (!icmp_ln587_4) | (!icmp_ln587_3) | (!icmp_ln587_2) | (!icmp_ln587_1) | (!icmp_ln587)> <Delay = 0.00>
ST_109 : Operation 1365 [1/1] (0.00ns)   --->   "%ctx_Iv_assign_addr_3 = phi i4 [ -1, %.preheader.preheader.0 ], [ -2, %conv_stateTo1d.exit.i.0.1 ], [ -3, %conv_stateTo1d.exit.i.0.2 ], [ -4, %conv_stateTo1d.exit.i.0.3 ], [ -5, %conv_stateTo1d.exit.i.0.4 ], [ -6, %conv_stateTo1d.exit.i.0.5 ], [ -7, %conv_stateTo1d.exit.i.0.6 ], [ -8, %conv_stateTo1d.exit.i.0.7 ], [ 7, %conv_stateTo1d.exit.i.0.8 ], [ 6, %conv_stateTo1d.exit.i.0.9 ], [ 5, %conv_stateTo1d.exit.i.0.10 ], [ 4, %conv_stateTo1d.exit.i.0.11 ], [ 3, %conv_stateTo1d.exit.i.0.12 ], [ 2, %conv_stateTo1d.exit.i.0.13 ], [ 1, %conv_stateTo1d.exit.i.0.14 ], [ 0, %conv_stateTo1d.exit.i.0.15 ]"   --->   Operation 1365 'phi' 'ctx_Iv_assign_addr_3' <Predicate = (!icmp_ln587_15) | (!icmp_ln587_14) | (!icmp_ln587_13) | (!icmp_ln587_12) | (!icmp_ln587_11) | (!icmp_ln587_10) | (!icmp_ln587_9) | (!icmp_ln587_8) | (!icmp_ln587_7) | (!icmp_ln587_6) | (!icmp_ln587_5) | (!icmp_ln587_4) | (!icmp_ln587_3) | (!icmp_ln587_2) | (!icmp_ln587_1) | (!icmp_ln587)> <Delay = 0.00>
ST_109 : Operation 1366 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i4 %ctx_Iv_assign_addr_3 to i64" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 1366 'zext' 'zext_ln55' <Predicate = (!icmp_ln587_15) | (!icmp_ln587_14) | (!icmp_ln587_13) | (!icmp_ln587_12) | (!icmp_ln587_11) | (!icmp_ln587_10) | (!icmp_ln587_9) | (!icmp_ln587_8) | (!icmp_ln587_7) | (!icmp_ln587_6) | (!icmp_ln587_5) | (!icmp_ln587_4) | (!icmp_ln587_3) | (!icmp_ln587_2) | (!icmp_ln587_1) | (!icmp_ln587)> <Delay = 0.00>
ST_109 : Operation 1367 [1/1] (0.00ns)   --->   "%ctx_Iv_addr_16 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 %zext_ln55" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 1367 'getelementptr' 'ctx_Iv_addr_16' <Predicate = (!icmp_ln587_15) | (!icmp_ln587_14) | (!icmp_ln587_13) | (!icmp_ln587_12) | (!icmp_ln587_11) | (!icmp_ln587_10) | (!icmp_ln587_9) | (!icmp_ln587_8) | (!icmp_ln587_7) | (!icmp_ln587_6) | (!icmp_ln587_5) | (!icmp_ln587_4) | (!icmp_ln587_3) | (!icmp_ln587_2) | (!icmp_ln587_1) | (!icmp_ln587)> <Delay = 0.00>
ST_109 : Operation 1368 [1/1] (1.63ns)   --->   "%add_ln591 = add i8 %ctx_Iv_assign_load_2, 1" [c_src/aes.c:591->hls/basic/aes_ha.c:19]   --->   Operation 1368 'add' 'add_ln591' <Predicate = (!icmp_ln587_15) | (!icmp_ln587_14) | (!icmp_ln587_13) | (!icmp_ln587_12) | (!icmp_ln587_11) | (!icmp_ln587_10) | (!icmp_ln587_9) | (!icmp_ln587_8) | (!icmp_ln587_7) | (!icmp_ln587_6) | (!icmp_ln587_5) | (!icmp_ln587_4) | (!icmp_ln587_3) | (!icmp_ln587_2) | (!icmp_ln587_1) | (!icmp_ln587)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1369 [1/1] (1.76ns)   --->   "store i8 %add_ln591, i8* %ctx_Iv_addr_16, align 1" [c_src/aes.c:591->hls/basic/aes_ha.c:19]   --->   Operation 1369 'store' <Predicate = (!icmp_ln587_15) | (!icmp_ln587_14) | (!icmp_ln587_13) | (!icmp_ln587_12) | (!icmp_ln587_11) | (!icmp_ln587_10) | (!icmp_ln587_9) | (!icmp_ln587_8) | (!icmp_ln587_7) | (!icmp_ln587_6) | (!icmp_ln587_5) | (!icmp_ln587_4) | (!icmp_ln587_3) | (!icmp_ln587_2) | (!icmp_ln587_1) | (!icmp_ln587)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_109 : Operation 1370 [1/1] (0.00ns)   --->   "br label %AES_CTR_xcrypt_buffer_label2_end" [c_src/aes.c:592->hls/basic/aes_ha.c:19]   --->   Operation 1370 'br' <Predicate = (!icmp_ln587_15) | (!icmp_ln587_14) | (!icmp_ln587_13) | (!icmp_ln587_12) | (!icmp_ln587_11) | (!icmp_ln587_10) | (!icmp_ln587_9) | (!icmp_ln587_8) | (!icmp_ln587_7) | (!icmp_ln587_6) | (!icmp_ln587_5) | (!icmp_ln587_4) | (!icmp_ln587_3) | (!icmp_ln587_2) | (!icmp_ln587_1) | (!icmp_ln587)> <Delay = 0.00>
ST_109 : Operation 1371 [1/1] (0.00ns) (grouped into LUT with out node xor_ln597)   --->   "%xor_ln597_16 = xor i8 %inout_load, %xor_ln246_36" [c_src/aes.c:597->hls/basic/aes_ha.c:19]   --->   Operation 1371 'xor' 'xor_ln597_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1372 [1/1] (0.79ns) (out node of the LUT)   --->   "%xor_ln597 = xor i8 %xor_ln597_16, %x_0_0_2" [c_src/aes.c:597->hls/basic/aes_ha.c:19]   --->   Operation 1372 'xor' 'xor_ln597' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1373 [1/1] (0.00ns) (grouped into LUT with out node xor_ln597_1)   --->   "%xor_ln597_17 = xor i8 %inout_load_1, %xor_ln247_36" [c_src/aes.c:597->hls/basic/aes_ha.c:19]   --->   Operation 1373 'xor' 'xor_ln597_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1374 [1/1] (0.79ns) (out node of the LUT)   --->   "%xor_ln597_1 = xor i8 %xor_ln597_17, %x_1_1_5" [c_src/aes.c:597->hls/basic/aes_ha.c:19]   --->   Operation 1374 'xor' 'xor_ln597_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1375 [1/1] (0.00ns) (grouped into LUT with out node xor_ln597_2)   --->   "%xor_ln597_18 = xor i8 %inout_load_2, %xor_ln248_36" [c_src/aes.c:597->hls/basic/aes_ha.c:19]   --->   Operation 1375 'xor' 'xor_ln597_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1376 [1/1] (0.79ns) (out node of the LUT)   --->   "%xor_ln597_2 = xor i8 %xor_ln597_18, %x_2_2_5" [c_src/aes.c:597->hls/basic/aes_ha.c:19]   --->   Operation 1376 'xor' 'xor_ln597_2' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1377 [1/1] (0.00ns) (grouped into LUT with out node xor_ln597_3)   --->   "%xor_ln597_19 = xor i8 %inout_load_3, %xor_ln249_36" [c_src/aes.c:597->hls/basic/aes_ha.c:19]   --->   Operation 1377 'xor' 'xor_ln597_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1378 [1/1] (0.79ns) (out node of the LUT)   --->   "%xor_ln597_3 = xor i8 %xor_ln597_19, %x_3_3_5" [c_src/aes.c:597->hls/basic/aes_ha.c:19]   --->   Operation 1378 'xor' 'xor_ln597_3' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node xor_ln597_4)   --->   "%xor_ln597_20 = xor i8 %inout_load_4, %xor_ln246_37" [c_src/aes.c:597->hls/basic/aes_ha.c:19]   --->   Operation 1379 'xor' 'xor_ln597_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1380 [1/1] (0.79ns) (out node of the LUT)   --->   "%xor_ln597_4 = xor i8 %xor_ln597_20, %x_1_0_2" [c_src/aes.c:597->hls/basic/aes_ha.c:19]   --->   Operation 1380 'xor' 'xor_ln597_4' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1381 [1/1] (0.00ns) (grouped into LUT with out node xor_ln597_5)   --->   "%xor_ln597_21 = xor i8 %inout_load_5, %xor_ln247_37" [c_src/aes.c:597->hls/basic/aes_ha.c:19]   --->   Operation 1381 'xor' 'xor_ln597_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1382 [1/1] (0.79ns) (out node of the LUT)   --->   "%xor_ln597_5 = xor i8 %xor_ln597_21, %x_2_1_5" [c_src/aes.c:597->hls/basic/aes_ha.c:19]   --->   Operation 1382 'xor' 'xor_ln597_5' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1383 [1/1] (0.00ns) (grouped into LUT with out node xor_ln597_6)   --->   "%xor_ln597_22 = xor i8 %inout_load_6, %xor_ln248_37" [c_src/aes.c:597->hls/basic/aes_ha.c:19]   --->   Operation 1383 'xor' 'xor_ln597_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1384 [1/1] (0.79ns) (out node of the LUT)   --->   "%xor_ln597_6 = xor i8 %xor_ln597_22, %x_3_2_5" [c_src/aes.c:597->hls/basic/aes_ha.c:19]   --->   Operation 1384 'xor' 'xor_ln597_6' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1385 [1/1] (0.00ns) (grouped into LUT with out node xor_ln597_7)   --->   "%xor_ln597_23 = xor i8 %inout_load_7, %xor_ln249_37" [c_src/aes.c:597->hls/basic/aes_ha.c:19]   --->   Operation 1385 'xor' 'xor_ln597_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1386 [1/1] (0.79ns) (out node of the LUT)   --->   "%xor_ln597_7 = xor i8 %xor_ln597_23, %x_0_3_5" [c_src/aes.c:597->hls/basic/aes_ha.c:19]   --->   Operation 1386 'xor' 'xor_ln597_7' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1387 [1/1] (0.00ns) (grouped into LUT with out node xor_ln597_8)   --->   "%xor_ln597_24 = xor i8 %inout_load_8, %xor_ln246_38" [c_src/aes.c:597->hls/basic/aes_ha.c:19]   --->   Operation 1387 'xor' 'xor_ln597_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1388 [1/1] (0.79ns) (out node of the LUT)   --->   "%xor_ln597_8 = xor i8 %xor_ln597_24, %x_2_0_2" [c_src/aes.c:597->hls/basic/aes_ha.c:19]   --->   Operation 1388 'xor' 'xor_ln597_8' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1389 [1/1] (0.00ns) (grouped into LUT with out node xor_ln597_9)   --->   "%xor_ln597_25 = xor i8 %inout_load_9, %xor_ln247_38" [c_src/aes.c:597->hls/basic/aes_ha.c:19]   --->   Operation 1389 'xor' 'xor_ln597_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1390 [1/1] (0.79ns) (out node of the LUT)   --->   "%xor_ln597_9 = xor i8 %xor_ln597_25, %x_3_1_5" [c_src/aes.c:597->hls/basic/aes_ha.c:19]   --->   Operation 1390 'xor' 'xor_ln597_9' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1391 [1/1] (0.00ns) (grouped into LUT with out node xor_ln597_10)   --->   "%xor_ln597_26 = xor i8 %inout_load_10, %xor_ln248_38" [c_src/aes.c:597->hls/basic/aes_ha.c:19]   --->   Operation 1391 'xor' 'xor_ln597_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1392 [1/1] (0.79ns) (out node of the LUT)   --->   "%xor_ln597_10 = xor i8 %xor_ln597_26, %x_0_2_5" [c_src/aes.c:597->hls/basic/aes_ha.c:19]   --->   Operation 1392 'xor' 'xor_ln597_10' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1393 [1/1] (0.00ns) (grouped into LUT with out node xor_ln597_11)   --->   "%xor_ln597_27 = xor i8 %inout_load_11, %xor_ln249_38" [c_src/aes.c:597->hls/basic/aes_ha.c:19]   --->   Operation 1393 'xor' 'xor_ln597_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1394 [1/1] (0.79ns) (out node of the LUT)   --->   "%xor_ln597_11 = xor i8 %xor_ln597_27, %x_1_3_5" [c_src/aes.c:597->hls/basic/aes_ha.c:19]   --->   Operation 1394 'xor' 'xor_ln597_11' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1395 [1/1] (0.00ns) (grouped into LUT with out node xor_ln597_12)   --->   "%xor_ln597_28 = xor i8 %inout_load_12, %xor_ln246_39" [c_src/aes.c:597->hls/basic/aes_ha.c:19]   --->   Operation 1395 'xor' 'xor_ln597_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1396 [1/1] (0.79ns) (out node of the LUT)   --->   "%xor_ln597_12 = xor i8 %xor_ln597_28, %x_3_0_2" [c_src/aes.c:597->hls/basic/aes_ha.c:19]   --->   Operation 1396 'xor' 'xor_ln597_12' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node xor_ln597_13)   --->   "%xor_ln597_29 = xor i8 %inout_load_13, %xor_ln247_39" [c_src/aes.c:597->hls/basic/aes_ha.c:19]   --->   Operation 1397 'xor' 'xor_ln597_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1398 [1/1] (0.79ns) (out node of the LUT)   --->   "%xor_ln597_13 = xor i8 %xor_ln597_29, %x_0_1_5" [c_src/aes.c:597->hls/basic/aes_ha.c:19]   --->   Operation 1398 'xor' 'xor_ln597_13' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1399 [1/1] (0.00ns) (grouped into LUT with out node xor_ln597_14)   --->   "%xor_ln597_30 = xor i8 %inout_load_14, %xor_ln248_39" [c_src/aes.c:597->hls/basic/aes_ha.c:19]   --->   Operation 1399 'xor' 'xor_ln597_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1400 [1/1] (0.79ns) (out node of the LUT)   --->   "%xor_ln597_14 = xor i8 %xor_ln597_30, %x_1_2_5" [c_src/aes.c:597->hls/basic/aes_ha.c:19]   --->   Operation 1400 'xor' 'xor_ln597_14' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1401 [1/1] (0.00ns) (grouped into LUT with out node xor_ln597_15)   --->   "%xor_ln597_31 = xor i8 %inout_load_15, %xor_ln249_39" [c_src/aes.c:597->hls/basic/aes_ha.c:19]   --->   Operation 1401 'xor' 'xor_ln597_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1402 [1/1] (0.79ns) (out node of the LUT)   --->   "%xor_ln597_15 = xor i8 %xor_ln597_31, %x_2_3_5" [c_src/aes.c:597->hls/basic/aes_ha.c:19]   --->   Operation 1402 'xor' 'xor_ln597_15' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1403 [1/1] (1.76ns)   --->   "store i8 %xor_ln597, i8* %inout_addr, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:21]   --->   Operation 1403 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 110 <SV = 101> <Delay = 1.76>
ST_110 : Operation 1404 [1/1] (1.76ns)   --->   "store i8 %xor_ln597_1, i8* %inout_addr_1, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:21]   --->   Operation 1404 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_110 : Operation 1405 [2/2] (1.76ns)   --->   "%ctx_Iv_load = load i8* %ctx_Iv_addr, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1405 'load' 'ctx_Iv_load' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 111 <SV = 102> <Delay = 3.53>
ST_111 : Operation 1406 [1/1] (1.76ns)   --->   "store i8 %xor_ln597_2, i8* %inout_addr_2, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:21]   --->   Operation 1406 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_111 : Operation 1407 [1/2] (1.76ns)   --->   "%ctx_Iv_load = load i8* %ctx_Iv_addr, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1407 'load' 'ctx_Iv_load' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_111 : Operation 1408 [1/1] (1.76ns)   --->   "store i8 %ctx_Iv_load, i8* %iv_addr, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1408 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_111 : Operation 1409 [2/2] (1.76ns)   --->   "%ctx_Iv_load_1 = load i8* %ctx_Iv_addr_1, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1409 'load' 'ctx_Iv_load_1' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 112 <SV = 103> <Delay = 3.53>
ST_112 : Operation 1410 [1/1] (1.76ns)   --->   "store i8 %xor_ln597_3, i8* %inout_addr_3, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:21]   --->   Operation 1410 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_112 : Operation 1411 [1/2] (1.76ns)   --->   "%ctx_Iv_load_1 = load i8* %ctx_Iv_addr_1, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1411 'load' 'ctx_Iv_load_1' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_112 : Operation 1412 [1/1] (1.76ns)   --->   "store i8 %ctx_Iv_load_1, i8* %iv_addr_1, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1412 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_112 : Operation 1413 [2/2] (1.76ns)   --->   "%ctx_Iv_load_2 = load i8* %ctx_Iv_addr_2, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1413 'load' 'ctx_Iv_load_2' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 113 <SV = 104> <Delay = 3.53>
ST_113 : Operation 1414 [1/1] (1.76ns)   --->   "store i8 %xor_ln597_4, i8* %inout_addr_4, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:21]   --->   Operation 1414 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_113 : Operation 1415 [1/2] (1.76ns)   --->   "%ctx_Iv_load_2 = load i8* %ctx_Iv_addr_2, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1415 'load' 'ctx_Iv_load_2' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_113 : Operation 1416 [1/1] (1.76ns)   --->   "store i8 %ctx_Iv_load_2, i8* %iv_addr_2, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1416 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_113 : Operation 1417 [2/2] (1.76ns)   --->   "%ctx_Iv_load_3 = load i8* %ctx_Iv_addr_3, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1417 'load' 'ctx_Iv_load_3' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 114 <SV = 105> <Delay = 3.53>
ST_114 : Operation 1418 [1/1] (1.76ns)   --->   "store i8 %xor_ln597_5, i8* %inout_addr_5, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:21]   --->   Operation 1418 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_114 : Operation 1419 [1/2] (1.76ns)   --->   "%ctx_Iv_load_3 = load i8* %ctx_Iv_addr_3, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1419 'load' 'ctx_Iv_load_3' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_114 : Operation 1420 [1/1] (1.76ns)   --->   "store i8 %ctx_Iv_load_3, i8* %iv_addr_3, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1420 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_114 : Operation 1421 [2/2] (1.76ns)   --->   "%ctx_Iv_load_4 = load i8* %ctx_Iv_addr_4, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1421 'load' 'ctx_Iv_load_4' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 115 <SV = 106> <Delay = 3.53>
ST_115 : Operation 1422 [1/1] (1.76ns)   --->   "store i8 %xor_ln597_6, i8* %inout_addr_6, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:21]   --->   Operation 1422 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_115 : Operation 1423 [1/2] (1.76ns)   --->   "%ctx_Iv_load_4 = load i8* %ctx_Iv_addr_4, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1423 'load' 'ctx_Iv_load_4' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_115 : Operation 1424 [1/1] (1.76ns)   --->   "store i8 %ctx_Iv_load_4, i8* %iv_addr_4, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1424 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_115 : Operation 1425 [2/2] (1.76ns)   --->   "%ctx_Iv_load_5 = load i8* %ctx_Iv_addr_5, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1425 'load' 'ctx_Iv_load_5' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 116 <SV = 107> <Delay = 3.53>
ST_116 : Operation 1426 [1/1] (1.76ns)   --->   "store i8 %xor_ln597_7, i8* %inout_addr_7, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:21]   --->   Operation 1426 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_116 : Operation 1427 [1/2] (1.76ns)   --->   "%ctx_Iv_load_5 = load i8* %ctx_Iv_addr_5, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1427 'load' 'ctx_Iv_load_5' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_116 : Operation 1428 [1/1] (1.76ns)   --->   "store i8 %ctx_Iv_load_5, i8* %iv_addr_5, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1428 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_116 : Operation 1429 [2/2] (1.76ns)   --->   "%ctx_Iv_load_6 = load i8* %ctx_Iv_addr_6, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1429 'load' 'ctx_Iv_load_6' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 117 <SV = 108> <Delay = 3.53>
ST_117 : Operation 1430 [1/1] (1.76ns)   --->   "store i8 %xor_ln597_8, i8* %inout_addr_8, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:21]   --->   Operation 1430 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_117 : Operation 1431 [1/2] (1.76ns)   --->   "%ctx_Iv_load_6 = load i8* %ctx_Iv_addr_6, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1431 'load' 'ctx_Iv_load_6' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_117 : Operation 1432 [1/1] (1.76ns)   --->   "store i8 %ctx_Iv_load_6, i8* %iv_addr_6, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1432 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_117 : Operation 1433 [2/2] (1.76ns)   --->   "%ctx_Iv_load_7 = load i8* %ctx_Iv_addr_7, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1433 'load' 'ctx_Iv_load_7' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 118 <SV = 109> <Delay = 3.53>
ST_118 : Operation 1434 [1/1] (1.76ns)   --->   "store i8 %xor_ln597_9, i8* %inout_addr_9, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:21]   --->   Operation 1434 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_118 : Operation 1435 [1/2] (1.76ns)   --->   "%ctx_Iv_load_7 = load i8* %ctx_Iv_addr_7, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1435 'load' 'ctx_Iv_load_7' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_118 : Operation 1436 [1/1] (1.76ns)   --->   "store i8 %ctx_Iv_load_7, i8* %iv_addr_7, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1436 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_118 : Operation 1437 [2/2] (1.76ns)   --->   "%ctx_Iv_load_8 = load i8* %ctx_Iv_addr_8, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1437 'load' 'ctx_Iv_load_8' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 119 <SV = 110> <Delay = 3.53>
ST_119 : Operation 1438 [1/1] (1.76ns)   --->   "store i8 %xor_ln597_10, i8* %inout_addr_10, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:21]   --->   Operation 1438 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_119 : Operation 1439 [1/2] (1.76ns)   --->   "%ctx_Iv_load_8 = load i8* %ctx_Iv_addr_8, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1439 'load' 'ctx_Iv_load_8' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_119 : Operation 1440 [1/1] (1.76ns)   --->   "store i8 %ctx_Iv_load_8, i8* %iv_addr_8, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1440 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_119 : Operation 1441 [2/2] (1.76ns)   --->   "%ctx_Iv_load_9 = load i8* %ctx_Iv_addr_9, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1441 'load' 'ctx_Iv_load_9' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 120 <SV = 111> <Delay = 3.53>
ST_120 : Operation 1442 [1/1] (1.76ns)   --->   "store i8 %xor_ln597_11, i8* %inout_addr_11, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:21]   --->   Operation 1442 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_120 : Operation 1443 [1/2] (1.76ns)   --->   "%ctx_Iv_load_9 = load i8* %ctx_Iv_addr_9, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1443 'load' 'ctx_Iv_load_9' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_120 : Operation 1444 [1/1] (1.76ns)   --->   "store i8 %ctx_Iv_load_9, i8* %iv_addr_9, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1444 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_120 : Operation 1445 [2/2] (1.76ns)   --->   "%ctx_Iv_load_10 = load i8* %ctx_Iv_addr_10, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1445 'load' 'ctx_Iv_load_10' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 121 <SV = 112> <Delay = 3.53>
ST_121 : Operation 1446 [1/1] (1.76ns)   --->   "store i8 %xor_ln597_12, i8* %inout_addr_12, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:21]   --->   Operation 1446 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_121 : Operation 1447 [1/2] (1.76ns)   --->   "%ctx_Iv_load_10 = load i8* %ctx_Iv_addr_10, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1447 'load' 'ctx_Iv_load_10' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_121 : Operation 1448 [1/1] (1.76ns)   --->   "store i8 %ctx_Iv_load_10, i8* %iv_addr_10, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1448 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_121 : Operation 1449 [2/2] (1.76ns)   --->   "%ctx_Iv_load_11 = load i8* %ctx_Iv_addr_11, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1449 'load' 'ctx_Iv_load_11' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 122 <SV = 113> <Delay = 3.53>
ST_122 : Operation 1450 [1/1] (1.76ns)   --->   "store i8 %xor_ln597_13, i8* %inout_addr_13, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:21]   --->   Operation 1450 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_122 : Operation 1451 [1/2] (1.76ns)   --->   "%ctx_Iv_load_11 = load i8* %ctx_Iv_addr_11, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1451 'load' 'ctx_Iv_load_11' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_122 : Operation 1452 [1/1] (1.76ns)   --->   "store i8 %ctx_Iv_load_11, i8* %iv_addr_11, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1452 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_122 : Operation 1453 [2/2] (1.76ns)   --->   "%ctx_Iv_load_12 = load i8* %ctx_Iv_addr_12, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1453 'load' 'ctx_Iv_load_12' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 123 <SV = 114> <Delay = 3.53>
ST_123 : Operation 1454 [1/1] (1.76ns)   --->   "store i8 %xor_ln597_14, i8* %inout_addr_14, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:21]   --->   Operation 1454 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_123 : Operation 1455 [1/2] (1.76ns)   --->   "%ctx_Iv_load_12 = load i8* %ctx_Iv_addr_12, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1455 'load' 'ctx_Iv_load_12' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_123 : Operation 1456 [1/1] (1.76ns)   --->   "store i8 %ctx_Iv_load_12, i8* %iv_addr_12, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1456 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_123 : Operation 1457 [2/2] (1.76ns)   --->   "%ctx_Iv_load_13 = load i8* %ctx_Iv_addr_13, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1457 'load' 'ctx_Iv_load_13' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 124 <SV = 115> <Delay = 3.53>
ST_124 : Operation 1458 [1/1] (1.76ns)   --->   "store i8 %xor_ln597_15, i8* %inout_addr_15, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:21]   --->   Operation 1458 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_124 : Operation 1459 [1/2] (1.76ns)   --->   "%ctx_Iv_load_13 = load i8* %ctx_Iv_addr_13, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1459 'load' 'ctx_Iv_load_13' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_124 : Operation 1460 [1/1] (1.76ns)   --->   "store i8 %ctx_Iv_load_13, i8* %iv_addr_13, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1460 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_124 : Operation 1461 [2/2] (1.76ns)   --->   "%ctx_Iv_load_14 = load i8* %ctx_Iv_addr_14, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1461 'load' 'ctx_Iv_load_14' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 125 <SV = 116> <Delay = 3.53>
ST_125 : Operation 1462 [1/2] (1.76ns)   --->   "%ctx_Iv_load_14 = load i8* %ctx_Iv_addr_14, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1462 'load' 'ctx_Iv_load_14' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_125 : Operation 1463 [1/1] (1.76ns)   --->   "store i8 %ctx_Iv_load_14, i8* %iv_addr_14, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1463 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_125 : Operation 1464 [2/2] (1.76ns)   --->   "%ctx_Iv_load_15 = load i8* %ctx_Iv_addr_15, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1464 'load' 'ctx_Iv_load_15' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_125 : Operation 1465 [2/2] (0.00ns)   --->   "ret void" [hls/basic/aes_ha.c:24]   --->   Operation 1465 'ret' <Predicate = true> <Delay = 0.00>

State 126 <SV = 117> <Delay = 3.53>
ST_126 : Operation 1466 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str8, i32 %tmp) nounwind" [c_src/aes.c:598->hls/basic/aes_ha.c:19]   --->   Operation 1466 'specregionend' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1467 [1/2] (1.76ns)   --->   "%ctx_Iv_load_15 = load i8* %ctx_Iv_addr_15, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1467 'load' 'ctx_Iv_load_15' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_126 : Operation 1468 [1/1] (1.76ns)   --->   "store i8 %ctx_Iv_load_15, i8* %iv_addr_15, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 1468 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_126 : Operation 1469 [1/2] (0.00ns)   --->   "ret void" [hls/basic/aes_ha.c:24]   --->   Operation 1469 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	'getelementptr' operation ('key_addr_12', c_src/aes.c:191->c_src/aes.c:259->hls/basic/aes_ha.c:15) [66]  (0 ns)
	'load' operation ('key_load_12', c_src/aes.c:191->c_src/aes.c:259->hls/basic/aes_ha.c:15) on array 'key' [67]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	'load' operation ('key_load_12', c_src/aes.c:191->c_src/aes.c:259->hls/basic/aes_ha.c:15) on array 'key' [67]  (1.77 ns)

 <State 3>: 1.77ns
The critical path consists of the following:
	'load' operation ('key_load_13', c_src/aes.c:192->c_src/aes.c:259->hls/basic/aes_ha.c:15) on array 'key' [71]  (1.77 ns)

 <State 4>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('ctx_RoundKey_addr_12', c_src/aes.c:191->c_src/aes.c:259->hls/basic/aes_ha.c:15) [68]  (0 ns)
	'store' operation ('store_ln191', c_src/aes.c:191->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'key_load_12', c_src/aes.c:191->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [69]  (2.77 ns)

 <State 5>: 4.54ns
The critical path consists of the following:
	'load' operation ('key_load_15', c_src/aes.c:194->c_src/aes.c:259->hls/basic/aes_ha.c:15) on array 'key' [79]  (1.77 ns)
	'store' operation ('store_ln194', c_src/aes.c:194->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'key_load_15', c_src/aes.c:194->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [81]  (2.77 ns)

 <State 6>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load', c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15) on array 'sbox' [84]  (2.77 ns)
	'xor' operation ('xor_ln246', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) [95]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln246', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [97]  (2.77 ns)

 <State 7>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_1', c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15) on array 'sbox' [87]  (2.77 ns)
	'xor' operation ('xor_ln247', c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15) [98]  (0.795 ns)
	'store' operation ('store_ln247', c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln247', c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [100]  (2.77 ns)

 <State 8>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_2', c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15) on array 'sbox' [90]  (2.77 ns)
	'xor' operation ('xor_ln248', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) [101]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln248', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [103]  (2.77 ns)

 <State 9>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_3', c_src/aes.c:228->c_src/aes.c:259->hls/basic/aes_ha.c:15) on array 'sbox' [93]  (2.77 ns)
	'xor' operation ('xor_ln249', c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15) [104]  (0.795 ns)
	'store' operation ('store_ln249', c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln249', c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [106]  (2.77 ns)

 <State 10>: 5.33ns
The critical path consists of the following:
	'load' operation ('key_load_4', c_src/aes.c:191->c_src/aes.c:259->hls/basic/aes_ha.c:15) on array 'key' [35]  (1.77 ns)
	'xor' operation ('xor_ln246_1', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) [107]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln246_1', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [109]  (2.77 ns)

 <State 11>: 5.33ns
The critical path consists of the following:
	'load' operation ('key_load_5', c_src/aes.c:192->c_src/aes.c:259->hls/basic/aes_ha.c:15) on array 'key' [39]  (1.77 ns)
	'xor' operation ('xor_ln247_1', c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15) [110]  (0.795 ns)
	'store' operation ('store_ln247', c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln247_1', c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [112]  (2.77 ns)

 <State 12>: 5.33ns
The critical path consists of the following:
	'load' operation ('key_load_6', c_src/aes.c:193->c_src/aes.c:259->hls/basic/aes_ha.c:15) on array 'key' [43]  (1.77 ns)
	'xor' operation ('xor_ln248_1', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) [113]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln248_1', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [115]  (2.77 ns)

 <State 13>: 5.33ns
The critical path consists of the following:
	'load' operation ('key_load_7', c_src/aes.c:194->c_src/aes.c:259->hls/basic/aes_ha.c:15) on array 'key' [47]  (1.77 ns)
	'xor' operation ('xor_ln249_1', c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15) [116]  (0.795 ns)
	'store' operation ('store_ln249', c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln249_1', c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [118]  (2.77 ns)

 <State 14>: 5.33ns
The critical path consists of the following:
	'load' operation ('key_load_8', c_src/aes.c:191->c_src/aes.c:259->hls/basic/aes_ha.c:15) on array 'key' [51]  (1.77 ns)
	'xor' operation ('xor_ln246_2', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) [119]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln246_2', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [121]  (2.77 ns)

 <State 15>: 5.33ns
The critical path consists of the following:
	'load' operation ('key_load_9', c_src/aes.c:192->c_src/aes.c:259->hls/basic/aes_ha.c:15) on array 'key' [55]  (1.77 ns)
	'xor' operation ('xor_ln247_2', c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15) [122]  (0.795 ns)
	'store' operation ('store_ln247', c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln247_2', c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [124]  (2.77 ns)

 <State 16>: 5.33ns
The critical path consists of the following:
	'load' operation ('key_load_10', c_src/aes.c:193->c_src/aes.c:259->hls/basic/aes_ha.c:15) on array 'key' [59]  (1.77 ns)
	'xor' operation ('xor_ln248_2', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) [125]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln248_2', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [127]  (2.77 ns)

 <State 17>: 5.33ns
The critical path consists of the following:
	'load' operation ('key_load_11', c_src/aes.c:194->c_src/aes.c:259->hls/basic/aes_ha.c:15) on array 'key' [63]  (1.77 ns)
	'xor' operation ('xor_ln249_2', c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15) [128]  (0.795 ns)
	'store' operation ('store_ln249', c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln249_2', c_src/aes.c:249->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [130]  (2.77 ns)

 <State 18>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_3', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) [131]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln246_3', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [133]  (2.77 ns)

 <State 19>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_3', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) [137]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln248_3', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [139]  (2.77 ns)

 <State 20>: 7.13ns
The critical path consists of the following:
	'load' operation ('sbox_load_4', c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15) on array 'sbox' [145]  (2.77 ns)
	'xor' operation ('xor_ln231', c_src/aes.c:231->c_src/aes.c:259->hls/basic/aes_ha.c:15) [155]  (0.795 ns)
	'xor' operation ('xor_ln246_4', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) [156]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln246_4', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [158]  (2.77 ns)

 <State 21>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_6', c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15) on array 'sbox' [151]  (2.77 ns)
	'xor' operation ('xor_ln248_4', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) [162]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln248_4', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [164]  (2.77 ns)

 <State 22>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_5', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) [168]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln246_5', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [170]  (2.77 ns)

 <State 23>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_5', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) [174]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln248_5', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [176]  (2.77 ns)

 <State 24>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_6', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) [180]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln246_6', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [182]  (2.77 ns)

 <State 25>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_6', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) [186]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln248_6', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [188]  (2.77 ns)

 <State 26>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_7', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) [192]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln246_7', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [194]  (2.77 ns)

 <State 27>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_7', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) [198]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln248_7', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [200]  (2.77 ns)

 <State 28>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_8', c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15) on array 'sbox' [206]  (2.77 ns)
	'xor' operation ('xor_ln246_8', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) [217]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln246_8', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [219]  (2.77 ns)

 <State 29>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_10', c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15) on array 'sbox' [212]  (2.77 ns)
	'xor' operation ('xor_ln248_8', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) [223]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln248_8', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [225]  (2.77 ns)

 <State 30>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_9', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) [229]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln246_9', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [231]  (2.77 ns)

 <State 31>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_9', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) [235]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln248_9', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [237]  (2.77 ns)

 <State 32>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_10', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) [241]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln246_10', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [243]  (2.77 ns)

 <State 33>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_10', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) [247]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln248_10', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [249]  (2.77 ns)

 <State 34>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_11', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) [253]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln246_11', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [255]  (2.77 ns)

 <State 35>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_11', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) [259]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln248_11', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [261]  (2.77 ns)

 <State 36>: 7.13ns
The critical path consists of the following:
	'load' operation ('sbox_load_12', c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15) on array 'sbox' [267]  (2.77 ns)
	'xor' operation ('xor_ln231_1', c_src/aes.c:231->c_src/aes.c:259->hls/basic/aes_ha.c:15) [277]  (0.795 ns)
	'xor' operation ('xor_ln246_12', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) [278]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln246_12', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [280]  (2.77 ns)

 <State 37>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_14', c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15) on array 'sbox' [273]  (2.77 ns)
	'xor' operation ('xor_ln248_12', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) [284]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln248_12', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [286]  (2.77 ns)

 <State 38>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_13', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) [290]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln246_13', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [292]  (2.77 ns)

 <State 39>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_13', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) [296]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln248_13', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [298]  (2.77 ns)

 <State 40>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_14', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) [302]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln246_14', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [304]  (2.77 ns)

 <State 41>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_14', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) [308]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln248_14', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [310]  (2.77 ns)

 <State 42>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_15', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) [314]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln246_15', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [316]  (2.77 ns)

 <State 43>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_15', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) [320]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln248_15', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [322]  (2.77 ns)

 <State 44>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_16', c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15) on array 'sbox' [328]  (2.77 ns)
	'xor' operation ('xor_ln246_16', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) [339]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln246_16', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [341]  (2.77 ns)

 <State 45>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_18', c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15) on array 'sbox' [334]  (2.77 ns)
	'xor' operation ('xor_ln248_16', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) [345]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln248_16', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [347]  (2.77 ns)

 <State 46>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_17', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) [351]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln246_17', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [353]  (2.77 ns)

 <State 47>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_17', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) [357]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln248_17', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [359]  (2.77 ns)

 <State 48>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_18', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) [363]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln246_18', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [365]  (2.77 ns)

 <State 49>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_18', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) [369]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln248_18', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [371]  (2.77 ns)

 <State 50>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_19', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) [375]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln246_19', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [377]  (2.77 ns)

 <State 51>: 4.36ns
The critical path consists of the following:
	'load' operation ('sbox_load_20', c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15) on array 'sbox' [389]  (2.77 ns)
	'xor' operation ('xor_ln231_2', c_src/aes.c:231->c_src/aes.c:259->hls/basic/aes_ha.c:15) [399]  (0.795 ns)
	'xor' operation ('xor_ln246_20', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) [400]  (0.795 ns)

 <State 52>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_21', c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15) on array 'sbox' [392]  (2.77 ns)
	'xor' operation ('xor_ln247_20', c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15) [403]  (0.795 ns)
	'store' operation ('store_ln247', c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln247_20', c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [405]  (2.77 ns)

 <State 53>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('ctx_RoundKey_addr_98', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) [407]  (0 ns)
	'store' operation ('store_ln248', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln248_20', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [408]  (2.77 ns)

 <State 54>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('ctx_RoundKey_addr_100', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) [413]  (0 ns)
	'store' operation ('store_ln246', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln246_21', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [414]  (2.77 ns)

 <State 55>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('ctx_RoundKey_addr_102', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) [419]  (0 ns)
	'store' operation ('store_ln248', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln248_21', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [420]  (2.77 ns)

 <State 56>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_22', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) [424]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln246_22', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [426]  (2.77 ns)

 <State 57>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_22', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) [430]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln248_22', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [432]  (2.77 ns)

 <State 58>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_23', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) [436]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln246_23', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [438]  (2.77 ns)

 <State 59>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_23', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) [442]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln248_23', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [444]  (2.77 ns)

 <State 60>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_24', c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15) on array 'sbox' [450]  (2.77 ns)
	'xor' operation ('xor_ln246_24', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) [461]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln246_24', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [463]  (2.77 ns)

 <State 61>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_26', c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15) on array 'sbox' [456]  (2.77 ns)
	'xor' operation ('xor_ln248_24', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) [467]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln248_24', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [469]  (2.77 ns)

 <State 62>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_25', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) [473]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln246_25', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [475]  (2.77 ns)

 <State 63>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_25', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) [479]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln248_25', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [481]  (2.77 ns)

 <State 64>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_26', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) [485]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln246_26', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [487]  (2.77 ns)

 <State 65>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_26', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) [491]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln248_26', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [493]  (2.77 ns)

 <State 66>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_27', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) [497]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln246_27', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [499]  (2.77 ns)

 <State 67>: 4.36ns
The critical path consists of the following:
	'load' operation ('sbox_load_28', c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15) on array 'sbox' [511]  (2.77 ns)
	'xor' operation ('xor_ln231_3', c_src/aes.c:231->c_src/aes.c:259->hls/basic/aes_ha.c:15) [521]  (0.795 ns)
	'xor' operation ('xor_ln246_28', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) [522]  (0.795 ns)

 <State 68>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_29', c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15) on array 'sbox' [514]  (2.77 ns)
	'xor' operation ('xor_ln247_28', c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15) [525]  (0.795 ns)
	'store' operation ('store_ln247', c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln247_28', c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [527]  (2.77 ns)

 <State 69>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('ctx_RoundKey_addr_130', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) [529]  (0 ns)
	'store' operation ('store_ln248', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln248_28', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [530]  (2.77 ns)

 <State 70>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('ctx_RoundKey_addr_132', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) [535]  (0 ns)
	'store' operation ('store_ln246', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln246_29', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [536]  (2.77 ns)

 <State 71>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('ctx_RoundKey_addr_134', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) [541]  (0 ns)
	'store' operation ('store_ln248', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln248_29', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [542]  (2.77 ns)

 <State 72>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_30', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) [546]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln246_30', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [548]  (2.77 ns)

 <State 73>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_30', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) [552]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln248_30', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [554]  (2.77 ns)

 <State 74>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('ctx_RoundKey_addr_140', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) [559]  (0 ns)
	'store' operation ('store_ln246', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln246_31', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [560]  (2.77 ns)

 <State 75>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('ctx_RoundKey_addr_142', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) [565]  (0 ns)
	'store' operation ('store_ln248', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln248_31', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [566]  (2.77 ns)

 <State 76>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_32', c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15) on array 'sbox' [572]  (2.77 ns)
	'xor' operation ('xor_ln246_32', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) [583]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln246_32', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [585]  (2.77 ns)

 <State 77>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_34', c_src/aes.c:227->c_src/aes.c:259->hls/basic/aes_ha.c:15) on array 'sbox' [578]  (2.77 ns)
	'xor' operation ('xor_ln248_32', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) [589]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln248_32', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [591]  (2.77 ns)

 <State 78>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_33', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) [595]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln246_33', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [597]  (2.77 ns)

 <State 79>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_33', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) [601]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln248_33', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [603]  (2.77 ns)

 <State 80>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_34', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) [607]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln246_34', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [609]  (2.77 ns)

 <State 81>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_34', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) [613]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln248_34', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [615]  (2.77 ns)

 <State 82>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_35', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) [619]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln246_35', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [621]  (2.77 ns)

 <State 83>: 4.36ns
The critical path consists of the following:
	'load' operation ('sbox_load_36', c_src/aes.c:225->c_src/aes.c:259->hls/basic/aes_ha.c:15) on array 'sbox' [633]  (2.77 ns)
	'xor' operation ('xor_ln231_4', c_src/aes.c:231->c_src/aes.c:259->hls/basic/aes_ha.c:15) [643]  (0.795 ns)
	'xor' operation ('xor_ln246_36', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) [644]  (0.795 ns)

 <State 84>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_37', c_src/aes.c:226->c_src/aes.c:259->hls/basic/aes_ha.c:15) on array 'sbox' [636]  (2.77 ns)
	'xor' operation ('xor_ln247_36', c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15) [647]  (0.795 ns)
	'store' operation ('store_ln247', c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln247_36', c_src/aes.c:247->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [649]  (2.77 ns)

 <State 85>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('ctx_RoundKey_addr_162', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) [651]  (0 ns)
	'store' operation ('store_ln248', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln248_36', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [652]  (2.77 ns)

 <State 86>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('ctx_RoundKey_addr_164', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) [657]  (0 ns)
	'store' operation ('store_ln246', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln246_37', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [658]  (2.77 ns)

 <State 87>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('ctx_RoundKey_addr_166', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) [663]  (0 ns)
	'store' operation ('store_ln248', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln248_37', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [664]  (2.77 ns)

 <State 88>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_38', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) [668]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln246_38', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [670]  (2.77 ns)

 <State 89>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_38', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) [674]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln248_38', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [676]  (2.77 ns)

 <State 90>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_39', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) [680]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln246_39', c_src/aes.c:246->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [682]  (2.77 ns)

 <State 91>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_39', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) [686]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15) of variable 'xor_ln248_39', c_src/aes.c:248->c_src/aes.c:259->hls/basic/aes_ha.c:15 on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [688]  (2.77 ns)

 <State 92>: 2.77ns
The critical path consists of the following:
	'phi' operation ('x[3][3]') with incoming values : ('x[3][3]', c_src/aes.c:274->c_src/aes.c:435->c_src/aes.c:581->hls/basic/aes_ha.c:19) ('x[3][3]', c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19) [807]  (0 ns)
	'getelementptr' operation ('sbox_addr_55', c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19) [871]  (0 ns)
	'load' operation ('x[3][3]', c_src/aes.c:285->c_src/aes.c:442->c_src/aes.c:581->hls/basic/aes_ha.c:19) on array 'sbox' [872]  (2.77 ns)

 <State 93>: 3.23ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln587', c_src/aes.c:587->hls/basic/aes_ha.c:19) [1076]  (1.21 ns)
	multiplexor before 'phi' operation ('x[3][3]') with incoming values : ('x[0][0]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[0][1]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[0][2]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[0][3]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[1][0]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[1][1]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[1][2]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[1][3]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[2][0]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[2][1]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[2][2]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[2][3]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[3][0]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[3][1]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[3][2]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[3][3]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) [1139]  (2.02 ns)

 <State 94>: 2.77ns
The critical path consists of the following:
	'load' operation ('ctx_RoundKey_load', c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19) on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [952]  (2.77 ns)

 <State 95>: 3.74ns
The critical path consists of the following:
	'load' operation ('ctx_RoundKey_load_2', c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19) on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [968]  (2.77 ns)
	'xor' operation ('xor_ln274_8', c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19) [969]  (0 ns)
	'xor' operation ('x[0][2]', c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19) [972]  (0.972 ns)

 <State 96>: 2.77ns
The critical path consists of the following:
	'load' operation ('ctx_RoundKey_load_4', c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19) on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [983]  (2.77 ns)

 <State 97>: 3.74ns
The critical path consists of the following:
	'load' operation ('ctx_RoundKey_load_6', c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19) on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [999]  (2.77 ns)
	'xor' operation ('xor_ln274_23', c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19) [1000]  (0 ns)
	'xor' operation ('x[1][2]', c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19) [1003]  (0.972 ns)

 <State 98>: 2.77ns
The critical path consists of the following:
	'load' operation ('ctx_RoundKey_load_8', c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19) on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [1014]  (2.77 ns)

 <State 99>: 3.74ns
The critical path consists of the following:
	'load' operation ('ctx_RoundKey_load_10', c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19) on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [1030]  (2.77 ns)
	'xor' operation ('xor_ln274_38', c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19) [1031]  (0 ns)
	'xor' operation ('x[2][2]', c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19) [1034]  (0.972 ns)

 <State 100>: 2.77ns
The critical path consists of the following:
	'load' operation ('ctx_RoundKey_load_12', c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19) on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [1045]  (2.77 ns)

 <State 101>: 3.74ns
The critical path consists of the following:
	'load' operation ('ctx_RoundKey_load_14', c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19) on array 'ctx.RoundKey', hls/basic/aes_ha.c:11 [1061]  (2.77 ns)
	'xor' operation ('xor_ln274_53', c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19) [1062]  (0 ns)
	'xor' operation ('x[3][2]', c_src/aes.c:274->c_src/aes.c:448->c_src/aes.c:581->hls/basic/aes_ha.c:19) [1065]  (0.972 ns)

 <State 102>: 3.23ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln587_3', c_src/aes.c:587->hls/basic/aes_ha.c:19) [1088]  (1.21 ns)
	multiplexor before 'phi' operation ('x[3][3]') with incoming values : ('x[0][0]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[0][1]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[0][2]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[0][3]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[1][0]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[1][1]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[1][2]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[1][3]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[2][0]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[2][1]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[2][2]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[2][3]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[3][0]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[3][1]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[3][2]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[3][3]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) [1139]  (2.02 ns)

 <State 103>: 3.23ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln587_5', c_src/aes.c:587->hls/basic/aes_ha.c:19) [1096]  (1.21 ns)
	multiplexor before 'phi' operation ('x[3][3]') with incoming values : ('x[0][0]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[0][1]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[0][2]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[0][3]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[1][0]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[1][1]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[1][2]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[1][3]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[2][0]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[2][1]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[2][2]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[2][3]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[3][0]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[3][1]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[3][2]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[3][3]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) [1139]  (2.02 ns)

 <State 104>: 3.23ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln587_7', c_src/aes.c:587->hls/basic/aes_ha.c:19) [1104]  (1.21 ns)
	multiplexor before 'phi' operation ('x[3][3]') with incoming values : ('x[0][0]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[0][1]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[0][2]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[0][3]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[1][0]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[1][1]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[1][2]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[1][3]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[2][0]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[2][1]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[2][2]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[2][3]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[3][0]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[3][1]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[3][2]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[3][3]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) [1139]  (2.02 ns)

 <State 105>: 3.23ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln587_9', c_src/aes.c:587->hls/basic/aes_ha.c:19) [1112]  (1.21 ns)
	multiplexor before 'phi' operation ('x[3][3]') with incoming values : ('x[0][0]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[0][1]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[0][2]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[0][3]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[1][0]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[1][1]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[1][2]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[1][3]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[2][0]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[2][1]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[2][2]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[2][3]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[3][0]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[3][1]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[3][2]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[3][3]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) [1139]  (2.02 ns)

 <State 106>: 3.23ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln587_11', c_src/aes.c:587->hls/basic/aes_ha.c:19) [1120]  (1.21 ns)
	multiplexor before 'phi' operation ('x[3][3]') with incoming values : ('x[0][0]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[0][1]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[0][2]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[0][3]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[1][0]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[1][1]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[1][2]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[1][3]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[2][0]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[2][1]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[2][2]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[2][3]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[3][0]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[3][1]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[3][2]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[3][3]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) [1139]  (2.02 ns)

 <State 107>: 3.23ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln587_13', c_src/aes.c:587->hls/basic/aes_ha.c:19) [1128]  (1.21 ns)
	multiplexor before 'phi' operation ('x[3][3]') with incoming values : ('x[0][0]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[0][1]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[0][2]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[0][3]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[1][0]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[1][1]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[1][2]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[1][3]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[2][0]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[2][1]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[2][2]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[2][3]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[3][0]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[3][1]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[3][2]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[3][3]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) [1139]  (2.02 ns)

 <State 108>: 3.23ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln587_15', c_src/aes.c:587->hls/basic/aes_ha.c:19) [1136]  (1.21 ns)
	multiplexor before 'phi' operation ('x[3][3]') with incoming values : ('x[0][0]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[0][1]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[0][2]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[0][3]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[1][0]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[1][1]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[1][2]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[1][3]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[2][0]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[2][1]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[2][2]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[2][3]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[3][0]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[3][1]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[3][2]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[3][3]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) [1139]  (2.02 ns)

 <State 109>: 3.4ns
The critical path consists of the following:
	'phi' operation ('x[3][3]') with incoming values : ('x[0][0]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[0][1]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[0][2]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[0][3]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[1][0]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[1][1]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[1][2]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[1][3]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[2][0]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[2][1]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[2][2]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[2][3]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[3][0]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[3][1]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[3][2]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) ('x[3][3]', c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15) [1139]  (0 ns)
	'add' operation ('add_ln591', c_src/aes.c:591->hls/basic/aes_ha.c:19) [1143]  (1.64 ns)
	'store' operation ('store_ln591', c_src/aes.c:591->hls/basic/aes_ha.c:19) of variable 'add_ln591', c_src/aes.c:591->hls/basic/aes_ha.c:19 on array 'ctx.Iv', hls/basic/aes_ha.c:11 [1144]  (1.77 ns)

 <State 110>: 1.77ns
The critical path consists of the following:
	'store' operation ('store_ln55', c_src/aes.c:55->hls/basic/aes_ha.c:21) of variable 'xor_ln597_1', c_src/aes.c:597->hls/basic/aes_ha.c:19 on array 'inout_r' [1184]  (1.77 ns)

 <State 111>: 3.54ns
The critical path consists of the following:
	'load' operation ('ctx_Iv_load', c_src/aes.c:55->hls/basic/aes_ha.c:23) on array 'ctx.Iv', hls/basic/aes_ha.c:11 [1199]  (1.77 ns)
	'store' operation ('store_ln55', c_src/aes.c:55->hls/basic/aes_ha.c:23) of variable 'ctx_Iv_load', c_src/aes.c:55->hls/basic/aes_ha.c:23 on array 'iv' [1200]  (1.77 ns)

 <State 112>: 3.54ns
The critical path consists of the following:
	'load' operation ('ctx_Iv_load_1', c_src/aes.c:55->hls/basic/aes_ha.c:23) on array 'ctx.Iv', hls/basic/aes_ha.c:11 [1201]  (1.77 ns)
	'store' operation ('store_ln55', c_src/aes.c:55->hls/basic/aes_ha.c:23) of variable 'ctx_Iv_load_1', c_src/aes.c:55->hls/basic/aes_ha.c:23 on array 'iv' [1202]  (1.77 ns)

 <State 113>: 3.54ns
The critical path consists of the following:
	'load' operation ('ctx_Iv_load_2', c_src/aes.c:55->hls/basic/aes_ha.c:23) on array 'ctx.Iv', hls/basic/aes_ha.c:11 [1203]  (1.77 ns)
	'store' operation ('store_ln55', c_src/aes.c:55->hls/basic/aes_ha.c:23) of variable 'ctx_Iv_load_2', c_src/aes.c:55->hls/basic/aes_ha.c:23 on array 'iv' [1204]  (1.77 ns)

 <State 114>: 3.54ns
The critical path consists of the following:
	'load' operation ('ctx_Iv_load_3', c_src/aes.c:55->hls/basic/aes_ha.c:23) on array 'ctx.Iv', hls/basic/aes_ha.c:11 [1205]  (1.77 ns)
	'store' operation ('store_ln55', c_src/aes.c:55->hls/basic/aes_ha.c:23) of variable 'ctx_Iv_load_3', c_src/aes.c:55->hls/basic/aes_ha.c:23 on array 'iv' [1206]  (1.77 ns)

 <State 115>: 3.54ns
The critical path consists of the following:
	'load' operation ('ctx_Iv_load_4', c_src/aes.c:55->hls/basic/aes_ha.c:23) on array 'ctx.Iv', hls/basic/aes_ha.c:11 [1207]  (1.77 ns)
	'store' operation ('store_ln55', c_src/aes.c:55->hls/basic/aes_ha.c:23) of variable 'ctx_Iv_load_4', c_src/aes.c:55->hls/basic/aes_ha.c:23 on array 'iv' [1208]  (1.77 ns)

 <State 116>: 3.54ns
The critical path consists of the following:
	'load' operation ('ctx_Iv_load_5', c_src/aes.c:55->hls/basic/aes_ha.c:23) on array 'ctx.Iv', hls/basic/aes_ha.c:11 [1209]  (1.77 ns)
	'store' operation ('store_ln55', c_src/aes.c:55->hls/basic/aes_ha.c:23) of variable 'ctx_Iv_load_5', c_src/aes.c:55->hls/basic/aes_ha.c:23 on array 'iv' [1210]  (1.77 ns)

 <State 117>: 3.54ns
The critical path consists of the following:
	'load' operation ('ctx_Iv_load_6', c_src/aes.c:55->hls/basic/aes_ha.c:23) on array 'ctx.Iv', hls/basic/aes_ha.c:11 [1211]  (1.77 ns)
	'store' operation ('store_ln55', c_src/aes.c:55->hls/basic/aes_ha.c:23) of variable 'ctx_Iv_load_6', c_src/aes.c:55->hls/basic/aes_ha.c:23 on array 'iv' [1212]  (1.77 ns)

 <State 118>: 3.54ns
The critical path consists of the following:
	'load' operation ('ctx_Iv_load_7', c_src/aes.c:55->hls/basic/aes_ha.c:23) on array 'ctx.Iv', hls/basic/aes_ha.c:11 [1213]  (1.77 ns)
	'store' operation ('store_ln55', c_src/aes.c:55->hls/basic/aes_ha.c:23) of variable 'ctx_Iv_load_7', c_src/aes.c:55->hls/basic/aes_ha.c:23 on array 'iv' [1214]  (1.77 ns)

 <State 119>: 3.54ns
The critical path consists of the following:
	'load' operation ('ctx_Iv_load_8', c_src/aes.c:55->hls/basic/aes_ha.c:23) on array 'ctx.Iv', hls/basic/aes_ha.c:11 [1215]  (1.77 ns)
	'store' operation ('store_ln55', c_src/aes.c:55->hls/basic/aes_ha.c:23) of variable 'ctx_Iv_load_8', c_src/aes.c:55->hls/basic/aes_ha.c:23 on array 'iv' [1216]  (1.77 ns)

 <State 120>: 3.54ns
The critical path consists of the following:
	'load' operation ('ctx_Iv_load_9', c_src/aes.c:55->hls/basic/aes_ha.c:23) on array 'ctx.Iv', hls/basic/aes_ha.c:11 [1217]  (1.77 ns)
	'store' operation ('store_ln55', c_src/aes.c:55->hls/basic/aes_ha.c:23) of variable 'ctx_Iv_load_9', c_src/aes.c:55->hls/basic/aes_ha.c:23 on array 'iv' [1218]  (1.77 ns)

 <State 121>: 3.54ns
The critical path consists of the following:
	'load' operation ('ctx_Iv_load_10', c_src/aes.c:55->hls/basic/aes_ha.c:23) on array 'ctx.Iv', hls/basic/aes_ha.c:11 [1219]  (1.77 ns)
	'store' operation ('store_ln55', c_src/aes.c:55->hls/basic/aes_ha.c:23) of variable 'ctx_Iv_load_10', c_src/aes.c:55->hls/basic/aes_ha.c:23 on array 'iv' [1220]  (1.77 ns)

 <State 122>: 3.54ns
The critical path consists of the following:
	'load' operation ('ctx_Iv_load_11', c_src/aes.c:55->hls/basic/aes_ha.c:23) on array 'ctx.Iv', hls/basic/aes_ha.c:11 [1221]  (1.77 ns)
	'store' operation ('store_ln55', c_src/aes.c:55->hls/basic/aes_ha.c:23) of variable 'ctx_Iv_load_11', c_src/aes.c:55->hls/basic/aes_ha.c:23 on array 'iv' [1222]  (1.77 ns)

 <State 123>: 3.54ns
The critical path consists of the following:
	'load' operation ('ctx_Iv_load_12', c_src/aes.c:55->hls/basic/aes_ha.c:23) on array 'ctx.Iv', hls/basic/aes_ha.c:11 [1223]  (1.77 ns)
	'store' operation ('store_ln55', c_src/aes.c:55->hls/basic/aes_ha.c:23) of variable 'ctx_Iv_load_12', c_src/aes.c:55->hls/basic/aes_ha.c:23 on array 'iv' [1224]  (1.77 ns)

 <State 124>: 3.54ns
The critical path consists of the following:
	'load' operation ('ctx_Iv_load_13', c_src/aes.c:55->hls/basic/aes_ha.c:23) on array 'ctx.Iv', hls/basic/aes_ha.c:11 [1225]  (1.77 ns)
	'store' operation ('store_ln55', c_src/aes.c:55->hls/basic/aes_ha.c:23) of variable 'ctx_Iv_load_13', c_src/aes.c:55->hls/basic/aes_ha.c:23 on array 'iv' [1226]  (1.77 ns)

 <State 125>: 3.54ns
The critical path consists of the following:
	'load' operation ('ctx_Iv_load_14', c_src/aes.c:55->hls/basic/aes_ha.c:23) on array 'ctx.Iv', hls/basic/aes_ha.c:11 [1227]  (1.77 ns)
	'store' operation ('store_ln55', c_src/aes.c:55->hls/basic/aes_ha.c:23) of variable 'ctx_Iv_load_14', c_src/aes.c:55->hls/basic/aes_ha.c:23 on array 'iv' [1228]  (1.77 ns)

 <State 126>: 3.54ns
The critical path consists of the following:
	'load' operation ('ctx_Iv_load_15', c_src/aes.c:55->hls/basic/aes_ha.c:23) on array 'ctx.Iv', hls/basic/aes_ha.c:11 [1229]  (1.77 ns)
	'store' operation ('store_ln55', c_src/aes.c:55->hls/basic/aes_ha.c:23) of variable 'ctx_Iv_load_15', c_src/aes.c:55->hls/basic/aes_ha.c:23 on array 'iv' [1230]  (1.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
