{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651416886989 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651416886990 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 20:24:46 2022 " "Processing started: Sun May 01 20:24:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651416886990 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416886990 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ha -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off ha -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416886990 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651416887464 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651416887465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file test.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-arc " "Found design unit 1: test-arc" {  } { { "test.VHDL" "" { Text "D:/Projects/Haha/test.VHDL" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899204 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.VHDL" "" { Text "D:/Projects/Haha/test.VHDL" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se.vhdl 5 2 " "Found 5 design units, including 2 entities, in source file se.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend " "Found design unit 1: sign_extend" {  } { { "se.VHDL" "" { Text "D:/Projects/Haha/se.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899205 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 se6-arc " "Found design unit 2: se6-arc" {  } { { "se.VHDL" "" { Text "D:/Projects/Haha/se.VHDL" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899205 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 se9-arc " "Found design unit 3: se9-arc" {  } { { "se.VHDL" "" { Text "D:/Projects/Haha/se.VHDL" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899205 ""} { "Info" "ISGN_ENTITY_NAME" "1 se6 " "Found entity 1: se6" {  } { { "se.VHDL" "" { Text "D:/Projects/Haha/se.VHDL" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899205 ""} { "Info" "ISGN_ENTITY_NAME" "2 se9 " "Found entity 2: se9" {  } { { "se.VHDL" "" { Text "D:/Projects/Haha/se.VHDL" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file rf.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file " "Found design unit 1: register_file" {  } { { "rf.VHDL" "" { Text "D:/Projects/Haha/rf.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899206 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rf-arc " "Found design unit 2: rf-arc" {  } { { "rf.VHDL" "" { Text "D:/Projects/Haha/rf.VHDL" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899206 ""} { "Info" "ISGN_ENTITY_NAME" "1 rf " "Found entity 1: rf" {  } { { "rf.VHDL" "" { Text "D:/Projects/Haha/rf.VHDL" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16.vhdl 7 3 " "Found 7 design units, including 3 entities, in source file reg_16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg " "Found design unit 1: reg" {  } { { "reg_16.VHDL" "" { Text "D:/Projects/Haha/reg_16.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899207 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 tr-arc " "Found design unit 2: tr-arc" {  } { { "reg_16.VHDL" "" { Text "D:/Projects/Haha/reg_16.VHDL" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899207 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 pc-arc " "Found design unit 3: pc-arc" {  } { { "reg_16.VHDL" "" { Text "D:/Projects/Haha/reg_16.VHDL" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899207 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ir-arc " "Found design unit 4: ir-arc" {  } { { "reg_16.VHDL" "" { Text "D:/Projects/Haha/reg_16.VHDL" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899207 ""} { "Info" "ISGN_ENTITY_NAME" "1 tr " "Found entity 1: tr" {  } { { "reg_16.VHDL" "" { Text "D:/Projects/Haha/reg_16.VHDL" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899207 ""} { "Info" "ISGN_ENTITY_NAME" "2 pc " "Found entity 2: pc" {  } { { "reg_16.VHDL" "" { Text "D:/Projects/Haha/reg_16.VHDL" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899207 ""} { "Info" "ISGN_ENTITY_NAME" "3 ir " "Found entity 3: ir" {  } { { "reg_16.VHDL" "" { Text "D:/Projects/Haha/reg_16.VHDL" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file mux_3.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3 " "Found design unit 1: mux3" {  } { { "mux_3.VHDL" "" { Text "D:/Projects/Haha/mux_3.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899208 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_3-arc " "Found design unit 2: mux_3-arc" {  } { { "mux_3.VHDL" "" { Text "D:/Projects/Haha/mux_3.VHDL" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899208 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_3 " "Found entity 1: mux_3" {  } { { "mux_3.VHDL" "" { Text "D:/Projects/Haha/mux_3.VHDL" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.vhdl 5 2 " "Found 5 design units, including 2 entities, in source file mux_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2 " "Found design unit 1: mux2" {  } { { "mux_2.VHDL" "" { Text "D:/Projects/Haha/mux_2.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899209 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_2_16-arc " "Found design unit 2: mux_2_16-arc" {  } { { "mux_2.VHDL" "" { Text "D:/Projects/Haha/mux_2.VHDL" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899209 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux_2_3-arc " "Found design unit 3: mux_2_3-arc" {  } { { "mux_2.VHDL" "" { Text "D:/Projects/Haha/mux_2.VHDL" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899209 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_16 " "Found entity 1: mux_2_16" {  } { { "mux_2.VHDL" "" { Text "D:/Projects/Haha/mux_2.VHDL" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899209 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2_3 " "Found entity 2: mux_2_3" {  } { { "mux_2.VHDL" "" { Text "D:/Projects/Haha/mux_2.VHDL" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1.vhdl 5 2 " "Found 5 design units, including 2 entities, in source file mux_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1 " "Found design unit 1: mux1" {  } { { "mux_1.VHDL" "" { Text "D:/Projects/Haha/mux_1.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899210 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_1_16-arc " "Found design unit 2: mux_1_16-arc" {  } { { "mux_1.VHDL" "" { Text "D:/Projects/Haha/mux_1.VHDL" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899210 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux_1_3-arc " "Found design unit 3: mux_1_3-arc" {  } { { "mux_1.VHDL" "" { Text "D:/Projects/Haha/mux_1.VHDL" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899210 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_1_16 " "Found entity 1: mux_1_16" {  } { { "mux_1.VHDL" "" { Text "D:/Projects/Haha/mux_1.VHDL" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899210 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_1_3 " "Found entity 2: mux_1_3" {  } { { "mux_1.VHDL" "" { Text "D:/Projects/Haha/mux_1.VHDL" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ls.vhdl 5 2 " "Found 5 design units, including 2 entities, in source file ls.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 left_shift " "Found design unit 1: left_shift" {  } { { "ls.VHDL" "" { Text "D:/Projects/Haha/ls.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899211 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ls7-arc " "Found design unit 2: ls7-arc" {  } { { "ls.VHDL" "" { Text "D:/Projects/Haha/ls.VHDL" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899211 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ls1-arc " "Found design unit 3: ls1-arc" {  } { { "ls.VHDL" "" { Text "D:/Projects/Haha/ls.VHDL" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899211 ""} { "Info" "ISGN_ENTITY_NAME" "1 ls7 " "Found entity 1: ls7" {  } { { "ls.VHDL" "" { Text "D:/Projects/Haha/ls.VHDL" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899211 ""} { "Info" "ISGN_ENTITY_NAME" "2 ls1 " "Found entity 2: ls1" {  } { { "ls.VHDL" "" { Text "D:/Projects/Haha/ls.VHDL" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file fsm.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller " "Found design unit 1: controller" {  } { { "fsm.VHDL" "" { Text "D:/Projects/Haha/fsm.VHDL" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899213 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fsm-arc " "Found design unit 2: fsm-arc" {  } { { "fsm.VHDL" "" { Text "D:/Projects/Haha/fsm.VHDL" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899213 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.VHDL" "" { Text "D:/Projects/Haha/fsm.VHDL" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-arc " "Found design unit 1: DUT-arc" {  } { { "DUT.VHDL" "" { Text "D:/Projects/Haha/DUT.VHDL" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899215 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.VHDL" "" { Text "D:/Projects/Haha/DUT.VHDL" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_3.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file demux_3.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux " "Found design unit 1: demux" {  } { { "demux_3.VHDL" "" { Text "D:/Projects/Haha/demux_3.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899217 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 demux_3-arc " "Found design unit 2: demux_3-arc" {  } { { "demux_3.VHDL" "" { Text "D:/Projects/Haha/demux_3.VHDL" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899217 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux_3 " "Found entity 1: demux_3" {  } { { "demux_3.VHDL" "" { Text "D:/Projects/Haha/demux_3.VHDL" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file data_path.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DP " "Found design unit 1: DP" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899218 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 data_path-arc " "Found design unit 2: data_path-arc" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899218 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_reg.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file check_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 check_register " "Found design unit 1: check_register" {  } { { "check_reg.VHDL" "" { Text "D:/Projects/Haha/check_reg.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899219 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 check_reg-arc " "Found design unit 2: check_reg-arc" {  } { { "check_reg.VHDL" "" { Text "D:/Projects/Haha/check_reg.VHDL" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899219 ""} { "Info" "ISGN_ENTITY_NAME" "1 check_reg " "Found entity 1: check_reg" {  } { { "check_reg.VHDL" "" { Text "D:/Projects/Haha/check_reg.VHDL" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file check.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 checker " "Found design unit 1: checker" {  } { { "check.VHDL" "" { Text "D:/Projects/Haha/check.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899220 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 check-arc " "Found design unit 2: check-arc" {  } { { "check.VHDL" "" { Text "D:/Projects/Haha/check.VHDL" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899220 ""} { "Info" "ISGN_ENTITY_NAME" "1 check " "Found entity 1: check" {  } { { "check.VHDL" "" { Text "D:/Projects/Haha/check.VHDL" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ccr.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file ccr.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 condition_code_register " "Found design unit 1: condition_code_register" {  } { { "ccr.VHDL" "" { Text "D:/Projects/Haha/ccr.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899221 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ccr-arc " "Found design unit 2: ccr-arc" {  } { { "ccr.VHDL" "" { Text "D:/Projects/Haha/ccr.VHDL" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899221 ""} { "Info" "ISGN_ENTITY_NAME" "1 ccr " "Found entity 1: ccr" {  } { { "ccr.VHDL" "" { Text "D:/Projects/Haha/ccr.VHDL" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arithmetic_logical_unit " "Found design unit 1: arithmetic_logical_unit" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899222 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alu-arc " "Found design unit 2: alu-arc" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899222 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDER " "Found design unit 1: ADDER" {  } { { "adder.vhdl" "" { Text "D:/Projects/Haha/adder.vhdl" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899223 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 addr-arc " "Found design unit 2: addr-arc" {  } { { "adder.vhdl" "" { Text "D:/Projects/Haha/adder.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899223 ""} { "Info" "ISGN_ENTITY_NAME" "1 addr " "Found entity 1: addr" {  } { { "adder.vhdl" "" { Text "D:/Projects/Haha/adder.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_dm.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file mem_dm.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_dm " "Found design unit 1: memory_dm" {  } { { "mem_dm.vhdl" "" { Text "D:/Projects/Haha/mem_dm.vhdl" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899224 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mem_dm-arc " "Found design unit 2: mem_dm-arc" {  } { { "mem_dm.vhdl" "" { Text "D:/Projects/Haha/mem_dm.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899224 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_dm " "Found entity 1: mem_dm" {  } { { "mem_dm.vhdl" "" { Text "D:/Projects/Haha/mem_dm.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_im.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file mem_im.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_im " "Found design unit 1: memory_im" {  } { { "mem_im.vhdl" "" { Text "D:/Projects/Haha/mem_im.vhdl" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899225 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mem_im-arc " "Found design unit 2: mem_im-arc" {  } { { "mem_im.vhdl" "" { Text "D:/Projects/Haha/mem_im.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899225 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_im " "Found entity 1: mem_im" {  } { { "mem_im.vhdl" "" { Text "D:/Projects/Haha/mem_im.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_66.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file reg_66.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_66 " "Found design unit 1: reg_66" {  } { { "reg_66.vhdl" "" { Text "D:/Projects/Haha/reg_66.vhdl" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899226 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 s1-arc " "Found design unit 2: s1-arc" {  } { { "reg_66.vhdl" "" { Text "D:/Projects/Haha/reg_66.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899226 ""} { "Info" "ISGN_ENTITY_NAME" "1 s1 " "Found entity 1: s1" {  } { { "reg_66.vhdl" "" { Text "D:/Projects/Haha/reg_66.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_86.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file reg_86.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_86 " "Found design unit 1: reg_86" {  } { { "reg_86.vhdl" "" { Text "D:/Projects/Haha/reg_86.vhdl" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899227 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 s2-arc " "Found design unit 2: s2-arc" {  } { { "reg_86.vhdl" "" { Text "D:/Projects/Haha/reg_86.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899227 ""} { "Info" "ISGN_ENTITY_NAME" "1 s2 " "Found entity 1: s2" {  } { { "reg_86.vhdl" "" { Text "D:/Projects/Haha/reg_86.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416899227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899227 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651416899271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:FSM0 " "Elaborating entity \"fsm\" for hierarchy \"fsm:FSM0\"" {  } { { "DUT.VHDL" "FSM0" { Text "D:/Projects/Haha/DUT.VHDL" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651416899281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path data_path:DATA_PATH0 " "Elaborating entity \"data_path\" for hierarchy \"data_path:DATA_PATH0\"" {  } { { "DUT.VHDL" "DATA_PATH0" { Text "D:/Projects/Haha/DUT.VHDL" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651416899284 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pcw data_path.VHDL(34) " "Verilog HDL or VHDL warning at data_path.VHDL(34): object \"pcw\" assigned a value but never read" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651416899285 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mw data_path.VHDL(34) " "Verilog HDL or VHDL warning at data_path.VHDL(34): object \"mw\" assigned a value but never read" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651416899285 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mr data_path.VHDL(34) " "Verilog HDL or VHDL warning at data_path.VHDL(34): object \"mr\" assigned a value but never read" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651416899285 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_a data_path.VHDL(34) " "Verilog HDL or VHDL warning at data_path.VHDL(34): object \"mem_a\" assigned a value but never read" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651416899285 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rf_a1 data_path.VHDL(34) " "Verilog HDL or VHDL warning at data_path.VHDL(34): object \"rf_a1\" assigned a value but never read" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651416899285 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t1 data_path.VHDL(34) " "Verilog HDL or VHDL warning at data_path.VHDL(34): object \"t1\" assigned a value but never read" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651416899285 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t3 data_path.VHDL(34) " "Verilog HDL or VHDL warning at data_path.VHDL(34): object \"t3\" assigned a value but never read" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651416899285 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rf_a2 data_path.VHDL(35) " "Verilog HDL or VHDL warning at data_path.VHDL(35): object \"rf_a2\" assigned a value but never read" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651416899286 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rf_a3 data_path.VHDL(35) " "Verilog HDL or VHDL warning at data_path.VHDL(35): object \"rf_a3\" assigned a value but never read" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651416899286 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rf_d3 data_path.VHDL(35) " "Verilog HDL or VHDL warning at data_path.VHDL(35): object \"rf_d3\" assigned a value but never read" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651416899286 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_B data_path.VHDL(35) " "Verilog HDL or VHDL warning at data_path.VHDL(35): object \"alu_B\" assigned a value but never read" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651416899286 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_OP data_path.VHDL(35) " "Verilog HDL or VHDL warning at data_path.VHDL(35): object \"alu_OP\" assigned a value but never read" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651416899286 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_A data_path.VHDL(36) " "Verilog HDL or VHDL warning at data_path.VHDL(36): object \"alu_A\" assigned a value but never read" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651416899286 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aluc data_path.VHDL(37) " "Verilog HDL or VHDL warning at data_path.VHDL(37): object \"aluc\" assigned a value but never read" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651416899286 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pcy data_path.VHDL(37) " "VHDL Signal Declaration warning at data_path.VHDL(37): used implicit default value for signal \"pcy\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651416899286 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rfd3 data_path.VHDL(37) " "VHDL Signal Declaration warning at data_path.VHDL(37): used implicit default value for signal \"rfd3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651416899286 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ctf data_path.VHDL(38) " "VHDL Signal Declaration warning at data_path.VHDL(38): used implicit default value for signal \"ctf\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651416899287 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "chf data_path.VHDL(38) " "VHDL Signal Declaration warning at data_path.VHDL(38): used implicit default value for signal \"chf\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651416899287 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c data_path.VHDL(38) " "Verilog HDL or VHDL warning at data_path.VHDL(38): object \"c\" assigned a value but never read" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651416899287 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z data_path.VHDL(38) " "Verilog HDL or VHDL warning at data_path.VHDL(38): object \"z\" assigned a value but never read" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651416899287 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cf data_path.VHDL(38) " "VHDL Signal Declaration warning at data_path.VHDL(38): used implicit default value for signal \"cf\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651416899287 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "zf data_path.VHDL(38) " "VHDL Signal Declaration warning at data_path.VHDL(38): used implicit default value for signal \"zf\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651416899287 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rfa3 data_path.VHDL(39) " "VHDL Signal Declaration warning at data_path.VHDL(39): used implicit default value for signal \"rfa3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651416899287 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s2y data_path.VHDL(143) " "VHDL Process Statement warning at data_path.VHDL(143): signal \"s2y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651416899291 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s2y data_path.VHDL(144) " "VHDL Process Statement warning at data_path.VHDL(144): signal \"s2y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651416899291 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s2y data_path.VHDL(145) " "VHDL Process Statement warning at data_path.VHDL(145): signal \"s2y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651416899291 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s2y data_path.VHDL(146) " "VHDL Process Statement warning at data_path.VHDL(146): signal \"s2y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651416899291 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s2y data_path.VHDL(147) " "VHDL Process Statement warning at data_path.VHDL(147): signal \"s2y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651416899291 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s2y data_path.VHDL(148) " "VHDL Process Statement warning at data_path.VHDL(148): signal \"s2y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651416899291 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s2y data_path.VHDL(149) " "VHDL Process Statement warning at data_path.VHDL(149): signal \"s2y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651416899291 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s2y data_path.VHDL(150) " "VHDL Process Statement warning at data_path.VHDL(150): signal \"s2y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651416899291 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s2y data_path.VHDL(151) " "VHDL Process Statement warning at data_path.VHDL(151): signal \"s2y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651416899292 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alua data_path.VHDL(141) " "VHDL Process Statement warning at data_path.VHDL(141): inferring latch(es) for signal or variable \"alua\", which holds its previous value in one or more paths through the process" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 141 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651416899292 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alub data_path.VHDL(141) " "VHDL Process Statement warning at data_path.VHDL(141): inferring latch(es) for signal or variable \"alub\", which holds its previous value in one or more paths through the process" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 141 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651416899292 "|DUT|data_path:DATA_PATH0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alub\[0\] data_path.VHDL(141) " "Inferred latch for \"alub\[0\]\" at data_path.VHDL(141)" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899294 "|DUT|data_path:DATA_PATH0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alub\[1\] data_path.VHDL(141) " "Inferred latch for \"alub\[1\]\" at data_path.VHDL(141)" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899294 "|DUT|data_path:DATA_PATH0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alub\[2\] data_path.VHDL(141) " "Inferred latch for \"alub\[2\]\" at data_path.VHDL(141)" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899294 "|DUT|data_path:DATA_PATH0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alub\[3\] data_path.VHDL(141) " "Inferred latch for \"alub\[3\]\" at data_path.VHDL(141)" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899294 "|DUT|data_path:DATA_PATH0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alub\[4\] data_path.VHDL(141) " "Inferred latch for \"alub\[4\]\" at data_path.VHDL(141)" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899295 "|DUT|data_path:DATA_PATH0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alub\[5\] data_path.VHDL(141) " "Inferred latch for \"alub\[5\]\" at data_path.VHDL(141)" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899295 "|DUT|data_path:DATA_PATH0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alub\[6\] data_path.VHDL(141) " "Inferred latch for \"alub\[6\]\" at data_path.VHDL(141)" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899295 "|DUT|data_path:DATA_PATH0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alub\[7\] data_path.VHDL(141) " "Inferred latch for \"alub\[7\]\" at data_path.VHDL(141)" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899295 "|DUT|data_path:DATA_PATH0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alub\[8\] data_path.VHDL(141) " "Inferred latch for \"alub\[8\]\" at data_path.VHDL(141)" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899295 "|DUT|data_path:DATA_PATH0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alub\[9\] data_path.VHDL(141) " "Inferred latch for \"alub\[9\]\" at data_path.VHDL(141)" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899295 "|DUT|data_path:DATA_PATH0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alub\[10\] data_path.VHDL(141) " "Inferred latch for \"alub\[10\]\" at data_path.VHDL(141)" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899295 "|DUT|data_path:DATA_PATH0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alub\[11\] data_path.VHDL(141) " "Inferred latch for \"alub\[11\]\" at data_path.VHDL(141)" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899295 "|DUT|data_path:DATA_PATH0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alub\[12\] data_path.VHDL(141) " "Inferred latch for \"alub\[12\]\" at data_path.VHDL(141)" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899295 "|DUT|data_path:DATA_PATH0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alub\[13\] data_path.VHDL(141) " "Inferred latch for \"alub\[13\]\" at data_path.VHDL(141)" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899295 "|DUT|data_path:DATA_PATH0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alub\[14\] data_path.VHDL(141) " "Inferred latch for \"alub\[14\]\" at data_path.VHDL(141)" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899295 "|DUT|data_path:DATA_PATH0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alub\[15\] data_path.VHDL(141) " "Inferred latch for \"alub\[15\]\" at data_path.VHDL(141)" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899295 "|DUT|data_path:DATA_PATH0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alua\[0\] data_path.VHDL(141) " "Inferred latch for \"alua\[0\]\" at data_path.VHDL(141)" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899295 "|DUT|data_path:DATA_PATH0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alua\[1\] data_path.VHDL(141) " "Inferred latch for \"alua\[1\]\" at data_path.VHDL(141)" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899295 "|DUT|data_path:DATA_PATH0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alua\[2\] data_path.VHDL(141) " "Inferred latch for \"alua\[2\]\" at data_path.VHDL(141)" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899296 "|DUT|data_path:DATA_PATH0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alua\[3\] data_path.VHDL(141) " "Inferred latch for \"alua\[3\]\" at data_path.VHDL(141)" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899296 "|DUT|data_path:DATA_PATH0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alua\[4\] data_path.VHDL(141) " "Inferred latch for \"alua\[4\]\" at data_path.VHDL(141)" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899296 "|DUT|data_path:DATA_PATH0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alua\[5\] data_path.VHDL(141) " "Inferred latch for \"alua\[5\]\" at data_path.VHDL(141)" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899296 "|DUT|data_path:DATA_PATH0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alua\[6\] data_path.VHDL(141) " "Inferred latch for \"alua\[6\]\" at data_path.VHDL(141)" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899296 "|DUT|data_path:DATA_PATH0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alua\[7\] data_path.VHDL(141) " "Inferred latch for \"alua\[7\]\" at data_path.VHDL(141)" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899296 "|DUT|data_path:DATA_PATH0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alua\[8\] data_path.VHDL(141) " "Inferred latch for \"alua\[8\]\" at data_path.VHDL(141)" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899296 "|DUT|data_path:DATA_PATH0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alua\[9\] data_path.VHDL(141) " "Inferred latch for \"alua\[9\]\" at data_path.VHDL(141)" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899296 "|DUT|data_path:DATA_PATH0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alua\[10\] data_path.VHDL(141) " "Inferred latch for \"alua\[10\]\" at data_path.VHDL(141)" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899296 "|DUT|data_path:DATA_PATH0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alua\[11\] data_path.VHDL(141) " "Inferred latch for \"alua\[11\]\" at data_path.VHDL(141)" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899296 "|DUT|data_path:DATA_PATH0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alua\[12\] data_path.VHDL(141) " "Inferred latch for \"alua\[12\]\" at data_path.VHDL(141)" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899296 "|DUT|data_path:DATA_PATH0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alua\[13\] data_path.VHDL(141) " "Inferred latch for \"alua\[13\]\" at data_path.VHDL(141)" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899297 "|DUT|data_path:DATA_PATH0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alua\[14\] data_path.VHDL(141) " "Inferred latch for \"alua\[14\]\" at data_path.VHDL(141)" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899297 "|DUT|data_path:DATA_PATH0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alua\[15\] data_path.VHDL(141) " "Inferred latch for \"alua\[15\]\" at data_path.VHDL(141)" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899297 "|DUT|data_path:DATA_PATH0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_im data_path:DATA_PATH0\|mem_im:MEM1 " "Elaborating entity \"mem_im\" for hierarchy \"data_path:DATA_PATH0\|mem_im:MEM1\"" {  } { { "data_path.VHDL" "MEM1" { Text "D:/Projects/Haha/data_path.VHDL" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651416899314 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m mem_im.vhdl(20) " "VHDL Signal Declaration warning at mem_im.vhdl(20): used implicit default value for signal \"m\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mem_im.vhdl" "" { Text "D:/Projects/Haha/mem_im.vhdl" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651416899315 "|DUT|data_path:DATA_PATH0|mem_im:MEM1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m mem_im.vhdl(32) " "VHDL Process Statement warning at mem_im.vhdl(32): signal \"m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mem_im.vhdl" "" { Text "D:/Projects/Haha/mem_im.vhdl" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651416899316 "|DUT|data_path:DATA_PATH0|mem_im:MEM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir data_path:DATA_PATH0\|ir:IR0 " "Elaborating entity \"ir\" for hierarchy \"data_path:DATA_PATH0\|ir:IR0\"" {  } { { "data_path.VHDL" "IR0" { Text "D:/Projects/Haha/data_path.VHDL" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651416899317 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "irw reg_16.VHDL(63) " "VHDL Process Statement warning at reg_16.VHDL(63): signal \"irw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_16.VHDL" "" { Text "D:/Projects/Haha/reg_16.VHDL" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651416899318 "|DUT|data_path:DATA_PATH0|ir:IR0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s1 data_path:DATA_PATH0\|s1:s10 " "Elaborating entity \"s1\" for hierarchy \"data_path:DATA_PATH0\|s1:s10\"" {  } { { "data_path.VHDL" "s10" { Text "D:/Projects/Haha/data_path.VHDL" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651416899318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s2 data_path:DATA_PATH0\|s2:s20 " "Elaborating entity \"s2\" for hierarchy \"data_path:DATA_PATH0\|s2:s20\"" {  } { { "data_path.VHDL" "s20" { Text "D:/Projects/Haha/data_path.VHDL" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651416899320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se9 data_path:DATA_PATH0\|se9:SE90 " "Elaborating entity \"se9\" for hierarchy \"data_path:DATA_PATH0\|se9:SE90\"" {  } { { "data_path.VHDL" "SE90" { Text "D:/Projects/Haha/data_path.VHDL" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651416899321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls7 data_path:DATA_PATH0\|ls7:LS70 " "Elaborating entity \"ls7\" for hierarchy \"data_path:DATA_PATH0\|ls7:LS70\"" {  } { { "data_path.VHDL" "LS70" { Text "D:/Projects/Haha/data_path.VHDL" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651416899322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se6 data_path:DATA_PATH0\|se6:SE60 " "Elaborating entity \"se6\" for hierarchy \"data_path:DATA_PATH0\|se6:SE60\"" {  } { { "data_path.VHDL" "SE60" { Text "D:/Projects/Haha/data_path.VHDL" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651416899323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf data_path:DATA_PATH0\|rf:RF0 " "Elaborating entity \"rf\" for hierarchy \"data_path:DATA_PATH0\|rf:RF0\"" {  } { { "data_path.VHDL" "RF0" { Text "D:/Projects/Haha/data_path.VHDL" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651416899324 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r rf.VHDL(33) " "VHDL Process Statement warning at rf.VHDL(33): signal \"r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rf.VHDL" "" { Text "D:/Projects/Haha/rf.VHDL" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651416899324 "|DUT|data_path:DATA_PATH0|rf:RF0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r rf.VHDL(34) " "VHDL Process Statement warning at rf.VHDL(34): signal \"r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rf.VHDL" "" { Text "D:/Projects/Haha/rf.VHDL" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651416899325 "|DUT|data_path:DATA_PATH0|rf:RF0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu data_path:DATA_PATH0\|alu:ALU0 " "Elaborating entity \"alu\" for hierarchy \"data_path:DATA_PATH0\|alu:ALU0\"" {  } { { "data_path.VHDL" "ALU0" { Text "D:/Projects/Haha/data_path.VHDL" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651416899325 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y alu.VHDL(33) " "VHDL Process Statement warning at alu.VHDL(33): inferring latch(es) for signal or variable \"Y\", which holds its previous value in one or more paths through the process" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651416899326 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C alu.VHDL(33) " "VHDL Process Statement warning at alu.VHDL(33): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651416899326 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z alu.VHDL(33) " "VHDL Process Statement warning at alu.VHDL(33): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651416899326 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z alu.VHDL(33) " "Inferred latch for \"Z\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899326 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C alu.VHDL(33) " "Inferred latch for \"C\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899326 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] alu.VHDL(33) " "Inferred latch for \"Y\[0\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899326 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] alu.VHDL(33) " "Inferred latch for \"Y\[1\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899326 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] alu.VHDL(33) " "Inferred latch for \"Y\[2\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899326 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] alu.VHDL(33) " "Inferred latch for \"Y\[3\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899326 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] alu.VHDL(33) " "Inferred latch for \"Y\[4\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899326 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[5\] alu.VHDL(33) " "Inferred latch for \"Y\[5\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899326 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[6\] alu.VHDL(33) " "Inferred latch for \"Y\[6\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899326 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[7\] alu.VHDL(33) " "Inferred latch for \"Y\[7\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899327 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[8\] alu.VHDL(33) " "Inferred latch for \"Y\[8\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899327 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[9\] alu.VHDL(33) " "Inferred latch for \"Y\[9\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899327 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[10\] alu.VHDL(33) " "Inferred latch for \"Y\[10\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899327 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[11\] alu.VHDL(33) " "Inferred latch for \"Y\[11\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899327 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[12\] alu.VHDL(33) " "Inferred latch for \"Y\[12\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899327 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[13\] alu.VHDL(33) " "Inferred latch for \"Y\[13\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899327 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[14\] alu.VHDL(33) " "Inferred latch for \"Y\[14\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899327 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[15\] alu.VHDL(33) " "Inferred latch for \"Y\[15\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899327 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651416899696 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[0\] " "No output dependent on input pin \"I\[0\]\"" {  } { { "DUT.VHDL" "" { Text "D:/Projects/Haha/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651416899704 "|DUT|I[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[1\] " "No output dependent on input pin \"I\[1\]\"" {  } { { "DUT.VHDL" "" { Text "D:/Projects/Haha/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651416899704 "|DUT|I[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[2\] " "No output dependent on input pin \"I\[2\]\"" {  } { { "DUT.VHDL" "" { Text "D:/Projects/Haha/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651416899704 "|DUT|I[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[3\] " "No output dependent on input pin \"I\[3\]\"" {  } { { "DUT.VHDL" "" { Text "D:/Projects/Haha/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651416899704 "|DUT|I[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[4\] " "No output dependent on input pin \"I\[4\]\"" {  } { { "DUT.VHDL" "" { Text "D:/Projects/Haha/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651416899704 "|DUT|I[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[5\] " "No output dependent on input pin \"I\[5\]\"" {  } { { "DUT.VHDL" "" { Text "D:/Projects/Haha/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651416899704 "|DUT|I[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[6\] " "No output dependent on input pin \"I\[6\]\"" {  } { { "DUT.VHDL" "" { Text "D:/Projects/Haha/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651416899704 "|DUT|I[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[7\] " "No output dependent on input pin \"I\[7\]\"" {  } { { "DUT.VHDL" "" { Text "D:/Projects/Haha/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651416899704 "|DUT|I[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[8\] " "No output dependent on input pin \"I\[8\]\"" {  } { { "DUT.VHDL" "" { Text "D:/Projects/Haha/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651416899704 "|DUT|I[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[9\] " "No output dependent on input pin \"I\[9\]\"" {  } { { "DUT.VHDL" "" { Text "D:/Projects/Haha/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651416899704 "|DUT|I[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[10\] " "No output dependent on input pin \"I\[10\]\"" {  } { { "DUT.VHDL" "" { Text "D:/Projects/Haha/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651416899704 "|DUT|I[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[11\] " "No output dependent on input pin \"I\[11\]\"" {  } { { "DUT.VHDL" "" { Text "D:/Projects/Haha/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651416899704 "|DUT|I[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[12\] " "No output dependent on input pin \"I\[12\]\"" {  } { { "DUT.VHDL" "" { Text "D:/Projects/Haha/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651416899704 "|DUT|I[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[13\] " "No output dependent on input pin \"I\[13\]\"" {  } { { "DUT.VHDL" "" { Text "D:/Projects/Haha/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651416899704 "|DUT|I[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[14\] " "No output dependent on input pin \"I\[14\]\"" {  } { { "DUT.VHDL" "" { Text "D:/Projects/Haha/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651416899704 "|DUT|I[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[15\] " "No output dependent on input pin \"I\[15\]\"" {  } { { "DUT.VHDL" "" { Text "D:/Projects/Haha/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651416899704 "|DUT|I[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Iw " "No output dependent on input pin \"Iw\"" {  } { { "DUT.VHDL" "" { Text "D:/Projects/Haha/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651416899704 "|DUT|Iw"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iclk " "No output dependent on input pin \"iclk\"" {  } { { "DUT.VHDL" "" { Text "D:/Projects/Haha/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651416899704 "|DUT|iclk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "DUT.VHDL" "" { Text "D:/Projects/Haha/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651416899704 "|DUT|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651416899704 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651416899705 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651416899705 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651416899705 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651416899751 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 20:24:59 2022 " "Processing ended: Sun May 01 20:24:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651416899751 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651416899751 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651416899751 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416899751 ""}
