<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">

<!--Converted with LaTeX2HTML 2002-2-1 (1.71)
original version by:  Nikos Drakos, CBLU, University of Leeds
* revised and updated by:  Marcus Hennecke, Ross Moore, Herb Swan
* with significant contributions from:
  Jens Lippmann, Marek Rouchal, Martin Wilck and others -->
<HTML>
<HEAD>
<TITLE>10GbE Transceiver (ten_GbE)</TITLE>
<META NAME="description" CONTENT="10GbE Transceiver (ten_GbE)">
<META NAME="keywords" CONTENT="index">
<META NAME="resource-type" CONTENT="document">
<META NAME="distribution" CONTENT="global">

<META NAME="Generator" CONTENT="LaTeX2HTML v2002-2-1">
<META HTTP-EQUIV="Content-Style-Type" CONTENT="text/css">

<LINK REL="STYLESHEET" HREF="index.css">

<LINK REL="next" HREF="node54.html">
<LINK REL="previous" HREF="node52.html">
<LINK REL="up" HREF="node52.html">
<LINK REL="next" HREF="node54.html">
</HEAD>

<BODY >

<DIV CLASS="navigation"><!--Navigation Panel-->
<A NAME="tex2html1490"
  HREF="node54.html">
<IMG WIDTH="37" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="next" SRC="next.png"></A> 
<A NAME="tex2html1486"
  HREF="node52.html">
<IMG WIDTH="26" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="up" SRC="up.png"></A> 
<A NAME="tex2html1480"
  HREF="node52.html">
<IMG WIDTH="63" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="previous" SRC="prev.png"></A> 
<A NAME="tex2html1488"
  HREF="node1.html">
<IMG WIDTH="65" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="contents" SRC="contents.png"></A>  
<BR>
<B> Next:</B> <A NAME="tex2html1491"
  HREF="node54.html">XAUI Transceiver (XAUI)</A>
<B> Up:</B> <A NAME="tex2html1487"
  HREF="node52.html">Communication Blocks</A>
<B> Previous:</B> <A NAME="tex2html1481"
  HREF="node52.html">Communication Blocks</A>
 &nbsp; <B>  <A NAME="tex2html1489"
  HREF="node1.html">Contents</A></B> 
<BR>
<BR></DIV>
<!--End of Navigation Panel-->
<!--Table of Child-Links-->
<A NAME="CHILD_LINKS"><STRONG>Subsections</STRONG></A>

<UL CLASS="ChildLinks">
<LI><A NAME="tex2html1492"
  HREF="node53.html#SECTION00311000000000000000">Summary</A>
<LI><A NAME="tex2html1493"
  HREF="node53.html#SECTION00312000000000000000">Mask Parameters</A>
<LI><A NAME="tex2html1494"
  HREF="node53.html#SECTION00313000000000000000">Ports</A>
<LI><A NAME="tex2html1495"
  HREF="node53.html#SECTION00314000000000000000">Description</A>
<UL>
<LI><A NAME="tex2html1496"
  HREF="node53.html#SECTION00314010000000000000">Configuration</A>
<LI><A NAME="tex2html1497"
  HREF="node53.html#SECTION00314020000000000000">Transmitting</A>
<LI><A NAME="tex2html1498"
  HREF="node53.html#SECTION00314030000000000000">Receiving</A>
<LI><A NAME="tex2html1499"
  HREF="node53.html#SECTION00314040000000000000">Addressing</A>
<LI><A NAME="tex2html1500"
  HREF="node53.html#SECTION00314050000000000000">LED Outputs</A>
<LI><A NAME="tex2html1501"
  HREF="node53.html#SECTION00314060000000000000">Operation</A>
</UL></UL>
<!--End of Table of Child-Links-->
<HR>

<H1><A NAME="SECTION00310000000000000000"></A><A NAME="tenGbE"></A>
<BR>
10GbE Transceiver <SPAN  CLASS="textit">(ten_GbE)</SPAN>
</H1> <SPAN  CLASS="textbf">Block Author</SPAN>: Pierre Yves Droz 
<BR><SPAN  CLASS="textbf">Document Author</SPAN>: Jason Manley 
<H2><A NAME="SECTION00311000000000000000">
Summary</A>
</H2>This block sends and receives UDP frames (packets). It accepts a 64 bit wide data stream with user-determined frame breaks. The data stream is wrapped in a UDP frame for transmission. Incoming UDP packets are unwrapped and the data presented as a 64 bit wide stream. Only tested for the BEE2 platform.

<P>

<H2><A NAME="SECTION00312000000000000000">
Mask Parameters</A>
</H2>
<TABLE CELLPADDING=3 BORDER="1" WIDTH=468>
<TR><TD ALIGN="LEFT"><SPAN  CLASS="textbf">Parameter</SPAN></TD>
<TH ALIGN="LEFT"><SPAN  CLASS="textbf">Variable</SPAN></TH>
<TH ALIGN="LEFT"><SPAN  CLASS="textbf">Description</SPAN></TH>
</TR>
<TR><TD ALIGN="LEFT">Port</TD>
<TD ALIGN="LEFT"><SPAN  CLASS="textit">port</SPAN></TD>
<TD ALIGN="LEFT">Selects the physical CX4 port on the iBOB or BEE2. The iBOB has two ports; the BEE2 has two for the control FPGA and four for each of the user FPGAs. CORR is not used by CASPER.</TD>
</TR>
<TR><TD ALIGN="LEFT">Use lightweight MAC</TD>
<TD ALIGN="LEFT"><SPAN  CLASS="textit">mac_lite</SPAN></TD>
<TD ALIGN="LEFT">Toggles the use of a lightweight MAC implementation, which does not perform checksum validation.</TD>
</TR>
<TR><TD ALIGN="LEFT">Pre-emphasis</TD>
<TD ALIGN="LEFT"><SPAN  CLASS="textit">pre_emph</SPAN></TD>
<TD ALIGN="LEFT">Selects the pre-emaphasis to use over the physical link. Default: 3 (see Xilinx documentation)</TD>
</TR>
<TR><TD ALIGN="LEFT">Differential Swing</TD>
<TD ALIGN="LEFT"><SPAN  CLASS="textit">swing</SPAN></TD>
<TD ALIGN="LEFT">Selects the size of the differential swing to use in mV. Default: 800 (see Xilinx documentation)</TD>
</TR>
</TABLE>
<P>

<H2><A NAME="SECTION00313000000000000000">
Ports</A>
</H2>
<TABLE CELLPADDING=3 BORDER="1" WIDTH=468>
<TR><TD ALIGN="LEFT"><SPAN  CLASS="textbf">Port</SPAN></TD>
<TH ALIGN="LEFT"><SPAN  CLASS="textbf">Dir.</SPAN></TH>
<TH ALIGN="LEFT"><SPAN  CLASS="textbf">Data Type</SPAN></TH>
<TH ALIGN="LEFT"><SPAN  CLASS="textbf">Description</SPAN></TH>
</TR>
<TR><TD ALIGN="LEFT"><SPAN  CLASS="textit">rst</SPAN></TD>
<TD ALIGN="LEFT">in</TD>
<TD ALIGN="LEFT">boolean</TD>
<TD ALIGN="LEFT">Resets the transceiver when pulsed high</TD>
</TR>
<TR><TD ALIGN="LEFT"><SPAN  CLASS="textit">tx_data</SPAN></TD>
<TD ALIGN="LEFT">in</TD>
<TD ALIGN="LEFT">UFix_64_0</TD>
<TD ALIGN="LEFT">Accepts the data stream to be transmitted</TD>
</TR>
<TR><TD ALIGN="LEFT"><SPAN  CLASS="textit">tx_valid</SPAN></TD>
<TD ALIGN="LEFT">in</TD>
<TD ALIGN="LEFT">boolean</TD>
<TD ALIGN="LEFT">The core accept the data on <SPAN  CLASS="textit">tx_data</SPAN> into the buffer while this line is high</TD>
</TR>
<TR><TD ALIGN="LEFT"><SPAN  CLASS="textit">tx_dest_ip</SPAN></TD>
<TD ALIGN="LEFT">in</TD>
<TD ALIGN="LEFT">UFix_32_0</TD>
<TD ALIGN="LEFT">Selects the IP address of the receiving device</TD>
</TR>
<TR><TD ALIGN="LEFT"><SPAN  CLASS="textit">tx_dest_port</SPAN></TD>
<TD ALIGN="LEFT">in</TD>
<TD ALIGN="LEFT">UFix_16_0</TD>
<TD ALIGN="LEFT">Selects the listening port of the receiving device (UDP port)</TD>
</TR>
<TR><TD ALIGN="LEFT"><SPAN  CLASS="textit">tx_end_of_frame</SPAN></TD>
<TD ALIGN="LEFT">in</TD>
<TD ALIGN="LEFT">boolean</TD>
<TD ALIGN="LEFT">Signals the transceiver to begin transmitting the buffered frame (ie signals end of the frame)</TD>
</TR>
<TR><TD ALIGN="LEFT"><SPAN  CLASS="textit">tx_discard</SPAN></TD>
<TD ALIGN="LEFT">in</TD>
<TD ALIGN="LEFT">boolean</TD>
<TD ALIGN="LEFT">Dumps the buffered packet and empties the FIFO buffer</TD>
</TR>
<TR><TD ALIGN="LEFT"><SPAN  CLASS="textit">rx_ack</SPAN></TD>
<TD ALIGN="LEFT">in</TD>
<TD ALIGN="LEFT">boolean</TD>
<TD ALIGN="LEFT">Used to acknowledge reception of the data currently on rx_data and signals the transceiver to produce the next 64 bits from the receiver FIFO.</TD>
</TR>
<TR><TD ALIGN="LEFT"><SPAN  CLASS="textit">led_up</SPAN></TD>
<TD ALIGN="LEFT">out</TD>
<TD ALIGN="LEFT">boolean</TD>
<TD ALIGN="LEFT">Indicates a link on the port</TD>
</TR>
<TR><TD ALIGN="LEFT"><SPAN  CLASS="textit">led_rx</SPAN></TD>
<TD ALIGN="LEFT">out</TD>
<TD ALIGN="LEFT">boolean</TD>
<TD ALIGN="LEFT">Represents received traffic on the port</TD>
</TR>
<TR><TD ALIGN="LEFT"><SPAN  CLASS="textit">led_tx</SPAN></TD>
<TD ALIGN="LEFT">out</TD>
<TD ALIGN="LEFT">boolean</TD>
<TD ALIGN="LEFT">Represents transmitted traffic on the port</TD>
</TR>
<TR><TD ALIGN="LEFT"><SPAN  CLASS="textit">tx_ack</SPAN></TD>
<TD ALIGN="LEFT">out</TD>
<TD ALIGN="LEFT">boolean</TD>
<TD ALIGN="LEFT">Indicates that the data just clocked-in was accepted (will not acknowledge when buffer is full).</TD>
</TR>
<TR><TD ALIGN="LEFT"><SPAN  CLASS="textit">rx_data</SPAN></TD>
<TD ALIGN="LEFT">out</TD>
<TD ALIGN="LEFT">UFix_64_0</TD>
<TD ALIGN="LEFT">Outputs the received data stream.</TD>
</TR>
<TR><TD ALIGN="LEFT"><SPAN  CLASS="textit">rx_valid</SPAN></TD>
<TD ALIGN="LEFT">out</TD>
<TD ALIGN="LEFT">boolean</TD>
<TD ALIGN="LEFT">Indicates that the data on rx_data is valid (indicates a packet, or partial packet is in the RX buffer).</TD>
</TR>
<TR><TD ALIGN="LEFT"><SPAN  CLASS="textit">rx_source_ip</SPAN></TD>
<TD ALIGN="LEFT">out</TD>
<TD ALIGN="LEFT">UFix_32_0</TD>
<TD ALIGN="LEFT">Represents the IP address of the sender of the current packet.</TD>
</TR>
<TR><TD ALIGN="LEFT"><SPAN  CLASS="textit">rx_source_port</SPAN></TD>
<TD ALIGN="LEFT">out</TD>
<TD ALIGN="LEFT">UFix_16_0</TD>
<TD ALIGN="LEFT">Represents the sender's UDP port of the current packet.</TD>
</TR>
<TR><TD ALIGN="LEFT"><SPAN  CLASS="textit">rx_end_of_frame</SPAN></TD>
<TD ALIGN="LEFT">out</TD>
<TD ALIGN="LEFT">boolean</TD>
<TD ALIGN="LEFT">Goes high to indicate the end of the received frame.</TD>
</TR>
<TR><TD ALIGN="LEFT"><SPAN  CLASS="textit">rx_size</SPAN></TD>
<TD ALIGN="LEFT">out</TD>
<TD ALIGN="LEFT">UFix_16_0</TD>
<TD ALIGN="LEFT">Represents the total size of the packet currently in the RX buffer</TD>
</TR>
</TABLE>
<P>

<H2><A NAME="SECTION00314000000000000000">
Description</A>
</H2>

<P>
This document is a draft and requires verification.

<P>

<H4><A NAME="SECTION00314010000000000000">
Configuration</A>
</H4>
The transceiver is configured through BORPH. Each transceiver instance has an entry in BORPH's <SPAN  CLASS="textit">/proc</SPAN> filesystem. A simple way to modify configuration is to generate a text file and copy the contents into the <SPAN  CLASS="textit">/proc</SPAN> entry. The text file's contents should be as follows: 
<BR><PRE><TT>

<P>
begin 
<BR>
mac = 10:10:10:10:10:10 
<BR>
ip = 10.0.0.220 
<BR>
gateway = 10.0.0.1 
<BR>
port = 50000 
<BR>
end 
<BR>
</TT></PRE>

<P>
Then use <SPAN  CLASS="textit">cp /home/user/setup_GbE.txt /proc/PID/hw/ioreg/ten_GbE</SPAN> to copy the file over the previous configuration. Please note that <SPAN  CLASS="textit">ioreg_mode</SPAN> must be in mode <SPAN  CLASS="textit">1</SPAN> for this to work.

<P>

<H4><A NAME="SECTION00314020000000000000">
Transmitting</A>
</H4>
To transmit, data is clocked into a TX buffer through <SPAN  CLASS="textit">tx_data</SPAN> in 64 bit wide words using <SPAN  CLASS="textit">tx_valid</SPAN>. When ready to transmit, pulse the <SPAN  CLASS="textit">tx_end_of_frame</SPAN> line; the transceiver will add a UDP wrapper addressed to <SPAN  CLASS="textit">tx_dest_ip:tx_dest_port</SPAN> and begin transmission immediately. The <SPAN  CLASS="textit">tx_end_of_frame</SPAN> line must be brought high simultaneously with the last valid data word to be transmitted. Ie the <SPAN  CLASS="textit">tx_valid</SPAN> and <SPAN  CLASS="textit">tx_end_of_frame</SPAN> lines must be pulsed together to effect an end-of-frame.

<P>
If you do not wish to send the packet (and discard the data already clocked in), pulse <SPAN  CLASS="textit">tx_discard</SPAN> instead of <SPAN  CLASS="textit">tx_end_of_frame</SPAN>. The <SPAN  CLASS="textit">tx_dest_ip</SPAN> and <SPAN  CLASS="textit">tx_dest_port</SPAN> lines are ignored until a valid <SPAN  CLASS="textit">tx_end_of_frame</SPAN> is received.  The sending port field in the UDP packet contains the listen port address (see below for configuration). Bear in mind that if the board is running at much over 120MHz, you cannot clock data into the core on every clock cycle (maximum transmission rate is 10Gbps and there is additional UDP packetization and ARP overhead). Maximum packet size appears to be in the order of 1100 words (of 64 bits each).

<P>

<H4><A NAME="SECTION00314030000000000000">
Receiving</A>
</H4>
Upon receipt of a packet, <SPAN  CLASS="textit">rx_valid</SPAN> will go high and <SPAN  CLASS="textit">rx_size</SPAN> will indicate the length of the packet in 64 bit words. The received data is presented on <SPAN  CLASS="textit">rx_data</SPAN> in 64 bit wide words. You acknowledge receipt of this data using <SPAN  CLASS="textit">rx_ack</SPAN>, at which point the next data word will be presented. When the end of the packet is reached, <SPAN  CLASS="textit">rx_end_of_frame</SPAN> will go high.

<P>

<H4><A NAME="SECTION00314040000000000000">
Addressing</A>
</H4>
To transmit, the IPv4 address is represented as a 32 bit binary number (whereas it's usually represented as four 8 bit decimal numbers). For example, if you wanted to send all packets to 192.168.1.1, a constant of 3 232 235 777 could be entered (<!-- MATH
 $192\times2^{24} + 168\times2^{16} + 1\times2^8 + 1$
 -->
<SPAN CLASS="MATH"><IMG
 WIDTH="242" HEIGHT="34" ALIGN="MIDDLE" BORDER="0"
 SRC="img82.png"
 ALT="$192\times2^{24} + 168\times2^{16} + 1\times2^8 + 1$"></SPAN>) as the IP address. The port is represented by a 16 bit number, allowing full addressing of the UDP port range. Ports below 1024 are generally reserved for Linux kernel and Internet functions. Ports 1024 - 49151 are registered for specific applications and may not be used without IANA registration. To ensure inter-operability and compatibility, we recommend using dynamic (private) ports 49152 through 65535.

<P>
To receive, the MAC address, IP address and listen port of each transceiver can be configured through BORPH or TinySH. Transceivers may have different IP addresses and listen ports, however, it is only possible for any given transceiver to listen on one port at a time. This can be reconfigured while running.

<P>

<H4><A NAME="SECTION00314050000000000000">
LED Outputs</A>
</H4>
The LED lines indicate port activity and can be connected to external GPIO LED interfaces. Bear in mind that even if no packets are being transmitted or received through the Simulink interface block, miscellaneous configuration packets are still sent and may be received by the microprocessor core. This activity will also be reflected on the activity LEDs.

<P>

<H4><A NAME="SECTION00314060000000000000">
Operation</A>
</H4>
Apart from configuring the block, the processor is also used to map the routing tables. ARP requests and responses are handled by the microprocessor. All packets to the block's IP address that are not on the configured port are redirected to the processor running TinySH for management. 

<P>



<P>

<DIV CLASS="navigation"><HR>
<!--Navigation Panel-->
<A NAME="tex2html1490"
  HREF="node54.html">
<IMG WIDTH="37" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="next" SRC="next.png"></A> 
<A NAME="tex2html1486"
  HREF="node52.html">
<IMG WIDTH="26" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="up" SRC="up.png"></A> 
<A NAME="tex2html1480"
  HREF="node52.html">
<IMG WIDTH="63" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="previous" SRC="prev.png"></A> 
<A NAME="tex2html1488"
  HREF="node1.html">
<IMG WIDTH="65" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="contents" SRC="contents.png"></A>  
<BR>
<B> Next:</B> <A NAME="tex2html1491"
  HREF="node54.html">XAUI Transceiver (XAUI)</A>
<B> Up:</B> <A NAME="tex2html1487"
  HREF="node52.html">Communication Blocks</A>
<B> Previous:</B> <A NAME="tex2html1481"
  HREF="node52.html">Communication Blocks</A>
 &nbsp; <B>  <A NAME="tex2html1489"
  HREF="node1.html">Contents</A></B> </DIV>
<!--End of Navigation Panel-->
<ADDRESS>
Documentor
2008-10-27
</ADDRESS>
</BODY>
</HTML>
