{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1534558487107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1534558487112 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 17 21:14:46 2018 " "Processing started: Fri Aug 17 21:14:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1534558487112 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534558487112 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534558487112 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1534558488893 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1534558488894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab1-FSM " "Found design unit 1: lab1-FSM" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Documents/Lab1_Computer_Structure/Lab1/Lab1.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534558528346 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Documents/Lab1_Computer_Structure/Lab1/Lab1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534558528346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534558528346 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab1 " "Elaborating entity \"Lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1534558529054 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r1 Lab1.vhd(103) " "VHDL Process Statement warning at Lab1.vhd(103): signal \"r1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Documents/Lab1_Computer_Structure/Lab1/Lab1.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534558529194 "|Lab1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "l1 Lab1.vhd(122) " "VHDL Process Statement warning at Lab1.vhd(122): signal \"l1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Documents/Lab1_Computer_Structure/Lab1/Lab1.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534558529195 "|Lab1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clockTimer Lab1.vhd(141) " "VHDL Process Statement warning at Lab1.vhd(141): signal \"clockTimer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Documents/Lab1_Computer_Structure/Lab1/Lab1.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534558529197 "|Lab1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "increment Lab1.vhd(148) " "VHDL Process Statement warning at Lab1.vhd(148): signal \"increment\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Documents/Lab1_Computer_Structure/Lab1/Lab1.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534558529197 "|Lab1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display_velocity1\[5\] GND " "Pin \"display_velocity1\[5\]\" is stuck at GND" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Documents/Lab1_Computer_Structure/Lab1/Lab1.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534558535726 "|lab1|display_velocity1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_velocity1\[3\] GND " "Pin \"display_velocity1\[3\]\" is stuck at GND" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Documents/Lab1_Computer_Structure/Lab1/Lab1.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534558535726 "|lab1|display_velocity1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_velocity1\[2\] GND " "Pin \"display_velocity1\[2\]\" is stuck at GND" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Documents/Lab1_Computer_Structure/Lab1/Lab1.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534558535726 "|lab1|display_velocity1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_velocity1\[0\] GND " "Pin \"display_velocity1\[0\]\" is stuck at GND" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Documents/Lab1_Computer_Structure/Lab1/Lab1.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534558535726 "|lab1|display_velocity1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_velocity2\[4\] GND " "Pin \"display_velocity2\[4\]\" is stuck at GND" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Documents/Lab1_Computer_Structure/Lab1/Lab1.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534558535726 "|lab1|display_velocity2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_velocity2\[3\] GND " "Pin \"display_velocity2\[3\]\" is stuck at GND" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Documents/Lab1_Computer_Structure/Lab1/Lab1.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534558535726 "|lab1|display_velocity2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_velocity2\[1\] GND " "Pin \"display_velocity2\[1\]\" is stuck at GND" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Documents/Lab1_Computer_Structure/Lab1/Lab1.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534558535726 "|lab1|display_velocity2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_velocity2\[0\] GND " "Pin \"display_velocity2\[0\]\" is stuck at GND" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Documents/Lab1_Computer_Structure/Lab1/Lab1.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534558535726 "|lab1|display_velocity2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_increment\[5\] VCC " "Pin \"display_increment\[5\]\" is stuck at VCC" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Documents/Lab1_Computer_Structure/Lab1/Lab1.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534558535726 "|lab1|display_increment[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_increment\[1\] GND " "Pin \"display_increment\[1\]\" is stuck at GND" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Documents/Lab1_Computer_Structure/Lab1/Lab1.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534558535726 "|lab1|display_increment[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1534558535726 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1534558536178 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1534558543193 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534558543193 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "124 " "Implemented 124 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1534558546920 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1534558546920 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1534558546920 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1534558546920 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1534558547118 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 17 21:15:47 2018 " "Processing ended: Fri Aug 17 21:15:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1534558547118 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1534558547118 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1534558547118 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1534558547118 ""}
