// Seed: 3459901765
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output supply0 id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd81,
    parameter id_3 = 32'd5
) (
    input  wor   id_0,
    output tri0  id_1,
    input  uwire _id_2,
    input  wand  _id_3
);
  assign id_1 = 1;
  logic [7:0] id_5;
  supply1 [id_3 : id_2] id_6;
  integer id_7;
  parameter id_8 = 1'd0;
  bit id_9;
  assign id_5[-1] = id_2;
  always @(id_6 or posedge id_5) id_7 = #1 -1;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_8,
      id_6,
      id_8,
      id_6,
      id_8,
      id_8,
      id_8
  );
  assign id_5[1'd0] = 1;
  assign id_6 = -1;
  always @(posedge 1) @(-1) id_9 <= id_5;
endmodule
