report_utilization|1.0|u96v2_sbc_base_lzw_fpga_1_0_synth_1_synth_report_utilization_0|/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_lzw_fpga_1_0_synth_1/u96v2_sbc_base_lzw_fpga_1_0_utilization_synth.rpt|lzw_fpga
report_timing_summary|1.0|impl_report_timing_summary_route_design_summary|/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/impl_1/u96v2_sbc_base_wrapper_timing_summary_routed.rpt|
report_timing_summary|1.0|impl_report_timing_summary_route_design_summary|/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/impl_1/u96v2_sbc_base_wrapper_timing_summary_routed.rpx|
