{"sha": "a562d44924489d2e82dc61fca4607ab38061b375", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YTU2MmQ0NDkyNDQ4OWQyZTgyZGM2MWZjYTQ2MDdhYjM4MDYxYjM3NQ==", "commit": {"author": {"name": "Uros Bizjak", "email": "ubizjak@gmail.com", "date": "2020-11-03T12:06:42Z"}, "committer": {"name": "Uros Bizjak", "email": "ubizjak@gmail.com", "date": "2020-11-03T12:08:04Z"}, "message": "testsuite: Fix gcc.target/i386/zero-scratch-regs-*.c scan-asm directives\n\nImprove zero-scratch-regs-*.c scan-asm regexps\nand add target selectors for 32bit targets.\n\n2020-11-03  Uro\u0161 Bizjak  <ubizjak@gmail.com>\n\ngcc/testsuite/ChangeLog:\n\n\t* gcc.target/i386/zero-scratch-regs-1.c: Add ia32 target\n\tselector where appropriate.  Improve scan-assembler regexp.\n\t* gcc.target/i386/zero-scratch-regs-2.c: Ditto.\n\t* gcc.target/i386/zero-scratch-regs-3.c: Ditto.\n\t* gcc.target/i386/zero-scratch-regs-4.c: Ditto.\n\t* gcc.target/i386/zero-scratch-regs-5.c: Ditto.\n\t* gcc.target/i386/zero-scratch-regs-6.c: Ditto.\n\t* gcc.target/i386/zero-scratch-regs-7.c: Ditto.\n\t* gcc.target/i386/zero-scratch-regs-8.c: Ditto.\n\t* gcc.target/i386/zero-scratch-regs-9.c: Ditto.\n\t* gcc.target/i386/zero-scratch-regs-10.c: Ditto.\n\t* gcc.target/i386/zero-scratch-regs-13.c: Ditto.\n\t* gcc.target/i386/zero-scratch-regs-14.c: Ditto.\n\t* gcc.target/i386/zero-scratch-regs-15.c: Ditto.\n\t* gcc.target/i386/zero-scratch-regs-16.c: Ditto.\n\t* gcc.target/i386/zero-scratch-regs-17.c: Ditto.\n\t* gcc.target/i386/zero-scratch-regs-18.c: Ditto.\n\t* gcc.target/i386/zero-scratch-regs-19.c: Ditto.\n\t* gcc.target/i386/zero-scratch-regs-20.c: Ditto.\n\t* gcc.target/i386/zero-scratch-regs-21.c: Ditto.\n\t* gcc.target/i386/zero-scratch-regs-22.c: Ditto.\n\t* gcc.target/i386/zero-scratch-regs-23.c: Ditto.\n\t* gcc.target/i386/zero-scratch-regs-24.c: Ditto.\n\t* gcc.target/i386/zero-scratch-regs-25.c: Ditto.\n\t* gcc.target/i386/zero-scratch-regs-26.c: Ditto.\n\t* gcc.target/i386/zero-scratch-regs-27.c: Ditto.\n\t* gcc.target/i386/zero-scratch-regs-28.c: Ditto.\n\t* gcc.target/i386/zero-scratch-regs-29.c: Ditto.\n\t* gcc.target/i386/zero-scratch-regs-30.c: Ditto.\n\t* gcc.target/i386/zero-scratch-regs-31.c: Ditto.", "tree": {"sha": "a1263fcb8bc622f966da6b557f2e950d670872f1", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/a1263fcb8bc622f966da6b557f2e950d670872f1"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/a562d44924489d2e82dc61fca4607ab38061b375", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a562d44924489d2e82dc61fca4607ab38061b375", "html_url": "https://github.com/Rust-GCC/gccrs/commit/a562d44924489d2e82dc61fca4607ab38061b375", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a562d44924489d2e82dc61fca4607ab38061b375/comments", "author": {"login": "ubizjak", "id": 55479990, "node_id": "MDQ6VXNlcjU1NDc5OTkw", "avatar_url": "https://avatars.githubusercontent.com/u/55479990?v=4", "gravatar_id": "", "url": "https://api.github.com/users/ubizjak", "html_url": "https://github.com/ubizjak", "followers_url": "https://api.github.com/users/ubizjak/followers", "following_url": "https://api.github.com/users/ubizjak/following{/other_user}", "gists_url": "https://api.github.com/users/ubizjak/gists{/gist_id}", "starred_url": "https://api.github.com/users/ubizjak/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/ubizjak/subscriptions", "organizations_url": "https://api.github.com/users/ubizjak/orgs", "repos_url": "https://api.github.com/users/ubizjak/repos", "events_url": "https://api.github.com/users/ubizjak/events{/privacy}", "received_events_url": "https://api.github.com/users/ubizjak/received_events", "type": "User", "site_admin": false}, "committer": {"login": "ubizjak", "id": 55479990, "node_id": "MDQ6VXNlcjU1NDc5OTkw", "avatar_url": "https://avatars.githubusercontent.com/u/55479990?v=4", "gravatar_id": "", "url": "https://api.github.com/users/ubizjak", "html_url": "https://github.com/ubizjak", "followers_url": "https://api.github.com/users/ubizjak/followers", "following_url": "https://api.github.com/users/ubizjak/following{/other_user}", "gists_url": "https://api.github.com/users/ubizjak/gists{/gist_id}", "starred_url": "https://api.github.com/users/ubizjak/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/ubizjak/subscriptions", "organizations_url": "https://api.github.com/users/ubizjak/orgs", "repos_url": "https://api.github.com/users/ubizjak/repos", "events_url": "https://api.github.com/users/ubizjak/events{/privacy}", "received_events_url": "https://api.github.com/users/ubizjak/received_events", "type": "User", "site_admin": false}, "parents": [{"sha": "87a9861b068660bbc5eb94978e1ba0026a4e23b8", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/87a9861b068660bbc5eb94978e1ba0026a4e23b8", "html_url": "https://github.com/Rust-GCC/gccrs/commit/87a9861b068660bbc5eb94978e1ba0026a4e23b8"}], "stats": {"total": 322, "additions": 163, "deletions": 159}, "files": [{"sha": "1ea6de880aa475698e116571cfce15e47b44fb02", "filename": "gcc/testsuite/gcc.target/i386/zero-scratch-regs-1.c", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-1.c?ref=a562d44924489d2e82dc61fca4607ab38061b375", "patch": "@@ -8,5 +8,5 @@ foo (void)\n \n /* { dg-final { scan-assembler-not \"vzeroall\" } } */\n /* { dg-final { scan-assembler-not \"%xmm\" } } */\n-/* { dg-final { scan-assembler-not \"xorl\\[ \\t\\]*%\" } } */\n-/* { dg-final { scan-assembler-not \"movl\\[ \\t\\]*%\" } } */\n+/* { dg-final { scan-assembler-not \"xorl\\[ \\t\\]+%\" } } */\n+/* { dg-final { scan-assembler-not \"movl\\[ \\t\\]+%\" } } */"}, {"sha": "389b11422642e3e811be519f8cdfcc5fdfc0605d", "filename": "gcc/testsuite/gcc.target/i386/zero-scratch-regs-10.c", "status": "modified", "additions": 8, "deletions": 8, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-10.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-10.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-10.c?ref=a562d44924489d2e82dc61fca4607ab38061b375", "patch": "@@ -11,11 +11,11 @@ foo (int x)\n \n /* { dg-final { scan-assembler-not \"vzeroall\" } } */\n /* { dg-final { scan-assembler-not \"%xmm\" } } */\n-/* { dg-final { scan-assembler \"xorl\\[ \\t\\]*%edx, %edx\" } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%edx, %ecx\" } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%edx, %esi\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%edx, %edi\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%edx, %r8d\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%edx, %r9d\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%edx, %r10d\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%edx, %r11d\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"xorl\\[ \\t\\]+%edx, %edx\" } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%edx, %ecx\" } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%edx, %esi\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%edx, %edi\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%edx, %r8d\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%edx, %r9d\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%edx, %r10d\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%edx, %r11d\" { target { ! ia32 } } } } */"}, {"sha": "07d8de7c66fa5b1ecc69ac1f2a293e117d44bab1", "filename": "gcc/testsuite/gcc.target/i386/zero-scratch-regs-13.c", "status": "modified", "additions": 12, "deletions": 12, "changes": 24, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-13.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-13.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-13.c?ref=a562d44924489d2e82dc61fca4607ab38061b375", "patch": "@@ -7,15 +7,15 @@ foo (void)\n }\n \n /* { dg-final { scan-assembler-not \"vzeroall\" } } */\n-/* { dg-final { scan-assembler \"pxor\\[ \\t\\]*%xmm0, %xmm0\" } } */\n-/* { dg-final { scan-assembler-times \"movaps\\[ \\t\\]*%xmm0, %xmm\\[0-9\\]+\" 7 { target { ia32 } } } } */\n-/* { dg-final { scan-assembler-times \"movaps\\[ \\t\\]*%xmm0, %xmm\\[0-9\\]+\" 15 { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"xorl\\[ \\t\\]*%eax, %eax\" } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %edx\" } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %ecx\" } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %esi\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %edi\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %r8d\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %r9d\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %r10d\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %r11d\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"pxor\\[ \\t\\]+%xmm0, %xmm0\" } } */\n+/* { dg-final { scan-assembler-times \"movaps\\[ \\t\\]+%xmm0, %xmm\\[0-9\\]+\" 7 { target { ia32 } } } } */\n+/* { dg-final { scan-assembler-times \"movaps\\[ \\t\\]+%xmm0, %xmm\\[0-9\\]+\" 15 { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"xorl\\[ \\t\\]+%eax, %eax\" } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %edx\" } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %ecx\" } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %esi\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %edi\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %r8d\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %r9d\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %r10d\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %r11d\" { target { ! ia32 } } } } */"}, {"sha": "55a272cc53fcdb1a85dd957985ef3f9813db9090", "filename": "gcc/testsuite/gcc.target/i386/zero-scratch-regs-14.c", "status": "modified", "additions": 9, "deletions": 9, "changes": 18, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-14.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-14.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-14.c?ref=a562d44924489d2e82dc61fca4607ab38061b375", "patch": "@@ -8,12 +8,12 @@ foo (void)\n \n /* { dg-final { scan-assembler-times \"vzeroall\" 1 } } */\n /* { dg-final { scan-assembler-not \"%xmm\" } } */\n-/* { dg-final { scan-assembler \"xorl\\[ \\t\\]*%eax, %eax\" } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %edx\" } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %ecx\" } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %esi\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %edi\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %r8d\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %r9d\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %r10d\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %r11d\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"xorl\\[ \\t\\]+%eax, %eax\" } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %edx\" } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %ecx\" } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %esi\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %edi\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %r8d\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %r9d\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %r10d\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %r11d\" { target { ! ia32 } } } } */"}, {"sha": "d0e975cb3d3a48d5123891f7a9ff2d1991d9df35", "filename": "gcc/testsuite/gcc.target/i386/zero-scratch-regs-15.c", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-15.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-15.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-15.c?ref=a562d44924489d2e82dc61fca4607ab38061b375", "patch": "@@ -10,5 +10,5 @@ foo (void)\n \n /* { dg-final { scan-assembler-not \"vzeroall\" } } */\n /* { dg-final { scan-assembler-not \"%xmm\" } } */\n-/* { dg-final { scan-assembler-not \"xorl\\[ \\t\\]*%\" } } */\n-/* { dg-final { scan-assembler-not \"movl\\[ \\t\\]*%\" } } */\n+/* { dg-final { scan-assembler-not \"xorl\\[ \\t\\]+%\" } } */\n+/* { dg-final { scan-assembler-not \"movl\\[ \\t\\]+%\" } } */"}, {"sha": "d41a2557d109f990ad92c5ef8b2b962977e4ca23", "filename": "gcc/testsuite/gcc.target/i386/zero-scratch-regs-16.c", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-16.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-16.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-16.c?ref=a562d44924489d2e82dc61fca4607ab38061b375", "patch": "@@ -10,5 +10,5 @@ foo (void)\n \n /* { dg-final { scan-assembler-not \"vzeroall\" } } */\n /* { dg-final { scan-assembler-not \"%xmm\" } } */\n-/* { dg-final { scan-assembler-not \"xorl\\[ \\t\\]*%\" } } */\n-/* { dg-final { scan-assembler-not \"movl\\[ \\t\\]*%\" } } */\n+/* { dg-final { scan-assembler-not \"xorl\\[ \\t\\]+%\" } } */\n+/* { dg-final { scan-assembler-not \"movl\\[ \\t\\]+%\" } } */"}, {"sha": "c79fcd39d7b12b3bb579cf0a8cb30fcdd2e68e52", "filename": "gcc/testsuite/gcc.target/i386/zero-scratch-regs-17.c", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-17.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-17.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-17.c?ref=a562d44924489d2e82dc61fca4607ab38061b375", "patch": "@@ -9,5 +9,5 @@ foo (int x)\n \n /* { dg-final { scan-assembler-not \"vzeroall\" } } */\n /* { dg-final { scan-assembler-not \"%xmm\" } } */\n-/* { dg-final { scan-assembler-not \"xorl\\[ \\t\\]*%\" { target ia32 } } } */\n-/* { dg-final { scan-assembler \"xorl\\[ \\t\\]*%edi, %edi\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler-not \"xorl\\[ \\t\\]+%\" { target ia32 } } } */\n+/* { dg-final { scan-assembler \"xorl\\[ \\t\\]+%edi, %edi\" { target { ! ia32 } } } } */"}, {"sha": "6f90723cc8eee7e862a39707114eee802a75169d", "filename": "gcc/testsuite/gcc.target/i386/zero-scratch-regs-18.c", "status": "modified", "additions": 3, "deletions": 3, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-18.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-18.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-18.c?ref=a562d44924489d2e82dc61fca4607ab38061b375", "patch": "@@ -8,6 +8,6 @@ foo (float z, float y, float x)\n }\n \n /* { dg-final { scan-assembler-not \"vzeroall\" } } */\n-/* { dg-final { scan-assembler \"pxor\\[ \\t\\]*%xmm1, %xmm1\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movaps\\[ \\t\\]*%xmm1, %xmm2\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler-not \"xorl\\[ \\t\\]*%\" } } */\n+/* { dg-final { scan-assembler \"pxor\\[ \\t\\]+%xmm1, %xmm1\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movaps\\[ \\t\\]+%xmm1, %xmm2\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler-not \"xorl\\[ \\t\\]+%\" } } */"}, {"sha": "491d2d567748e4802ee4ffcb5498748425a21b58", "filename": "gcc/testsuite/gcc.target/i386/zero-scratch-regs-19.c", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-19.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-19.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-19.c?ref=a562d44924489d2e82dc61fca4607ab38061b375", "patch": "@@ -8,5 +8,5 @@ foo (float z, float y, float x)\n }\n \n /* { dg-final { scan-assembler-not \"vzeroall\" } } */\n-/* { dg-final { scan-assembler \"pxor\\[ \\t\\]*%xmm2, %xmm2\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler-not \"xorl\\[ \\t\\]*%\" } } */\n+/* { dg-final { scan-assembler \"pxor\\[ \\t\\]+%xmm2, %xmm2\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler-not \"xorl\\[ \\t\\]+%\" } } */"}, {"sha": "52406fc70aaf2756c2aa5f42540c9d4e97c3c80f", "filename": "gcc/testsuite/gcc.target/i386/zero-scratch-regs-2.c", "status": "modified", "additions": 9, "deletions": 9, "changes": 18, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-2.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-2.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-2.c?ref=a562d44924489d2e82dc61fca4607ab38061b375", "patch": "@@ -8,12 +8,12 @@ foo (void)\n \n /* { dg-final { scan-assembler-not \"vzeroall\" } } */\n /* { dg-final { scan-assembler-not \"%xmm\" } } */\n-/* { dg-final { scan-assembler \"xorl\\[ \\t\\]*%eax, %eax\" } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %edx\" } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %ecx\" } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %esi\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %edi\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %r8d\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %r9d\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %r10d\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %r11d\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"xorl\\[ \\t\\]+%eax, %eax\" } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %edx\" } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %ecx\" } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %esi\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %edi\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %r8d\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %r9d\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %r10d\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %r11d\" { target { ! ia32 } } } } */"}, {"sha": "ccd491775c2d8eed8ac6b0d2cb7d426f348383b7", "filename": "gcc/testsuite/gcc.target/i386/zero-scratch-regs-20.c", "status": "modified", "additions": 13, "deletions": 13, "changes": 26, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-20.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-20.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-20.c?ref=a562d44924489d2e82dc61fca4607ab38061b375", "patch": "@@ -8,16 +8,16 @@ foo (float z, float y, float x)\n }\n \n /* { dg-final { scan-assembler-not \"vzeroall\" } } */\n-/* { dg-final { scan-assembler \"pxor\\[ \\t\\]*%xmm0, %xmm0\" { target { ia32 } } } } */\n-/* { dg-final { scan-assembler \"pxor\\[ \\t\\]*%xmm1, %xmm1\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler-times \"movaps\\[ \\t\\]*%xmm0, %xmm\\[0-9\\]+\" 7 { target { ia32 } } } } */\n-/* { dg-final { scan-assembler-times \"movaps\\[ \\t\\]*%xmm1, %xmm\\[0-9\\]+\" 14 { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"xorl\\[ \\t\\]*%eax, %eax\" } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %edx\" } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %ecx\" } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %esi\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %edi\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %r8d\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %r9d\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %r10d\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %r11d\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"pxor\\[ \\t\\]+%xmm0, %xmm0\" { target { ia32 } } } } */\n+/* { dg-final { scan-assembler \"pxor\\[ \\t\\]+%xmm1, %xmm1\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler-times \"movaps\\[ \\t\\]+%xmm0, %xmm\\[0-9\\]+\" 7 { target { ia32 } } } } */\n+/* { dg-final { scan-assembler-times \"movaps\\[ \\t\\]+%xmm1, %xmm\\[0-9\\]+\" 14 { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"xorl\\[ \\t\\]+%eax, %eax\" } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %edx\" } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %ecx\" } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %esi\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %edi\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %r8d\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %r9d\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %r10d\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %r11d\" { target { ! ia32 } } } } */"}, {"sha": "b3570f318c149498e9b03c22dc59d106bdec74bd", "filename": "gcc/testsuite/gcc.target/i386/zero-scratch-regs-21.c", "status": "modified", "additions": 3, "deletions": 3, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-21.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-21.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-21.c?ref=a562d44924489d2e82dc61fca4607ab38061b375", "patch": "@@ -9,6 +9,6 @@ foo (float z, float y, float x)\n }\n \n /* { dg-final { scan-assembler-not \"vzeroall\" } } */\n-/* { dg-final { scan-assembler \"pxor\\[ \\t\\]*%xmm1, %xmm1\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movaps\\[ \\t\\]*%xmm1, %xmm2\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler-not \"xorl\\[ \\t\\]*%\" } } */\n+/* { dg-final { scan-assembler \"pxor\\[ \\t\\]+%xmm1, %xmm1\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movaps\\[ \\t\\]+%xmm1, %xmm2\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler-not \"xorl\\[ \\t\\]+%\" } } */"}, {"sha": "b25342065e9b4e4eb8ec00c0dfb8bc6c0046306e", "filename": "gcc/testsuite/gcc.target/i386/zero-scratch-regs-22.c", "status": "modified", "additions": 10, "deletions": 10, "changes": 20, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-22.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-22.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-22.c?ref=a562d44924489d2e82dc61fca4607ab38061b375", "patch": "@@ -8,14 +8,14 @@ foo (void)\n \n /* { dg-final { scan-assembler \"vzeroall\" } } */\n /* { dg-final { scan-assembler-times \"fldz\" 8 } } */\n-/* { dg-final { scan-assembler-times \"fstp\" 8 } } */\n+/* { dg-final { scan-assembler-times \"fstp\\[ \\t\\]+%st\\\\(0\\\\)\" 8 } } */\n /* { dg-final { scan-assembler-not \"%xmm\" } } */\n-/* { dg-final { scan-assembler \"xorl\\[ \\t\\]*%eax, %eax\" } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %edx\" } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %ecx\" } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %esi\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %edi\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %r8d\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %r9d\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %r10d\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %r11d\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"xorl\\[ \\t\\]+%eax, %eax\" } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %edx\" } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %ecx\" } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %esi\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %edi\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %r8d\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %r9d\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %r10d\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %r11d\" { target { ! ia32 } } } } */"}, {"sha": "69d42d732fdebfbda18f4c30a0eda0addf8d8284", "filename": "gcc/testsuite/gcc.target/i386/zero-scratch-regs-23.c", "status": "modified", "additions": 18, "deletions": 18, "changes": 36, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-23.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-23.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-23.c?ref=a562d44924489d2e82dc61fca4607ab38061b375", "patch": "@@ -8,22 +8,22 @@ foo (void)\n \n /* { dg-final { scan-assembler \"vzeroall\" } } */\n /* { dg-final { scan-assembler-times \"fldz\" 8 } } */\n-/* { dg-final { scan-assembler-times \"fstp\" 8 } } */\n+/* { dg-final { scan-assembler-times \"fstp\\[ \\t\\]+%st\\\\(0\\\\)\" 8 } } */\n /* { dg-final { scan-assembler-not \"%xmm\" } } */\n-/* { dg-final { scan-assembler \"xorl\\[ \\t\\]*%eax, %eax\" } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %edx\" } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %ecx\" } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %esi\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %edi\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %r8d\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %r9d\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %r10d\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %r11d\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"kxorw\\[ \\t\\]*%k0, %k0, %k0\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"kmovw\\[ \\t\\]*%k0, %k1\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"kmovw\\[ \\t\\]*%k0, %k2\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"kmovw\\[ \\t\\]*%k0, %k3\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"kmovw\\[ \\t\\]*%k0, %k4\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"kmovw\\[ \\t\\]*%k0, %k5\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"kmovw\\[ \\t\\]*%k0, %k6\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"kmovw\\[ \\t\\]*%k0, %k7\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"xorl\\[ \\t\\]+%eax, %eax\" } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %edx\" } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %ecx\" } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %esi\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %edi\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %r8d\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %r9d\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %r10d\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %r11d\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"kxorw\\[ \\t\\]+%k0, %k0, %k0\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"kmovw\\[ \\t\\]+%k0, %k1\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"kmovw\\[ \\t\\]+%k0, %k2\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"kmovw\\[ \\t\\]+%k0, %k3\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"kmovw\\[ \\t\\]+%k0, %k4\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"kmovw\\[ \\t\\]+%k0, %k5\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"kmovw\\[ \\t\\]+%k0, %k6\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"kmovw\\[ \\t\\]+%k0, %k7\" { target { ! ia32 } } } } */"}, {"sha": "5c682879266ed733d67e6ec98774719b43ef5d02", "filename": "gcc/testsuite/gcc.target/i386/zero-scratch-regs-24.c", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-24.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-24.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-24.c?ref=a562d44924489d2e82dc61fca4607ab38061b375", "patch": "@@ -7,4 +7,4 @@ foo (int x)\n   return x;\n }\n \n-/* { dg-final { scan-assembler \"xorl\\[ \\t\\]*%edi, %edi\" } } */\n+/* { dg-final { scan-assembler \"xorl\\[ \\t\\]+%edi, %edi\" { target { ! ia32 } } } } */"}, {"sha": "902d3ac1976cd27f95fa8d82d2bd79b5c517134b", "filename": "gcc/testsuite/gcc.target/i386/zero-scratch-regs-25.c", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-25.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-25.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-25.c?ref=a562d44924489d2e82dc61fca4607ab38061b375", "patch": "@@ -7,4 +7,4 @@ foo (int x)\n   return x;\n }\n \n-/* { dg-final { scan-assembler \"xorl\\[ \\t\\]*%edi, %edi\" } } */\n+/* { dg-final { scan-assembler \"xorl\\[ \\t\\]+%edi, %edi\" { target { ! ia32 } } } } */"}, {"sha": "8fb5299be567112e8e04c4b9fc1bae46e703d5e5", "filename": "gcc/testsuite/gcc.target/i386/zero-scratch-regs-26.c", "status": "modified", "additions": 15, "deletions": 15, "changes": 30, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-26.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-26.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-26.c?ref=a562d44924489d2e82dc61fca4607ab38061b375", "patch": "@@ -1,23 +1,23 @@\n /* { dg-do compile { target *-*-linux* } } */\n-/* { dg-options \"-O2 -fzero-call-used-regs=all-arg\" } */\n+/* { dg-options \"-O2 -msse2 -fzero-call-used-regs=all-arg\" } */\n \n int \n foo (int x)\n {\n   return x;\n }\n \n-/* { dg-final { scan-assembler \"xorl\\[ \\t\\]*%edx, %edx\" } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%edx, %ecx\" } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%edx, %esi\" } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%edx, %edi\" } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%edx, %r8d\" } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%edx, %r9d\" } } */\n-/* { dg-final { scan-assembler \"pxor\\[ \\t\\]*%xmm0, %xmm0\" } } */\n-/* { dg-final { scan-assembler \"movaps\\[ \\t\\]*%xmm0, %xmm1\" } } */\n-/* { dg-final { scan-assembler \"movaps\\[ \\t\\]*%xmm0, %xmm2\" } } */\n-/* { dg-final { scan-assembler \"movaps\\[ \\t\\]*%xmm0, %xmm3\" } } */\n-/* { dg-final { scan-assembler \"movaps\\[ \\t\\]*%xmm0, %xmm4\" } } */\n-/* { dg-final { scan-assembler \"movaps\\[ \\t\\]*%xmm0, %xmm5\" } } */\n-/* { dg-final { scan-assembler \"movaps\\[ \\t\\]*%xmm0, %xmm6\" } } */\n-/* { dg-final { scan-assembler \"movaps\\[ \\t\\]*%xmm0, %xmm7\" } } */\n+/* { dg-final { scan-assembler \"xorl\\[ \\t\\]+%edx, %edx\" } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%edx, %ecx\" } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%edx, %esi\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%edx, %edi\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%edx, %r8d\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%edx, %r9d\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"pxor\\[ \\t\\]+%xmm0, %xmm0\" } } */\n+/* { dg-final { scan-assembler \"movaps\\[ \\t\\]+%xmm0, %xmm1\" } } */\n+/* { dg-final { scan-assembler \"movaps\\[ \\t\\]+%xmm0, %xmm2\" } } */\n+/* { dg-final { scan-assembler \"movaps\\[ \\t\\]+%xmm0, %xmm3\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movaps\\[ \\t\\]+%xmm0, %xmm4\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movaps\\[ \\t\\]+%xmm0, %xmm5\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movaps\\[ \\t\\]+%xmm0, %xmm6\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movaps\\[ \\t\\]+%xmm0, %xmm7\" { target { ! ia32 } } } } */"}, {"sha": "26ceacf435dbe0e5a5bf7d75198756afa50bc763", "filename": "gcc/testsuite/gcc.target/i386/zero-scratch-regs-27.c", "status": "modified", "additions": 6, "deletions": 6, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-27.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-27.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-27.c?ref=a562d44924489d2e82dc61fca4607ab38061b375", "patch": "@@ -7,9 +7,9 @@ foo (int x)\n   return x;\n }\n \n-/* { dg-final { scan-assembler \"xorl\\[ \\t\\]*%edx, %edx\" } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%edx, %ecx\" } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%edx, %esi\" } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%edx, %edi\" } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%edx, %r8d\" } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%edx, %r9d\" } } */\n+/* { dg-final { scan-assembler \"xorl\\[ \\t\\]+%edx, %edx\" } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%edx, %ecx\" } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%edx, %esi\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%edx, %edi\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%edx, %r8d\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%edx, %r9d\" { target { ! ia32 } } } } */"}, {"sha": "044e4af10f09488f07ef3ce27e8504167e5b69ab", "filename": "gcc/testsuite/gcc.target/i386/zero-scratch-regs-28.c", "status": "modified", "additions": 9, "deletions": 7, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-28.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-28.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-28.c?ref=a562d44924489d2e82dc61fca4607ab38061b375", "patch": "@@ -2,15 +2,17 @@\n /* { dg-options \"-O2 -mmmx -fzero-call-used-regs=all\" } */\n /* { dg-require-effective-target ia32 } */\n \n+typedef int __v2si __attribute__ ((vector_size (8)));\n+\n __v2si ret_mmx (void)\n {\n   return (__v2si) { 123, 345 };\n }\n \n-/* { dg-final { scan-assembler \"pxor\\[ \\t\\]*%mm1, %mm1\" } } */\n-/* { dg-final { scan-assembler \"movq\\[ \\t\\]*%mm1, %mm2\" } } */\n-/* { dg-final { scan-assembler \"movq\\[ \\t\\]*%mm1, %mm3\" } } */\n-/* { dg-final { scan-assembler \"movq\\[ \\t\\]*%mm1, %mm4\" } } */\n-/* { dg-final { scan-assembler \"movq\\[ \\t\\]*%mm1, %mm5\" } } */\n-/* { dg-final { scan-assembler \"movq\\[ \\t\\]*%mm1, %mm6\" } } */\n-/* { dg-final { scan-assembler \"movq\\[ \\t\\]*%mm1, %mm7\" } } */\n+/* { dg-final { scan-assembler \"pxor\\[ \\t\\]+%mm1, %mm1\" } } */\n+/* { dg-final { scan-assembler \"movq\\[ \\t\\]+%mm1, %mm2\" } } */\n+/* { dg-final { scan-assembler \"movq\\[ \\t\\]+%mm1, %mm3\" } } */\n+/* { dg-final { scan-assembler \"movq\\[ \\t\\]+%mm1, %mm4\" } } */\n+/* { dg-final { scan-assembler \"movq\\[ \\t\\]+%mm1, %mm5\" } } */\n+/* { dg-final { scan-assembler \"movq\\[ \\t\\]+%mm1, %mm6\" } } */\n+/* { dg-final { scan-assembler \"movq\\[ \\t\\]+%mm1, %mm7\" } } */"}, {"sha": "62706454f6c49c17a2ec51f8b7f884186e5fb9af", "filename": "gcc/testsuite/gcc.target/i386/zero-scratch-regs-29.c", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-29.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-29.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-29.c?ref=a562d44924489d2e82dc61fca4607ab38061b375", "patch": "@@ -7,4 +7,4 @@ long double ret_x87 (void)\n }\n \n /* { dg-final { scan-assembler-times \"fldz\" 7 } } */\n-/* { dg-final { scan-assembler-times \"fstp\" 7 } } */\n+/* { dg-final { scan-assembler-times \"fstp\\[ \\t\\]+%st\\\\(0\\\\)\" 7 } } */"}, {"sha": "89e69b8ba72b18111f0b562cb1aefa2636477827", "filename": "gcc/testsuite/gcc.target/i386/zero-scratch-regs-3.c", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-3.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-3.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-3.c?ref=a562d44924489d2e82dc61fca4607ab38061b375", "patch": "@@ -8,5 +8,5 @@ foo (void)\n \n /* { dg-final { scan-assembler-not \"vzeroall\" } } */\n /* { dg-final { scan-assembler-not \"%xmm\" } } */\n-/* { dg-final { scan-assembler-not \"xorl\\[ \\t\\]*%\" } } */\n-/* { dg-final { scan-assembler-not \"movl\\[ \\t\\]*%\" } } */\n+/* { dg-final { scan-assembler-not \"xorl\\[ \\t\\]+%\" } } */\n+/* { dg-final { scan-assembler-not \"movl\\[ \\t\\]+%\" } } */"}, {"sha": "c4e99303d22251ef7e30c970db979f58c09bf614", "filename": "gcc/testsuite/gcc.target/i386/zero-scratch-regs-30.c", "status": "modified", "additions": 3, "deletions": 3, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-30.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-30.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-30.c?ref=a562d44924489d2e82dc61fca4607ab38061b375", "patch": "@@ -1,12 +1,12 @@\n /* { dg-do compile { target *-*-linux* } } */\n-/* { dg-options \"-O2  -fzero-call-used-regs=all\" } */\n+/* { dg-options \"-O2 -fzero-call-used-regs=all\" } */\n \n _Complex long double ret_x87_cplx (void)\n {\n   return 1.1L + 1.2iL;\n }\n \n /* { dg-final { scan-assembler-times \"fldz\" 8 { target ia32 } } } */\n-/* { dg-final { scan-assembler-times \"fstp\" 8 { target ia32 } } } */\n+/* { dg-final { scan-assembler-times \"fstp\\[ \\t\\]+%st\\\\(0\\\\)\" 8 { target ia32 } } } */\n /* { dg-final { scan-assembler-times \"fldz\" 6 { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler-times \"fstp\" 6 { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler-times \"fstp\\[ \\t\\]+%st\\\\(0\\\\)\" 6 { target { ! ia32 } } } } */"}, {"sha": "afa8b337b3696ffb56ad8e4acbd810899c3a12fa", "filename": "gcc/testsuite/gcc.target/i386/zero-scratch-regs-31.c", "status": "modified", "additions": 5, "deletions": 3, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-31.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-31.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-31.c?ref=a562d44924489d2e82dc61fca4607ab38061b375", "patch": "@@ -2,11 +2,13 @@\n /* { dg-options \"-O2 -mmmx -fzero-call-used-regs=all-arg\" } */\n /* { dg-require-effective-target ia32 } */\n \n+typedef int __v2si __attribute__ ((vector_size (8)));\n+\n __v2si ret_mmx (void)\n {\n   return (__v2si) { 123, 345 };\n }\n \n-/* { dg-final { scan-assembler \"pxor\\[ \\t\\]*%mm1, %mm1\" } } */\n-/* { dg-final { scan-assembler \"movq\\[ \\t\\]*%mm1, %mm2\" } } */\n-/* { dg-final { scan-assembler-not \"movq\\[ \\t\\]*%mm1, %mm\\[34567\\]\" } } */\n+/* { dg-final { scan-assembler \"pxor\\[ \\t\\]+%mm1, %mm1\" } } */\n+/* { dg-final { scan-assembler \"movq\\[ \\t\\]+%mm1, %mm2\" } } */\n+/* { dg-final { scan-assembler-not \"movq\\[ \\t\\]+%mm1, %mm\\[34567\\]\" } } */"}, {"sha": "1e98d17df7f84276a7468391e9a2acfb2e623ff4", "filename": "gcc/testsuite/gcc.target/i386/zero-scratch-regs-4.c", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-4.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-4.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-4.c?ref=a562d44924489d2e82dc61fca4607ab38061b375", "patch": "@@ -10,5 +10,5 @@ foo (void)\n \n /* { dg-final { scan-assembler-not \"vzeroall\" } } */\n /* { dg-final { scan-assembler-not \"%xmm\" } } */\n-/* { dg-final { scan-assembler-not \"xorl\\[ \\t\\]*%\" } } */\n-/* { dg-final { scan-assembler-not \"movl\\[ \\t\\]*%\" } } */\n+/* { dg-final { scan-assembler-not \"xorl\\[ \\t\\]+%\" } } */\n+/* { dg-final { scan-assembler-not \"movl\\[ \\t\\]+%\" } } */"}, {"sha": "56aecdafad8dd1bfec0fb9696f8ff9610fe9e2d1", "filename": "gcc/testsuite/gcc.target/i386/zero-scratch-regs-5.c", "status": "modified", "additions": 9, "deletions": 9, "changes": 18, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-5.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-5.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-5.c?ref=a562d44924489d2e82dc61fca4607ab38061b375", "patch": "@@ -9,12 +9,12 @@ foo (void)\n \n /* { dg-final { scan-assembler-not \"vzeroall\" } } */\n /* { dg-final { scan-assembler-not \"%xmm\" } } */\n-/* { dg-final { scan-assembler \"xorl\\[ \\t\\]*%eax, %eax\" } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %edx\" } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %ecx\" } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %esi\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %edi\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %r8d\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %r9d\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %r10d\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%eax, %r11d\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"xorl\\[ \\t\\]+%eax, %eax\" } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %edx\" } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %ecx\" } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %esi\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %edi\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %r8d\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %r9d\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %r10d\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%eax, %r11d\" { target { ! ia32 } } } } */"}, {"sha": "fa831857ad83ec464afed0d605ae9b199aa60ebc", "filename": "gcc/testsuite/gcc.target/i386/zero-scratch-regs-6.c", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-6.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-6.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-6.c?ref=a562d44924489d2e82dc61fca4607ab38061b375", "patch": "@@ -10,5 +10,5 @@ foo (void)\n \n /* { dg-final { scan-assembler-not \"vzeroall\" } } */\n /* { dg-final { scan-assembler-not \"%xmm\" } } */\n-/* { dg-final { scan-assembler-not \"xorl\\[ \\t\\]*%\" } } */\n-/* { dg-final { scan-assembler-not \"movl\\[ \\t\\]*%\" } } */\n+/* { dg-final { scan-assembler-not \"xorl\\[ \\t\\]+%\" } } */\n+/* { dg-final { scan-assembler-not \"movl\\[ \\t\\]+%\" } } */"}, {"sha": "0444a21f4da6740829b781847bbc88d568d6007a", "filename": "gcc/testsuite/gcc.target/i386/zero-scratch-regs-7.c", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-7.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-7.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-7.c?ref=a562d44924489d2e82dc61fca4607ab38061b375", "patch": "@@ -9,5 +9,5 @@ foo (int x)\n \n /* { dg-final { scan-assembler-not \"vzeroall\" } } */\n /* { dg-final { scan-assembler-not \"%xmm\" } } */\n-/* { dg-final { scan-assembler-not \"xorl\\[ \\t\\]*%\" { target ia32 } } } */\n-/* { dg-final { scan-assembler \"xorl\\[ \\t\\]*%edi, %edi\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler-not \"xorl\\[ \\t\\]+%\" { target ia32 } } } */\n+/* { dg-final { scan-assembler \"xorl\\[ \\t\\]+%edi, %edi\" { target { ! ia32 } } } } */"}, {"sha": "75356db63c3111c2e6c4e2431e037b9ea24eb2df", "filename": "gcc/testsuite/gcc.target/i386/zero-scratch-regs-8.c", "status": "modified", "additions": 8, "deletions": 8, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-8.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-8.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-8.c?ref=a562d44924489d2e82dc61fca4607ab38061b375", "patch": "@@ -9,11 +9,11 @@ foo (int x)\n \n /* { dg-final { scan-assembler-not \"vzeroall\" } } */\n /* { dg-final { scan-assembler-not \"%xmm\" } } */\n-/* { dg-final { scan-assembler \"xorl\\[ \\t\\]*%edx, %edx\" } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%edx, %ecx\" } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%edx, %esi\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%edx, %edi\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%edx, %r8d\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%edx, %r9d\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%edx, %r10d\" { target { ! ia32 } } } } */\n-/* { dg-final { scan-assembler \"movl\\[ \\t\\]*%edx, %r11d\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"xorl\\[ \\t\\]+%edx, %edx\" } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%edx, %ecx\" } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%edx, %esi\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%edx, %edi\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%edx, %r8d\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%edx, %r9d\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%edx, %r10d\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler \"movl\\[ \\t\\]+%edx, %r11d\" { target { ! ia32 } } } } */"}, {"sha": "64755b00c39f727667bdcc9e87d3f9fe35c63442", "filename": "gcc/testsuite/gcc.target/i386/zero-scratch-regs-9.c", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-9.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a562d44924489d2e82dc61fca4607ab38061b375/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-9.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fzero-scratch-regs-9.c?ref=a562d44924489d2e82dc61fca4607ab38061b375", "patch": "@@ -11,5 +11,5 @@ foo (int x)\n \n /* { dg-final { scan-assembler-not \"vzeroall\" } } */\n /* { dg-final { scan-assembler-not \"%xmm\" } } */\n-/* { dg-final { scan-assembler-not \"xorl\\[ \\t\\]*%\" { target ia32 } } } */\n-/* { dg-final { scan-assembler \"xorl\\[ \\t\\]*%edi, %edi\" { target { ! ia32 } } } } */\n+/* { dg-final { scan-assembler-not \"xorl\\[ \\t\\]+%\" { target ia32 } } } */\n+/* { dg-final { scan-assembler \"xorl\\[ \\t\\]+%edi, %edi\" { target { ! ia32 } } } } */"}]}