Protel Design System Design Rule Check
PCB File : D:\Altium Designer\MODEM\MODEM2.PcbDoc
Date     : 15.05.2017
Time     : 14:09:46

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "VT1" (30mm,5mm) on Top Overlay And Arc (30.885mm,5mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "SA2" (2.75mm,3mm) on Top Overlay And Arc (2mm,5mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.239mm < 0.254mm) Between Text "DD2" (18mm,26.5mm) on Top Overlay And Arc (20mm,28.5mm) on Top Overlay Silk Text to Silk Clearance [0.239mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C7" (19.162mm,28.872mm) on Top Overlay And Arc (20mm,28.5mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.128mm < 0.254mm) Between Text "DD1" (11.75mm,28.25mm) on Bottom Overlay And Arc (15mm,28.615mm) on Bottom Overlay Silk Text to Silk Clearance [0.128mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C25" (20.5mm,28.25mm) on Bottom Overlay And Arc (15mm,28.615mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "VT2" (29.5mm,1mm) on Top Overlay And Track (30.5mm,2.75mm)(30.885mm,2.75mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "VT1" (30mm,5mm) on Top Overlay And Track (30.885mm,2.75mm)(30.885mm,7.25mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.035mm < 0.254mm) Between Text "VT2" (29.5mm,1mm) on Top Overlay And Track (30.885mm,2.75mm)(30.885mm,7.25mm) on Top Overlay Silk Text to Silk Clearance [0.035mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "DD3" (4.5mm,22.5mm) on Top Overlay And Track (8.75mm,12.65mm)(8.75mm,24.15mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "ZQ1" (15.248mm,11.5mm) on Top Overlay And Track (8.75mm,12.65mm)(27.25mm,12.65mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.015mm < 0.254mm) Between Text "X4" (27.5mm,23.25mm) on Top Overlay And Track (27.25mm,12.65mm)(27.25mm,24.15mm) on Top Overlay Silk Text to Silk Clearance [0.015mm]
   Violation between Silk To Silk Clearance Constraint: (0.164mm < 0.254mm) Between Text "DD3" (4.5mm,22.5mm) on Top Overlay And Track (8.75mm,24.15mm)(27.25mm,24.15mm) on Top Overlay Silk Text to Silk Clearance [0.164mm]
   Violation between Silk To Silk Clearance Constraint: (0.013mm < 0.254mm) Between Text "R11" (41mm,42.5mm) on Top Overlay And Track (42.9mm,38.75mm)(42.9mm,42.25mm) on Top Overlay Silk Text to Silk Clearance [0.013mm]
   Violation between Silk To Silk Clearance Constraint: (0.013mm < 0.254mm) Between Text "R11" (41mm,42.5mm) on Top Overlay And Track (41.1mm,42.25mm)(42.9mm,42.25mm) on Top Overlay Silk Text to Silk Clearance [0.013mm]
Rule Violations :15

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Track (20.1mm,2.75mm)(20.5mm,2.75mm) on Top Overlay And Pad DD7-9(21.055mm,2.143mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Track (20.1mm,7.25mm)(20.5mm,7.25mm) on Top Overlay And Pad DD7-8(21.055mm,7.858mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Track (30.5mm,2.75mm)(30.885mm,2.75mm) on Top Overlay And Pad DD7-16(29.945mm,2.143mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "VT2" (29.5mm,1mm) on Top Overlay And Pad DD7-16(29.945mm,2.143mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Track (30.5mm,7.25mm)(30.885mm,7.25mm) on Top Overlay And Pad DD7-1(29.945mm,7.858mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Track (8.75mm,12.65mm)(27.25mm,12.65mm) on Top Overlay And Pad DD3-1(9.745mm,13.638mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Track (8.75mm,12.65mm)(27.25mm,12.65mm) on Top Overlay And Pad DD3-2(11.015mm,13.638mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Track (8.75mm,12.65mm)(27.25mm,12.65mm) on Top Overlay And Pad DD3-3(12.285mm,13.638mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Track (8.75mm,12.65mm)(27.25mm,12.65mm) on Top Overlay And Pad DD3-4(13.555mm,13.638mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "ZQ1" (15.248mm,11.5mm) on Top Overlay And Pad DD3-5(14.825mm,13.638mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Track (8.75mm,12.65mm)(27.25mm,12.65mm) on Top Overlay And Pad DD3-5(14.825mm,13.638mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "ZQ1" (15.248mm,11.5mm) on Top Overlay And Pad DD3-6(16.095mm,13.638mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Track (8.75mm,12.65mm)(27.25mm,12.65mm) on Top Overlay And Pad DD3-6(16.095mm,13.638mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "ZQ1" (15.248mm,11.5mm) on Top Overlay And Pad DD3-7(17.365mm,13.638mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Track (8.75mm,12.65mm)(27.25mm,12.65mm) on Top Overlay And Pad DD3-7(17.365mm,13.638mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Track (8.75mm,12.65mm)(27.25mm,12.65mm) on Top Overlay And Pad DD3-14(26.255mm,13.638mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Track (8.75mm,12.65mm)(27.25mm,12.65mm) on Top Overlay And Pad DD3-13(24.985mm,13.638mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Track (8.75mm,12.65mm)(27.25mm,12.65mm) on Top Overlay And Pad DD3-12(23.715mm,13.638mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Track (8.75mm,12.65mm)(27.25mm,12.65mm) on Top Overlay And Pad DD3-11(22.445mm,13.638mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Track (8.75mm,12.65mm)(27.25mm,12.65mm) on Top Overlay And Pad DD3-10(21.175mm,13.638mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Track (8.75mm,12.65mm)(27.25mm,12.65mm) on Top Overlay And Pad DD3-9(19.905mm,13.638mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "ZQ1" (15.248mm,11.5mm) on Top Overlay And Pad DD3-8(18.635mm,13.638mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Track (8.75mm,12.65mm)(27.25mm,12.65mm) on Top Overlay And Pad DD3-8(18.635mm,13.638mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Track (8.75mm,24.15mm)(27.25mm,24.15mm) on Top Overlay And Pad DD3-21(18.635mm,23.163mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Track (8.75mm,24.15mm)(27.25mm,24.15mm) on Top Overlay And Pad DD3-20(19.905mm,23.163mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Track (8.75mm,24.15mm)(27.25mm,24.15mm) on Top Overlay And Pad DD3-19(21.175mm,23.163mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Track (8.75mm,24.15mm)(27.25mm,24.15mm) on Top Overlay And Pad DD3-18(22.445mm,23.163mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Track (8.75mm,24.15mm)(27.25mm,24.15mm) on Top Overlay And Pad DD3-17(23.715mm,23.163mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Track (8.75mm,24.15mm)(27.25mm,24.15mm) on Top Overlay And Pad DD3-16(24.985mm,23.163mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Track (8.75mm,24.15mm)(27.25mm,24.15mm) on Top Overlay And Pad DD3-15(26.255mm,23.163mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Track (8.75mm,24.15mm)(27.25mm,24.15mm) on Top Overlay And Pad DD3-22(17.365mm,23.163mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Track (8.75mm,24.15mm)(27.25mm,24.15mm) on Top Overlay And Pad DD3-23(16.095mm,23.163mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Track (8.75mm,24.15mm)(27.25mm,24.15mm) on Top Overlay And Pad DD3-24(14.825mm,23.163mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Track (8.75mm,24.15mm)(27.25mm,24.15mm) on Top Overlay And Pad DD3-25(13.555mm,23.163mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Track (8.75mm,24.15mm)(27.25mm,24.15mm) on Top Overlay And Pad DD3-26(12.285mm,23.163mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Track (8.75mm,24.15mm)(27.25mm,24.15mm) on Top Overlay And Pad DD3-27(11.015mm,23.163mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Track (8.75mm,24.15mm)(27.25mm,24.15mm) on Top Overlay And Pad DD3-28(9.745mm,23.163mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (41.1mm,38.75mm)(41.1mm,42.25mm) on Top Overlay And Pad R11-2(42mm,39.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (42.9mm,38.75mm)(42.9mm,42.25mm) on Top Overlay And Pad R11-2(42mm,39.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (41.1mm,38.75mm)(42.9mm,38.75mm) on Top Overlay And Pad R11-2(42mm,39.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (41.1mm,38.75mm)(41.1mm,42.25mm) on Top Overlay And Pad R11-1(42mm,41.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (42.9mm,38.75mm)(42.9mm,42.25mm) on Top Overlay And Pad R11-1(42mm,41.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (41.1mm,42.25mm)(42.9mm,42.25mm) on Top Overlay And Pad R11-1(42mm,41.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (54.25mm,43.1mm)(54.25mm,44.9mm) on Top Overlay And Pad R10-2(55mm,44mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (54.25mm,43.1mm)(57.75mm,43.1mm) on Top Overlay And Pad R10-2(55mm,44mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (54.25mm,44.9mm)(57.75mm,44.9mm) on Top Overlay And Pad R10-2(55mm,44mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (57.75mm,43.1mm)(57.75mm,44.9mm) on Top Overlay And Pad R10-1(57mm,44mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (54.25mm,43.1mm)(57.75mm,43.1mm) on Top Overlay And Pad R10-1(57mm,44mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (54.25mm,44.9mm)(57.75mm,44.9mm) on Top Overlay And Pad R10-1(57mm,44mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (54.25mm,40.6mm)(54.25mm,42.4mm) on Top Overlay And Pad R9-2(55mm,41.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (54.25mm,40.6mm)(57.75mm,40.6mm) on Top Overlay And Pad R9-2(55mm,41.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (54.25mm,42.4mm)(57.75mm,42.4mm) on Top Overlay And Pad R9-2(55mm,41.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (57.75mm,40.6mm)(57.75mm,42.4mm) on Top Overlay And Pad R9-1(57mm,41.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (54.25mm,40.6mm)(57.75mm,40.6mm) on Top Overlay And Pad R9-1(57mm,41.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (54.25mm,42.4mm)(57.75mm,42.4mm) on Top Overlay And Pad R9-1(57mm,41.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (54.25mm,38.1mm)(54.25mm,39.9mm) on Top Overlay And Pad R8-2(55mm,39mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (54.25mm,39.9mm)(57.75mm,39.9mm) on Top Overlay And Pad R8-2(55mm,39mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (54.25mm,38.1mm)(57.75mm,38.1mm) on Top Overlay And Pad R8-2(55mm,39mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (57.75mm,38.1mm)(57.75mm,39.9mm) on Top Overlay And Pad R8-1(57mm,39mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (54.25mm,39.9mm)(57.75mm,39.9mm) on Top Overlay And Pad R8-1(57mm,39mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (54.25mm,38.1mm)(57.75mm,38.1mm) on Top Overlay And Pad R8-1(57mm,39mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (54.25mm,35.6mm)(54.25mm,37.4mm) on Top Overlay And Pad R7-2(55mm,36.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (54.25mm,35.6mm)(57.75mm,35.6mm) on Top Overlay And Pad R7-2(55mm,36.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (54.25mm,37.4mm)(57.75mm,37.4mm) on Top Overlay And Pad R7-2(55mm,36.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (57.75mm,35.6mm)(57.75mm,37.4mm) on Top Overlay And Pad R7-1(57mm,36.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (54.25mm,35.6mm)(57.75mm,35.6mm) on Top Overlay And Pad R7-1(57mm,36.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (54.25mm,37.4mm)(57.75mm,37.4mm) on Top Overlay And Pad R7-1(57mm,36.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (54.25mm,25.6mm)(54.25mm,27.4mm) on Top Overlay And Pad R3-2(55mm,26.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (54.25mm,25.6mm)(57.75mm,25.6mm) on Top Overlay And Pad R3-2(55mm,26.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (54.25mm,27.4mm)(57.75mm,27.4mm) on Top Overlay And Pad R3-2(55mm,26.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (57.75mm,25.6mm)(57.75mm,27.4mm) on Top Overlay And Pad R3-1(57mm,26.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (54.25mm,25.6mm)(57.75mm,25.6mm) on Top Overlay And Pad R3-1(57mm,26.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (54.25mm,27.4mm)(57.75mm,27.4mm) on Top Overlay And Pad R3-1(57mm,26.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (54.25mm,28.1mm)(54.25mm,29.9mm) on Top Overlay And Pad R4-2(55mm,29mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (54.25mm,28.1mm)(57.75mm,28.1mm) on Top Overlay And Pad R4-2(55mm,29mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (54.25mm,29.9mm)(57.75mm,29.9mm) on Top Overlay And Pad R4-2(55mm,29mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (57.75mm,28.1mm)(57.75mm,29.9mm) on Top Overlay And Pad R4-1(57mm,29mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (54.25mm,28.1mm)(57.75mm,28.1mm) on Top Overlay And Pad R4-1(57mm,29mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (54.25mm,29.9mm)(57.75mm,29.9mm) on Top Overlay And Pad R4-1(57mm,29mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (54.25mm,33.1mm)(54.25mm,34.9mm) on Top Overlay And Pad R6-2(55mm,34mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (54.25mm,33.1mm)(57.75mm,33.1mm) on Top Overlay And Pad R6-2(55mm,34mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (54.25mm,34.9mm)(57.75mm,34.9mm) on Top Overlay And Pad R6-2(55mm,34mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (57.75mm,33.1mm)(57.75mm,34.9mm) on Top Overlay And Pad R6-1(57mm,34mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (54.25mm,33.1mm)(57.75mm,33.1mm) on Top Overlay And Pad R6-1(57mm,34mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (54.25mm,34.9mm)(57.75mm,34.9mm) on Top Overlay And Pad R6-1(57mm,34mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (54.25mm,30.6mm)(54.25mm,32.4mm) on Top Overlay And Pad R5-2(55mm,31.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (54.25mm,30.6mm)(57.75mm,30.6mm) on Top Overlay And Pad R5-2(55mm,31.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (54.25mm,32.4mm)(57.75mm,32.4mm) on Top Overlay And Pad R5-2(55mm,31.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (57.75mm,30.6mm)(57.75mm,32.4mm) on Top Overlay And Pad R5-1(57mm,31.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (54.25mm,30.6mm)(57.75mm,30.6mm) on Top Overlay And Pad R5-1(57mm,31.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (54.25mm,32.4mm)(57.75mm,32.4mm) on Top Overlay And Pad R5-1(57mm,31.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (50.6mm,4.75mm)(50.6mm,8.25mm) on Top Overlay And Pad C11-1(51.5mm,7.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (52.4mm,4.75mm)(52.4mm,8.25mm) on Top Overlay And Pad C11-1(51.5mm,7.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (50.6mm,8.25mm)(52.4mm,8.25mm) on Top Overlay And Pad C11-1(51.5mm,7.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (50.6mm,4.75mm)(50.6mm,8.25mm) on Top Overlay And Pad C11-2(51.5mm,5.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (52.4mm,4.75mm)(52.4mm,8.25mm) on Top Overlay And Pad C11-2(51.5mm,5.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (50.6mm,4.75mm)(52.4mm,4.75mm) on Top Overlay And Pad C11-2(51.5mm,5.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "HL1" (47.5mm,5mm) on Top Overlay And Pad C11-2(51.5mm,5.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (53.6mm,4.75mm)(53.6mm,8.25mm) on Top Overlay And Pad C12-1(54.5mm,7.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (55.4mm,4.75mm)(55.4mm,8.25mm) on Top Overlay And Pad C12-1(54.5mm,7.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (53.6mm,8.25mm)(55.4mm,8.25mm) on Top Overlay And Pad C12-1(54.5mm,7.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (53.6mm,4.75mm)(53.6mm,8.25mm) on Top Overlay And Pad C12-2(54.5mm,5.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (55.4mm,4.75mm)(55.4mm,8.25mm) on Top Overlay And Pad C12-2(54.5mm,5.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (53.6mm,4.75mm)(55.4mm,4.75mm) on Top Overlay And Pad C12-2(54.5mm,5.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Text "C12" (55.5mm,1mm) on Top Overlay And Pad C12-2(54.5mm,5.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (56.6mm,4.75mm)(56.6mm,8.25mm) on Top Overlay And Pad C14-1(57.5mm,5.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (58.4mm,4.75mm)(58.4mm,8.25mm) on Top Overlay And Pad C14-1(57.5mm,5.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (56.6mm,4.75mm)(58.4mm,4.75mm) on Top Overlay And Pad C14-1(57.5mm,5.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Text "C14" (58.5mm,1mm) on Top Overlay And Pad C14-1(57.5mm,5.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (56.6mm,4.75mm)(56.6mm,8.25mm) on Top Overlay And Pad C14-2(57.5mm,7.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (58.4mm,4.75mm)(58.4mm,8.25mm) on Top Overlay And Pad C14-2(57.5mm,7.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (56.6mm,8.25mm)(58.4mm,8.25mm) on Top Overlay And Pad C14-2(57.5mm,7.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (42mm,0.9mm)(47mm,0.9mm) on Top Overlay And Pad HL2-2(43mm,2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (42mm,3.1mm)(47mm,3.1mm) on Top Overlay And Pad HL2-2(43mm,2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (42mm,0.9mm)(42mm,3.1mm) on Top Overlay And Pad HL2-2(43mm,2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (47mm,0.9mm)(47mm,3.1mm) on Top Overlay And Pad HL2-1(46mm,2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (42mm,0.9mm)(47mm,0.9mm) on Top Overlay And Pad HL2-1(46mm,2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (42mm,3.1mm)(47mm,3.1mm) on Top Overlay And Pad HL2-1(46mm,2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (42mm,4.9mm)(47mm,4.9mm) on Top Overlay And Pad HL1-2(43mm,6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (42mm,7.1mm)(47mm,7.1mm) on Top Overlay And Pad HL1-2(43mm,6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (42mm,4.9mm)(42mm,7.1mm) on Top Overlay And Pad HL1-2(43mm,6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (47mm,4.9mm)(47mm,7.1mm) on Top Overlay And Pad HL1-1(46mm,6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (42mm,4.9mm)(47mm,4.9mm) on Top Overlay And Pad HL1-1(46mm,6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (42mm,7.1mm)(47mm,7.1mm) on Top Overlay And Pad HL1-1(46mm,6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (37.1mm,4.3mm)(37.1mm,7.7mm) on Top Overlay And Pad VT1-3(36.5mm,6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (33.9mm,4.3mm)(37.1mm,4.3mm) on Top Overlay And Pad VT1-2(34.5mm,5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (33.9mm,4.3mm)(33.9mm,7.7mm) on Top Overlay And Pad VT1-2(34.5mm,5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (33.9mm,7.7mm)(37.1mm,7.7mm) on Top Overlay And Pad VT1-1(34.5mm,7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (33.9mm,4.3mm)(33.9mm,7.7mm) on Top Overlay And Pad VT1-1(34.5mm,7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (37.1mm,0.3mm)(37.1mm,3.7mm) on Top Overlay And Pad VT2-3(36.5mm,2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (33.9mm,0.3mm)(37.1mm,0.3mm) on Top Overlay And Pad VT2-2(34.5mm,1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (33.9mm,0.3mm)(33.9mm,3.7mm) on Top Overlay And Pad VT2-2(34.5mm,1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (33.9mm,3.7mm)(37.1mm,3.7mm) on Top Overlay And Pad VT2-1(34.5mm,3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (33.9mm,0.3mm)(33.9mm,3.7mm) on Top Overlay And Pad VT2-1(34.5mm,3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (41.25mm,1.1mm)(41.25mm,2.9mm) on Top Overlay And Pad R15-2(40.5mm,2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (37.75mm,1.1mm)(41.25mm,1.1mm) on Top Overlay And Pad R15-2(40.5mm,2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (37.75mm,2.9mm)(41.25mm,2.9mm) on Top Overlay And Pad R15-2(40.5mm,2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Text "R15" (37.5mm,3mm) on Top Overlay And Pad R15-2(40.5mm,2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (37.75mm,1.1mm)(37.75mm,2.9mm) on Top Overlay And Pad R15-1(38.5mm,2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (37.75mm,1.1mm)(41.25mm,1.1mm) on Top Overlay And Pad R15-1(38.5mm,2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (37.75mm,2.9mm)(41.25mm,2.9mm) on Top Overlay And Pad R15-1(38.5mm,2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Text "R15" (37.5mm,3mm) on Top Overlay And Pad R15-1(38.5mm,2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (41.25mm,5.1mm)(41.25mm,6.9mm) on Top Overlay And Pad R14-2(40.5mm,6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (37.75mm,5.1mm)(41.25mm,5.1mm) on Top Overlay And Pad R14-2(40.5mm,6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (37.75mm,6.9mm)(41.25mm,6.9mm) on Top Overlay And Pad R14-2(40.5mm,6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Text "R14" (37.5mm,7mm) on Top Overlay And Pad R14-2(40.5mm,6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (37.75mm,5.1mm)(37.75mm,6.9mm) on Top Overlay And Pad R14-1(38.5mm,6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (37.75mm,5.1mm)(41.25mm,5.1mm) on Top Overlay And Pad R14-1(38.5mm,6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (37.75mm,6.9mm)(41.25mm,6.9mm) on Top Overlay And Pad R14-1(38.5mm,6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Text "R14" (37.5mm,7mm) on Top Overlay And Pad R14-1(38.5mm,6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (29mm,29.4mm)(29mm,31.6mm) on Top Overlay And Pad HL3-2(30mm,30.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (29mm,29.4mm)(34mm,29.4mm) on Top Overlay And Pad HL3-2(30mm,30.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (29mm,31.6mm)(34mm,31.6mm) on Top Overlay And Pad HL3-2(30mm,30.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (34mm,29.4mm)(34mm,31.6mm) on Top Overlay And Pad HL3-1(33mm,30.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (29mm,29.4mm)(34mm,29.4mm) on Top Overlay And Pad HL3-1(33mm,30.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (29mm,31.6mm)(34mm,31.6mm) on Top Overlay And Pad HL3-1(33mm,30.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (33.1mm,40.75mm)(33.1mm,44.25mm) on Top Overlay And Pad R13-2(34mm,41.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (34.9mm,40.75mm)(34.9mm,44.25mm) on Top Overlay And Pad R13-2(34mm,41.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (33.1mm,40.75mm)(34.9mm,40.75mm) on Top Overlay And Pad R13-2(34mm,41.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (33.1mm,40.75mm)(33.1mm,44.25mm) on Top Overlay And Pad R13-1(34mm,43.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (34.9mm,40.75mm)(34.9mm,44.25mm) on Top Overlay And Pad R13-1(34mm,43.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (33.1mm,44.25mm)(34.9mm,44.25mm) on Top Overlay And Pad R13-1(34mm,43.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (30.6mm,40.75mm)(30.6mm,44.25mm) on Top Overlay And Pad C6-1(31.5mm,43.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (32.4mm,40.75mm)(32.4mm,44.25mm) on Top Overlay And Pad C6-1(31.5mm,43.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (30.6mm,44.25mm)(32.4mm,44.25mm) on Top Overlay And Pad C6-1(31.5mm,43.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (30.6mm,40.75mm)(30.6mm,44.25mm) on Top Overlay And Pad C6-2(31.5mm,41.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (32.4mm,40.75mm)(32.4mm,44.25mm) on Top Overlay And Pad C6-2(31.5mm,41.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (30.6mm,40.75mm)(32.4mm,40.75mm) on Top Overlay And Pad C6-2(31.5mm,41.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (24mm,25mm)(24mm,28mm) on Top Overlay And Pad C7-1(23mm,26.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (19mm,25mm)(24mm,25mm) on Top Overlay And Pad C7-1(23mm,26.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (19mm,28mm)(24mm,28mm) on Top Overlay And Pad C7-1(23mm,26.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "DD2" (18mm,26.5mm) on Top Overlay And Pad C7-1(23mm,26.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (19mm,25mm)(19mm,28mm) on Top Overlay And Pad C7-2(20mm,26.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (19mm,25mm)(24mm,25mm) on Top Overlay And Pad C7-2(20mm,26.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (19mm,28mm)(24mm,28mm) on Top Overlay And Pad C7-2(20mm,26.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "DD2" (18mm,26.5mm) on Top Overlay And Pad C7-2(20mm,26.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (40.6mm,38.8mm)(40.6mm,42.2mm) on Top Overlay And Pad VD2-3(40mm,40.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (37.4mm,38.8mm)(37.4mm,42.2mm) on Top Overlay And Pad VD2-2(38mm,39.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (37.4mm,38.8mm)(40.6mm,38.8mm) on Top Overlay And Pad VD2-2(38mm,39.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (37.4mm,38.8mm)(37.4mm,42.2mm) on Top Overlay And Pad VD2-1(38mm,41.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (37.4mm,42.2mm)(40.6mm,42.2mm) on Top Overlay And Pad VD2-1(38mm,41.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (26.6mm,35.75mm)(26.6mm,39.25mm) on Top Overlay And Pad C26-1(27.5mm,38.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (28.4mm,35.75mm)(28.4mm,39.25mm) on Top Overlay And Pad C26-1(27.5mm,38.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (26.6mm,39.25mm)(28.4mm,39.25mm) on Top Overlay And Pad C26-1(27.5mm,38.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R12" (26.5mm,38.25mm) on Top Overlay And Pad C26-1(27.5mm,38.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (26.6mm,35.75mm)(26.6mm,39.25mm) on Top Overlay And Pad C26-2(27.5mm,36.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (28.4mm,35.75mm)(28.4mm,39.25mm) on Top Overlay And Pad C26-2(27.5mm,36.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (26.6mm,35.75mm)(28.4mm,35.75mm) on Top Overlay And Pad C26-2(27.5mm,36.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C5" (27.5mm,35.75mm) on Top Overlay And Pad C26-2(27.5mm,36.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (35.25mm,17.6mm)(35.25mm,19.4mm) on Top Overlay And Pad R20-2(36mm,18.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (35.25mm,19.4mm)(38.75mm,19.4mm) on Top Overlay And Pad R20-2(36mm,18.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (35.25mm,17.6mm)(38.75mm,17.6mm) on Top Overlay And Pad R20-2(36mm,18.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (38.75mm,17.6mm)(38.75mm,19.4mm) on Top Overlay And Pad R20-1(38mm,18.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (35.25mm,19.4mm)(38.75mm,19.4mm) on Top Overlay And Pad R20-1(38mm,18.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (35.25mm,17.6mm)(38.75mm,17.6mm) on Top Overlay And Pad R20-1(38mm,18.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (42.25mm,17.6mm)(42.25mm,19.4mm) on Top Overlay And Pad R17-2(43mm,18.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (42.25mm,19.4mm)(45.75mm,19.4mm) on Top Overlay And Pad R17-2(43mm,18.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (42.25mm,17.6mm)(45.75mm,17.6mm) on Top Overlay And Pad R17-2(43mm,18.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (45.75mm,17.6mm)(45.75mm,19.4mm) on Top Overlay And Pad R17-1(45mm,18.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (42.25mm,19.4mm)(45.75mm,19.4mm) on Top Overlay And Pad R17-1(45mm,18.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (42.25mm,17.6mm)(45.75mm,17.6mm) on Top Overlay And Pad R17-1(45mm,18.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Track (60.5mm,15.25mm)(60.9mm,15.25mm) on Top Overlay And Pad DD6-9(59.945mm,15.858mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Track (60.5mm,10.75mm)(60.9mm,10.75mm) on Top Overlay And Pad DD6-8(59.945mm,10.143mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Track (50.115mm,15.25mm)(50.5mm,15.25mm) on Top Overlay And Pad DD6-16(51.055mm,15.858mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Track (50.115mm,10.75mm)(50.5mm,10.75mm) on Top Overlay And Pad DD6-1(51.055mm,10.143mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (53.25mm,17.6mm)(53.25mm,19.4mm) on Top Overlay And Pad C22-1(52.5mm,18.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (49.75mm,19.4mm)(53.25mm,19.4mm) on Top Overlay And Pad C22-1(52.5mm,18.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (49.75mm,17.6mm)(53.25mm,17.6mm) on Top Overlay And Pad C22-1(52.5mm,18.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (49.75mm,17.6mm)(49.75mm,19.4mm) on Top Overlay And Pad C22-2(50.5mm,18.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (49.75mm,19.4mm)(53.25mm,19.4mm) on Top Overlay And Pad C22-2(50.5mm,18.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (49.75mm,17.6mm)(53.25mm,17.6mm) on Top Overlay And Pad C22-2(50.5mm,18.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Track (51.5mm,29mm)(51.5mm,30mm) on Top Overlay And Pad SA1-1(52.048mm,30.555mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Track (46.5mm,29mm)(46.5mm,30mm) on Top Overlay And Pad SA1-16(45.952mm,30.555mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Track (51.5mm,40mm)(51.5mm,41mm) on Top Overlay And Pad SA1-8(52.048mm,39.445mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Track (46.5mm,40mm)(46.5mm,41mm) on Top Overlay And Pad SA1-9(45.952mm,39.445mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (34.25mm,38.1mm)(34.25mm,39.9mm) on Top Overlay And Pad R12-2(33.5mm,39mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R13" (35mm,36.5mm) on Top Overlay And Pad R12-2(33.5mm,39mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (30.75mm,38.1mm)(34.25mm,38.1mm) on Top Overlay And Pad R12-2(33.5mm,39mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (30.75mm,39.9mm)(34.25mm,39.9mm) on Top Overlay And Pad R12-2(33.5mm,39mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (30.75mm,38.1mm)(30.75mm,39.9mm) on Top Overlay And Pad R12-1(31.5mm,39mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C6" (32mm,37.75mm) on Top Overlay And Pad R12-1(31.5mm,39mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (30.75mm,38.1mm)(34.25mm,38.1mm) on Top Overlay And Pad R12-1(31.5mm,39mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (30.75mm,39.9mm)(34.25mm,39.9mm) on Top Overlay And Pad R12-1(31.5mm,39mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (30.5mm,32.4mm)(30.5mm,34.6mm) on Top Overlay And Pad C4-2(31.5mm,33.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (30.5mm,32.4mm)(35.5mm,32.4mm) on Top Overlay And Pad C4-2(31.5mm,33.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (30.5mm,34.6mm)(35.5mm,34.6mm) on Top Overlay And Pad C4-2(31.5mm,33.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (35.5mm,32.4mm)(35.5mm,34.6mm) on Top Overlay And Pad C4-1(34.5mm,33.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (30.5mm,32.4mm)(35.5mm,32.4mm) on Top Overlay And Pad C4-1(34.5mm,33.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (30.5mm,34.6mm)(35.5mm,34.6mm) on Top Overlay And Pad C4-1(34.5mm,33.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (30.5mm,35.4mm)(30.5mm,37.6mm) on Top Overlay And Pad C5-2(31.5mm,36.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (30.5mm,35.4mm)(35.5mm,35.4mm) on Top Overlay And Pad C5-2(31.5mm,36.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (30.5mm,37.6mm)(35.5mm,37.6mm) on Top Overlay And Pad C5-2(31.5mm,36.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (35.5mm,35.4mm)(35.5mm,37.6mm) on Top Overlay And Pad C5-1(34.5mm,36.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R13" (35mm,36.5mm) on Top Overlay And Pad C5-1(34.5mm,36.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (30.5mm,35.4mm)(35.5mm,35.4mm) on Top Overlay And Pad C5-1(34.5mm,36.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (30.5mm,37.6mm)(35.5mm,37.6mm) on Top Overlay And Pad C5-1(34.5mm,36.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (41mm,26.4mm)(41mm,28.6mm) on Top Overlay And Pad R1-1(40mm,27.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (36mm,26.4mm)(41mm,26.4mm) on Top Overlay And Pad R1-1(40mm,27.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (36mm,28.6mm)(41mm,28.6mm) on Top Overlay And Pad R1-1(40mm,27.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (36mm,26.4mm)(36mm,28.6mm) on Top Overlay And Pad R1-2(37mm,27.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (36mm,26.4mm)(41mm,26.4mm) on Top Overlay And Pad R1-2(37mm,27.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (36mm,28.6mm)(41mm,28.6mm) on Top Overlay And Pad R1-2(37mm,27.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (9.75mm,42.6mm)(9.75mm,44.4mm) on Top Overlay And Pad C29-1(10.5mm,43.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.75mm,42.6mm)(13.25mm,42.6mm) on Top Overlay And Pad C29-1(10.5mm,43.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.75mm,44.4mm)(13.25mm,44.4mm) on Top Overlay And Pad C29-1(10.5mm,43.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (13.25mm,42.6mm)(13.25mm,44.4mm) on Top Overlay And Pad C29-2(12.5mm,43.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.75mm,42.6mm)(13.25mm,42.6mm) on Top Overlay And Pad C29-2(12.5mm,43.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.75mm,44.4mm)(13.25mm,44.4mm) on Top Overlay And Pad C29-2(12.5mm,43.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Track (13mm,7.5mm)(14mm,7.5mm) on Top Overlay And Pad SA2-9(12.445mm,8.048mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Track (13mm,2.5mm)(14mm,2.5mm) on Top Overlay And Pad SA2-8(12.445mm,1.952mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Track (2mm,7.5mm)(3mm,7.5mm) on Top Overlay And Pad SA2-16(3.555mm,8.048mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Track (2mm,2.5mm)(3mm,2.5mm) on Top Overlay And Pad SA2-1(3.555mm,1.952mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (16mm,28.5mm)(16mm,29mm) on Top Overlay And Pad DD2-24(15.238mm,29.515mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C29" (13.5mm,45.25mm) on Top Overlay And Pad DD2-15(15.238mm,40.945mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (24mm,44mm)(24mm,44.5mm) on Top Overlay And Pad DD2-12(24.763mm,43.485mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "HL3" (24.5mm,29.5mm) on Top Overlay And Pad DD2-2(24.763mm,30.785mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (24mm,28.5mm)(24mm,29mm) on Top Overlay And Pad DD2-1(24.763mm,29.515mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "HL3" (24.5mm,29.5mm) on Top Overlay And Pad DD2-1(24.763mm,29.515mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (16mm,44mm)(16mm,44.5mm) on Top Overlay And Pad DD2-13(15.238mm,43.485mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C29" (13.5mm,45.25mm) on Top Overlay And Pad DD2-13(15.238mm,43.485mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C29" (13.5mm,45.25mm) on Top Overlay And Pad DD2-14(15.238mm,42.215mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C28" (8.25mm,19.25mm) on Bottom Overlay And Pad X3-2(3.5mm,20.04mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "DD3" (4.5mm,22.5mm) on Top Overlay And Pad X3-3(3.5mm,22.58mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (17.85mm,7.25mm)(17.85mm,10.75mm) on Bottom Overlay And Pad ZQ1-1(17mm,8.5mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (17.85mm,2.75mm)(17.85mm,6.25mm) on Bottom Overlay And Pad ZQ1-2(17mm,3.5mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "DD5" (34.5mm,19mm) on Top Overlay And Pad X4-12(32.06mm,23.5mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "DD5" (34.5mm,19mm) on Top Overlay And Pad X4-11(34.6mm,23.5mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (32mm,26.4mm)(32mm,28.6mm) on Bottom Overlay And Pad R22-1(33mm,27.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (32mm,26.4mm)(37mm,26.4mm) on Bottom Overlay And Pad R22-1(33mm,27.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (32mm,28.6mm)(37mm,28.6mm) on Bottom Overlay And Pad R22-1(33mm,27.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (37mm,26.4mm)(37mm,28.6mm) on Bottom Overlay And Pad R22-2(36mm,27.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (32mm,26.4mm)(37mm,26.4mm) on Bottom Overlay And Pad R22-2(36mm,27.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (32mm,28.6mm)(37mm,28.6mm) on Bottom Overlay And Pad R22-2(36mm,27.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (27.5mm,4.1mm)(27.5mm,5.9mm) on Bottom Overlay And Pad C27-1(28.25mm,5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (27.5mm,4.1mm)(31mm,4.1mm) on Bottom Overlay And Pad C27-1(28.25mm,5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (27.5mm,5.9mm)(31mm,5.9mm) on Bottom Overlay And Pad C27-1(28.25mm,5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (31mm,4.1mm)(31mm,5.9mm) on Bottom Overlay And Pad C27-2(30.25mm,5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (27.5mm,4.1mm)(31mm,4.1mm) on Bottom Overlay And Pad C27-2(30.25mm,5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (27.5mm,5.9mm)(31mm,5.9mm) on Bottom Overlay And Pad C27-2(30.25mm,5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (49.1mm,17.75mm)(49.1mm,21.25mm) on Bottom Overlay And Pad R18-2(50mm,18.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (50.9mm,17.75mm)(50.9mm,21.25mm) on Bottom Overlay And Pad R18-2(50mm,18.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (49.1mm,17.75mm)(50.9mm,17.75mm) on Bottom Overlay And Pad R18-2(50mm,18.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (49.1mm,17.75mm)(49.1mm,21.25mm) on Bottom Overlay And Pad R18-1(50mm,20.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (50.9mm,17.75mm)(50.9mm,21.25mm) on Bottom Overlay And Pad R18-1(50mm,20.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (49.1mm,21.25mm)(50.9mm,21.25mm) on Bottom Overlay And Pad R18-1(50mm,20.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (36.6mm,31.75mm)(36.6mm,35.25mm) on Bottom Overlay And Pad C34-1(37.5mm,34.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (38.4mm,31.75mm)(38.4mm,35.25mm) on Bottom Overlay And Pad C34-1(37.5mm,34.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (36.6mm,35.25mm)(38.4mm,35.25mm) on Bottom Overlay And Pad C34-1(37.5mm,34.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (36.6mm,31.75mm)(36.6mm,35.25mm) on Bottom Overlay And Pad C34-2(37.5mm,32.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (38.4mm,31.75mm)(38.4mm,35.25mm) on Bottom Overlay And Pad C34-2(37.5mm,32.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (36.6mm,31.75mm)(38.4mm,31.75mm) on Bottom Overlay And Pad C34-2(37.5mm,32.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (12.25mm,19.1mm)(12.25mm,20.9mm) on Bottom Overlay And Pad C28-1(11.5mm,20mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (8.75mm,19.1mm)(12.25mm,19.1mm) on Bottom Overlay And Pad C28-1(11.5mm,20mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (8.75mm,20.9mm)(12.25mm,20.9mm) on Bottom Overlay And Pad C28-1(11.5mm,20mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (8.75mm,19.1mm)(8.75mm,20.9mm) on Bottom Overlay And Pad C28-2(9.5mm,20mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (8.75mm,19.1mm)(12.25mm,19.1mm) on Bottom Overlay And Pad C28-2(9.5mm,20mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (8.75mm,20.9mm)(12.25mm,20.9mm) on Bottom Overlay And Pad C28-2(9.5mm,20mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (20.25mm,26.1mm)(20.25mm,27.9mm) on Bottom Overlay And Pad C25-1(19.5mm,27mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.75mm,26.1mm)(20.25mm,26.1mm) on Bottom Overlay And Pad C25-1(19.5mm,27mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.75mm,27.9mm)(20.25mm,27.9mm) on Bottom Overlay And Pad C25-1(19.5mm,27mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (16.75mm,26.1mm)(16.75mm,27.9mm) on Bottom Overlay And Pad C25-2(17.5mm,27mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.75mm,26.1mm)(20.25mm,26.1mm) on Bottom Overlay And Pad C25-2(17.5mm,27mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.75mm,27.9mm)(20.25mm,27.9mm) on Bottom Overlay And Pad C25-2(17.5mm,27mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Track (11mm,28.615mm)(11mm,29mm) on Bottom Overlay And Pad DD1-1(10.174mm,29.555mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Track (19mm,28.615mm)(19mm,29mm) on Bottom Overlay And Pad DD1-16(19.826mm,29.555mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C25" (20.5mm,28.25mm) on Bottom Overlay And Pad DD1-16(19.826mm,29.555mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Track (11mm,39mm)(11mm,39.4mm) on Bottom Overlay And Pad DD1-8(10.174mm,38.445mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Track (19mm,39mm)(19mm,39.4mm) on Bottom Overlay And Pad DD1-9(19.826mm,38.445mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (40.6mm,31.75mm)(40.6mm,35.25mm) on Bottom Overlay And Pad C36-1(41.5mm,34.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (42.4mm,31.75mm)(42.4mm,35.25mm) on Bottom Overlay And Pad C36-1(41.5mm,34.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (40.6mm,35.25mm)(42.4mm,35.25mm) on Bottom Overlay And Pad C36-1(41.5mm,34.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (40.6mm,31.75mm)(40.6mm,35.25mm) on Bottom Overlay And Pad C36-2(41.5mm,32.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (42.4mm,31.75mm)(42.4mm,35.25mm) on Bottom Overlay And Pad C36-2(41.5mm,32.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (40.6mm,31.75mm)(42.4mm,31.75mm) on Bottom Overlay And Pad C36-2(41.5mm,32.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (24.6mm,16.25mm)(24.6mm,19.75mm) on Bottom Overlay And Pad C21-1(25.5mm,19mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (26.4mm,16.25mm)(26.4mm,19.75mm) on Bottom Overlay And Pad C21-1(25.5mm,19mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (24.6mm,19.75mm)(26.4mm,19.75mm) on Bottom Overlay And Pad C21-1(25.5mm,19mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (24.6mm,16.25mm)(24.6mm,19.75mm) on Bottom Overlay And Pad C21-2(25.5mm,17mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (26.4mm,16.25mm)(26.4mm,19.75mm) on Bottom Overlay And Pad C21-2(25.5mm,17mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (24.6mm,16.25mm)(26.4mm,16.25mm) on Bottom Overlay And Pad C21-2(25.5mm,17mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (17.85mm,2.75mm)(17.85mm,6.25mm) on Bottom Overlay And Pad C9-1(18.75mm,5.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (17.85mm,6.25mm)(19.65mm,6.25mm) on Bottom Overlay And Pad C9-1(18.75mm,5.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (19.65mm,2.75mm)(19.65mm,6.25mm) on Bottom Overlay And Pad C9-1(18.75mm,5.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (17.85mm,2.75mm)(17.85mm,6.25mm) on Bottom Overlay And Pad C9-2(18.75mm,3.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (17.85mm,2.75mm)(19.65mm,2.75mm) on Bottom Overlay And Pad C9-2(18.75mm,3.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (19.65mm,2.75mm)(19.65mm,6.25mm) on Bottom Overlay And Pad C9-2(18.75mm,3.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (17.85mm,7.25mm)(17.85mm,10.75mm) on Bottom Overlay And Pad C8-1(18.75mm,8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (17.85mm,7.25mm)(19.65mm,7.25mm) on Bottom Overlay And Pad C8-1(18.75mm,8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (19.65mm,7.25mm)(19.65mm,10.75mm) on Bottom Overlay And Pad C8-1(18.75mm,8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (17.85mm,7.25mm)(17.85mm,10.75mm) on Bottom Overlay And Pad C8-2(18.75mm,10mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (17.85mm,10.75mm)(19.65mm,10.75mm) on Bottom Overlay And Pad C8-2(18.75mm,10mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (19.65mm,7.25mm)(19.65mm,10.75mm) on Bottom Overlay And Pad C8-2(18.75mm,10mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (38.75mm,14.6mm)(38.75mm,16.4mm) on Bottom Overlay And Pad C23-1(38mm,15.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (35.25mm,14.6mm)(38.75mm,14.6mm) on Bottom Overlay And Pad C23-1(38mm,15.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (35.25mm,16.4mm)(38.75mm,16.4mm) on Bottom Overlay And Pad C23-1(38mm,15.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (35.25mm,14.6mm)(35.25mm,16.4mm) on Bottom Overlay And Pad C23-2(36mm,15.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (35.25mm,14.6mm)(38.75mm,14.6mm) on Bottom Overlay And Pad C23-2(36mm,15.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (35.25mm,16.4mm)(38.75mm,16.4mm) on Bottom Overlay And Pad C23-2(36mm,15.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (50.6mm,11.25mm)(50.6mm,14.75mm) on Bottom Overlay And Pad C13-1(51.5mm,14mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (52.4mm,11.25mm)(52.4mm,14.75mm) on Bottom Overlay And Pad C13-1(51.5mm,14mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (50.6mm,14.75mm)(52.4mm,14.75mm) on Bottom Overlay And Pad C13-1(51.5mm,14mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (50.6mm,11.25mm)(50.6mm,14.75mm) on Bottom Overlay And Pad C13-2(51.5mm,12mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (52.4mm,11.25mm)(52.4mm,14.75mm) on Bottom Overlay And Pad C13-2(51.5mm,12mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (50.6mm,11.25mm)(52.4mm,11.25mm) on Bottom Overlay And Pad C13-2(51.5mm,12mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (45.75mm,14.6mm)(45.75mm,16.4mm) on Bottom Overlay And Pad C24-1(45mm,15.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (42.25mm,14.6mm)(45.75mm,14.6mm) on Bottom Overlay And Pad C24-1(45mm,15.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (42.25mm,16.4mm)(45.75mm,16.4mm) on Bottom Overlay And Pad C24-1(45mm,15.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R21" (45.75mm,16mm) on Bottom Overlay And Pad C24-1(45mm,15.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (42.25mm,14.6mm)(42.25mm,16.4mm) on Bottom Overlay And Pad C24-2(43mm,15.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (42.25mm,14.6mm)(45.75mm,14.6mm) on Bottom Overlay And Pad C24-2(43mm,15.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (42.25mm,16.4mm)(45.75mm,16.4mm) on Bottom Overlay And Pad C24-2(43mm,15.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R21" (45.75mm,16mm) on Bottom Overlay And Pad C24-2(43mm,15.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (45.9mm,17.75mm)(45.9mm,21.25mm) on Bottom Overlay And Pad R21-2(45mm,18.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (44.1mm,17.75mm)(45.9mm,17.75mm) on Bottom Overlay And Pad R21-2(45mm,18.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (44.1mm,17.75mm)(44.1mm,21.25mm) on Bottom Overlay And Pad R21-2(45mm,18.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (45.9mm,17.75mm)(45.9mm,21.25mm) on Bottom Overlay And Pad R21-1(45mm,20.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (44.1mm,21.25mm)(45.9mm,21.25mm) on Bottom Overlay And Pad R21-1(45mm,20.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (44.1mm,17.75mm)(44.1mm,21.25mm) on Bottom Overlay And Pad R21-1(45mm,20.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (46.6mm,17.75mm)(46.6mm,21.25mm) on Bottom Overlay And Pad R19-2(47.5mm,20.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (48.4mm,17.75mm)(48.4mm,21.25mm) on Bottom Overlay And Pad R19-2(47.5mm,20.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (46.6mm,21.25mm)(48.4mm,21.25mm) on Bottom Overlay And Pad R19-2(47.5mm,20.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (46.6mm,17.75mm)(46.6mm,21.25mm) on Bottom Overlay And Pad R19-1(47.5mm,18.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (48.4mm,17.75mm)(48.4mm,21.25mm) on Bottom Overlay And Pad R19-1(47.5mm,18.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (46.6mm,17.75mm)(48.4mm,17.75mm) on Bottom Overlay And Pad R19-1(47.5mm,18.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (51.6mm,17.75mm)(51.6mm,21.25mm) on Bottom Overlay And Pad R16-2(52.5mm,20.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (53.4mm,17.75mm)(53.4mm,21.25mm) on Bottom Overlay And Pad R16-2(52.5mm,20.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (51.6mm,21.25mm)(53.4mm,21.25mm) on Bottom Overlay And Pad R16-2(52.5mm,20.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (51.6mm,17.75mm)(51.6mm,21.25mm) on Bottom Overlay And Pad R16-1(52.5mm,18.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (53.4mm,17.75mm)(53.4mm,21.25mm) on Bottom Overlay And Pad R16-1(52.5mm,18.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (51.6mm,17.75mm)(53.4mm,17.75mm) on Bottom Overlay And Pad R16-1(52.5mm,18.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (59.1mm,33.75mm)(59.1mm,37.25mm) on Bottom Overlay And Pad C3-1(60mm,36.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (60.9mm,33.75mm)(60.9mm,37.25mm) on Bottom Overlay And Pad C3-1(60mm,36.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (59.1mm,37.25mm)(60.9mm,37.25mm) on Bottom Overlay And Pad C3-1(60mm,36.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (59.1mm,33.75mm)(59.1mm,37.25mm) on Bottom Overlay And Pad C3-2(60mm,34.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (60.9mm,33.75mm)(60.9mm,37.25mm) on Bottom Overlay And Pad C3-2(60mm,34.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (59.1mm,33.75mm)(60.9mm,33.75mm) on Bottom Overlay And Pad C3-2(60mm,34.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (59.1mm,25.75mm)(59.1mm,29.25mm) on Bottom Overlay And Pad R2-2(60mm,26.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (60.9mm,25.75mm)(60.9mm,29.25mm) on Bottom Overlay And Pad R2-2(60mm,26.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (59.1mm,25.75mm)(60.9mm,25.75mm) on Bottom Overlay And Pad R2-2(60mm,26.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (59.1mm,25.75mm)(59.1mm,29.25mm) on Bottom Overlay And Pad R2-1(60mm,28.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (60.9mm,25.75mm)(60.9mm,29.25mm) on Bottom Overlay And Pad R2-1(60mm,28.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (59.1mm,29.25mm)(60.9mm,29.25mm) on Bottom Overlay And Pad R2-1(60mm,28.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (13.4mm,8.25mm)(13.4mm,11.75mm) on Bottom Overlay And Pad R30-1(12.5mm,9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (11.6mm,8.25mm)(13.4mm,8.25mm) on Bottom Overlay And Pad R30-1(12.5mm,9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (11.6mm,8.25mm)(11.6mm,11.75mm) on Bottom Overlay And Pad R30-1(12.5mm,9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Text "R29" (11.739mm,6.619mm) on Bottom Overlay And Pad R30-1(12.5mm,9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (13.4mm,8.25mm)(13.4mm,11.75mm) on Bottom Overlay And Pad R30-2(12.5mm,11mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (11.6mm,11.75mm)(13.4mm,11.75mm) on Bottom Overlay And Pad R30-2(12.5mm,11mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (11.6mm,8.25mm)(11.6mm,11.75mm) on Bottom Overlay And Pad R30-2(12.5mm,11mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (6.6mm,8.25mm)(6.6mm,11.75mm) on Bottom Overlay And Pad R26-1(7.5mm,11mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (8.4mm,8.25mm)(8.4mm,11.75mm) on Bottom Overlay And Pad R26-1(7.5mm,11mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (6.6mm,11.75mm)(8.4mm,11.75mm) on Bottom Overlay And Pad R26-1(7.5mm,11mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (6.6mm,8.25mm)(6.6mm,11.75mm) on Bottom Overlay And Pad R26-2(7.5mm,9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (8.4mm,8.25mm)(8.4mm,11.75mm) on Bottom Overlay And Pad R26-2(7.5mm,9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (6.6mm,8.25mm)(8.4mm,8.25mm) on Bottom Overlay And Pad R26-2(7.5mm,9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Text "R25" (6.75mm,6.624mm) on Bottom Overlay And Pad R26-2(7.5mm,9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Text "R29" (11.739mm,6.619mm) on Bottom Overlay And Pad R26-2(7.5mm,9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Text "R27" (9.25mm,6.603mm) on Bottom Overlay And Pad R26-2(7.5mm,9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (10.1mm,2.25mm)(10.1mm,5.75mm) on Bottom Overlay And Pad R29-1(11mm,5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (11.9mm,2.25mm)(11.9mm,5.75mm) on Bottom Overlay And Pad R29-1(11mm,5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (10.1mm,5.75mm)(11.9mm,5.75mm) on Bottom Overlay And Pad R29-1(11mm,5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (10.1mm,2.25mm)(10.1mm,5.75mm) on Bottom Overlay And Pad R29-2(11mm,3mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (11.9mm,2.25mm)(11.9mm,5.75mm) on Bottom Overlay And Pad R29-2(11mm,3mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (10.1mm,2.25mm)(11.9mm,2.25mm) on Bottom Overlay And Pad R29-2(11mm,3mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.1mm,8.25mm)(9.1mm,11.75mm) on Bottom Overlay And Pad R28-1(10mm,9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (10.9mm,8.25mm)(10.9mm,11.75mm) on Bottom Overlay And Pad R28-1(10mm,9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (9.1mm,8.25mm)(10.9mm,8.25mm) on Bottom Overlay And Pad R28-1(10mm,9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Text "R29" (11.739mm,6.619mm) on Bottom Overlay And Pad R28-1(10mm,9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Text "R27" (9.25mm,6.603mm) on Bottom Overlay And Pad R28-1(10mm,9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.1mm,8.25mm)(9.1mm,11.75mm) on Bottom Overlay And Pad R28-2(10mm,11mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (10.9mm,8.25mm)(10.9mm,11.75mm) on Bottom Overlay And Pad R28-2(10mm,11mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (9.1mm,11.75mm)(10.9mm,11.75mm) on Bottom Overlay And Pad R28-2(10mm,11mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.4mm,2.25mm)(9.4mm,5.75mm) on Bottom Overlay And Pad R27-1(8.5mm,5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (7.6mm,2.25mm)(7.6mm,5.75mm) on Bottom Overlay And Pad R27-1(8.5mm,5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (7.6mm,5.75mm)(9.4mm,5.75mm) on Bottom Overlay And Pad R27-1(8.5mm,5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.4mm,2.25mm)(9.4mm,5.75mm) on Bottom Overlay And Pad R27-2(8.5mm,3mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (7.6mm,2.25mm)(7.6mm,5.75mm) on Bottom Overlay And Pad R27-2(8.5mm,3mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (7.6mm,2.25mm)(9.4mm,2.25mm) on Bottom Overlay And Pad R27-2(8.5mm,3mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (5.1mm,2.25mm)(5.1mm,5.75mm) on Bottom Overlay And Pad R25-1(6mm,3mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (6.9mm,2.25mm)(6.9mm,5.75mm) on Bottom Overlay And Pad R25-1(6mm,3mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (5.1mm,2.25mm)(6.9mm,2.25mm) on Bottom Overlay And Pad R25-1(6mm,3mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (5.1mm,2.25mm)(5.1mm,5.75mm) on Bottom Overlay And Pad R25-2(6mm,5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (6.9mm,2.25mm)(6.9mm,5.75mm) on Bottom Overlay And Pad R25-2(6mm,5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (5.1mm,5.75mm)(6.9mm,5.75mm) on Bottom Overlay And Pad R25-2(6mm,5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (2.6mm,2.25mm)(2.6mm,5.75mm) on Bottom Overlay And Pad R23-1(3.5mm,3mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (4.4mm,2.25mm)(4.4mm,5.75mm) on Bottom Overlay And Pad R23-1(3.5mm,3mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (2.6mm,2.25mm)(4.4mm,2.25mm) on Bottom Overlay And Pad R23-1(3.5mm,3mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (2.6mm,2.25mm)(2.6mm,5.75mm) on Bottom Overlay And Pad R23-2(3.5mm,5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (4.4mm,2.25mm)(4.4mm,5.75mm) on Bottom Overlay And Pad R23-2(3.5mm,5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (2.6mm,5.75mm)(4.4mm,5.75mm) on Bottom Overlay And Pad R23-2(3.5mm,5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (4.1mm,8.25mm)(4.1mm,11.75mm) on Bottom Overlay And Pad R24-1(5mm,11mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (5.9mm,8.25mm)(5.9mm,11.75mm) on Bottom Overlay And Pad R24-1(5mm,11mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (4.1mm,11.75mm)(5.9mm,11.75mm) on Bottom Overlay And Pad R24-1(5mm,11mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (4.1mm,8.25mm)(4.1mm,11.75mm) on Bottom Overlay And Pad R24-2(5mm,9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (5.9mm,8.25mm)(5.9mm,11.75mm) on Bottom Overlay And Pad R24-2(5mm,9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (4.1mm,8.25mm)(5.9mm,8.25mm) on Bottom Overlay And Pad R24-2(5mm,9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Text "R25" (6.75mm,6.624mm) on Bottom Overlay And Pad R24-2(5mm,9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Text "R27" (9.25mm,6.603mm) on Bottom Overlay And Pad R24-2(5mm,9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Text "R23" (4.234mm,6.608mm) on Bottom Overlay And Pad R24-2(5mm,9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.24mm]
Rule Violations :439

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.054mm < 0.254mm) Between Via (30.25mm,3.75mm) from Top Layer to Bottom Layer And Pad DD7-16(29.945mm,2.143mm) on Top Layer [Top Solder] Mask Sliver [0.054mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.055mm < 0.254mm) Between Via (28.25mm,3.75mm) from Top Layer to Bottom Layer And Pad DD7-15(28.675mm,2.143mm) on Top Layer [Top Solder] Mask Sliver [0.055mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.254mm) Between Via (28.25mm,3.75mm) from Top Layer to Bottom Layer And Pad DD7-14(27.405mm,2.143mm) on Top Layer [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (25.277mm,6.208mm) from Top Layer to Bottom Layer And Pad DD7-5(24.865mm,7.858mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.218mm < 0.254mm) Between Via (25.277mm,6.208mm) from Top Layer to Bottom Layer And Pad DD7-4(26.135mm,7.858mm) on Top Layer [Top Solder] Mask Sliver [0.218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.059mm < 0.254mm) Between Via (23.75mm,15.25mm) from Top Layer to Bottom Layer And Pad DD3-12(23.715mm,13.638mm) on Top Layer [Top Solder] Mask Sliver [0.059mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.059mm < 0.254mm) Between Via (18.5mm,15.25mm) from Top Layer to Bottom Layer And Pad DD3-8(18.635mm,13.638mm) on Top Layer [Top Solder] Mask Sliver [0.059mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.191mm < 0.254mm) Between Via (19.75mm,12.25mm) from Top Layer to Bottom Layer And Pad DD3-8(18.635mm,13.638mm) on Top Layer [Top Solder] Mask Sliver [0.191mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.109mm < 0.254mm) Between Via (18.75mm,21.5mm) from Top Layer to Bottom Layer And Pad DD3-21(18.635mm,23.163mm) on Top Layer [Top Solder] Mask Sliver [0.109mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Via (21.509mm,21.509mm) from Top Layer to Bottom Layer And Pad DD3-19(21.175mm,23.163mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.109mm < 0.254mm) Between Via (23.75mm,21.5mm) from Top Layer to Bottom Layer And Pad DD3-17(23.715mm,23.163mm) on Top Layer [Top Solder] Mask Sliver [0.109mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.109mm < 0.254mm) Between Via (17mm,21.5mm) from Top Layer to Bottom Layer And Pad DD3-22(17.365mm,23.163mm) on Top Layer [Top Solder] Mask Sliver [0.109mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.253mm < 0.254mm) Between Via (17mm,21.5mm) from Top Layer to Bottom Layer And Pad DD3-23(16.095mm,23.163mm) on Top Layer [Top Solder] Mask Sliver [0.253mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.195mm < 0.254mm) Between Via (11.5mm,21.5mm) from Top Layer to Bottom Layer And Pad DD3-26(12.285mm,23.163mm) on Top Layer [Top Solder] Mask Sliver [0.195mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Via (11.5mm,21.5mm) from Top Layer to Bottom Layer And Pad DD3-27(11.015mm,23.163mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.109mm < 0.254mm) Between Via (9.5mm,21.5mm) from Top Layer to Bottom Layer And Pad DD3-28(9.745mm,23.163mm) on Top Layer [Top Solder] Mask Sliver [0.109mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (58.5mm,36.5mm) from Top Layer to Bottom Layer And Pad R7-1(57mm,36.5mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (58.5mm,26.5mm) from Top Layer to Bottom Layer And Pad R3-1(57mm,26.5mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.218mm < 0.254mm) Between Via (58.5mm,32.5mm) from Top Layer to Bottom Layer And Pad R5-1(57mm,31.5mm) on Top Layer [Top Solder] Mask Sliver [0.218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.089mm < 0.254mm) Between Via (38.865mm,38mm) from Top Layer to Bottom Layer And Pad DA1-3(38.865mm,36.357mm) on Top Layer [Top Solder] Mask Sliver [0.089mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.216mm < 0.254mm) Between Via (5mm,9.5mm) from Top Layer to Bottom Layer And Pad SA2-14(6.095mm,8.048mm) on Top Layer [Top Solder] Mask Sliver [0.216mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Via (7.5mm,9.5mm) from Top Layer to Bottom Layer And Pad SA2-12(8.635mm,8.048mm) on Top Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.244mm < 0.254mm) Between Via (14mm,28.25mm) from Top Layer to Bottom Layer And Pad DD2-24(15.238mm,29.515mm) on Top Layer [Top Solder] Mask Sliver [0.244mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.254mm) Between Via (13.5mm,38.5mm) from Top Layer to Bottom Layer And Pad DD2-17(15.238mm,38.405mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.209mm < 0.254mm) Between Via (17mm,37.5mm) from Top Layer to Bottom Layer And Pad DD2-18(15.238mm,37.135mm) on Top Layer [Top Solder] Mask Sliver [0.209mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.209mm < 0.254mm) Between Via (17mm,34.5mm) from Top Layer to Bottom Layer And Pad DD2-20(15.238mm,34.595mm) on Top Layer [Top Solder] Mask Sliver [0.209mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad C8-1(18.75mm,8mm) on Bottom Layer And Pad ZQ1-1(17mm,8.5mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad C9-2(18.75mm,3.5mm) on Bottom Layer And Pad ZQ1-2(17mm,3.5mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.218mm < 0.254mm) Between Via (36.5mm,31mm) from Top Layer to Bottom Layer And Pad C34-2(37.5mm,32.5mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.202mm < 0.254mm) Between Via (11mm,28.25mm) from Top Layer to Bottom Layer And Pad DD1-1(10.174mm,29.555mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.202mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.218mm < 0.254mm) Between Via (42.5mm,31mm) from Top Layer to Bottom Layer And Pad C36-2(41.5mm,32.5mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.218mm < 0.254mm) Between Via (46.5mm,14.5mm) from Top Layer to Bottom Layer And Pad C24-1(45mm,15.5mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.218mm < 0.254mm) Between Via (41.5mm,14.5mm) from Top Layer to Bottom Layer And Pad C24-2(43mm,15.5mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (12.5mm,9.5mm) from Top Layer to Bottom Layer And Pad R30-2(12.5mm,11mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (7.5mm,9.5mm) from Top Layer to Bottom Layer And Pad R26-1(7.5mm,11mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (11mm,6.5mm) from Top Layer to Bottom Layer And Pad R29-1(11mm,5mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (10mm,9.5mm) from Top Layer to Bottom Layer And Pad R28-2(10mm,11mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (8.5mm,6.5mm) from Top Layer to Bottom Layer And Pad R27-1(8.5mm,5mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (6mm,6.5mm) from Top Layer to Bottom Layer And Pad R25-2(6mm,5mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.218mm < 0.254mm) Between Via (2.5mm,1.5mm) from Top Layer to Bottom Layer And Pad R23-1(3.5mm,3mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (3.5mm,6.5mm) from Top Layer to Bottom Layer And Pad R23-2(3.5mm,5mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (5mm,9.5mm) from Top Layer to Bottom Layer And Pad R24-1(5mm,11mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.178mm < 0.254mm) Between Via (11mm,16mm) from Top Layer to Bottom Layer And Via (12.5mm,15.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.178mm] / [Bottom Solder] Mask Sliver [0.178mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.117mm < 0.254mm) Between Via (34.25mm,15.5mm) from Top Layer to Bottom Layer And Via (32.75mm,15.75mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.117mm] / [Bottom Solder] Mask Sliver [0.117mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (19.75mm,12.25mm) from Top Layer to Bottom Layer And Via (21.25mm,12.25mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (11mm,41mm) from Top Layer to Bottom Layer And Via (12.5mm,41mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
Rule Violations :46

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.3mm) (Max=1mm) (Preferred=0.5mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.3mm) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:00