Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.24 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Reading design: azurian_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "azurian_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "azurian_top"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : azurian_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\multiboot.v" into library work
Parsing module <multiboot>.
Parsing module <multiboot_spartan6>.
Analyzing Verilog file "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\modulo_top.v" into library work
Parsing module <azurian_top>.
Parsing VHDL file "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\T80\T80_Pack.vhd" into library work
Parsing package <T80_Pack>.
Parsing VHDL file "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\T80\T80_RegX.vhd" into library work
Parsing entity <T80_Reg>.
Parsing architecture <rtl> of entity <t80_reg>.
Parsing VHDL file "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\T80\T80_MCode.vhd" into library work
Parsing entity <T80_MCode>.
Parsing architecture <rtl> of entity <t80_mcode>.
Parsing VHDL file "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\T80\T80_ALU.vhd" into library work
Parsing entity <T80_ALU>.
Parsing architecture <rtl> of entity <t80_alu>.
Parsing VHDL file "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\sine_package.vhd" into library work
Parsing package <sine_package>.
Parsing package body <sine_package>.
Parsing VHDL file "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_logic.vhd" into library work
Parsing entity <LOGIC_74XX138>.
Parsing architecture <RTL> of entity <logic_74xx138>.
Parsing entity <LOGIC_74XX139>.
Parsing architecture <RTL> of entity <logic_74xx139>.
Parsing VHDL file "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\T80\T80.vhd" into library work
Parsing entity <T80>.
Parsing architecture <rtl> of entity <t80>.
Parsing VHDL file "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\roms\HIT.vhd" into library work
Parsing entity <HIT>.
Parsing architecture <prom> of entity <hit>.
Parsing VHDL file "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\roms\galaxian_6l.vhd" into library work
Parsing entity <GALAXIAN_6L>.
Parsing architecture <RTL> of entity <galaxian_6l>.
Parsing VHDL file "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\roms\galaxian_1k.vhd" into library work
Parsing entity <GALAXIAN_1K>.
Parsing architecture <RTL> of entity <galaxian_1k>.
Parsing VHDL file "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\roms\galaxian_1h.vhd" into library work
Parsing entity <GALAXIAN_1H>.
Parsing architecture <RTL> of entity <galaxian_1h>.
Parsing VHDL file "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\roms\FIR.vhd" into library work
Parsing entity <FIR>.
Parsing architecture <prom> of entity <fir>.
Parsing VHDL file "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_sound_vco.vhd" into library work
Parsing entity <MC_SOUND_VCO>.
Parsing architecture <RTL> of entity <mc_sound_vco>.
Parsing VHDL file "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_missile.vhd" into library work
Parsing entity <MC_MISSILE>.
Parsing architecture <RTL> of entity <mc_missile>.
Parsing VHDL file "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_ld_pls.vhd" into library work
Parsing entity <MC_LD_PLS>.
Parsing architecture <RTL> of entity <mc_ld_pls>.
Parsing VHDL file "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_bram.vhd" into library work
Parsing entity <MC_CPU_RAM>.
Parsing architecture <RTL> of entity <mc_cpu_ram>.
Parsing entity <MC_OBJ_RAM>.
Parsing architecture <RTL> of entity <mc_obj_ram>.
Parsing entity <MC_VID_RAM>.
Parsing architecture <RTL> of entity <mc_vid_ram>.
Parsing entity <MC_LRAM>.
Parsing architecture <RTL> of entity <mc_lram>.
Parsing VHDL file "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\T80\T80as.vhd" into library work
Parsing entity <T80as>.
Parsing architecture <RTL> of entity <t80as>.
Parsing VHDL file "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\roms\rom0.vhd" into library work
Parsing entity <ROM_PGM_0>.
Parsing architecture <RTL> of entity <rom_pgm_0>.
Parsing VHDL file "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\keyb\ps2_intf.vhd" into library work
Parsing entity <ps2_intf>.
Parsing architecture <ps2_intf_arch> of entity <ps2_intf>.
Parsing VHDL file "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_video.vhd" into library work
Parsing entity <MC_VIDEO>.
Parsing architecture <RTL> of entity <mc_video>.
Parsing VHDL file "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_vga.vhd" into library work
Parsing entity <VGA_SCANDBL>.
Parsing architecture <RTL> of entity <vga_scandbl>.
Parsing VHDL file "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_stars.vhd" into library work
Parsing entity <MC_STARS>.
Parsing architecture <RTL> of entity <mc_stars>.
Parsing VHDL file "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_sound_b.vhd" into library work
Parsing entity <MC_SOUND_B>.
Parsing architecture <RTL> of entity <mc_sound_b>.
Parsing VHDL file "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_sound_a.vhd" into library work
Parsing entity <MC_SOUND_A>.
Parsing architecture <RTL> of entity <mc_sound_a>.
Parsing VHDL file "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_inport.vhd" into library work
Parsing entity <MC_INPORT>.
Parsing architecture <RTL> of entity <mc_inport>.
Parsing VHDL file "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_hv_count.vhd" into library work
Parsing entity <MC_HV_COUNT>.
Parsing architecture <RTL> of entity <mc_hv_count>.
Parsing VHDL file "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_debounce.vhd" into library work
Parsing entity <GALAXIAN_DEBOUNCE>.
Parsing architecture <RTL> of entity <galaxian_debounce>.
Parsing VHDL file "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_dac.vhd" into library work
Parsing entity <DAC>.
Parsing architecture <RTL> of entity <dac>.
Parsing VHDL file "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_col_pal.vhd" into library work
Parsing entity <MC_COL_PAL>.
Parsing architecture <RTL> of entity <mc_col_pal>.
Parsing VHDL file "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_clocks.vhd" into library work
Parsing entity <CLOCKGEN>.
Parsing architecture <RTL> of entity <clockgen>.
Parsing VHDL file "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_adec.vhd" into library work
Parsing entity <MC_ADEC>.
Parsing architecture <RTL> of entity <mc_adec>.
Parsing VHDL file "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\keyb\keyboard.vhd" into library work
Parsing entity <keyboard>.
Parsing architecture <rtl> of entity <keyboard>.
Parsing VHDL file "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\galaxian.vhd" into library work
Parsing entity <galaxian>.
Parsing architecture <RTL> of entity <galaxian>.
WARNING:HDLCompiler:946 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\galaxian.vhd" Line 246: Actual for formal port scanlines is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\galaxian.vhd" Line 324: Actual for formal port i_coin1 is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\galaxian.vhd" Line 325: Actual for formal port i_coin2 is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\galaxian.vhd" Line 326: Actual for formal port i_1p_le is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\galaxian.vhd" Line 327: Actual for formal port i_1p_ri is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\galaxian.vhd" Line 328: Actual for formal port i_1p_sh is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\galaxian.vhd" Line 329: Actual for formal port i_2p_le is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\galaxian.vhd" Line 330: Actual for formal port i_2p_ri is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\galaxian.vhd" Line 331: Actual for formal port i_2p_sh is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\galaxian.vhd" Line 332: Actual for formal port i_1p_start is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\galaxian.vhd" Line 333: Actual for formal port i_2p_start is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <azurian_top>.
Going to vhdl side to elaborate module galaxian

Elaborating entity <galaxian> (architecture <RTL>) from library <work>.

Elaborating entity <CLOCKGEN> (architecture <RTL>) from library <work>.
INFO:HDLCompiler:679 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_clocks.vhd" Line 116. Case statement is complete. others clause is never selected

Elaborating entity <MC_VIDEO> (architecture <RTL>) from library <work>.

Elaborating entity <MC_LD_PLS> (architecture <RTL>) from library <work>.

Elaborating entity <LOGIC_74XX139> (architecture <RTL>) from library <work>.
INFO:HDLCompiler:679 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_logic.vhd" Line 86. Case statement is complete. others clause is never selected

Elaborating entity <MC_OBJ_RAM> (architecture <RTL>) from library <work>.

Elaborating entity <MC_LRAM> (architecture <RTL>) from library <work>.

Elaborating entity <MC_MISSILE> (architecture <RTL>) from library <work>.

Elaborating entity <MC_VID_RAM> (architecture <RTL>) from library <work>.

Elaborating entity <GALAXIAN_1K> (architecture <RTL>) from library <work>.
WARNING:HDLCompiler:89 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\roms\galaxian_1k.vhd" Line 122: <ramb16_s9> remains a black-box since it has no binding entity.

Elaborating entity <GALAXIAN_1H> (architecture <RTL>) from library <work>.
WARNING:HDLCompiler:89 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\roms\galaxian_1h.vhd" Line 122: <ramb16_s9> remains a black-box since it has no binding entity.
INFO:HDLCompiler:679 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_video.vhd" Line 346. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_video.vhd" Line 361. Case statement is complete. others clause is never selected

Elaborating entity <VGA_SCANDBL> (architecture <RTL>) from library <work>.

Elaborating entity <T80as> (architecture <RTL>) with generics from library <work>.

Elaborating entity <T80> (architecture <rtl>) with generics from library <work>.

Elaborating entity <T80_MCode> (architecture <rtl>) with generics from library <work>.

Elaborating entity <T80_ALU> (architecture <rtl>) with generics from library <work>.

Elaborating entity <T80_Reg> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:89 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\T80\T80_RegX.vhd" Line 87: <ram16x1d> remains a black-box since it has no binding entity.

Elaborating entity <MC_CPU_RAM> (architecture <RTL>) from library <work>.

Elaborating entity <MC_ADEC> (architecture <RTL>) from library <work>.

Elaborating entity <LOGIC_74XX138> (architecture <RTL>) from library <work>.
INFO:HDLCompiler:679 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_logic.vhd" Line 52. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_adec.vhd" Line 241. Case statement is complete. others clause is never selected

Elaborating entity <MC_INPORT> (architecture <RTL>) from library <work>.

Elaborating entity <MC_HV_COUNT> (architecture <RTL>) from library <work>.

Elaborating entity <MC_COL_PAL> (architecture <RTL>) from library <work>.

Elaborating entity <GALAXIAN_6L> (architecture <RTL>) from library <work>.
WARNING:HDLCompiler:89 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\roms\galaxian_6l.vhd" Line 122: <ramb16_s9> remains a black-box since it has no binding entity.

Elaborating entity <MC_STARS> (architecture <RTL>) from library <work>.

Elaborating entity <MC_SOUND_A> (architecture <RTL>) from library <work>.

Elaborating entity <MC_SOUND_B> (architecture <RTL>) from library <work>.

Elaborating entity <FIR> (architecture <prom>) from library <work>.

Elaborating entity <HIT> (architecture <prom>) from library <work>.
INFO:HDLCompiler:679 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_sound_b.vhd" Line 219. Case statement is complete. others clause is never selected

Elaborating entity <MC_SOUND_VCO> (architecture <RTL>) from library <work>.
INFO:HDLCompiler:679 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\sine_package.vhd" Line 147. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\sine_package.vhd" Line 147. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\sine_package.vhd" Line 147. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\sine_package.vhd" Line 147. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_sound_vco.vhd" Line 44. Case statement is complete. others clause is never selected

Elaborating entity <DAC> (architecture <RTL>) with generics from library <work>.

Elaborating entity <ROM_PGM_0> (architecture <RTL>) from library <work>.
WARNING:HDLCompiler:89 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\roms\rom0.vhd" Line 113: <ramb16_s1> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:1127 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\galaxian.vhd" Line 441: Assignment to o_cmpbl ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\galaxian.vhd" Line 454: Assignment to hblank ignored, since the identifier is never used

Elaborating entity <GALAXIAN_DEBOUNCE> (architecture <RTL>) with generics from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module keyboard

Elaborating entity <keyboard> (architecture <rtl>) from library <work>.

Elaborating entity <ps2_intf> (architecture <ps2_intf_arch>) with generics from library <work>.
Back to verilog to continue elaboration

Elaborating module <multiboot>.
WARNING:HDLCompiler:872 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\multiboot.v" Line 6: Using initial value of spi_addr since it is never assigned
WARNING:HDLCompiler:1016 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\multiboot.v" Line 38: Port BUSY is not connected to this instance

Elaborating module <multiboot_spartan6>.

Elaborating module <ICAP_SPARTAN6>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <azurian_top>.
    Related source file is "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\modulo_top.v".
        joyType = 1
INFO:Xst:3210 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\modulo_top.v" line 120: Output port <O_BLANKING> of the instance <pm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\modulo_top.v" line 120: Output port <JOYSTICK_A_GND> of the instance <pm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\modulo_top.v" line 120: Output port <JOYSTICK_B_GND> of the instance <pm> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <O_AUDIO_L>.
    Found 1-bit register for signal <JSELECT>.
    Found 8-bit register for signal <joy1>.
    Found 8-bit register for signal <joy2>.
    Found 9-bit register for signal <O_AUDIO_CNT>.
    Found 9-bit adder for signal <O_AUDIO_CNT[8]_GND_1_o_add_7_OUT> created at line 81.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <azurian_top> synthesized.

Synthesizing Unit <galaxian>.
    Related source file is "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\galaxian.vhd".
WARNING:Xst:647 - Input <scanSW<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <scanSW<10:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\galaxian.vhd" line 186: Output port <O_CLK_06Mn> of the instance <mc_clocks> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\galaxian.vhd" line 249: Output port <M1_n> of the instance <cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\galaxian.vhd" line 249: Output port <IORQ_n> of the instance <cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\galaxian.vhd" line 249: Output port <HALT_n> of the instance <cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\galaxian.vhd" line 249: Output port <BUSAK_n> of the instance <cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\galaxian.vhd" line 249: Output port <DOE> of the instance <cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\galaxian.vhd" line 281: Output port <O_CPU_RAM_WR> of the instance <mc_adec> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\galaxian.vhd" line 281: Output port <O_WDR_OE> of the instance <mc_adec> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\galaxian.vhd" line 281: Output port <O_BD_G> of the instance <mc_adec> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\galaxian.vhd" line 368: Output port <O_NOISE> of the instance <mc_stars> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\galaxian.vhd" line 386: Output port <O_DO> of the instance <mc_sound_a> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <O_BLANKING> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 4-bit register for signal <rst_count>.
    Found 4-bit register for signal <W_DAC>.
    Found 3-bit register for signal <W_FS>.
    Found 1-bit register for signal <W_HIT>.
    Found 1-bit register for signal <W_FIRE>.
    Found 1-bit register for signal <W_VOL1>.
    Found 1-bit register for signal <W_VOL2>.
    Found 1-bit register for signal <O_HSYNC>.
    Found 1-bit register for signal <O_VSYNC>.
    Found 3-bit register for signal <O_VIDEO_R>.
    Found 3-bit register for signal <O_VIDEO_G>.
    Found 3-bit register for signal <O_VIDEO_B>.
    Found 4-bit adder for signal <rst_count[3]_GND_7_o_add_11_OUT> created at line 482.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <galaxian> synthesized.

Synthesizing Unit <CLOCKGEN>.
    Related source file is "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_clocks.vhd".
    Found 1-bit register for signal <CLK_12M>.
    Found 1-bit register for signal <CLK_18M>.
    Found 1-bit register for signal <CLK_6M>.
    Found 1-bit register for signal <CLK_6Mn>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 3                                              |
    | Inputs             | 0                                              |
    | Outputs            | 1                                              |
    | Clock              | CLK_36M (rising_edge)                          |
    | Reset              | _n0021 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <CLOCKGEN> synthesized.

Synthesizing Unit <MC_VIDEO>.
    Related source file is "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_video.vhd".
WARNING:Xst:647 - Input <I_OBJ_SUB_A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <I_DRIVER_WR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <W_2M_Q>.
    Found 1-bit register for signal <W_CNTRLDn>.
    Found 1-bit register for signal <W_CNTRCLRn>.
    Found 1-bit register for signal <W_COLLn>.
    Found 1-bit register for signal <W_VPLn>.
    Found 1-bit register for signal <W_OBJDATALn>.
    Found 1-bit register for signal <W_MLDn>.
    Found 1-bit register for signal <W_SLDn>.
    Found 8-bit register for signal <W_H_POSI>.
    Found 8-bit register for signal <W_OBJ_D>.
    Found 8-bit register for signal <reg_2KL>.
    Found 8-bit register for signal <reg_2HJ>.
    Found 3-bit register for signal <W_6K_Q>.
    Found 7-bit register for signal <W_6P_Q>.
    Found 8-bit register for signal <W_45T_Q>.
    Found 2-bit register for signal <W_RV>.
    Found 3-bit register for signal <W_RC>.
    Found 1-bit register for signal <W_LDn>.
    Found 8-bit adder for signal <W_45N_Q> created at line 296.
    Found 8-bit adder for signal <W_45T_Q[7]_GND_15_o_add_34_OUT> created at line 405.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  71 D-type flip-flop(s).
	inferred  15 Multiplexer(s).
Unit <MC_VIDEO> synthesized.

Synthesizing Unit <MC_LD_PLS>.
    Related source file is "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_ld_pls.vhd".
WARNING:Xst:647 - Input <I_H_CNT<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <W_4C1_Q3>.
    Found 1-bit register for signal <W_4C2_B>.
    Found 1-bit register for signal <W_5C_Q>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <MC_LD_PLS> synthesized.

Synthesizing Unit <LOGIC_74XX139>.
    Related source file is "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_logic.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <LOGIC_74XX139> synthesized.

Synthesizing Unit <MC_OBJ_RAM>.
    Related source file is "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_bram.vhd".
    Summary:
	no macro.
Unit <MC_OBJ_RAM> synthesized.

Synthesizing Unit <MC_LRAM>.
    Related source file is "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_bram.vhd".
    Found 5-bit register for signal <O_Dn>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <MC_LRAM> synthesized.

Synthesizing Unit <MC_MISSILE>.
    Related source file is "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_missile.vhd".
WARNING:Xst:647 - Input <I_CLK_18M> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <W_5P1_Q>.
    Found 1-bit register for signal <W_5P2_Q>.
    Found 1-bit register for signal <W_5P1_CLK>.
    Found 8-bit register for signal <W_45S_Q>.
    Found 1-bit register for signal <W_5P2_CLK>.
    Found 8-bit register for signal <W_45R_Q>.
    Found 8-bit adder for signal <W_45R_Q[7]_GND_29_o_add_0_OUT> created at line 55.
    Found 8-bit adder for signal <W_45S_Q[7]_GND_29_o_add_5_OUT> created at line 74.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <MC_MISSILE> synthesized.

Synthesizing Unit <MC_VID_RAM>.
    Related source file is "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_bram.vhd".
    Summary:
	no macro.
Unit <MC_VID_RAM> synthesized.

Synthesizing Unit <GALAXIAN_1K>.
    Related source file is "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\roms\galaxian_1k.vhd".
    Set property "INIT_00 = 00048692B2F2DE8C0046CE9E9ABAF26200000242FEFE020200387C8682C27C38" for instance <rom0.inst>.
    Set property "INIT_01 = 00C0C08E9EB0E0C0003C7ED292929E0C00E4E6A2A2A2BE1C00183868C8FEFE08" for instance <rom0.inst>.
    Set property "INIT_02 = F0F0FE08000000000000FFFFFFFF00000060F2929296FC78006CF2B29A9A6E0C" for instance <rom0.inst>.
    Set property "INIT_03 = 00276290C062270000000008080C080802000006040000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_04 = 00387CC68282C64400FEFE929292FE6C003E7EC888C87E3E0000000000000000" for instance <rom0.inst>.
    Set property "INIT_05 = 00387CC682929E9E00FEFE90909090800000FEFE9292928200FEFE8282C67C38" for instance <rom0.inst>.
    Set property "INIT_06 = 00FEFE183C6EC682000406020202FEFC00008282FEFE828200FEFE101010FEFE" for instance <rom0.inst>.
    Set property "INIT_07 = 007CFE828282FE7C00FEFE70381CFEFE00FEFE703870FEFE0000FEFE02020202" for instance <rom0.inst>.
    Set property "INIT_08 = 0064F69292D25E0C00FEFE888C9EF672007CFE828A8EFC7A00FEFE888888F870" for instance <rom0.inst>.
    Set property "INIT_09 = 00F8FE1C381CFEF800F0F81C0E1CF8F000FCFE020202FEFC00008080FEFE8080" for instance <rom0.inst>.
    Set property "INIT_0A = 001010101010101000868E9EBAF2E2C20000C0F01E1EF0C000C6EE7C387CEEC6" for instance <rom0.inst>.
    Set property "INIT_0B = 00000000000000000000000000000000FFFFFFFFFFFFFFFF0000000002070200" for instance <rom0.inst>.
    Set property "INIT_0C = 1F3F3F7F7F7F7F7F030101000103070F031F1F1F3F3F1F0F0000000000000000" for instance <rom0.inst>.
    Set property "INIT_0D = 010103030300010700000000000000011C0C0C00000000007F7E3E3E3E3E1C1C" for instance <rom0.inst>.
    Set property "INIT_0E = E382030707070F030000000C3CFEFEFFA70F076CF0E080000F0F1F1F1F3F7FFF" for instance <rom0.inst>.
    Set property "INIT_0F = 0081C3F7FFFFFFFF00000000000000000000010103010000070E040000000000" for instance <rom0.inst>.
    Set property "INIT_10 = 0000003C181838780000000000000000F8F8F8783818183C030F030000000000" for instance <rom0.inst>.
    Set property "INIT_11 = 0008F8F8F8E8C0C000203F3F3F2F070780808080800000000303030303010100" for instance <rom0.inst>.
    Set property "INIT_12 = 0000000000000000001030380C0E0E0F80C07060400000001F1F3C3830704000" for instance <rom0.inst>.
    Set property "INIT_13 = 1818789C9C781818000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_14 = 3F0F1E44441E0F3F000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_15 = 8040209088C4E271010204091123478E71E2C488902040808E47231109040201" for instance <rom0.inst>.
    Set property "INIT_16 = 0000E038D84C34340000071C1B322E2C34344CD838E000002C2E321B1C070000" for instance <rom0.inst>.
    Set property "INIT_17 = F7B79FA9D6477669F6DEC3DBFBFF879D5D3B76EC58B0608081DBA5AF80FFFFFF" for instance <rom0.inst>.
    Set property "INIT_18 = C060303E73E78E3C03060CFCCEE7713C3C8EE7733F3060C03C71E7CEFC0C0603" for instance <rom0.inst>.
    Set property "INIT_19 = FFFF707E3A3E1C1C1C1C3E3A7E70FFFF0E0E0707030301010107030307070E0E" for instance <rom0.inst>.
    Set property "INIT_1A = 031FFFFEF0E0E0E0E0E0E0F0FEFF1F03E0FCFF3F07000000000000073FFFFCE0" for instance <rom0.inst>.
    Set property "INIT_1B = 070F1F3F7FFFF7E7C787070707070707E7EFFFFEFCF8F0E0E0E0E0E0E0E0E1E3" for instance <rom0.inst>.
    Set property "INIT_1C = 0078FCF8E0F0F8F8010707030F1F1F1FF0F0F0F8F8D880803F0F070307030100" for instance <rom0.inst>.
    Set property "INIT_1D = 0000000010A080C0000000000802020790400000000000000301040000000000" for instance <rom0.inst>.
    Set property "INIT_1E = 00005020A09020C00000000800250307C8A4801140200000274E042404000000" for instance <rom0.inst>.
    Set property "INIT_1F = 0810204488B0A0C0000142291D0D0707ECD08080C84420003FE70F0420420000" for instance <rom0.inst>.
    Set property "INIT_20 = FFFF7F7F3F3F1F1F000000000001071F000000C040603070E1C0808000000000" for instance <rom0.inst>.
    Set property "INIT_21 = FFFFFF1F0F07070300000000F8FFFFFF0000000000077FFF0F03000000000000" for instance <rom0.inst>.
    Set property "INIT_22 = 18183030306060C00103020000000000000000000000000003070F1F7FFFFFFF" for instance <rom0.inst>.
    Set property "INIT_23 = D0D0D0A0A0A0404006060D1A3450C00000000001010103038000000000000000" for instance <rom0.inst>.
    Set property "INIT_24 = FCFCFCFEFEFEFFFFFFFFFFFFFFFFFFFF00000000000000008080000000000000" for instance <rom0.inst>.
    Set property "INIT_25 = C0C0E0E0F0F0F8F8F8FCFCFEFEFFFFFF808080C0C0C0E0E0F0F0F0F0F8F8F8F8" for instance <rom0.inst>.
    Set property "INIT_26 = 80C0C0E0F0F8F8FCFCFEFEFFFFFFFFFFFCFEFEFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <rom0.inst>.
    Set property "INIT_27 = 00000000008080C0000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_28 = 00000000001F3F3300010100000000000000000000008080E0E0E0F0F0F8F8FC" for instance <rom0.inst>.
    Set property "INIT_29 = 0000000000000000C080000000000000C0406060404040C000000000008080C0" for instance <rom0.inst>.
    Set property "INIT_2A = 000000000040E0E0008080C0C0C0C0C0070600000000000000000080C0E0380F" for instance <rom0.inst>.
    Set property "INIT_2B = F0F8FCFE1F0F070707070F1FFEFCF8F000000000FFFFFFFFFFFFFFFF00000000" for instance <rom0.inst>.
    Set property "INIT_2C = FFFFFFFFC0C0C0C0E0F0F8FCFF9F0F07E1E1E1F3FF7F3F1EFFFFFFFFE1E1E1E1" for instance <rom0.inst>.
    Set property "INIT_2D = FFFFFFFFF8FE7F1F07010000FFFFFFFF000000000000FFFFFFFF000000000000" for instance <rom0.inst>.
    Set property "INIT_2E = E0E0E0E0E0E0FFFFFFFFE0E0E0E0E0E0FFFFFFFF000080E0F8FE7F1FFFFFFFFF" for instance <rom0.inst>.
    Set property "INIT_2F = FCFEFFFF0F0707070707070F1F1F1E1C3F7FFFFFF0E0E0E0E0E0E0F0F8F87838" for instance <rom0.inst>.
    Set property "INIT_30 = FFFFFFFFC0C0E0F0F87C3E1F0F070301FFFFFFFF0303070F1F3E7CF8F0E0C080" for instance <rom0.inst>.
    Set property "INIT_31 = 2010482814140808F0FCE070FEFFFE001010204080000000000011102CC30000" for instance <rom0.inst>.
    Set property "INIT_32 = 000050B85860202000000001000000000106066700000000080C0F0604000000" for instance <rom0.inst>.
    Set property "INIT_33 = 0000000000000000A7C7EDF5F9FDFFDF00C070DC007FD7C7F7FDC6D0DEFFE7F0" for instance <rom0.inst>.
    Set property "INIT_34 = 20680C92E6102762020101000000000004020D18000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_35 = 8040402020A020C00405363152F1041200000000000000001361C00000000000" for instance <rom0.inst>.
    Set property "INIT_36 = 000000000000017200000000000806018AFCC0C0404040C00101010001020405" for instance <rom0.inst>.
    Set property "INIT_37 = 000000040C10D0700000000000E30F132020101020207800020C080000000000" for instance <rom0.inst>.
    Set property "INIT_38 = F9E1870182C78F370D050F0F09070703DFFFFF7C100000000301010000000000" for instance <rom0.inst>.
    Set property "INIT_39 = E0C0C0E0E0F06070CF0FA7F1F8742F9C78B8400000000000FF9F0F0000000000" for instance <rom0.inst>.
    Set property "INIT_3A = 00000303032377DF00000000000000018E8B8F74F6EF7FFF010103070B07070E" for instance <rom0.inst>.
    Set property "INIT_3B = 0000000000000000000030F8F8DC3E6E1080E0E0F0F0D0E07E3F9F8F2F7FEFEF" for instance <rom0.inst>.
    Set property "INIT_3C = FF7D33D6FAC88E1A000203000000010033F79400000000000000010000000000" for instance <rom0.inst>.
    Set property "INIT_3D = 0020808000000000F8CE77D7DF49282400804000000000003514020000000000" for instance <rom0.inst>.
    Set property "INIT_3E = 000000000101826600000000000001009C4263F7198EFB870000010001000001" for instance <rom0.inst>.
    Set property "INIT_3F = 0000000000000000000000000858704000800000004080C04ADC79AEEAF8FFFF" for instance <rom0.inst>.
INFO:Xst:3210 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\roms\galaxian_1k.vhd" line 289: Output port <DOP> of the instance <rom0.inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <GALAXIAN_1K> synthesized.

Synthesizing Unit <GALAXIAN_1H>.
    Related source file is "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\roms\galaxian_1h.vhd".
    Set property "INIT_00 = 00048692B2F2DE8C0046CE9E9ABAF26200000242FEFE020200387C8682C27C38" for instance <rom0.inst>.
    Set property "INIT_01 = 00C0C08E9EB0E0C0003C7ED292929E0C00E4E6A2A2A2BE1C00183868C8FEFE08" for instance <rom0.inst>.
    Set property "INIT_02 = F0F05808000000000000FFFFFFFF00000060F2929296FC78006CF2B29A9A6E0C" for instance <rom0.inst>.
    Set property "INIT_03 = 0007023E3E02070000061E74763236377D3F3F191A3E1E060006070702000000" for instance <rom0.inst>.
    Set property "INIT_04 = 00387CC68282C64400FEFE929292FE6C003E7EC888C87E3E0000000000000000" for instance <rom0.inst>.
    Set property "INIT_05 = 00387CC682929E9E00FEFE90909090800000FEFE9292928200FEFE8282C67C38" for instance <rom0.inst>.
    Set property "INIT_06 = 00FEFE183C6EC682000406020202FEFC00008282FEFE828200FEFE101010FEFE" for instance <rom0.inst>.
    Set property "INIT_07 = 007CFE828282FE7C00FEFE70381CFEFE00FEFE703870FEFE0000FEFE02020202" for instance <rom0.inst>.
    Set property "INIT_08 = 0064F69292D25E0C00FEFE888C9EF672007CFE828A8EFC7A00FEFE888888F870" for instance <rom0.inst>.
    Set property "INIT_09 = 00F8FE1C381CFEF800F0F81C0E1CF8F000FCFE020202FEFC00008080FEFE8080" for instance <rom0.inst>.
    Set property "INIT_0A = 001010101010101000868E9EBAF2E2C20000C0F01E1EF0C000C6EE7C387CEEC6" for instance <rom0.inst>.
    Set property "INIT_0B = 0000000000000001FFFFFFFFFFFFFFFF00000000000000000000000002070202" for instance <rom0.inst>.
    Set property "INIT_0C = 20404000000000003C7E7E7F7E7C78701C0000000000203001030707070F0F0F" for instance <rom0.inst>.
    Set property "INIT_0D = 060E1C3C7C7FFEF8000000000000010203030307070303030001010101010303" for instance <rom0.inst>.
    Set property "INIT_0E = 1C7DFCF8F8F8F0FC000003030301010058F0F8930F1F7FFFF0F0E0E0E0C08000" for instance <rom0.inst>.
    Set property "INIT_0F = FF7E3C08000000000F7FFFFFFFFFFFFFFFFFFEFEFCFEFFFFF8F1FBFFFFFFFFFF" for instance <rom0.inst>.
    Set property "INIT_10 = 000000060E1E3878000000000000020688088878381E0E060F100F0602000000" for instance <rom0.inst>.
    Set property "INIT_11 = 3838F870606040C038383F1C0C0C040680808080E0C08000020202020E060201" for instance <rom0.inst>.
    Set property "INIT_12 = 0000000000000040080C0E0C0C0A0809E0F00000000000001097E4E8D090B0F8" for instance <rom0.inst>.
    Set property "INIT_13 = 0103669C9C660301000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_14 = 3F8386BCBC86833F000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_15 = 8040A0D0E8343AF90102050B172C5C9FF93A34E8D0A040809F5C2C170B050201" for instance <rom0.inst>.
    Set property "INIT_16 = 80840E04C0C0F0F30121702003030FCFF3F0C0C0040E8480CF0F030320702101" for instance <rom0.inst>.
    Set property "INIT_17 = DEDEEED6EFFEFFF67F7F7C3C0C7C7C7EEEDCB870E0C080007E7E7E7E7F7E3E00" for instance <rom0.inst>.
    Set property "INIT_18 = 000000030F1F7EF8000000C0F0F87E1FF87E1F0F030000001F7EF8F0C0000000" for instance <rom0.inst>.
    Set property "INIT_19 = 003F3F1D1D0D0F07070F0D1D1D3F3F0007030301000000000000000001030307" for instance <rom0.inst>.
    Set property "INIT_1A = 031FFFFEF0E0E0E0E0E0E0F0FEFF1F03E0FCFF3F07000000000000073FFFFCE0" for instance <rom0.inst>.
    Set property "INIT_1B = 070F1F3F7FFFF7E7C787070707070707E7EFFFFEFCF8F0E0E0E0E0E0E0E0E1E3" for instance <rom0.inst>.
    Set property "INIT_1C = 0000204070C0A0F40000030401030A03C8886850100000000C03000502000000" for instance <rom0.inst>.
    Set property "INIT_1D = 000000204000103800000000020109002000A0500000000000040A0200000000" for instance <rom0.inst>.
    Set property "INIT_1E = 000084981000CC8200000402000008009080180C040000000113400101010200" for instance <rom0.inst>.
    Set property "INIT_1F = 01020022000180C28148218000210307E0C8C000040012010F070E8C02000408" for instance <rom0.inst>.
    Set property "INIT_20 = 00008080C0C0E0E0E0FEFFFFFFFEF8E0FFFFFF3FBF9FCF8F1E3F7F7FFFFFFFFF" for instance <rom0.inst>.
    Set property "INIT_21 = 000000E0F0F8F8FC000080E000000000FFFFFFFFFFF88000F0FCFFFFFFFFFFFF" for instance <rom0.inst>.
    Set property "INIT_22 = E7E7CFCFCF9F9F3F0E04010100000000FFFF7F7F3F3F1F0FFCF8F0E080000000" for instance <rom0.inst>.
    Set property "INIT_23 = 2F2F2F5F5F5FBFBEF9F9F2E5CBAF3800FFFFFFFEFEFEFCFC7FFFFFFF7F1F0300" for instance <rom0.inst>.
    Set property "INIT_24 = 1F1F1F1F0F0F0F07070703030301010100C0C0C0808000007E7CF8F0C0000000" for instance <rom0.inst>.
    Set property "INIT_25 = FCFCFCFEFEFE7E7F7F3F3F1F1F0F0F0FFCFCFEFEFEFEFFFFFFFF7F7F7F3F3F1F" for instance <rom0.inst>.
    Set property "INIT_26 = FEFEFFFFFFFFFFFF7F3F3F1F0F0F07073F3F1F1F0F0F07070303010100000000" for instance <rom0.inst>.
    Set property "INIT_27 = F0F0F0F0FCFCFEFE000000008080C0E000000008183CFCFCFCFCFCFCFCFCFCFC" for instance <rom0.inst>.
    Set property "INIT_28 = 00000000001F3F33000101C3FFFFFFFFFEFEFEFCFCFCFCFCFEFEFFFFFFFF7F7F" for instance <rom0.inst>.
    Set property "INIT_29 = 8080C0E0E0F0F0F8C0C0C08080800000C0406060404040C000000000008080C0" for instance <rom0.inst>.
    Set property "INIT_2A = 000000000040E0E0E0F0F0F0F0F8F8F8FFFEF0F0E0E0E0E000000080C0E0F8FF" for instance <rom0.inst>.
    Set property "INIT_2B = F0F8FCFE1F0F070707070F1FFEFCF8F000000000FFFFFFFFFFFFFFFF00000000" for instance <rom0.inst>.
    Set property "INIT_2C = FFFFFFFFC0C0C0C0E0F0F8FCFF9F0F07E1E1E1F3FF7F3F1EFFFFFFFFE1E1E1E1" for instance <rom0.inst>.
    Set property "INIT_2D = FFFFFFFFF8FE7F1F07010000FFFFFFFF000000000000FFFFFFFF000000000000" for instance <rom0.inst>.
    Set property "INIT_2E = E0E0E0E0E0E0FFFFFFFFE0E0E0E0E0E0FFFFFFFF000080E0F8FE7F1FFFFFFFFF" for instance <rom0.inst>.
    Set property "INIT_2F = FCFEFFFF0F0707070707070F1F1F1E1C3F7FFFFFF0E0E0E0E0E0E0F0F8F87838" for instance <rom0.inst>.
    Set property "INIT_30 = FFFFFFFFC0C0E0F0F87C3E1F0F070301FFFFFFFF0303070F1F3E7CF8F0E0C080" for instance <rom0.inst>.
    Set property "INIT_31 = C040603030301010000000000000000000C08080000000000000878100000000" for instance <rom0.inst>.
    Set property "INIT_32 = E0FCAF47A79FDFDE010F0F1E1F071F3FEE9C9CFCFCE8C0C0377370391B1F0F03" for instance <rom0.inst>.
    Set property "INIT_33 = 0000000000000000596B737A7E3E0E62000080E0F8EEEEFE787E7F7F7F7E7E7F" for instance <rom0.inst>.
    Set property "INIT_34 = 206000020670E0E0000000000000000100000C1C080810000204081020408000" for instance <rom0.inst>.
    Set property "INIT_35 = 7000000000800000040416111271000040E02030180804000201000000000000" for instance <rom0.inst>.
    Set property "INIT_36 = 000000000000000000201008080C06010078C040000000C00101000000000831" for instance <rom0.inst>.
    Set property "INIT_37 = 0002040C1C3030B000000000000001038000000000001E38030F0A0000000000" for instance <rom0.inst>.
    Set property "INIT_38 = D901070F1F0E38483A1B040406030101210E906C102040800307050830408000" for instance <rom0.inst>.
    Set property "INIT_39 = CF0080804010D0C8CC08A4F46B87C6D3AC5870380C0602010904060000000000" for instance <rom0.inst>.
    Set property "INIT_3A = 100804020001227400402030180C0602F5C7150802078F3F02000102060002C5" for instance <rom0.inst>.
    Set property "INIT_3B = 000000010204087000000030D028C494F84000C020203098150B91842879EEEF" for instance <rom0.inst>.
    Set property "INIT_3C = E0F0E1F7FBFBFFFFFF07030001030D10FFFF9C08101020200103070C10608000" for instance <rom0.inst>.
    Set property "INIT_3D = FFE080C020180480000703C7FFFFFFFF80C0602018040200FDDC464241400000" for instance <rom0.inst>.
    Set property "INIT_3E = 00000000010183E70040201008040301FF7F7DFCF8F0F08060180F0301000001" for instance <rom0.inst>.
    Set property "INIT_3F = 00000408102060C0808282868CDCF8F880800C38C04000C0FBFF070E0B00000F" for instance <rom0.inst>.
INFO:Xst:3210 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\roms\galaxian_1h.vhd" line 289: Output port <DOP> of the instance <rom0.inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <GALAXIAN_1H> synthesized.

Synthesizing Unit <VGA_SCANDBL>.
    Related source file is "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_vga.vhd".
    Found 1-bit register for signal <ivs_t1>.
    Found 1-bit register for signal <bank_i>.
    Found 9-bit register for signal <hpos_i>.
    Found 9-bit register for signal <hsize_i>.
    Found 1-bit register for signal <ohs_t1>.
    Found 1-bit register for signal <ovs_t1>.
    Found 9-bit register for signal <hpos_o>.
    Found 1-bit register for signal <bank_o>.
    Found 3-bit register for signal <vs_cnt>.
    Found 1-bit register for signal <O_VSYNC>.
    Found 1-bit register for signal <O_HSYNC>.
    Found 1-bit register for signal <scanline>.
    Found 2-bit register for signal <O_B>.
    Found 3-bit register for signal <O_G>.
    Found 3-bit register for signal <O_R>.
    Found 1-bit register for signal <ihs_t1>.
    Found 9-bit adder for signal <hpos_i[8]_GND_68_o_add_1_OUT> created at line 156.
    Found 9-bit adder for signal <hpos_o[8]_GND_68_o_add_7_OUT> created at line 175.
    Found 3-bit adder for signal <vs_cnt[2]_GND_68_o_add_9_OUT> created at line 184.
    Found 9-bit comparator equal for signal <hpos_o[8]_hsize_i[8]_equal_7_o> created at line 172
    Found 9-bit comparator greater for signal <hpos_o[8]_GND_68_o_LessThan_16_o> created at line 194
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  47 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <VGA_SCANDBL> synthesized.

Synthesizing Unit <T80as>.
    Related source file is "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\T80\T80as.vhd".
        Mode = 0
INFO:Xst:3210 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\T80\T80as.vhd" line 167: Output port <IntE> of the instance <u0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\T80\T80as.vhd" line 167: Output port <Stop> of the instance <u0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <IORQ_n_i>.
    Found 1-bit register for signal <WR_n_i>.
    Found 1-bit register for signal <Reset_s>.
    Found 1-bit register for signal <Req_Inhibit>.
    Found 1-bit register for signal <MReq_Inhibit>.
    Found 1-bit register for signal <RD>.
    Found 1-bit register for signal <MREQ>.
    Found 1-bit register for signal <Wait_s>.
    Found 8-bit register for signal <DI_Reg>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <T80as> synthesized.

Synthesizing Unit <T80>.
    Related source file is "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\T80\T80.vhd".
        Mode = 0
        IOWait = 1
        Flag_C = 0
        Flag_N = 1
        Flag_P = 2
        Flag_X = 3
        Flag_H = 4
        Flag_Y = 5
        Flag_Z = 6
        Flag_S = 7
    Found 1-bit register for signal <RFSH_n>.
    Found 1-bit register for signal <M1_n>.
    Found 1-bit register for signal <Alternate>.
    Found 1-bit register for signal <Arith16_r>.
    Found 1-bit register for signal <BTR_r>.
    Found 1-bit register for signal <Z16_r>.
    Found 1-bit register for signal <Save_ALU_r>.
    Found 1-bit register for signal <PreserveC_r>.
    Found 1-bit register for signal <XY_Ind>.
    Found 1-bit register for signal <NMI_s>.
    Found 1-bit register for signal <OldNMI_n>.
    Found 1-bit register for signal <Halt_FF>.
    Found 1-bit register for signal <NMICycle>.
    Found 1-bit register for signal <IntCycle>.
    Found 1-bit register for signal <IntE_FF1>.
    Found 1-bit register for signal <IntE_FF2>.
    Found 1-bit register for signal <No_BTR>.
    Found 1-bit register for signal <Auto_Wait_t1>.
    Found 1-bit register for signal <Auto_Wait_t2>.
    Found 16-bit register for signal <SP>.
    Found 8-bit register for signal <F>.
    Found 8-bit register for signal <Ap>.
    Found 8-bit register for signal <Fp>.
    Found 8-bit register for signal <ACC>.
    Found 16-bit register for signal <A>.
    Found 16-bit register for signal <TmpAddr>.
    Found 16-bit register for signal <PC>.
    Found 8-bit register for signal <IR>.
    Found 8-bit register for signal <DO>.
    Found 8-bit register for signal <I>.
    Found 8-bit register for signal <R>.
    Found 2-bit register for signal <ISet>.
    Found 2-bit register for signal <XY_State>.
    Found 2-bit register for signal <IStatus>.
    Found 3-bit register for signal <MCycles>.
    Found 3-bit register for signal <TState>.
    Found 3-bit register for signal <Pre_XY_F_M>.
    Found 5-bit register for signal <Read_To_Reg_r>.
    Found 4-bit register for signal <ALU_Op_r>.
    Found 3-bit register for signal <MCycle>.
    Found 3-bit register for signal <RegAddrA_r>.
    Found 3-bit register for signal <RegAddrB_r>.
    Found 3-bit register for signal <RegAddrC>.
    Found 1-bit register for signal <IncDecZ>.
    Found 16-bit register for signal <RegBusA_r>.
    Found 8-bit register for signal <BusB>.
    Found 8-bit register for signal <BusA>.
    Found 7-bit adder for signal <R[6]_GND_71_o_add_15_OUT> created at line 1241.
    Found 16-bit adder for signal <TmpAddr[15]_GND_71_o_add_46_OUT> created at line 1241.
    Found 16-bit adder for signal <PC[15]_DI_Reg[7]_add_69_OUT> created at line 565.
    Found 16-bit adder for signal <PC[15]_GND_71_o_add_70_OUT> created at line 1241.
    Found 16-bit adder for signal <RegBusC[15]_DI_Reg[7]_add_81_OUT> created at line 578.
    Found 16-bit adder for signal <SP[15]_GND_71_o_add_88_OUT> created at line 1241.
    Found 16-bit adder for signal <RegBusA[15]_GND_71_o_add_214_OUT> created at line 1253.
    Found 3-bit adder for signal <Pre_XY_F_M[2]_GND_71_o_add_265_OUT> created at line 1241.
    Found 3-bit adder for signal <MCycle[2]_GND_71_o_add_270_OUT> created at line 1241.
    Found 3-bit adder for signal <TState[2]_GND_71_o_add_278_OUT> created at line 1241.
    Found 16-bit subtractor for signal <GND_71_o_GND_71_o_sub_74_OUT<15:0>> created at line 1308.
    Found 16-bit subtractor for signal <GND_71_o_GND_71_o_sub_88_OUT<15:0>> created at line 1308.
    Found 16-bit subtractor for signal <RegBusA[15]_GND_71_o_sub_216_OUT<15:0>> created at line 1320.
    Found 16-bit 7-to-1 multiplexer for signal <Set_Addr_To[2]_I[7]_mux_49_OUT> created at line 485.
    Found 8-bit 3-to-1 multiplexer for signal <Special_LD[1]_ACC[7]_wide_mux_110_OUT> created at line 614.
    Found 8-bit 11-to-1 multiplexer for signal <Set_BusB_To[3]_X_22_o_wide_mux_242_OUT> created at line 857.
    Found 8-bit 3-to-1 multiplexer for signal <_n1304> created at line 614.
    Found 3-bit comparator equal for signal <T_Res> created at line 345
    Found 3-bit comparator equal for signal <MCycles[2]_MCycle[2]_equal_267_o> created at line 1037
    WARNING:Xst:2404 -  FFs/Latches <BusReq_s<0:0>> (without init value) have a constant value of 0 in block <T80>.
    WARNING:Xst:2404 -  FFs/Latches <INT_s<0:0>> (without init value) have a constant value of 0 in block <T80>.
    WARNING:Xst:2404 -  FFs/Latches <BusAck<0:0>> (without init value) have a constant value of 0 in block <T80>.
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred 213 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred 220 Multiplexer(s).
Unit <T80> synthesized.

Synthesizing Unit <T80_MCode>.
    Related source file is "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\T80\T80_MCode.vhd".
        Mode = 0
        Flag_C = 0
        Flag_N = 1
        Flag_P = 2
        Flag_X = 3
        Flag_H = 4
        Flag_Y = 5
        Flag_Z = 6
        Flag_S = 7
WARNING:Xst:647 - Input <F<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <F<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x25-bit Read Only RAM for signal <_n2093>
    Found 1-bit 8-to-1 multiplexer for signal <IR[5]_F[7]_Mux_192_o> created at line 176.
    Found 4-bit 3-to-1 multiplexer for signal <ISet[1]_IR[7]_wide_mux_462_OUT> created at line 253.
    Found 4-bit 3-to-1 multiplexer for signal <Set_BusA_To> created at line 253.
    Found 1-bit 3-to-1 multiplexer for signal <Read_To_Reg> created at line 253.
    Found 3-bit 3-to-1 multiplexer for signal <MCycles> created at line 253.
    Found 1-bit 3-to-1 multiplexer for signal <ISet[1]_IR[7]_Mux_467_o> created at line 253.
    Found 3-bit 3-to-1 multiplexer for signal <ISet[1]_IR[7]_wide_mux_468_OUT> created at line 253.
    Found 1-bit 3-to-1 multiplexer for signal <Write> created at line 253.
    Found 1-bit 3-to-1 multiplexer for signal <Read_To_Acc> created at line 253.
    Found 1-bit 3-to-1 multiplexer for signal <LDZ> created at line 253.
    Found 1-bit 3-to-1 multiplexer for signal <LDW> created at line 253.
    Found 1-bit 3-to-1 multiplexer for signal <Inc_WZ> created at line 253.
    Found 3-bit 3-to-1 multiplexer for signal <ISet[1]_IR[7]_wide_mux_474_OUT> created at line 253.
    Found 4-bit 3-to-1 multiplexer for signal <IncDec_16> created at line 253.
    Found 1-bit 3-to-1 multiplexer for signal <Save_ALU> created at line 253.
    Found 1-bit 3-to-1 multiplexer for signal <PreserveC> created at line 253.
    Found 4-bit 3-to-1 multiplexer for signal <ALU_Op> created at line 253.
    Found 1-bit 3-to-1 multiplexer for signal <Jump> created at line 253.
    Found 1-bit 3-to-1 multiplexer for signal <ISet[1]_IR[7]_Mux_490_o> created at line 253.
    Found 1-bit 3-to-1 multiplexer for signal <IORQ> created at line 253.
    Summary:
	inferred   1 RAM(s).
	inferred 383 Multiplexer(s).
Unit <T80_MCode> synthesized.

Synthesizing Unit <T80_ALU>.
    Related source file is "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\T80\T80_ALU.vhd".
        Mode = 0
        Flag_C = 0
        Flag_N = 1
        Flag_P = 2
        Flag_X = 3
        Flag_H = 4
        Flag_Y = 5
        Flag_Z = 6
        Flag_S = 7
    Found 6-bit adder for signal <n0124> created at line 116.
    Found 5-bit adder for signal <n0123> created at line 116.
    Found 3-bit adder for signal <n0122> created at line 116.
    Found 9-bit adder for signal <GND_73_o_GND_73_o_add_21_OUT> created at line 1241.
    Found 9-bit adder for signal <GND_73_o_GND_73_o_add_24_OUT> created at line 1241.
    Found 8-bit subtractor for signal <GND_73_o_GND_73_o_sub_29_OUT<7:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_73_o_GND_73_o_sub_32_OUT<8:0>> created at line 1308.
    Found 8-bit 8-to-1 multiplexer for signal <IR[5]_GND_73_o_wide_mux_42_OUT> created at line 309.
    Found 5-bit comparator greater for signal <GND_73_o_GND_73_o_LessThan_24_o> created at line 235
    Found 4-bit comparator greater for signal <PWR_32_o_BusA[3]_LessThan_27_o> created at line 240
    Found 4-bit comparator greater for signal <GND_73_o_BusA[3]_LessThan_28_o> created at line 241
    Found 8-bit comparator greater for signal <PWR_32_o_BusA[7]_LessThan_31_o> created at line 246
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred  57 Multiplexer(s).
Unit <T80_ALU> synthesized.

Synthesizing Unit <T80_Reg>.
    Related source file is "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\T80\T80_RegX.vhd".
INFO:Xst:3210 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\T80\T80_RegX.vhd" line 144: Output port <SPO> of the instance <bG1[0].Reg2H> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\T80\T80_RegX.vhd" line 159: Output port <SPO> of the instance <bG1[0].Reg2L> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\T80\T80_RegX.vhd" line 144: Output port <SPO> of the instance <bG1[1].Reg2H> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\T80\T80_RegX.vhd" line 159: Output port <SPO> of the instance <bG1[1].Reg2L> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\T80\T80_RegX.vhd" line 144: Output port <SPO> of the instance <bG1[2].Reg2H> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\T80\T80_RegX.vhd" line 159: Output port <SPO> of the instance <bG1[2].Reg2L> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\T80\T80_RegX.vhd" line 144: Output port <SPO> of the instance <bG1[3].Reg2H> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\T80\T80_RegX.vhd" line 159: Output port <SPO> of the instance <bG1[3].Reg2L> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\T80\T80_RegX.vhd" line 144: Output port <SPO> of the instance <bG1[4].Reg2H> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\T80\T80_RegX.vhd" line 159: Output port <SPO> of the instance <bG1[4].Reg2L> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\T80\T80_RegX.vhd" line 144: Output port <SPO> of the instance <bG1[5].Reg2H> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\T80\T80_RegX.vhd" line 159: Output port <SPO> of the instance <bG1[5].Reg2L> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\T80\T80_RegX.vhd" line 144: Output port <SPO> of the instance <bG1[6].Reg2H> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\T80\T80_RegX.vhd" line 159: Output port <SPO> of the instance <bG1[6].Reg2L> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\T80\T80_RegX.vhd" line 144: Output port <SPO> of the instance <bG1[7].Reg2H> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\T80\T80_RegX.vhd" line 159: Output port <SPO> of the instance <bG1[7].Reg2L> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <T80_Reg> synthesized.

Synthesizing Unit <MC_CPU_RAM>.
    Related source file is "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_bram.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MC_CPU_RAM> synthesized.

Synthesizing Unit <MC_ADEC>.
    Related source file is "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_adec.vhd".
WARNING:Xst:647 - Input <I_CPU_A<10:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <I_CLK_6M> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <O_NMIn>.
    Found 1-bit register for signal <W_6S1_Qn>.
    Found 8-bit register for signal <W_9N_Q>.
    Found 8-bit 8-to-1 multiplexer for signal <I_CPU_A[2]_I_CPU_D_wide_mux_0_OUT> created at line 232.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <MC_ADEC> synthesized.

Synthesizing Unit <LOGIC_74XX138>.
    Related source file is "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_logic.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <LOGIC_74XX138> synthesized.

Synthesizing Unit <MC_INPORT>.
    Related source file is "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_inport.vhd".
WARNING:Xst:647 - Input <I_COIN2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <I_DIP_OE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   2 Multiplexer(s).
Unit <MC_INPORT> synthesized.

Synthesizing Unit <MC_HV_COUNT>.
    Related source file is "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_hv_count.vhd".
    Found 1-bit register for signal <H_SYNC>.
    Found 9-bit register for signal <V_CNT>.
    Found 1-bit register for signal <H_BL>.
    Found 1-bit register for signal <V_BLn>.
    Found 1-bit register for signal <V_BL2n>.
    Found 9-bit register for signal <H_CNT>.
    Found 9-bit adder for signal <H_CNT[8]_GND_146_o_add_1_OUT> created at line 64.
    Found 9-bit adder for signal <V_CNT[8]_GND_146_o_add_8_OUT> created at line 108.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <MC_HV_COUNT> synthesized.

Synthesizing Unit <MC_COL_PAL>.
    Related source file is "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_col_pal.vhd".
    Found 7-bit register for signal <W_6M_DO>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <MC_COL_PAL> synthesized.

Synthesizing Unit <GALAXIAN_6L>.
    Related source file is "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\roms\galaxian_6l.vhd".
    Set property "INIT_00 = FF3FC600C6573F00DB3F3300F007360038C6DB003FF0C7001F38F00007367A00" for instance <rom0.inst>.
    Set property "INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
INFO:Xst:3210 - "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\roms\galaxian_6l.vhd" line 289: Output port <DOP> of the instance <rom0.inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <GALAXIAN_6L> synthesized.

Synthesizing Unit <MC_STARS>.
    Related source file is "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_stars.vhd".
    Found 1-bit register for signal <W_2D_Qn>.
    Found 2-bit register for signal <W_1C_Q>.
    Found 16-bit register for signal <W_1AB_Q>.
    Found 1-bit register for signal <noise>.
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <MC_STARS> synthesized.

Synthesizing Unit <MC_SOUND_A>.
    Related source file is "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_sound_a.vhd".
    Found 1-bit register for signal <W_89K_LDn>.
    Found 8-bit register for signal <W_89K_LDATA>.
    Found 8-bit register for signal <W_89K_Q>.
    Found 4-bit register for signal <W_6T_Q>.
    Found 8-bit register for signal <O_SDAT>.
    Found 8-bit register for signal <W_SDAT0>.
    Found 8-bit register for signal <W_SDAT2>.
    Found 8-bit register for signal <W_SDAT3>.
    Found 1-bit register for signal <W_PITCH>.
    Found 8-bit adder for signal <W_89K_Q[7]_GND_162_o_add_3_OUT> created at line 75.
    Found 4-bit adder for signal <W_6T_Q[3]_GND_162_o_add_6_OUT> created at line 83.
    Found 8-bit adder for signal <n0053> created at line 90.
    Found 8-bit adder for signal <n0054> created at line 90.
    Found 8-bit adder for signal <GND_162_o_W_SDAT0[7]_add_10_OUT> created at line 90.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  54 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <MC_SOUND_A> synthesized.

Synthesizing Unit <MC_SOUND_B>.
    Related source file is "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_sound_b.vhd".
WARNING:Xst:647 - Input <I_SW<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sample_pls>.
    Found 1-bit register for signal <s0_trg>.
    Found 1-bit register for signal <s1_trg>.
    Found 11-bit register for signal <sample>.
    Found 2-bit register for signal <s0_trg_ff>.
    Found 2-bit register for signal <s1_trg_ff>.
    Found 16-bit register for signal <hit_addr>.
    Found 16-bit register for signal <fire_addr>.
    Found 25-bit register for signal <VCO_CTR>.
    Found 8-bit register for signal <W_VCO1_STEP>.
    Found 8-bit register for signal <W_VCO2_STEP>.
    Found 8-bit register for signal <W_VCO3_STEP>.
    Found 11-bit register for signal <SDAT>.
    Found 11-bit adder for signal <n0111> created at line 71.
    Found 11-bit adder for signal <n0112> created at line 71.
    Found 11-bit adder for signal <n0115> created at line 71.
    Found 11-bit adder for signal <GND_163_o_GND_163_o_add_4_OUT> created at line 71.
    Found 11-bit adder for signal <sample[10]_GND_163_o_add_7_OUT> created at line 85.
    Found 16-bit adder for signal <fire_addr[15]_GND_163_o_add_12_OUT> created at line 121.
    Found 16-bit adder for signal <hit_addr[15]_GND_163_o_add_19_OUT> created at line 160.
    Found 25-bit adder for signal <VCO_CTR[24]_GND_163_o_add_25_OUT> created at line 177.
    Found 32x24-bit Read Only RAM for signal <_n0171>
    Found 16-bit comparator greater for signal <n0016> created at line 120
    Found 16-bit comparator greater for signal <n0027> created at line 159
    Summary:
	inferred   1 RAM(s).
	inferred   8 Adder/Subtractor(s).
	inferred 110 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <MC_SOUND_B> synthesized.

Synthesizing Unit <FIR>.
    Related source file is "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\roms\FIR.vhd".
WARNING:Xst:2999 - Signal 'rom_data', unconnected in block 'FIR', is tied to its initial value.
    Found 8192x8-bit single-port Read Only RAM <Mram_rom_data> for signal <rom_data>.
    Found 8-bit register for signal <data>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <FIR> synthesized.

Synthesizing Unit <HIT>.
    Related source file is "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\roms\HIT.vhd".
WARNING:Xst:2999 - Signal 'rom_data', unconnected in block 'HIT', is tied to its initial value.
    Found 8192x8-bit single-port Read Only RAM <Mram_rom_data> for signal <rom_data>.
    Found 8-bit register for signal <data>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <HIT> synthesized.

Synthesizing Unit <MC_SOUND_VCO>.
    Related source file is "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_sound_vco.vhd".
    Found 20-bit register for signal <VCO1_CTR>.
    Found 15-bit register for signal <sine>.
    Found 20-bit adder for signal <VCO1_CTR[19]_GND_167_o_add_1_OUT> created at line 34.
    Found 15-bit adder for signal <PWR_56_o_GND_167_o_add_3_OUT> created at line 37.
    Found 15-bit adder for signal <PWR_56_o_GND_167_o_add_6_OUT> created at line 39.
    Found 15-bit subtractor for signal <PWR_56_o_GND_167_o_add_9_OUT> created at line 41.
    Found 15-bit subtractor for signal <PWR_56_o_GND_167_o_add_13_OUT> created at line 43.
    Found 128x14-bit Read Only RAM for signal <VCO1_CTR[17]_PWR_56_o_wide_mux_7_OUT>
    Found 128x14-bit Read Only RAM for signal <VCO1_CTR[17]_PWR_56_o_wide_mux_11_OUT>
    Found 15-bit 4-to-1 multiplexer for signal <VCO1_CTR[19]_PWR_56_o_wide_mux_14_OUT> created at line 35.
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <MC_SOUND_VCO> synthesized.

Synthesizing Unit <DAC>.
    Related source file is "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_dac.vhd".
        msbi_g = 7
    Found 10-bit register for signal <sig_in>.
    Found 1-bit register for signal <dac_o>.
    Found 10-bit adder for signal <sig_in[9]_sig_in[9]_add_0_OUT> created at line 46.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <DAC> synthesized.

Synthesizing Unit <ROM_PGM_0>.
    Related source file is "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\roms\rom0.vhd".
    Set property "INIT_00 = D344D8649830C93FF5146EAA98D309A49B2A3FC00000139308C1D34C35B9352A" for instance <rom0.inst>.
    Set property "INIT_01 = A11BAD08ED3C7686C0485372219AC0723067D599C661DDFC749A829999B502C4" for instance <rom0.inst>.
    Set property "INIT_02 = DCDC90242A79A31EF61FD5863DFFBA674446856CAC51D8F78A17FBBEE99D1111" for instance <rom0.inst>.
    Set property "INIT_03 = 582A05618D6154197555346EB022026856D7FFFE976296EDF29B3A10E6071149" for instance <rom0.inst>.
    Set property "INIT_04 = F9BD1337EF63A07A58B43C3CB5381D34DBB4A7698998498A6398261998560A81" for instance <rom0.inst>.
    Set property "INIT_05 = 78DA279A6B0AC0624711E60BEBE02191CA40362468822A2D742877800D5F3BD6" for instance <rom0.inst>.
    Set property "INIT_06 = A259AA39999DF1AEBACD0697D66F3473DA39CC2A2B6779C8C3D40C62D0F03016" for instance <rom0.inst>.
    Set property "INIT_07 = C003CFA5CB25F34DA04924D2E21E1DC8AF67A8CA68695955746BF3AA9D5B5CE9" for instance <rom0.inst>.
    Set property "INIT_08 = 4ABA10658940DDAACEF39187A7144814DA7795E6457374F8398F55F73BB0ADD9" for instance <rom0.inst>.
    Set property "INIT_09 = 10B2B2E8FAA4E235A29C46B411CB128739D7AF637951CA9BECE8F5900506BEC7" for instance <rom0.inst>.
    Set property "INIT_0A = 7A03E8CFAB0F4758BEF8DEFE3DEFF0D9BF9428F4DEFF7BFE4FE56C696684053D" for instance <rom0.inst>.
    Set property "INIT_0B = 5D5FFFD7D5F7D5F7FFF7D5F7D5F5D57557D0D3CCFF71CAE2558E38F137E2CD21" for instance <rom0.inst>.
    Set property "INIT_0C = DDD7B6DFE4546F9E731ED66D4042C258F5D4F13CF054C13710921CBACE37A4DA" for instance <rom0.inst>.
    Set property "INIT_0D = 5556228328A9BAFB2EAE2A2C8289ABACFAEFFFE1FF999801E00051111400075D" for instance <rom0.inst>.
    Set property "INIT_0E = AE14DD0119542DCF4EAB7B72D68E15915F339C3A4DA55555DDDAAAAAAAAD5555" for instance <rom0.inst>.
    Set property "INIT_0F = 187C0BABAFABAB51500DAA94F8280FFCFF69D8F4410052801C52CB9FF1C30A6E" for instance <rom0.inst>.
    Set property "INIT_10 = A228A04A20A088CCCAF6F6CCE70F9F614B3EDCE4D249B8678F0DA6B2EFD66563" for instance <rom0.inst>.
    Set property "INIT_11 = 01007FC0820A4180000000000000000000000000000008F8ED380000007E048A" for instance <rom0.inst>.
    Set property "INIT_12 = 7095659E744B3A2746EB35C5CFB0CBC9A87E2C3BBC9EF6CAB72E63BD96C00400" for instance <rom0.inst>.
    Set property "INIT_13 = 4EF39187B697439A3E257580083BBB16EACE3987E0C5DAAA409EB6E905E81A54" for instance <rom0.inst>.
    Set property "INIT_14 = 966660000555500005555CDD3319FD4E1B82D9C8FFBFCA0E7390F963690CDAB2" for instance <rom0.inst>.
    Set property "INIT_15 = 658A09162A245D1240800F3A63DECC9BF80FDAA6559AA7775555500000000999" for instance <rom0.inst>.
    Set property "INIT_16 = 5AAAF80282AAA90002FBEFF9C633F992477E1ED378CA2B275638DEB2A2A3ACE0" for instance <rom0.inst>.
    Set property "INIT_17 = 54759C0CB14122C5448BA262A208431EE7226FE01F6D18656CDAFFFC2EABD410" for instance <rom0.inst>.
    Set property "INIT_18 = D7DA19ACF659A1EA37882A43BDF8B743E9FF81D229AF2AAAAA86562EA67EBA54" for instance <rom0.inst>.
    Set property "INIT_19 = EE75C1C0E3F53C4E04A6F1166C0D986D7F6A9BA294D2E93877EDD38E74D5BAF3" for instance <rom0.inst>.
    Set property "INIT_1A = C6090D75EB60039309C246A67BFCC13BFC545F22A2D55F6AAFB5F34475576999" for instance <rom0.inst>.
    Set property "INIT_1B = E0004800C53799BDA0DEFADF2BD9D642724D09B61AE733ACB7BF8F7BFE1FEB3E" for instance <rom0.inst>.
    Set property "INIT_1C = C396277B4DC01053667E8FAC99BAC5C579629B986D9D9899DBE531BF1402261C" for instance <rom0.inst>.
    Set property "INIT_1D = CA5219CB0E736B8E8F63D0FE6E1CFF8FF5DCDF3C1B35950BFB7AF0570EFDB266" for instance <rom0.inst>.
    Set property "INIT_1E = B9F487118080098675B683EB785784FC4364620108E8D7FDBCC4500BC5567D99" for instance <rom0.inst>.
    Set property "INIT_1F = E79CF6FFFFFFA676EC7134BFA761F2061C77EA94DFBBAC53C60E3171EF95B3F6" for instance <rom0.inst>.
    Set property "INIT_20 = F18B8C1BAFF4D24D2397E3E71BA5E992E073CEFFFFFF2691EB92FEB976C3A7F9" for instance <rom0.inst>.
    Set property "INIT_21 = 4ED4BFCD27F66BA470230FDC4EBBBD8FF7B1D8D14F4561B77915151515B8E608" for instance <rom0.inst>.
    Set property "INIT_22 = AE86BFC36B9402539CC62234A5A16639884272125397069D1BDE769AAFFEEBC7" for instance <rom0.inst>.
    Set property "INIT_23 = 2A2A33333335866EED8F4A6D2B616B1B5227349ED6D76975AD749ED6BA5D6B81" for instance <rom0.inst>.
    Set property "INIT_24 = EB2AA0428853DAFA78CEF24C7501B5A5086D69420AED0A096193358F33332A2A" for instance <rom0.inst>.
    Set property "INIT_25 = 35E7E672C7494A3D37FF310947E8D6FBB6DDC8BE2324D5AE45FE6434428425DA" for instance <rom0.inst>.
    Set property "INIT_26 = 5218581E9A501C19A8009BC52EFF9DF847FDCCC622801BAD2754DF4FF290C3D2" for instance <rom0.inst>.
    Set property "INIT_27 = 2D7AC01673B3331215D7779030030FD7FFEFADB52B7BB89A3E689A1A684A9CC0" for instance <rom0.inst>.
    Set property "INIT_28 = 718B8C1E8149640243F183D235E66629FFDC758802FF398C6C7A98B1B92520F1" for instance <rom0.inst>.
    Set property "INIT_29 = AAAAAAAAAAAAAAAAAAAAAAAAAAAAAA07375A2A7FBD8181BA7F94F7F44A3FBB9A" for instance <rom0.inst>.
    Set property "INIT_2A = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE" for instance <rom0.inst>.
    Set property "INIT_2B = AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAB" for instance <rom0.inst>.
    Set property "INIT_2C = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE" for instance <rom0.inst>.
    Set property "INIT_2D = AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAB" for instance <rom0.inst>.
    Set property "INIT_2E = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE" for instance <rom0.inst>.
    Set property "INIT_2F = AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAB" for instance <rom0.inst>.
    Set property "INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_00 = 0088C2619A34600003E7482E0F7A41B00046400000000D528201BA0229B04A26" for instance <rom1.inst>.
    Set property "INIT_01 = 8846744224F19A3000C4921C7D560C9C69D80C55576533899B4CDBD55078B0CA" for instance <rom1.inst>.
    Set property "INIT_02 = 3A90B72D50249AF24DC6AD3C4467FD11998A73E7E9C2179235B19FFFF4466262" for instance <rom1.inst>.
    Set property "INIT_03 = AA84128C0A759C18F00BD1D9A6591DA71E755502715E752A0E00898A8A757210" for instance <rom1.inst>.
    Set property "INIT_04 = 03F04A842922A3355754CCCD55541BA028AA995A80A80A8AA0A86A0A9128A144" for instance <rom1.inst>.
    Set property "INIT_05 = 7C1BC7C08025CF29373ED4004361607E37A68059A1E6CE83418C97653E1155B5" for instance <rom1.inst>.
    Set property "INIT_06 = 8ED19AE050D2AF99A885B804001693CC68E6135CDC03EDE45F46DA6676B9B2AC" for instance <rom1.inst>.
    Set property "INIT_07 = 0000A28112004484B7E713C89F7755BF02CDA490A2AF912F515AF5642B3778F8" for instance <rom1.inst>.
    Set property "INIT_08 = 0DF82AAFF2EE119607DBC8BE818DCD241B0841161E41760F97792C2CC08B7006" for instance <rom1.inst>.
    Set property "INIT_09 = 4449A0AB8096059134D0B2225A3DE5D8004020B8401D6F4220E0E5E9B28616C7" for instance <rom1.inst>.
    Set property "INIT_0A = D665A3988E511C74C10194AED94AB447285AF11194AE52B007E3414092219C74" for instance <rom1.inst>.
    Set property "INIT_0B = 2AAAAA82AAA02A0000002A02AAA22A8000DEFA2AB25520C47A2AACFA842B1B6C" for instance <rom1.inst>.
    Set property "INIT_0C = DF004920001E105C73BE314AEDD5CEB9B73CE681F3E824B9325450022B84CA19" for instance <rom1.inst>.
    Set property "INIT_0D = 55565C29AA29EDAE2BAE28AE2971AEA9AF3F555F54F1C3541555FC105F800017" for instance <rom1.inst>.
    Set property "INIT_0E = 7D79CCBD63F3648013FDC077F0746C5DA080018CA19555557D7AAAABBAAD5775" for instance <rom1.inst>.
    Set property "INIT_0F = 794F0BBFBBAEBBEFBFBE0451515BE2C0011B420A000070CC004304828626BCE6" for instance <rom1.inst>.
    Set property "INIT_10 = 310D320308319999C31207F948D21FFE82614212D822BAFA2869558DB2AA82AA" for instance <rom1.inst>.
    Set property "INIT_11 = 010000400200000060000000000000000000000000000FE005A8000000528123" for instance <rom1.inst>.
    Set property "INIT_12 = 3400DB6999A6CCDA88000BA124244CAE65BD66420050009E6F1E417B31800400" for instance <rom1.inst>.
    Set property "INIT_13 = 07DBC8BE80056F4155908334919BFFB87E685997E4CDDB1C5B1D102AA92ACAE0" for instance <rom1.inst>.
    Set property "INIT_14 = 55A5AFFFF5555FFFF55552966737FE824C94000165B0002B483B02A98A521900" for instance <rom1.inst>.
    Set property "INIT_15 = CB97D02E5D40B826864E51EEA6C425C400E0FAA9556AAD7D5555500000000A5A" for instance <rom1.inst>.
    Set property "INIT_16 = 2AABA082802AAD555024027B8266C3D7CC1EBBF6EA9DC44C82AE117044447CF5" for instance <rom1.inst>.
    Set property "INIT_17 = 888F9EB9123A0448A81104464E51CD3624871005C3F4AF2A0A1955577FFEC405" for instance <rom1.inst>.
    Set property "INIT_18 = EA1B515B286236A024FE7AD80F7C6AD35C7720E54D82489D67DCAD7502818408" for instance <rom1.inst>.
    Set property "INIT_19 = 000C3BBAA6DF39A0CBCF62DAF452430CB16DA00C6D349A80280B4DDFFD452F07" for instance <rom1.inst>.
    Set property "INIT_1A = 0D6D6C9255118A2844582F6958FC3A044338E219C7189B8C4DC200232B22A644" for instance <rom1.inst>.
    Set property "INIT_1B = 5FFF224308AE7570B6BDAB5F5D3644D4B695B2DA6E5A8061E52BB652AD882662" for instance <rom1.inst>.
    Set property "INIT_1C = 3A4015CBA1001200155DF56BC4260AB8B34F251B09304C44044A1C45293C4069" for instance <rom1.inst>.
    Set property "INIT_1D = 0694C200AB4864DCDD0741C0B2DFFFC4AE416008D4A2E26CB2512120A9362459" for instance <rom1.inst>.
    Set property "INIT_1E = 44083100919100780C2CDE5EF4FD6EFDAED09B6857E7C832CB5CA99C098A0240" for instance <rom1.inst>.
    Set property "INIT_1F = C8557A0000209540234D20088A6DE6CF3B88B1670608AB9DCF577BA506D60814" for instance <rom1.inst>.
    Set property "INIT_20 = BBDDDEA08807ACDE4A400015C229005C802A4A0000200F25025C8FFBAFF40204" for instance <rom1.inst>.
    Set property "INIT_21 = F22D6FC35BF16F1379C696624E167231986F3346304CCC4CC42A2A6E6E073872" for instance <rom1.inst>.
    Set property "INIT_22 = E0DF87DA6FA65A4318E634B6F5B7E7318E631EF12B5B4B2C2C02A13A6BFEBADE" for instance <rom1.inst>.
    Set property "INIT_23 = 6E6E66676660207FF820D01F42AAFD57EF6A2109F0D9021BE24109F12084F817" for instance <rom1.inst>.
    Set property "INIT_24 = 3A2CF6E4D3A5B034955284DF27B85D57BB5755EF55ED8618083AA82166676E6E" for instance <rom1.inst>.
    Set property "INIT_25 = A90215458E4C1B780A368DBC8891276F38E5C2FEB30ADB6E11BE35B7D1DEED19" for instance <rom1.inst>.
    Set property "INIT_26 = 4A2088E6268146A1D0E6A2A8098031FD9EC96A946F4CA0889A8E90969CEAAA08" for instance <rom1.inst>.
    Set property "INIT_27 = 4E4010002A2AA8DB4B7E5A0D3DD3DD8520B64E394588201EA3491EA740FEA5D9" for instance <rom1.inst>.
    Set property "INIT_28 = BBDDDEA7098BA844549D1A00B91555C011BFA92A170245294D40495C213065E6" for instance <rom1.inst>.
    Set property "INIT_29 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE02A11106242491B1C4B4674B6201616F53" for instance <rom1.inst>.
    Set property "INIT_2A = 6666666666666666666666666666666666666666666666666666666666666667" for instance <rom1.inst>.
    Set property "INIT_2B = 6666666666666666666666666666666666666666666666666666666666666666" for instance <rom1.inst>.
    Set property "INIT_2C = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE" for instance <rom1.inst>.
    Set property "INIT_2D = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <rom1.inst>.
    Set property "INIT_2E = 6666666666666666666666666666666666666666666666666666666666666667" for instance <rom1.inst>.
    Set property "INIT_2F = 6666666666666666666666666666666666666666666666666666666666666666" for instance <rom1.inst>.
    Set property "INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom1.inst>.
    Set property "INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom1.inst>.
    Set property "INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom1.inst>.
    Set property "INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom1.inst>.
    Set property "INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom1.inst>.
    Set property "INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom1.inst>.
    Set property "INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom1.inst>.
    Set property "INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom1.inst>.
    Set property "INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom1.inst>.
    Set property "INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom1.inst>.
    Set property "INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom1.inst>.
    Set property "INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom1.inst>.
    Set property "INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom1.inst>.
    Set property "INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom1.inst>.
    Set property "INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom1.inst>.
    Set property "INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom1.inst>.
    Set property "INIT_00 = 80864321CF9C5C3051B12BEBCF68D52401423FC000003A8A301C35D0A1064402" for instance <rom2.inst>.
    Set property "INIT_01 = 2F62B9FFA147DCEC40F921462CCC04462878884CC5415AABFDB292CCCC440482" for instance <rom2.inst>.
    Set property "INIT_02 = E254671952802DD627A8390004688B81DEECAE8F4800AEB12D7128822E0777BB" for instance <rom2.inst>.
    Set property "INIT_03 = 8F41C0102848D91542AA25972493A2CAD4F2AAA8B274A74FF66112824D520542" for instance <rom2.inst>.
    Set property "INIT_04 = 43DCF9555BF762219801777600E9C35D09382A7689681681A2681A068A035420" for instance <rom2.inst>.
    Set property "INIT_05 = 355273420245C21A6509729C1481541B0EC754412228ACA2544D0147134166E7" for instance <rom2.inst>.
    Set property "INIT_06 = 2C910AA8C8D6190B27C0AC8494130578C2BC477F6633A94A5D44934026A920A7" for instance <rom2.inst>.
    Set property "INIT_07 = 20017BB4A9B5D7D9959EF77AB95B54190B442886CAEBD94A4772B5A9BD5A4E58" for instance <rom2.inst>.
    Set property "INIT_08 = E62730A31CA95504275294BA95858921520814111314540105E39DA68A2D98A9" for instance <rom2.inst>.
    Set property "INIT_09 = 5401202AB08614A534C294A21A24215148447EF55474EFAABA3A202CA2C00224" for instance <rom2.inst>.
    Set property "INIT_0A = FC74CAF54B705864C4F9DEFECDEFF416A5520005DEFB7BEA2562418A00A55159" for instance <rom2.inst>.
    Set property "INIT_0B = 7FFFFFD7FFF5555555555557FFF7555554AB7AA65B74A3746B269E7A55EDD248" for instance <rom2.inst>.
    Set property "INIT_0C = 202B249248221C410D35A1262A14348DED281449F9AF472F33974825E7556C50" for instance <rom2.inst>.
    Set property "INIT_0D = 5555ABFC00020205FFFA80017EAEFFFF0080AAB55551D5554AAAAFEFEA8002A0" for instance <rom2.inst>.
    Set property "INIT_0E = 36E9C82540B3C4045D56C224512A4848B0145F56C505555557FAAAABEAA955F5" for instance <rom2.inst>.
    Set property "INIT_0F = 10570144055540100400145061A2AFFCFA6E17FE0104A2880453CB3C71F034E4" for instance <rom2.inst>.
    Set property "INIT_10 = 0B4106C03908880042020035AFC4400E15554C6892100E88A4257306DBAE72E9" for instance <rom2.inst>.
    Set property "INIT_11 = 01000000000000000000000000000000000000000000081204200000003EDDF0" for instance <rom2.inst>.
    Set property "INIT_12 = 060B0DEA9DCB666CCC48082160B42C01347F6208050212D6142840A1E2000400" for instance <rom2.inst>.
    Set property "INIT_13 = 275294BA94A82900630750201610116A94A811034281120C524F4E83A00280E0" for instance <rom2.inst>.
    Set property "INIT_14 = 555AA000055550000555524E55B8FAF677970A41B725236755CAFAFEEBD45000" for instance <rom2.inst>.
    Set property "INIT_15 = 8F1ED83C7B60F03CA4CCDF58B78205C4DCFFC55555555FD55555500000000AA5" for instance <rom2.inst>.
    Set property "INIT_16 = 4AAAEA2802AAAD5556041269837783D76E34ABECB2D97678C49554E06666D417" for instance <rom2.inst>.
    Set property "INIT_17 = CCDA82F1831B060C6C180686EEDA95BC08071369FE9FB20B40505554FAAA8155" for instance <rom2.inst>.
    Set property "INIT_18 = 2FD24AADB2BF15C868E538B8D56F6C00A1DD2424F97D221FD278D0D08341020C" for instance <rom2.inst>.
    Set property "INIT_19 = 82082A2AB78A05128A6DE28EDE5B8EA82F49200C392412002A5D05D739107507" for instance <rom2.inst>.
    Set property "INIT_1A = 0A41481F50252B38D2D2202D2E00B8107AADB3D56D8CCCC666665159ED9EE02A" for instance <rom2.inst>.
    Set property "INIT_1B = 3941020150D94ECC15C63241501B169EE4A0AE6CBCA9114177BFB37BFD85E3D5" for instance <rom2.inst>.
    Set property "INIT_1C = C90573F3D5481248732759CE72AC0E6EDA69B4CE85F0B52B0B7B4AB62F3667A5" for instance <rom2.inst>.
    Set property "INIT_1D = 55B78AA36555401A1BD6F5B5DA97D57B7BDFBE1D1E9FBB48DB77B1B725DB36ED" for instance <rom2.inst>.
    Set property "INIT_1E = 69EC6266E6A24500083856739CC1C2050EC2915AD68E861B6D9CB9160CCE7A88" for instance <rom2.inst>.
    Set property "INIT_1F = 374FAEAB62BFD3314A4934236449368C2EECE1B59F520DDE8A5A52EC9E546947" for instance <rom2.inst>.
    Set property "INIT_20 = 529694B52D723693E90547F3AAAD5AD6A0490EAB62BF49F49AD6A14AC956201B" for instance <rom2.inst>.
    Set property "INIT_21 = 84E93AD24EB049A64862834C08B3557CC33D53DF024078A7A8F7337FBB15AE7A" for instance <rom2.inst>.
    Set property "INIT_22 = 401904C04BA0072842309165BF219084211902BE488A152855BA67730EA8F3D6" for instance <rom2.inst>.
    Set property "INIT_23 = 22A233323333ABB333EA8292084892449448652520918A0A400525200292902E" for instance <rom2.inst>.
    Set property "INIT_24 = 922810E038B6E6C6D44E6C91408889008B02402340A90E18EACF73A2333222A2" for instance <rom2.inst>.
    Set property "INIT_25 = AD489335D7D89A6D18DB38A6CCE1B7FDBEF0D6FEA91A964ABF2A2524910A8910" for instance <rom2.inst>.
    Set property "INIT_26 = 9807C13807C93800C89C0789090439AD136DE652458CB52C6CC65DE90EF26939" for instance <rom2.inst>.
    Set property "INIT_27 = 6F569400498992884FFBA49DA5DA5ED58CE7EFBDEEDFA95801E97881E09883E0" for instance <rom2.inst>.
    Set property "INIT_28 = D29694B5C8EAEE4756D4A930AD5332E806C2CDAA820B5CA52120D17AAF6269B7" for instance <rom2.inst>.
    Set property "INIT_29 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE049A58A2B1BD9898EF487793B1504C7DCB" for instance <rom2.inst>.
    Set property "INIT_2A = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <rom2.inst>.
    Set property "INIT_2B = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <rom2.inst>.
    Set property "INIT_2C = 1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1F" for instance <rom2.inst>.
    Set property "INIT_2D = 1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E" for instance <rom2.inst>.
    Set property "INIT_2E = 1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E" for instance <rom2.inst>.
    Set property "INIT_2F = 1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E" for instance <rom2.inst>.
    Set property "INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom2.inst>.
    Set property "INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom2.inst>.
    Set property "INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom2.inst>.
    Set property "INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom2.inst>.
    Set property "INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom2.inst>.
    Set property "INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom2.inst>.
    Set property "INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom2.inst>.
    Set property "INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom2.inst>.
    Set property "INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom2.inst>.
    Set property "INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom2.inst>.
    Set property "INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom2.inst>.
    Set property "INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom2.inst>.
    Set property "INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom2.inst>.
    Set property "INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom2.inst>.
    Set property "INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom2.inst>.
    Set property "INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom2.inst>.
    Set property "INIT_00 = 80260512C180481051996A8E938C02B440035400000000053184708855205242" for instance <rom3.inst>.
    Set property "INIT_01 = 6980AB48A34445A440C0042601DE94A60160AD1DF63558A1549292D9D8440948" for instance <rom3.inst>.
    Set property "INIT_02 = 02D60080120069960708550004E046415665A75FA8208CB02D23844119055599" for instance <rom3.inst>.
    Set property "INIT_03 = AB1500AB1541115045826DC4A491B65A55E2AAA9A639A3C6522556C8C5677750" for instance <rom3.inst>.
    Set property "INIT_04 = A9A8831199A66447FF98EEEFFE404708931C7E3381381380E0380E0382285112" for instance <rom3.inst>.
    Set property "INIT_05 = 115B71128204C8A28FA33713BD142B11846A514C602657094195D04F28042263" for instance <rom3.inst>.
    Set property "INIT_06 = 6E52905DD8045097A240388090018F6286B160E22235A64E914028E6D2847223" for instance <rom3.inst>.
    Set property "INIT_07 = A002EF2ECDADDA6FC628A4122461501E088A0C135BEC6C6B4DAA100CD061660C" for instance <rom3.inst>.
    Set property "INIT_08 = 424A12FAD28C449AAB4C9D2284FCA6A51B449400380476A9358A84972C6888C0" for instance <rom3.inst>.
    Set property "INIT_09 = 5001A1816032240110448022CAF6BD1F18DC10C119C99788EDCD6B8A38C6D5DF" for instance <rom3.inst>.
    Set property "INIT_0A = 6D245EC18B50DD2046A44A58D4A585372112000D4A5D296280334088C1A55BCB" for instance <rom3.inst>.
    Set property "INIT_0B = 2AAAAA82AAA0000000000002AAA200000254384EC931EE41230D322011754000" for instance <rom3.inst>.
    Set property "INIT_0C = AA81249249EA1CC208B2D07F8E317C359E0B0CE4FC8D252622831CE60C116449" for instance <rom3.inst>.
    Set property "INIT_0D = FFFC0002AA81FFFAAAFE02AA8001FAAAFFFEAAAAAAAE2AAAAAABFAAABF80000A" for instance <rom3.inst>.
    Set property "INIT_0E = AACCC58C3830C4C0410443013038F42EB1305016449555555557FFFEAAA9555F" for instance <rom3.inst>.
    Set property "INIT_0F = 49500405544554554551445079C0CF7EFA63A6F9410430C10C30C3DF75D12662" for instance <rom3.inst>.
    Set property "INIT_10 = FB7DF6CF39F8000108C61004AC850008118541035A008302CEEE66A6590C3ED3" for instance <rom3.inst>.
    Set property "INIT_11 = 010000000000000020000000000000000000000000000A026AA0000000071DFF" for instance <rom3.inst>.
    Set property "INIT_12 = 60042D8A95496224446A010157966AE316FD6088C522A6462408B125C2000400" for instance <rom3.inst>.
    Set property "INIT_13 = 6B4C9D2284800D08401803964D2ABC8004227E9DF5CD8B8F88C60CE120600842" for instance <rom3.inst>.
    Set property "INIT_14 = 5555500000000000000008FFD6B100D25313D8D093D54E2C11632A62D3044980" for instance <rom3.inst>.
    Set property "INIT_15 = 4C08D81023604014ABFDD9C9D6632B0212CF7555555555555555500000000555" for instance <rom3.inst>.
    Set property "INIT_16 = 2000100008000400033C61FBCD66D838AC1E5994966C32289F3046802223920C" for instance <rom3.inst>.
    Set property "INIT_17 = 44724189E1DB03876C0E0329DFDDA6B310BC0855921935DB1849000080004000" for instance <rom3.inst>.
    Set property "INIT_18 = 8C4B18F7FA3DC77A3F002A07FDFA954A37F5015AABD8A81F5F22578805088A04" for instance <rom3.inst>.
    Set property "INIT_19 = C6A459499672C338AC25B3CC5E4B0824E22EA11435743A185D440459C50D19E2" for instance <rom3.inst>.
    Set property "INIT_1A = 390C24C69571A9380088904F2B0120113AA5B9D52DC444E2227AF0BA0EA0ED28" for instance <rom3.inst>.
    Set property "INIT_1B = 79410202A1BBD99D86631580E98B9392CCA0362E39E311A05296352962A17B07" for instance <rom3.inst>.
    Set property "INIT_1C = E39D9655C4656DB9C76288C5208AA6C44D3599C4249D900999230092A5D723EC" for instance <rom3.inst>.
    Set property "INIT_1D = C6E608CF8C1126BEAF6F9AFECE3D7FC918C4BB14CFB1190649389DB16F499325" for instance <rom3.inst>.
    Set property "INIT_1E = 7E2D0331F5A01D804D181C3188888C0334D5D07805DC490964EDB797044627DA" for instance <rom3.inst>.
    Set property "INIT_1F = B4F98FA92AF5C7604A20D5012660D02A3447E3BBDF93F54FAF5E7AE3FE63334F" for instance <rom3.inst>.
    Set property "INIT_20 = F3D79EB935437BCFBFDD48A608CC7866207F17A92AF557DFFA6630F4C006292D" for instance <rom3.inst>.
    Set property "INIT_21 = 55BD10554C14ECA8E56019069DF3142A413942B529086286281111555518C4B8" for instance <rom3.inst>.
    Set property "INIT_22 = 6A94A89C2D4309CEF39DE436A4B19DE77BDE40F0100E01B806C831B2A7FE691C" for instance <rom3.inst>.
    Set property "INIT_23 = BBBBAAAAAAADE3AAADABD0BD42404A06DE28B405B4586849289401B45A124AA7" for instance <rom3.inst>.
    Set property "INIT_24 = 0A86104E18966242ED06332E00880D0081014020416DD2C968EAADAAAAAABBBB" for instance <rom3.inst>.
    Set property "INIT_25 = CC4BE7654992EB35484D20B047D3B9DA9D7C80DE18825A6806C1309720C8C509" for instance <rom3.inst>.
    Set property "INIT_26 = 049938009939209E39849C6D4A2B9AF9C524CEC755CEB9346645C449C23AF7F4" for instance <rom3.inst>.
    Set property "INIT_27 = 671FB0007F03B2092695249D55870B5487D5E75EF7D688A09810801819201819" for instance <rom3.inst>.
    Set property "INIT_28 = F7F7BFBCAC42E56217F5CFFDDC676FAA82604491652F8B9E78F3B3608E4BACD3" for instance <rom3.inst>.
    Set property "INIT_29 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07F268A2108D7755A24C11D4D140475AF9" for instance <rom3.inst>.
    Set property "INIT_2A = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <rom3.inst>.
    Set property "INIT_2B = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <rom3.inst>.
    Set property "INIT_2C = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <rom3.inst>.
    Set property "INIT_2D = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <rom3.inst>.
    Set property "INIT_2E = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <rom3.inst>.
    Set property "INIT_2F = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <rom3.inst>.
    Set property "INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom3.inst>.
    Set property "INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom3.inst>.
    Set property "INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom3.inst>.
    Set property "INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom3.inst>.
    Set property "INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom3.inst>.
    Set property "INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom3.inst>.
    Set property "INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom3.inst>.
    Set property "INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom3.inst>.
    Set property "INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom3.inst>.
    Set property "INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom3.inst>.
    Set property "INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom3.inst>.
    Set property "INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom3.inst>.
    Set property "INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom3.inst>.
    Set property "INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom3.inst>.
    Set property "INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom3.inst>.
    Set property "INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom3.inst>.
    Set property "INIT_00 = 03AF61A069D0310A5B88220D7FFC0C185155554000000D5883C90C128E060E14" for instance <rom4.inst>.
    Set property "INIT_01 = D8149EC4AE64CF384039B38CCCCC958CCBC4A94CA0047521DF684B0CC951B829" for instance <rom4.inst>.
    Set property "INIT_02 = 025724C98481DA36AC4A310003FFDC71DEEF7836080091B55EAFFDC771E777BB" for instance <rom4.inst>.
    Set property "INIT_03 = 901222485C6445549622990906D1B9B79B6AAAAB7E7367CE528DDDEA4D720181" for instance <rom4.inst>.
    Set property "INIT_04 = 9005D91514C4DE619867999800696F3ECF3BCE73A63A23A4E83A0E83A48600D8" for instance <rom4.inst>.
    Set property "INIT_05 = A0119A048A6028438424C299EE105CE374CB10F8606024A244443947034276E7" for instance <rom4.inst>.
    Set property "INIT_06 = C88518D7CB140414092035272476D9C4ADE2400EEE3EE0EFF35B6054002E0B2D" for instance <rom4.inst>.
    Set property "INIT_07 = 900016D11211648286BAE572A86A46F629080E143605C06A1900A88D04623B40" for instance <rom4.inst>.
    Set property "INIT_08 = 1640B2B2148C5410BDC1DFE6B57AC4A08120483C785202550712A80C48CBB8C6" for instance <rom4.inst>.
    Set property "INIT_09 = E4100B23403294A41452948AC805291B3B2A42C156A4878A840409020821C098" for instance <rom4.inst>.
    Set property "INIT_0A = 5C35B7894D559920472518C4E18C6C66099A105918C063120D4004900731DE76" for instance <rom4.inst>.
    Set property "INIT_0B = 2A2AAA80A280A280AA80A280A282A20000A908245B60B514BB869342150492C8" for instance <rom4.inst>.
    Set property "INIT_0C = 0000DB6DB7C25A70B13000310C919C2102AB04A582EE7C4EEE370B4024152441" for instance <rom4.inst>.
    Set property "INIT_0D = 00020000000000000000000000000000000000000000000000000000007FF800" for instance <rom4.inst>.
    Set property "INIT_0E = 616D80B46EA05242841429A7AC026019B0F22012441000000008000000040000" for instance <rom4.inst>.
    Set property "INIT_0F = C114AAAFFFFFFEFFFFFBFBAF860CF2830411C514FFFF3DF1EBED3C208A08F6C0" for instance <rom4.inst>.
    Set property "INIT_10 = 04820930C606AEAC60CE9945ACB66FF8F2265C600C8CCB0844A4632CDB0E76C1" for instance <rom4.inst>.
    Set property "INIT_11 = 010000000000040000000000000000000000000000001C126D400000000F2200" for instance <rom4.inst>.
    Set property "INIT_12 = CC489B1B1DE68678CC503A0B71BC0014C73F28CA64721EF6E912034B53000400" for instance <rom4.inst>.
    Set property "INIT_13 = 3DC1DFE6B5080F1540500055055546FCB4A8431146AC115F1B6A127710B20CC2" for instance <rom4.inst>.
    Set property "INIT_14 = 00000FFFF0000FFFF0000064CE2006E3C7F739C9B605758451832858C3044111" for instance <rom4.inst>.
    Set property "INIT_15 = CE5C5BB9716EE1B868665FDCC429791E91E7A000000000000000000000000000" for instance <rom4.inst>.
    Set property "INIT_16 = 00000000000000000089DAE980C4A0288835551832D67672681157477777D304" for instance <rom4.inst>.
    Set property "INIT_17 = EEFA6099CB8B772E2DDC37A8645FBE2159E47A5BC29C31CB7841000300000000" for instance <rom4.inst>.
    Set property "INIT_18 = 6C510A926896072000004000020000100000800004000020000100000A000CEE" for instance <rom4.inst>.
    Set property "INIT_19 = B6407979C42AC12BBF798F6D9BDB0820C2450264B820D03074531914A41045E6" for instance <rom4.inst>.
    Set property "INIT_1A = 5D6660B350F5BB3208CA9F6CA1FE82167A2EB3D1758CEEC6777DF7264F74E408" for instance <rom4.inst>.
    Set property "INIT_1B = 3DD34B200011488906F7B17C4B9937B2CDF03C2F32611101463138631B890626" for instance <rom4.inst>.
    Set property "INIT_1C = E1698271C5695F4EB22699CD22A88C4EDB65B4E8B587B0AB7B6322B725166705" for instance <rom4.inst>.
    Set property "INIT_1D = CC8608B584550412122088384991005B398C960D86933B64DB61B1B324D9B384" for instance <rom4.inst>.
    Set property "INIT_1E = 782C82207520857F91381C739B898BF125DFC07104240C596CFFB5564CCC7239" for instance <rom4.inst>.
    Set property "INIT_1F = 6D4DAF29A2A5D234D820882D6C110BB8E0ECB7B3863600E639D9CEE096C6675C" for instance <rom4.inst>.
    Set property "INIT_20 = 4E7673B36167B601292948A20A8D50C6A069A329A2A5409492C6A108CB47421B" for instance <rom4.inst>.
    Set property "INIT_21 = F7216A8052A1073841CCB648022EA53D92E243976A19C6AD4877777777118C98" for instance <rom4.inst>.
    Set property "INIT_22 = 08F0245846834B8C6719C4220013B9C6338C484E23705A006820D2416EAACB9C" for instance <rom4.inst>.
    Set property "INIT_23 = 22A22223222002A2200A12804A0A9054854028100488102008281524141A9234" for instance <rom4.inst>.
    Set property "INIT_24 = 000C52045992E6C2550E6D91529A88129F4204A6D0A8CB2C00A2A843222322A2" for instance <rom4.inst>.
    Set property "INIT_25 = 8D41D230DBE3830203586292EC97B3F81C7641411D028872022A01A2B408E041" for instance <rom4.inst>.
    Set property "INIT_26 = A09C05809C05A09D04249D124E700809986DA443D5BBB362EEE84CDB663A6121" for instance <rom4.inst>.
    Set property "INIT_27 = 6754B00469A9162B2DB06DBE26E26620B497E71CE7D0ACA49C04849C04A49C04" for instance <rom4.inst>.
    Set property "INIT_28 = CE5672B5ACD2ED66961489219D5222701AFCEDD165CA4884202D0360A98E0C0F" for instance <rom4.inst>.
    Set property "INIT_29 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0696C5D4169B101026D9B1918B85743448" for instance <rom4.inst>.
    Set property "INIT_2A = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <rom4.inst>.
    Set property "INIT_2B = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <rom4.inst>.
    Set property "INIT_2C = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <rom4.inst>.
    Set property "INIT_2D = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <rom4.inst>.
    Set property "INIT_2E = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <rom4.inst>.
    Set property "INIT_2F = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <rom4.inst>.
    Set property "INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom4.inst>.
    Set property "INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom4.inst>.
    Set property "INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom4.inst>.
    Set property "INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom4.inst>.
    Set property "INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom4.inst>.
    Set property "INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom4.inst>.
    Set property "INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom4.inst>.
    Set property "INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom4.inst>.
    Set property "INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom4.inst>.
    Set property "INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom4.inst>.
    Set property "INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom4.inst>.
    Set property "INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom4.inst>.
    Set property "INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom4.inst>.
    Set property "INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom4.inst>.
    Set property "INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom4.inst>.
    Set property "INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom4.inst>.
    Set property "INIT_00 = 806EE974D9B2D119BBE00C2D495B033C03777A400000002047E2002100408016" for instance <rom5.inst>.
    Set property "INIT_01 = 4A0B9250F25C896880000020E44055A0E341B0C45895906C8920DB800141B929" for instance <rom5.inst>.
    Set property "INIT_02 = 0C1AB4AF0E085A1F141B21924C40A80D9AA968160C9250F8B4F10ABAA03662EE" for instance <rom5.inst>.
    Set property "INIT_03 = 0A014020239410100002492232D5B4969D67F5717151776EB316758C0FC133C0" for instance <rom5.inst>.
    Set property "INIT_04 = 0B55103625480667F9FFFFFFFF9690C129BA4B7C40C40C4310C4310C40220450" for instance <rom5.inst>.
    Set property "INIT_05 = 71B3171E016528C18CA21164A775EA3314D73248B9A66EA46CDCB7572B4A46F7" for instance <rom5.inst>.
    Set property "INIT_06 = 481E1E5440180014300A93A470080941B4A0C8444452936650EB7095A0EE4A31" for instance <rom5.inst>.
    Set property "INIT_07 = 00010241320309805238EC76E123DD50044A6598168C87286B13FA26012262CD" for instance <rom5.inst>.
    Set property "INIT_08 = 524292031CA4D8146526CCA1D3D399B933432C52B164C685650EC0041B491100" for instance <rom5.inst>.
    Set property "INIT_09 = 74023F394096D2B4B2DA56925B052149004A8AC36480051B0D0D0B000029E898" for instance <rom5.inst>.
    Set property "INIT_0A = DD7216872FD2BBF1ED68FEFE7FEFF5A6B31A492BFEFFFBE6CFF472B86160CA42" for instance <rom5.inst>.
    Set property "INIT_0B = 802AAAAAA02A02AAAAAAA02A002A00AAA9EDAB801B7005D2A34102E136041B69" for instance <rom5.inst>.
    Set property "INIT_0C = FFFE104105169B4C4024820924385719A7D6EC98008DE54622A3025240366CC1" for instance <rom5.inst>.
    Set property "INIT_0D = 0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8007FF" for instance <rom5.inst>.
    Set property "INIT_0E = 54D038B5694EE59CC2A91D74088B40BBBE912436CC1000000000000000040000" for instance <rom5.inst>.
    Set property "INIT_0F = 5560051545050041504040110000EFFFFE73C7FC0000C20E1412C3DD75C0281C" for instance <rom5.inst>.
    Set property "INIT_10 = 00000000000222EDD33357C84109D0081A1CECE59E01BA698001401092894AB0" for instance <rom5.inst>.
    Set property "INIT_11 = 010000000000000020000000000000000000000000000C82100000000030C000" for instance <rom5.inst>.
    Set property "INIT_12 = D4100106D9900440889A050DE0B514288603301B0D86D2EF400002010EC00400" for instance <rom5.inst>.
    Set property "INIT_13 = 2526CCA1D382A58554000000441FF021CAED5359552B635E5B5C232A442A1AC7" for instance <rom5.inst>.
    Set property "INIT_14 = 00000FFFF0000FFFF0000414EF3200DC53134801A54B6480634970A29B0D81C8" for instance <rom5.inst>.
    Set property "INIT_15 = 2D3A7834E9E0D0303F555969E6A623033AD07000000000000000000000000000" for instance <rom5.inst>.
    Set property "INIT_16 = 0000000000000000008345CD8266BA7CCC74713032CC66404900D924EE66AAEC" for instance <rom5.inst>.
    Set property "INIT_17 = 88855D85060E04183810043F5550C735208C0CA1A559391B04C1000300000000" for instance <rom5.inst>.
    Set property "INIT_18 = 0CC3020920805280000000000000000000000000000000000000000000241499" for instance <rom5.inst>.
    Set property "INIT_19 = 0200ADAD66B5BB26AB15AAC8594310E0860C30043186030800C0B39EF5B98A31" for instance <rom5.inst>.
    Set property "INIT_1A = AB6F60B7532B4B3101DA602D730181707A4DA2D24D8CCCC4444440146C568C3B" for instance <rom5.inst>.
    Set property "INIT_1B = 194102000088444312843642C45036D0D6CA990C24203205FFBF9FFBFCB3021C" for instance <rom5.inst>.
    Set property "INIT_1C = 004880678D9E9F4080169DED09B0480ED96490586D94B01B4B6301B7A5D64480" for instance <rom5.inst>.
    Set property "INIT_1D = 001439240063052120681A0001A35552AD292409B402336CDB5137B2C099B309" for instance <rom5.inst>.
    Set property "INIT_1E = 6A6C0EA07520050000AD4B5AD98D8E0B2071C520088008186C2BBDF608CD4148" for instance <rom5.inst>.
    Set property "INIT_1F = 4A056977572B201690E3AC726E9A243CA8CC9B67302548B41858C2C4015269D0" for instance <rom5.inst>.
    Set property "INIT_20 = 061630B24AD20002404AD9C01B39875CC000E977572BA120075CCE18EDC6E152" for instance <rom5.inst>.
    Set property "INIT_21 = 5D218FD863F6CC18C50E309928320E902620E9327DD843F41F66662222218D50" for instance <rom5.inst>.
    Set property "INIT_22 = 8472174D0ED75E310C6203A73937C31886303AC000004000000000007EAADB4A" for instance <rom5.inst>.
    Set property "INIT_23 = A222AAAAAAAB0E2223060A5429CB26D9308C6C2F6218D856C4CC2E4236052114" for instance <rom5.inst>.
    Set property "INIT_24 = D364D62CDBB6F6F6DCAD6DA576BBE1E6B97879AE5E1182A8D382230EAAAAA222" for instance <rom5.inst>.
    Set property "INIT_25 = B98900169ADAC16B1C9A62B0CCAB676D39A56841BBA21E67473F6C86F72A59E1" for instance <rom5.inst>.
    Set property "INIT_26 = 048000048000248001208003018FBBA49A6DC000D5BAB24AC8AE089244A6300A" for instance <rom5.inst>.
    Set property "INIT_27 = CE61D00000B0062B0D3A49BA60A604B148BECE69CDAD30240000248000048000" for instance <rom5.inst>.
    Set property "INIT_28 = 861630B1BED6CDF6B7A4600EB9801058A4C0CD95641ABC2011092561B16B05A6" for instance <rom5.inst>.
    Set property "INIT_29 = 00000001FFFFFFFE00000001FFFFFE000495F629125656049025092BC54BA502" for instance <rom5.inst>.
    Set property "INIT_2A = 00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE" for instance <rom5.inst>.
    Set property "INIT_2B = 00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE" for instance <rom5.inst>.
    Set property "INIT_2C = 00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE" for instance <rom5.inst>.
    Set property "INIT_2D = 00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE" for instance <rom5.inst>.
    Set property "INIT_2E = 00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE" for instance <rom5.inst>.
    Set property "INIT_2F = 00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE" for instance <rom5.inst>.
    Set property "INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom5.inst>.
    Set property "INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom5.inst>.
    Set property "INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom5.inst>.
    Set property "INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom5.inst>.
    Set property "INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom5.inst>.
    Set property "INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom5.inst>.
    Set property "INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom5.inst>.
    Set property "INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom5.inst>.
    Set property "INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom5.inst>.
    Set property "INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom5.inst>.
    Set property "INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom5.inst>.
    Set property "INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom5.inst>.
    Set property "INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom5.inst>.
    Set property "INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom5.inst>.
    Set property "INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom5.inst>.
    Set property "INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom5.inst>.
    Set property "INIT_00 = 8822613048921C3FF93772D1CA5601C44C913FC000003FDFB81DFFDEFFBF7F70" for instance <rom6.inst>.
    Set property "INIT_01 = 33068918B12444CF7FFFFF930D9FA6130C248F1DC672492044B7B419DC2E48E0" for instance <rom6.inst>.
    Set property "INIT_02 = 8AE600823214232722681E61B568881046648D4DF30D99396215A88220411199" for instance <rom6.inst>.
    Set property "INIT_03 = 91B2364000001101FFF92667C9014248E0D2AAFC9270874FF329925AC517DD46" for instance <rom6.inst>.
    Set property "INIT_04 = 015F7B99B4CC419E61980067FE000000193E227000000000000000000364EC8D" for instance <rom6.inst>.
    Set property "INIT_05 = 221C722224C52064878136A0AF7A4181C0469D67363B945983077105D1B622E7" for instance <rom6.inst>.
    Set property "INIT_06 = 33E5C90CD82597C3C650C0A89101A426A213442223B2489242693870D32E3947" for instance <rom6.inst>.
    Set property "INIT_07 = FFFEDB25DB2592D91869A0D12586245890A11042C8704885862CA850B28F8644" for instance <rom6.inst>.
    Set property "INIT_08 = C33E185AD6B267CFA4912484C96782C61C87B47001987930309ABFF248208EFF" for instance <rom6.inst>.
    Set property "INIT_09 = 9148C964314B284B5965096B2CB4A56508CF9E499CCD97CCFCFCF980000457C7" for instance <rom6.inst>.
    Set property "INIT_0A = 70E84C4D110C66227DFCFFF4EDEF6613E92186C6FFF37BD325519268108E2109" for instance <rom6.inst>.
    Set property "INIT_0B = 002AAAAAA00002AAAAAAA00000020000038C0CCCDB6DE6482B2CB24499F24004" for instance <rom6.inst>.
    Set property "INIT_0C = 0000C14815181A830313F96DB184089892EA022886AC77271B93DE79EC996E7C" for instance <rom6.inst>.
    Set property "INIT_0D = 00000000000000000000000000000000000000000000000000000000007FF800" for instance <rom6.inst>.
    Set property "INIT_0E = 1628864298A02D874D5689204B065E08BF919C96E7C000000000000000000000" for instance <rom6.inst>.
    Set property "INIT_0F = 3C90AAEAAFFAABFEAAFAEEBF0008000000000000C000000000000000000D1443" for instance <rom6.inst>.
    Set property "INIT_10 = F03CF00F00F04000CC137145AF16400983246210E2228806AE6E67E2DB2C22CB" for instance <rom6.inst>.
    Set property "INIT_11 = 010000000000040000000000000000000000000000000800000000000030C00F" for instance <rom6.inst>.
    Set property "INIT_12 = 404FE49A845B6224476881936EB0C7E19643306C261332D73FFFFDFC92000400" for instance <rom6.inst>.
    Set property "INIT_13 = 64912484C880314C155005551175590015333FC6B0E19CCAA4C8C6201061485A" for instance <rom6.inst>.
    Set property "INIT_14 = 000000000000000000000EDC031102C773D38840B63FE6EC996CF8EEE3267CC8" for instance <rom6.inst>.
    Set property "INIT_15 = 0C895A12A5E848164C445C846278E000FCD8B000000000000000000000000000" for instance <rom6.inst>.
    Set property "INIT_16 = 2000100008000000005B407FCEA2617EC5AAF8B630D6222E4CB275902222D600" for instance <rom6.inst>.
    Set property "INIT_17 = 445AC001912B4254BD09024C44590B13C78003E5BE1F3103027C000000004000" for instance <rom6.inst>.
    Set property "INIT_18 = AFFCD96CB25B18D8000040000000000000000000040000000001000005BFC604" for instance <rom6.inst>.
    Set property "INIT_19 = CA3E3333E27A808A0B39D24F9E4BC93E1FF3E1543F7CBE082BE51504A61E1D02" for instance <rom6.inst>.
    Set property "INIT_1A = 0E929E7FDD2F6B3E04E5A02F2F00069D6326BB1935C46CE23671519DCDCCF04C" for instance <rom6.inst>.
    Set property "INIT_1B = 795302200133D999D8C630C0049BB722E950CA2C95BB99F27FFD3B7BD9C9F934" for instance <rom6.inst>.
    Set property "INIT_1C = 9BCEF651E6554D1AE66689CD14EF86C45B6DBDC9258C9049C96B0496641632EF" for instance <rom6.inst>.
    Set property "INIT_1D = 41664CE66CD9F29697E5F96EDF9BAADB3885B30F07B11192DB68B1392E59B32D" for instance <rom6.inst>.
    Set property "INIT_1E = 28EC122075200518FF3862739961A6008212418023DBE7D96CCDB9B7C4443DC8" for instance <rom6.inst>.
    Set property "INIT_1F = 6FDDADFFFF9F5768D820B4276E71B29E2C4656FBCBB6AC66FB5BDADDD82939F1" for instance <rom6.inst>.
    Set property "INIT_20 = DED6F6BB6FFA37FB7BCFE7F64CDE5A2F201BADFFFF9F5DBDD82F31FAC057A01B" for instance <rom6.inst>.
    Set property "INIT_21 = E49E3AA78EA870C86430C92C0D89250E5B935081822024826811111111D8C45E" for instance <rom6.inst>.
    Set property "INIT_22 = 3B8CEC74F2CD314AD294BCFCF3ED34A52B5BCDBFFFFFBFFFFFFFFFFFBD57DB9C" for instance <rom6.inst>.
    Set property "INIT_23 = AA2AAAAAAAAC9A2AAC9B75B9D666CBB65E7814659DE028CB3834619C0A30CEE3" for instance <rom6.inst>.
    Set property "INIT_24 = 2E138CB39EB6E6C6F70432189C6E971C6BC5C71A31CF2AA92682249AAAAAAA2A" for instance <rom6.inst>.
    Set property "INIT_25 = 5E417768F3C88C2D09DB60C04646FBF5DC7C6021C981E1230CEB02780D8B0F5C" for instance <rom6.inst>.
    Set property "INIT_26 = 20000020000000000000000510141056636D8CF7C598BB6E0460E45B5332CBB0" for instance <rom6.inst>.
    Set property "INIT_27 = F79600001B4BB60C05AB6DBA30A306D09E57F71EFBF7C8200000200000200000" for instance <rom6.inst>.
    Set property "INIT_28 = DED6F6BC9C4AE4E2565DBBB05E7776280EC045BF12F95DEF6F798164CB2230BD" for instance <rom6.inst>.
    Set property "INIT_29 = 0000000000000001FFFFFFFFFFFFFE01B6DC3013CB838362DA19A5B8441C359C" for instance <rom6.inst>.
    Set property "INIT_2A = 0000000000000001FFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFE" for instance <rom6.inst>.
    Set property "INIT_2B = 0000000000000001FFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFE" for instance <rom6.inst>.
    Set property "INIT_2C = 0000000000000001FFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFE" for instance <rom6.inst>.
    Set property "INIT_2D = 0000000000000001FFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFE" for instance <rom6.inst>.
    Set property "INIT_2E = 0000000000000001FFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFE" for instance <rom6.inst>.
    Set property "INIT_2F = 0000000000000001FFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFE" for instance <rom6.inst>.
    Set property "INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom6.inst>.
    Set property "INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom6.inst>.
    Set property "INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom6.inst>.
    Set property "INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom6.inst>.
    Set property "INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom6.inst>.
    Set property "INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom6.inst>.
    Set property "INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom6.inst>.
    Set property "INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom6.inst>.
    Set property "INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom6.inst>.
    Set property "INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom6.inst>.
    Set property "INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom6.inst>.
    Set property "INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom6.inst>.
    Set property "INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom6.inst>.
    Set property "INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom6.inst>.
    Set property "INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom6.inst>.
    Set property "INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom6.inst>.
    Set property "INIT_00 = 80020100C080581FF1166AE9C43000AD04423FC0000000000000000000000062" for instance <rom7.inst>.
    Set property "INIT_01 = 211089083104448D400000368DDEA5368A20AD5DC221482845B292DDD8652041" for instance <rom7.inst>.
    Set property "INIT_02 = 8AD6008016102117222A1D209568004846648FCDE90488B92015A00001211199" for instance <rom7.inst>.
    Set property "INIT_03 = 8811022000110000000364EFA08126C8D4D2AAFC92208245F3055258C55755C2" for instance <rom7.inst>.
    Set property "INIT_04 = 204F731194CC47F99867FF980000000019162220000000000000000000220440" for instance <rom7.inst>.
    Set property "INIT_05 = 110A3116005500200203375F5085BD51A0441155320A984B4109700441962242" for instance <rom7.inst>.
    Set property "INIT_06 = 27548A1CD805B687A64085803001A420A210442222B021420160182070881023" for instance <rom7.inst>.
    Set property "INIT_07 = 00024924D92496D91069A0D0250D140001C120824848490F443A10E097054608" for instance <rom7.inst>.
    Set property "INIT_08 = 461A304A52A0468EA0428402C0B30B250A479C70115424A81082801228208A80" for instance <rom7.inst>.
    Set property "INIT_09 = 3001AA68718C20496184092A30B5AD4508C79EC11C499688C8484080001494CB" for instance <rom7.inst>.
    Set property "INIT_0A = 20C048410B444F42BCF84A58A4A5C813A11082444A592962002352F800840109" for instance <rom7.inst>.
    Set property "INIT_0B = 002AAAAAA00002AAAAAAA00000020000030622EEC939E220290C32201106E010" for instance <rom7.inst>.
    Set property "INIT_0C = 0000DA04050A0AC3068AF16CA1961CD457C2042806A5550C8A869E39CC112468" for instance <rom7.inst>.
    Set property "INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom7.inst>.
    Set property "INIT_0E = 1200242358082D87CC02090009065C189F919C12468000000008000000040000" for instance <rom7.inst>.
    Set property "INIT_0F = 285001155000005555045014FBC70000018C38000104F2CF18630CE186010012" for instance <rom7.inst>.
    Set property "INIT_10 = F03CF00F00F0088168D37004A71540009114600056028002AE4F37A649242643" for instance <rom7.inst>.
    Set property "INIT_11 = 010000000000000020000000000000000000000000000800600000000000000F" for instance <rom7.inst>.
    Set property "INIT_12 = 80002C8284492224457A00886E9047E3B4C2300A050AB253000000048A000400" for instance <rom7.inst>.
    Set property "INIT_13 = E0428402C18021080000000000201808010A3C8CA0408A8AD2C446200060084A" for instance <rom7.inst>.
    Set property "INIT_14 = 000000000000000000000EDC448DFA555656C840931FA24C1128F84A490468CC" for instance <rom7.inst>.
    Set property "INIT_15 = 44894812A5A048124C444DCC9158E102F8881000000000000000000000000000" for instance <rom7.inst>.
    Set property "INIT_16 = 200010000800000000002DFFCD11604D22AAE422185222264430449022228604" for instance <rom7.inst>.
    Set property "INIT_17 = 4450C08891290254B409024C44498C8AC7840BE51C8991090068000000004000" for instance <rom7.inst>.
    Set property "INIT_18 = A5EA9B6DB6DB10C8000000000200000000008000040000000000000004BF8204" for instance <rom7.inst>.
    Set property "INIT_19 = EA3C3A3A5150810A0B68A2E4885988341EABA1141D743A0001E4104109151800" for instance <rom7.inst>.
    Set property "INIT_1A = 08435465A52F69920084A087220002152406992034C466623331518CE4CE4008" for instance <rom7.inst>.
    Set property "INIT_1B = 7D5142000133D998D04212C0448993B64DD08A65B4B311E31296292973010904" for instance <rom7.inst>.
    Set property "INIT_1C = 93C6E65344554D1A77630886108E86C44A289DC0249C9009C92900922C12324E" for instance <rom7.inst>.
    Set property "INIT_1D = 413208E24C11A286864190664D8A2A891084930513B1110A493891190E4B1624" for instance <rom7.inst>.
    Set property "INIT_1E = 68E40220752005547D1042210F00C60102528100014947CB25CD99B3C4443DC8" for instance <rom7.inst>.
    Set property "INIT_1F = 27D885FFFF9F576048413C072630909E244647DEC992AC727949CA49C83139F1" for instance <rom7.inst>.
    Set property "INIT_20 = CE5272992FFA136933C7EFE608F44A3A203B0DFFFF9F1499C83A31F24013E089" for instance <rom7.inst>.
    Set property "INIT_21 = 849D1057441428802068A96C0499040E4B91408142502082081111111158C44C" for instance <rom7.inst>.
    Set property "INIT_22 = 6A8DA810A804114AD6B5A4D476A514A52B5A46800000000000000000D5555110" for instance <rom7.inst>.
    Set property "INIT_23 = 2222222222258A22258BD4BB5222D996CA281C21B5503843683C21B41E10DAA3" for instance <rom7.inst>.
    Set property "INIT_24 = 3A2285A28A12424269043B089422BD34224F4D091345020B62AAAD8A22222222" for instance <rom7.inst>.
    Set property "INIT_25 = 744037605141000709C920804657DED4F4DC01018801512004C02454258A0548" for instance <rom7.inst>.
    Set property "INIT_26 = 001800001800001800001807009401544124EEE7C498992C0644E4490390C390" for instance <rom7.inst>.
    Set property "INIT_27 = BD1200003B0BB20804A9249A10A102709E45BD37BF7788001800001800001800" for instance <rom7.inst>.
    Set property "INIT_28 = 4E52729C984264C21249B394747776384E4044A620F91DCE667881208904001F" for instance <rom7.inst>.
    Set property "INIT_29 = 00000000000000000000000000000003B2586213C94141224A1CAC90C01C14DE" for instance <rom7.inst>.
    Set property "INIT_2A = 00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE" for instance <rom7.inst>.
    Set property "INIT_2B = 00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE" for instance <rom7.inst>.
    Set property "INIT_2C = 00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE" for instance <rom7.inst>.
    Set property "INIT_2D = 00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE" for instance <rom7.inst>.
    Set property "INIT_2E = 00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE" for instance <rom7.inst>.
    Set property "INIT_2F = 00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE" for instance <rom7.inst>.
    Set property "INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom7.inst>.
    Set property "INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom7.inst>.
    Set property "INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom7.inst>.
    Set property "INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom7.inst>.
    Set property "INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom7.inst>.
    Set property "INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom7.inst>.
    Set property "INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom7.inst>.
    Set property "INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom7.inst>.
    Set property "INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom7.inst>.
    Set property "INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom7.inst>.
    Set property "INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom7.inst>.
    Set property "INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom7.inst>.
    Set property "INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom7.inst>.
    Set property "INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom7.inst>.
    Set property "INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom7.inst>.
    Set property "INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom7.inst>.
    Summary:
	no macro.
Unit <ROM_PGM_0> synthesized.

Synthesizing Unit <GALAXIAN_DEBOUNCE>.
    Related source file is "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\core\mc_debounce.vhd".
        G_WIDTH = 16
    Found 13-bit register for signal <tick_counter>.
    Found 16-bit register for signal <button>.
    Found 13-bit subtractor for signal <GND_197_o_GND_197_o_sub_1_OUT<12:0>> created at line 79.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred  33 Multiplexer(s).
Unit <GALAXIAN_DEBOUNCE> synthesized.

Synthesizing Unit <keyboard>.
    Related source file is "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\keyb\keyboard.vhd".
    Found 1-bit register for signal <resetKey>.
    Found 1-bit register for signal <MRESET>.
    Found 1-bit register for signal <CTRL>.
    Found 1-bit register for signal <ALT>.
    Found 21-bit register for signal <scanSW>.
    Found 1-bit register for signal <VIDEO>.
    Found 1-bit register for signal <PAUSE>.
    Found 1-bit register for signal <SCANL>.
    Found 1-bit register for signal <VFREQ>.
    Found 1-bit register for signal <TABLE>.
    Found 1-bit register for signal <release>.
    Summary:
	inferred  31 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <keyboard> synthesized.

Synthesizing Unit <ps2_intf>.
    Related source file is "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\keyb\ps2_intf.vhd".
        filter_length = 8
    Found 1-bit register for signal <ps2_dat_in>.
    Found 8-bit register for signal <clk_filter>.
    Found 1-bit register for signal <clk_edge>.
    Found 4-bit register for signal <bit_count>.
    Found 9-bit register for signal <shiftreg>.
    Found 1-bit register for signal <parity>.
    Found 8-bit register for signal <DATA>.
    Found 1-bit register for signal <VALID>.
    Found 1-bit register for signal <ps2_clk_in>.
    Found 4-bit adder for signal <bit_count[3]_GND_199_o_add_7_OUT> created at line 1241.
    Found 4-bit comparator greater for signal <bit_count[3]_PWR_64_o_LessThan_7_o> created at line 131
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <ps2_intf> synthesized.

Synthesizing Unit <multiboot>.
    Related source file is "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\multiboot.v".
    Found 1-bit register for signal <reboot_ff>.
    Found 5-bit register for signal <q>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <multiboot> synthesized.

Synthesizing Unit <multiboot_spartan6>.
    Related source file is "A:\_Downloads\jammazx1\arcades\hw galaxian\azurian (core nueva version disparos ok)\source\multiboot.v".
        IDLE = 0
        SYNC_H = 1
        SYNC_L = 2
        CWD_H = 3
        CWD_L = 4
        GEN1_H = 5
        GEN1_L = 6
        GEN2_H = 7
        GEN2_L = 8
        GEN3_H = 9
        GEN3_L = 10
        GEN4_H = 11
        GEN4_L = 12
        GEN5_H = 13
        GEN5_L = 14
        NUL_H = 15
        NUL_L = 16
        MOD_H = 17
        MOD_L = 18
        HCO_H = 19
        HCO_L = 20
        RBT_H = 21
        RBT_L = 22
        NOOP_0 = 23
        NOOP_1 = 24
        NOOP_2 = 25
        NOOP_3 = 26
    Register <ff_icap_wr> equivalent to <ff_icap_ce> has been removed
    Found 16-bit register for signal <icapd_r>.
    Found 1-bit register for signal <ff_icap_ce>.
    Found 5-bit register for signal <state>.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <state> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <multiboot_spartan6> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 10
 128x14-bit single-port Read Only RAM                  : 6
 256x25-bit single-port Read Only RAM                  : 1
 32x24-bit single-port Read Only RAM                   : 1
 8192x8-bit single-port Read Only RAM                  : 2
# Adders/Subtractors                                   : 51
 10-bit adder                                          : 2
 11-bit adder                                          : 5
 13-bit subtractor                                     : 1
 15-bit addsub                                         : 3
 16-bit adder                                          : 6
 16-bit addsub                                         : 2
 16-bit subtractor                                     : 1
 20-bit adder                                          : 3
 25-bit adder                                          : 1
 3-bit adder                                           : 4
 4-bit adder                                           : 3
 5-bit adder                                           : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 8
 8-bit subtractor                                      : 1
 9-bit adder                                           : 7
 9-bit subtractor                                      : 1
# Registers                                            : 192
 1-bit register                                        : 95
 10-bit register                                       : 2
 11-bit register                                       : 2
 13-bit register                                       : 1
 15-bit register                                       : 3
 16-bit register                                       : 10
 2-bit register                                        : 7
 20-bit register                                       : 3
 21-bit register                                       : 1
 24-bit register                                       : 1
 25-bit register                                       : 1
 3-bit register                                        : 16
 4-bit register                                        : 5
 5-bit register                                        : 4
 7-bit register                                        : 2
 8-bit register                                        : 32
 9-bit register                                        : 7
# Comparators                                          : 11
 16-bit comparator greater                             : 2
 3-bit comparator equal                                : 2
 4-bit comparator greater                              : 3
 5-bit comparator greater                              : 1
 8-bit comparator greater                              : 1
 9-bit comparator equal                                : 1
 9-bit comparator greater                              : 1
# Multiplexers                                         : 804
 1-bit 2-to-1 multiplexer                              : 332
 1-bit 3-to-1 multiplexer                              : 12
 1-bit 8-to-1 multiplexer                              : 1
 11-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 1
 15-bit 2-to-1 multiplexer                             : 9
 16-bit 2-to-1 multiplexer                             : 49
 16-bit 7-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 11
 3-bit 2-to-1 multiplexer                              : 118
 3-bit 3-to-1 multiplexer                              : 3
 4-bit 2-to-1 multiplexer                              : 162
 4-bit 3-to-1 multiplexer                              : 4
 5-bit 2-to-1 multiplexer                              : 3
 8-bit 11-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 84
 8-bit 3-to-1 multiplexer                              : 2
 8-bit 8-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 7
# FSMs                                                 : 1
# Xors                                                 : 15
 1-bit xor2                                            : 8
 1-bit xor8                                            : 5
 4-bit xor2                                            : 1
 8-bit xor2                                            : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <W_SDAT2_0> in Unit <mc_sound_a> is equivalent to the following 2 FFs/Latches, which will be removed : <W_SDAT2_3> <W_SDAT2_5> 
INFO:Xst:2261 - The FF/Latch <W_SDAT2_1> in Unit <mc_sound_a> is equivalent to the following 2 FFs/Latches, which will be removed : <W_SDAT2_2> <W_SDAT2_7> 
INFO:Xst:2261 - The FF/Latch <W_SDAT3_0> in Unit <mc_sound_a> is equivalent to the following 5 FFs/Latches, which will be removed : <W_SDAT3_1> <W_SDAT3_2> <W_SDAT3_4> <W_SDAT3_5> <W_SDAT3_7> 
INFO:Xst:2261 - The FF/Latch <W_SDAT3_3> in Unit <mc_sound_a> is equivalent to the following FF/Latch, which will be removed : <W_SDAT3_6> 
INFO:Xst:2261 - The FF/Latch <W_SDAT0_1> in Unit <mc_sound_a> is equivalent to the following 2 FFs/Latches, which will be removed : <W_SDAT0_3> <W_SDAT0_5> 
INFO:Xst:2261 - The FF/Latch <W_SDAT0_0> in Unit <mc_sound_a> is equivalent to the following 4 FFs/Latches, which will be removed : <W_SDAT0_2> <W_SDAT0_4> <W_SDAT0_6> <W_SDAT0_7> 
WARNING:Xst:1293 - FF/Latch <W_SDAT3_0> has a constant value of 0 in block <mc_sound_a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <W_SDAT0_0> has a constant value of 0 in block <mc_sound_a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <W_SDAT2_1> has a constant value of 0 in block <mc_sound_a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <sine_0> of sequential type is unconnected in block <mc_vco1>.
WARNING:Xst:2677 - Node <sine_1> of sequential type is unconnected in block <mc_vco1>.
WARNING:Xst:2677 - Node <sine_2> of sequential type is unconnected in block <mc_vco1>.
WARNING:Xst:2677 - Node <sine_3> of sequential type is unconnected in block <mc_vco1>.
WARNING:Xst:2677 - Node <sine_4> of sequential type is unconnected in block <mc_vco1>.
WARNING:Xst:2677 - Node <sine_5> of sequential type is unconnected in block <mc_vco1>.
WARNING:Xst:2677 - Node <sine_6> of sequential type is unconnected in block <mc_vco1>.
WARNING:Xst:2677 - Node <sine_0> of sequential type is unconnected in block <mc_vco2>.
WARNING:Xst:2677 - Node <sine_1> of sequential type is unconnected in block <mc_vco2>.
WARNING:Xst:2677 - Node <sine_2> of sequential type is unconnected in block <mc_vco2>.
WARNING:Xst:2677 - Node <sine_3> of sequential type is unconnected in block <mc_vco2>.
WARNING:Xst:2677 - Node <sine_4> of sequential type is unconnected in block <mc_vco2>.
WARNING:Xst:2677 - Node <sine_5> of sequential type is unconnected in block <mc_vco2>.
WARNING:Xst:2677 - Node <sine_6> of sequential type is unconnected in block <mc_vco2>.
WARNING:Xst:2677 - Node <sine_0> of sequential type is unconnected in block <mc_vco3>.
WARNING:Xst:2677 - Node <sine_1> of sequential type is unconnected in block <mc_vco3>.
WARNING:Xst:2677 - Node <sine_2> of sequential type is unconnected in block <mc_vco3>.
WARNING:Xst:2677 - Node <sine_3> of sequential type is unconnected in block <mc_vco3>.
WARNING:Xst:2677 - Node <sine_4> of sequential type is unconnected in block <mc_vco3>.
WARNING:Xst:2677 - Node <sine_5> of sequential type is unconnected in block <mc_vco3>.
WARNING:Xst:2677 - Node <sine_6> of sequential type is unconnected in block <mc_vco3>.
WARNING:Xst:2677 - Node <SDAT_0> of sequential type is unconnected in block <vmc_sound_b>.
WARNING:Xst:2677 - Node <SDAT_1> of sequential type is unconnected in block <vmc_sound_b>.
WARNING:Xst:2677 - Node <scanSW_7> of sequential type is unconnected in block <keyb>.
WARNING:Xst:2677 - Node <PAUSE> of sequential type is unconnected in block <keyb>.
WARNING:Xst:2677 - Node <joy2_6> of sequential type is unconnected in block <azurian_top>.
WARNING:Xst:2677 - Node <joy1_6> of sequential type is unconnected in block <azurian_top>.

Synthesizing (advanced) Unit <DAC>.
The following registers are absorbed into accumulator <sig_in>: 1 register on signal <sig_in>.
Unit <DAC> synthesized (advanced).

Synthesizing (advanced) Unit <FIR>.
INFO:Xst:3226 - The RAM <Mram_rom_data> will be implemented as a BLOCK RAM, absorbing the following register(s): <data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <FIR> synthesized (advanced).

Synthesizing (advanced) Unit <GALAXIAN_DEBOUNCE>.
The following registers are absorbed into counter <tick_counter>: 1 register on signal <tick_counter>.
Unit <GALAXIAN_DEBOUNCE> synthesized (advanced).

Synthesizing (advanced) Unit <HIT>.
INFO:Xst:3226 - The RAM <Mram_rom_data> will be implemented as a BLOCK RAM, absorbing the following register(s): <data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <HIT> synthesized (advanced).

Synthesizing (advanced) Unit <MC_HV_COUNT>.
The following registers are absorbed into counter <H_CNT>: 1 register on signal <H_CNT>.
The following registers are absorbed into counter <V_CNT>: 1 register on signal <V_CNT>.
Unit <MC_HV_COUNT> synthesized (advanced).

Synthesizing (advanced) Unit <MC_MISSILE>.
The following registers are absorbed into counter <W_45S_Q>: 1 register on signal <W_45S_Q>.
The following registers are absorbed into counter <W_45R_Q>: 1 register on signal <W_45R_Q>.
Unit <MC_MISSILE> synthesized (advanced).

Synthesizing (advanced) Unit <MC_SOUND_A>.
The following registers are absorbed into counter <W_6T_Q>: 1 register on signal <W_6T_Q>.
The following registers are absorbed into counter <W_89K_Q>: 1 register on signal <W_89K_Q>.
Unit <MC_SOUND_A> synthesized (advanced).

Synthesizing (advanced) Unit <MC_SOUND_B>.
The following registers are absorbed into counter <sample>: 1 register on signal <sample>.
The following registers are absorbed into accumulator <VCO_CTR>: 1 register on signal <VCO_CTR>.
The following registers are absorbed into counter <hit_addr>: 1 register on signal <hit_addr>.
The following registers are absorbed into counter <fire_addr>: 1 register on signal <fire_addr>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_163_o_GND_163_o_add_4_OUT1> :
 	<Madd_GND_163_o_GND_163_o_add_4_OUT> in block <MC_SOUND_B>, 	<Madd_n0111> in block <MC_SOUND_B>, 	<Madd_n0112> in block <MC_SOUND_B>.
INFO:Xst:3231 - The small RAM <Mram__n0171> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 24-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <VCO_CTR>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <MC_SOUND_B> synthesized (advanced).

Synthesizing (advanced) Unit <MC_SOUND_VCO>.
The following registers are absorbed into accumulator <VCO1_CTR>: 1 register on signal <VCO1_CTR>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_VCO1_CTR[17]_PWR_56_o_wide_mux_7_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 14-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <VCO1_CTR<17:11>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_VCO1_CTR[17]_PWR_56_o_wide_mux_11_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 14-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <VCO1_CTR[17]_inv_10_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <MC_SOUND_VCO> synthesized (advanced).

Synthesizing (advanced) Unit <MC_VIDEO>.
The following registers are absorbed into counter <W_45T_Q>: 1 register on signal <W_45T_Q>.
Unit <MC_VIDEO> synthesized (advanced).

Synthesizing (advanced) Unit <T80>.
The following registers are absorbed into counter <TState>: 1 register on signal <TState>.
Unit <T80> synthesized (advanced).

Synthesizing (advanced) Unit <T80_MCode>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n2093> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 25-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <IR>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <T80_MCode> synthesized (advanced).

Synthesizing (advanced) Unit <VGA_SCANDBL>.
The following registers are absorbed into counter <hpos_i>: 1 register on signal <hpos_i>.
The following registers are absorbed into counter <hpos_o>: 1 register on signal <hpos_o>.
The following registers are absorbed into counter <vs_cnt>: 1 register on signal <vs_cnt>.
Unit <VGA_SCANDBL> synthesized (advanced).

Synthesizing (advanced) Unit <azurian_top>.
The following registers are absorbed into counter <O_AUDIO_CNT>: 1 register on signal <O_AUDIO_CNT>.
Unit <azurian_top> synthesized (advanced).

Synthesizing (advanced) Unit <galaxian>.
The following registers are absorbed into counter <rst_count>: 1 register on signal <rst_count>.
Unit <galaxian> synthesized (advanced).

Synthesizing (advanced) Unit <ps2_intf>.
The following registers are absorbed into counter <bit_count>: 1 register on signal <bit_count>.
Unit <ps2_intf> synthesized (advanced).
WARNING:Xst:2677 - Node <SDAT_0> of sequential type is unconnected in block <MC_SOUND_B>.
WARNING:Xst:2677 - Node <SDAT_1> of sequential type is unconnected in block <MC_SOUND_B>.
WARNING:Xst:2677 - Node <sine_0> of sequential type is unconnected in block <MC_SOUND_VCO>.
WARNING:Xst:2677 - Node <sine_1> of sequential type is unconnected in block <MC_SOUND_VCO>.
WARNING:Xst:2677 - Node <sine_2> of sequential type is unconnected in block <MC_SOUND_VCO>.
WARNING:Xst:2677 - Node <sine_3> of sequential type is unconnected in block <MC_SOUND_VCO>.
WARNING:Xst:2677 - Node <sine_4> of sequential type is unconnected in block <MC_SOUND_VCO>.
WARNING:Xst:2677 - Node <sine_5> of sequential type is unconnected in block <MC_SOUND_VCO>.
WARNING:Xst:2677 - Node <sine_6> of sequential type is unconnected in block <MC_SOUND_VCO>.
WARNING:Xst:2677 - Node <joy2_6> of sequential type is unconnected in block <azurian_top>.
WARNING:Xst:2677 - Node <joy1_6> of sequential type is unconnected in block <azurian_top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 10
 128x14-bit single-port distributed Read Only RAM      : 6
 256x25-bit single-port distributed Read Only RAM      : 1
 32x24-bit single-port distributed Read Only RAM       : 1
 8192x8-bit single-port block Read Only RAM            : 2
# Adders/Subtractors                                   : 23
 15-bit addsub                                         : 3
 16-bit adder                                          : 4
 16-bit addsub                                         : 2
 16-bit subtractor                                     : 1
 3-bit adder                                           : 2
 5-bit adder                                           : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 4
 8-bit subtractor                                      : 1
 9-bit adder                                           : 2
 9-bit subtractor                                      : 1
# Adder Trees                                          : 1
 11-bit / 5-inputs adder tree                          : 1
# Counters                                             : 18
 11-bit up counter                                     : 1
 13-bit down counter                                   : 1
 16-bit up counter                                     : 2
 3-bit up counter                                      : 2
 4-bit up counter                                      : 3
 8-bit up counter                                      : 4
 9-bit up counter                                      : 5
# Accumulators                                         : 6
 10-bit up accumulator                                 : 2
 20-bit up accumulator                                 : 3
 25-bit up accumulator                                 : 1
# Registers                                            : 623
 Flip-Flops                                            : 623
# Comparators                                          : 11
 16-bit comparator greater                             : 2
 3-bit comparator equal                                : 2
 4-bit comparator greater                              : 3
 5-bit comparator greater                              : 1
 8-bit comparator greater                              : 1
 9-bit comparator equal                                : 1
 9-bit comparator greater                              : 1
# Multiplexers                                         : 808
 1-bit 2-to-1 multiplexer                              : 351
 1-bit 3-to-1 multiplexer                              : 12
 1-bit 8-to-1 multiplexer                              : 1
 12-bit 2-to-1 multiplexer                             : 1
 15-bit 2-to-1 multiplexer                             : 9
 16-bit 2-to-1 multiplexer                             : 47
 16-bit 7-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 11
 3-bit 2-to-1 multiplexer                              : 117
 3-bit 3-to-1 multiplexer                              : 3
 4-bit 2-to-1 multiplexer                              : 162
 4-bit 3-to-1 multiplexer                              : 4
 5-bit 2-to-1 multiplexer                              : 3
 8-bit 11-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 76
 8-bit 3-to-1 multiplexer                              : 2
 8-bit 8-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 5
# FSMs                                                 : 1
# Xors                                                 : 15
 1-bit xor2                                            : 8
 1-bit xor8                                            : 5
 4-bit xor2                                            : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <W_SDAT3_0> has a constant value of 0 in block <MC_SOUND_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <W_SDAT3_1> has a constant value of 0 in block <MC_SOUND_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <W_SDAT3_2> has a constant value of 0 in block <MC_SOUND_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <W_SDAT3_4> has a constant value of 0 in block <MC_SOUND_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <W_SDAT3_5> has a constant value of 0 in block <MC_SOUND_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <W_SDAT3_7> has a constant value of 0 in block <MC_SOUND_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <W_SDAT2_1> has a constant value of 0 in block <MC_SOUND_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <W_SDAT2_2> has a constant value of 0 in block <MC_SOUND_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <W_SDAT2_7> has a constant value of 0 in block <MC_SOUND_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <W_SDAT0_0> has a constant value of 0 in block <MC_SOUND_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <W_SDAT0_2> has a constant value of 0 in block <MC_SOUND_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <W_SDAT0_4> has a constant value of 0 in block <MC_SOUND_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <W_SDAT0_6> has a constant value of 0 in block <MC_SOUND_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <W_SDAT0_7> has a constant value of 0 in block <MC_SOUND_A>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <W_SDAT2_0> in Unit <MC_SOUND_A> is equivalent to the following 2 FFs/Latches, which will be removed : <W_SDAT2_3> <W_SDAT2_5> 
INFO:Xst:2261 - The FF/Latch <W_SDAT3_3> in Unit <MC_SOUND_A> is equivalent to the following FF/Latch, which will be removed : <W_SDAT3_6> 
INFO:Xst:2261 - The FF/Latch <W_SDAT0_1> in Unit <MC_SOUND_A> is equivalent to the following 2 FFs/Latches, which will be removed : <W_SDAT0_3> <W_SDAT0_5> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pm/mc_clocks/FSM_0> on signal <state[1:3]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 001
 01    | 010
 10    | 100
-------------------
WARNING:Xst:1426 - The value init of the FF/Latch W_VCO2_STEP_5 hinder the constant cleaning in the block MC_SOUND_B.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <W_VCO3_STEP_6> has a constant value of 0 in block <MC_SOUND_B>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <W_VCO3_STEP_7> has a constant value of 0 in block <MC_SOUND_B>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <W_VCO2_STEP_6> has a constant value of 0 in block <MC_SOUND_B>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <W_VCO2_STEP_7> has a constant value of 0 in block <MC_SOUND_B>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <W_VCO1_STEP_7> has a constant value of 0 in block <MC_SOUND_B>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <W_9N_Q_0> of sequential type is unconnected in block <MC_ADEC>.
WARNING:Xst:2677 - Node <W_9N_Q_2> of sequential type is unconnected in block <MC_ADEC>.
WARNING:Xst:2677 - Node <W_9N_Q_3> of sequential type is unconnected in block <MC_ADEC>.
WARNING:Xst:2677 - Node <W_9N_Q_5> of sequential type is unconnected in block <MC_ADEC>.
WARNING:Xst:1710 - FF/Latch <O_SDAT_2> (without init value) has a constant value of 1 in block <MC_SOUND_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <VCO_CTR_24> of sequential type is unconnected in block <MC_SOUND_B>.
INFO:Xst:1901 - Instance mc_cpu_ram/CPURAM in unit galaxian of type RAMB16_S9 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance vid_ram/VIDRAM in unit MC_VIDEO of type RAMB16_S9_S9 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance obj_ram/OBJRAM in unit MC_VIDEO of type RAMB16_S9_S9 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance k_rom/rom0.inst in unit MC_VIDEO of type RAMB16_S9 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance h_rom/rom0.inst in unit MC_VIDEO of type RAMB16_S9 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance LRAM in unit MC_LRAM of type RAMB16_S9 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance u_ram in unit VGA_SCANDBL of type RAMB16_S9_S9 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance galaxian_6l/rom0.inst in unit MC_COL_PAL of type RAMB16_S9 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance rom0.inst in unit ROM_PGM_0 of type RAMB16_S1 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance rom1.inst in unit ROM_PGM_0 of type RAMB16_S1 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance rom2.inst in unit ROM_PGM_0 of type RAMB16_S1 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance rom3.inst in unit ROM_PGM_0 of type RAMB16_S1 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance rom4.inst in unit ROM_PGM_0 of type RAMB16_S1 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance rom5.inst in unit ROM_PGM_0 of type RAMB16_S1 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance rom6.inst in unit ROM_PGM_0 of type RAMB16_S1 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance rom7.inst in unit ROM_PGM_0 of type RAMB16_S1 has been replaced by RAMB16BWER
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set or reset and opposite initialization value:
    fire_addr_13 in unit <MC_SOUND_B>
    hit_addr_13 in unit <MC_SOUND_B>
    W_6S1_Qn in unit <MC_ADEC>
    W_2D_Qn in unit <MC_STARS>
    W_5P2_Q in unit <MC_MISSILE>
    W_5P1_Q in unit <MC_MISSILE>
    wav_dac_a/sig_in_8 in unit <galaxian>
    wav_dac_b/sig_in_8 in unit <galaxian>


Optimizing unit <ROM_PGM_0> ...

Optimizing unit <T80_Reg> ...

Optimizing unit <azurian_top> ...

Optimizing unit <galaxian> ...

Optimizing unit <CLOCKGEN> ...

Optimizing unit <MC_VIDEO> ...

Optimizing unit <MC_LD_PLS> ...

Optimizing unit <MC_LRAM> ...

Optimizing unit <MC_MISSILE> ...

Optimizing unit <MC_STARS> ...

Optimizing unit <GALAXIAN_DEBOUNCE> ...

Optimizing unit <VGA_SCANDBL> ...

Optimizing unit <MC_ADEC> ...

Optimizing unit <MC_COL_PAL> ...

Optimizing unit <MC_SOUND_A> ...

Optimizing unit <MC_HV_COUNT> ...

Optimizing unit <MC_SOUND_B> ...

Optimizing unit <MC_SOUND_VCO> ...

Optimizing unit <T80as> ...

Optimizing unit <T80> ...

Optimizing unit <T80_ALU> ...

Optimizing unit <T80_MCode> ...

Optimizing unit <keyboard> ...

Optimizing unit <ps2_intf> ...

Optimizing unit <multiboot> ...

Optimizing unit <multiboot_spartan6> ...
WARNING:Xst:1710 - FF/Latch <pm/O_VIDEO_B_0> (without init value) has a constant value of 0 in block <azurian_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <joy2_0> of sequential type is unconnected in block <azurian_top>.
WARNING:Xst:2677 - Node <joy2_1> of sequential type is unconnected in block <azurian_top>.
WARNING:Xst:2677 - Node <joy2_2> of sequential type is unconnected in block <azurian_top>.
WARNING:Xst:2677 - Node <joy2_3> of sequential type is unconnected in block <azurian_top>.
WARNING:Xst:2677 - Node <joy2_4> of sequential type is unconnected in block <azurian_top>.
WARNING:Xst:2677 - Node <joy2_5> of sequential type is unconnected in block <azurian_top>.
WARNING:Xst:2677 - Node <pm/mc_clocks/CLK_6Mn> of sequential type is unconnected in block <azurian_top>.
WARNING:Xst:2677 - Node <pm/mc_stars/noise> of sequential type is unconnected in block <azurian_top>.
WARNING:Xst:2677 - Node <pm/mc_debounce/button_15> of sequential type is unconnected in block <azurian_top>.
WARNING:Xst:2677 - Node <pm/mc_debounce/button_14> of sequential type is unconnected in block <azurian_top>.
WARNING:Xst:2677 - Node <pm/mc_debounce/button_13> of sequential type is unconnected in block <azurian_top>.
WARNING:Xst:2677 - Node <pm/mc_debounce/button_12> of sequential type is unconnected in block <azurian_top>.
WARNING:Xst:2677 - Node <pm/mc_debounce/button_11> of sequential type is unconnected in block <azurian_top>.
WARNING:Xst:2677 - Node <pm/mc_debounce/button_10> of sequential type is unconnected in block <azurian_top>.
WARNING:Xst:2677 - Node <pm/mc_debounce/button_9> of sequential type is unconnected in block <azurian_top>.
WARNING:Xst:2677 - Node <pm/cpu/IORQ_n_i> of sequential type is unconnected in block <azurian_top>.
WARNING:Xst:2677 - Node <pm/cpu/u0/IntE_FF1> of sequential type is unconnected in block <azurian_top>.
WARNING:Xst:2677 - Node <pm/cpu/u0/M1_n> of sequential type is unconnected in block <azurian_top>.
WARNING:Xst:2677 - Node <keyb/TABLE> of sequential type is unconnected in block <azurian_top>.
WARNING:Xst:2677 - Node <keyb/PAUSE> of sequential type is unconnected in block <azurian_top>.
WARNING:Xst:2677 - Node <keyb/scanSW_20> of sequential type is unconnected in block <azurian_top>.
WARNING:Xst:2677 - Node <keyb/scanSW_19> of sequential type is unconnected in block <azurian_top>.
WARNING:Xst:2677 - Node <keyb/scanSW_18> of sequential type is unconnected in block <azurian_top>.
WARNING:Xst:2677 - Node <keyb/scanSW_17> of sequential type is unconnected in block <azurian_top>.
WARNING:Xst:2677 - Node <keyb/scanSW_16> of sequential type is unconnected in block <azurian_top>.
WARNING:Xst:2677 - Node <keyb/scanSW_15> of sequential type is unconnected in block <azurian_top>.
WARNING:Xst:2677 - Node <keyb/scanSW_14> of sequential type is unconnected in block <azurian_top>.
WARNING:Xst:2677 - Node <keyb/scanSW_10> of sequential type is unconnected in block <azurian_top>.
WARNING:Xst:2677 - Node <keyb/scanSW_7> of sequential type is unconnected in block <azurian_top>.
WARNING:Xst:1293 - FF/Latch <pm/vmc_sound_b/fire_addr_15> has a constant value of 0 in block <azurian_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pm/vmc_sound_b/fire_addr_14> has a constant value of 0 in block <azurian_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pm/vmc_sound_b/hit_addr_15> has a constant value of 0 in block <azurian_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pm/vmc_sound_b/hit_addr_14> has a constant value of 0 in block <azurian_top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <joy_split> in Unit <azurian_top> is equivalent to the following 2 FFs/Latches, which will be removed : <O_AUDIO_CNT_0> <pm/mc_debounce/tick_counter_0> 
INFO:Xst:2261 - The FF/Latch <keyb/VFREQ> in Unit <azurian_top> is equivalent to the following FF/Latch, which will be removed : <keyb/scanSW_9> 
INFO:Xst:2261 - The FF/Latch <keyb/VIDEO> in Unit <azurian_top> is equivalent to the following FF/Latch, which will be removed : <keyb/scanSW_6> 
INFO:Xst:3203 - The FF/Latch <pm/mc_clocks/state_FSM_FFd3> in Unit <azurian_top> is the opposite to the following FF/Latch, which will be removed : <pm/mc_clocks/CLK_12M> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block azurian_top, actual ratio is 50.
WARNING:Xst:1426 - The value init of the FF/Latch pm/wav_dac_a/sig_in_8_LD hinder the constant cleaning in the block azurian_top.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch pm/mc_vid/missile/W_5P2_Q_LD hinder the constant cleaning in the block azurian_top.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch pm/mc_vid/missile/W_5P1_Q_LD hinder the constant cleaning in the block azurian_top.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch pm/mc_stars/W_2D_Qn_LD hinder the constant cleaning in the block azurian_top.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch pm/mc_adec/W_6S1_Qn_LD hinder the constant cleaning in the block azurian_top.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch pm/vmc_sound_b/fire_addr_13_LD hinder the constant cleaning in the block azurian_top.
   You should achieve better results by setting this init to 1.
FlipFlop pm/cpu/u0/IR_0 has been replicated 4 time(s)
FlipFlop pm/cpu/u0/IR_1 has been replicated 4 time(s)
FlipFlop pm/cpu/u0/IR_2 has been replicated 4 time(s)
FlipFlop pm/cpu/u0/IR_3 has been replicated 5 time(s)
FlipFlop pm/cpu/u0/IR_4 has been replicated 5 time(s)
FlipFlop pm/cpu/u0/IR_5 has been replicated 3 time(s)
FlipFlop pm/cpu/u0/IR_6 has been replicated 4 time(s)
FlipFlop pm/cpu/u0/IR_7 has been replicated 3 time(s)
FlipFlop pm/cpu/u0/ISet_0 has been replicated 3 time(s)
FlipFlop pm/cpu/u0/ISet_1 has been replicated 3 time(s)
FlipFlop pm/cpu/u0/MCycle_0 has been replicated 3 time(s)
FlipFlop pm/cpu/u0/MCycle_1 has been replicated 3 time(s)
FlipFlop pm/cpu/u0/MCycle_2 has been replicated 3 time(s)
FlipFlop pm/O_VIDEO_R_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop pm/O_VIDEO_R_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop pm/O_VIDEO_R_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop pm/O_VIDEO_G_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop pm/O_VIDEO_G_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop pm/O_VIDEO_G_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop pm/O_VIDEO_B_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop pm/O_VIDEO_B_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop pm/O_HSYNC has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop pm/O_VSYNC has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

Processing Unit <azurian_top> :
	Found 2-bit shift register for signal <keyb/ps2/shiftreg_7>.
Unit <azurian_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 874
 Flip-Flops                                            : 874
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : azurian_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3403
#      GND                         : 1
#      INV                         : 82
#      LUT1                        : 118
#      LUT2                        : 177
#      LUT3                        : 314
#      LUT4                        : 252
#      LUT5                        : 654
#      LUT6                        : 966
#      MUXCY                       : 386
#      MUXF7                       : 59
#      VCC                         : 1
#      XORCY                       : 393
# FlipFlops/Latches                : 881
#      FD                          : 196
#      FD_1                        : 29
#      FDC                         : 141
#      FDC_1                       : 20
#      FDCE                        : 224
#      FDCE_1                      : 1
#      FDE                         : 142
#      FDE_1                       : 10
#      FDP                         : 31
#      FDP_1                       : 2
#      FDPE                        : 30
#      FDR                         : 34
#      FDRE                        : 12
#      FDS                         : 3
#      LD                          : 6
# RAMS                             : 56
#      RAM16X1D                    : 32
#      RAMB16BWER                  : 24
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 6
#      BUFG                        : 6
# IO Buffers                       : 75
#      IBUF                        : 20
#      IBUFG                       : 1
#      OBUF                        : 54
# DCMs                             : 1
#      DCM_SP                      : 1
# Others                           : 1
#      ICAP_SPARTAN6               : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             861  out of  11440     7%  
 Number of Slice LUTs:                 2628  out of   5720    45%  
    Number used as Logic:              2563  out of   5720    44%  
    Number used as Memory:               65  out of   1440     4%  
       Number used as RAM:               64
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2792
   Number with an unused Flip Flop:    1931  out of   2792    69%  
   Number with an unused LUT:           164  out of   2792     5%  
   Number of fully used LUT-FF pairs:   697  out of   2792    24%  
   Number of unique control sets:       114

IO Utilization: 
 Number of IOs:                          77
 Number of bonded IOBs:                  75  out of    102    73%  
    IOB Flip Flops/Latches:              20

Specific Feature Utilization:
 Number of Block RAM/FIFO:               24  out of     32    75%  
    Number using Block RAM only:         24
 Number of BUFG/BUFGCTRLs:                6  out of     16    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------+-------------------------------------+-------+
Clock Signal                                                                         | Clock buffer(FF name)               | Load  |
-------------------------------------------------------------------------------------+-------------------------------------+-------+
pm/mc_clocks/CLK_18M                                                                 | BUFG                                | 149   |
pm/mc_hv/H_CNT_0                                                                     | BUFG                                | 311   |
CLK                                                                                  | DCM_SP:CLKFX                        | 24    |
pm/mc_clocks/state_FSM_FFd3                                                          | BUFG                                | 74    |
pm/mc_clocks/CLK_6M                                                                  | BUFG                                | 299   |
pm/mc_vid/W_VPLn                                                                     | NONE(pm/mc_vid/W_2M_Q_7)            | 8     |
pm/mc_vid/W_COLLn                                                                    | NONE(pm/mc_vid/W_6K_Q_2)            | 3     |
pm/mc_vid/W_OBJDATALn                                                                | NONE(pm/mc_vid/W_OBJ_D_7)           | 8     |
pm/mc_vid/ld_pls/W_4C1_Q3                                                            | NONE(pm/mc_vid/ld_pls/W_4C2_B)      | 1     |
pm/mc_stars/CLK_1C_I_H_FLIP_OR_148_o(pm/mc_stars/CLK_1C_I_H_FLIP_OR_148_o1:O)        | NONE(*)(pm/mc_stars/W_1AB_Q_15)     | 18    |
pm/mc_stars/I_CLK_18M_I_256HnX_AND_176_o(pm/mc_stars/I_CLK_18M_I_256HnX_AND_176_o1:O)| NONE(*)(pm/mc_stars/W_1C_Q_1)       | 2     |
pm/mc_hv/V_BLn                                                                       | NONE(pm/mc_adec/O_NMIn)             | 2     |
pm/mc_sound_a/W_89K_LDn                                                              | NONE(pm/mc_sound_a/W_6T_Q_3)        | 4     |
pm/mc_hv/H_CNT_1                                                                     | NONE(pm/mc_sound_a/W_89K_Q_7)       | 8     |
pm/mc_sound_a/W_PITCH                                                                | NONE(pm/mc_sound_a/W_89K_LDATA_7)   | 8     |
pm/mc_hv/H_SYNC                                                                      | NONE(pm/mc_hv/V_CNT_8)              | 11    |
pm/mc_hv/H_CNT_4                                                                     | NONE(pm/mc_hv/H_SYNC)               | 1     |
pm/cpu/RESET_n_inv(resetHW1:O)                                                       | NONE(*)(pm/wav_dac_a/sig_in_8_LD)   | 1     |
pm/mc_vid/W_SLDn                                                                     | NONE(pm/mc_vid/missile/W_5P2_Q_LD)  | 1     |
pm/mc_vid/missile/W_5P2_CLK                                                          | NONE(pm/mc_vid/missile/W_5P2_Q_P)   | 1     |
pm/mc_vid/W_MLDn                                                                     | NONE(pm/mc_vid/missile/W_5P1_Q_LD)  | 1     |
pm/mc_vid/missile/W_5P1_CLK                                                          | NONE(pm/mc_vid/missile/W_5P1_Q_P)   | 1     |
pm/mc_adec/W_9N_Q_4                                                                  | NONE(pm/mc_stars/W_2D_Qn_LD)        | 1     |
pm/rst_count_3                                                                       | NONE(pm/vmc_sound_b/fire_addr_13_LD)| 1     |
pm/W_CPU_RAM_CLK(pm/W_CPU_RAM_CLK1:O)                                                | NONE(*)(pm/mc_cpu_ram/CPURAM)       | 1     |
-------------------------------------------------------------------------------------+-------------------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 13.952ns (Maximum Frequency: 71.676MHz)
   Minimum input arrival time before clock: 4.663ns
   Maximum output required time after clock: 4.346ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'pm/mc_clocks/CLK_18M'
  Clock period: 10.631ns (frequency: 94.061MHz)
  Total number of paths / destination ports: 4481 / 219
-------------------------------------------------------------------------
Delay:               10.631ns (Levels of Logic = 8)
  Source:            keyb/ps2/DATA_2 (FF)
  Destination:       keyb/scanSW_2 (FF)
  Source Clock:      pm/mc_clocks/CLK_18M rising
  Destination Clock: pm/mc_clocks/CLK_18M rising

  Data Path: keyb/ps2/DATA_2 to keyb/scanSW_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             27   0.525   1.712  keyb/ps2/DATA_2 (keyb/ps2/DATA_2)
     LUT4:I0->O            5   0.254   1.117  keyb/GND_198_o_keyb_data[7]_equal_12_o<7>11 (keyb/GND_198_o_keyb_data[7]_equal_12_o<7>1)
     LUT5:I1->O            2   0.254   0.954  keyb/GND_198_o_keyb_data[7]_equal_14_o<7>2 (keyb/GND_198_o_keyb_data[7]_equal_14_o)
     LUT6:I3->O            1   0.235   0.910  keyb/_n03695_SW0 (N404)
     LUT6:I3->O            2   0.235   0.726  keyb/_n03695 (keyb/_n03695)
     LUT6:I5->O            2   0.254   0.726  keyb/GND_198_o_scanSW[20]_select_33_OUT<18>1111 (keyb/GND_198_o_scanSW[20]_select_33_OUT<18>1111)
     LUT6:I5->O            1   0.254   0.910  keyb/GND_198_o_scanSW[20]_select_33_OUT<18>1112 (keyb/GND_198_o_scanSW[20]_select_33_OUT<18>111)
     LUT6:I3->O            2   0.235   1.002  keyb/GND_198_o_scanSW[20]_select_33_OUT<18>112 (keyb/GND_198_o_scanSW[20]_select_33_OUT<18>11)
     LUT5:I1->O            1   0.254   0.000  keyb/GND_198_o_scanSW[20]_select_33_OUT<19>1 (keyb/GND_198_o_scanSW[20]_select_33_OUT<1>)
     FDE:D                     0.074          keyb/scanSW_1
    ----------------------------------------
    Total                     10.631ns (2.574ns logic, 8.057ns route)
                                       (24.2% logic, 75.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pm/mc_hv/H_CNT_0'
  Clock period: 13.952ns (frequency: 71.676MHz)
  Total number of paths / destination ports: 2652106 / 923
-------------------------------------------------------------------------
Delay:               13.952ns (Levels of Logic = 16)
  Source:            pm/cpu/u0/IR_7_1 (FF)
  Destination:       pm/cpu/u0/IncDecZ (FF)
  Source Clock:      pm/mc_hv/H_CNT_0 rising
  Destination Clock: pm/mc_hv/H_CNT_0 rising

  Data Path: pm/cpu/u0/IR_7_1 to pm/cpu/u0/IncDecZ
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.525   1.039  pm/cpu/u0/IR_7_1 (pm/cpu/u0/IR_7_1)
     LUT3:I2->O           13   0.254   1.098  pm/cpu/u0/mcode/_n3454<7>51 (pm/cpu/u0/mcode/_n3454<7>5)
     LUT6:I5->O           18   0.254   1.235  pm/cpu/u0/mcode/_n1380<7>1 (pm/cpu/u0/mcode/_n1380)
     LUT6:I5->O            7   0.254   0.910  pm/cpu/u0/mcode/_n491011 (pm/cpu/u0/mcode/_n49101)
     LUT6:I5->O            1   0.254   0.000  pm/cpu/u0/mcode/Mmux_IncDec_1662_SW2_F (N507)
     MUXF7:I0->O           1   0.163   0.958  pm/cpu/u0/mcode/Mmux_IncDec_1662_SW2 (N415)
     LUT6:I2->O           15   0.254   1.155  pm/cpu/u0/TState[2]_PWR_30_o_AND_118_o (pm/cpu/u0/TState[2]_PWR_30_o_AND_118_o)
     LUT6:I5->O           15   0.254   1.154  pm/cpu/u0/Mmux_RegAddrA21_3 (pm/cpu/u0/Mmux_RegAddrA21_1)
     RAM16X1D:A1->SPO      3   0.235   0.766  pm/cpu/u0/Regs/bG1[2].Reg1L (pm/cpu/u0/RegBusA<2>)
     LUT5:I4->O            1   0.254   0.000  pm/cpu/u0/Maddsub_ID16_lut<2> (pm/cpu/u0/Maddsub_ID16_lut<2>)
     MUXCY:S->O            1   0.215   0.000  pm/cpu/u0/Maddsub_ID16_cy<2> (pm/cpu/u0/Maddsub_ID16_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pm/cpu/u0/Maddsub_ID16_cy<3> (pm/cpu/u0/Maddsub_ID16_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pm/cpu/u0/Maddsub_ID16_cy<4> (pm/cpu/u0/Maddsub_ID16_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pm/cpu/u0/Maddsub_ID16_cy<5> (pm/cpu/u0/Maddsub_ID16_cy<5>)
     XORCY:CI->O           2   0.206   1.181  pm/cpu/u0/Maddsub_ID16_xor<6> (pm/cpu/u0/ID16<6>)
     LUT6:I0->O            1   0.254   0.682  pm/cpu/u0/Mmux_IncDecZ_IncDecZ_MUX_608_o11 (pm/cpu/u0/Mmux_IncDecZ_IncDecZ_MUX_608_o1)
     LUT6:I5->O            1   0.254   0.000  pm/cpu/u0/Mmux_IncDecZ_IncDecZ_MUX_608_o14 (pm/cpu/u0/IncDecZ_IncDecZ_MUX_608_o)
     FDE:D                     0.074          pm/cpu/u0/IncDecZ
    ----------------------------------------
    Total                     13.952ns (3.774ns logic, 10.178ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pm/mc_clocks/state_FSM_FFd3'
  Clock period: 4.617ns (frequency: 216.591MHz)
  Total number of paths / destination ports: 245 / 96
-------------------------------------------------------------------------
Delay:               4.617ns (Levels of Logic = 2)
  Source:            pm/vga_scandbl/hpos_o_0 (FF)
  Destination:       pm/vga_scandbl/hpos_o_8 (FF)
  Source Clock:      pm/mc_clocks/state_FSM_FFd3 falling
  Destination Clock: pm/mc_clocks/state_FSM_FFd3 falling

  Data Path: pm/vga_scandbl/hpos_o_0 to pm/vga_scandbl/hpos_o_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.525   1.259  pm/vga_scandbl/hpos_o_0 (pm/vga_scandbl/hpos_o_0)
     LUT6:I0->O            1   0.254   0.910  pm/vga_scandbl/I_HSYNC_hpos_o[8]_OR_65_o3 (pm/vga_scandbl/I_HSYNC_hpos_o[8]_OR_65_o3)
     LUT5:I2->O            9   0.235   0.975  pm/vga_scandbl/I_HSYNC_hpos_o[8]_OR_65_o4 (pm/vga_scandbl/I_HSYNC_hpos_o[8]_OR_65_o)
     FDR:R                     0.459          pm/vga_scandbl/hpos_o_0
    ----------------------------------------
    Total                      4.617ns (1.473ns logic, 3.144ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 1.673ns (frequency: 597.826MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               2.300ns (Levels of Logic = 1)
  Source:            pm/mc_clocks/CLK_18M (FF)
  Destination:       pm/mc_clocks/CLK_18M (FF)
  Source Clock:      CLK rising 0.7X
  Destination Clock: CLK rising 0.7X

  Data Path: pm/mc_clocks/CLK_18M to pm/mc_clocks/CLK_18M
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.525   0.765  pm/mc_clocks/CLK_18M (pm/mc_clocks/CLK_18M)
     INV:I->O              1   0.255   0.681  pm/mc_clocks/CLK_18M_INV_12_o1_INV_0 (pm/mc_clocks/CLK_18M_INV_12_o)
     FDR:D                     0.074          pm/mc_clocks/CLK_18M
    ----------------------------------------
    Total                      2.300ns (0.854ns logic, 1.446ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pm/mc_clocks/CLK_6M'
  Clock period: 8.041ns (frequency: 124.358MHz)
  Total number of paths / destination ports: 20653 / 476
-------------------------------------------------------------------------
Delay:               8.041ns (Levels of Logic = 19)
  Source:            pm/vmc_sound_b/mc_vco2/VCO1_CTR_15 (FF)
  Destination:       pm/vmc_sound_b/mc_vco2/sine_14 (FF)
  Source Clock:      pm/mc_clocks/CLK_6M rising
  Destination Clock: pm/mc_clocks/CLK_6M rising

  Data Path: pm/vmc_sound_b/mc_vco2/VCO1_CTR_15 to pm/vmc_sound_b/mc_vco2/sine_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            51   0.525   1.828  pm/vmc_sound_b/mc_vco2/VCO1_CTR_15 (pm/vmc_sound_b/mc_vco2/VCO1_CTR_15)
     INV:I->O             49   0.255   2.234  pm/vmc_sound_b/mc_vco2/VCO1_CTR[17]_inv_10_OUT<4>1_INV_0 (pm/vmc_sound_b/mc_vco2/VCO1_CTR[17]_inv_10_OUT<4>)
     LUT5:I0->O            1   0.254   0.958  pm/vmc_sound_b/mc_vco2_Mram_VCO1_CTR[17]_PWR_56_o_wide_mux_11_OUT1_SW2 (pm/vmc_sound_b/mc_vco2_N66)
     LUT6:I2->O            1   0.254   0.682  pm/vmc_sound_b/mc_vco2_Mram_VCO1_CTR[17]_PWR_56_o_wide_mux_11_OUT1 (pm/vmc_sound_b/mc_vco2/VCO1_CTR[17]_PWR_56_o_wide_mux_11_OUT<0>)
     LUT4:I3->O            1   0.254   0.000  pm/vmc_sound_b/mc_vco2/Mmux_VCO1_CTR[19]_PWR_56_o_wide_mux_14_OUT3_rs_lut<0> (pm/vmc_sound_b/mc_vco2/Mmux_VCO1_CTR[19]_PWR_56_o_wide_mux_14_OUT3_rs_lut<0>)
     MUXCY:S->O            1   0.215   0.000  pm/vmc_sound_b/mc_vco2/Mmux_VCO1_CTR[19]_PWR_56_o_wide_mux_14_OUT3_rs_cy<0> (pm/vmc_sound_b/mc_vco2/Mmux_VCO1_CTR[19]_PWR_56_o_wide_mux_14_OUT3_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  pm/vmc_sound_b/mc_vco2/Mmux_VCO1_CTR[19]_PWR_56_o_wide_mux_14_OUT3_rs_cy<1> (pm/vmc_sound_b/mc_vco2/Mmux_VCO1_CTR[19]_PWR_56_o_wide_mux_14_OUT3_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pm/vmc_sound_b/mc_vco2/Mmux_VCO1_CTR[19]_PWR_56_o_wide_mux_14_OUT3_rs_cy<2> (pm/vmc_sound_b/mc_vco2/Mmux_VCO1_CTR[19]_PWR_56_o_wide_mux_14_OUT3_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pm/vmc_sound_b/mc_vco2/Mmux_VCO1_CTR[19]_PWR_56_o_wide_mux_14_OUT3_rs_cy<3> (pm/vmc_sound_b/mc_vco2/Mmux_VCO1_CTR[19]_PWR_56_o_wide_mux_14_OUT3_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pm/vmc_sound_b/mc_vco2/Mmux_VCO1_CTR[19]_PWR_56_o_wide_mux_14_OUT3_rs_cy<4> (pm/vmc_sound_b/mc_vco2/Mmux_VCO1_CTR[19]_PWR_56_o_wide_mux_14_OUT3_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pm/vmc_sound_b/mc_vco2/Mmux_VCO1_CTR[19]_PWR_56_o_wide_mux_14_OUT3_rs_cy<5> (pm/vmc_sound_b/mc_vco2/Mmux_VCO1_CTR[19]_PWR_56_o_wide_mux_14_OUT3_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pm/vmc_sound_b/mc_vco2/Mmux_VCO1_CTR[19]_PWR_56_o_wide_mux_14_OUT3_rs_cy<6> (pm/vmc_sound_b/mc_vco2/Mmux_VCO1_CTR[19]_PWR_56_o_wide_mux_14_OUT3_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  pm/vmc_sound_b/mc_vco2/Mmux_VCO1_CTR[19]_PWR_56_o_wide_mux_14_OUT3_rs_cy<7> (pm/vmc_sound_b/mc_vco2/Mmux_VCO1_CTR[19]_PWR_56_o_wide_mux_14_OUT3_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  pm/vmc_sound_b/mc_vco2/Mmux_VCO1_CTR[19]_PWR_56_o_wide_mux_14_OUT3_rs_cy<8> (pm/vmc_sound_b/mc_vco2/Mmux_VCO1_CTR[19]_PWR_56_o_wide_mux_14_OUT3_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  pm/vmc_sound_b/mc_vco2/Mmux_VCO1_CTR[19]_PWR_56_o_wide_mux_14_OUT3_rs_cy<9> (pm/vmc_sound_b/mc_vco2/Mmux_VCO1_CTR[19]_PWR_56_o_wide_mux_14_OUT3_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  pm/vmc_sound_b/mc_vco2/Mmux_VCO1_CTR[19]_PWR_56_o_wide_mux_14_OUT3_rs_cy<10> (pm/vmc_sound_b/mc_vco2/Mmux_VCO1_CTR[19]_PWR_56_o_wide_mux_14_OUT3_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  pm/vmc_sound_b/mc_vco2/Mmux_VCO1_CTR[19]_PWR_56_o_wide_mux_14_OUT3_rs_cy<11> (pm/vmc_sound_b/mc_vco2/Mmux_VCO1_CTR[19]_PWR_56_o_wide_mux_14_OUT3_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  pm/vmc_sound_b/mc_vco2/Mmux_VCO1_CTR[19]_PWR_56_o_wide_mux_14_OUT3_rs_cy<12> (pm/vmc_sound_b/mc_vco2/Mmux_VCO1_CTR[19]_PWR_56_o_wide_mux_14_OUT3_rs_cy<12>)
     MUXCY:CI->O           0   0.023   0.000  pm/vmc_sound_b/mc_vco2/Mmux_VCO1_CTR[19]_PWR_56_o_wide_mux_14_OUT3_rs_cy<13> (pm/vmc_sound_b/mc_vco2/Mmux_VCO1_CTR[19]_PWR_56_o_wide_mux_14_OUT3_rs_cy<13>)
     XORCY:CI->O           1   0.206   0.000  pm/vmc_sound_b/mc_vco2/Mmux_VCO1_CTR[19]_PWR_56_o_wide_mux_14_OUT3_rs_xor<14> (pm/vmc_sound_b/mc_vco2/Mmux_VCO1_CTR[19]_PWR_56_o_wide_mux_14_OUT3_split<14>)
     FDE:D                     0.074          pm/vmc_sound_b/mc_vco2/sine_14
    ----------------------------------------
    Total                      8.041ns (2.339ns logic, 5.702ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pm/mc_stars/CLK_1C_I_H_FLIP_OR_148_o'
  Clock period: 2.260ns (frequency: 442.478MHz)
  Total number of paths / destination ports: 20 / 18
-------------------------------------------------------------------------
Delay:               2.260ns (Levels of Logic = 1)
  Source:            pm/mc_stars/W_1AB_Q_15 (FF)
  Destination:       pm/mc_stars/W_2D_Qn_C (FF)
  Source Clock:      pm/mc_stars/CLK_1C_I_H_FLIP_OR_148_o falling
  Destination Clock: pm/mc_stars/CLK_1C_I_H_FLIP_OR_148_o falling

  Data Path: pm/mc_stars/W_1AB_Q_15 to pm/mc_stars/W_2D_Qn_C
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            1   0.525   0.681  pm/mc_stars/W_1AB_Q_15 (pm/mc_stars/W_1AB_Q_15)
     INV:I->O              2   0.255   0.725  pm/mc_stars/W_1AB_Q[15]_INV_346_o1_INV_0 (pm/mc_stars/W_1AB_Q[15]_INV_346_o)
     FD_1:D                    0.074          pm/mc_stars/W_2D_Qn_C
    ----------------------------------------
    Total                      2.260ns (0.854ns logic, 1.406ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pm/mc_stars/I_CLK_18M_I_256HnX_AND_176_o'
  Clock period: 1.280ns (frequency: 781.250MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.280ns (Levels of Logic = 0)
  Source:            pm/mc_stars/W_1C_Q_0 (FF)
  Destination:       pm/mc_stars/W_1C_Q_1 (FF)
  Source Clock:      pm/mc_stars/I_CLK_18M_I_256HnX_AND_176_o falling
  Destination Clock: pm/mc_stars/I_CLK_18M_I_256HnX_AND_176_o falling

  Data Path: pm/mc_stars/W_1C_Q_0 to pm/mc_stars/W_1C_Q_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            1   0.525   0.681  pm/mc_stars/W_1C_Q_0 (pm/mc_stars/W_1C_Q_0)
     FDC_1:D                   0.074          pm/mc_stars/W_1C_Q_1
    ----------------------------------------
    Total                      1.280ns (0.599ns logic, 0.681ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pm/mc_sound_a/W_89K_LDn'
  Clock period: 2.382ns (frequency: 419.815MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               2.382ns (Levels of Logic = 1)
  Source:            pm/mc_sound_a/W_6T_Q_0 (FF)
  Destination:       pm/mc_sound_a/W_6T_Q_0 (FF)
  Source Clock:      pm/mc_sound_a/W_89K_LDn falling
  Destination Clock: pm/mc_sound_a/W_89K_LDn falling

  Data Path: pm/mc_sound_a/W_6T_Q_0 to pm/mc_sound_a/W_6T_Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.525   0.803  pm/mc_sound_a/W_6T_Q_0 (pm/mc_sound_a/W_6T_Q_0)
     INV:I->O              2   0.255   0.725  pm/mc_sound_a/Result<0>1_INV_0 (pm/mc_sound_a/Result<0>)
     FD:D                      0.074          pm/mc_sound_a/W_6T_Q_0
    ----------------------------------------
    Total                      2.382ns (0.854ns logic, 1.528ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pm/mc_hv/H_CNT_1'
  Clock period: 2.139ns (frequency: 467.399MHz)
  Total number of paths / destination ports: 36 / 8
-------------------------------------------------------------------------
Delay:               2.139ns (Levels of Logic = 9)
  Source:            pm/mc_sound_a/W_89K_Q_0 (FF)
  Destination:       pm/mc_sound_a/W_89K_Q_7 (FF)
  Source Clock:      pm/mc_hv/H_CNT_1 rising
  Destination Clock: pm/mc_hv/H_CNT_1 rising

  Data Path: pm/mc_sound_a/W_89K_Q_0 to pm/mc_sound_a/W_89K_Q_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.726  pm/mc_sound_a/W_89K_Q_0 (pm/mc_sound_a/W_89K_Q_0)
     LUT3:I2->O            1   0.254   0.000  pm/mc_sound_a/Mcount_W_89K_Q_lut<0> (pm/mc_sound_a/Mcount_W_89K_Q_lut<0>)
     MUXCY:S->O            1   0.215   0.000  pm/mc_sound_a/Mcount_W_89K_Q_cy<0> (pm/mc_sound_a/Mcount_W_89K_Q_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  pm/mc_sound_a/Mcount_W_89K_Q_cy<1> (pm/mc_sound_a/Mcount_W_89K_Q_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pm/mc_sound_a/Mcount_W_89K_Q_cy<2> (pm/mc_sound_a/Mcount_W_89K_Q_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pm/mc_sound_a/Mcount_W_89K_Q_cy<3> (pm/mc_sound_a/Mcount_W_89K_Q_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pm/mc_sound_a/Mcount_W_89K_Q_cy<4> (pm/mc_sound_a/Mcount_W_89K_Q_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pm/mc_sound_a/Mcount_W_89K_Q_cy<5> (pm/mc_sound_a/Mcount_W_89K_Q_cy<5>)
     MUXCY:CI->O           0   0.023   0.000  pm/mc_sound_a/Mcount_W_89K_Q_cy<6> (pm/mc_sound_a/Mcount_W_89K_Q_cy<6>)
     XORCY:CI->O           1   0.206   0.000  pm/mc_sound_a/Mcount_W_89K_Q_xor<7> (pm/mc_sound_a/Mcount_W_89K_Q7)
     FD:D                      0.074          pm/mc_sound_a/W_89K_Q_7
    ----------------------------------------
    Total                      2.139ns (1.413ns logic, 0.726ns route)
                                       (66.1% logic, 33.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pm/mc_hv/H_SYNC'
  Clock period: 5.463ns (frequency: 183.058MHz)
  Total number of paths / destination ports: 565 / 13
-------------------------------------------------------------------------
Delay:               5.463ns (Levels of Logic = 12)
  Source:            pm/mc_hv/V_CNT_2 (FF)
  Destination:       pm/mc_hv/V_CNT_8 (FF)
  Source Clock:      pm/mc_hv/H_SYNC rising
  Destination Clock: pm/mc_hv/H_SYNC rising

  Data Path: pm/mc_hv/V_CNT_2 to pm/mc_hv/V_CNT_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.525   1.152  pm/mc_hv/V_CNT_2 (pm/mc_hv/V_CNT_2)
     LUT4:I0->O            2   0.254   1.181  pm/mc_hv/GND_146_o_GND_146_o_equal_8_o_SW0 (N41)
     LUT6:I0->O            9   0.254   1.204  pm/mc_hv/GND_146_o_GND_146_o_equal_8_o (pm/mc_hv/GND_146_o_GND_146_o_equal_8_o)
     LUT3:I0->O            1   0.235   0.000  pm/mc_hv/Mcount_V_CNT_lut<0> (pm/mc_hv/Mcount_V_CNT_lut<0>)
     MUXCY:S->O            1   0.215   0.000  pm/mc_hv/Mcount_V_CNT_cy<0> (pm/mc_hv/Mcount_V_CNT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  pm/mc_hv/Mcount_V_CNT_cy<1> (pm/mc_hv/Mcount_V_CNT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pm/mc_hv/Mcount_V_CNT_cy<2> (pm/mc_hv/Mcount_V_CNT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pm/mc_hv/Mcount_V_CNT_cy<3> (pm/mc_hv/Mcount_V_CNT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pm/mc_hv/Mcount_V_CNT_cy<4> (pm/mc_hv/Mcount_V_CNT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pm/mc_hv/Mcount_V_CNT_cy<5> (pm/mc_hv/Mcount_V_CNT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pm/mc_hv/Mcount_V_CNT_cy<6> (pm/mc_hv/Mcount_V_CNT_cy<6>)
     MUXCY:CI->O           0   0.023   0.000  pm/mc_hv/Mcount_V_CNT_cy<7> (pm/mc_hv/Mcount_V_CNT_cy<7>)
     XORCY:CI->O           1   0.206   0.000  pm/mc_hv/Mcount_V_CNT_xor<8> (pm/mc_hv/Mcount_V_CNT8)
     FDC:D                     0.074          pm/mc_hv/V_CNT_8
    ----------------------------------------
    Total                      5.463ns (1.926ns logic, 3.537ns route)
                                       (35.3% logic, 64.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pm/mc_clocks/CLK_18M'
  Total number of paths / destination ports: 40 / 34
-------------------------------------------------------------------------
Offset:              4.663ns (Levels of Logic = 2)
  Source:            JTEST (PAD)
  Destination:       pm/wav_dac_a/sig_in_7 (FF)
  Destination Clock: pm/mc_clocks/CLK_18M rising

  Data Path: JTEST to pm/wav_dac_a/sig_in_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.790  JTEST_IBUF (JTEST_IBUF)
     LUT2:I0->O           52   0.250   1.836  resetHW1 (pm/cpu/RESET_n_inv)
     FDC:CLR                   0.459          pm/wav_dac_a/dac_o
    ----------------------------------------
    Total                      4.663ns (2.037ns logic, 2.626ns route)
                                       (43.7% logic, 56.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pm/mc_hv/H_CNT_0'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.663ns (Levels of Logic = 2)
  Source:            JTEST (PAD)
  Destination:       pm/rst_count_3 (FF)
  Destination Clock: pm/mc_hv/H_CNT_0 rising

  Data Path: JTEST to pm/rst_count_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.790  JTEST_IBUF (JTEST_IBUF)
     LUT2:I0->O           52   0.250   1.836  resetHW1 (pm/cpu/RESET_n_inv)
     FDC:CLR                   0.459          pm/cpu/Reset_s
    ----------------------------------------
    Total                      4.663ns (2.037ns logic, 2.626ns route)
                                       (43.7% logic, 56.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              3.774ns (Levels of Logic = 2)
  Source:            sram_dq<0> (PAD)
  Destination:       pm/O_VSYNC (FF)
  Destination Clock: CLK rising 0.7X

  Data Path: sram_dq<0> to pm/O_VSYNC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.328   1.008  sram_dq_0_IBUF (sram_dq_0_IBUF)
     LUT2:I1->O            2   0.254   0.725  pm/dbl_scan_inv1 (pm/dbl_scan_inv)
     FDS:S                     0.459          pm/O_VSYNC
    ----------------------------------------
    Total                      3.774ns (2.041ns logic, 1.733ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pm/mc_clocks/state_FSM_FFd3'
  Total number of paths / destination ports: 23 / 23
-------------------------------------------------------------------------
Offset:              4.663ns (Levels of Logic = 2)
  Source:            JTEST (PAD)
  Destination:       pm/W_DAC_3 (FF)
  Destination Clock: pm/mc_clocks/state_FSM_FFd3 falling

  Data Path: JTEST to pm/W_DAC_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.790  JTEST_IBUF (JTEST_IBUF)
     LUT2:I0->O           52   0.250   1.836  resetHW1 (pm/cpu/RESET_n_inv)
     FDCE:CLR                  0.459          pm/mc_adec/W_9N_Q_1
    ----------------------------------------
    Total                      4.663ns (2.037ns logic, 2.626ns route)
                                       (43.7% logic, 56.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pm/mc_hv/H_SYNC'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              4.663ns (Levels of Logic = 2)
  Source:            JTEST (PAD)
  Destination:       pm/mc_hv/V_CNT_8 (FF)
  Destination Clock: pm/mc_hv/H_SYNC rising

  Data Path: JTEST to pm/mc_hv/V_CNT_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.790  JTEST_IBUF (JTEST_IBUF)
     LUT2:I0->O           52   0.250   1.836  resetHW1 (pm/cpu/RESET_n_inv)
     FDC:CLR                   0.459          pm/mc_hv/V_CNT_0
    ----------------------------------------
    Total                      4.663ns (2.037ns logic, 2.626ns route)
                                       (43.7% logic, 56.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            pm/O_VIDEO_R_2_1 (FF)
  Destination:       O_VIDEO_R<2> (PAD)
  Source Clock:      CLK rising 0.7X

  Data Path: pm/O_VIDEO_R_2_1 to O_VIDEO_R<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  pm/O_VIDEO_R_2_1 (pm/O_VIDEO_R_2_1)
     OBUF:I->O                 2.912          O_VIDEO_R_2_OBUF (O_VIDEO_R<2>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pm/mc_clocks/CLK_18M'
  Total number of paths / destination ports: 23 / 23
-------------------------------------------------------------------------
Offset:              4.346ns (Levels of Logic = 1)
  Source:            keyb/VFREQ (FF)
  Destination:       LED (PAD)
  Source Clock:      pm/mc_clocks/CLK_18M rising

  Data Path: keyb/VFREQ to LED
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             7   0.525   0.909  keyb/VFREQ (keyb/VFREQ)
     OBUF:I->O                 2.912          LED_OBUF (LED)
    ----------------------------------------
    Total                      4.346ns (3.437ns logic, 0.909ns route)
                                       (79.1% logic, 20.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLK                                 |    2.300|         |         |         |
pm/mc_adec/W_9N_Q_4                 |    7.597|         |         |         |
pm/mc_clocks/CLK_18M                |    3.136|         |         |         |
pm/mc_clocks/CLK_6M                 |    5.846|    3.277|         |         |
pm/mc_clocks/state_FSM_FFd3         |         |    4.649|         |         |
pm/mc_hv/H_CNT_4                    |    2.166|         |         |         |
pm/mc_hv/H_SYNC                     |    4.683|         |         |         |
pm/mc_stars/CLK_1C_I_H_FLIP_OR_148_o|         |    7.436|         |         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pm/W_CPU_RAM_CLK
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
pm/mc_hv/H_CNT_0|    2.638|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock pm/mc_clocks/CLK_18M
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
pm/cpu/RESET_n_inv         |         |    2.343|         |         |
pm/mc_clocks/CLK_18M       |   10.631|         |    3.791|         |
pm/mc_clocks/CLK_6M        |    4.716|    3.066|         |         |
pm/mc_clocks/state_FSM_FFd3|         |    2.715|         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pm/mc_clocks/CLK_6M
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
pm/mc_adec/W_9N_Q_4                 |    7.464|         |         |         |
pm/mc_clocks/CLK_18M                |         |         |    1.280|         |
pm/mc_clocks/CLK_6M                 |    8.041|    3.534|    2.968|         |
pm/mc_clocks/state_FSM_FFd3         |    3.900|    4.516|    3.197|         |
pm/mc_hv/H_CNT_0                    |    4.944|         |         |         |
pm/mc_hv/H_CNT_4                    |    3.811|         |         |         |
pm/mc_hv/H_SYNC                     |    4.826|         |         |         |
pm/mc_sound_a/W_89K_LDn             |         |    2.769|         |         |
pm/mc_stars/CLK_1C_I_H_FLIP_OR_148_o|         |    7.303|         |         |
pm/mc_vid/W_COLLn                   |    1.280|         |         |         |
pm/mc_vid/W_MLDn                    |         |         |    2.631|         |
pm/mc_vid/W_OBJDATALn               |    1.579|         |         |         |
pm/mc_vid/W_SLDn                    |         |         |    2.631|         |
pm/mc_vid/W_VPLn                    |    3.875|         |         |         |
pm/mc_vid/missile/W_5P1_CLK         |         |         |    2.471|         |
pm/mc_vid/missile/W_5P2_CLK         |         |         |    2.471|         |
pm/rst_count_3                      |    4.344|         |         |         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pm/mc_clocks/state_FSM_FFd3
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
pm/mc_clocks/CLK_18M       |         |         |    3.756|         |
pm/mc_clocks/CLK_6M        |    4.189|    1.866|    4.470|         |
pm/mc_clocks/state_FSM_FFd3|         |         |    4.617|         |
pm/mc_hv/H_CNT_0           |         |         |    6.064|         |
pm/mc_hv/H_CNT_1           |         |         |    2.724|         |
pm/mc_hv/H_CNT_4           |         |         |    3.852|         |
pm/mc_hv/H_SYNC            |         |         |    3.263|         |
pm/mc_vid/W_OBJDATALn      |         |         |    2.812|         |
pm/mc_vid/W_VPLn           |         |         |    2.839|         |
pm/mc_vid/ld_pls/W_4C1_Q3  |    2.895|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pm/mc_hv/H_CNT_0
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
pm/W_CPU_RAM_CLK           |    3.363|         |    3.363|         |
pm/mc_clocks/CLK_18M       |    3.756|         |    3.913|         |
pm/mc_clocks/CLK_6M        |    3.000|         |         |         |
pm/mc_clocks/state_FSM_FFd3|         |    6.015|    5.690|         |
pm/mc_hv/H_CNT_0           |   13.952|    6.181|    6.849|         |
pm/mc_hv/H_SYNC            |    3.372|         |         |         |
pm/mc_hv/V_BLn             |         |    2.697|    1.800|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pm/mc_hv/H_CNT_1
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
pm/mc_clocks/state_FSM_FFd3|         |    2.631|         |         |
pm/mc_hv/H_CNT_1           |    2.139|         |         |         |
pm/mc_sound_a/W_PITCH      |         |    2.200|         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pm/mc_hv/H_CNT_4
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
pm/mc_clocks/CLK_6M|    3.767|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pm/mc_hv/H_SYNC
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
pm/mc_clocks/CLK_18M|    3.756|         |         |         |
pm/mc_hv/H_SYNC     |    5.463|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pm/mc_hv/V_BLn
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
pm/mc_clocks/state_FSM_FFd3|         |         |    2.645|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pm/mc_sound_a/W_89K_LDn
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
pm/mc_sound_a/W_89K_LDn|         |         |    2.382|         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pm/mc_sound_a/W_PITCH
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
pm/mc_hv/H_CNT_0|         |         |    1.859|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock pm/mc_stars/CLK_1C_I_H_FLIP_OR_148_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
pm/mc_adec/W_9N_Q_4                 |         |         |    1.844|         |
pm/mc_clocks/state_FSM_FFd3         |         |         |    3.198|         |
pm/mc_stars/CLK_1C_I_H_FLIP_OR_148_o|         |         |    2.260|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pm/mc_stars/I_CLK_18M_I_256HnX_AND_176_o
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
pm/mc_hv/H_SYNC                         |         |         |    2.022|         |
pm/mc_stars/I_CLK_18M_I_256HnX_AND_176_o|         |         |    1.280|         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pm/mc_vid/W_COLLn
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
pm/mc_clocks/state_FSM_FFd3|         |    1.474|         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pm/mc_vid/W_OBJDATALn
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
pm/mc_clocks/state_FSM_FFd3|         |    1.474|         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pm/mc_vid/W_VPLn
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
pm/mc_clocks/state_FSM_FFd3|         |    2.526|         |         |
pm/mc_hv/H_SYNC            |    3.372|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pm/mc_vid/ld_pls/W_4C1_Q3
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
pm/mc_clocks/state_FSM_FFd3|         |    4.534|         |         |
pm/mc_hv/H_SYNC            |    4.541|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pm/mc_vid/missile/W_5P1_CLK
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
pm/mc_clocks/state_FSM_FFd3|    3.032|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pm/mc_vid/missile/W_5P2_CLK
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
pm/mc_clocks/state_FSM_FFd3|    3.032|         |         |         |
---------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 303.00 secs
Total CPU time to Xst completion: 302.44 secs
 
--> 

Total memory usage is 305824 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  147 (   0 filtered)
Number of infos    :   72 (   0 filtered)

