0.7
2020.1
May 27 2020
20:09:33
C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA-HDL/work/vivado/WhittedV1/WhittedV1.sim/sim_1/synth/timing/xsim/topTB_time_synth.v,1603648229,verilog,,C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA-HDL/work/vivado/WhittedV1/WhittedV1.srcs/sim_1/new/topTB.v,,IBUFDS_INTERMDISABLE_HD365;IBUFDS_INTERMDISABLE_UNIQ_BASE_;IOBUFDS_INTERMDISABLE_HD324;IOBUFDS_INTERMDISABLE_UNIQ_BASE_;IOBUF_HD309;IOBUF_HD310;IOBUF_HD311;IOBUF_HD312;IOBUF_HD313;IOBUF_HD314;IOBUF_HD315;IOBUF_HD316;IOBUF_HD317;IOBUF_HD318;IOBUF_HD319;IOBUF_HD320;IOBUF_HD321;IOBUF_HD322;IOBUF_HD323;IOBUF_UNIQ_BASE_;MemController;OBUFDS_DUAL_BUF_UNIQ_BASE_;OBUFTDS_DUAL_BUF_HD366;OBUFTDS_DUAL_BUF_UNIQ_BASE_;RAM32M_HD245;RAM32M_HD246;RAM32M_HD247;RAM32M_HD248;RAM32M_HD249;RAM32M_HD250;RAM32M_HD251;RAM32M_HD252;RAM32M_HD253;RAM32M_HD254;RAM32M_HD255;RAM32M_HD256;RAM32M_HD257;RAM32M_HD258;RAM32M_HD259;RAM32M_HD260;RAM32M_HD261;RAM32M_HD262;RAM32M_HD263;RAM32M_HD264;RAM32M_HD265;RAM32M_HD266;RAM32M_HD267;RAM32M_HD268;RAM32M_HD269;RAM32M_HD270;RAM32M_HD271;RAM32M_HD272;RAM32M_HD273;RAM32M_HD274;RAM32M_HD275;RAM32M_HD276;RAM32M_HD277;RAM32M_HD278;RAM32M_HD279;RAM32M_HD280;RAM32M_HD281;RAM32M_HD282;RAM32M_HD283;RAM32M_HD284;RAM32M_HD285;RAM32M_HD286;RAM32M_HD287;RAM32M_HD288;RAM32M_HD289;RAM32M_HD290;RAM32M_HD291;RAM32M_HD292;RAM32M_HD293;RAM32M_HD294;RAM32M_HD295;RAM32M_HD296;RAM32M_HD297;RAM32M_HD298;RAM32M_HD299;RAM32M_HD300;RAM32M_HD301;RAM32M_HD302;RAM32M_HD303;RAM32M_HD304;RAM32M_HD305;RAM32M_HD306;RAM32M_HD307;RAM32M_HD308;RAM32M_HD325;RAM32M_HD326;RAM32M_HD327;RAM32M_HD328;RAM32M_HD329;RAM32M_HD330;RAM32M_HD331;RAM32M_HD332;RAM32M_HD333;RAM32M_HD334;RAM32M_HD335;RAM32M_HD336;RAM32M_HD337;RAM32M_HD338;RAM32M_HD339;RAM32M_HD340;RAM32M_HD341;RAM32M_HD342;RAM32M_HD343;RAM32M_HD344;RAM32M_HD345;RAM32M_HD346;RAM32M_HD347;RAM32M_HD348;RAM32M_HD349;RAM32M_HD350;RAM32M_HD351;RAM32M_HD352;RAM32M_HD353;RAM32M_HD354;RAM32M_HD355;RAM32M_HD356;RAM32M_HD357;RAM32M_HD358;RAM32M_HD359;RAM32M_HD360;RAM32M_HD361;RAM32M_HD362;RAM32M_HD363;RAM32M_HD364;RAM32M_UNIQ_BASE_;Top;VGADriver;clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz;fifo_generator_0;fifo_generator_0_builtin_extdepth_v6;fifo_generator_0_builtin_extdepth_v6_0;fifo_generator_0_builtin_prim_v6;fifo_generator_0_builtin_prim_v6_1;fifo_generator_0_builtin_top_v6;fifo_generator_0_fifo_generator_top;fifo_generator_0_fifo_generator_v13_2_5;fifo_generator_0_fifo_generator_v13_2_5_builtin;fifo_generator_0_fifo_generator_v13_2_5_synth;fifo_generator_0_reset_builtin;fifo_generator_1;fifo_generator_1_builtin_extdepth_v6;fifo_generator_1_builtin_prim_v6;fifo_generator_1_builtin_top_v6;fifo_generator_1_fifo_generator_top;fifo_generator_1_fifo_generator_v13_2_5;fifo_generator_1_fifo_generator_v13_2_5_builtin;fifo_generator_1_fifo_generator_v13_2_5_synth;fifo_generator_1_reset_builtin;glbl;mig_7series_0;mig_7series_0_mig_7series_0_mig;mig_7series_0_mig_7series_v4_2_arb_mux;mig_7series_0_mig_7series_v4_2_arb_row_col;mig_7series_0_mig_7series_v4_2_arb_select;mig_7series_0_mig_7series_v4_2_bank_cntrl;mig_7series_0_mig_7series_v4_2_bank_cntrl__parameterized0;mig_7series_0_mig_7series_v4_2_bank_cntrl__parameterized1;mig_7series_0_mig_7series_v4_2_bank_cntrl__parameterized2;mig_7series_0_mig_7series_v4_2_bank_common;mig_7series_0_mig_7series_v4_2_bank_compare;mig_7series_0_mig_7series_v4_2_bank_compare_0;mig_7series_0_mig_7series_v4_2_bank_compare_1;mig_7series_0_mig_7series_v4_2_bank_compare_2;mig_7series_0_mig_7series_v4_2_bank_mach;mig_7series_0_mig_7series_v4_2_bank_queue;mig_7series_0_mig_7series_v4_2_bank_queue__parameterized0;mig_7series_0_mig_7series_v4_2_bank_queue__parameterized1;mig_7series_0_mig_7series_v4_2_bank_queue__parameterized2;mig_7series_0_mig_7series_v4_2_bank_state;mig_7series_0_mig_7series_v4_2_bank_state__parameterized0;mig_7series_0_mig_7series_v4_2_bank_state__parameterized1;mig_7series_0_mig_7series_v4_2_bank_state__parameterized2;mig_7series_0_mig_7series_v4_2_clk_ibuf;mig_7series_0_mig_7series_v4_2_col_mach;mig_7series_0_mig_7series_v4_2_ddr_byte_group_io;mig_7series_0_mig_7series_v4_2_ddr_byte_group_io__parameterized0;mig_7series_0_mig_7series_v4_2_ddr_byte_group_io__parameterized1;mig_7series_0_mig_7series_v4_2_ddr_byte_group_io__parameterized2;mig_7series_0_mig_7series_v4_2_ddr_byte_lane;mig_7series_0_mig_7series_v4_2_ddr_byte_lane__parameterized0;mig_7series_0_mig_7series_v4_2_ddr_byte_lane__parameterized1;mig_7series_0_mig_7series_v4_2_ddr_byte_lane__parameterized2;mig_7series_0_mig_7series_v4_2_ddr_calib_top;mig_7series_0_mig_7series_v4_2_ddr_if_post_fifo;mig_7series_0_mig_7series_v4_2_ddr_if_post_fifo_7;mig_7series_0_mig_7series_v4_2_ddr_mc_phy;mig_7series_0_mig_7series_v4_2_ddr_mc_phy_wrapper;mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo;mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized0;mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized0_6;mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1;mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_10;mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_8;mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_9;mig_7series_0_mig_7series_v4_2_ddr_phy_4lanes;mig_7series_0_mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay;mig_7series_0_mig_7series_v4_2_ddr_phy_dqs_found_cal_hr;mig_7series_0_mig_7series_v4_2_ddr_phy_init;mig_7series_0_mig_7series_v4_2_ddr_phy_rdlvl;mig_7series_0_mig_7series_v4_2_ddr_phy_tempmon;mig_7series_0_mig_7series_v4_2_ddr_phy_top;mig_7series_0_mig_7series_v4_2_ddr_phy_wrcal;mig_7series_0_mig_7series_v4_2_ddr_phy_wrlvl;mig_7series_0_mig_7series_v4_2_infrastructure;mig_7series_0_mig_7series_v4_2_iodelay_ctrl;mig_7series_0_mig_7series_v4_2_mc;mig_7series_0_mig_7series_v4_2_mem_intfc;mig_7series_0_mig_7series_v4_2_memc_ui_top_std;mig_7series_0_mig_7series_v4_2_rank_cntrl;mig_7series_0_mig_7series_v4_2_rank_common;mig_7series_0_mig_7series_v4_2_rank_mach;mig_7series_0_mig_7series_v4_2_round_robin_arb;mig_7series_0_mig_7series_v4_2_round_robin_arb__parameterized1;mig_7series_0_mig_7series_v4_2_round_robin_arb__parameterized1_3;mig_7series_0_mig_7series_v4_2_round_robin_arb__parameterized1_4;mig_7series_0_mig_7series_v4_2_round_robin_arb__parameterized1_5;mig_7series_0_mig_7series_v4_2_tempmon;mig_7series_0_mig_7series_v4_2_ui_cmd;mig_7series_0_mig_7series_v4_2_ui_rd_data;mig_7series_0_mig_7series_v4_2_ui_top;mig_7series_0_mig_7series_v4_2_ui_wr_data,,,../../../../../WhittedV1.srcs/sources_1/ip/clk_wiz_0;../../../../../WhittedV1.srcs/sources_1/new,,,,,
C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA-HDL/work/vivado/WhittedV1/WhittedV1.srcs/sim_1/new/VGA_TB.v,1603044670,verilog,,,,VGA_TB,,,../../../../../WhittedV1.srcs/sources_1/ip/clk_wiz_0;../../../../../WhittedV1.srcs/sources_1/new,,,,,
C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA-HDL/work/vivado/WhittedV1/WhittedV1.srcs/sim_1/new/topTB.v,1603648220,verilog,,C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA-HDL/work/vivado/WhittedV1/WhittedV1.srcs/sim_1/new/VGA_TB.v,,topTB,,,../../../../../WhittedV1.srcs/sources_1/ip/clk_wiz_0;../../../../../WhittedV1.srcs/sources_1/new,,,,,
