Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Jan 14 16:48:02 2025
| Host         : cadmicro-inf-el8-623207 running 64-bit Rocky Linux release 8.10 (Green Obsidian)
| Command      : report_control_sets -verbose -file D_divisor_wrapper_control_sets_placed.rpt
| Design       : D_divisor_wrapper
| Device       : xczu7ev
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             128 |           21 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              72 |            8 |
| Yes          | No                    | No                     |              97 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              64 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------+----------------+--------------+
|      Clock Signal     |                                                   Enable Signal                                                   |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  ap_clk_0_IBUF_BUFGCE |                                                                                                                   | D_divisor_i/div_0/inst/b_ap_vld_preg |                1 |              2 |         2.00 |
|  ap_clk_0_IBUF_BUFGCE | D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/r_stage_reg[32]_0[0] |                                      |                4 |             32 |         8.00 |
|  ap_clk_0_IBUF_BUFGCE | c_b_ap_vld_IBUF_inst/O                                                                                            | ap_rst_0_IBUF_inst/O                 |                5 |             32 |         6.40 |
|  ap_clk_0_IBUF_BUFGCE | c_a_ap_vld_IBUF_inst/O                                                                                            | ap_rst_0_IBUF_inst/O                 |                5 |             32 |         6.40 |
|  ap_clk_0_IBUF_BUFGCE | D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/start0                                                       |                                      |                9 |             65 |         7.22 |
|  ap_clk_0_IBUF_BUFGCE |                                                                                                                   | ap_rst_0_IBUF_inst/O                 |                8 |             70 |         8.75 |
|  ap_clk_0_IBUF_BUFGCE |                                                                                                                   |                                      |               21 |            128 |         6.10 |
+-----------------------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------+----------------+--------------+


