WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500088 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 01 min 53 sec)
Warmup finished CPU 0 instructions: 10000002 cycles: 2500089 cumulative IPC: 4 (Simulation time: 00 hr 01 min 53 sec)
Warmup complete CPU 0 instructions: 10000002 cycles: 2500089 cumulative IPC: 4 (Simulation time: 00 hr 01 min 53 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 7846058 heartbeat IPC: 1.871 cumulative IPC: 1.871 (Simulation time: 00 hr 04 min 35 sec)
Simulation finished CPU 0 instructions: 10000001 cycles: 5345971 cumulative IPC: 1.871 (Simulation time: 00 hr 04 min 35 sec)
Simulation complete CPU 0 instructions: 10000001 cycles: 5345971 cumulative IPC: 1.871 (Simulation time: 00 hr 04 min 35 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/omnetpp_17B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.871 instructions: 10000001 cycles: 5345971
CPU 0 Branch Prediction Accuracy: 99.34% MPKI: 2.15 Average ROB Occupancy at Mispredict: 156.5
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0038
BRANCH_INDIRECT: 0.0987
BRANCH_CONDITIONAL: 2.02
BRANCH_DIRECT_CALL: 0.0004
BRANCH_INDIRECT_CALL: 0.0011
BRANCH_RETURN: 0.0299

LLC TOTAL        ACCESS:      40619 HIT:       8301 MISS:      32318
LLC LOAD         ACCESS:      33972 HIT:       6283 MISS:      27689
LLC RFO          ACCESS:       1177 HIT:         12 MISS:       1165
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       1863 HIT:       1863 MISS:          0
LLC TRANSLATION  ACCESS:       3607 HIT:        143 MISS:       3464
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 905.5 cycles
cpu0_DTLB TOTAL        ACCESS:     991331 HIT:     961698 MISS:      29633
cpu0_DTLB LOAD         ACCESS:     991331 HIT:     961698 MISS:      29633
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 267.1 cycles
cpu0_ITLB TOTAL        ACCESS:      73478 HIT:      72951 MISS:        527
cpu0_ITLB LOAD         ACCESS:      73478 HIT:      72951 MISS:        527
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 13.89 cycles
cpu0_L1D TOTAL        ACCESS:    1132176 HIT:    1076303 MISS:      55873
cpu0_L1D LOAD         ACCESS:     728715 HIT:     683947 MISS:      44768
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     382919 HIT:     375888 MISS:       7031
cpu0_L1D TRANSLATION  ACCESS:      20542 HIT:      16468 MISS:       4074
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 524.4 cycles
cpu0_L1I TOTAL        ACCESS:      81323 HIT:      80883 MISS:        440
cpu0_L1I LOAD         ACCESS:      81323 HIT:      80883 MISS:        440
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 58.12 cycles
cpu0_L2C TOTAL        ACCESS:      41278 HIT:       2518 MISS:      38760
cpu0_L2C LOAD         ACCESS:      34452 HIT:        480 MISS:      33972
cpu0_L2C RFO          ACCESS:       1316 HIT:        139 MISS:       1177
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       1709 HIT:       1705 MISS:          4
cpu0_L2C TRANSLATION  ACCESS:       3801 HIT:        194 MISS:       3607
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 775.8 cycles
cpu0_STLB TOTAL        ACCESS:      21849 HIT:       1499 MISS:      20350
cpu0_STLB LOAD         ACCESS:      21849 HIT:       1499 MISS:      20350
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 398.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      13244
  ROW_BUFFER_MISS:      19071
 AVG DBUS CONGESTED CYCLE: 3.852
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        170
  FULL:       1338
