
LCD_ST7565.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001780  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000199c  0800188c  0800188c  0001188c  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08003228  08003228  00013228  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800322c  0800322c  0001322c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000024  20000000  08003230  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000134  20000024  08003254  00020024  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000158  08003254  00020158  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
  9 .debug_info   000298f0  00000000  00000000  0002004d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002e27  00000000  00000000  0004993d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00007f95  00000000  00000000  0004c764  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000ab8  00000000  00000000  00054700  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000e28  00000000  00000000  000551b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000491a  00000000  00000000  00055fe0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00006501  00000000  00000000  0005a8fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00060dfb  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001d00  00000000  00000000  00060e78  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000024 	.word	0x20000024
 8000128:	00000000 	.word	0x00000000
 800012c:	08001874 	.word	0x08001874

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000028 	.word	0x20000028
 8000148:	08001874 	.word	0x08001874

0800014c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800014c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800014e:	4b0e      	ldr	r3, [pc, #56]	; (8000188 <HAL_InitTick+0x3c>)
{
 8000150:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000152:	7818      	ldrb	r0, [r3, #0]
 8000154:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000158:	fbb3 f3f0 	udiv	r3, r3, r0
 800015c:	4a0b      	ldr	r2, [pc, #44]	; (800018c <HAL_InitTick+0x40>)
 800015e:	6810      	ldr	r0, [r2, #0]
 8000160:	fbb0 f0f3 	udiv	r0, r0, r3
 8000164:	f000 f892 	bl	800028c <HAL_SYSTICK_Config>
 8000168:	4604      	mov	r4, r0
 800016a:	b958      	cbnz	r0, 8000184 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800016c:	2d0f      	cmp	r5, #15
 800016e:	d809      	bhi.n	8000184 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000170:	4602      	mov	r2, r0
 8000172:	4629      	mov	r1, r5
 8000174:	f04f 30ff 	mov.w	r0, #4294967295
 8000178:	f000 f854 	bl	8000224 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800017c:	4b04      	ldr	r3, [pc, #16]	; (8000190 <HAL_InitTick+0x44>)
 800017e:	4620      	mov	r0, r4
 8000180:	601d      	str	r5, [r3, #0]
 8000182:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000184:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000186:	bd38      	pop	{r3, r4, r5, pc}
 8000188:	20000000 	.word	0x20000000
 800018c:	20000008 	.word	0x20000008
 8000190:	20000004 	.word	0x20000004

08000194 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000194:	4a07      	ldr	r2, [pc, #28]	; (80001b4 <HAL_Init+0x20>)
{
 8000196:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000198:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800019a:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800019c:	f043 0310 	orr.w	r3, r3, #16
 80001a0:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001a2:	f000 f82d 	bl	8000200 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80001a6:	2000      	movs	r0, #0
 80001a8:	f7ff ffd0 	bl	800014c <HAL_InitTick>
  HAL_MspInit();
 80001ac:	f000 fde6 	bl	8000d7c <HAL_MspInit>
}
 80001b0:	2000      	movs	r0, #0
 80001b2:	bd08      	pop	{r3, pc}
 80001b4:	40022000 	.word	0x40022000

080001b8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80001b8:	4a03      	ldr	r2, [pc, #12]	; (80001c8 <HAL_IncTick+0x10>)
 80001ba:	4b04      	ldr	r3, [pc, #16]	; (80001cc <HAL_IncTick+0x14>)
 80001bc:	6811      	ldr	r1, [r2, #0]
 80001be:	781b      	ldrb	r3, [r3, #0]
 80001c0:	440b      	add	r3, r1
 80001c2:	6013      	str	r3, [r2, #0]
 80001c4:	4770      	bx	lr
 80001c6:	bf00      	nop
 80001c8:	200000c0 	.word	0x200000c0
 80001cc:	20000000 	.word	0x20000000

080001d0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80001d0:	4b01      	ldr	r3, [pc, #4]	; (80001d8 <HAL_GetTick+0x8>)
 80001d2:	6818      	ldr	r0, [r3, #0]
}
 80001d4:	4770      	bx	lr
 80001d6:	bf00      	nop
 80001d8:	200000c0 	.word	0x200000c0

080001dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80001dc:	b538      	push	{r3, r4, r5, lr}
 80001de:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80001e0:	f7ff fff6 	bl	80001d0 <HAL_GetTick>
 80001e4:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80001e6:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80001e8:	bf1e      	ittt	ne
 80001ea:	4b04      	ldrne	r3, [pc, #16]	; (80001fc <HAL_Delay+0x20>)
 80001ec:	781b      	ldrbne	r3, [r3, #0]
 80001ee:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80001f0:	f7ff ffee 	bl	80001d0 <HAL_GetTick>
 80001f4:	1b40      	subs	r0, r0, r5
 80001f6:	4284      	cmp	r4, r0
 80001f8:	d8fa      	bhi.n	80001f0 <HAL_Delay+0x14>
  {
  }
}
 80001fa:	bd38      	pop	{r3, r4, r5, pc}
 80001fc:	20000000 	.word	0x20000000

08000200 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000200:	4a07      	ldr	r2, [pc, #28]	; (8000220 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000202:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000204:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000206:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800020a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800020e:	041b      	lsls	r3, r3, #16
 8000210:	0c1b      	lsrs	r3, r3, #16
 8000212:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000216:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 800021a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800021c:	60d3      	str	r3, [r2, #12]
 800021e:	4770      	bx	lr
 8000220:	e000ed00 	.word	0xe000ed00

08000224 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000224:	4b17      	ldr	r3, [pc, #92]	; (8000284 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000226:	b530      	push	{r4, r5, lr}
 8000228:	68dc      	ldr	r4, [r3, #12]
 800022a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800022e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000232:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000234:	2b04      	cmp	r3, #4
 8000236:	bf28      	it	cs
 8000238:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800023a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800023c:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000240:	bf98      	it	ls
 8000242:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000244:	fa05 f303 	lsl.w	r3, r5, r3
 8000248:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800024c:	bf88      	it	hi
 800024e:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000250:	4019      	ands	r1, r3
 8000252:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000254:	fa05 f404 	lsl.w	r4, r5, r4
 8000258:	3c01      	subs	r4, #1
 800025a:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 800025c:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800025e:	ea42 0201 	orr.w	r2, r2, r1
 8000262:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000266:	bfa9      	itett	ge
 8000268:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800026c:	4b06      	ldrlt	r3, [pc, #24]	; (8000288 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800026e:	b2d2      	uxtbge	r2, r2
 8000270:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000274:	bfbb      	ittet	lt
 8000276:	f000 000f 	andlt.w	r0, r0, #15
 800027a:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800027c:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000280:	541a      	strblt	r2, [r3, r0]
 8000282:	bd30      	pop	{r4, r5, pc}
 8000284:	e000ed00 	.word	0xe000ed00
 8000288:	e000ed14 	.word	0xe000ed14

0800028c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800028c:	3801      	subs	r0, #1
 800028e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000292:	d20a      	bcs.n	80002aa <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000294:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000296:	4b06      	ldr	r3, [pc, #24]	; (80002b0 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000298:	4a06      	ldr	r2, [pc, #24]	; (80002b4 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800029a:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800029c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80002a0:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80002a2:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80002a4:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80002a6:	601a      	str	r2, [r3, #0]
 80002a8:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80002aa:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop
 80002b0:	e000e010 	.word	0xe000e010
 80002b4:	e000ed00 	.word	0xe000ed00

080002b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80002b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80002bc:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 80002be:	4626      	mov	r6, r4
 80002c0:	4b66      	ldr	r3, [pc, #408]	; (800045c <HAL_GPIO_Init+0x1a4>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80002c2:	f8df e1a8 	ldr.w	lr, [pc, #424]	; 800046c <HAL_GPIO_Init+0x1b4>
 80002c6:	f8df c1a8 	ldr.w	ip, [pc, #424]	; 8000470 <HAL_GPIO_Init+0x1b8>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80002ca:	680a      	ldr	r2, [r1, #0]
 80002cc:	fa32 f506 	lsrs.w	r5, r2, r6
 80002d0:	d102      	bne.n	80002d8 <HAL_GPIO_Init+0x20>
      }
    }

	position++;
  }
}
 80002d2:	b003      	add	sp, #12
 80002d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 80002d8:	f04f 0801 	mov.w	r8, #1
 80002dc:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80002e0:	ea02 0208 	and.w	r2, r2, r8
    if (iocurrent == ioposition)
 80002e4:	4590      	cmp	r8, r2
 80002e6:	d17f      	bne.n	80003e8 <HAL_GPIO_Init+0x130>
      switch (GPIO_Init->Mode)
 80002e8:	684d      	ldr	r5, [r1, #4]
 80002ea:	2d12      	cmp	r5, #18
 80002ec:	f000 80aa 	beq.w	8000444 <HAL_GPIO_Init+0x18c>
 80002f0:	f200 8083 	bhi.w	80003fa <HAL_GPIO_Init+0x142>
 80002f4:	2d02      	cmp	r5, #2
 80002f6:	f000 80a2 	beq.w	800043e <HAL_GPIO_Init+0x186>
 80002fa:	d877      	bhi.n	80003ec <HAL_GPIO_Init+0x134>
 80002fc:	2d00      	cmp	r5, #0
 80002fe:	f000 8089 	beq.w	8000414 <HAL_GPIO_Init+0x15c>
 8000302:	2d01      	cmp	r5, #1
 8000304:	f000 8099 	beq.w	800043a <HAL_GPIO_Init+0x182>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000308:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800030c:	2aff      	cmp	r2, #255	; 0xff
 800030e:	bf93      	iteet	ls
 8000310:	4682      	movls	sl, r0
 8000312:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 8000316:	3d08      	subhi	r5, #8
 8000318:	f8d0 b000 	ldrls.w	fp, [r0]
 800031c:	bf92      	itee	ls
 800031e:	00b5      	lslls	r5, r6, #2
 8000320:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8000324:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000326:	fa09 f805 	lsl.w	r8, r9, r5
 800032a:	ea2b 0808 	bic.w	r8, fp, r8
 800032e:	fa04 f505 	lsl.w	r5, r4, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000332:	bf88      	it	hi
 8000334:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000338:	ea48 0505 	orr.w	r5, r8, r5
 800033c:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000340:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8000344:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8000348:	d04e      	beq.n	80003e8 <HAL_GPIO_Init+0x130>
        __HAL_RCC_AFIO_CLK_ENABLE();
 800034a:	4d45      	ldr	r5, [pc, #276]	; (8000460 <HAL_GPIO_Init+0x1a8>)
 800034c:	4f44      	ldr	r7, [pc, #272]	; (8000460 <HAL_GPIO_Init+0x1a8>)
 800034e:	69ad      	ldr	r5, [r5, #24]
 8000350:	f026 0803 	bic.w	r8, r6, #3
 8000354:	f045 0501 	orr.w	r5, r5, #1
 8000358:	61bd      	str	r5, [r7, #24]
 800035a:	69bd      	ldr	r5, [r7, #24]
 800035c:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8000360:	f005 0501 	and.w	r5, r5, #1
 8000364:	9501      	str	r5, [sp, #4]
 8000366:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800036a:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 800036e:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000370:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 8000374:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000378:	fa09 f90b 	lsl.w	r9, r9, fp
 800037c:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000380:	4d38      	ldr	r5, [pc, #224]	; (8000464 <HAL_GPIO_Init+0x1ac>)
 8000382:	42a8      	cmp	r0, r5
 8000384:	d063      	beq.n	800044e <HAL_GPIO_Init+0x196>
 8000386:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800038a:	42a8      	cmp	r0, r5
 800038c:	d061      	beq.n	8000452 <HAL_GPIO_Init+0x19a>
 800038e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000392:	42a8      	cmp	r0, r5
 8000394:	d05f      	beq.n	8000456 <HAL_GPIO_Init+0x19e>
 8000396:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800039a:	42a8      	cmp	r0, r5
 800039c:	bf0c      	ite	eq
 800039e:	2503      	moveq	r5, #3
 80003a0:	2504      	movne	r5, #4
 80003a2:	fa05 f50b 	lsl.w	r5, r5, fp
 80003a6:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 80003aa:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 80003ae:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80003b0:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 80003b4:	bf14      	ite	ne
 80003b6:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80003b8:	4395      	biceq	r5, r2
 80003ba:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 80003bc:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80003be:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 80003c2:	bf14      	ite	ne
 80003c4:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80003c6:	4395      	biceq	r5, r2
 80003c8:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 80003ca:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80003cc:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 80003d0:	bf14      	ite	ne
 80003d2:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80003d4:	4395      	biceq	r5, r2
 80003d6:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 80003d8:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80003da:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 80003de:	bf14      	ite	ne
 80003e0:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80003e2:	ea25 0202 	biceq.w	r2, r5, r2
 80003e6:	60da      	str	r2, [r3, #12]
	position++;
 80003e8:	3601      	adds	r6, #1
 80003ea:	e76e      	b.n	80002ca <HAL_GPIO_Init+0x12>
      switch (GPIO_Init->Mode)
 80003ec:	2d03      	cmp	r5, #3
 80003ee:	d022      	beq.n	8000436 <HAL_GPIO_Init+0x17e>
 80003f0:	2d11      	cmp	r5, #17
 80003f2:	d189      	bne.n	8000308 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80003f4:	68cc      	ldr	r4, [r1, #12]
 80003f6:	3404      	adds	r4, #4
          break;
 80003f8:	e786      	b.n	8000308 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 80003fa:	4f1b      	ldr	r7, [pc, #108]	; (8000468 <HAL_GPIO_Init+0x1b0>)
 80003fc:	42bd      	cmp	r5, r7
 80003fe:	d009      	beq.n	8000414 <HAL_GPIO_Init+0x15c>
 8000400:	d812      	bhi.n	8000428 <HAL_GPIO_Init+0x170>
 8000402:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8000474 <HAL_GPIO_Init+0x1bc>
 8000406:	454d      	cmp	r5, r9
 8000408:	d004      	beq.n	8000414 <HAL_GPIO_Init+0x15c>
 800040a:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 800040e:	454d      	cmp	r5, r9
 8000410:	f47f af7a 	bne.w	8000308 <HAL_GPIO_Init+0x50>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000414:	688c      	ldr	r4, [r1, #8]
 8000416:	b1c4      	cbz	r4, 800044a <HAL_GPIO_Init+0x192>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000418:	2c01      	cmp	r4, #1
            GPIOx->BSRR = ioposition;
 800041a:	bf0c      	ite	eq
 800041c:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8000420:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000424:	2408      	movs	r4, #8
 8000426:	e76f      	b.n	8000308 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 8000428:	4575      	cmp	r5, lr
 800042a:	d0f3      	beq.n	8000414 <HAL_GPIO_Init+0x15c>
 800042c:	4565      	cmp	r5, ip
 800042e:	d0f1      	beq.n	8000414 <HAL_GPIO_Init+0x15c>
 8000430:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8000478 <HAL_GPIO_Init+0x1c0>
 8000434:	e7eb      	b.n	800040e <HAL_GPIO_Init+0x156>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000436:	2400      	movs	r4, #0
 8000438:	e766      	b.n	8000308 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800043a:	68cc      	ldr	r4, [r1, #12]
          break;
 800043c:	e764      	b.n	8000308 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800043e:	68cc      	ldr	r4, [r1, #12]
 8000440:	3408      	adds	r4, #8
          break;
 8000442:	e761      	b.n	8000308 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000444:	68cc      	ldr	r4, [r1, #12]
 8000446:	340c      	adds	r4, #12
          break;
 8000448:	e75e      	b.n	8000308 <HAL_GPIO_Init+0x50>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800044a:	2404      	movs	r4, #4
 800044c:	e75c      	b.n	8000308 <HAL_GPIO_Init+0x50>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800044e:	2500      	movs	r5, #0
 8000450:	e7a7      	b.n	80003a2 <HAL_GPIO_Init+0xea>
 8000452:	2501      	movs	r5, #1
 8000454:	e7a5      	b.n	80003a2 <HAL_GPIO_Init+0xea>
 8000456:	2502      	movs	r5, #2
 8000458:	e7a3      	b.n	80003a2 <HAL_GPIO_Init+0xea>
 800045a:	bf00      	nop
 800045c:	40010400 	.word	0x40010400
 8000460:	40021000 	.word	0x40021000
 8000464:	40010800 	.word	0x40010800
 8000468:	10210000 	.word	0x10210000
 800046c:	10310000 	.word	0x10310000
 8000470:	10320000 	.word	0x10320000
 8000474:	10110000 	.word	0x10110000
 8000478:	10220000 	.word	0x10220000

0800047c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800047c:	b10a      	cbz	r2, 8000482 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800047e:	6101      	str	r1, [r0, #16]
 8000480:	4770      	bx	lr
 8000482:	0409      	lsls	r1, r1, #16
 8000484:	e7fb      	b.n	800047e <HAL_GPIO_WritePin+0x2>

08000486 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8000486:	68c3      	ldr	r3, [r0, #12]
 8000488:	420b      	tst	r3, r1
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800048a:	bf14      	ite	ne
 800048c:	6141      	strne	r1, [r0, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800048e:	6101      	streq	r1, [r0, #16]
 8000490:	4770      	bx	lr
	...

08000494 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000494:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000498:	4605      	mov	r5, r0
 800049a:	b908      	cbnz	r0, 80004a0 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 800049c:	2001      	movs	r0, #1
 800049e:	e03c      	b.n	800051a <HAL_RCC_OscConfig+0x86>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80004a0:	6803      	ldr	r3, [r0, #0]
 80004a2:	07db      	lsls	r3, r3, #31
 80004a4:	d410      	bmi.n	80004c8 <HAL_RCC_OscConfig+0x34>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80004a6:	682b      	ldr	r3, [r5, #0]
 80004a8:	079f      	lsls	r7, r3, #30
 80004aa:	d45d      	bmi.n	8000568 <HAL_RCC_OscConfig+0xd4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80004ac:	682b      	ldr	r3, [r5, #0]
 80004ae:	0719      	lsls	r1, r3, #28
 80004b0:	f100 8094 	bmi.w	80005dc <HAL_RCC_OscConfig+0x148>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80004b4:	682b      	ldr	r3, [r5, #0]
 80004b6:	075a      	lsls	r2, r3, #29
 80004b8:	f100 80be 	bmi.w	8000638 <HAL_RCC_OscConfig+0x1a4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80004bc:	69e8      	ldr	r0, [r5, #28]
 80004be:	2800      	cmp	r0, #0
 80004c0:	f040 812c 	bne.w	800071c <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }

  return HAL_OK;
 80004c4:	2000      	movs	r0, #0
 80004c6:	e028      	b.n	800051a <HAL_RCC_OscConfig+0x86>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80004c8:	4c8f      	ldr	r4, [pc, #572]	; (8000708 <HAL_RCC_OscConfig+0x274>)
 80004ca:	6863      	ldr	r3, [r4, #4]
 80004cc:	f003 030c 	and.w	r3, r3, #12
 80004d0:	2b04      	cmp	r3, #4
 80004d2:	d007      	beq.n	80004e4 <HAL_RCC_OscConfig+0x50>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80004d4:	6863      	ldr	r3, [r4, #4]
 80004d6:	f003 030c 	and.w	r3, r3, #12
 80004da:	2b08      	cmp	r3, #8
 80004dc:	d109      	bne.n	80004f2 <HAL_RCC_OscConfig+0x5e>
 80004de:	6863      	ldr	r3, [r4, #4]
 80004e0:	03de      	lsls	r6, r3, #15
 80004e2:	d506      	bpl.n	80004f2 <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80004e4:	6823      	ldr	r3, [r4, #0]
 80004e6:	039c      	lsls	r4, r3, #14
 80004e8:	d5dd      	bpl.n	80004a6 <HAL_RCC_OscConfig+0x12>
 80004ea:	686b      	ldr	r3, [r5, #4]
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	d1da      	bne.n	80004a6 <HAL_RCC_OscConfig+0x12>
 80004f0:	e7d4      	b.n	800049c <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80004f2:	686b      	ldr	r3, [r5, #4]
 80004f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80004f8:	d112      	bne.n	8000520 <HAL_RCC_OscConfig+0x8c>
 80004fa:	6823      	ldr	r3, [r4, #0]
 80004fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000500:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000502:	f7ff fe65 	bl	80001d0 <HAL_GetTick>
 8000506:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000508:	6823      	ldr	r3, [r4, #0]
 800050a:	0398      	lsls	r0, r3, #14
 800050c:	d4cb      	bmi.n	80004a6 <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800050e:	f7ff fe5f 	bl	80001d0 <HAL_GetTick>
 8000512:	1b80      	subs	r0, r0, r6
 8000514:	2864      	cmp	r0, #100	; 0x64
 8000516:	d9f7      	bls.n	8000508 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8000518:	2003      	movs	r0, #3
}
 800051a:	b002      	add	sp, #8
 800051c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000520:	b99b      	cbnz	r3, 800054a <HAL_RCC_OscConfig+0xb6>
 8000522:	6823      	ldr	r3, [r4, #0]
 8000524:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000528:	6023      	str	r3, [r4, #0]
 800052a:	6823      	ldr	r3, [r4, #0]
 800052c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000530:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000532:	f7ff fe4d 	bl	80001d0 <HAL_GetTick>
 8000536:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000538:	6823      	ldr	r3, [r4, #0]
 800053a:	0399      	lsls	r1, r3, #14
 800053c:	d5b3      	bpl.n	80004a6 <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800053e:	f7ff fe47 	bl	80001d0 <HAL_GetTick>
 8000542:	1b80      	subs	r0, r0, r6
 8000544:	2864      	cmp	r0, #100	; 0x64
 8000546:	d9f7      	bls.n	8000538 <HAL_RCC_OscConfig+0xa4>
 8000548:	e7e6      	b.n	8000518 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800054a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800054e:	6823      	ldr	r3, [r4, #0]
 8000550:	d103      	bne.n	800055a <HAL_RCC_OscConfig+0xc6>
 8000552:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000556:	6023      	str	r3, [r4, #0]
 8000558:	e7cf      	b.n	80004fa <HAL_RCC_OscConfig+0x66>
 800055a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800055e:	6023      	str	r3, [r4, #0]
 8000560:	6823      	ldr	r3, [r4, #0]
 8000562:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000566:	e7cb      	b.n	8000500 <HAL_RCC_OscConfig+0x6c>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000568:	4c67      	ldr	r4, [pc, #412]	; (8000708 <HAL_RCC_OscConfig+0x274>)
 800056a:	6863      	ldr	r3, [r4, #4]
 800056c:	f013 0f0c 	tst.w	r3, #12
 8000570:	d007      	beq.n	8000582 <HAL_RCC_OscConfig+0xee>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000572:	6863      	ldr	r3, [r4, #4]
 8000574:	f003 030c 	and.w	r3, r3, #12
 8000578:	2b08      	cmp	r3, #8
 800057a:	d110      	bne.n	800059e <HAL_RCC_OscConfig+0x10a>
 800057c:	6863      	ldr	r3, [r4, #4]
 800057e:	03da      	lsls	r2, r3, #15
 8000580:	d40d      	bmi.n	800059e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000582:	6823      	ldr	r3, [r4, #0]
 8000584:	079b      	lsls	r3, r3, #30
 8000586:	d502      	bpl.n	800058e <HAL_RCC_OscConfig+0xfa>
 8000588:	692b      	ldr	r3, [r5, #16]
 800058a:	2b01      	cmp	r3, #1
 800058c:	d186      	bne.n	800049c <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800058e:	6823      	ldr	r3, [r4, #0]
 8000590:	696a      	ldr	r2, [r5, #20]
 8000592:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000596:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800059a:	6023      	str	r3, [r4, #0]
 800059c:	e786      	b.n	80004ac <HAL_RCC_OscConfig+0x18>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800059e:	692a      	ldr	r2, [r5, #16]
 80005a0:	4b5a      	ldr	r3, [pc, #360]	; (800070c <HAL_RCC_OscConfig+0x278>)
 80005a2:	b16a      	cbz	r2, 80005c0 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_ENABLE();
 80005a4:	2201      	movs	r2, #1
 80005a6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80005a8:	f7ff fe12 	bl	80001d0 <HAL_GetTick>
 80005ac:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80005ae:	6823      	ldr	r3, [r4, #0]
 80005b0:	079f      	lsls	r7, r3, #30
 80005b2:	d4ec      	bmi.n	800058e <HAL_RCC_OscConfig+0xfa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80005b4:	f7ff fe0c 	bl	80001d0 <HAL_GetTick>
 80005b8:	1b80      	subs	r0, r0, r6
 80005ba:	2802      	cmp	r0, #2
 80005bc:	d9f7      	bls.n	80005ae <HAL_RCC_OscConfig+0x11a>
 80005be:	e7ab      	b.n	8000518 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 80005c0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80005c2:	f7ff fe05 	bl	80001d0 <HAL_GetTick>
 80005c6:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80005c8:	6823      	ldr	r3, [r4, #0]
 80005ca:	0798      	lsls	r0, r3, #30
 80005cc:	f57f af6e 	bpl.w	80004ac <HAL_RCC_OscConfig+0x18>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80005d0:	f7ff fdfe 	bl	80001d0 <HAL_GetTick>
 80005d4:	1b80      	subs	r0, r0, r6
 80005d6:	2802      	cmp	r0, #2
 80005d8:	d9f6      	bls.n	80005c8 <HAL_RCC_OscConfig+0x134>
 80005da:	e79d      	b.n	8000518 <HAL_RCC_OscConfig+0x84>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80005dc:	69aa      	ldr	r2, [r5, #24]
 80005de:	4c4a      	ldr	r4, [pc, #296]	; (8000708 <HAL_RCC_OscConfig+0x274>)
 80005e0:	4b4b      	ldr	r3, [pc, #300]	; (8000710 <HAL_RCC_OscConfig+0x27c>)
 80005e2:	b1da      	cbz	r2, 800061c <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 80005e4:	2201      	movs	r2, #1
 80005e6:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80005e8:	f7ff fdf2 	bl	80001d0 <HAL_GetTick>
 80005ec:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80005ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80005f0:	079b      	lsls	r3, r3, #30
 80005f2:	d50d      	bpl.n	8000610 <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80005f4:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80005f8:	4b46      	ldr	r3, [pc, #280]	; (8000714 <HAL_RCC_OscConfig+0x280>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	fbb3 f3f2 	udiv	r3, r3, r2
 8000600:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8000602:	bf00      	nop
  }
  while (Delay --);
 8000604:	9b01      	ldr	r3, [sp, #4]
 8000606:	1e5a      	subs	r2, r3, #1
 8000608:	9201      	str	r2, [sp, #4]
 800060a:	2b00      	cmp	r3, #0
 800060c:	d1f9      	bne.n	8000602 <HAL_RCC_OscConfig+0x16e>
 800060e:	e751      	b.n	80004b4 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000610:	f7ff fdde 	bl	80001d0 <HAL_GetTick>
 8000614:	1b80      	subs	r0, r0, r6
 8000616:	2802      	cmp	r0, #2
 8000618:	d9e9      	bls.n	80005ee <HAL_RCC_OscConfig+0x15a>
 800061a:	e77d      	b.n	8000518 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 800061c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800061e:	f7ff fdd7 	bl	80001d0 <HAL_GetTick>
 8000622:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000624:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000626:	079f      	lsls	r7, r3, #30
 8000628:	f57f af44 	bpl.w	80004b4 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800062c:	f7ff fdd0 	bl	80001d0 <HAL_GetTick>
 8000630:	1b80      	subs	r0, r0, r6
 8000632:	2802      	cmp	r0, #2
 8000634:	d9f6      	bls.n	8000624 <HAL_RCC_OscConfig+0x190>
 8000636:	e76f      	b.n	8000518 <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000638:	4c33      	ldr	r4, [pc, #204]	; (8000708 <HAL_RCC_OscConfig+0x274>)
 800063a:	69e3      	ldr	r3, [r4, #28]
 800063c:	00d8      	lsls	r0, r3, #3
 800063e:	d424      	bmi.n	800068a <HAL_RCC_OscConfig+0x1f6>
      pwrclkchanged = SET;
 8000640:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8000642:	69e3      	ldr	r3, [r4, #28]
 8000644:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000648:	61e3      	str	r3, [r4, #28]
 800064a:	69e3      	ldr	r3, [r4, #28]
 800064c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000650:	9300      	str	r3, [sp, #0]
 8000652:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000654:	4e30      	ldr	r6, [pc, #192]	; (8000718 <HAL_RCC_OscConfig+0x284>)
 8000656:	6833      	ldr	r3, [r6, #0]
 8000658:	05d9      	lsls	r1, r3, #23
 800065a:	d518      	bpl.n	800068e <HAL_RCC_OscConfig+0x1fa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800065c:	68eb      	ldr	r3, [r5, #12]
 800065e:	2b01      	cmp	r3, #1
 8000660:	d126      	bne.n	80006b0 <HAL_RCC_OscConfig+0x21c>
 8000662:	6a23      	ldr	r3, [r4, #32]
 8000664:	f043 0301 	orr.w	r3, r3, #1
 8000668:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800066a:	f7ff fdb1 	bl	80001d0 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800066e:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000672:	4680      	mov	r8, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000674:	6a23      	ldr	r3, [r4, #32]
 8000676:	079b      	lsls	r3, r3, #30
 8000678:	d53f      	bpl.n	80006fa <HAL_RCC_OscConfig+0x266>
    if (pwrclkchanged == SET)
 800067a:	2f00      	cmp	r7, #0
 800067c:	f43f af1e 	beq.w	80004bc <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000680:	69e3      	ldr	r3, [r4, #28]
 8000682:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000686:	61e3      	str	r3, [r4, #28]
 8000688:	e718      	b.n	80004bc <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 800068a:	2700      	movs	r7, #0
 800068c:	e7e2      	b.n	8000654 <HAL_RCC_OscConfig+0x1c0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800068e:	6833      	ldr	r3, [r6, #0]
 8000690:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000694:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000696:	f7ff fd9b 	bl	80001d0 <HAL_GetTick>
 800069a:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800069c:	6833      	ldr	r3, [r6, #0]
 800069e:	05da      	lsls	r2, r3, #23
 80006a0:	d4dc      	bmi.n	800065c <HAL_RCC_OscConfig+0x1c8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80006a2:	f7ff fd95 	bl	80001d0 <HAL_GetTick>
 80006a6:	eba0 0008 	sub.w	r0, r0, r8
 80006aa:	2864      	cmp	r0, #100	; 0x64
 80006ac:	d9f6      	bls.n	800069c <HAL_RCC_OscConfig+0x208>
 80006ae:	e733      	b.n	8000518 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80006b0:	b9ab      	cbnz	r3, 80006de <HAL_RCC_OscConfig+0x24a>
 80006b2:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80006b4:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80006b8:	f023 0301 	bic.w	r3, r3, #1
 80006bc:	6223      	str	r3, [r4, #32]
 80006be:	6a23      	ldr	r3, [r4, #32]
 80006c0:	f023 0304 	bic.w	r3, r3, #4
 80006c4:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80006c6:	f7ff fd83 	bl	80001d0 <HAL_GetTick>
 80006ca:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80006cc:	6a23      	ldr	r3, [r4, #32]
 80006ce:	0798      	lsls	r0, r3, #30
 80006d0:	d5d3      	bpl.n	800067a <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80006d2:	f7ff fd7d 	bl	80001d0 <HAL_GetTick>
 80006d6:	1b80      	subs	r0, r0, r6
 80006d8:	4540      	cmp	r0, r8
 80006da:	d9f7      	bls.n	80006cc <HAL_RCC_OscConfig+0x238>
 80006dc:	e71c      	b.n	8000518 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80006de:	2b05      	cmp	r3, #5
 80006e0:	6a23      	ldr	r3, [r4, #32]
 80006e2:	d103      	bne.n	80006ec <HAL_RCC_OscConfig+0x258>
 80006e4:	f043 0304 	orr.w	r3, r3, #4
 80006e8:	6223      	str	r3, [r4, #32]
 80006ea:	e7ba      	b.n	8000662 <HAL_RCC_OscConfig+0x1ce>
 80006ec:	f023 0301 	bic.w	r3, r3, #1
 80006f0:	6223      	str	r3, [r4, #32]
 80006f2:	6a23      	ldr	r3, [r4, #32]
 80006f4:	f023 0304 	bic.w	r3, r3, #4
 80006f8:	e7b6      	b.n	8000668 <HAL_RCC_OscConfig+0x1d4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80006fa:	f7ff fd69 	bl	80001d0 <HAL_GetTick>
 80006fe:	eba0 0008 	sub.w	r0, r0, r8
 8000702:	42b0      	cmp	r0, r6
 8000704:	d9b6      	bls.n	8000674 <HAL_RCC_OscConfig+0x1e0>
 8000706:	e707      	b.n	8000518 <HAL_RCC_OscConfig+0x84>
 8000708:	40021000 	.word	0x40021000
 800070c:	42420000 	.word	0x42420000
 8000710:	42420480 	.word	0x42420480
 8000714:	20000008 	.word	0x20000008
 8000718:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800071c:	4b2a      	ldr	r3, [pc, #168]	; (80007c8 <HAL_RCC_OscConfig+0x334>)
 800071e:	685a      	ldr	r2, [r3, #4]
 8000720:	461c      	mov	r4, r3
 8000722:	f002 020c 	and.w	r2, r2, #12
 8000726:	2a08      	cmp	r2, #8
 8000728:	d03d      	beq.n	80007a6 <HAL_RCC_OscConfig+0x312>
 800072a:	2300      	movs	r3, #0
 800072c:	4e27      	ldr	r6, [pc, #156]	; (80007cc <HAL_RCC_OscConfig+0x338>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800072e:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8000730:	6033      	str	r3, [r6, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000732:	d12b      	bne.n	800078c <HAL_RCC_OscConfig+0x2f8>
        tickstart = HAL_GetTick();
 8000734:	f7ff fd4c 	bl	80001d0 <HAL_GetTick>
 8000738:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800073a:	6823      	ldr	r3, [r4, #0]
 800073c:	0199      	lsls	r1, r3, #6
 800073e:	d41f      	bmi.n	8000780 <HAL_RCC_OscConfig+0x2ec>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000740:	6a2b      	ldr	r3, [r5, #32]
 8000742:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000746:	d105      	bne.n	8000754 <HAL_RCC_OscConfig+0x2c0>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000748:	6862      	ldr	r2, [r4, #4]
 800074a:	68a9      	ldr	r1, [r5, #8]
 800074c:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000750:	430a      	orrs	r2, r1
 8000752:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000754:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8000756:	6862      	ldr	r2, [r4, #4]
 8000758:	430b      	orrs	r3, r1
 800075a:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 800075e:	4313      	orrs	r3, r2
 8000760:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000762:	2301      	movs	r3, #1
 8000764:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000766:	f7ff fd33 	bl	80001d0 <HAL_GetTick>
 800076a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800076c:	6823      	ldr	r3, [r4, #0]
 800076e:	019a      	lsls	r2, r3, #6
 8000770:	f53f aea8 	bmi.w	80004c4 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000774:	f7ff fd2c 	bl	80001d0 <HAL_GetTick>
 8000778:	1b40      	subs	r0, r0, r5
 800077a:	2802      	cmp	r0, #2
 800077c:	d9f6      	bls.n	800076c <HAL_RCC_OscConfig+0x2d8>
 800077e:	e6cb      	b.n	8000518 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000780:	f7ff fd26 	bl	80001d0 <HAL_GetTick>
 8000784:	1bc0      	subs	r0, r0, r7
 8000786:	2802      	cmp	r0, #2
 8000788:	d9d7      	bls.n	800073a <HAL_RCC_OscConfig+0x2a6>
 800078a:	e6c5      	b.n	8000518 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 800078c:	f7ff fd20 	bl	80001d0 <HAL_GetTick>
 8000790:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000792:	6823      	ldr	r3, [r4, #0]
 8000794:	019b      	lsls	r3, r3, #6
 8000796:	f57f ae95 	bpl.w	80004c4 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800079a:	f7ff fd19 	bl	80001d0 <HAL_GetTick>
 800079e:	1b40      	subs	r0, r0, r5
 80007a0:	2802      	cmp	r0, #2
 80007a2:	d9f6      	bls.n	8000792 <HAL_RCC_OscConfig+0x2fe>
 80007a4:	e6b8      	b.n	8000518 <HAL_RCC_OscConfig+0x84>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80007a6:	2801      	cmp	r0, #1
 80007a8:	f43f aeb7 	beq.w	800051a <HAL_RCC_OscConfig+0x86>
        pll_config = RCC->CFGR;
 80007ac:	6858      	ldr	r0, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80007ae:	6a2b      	ldr	r3, [r5, #32]
 80007b0:	f400 3280 	and.w	r2, r0, #65536	; 0x10000
 80007b4:	429a      	cmp	r2, r3
 80007b6:	f47f ae71 	bne.w	800049c <HAL_RCC_OscConfig+0x8>
 80007ba:	6a6b      	ldr	r3, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80007bc:	f400 1070 	and.w	r0, r0, #3932160	; 0x3c0000
    return HAL_ERROR;
 80007c0:	1ac0      	subs	r0, r0, r3
 80007c2:	bf18      	it	ne
 80007c4:	2001      	movne	r0, #1
 80007c6:	e6a8      	b.n	800051a <HAL_RCC_OscConfig+0x86>
 80007c8:	40021000 	.word	0x40021000
 80007cc:	42420060 	.word	0x42420060

080007d0 <HAL_RCC_GetSysClockFreq>:
{
 80007d0:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80007d2:	4b19      	ldr	r3, [pc, #100]	; (8000838 <HAL_RCC_GetSysClockFreq+0x68>)
{
 80007d4:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80007d6:	ac02      	add	r4, sp, #8
 80007d8:	f103 0510 	add.w	r5, r3, #16
 80007dc:	4622      	mov	r2, r4
 80007de:	6818      	ldr	r0, [r3, #0]
 80007e0:	6859      	ldr	r1, [r3, #4]
 80007e2:	3308      	adds	r3, #8
 80007e4:	c203      	stmia	r2!, {r0, r1}
 80007e6:	42ab      	cmp	r3, r5
 80007e8:	4614      	mov	r4, r2
 80007ea:	d1f7      	bne.n	80007dc <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80007ec:	2301      	movs	r3, #1
 80007ee:	f88d 3004 	strb.w	r3, [sp, #4]
 80007f2:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 80007f4:	4911      	ldr	r1, [pc, #68]	; (800083c <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80007f6:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 80007fa:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80007fc:	f003 020c 	and.w	r2, r3, #12
 8000800:	2a08      	cmp	r2, #8
 8000802:	d117      	bne.n	8000834 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000804:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8000808:	a806      	add	r0, sp, #24
 800080a:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800080c:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800080e:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000812:	d50c      	bpl.n	800082e <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000814:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000816:	480a      	ldr	r0, [pc, #40]	; (8000840 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000818:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800081c:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800081e:	aa06      	add	r2, sp, #24
 8000820:	4413      	add	r3, r2
 8000822:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000826:	fbb0 f0f3 	udiv	r0, r0, r3
}
 800082a:	b007      	add	sp, #28
 800082c:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800082e:	4805      	ldr	r0, [pc, #20]	; (8000844 <HAL_RCC_GetSysClockFreq+0x74>)
 8000830:	4350      	muls	r0, r2
 8000832:	e7fa      	b.n	800082a <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8000834:	4802      	ldr	r0, [pc, #8]	; (8000840 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 8000836:	e7f8      	b.n	800082a <HAL_RCC_GetSysClockFreq+0x5a>
 8000838:	0800188c 	.word	0x0800188c
 800083c:	40021000 	.word	0x40021000
 8000840:	007a1200 	.word	0x007a1200
 8000844:	003d0900 	.word	0x003d0900

08000848 <HAL_RCC_ClockConfig>:
{
 8000848:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800084c:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 800084e:	4604      	mov	r4, r0
 8000850:	b910      	cbnz	r0, 8000858 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000852:	2001      	movs	r0, #1
 8000854:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000858:	4a45      	ldr	r2, [pc, #276]	; (8000970 <HAL_RCC_ClockConfig+0x128>)
 800085a:	6813      	ldr	r3, [r2, #0]
 800085c:	f003 0307 	and.w	r3, r3, #7
 8000860:	428b      	cmp	r3, r1
 8000862:	d329      	bcc.n	80008b8 <HAL_RCC_ClockConfig+0x70>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000864:	6821      	ldr	r1, [r4, #0]
 8000866:	078e      	lsls	r6, r1, #30
 8000868:	d431      	bmi.n	80008ce <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800086a:	07ca      	lsls	r2, r1, #31
 800086c:	d444      	bmi.n	80008f8 <HAL_RCC_ClockConfig+0xb0>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800086e:	4a40      	ldr	r2, [pc, #256]	; (8000970 <HAL_RCC_ClockConfig+0x128>)
 8000870:	6813      	ldr	r3, [r2, #0]
 8000872:	f003 0307 	and.w	r3, r3, #7
 8000876:	429d      	cmp	r5, r3
 8000878:	d367      	bcc.n	800094a <HAL_RCC_ClockConfig+0x102>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800087a:	6822      	ldr	r2, [r4, #0]
 800087c:	4d3d      	ldr	r5, [pc, #244]	; (8000974 <HAL_RCC_ClockConfig+0x12c>)
 800087e:	f012 0f04 	tst.w	r2, #4
 8000882:	d16e      	bne.n	8000962 <HAL_RCC_ClockConfig+0x11a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000884:	0713      	lsls	r3, r2, #28
 8000886:	d506      	bpl.n	8000896 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000888:	686b      	ldr	r3, [r5, #4]
 800088a:	6922      	ldr	r2, [r4, #16]
 800088c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000890:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000894:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000896:	f7ff ff9b 	bl	80007d0 <HAL_RCC_GetSysClockFreq>
 800089a:	686b      	ldr	r3, [r5, #4]
 800089c:	4a36      	ldr	r2, [pc, #216]	; (8000978 <HAL_RCC_ClockConfig+0x130>)
 800089e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80008a2:	5cd3      	ldrb	r3, [r2, r3]
 80008a4:	40d8      	lsrs	r0, r3
 80008a6:	4b35      	ldr	r3, [pc, #212]	; (800097c <HAL_RCC_ClockConfig+0x134>)
 80008a8:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 80008aa:	4b35      	ldr	r3, [pc, #212]	; (8000980 <HAL_RCC_ClockConfig+0x138>)
 80008ac:	6818      	ldr	r0, [r3, #0]
 80008ae:	f7ff fc4d 	bl	800014c <HAL_InitTick>
  return HAL_OK;
 80008b2:	2000      	movs	r0, #0
 80008b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80008b8:	6813      	ldr	r3, [r2, #0]
 80008ba:	f023 0307 	bic.w	r3, r3, #7
 80008be:	430b      	orrs	r3, r1
 80008c0:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80008c2:	6813      	ldr	r3, [r2, #0]
 80008c4:	f003 0307 	and.w	r3, r3, #7
 80008c8:	4299      	cmp	r1, r3
 80008ca:	d1c2      	bne.n	8000852 <HAL_RCC_ClockConfig+0xa>
 80008cc:	e7ca      	b.n	8000864 <HAL_RCC_ClockConfig+0x1c>
 80008ce:	4b29      	ldr	r3, [pc, #164]	; (8000974 <HAL_RCC_ClockConfig+0x12c>)
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80008d0:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80008d4:	bf1e      	ittt	ne
 80008d6:	685a      	ldrne	r2, [r3, #4]
 80008d8:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 80008dc:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80008de:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80008e0:	bf42      	ittt	mi
 80008e2:	685a      	ldrmi	r2, [r3, #4]
 80008e4:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 80008e8:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80008ea:	685a      	ldr	r2, [r3, #4]
 80008ec:	68a0      	ldr	r0, [r4, #8]
 80008ee:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80008f2:	4302      	orrs	r2, r0
 80008f4:	605a      	str	r2, [r3, #4]
 80008f6:	e7b8      	b.n	800086a <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80008f8:	6862      	ldr	r2, [r4, #4]
 80008fa:	4e1e      	ldr	r6, [pc, #120]	; (8000974 <HAL_RCC_ClockConfig+0x12c>)
 80008fc:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80008fe:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000900:	d11b      	bne.n	800093a <HAL_RCC_ClockConfig+0xf2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000902:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000906:	d0a4      	beq.n	8000852 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000908:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800090a:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800090e:	f023 0303 	bic.w	r3, r3, #3
 8000912:	4313      	orrs	r3, r2
 8000914:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8000916:	f7ff fc5b 	bl	80001d0 <HAL_GetTick>
 800091a:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800091c:	6873      	ldr	r3, [r6, #4]
 800091e:	6862      	ldr	r2, [r4, #4]
 8000920:	f003 030c 	and.w	r3, r3, #12
 8000924:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000928:	d0a1      	beq.n	800086e <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800092a:	f7ff fc51 	bl	80001d0 <HAL_GetTick>
 800092e:	1bc0      	subs	r0, r0, r7
 8000930:	4540      	cmp	r0, r8
 8000932:	d9f3      	bls.n	800091c <HAL_RCC_ClockConfig+0xd4>
        return HAL_TIMEOUT;
 8000934:	2003      	movs	r0, #3
}
 8000936:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800093a:	2a02      	cmp	r2, #2
 800093c:	d102      	bne.n	8000944 <HAL_RCC_ClockConfig+0xfc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800093e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000942:	e7e0      	b.n	8000906 <HAL_RCC_ClockConfig+0xbe>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000944:	f013 0f02 	tst.w	r3, #2
 8000948:	e7dd      	b.n	8000906 <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800094a:	6813      	ldr	r3, [r2, #0]
 800094c:	f023 0307 	bic.w	r3, r3, #7
 8000950:	432b      	orrs	r3, r5
 8000952:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000954:	6813      	ldr	r3, [r2, #0]
 8000956:	f003 0307 	and.w	r3, r3, #7
 800095a:	429d      	cmp	r5, r3
 800095c:	f47f af79 	bne.w	8000852 <HAL_RCC_ClockConfig+0xa>
 8000960:	e78b      	b.n	800087a <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000962:	686b      	ldr	r3, [r5, #4]
 8000964:	68e1      	ldr	r1, [r4, #12]
 8000966:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800096a:	430b      	orrs	r3, r1
 800096c:	606b      	str	r3, [r5, #4]
 800096e:	e789      	b.n	8000884 <HAL_RCC_ClockConfig+0x3c>
 8000970:	40022000 	.word	0x40022000
 8000974:	40021000 	.word	0x40021000
 8000978:	080018a3 	.word	0x080018a3
 800097c:	20000008 	.word	0x20000008
 8000980:	20000004 	.word	0x20000004

08000984 <SPI_WaitFlagStateUntilTimeout.constprop.8>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8000984:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000986:	4604      	mov	r4, r0
 8000988:	460e      	mov	r6, r1
 800098a:	4615      	mov	r5, r2
 800098c:	461f      	mov	r7, r3
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800098e:	6821      	ldr	r1, [r4, #0]
 8000990:	688a      	ldr	r2, [r1, #8]
 8000992:	ea36 0302 	bics.w	r3, r6, r2
 8000996:	d001      	beq.n	800099c <SPI_WaitFlagStateUntilTimeout.constprop.8+0x18>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8000998:	2000      	movs	r0, #0
}
 800099a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 800099c:	1c6b      	adds	r3, r5, #1
 800099e:	d0f7      	beq.n	8000990 <SPI_WaitFlagStateUntilTimeout.constprop.8+0xc>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80009a0:	f7ff fc16 	bl	80001d0 <HAL_GetTick>
 80009a4:	1bc0      	subs	r0, r0, r7
 80009a6:	4285      	cmp	r5, r0
 80009a8:	d8f1      	bhi.n	800098e <SPI_WaitFlagStateUntilTimeout.constprop.8+0xa>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80009aa:	6823      	ldr	r3, [r4, #0]
 80009ac:	685a      	ldr	r2, [r3, #4]
 80009ae:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80009b2:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80009b4:	6862      	ldr	r2, [r4, #4]
 80009b6:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 80009ba:	d10a      	bne.n	80009d2 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x4e>
 80009bc:	68a2      	ldr	r2, [r4, #8]
 80009be:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80009c2:	d002      	beq.n	80009ca <SPI_WaitFlagStateUntilTimeout.constprop.8+0x46>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80009c4:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80009c8:	d103      	bne.n	80009d2 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x4e>
          __HAL_SPI_DISABLE(hspi);
 80009ca:	681a      	ldr	r2, [r3, #0]
 80009cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80009d0:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80009d2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80009d4:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80009d8:	d107      	bne.n	80009ea <SPI_WaitFlagStateUntilTimeout.constprop.8+0x66>
          SPI_RESET_CRC(hspi);
 80009da:	681a      	ldr	r2, [r3, #0]
 80009dc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80009e0:	601a      	str	r2, [r3, #0]
 80009e2:	681a      	ldr	r2, [r3, #0]
 80009e4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80009e8:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 80009ea:	2301      	movs	r3, #1
 80009ec:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 80009f0:	2300      	movs	r3, #0
 80009f2:	2003      	movs	r0, #3
 80009f4:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 80009f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080009fa <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80009fa:	b510      	push	{r4, lr}
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80009fc:	4613      	mov	r3, r2
 80009fe:	460a      	mov	r2, r1
 8000a00:	2180      	movs	r1, #128	; 0x80
{
 8000a02:	4604      	mov	r4, r0
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8000a04:	f7ff ffbe 	bl	8000984 <SPI_WaitFlagStateUntilTimeout.constprop.8>
 8000a08:	b120      	cbz	r0, 8000a14 <SPI_EndRxTxTransaction+0x1a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
 8000a0a:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8000a0c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000a0e:	f043 0320 	orr.w	r3, r3, #32
 8000a12:	6563      	str	r3, [r4, #84]	; 0x54
  }
  return HAL_OK;
}
 8000a14:	bd10      	pop	{r4, pc}

08000a16 <HAL_SPI_Init>:
{
 8000a16:	b510      	push	{r4, lr}
  if (hspi == NULL)
 8000a18:	4604      	mov	r4, r0
 8000a1a:	2800      	cmp	r0, #0
 8000a1c:	d034      	beq.n	8000a88 <HAL_SPI_Init+0x72>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8000a22:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8000a26:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000a2a:	b91b      	cbnz	r3, 8000a34 <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 8000a2c:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8000a30:	f000 f9c6 	bl	8000dc0 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 8000a34:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 8000a36:	6822      	ldr	r2, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 8000a38:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8000a3c:	6813      	ldr	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8000a3e:	68a0      	ldr	r0, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 8000a40:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000a44:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8000a46:	6863      	ldr	r3, [r4, #4]
 8000a48:	69a1      	ldr	r1, [r4, #24]
 8000a4a:	4303      	orrs	r3, r0
 8000a4c:	68e0      	ldr	r0, [r4, #12]
 8000a4e:	4303      	orrs	r3, r0
 8000a50:	6920      	ldr	r0, [r4, #16]
 8000a52:	4303      	orrs	r3, r0
 8000a54:	6960      	ldr	r0, [r4, #20]
 8000a56:	4303      	orrs	r3, r0
 8000a58:	69e0      	ldr	r0, [r4, #28]
 8000a5a:	4303      	orrs	r3, r0
 8000a5c:	6a20      	ldr	r0, [r4, #32]
 8000a5e:	4303      	orrs	r3, r0
 8000a60:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8000a62:	4303      	orrs	r3, r0
 8000a64:	f401 7000 	and.w	r0, r1, #512	; 0x200
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8000a68:	0c09      	lsrs	r1, r1, #16
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8000a6a:	4303      	orrs	r3, r0
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8000a6c:	f001 0104 	and.w	r1, r1, #4
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8000a70:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8000a72:	6051      	str	r1, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8000a74:	69d3      	ldr	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8000a76:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8000a78:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000a7c:	61d3      	str	r3, [r2, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 8000a7e:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8000a80:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8000a82:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  return HAL_OK;
 8000a86:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000a88:	2001      	movs	r0, #1
}
 8000a8a:	bd10      	pop	{r4, pc}

08000a8c <HAL_SPI_Transmit>:
{
 8000a8c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8000a90:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8000a92:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8000a96:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8000a98:	2b01      	cmp	r3, #1
{
 8000a9a:	460d      	mov	r5, r1
 8000a9c:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 8000a9e:	f000 809c 	beq.w	8000bda <HAL_SPI_Transmit+0x14e>
 8000aa2:	2301      	movs	r3, #1
 8000aa4:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8000aa8:	f7ff fb92 	bl	80001d0 <HAL_GetTick>
 8000aac:	4607      	mov	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8000aae:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8000ab2:	b2c0      	uxtb	r0, r0
 8000ab4:	2801      	cmp	r0, #1
 8000ab6:	f040 808e 	bne.w	8000bd6 <HAL_SPI_Transmit+0x14a>
  if ((pData == NULL) || (Size == 0U))
 8000aba:	2d00      	cmp	r5, #0
 8000abc:	d05e      	beq.n	8000b7c <HAL_SPI_Transmit+0xf0>
 8000abe:	f1b8 0f00 	cmp.w	r8, #0
 8000ac2:	d05b      	beq.n	8000b7c <HAL_SPI_Transmit+0xf0>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8000ac4:	2303      	movs	r3, #3
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8000ac6:	2000      	movs	r0, #0
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8000ac8:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8000acc:	68a3      	ldr	r3, [r4, #8]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8000ace:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8000ad0:	63a0      	str	r0, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8000ad2:	f8a4 8036 	strh.w	r8, [r4, #54]	; 0x36
  hspi->RxXferSize  = 0U;
 8000ad6:	87a0      	strh	r0, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8000ad8:	87e0      	strh	r0, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8000ada:	6460      	str	r0, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 8000adc:	6420      	str	r0, [r4, #64]	; 0x40
 8000ade:	6820      	ldr	r0, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8000ae0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    SPI_1LINE_TX(hspi);
 8000ae4:	bf08      	it	eq
 8000ae6:	6803      	ldreq	r3, [r0, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8000ae8:	6325      	str	r5, [r4, #48]	; 0x30
    SPI_1LINE_TX(hspi);
 8000aea:	bf08      	it	eq
 8000aec:	f443 4380 	orreq.w	r3, r3, #16384	; 0x4000
  hspi->TxXferSize  = Size;
 8000af0:	f8a4 8034 	strh.w	r8, [r4, #52]	; 0x34
    SPI_1LINE_TX(hspi);
 8000af4:	bf08      	it	eq
 8000af6:	6003      	streq	r3, [r0, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8000af8:	6803      	ldr	r3, [r0, #0]
 8000afa:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 8000afc:	bf5e      	ittt	pl
 8000afe:	6803      	ldrpl	r3, [r0, #0]
 8000b00:	f043 0340 	orrpl.w	r3, r3, #64	; 0x40
 8000b04:	6003      	strpl	r3, [r0, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8000b06:	68e3      	ldr	r3, [r4, #12]
 8000b08:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000b0c:	6863      	ldr	r3, [r4, #4]
 8000b0e:	d13e      	bne.n	8000b8e <HAL_SPI_Transmit+0x102>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8000b10:	b113      	cbz	r3, 8000b18 <HAL_SPI_Transmit+0x8c>
 8000b12:	f1b8 0f01 	cmp.w	r8, #1
 8000b16:	d107      	bne.n	8000b28 <HAL_SPI_Transmit+0x9c>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8000b18:	f835 3b02 	ldrh.w	r3, [r5], #2
 8000b1c:	60c3      	str	r3, [r0, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8000b1e:	6325      	str	r5, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8000b20:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000b22:	3b01      	subs	r3, #1
 8000b24:	b29b      	uxth	r3, r3
 8000b26:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8000b28:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000b2a:	b29b      	uxth	r3, r3
 8000b2c:	b9a3      	cbnz	r3, 8000b58 <HAL_SPI_Transmit+0xcc>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8000b2e:	463a      	mov	r2, r7
 8000b30:	4631      	mov	r1, r6
 8000b32:	4620      	mov	r0, r4
 8000b34:	f7ff ff61 	bl	80009fa <SPI_EndRxTxTransaction>
 8000b38:	2800      	cmp	r0, #0
 8000b3a:	d149      	bne.n	8000bd0 <HAL_SPI_Transmit+0x144>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8000b3c:	68a3      	ldr	r3, [r4, #8]
 8000b3e:	b933      	cbnz	r3, 8000b4e <HAL_SPI_Transmit+0xc2>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8000b40:	9301      	str	r3, [sp, #4]
 8000b42:	6823      	ldr	r3, [r4, #0]
 8000b44:	68da      	ldr	r2, [r3, #12]
 8000b46:	9201      	str	r2, [sp, #4]
 8000b48:	689b      	ldr	r3, [r3, #8]
 8000b4a:	9301      	str	r3, [sp, #4]
 8000b4c:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8000b4e:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8000b50:	3000      	adds	r0, #0
 8000b52:	bf18      	it	ne
 8000b54:	2001      	movne	r0, #1
 8000b56:	e011      	b.n	8000b7c <HAL_SPI_Transmit+0xf0>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8000b58:	6822      	ldr	r2, [r4, #0]
 8000b5a:	6893      	ldr	r3, [r2, #8]
 8000b5c:	0798      	lsls	r0, r3, #30
 8000b5e:	d505      	bpl.n	8000b6c <HAL_SPI_Transmit+0xe0>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8000b60:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000b62:	f833 1b02 	ldrh.w	r1, [r3], #2
 8000b66:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8000b68:	6323      	str	r3, [r4, #48]	; 0x30
 8000b6a:	e7d9      	b.n	8000b20 <HAL_SPI_Transmit+0x94>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8000b6c:	f7ff fb30 	bl	80001d0 <HAL_GetTick>
 8000b70:	1bc0      	subs	r0, r0, r7
 8000b72:	42b0      	cmp	r0, r6
 8000b74:	d3d8      	bcc.n	8000b28 <HAL_SPI_Transmit+0x9c>
 8000b76:	1c71      	adds	r1, r6, #1
 8000b78:	d0d6      	beq.n	8000b28 <HAL_SPI_Transmit+0x9c>
          errorcode = HAL_TIMEOUT;
 8000b7a:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8000b7c:	2301      	movs	r3, #1
 8000b7e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8000b82:	2300      	movs	r3, #0
 8000b84:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8000b88:	b002      	add	sp, #8
 8000b8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8000b8e:	b113      	cbz	r3, 8000b96 <HAL_SPI_Transmit+0x10a>
 8000b90:	f1b8 0f01 	cmp.w	r8, #1
 8000b94:	d108      	bne.n	8000ba8 <HAL_SPI_Transmit+0x11c>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8000b96:	782b      	ldrb	r3, [r5, #0]
 8000b98:	7303      	strb	r3, [r0, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8000b9a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000b9c:	3301      	adds	r3, #1
 8000b9e:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8000ba0:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000ba2:	3b01      	subs	r3, #1
 8000ba4:	b29b      	uxth	r3, r3
 8000ba6:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8000ba8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000baa:	b29b      	uxth	r3, r3
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d0be      	beq.n	8000b2e <HAL_SPI_Transmit+0xa2>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8000bb0:	6823      	ldr	r3, [r4, #0]
 8000bb2:	689a      	ldr	r2, [r3, #8]
 8000bb4:	0792      	lsls	r2, r2, #30
 8000bb6:	d503      	bpl.n	8000bc0 <HAL_SPI_Transmit+0x134>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8000bb8:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8000bba:	7812      	ldrb	r2, [r2, #0]
 8000bbc:	731a      	strb	r2, [r3, #12]
 8000bbe:	e7ec      	b.n	8000b9a <HAL_SPI_Transmit+0x10e>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8000bc0:	f7ff fb06 	bl	80001d0 <HAL_GetTick>
 8000bc4:	1bc0      	subs	r0, r0, r7
 8000bc6:	4286      	cmp	r6, r0
 8000bc8:	d8ee      	bhi.n	8000ba8 <HAL_SPI_Transmit+0x11c>
 8000bca:	1c73      	adds	r3, r6, #1
 8000bcc:	d0ec      	beq.n	8000ba8 <HAL_SPI_Transmit+0x11c>
 8000bce:	e7d4      	b.n	8000b7a <HAL_SPI_Transmit+0xee>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8000bd0:	2320      	movs	r3, #32
 8000bd2:	6563      	str	r3, [r4, #84]	; 0x54
 8000bd4:	e7b2      	b.n	8000b3c <HAL_SPI_Transmit+0xb0>
    errorcode = HAL_BUSY;
 8000bd6:	2002      	movs	r0, #2
 8000bd8:	e7d0      	b.n	8000b7c <HAL_SPI_Transmit+0xf0>
  __HAL_LOCK(hspi);
 8000bda:	2002      	movs	r0, #2
 8000bdc:	e7d4      	b.n	8000b88 <HAL_SPI_Transmit+0xfc>

08000bde <HAL_SPI_GetState>:
  return hspi->State;
 8000bde:	f890 0051 	ldrb.w	r0, [r0, #81]	; 0x51
}
 8000be2:	4770      	bx	lr

08000be4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000be4:	b510      	push	{r4, lr}
 8000be6:	b090      	sub	sp, #64	; 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000be8:	2228      	movs	r2, #40	; 0x28
 8000bea:	2100      	movs	r1, #0
 8000bec:	a806      	add	r0, sp, #24
 8000bee:	f000 fe39 	bl	8001864 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bf2:	2100      	movs	r1, #0
 8000bf4:	2214      	movs	r2, #20
 8000bf6:	a801      	add	r0, sp, #4
 8000bf8:	f000 fe34 	bl	8001864 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000bfc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c00:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c02:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c04:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c06:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000c08:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c0c:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c0e:	9206      	str	r2, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c10:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000c12:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c14:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c16:	f7ff fc3d 	bl	8000494 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c1a:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c1c:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c20:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c22:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000c24:	4621      	mov	r1, r4
 8000c26:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c28:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c2a:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c2c:	9204      	str	r2, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c2e:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000c30:	f7ff fe0a 	bl	8000848 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8000c34:	b010      	add	sp, #64	; 0x40
 8000c36:	bd10      	pop	{r4, pc}

08000c38 <main>:
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b08a      	sub	sp, #40	; 0x28
  HAL_Init();
 8000c3c:	f7ff faaa 	bl	8000194 <HAL_Init>
  SystemClock_Config();
 8000c40:	f7ff ffd0 	bl	8000be4 <SystemClock_Config>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c44:	2210      	movs	r2, #16
 8000c46:	2100      	movs	r1, #0
 8000c48:	a806      	add	r0, sp, #24
 8000c4a:	f000 fe0b 	bl	8001864 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c4e:	4b41      	ldr	r3, [pc, #260]	; (8000d54 <main+0x11c>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000c50:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c54:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000c56:	4840      	ldr	r0, [pc, #256]	; (8000d58 <main+0x120>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c58:	f042 0210 	orr.w	r2, r2, #16
 8000c5c:	619a      	str	r2, [r3, #24]
 8000c5e:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOB, CS_Pin|RST_Pin|A0_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c60:	2400      	movs	r4, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c62:	f002 0210 	and.w	r2, r2, #16
 8000c66:	9203      	str	r2, [sp, #12]
 8000c68:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c6a:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c6c:	2601      	movs	r6, #1
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c6e:	f042 0220 	orr.w	r2, r2, #32
 8000c72:	619a      	str	r2, [r3, #24]
 8000c74:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c76:	2502      	movs	r5, #2
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c78:	f002 0220 	and.w	r2, r2, #32
 8000c7c:	9204      	str	r2, [sp, #16]
 8000c7e:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c80:	699a      	ldr	r2, [r3, #24]
 8000c82:	f042 0208 	orr.w	r2, r2, #8
 8000c86:	619a      	str	r2, [r3, #24]
 8000c88:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000c8a:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c8c:	f003 0308 	and.w	r3, r3, #8
 8000c90:	9305      	str	r3, [sp, #20]
 8000c92:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000c94:	f7ff fbf2 	bl	800047c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, CS_Pin|RST_Pin|A0_Pin, GPIO_PIN_RESET);
 8000c98:	2200      	movs	r2, #0
 8000c9a:	21e0      	movs	r1, #224	; 0xe0
 8000c9c:	482f      	ldr	r0, [pc, #188]	; (8000d5c <main+0x124>)
 8000c9e:	f7ff fbed 	bl	800047c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = LED_Pin;
 8000ca2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000ca6:	a906      	add	r1, sp, #24
 8000ca8:	482b      	ldr	r0, [pc, #172]	; (8000d58 <main+0x120>)
  GPIO_InitStruct.Pin = LED_Pin;
 8000caa:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cac:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cae:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cb0:	9509      	str	r5, [sp, #36]	; 0x24
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000cb2:	f7ff fb01 	bl	80002b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_Pin RST_Pin A0_Pin */
  GPIO_InitStruct.Pin = CS_Pin|RST_Pin|A0_Pin;
 8000cb6:	23e0      	movs	r3, #224	; 0xe0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cb8:	a906      	add	r1, sp, #24
 8000cba:	4828      	ldr	r0, [pc, #160]	; (8000d5c <main+0x124>)
  GPIO_InitStruct.Pin = CS_Pin|RST_Pin|A0_Pin;
 8000cbc:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cbe:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc0:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cc2:	9509      	str	r5, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cc4:	f7ff faf8 	bl	80002b8 <HAL_GPIO_Init>
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000cc8:	f44f 7382 	mov.w	r3, #260	; 0x104
  hspi2.Instance = SPI2;
 8000ccc:	4824      	ldr	r0, [pc, #144]	; (8000d60 <main+0x128>)
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000cce:	4a25      	ldr	r2, [pc, #148]	; (8000d64 <main+0x12c>)
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000cd0:	6084      	str	r4, [r0, #8]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000cd2:	e880 000c 	stmia.w	r0, {r2, r3}
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000cd6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000cda:	6183      	str	r3, [r0, #24]
  hspi2.Init.CRCPolynomial = 10;
 8000cdc:	230a      	movs	r3, #10
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000cde:	60c4      	str	r4, [r0, #12]
  hspi2.Init.CRCPolynomial = 10;
 8000ce0:	62c3      	str	r3, [r0, #44]	; 0x2c
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ce2:	6104      	str	r4, [r0, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ce4:	6144      	str	r4, [r0, #20]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000ce6:	61c4      	str	r4, [r0, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ce8:	6204      	str	r4, [r0, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000cea:	6244      	str	r4, [r0, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000cec:	6284      	str	r4, [r0, #40]	; 0x28
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000cee:	f7ff fe92 	bl	8000a16 <HAL_SPI_Init>
	u8g_InitComFn(&u8g, &u8g_dev_st7565_dogm128_hw_spi, u8g_com_hw_spi_fn);
 8000cf2:	4a1d      	ldr	r2, [pc, #116]	; (8000d68 <main+0x130>)
 8000cf4:	491d      	ldr	r1, [pc, #116]	; (8000d6c <main+0x134>)
 8000cf6:	481e      	ldr	r0, [pc, #120]	; (8000d70 <main+0x138>)
 8000cf8:	f000 fb78 	bl	80013ec <u8g_InitComFn>
	u8g_SetContrast(&u8g,65);
 8000cfc:	2141      	movs	r1, #65	; 0x41
 8000cfe:	481c      	ldr	r0, [pc, #112]	; (8000d70 <main+0x138>)
 8000d00:	f000 fbac 	bl	800145c <u8g_SetContrast>
	HAL_Delay(100);
 8000d04:	2064      	movs	r0, #100	; 0x64
 8000d06:	f7ff fa69 	bl	80001dc <HAL_Delay>
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000d0a:	4e13      	ldr	r6, [pc, #76]	; (8000d58 <main+0x120>)
		u8g_FirstPage(&u8g);
 8000d0c:	4c18      	ldr	r4, [pc, #96]	; (8000d70 <main+0x138>)
			u8g.font = u8g_font_profont22;
 8000d0e:	4d19      	ldr	r5, [pc, #100]	; (8000d74 <main+0x13c>)
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000d10:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d14:	4630      	mov	r0, r6
 8000d16:	f7ff fbb6 	bl	8000486 <HAL_GPIO_TogglePin>
		u8g_FirstPage(&u8g);
 8000d1a:	4620      	mov	r0, r4
 8000d1c:	f000 fb90 	bl	8001440 <u8g_FirstPage>
			u8g_DrawStr(&u8g, 20, 55, "Works!");
 8000d20:	4f15      	ldr	r7, [pc, #84]	; (8000d78 <main+0x140>)
			u8g_DrawBox(&u8g,0,0,127,10);
 8000d22:	2200      	movs	r2, #0
 8000d24:	230a      	movs	r3, #10
 8000d26:	4611      	mov	r1, r2
 8000d28:	9300      	str	r3, [sp, #0]
 8000d2a:	4811      	ldr	r0, [pc, #68]	; (8000d70 <main+0x138>)
 8000d2c:	237f      	movs	r3, #127	; 0x7f
 8000d2e:	f000 fce2 	bl	80016f6 <u8g_DrawBox>
			u8g_DrawStr(&u8g, 20, 55, "Works!");
 8000d32:	463b      	mov	r3, r7
 8000d34:	2237      	movs	r2, #55	; 0x37
 8000d36:	2114      	movs	r1, #20
 8000d38:	480d      	ldr	r0, [pc, #52]	; (8000d70 <main+0x138>)
			u8g.font = u8g_font_profont22;
 8000d3a:	60a5      	str	r5, [r4, #8]
			u8g_DrawStr(&u8g, 20, 55, "Works!");
 8000d3c:	f000 fa98 	bl	8001270 <u8g_DrawStr>
		} while (u8g_NextPage(&u8g));
 8000d40:	480b      	ldr	r0, [pc, #44]	; (8000d70 <main+0x138>)
 8000d42:	f000 fb80 	bl	8001446 <u8g_NextPage>
 8000d46:	2800      	cmp	r0, #0
 8000d48:	d1eb      	bne.n	8000d22 <main+0xea>
		u8g_Delay(100);
 8000d4a:	2064      	movs	r0, #100	; 0x64
 8000d4c:	f000 fced 	bl	800172a <u8g_Delay>
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000d50:	e7de      	b.n	8000d10 <main+0xd8>
 8000d52:	bf00      	nop
 8000d54:	40021000 	.word	0x40021000
 8000d58:	40011000 	.word	0x40011000
 8000d5c:	40010c00 	.word	0x40010c00
 8000d60:	200000c4 	.word	0x200000c4
 8000d64:	40003800 	.word	0x40003800
 8000d68:	08001735 	.word	0x08001735
 8000d6c:	2000000c 	.word	0x2000000c
 8000d70:	2000011c 	.word	0x2000011c
 8000d74:	080018f0 	.word	0x080018f0
 8000d78:	0800189c 	.word	0x0800189c

08000d7c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000d7c:	4b0e      	ldr	r3, [pc, #56]	; (8000db8 <HAL_MspInit+0x3c>)
{
 8000d7e:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8000d80:	699a      	ldr	r2, [r3, #24]
 8000d82:	f042 0201 	orr.w	r2, r2, #1
 8000d86:	619a      	str	r2, [r3, #24]
 8000d88:	699a      	ldr	r2, [r3, #24]
 8000d8a:	f002 0201 	and.w	r2, r2, #1
 8000d8e:	9200      	str	r2, [sp, #0]
 8000d90:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d92:	69da      	ldr	r2, [r3, #28]
 8000d94:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000d98:	61da      	str	r2, [r3, #28]
 8000d9a:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled 
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000d9c:	4a07      	ldr	r2, [pc, #28]	; (8000dbc <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000da2:	9301      	str	r3, [sp, #4]
 8000da4:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000da6:	6853      	ldr	r3, [r2, #4]
 8000da8:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000dac:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000db0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000db2:	b002      	add	sp, #8
 8000db4:	4770      	bx	lr
 8000db6:	bf00      	nop
 8000db8:	40021000 	.word	0x40021000
 8000dbc:	40010000 	.word	0x40010000

08000dc0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000dc0:	b510      	push	{r4, lr}
 8000dc2:	4604      	mov	r4, r0
 8000dc4:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc6:	2210      	movs	r2, #16
 8000dc8:	2100      	movs	r1, #0
 8000dca:	a802      	add	r0, sp, #8
 8000dcc:	f000 fd4a 	bl	8001864 <memset>
  if(hspi->Instance==SPI2)
 8000dd0:	6822      	ldr	r2, [r4, #0]
 8000dd2:	4b12      	ldr	r3, [pc, #72]	; (8000e1c <HAL_SPI_MspInit+0x5c>)
 8000dd4:	429a      	cmp	r2, r3
 8000dd6:	d11e      	bne.n	8000e16 <HAL_SPI_MspInit+0x56>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000dd8:	f503 33ec 	add.w	r3, r3, #120832	; 0x1d800
 8000ddc:	69da      	ldr	r2, [r3, #28]
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dde:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000de0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000de4:	61da      	str	r2, [r3, #28]
 8000de6:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000de8:	480d      	ldr	r0, [pc, #52]	; (8000e20 <HAL_SPI_MspInit+0x60>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000dea:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8000dee:	9200      	str	r2, [sp, #0]
 8000df0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000df2:	699a      	ldr	r2, [r3, #24]
 8000df4:	f042 0208 	orr.w	r2, r2, #8
 8000df8:	619a      	str	r2, [r3, #24]
 8000dfa:	699b      	ldr	r3, [r3, #24]
 8000dfc:	f003 0308 	and.w	r3, r3, #8
 8000e00:	9301      	str	r3, [sp, #4]
 8000e02:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8000e04:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8000e08:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e0a:	2302      	movs	r3, #2
 8000e0c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e0e:	2303      	movs	r3, #3
 8000e10:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e12:	f7ff fa51 	bl	80002b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000e16:	b006      	add	sp, #24
 8000e18:	bd10      	pop	{r4, pc}
 8000e1a:	bf00      	nop
 8000e1c:	40003800 	.word	0x40003800
 8000e20:	40010c00 	.word	0x40010c00

08000e24 <NMI_Handler>:
 8000e24:	4770      	bx	lr

08000e26 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e26:	e7fe      	b.n	8000e26 <HardFault_Handler>

08000e28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e28:	e7fe      	b.n	8000e28 <MemManage_Handler>

08000e2a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e2a:	e7fe      	b.n	8000e2a <BusFault_Handler>

08000e2c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e2c:	e7fe      	b.n	8000e2c <UsageFault_Handler>

08000e2e <SVC_Handler>:
 8000e2e:	4770      	bx	lr

08000e30 <DebugMon_Handler>:
 8000e30:	4770      	bx	lr

08000e32 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e32:	4770      	bx	lr

08000e34 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e34:	f7ff b9c0 	b.w	80001b8 <HAL_IncTick>

08000e38 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000e38:	4b0f      	ldr	r3, [pc, #60]	; (8000e78 <SystemInit+0x40>)
 8000e3a:	681a      	ldr	r2, [r3, #0]
 8000e3c:	f042 0201 	orr.w	r2, r2, #1
 8000e40:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000e42:	6859      	ldr	r1, [r3, #4]
 8000e44:	4a0d      	ldr	r2, [pc, #52]	; (8000e7c <SystemInit+0x44>)
 8000e46:	400a      	ands	r2, r1
 8000e48:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000e4a:	681a      	ldr	r2, [r3, #0]
 8000e4c:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8000e50:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000e54:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000e56:	681a      	ldr	r2, [r3, #0]
 8000e58:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000e5c:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000e5e:	685a      	ldr	r2, [r3, #4]
 8000e60:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8000e64:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000e66:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000e6a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000e6c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000e70:	4b03      	ldr	r3, [pc, #12]	; (8000e80 <SystemInit+0x48>)
 8000e72:	609a      	str	r2, [r3, #8]
 8000e74:	4770      	bx	lr
 8000e76:	bf00      	nop
 8000e78:	40021000 	.word	0x40021000
 8000e7c:	f8ff0000 	.word	0xf8ff0000
 8000e80:	e000ed00 	.word	0xe000ed00

08000e84 <u8g_IsBBXIntersection>:
  }
}


uint8_t u8g_IsBBXIntersection(u8g_t *u8g, u8g_uint_t x, u8g_uint_t y, u8g_uint_t w, u8g_uint_t h)
{
 8000e84:	b570      	push	{r4, r5, r6, lr}
  register u8g_uint_t tmp;
  tmp = y;
  tmp += h;
  tmp--;
 8000e86:	f89d 4010 	ldrb.w	r4, [sp, #16]
  if ( v0 <= a1 )
 8000e8a:	f890 603b 	ldrb.w	r6, [r0, #59]	; 0x3b
  tmp--;
 8000e8e:	3c01      	subs	r4, #1
 8000e90:	4414      	add	r4, r2
  if ( v0 <= a1 )
 8000e92:	4296      	cmp	r6, r2
  tmp--;
 8000e94:	b2e4      	uxtb	r4, r4
  if ( u8g_is_intersection_decision_tree(u8g->current_page.y0, u8g->current_page.y1, y, tmp) == 0 )
 8000e96:	f890 5039 	ldrb.w	r5, [r0, #57]	; 0x39
  if ( v0 <= a1 )
 8000e9a:	d30f      	bcc.n	8000ebc <u8g_IsBBXIntersection+0x38>
    if ( v1 >= a0 )
 8000e9c:	42ac      	cmp	r4, r5
 8000e9e:	d201      	bcs.n	8000ea4 <u8g_IsBBXIntersection+0x20>
      if ( v0 > v1 )
 8000ea0:	42a2      	cmp	r2, r4
 8000ea2:	d90d      	bls.n	8000ec0 <u8g_IsBBXIntersection+0x3c>
    return 0; 
  
  tmp = x;
  tmp += w;
  tmp--;
  return u8g_is_intersection_decision_tree(u8g->current_page.x0, u8g->current_page.x1, x, tmp);
 8000ea4:	f890 2038 	ldrb.w	r2, [r0, #56]	; 0x38
  if ( v0 <= a1 )
 8000ea8:	f890 003a 	ldrb.w	r0, [r0, #58]	; 0x3a
  tmp--;
 8000eac:	3b01      	subs	r3, #1
 8000eae:	440b      	add	r3, r1
  if ( v0 <= a1 )
 8000eb0:	4288      	cmp	r0, r1
  tmp--;
 8000eb2:	b2db      	uxtb	r3, r3
  if ( v0 <= a1 )
 8000eb4:	d206      	bcs.n	8000ec4 <u8g_IsBBXIntersection+0x40>
    if ( v1 >= a0 )
 8000eb6:	4293      	cmp	r3, r2
 8000eb8:	d206      	bcs.n	8000ec8 <u8g_IsBBXIntersection+0x44>
 8000eba:	e001      	b.n	8000ec0 <u8g_IsBBXIntersection+0x3c>
 8000ebc:	42ac      	cmp	r4, r5
 8000ebe:	d2ef      	bcs.n	8000ea0 <u8g_IsBBXIntersection+0x1c>
    return 0; 
 8000ec0:	2000      	movs	r0, #0
 8000ec2:	bd70      	pop	{r4, r5, r6, pc}
    if ( v1 >= a0 )
 8000ec4:	4293      	cmp	r3, r2
 8000ec6:	d204      	bcs.n	8000ed2 <u8g_IsBBXIntersection+0x4e>
    return 0; 
 8000ec8:	4299      	cmp	r1, r3
 8000eca:	bf94      	ite	ls
 8000ecc:	2000      	movls	r0, #0
 8000ece:	2001      	movhi	r0, #1
 8000ed0:	bd70      	pop	{r4, r5, r6, pc}
      return 1;
 8000ed2:	2001      	movs	r0, #1
 8000ed4:	bd70      	pop	{r4, r5, r6, pc}

08000ed6 <u8g_InitCom>:
*/

#include "u8g.h"

uint8_t u8g_InitCom(u8g_t *u8g, u8g_dev_t *dev, uint8_t clk_cycle_time)
{
 8000ed6:	b410      	push	{r4}
  return dev->com_fn(u8g, U8G_COM_MSG_INIT, clk_cycle_time, NULL);
 8000ed8:	688c      	ldr	r4, [r1, #8]
 8000eda:	2300      	movs	r3, #0
 8000edc:	46a4      	mov	ip, r4
 8000ede:	2101      	movs	r1, #1
}
 8000ee0:	bc10      	pop	{r4}
  return dev->com_fn(u8g, U8G_COM_MSG_INIT, clk_cycle_time, NULL);
 8000ee2:	4760      	bx	ip

08000ee4 <u8g_SetChipSelect>:
  dev->com_fn(u8g, U8G_COM_MSG_STOP, 0, NULL);
}

/* cs contains the chip number, which should be enabled */
void u8g_SetChipSelect(u8g_t *u8g, u8g_dev_t *dev, uint8_t cs)
{
 8000ee4:	b410      	push	{r4}
  dev->com_fn(u8g, U8G_COM_MSG_CHIP_SELECT, cs, NULL);
 8000ee6:	688c      	ldr	r4, [r1, #8]
 8000ee8:	2300      	movs	r3, #0
 8000eea:	46a4      	mov	ip, r4
 8000eec:	2103      	movs	r1, #3
}
 8000eee:	bc10      	pop	{r4}
  dev->com_fn(u8g, U8G_COM_MSG_CHIP_SELECT, cs, NULL);
 8000ef0:	4760      	bx	ip

08000ef2 <u8g_SetResetLow>:

void u8g_SetResetLow(u8g_t *u8g, u8g_dev_t *dev)
{
  dev->com_fn(u8g, U8G_COM_MSG_RESET, 0, NULL);
 8000ef2:	2300      	movs	r3, #0
{
 8000ef4:	b410      	push	{r4}
  dev->com_fn(u8g, U8G_COM_MSG_RESET, 0, NULL);
 8000ef6:	688c      	ldr	r4, [r1, #8]
 8000ef8:	461a      	mov	r2, r3
 8000efa:	46a4      	mov	ip, r4
 8000efc:	2104      	movs	r1, #4
}
 8000efe:	bc10      	pop	{r4}
  dev->com_fn(u8g, U8G_COM_MSG_RESET, 0, NULL);
 8000f00:	4760      	bx	ip

08000f02 <u8g_SetResetHigh>:

void u8g_SetResetHigh(u8g_t *u8g, u8g_dev_t *dev)
{
 8000f02:	b410      	push	{r4}
  dev->com_fn(u8g, U8G_COM_MSG_RESET, 1, NULL);
 8000f04:	688c      	ldr	r4, [r1, #8]
 8000f06:	2300      	movs	r3, #0
 8000f08:	46a4      	mov	ip, r4
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	2104      	movs	r1, #4
}
 8000f0e:	bc10      	pop	{r4}
  dev->com_fn(u8g, U8G_COM_MSG_RESET, 1, NULL);
 8000f10:	4760      	bx	ip

08000f12 <u8g_SetAddress>:


void u8g_SetAddress(u8g_t *u8g, u8g_dev_t *dev, uint8_t address)
{
 8000f12:	b410      	push	{r4}
  dev->com_fn(u8g, U8G_COM_MSG_ADDRESS, address, NULL);
 8000f14:	688c      	ldr	r4, [r1, #8]
 8000f16:	2300      	movs	r3, #0
 8000f18:	46a4      	mov	ip, r4
 8000f1a:	2102      	movs	r1, #2
}
 8000f1c:	bc10      	pop	{r4}
  dev->com_fn(u8g, U8G_COM_MSG_ADDRESS, address, NULL);
 8000f1e:	4760      	bx	ip

08000f20 <u8g_WriteByte>:

uint8_t u8g_WriteByte(u8g_t *u8g, u8g_dev_t *dev, uint8_t val)
{
 8000f20:	b410      	push	{r4}
  return dev->com_fn(u8g, U8G_COM_MSG_WRITE_BYTE, val, NULL);
 8000f22:	688c      	ldr	r4, [r1, #8]
 8000f24:	2300      	movs	r3, #0
 8000f26:	46a4      	mov	ip, r4
 8000f28:	2105      	movs	r1, #5
}
 8000f2a:	bc10      	pop	{r4}
  return dev->com_fn(u8g, U8G_COM_MSG_WRITE_BYTE, val, NULL);
 8000f2c:	4760      	bx	ip

08000f2e <u8g_WriteSequence>:

uint8_t u8g_WriteSequence(u8g_t *u8g, u8g_dev_t *dev, uint8_t cnt, uint8_t *seq)
{
 8000f2e:	b410      	push	{r4}
  return dev->com_fn(u8g, U8G_COM_MSG_WRITE_SEQ, cnt, seq);
 8000f30:	688c      	ldr	r4, [r1, #8]
 8000f32:	2106      	movs	r1, #6
 8000f34:	46a4      	mov	ip, r4
}
 8000f36:	bc10      	pop	{r4}
  return dev->com_fn(u8g, U8G_COM_MSG_WRITE_SEQ, cnt, seq);
 8000f38:	4760      	bx	ip

08000f3a <u8g_WriteEscSeqP>:
#define U8G_ESC_255 255, 255
#define U8G_ESC_RST(x) 255, (0xc0 | ((x)&0x0f))

*/
uint8_t u8g_WriteEscSeqP(u8g_t *u8g, u8g_dev_t *dev, const uint8_t *esc_seq)
{
 8000f3a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f3c:	4605      	mov	r5, r0
 8000f3e:	460e      	mov	r6, r1
 8000f40:	1e57      	subs	r7, r2, #1
  uint8_t is_escape = 0;
 8000f42:	2000      	movs	r0, #0
  uint8_t value;
  for(;;)
  {
    value = u8g_pgm_read(esc_seq);
 8000f44:	f817 4f01 	ldrb.w	r4, [r7, #1]!
    if ( is_escape == 0 )
 8000f48:	b950      	cbnz	r0, 8000f60 <u8g_WriteEscSeqP+0x26>
    {
      if ( value != 255 )
 8000f4a:	2cff      	cmp	r4, #255	; 0xff
 8000f4c:	d038      	beq.n	8000fc0 <u8g_WriteEscSeqP+0x86>
    }
    else
    {
      if ( value == 255 )
      {
        if ( u8g_WriteByte(u8g, dev, value) == 0 )
 8000f4e:	4622      	mov	r2, r4
 8000f50:	4631      	mov	r1, r6
 8000f52:	4628      	mov	r0, r5
 8000f54:	f7ff ffe4 	bl	8000f20 <u8g_WriteByte>
 8000f58:	2800      	cmp	r0, #0
 8000f5a:	d1f2      	bne.n	8000f42 <u8g_WriteEscSeqP+0x8>
          return 0;
 8000f5c:	2000      	movs	r0, #0
      is_escape = 0;
    }
    esc_seq++;
  }
  return 1;
}
 8000f5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ( value == 255 )
 8000f60:	2cff      	cmp	r4, #255	; 0xff
 8000f62:	d0f4      	beq.n	8000f4e <u8g_WriteEscSeqP+0x14>
      else if ( value == 254 )
 8000f64:	2cfe      	cmp	r4, #254	; 0xfe
 8000f66:	d0fa      	beq.n	8000f5e <u8g_WriteEscSeqP+0x24>
      else if ( value >= 0x0f0 )
 8000f68:	2cef      	cmp	r4, #239	; 0xef
 8000f6a:	d8ea      	bhi.n	8000f42 <u8g_WriteEscSeqP+0x8>
      else if ( value >= 0xe0  )
 8000f6c:	2cdf      	cmp	r4, #223	; 0xdf
 8000f6e:	d906      	bls.n	8000f7e <u8g_WriteEscSeqP+0x44>
        u8g_SetAddress(u8g, dev, value & 0x0f);
 8000f70:	f004 020f 	and.w	r2, r4, #15
 8000f74:	4631      	mov	r1, r6
 8000f76:	4628      	mov	r0, r5
 8000f78:	f7ff ffcb 	bl	8000f12 <u8g_SetAddress>
 8000f7c:	e7e1      	b.n	8000f42 <u8g_WriteEscSeqP+0x8>
      else if ( value >= 0xd0 )
 8000f7e:	2ccf      	cmp	r4, #207	; 0xcf
 8000f80:	d906      	bls.n	8000f90 <u8g_WriteEscSeqP+0x56>
        u8g_SetChipSelect(u8g, dev, value & 0x0f);
 8000f82:	f004 020f 	and.w	r2, r4, #15
 8000f86:	4631      	mov	r1, r6
 8000f88:	4628      	mov	r0, r5
 8000f8a:	f7ff ffab 	bl	8000ee4 <u8g_SetChipSelect>
 8000f8e:	e7d8      	b.n	8000f42 <u8g_WriteEscSeqP+0x8>
      else if ( value >= 0xc0 )
 8000f90:	2cbf      	cmp	r4, #191	; 0xbf
 8000f92:	d912      	bls.n	8000fba <u8g_WriteEscSeqP+0x80>
 8000f94:	0124      	lsls	r4, r4, #4
        value+=2;
 8000f96:	3402      	adds	r4, #2
        u8g_SetResetLow(u8g, dev);
 8000f98:	4631      	mov	r1, r6
 8000f9a:	4628      	mov	r0, r5
        u8g_Delay(value);
 8000f9c:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
        u8g_SetResetLow(u8g, dev);
 8000fa0:	f7ff ffa7 	bl	8000ef2 <u8g_SetResetLow>
        u8g_Delay(value);
 8000fa4:	4620      	mov	r0, r4
 8000fa6:	f000 fbc0 	bl	800172a <u8g_Delay>
        u8g_SetResetHigh(u8g, dev);
 8000faa:	4631      	mov	r1, r6
 8000fac:	4628      	mov	r0, r5
 8000fae:	f7ff ffa8 	bl	8000f02 <u8g_SetResetHigh>
        u8g_Delay(value);
 8000fb2:	4620      	mov	r0, r4
 8000fb4:	f000 fbb9 	bl	800172a <u8g_Delay>
 8000fb8:	e7c3      	b.n	8000f42 <u8g_WriteEscSeqP+0x8>
      else if ( value <= 127 )
 8000fba:	0623      	lsls	r3, r4, #24
 8000fbc:	d4c1      	bmi.n	8000f42 <u8g_WriteEscSeqP+0x8>
 8000fbe:	e7f8      	b.n	8000fb2 <u8g_WriteEscSeqP+0x78>
        is_escape = 1;
 8000fc0:	2001      	movs	r0, #1
    value = u8g_pgm_read(esc_seq);
 8000fc2:	e7bf      	b.n	8000f44 <u8g_WriteEscSeqP+0xa>

08000fc4 <u8g_com_null_fn>:
      break;
    case U8G_COM_MSG_WRITE_SEQ:
      break;
  }
  return 1;
}
 8000fc4:	2001      	movs	r0, #1
 8000fc6:	4770      	bx	lr

08000fc8 <u8g_dev_st7565_dogm128_fn>:
  U8G_ESC_CS(0),             /* disable chip, bugfix 12 nov 2014 */
  U8G_ESC_END                /* end of sequence */
};

uint8_t u8g_dev_st7565_dogm128_fn(u8g_t *u8g, u8g_dev_t *dev, uint8_t msg, void *arg)
{
 8000fc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000fcc:	461f      	mov	r7, r3
  switch(msg)
 8000fce:	f1a2 030a 	sub.w	r3, r2, #10
{
 8000fd2:	4605      	mov	r5, r0
 8000fd4:	460c      	mov	r4, r1
 8000fd6:	4616      	mov	r6, r2
  switch(msg)
 8000fd8:	2b0b      	cmp	r3, #11
 8000fda:	d80f      	bhi.n	8000ffc <u8g_dev_st7565_dogm128_fn+0x34>
 8000fdc:	e8df f003 	tbb	[pc, r3]
 8000fe0:	0e0e0e06 	.word	0x0e0e0e06
 8000fe4:	554f340e 	.word	0x554f340e
 8000fe8:	160e0e0e 	.word	0x160e0e0e
  {
    case U8G_DEV_MSG_INIT:
      u8g_InitCom(u8g, dev, U8G_SPI_CLK_CYCLE_400NS);
 8000fec:	2203      	movs	r2, #3
 8000fee:	f7ff ff72 	bl	8000ed6 <u8g_InitCom>
      u8g_WriteEscSeqP(u8g, dev, u8g_dev_st7565_dogm128_init_seq);
 8000ff2:	4a28      	ldr	r2, [pc, #160]	; (8001094 <u8g_dev_st7565_dogm128_fn+0xcc>)
 8000ff4:	4621      	mov	r1, r4
 8000ff6:	4628      	mov	r0, r5
 8000ff8:	f7ff ff9f 	bl	8000f3a <u8g_WriteEscSeqP>
      return 1;
    case U8G_DEV_MSG_SLEEP_OFF:
      u8g_WriteEscSeqP(u8g, dev, u8g_dev_st7565_dogm128_sleep_off);    
      return 1;
  }
  return u8g_dev_pb8v1_base_fn(u8g, dev, msg, arg);
 8000ffc:	463b      	mov	r3, r7
 8000ffe:	4632      	mov	r2, r6
 8001000:	4621      	mov	r1, r4
 8001002:	4628      	mov	r0, r5
}
 8001004:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  return u8g_dev_pb8v1_base_fn(u8g, dev, msg, arg);
 8001008:	f000 baf2 	b.w	80015f0 <u8g_dev_pb8v1_base_fn>
        u8g_pb_t *pb = (u8g_pb_t *)(dev->dev_mem);
 800100c:	f8d1 8004 	ldr.w	r8, [r1, #4]
        u8g_WriteEscSeqP(u8g, dev, u8g_dev_st7565_dogm128_data_start);    
 8001010:	4a21      	ldr	r2, [pc, #132]	; (8001098 <u8g_dev_st7565_dogm128_fn+0xd0>)
 8001012:	f7ff ff92 	bl	8000f3a <u8g_WriteEscSeqP>
        u8g_WriteByte(u8g, dev, 0x0b0 | pb->p.page); /* select current page (ST7565R) */
 8001016:	f898 2004 	ldrb.w	r2, [r8, #4]
 800101a:	4621      	mov	r1, r4
 800101c:	f042 02b0 	orr.w	r2, r2, #176	; 0xb0
 8001020:	4628      	mov	r0, r5
 8001022:	f7ff ff7d 	bl	8000f20 <u8g_WriteByte>
        u8g_SetAddress(u8g, dev, 1);           /* data mode */
 8001026:	2201      	movs	r2, #1
 8001028:	4621      	mov	r1, r4
 800102a:	4628      	mov	r0, r5
 800102c:	f7ff ff71 	bl	8000f12 <u8g_SetAddress>
        if ( u8g_pb_WriteBuffer(pb, u8g, dev) == 0 )
 8001030:	4622      	mov	r2, r4
 8001032:	4629      	mov	r1, r5
 8001034:	4640      	mov	r0, r8
 8001036:	f000 fa83 	bl	8001540 <u8g_pb_WriteBuffer>
 800103a:	b340      	cbz	r0, 800108e <u8g_dev_st7565_dogm128_fn+0xc6>
        u8g_SetChipSelect(u8g, dev, 0);
 800103c:	2200      	movs	r2, #0
 800103e:	4621      	mov	r1, r4
 8001040:	4628      	mov	r0, r5
 8001042:	f7ff ff4f 	bl	8000ee4 <u8g_SetChipSelect>
      break;
 8001046:	e7d9      	b.n	8000ffc <u8g_dev_st7565_dogm128_fn+0x34>
      u8g_SetChipSelect(u8g, dev, 1);
 8001048:	2201      	movs	r2, #1
 800104a:	f7ff ff4b 	bl	8000ee4 <u8g_SetChipSelect>
      u8g_SetAddress(u8g, dev, 0);          /* instruction mode */
 800104e:	2200      	movs	r2, #0
 8001050:	4621      	mov	r1, r4
 8001052:	4628      	mov	r0, r5
 8001054:	f7ff ff5d 	bl	8000f12 <u8g_SetAddress>
      u8g_WriteByte(u8g, dev, 0x081);
 8001058:	2281      	movs	r2, #129	; 0x81
 800105a:	4621      	mov	r1, r4
 800105c:	4628      	mov	r0, r5
 800105e:	f7ff ff5f 	bl	8000f20 <u8g_WriteByte>
      u8g_WriteByte(u8g, dev, (*(uint8_t *)arg) >> 2);
 8001062:	783a      	ldrb	r2, [r7, #0]
 8001064:	4621      	mov	r1, r4
 8001066:	0892      	lsrs	r2, r2, #2
 8001068:	4628      	mov	r0, r5
 800106a:	f7ff ff59 	bl	8000f20 <u8g_WriteByte>
      u8g_SetChipSelect(u8g, dev, 0);      
 800106e:	2200      	movs	r2, #0
 8001070:	4621      	mov	r1, r4
 8001072:	4628      	mov	r0, r5
 8001074:	f7ff ff36 	bl	8000ee4 <u8g_SetChipSelect>
      return 1;
 8001078:	2001      	movs	r0, #1
 800107a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      u8g_WriteEscSeqP(u8g, dev, u8g_dev_st7565_dogm128_sleep_on);    
 800107e:	4a07      	ldr	r2, [pc, #28]	; (800109c <u8g_dev_st7565_dogm128_fn+0xd4>)
      u8g_WriteEscSeqP(u8g, dev, u8g_dev_st7565_dogm128_sleep_off);    
 8001080:	4621      	mov	r1, r4
 8001082:	4628      	mov	r0, r5
 8001084:	f7ff ff59 	bl	8000f3a <u8g_WriteEscSeqP>
 8001088:	e7f6      	b.n	8001078 <u8g_dev_st7565_dogm128_fn+0xb0>
 800108a:	4a05      	ldr	r2, [pc, #20]	; (80010a0 <u8g_dev_st7565_dogm128_fn+0xd8>)
 800108c:	e7f8      	b.n	8001080 <u8g_dev_st7565_dogm128_fn+0xb8>
}
 800108e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001092:	bf00      	nop
 8001094:	080018bb 	.word	0x080018bb
 8001098:	080018b3 	.word	0x080018b3
 800109c:	080018e4 	.word	0x080018e4
 80010a0:	080018d8 	.word	0x080018d8

080010a4 <u8g_font_get_word>:

static uint16_t u8g_font_get_word(const u8g_fntpgm_uint8_t *font, uint8_t offset) U8G_NOINLINE; 
static uint16_t u8g_font_get_word(const u8g_fntpgm_uint8_t *font, uint8_t offset)
{
    uint16_t pos;
    font += offset;
 80010a4:	1842      	adds	r2, r0, r1
    pos = u8g_pgm_read( (u8g_pgm_uint8_t *)font );
 80010a6:	5c43      	ldrb	r3, [r0, r1]
    font++;
    pos <<= 8;
    pos += u8g_pgm_read( (u8g_pgm_uint8_t *)font);
 80010a8:	7850      	ldrb	r0, [r2, #1]
 80010aa:	eb00 2003 	add.w	r0, r0, r3, lsl #8
    return pos;
}
 80010ae:	b280      	uxth	r0, r0
 80010b0:	4770      	bx	lr

080010b2 <u8g_font_calc_vref_font>:
/* callback procedures to correct the y position */

u8g_uint_t u8g_font_calc_vref_font(u8g_t *u8g)
{
  return 0;
}
 80010b2:	2000      	movs	r0, #0
 80010b4:	4770      	bx	lr

080010b6 <u8g_font_GetFormat.isra.0>:
}
 80010b6:	4770      	bx	lr

080010b8 <u8g_font_GetFontGlyphStructureSize.isra.1>:
static uint8_t u8g_font_GetFontGlyphStructureSize(const u8g_fntpgm_uint8_t *font)
 80010b8:	b508      	push	{r3, lr}
  switch(u8g_font_GetFormat(font))
 80010ba:	f7ff fffc 	bl	80010b6 <u8g_font_GetFormat.isra.0>
 80010be:	b118      	cbz	r0, 80010c8 <u8g_font_GetFontGlyphStructureSize.isra.1+0x10>
 80010c0:	2802      	cmp	r0, #2
 80010c2:	d001      	beq.n	80010c8 <u8g_font_GetFontGlyphStructureSize.isra.1+0x10>
    case 1: return 3;
 80010c4:	2003      	movs	r0, #3
 80010c6:	bd08      	pop	{r3, pc}
    case 0: return 6;
 80010c8:	2006      	movs	r0, #6
}
 80010ca:	bd08      	pop	{r3, pc}

080010cc <u8g_font_GetEncoding65Pos>:
    return u8g_font_get_word(font, 6);
 80010cc:	2106      	movs	r1, #6
 80010ce:	f7ff bfe9 	b.w	80010a4 <u8g_font_get_word>

080010d2 <u8g_font_GetEncoding97Pos>:
    return u8g_font_get_word(font, 8);
 80010d2:	2108      	movs	r1, #8
 80010d4:	f7ff bfe6 	b.w	80010a4 <u8g_font_get_word>

080010d8 <u8g_font_GetFontStartEncoding>:
}
 80010d8:	7a80      	ldrb	r0, [r0, #10]
 80010da:	4770      	bx	lr

080010dc <u8g_font_GetFontEndEncoding>:
}
 80010dc:	7ac0      	ldrb	r0, [r0, #11]
 80010de:	4770      	bx	lr

080010e0 <u8g_GetGlyph>:
{
 80010e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint8_t *p = (uint8_t *)(u8g->font);
 80010e4:	6884      	ldr	r4, [r0, #8]
{
 80010e6:	4605      	mov	r5, r0
 80010e8:	7823      	ldrb	r3, [r4, #0]
 80010ea:	468a      	mov	sl, r1
  uint8_t font_format = u8g_font_GetFormat(u8g->font);
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff ffe2 	bl	80010b6 <u8g_font_GetFormat.isra.0>
 80010f2:	4607      	mov	r7, r0
  uint8_t data_structure_size = u8g_font_GetFontGlyphStructureSize(u8g->font);
 80010f4:	4618      	mov	r0, r3
 80010f6:	f7ff ffdf 	bl	80010b8 <u8g_font_GetFontGlyphStructureSize.isra.1>
    mask = 15;
 80010fa:	2f01      	cmp	r7, #1
  uint8_t data_structure_size = u8g_font_GetFontGlyphStructureSize(u8g->font);
 80010fc:	4681      	mov	r9, r0
  start = u8g_font_GetFontStartEncoding(u8g->font);
 80010fe:	4620      	mov	r0, r4
    mask = 15;
 8001100:	bf14      	ite	ne
 8001102:	f04f 08ff 	movne.w	r8, #255	; 0xff
 8001106:	f04f 080f 	moveq.w	r8, #15
  start = u8g_font_GetFontStartEncoding(u8g->font);
 800110a:	f7ff ffe5 	bl	80010d8 <u8g_font_GetFontStartEncoding>
 800110e:	4606      	mov	r6, r0
  end = u8g_font_GetFontEndEncoding(u8g->font);
 8001110:	4620      	mov	r0, r4
 8001112:	f7ff ffe3 	bl	80010dc <u8g_font_GetFontEndEncoding>
 8001116:	4683      	mov	fp, r0
  pos = u8g_font_GetEncoding97Pos(u8g->font);
 8001118:	4620      	mov	r0, r4
 800111a:	f7ff ffda 	bl	80010d2 <u8g_font_GetEncoding97Pos>
  if ( requested_encoding >= 97 && pos > 0 )
 800111e:	f1ba 0f60 	cmp.w	sl, #96	; 0x60
 8001122:	d90d      	bls.n	8001140 <u8g_GetGlyph+0x60>
 8001124:	b160      	cbz	r0, 8001140 <u8g_GetGlyph+0x60>
    start = 97;
 8001126:	2661      	movs	r6, #97	; 0x61
    p+= pos;
 8001128:	4420      	add	r0, r4
  if ( requested_encoding > end )
 800112a:	45d3      	cmp	fp, sl
 800112c:	d215      	bcs.n	800115a <u8g_GetGlyph+0x7a>
  u8g->glyph_dx = 0;
 800112e:	2000      	movs	r0, #0
 8001130:	7728      	strb	r0, [r5, #28]
  u8g->glyph_width = 0;
 8001132:	77e8      	strb	r0, [r5, #31]
  u8g->glyph_height = 0;
 8001134:	f885 0020 	strb.w	r0, [r5, #32]
  u8g->glyph_x = 0;
 8001138:	7768      	strb	r0, [r5, #29]
  u8g->glyph_y = 0;
 800113a:	77a8      	strb	r0, [r5, #30]
 800113c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    pos = u8g_font_GetEncoding65Pos(u8g->font);
 8001140:	4620      	mov	r0, r4
 8001142:	f7ff ffc3 	bl	80010cc <u8g_font_GetEncoding65Pos>
    if ( requested_encoding >= 65 && pos > 0 )
 8001146:	f1ba 0f40 	cmp.w	sl, #64	; 0x40
 800114a:	d903      	bls.n	8001154 <u8g_GetGlyph+0x74>
 800114c:	b110      	cbz	r0, 8001154 <u8g_GetGlyph+0x74>
      p+= pos;
 800114e:	4420      	add	r0, r4
      start = 65;
 8001150:	2641      	movs	r6, #65	; 0x41
 8001152:	e7ea      	b.n	800112a <u8g_GetGlyph+0x4a>
      p += U8G_FONT_DATA_STRUCT_SIZE;       /* skip font general information */  
 8001154:	f104 0011 	add.w	r0, r4, #17
 8001158:	e7e7      	b.n	800112a <u8g_GetGlyph+0x4a>
  if ( i <= end )
 800115a:	455e      	cmp	r6, fp
 800115c:	d8e7      	bhi.n	800112e <u8g_GetGlyph+0x4e>
      if ( u8g_pgm_read((u8g_pgm_uint8_t *)(p)) == 255 )
 800115e:	7803      	ldrb	r3, [r0, #0]
 8001160:	2bff      	cmp	r3, #255	; 0xff
 8001162:	d105      	bne.n	8001170 <u8g_GetGlyph+0x90>
        p += 1;
 8001164:	3001      	adds	r0, #1
      if ( i == end )
 8001166:	455e      	cmp	r6, fp
 8001168:	d0e1      	beq.n	800112e <u8g_GetGlyph+0x4e>
      i++;
 800116a:	3601      	adds	r6, #1
 800116c:	b2f6      	uxtb	r6, r6
      if ( u8g_pgm_read((u8g_pgm_uint8_t *)(p)) == 255 )
 800116e:	e7f6      	b.n	800115e <u8g_GetGlyph+0x7e>
        if ( i == requested_encoding )
 8001170:	4556      	cmp	r6, sl
 8001172:	d120      	bne.n	80011b6 <u8g_GetGlyph+0xd6>
  switch( u8g_font_GetFormat(u8g->font) )
 8001174:	b10f      	cbz	r7, 800117a <u8g_GetGlyph+0x9a>
 8001176:	2f02      	cmp	r7, #2
 8001178:	d10b      	bne.n	8001192 <u8g_GetGlyph+0xb2>
      u8g->glyph_width =  u8g_pgm_read( ((u8g_pgm_uint8_t *)g) + 0 );
 800117a:	77eb      	strb	r3, [r5, #31]
      u8g->glyph_height =  u8g_pgm_read( ((u8g_pgm_uint8_t *)g) + 1 );
 800117c:	7843      	ldrb	r3, [r0, #1]
 800117e:	f885 3020 	strb.w	r3, [r5, #32]
      u8g->glyph_dx =  u8g_pgm_read( ((u8g_pgm_uint8_t *)g) + 3 );
 8001182:	78c3      	ldrb	r3, [r0, #3]
 8001184:	772b      	strb	r3, [r5, #28]
      u8g->glyph_x =  u8g_pgm_read( ((u8g_pgm_uint8_t *)g) + 4 );
 8001186:	7903      	ldrb	r3, [r0, #4]
 8001188:	776b      	strb	r3, [r5, #29]
      u8g->glyph_y =  u8g_pgm_read( ((u8g_pgm_uint8_t *)g) + 5 );
 800118a:	7943      	ldrb	r3, [r0, #5]
 800118c:	77ab      	strb	r3, [r5, #30]
 800118e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      u8g->glyph_y =  tmp & 15;
 8001192:	f003 020f 	and.w	r2, r3, #15
      u8g->glyph_y-=2;
 8001196:	3a02      	subs	r2, #2
      tmp >>= 4;
 8001198:	091b      	lsrs	r3, r3, #4
      u8g->glyph_y-=2;
 800119a:	77aa      	strb	r2, [r5, #30]
      u8g->glyph_x =  tmp;
 800119c:	776b      	strb	r3, [r5, #29]
      tmp = u8g_pgm_read( ((u8g_pgm_uint8_t *)g) + 1 );
 800119e:	7843      	ldrb	r3, [r0, #1]
      u8g->glyph_height =  tmp & 15;
 80011a0:	f003 020f 	and.w	r2, r3, #15
      tmp >>= 4;
 80011a4:	091b      	lsrs	r3, r3, #4
      u8g->glyph_height =  tmp & 15;
 80011a6:	f885 2020 	strb.w	r2, [r5, #32]
      u8g->glyph_width =  tmp;
 80011aa:	77eb      	strb	r3, [r5, #31]
      tmp = u8g_pgm_read( ((u8g_pgm_uint8_t *)g) + 2 );
 80011ac:	7883      	ldrb	r3, [r0, #2]
      tmp >>= 4;
 80011ae:	091b      	lsrs	r3, r3, #4
      u8g->glyph_dx = tmp;
 80011b0:	772b      	strb	r3, [r5, #28]
 80011b2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        p += u8g_pgm_read( ((u8g_pgm_uint8_t *)(p)) + 2 ) & mask;
 80011b6:	7883      	ldrb	r3, [r0, #2]
 80011b8:	ea08 0303 	and.w	r3, r8, r3
 80011bc:	444b      	add	r3, r9
        p += data_structure_size;
 80011be:	4418      	add	r0, r3
 80011c0:	e7d1      	b.n	8001166 <u8g_GetGlyph+0x86>

080011c2 <u8g_draw_glyph>:
{
 80011c2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80011c6:	460f      	mov	r7, r1
 80011c8:	b087      	sub	sp, #28
    u8g_glyph_t g = u8g_GetGlyph(u8g, encoding);
 80011ca:	4619      	mov	r1, r3
{
 80011cc:	4605      	mov	r5, r0
 80011ce:	4616      	mov	r6, r2
    u8g_glyph_t g = u8g_GetGlyph(u8g, encoding);
 80011d0:	f7ff ff86 	bl	80010e0 <u8g_GetGlyph>
    if ( g == NULL  )
 80011d4:	4604      	mov	r4, r0
 80011d6:	2800      	cmp	r0, #0
 80011d8:	d049      	beq.n	800126e <u8g_draw_glyph+0xac>
  return ((u8g_fntpgm_uint8_t *)g) + u8g_font_GetFontGlyphStructureSize(font);
 80011da:	68ab      	ldr	r3, [r5, #8]
 80011dc:	7818      	ldrb	r0, [r3, #0]
 80011de:	f7ff ff6b 	bl	80010b8 <u8g_font_GetFontGlyphStructureSize.isra.1>
  x += u8g->glyph_x;
 80011e2:	7f6b      	ldrb	r3, [r5, #29]
  h = u8g->glyph_height;
 80011e4:	f895 a020 	ldrb.w	sl, [r5, #32]
  x += u8g->glyph_x;
 80011e8:	441f      	add	r7, r3
  if ( u8g_IsBBXIntersection(u8g, x, y-h+1, w, h) == 0 )
 80011ea:	7fab      	ldrb	r3, [r5, #30]
 80011ec:	eba6 060a 	sub.w	r6, r6, sl
 80011f0:	1af6      	subs	r6, r6, r3
  w = u8g->glyph_width;
 80011f2:	f895 801f 	ldrb.w	r8, [r5, #31]
  x += u8g->glyph_x;
 80011f6:	b2ff      	uxtb	r7, r7
  if ( u8g_IsBBXIntersection(u8g, x, y-h+1, w, h) == 0 )
 80011f8:	b2f6      	uxtb	r6, r6
  return ((u8g_fntpgm_uint8_t *)g) + u8g_font_GetFontGlyphStructureSize(font);
 80011fa:	4681      	mov	r9, r0
  if ( u8g_IsBBXIntersection(u8g, x, y-h+1, w, h) == 0 )
 80011fc:	f8cd a000 	str.w	sl, [sp]
 8001200:	4643      	mov	r3, r8
 8001202:	4632      	mov	r2, r6
 8001204:	4639      	mov	r1, r7
 8001206:	4628      	mov	r0, r5
 8001208:	f7ff fe3c 	bl	8000e84 <u8g_IsBBXIntersection>
 800120c:	b920      	cbnz	r0, 8001218 <u8g_draw_glyph+0x56>
  return u8g->glyph_dx;
 800120e:	f995 001c 	ldrsb.w	r0, [r5, #28]
}
 8001212:	b007      	add	sp, #28
 8001214:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  for( j = 0; j < h; j++ )
 8001218:	f04f 0b00 	mov.w	fp, #0
  w += 7;
 800121c:	f108 0807 	add.w	r8, r8, #7
  w /= 8;
 8001220:	f3c8 08c4 	ubfx	r8, r8, #3, #5
 8001224:	eb07 03c8 	add.w	r3, r7, r8, lsl #3
 8001228:	b2db      	uxtb	r3, r3
 800122a:	9304      	str	r3, [sp, #16]
    data = u8g_font_GetGlyphDataStart(u8g->font, g);
 800122c:	444c      	add	r4, r9
 800122e:	fa5f f38b 	uxtb.w	r3, fp
 8001232:	18f2      	adds	r2, r6, r3
 8001234:	b2d2      	uxtb	r2, r2
  for( j = 0; j < h; j++ )
 8001236:	459a      	cmp	sl, r3
 8001238:	9205      	str	r2, [sp, #20]
 800123a:	d9e8      	bls.n	800120e <u8g_draw_glyph+0x4c>
 800123c:	46b9      	mov	r9, r7
 800123e:	9403      	str	r4, [sp, #12]
 8001240:	e00e      	b.n	8001260 <u8g_draw_glyph+0x9e>
      u8g_Draw8Pixel(u8g, ix, iy, 0, u8g_pgm_read(data));
 8001242:	9a03      	ldr	r2, [sp, #12]
 8001244:	4649      	mov	r1, r9
 8001246:	f812 3b01 	ldrb.w	r3, [r2], #1
 800124a:	4628      	mov	r0, r5
 800124c:	9203      	str	r2, [sp, #12]
 800124e:	9300      	str	r3, [sp, #0]
 8001250:	9a05      	ldr	r2, [sp, #20]
 8001252:	2300      	movs	r3, #0
 8001254:	f000 f906 	bl	8001464 <u8g_Draw8Pixel>
      ix+=8;
 8001258:	f109 0908 	add.w	r9, r9, #8
 800125c:	fa5f f989 	uxtb.w	r9, r9
    for( i = 0; i < w; i++ )
 8001260:	9b04      	ldr	r3, [sp, #16]
 8001262:	4599      	cmp	r9, r3
 8001264:	d1ed      	bne.n	8001242 <u8g_draw_glyph+0x80>
 8001266:	4444      	add	r4, r8
 8001268:	f10b 0b01 	add.w	fp, fp, #1
 800126c:	e7df      	b.n	800122e <u8g_draw_glyph+0x6c>
 800126e:	e7d0      	b.n	8001212 <u8g_draw_glyph+0x50>

08001270 <u8g_DrawStr>:
{
 8001270:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001274:	461e      	mov	r6, r3
  y += u8g->font_calc_vref(u8g);
 8001276:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8001278:	4615      	mov	r5, r2
 800127a:	4680      	mov	r8, r0
 800127c:	460f      	mov	r7, r1
  y += u8g->font_calc_vref(u8g);
 800127e:	4798      	blx	r3
  u8g_uint_t t = 0;
 8001280:	2400      	movs	r4, #0
  y += u8g->font_calc_vref(u8g);
 8001282:	4405      	add	r5, r0
 8001284:	b2ed      	uxtb	r5, r5
 8001286:	3e01      	subs	r6, #1
  while( *s != '\0' )
 8001288:	f816 3f01 	ldrb.w	r3, [r6, #1]!
 800128c:	b913      	cbnz	r3, 8001294 <u8g_DrawStr+0x24>
}
 800128e:	4620      	mov	r0, r4
 8001290:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    d = u8g_draw_glyph(u8g, x, y, *s);
 8001294:	4639      	mov	r1, r7
 8001296:	462a      	mov	r2, r5
 8001298:	4640      	mov	r0, r8
 800129a:	f7ff ff92 	bl	80011c2 <u8g_draw_glyph>
    x += d;
 800129e:	b2c0      	uxtb	r0, r0
 80012a0:	4407      	add	r7, r0
    t += d;
 80012a2:	4404      	add	r4, r0
    x += d;
 80012a4:	b2ff      	uxtb	r7, r7
    t += d;
 80012a6:	b2e4      	uxtb	r4, r4
 80012a8:	e7ee      	b.n	8001288 <u8g_DrawStr+0x18>
	...

080012ac <u8g_SetFontPosBaseline>:

void u8g_SetFontPosBaseline(u8g_t *u8g)
{
  u8g->font_calc_vref = u8g_font_calc_vref_font;
 80012ac:	4b01      	ldr	r3, [pc, #4]	; (80012b4 <u8g_SetFontPosBaseline+0x8>)
 80012ae:	6243      	str	r3, [r0, #36]	; 0x24
 80012b0:	4770      	bx	lr
 80012b2:	bf00      	nop
 80012b4:	080010b3 	.word	0x080010b3

080012b8 <u8g_call_dev_fn>:

#include <stddef.h>
#include "u8g.h"

uint8_t u8g_call_dev_fn(u8g_t *u8g, u8g_dev_t *dev, uint8_t msg, void *arg)
{
 80012b8:	b410      	push	{r4}
  return dev->dev_fn(u8g, dev, msg, arg); 
 80012ba:	680c      	ldr	r4, [r1, #0]
 80012bc:	46a4      	mov	ip, r4
}
 80012be:	bc10      	pop	{r4}
  return dev->dev_fn(u8g, dev, msg, arg); 
 80012c0:	4760      	bx	ip

080012c2 <u8g_InitLL>:

/*====================================================================*/

uint8_t u8g_InitLL(u8g_t *u8g, u8g_dev_t *dev)
{
 80012c2:	b538      	push	{r3, r4, r5, lr}
 80012c4:	4604      	mov	r4, r0
 80012c6:	460d      	mov	r5, r1
  uint8_t r;
  u8g->state_cb(U8G_STATE_MSG_BACKUP_ENV);
 80012c8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80012ca:	2002      	movs	r0, #2
 80012cc:	4798      	blx	r3
  r =  u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_INIT, NULL);
 80012ce:	4629      	mov	r1, r5
 80012d0:	220a      	movs	r2, #10
 80012d2:	2300      	movs	r3, #0
 80012d4:	4620      	mov	r0, r4
 80012d6:	f7ff ffef 	bl	80012b8 <u8g_call_dev_fn>
 80012da:	4605      	mov	r5, r0
  u8g->state_cb(U8G_STATE_MSG_BACKUP_U8G);
 80012dc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80012de:	2003      	movs	r0, #3
 80012e0:	4798      	blx	r3
  u8g->state_cb(U8G_STATE_MSG_RESTORE_ENV);
 80012e2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80012e4:	2000      	movs	r0, #0
 80012e6:	4798      	blx	r3
  return r;
}
 80012e8:	4628      	mov	r0, r5
 80012ea:	bd38      	pop	{r3, r4, r5, pc}

080012ec <u8g_FirstPageLL>:

void u8g_FirstPageLL(u8g_t *u8g, u8g_dev_t *dev)
{  
 80012ec:	b570      	push	{r4, r5, r6, lr}
 80012ee:	4604      	mov	r4, r0
 80012f0:	460d      	mov	r5, r1
  u8g->state_cb(U8G_STATE_MSG_BACKUP_ENV);
 80012f2:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80012f4:	2002      	movs	r0, #2
 80012f6:	4798      	blx	r3
  u8g->state_cb(U8G_STATE_MSG_RESTORE_U8G);
 80012f8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80012fa:	2001      	movs	r0, #1
 80012fc:	4798      	blx	r3
  u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_PAGE_FIRST, NULL);
 80012fe:	4629      	mov	r1, r5
 8001300:	2300      	movs	r3, #0
 8001302:	2214      	movs	r2, #20
 8001304:	4620      	mov	r0, r4
 8001306:	f7ff ffd7 	bl	80012b8 <u8g_call_dev_fn>
  u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_GET_PAGE_BOX, &(u8g->current_page));
 800130a:	f104 0338 	add.w	r3, r4, #56	; 0x38
 800130e:	4629      	mov	r1, r5
 8001310:	4620      	mov	r0, r4
 8001312:	2217      	movs	r2, #23
 8001314:	f7ff ffd0 	bl	80012b8 <u8g_call_dev_fn>
  u8g->state_cb(U8G_STATE_MSG_RESTORE_ENV);
 8001318:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800131a:	2000      	movs	r0, #0
}
 800131c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  u8g->state_cb(U8G_STATE_MSG_RESTORE_ENV);
 8001320:	4718      	bx	r3

08001322 <u8g_NextPageLL>:

uint8_t u8g_NextPageLL(u8g_t *u8g, u8g_dev_t *dev)
{  
 8001322:	b570      	push	{r4, r5, r6, lr}
 8001324:	4604      	mov	r4, r0
 8001326:	460e      	mov	r6, r1
  uint8_t r;
  u8g->state_cb(U8G_STATE_MSG_BACKUP_ENV);
 8001328:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800132a:	2002      	movs	r0, #2
 800132c:	4798      	blx	r3
  u8g->state_cb(U8G_STATE_MSG_RESTORE_U8G);
 800132e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001330:	2001      	movs	r0, #1
 8001332:	4798      	blx	r3
  r = u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_PAGE_NEXT, NULL);
 8001334:	2300      	movs	r3, #0
 8001336:	2215      	movs	r2, #21
 8001338:	4631      	mov	r1, r6
 800133a:	4620      	mov	r0, r4
 800133c:	f7ff ffbc 	bl	80012b8 <u8g_call_dev_fn>
  if ( r != 0 )
 8001340:	4605      	mov	r5, r0
 8001342:	b130      	cbz	r0, 8001352 <u8g_NextPageLL+0x30>
  {
    u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_GET_PAGE_BOX, &(u8g->current_page));
 8001344:	f104 0338 	add.w	r3, r4, #56	; 0x38
 8001348:	2217      	movs	r2, #23
 800134a:	4631      	mov	r1, r6
 800134c:	4620      	mov	r0, r4
 800134e:	f7ff ffb3 	bl	80012b8 <u8g_call_dev_fn>
  }
  u8g->state_cb(U8G_STATE_MSG_RESTORE_ENV);
 8001352:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001354:	2000      	movs	r0, #0
 8001356:	4798      	blx	r3
  return r;
}
 8001358:	4628      	mov	r0, r5
 800135a:	bd70      	pop	{r4, r5, r6, pc}

0800135c <u8g_SetContrastLL>:

uint8_t u8g_SetContrastLL(u8g_t *u8g, u8g_dev_t *dev, uint8_t contrast)
{  
 800135c:	b507      	push	{r0, r1, r2, lr}
 800135e:	ab02      	add	r3, sp, #8
 8001360:	f803 2d01 	strb.w	r2, [r3, #-1]!
  return u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_CONTRAST, &contrast);
 8001364:	220f      	movs	r2, #15
 8001366:	f7ff ffa7 	bl	80012b8 <u8g_call_dev_fn>
}
 800136a:	b003      	add	sp, #12
 800136c:	f85d fb04 	ldr.w	pc, [sp], #4

08001370 <u8g_GetWidthLL>:
#endif



u8g_uint_t u8g_GetWidthLL(u8g_t *u8g, u8g_dev_t *dev)
{
 8001370:	b507      	push	{r0, r1, r2, lr}
  u8g_uint_t r;
  u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_GET_WIDTH, &r);
 8001372:	2246      	movs	r2, #70	; 0x46
 8001374:	f10d 0307 	add.w	r3, sp, #7
 8001378:	f7ff ff9e 	bl	80012b8 <u8g_call_dev_fn>
  return r;
}
 800137c:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8001380:	b003      	add	sp, #12
 8001382:	f85d fb04 	ldr.w	pc, [sp], #4

08001386 <u8g_GetHeightLL>:

u8g_uint_t u8g_GetHeightLL(u8g_t *u8g, u8g_dev_t *dev)
{       
 8001386:	b507      	push	{r0, r1, r2, lr}
  u8g_uint_t r;
  u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_GET_HEIGHT, &r);
 8001388:	2247      	movs	r2, #71	; 0x47
 800138a:	f10d 0307 	add.w	r3, sp, #7
 800138e:	f7ff ff93 	bl	80012b8 <u8g_call_dev_fn>
  return r;
}
 8001392:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8001396:	b003      	add	sp, #12
 8001398:	f85d fb04 	ldr.w	pc, [sp], #4

0800139c <u8g_GetModeLL>:

u8g_uint_t u8g_GetModeLL(u8g_t *u8g, u8g_dev_t *dev)
{       
  return u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_GET_MODE, NULL);
 800139c:	2300      	movs	r3, #0
 800139e:	2248      	movs	r2, #72	; 0x48
 80013a0:	f7ff bf8a 	b.w	80012b8 <u8g_call_dev_fn>

080013a4 <u8g_UpdateDimension>:


/*====================================================================*/

void u8g_UpdateDimension(u8g_t *u8g)
{
 80013a4:	b510      	push	{r4, lr}
  u8g->width = u8g_GetWidthLL(u8g, u8g->dev);
 80013a6:	6841      	ldr	r1, [r0, #4]
{
 80013a8:	4604      	mov	r4, r0
  u8g->width = u8g_GetWidthLL(u8g, u8g->dev);
 80013aa:	f7ff ffe1 	bl	8001370 <u8g_GetWidthLL>
  u8g->height = u8g_GetHeightLL(u8g, u8g->dev);
 80013ae:	6861      	ldr	r1, [r4, #4]
  u8g->width = u8g_GetWidthLL(u8g, u8g->dev);
 80013b0:	7020      	strb	r0, [r4, #0]
  u8g->height = u8g_GetHeightLL(u8g, u8g->dev);
 80013b2:	4620      	mov	r0, r4
 80013b4:	f7ff ffe7 	bl	8001386 <u8g_GetHeightLL>
  u8g->mode = u8g_GetModeLL(u8g, u8g->dev);
 80013b8:	6861      	ldr	r1, [r4, #4]
  u8g->height = u8g_GetHeightLL(u8g, u8g->dev);
 80013ba:	7060      	strb	r0, [r4, #1]
  u8g->mode = u8g_GetModeLL(u8g, u8g->dev);
 80013bc:	4620      	mov	r0, r4
 80013be:	f7ff ffed 	bl	800139c <u8g_GetModeLL>
  /* 9 Dec 2012: u8g_scale.c requires update of current page */
  u8g_call_dev_fn(u8g, u8g->dev, U8G_DEV_MSG_GET_PAGE_BOX, &(u8g->current_page));
 80013c2:	f104 0338 	add.w	r3, r4, #56	; 0x38
  u8g->mode = u8g_GetModeLL(u8g, u8g->dev);
 80013c6:	74e0      	strb	r0, [r4, #19]
  u8g_call_dev_fn(u8g, u8g->dev, U8G_DEV_MSG_GET_PAGE_BOX, &(u8g->current_page));
 80013c8:	6861      	ldr	r1, [r4, #4]
 80013ca:	4620      	mov	r0, r4
}
 80013cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  u8g_call_dev_fn(u8g, u8g->dev, U8G_DEV_MSG_GET_PAGE_BOX, &(u8g->current_page));
 80013d0:	2217      	movs	r2, #23
 80013d2:	f7ff bf71 	b.w	80012b8 <u8g_call_dev_fn>

080013d6 <u8g_Begin>:
  u8g->state_cb = u8g_state_dummy_cb;

}

uint8_t u8g_Begin(u8g_t *u8g)
{
 80013d6:	b510      	push	{r4, lr}
  /* call and init low level driver and com device */
  if ( u8g_InitLL(u8g, u8g->dev) == 0 )
 80013d8:	6841      	ldr	r1, [r0, #4]
{
 80013da:	4604      	mov	r4, r0
  if ( u8g_InitLL(u8g, u8g->dev) == 0 )
 80013dc:	f7ff ff71 	bl	80012c2 <u8g_InitLL>
 80013e0:	b118      	cbz	r0, 80013ea <u8g_Begin+0x14>
    return 0;
  /* fetch width and height from the low level */
  u8g_UpdateDimension(u8g);
 80013e2:	4620      	mov	r0, r4
 80013e4:	f7ff ffde 	bl	80013a4 <u8g_UpdateDimension>
  return 1;
 80013e8:	2001      	movs	r0, #1
}
 80013ea:	bd10      	pop	{r4, pc}

080013ec <u8g_InitComFn>:
  return u8g_Begin(u8g);
}

/* special init for pure ARM systems */
uint8_t u8g_InitComFn(u8g_t *u8g, u8g_dev_t *dev, u8g_com_fnptr com_fn)
{
 80013ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  u8g->cursor_encoding = 34;
 80013f0:	2322      	movs	r3, #34	; 0x22
  u8g->font = NULL;
 80013f2:	2500      	movs	r5, #0
  u8g->cursor_fg_color = 1;
 80013f4:	2601      	movs	r6, #1
  u8g->font = NULL;
 80013f6:	6085      	str	r5, [r0, #8]
  u8g->cursor_font = NULL;
 80013f8:	60c5      	str	r5, [r0, #12]
  u8g->cursor_bg_color = 0;
 80013fa:	7445      	strb	r5, [r0, #17]
  u8g->cursor_fg_color = 1;
 80013fc:	7406      	strb	r6, [r0, #16]
  u8g->cursor_encoding = 34;
 80013fe:	7483      	strb	r3, [r0, #18]
  u8g->cursor_fn = (u8g_draw_cursor_fn)0;
 8001400:	6185      	str	r5, [r0, #24]
  u8g_call_dev_fn(u8g, u8g->dev, U8G_DEV_MSG_SET_COLOR_ENTRY, &irgb);
}

void u8g_SetColorIndex(u8g_t *u8g, uint8_t idx)
{
  u8g->arg_pixel.color = idx;
 8001402:	f880 6031 	strb.w	r6, [r0, #49]	; 0x31
{
 8001406:	4604      	mov	r4, r0
 8001408:	460f      	mov	r7, r1
 800140a:	4690      	mov	r8, r2
  u8g_SetFontPosBaseline(u8g);
 800140c:	f7ff ff4e 	bl	80012ac <u8g_SetFontPosBaseline>
  u8g->font_line_spacing_factor = 64;           /* 64 = 1.0, 77 = 1.2 line spacing factor */
 8001410:	2340      	movs	r3, #64	; 0x40
 8001412:	f884 302b 	strb.w	r3, [r4, #43]	; 0x2b
  u8g->state_cb = u8g_state_dummy_cb;
 8001416:	4b09      	ldr	r3, [pc, #36]	; (800143c <u8g_InitComFn+0x50>)
  u8g->font_height_mode = U8G_FONT_HEIGHT_MODE_XTEXT;
 8001418:	f884 6028 	strb.w	r6, [r4, #40]	; 0x28
  u8g->font_ref_ascent = 0;
 800141c:	f884 5029 	strb.w	r5, [r4, #41]	; 0x29
  u8g->font_ref_descent = 0;
 8001420:	f884 502a 	strb.w	r5, [r4, #42]	; 0x2a
  u8g->line_spacing = 0;
 8001424:	f884 502c 	strb.w	r5, [r4, #44]	; 0x2c
  u8g->state_cb = u8g_state_dummy_cb;
 8001428:	6363      	str	r3, [r4, #52]	; 0x34
  u8g->dev = dev;
 800142a:	6067      	str	r7, [r4, #4]
  return u8g_Begin(u8g);
 800142c:	4620      	mov	r0, r4
  u8g->dev->com_fn = com_fn;
 800142e:	f8c7 8008 	str.w	r8, [r7, #8]
}
 8001432:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  return u8g_Begin(u8g);
 8001436:	f7ff bfce 	b.w	80013d6 <u8g_Begin>
 800143a:	bf00      	nop
 800143c:	08001729 	.word	0x08001729

08001440 <u8g_FirstPage>:
  u8g_FirstPageLL(u8g, u8g->dev);
 8001440:	6841      	ldr	r1, [r0, #4]
 8001442:	f7ff bf53 	b.w	80012ec <u8g_FirstPageLL>

08001446 <u8g_NextPage>:
  if  ( u8g->cursor_fn != (u8g_draw_cursor_fn)0 )
 8001446:	6983      	ldr	r3, [r0, #24]
{
 8001448:	b510      	push	{r4, lr}
 800144a:	4604      	mov	r4, r0
  if  ( u8g->cursor_fn != (u8g_draw_cursor_fn)0 )
 800144c:	b103      	cbz	r3, 8001450 <u8g_NextPage+0xa>
    u8g->cursor_fn(u8g);
 800144e:	4798      	blx	r3
  return u8g_NextPageLL(u8g, u8g->dev);
 8001450:	6861      	ldr	r1, [r4, #4]
 8001452:	4620      	mov	r0, r4
}
 8001454:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return u8g_NextPageLL(u8g, u8g->dev);
 8001458:	f7ff bf63 	b.w	8001322 <u8g_NextPageLL>

0800145c <u8g_SetContrast>:
  return u8g_SetContrastLL(u8g, u8g->dev, contrast);
 800145c:	460a      	mov	r2, r1
 800145e:	6841      	ldr	r1, [r0, #4]
 8001460:	f7ff bf7c 	b.w	800135c <u8g_SetContrastLL>

08001464 <u8g_Draw8Pixel>:
{
 8001464:	b470      	push	{r4, r5, r6}
 8001466:	f89d 600c 	ldrb.w	r6, [sp, #12]
  u8g_Draw8PixelLL(u8g, u8g->dev, x, y, dir, pixel);
 800146a:	6845      	ldr	r5, [r0, #4]
  arg->x = x;
 800146c:	f880 102d 	strb.w	r1, [r0, #45]	; 0x2d
  arg->y = y;
 8001470:	f880 202e 	strb.w	r2, [r0, #46]	; 0x2e
  arg->dir = dir;
 8001474:	f880 3030 	strb.w	r3, [r0, #48]	; 0x30
  arg->pixel = pixel;
 8001478:	f880 602f 	strb.w	r6, [r0, #47]	; 0x2f
  u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_SET_8PIXEL, arg);
 800147c:	4629      	mov	r1, r5
}
 800147e:	bc70      	pop	{r4, r5, r6}
  u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_SET_8PIXEL, arg);
 8001480:	f100 032d 	add.w	r3, r0, #45	; 0x2d
 8001484:	223b      	movs	r2, #59	; 0x3b
 8001486:	f7ff bf17 	b.w	80012b8 <u8g_call_dev_fn>

0800148a <u8g_page_First>:
  u8g_page_First(p);
}

void u8g_page_First(u8g_page_t *p)
{
  p->page_y0 = 0;
 800148a:	2200      	movs	r2, #0
  p->page_y1 = p->page_height;
  p->page_y1--;
 800148c:	7803      	ldrb	r3, [r0, #0]
  p->page_y0 = 0;
 800148e:	7082      	strb	r2, [r0, #2]
  p->page_y1--;
 8001490:	3b01      	subs	r3, #1
 8001492:	70c3      	strb	r3, [r0, #3]
  p->page = 0;
 8001494:	7102      	strb	r2, [r0, #4]
 8001496:	4770      	bx	lr

08001498 <u8g_page_Next>:
}

uint8_t u8g_page_Next(u8g_page_t * p)
{
 8001498:	b510      	push	{r4, lr}
  register u8g_uint_t y1;
  p->page_y0 += p->page_height;
 800149a:	7881      	ldrb	r1, [r0, #2]
 800149c:	7802      	ldrb	r2, [r0, #0]
  if ( p->page_y0 >= p->total_height )
 800149e:	7844      	ldrb	r4, [r0, #1]
  p->page_y0 += p->page_height;
 80014a0:	4411      	add	r1, r2
 80014a2:	b2c9      	uxtb	r1, r1
  if ( p->page_y0 >= p->total_height )
 80014a4:	42a1      	cmp	r1, r4
  p->page_y0 += p->page_height;
 80014a6:	7081      	strb	r1, [r0, #2]
  if ( p->page_y0 >= p->total_height )
 80014a8:	d20d      	bcs.n	80014c6 <u8g_page_Next+0x2e>
    return 0;
  p->page++;
 80014aa:	7903      	ldrb	r3, [r0, #4]
 80014ac:	3301      	adds	r3, #1
 80014ae:	7103      	strb	r3, [r0, #4]
  y1 = p->page_y1;
 80014b0:	78c3      	ldrb	r3, [r0, #3]
  y1 += p->page_height;
 80014b2:	4413      	add	r3, r2
 80014b4:	b2db      	uxtb	r3, r3
  if ( y1 >= p->total_height )
 80014b6:	429c      	cmp	r4, r3
  {
    y1 = p->total_height;
    y1--;
 80014b8:	bf9c      	itt	ls
 80014ba:	f104 33ff 	addls.w	r3, r4, #4294967295
 80014be:	b2db      	uxtbls	r3, r3
  }
  p->page_y1 = y1;
 80014c0:	70c3      	strb	r3, [r0, #3]
  
  return 1;
 80014c2:	2001      	movs	r0, #1
 80014c4:	bd10      	pop	{r4, pc}
    return 0;
 80014c6:	2000      	movs	r0, #0
}
 80014c8:	bd10      	pop	{r4, pc}

080014ca <u8g_pb_Clear>:
  uint8_t *ptr = (uint8_t *)b->buf;
  uint8_t *end_ptr = ptr;
  end_ptr += b->width;
  do
  {
    *ptr++ = 0;
 80014ca:	2100      	movs	r1, #0
  uint8_t *ptr = (uint8_t *)b->buf;
 80014cc:	6883      	ldr	r3, [r0, #8]
  end_ptr += b->width;
 80014ce:	7942      	ldrb	r2, [r0, #5]
 80014d0:	441a      	add	r2, r3
    *ptr++ = 0;
 80014d2:	f803 1b01 	strb.w	r1, [r3], #1
  } while( ptr != end_ptr );
 80014d6:	429a      	cmp	r2, r3
 80014d8:	d1fb      	bne.n	80014d2 <u8g_pb_Clear+0x8>
}
 80014da:	4770      	bx	lr

080014dc <u8g_pb_IsYIntersection>:
  return 0;
}
*/

uint8_t u8g_pb_IsYIntersection(u8g_pb_t *pb, u8g_uint_t v0, u8g_uint_t v1)
{
 80014dc:	b510      	push	{r4, lr}
  uint8_t c1, c2, c3, tmp;
  c1 = v0 <= pb->p.page_y1;
 80014de:	78c3      	ldrb	r3, [r0, #3]
  c2 = v1 >= pb->p.page_y0;
 80014e0:	7884      	ldrb	r4, [r0, #2]
  c1 = v0 <= pb->p.page_y1;
 80014e2:	428b      	cmp	r3, r1
 80014e4:	bf34      	ite	cc
 80014e6:	2300      	movcc	r3, #0
 80014e8:	2301      	movcs	r3, #1
  c3 = v0 > v1;
 80014ea:	4291      	cmp	r1, r2
 80014ec:	bf94      	ite	ls
 80014ee:	2100      	movls	r1, #0
 80014f0:	2101      	movhi	r1, #1
  tmp = c1;
  c1 &= c2;
  c2 &= c3;
  c3 &= tmp;
  c1 |= c2;
  c1 |= c3;
 80014f2:	ea43 0001 	orr.w	r0, r3, r1
 80014f6:	4294      	cmp	r4, r2
 80014f8:	bf8c      	ite	hi
 80014fa:	2000      	movhi	r0, #0
 80014fc:	f000 0001 	andls.w	r0, r0, #1
 8001500:	400b      	ands	r3, r1
  return c1 & 1;
}
 8001502:	4318      	orrs	r0, r3
 8001504:	bd10      	pop	{r4, pc}

08001506 <u8g_pb_GetPageBox>:
  return u8g_pb_IsXIntersection(pb, bbx->x, tmp);
}

void u8g_pb_GetPageBox(u8g_pb_t *pb, u8g_box_t *box)
{
  box->x0 = 0;
 8001506:	2300      	movs	r3, #0
 8001508:	700b      	strb	r3, [r1, #0]
  box->y0 = pb->p.page_y0;
 800150a:	7883      	ldrb	r3, [r0, #2]
 800150c:	704b      	strb	r3, [r1, #1]
  box->x1 = pb->width;
  box->x1--;
 800150e:	7943      	ldrb	r3, [r0, #5]
 8001510:	3b01      	subs	r3, #1
 8001512:	708b      	strb	r3, [r1, #2]
  box->y1 = pb->p.page_y1;
 8001514:	78c3      	ldrb	r3, [r0, #3]
 8001516:	70cb      	strb	r3, [r1, #3]
 8001518:	4770      	bx	lr

0800151a <u8g_pb_Is8PixelVisible>:
uint8_t u8g_pb_Is8PixelVisible(u8g_pb_t *b, u8g_dev_arg_pixel_t *arg_pixel)
{
  u8g_uint_t v0, v1;
  v0 = arg_pixel->y;
  v1 = v0;
  switch( arg_pixel->dir )
 800151a:	78ca      	ldrb	r2, [r1, #3]
  v0 = arg_pixel->y;
 800151c:	784b      	ldrb	r3, [r1, #1]
  switch( arg_pixel->dir )
 800151e:	2a01      	cmp	r2, #1
 8001520:	d003      	beq.n	800152a <u8g_pb_Is8PixelVisible+0x10>
 8001522:	2a03      	cmp	r2, #3
 8001524:	d007      	beq.n	8001536 <u8g_pb_Is8PixelVisible+0x1c>
  v1 = v0;
 8001526:	461a      	mov	r2, r3
 8001528:	e002      	b.n	8001530 <u8g_pb_Is8PixelVisible+0x16>
  {
    case 0:
      break;
    case 1:  
      v1 += 8;          /* this is independent from the page height */
 800152a:	f103 0208 	add.w	r2, r3, #8
 800152e:	b2d2      	uxtb	r2, r2
      break;
    case 3: 
      v0 -= 8;
      break;
  }
  return u8g_pb_IsYIntersection(b, v0, v1);
 8001530:	4619      	mov	r1, r3
 8001532:	f7ff bfd3 	b.w	80014dc <u8g_pb_IsYIntersection>
      v0 -= 8;
 8001536:	f1a3 0108 	sub.w	r1, r3, #8
  v1 = v0;
 800153a:	461a      	mov	r2, r3
      v0 -= 8;
 800153c:	b2cb      	uxtb	r3, r1
      break;
 800153e:	e7f7      	b.n	8001530 <u8g_pb_Is8PixelVisible+0x16>

08001540 <u8g_pb_WriteBuffer>:
}



uint8_t u8g_pb_WriteBuffer(u8g_pb_t *b, u8g_t *u8g, u8g_dev_t *dev)
{
 8001540:	b410      	push	{r4}
 8001542:	460c      	mov	r4, r1
  return u8g_WriteSequence(u8g, dev, b->width, b->buf);  
 8001544:	6883      	ldr	r3, [r0, #8]
{
 8001546:	4611      	mov	r1, r2
  return u8g_WriteSequence(u8g, dev, b->width, b->buf);  
 8001548:	7942      	ldrb	r2, [r0, #5]
 800154a:	4620      	mov	r0, r4
}
 800154c:	bc10      	pop	{r4}
  return u8g_WriteSequence(u8g, dev, b->width, b->buf);  
 800154e:	f7ff bcee 	b.w	8000f2e <u8g_WriteSequence>

08001552 <u8g_pb8v1_set_pixel>:
  b->width = width;
  u8g_pb_Clear(b);
}

void u8g_pb8v1_set_pixel(u8g_pb_t *b, u8g_uint_t x, u8g_uint_t y, uint8_t color_index)
{
 8001552:	b510      	push	{r4, lr}
  register uint8_t mask;
  uint8_t *ptr = b->buf;
 8001554:	6884      	ldr	r4, [r0, #8]
  
  y -= b->p.page_y0;
 8001556:	7880      	ldrb	r0, [r0, #2]
 8001558:	1a10      	subs	r0, r2, r0
  mask = 1;
  y &= 0x07;
  mask <<= y;
 800155a:	2201      	movs	r2, #1
 800155c:	f000 0007 	and.w	r0, r0, #7
 8001560:	4082      	lsls	r2, r0
 8001562:	b2d2      	uxtb	r2, r2
 8001564:	5c60      	ldrb	r0, [r4, r1]
  ptr += x;
  if ( color_index )
 8001566:	b113      	cbz	r3, 800156e <u8g_pb8v1_set_pixel+0x1c>
  {
    *ptr |= mask;
 8001568:	4302      	orrs	r2, r0
  }
  else
  {
    mask ^=0xff;
    *ptr &= mask;
 800156a:	5462      	strb	r2, [r4, r1]
 800156c:	bd10      	pop	{r4, pc}
 800156e:	ea20 0202 	bic.w	r2, r0, r2
 8001572:	e7fa      	b.n	800156a <u8g_pb8v1_set_pixel+0x18>

08001574 <u8g_pb8v1_SetPixel>:
  }
}


void u8g_pb8v1_SetPixel(u8g_pb_t *b, const u8g_dev_arg_pixel_t * const arg_pixel)
{
 8001574:	b410      	push	{r4}
 8001576:	460b      	mov	r3, r1
  if ( arg_pixel->y < b->p.page_y0 )
 8001578:	784a      	ldrb	r2, [r1, #1]
 800157a:	7881      	ldrb	r1, [r0, #2]
 800157c:	4291      	cmp	r1, r2
 800157e:	d80a      	bhi.n	8001596 <u8g_pb8v1_SetPixel+0x22>
    return;
  if ( arg_pixel->y > b->p.page_y1 )
 8001580:	78c1      	ldrb	r1, [r0, #3]
 8001582:	4291      	cmp	r1, r2
 8001584:	d307      	bcc.n	8001596 <u8g_pb8v1_SetPixel+0x22>
    return;
  if ( arg_pixel->x >= b->width )
 8001586:	7819      	ldrb	r1, [r3, #0]
 8001588:	7944      	ldrb	r4, [r0, #5]
 800158a:	428c      	cmp	r4, r1
 800158c:	d903      	bls.n	8001596 <u8g_pb8v1_SetPixel+0x22>
    return;
  u8g_pb8v1_set_pixel(b, arg_pixel->x, arg_pixel->y, arg_pixel->color);
 800158e:	791b      	ldrb	r3, [r3, #4]
}
 8001590:	bc10      	pop	{r4}
  u8g_pb8v1_set_pixel(b, arg_pixel->x, arg_pixel->y, arg_pixel->color);
 8001592:	f7ff bfde 	b.w	8001552 <u8g_pb8v1_set_pixel>
}
 8001596:	bc10      	pop	{r4}
 8001598:	4770      	bx	lr

0800159a <u8g_pb8v1_Set8PixelOpt2>:
  } while( pixel != 0  );
}


void u8g_pb8v1_Set8PixelOpt2(u8g_pb_t *b, u8g_dev_arg_pixel_t *arg_pixel)
{
 800159a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  register uint8_t pixel = arg_pixel->pixel;
  u8g_uint_t dx = 0;
  u8g_uint_t dy = 0;
  
  switch( arg_pixel->dir )
 800159e:	78cb      	ldrb	r3, [r1, #3]
{
 80015a0:	4680      	mov	r8, r0
 80015a2:	460c      	mov	r4, r1
  register uint8_t pixel = arg_pixel->pixel;
 80015a4:	788d      	ldrb	r5, [r1, #2]
  switch( arg_pixel->dir )
 80015a6:	2b03      	cmp	r3, #3
 80015a8:	d81f      	bhi.n	80015ea <u8g_pb8v1_Set8PixelOpt2+0x50>
 80015aa:	e8df f003 	tbb	[pc, r3]
 80015ae:	1602      	.short	0x1602
 80015b0:	1c19      	.short	0x1c19
  u8g_uint_t dy = 0;
 80015b2:	2600      	movs	r6, #0
  {
    case 0: dx++; break;
 80015b4:	2701      	movs	r7, #1
    case 3: dy--; break;
  }
  
  do
  {
    if ( pixel & 128 )
 80015b6:	062b      	lsls	r3, r5, #24
 80015b8:	d503      	bpl.n	80015c2 <u8g_pb8v1_Set8PixelOpt2+0x28>
      u8g_pb8v1_SetPixel(b, arg_pixel);
 80015ba:	4621      	mov	r1, r4
 80015bc:	4640      	mov	r0, r8
 80015be:	f7ff ffd9 	bl	8001574 <u8g_pb8v1_SetPixel>
    arg_pixel->x += dx;
 80015c2:	7823      	ldrb	r3, [r4, #0]
    arg_pixel->y += dy;
    pixel <<= 1;
 80015c4:	006d      	lsls	r5, r5, #1
    arg_pixel->x += dx;
 80015c6:	443b      	add	r3, r7
 80015c8:	7023      	strb	r3, [r4, #0]
    arg_pixel->y += dy;
 80015ca:	7863      	ldrb	r3, [r4, #1]
  } while( pixel != 0  );
 80015cc:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
    arg_pixel->y += dy;
 80015d0:	4433      	add	r3, r6
 80015d2:	7063      	strb	r3, [r4, #1]
  } while( pixel != 0  );
 80015d4:	d1ef      	bne.n	80015b6 <u8g_pb8v1_Set8PixelOpt2+0x1c>
  
}
 80015d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    case 1: dy++; break;
 80015da:	2601      	movs	r6, #1
  u8g_uint_t dx = 0;
 80015dc:	2700      	movs	r7, #0
    case 3: dy--; break;
 80015de:	e7ea      	b.n	80015b6 <u8g_pb8v1_Set8PixelOpt2+0x1c>
  u8g_uint_t dy = 0;
 80015e0:	2600      	movs	r6, #0
    case 2: dx--; break;
 80015e2:	27ff      	movs	r7, #255	; 0xff
 80015e4:	e7e7      	b.n	80015b6 <u8g_pb8v1_Set8PixelOpt2+0x1c>
    case 3: dy--; break;
 80015e6:	26ff      	movs	r6, #255	; 0xff
 80015e8:	e7f8      	b.n	80015dc <u8g_pb8v1_Set8PixelOpt2+0x42>
  u8g_uint_t dy = 0;
 80015ea:	2600      	movs	r6, #0
  u8g_uint_t dx = 0;
 80015ec:	4637      	mov	r7, r6
 80015ee:	e7e2      	b.n	80015b6 <u8g_pb8v1_Set8PixelOpt2+0x1c>

080015f0 <u8g_dev_pb8v1_base_fn>:

uint8_t u8g_dev_pb8v1_base_fn(u8g_t *u8g, u8g_dev_t *dev, uint8_t msg, void *arg)
{
  u8g_pb_t *pb = (u8g_pb_t *)(dev->dev_mem);
  switch(msg)
 80015f0:	2a32      	cmp	r2, #50	; 0x32
{
 80015f2:	b538      	push	{r3, r4, r5, lr}
 80015f4:	461d      	mov	r5, r3
  u8g_pb_t *pb = (u8g_pb_t *)(dev->dev_mem);
 80015f6:	684c      	ldr	r4, [r1, #4]
  switch(msg)
 80015f8:	d01e      	beq.n	8001638 <u8g_dev_pb8v1_base_fn+0x48>
 80015fa:	d80c      	bhi.n	8001616 <u8g_dev_pb8v1_base_fn+0x26>
 80015fc:	2a15      	cmp	r2, #21
 80015fe:	d020      	beq.n	8001642 <u8g_dev_pb8v1_base_fn+0x52>
 8001600:	2a17      	cmp	r2, #23
 8001602:	d027      	beq.n	8001654 <u8g_dev_pb8v1_base_fn+0x64>
 8001604:	2a14      	cmp	r2, #20
 8001606:	d115      	bne.n	8001634 <u8g_dev_pb8v1_base_fn+0x44>
    case U8G_DEV_MSG_INIT:
      break;
    case U8G_DEV_MSG_STOP:
      break;
    case U8G_DEV_MSG_PAGE_FIRST:
      u8g_pb_Clear(pb);
 8001608:	4620      	mov	r0, r4
 800160a:	f7ff ff5e 	bl	80014ca <u8g_pb_Clear>
      u8g_page_First(&(pb->p));
 800160e:	4620      	mov	r0, r4
 8001610:	f7ff ff3b 	bl	800148a <u8g_page_First>
 8001614:	e00e      	b.n	8001634 <u8g_dev_pb8v1_base_fn+0x44>
  switch(msg)
 8001616:	2a46      	cmp	r2, #70	; 0x46
 8001618:	d021      	beq.n	800165e <u8g_dev_pb8v1_base_fn+0x6e>
 800161a:	2a47      	cmp	r2, #71	; 0x47
 800161c:	d022      	beq.n	8001664 <u8g_dev_pb8v1_base_fn+0x74>
 800161e:	2a3b      	cmp	r2, #59	; 0x3b
 8001620:	d108      	bne.n	8001634 <u8g_dev_pb8v1_base_fn+0x44>
      if ( u8g_pb_Is8PixelVisible(pb, (u8g_dev_arg_pixel_t *)arg) )
 8001622:	4619      	mov	r1, r3
 8001624:	4620      	mov	r0, r4
 8001626:	f7ff ff78 	bl	800151a <u8g_pb_Is8PixelVisible>
 800162a:	b118      	cbz	r0, 8001634 <u8g_dev_pb8v1_base_fn+0x44>
        u8g_pb8v1_Set8PixelOpt2(pb, (u8g_dev_arg_pixel_t *)arg);
 800162c:	4629      	mov	r1, r5
 800162e:	4620      	mov	r0, r4
 8001630:	f7ff ffb3 	bl	800159a <u8g_pb8v1_Set8PixelOpt2>
    case U8G_DEV_MSG_SET_XY_CB:
      break;
    case U8G_DEV_MSG_GET_MODE:
      return U8G_MODE_BW;
  }
  return 1;
 8001634:	2001      	movs	r0, #1
}
 8001636:	bd38      	pop	{r3, r4, r5, pc}
        u8g_pb8v1_SetPixel(pb, (u8g_dev_arg_pixel_t *)arg);
 8001638:	4619      	mov	r1, r3
 800163a:	4620      	mov	r0, r4
 800163c:	f7ff ff9a 	bl	8001574 <u8g_pb8v1_SetPixel>
 8001640:	e7f8      	b.n	8001634 <u8g_dev_pb8v1_base_fn+0x44>
      if ( u8g_page_Next(&(pb->p)) == 0 )
 8001642:	4620      	mov	r0, r4
 8001644:	f7ff ff28 	bl	8001498 <u8g_page_Next>
 8001648:	2800      	cmp	r0, #0
 800164a:	d0f4      	beq.n	8001636 <u8g_dev_pb8v1_base_fn+0x46>
      u8g_pb_Clear(pb);
 800164c:	4620      	mov	r0, r4
 800164e:	f7ff ff3c 	bl	80014ca <u8g_pb_Clear>
 8001652:	e7ef      	b.n	8001634 <u8g_dev_pb8v1_base_fn+0x44>
      u8g_pb_GetPageBox(pb, (u8g_box_t *)arg);
 8001654:	4619      	mov	r1, r3
 8001656:	4620      	mov	r0, r4
 8001658:	f7ff ff55 	bl	8001506 <u8g_pb_GetPageBox>
 800165c:	e7ea      	b.n	8001634 <u8g_dev_pb8v1_base_fn+0x44>
      *((u8g_uint_t *)arg) = pb->width;
 800165e:	7963      	ldrb	r3, [r4, #5]
      *((u8g_uint_t *)arg) = pb->p.total_height;
 8001660:	702b      	strb	r3, [r5, #0]
 8001662:	e7e7      	b.n	8001634 <u8g_dev_pb8v1_base_fn+0x44>
 8001664:	7863      	ldrb	r3, [r4, #1]
 8001666:	e7fb      	b.n	8001660 <u8g_dev_pb8v1_base_fn+0x70>

08001668 <u8g_draw_hline>:
*/

#include "u8g.h"

void u8g_draw_hline(u8g_t *u8g, u8g_uint_t x, u8g_uint_t y, u8g_uint_t w)
{
 8001668:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800166c:	4606      	mov	r6, r0
 800166e:	460d      	mov	r5, r1
 8001670:	4617      	mov	r7, r2
 8001672:	461c      	mov	r4, r3
  uint8_t pixel = 0x0ff;
  while( w >= 8 )
  {
    u8g_Draw8Pixel(u8g, x, y, 0, pixel);
 8001674:	f04f 09ff 	mov.w	r9, #255	; 0xff
 8001678:	f023 0807 	bic.w	r8, r3, #7
 800167c:	4488      	add	r8, r1
 800167e:	fa5f f888 	uxtb.w	r8, r8
  while( w >= 8 )
 8001682:	4545      	cmp	r5, r8
 8001684:	d115      	bne.n	80016b2 <u8g_draw_hline+0x4a>
    w-=8;
    x+=8;
  }
  if ( w != 0 )
 8001686:	f014 0407 	ands.w	r4, r4, #7
 800168a:	d00f      	beq.n	80016ac <u8g_draw_hline+0x44>
  {
    w ^=7;
    w++;
    pixel <<= w&7;
 800168c:	23ff      	movs	r3, #255	; 0xff
    w ^=7;
 800168e:	f084 0407 	eor.w	r4, r4, #7
    w++;
 8001692:	3401      	adds	r4, #1
    pixel <<= w&7;
 8001694:	f004 0407 	and.w	r4, r4, #7
 8001698:	fa03 f404 	lsl.w	r4, r3, r4
    u8g_Draw8Pixel(u8g, x, y, 0, pixel);
 800169c:	b2e4      	uxtb	r4, r4
 800169e:	9400      	str	r4, [sp, #0]
 80016a0:	2300      	movs	r3, #0
 80016a2:	463a      	mov	r2, r7
 80016a4:	4629      	mov	r1, r5
 80016a6:	4630      	mov	r0, r6
 80016a8:	f7ff fedc 	bl	8001464 <u8g_Draw8Pixel>
  }
}
 80016ac:	b003      	add	sp, #12
 80016ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    u8g_Draw8Pixel(u8g, x, y, 0, pixel);
 80016b2:	4629      	mov	r1, r5
 80016b4:	f8cd 9000 	str.w	r9, [sp]
 80016b8:	2300      	movs	r3, #0
 80016ba:	463a      	mov	r2, r7
 80016bc:	4630      	mov	r0, r6
    x+=8;
 80016be:	3508      	adds	r5, #8
    u8g_Draw8Pixel(u8g, x, y, 0, pixel);
 80016c0:	f7ff fed0 	bl	8001464 <u8g_Draw8Pixel>
    x+=8;
 80016c4:	b2ed      	uxtb	r5, r5
 80016c6:	e7dc      	b.n	8001682 <u8g_draw_hline+0x1a>

080016c8 <u8g_draw_box>:
  y--;
  u8g_draw_hline(u8g, xtmp, y, w);
}

void u8g_draw_box(u8g_t *u8g, u8g_uint_t x, u8g_uint_t y, u8g_uint_t w, u8g_uint_t h)
{
 80016c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80016cc:	4606      	mov	r6, r0
 80016ce:	460f      	mov	r7, r1
 80016d0:	4691      	mov	r9, r2
 80016d2:	4698      	mov	r8, r3
 80016d4:	2400      	movs	r4, #0
 80016d6:	f89d 5020 	ldrb.w	r5, [sp, #32]
  do
  { 
    u8g_draw_hline(u8g, x, y, w);
 80016da:	eb09 0204 	add.w	r2, r9, r4
 80016de:	4643      	mov	r3, r8
 80016e0:	b2d2      	uxtb	r2, r2
 80016e2:	4639      	mov	r1, r7
 80016e4:	4630      	mov	r0, r6
 80016e6:	3401      	adds	r4, #1
 80016e8:	f7ff ffbe 	bl	8001668 <u8g_draw_hline>
    y++;    
    h--;
  } while( h != 0 );
 80016ec:	b2e3      	uxtb	r3, r4
 80016ee:	429d      	cmp	r5, r3
 80016f0:	d1f3      	bne.n	80016da <u8g_draw_box+0x12>
}
 80016f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080016f6 <u8g_DrawBox>:

/* restrictions: h > 0 */
void u8g_DrawBox(u8g_t *u8g, u8g_uint_t x, u8g_uint_t y, u8g_uint_t w, u8g_uint_t h)
{
 80016f6:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80016fa:	f89d 4020 	ldrb.w	r4, [sp, #32]
 80016fe:	4605      	mov	r5, r0
  if ( u8g_IsBBXIntersection(u8g, x, y, w, h) == 0 )
 8001700:	9400      	str	r4, [sp, #0]
{
 8001702:	460e      	mov	r6, r1
 8001704:	4617      	mov	r7, r2
 8001706:	4698      	mov	r8, r3
  if ( u8g_IsBBXIntersection(u8g, x, y, w, h) == 0 )
 8001708:	f7ff fbbc 	bl	8000e84 <u8g_IsBBXIntersection>
 800170c:	b148      	cbz	r0, 8001722 <u8g_DrawBox+0x2c>
    return;
  u8g_draw_box(u8g, x, y, w, h);
 800170e:	4643      	mov	r3, r8
 8001710:	463a      	mov	r2, r7
 8001712:	4631      	mov	r1, r6
 8001714:	4628      	mov	r0, r5
 8001716:	9408      	str	r4, [sp, #32]
}
 8001718:	b002      	add	sp, #8
 800171a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  u8g_draw_box(u8g, x, y, w, h);
 800171e:	f7ff bfd3 	b.w	80016c8 <u8g_draw_box>
}
 8001722:	b002      	add	sp, #8
 8001724:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001728 <u8g_state_dummy_cb>:
 8001728:	4770      	bx	lr

0800172a <u8g_Delay>:
#include "u8g_arm.h"

void u8g_Delay(uint16_t val) {
	HAL_Delay(val);
 800172a:	f7fe bd57 	b.w	80001dc <HAL_Delay>

0800172e <u8g_10MicroDelay>:
{
	HAL_Delay(1);
}

void u8g_10MicroDelay(void) {
	HAL_Delay(1);
 800172e:	2001      	movs	r0, #1
 8001730:	f7fe bd54 	b.w	80001dc <HAL_Delay>

08001734 <u8g_com_hw_spi_fn>:
}

uint8_t u8g_com_hw_spi_fn(u8g_t *u8g, uint8_t msg, uint8_t arg_val,
		void *arg_ptr) {
 8001734:	b513      	push	{r0, r1, r4, lr}
	switch (msg) {
 8001736:	3901      	subs	r1, #1
		void *arg_ptr) {
 8001738:	4618      	mov	r0, r3
 800173a:	f88d 2007 	strb.w	r2, [sp, #7]
	switch (msg) {
 800173e:	2906      	cmp	r1, #6
 8001740:	d80f      	bhi.n	8001762 <u8g_com_hw_spi_fn+0x2e>
 8001742:	e8df f001 	tbb	[pc, r1]
 8001746:	040c      	.short	0x040c
 8001748:	31221c11 	.word	0x31221c11
 800174c:	31          	.byte	0x31
 800174d:	00          	.byte	0x00
		break;
	case U8G_COM_MSG_INIT:
		u8g_MicroDelay();
		break;
	case U8G_COM_MSG_ADDRESS: /* define cmd (arg_val = 0) or data mode (arg_val = 1) */
		u8g_10MicroDelay();
 800174e:	f7ff ffee 	bl	800172e <u8g_10MicroDelay>
		HAL_GPIO_WritePin(PORTB, DC, (GPIO_PinState) arg_val);
 8001752:	2180      	movs	r1, #128	; 0x80
 8001754:	f89d 2007 	ldrb.w	r2, [sp, #7]
	case U8G_COM_MSG_CHIP_SELECT:
		if (arg_val == 0) {
			HAL_Delay(1);
			HAL_GPIO_WritePin(PORTB, CS, GPIO_PIN_SET);
		} else
			HAL_GPIO_WritePin(PORTB, CS, GPIO_PIN_RESET);
 8001758:	481b      	ldr	r0, [pc, #108]	; (80017c8 <u8g_com_hw_spi_fn+0x94>)
 800175a:	f7fe fe8f 	bl	800047c <HAL_GPIO_WritePin>
		u8g_MicroDelay();
 800175e:	f7ff ffe6 	bl	800172e <u8g_10MicroDelay>
		arg_val = 0;
	}
		break;
	}
	return 1;
}
 8001762:	2001      	movs	r0, #1
 8001764:	b002      	add	sp, #8
 8001766:	bd10      	pop	{r4, pc}
		if (arg_val == 0) {
 8001768:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800176c:	b92b      	cbnz	r3, 800177a <u8g_com_hw_spi_fn+0x46>
			HAL_Delay(1);
 800176e:	2001      	movs	r0, #1
 8001770:	f7fe fd34 	bl	80001dc <HAL_Delay>
			HAL_GPIO_WritePin(PORTB, CS, GPIO_PIN_SET);
 8001774:	2201      	movs	r2, #1
			HAL_GPIO_WritePin(PORTB, CS, GPIO_PIN_RESET);
 8001776:	2120      	movs	r1, #32
 8001778:	e7ee      	b.n	8001758 <u8g_com_hw_spi_fn+0x24>
 800177a:	2200      	movs	r2, #0
 800177c:	e7fb      	b.n	8001776 <u8g_com_hw_spi_fn+0x42>
		u8g_10MicroDelay();
 800177e:	f7ff ffd6 	bl	800172e <u8g_10MicroDelay>
		HAL_GPIO_WritePin(PORTB, RST, (GPIO_PinState) arg_val);
 8001782:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8001786:	2140      	movs	r1, #64	; 0x40
 8001788:	e7e6      	b.n	8001758 <u8g_com_hw_spi_fn+0x24>
		HAL_SPI_Transmit(&SPI_HANDLER, &arg_val, 1, 10000);
 800178a:	f242 7310 	movw	r3, #10000	; 0x2710
 800178e:	2201      	movs	r2, #1
 8001790:	f10d 0107 	add.w	r1, sp, #7
 8001794:	480d      	ldr	r0, [pc, #52]	; (80017cc <u8g_com_hw_spi_fn+0x98>)
 8001796:	f7ff f979 	bl	8000a8c <HAL_SPI_Transmit>
		while (HAL_SPI_GetState(&SPI_HANDLER) != HAL_SPI_STATE_READY)
 800179a:	4c0c      	ldr	r4, [pc, #48]	; (80017cc <u8g_com_hw_spi_fn+0x98>)
 800179c:	4620      	mov	r0, r4
 800179e:	f7ff fa1e 	bl	8000bde <HAL_SPI_GetState>
 80017a2:	2801      	cmp	r0, #1
 80017a4:	d1fa      	bne.n	800179c <u8g_com_hw_spi_fn+0x68>
 80017a6:	e7da      	b.n	800175e <u8g_com_hw_spi_fn+0x2a>
		HAL_SPI_Transmit(&SPI_HANDLER, (uint8_t *) arg_ptr, arg_val, 10000);
 80017a8:	4601      	mov	r1, r0
 80017aa:	f242 7310 	movw	r3, #10000	; 0x2710
 80017ae:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80017b2:	4806      	ldr	r0, [pc, #24]	; (80017cc <u8g_com_hw_spi_fn+0x98>)
 80017b4:	f7ff f96a 	bl	8000a8c <HAL_SPI_Transmit>
		while (HAL_SPI_GetState(&SPI_HANDLER) != HAL_SPI_STATE_READY)
 80017b8:	4c04      	ldr	r4, [pc, #16]	; (80017cc <u8g_com_hw_spi_fn+0x98>)
 80017ba:	4620      	mov	r0, r4
 80017bc:	f7ff fa0f 	bl	8000bde <HAL_SPI_GetState>
 80017c0:	2801      	cmp	r0, #1
 80017c2:	d1fa      	bne.n	80017ba <u8g_com_hw_spi_fn+0x86>
 80017c4:	e7cb      	b.n	800175e <u8g_com_hw_spi_fn+0x2a>
 80017c6:	bf00      	nop
 80017c8:	40010c00 	.word	0x40010c00
 80017cc:	200000c4 	.word	0x200000c4

080017d0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80017d0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80017d2:	e003      	b.n	80017dc <LoopCopyDataInit>

080017d4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80017d4:	4b0b      	ldr	r3, [pc, #44]	; (8001804 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80017d6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80017d8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80017da:	3104      	adds	r1, #4

080017dc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80017dc:	480a      	ldr	r0, [pc, #40]	; (8001808 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80017de:	4b0b      	ldr	r3, [pc, #44]	; (800180c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80017e0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80017e2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80017e4:	d3f6      	bcc.n	80017d4 <CopyDataInit>
  ldr r2, =_sbss
 80017e6:	4a0a      	ldr	r2, [pc, #40]	; (8001810 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80017e8:	e002      	b.n	80017f0 <LoopFillZerobss>

080017ea <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80017ea:	2300      	movs	r3, #0
  str r3, [r2], #4
 80017ec:	f842 3b04 	str.w	r3, [r2], #4

080017f0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80017f0:	4b08      	ldr	r3, [pc, #32]	; (8001814 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80017f2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80017f4:	d3f9      	bcc.n	80017ea <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80017f6:	f7ff fb1f 	bl	8000e38 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80017fa:	f000 f80f 	bl	800181c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80017fe:	f7ff fa1b 	bl	8000c38 <main>
  bx lr
 8001802:	4770      	bx	lr
  ldr r3, =_sidata
 8001804:	08003230 	.word	0x08003230
  ldr r0, =_sdata
 8001808:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800180c:	20000024 	.word	0x20000024
  ldr r2, =_sbss
 8001810:	20000024 	.word	0x20000024
  ldr r3, = _ebss
 8001814:	20000158 	.word	0x20000158

08001818 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001818:	e7fe      	b.n	8001818 <ADC1_2_IRQHandler>
	...

0800181c <__libc_init_array>:
 800181c:	b570      	push	{r4, r5, r6, lr}
 800181e:	2500      	movs	r5, #0
 8001820:	4e0c      	ldr	r6, [pc, #48]	; (8001854 <__libc_init_array+0x38>)
 8001822:	4c0d      	ldr	r4, [pc, #52]	; (8001858 <__libc_init_array+0x3c>)
 8001824:	1ba4      	subs	r4, r4, r6
 8001826:	10a4      	asrs	r4, r4, #2
 8001828:	42a5      	cmp	r5, r4
 800182a:	d109      	bne.n	8001840 <__libc_init_array+0x24>
 800182c:	f000 f822 	bl	8001874 <_init>
 8001830:	2500      	movs	r5, #0
 8001832:	4e0a      	ldr	r6, [pc, #40]	; (800185c <__libc_init_array+0x40>)
 8001834:	4c0a      	ldr	r4, [pc, #40]	; (8001860 <__libc_init_array+0x44>)
 8001836:	1ba4      	subs	r4, r4, r6
 8001838:	10a4      	asrs	r4, r4, #2
 800183a:	42a5      	cmp	r5, r4
 800183c:	d105      	bne.n	800184a <__libc_init_array+0x2e>
 800183e:	bd70      	pop	{r4, r5, r6, pc}
 8001840:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001844:	4798      	blx	r3
 8001846:	3501      	adds	r5, #1
 8001848:	e7ee      	b.n	8001828 <__libc_init_array+0xc>
 800184a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800184e:	4798      	blx	r3
 8001850:	3501      	adds	r5, #1
 8001852:	e7f2      	b.n	800183a <__libc_init_array+0x1e>
 8001854:	08003228 	.word	0x08003228
 8001858:	08003228 	.word	0x08003228
 800185c:	08003228 	.word	0x08003228
 8001860:	0800322c 	.word	0x0800322c

08001864 <memset>:
 8001864:	4603      	mov	r3, r0
 8001866:	4402      	add	r2, r0
 8001868:	4293      	cmp	r3, r2
 800186a:	d100      	bne.n	800186e <memset+0xa>
 800186c:	4770      	bx	lr
 800186e:	f803 1b01 	strb.w	r1, [r3], #1
 8001872:	e7f9      	b.n	8001868 <memset+0x4>

08001874 <_init>:
 8001874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001876:	bf00      	nop
 8001878:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800187a:	bc08      	pop	{r3}
 800187c:	469e      	mov	lr, r3
 800187e:	4770      	bx	lr

08001880 <_fini>:
 8001880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001882:	bf00      	nop
 8001884:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001886:	bc08      	pop	{r3}
 8001888:	469e      	mov	lr, r3
 800188a:	4770      	bx	lr
