// Generated by CIRCT unknown git version
module aq_iu_addr_gen(	// file.cleaned.mlir:2:3
  input  [39:0] bju_ag_cur_pc,	// file.cleaned.mlir:2:32
  input  [63:0] bju_ag_offset,	// file.cleaned.mlir:2:57
  input         bju_ag_offset_sel,	// file.cleaned.mlir:2:82
                bju_ag_use_pc,	// file.cleaned.mlir:2:110
                idu_bju_ex1_gateclk_sel,	// file.cleaned.mlir:2:134
  input  [63:0] idu_iu_ex1_src0,	// file.cleaned.mlir:2:168
                idu_iu_ex1_src2,	// file.cleaned.mlir:2:195
  input         mmu_xx_mmu_en,	// file.cleaned.mlir:2:222
  output [63:0] ag_bju_pc	// file.cleaned.mlir:2:247
);

  wire [63:0] _GEN = {64{idu_bju_ex1_gateclk_sel}};	// file.cleaned.mlir:4:10
  assign ag_bju_pc =
    (bju_ag_offset_sel ? bju_ag_offset : _GEN & idu_iu_ex1_src2)
    + (bju_ag_use_pc
         ? {{24{mmu_xx_mmu_en & bju_ag_cur_pc[39]}}, bju_ag_cur_pc[39:1], 1'h0}
         : _GEN & idu_iu_ex1_src0);	// file.cleaned.mlir:3:14, :4:10, :5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :12:10, :13:10, :14:11, :15:5
endmodule

