// Seed: 2303316158
module module_0 (
    input uwire   id_0,
    input supply1 id_1
);
  tri1 id_3 = 1;
  assign id_3 = 1'b0 - id_3;
endmodule
module module_1 (
    output tri1 id_0,
    input  tri0 id_1,
    output wire id_2,
    input  wire id_3
);
  assign id_0 = 1;
  module_0(
      id_3, id_3
  );
  wire id_5;
endmodule
module module_2 (
    input tri1 id_0,
    output wire id_1
    , id_11,
    input tri0 id_2,
    input wand id_3,
    output supply0 id_4,
    output tri0 id_5,
    input supply0 id_6,
    input supply1 id_7,
    input supply1 id_8,
    output supply1 id_9
);
  module_0(
      id_2, id_7
  );
  assign id_5 = 1;
endmodule
