0.7
2020.2
Nov 18 2020
09:20:35
/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v,1665558119,verilog,,,,STATE_LOGIC_v8_4;beh_vlog_ff_ce_clr_v8_4;beh_vlog_ff_clr_v8_4;beh_vlog_ff_pre_v8_4;beh_vlog_muxf7_v8_4;blk_mem_axi_read_wrapper_beh_v8_4;blk_mem_axi_regs_fwd_v8_4;blk_mem_axi_write_wrapper_beh_v8_4;blk_mem_gen_v8_4_2;blk_mem_gen_v8_4_2_mem_module;blk_mem_gen_v8_4_2_output_stage;blk_mem_gen_v8_4_2_softecc_output_reg_stage;read_netlist_v8_4;write_netlist_v8_4,,,../../../../CNN_minist.srcs/sources_1/ip/clk_wiz_0,,,,,
