Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date             : Fri Dec  5 17:38:12 2025
| Host             : little running 64-bit major release  (build 9200)
| Command          : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
| Design           : system_top
| Device           : xc7z045ffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.967        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.733        |
| Device Static (W)        | 0.234        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 79.8         |
| Junction Temperature (C) | 30.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.190 |       14 |       --- |             --- |
| Slice Logic              |     0.186 |    45063 |       --- |             --- |
|   LUT as Logic           |     0.145 |    13603 |    218600 |            6.22 |
|   CARRY4                 |     0.021 |     1650 |     54650 |            3.02 |
|   Register               |     0.016 |    23697 |    437200 |            5.42 |
|   LUT as Shift Register  |     0.003 |      825 |     70400 |            1.17 |
|   LUT as Distributed RAM |    <0.001 |      292 |     70400 |            0.41 |
|   F7/F8 Muxes            |    <0.001 |      102 |    218600 |            0.05 |
|   Others                 |     0.000 |     1776 |       --- |             --- |
| Signals                  |     0.190 |    32708 |       --- |             --- |
| Block RAM                |     0.046 |     51.5 |       545 |            9.45 |
| MMCM                     |     0.107 |        1 |         8 |           12.50 |
| DSPs                     |     0.065 |       28 |       900 |            3.11 |
| I/O                      |     0.415 |       80 |       362 |           22.10 |
| PS7                      |     1.535 |        1 |       --- |             --- |
| Static Power             |     0.234 |          |           |                 |
| Total                    |     2.967 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.746 |       0.682 |      0.064 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.123 |       0.082 |      0.041 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.146 |       0.145 |      0.001 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.006 |       0.002 |      0.004 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.745 |       0.726 |      0.019 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_div_sel_0_s                                                                            | i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s    |            16.0 |
| clk_div_sel_1_s                                                                            | i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s    |             8.0 |
| clk_fpga_0                                                                                 | i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]        |            10.0 |
| clk_fpga_1                                                                                 | i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]        |             5.0 |
| clk_out1_system_clk_wiz_1_0_1                                                              | i_system_wrapper/system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0 |            10.0 |
| clkfbout_system_clk_wiz_1_0_1                                                              | i_system_wrapper/system_i/clk_wiz_1/inst/clkfbout_system_clk_wiz_1_0 |             5.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| rx_clk                                                                                     | rx_clk_in_p                                                          |             4.0 |
| spi0_clk                                                                                   | i_system_wrapper/system_i/sys_ps7/inst/SPI0_SCLK_O                   |            40.0 |
| spi1_clk                                                                                   | i_system_wrapper/system_i/sys_ps7/inst/SPI1_SCLK_O                   |            40.0 |
| sys_clk                                                                                    | sys_clk_p                                                            |             5.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| system_top                  |     2.733 |
|   dbg_hub                   |     0.004 |
|     inst                    |     0.004 |
|       BSCANID.u_xsdbm_id    |     0.004 |
|   gpio_bd_IOBUF[0]_inst     |     0.001 |
|   gpio_bd_IOBUF[1]_inst     |     0.001 |
|   gpio_bd_IOBUF[2]_inst     |     0.001 |
|   gpio_bd_IOBUF[3]_inst     |     0.001 |
|   gpio_bd_IOBUF[4]_inst     |     0.001 |
|   gpio_bd_IOBUF[6]_inst     |     0.001 |
|   gpio_bd_IOBUF[7]_inst     |     0.001 |
|   gpio_bd_IOBUF[9]_inst     |     0.001 |
|   gpio_ctl_IOBUF[0]_inst    |     0.001 |
|   gpio_ctl_IOBUF[1]_inst    |     0.001 |
|   gpio_ctl_IOBUF[2]_inst    |     0.001 |
|   gpio_ctl_IOBUF[3]_inst    |     0.001 |
|   gpio_en_agc_IOBUF_inst    |     0.001 |
|   gpio_muxout_rx_IOBUF_inst |     0.001 |
|   gpio_muxout_tx_IOBUF_inst |     0.001 |
|   gpio_resetb_IOBUF_inst    |     0.001 |
|   gpio_status_IOBUF[0]_inst |     0.001 |
|   gpio_status_IOBUF[1]_inst |     0.001 |
|   gpio_status_IOBUF[2]_inst |     0.001 |
|   gpio_status_IOBUF[3]_inst |     0.001 |
|   gpio_status_IOBUF[4]_inst |     0.001 |
|   gpio_status_IOBUF[5]_inst |     0.001 |
|   gpio_status_IOBUF[6]_inst |     0.001 |
|   gpio_status_IOBUF[7]_inst |     0.001 |
|   gpio_sync_IOBUF_inst      |     0.001 |
|   i_system_wrapper          |     2.688 |
|     system_i                |     2.688 |
|       adc_fifo_ila          |     0.018 |
|       axi_ad9361            |     0.897 |
|       axi_ad9361_adc_dma    |     0.008 |
|       axi_ad9361_dac_dma    |     0.007 |
|       axi_ad9361_dac_fifo   |     0.008 |
|       axi_cpu_interconnect  |     0.005 |
|       axi_hp1_interconnect  |     0.009 |
|       axi_hp2_interconnect  |     0.010 |
|       axi_iic_main          |     0.002 |
|       axi_spdif_tx_core     |     0.001 |
|       axi_sysid_0           |     0.001 |
|       clk_wiz_1             |     0.115 |
|       dac_ila_fifo          |     0.009 |
|       ila_0                 |     0.020 |
|       ila_2                 |     0.022 |
|       sys_ps7               |     1.541 |
|       util_ad9361_adc_fifo  |     0.006 |
|       util_ad9361_adc_pack  |     0.004 |
|       util_ad9361_dac_upack |     0.002 |
+-----------------------------+-----------+


