$date
	Mon Nov 16 19:18:48 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 64 ! data_out [63:0] $end
$var reg 64 " data_in [63:0] $end
$var reg 1 # rd $end
$var reg 10 $ read_adr [9:0] $end
$var reg 1 % wr $end
$var reg 10 & write_adr [9:0] $end
$scope module mem $end
$var wire 64 ' data_in [63:0] $end
$var wire 64 ( data_out [63:0] $end
$var wire 1 # rd $end
$var wire 10 ) read_adr [9:0] $end
$var wire 1 % wr $end
$var wire 10 * write_adr [9:0] $end
$var reg 64 + temp_out [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
b110000100 *
b110000100 )
bx (
b10100000010000000000000000010000000111000000000000000000000 '
b110000100 &
1%
b110000100 $
0#
b10100000010000000000000000010000000111000000000000000000000 "
bx !
$end
#10
b110100100 &
b110100100 *
b10100000010000011101000000010000000111000000000000000000000 "
b10100000010000011101000000010000000111000000000000000000000 '
#20
b10100000010000011101000000010000000111000000000000000000000 !
b10100000010000011101000000010000000111000000000000000000000 (
b10100000010000011101000000010000000111000000000000000000000 +
b110100100 $
b110100100 )
b110000100 &
b110000100 *
1#
0%
b1110000000000000101101100000000000000000000000000 "
b1110000000000000101101100000000000000000000000000 '
#30
b10100000010000000000000000010000000111000000000000000000000 !
b10100000010000000000000000010000000111000000000000000000000 (
b10100000010000000000000000010000000111000000000000000000000 +
b110000100 $
b110000100 )
b110101101100000000011000000000011011100000000000000000000 "
b110101101100000000011000000000011011100000000000000000000 '
#40
bx !
bx (
bx +
b110110100 $
b110110100 )
b111000100 &
b111000100 *
#50
