{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731362429769 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731362429769 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 17:00:29 2024 " "Processing started: Mon Nov 11 17:00:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731362429769 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731362429769 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pru1 -c pru1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pru1 -c pru1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731362429769 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1731362430220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pru1/synthesis/pru1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pru1/synthesis/pru1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pru1-rtl " "Found design unit 1: pru1-rtl" {  } { { "pru1/synthesis/pru1.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430541 ""} { "Info" "ISGN_ENTITY_NAME" "1 pru1 " "Found entity 1: pru1" {  } { { "pru1/synthesis/pru1.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362430541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pru1/synthesis/pru1_cpu_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pru1/synthesis/pru1_cpu_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pru1_cpu_jtag_debug_module_translator-rtl " "Found design unit 1: pru1_cpu_jtag_debug_module_translator-rtl" {  } { { "pru1/synthesis/pru1_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_cpu_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430541 ""} { "Info" "ISGN_ENTITY_NAME" "1 pru1_cpu_jtag_debug_module_translator " "Found entity 1: pru1_cpu_jtag_debug_module_translator" {  } { { "pru1/synthesis/pru1_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_cpu_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362430541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pru1/synthesis/pru1_memoria_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pru1/synthesis/pru1_memoria_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pru1_memoria_s1_translator-rtl " "Found design unit 1: pru1_memoria_s1_translator-rtl" {  } { { "pru1/synthesis/pru1_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_memoria_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430549 ""} { "Info" "ISGN_ENTITY_NAME" "1 pru1_memoria_s1_translator " "Found entity 1: pru1_memoria_s1_translator" {  } { { "pru1/synthesis/pru1_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_memoria_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362430549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pru1/synthesis/pru1_jtag_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pru1/synthesis/pru1_jtag_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pru1_jtag_avalon_jtag_slave_translator-rtl " "Found design unit 1: pru1_jtag_avalon_jtag_slave_translator-rtl" {  } { { "pru1/synthesis/pru1_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_jtag_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430549 ""} { "Info" "ISGN_ENTITY_NAME" "1 pru1_jtag_avalon_jtag_slave_translator " "Found entity 1: pru1_jtag_avalon_jtag_slave_translator" {  } { { "pru1/synthesis/pru1_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_jtag_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362430549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pru1/synthesis/pru1_leds_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pru1/synthesis/pru1_leds_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pru1_leds_s1_translator-rtl " "Found design unit 1: pru1_leds_s1_translator-rtl" {  } { { "pru1/synthesis/pru1_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_leds_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430554 ""} { "Info" "ISGN_ENTITY_NAME" "1 pru1_leds_s1_translator " "Found entity 1: pru1_leds_s1_translator" {  } { { "pru1/synthesis/pru1_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_leds_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362430554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pru1/synthesis/pru1_cpu_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pru1/synthesis/pru1_cpu_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pru1_cpu_instruction_master_translator-rtl " "Found design unit 1: pru1_cpu_instruction_master_translator-rtl" {  } { { "pru1/synthesis/pru1_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_cpu_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430554 ""} { "Info" "ISGN_ENTITY_NAME" "1 pru1_cpu_instruction_master_translator " "Found entity 1: pru1_cpu_instruction_master_translator" {  } { { "pru1/synthesis/pru1_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_cpu_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362430554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pru1/synthesis/pru1_cpu_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pru1/synthesis/pru1_cpu_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pru1_cpu_data_master_translator-rtl " "Found design unit 1: pru1_cpu_data_master_translator-rtl" {  } { { "pru1/synthesis/pru1_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_cpu_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430559 ""} { "Info" "ISGN_ENTITY_NAME" "1 pru1_cpu_data_master_translator " "Found entity 1: pru1_cpu_data_master_translator" {  } { { "pru1/synthesis/pru1_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_cpu_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362430559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pru1/synthesis/submodules/pru1_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file pru1/synthesis/submodules/pru1_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pru1_irq_mapper " "Found entity 1: pru1_irq_mapper" {  } { { "pru1/synthesis/submodules/pru1_irq_mapper.sv" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362430559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pru1/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file pru1/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "pru1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430559 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "pru1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362430559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pru1/synthesis/submodules/pru1_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file pru1/synthesis/submodules/pru1_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pru1_rsp_xbar_mux_001 " "Found entity 1: pru1_rsp_xbar_mux_001" {  } { { "pru1/synthesis/submodules/pru1_rsp_xbar_mux_001.sv" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362430564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pru1/synthesis/submodules/pru1_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pru1/synthesis/submodules/pru1_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pru1_rsp_xbar_mux " "Found entity 1: pru1_rsp_xbar_mux" {  } { { "pru1/synthesis/submodules/pru1_rsp_xbar_mux.sv" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362430564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pru1/synthesis/submodules/pru1_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file pru1/synthesis/submodules/pru1_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pru1_rsp_xbar_demux_002 " "Found entity 1: pru1_rsp_xbar_demux_002" {  } { { "pru1/synthesis/submodules/pru1_rsp_xbar_demux_002.sv" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362430569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pru1/synthesis/submodules/pru1_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pru1/synthesis/submodules/pru1_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pru1_cmd_xbar_mux " "Found entity 1: pru1_cmd_xbar_mux" {  } { { "pru1/synthesis/submodules/pru1_cmd_xbar_mux.sv" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362430569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pru1/synthesis/submodules/pru1_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file pru1/synthesis/submodules/pru1_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pru1_cmd_xbar_demux_001 " "Found entity 1: pru1_cmd_xbar_demux_001" {  } { { "pru1/synthesis/submodules/pru1_cmd_xbar_demux_001.sv" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362430573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pru1/synthesis/submodules/pru1_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pru1/synthesis/submodules/pru1_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pru1_cmd_xbar_demux " "Found entity 1: pru1_cmd_xbar_demux" {  } { { "pru1/synthesis/submodules/pru1_cmd_xbar_demux.sv" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362430573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pru1/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pru1/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "pru1/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362430573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pru1/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file pru1/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "pru1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362430580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pru1_id_router_002.sv(48) " "Verilog HDL Declaration information at pru1_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pru1/synthesis/submodules/pru1_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731362430580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pru1_id_router_002.sv(49) " "Verilog HDL Declaration information at pru1_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pru1/synthesis/submodules/pru1_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731362430580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pru1/synthesis/submodules/pru1_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file pru1/synthesis/submodules/pru1_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pru1_id_router_002_default_decode " "Found entity 1: pru1_id_router_002_default_decode" {  } { { "pru1/synthesis/submodules/pru1_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430580 ""} { "Info" "ISGN_ENTITY_NAME" "2 pru1_id_router_002 " "Found entity 2: pru1_id_router_002" {  } { { "pru1/synthesis/submodules/pru1_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362430580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pru1_id_router.sv(48) " "Verilog HDL Declaration information at pru1_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pru1/synthesis/submodules/pru1_id_router.sv" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731362430580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pru1_id_router.sv(49) " "Verilog HDL Declaration information at pru1_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pru1/synthesis/submodules/pru1_id_router.sv" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731362430580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pru1/synthesis/submodules/pru1_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file pru1/synthesis/submodules/pru1_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pru1_id_router_default_decode " "Found entity 1: pru1_id_router_default_decode" {  } { { "pru1/synthesis/submodules/pru1_id_router.sv" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430580 ""} { "Info" "ISGN_ENTITY_NAME" "2 pru1_id_router " "Found entity 2: pru1_id_router" {  } { { "pru1/synthesis/submodules/pru1_id_router.sv" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362430580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pru1_addr_router_001.sv(48) " "Verilog HDL Declaration information at pru1_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pru1/synthesis/submodules/pru1_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731362430580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pru1_addr_router_001.sv(49) " "Verilog HDL Declaration information at pru1_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pru1/synthesis/submodules/pru1_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731362430580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pru1/synthesis/submodules/pru1_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file pru1/synthesis/submodules/pru1_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pru1_addr_router_001_default_decode " "Found entity 1: pru1_addr_router_001_default_decode" {  } { { "pru1/synthesis/submodules/pru1_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430580 ""} { "Info" "ISGN_ENTITY_NAME" "2 pru1_addr_router_001 " "Found entity 2: pru1_addr_router_001" {  } { { "pru1/synthesis/submodules/pru1_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362430580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pru1_addr_router.sv(48) " "Verilog HDL Declaration information at pru1_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pru1/synthesis/submodules/pru1_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731362430590 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pru1_addr_router.sv(49) " "Verilog HDL Declaration information at pru1_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pru1/synthesis/submodules/pru1_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731362430590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pru1/synthesis/submodules/pru1_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file pru1/synthesis/submodules/pru1_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pru1_addr_router_default_decode " "Found entity 1: pru1_addr_router_default_decode" {  } { { "pru1/synthesis/submodules/pru1_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430590 ""} { "Info" "ISGN_ENTITY_NAME" "2 pru1_addr_router " "Found entity 2: pru1_addr_router" {  } { { "pru1/synthesis/submodules/pru1_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362430590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pru1/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file pru1/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "pru1/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362430590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pru1/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pru1/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "pru1/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362430590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pru1/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file pru1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "pru1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362430590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pru1/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pru1/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "pru1/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362430599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pru1/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pru1/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "pru1/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362430599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pru1/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pru1/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "pru1/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362430599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pru1/synthesis/submodules/pru1_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file pru1/synthesis/submodules/pru1_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 pru1_leds " "Found entity 1: pru1_leds" {  } { { "pru1/synthesis/submodules/pru1_leds.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362430606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pru1/synthesis/submodules/pru1_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file pru1/synthesis/submodules/pru1_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 pru1_jtag_sim_scfifo_w " "Found entity 1: pru1_jtag_sim_scfifo_w" {  } { { "pru1/synthesis/submodules/pru1_jtag.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430606 ""} { "Info" "ISGN_ENTITY_NAME" "2 pru1_jtag_scfifo_w " "Found entity 2: pru1_jtag_scfifo_w" {  } { { "pru1/synthesis/submodules/pru1_jtag.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_jtag.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430606 ""} { "Info" "ISGN_ENTITY_NAME" "3 pru1_jtag_sim_scfifo_r " "Found entity 3: pru1_jtag_sim_scfifo_r" {  } { { "pru1/synthesis/submodules/pru1_jtag.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_jtag.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430606 ""} { "Info" "ISGN_ENTITY_NAME" "4 pru1_jtag_scfifo_r " "Found entity 4: pru1_jtag_scfifo_r" {  } { { "pru1/synthesis/submodules/pru1_jtag.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_jtag.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430606 ""} { "Info" "ISGN_ENTITY_NAME" "5 pru1_jtag " "Found entity 5: pru1_jtag" {  } { { "pru1/synthesis/submodules/pru1_jtag.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_jtag.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362430606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pru1/synthesis/submodules/pru1_memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file pru1/synthesis/submodules/pru1_memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 pru1_memoria " "Found entity 1: pru1_memoria" {  } { { "pru1/synthesis/submodules/pru1_memoria.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_memoria.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362430610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pru1/synthesis/submodules/pru1_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file pru1/synthesis/submodules/pru1_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 pru1_cpu_register_bank_a_module " "Found entity 1: pru1_cpu_register_bank_a_module" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430619 ""} { "Info" "ISGN_ENTITY_NAME" "2 pru1_cpu_register_bank_b_module " "Found entity 2: pru1_cpu_register_bank_b_module" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430619 ""} { "Info" "ISGN_ENTITY_NAME" "3 pru1_cpu_nios2_oci_debug " "Found entity 3: pru1_cpu_nios2_oci_debug" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430619 ""} { "Info" "ISGN_ENTITY_NAME" "4 pru1_cpu_ociram_sp_ram_module " "Found entity 4: pru1_cpu_ociram_sp_ram_module" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430619 ""} { "Info" "ISGN_ENTITY_NAME" "5 pru1_cpu_nios2_ocimem " "Found entity 5: pru1_cpu_nios2_ocimem" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430619 ""} { "Info" "ISGN_ENTITY_NAME" "6 pru1_cpu_nios2_avalon_reg " "Found entity 6: pru1_cpu_nios2_avalon_reg" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430619 ""} { "Info" "ISGN_ENTITY_NAME" "7 pru1_cpu_nios2_oci_break " "Found entity 7: pru1_cpu_nios2_oci_break" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430619 ""} { "Info" "ISGN_ENTITY_NAME" "8 pru1_cpu_nios2_oci_xbrk " "Found entity 8: pru1_cpu_nios2_oci_xbrk" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430619 ""} { "Info" "ISGN_ENTITY_NAME" "9 pru1_cpu_nios2_oci_dbrk " "Found entity 9: pru1_cpu_nios2_oci_dbrk" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430619 ""} { "Info" "ISGN_ENTITY_NAME" "10 pru1_cpu_nios2_oci_itrace " "Found entity 10: pru1_cpu_nios2_oci_itrace" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430619 ""} { "Info" "ISGN_ENTITY_NAME" "11 pru1_cpu_nios2_oci_td_mode " "Found entity 11: pru1_cpu_nios2_oci_td_mode" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430619 ""} { "Info" "ISGN_ENTITY_NAME" "12 pru1_cpu_nios2_oci_dtrace " "Found entity 12: pru1_cpu_nios2_oci_dtrace" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430619 ""} { "Info" "ISGN_ENTITY_NAME" "13 pru1_cpu_nios2_oci_compute_tm_count " "Found entity 13: pru1_cpu_nios2_oci_compute_tm_count" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430619 ""} { "Info" "ISGN_ENTITY_NAME" "14 pru1_cpu_nios2_oci_fifowp_inc " "Found entity 14: pru1_cpu_nios2_oci_fifowp_inc" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430619 ""} { "Info" "ISGN_ENTITY_NAME" "15 pru1_cpu_nios2_oci_fifocount_inc " "Found entity 15: pru1_cpu_nios2_oci_fifocount_inc" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430619 ""} { "Info" "ISGN_ENTITY_NAME" "16 pru1_cpu_nios2_oci_fifo " "Found entity 16: pru1_cpu_nios2_oci_fifo" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430619 ""} { "Info" "ISGN_ENTITY_NAME" "17 pru1_cpu_nios2_oci_pib " "Found entity 17: pru1_cpu_nios2_oci_pib" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430619 ""} { "Info" "ISGN_ENTITY_NAME" "18 pru1_cpu_nios2_oci_im " "Found entity 18: pru1_cpu_nios2_oci_im" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430619 ""} { "Info" "ISGN_ENTITY_NAME" "19 pru1_cpu_nios2_performance_monitors " "Found entity 19: pru1_cpu_nios2_performance_monitors" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430619 ""} { "Info" "ISGN_ENTITY_NAME" "20 pru1_cpu_nios2_oci " "Found entity 20: pru1_cpu_nios2_oci" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430619 ""} { "Info" "ISGN_ENTITY_NAME" "21 pru1_cpu " "Found entity 21: pru1_cpu" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362430619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pru1/synthesis/submodules/pru1_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file pru1/synthesis/submodules/pru1_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pru1_cpu_jtag_debug_module_sysclk " "Found entity 1: pru1_cpu_jtag_debug_module_sysclk" {  } { { "pru1/synthesis/submodules/pru1_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362430621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pru1/synthesis/submodules/pru1_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file pru1/synthesis/submodules/pru1_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 pru1_cpu_jtag_debug_module_tck " "Found entity 1: pru1_cpu_jtag_debug_module_tck" {  } { { "pru1/synthesis/submodules/pru1_cpu_jtag_debug_module_tck.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362430621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pru1/synthesis/submodules/pru1_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file pru1/synthesis/submodules/pru1_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 pru1_cpu_jtag_debug_module_wrapper " "Found entity 1: pru1_cpu_jtag_debug_module_wrapper" {  } { { "pru1/synthesis/submodules/pru1_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362430629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pru1/synthesis/submodules/pru1_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file pru1/synthesis/submodules/pru1_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 pru1_cpu_oci_test_bench " "Found entity 1: pru1_cpu_oci_test_bench" {  } { { "pru1/synthesis/submodules/pru1_cpu_oci_test_bench.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362430629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pru1/synthesis/submodules/pru1_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file pru1/synthesis/submodules/pru1_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 pru1_cpu_test_bench " "Found entity 1: pru1_cpu_test_bench" {  } { { "pru1/synthesis/submodules/pru1_cpu_test_bench.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362430629 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "pru1_cpu.v(1567) " "Verilog HDL or VHDL warning at pru1_cpu.v(1567): conditional expression evaluates to a constant" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731362430649 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "pru1_cpu.v(1569) " "Verilog HDL or VHDL warning at pru1_cpu.v(1569): conditional expression evaluates to a constant" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731362430649 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "pru1_cpu.v(1725) " "Verilog HDL or VHDL warning at pru1_cpu.v(1725): conditional expression evaluates to a constant" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731362430649 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "pru1_cpu.v(2553) " "Verilog HDL or VHDL warning at pru1_cpu.v(2553): conditional expression evaluates to a constant" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731362430653 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Quartus II" 0 -1 1731362430733 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Quartus II" 0 -1 1731362430733 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Quartus II" 0 -1 1731362430733 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pru1 " "Elaborating entity \"pru1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731362430739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_cpu pru1_cpu:cpu " "Elaborating entity \"pru1_cpu\" for hierarchy \"pru1_cpu:cpu\"" {  } { { "pru1/synthesis/pru1.vhd" "cpu" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1.vhd" 1318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362430749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_cpu_test_bench pru1_cpu:cpu\|pru1_cpu_test_bench:the_pru1_cpu_test_bench " "Elaborating entity \"pru1_cpu_test_bench\" for hierarchy \"pru1_cpu:cpu\|pru1_cpu_test_bench:the_pru1_cpu_test_bench\"" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "the_pru1_cpu_test_bench" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362430760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_cpu_register_bank_a_module pru1_cpu:cpu\|pru1_cpu_register_bank_a_module:pru1_cpu_register_bank_a " "Elaborating entity \"pru1_cpu_register_bank_a_module\" for hierarchy \"pru1_cpu:cpu\|pru1_cpu_register_bank_a_module:pru1_cpu_register_bank_a\"" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "pru1_cpu_register_bank_a" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362430765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pru1_cpu:cpu\|pru1_cpu_register_bank_a_module:pru1_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"pru1_cpu:cpu\|pru1_cpu_register_bank_a_module:pru1_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362430797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pru1_cpu:cpu\|pru1_cpu_register_bank_a_module:pru1_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"pru1_cpu:cpu\|pru1_cpu_register_bank_a_module:pru1_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731362430799 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pru1_cpu:cpu\|pru1_cpu_register_bank_a_module:pru1_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"pru1_cpu:cpu\|pru1_cpu_register_bank_a_module:pru1_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362430799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pru1_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"pru1_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362430799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362430799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362430799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362430799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362430799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362430799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362430799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362430799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362430799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362430799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362430799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362430799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362430799 ""}  } { { "pru1/synthesis/submodules/pru1_cpu.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731362430799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nlf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nlf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nlf1 " "Found entity 1: altsyncram_nlf1" {  } { { "db/altsyncram_nlf1.tdf" "" { Text "C:/UPC/DDIGITAL/pru1/db/altsyncram_nlf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362430849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nlf1 pru1_cpu:cpu\|pru1_cpu_register_bank_a_module:pru1_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_nlf1:auto_generated " "Elaborating entity \"altsyncram_nlf1\" for hierarchy \"pru1_cpu:cpu\|pru1_cpu_register_bank_a_module:pru1_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_nlf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362430849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_cpu_register_bank_b_module pru1_cpu:cpu\|pru1_cpu_register_bank_b_module:pru1_cpu_register_bank_b " "Elaborating entity \"pru1_cpu_register_bank_b_module\" for hierarchy \"pru1_cpu:cpu\|pru1_cpu_register_bank_b_module:pru1_cpu_register_bank_b\"" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "pru1_cpu_register_bank_b" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362430885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pru1_cpu:cpu\|pru1_cpu_register_bank_b_module:pru1_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"pru1_cpu:cpu\|pru1_cpu_register_bank_b_module:pru1_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362430890 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pru1_cpu:cpu\|pru1_cpu_register_bank_b_module:pru1_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"pru1_cpu:cpu\|pru1_cpu_register_bank_b_module:pru1_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731362430893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pru1_cpu:cpu\|pru1_cpu_register_bank_b_module:pru1_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"pru1_cpu:cpu\|pru1_cpu_register_bank_b_module:pru1_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362430893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pru1_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"pru1_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362430893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362430893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362430893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362430893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362430893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362430893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362430893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362430893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362430893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362430893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362430893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362430893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362430893 ""}  } { { "pru1/synthesis/submodules/pru1_cpu.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731362430893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_olf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_olf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_olf1 " "Found entity 1: altsyncram_olf1" {  } { { "db/altsyncram_olf1.tdf" "" { Text "C:/UPC/DDIGITAL/pru1/db/altsyncram_olf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362430940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362430940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_olf1 pru1_cpu:cpu\|pru1_cpu_register_bank_b_module:pru1_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_olf1:auto_generated " "Elaborating entity \"altsyncram_olf1\" for hierarchy \"pru1_cpu:cpu\|pru1_cpu_register_bank_b_module:pru1_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_olf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362430940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_cpu_nios2_oci pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci " "Elaborating entity \"pru1_cpu_nios2_oci\" for hierarchy \"pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\"" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "the_pru1_cpu_nios2_oci" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362430979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_cpu_nios2_oci_debug pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_oci_debug:the_pru1_cpu_nios2_oci_debug " "Elaborating entity \"pru1_cpu_nios2_oci_debug\" for hierarchy \"pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_oci_debug:the_pru1_cpu_nios2_oci_debug\"" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "the_pru1_cpu_nios2_oci_debug" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362430979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_oci_debug:the_pru1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_oci_debug:the_pru1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "the_altera_std_synchronizer" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362430990 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_oci_debug:the_pru1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_oci_debug:the_pru1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731362430999 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_oci_debug:the_pru1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_oci_debug:the_pru1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362430999 ""}  } { { "pru1/synthesis/submodules/pru1_cpu.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731362430999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_cpu_nios2_ocimem pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_ocimem:the_pru1_cpu_nios2_ocimem " "Elaborating entity \"pru1_cpu_nios2_ocimem\" for hierarchy \"pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_ocimem:the_pru1_cpu_nios2_ocimem\"" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "the_pru1_cpu_nios2_ocimem" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_cpu_ociram_sp_ram_module pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_ocimem:the_pru1_cpu_nios2_ocimem\|pru1_cpu_ociram_sp_ram_module:pru1_cpu_ociram_sp_ram " "Elaborating entity \"pru1_cpu_ociram_sp_ram_module\" for hierarchy \"pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_ocimem:the_pru1_cpu_nios2_ocimem\|pru1_cpu_ociram_sp_ram_module:pru1_cpu_ociram_sp_ram\"" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "pru1_cpu_ociram_sp_ram" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_ocimem:the_pru1_cpu_nios2_ocimem\|pru1_cpu_ociram_sp_ram_module:pru1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_ocimem:the_pru1_cpu_nios2_ocimem\|pru1_cpu_ociram_sp_ram_module:pru1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_ocimem:the_pru1_cpu_nios2_ocimem\|pru1_cpu_ociram_sp_ram_module:pru1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_ocimem:the_pru1_cpu_nios2_ocimem\|pru1_cpu_ociram_sp_ram_module:pru1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731362431015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_ocimem:the_pru1_cpu_nios2_ocimem\|pru1_cpu_ociram_sp_ram_module:pru1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_ocimem:the_pru1_cpu_nios2_ocimem\|pru1_cpu_ociram_sp_ram_module:pru1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pru1_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"pru1_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431015 ""}  } { { "pru1/synthesis/submodules/pru1_cpu.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731362431015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r271.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r271.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r271 " "Found entity 1: altsyncram_r271" {  } { { "db/altsyncram_r271.tdf" "" { Text "C:/UPC/DDIGITAL/pru1/db/altsyncram_r271.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362431060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362431060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r271 pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_ocimem:the_pru1_cpu_nios2_ocimem\|pru1_cpu_ociram_sp_ram_module:pru1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_r271:auto_generated " "Elaborating entity \"altsyncram_r271\" for hierarchy \"pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_ocimem:the_pru1_cpu_nios2_ocimem\|pru1_cpu_ociram_sp_ram_module:pru1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_r271:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_cpu_nios2_avalon_reg pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_avalon_reg:the_pru1_cpu_nios2_avalon_reg " "Elaborating entity \"pru1_cpu_nios2_avalon_reg\" for hierarchy \"pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_avalon_reg:the_pru1_cpu_nios2_avalon_reg\"" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "the_pru1_cpu_nios2_avalon_reg" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_cpu_nios2_oci_break pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_oci_break:the_pru1_cpu_nios2_oci_break " "Elaborating entity \"pru1_cpu_nios2_oci_break\" for hierarchy \"pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_oci_break:the_pru1_cpu_nios2_oci_break\"" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "the_pru1_cpu_nios2_oci_break" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_cpu_nios2_oci_xbrk pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_oci_xbrk:the_pru1_cpu_nios2_oci_xbrk " "Elaborating entity \"pru1_cpu_nios2_oci_xbrk\" for hierarchy \"pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_oci_xbrk:the_pru1_cpu_nios2_oci_xbrk\"" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "the_pru1_cpu_nios2_oci_xbrk" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_cpu_nios2_oci_dbrk pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_oci_dbrk:the_pru1_cpu_nios2_oci_dbrk " "Elaborating entity \"pru1_cpu_nios2_oci_dbrk\" for hierarchy \"pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_oci_dbrk:the_pru1_cpu_nios2_oci_dbrk\"" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "the_pru1_cpu_nios2_oci_dbrk" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_cpu_nios2_oci_itrace pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_oci_itrace:the_pru1_cpu_nios2_oci_itrace " "Elaborating entity \"pru1_cpu_nios2_oci_itrace\" for hierarchy \"pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_oci_itrace:the_pru1_cpu_nios2_oci_itrace\"" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "the_pru1_cpu_nios2_oci_itrace" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_cpu_nios2_oci_dtrace pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_oci_dtrace:the_pru1_cpu_nios2_oci_dtrace " "Elaborating entity \"pru1_cpu_nios2_oci_dtrace\" for hierarchy \"pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_oci_dtrace:the_pru1_cpu_nios2_oci_dtrace\"" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "the_pru1_cpu_nios2_oci_dtrace" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_cpu_nios2_oci_td_mode pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_oci_dtrace:the_pru1_cpu_nios2_oci_dtrace\|pru1_cpu_nios2_oci_td_mode:pru1_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"pru1_cpu_nios2_oci_td_mode\" for hierarchy \"pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_oci_dtrace:the_pru1_cpu_nios2_oci_dtrace\|pru1_cpu_nios2_oci_td_mode:pru1_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "pru1_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_cpu_nios2_oci_fifo pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_oci_fifo:the_pru1_cpu_nios2_oci_fifo " "Elaborating entity \"pru1_cpu_nios2_oci_fifo\" for hierarchy \"pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_oci_fifo:the_pru1_cpu_nios2_oci_fifo\"" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "the_pru1_cpu_nios2_oci_fifo" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_cpu_nios2_oci_compute_tm_count pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_oci_fifo:the_pru1_cpu_nios2_oci_fifo\|pru1_cpu_nios2_oci_compute_tm_count:pru1_cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"pru1_cpu_nios2_oci_compute_tm_count\" for hierarchy \"pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_oci_fifo:the_pru1_cpu_nios2_oci_fifo\|pru1_cpu_nios2_oci_compute_tm_count:pru1_cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "pru1_cpu_nios2_oci_compute_tm_count_tm_count" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_cpu_nios2_oci_fifowp_inc pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_oci_fifo:the_pru1_cpu_nios2_oci_fifo\|pru1_cpu_nios2_oci_fifowp_inc:pru1_cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"pru1_cpu_nios2_oci_fifowp_inc\" for hierarchy \"pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_oci_fifo:the_pru1_cpu_nios2_oci_fifo\|pru1_cpu_nios2_oci_fifowp_inc:pru1_cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "pru1_cpu_nios2_oci_fifowp_inc_fifowp" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_cpu_nios2_oci_fifocount_inc pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_oci_fifo:the_pru1_cpu_nios2_oci_fifo\|pru1_cpu_nios2_oci_fifocount_inc:pru1_cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"pru1_cpu_nios2_oci_fifocount_inc\" for hierarchy \"pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_oci_fifo:the_pru1_cpu_nios2_oci_fifo\|pru1_cpu_nios2_oci_fifocount_inc:pru1_cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "pru1_cpu_nios2_oci_fifocount_inc_fifocount" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_cpu_oci_test_bench pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_oci_fifo:the_pru1_cpu_nios2_oci_fifo\|pru1_cpu_oci_test_bench:the_pru1_cpu_oci_test_bench " "Elaborating entity \"pru1_cpu_oci_test_bench\" for hierarchy \"pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_oci_fifo:the_pru1_cpu_nios2_oci_fifo\|pru1_cpu_oci_test_bench:the_pru1_cpu_oci_test_bench\"" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "the_pru1_cpu_oci_test_bench" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_cpu_nios2_oci_pib pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_oci_pib:the_pru1_cpu_nios2_oci_pib " "Elaborating entity \"pru1_cpu_nios2_oci_pib\" for hierarchy \"pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_oci_pib:the_pru1_cpu_nios2_oci_pib\"" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "the_pru1_cpu_nios2_oci_pib" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_cpu_nios2_oci_im pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_oci_im:the_pru1_cpu_nios2_oci_im " "Elaborating entity \"pru1_cpu_nios2_oci_im\" for hierarchy \"pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_nios2_oci_im:the_pru1_cpu_nios2_oci_im\"" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "the_pru1_cpu_nios2_oci_im" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_cpu_jtag_debug_module_wrapper pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_jtag_debug_module_wrapper:the_pru1_cpu_jtag_debug_module_wrapper " "Elaborating entity \"pru1_cpu_jtag_debug_module_wrapper\" for hierarchy \"pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_jtag_debug_module_wrapper:the_pru1_cpu_jtag_debug_module_wrapper\"" {  } { { "pru1/synthesis/submodules/pru1_cpu.v" "the_pru1_cpu_jtag_debug_module_wrapper" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_cpu_jtag_debug_module_tck pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_jtag_debug_module_wrapper:the_pru1_cpu_jtag_debug_module_wrapper\|pru1_cpu_jtag_debug_module_tck:the_pru1_cpu_jtag_debug_module_tck " "Elaborating entity \"pru1_cpu_jtag_debug_module_tck\" for hierarchy \"pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_jtag_debug_module_wrapper:the_pru1_cpu_jtag_debug_module_wrapper\|pru1_cpu_jtag_debug_module_tck:the_pru1_cpu_jtag_debug_module_tck\"" {  } { { "pru1/synthesis/submodules/pru1_cpu_jtag_debug_module_wrapper.v" "the_pru1_cpu_jtag_debug_module_tck" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_cpu_jtag_debug_module_sysclk pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_jtag_debug_module_wrapper:the_pru1_cpu_jtag_debug_module_wrapper\|pru1_cpu_jtag_debug_module_sysclk:the_pru1_cpu_jtag_debug_module_sysclk " "Elaborating entity \"pru1_cpu_jtag_debug_module_sysclk\" for hierarchy \"pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_jtag_debug_module_wrapper:the_pru1_cpu_jtag_debug_module_wrapper\|pru1_cpu_jtag_debug_module_sysclk:the_pru1_cpu_jtag_debug_module_sysclk\"" {  } { { "pru1/synthesis/submodules/pru1_cpu_jtag_debug_module_wrapper.v" "the_pru1_cpu_jtag_debug_module_sysclk" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_jtag_debug_module_wrapper:the_pru1_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pru1_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_jtag_debug_module_wrapper:the_pru1_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pru1_cpu_jtag_debug_module_phy\"" {  } { { "pru1/synthesis/submodules/pru1_cpu_jtag_debug_module_wrapper.v" "pru1_cpu_jtag_debug_module_phy" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431249 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_jtag_debug_module_wrapper:the_pru1_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pru1_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_jtag_debug_module_wrapper:the_pru1_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pru1_cpu_jtag_debug_module_phy\"" {  } { { "pru1/synthesis/submodules/pru1_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731362431255 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_jtag_debug_module_wrapper:the_pru1_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pru1_cpu_jtag_debug_module_phy " "Instantiated megafunction \"pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_jtag_debug_module_wrapper:the_pru1_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pru1_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431256 ""}  } { { "pru1/synthesis/submodules/pru1_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731362431256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_jtag_debug_module_wrapper:the_pru1_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pru1_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_jtag_debug_module_wrapper:the_pru1_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pru1_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431260 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_jtag_debug_module_wrapper:the_pru1_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pru1_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_jtag_debug_module_wrapper:the_pru1_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pru1_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_jtag_debug_module_wrapper:the_pru1_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pru1_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"pru1_cpu:cpu\|pru1_cpu_nios2_oci:the_pru1_cpu_nios2_oci\|pru1_cpu_jtag_debug_module_wrapper:the_pru1_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pru1_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "pru1/synthesis/submodules/pru1_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_memoria pru1_memoria:memoria " "Elaborating entity \"pru1_memoria\" for hierarchy \"pru1_memoria:memoria\"" {  } { { "pru1/synthesis/pru1.vhd" "memoria" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1.vhd" 1347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pru1_memoria:memoria\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"pru1_memoria:memoria\|altsyncram:the_altsyncram\"" {  } { { "pru1/synthesis/submodules/pru1_memoria.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_memoria.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431276 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pru1_memoria:memoria\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"pru1_memoria:memoria\|altsyncram:the_altsyncram\"" {  } { { "pru1/synthesis/submodules/pru1_memoria.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_memoria.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731362431280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pru1_memoria:memoria\|altsyncram:the_altsyncram " "Instantiated megafunction \"pru1_memoria:memoria\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pru1_memoria.hex " "Parameter \"init_file\" = \"pru1_memoria.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431280 ""}  } { { "pru1/synthesis/submodules/pru1_memoria.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_memoria.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731362431280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6ob1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6ob1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6ob1 " "Found entity 1: altsyncram_6ob1" {  } { { "db/altsyncram_6ob1.tdf" "" { Text "C:/UPC/DDIGITAL/pru1/db/altsyncram_6ob1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362431353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362431353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6ob1 pru1_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_6ob1:auto_generated " "Elaborating entity \"altsyncram_6ob1\" for hierarchy \"pru1_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_6ob1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_jtag pru1_jtag:jtag " "Elaborating entity \"pru1_jtag\" for hierarchy \"pru1_jtag:jtag\"" {  } { { "pru1/synthesis/pru1.vhd" "jtag" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1.vhd" 1361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_jtag_scfifo_w pru1_jtag:jtag\|pru1_jtag_scfifo_w:the_pru1_jtag_scfifo_w " "Elaborating entity \"pru1_jtag_scfifo_w\" for hierarchy \"pru1_jtag:jtag\|pru1_jtag_scfifo_w:the_pru1_jtag_scfifo_w\"" {  } { { "pru1/synthesis/submodules/pru1_jtag.v" "the_pru1_jtag_scfifo_w" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_jtag.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pru1_jtag:jtag\|pru1_jtag_scfifo_w:the_pru1_jtag_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"pru1_jtag:jtag\|pru1_jtag_scfifo_w:the_pru1_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "pru1/synthesis/submodules/pru1_jtag.v" "wfifo" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_jtag.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pru1_jtag:jtag\|pru1_jtag_scfifo_w:the_pru1_jtag_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"pru1_jtag:jtag\|pru1_jtag_scfifo_w:the_pru1_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "pru1/synthesis/submodules/pru1_jtag.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_jtag.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731362431442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pru1_jtag:jtag\|pru1_jtag_scfifo_w:the_pru1_jtag_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"pru1_jtag:jtag\|pru1_jtag_scfifo_w:the_pru1_jtag_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431442 ""}  } { { "pru1/synthesis/submodules/pru1_jtag.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_jtag.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731362431442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/UPC/DDIGITAL/pru1/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362431490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362431490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 pru1_jtag:jtag\|pru1_jtag_scfifo_w:the_pru1_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"pru1_jtag:jtag\|pru1_jtag_scfifo_w:the_pru1_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/UPC/DDIGITAL/pru1/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362431507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362431507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 pru1_jtag:jtag\|pru1_jtag_scfifo_w:the_pru1_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"pru1_jtag:jtag\|pru1_jtag_scfifo_w:the_pru1_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/UPC/DDIGITAL/pru1/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/UPC/DDIGITAL/pru1/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362431518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362431518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf pru1_jtag:jtag\|pru1_jtag_scfifo_w:the_pru1_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"pru1_jtag:jtag\|pru1_jtag_scfifo_w:the_pru1_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/UPC/DDIGITAL/pru1/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/UPC/DDIGITAL/pru1/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362431563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362431563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 pru1_jtag:jtag\|pru1_jtag_scfifo_w:the_pru1_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"pru1_jtag:jtag\|pru1_jtag_scfifo_w:the_pru1_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/UPC/DDIGITAL/pru1/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/UPC/DDIGITAL/pru1/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362431611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362431611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 pru1_jtag:jtag\|pru1_jtag_scfifo_w:the_pru1_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"pru1_jtag:jtag\|pru1_jtag_scfifo_w:the_pru1_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/UPC/DDIGITAL/pru1/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/UPC/DDIGITAL/pru1/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362431658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362431658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 pru1_jtag:jtag\|pru1_jtag_scfifo_w:the_pru1_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"pru1_jtag:jtag\|pru1_jtag_scfifo_w:the_pru1_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/UPC/DDIGITAL/pru1/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/UPC/DDIGITAL/pru1/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731362431705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731362431705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb pru1_jtag:jtag\|pru1_jtag_scfifo_w:the_pru1_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"pru1_jtag:jtag\|pru1_jtag_scfifo_w:the_pru1_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/UPC/DDIGITAL/pru1/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_jtag_scfifo_r pru1_jtag:jtag\|pru1_jtag_scfifo_r:the_pru1_jtag_scfifo_r " "Elaborating entity \"pru1_jtag_scfifo_r\" for hierarchy \"pru1_jtag:jtag\|pru1_jtag_scfifo_r:the_pru1_jtag_scfifo_r\"" {  } { { "pru1/synthesis/submodules/pru1_jtag.v" "the_pru1_jtag_scfifo_r" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_jtag.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic pru1_jtag:jtag\|alt_jtag_atlantic:pru1_jtag_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"pru1_jtag:jtag\|alt_jtag_atlantic:pru1_jtag_alt_jtag_atlantic\"" {  } { { "pru1/synthesis/submodules/pru1_jtag.v" "pru1_jtag_alt_jtag_atlantic" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_jtag.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pru1_jtag:jtag\|alt_jtag_atlantic:pru1_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"pru1_jtag:jtag\|alt_jtag_atlantic:pru1_jtag_alt_jtag_atlantic\"" {  } { { "pru1/synthesis/submodules/pru1_jtag.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_jtag.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731362431792 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pru1_jtag:jtag\|alt_jtag_atlantic:pru1_jtag_alt_jtag_atlantic " "Instantiated megafunction \"pru1_jtag:jtag\|alt_jtag_atlantic:pru1_jtag_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431793 ""}  } { { "pru1/synthesis/submodules/pru1_jtag.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_jtag.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731362431793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_leds pru1_leds:leds " "Elaborating entity \"pru1_leds\" for hierarchy \"pru1_leds:leds\"" {  } { { "pru1/synthesis/pru1.vhd" "leds" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1.vhd" 1375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_cpu_instruction_master_translator pru1_cpu_instruction_master_translator:cpu_instruction_master_translator " "Elaborating entity \"pru1_cpu_instruction_master_translator\" for hierarchy \"pru1_cpu_instruction_master_translator:cpu_instruction_master_translator\"" {  } { { "pru1/synthesis/pru1.vhd" "cpu_instruction_master_translator" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1.vhd" 1387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431800 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid pru1_cpu_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at pru1_cpu_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_cpu_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431802 "|pru1|pru1_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response pru1_cpu_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at pru1_cpu_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_cpu_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431802 "|pru1|pru1_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid pru1_cpu_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at pru1_cpu_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_cpu_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431802 "|pru1|pru1_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken pru1_cpu_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at pru1_cpu_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_cpu_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431802 "|pru1|pru1_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest pru1_cpu_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at pru1_cpu_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_cpu_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431802 "|pru1|pru1_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator pru1_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"pru1_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "pru1/synthesis/pru1_cpu_instruction_master_translator.vhd" "cpu_instruction_master_translator" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_cpu_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_cpu_data_master_translator pru1_cpu_data_master_translator:cpu_data_master_translator " "Elaborating entity \"pru1_cpu_data_master_translator\" for hierarchy \"pru1_cpu_data_master_translator:cpu_data_master_translator\"" {  } { { "pru1/synthesis/pru1.vhd" "cpu_data_master_translator" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1.vhd" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431807 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid pru1_cpu_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at pru1_cpu_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_cpu_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431809 "|pru1|pru1_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response pru1_cpu_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at pru1_cpu_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_cpu_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431809 "|pru1|pru1_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid pru1_cpu_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at pru1_cpu_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_cpu_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431809 "|pru1|pru1_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken pru1_cpu_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at pru1_cpu_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_cpu_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431809 "|pru1|pru1_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest pru1_cpu_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at pru1_cpu_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_cpu_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431809 "|pru1|pru1_cpu_data_master_translator:cpu_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator pru1_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"pru1_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "pru1/synthesis/pru1_cpu_data_master_translator.vhd" "cpu_data_master_translator" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_cpu_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_cpu_jtag_debug_module_translator pru1_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"pru1_cpu_jtag_debug_module_translator\" for hierarchy \"pru1_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\"" {  } { { "pru1/synthesis/pru1.vhd" "cpu_jtag_debug_module_translator" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1.vhd" 1515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431809 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer pru1_cpu_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at pru1_cpu_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_cpu_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431809 "|pru1|pru1_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer pru1_cpu_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at pru1_cpu_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_cpu_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431809 "|pru1|pru1_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount pru1_cpu_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at pru1_cpu_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_cpu_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431816 "|pru1|pru1_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect pru1_cpu_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at pru1_cpu_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_cpu_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431816 "|pru1|pru1_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken pru1_cpu_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at pru1_cpu_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_cpu_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431816 "|pru1|pru1_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock pru1_cpu_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at pru1_cpu_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_cpu_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431816 "|pru1|pru1_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable pru1_cpu_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at pru1_cpu_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_cpu_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431816 "|pru1|pru1_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable pru1_cpu_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at pru1_cpu_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_cpu_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431817 "|pru1|pru1_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest pru1_cpu_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at pru1_cpu_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_cpu_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431817 "|pru1|pru1_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response pru1_cpu_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at pru1_cpu_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_cpu_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431817 "|pru1|pru1_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid pru1_cpu_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at pru1_cpu_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_cpu_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431817 "|pru1|pru1_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pru1_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pru1_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "pru1/synthesis/pru1_cpu_jtag_debug_module_translator.vhd" "cpu_jtag_debug_module_translator" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_cpu_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_memoria_s1_translator pru1_memoria_s1_translator:memoria_s1_translator " "Elaborating entity \"pru1_memoria_s1_translator\" for hierarchy \"pru1_memoria_s1_translator:memoria_s1_translator\"" {  } { { "pru1/synthesis/pru1.vhd" "memoria_s1_translator" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1.vhd" 1583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431822 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer pru1_memoria_s1_translator.vhd(58) " "VHDL Signal Declaration warning at pru1_memoria_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_memoria_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431824 "|pru1|pru1_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer pru1_memoria_s1_translator.vhd(59) " "VHDL Signal Declaration warning at pru1_memoria_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_memoria_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431824 "|pru1|pru1_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount pru1_memoria_s1_translator.vhd(60) " "VHDL Signal Declaration warning at pru1_memoria_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_memoria_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431824 "|pru1|pru1_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess pru1_memoria_s1_translator.vhd(61) " "VHDL Signal Declaration warning at pru1_memoria_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_memoria_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431824 "|pru1|pru1_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock pru1_memoria_s1_translator.vhd(62) " "VHDL Signal Declaration warning at pru1_memoria_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_memoria_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431824 "|pru1|pru1_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable pru1_memoria_s1_translator.vhd(63) " "VHDL Signal Declaration warning at pru1_memoria_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_memoria_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431824 "|pru1|pru1_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read pru1_memoria_s1_translator.vhd(64) " "VHDL Signal Declaration warning at pru1_memoria_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_memoria_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431824 "|pru1|pru1_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable pru1_memoria_s1_translator.vhd(68) " "VHDL Signal Declaration warning at pru1_memoria_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_memoria_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431824 "|pru1|pru1_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest pru1_memoria_s1_translator.vhd(69) " "VHDL Signal Declaration warning at pru1_memoria_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_memoria_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431824 "|pru1|pru1_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response pru1_memoria_s1_translator.vhd(72) " "VHDL Signal Declaration warning at pru1_memoria_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_memoria_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431824 "|pru1|pru1_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid pru1_memoria_s1_translator.vhd(74) " "VHDL Signal Declaration warning at pru1_memoria_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_memoria_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431824 "|pru1|pru1_memoria_s1_translator:memoria_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pru1_memoria_s1_translator:memoria_s1_translator\|altera_merlin_slave_translator:memoria_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pru1_memoria_s1_translator:memoria_s1_translator\|altera_merlin_slave_translator:memoria_s1_translator\"" {  } { { "pru1/synthesis/pru1_memoria_s1_translator.vhd" "memoria_s1_translator" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_memoria_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_jtag_avalon_jtag_slave_translator pru1_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"pru1_jtag_avalon_jtag_slave_translator\" for hierarchy \"pru1_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "pru1/synthesis/pru1.vhd" "jtag_avalon_jtag_slave_translator" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1.vhd" 1651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431830 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer pru1_jtag_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at pru1_jtag_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_jtag_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431830 "|pru1|pru1_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer pru1_jtag_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at pru1_jtag_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_jtag_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431830 "|pru1|pru1_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount pru1_jtag_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at pru1_jtag_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_jtag_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431830 "|pru1|pru1_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable pru1_jtag_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at pru1_jtag_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_jtag_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431830 "|pru1|pru1_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken pru1_jtag_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at pru1_jtag_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_jtag_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431830 "|pru1|pru1_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess pru1_jtag_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at pru1_jtag_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_jtag_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431830 "|pru1|pru1_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock pru1_jtag_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at pru1_jtag_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_jtag_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431830 "|pru1|pru1_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable pru1_jtag_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at pru1_jtag_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_jtag_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431830 "|pru1|pru1_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable pru1_jtag_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at pru1_jtag_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_jtag_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431830 "|pru1|pru1_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest pru1_jtag_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at pru1_jtag_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_jtag_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431830 "|pru1|pru1_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response pru1_jtag_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at pru1_jtag_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_jtag_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431830 "|pru1|pru1_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid pru1_jtag_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at pru1_jtag_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_jtag_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431830 "|pru1|pru1_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pru1_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pru1_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "pru1/synthesis/pru1_jtag_avalon_jtag_slave_translator.vhd" "jtag_avalon_jtag_slave_translator" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_jtag_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_leds_s1_translator pru1_leds_s1_translator:leds_s1_translator " "Elaborating entity \"pru1_leds_s1_translator\" for hierarchy \"pru1_leds_s1_translator:leds_s1_translator\"" {  } { { "pru1/synthesis/pru1.vhd" "leds_s1_translator" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1.vhd" 1719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431837 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer pru1_leds_s1_translator.vhd(56) " "VHDL Signal Declaration warning at pru1_leds_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_leds_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431839 "|pru1|pru1_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer pru1_leds_s1_translator.vhd(57) " "VHDL Signal Declaration warning at pru1_leds_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_leds_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431839 "|pru1|pru1_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount pru1_leds_s1_translator.vhd(58) " "VHDL Signal Declaration warning at pru1_leds_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_leds_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431839 "|pru1|pru1_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable pru1_leds_s1_translator.vhd(59) " "VHDL Signal Declaration warning at pru1_leds_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_leds_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431839 "|pru1|pru1_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken pru1_leds_s1_translator.vhd(60) " "VHDL Signal Declaration warning at pru1_leds_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_leds_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431839 "|pru1|pru1_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess pru1_leds_s1_translator.vhd(61) " "VHDL Signal Declaration warning at pru1_leds_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_leds_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431839 "|pru1|pru1_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock pru1_leds_s1_translator.vhd(62) " "VHDL Signal Declaration warning at pru1_leds_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_leds_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431839 "|pru1|pru1_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable pru1_leds_s1_translator.vhd(63) " "VHDL Signal Declaration warning at pru1_leds_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_leds_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431839 "|pru1|pru1_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read pru1_leds_s1_translator.vhd(64) " "VHDL Signal Declaration warning at pru1_leds_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_leds_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431839 "|pru1|pru1_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable pru1_leds_s1_translator.vhd(68) " "VHDL Signal Declaration warning at pru1_leds_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_leds_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431839 "|pru1|pru1_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest pru1_leds_s1_translator.vhd(69) " "VHDL Signal Declaration warning at pru1_leds_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_leds_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431839 "|pru1|pru1_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response pru1_leds_s1_translator.vhd(72) " "VHDL Signal Declaration warning at pru1_leds_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_leds_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431839 "|pru1|pru1_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid pru1_leds_s1_translator.vhd(74) " "VHDL Signal Declaration warning at pru1_leds_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pru1/synthesis/pru1_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_leds_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731362431839 "|pru1|pru1_leds_s1_translator:leds_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pru1_leds_s1_translator:leds_s1_translator\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pru1_leds_s1_translator:leds_s1_translator\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "pru1/synthesis/pru1_leds_s1_translator.vhd" "leds_s1_translator" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1_leds_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "pru1/synthesis/pru1.vhd" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1.vhd" 1787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "pru1/synthesis/pru1.vhd" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1.vhd" 1869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "pru1/synthesis/pru1.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1.vhd" 1951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "pru1/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "pru1/synthesis/pru1.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1.vhd" 2034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_addr_router pru1_addr_router:addr_router " "Elaborating entity \"pru1_addr_router\" for hierarchy \"pru1_addr_router:addr_router\"" {  } { { "pru1/synthesis/pru1.vhd" "addr_router" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1.vhd" 2455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_addr_router_default_decode pru1_addr_router:addr_router\|pru1_addr_router_default_decode:the_default_decode " "Elaborating entity \"pru1_addr_router_default_decode\" for hierarchy \"pru1_addr_router:addr_router\|pru1_addr_router_default_decode:the_default_decode\"" {  } { { "pru1/synthesis/submodules/pru1_addr_router.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_addr_router_001 pru1_addr_router_001:addr_router_001 " "Elaborating entity \"pru1_addr_router_001\" for hierarchy \"pru1_addr_router_001:addr_router_001\"" {  } { { "pru1/synthesis/pru1.vhd" "addr_router_001" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1.vhd" 2472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_addr_router_001_default_decode pru1_addr_router_001:addr_router_001\|pru1_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"pru1_addr_router_001_default_decode\" for hierarchy \"pru1_addr_router_001:addr_router_001\|pru1_addr_router_001_default_decode:the_default_decode\"" {  } { { "pru1/synthesis/submodules/pru1_addr_router_001.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_addr_router_001.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_id_router pru1_id_router:id_router " "Elaborating entity \"pru1_id_router\" for hierarchy \"pru1_id_router:id_router\"" {  } { { "pru1/synthesis/pru1.vhd" "id_router" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1.vhd" 2489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_id_router_default_decode pru1_id_router:id_router\|pru1_id_router_default_decode:the_default_decode " "Elaborating entity \"pru1_id_router_default_decode\" for hierarchy \"pru1_id_router:id_router\|pru1_id_router_default_decode:the_default_decode\"" {  } { { "pru1/synthesis/submodules/pru1_id_router.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_id_router_002 pru1_id_router_002:id_router_002 " "Elaborating entity \"pru1_id_router_002\" for hierarchy \"pru1_id_router_002:id_router_002\"" {  } { { "pru1/synthesis/pru1.vhd" "id_router_002" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1.vhd" 2523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_id_router_002_default_decode pru1_id_router_002:id_router_002\|pru1_id_router_002_default_decode:the_default_decode " "Elaborating entity \"pru1_id_router_002_default_decode\" for hierarchy \"pru1_id_router_002:id_router_002\|pru1_id_router_002_default_decode:the_default_decode\"" {  } { { "pru1/synthesis/submodules/pru1_id_router_002.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "pru1/synthesis/pru1.vhd" "rst_controller" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1.vhd" 2557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "pru1/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_cmd_xbar_demux pru1_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"pru1_cmd_xbar_demux\" for hierarchy \"pru1_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "pru1/synthesis/pru1.vhd" "cmd_xbar_demux" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1.vhd" 2586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_cmd_xbar_demux_001 pru1_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"pru1_cmd_xbar_demux_001\" for hierarchy \"pru1_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "pru1/synthesis/pru1.vhd" "cmd_xbar_demux_001" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1.vhd" 2610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_cmd_xbar_mux pru1_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"pru1_cmd_xbar_mux\" for hierarchy \"pru1_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "pru1/synthesis/pru1.vhd" "cmd_xbar_mux" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1.vhd" 2646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator pru1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"pru1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "pru1/synthesis/submodules/pru1_cmd_xbar_mux.sv" "arb" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder pru1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"pru1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "pru1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_rsp_xbar_demux_002 pru1_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"pru1_rsp_xbar_demux_002\" for hierarchy \"pru1_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "pru1/synthesis/pru1.vhd" "rsp_xbar_demux_002" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1.vhd" 2742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_rsp_xbar_mux pru1_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"pru1_rsp_xbar_mux\" for hierarchy \"pru1_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "pru1/synthesis/pru1.vhd" "rsp_xbar_mux" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1.vhd" 2778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator pru1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"pru1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "pru1/synthesis/submodules/pru1_rsp_xbar_mux.sv" "arb" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_rsp_xbar_mux_001 pru1_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"pru1_rsp_xbar_mux_001\" for hierarchy \"pru1_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "pru1/synthesis/pru1.vhd" "rsp_xbar_mux_001" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1.vhd" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator pru1_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"pru1_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "pru1/synthesis/submodules/pru1_rsp_xbar_mux_001.sv" "arb" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_rsp_xbar_mux_001.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder pru1_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"pru1_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "pru1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pru1_irq_mapper pru1_irq_mapper:irq_mapper " "Elaborating entity \"pru1_irq_mapper\" for hierarchy \"pru1_irq_mapper:irq_mapper\"" {  } { { "pru1/synthesis/pru1.vhd" "irq_mapper" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/pru1.vhd" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731362431943 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Quartus II" 0 -1 1731362433753 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Quartus II" 0 -1 1731362433753 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Quartus II" 0 -1 1731362433753 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Quartus II" 0 -1 1731362433753 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Quartus II" 0 -1 1731362433753 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Quartus II" 0 -1 1731362433753 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1731362433805 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "pru1/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "pru1/synthesis/submodules/pru1_jtag.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_jtag.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "pru1/synthesis/submodules/pru1_cpu.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 3167 -1 0 } } { "pru1/synthesis/submodules/pru1_cpu.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 4133 -1 0 } } { "pru1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "pru1/synthesis/submodules/pru1_cpu.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 3740 -1 0 } } { "pru1/synthesis/submodules/pru1_jtag.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_jtag.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "pru1/synthesis/submodules/pru1_cpu.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/pru1_cpu.v" 599 -1 0 } } { "pru1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/UPC/DDIGITAL/pru1/pru1/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1731362433880 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1731362433880 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1731362434823 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1731362434870 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1731362434870 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1731362434920 "|pru1|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1731362434920 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/UPC/DDIGITAL/pru1/output_files/pru1.map.smsg " "Generated suppressed messages file C:/UPC/DDIGITAL/pru1/output_files/pru1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1731362435179 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731362435560 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731362435560 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1868 " "Implemented 1868 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731362435719 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731362435719 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1714 " "Implemented 1714 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1731362435719 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1731362435719 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731362435719 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731362435754 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 17:00:35 2024 " "Processing ended: Mon Nov 11 17:00:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731362435754 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731362435754 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731362435754 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731362435754 ""}
