// Seed: 1605243564
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wor id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = -1;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    output tri1 id_2#(.id_24(-1)),
    output wand id_3,
    input uwire id_4,
    input supply0 id_5,
    input tri0 id_6,
    output wire id_7,
    output wire id_8
    , id_25,
    input wire id_9,
    input tri0 id_10,
    input wor id_11,
    input tri0 id_12,
    input supply1 id_13,
    input wor id_14,
    input supply1 id_15,
    input wand id_16,
    input wor id_17,
    input supply1 id_18,
    output wire id_19,
    input wor id_20,
    input supply0 id_21,
    output supply0 id_22
);
  initial id_24 = id_14;
  wire id_26;
  always @(negedge id_5 or posedge -1);
  module_0 modCall_1 (
      id_25,
      id_26,
      id_26,
      id_25
  );
  assign modCall_1.id_4 = 0;
endmodule
