#! /usr/local/Cellar/icarus-verilog/0.9.7/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fb1b2605b30 .scope module, "tx_tb" "tx_tb" 2 1;
 .timescale 0 0;
v0x7fb1b2622830_0 .var "Enable", 0 0;
v0x7fb1b2622940_0 .net "TBR", 0 0, L_0x7fb1b2623020; 1 drivers
v0x7fb1b2622b90_0 .net "TxD", 0 0, L_0x7fb1b2623570; 1 drivers
v0x7fb1b2622c10_0 .var "TxD_data", 7 0;
v0x7fb1b2622c90_0 .var "TxD_start", 0 0;
v0x7fb1b2622d10_0 .var "clk", 0 0;
v0x7fb1b2622db0_0 .var "rst_n", 0 0;
S_0x7fb1b2605c10 .scope module, "iDUT" "tx" 2 10, 3 7, S_0x7fb1b2605b30;
 .timescale 0 0;
L_0x7fb1b2623490 .functor OR 1, L_0x7fb1b2623300, L_0x7fb1b26233d0, C4<0>, C4<0>;
L_0x7fb1b2623570 .functor AND 1, L_0x7fb1b26231b0, L_0x7fb1b2623490, C4<1>, C4<1>;
v0x7fb1b260cc60_0 .net "Enable", 0 0, v0x7fb1b2622830_0; 1 drivers
v0x7fb1b2621de0_0 .var "EnableCnt", 3 0;
v0x7fb1b2621e70_0 .var "Sample", 0 0;
v0x7fb1b2621ef0_0 .var "StateCnt", 3 0;
v0x7fb1b2621f80_0 .alias "TBR", 0 0, v0x7fb1b2622940_0;
v0x7fb1b2622040_0 .alias "TxD", 0 0, v0x7fb1b2622b90_0;
v0x7fb1b26220d0_0 .net "TxD_data", 7 0, v0x7fb1b2622c10_0; 1 drivers
v0x7fb1b2622190_0 .var "TxD_shift", 7 0;
v0x7fb1b2622210_0 .net "TxD_start", 0 0, v0x7fb1b2622c90_0; 1 drivers
v0x7fb1b26222e0_0 .var "TxD_state", 1 0;
v0x7fb1b2622360_0 .net *"_s0", 2 0, L_0x7fb1b2622e90; 1 drivers
v0x7fb1b2622440_0 .net *"_s10", 0 0, L_0x7fb1b26231b0; 1 drivers
v0x7fb1b26224c0_0 .net *"_s12", 3 0, C4<0001>; 1 drivers
v0x7fb1b26225b0_0 .net *"_s14", 0 0, L_0x7fb1b2623300; 1 drivers
v0x7fb1b2622630_0 .net *"_s17", 0 0, L_0x7fb1b26233d0; 1 drivers
v0x7fb1b2622730_0 .net *"_s18", 0 0, L_0x7fb1b2623490; 1 drivers
v0x7fb1b26227b0_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x7fb1b26226b0_0 .net *"_s4", 2 0, C4<000>; 1 drivers
v0x7fb1b26228c0_0 .net *"_s8", 1 0, C4<00>; 1 drivers
v0x7fb1b26229e0_0 .net "clk", 0 0, v0x7fb1b2622d10_0; 1 drivers
v0x7fb1b2622a60_0 .net "rst_n", 0 0, v0x7fb1b2622db0_0; 1 drivers
E_0x7fb1b2603250 .event posedge, v0x7fb1b26229e0_0;
E_0x7fb1b260e2d0/0 .event negedge, v0x7fb1b2622a60_0;
E_0x7fb1b260e2d0/1 .event posedge, v0x7fb1b26229e0_0;
E_0x7fb1b260e2d0 .event/or E_0x7fb1b260e2d0/0, E_0x7fb1b260e2d0/1;
L_0x7fb1b2622e90 .concat [ 2 1 0 0], v0x7fb1b26222e0_0, C4<0>;
L_0x7fb1b2623020 .cmp/eq 3, L_0x7fb1b2622e90, C4<000>;
L_0x7fb1b26231b0 .cmp/gt 2, v0x7fb1b26222e0_0, C4<00>;
L_0x7fb1b2623300 .cmp/eq 4, v0x7fb1b2621ef0_0, C4<0001>;
L_0x7fb1b26233d0 .part v0x7fb1b2622190_0, 0, 1;
    .scope S_0x7fb1b2605c10;
T_0 ;
    %wait E_0x7fb1b260e2d0;
    %load/v 8, v0x7fb1b2622a60_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb1b2621e70_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fb1b2621de0_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fb1b2621ef0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fb1b26222e0_0, 0, 0;
T_0.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb1b2621e70_0, 0, 0;
    %load/v 8, v0x7fb1b260cc60_0, 1;
    %jmp/0xz  T_0.2, 8;
    %load/v 8, v0x7fb1b2621de0_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 15, 6;
    %jmp/0xz  T_0.4, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fb1b2621de0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb1b2621e70_0, 0, 1;
    %jmp T_0.5;
T_0.4 ;
    %load/v 8, v0x7fb1b2621de0_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fb1b2621de0_0, 0, 8;
T_0.5 ;
T_0.2 ;
    %load/v 8, v0x7fb1b2621e70_0, 1;
    %jmp/0xz  T_0.6, 8;
    %load/v 8, v0x7fb1b2621ef0_0, 4;
    %cmpi/u 8, 10, 4;
    %jmp/0xz  T_0.8, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fb1b2621ef0_0, 0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/v 8, v0x7fb1b26222e0_0, 2;
    %cmp/u 0, 8, 2;
    %jmp/0xz  T_0.10, 5;
    %load/v 8, v0x7fb1b2621ef0_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fb1b2621ef0_0, 0, 8;
    %load/v 8, v0x7fb1b2622190_0, 8;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7fb1b2622190_0, 0, 8;
T_0.10 ;
T_0.9 ;
    %vpi_call 3 55 "$display", "StateCnt = %b", v0x7fb1b2621ef0_0;
    %vpi_call 3 56 "$display", "TxD_state = %b", v0x7fb1b26222e0_0;
T_0.6 ;
    %load/v 8, v0x7fb1b2621f80_0, 1;
    %load/v 9, v0x7fb1b2622210_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_0.12, 8;
    %load/v 8, v0x7fb1b26220d0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7fb1b2622190_0, 0, 8;
    %vpi_call 3 60 "$display", "data latched";
T_0.12 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fb1b2605c10;
T_1 ;
    %set/v v0x7fb1b2622190_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0x7fb1b2605c10;
T_2 ;
    %wait E_0x7fb1b2603250;
    %load/v 8, v0x7fb1b26222e0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_2.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_2.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_2.2, 6;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fb1b26222e0_0, 0, 0;
    %jmp T_2.4;
T_2.0 ;
    %load/v 8, v0x7fb1b2622210_0, 1;
    %jmp/0xz  T_2.5, 8;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fb1b26222e0_0, 0, 8;
T_2.5 ;
    %jmp T_2.4;
T_2.1 ;
    %movi 8, 10, 4;
    %load/v 12, v0x7fb1b2621ef0_0, 4;
    %cmp/u 8, 12, 4;
    %or 5, 4, 1;
    %jmp/0xz  T_2.7, 5;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fb1b26222e0_0, 0, 0;
T_2.7 ;
    %jmp T_2.4;
T_2.2 ;
    %load/v 8, v0x7fb1b2621e70_0, 1;
    %jmp/0xz  T_2.9, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fb1b26222e0_0, 0, 8;
T_2.9 ;
    %jmp T_2.4;
T_2.4 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fb1b2605b30;
T_3 ;
    %vpi_call 2 12 "$dumpfile", "test_tx.vcd";
    %vpi_call 2 13 "$dumpvars", 1'sb0, S_0x7fb1b2605c10;
    %set/v v0x7fb1b2622d10_0, 0, 1;
    %set/v v0x7fb1b2622db0_0, 0, 1;
    %set/v v0x7fb1b2622c90_0, 0, 1;
    %set/v v0x7fb1b2622830_0, 0, 1;
    %movi 8, 170, 8;
    %set/v v0x7fb1b2622c10_0, 8, 8;
    %delay 12, 0;
    %set/v v0x7fb1b2622db0_0, 1, 1;
    %delay 3, 0;
    %set/v v0x7fb1b2622c90_0, 1, 1;
    %delay 20, 0;
    %set/v v0x7fb1b2622c90_0, 0, 1;
    %delay 50000, 0;
    %vpi_call 2 26 "$stop";
    %end;
    .thread T_3;
    .scope S_0x7fb1b2605b30;
T_4 ;
    %delay 5, 0;
    %load/v 8, v0x7fb1b2622d10_0, 1;
    %inv 8, 1;
    %set/v v0x7fb1b2622d10_0, 8, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fb1b2605b30;
T_5 ;
    %delay 25, 0;
    %set/v v0x7fb1b2622830_0, 1, 1;
    %delay 5, 0;
    %set/v v0x7fb1b2622830_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fb1b2605b30;
T_6 ;
    %delay 475, 0;
    %vpi_call 2 41 "$display", "TxD = %b", v0x7fb1b2622b90_0;
    %vpi_call 2 42 "$display", "TBR = %b", v0x7fb1b2622940_0;
    %delay 5, 0;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tx_tb.v";
    "tx.v";
