Warning: Design 'sa_processing_element' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : sa_processing_element
Version: V-2023.12-SP5
Date   : Sun Oct  5 11:18:16 2025
****************************************

Operating Conditions: typical   Library: NanGate_15nm_OCL
Wire Load Model Mode: top

  Startpoint: mac_q_reg[2]
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: mac_q_reg[2]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MAIN_CLOCK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.50       0.50
  mac_q_reg[2]/CLK (DFFRNQ_X1)             0.00       0.50 r
  mac_q_reg[2]/Q (DFFRNQ_X1)              15.04      15.54 r
  U177/ZN (AOI22_X1)                       3.76      19.30 f
  U178/ZN (INV_X1)                         3.53      22.83 r
  mac_q_reg[2]/D (DFFRNQ_X1)               0.00      22.83 r
  data arrival time                                  22.83

  clock MAIN_CLOCK (rise edge)           500.00     500.00
  clock network delay (ideal)              0.50     500.50
  clock uncertainty                       -0.30     500.20
  mac_q_reg[2]/CLK (DFFRNQ_X1)             0.00     500.20 r
  library setup time                      -8.10     492.11
  data required time                                492.11
  -----------------------------------------------------------
  data required time                                492.11
  data arrival time                                 -22.83
  -----------------------------------------------------------
  slack (MET)                                       469.28


  Startpoint: pipeline_en
              (input port clocked by MAIN_CLOCK)
  Endpoint: a_q_reg[0] (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: INPUTS
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MAIN_CLOCK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     0.10       0.60 f
  pipeline_en (in)                         0.00       0.60 f
  U122/ZN (NOR2_X1)                       58.66      59.26 r
  U135/ZN (AOI22_X1)                       8.95      68.21 f
  U136/ZN (INV_X1)                         3.53      71.74 r
  a_q_reg[0]/D (DFFRNQ_X1)                 0.00      71.74 r
  data arrival time                                  71.74

  clock MAIN_CLOCK (rise edge)           500.00     500.00
  clock network delay (ideal)              0.50     500.50
  clock uncertainty                       -0.30     500.20
  a_q_reg[0]/CLK (DFFRNQ_X1)               0.00     500.20 r
  library setup time                      -8.10     492.11
  data required time                                492.11
  -----------------------------------------------------------
  data required time                                492.11
  data arrival time                                 -71.74
  -----------------------------------------------------------
  slack (MET)                                       420.37


  Startpoint: mac_q_reg[2]
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: c_out[2] (output port clocked by MAIN_CLOCK)
  Path Group: OUTPUTS
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MAIN_CLOCK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.50       0.50
  mac_q_reg[2]/CLK (DFFRNQ_X1)             0.00       0.50 r
  mac_q_reg[2]/Q (DFFRNQ_X1)              15.04      15.54 r
  U224/Z (BUF_X1)                          3.86      19.40 r
  c_out[2] (out)                           0.00      19.40 r
  data arrival time                                  19.40

  clock MAIN_CLOCK (rise edge)           500.00     500.00
  clock network delay (ideal)              0.50     500.50
  clock uncertainty                       -0.30     500.20
  output external delay                   -0.10     500.10
  data required time                                500.10
  -----------------------------------------------------------
  data required time                                500.10
  data arrival time                                 -19.40
  -----------------------------------------------------------
  slack (MET)                                       480.70


1
