
---------- Begin Simulation Statistics ----------
final_tick                               2541875716500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 220106                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   220105                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.06                       # Real time elapsed on the host
host_tick_rate                              622496746                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195576                       # Number of instructions simulated
sim_ops                                       4195576                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011866                       # Number of seconds simulated
sim_ticks                                 11865871500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.373238                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  391086                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               861931                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2394                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81522                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            806319                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53024                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          279153                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           226129                       # Number of indirect misses.
system.cpu.branchPred.lookups                  980509                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64979                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26797                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195576                       # Number of instructions committed
system.cpu.committedOps                       4195576                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.653173                       # CPI: cycles per instruction
system.cpu.discardedOps                        191472                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606488                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1451522                       # DTB hits
system.cpu.dtb.data_misses                       7544                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   404961                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       849022                       # DTB read hits
system.cpu.dtb.read_misses                       6689                       # DTB read misses
system.cpu.dtb.write_accesses                  201527                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602500                       # DTB write hits
system.cpu.dtb.write_misses                       855                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18054                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3389443                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1033125                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           662588                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16730834                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.176892                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  978523                       # ITB accesses
system.cpu.itb.fetch_acv                          697                       # ITB acv
system.cpu.itb.fetch_hits                      971629                       # ITB hits
system.cpu.itb.fetch_misses                      6894                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.43%      9.43% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.84% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4224     69.39%     79.23% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.02% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.09% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.14% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.72%     94.86% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6087                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14430                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2436     47.42%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2684     52.25%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5137                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2423     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2423     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4863                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10948377000     92.23%     92.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8881500      0.07%     92.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17588000      0.15%     92.46% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               895361500      7.54%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11870208000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994663                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902757                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946661                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592517                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744126                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7999342500     67.39%     67.39% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3870865500     32.61%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23718319                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85408      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541217     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839209     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592537     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104875      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195576                       # Class of committed instruction
system.cpu.quiesceCycles                        13424                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6987485                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          441                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155570                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312745                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22787453                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22787453                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22787453                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22787453                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116858.733333                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116858.733333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116858.733333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116858.733333                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13024487                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13024487                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13024487                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13024487                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66792.241026                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66792.241026                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66792.241026                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66792.241026                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22437956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22437956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116864.354167                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116864.354167                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12824990                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12824990                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66796.822917                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66796.822917                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.259650                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539457227000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.259650                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.203728                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.203728                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128094                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34847                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86536                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34165                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29000                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29000                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87126                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40863                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260725                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260725                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208563                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11110336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11110336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6689792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6690225                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17811825                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157404                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002814                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052977                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156961     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     443      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157404                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820743537                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375801500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461950750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5572032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4470848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10042880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5572032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5572032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87063                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156920                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34847                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34847                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469584725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         376782102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             846366826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469584725                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469584725                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187951471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187951471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187951471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469584725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        376782102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1034318297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118934.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77235.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000181866750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7325                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7325                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406600                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111676                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156920                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121167                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156920                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121167                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10327                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2233                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5713                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2010577750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  732965000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4759196500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13715.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32465.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103897                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80068                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.32                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156920                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121167                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81523                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.403714                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.107083                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.151861                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34526     42.35%     42.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24357     29.88%     72.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9883     12.12%     84.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4586      5.63%     89.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2413      2.96%     92.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1433      1.76%     94.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          942      1.16%     95.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          579      0.71%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2804      3.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81523                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7325                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.011741                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.405390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.717764                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1313     17.92%     17.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5538     75.60%     93.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           280      3.82%     97.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            96      1.31%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            32      0.44%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            23      0.31%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           18      0.25%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      0.15%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            2      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7325                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7325                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.233447                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.218258                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.735390                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6568     89.67%     89.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               96      1.31%     90.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              436      5.95%     96.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              165      2.25%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               56      0.76%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7325                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9381952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  660928                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7610240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10042880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7754688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       790.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    846.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    653.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11865866500                       # Total gap between requests
system.mem_ctrls.avgGap                      42669.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4943040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4438912                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7610240                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 416576228.724539935589                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 374090685.205886483192                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 641355335.762737751007                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87063                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69857                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121167                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2513759250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2245437250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 291444247750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28872.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32143.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2405310.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313845840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166782660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559283340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308528100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     936096720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5198400000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        178895040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7661831700                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.703242                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    413014750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    395980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11056876750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            268335480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142597125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487390680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312182100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     936096720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5124841500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        240839040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7512282645                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.099949                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    572599750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    395980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10897291750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1009453                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11858671500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1665389                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1665389                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1665389                       # number of overall hits
system.cpu.icache.overall_hits::total         1665389                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87127                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87127                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87127                       # number of overall misses
system.cpu.icache.overall_misses::total         87127                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5363895000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5363895000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5363895000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5363895000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1752516                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1752516                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1752516                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1752516                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049715                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049715                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049715                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049715                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61564.096090                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61564.096090                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61564.096090                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61564.096090                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86536                       # number of writebacks
system.cpu.icache.writebacks::total             86536                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87127                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87127                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87127                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87127                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5276769000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5276769000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5276769000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5276769000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049715                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049715                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049715                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049715                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60564.107567                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60564.107567                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60564.107567                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60564.107567                       # average overall mshr miss latency
system.cpu.icache.replacements                  86536                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1665389                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1665389                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87127                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87127                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5363895000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5363895000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1752516                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1752516                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049715                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049715                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61564.096090                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61564.096090                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87127                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87127                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5276769000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5276769000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049715                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049715                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60564.107567                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60564.107567                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.818442                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1687304                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86614                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.480731                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.818442                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995739                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995739                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          382                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3592158                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3592158                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1312607                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1312607                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1312607                       # number of overall hits
system.cpu.dcache.overall_hits::total         1312607                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105636                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105636                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105636                       # number of overall misses
system.cpu.dcache.overall_misses::total        105636                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6774519000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6774519000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6774519000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6774519000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1418243                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1418243                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1418243                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1418243                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074484                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074484                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074484                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074484                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64130.779280                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64130.779280                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64130.779280                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64130.779280                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34671                       # number of writebacks
system.cpu.dcache.writebacks::total             34671                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36660                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36660                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36660                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36660                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68976                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68976                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68976                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68976                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4393118500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4393118500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4393118500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4393118500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048635                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048635                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048635                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048635                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63690.537288                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63690.537288                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63690.537288                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63690.537288                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104355.072464                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104355.072464                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68833                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781778                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781778                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49158                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49158                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3300359000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3300359000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830936                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830936                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059160                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059160                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67137.780219                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67137.780219                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9196                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9196                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39962                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39962                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2672147000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2672147000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048093                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048093                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66867.198839                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66867.198839                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530829                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530829                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56478                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56478                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3474160000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3474160000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096164                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096164                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61513.509685                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61513.509685                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27464                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27464                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29014                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29014                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1720971500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1720971500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049402                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049402                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59315.209899                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59315.209899                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10285                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10285                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63738500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63738500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080465                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080465                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70820.555556                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70820.555556                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62838500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62838500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080465                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080465                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69820.555556                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69820.555556                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11118                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11118                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11118                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11118                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.483668                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1374205                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68833                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.964334                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.483668                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          743                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2950949                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2950949                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3220109008500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 227832                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                   227832                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1775.41                       # Real time elapsed on the host
host_tick_rate                              380739161                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   404494670                       # Number of instructions simulated
sim_ops                                     404494670                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.675968                       # Number of seconds simulated
sim_ticks                                675967808000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             67.431828                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                60170210                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             89231171                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             151793                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           7355512                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          77057421                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            4021239                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        15089497                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         11068258                       # Number of indirect misses.
system.cpu.branchPred.lookups               110255797                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 9751939                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       492058                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   399557796                       # Number of instructions committed
system.cpu.committedOps                     399557796                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.383207                       # CPI: cycles per instruction
system.cpu.discardedOps                      12745406                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                109596645                       # DTB accesses
system.cpu.dtb.data_acv                            38                       # DTB access violations
system.cpu.dtb.data_hits                    113411652                       # DTB hits
system.cpu.dtb.data_misses                    1189756                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 74811829                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     75111322                       # DTB read hits
system.cpu.dtb.read_misses                    1153901                       # DTB read misses
system.cpu.dtb.write_accesses                34784816                       # DTB write accesses
system.cpu.dtb.write_acv                           25                       # DTB write access violations
system.cpu.dtb.write_hits                    38300330                       # DTB write hits
system.cpu.dtb.write_misses                     35855                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              369548                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          295290830                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          86119580                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         39705345                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       630721959                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.295578                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               209263366                       # ITB accesses
system.cpu.itb.fetch_acv                          341                       # ITB acv
system.cpu.itb.fetch_hits                   209261378                       # ITB hits
system.cpu.itb.fetch_misses                      1988                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   188      0.05%      0.05% # number of callpals executed
system.cpu.kern.callpal::tbi                        9      0.00%      0.06% # number of callpals executed
system.cpu.kern.callpal::swpipl                 24332      6.87%      6.92% # number of callpals executed
system.cpu.kern.callpal::rdps                    1565      0.44%      7.36% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      7.36% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      7.36% # number of callpals executed
system.cpu.kern.callpal::rti                     3711      1.05%      8.41% # number of callpals executed
system.cpu.kern.callpal::callsys                  189      0.05%      8.46% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.00%      8.47% # number of callpals executed
system.cpu.kern.callpal::rdunique              324366     91.53%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 354367                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    1436586                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       99                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    10413     36.17%     36.17% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      51      0.18%     36.35% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     692      2.40%     38.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   17630     61.25%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                28786                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     10412     48.28%     48.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       51      0.24%     48.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      692      3.21%     51.72% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    10412     48.28%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 21567                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             661740038000     97.92%     97.92% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                85601000      0.01%     97.93% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               844016500      0.12%     98.06% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             13131615500      1.94%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         675801271000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999904                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.590584                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.749218                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                3616                      
system.cpu.kern.mode_good::user                  3616                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3899                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3616                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.927417                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.962342                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        51648504500      7.64%      7.64% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         624152766500     92.36%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      188                       # number of times the context was actually changed
system.cpu.numCycles                       1351786889                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        99                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            30826944      7.72%      7.72% # Class of committed instruction
system.cpu.op_class_0::IntAlu               241093811     60.34%     68.06% # Class of committed instruction
system.cpu.op_class_0::IntMult                 224966      0.06%     68.11% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.11% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                235483      0.06%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 44615      0.01%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 14877      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::MemRead               77583399     19.42%     87.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite              38154031      9.55%     97.15% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             45718      0.01%     97.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            45738      0.01%     97.17% # Class of committed instruction
system.cpu.op_class_0::IprAccess             11288214      2.83%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                399557796                       # Class of committed instruction
system.cpu.quiesceCycles                       148727                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       721064930                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1957888                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 236                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        242                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          152                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6654330                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13308487                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 678233292000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 678233292000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        30666                       # number of demand (read+write) misses
system.iocache.demand_misses::total             30666                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        30666                       # number of overall misses
system.iocache.overall_misses::total            30666                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   3628160672                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   3628160672                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   3628160672                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   3628160672                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        30666                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           30666                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        30666                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          30666                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118312.159134                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118312.159134                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118312.159134                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118312.159134                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           472                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   11                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    42.909091                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          30592                       # number of writebacks
system.iocache.writebacks::total                30592                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        30666                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        30666                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        30666                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        30666                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   2093143031                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   2093143031                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   2093143031                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   2093143031                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68256.147884                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68256.147884                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68256.147884                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68256.147884                       # average overall mshr miss latency
system.iocache.replacements                     30666                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           74                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               74                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      8526467                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8526467                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           74                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             74                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115222.527027                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115222.527027                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           74                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           74                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4826467                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4826467                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65222.527027                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65222.527027                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        30592                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        30592                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   3619634205                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   3619634205                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        30592                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        30592                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118319.632747                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118319.632747                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        30592                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        30592                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   2088316564                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2088316564                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68263.486009                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68263.486009                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 678233292000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  30682                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                30682                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               275994                       # Number of tag accesses
system.iocache.tags.data_accesses              275994                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 678233292000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1205                       # Transaction distribution
system.membus.trans_dist::ReadResp            6135620                       # Transaction distribution
system.membus.trans_dist::WriteReq               1626                       # Transaction distribution
system.membus.trans_dist::WriteResp              1626                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1042962                       # Transaction distribution
system.membus.trans_dist::WritebackClean      3770328                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1840860                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq            489144                       # Transaction distribution
system.membus.trans_dist::ReadExResp           489144                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        3770329                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2364091                       # Transaction distribution
system.membus.trans_dist::BadAddressError            5                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         30592                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        61332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        61332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     11310986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     11310986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         5662                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      8559484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio           10                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      8565156                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19937474                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1957888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1957888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    482602048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    482602048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8915                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    247393664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    247402579                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               731962515                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               74                       # Total snoops (count)
system.membus.snoopTraffic                       4736                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6657003                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000022                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004715                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6656855    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     148      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             6657003                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5226500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         33848778887                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                6000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             402967                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        15452173500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 678233292000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        19585298250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 678233292000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 678233292000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 678233292000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 678233292000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 678233292000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 678233292000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 678233292000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 678233292000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 678233292000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 678233292000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 678233292000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 678233292000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 678233292000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 678233292000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 678233292000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 678233292000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 678233292000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 678233292000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 678233292000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 678233292000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 678233292000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 678233292000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 678233292000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 678233292000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 678233292000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 678233292000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 678233292000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 678233292000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      241301056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      182601984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          423903040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    241301056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     241301056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     66749568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        66749568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         3770329                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2853156                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6623485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1042962                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1042962                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         356971224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         270134142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             627105367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    356971224                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        356971224                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       98746667                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             98746667                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       98746667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        356971224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        270134142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            725852033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4416989.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   2145331.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2841518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000151389750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       260969                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       260969                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14614098                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4160999                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6623485                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4813250                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6623485                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4813250                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1636636                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                396261                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            172923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            253444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            339121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            172219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            194148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            367563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            292528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            498152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            194825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            193079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           614158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           287095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           302101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           226095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           423628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           455770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            114653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            362668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            282071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            110197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            113889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            328990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            153992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            621611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             87703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             80865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           471381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           298611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           274181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           129565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           445819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           540783                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  69019910000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                24934245000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            162523328750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13840.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32590.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       165                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3149753                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3097645                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6623485                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4813250                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4791802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  188756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  89693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  95830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 247091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 267807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 264485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 263267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 265916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 279945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 264473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 264323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 264116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 262085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 261161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 261086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 261063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 260931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 261136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 261281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    547                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3156428                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    190.672646                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   136.190127                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   196.073706                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1206345     38.22%     38.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1225434     38.82%     77.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       306795      9.72%     86.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       160085      5.07%     91.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       108229      3.43%     95.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        37286      1.18%     96.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        25776      0.82%     97.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16791      0.53%     97.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        69687      2.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3156428                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       260969                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.108902                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.217080                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7           14832      5.68%      5.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          86059     32.98%     38.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         92547     35.46%     74.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31         38134     14.61%     88.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         21898      8.39%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          4707      1.80%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           991      0.38%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           514      0.20%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           356      0.14%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           225      0.09%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           203      0.08%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           137      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          110      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           90      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           60      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           43      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           44      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           16      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        260969                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       260969                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.925301                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.876343                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.321902                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           164918     63.19%     63.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3649      1.40%     64.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            56200     21.54%     86.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            21586      8.27%     94.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            13234      5.07%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              971      0.37%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              186      0.07%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              114      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               59      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               33      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               16      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        260969                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              319158336                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               104744704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               282686656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               423903040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            308048000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       472.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       418.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    627.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    455.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  675967792000                       # Total gap between requests
system.mem_ctrls.avgGap                      59104.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    137301184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    181857152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    282686656                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 203117933.095417469740                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 269032267.288089573383                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 418195441.638546168804                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      3770329                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2853156                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4813250                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  68139036750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  94384292000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16341022109500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     18072.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33080.66                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3395007.97                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11871835080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6310003425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19255194840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12157150320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     53360586240.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     291941544930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13728717600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       408625032435                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        604.503687                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  33141250750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  22572160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 620261144750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10665539220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5668841970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16351606740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        10900002060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     53360586240.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     288622423530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      16523796960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       402092796720                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        594.840157                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  40417526750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  22572160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 612984945500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 678233292000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1279                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1279                       # Transaction distribution
system.iobus.trans_dist::WriteReq               32218                       # Transaction distribution
system.iobus.trans_dist::WriteResp              32218                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1618                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1584                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5662                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        61332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        61332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   66994                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6472                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          198                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1130                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          891                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8915                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1958480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1958480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1967395                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1927500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            30740000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             4036000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           159665672                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1534000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1572500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              143500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 198                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            99                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284282.124888                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           99    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              99                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    678154092000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     79200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 678233292000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    208735784                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        208735784                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    208735784                       # number of overall hits
system.cpu.icache.overall_hits::total       208735784                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3770328                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3770328                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3770328                       # number of overall misses
system.cpu.icache.overall_misses::total       3770328                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 177977483000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 177977483000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 177977483000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 177977483000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    212506112                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    212506112                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    212506112                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    212506112                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.017742                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.017742                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.017742                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.017742                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47204.774492                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47204.774492                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47204.774492                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47204.774492                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3770328                       # number of writebacks
system.cpu.icache.writebacks::total           3770328                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      3770328                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3770328                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3770328                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3770328                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 174207154000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 174207154000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 174207154000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 174207154000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017742                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017742                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017742                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017742                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46204.774227                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46204.774227                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46204.774227                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46204.774227                       # average overall mshr miss latency
system.cpu.icache.replacements                3770328                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    208735784                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       208735784                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3770328                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3770328                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 177977483000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 177977483000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    212506112                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    212506112                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.017742                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.017742                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47204.774492                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47204.774492                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3770328                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3770328                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 174207154000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 174207154000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017742                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017742                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46204.774227                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46204.774227                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 678233292000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999983                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           212538921                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3770840                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             56.363813                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999983                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          207                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          138                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         428782553                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        428782553                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 678233292000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    106430680                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        106430680                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    106430680                       # number of overall hits
system.cpu.dcache.overall_hits::total       106430680                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3240627                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3240627                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3240627                       # number of overall misses
system.cpu.dcache.overall_misses::total       3240627                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 212326841500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 212326841500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 212326841500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 212326841500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    109671307                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    109671307                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    109671307                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    109671307                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029549                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029549                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029549                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029549                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65520.296381                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65520.296381                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65520.296381                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65520.296381                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1012370                       # number of writebacks
system.cpu.dcache.writebacks::total           1012370                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       395722                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       395722                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       395722                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       395722                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2844905                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2844905                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2844905                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2844905                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2831                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2831                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 184926267000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 184926267000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 184926267000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 184926267000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    241311500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    241311500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.025940                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025940                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.025940                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025940                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65002.615905                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65002.615905                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65002.615905                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65002.615905                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 85238.961498                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 85238.961498                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2853156                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     70774335                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        70774335                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2361753                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2361753                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 158226929000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 158226929000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     73136088                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     73136088                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032293                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032293                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66995.544835                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66995.544835                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5901                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5901                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2355852                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2355852                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1205                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1205                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 155444104500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 155444104500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    241311500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    241311500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032212                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032212                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65982.117934                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65982.117934                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200258.506224                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200258.506224                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     35656345                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       35656345                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       878874                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       878874                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  54099912500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  54099912500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     36535219                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     36535219                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024056                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024056                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61555.936915                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61555.936915                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       389821                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       389821                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       489053                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       489053                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1626                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1626                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  29482162500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  29482162500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013386                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013386                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60284.186990                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60284.186990                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1634552                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1634552                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         8272                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         8272                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    618675500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    618675500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1642824                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1642824                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.005035                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.005035                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74791.525629                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74791.525629                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         8272                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         8272                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    610403500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    610403500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.005035                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005035                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73791.525629                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73791.525629                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1642525                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1642525                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1642525                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1642525                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 678233292000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           112592614                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2854180                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.448323                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          338                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          588                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         228766468                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        228766468                       # Number of data accesses

---------- End Simulation Statistics   ----------
