set verilog_files {\
  AddRoundKey.v \
  aes_sbox_inv.v \
  aes_sbox.v \
  dechiper.v \
  enchiper.v \
  Inv_round.v \
  INV_Shift_Rows.v \
  Key_Expansion.v \
  MixCol_Inv.v \
  MixCol.v \
  multiply.v \
  mx_Inv.v \
  mx.v \
  round.v \
  ShiftRows.v \
  sub_bytes_inv.v \
  sub_bytes.v \
  top.v \
}

set clk clk

set top_des_name top

set dont_touch_module_name TSC
