"C:/Users/emily/Git/Ece443_Ly_Zimmerman_FinalProject/ece443_finalproject/Components/ALU/ALU/alu/src/half_adder.vhd" VHDL alu 1 0 0 -02
"C:/Users/emily/Git/Ece443_Ly_Zimmerman_FinalProject/ece443_finalproject/Components/ALU/ALU/alu/src/full_adder.vhd" VHDL alu 1 0 0 -02
"C:/Users/emily/Git/Ece443_Ly_Zimmerman_FinalProject/ece443_finalproject/Components/ALU/ALU/alu/src/sixteen_bit_adder.vhd" VHDL alu 1 0 0 -02
"C:/Users/emily/Git/Ece443_Ly_Zimmerman_FinalProject/ece443_finalproject/Components/ALU/ALU/alu/src/sixteen_bit_subtractor.vhd" VHDL alu 1 0 0 -02
"C:/Users/emily/Git/Ece443_Ly_Zimmerman_FinalProject/ece443_finalproject/Components/ALU/ALU/alu/src/sixteen_bit_multiplier.vhd" VHDL alu 1 0 0 -02
"C:/Users/emily/Git/Ece443_Ly_Zimmerman_FinalProject/ece443_finalproject/Components/ALU/ALU/alu/src/sixteen_bit_multiplexer.vhd" VHDL alu 1 0 0 -02
"C:/Users/emily/Git/Ece443_Ly_Zimmerman_FinalProject/ece443_finalproject/Components/ALU/ALU/alu/src/alu.vhd" VHDL alu 1 0 0 -02
"C:/Users/emily/Git/Ece443_Ly_Zimmerman_FinalProject/ece443_finalproject/Components/ALU/ALU/alu/src/Test Bench/alu_TB.vhd" VHDL alu 1 0 0 -02
. . 0 0 0