// Seed: 3654228236
module module_0 (
    output tri1 id_0
);
  assign module_1.id_0 = 0;
  logic id_2;
endmodule
program module_1 (
    output wire id_0,
    input wor id_1,
    input wor id_2
    , id_15,
    output supply1 id_3,
    input wor id_4,
    input wire id_5,
    output tri id_6,
    input uwire id_7
    , id_16,
    input wor id_8,
    input wire id_9,
    output tri0 id_10,
    input wand id_11
    , id_17,
    input uwire id_12,
    input uwire id_13
);
  assign id_15 = ~id_8;
  module_0 modCall_1 (id_6);
  assign id_15 = "";
  wor id_18, id_19;
  always $signed(56);
  ;
  wire id_20, id_21;
  assign id_18 = 1'b0;
  wire id_22;
  assign id_21 = id_22;
  wire id_23;
endprogram
