library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity mNOT is
	port(
			A: in std_logic;
			B: out std_logic;
			);
end mNOT.

architecture behavior of mNOT is
begin
	A <= not B;
end behavior;
