Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 811e77cb35c247c88b7ef2b2f881960e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Instruction_Decoder_tb_behav xil_defaultlib.Instruction_Decoder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture idc_behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture bench of entity xil_defaultlib.instruction_decoder_tb
Built simulation snapshot Instruction_Decoder_tb_behav
