/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2020 MediaTek Inc.
 */

#ifndef __SENINF_TOP_E1A_C_HEADER_H__
#define __SENINF_TOP_E1A_C_HEADER_H__

#define SENINF_TOP_ASYNC_SW_RST 0x0000
#define SENINF_TOP_ASYNC_SW_RST_SHIFT 0
#define SENINF_TOP_ASYNC_SW_RST_MASK (0x3f << 0)

#define SENINF_TOP_OUTMUX_SW_RST 0x0004
#define SENINF_TOP_OUTMUX_SW_RST_SHIFT 0
#define SENINF_TOP_OUTMUX_SW_RST_MASK (0x3ff << 0)

#define SENINF_TOP_ASYNC_CG_EN 0x0008
#define SENINF_TOP_ASYNC_CG_EN_SHIFT 0
#define SENINF_TOP_ASYNC_CG_EN_MASK (0x3f << 0)

#define SENINF_TOP_OUTMUX_CG_EN 0x000c
#define SENINF_TOP_OUTMUX_CG_EN_SHIFT 0
#define SENINF_TOP_OUTMUX_CG_EN_MASK (0x3ff << 0)

#define SENINF_TOP_CTRL 0x0018
#define SENINF_TOP_INT_WCLR_EN_SHIFT 0
#define SENINF_TOP_INT_WCLR_EN_MASK (0x1 << 0)
#define SENINF_TOP_VERIF_EN_SHIFT 16
#define SENINF_TOP_VERIF_EN_MASK (0x1 << 16)

#define SENINF_TOP_ASYNC_OVERRUN_IRQ_EN 0x0020
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_EN_0_SHIFT 0
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_EN_0_MASK (0x1 << 0)
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_EN_1_SHIFT 1
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_EN_1_MASK (0x1 << 1)
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_EN_2_SHIFT 2
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_EN_2_MASK (0x1 << 2)
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_EN_3_SHIFT 3
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_EN_3_MASK (0x1 << 3)
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_EN_4_SHIFT 4
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_EN_4_MASK (0x1 << 4)
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_EN_5_SHIFT 5
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_EN_5_MASK (0x1 << 5)
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_EN_0_SHIFT 8
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_EN_0_MASK (0x1 << 8)
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_EN_1_SHIFT 9
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_EN_1_MASK (0x1 << 9)
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_EN_2_SHIFT 10
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_EN_2_MASK (0x1 << 10)
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_EN_3_SHIFT 11
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_EN_3_MASK (0x1 << 11)
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_EN_4_SHIFT 12
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_EN_4_MASK (0x1 << 12)
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_EN_5_SHIFT 13
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_EN_5_MASK (0x1 << 13)

#define SENINF_TOP_ASYNC_OVERRUN_IRQ_STATUS 0x0024
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_STATUS_0_SHIFT 0
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_STATUS_0_MASK (0x1 << 0)
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_STATUS_1_SHIFT 1
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_STATUS_1_MASK (0x1 << 1)
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_STATUS_2_SHIFT 2
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_STATUS_2_MASK (0x1 << 2)
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_STATUS_3_SHIFT 3
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_STATUS_3_MASK (0x1 << 3)
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_STATUS_4_SHIFT 4
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_STATUS_4_MASK (0x1 << 4)
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_STATUS_5_SHIFT 5
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_STATUS_5_MASK (0x1 << 5)
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_STATUS_0_SHIFT 8
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_STATUS_0_MASK (0x1 << 8)
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_STATUS_1_SHIFT 9
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_STATUS_1_MASK (0x1 << 9)
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_STATUS_2_SHIFT 10
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_STATUS_2_MASK (0x1 << 10)
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_STATUS_3_SHIFT 11
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_STATUS_3_MASK (0x1 << 11)
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_STATUS_4_SHIFT 12
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_STATUS_4_MASK (0x1 << 12)
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_STATUS_5_SHIFT 13
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_STATUS_5_MASK (0x1 << 13)

#define SENINF_TOP_ASYNC_OVERRUN_IRQ_STATUSX 0x0028
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_STATUSX_0_SHIFT 0
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_STATUSX_0_MASK (0x1 << 0)
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_STATUSX_1_SHIFT 1
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_STATUSX_1_MASK (0x1 << 1)
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_STATUSX_2_SHIFT 2
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_STATUSX_2_MASK (0x1 << 2)
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_STATUSX_3_SHIFT 3
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_STATUSX_3_MASK (0x1 << 3)
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_STATUSX_4_SHIFT 4
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_STATUSX_4_MASK (0x1 << 4)
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_STATUSX_5_SHIFT 5
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_STATUSX_5_MASK (0x1 << 5)
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_STATUSX_0_SHIFT 8
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_STATUSX_0_MASK (0x1 << 8)
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_STATUSX_1_SHIFT 9
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_STATUSX_1_MASK (0x1 << 9)
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_STATUSX_2_SHIFT 10
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_STATUSX_2_MASK (0x1 << 10)
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_STATUSX_3_SHIFT 11
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_STATUSX_3_MASK (0x1 << 11)
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_STATUSX_4_SHIFT 12
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_STATUSX_4_MASK (0x1 << 12)
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_STATUSX_5_SHIFT 13
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_STATUSX_5_MASK (0x1 << 13)

#define SENINF_TOP_ASYNC_OVERRUN_IRQ_CCU_EN 0x0060
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_CCU_EN_0_SHIFT 0
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_CCU_EN_0_MASK (0x1 << 0)
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_CCU_EN_1_SHIFT 1
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_CCU_EN_1_MASK (0x1 << 1)
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_CCU_EN_2_SHIFT 2
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_CCU_EN_2_MASK (0x1 << 2)
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_CCU_EN_3_SHIFT 3
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_CCU_EN_3_MASK (0x1 << 3)
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_CCU_EN_4_SHIFT 4
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_CCU_EN_4_MASK (0x1 << 4)
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_CCU_EN_5_SHIFT 5
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_CCU_EN_5_MASK (0x1 << 5)
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_CCU_EN_0_SHIFT 8
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_CCU_EN_0_MASK (0x1 << 8)
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_CCU_EN_1_SHIFT 9
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_CCU_EN_1_MASK (0x1 << 9)
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_CCU_EN_2_SHIFT 10
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_CCU_EN_2_MASK (0x1 << 10)
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_CCU_EN_3_SHIFT 11
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_CCU_EN_3_MASK (0x1 << 11)
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_CCU_EN_4_SHIFT 12
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_CCU_EN_4_MASK (0x1 << 12)
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_CCU_EN_5_SHIFT 13
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_CCU_EN_5_MASK (0x1 << 13)

#define SENINF_TOP_ASYNC_OVERRUN_IRQ_CCU_STATUS 0x0064
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_CCU_STATUS_0_SHIFT 0
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_CCU_STATUS_0_MASK (0x1 << 0)
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_CCU_STATUS_1_SHIFT 1
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_CCU_STATUS_1_MASK (0x1 << 1)
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_CCU_STATUS_2_SHIFT 2
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_CCU_STATUS_2_MASK (0x1 << 2)
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_CCU_STATUS_3_SHIFT 3
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_CCU_STATUS_3_MASK (0x1 << 3)
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_CCU_STATUS_4_SHIFT 4
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_CCU_STATUS_4_MASK (0x1 << 4)
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_CCU_STATUS_5_SHIFT 5
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_CCU_STATUS_5_MASK (0x1 << 5)
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_CCU_STATUS_0_SHIFT 8
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_CCU_STATUS_0_MASK (0x1 << 8)
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_CCU_STATUS_1_SHIFT 9
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_CCU_STATUS_1_MASK (0x1 << 9)
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_CCU_STATUS_2_SHIFT 10
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_CCU_STATUS_2_MASK (0x1 << 10)
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_CCU_STATUS_3_SHIFT 11
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_CCU_STATUS_3_MASK (0x1 << 11)
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_CCU_STATUS_4_SHIFT 12
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_CCU_STATUS_4_MASK (0x1 << 12)
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_CCU_STATUS_5_SHIFT 13
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_CCU_STATUS_5_MASK (0x1 << 13)

#define SENINF_TOP_ASYNC_OVERRUN_IRQ_TRIG 0x00a0
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_TRIG_0_SHIFT 0
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_TRIG_0_MASK (0x1 << 0)
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_TRIG_1_SHIFT 1
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_TRIG_1_MASK (0x1 << 1)
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_TRIG_2_SHIFT 2
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_TRIG_2_MASK (0x1 << 2)
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_TRIG_3_SHIFT 3
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_TRIG_3_MASK (0x1 << 3)
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_TRIG_4_SHIFT 4
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_TRIG_4_MASK (0x1 << 4)
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_TRIG_5_SHIFT 5
#define SENINF_TOP_ASYNC_OVERRUN_IRQ_TRIG_5_MASK (0x1 << 5)
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_TRIG_0_SHIFT 8
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_TRIG_0_MASK (0x1 << 8)
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_TRIG_1_SHIFT 9
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_TRIG_1_MASK (0x1 << 9)
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_TRIG_2_SHIFT 10
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_TRIG_2_MASK (0x1 << 10)
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_TRIG_3_SHIFT 11
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_TRIG_3_MASK (0x1 << 11)
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_TRIG_4_SHIFT 12
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_TRIG_4_MASK (0x1 << 12)
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_TRIG_5_SHIFT 13
#define SENINF_TOP_CSI_ASYNC_OVERRUN_IRQ_TRIG_5_MASK (0x1 << 13)

#define SENINF_TOP_DEVICE_IRQ_SEL_0 0x00c0
#define SENINF_TOP_DEVICE_IRQ_SEL_0_SHIFT 0
#define SENINF_TOP_DEVICE_IRQ_SEL_0_MASK (0x3ff << 0)

#define SENINF_TOP_DEVICE_IRQ_SEL_1 0x00c4
#define SENINF_TOP_DEVICE_IRQ_SEL_1_SHIFT 0
#define SENINF_TOP_DEVICE_IRQ_SEL_1_MASK (0x3ff << 0)

#define SENINF_TOP_DEVICE_IRQ_SEL_2 0x00c8
#define SENINF_TOP_DEVICE_IRQ_SEL_2_SHIFT 0
#define SENINF_TOP_DEVICE_IRQ_SEL_2_MASK (0x3ff << 0)

#define SENINF_TOP_DEVICE_IRQ_SEL_3 0x00cc
#define SENINF_TOP_DEVICE_IRQ_SEL_3_SHIFT 0
#define SENINF_TOP_DEVICE_IRQ_SEL_3_MASK (0x3ff << 0)

#define SENINF_TOP_APB_CID_CHK_INT_ST 0x00e0
#define SENINF_TOP_APB_CID_CHK_INT_ST_SHIFT 0
#define SENINF_TOP_APB_CID_CHK_INT_ST_MASK (0x1 << 0)

#define SENINF_TOP_APB_CID_CHK_INT_TRIG 0x00e4
#define SENINF_TOP_APB_CID_CHK_INT_TRIG_SHIFT 0
#define SENINF_TOP_APB_CID_CHK_INT_TRIG_MASK (0x1 << 0)

#define SENINF_TOP_APB_CID_DBG 0x00e8
#define SENINF_TOP_APB_CID_DBG_SHIFT 0
#define SENINF_TOP_APB_CID_DBG_MASK (0x1f << 0)

#define SENINF_TOP_RSV_0 0x0130
#define SENINF_TOP_RSV_0_SHIFT 0
#define SENINF_TOP_RSV_0_MASK (0xffffffff << 0)

#define SENINF_TOP_RSV_1 0x0134
#define SENINF_TOP_RSV_1_SHIFT 0
#define SENINF_TOP_RSV_1_MASK (0xffffffff << 0)

#endif
