<def f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='238' ll='241' type='bool llvm::EVT::bitsGE(llvm::EVT VT) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='237'>/// Return true if this has no less bits than VT.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='4742' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner17SearchForAndLoadsEPN4llvm6SDNodeERNS1_15SmallVectorImplIPNS1_10LoadSDNodeEEERNS1_15SmallPtrSetImplIS3_EEPNS1_14ConstantSDNodeERS3_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='4763' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner17SearchForAndLoadsEPN4llvm6SDNodeERNS1_15SmallVectorImplIPNS1_10LoadSDNodeEEERNS1_15SmallPtrSetImplIS3_EEPNS1_14ConstantSDNodeERS3_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='19723' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner22foldSelectCCToShiftAndERKN4llvm5SDLocENS1_7SDValueES5_S5_S5_NS1_3ISD8CondCodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='397' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize23ExpandINSERT_VECTOR_ELTEN4llvm7SDValueES2_S2_RKNS1_5SDLocE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeFloatTypes.cpp' l='731' u='c' c='_ZN4llvm16DAGTypeLegalizer25SoftenFloatRes_XINT_TO_FPEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeFloatTypes.cpp' l='959' u='c' c='_ZN4llvm16DAGTypeLegalizer24SoftenFloatOp_FP_TO_XINTEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp' l='484' u='c' c='_ZN4llvm16DAGTypeLegalizer32PromoteIntRes_EXTRACT_VECTOR_ELTEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp' l='1582' u='c' c='_ZN4llvm16DAGTypeLegalizer22PromoteIntOp_VECREDUCEEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp' l='641' u='c' c='_ZN12_GLOBAL__N_115VectorLegalizer10ExpandLoadEN4llvm7SDValueE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='5988' u='c' c='_ZL23getMemcpyLoadsAndStoresRN4llvm12SelectionDAGERKNS_5SDLocENS_7SDValueES5_S5_mjbbbNS_18MachinePointerInfoES6_NS_9StringRefENS_10CodeGenOpt5LevelE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='8902' u='c' c='_ZN4llvm19isConstOrConstSplatENS_7SDValueEbb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='8926' u='c' c='_ZN4llvm19isConstOrConstSplatENS_7SDValueERKNS_5APIntEbb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='681' u='c' c='_ZL20getCopyToPartsVectorRN4llvm12SelectionDAGERKNS_5SDLocENS_7SDValueEPS5_jNS_3MVTEPKNS_5ValueENS_8OptionalIjEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='3072' u='c' c='_ZNK4llvm20AMDGPUTargetLowering25performAssertSZExtCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='1314' u='c' c='_ZNK4llvm18R600TargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.cpp' l='1382' u='c' c='_ZL17unrollVectorShiftN4llvm7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='38327' u='c' c='_ZL27combineOrCmpEqZeroToCtlzSrlPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
