
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -163.46

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.30

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.30

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[115]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3439.87    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.46    1.19    1.63 ^ gen_regfile_ff.register_file_i.rf_reg_q[115]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.63   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[115]$_DFFE_PN0P_/CK (DFFR_X1)
                          2.00    2.00   library removal time
                                  2.00   data required time
-----------------------------------------------------------------------------
                                  2.00   data required time
                                 -1.63   data arrival time
-----------------------------------------------------------------------------
                                 -0.37   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    4.28    0.02    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.02    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.17    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[115]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3439.87    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.46    1.19    1.63 ^ gen_regfile_ff.register_file_i.rf_reg_q[115]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.63   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[115]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.29    1.91   library recovery time
                                  1.91   data required time
-----------------------------------------------------------------------------
                                  1.91   data required time
                                 -1.63   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[31]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.59    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.68    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   38.84    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   54.97    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   42.63    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   36.01    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.23 ^ _16520_/A (BUF_X8)
    10   29.69    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   49.32    0.03    0.04    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.00    0.30 ^ _18259_/A (BUF_X2)
    10   28.75    0.03    0.06    0.36 ^ _18259_/Z (BUF_X2)
                                         _12376_ (net)
                  0.03    0.00    0.36 ^ _18260_/A (BUF_X1)
    10   23.46    0.05    0.08    0.44 ^ _18260_/Z (BUF_X1)
                                         _12377_ (net)
                  0.05    0.00    0.44 ^ _18261_/A (BUF_X2)
    10   30.06    0.04    0.06    0.50 ^ _18261_/Z (BUF_X2)
                                         _12378_ (net)
                  0.04    0.00    0.50 ^ _18432_/S (MUX2_X1)
     1    1.59    0.01    0.06    0.56 v _18432_/Z (MUX2_X1)
                                         _12541_ (net)
                  0.01    0.00    0.56 v _18433_/A2 (NOR2_X1)
     1    1.82    0.02    0.03    0.59 ^ _18433_/ZN (NOR2_X1)
                                         _12542_ (net)
                  0.02    0.00    0.59 ^ _18436_/A2 (NOR3_X1)
     1    1.68    0.01    0.01    0.61 v _18436_/ZN (NOR3_X1)
                                         _12545_ (net)
                  0.01    0.00    0.61 v _18442_/A2 (NOR3_X1)
     1    1.81    0.03    0.05    0.65 ^ _18442_/ZN (NOR3_X1)
                                         _12551_ (net)
                  0.03    0.00    0.65 ^ _18453_/A2 (NOR3_X1)
     1    1.59    0.01    0.01    0.67 v _18453_/ZN (NOR3_X1)
                                         _12562_ (net)
                  0.01    0.00    0.67 v _18471_/A (AOI21_X1)
     8   31.91    0.15    0.19    0.86 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.15    0.01    0.87 ^ _20600_/A (MUX2_X1)
     7   15.58    0.04    0.09    0.96 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    0.96 ^ _20998_/A (BUF_X1)
    10   21.85    0.05    0.08    1.04 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.04 ^ _21067_/A2 (NAND2_X1)
     1    3.58    0.02    0.03    1.06 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.06 v _30197_/B (FA_X1)
     1    3.91    0.02    0.13    1.19 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.19 ^ _30199_/A (FA_X1)
     1    3.55    0.02    0.09    1.28 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.28 v _30202_/B (FA_X1)
     1    3.98    0.02    0.13    1.41 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.41 ^ _30207_/A (FA_X1)
     1    4.27    0.02    0.09    1.50 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.50 v _30211_/A (FA_X1)
     1    3.93    0.02    0.12    1.62 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.62 ^ _30212_/A (FA_X1)
     1    1.66    0.01    0.09    1.71 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.71 v _21502_/A (INV_X1)
     1    3.31    0.01    0.02    1.73 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.73 ^ _30538_/A (HA_X1)
     1    1.12    0.02    0.04    1.77 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.77 ^ _23588_/A (BUF_X1)
     5    8.60    0.02    0.04    1.82 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.82 ^ _23632_/A2 (NAND3_X1)
     1    1.67    0.02    0.02    1.84 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.84 v _23633_/A3 (NOR3_X1)
     2    4.31    0.04    0.07    1.91 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.91 ^ _23682_/A2 (NOR2_X1)
     1    3.25    0.01    0.02    1.93 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.93 v _23683_/B2 (AOI21_X2)
     5   10.66    0.04    0.05    1.98 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    1.98 ^ _23908_/A3 (AND4_X1)
     2    3.81    0.02    0.07    2.05 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.05 ^ _23966_/A1 (NOR2_X1)
     1    3.40    0.01    0.01    2.07 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.07 v _23969_/B2 (AOI221_X2)
     2    4.69    0.05    0.08    2.15 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.15 ^ _23970_/B (XNOR2_X1)
     1    3.25    0.03    0.05    2.20 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.20 ^ _23971_/B (MUX2_X1)
     2    7.56    0.02    0.06    2.26 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.26 ^ _23972_/B2 (AOI221_X2)
     1    6.02    0.03    0.03    2.29 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.29 v _23981_/A1 (NOR4_X2)
     4   11.93    0.08    0.10    2.38 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.08    0.00    2.39 ^ _23982_/A (BUF_X2)
    10   20.76    0.03    0.05    2.44 ^ _23982_/Z (BUF_X2)
                                         _06477_ (net)
                  0.03    0.00    2.44 ^ _24468_/B2 (OAI21_X1)
     1    1.33    0.01    0.02    2.46 v _24468_/ZN (OAI21_X1)
                                         _01524_ (net)
                  0.01    0.00    2.46 v gen_regfile_ff.register_file_i.rf_reg_q[31]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.46   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[31]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.46   data arrival time
-----------------------------------------------------------------------------
                                 -0.30   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[115]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3439.87    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.46    1.19    1.63 ^ gen_regfile_ff.register_file_i.rf_reg_q[115]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.63   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[115]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.29    1.91   library recovery time
                                  1.91   data required time
-----------------------------------------------------------------------------
                                  1.91   data required time
                                 -1.63   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[31]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.59    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.68    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   38.84    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   54.97    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   42.63    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   36.01    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.23 ^ _16520_/A (BUF_X8)
    10   29.69    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   49.32    0.03    0.04    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.00    0.30 ^ _18259_/A (BUF_X2)
    10   28.75    0.03    0.06    0.36 ^ _18259_/Z (BUF_X2)
                                         _12376_ (net)
                  0.03    0.00    0.36 ^ _18260_/A (BUF_X1)
    10   23.46    0.05    0.08    0.44 ^ _18260_/Z (BUF_X1)
                                         _12377_ (net)
                  0.05    0.00    0.44 ^ _18261_/A (BUF_X2)
    10   30.06    0.04    0.06    0.50 ^ _18261_/Z (BUF_X2)
                                         _12378_ (net)
                  0.04    0.00    0.50 ^ _18432_/S (MUX2_X1)
     1    1.59    0.01    0.06    0.56 v _18432_/Z (MUX2_X1)
                                         _12541_ (net)
                  0.01    0.00    0.56 v _18433_/A2 (NOR2_X1)
     1    1.82    0.02    0.03    0.59 ^ _18433_/ZN (NOR2_X1)
                                         _12542_ (net)
                  0.02    0.00    0.59 ^ _18436_/A2 (NOR3_X1)
     1    1.68    0.01    0.01    0.61 v _18436_/ZN (NOR3_X1)
                                         _12545_ (net)
                  0.01    0.00    0.61 v _18442_/A2 (NOR3_X1)
     1    1.81    0.03    0.05    0.65 ^ _18442_/ZN (NOR3_X1)
                                         _12551_ (net)
                  0.03    0.00    0.65 ^ _18453_/A2 (NOR3_X1)
     1    1.59    0.01    0.01    0.67 v _18453_/ZN (NOR3_X1)
                                         _12562_ (net)
                  0.01    0.00    0.67 v _18471_/A (AOI21_X1)
     8   31.91    0.15    0.19    0.86 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.15    0.01    0.87 ^ _20600_/A (MUX2_X1)
     7   15.58    0.04    0.09    0.96 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    0.96 ^ _20998_/A (BUF_X1)
    10   21.85    0.05    0.08    1.04 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.04 ^ _21067_/A2 (NAND2_X1)
     1    3.58    0.02    0.03    1.06 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.06 v _30197_/B (FA_X1)
     1    3.91    0.02    0.13    1.19 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.19 ^ _30199_/A (FA_X1)
     1    3.55    0.02    0.09    1.28 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.28 v _30202_/B (FA_X1)
     1    3.98    0.02    0.13    1.41 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.41 ^ _30207_/A (FA_X1)
     1    4.27    0.02    0.09    1.50 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.50 v _30211_/A (FA_X1)
     1    3.93    0.02    0.12    1.62 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.62 ^ _30212_/A (FA_X1)
     1    1.66    0.01    0.09    1.71 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.71 v _21502_/A (INV_X1)
     1    3.31    0.01    0.02    1.73 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.73 ^ _30538_/A (HA_X1)
     1    1.12    0.02    0.04    1.77 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.77 ^ _23588_/A (BUF_X1)
     5    8.60    0.02    0.04    1.82 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.82 ^ _23632_/A2 (NAND3_X1)
     1    1.67    0.02    0.02    1.84 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.84 v _23633_/A3 (NOR3_X1)
     2    4.31    0.04    0.07    1.91 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.91 ^ _23682_/A2 (NOR2_X1)
     1    3.25    0.01    0.02    1.93 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.93 v _23683_/B2 (AOI21_X2)
     5   10.66    0.04    0.05    1.98 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    1.98 ^ _23908_/A3 (AND4_X1)
     2    3.81    0.02    0.07    2.05 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.05 ^ _23966_/A1 (NOR2_X1)
     1    3.40    0.01    0.01    2.07 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.07 v _23969_/B2 (AOI221_X2)
     2    4.69    0.05    0.08    2.15 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.15 ^ _23970_/B (XNOR2_X1)
     1    3.25    0.03    0.05    2.20 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.20 ^ _23971_/B (MUX2_X1)
     2    7.56    0.02    0.06    2.26 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.26 ^ _23972_/B2 (AOI221_X2)
     1    6.02    0.03    0.03    2.29 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.29 v _23981_/A1 (NOR4_X2)
     4   11.93    0.08    0.10    2.38 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.08    0.00    2.39 ^ _23982_/A (BUF_X2)
    10   20.76    0.03    0.05    2.44 ^ _23982_/Z (BUF_X2)
                                         _06477_ (net)
                  0.03    0.00    2.44 ^ _24468_/B2 (OAI21_X1)
     1    1.33    0.01    0.02    2.46 v _24468_/ZN (OAI21_X1)
                                         _01524_ (net)
                  0.01    0.00    2.46 v gen_regfile_ff.register_file_i.rf_reg_q[31]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.46   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[31]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.46   data arrival time
-----------------------------------------------------------------------------
                                 -0.30   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.27   -0.07 (VIOLATED)
_20328_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_24776_/ZN                              0.20    0.20   -0.01 (VIOLATED)
_22911_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_20440_/ZN                             10.47   26.85  -16.37 (VIOLATED)
_22284_/ZN                             23.23   37.64  -14.41 (VIOLATED)
_22217_/ZN                             23.23   37.17  -13.94 (VIOLATED)
_22344_/ZN                             23.23   37.08  -13.84 (VIOLATED)
_22176_/ZN                             23.23   36.81  -13.58 (VIOLATED)
_20328_/ZN                             16.02   29.18  -13.16 (VIOLATED)
_17048_/Z                              25.33   38.41  -13.08 (VIOLATED)
_27512_/ZN                             23.23   35.38  -12.15 (VIOLATED)
_22133_/ZN                             23.23   35.21  -11.98 (VIOLATED)
_24776_/ZN                             16.02   27.98  -11.95 (VIOLATED)
_22089_/ZN                             23.23   35.07  -11.84 (VIOLATED)
_22073_/ZN                             23.23   33.29  -10.06 (VIOLATED)
_27504_/ZN                             23.23   32.98   -9.75 (VIOLATED)
_27522_/ZN                             23.23   32.82   -9.59 (VIOLATED)
_18977_/ZN                             26.02   35.32   -9.30 (VIOLATED)
_22911_/ZN                             10.47   19.00   -8.53 (VIOLATED)
_18429_/ZN                             26.02   34.31   -8.30 (VIOLATED)
_19183_/ZN                             26.70   34.70   -7.99 (VIOLATED)
_19553_/ZN                             26.02   33.75   -7.73 (VIOLATED)
_18225_/ZN                             26.02   33.62   -7.61 (VIOLATED)
_19731_/ZN                             26.02   33.28   -7.26 (VIOLATED)
_20890_/ZN                             16.02   23.00   -6.98 (VIOLATED)
_19370_/ZN                             26.02   32.92   -6.91 (VIOLATED)
_18471_/ZN                             25.33   31.91   -6.58 (VIOLATED)
_25831_/ZN                             10.47   16.97   -6.50 (VIOLATED)
_22052_/ZN                             23.23   29.66   -6.43 (VIOLATED)
_18417_/ZN                             26.02   31.83   -5.82 (VIOLATED)
_18358_/ZN                             25.33   30.97   -5.64 (VIOLATED)
_19924_/ZN                             25.33   30.05   -4.72 (VIOLATED)
_20147_/ZN                             10.47   15.19   -4.71 (VIOLATED)
_17534_/ZN                             13.81   18.00   -4.19 (VIOLATED)
_18303_/ZN                             25.33   29.00   -3.67 (VIOLATED)
_20319_/Z                              25.33   28.74   -3.41 (VIOLATED)
_22301_/ZN                             10.47   13.76   -3.29 (VIOLATED)
_20352_/ZN                             16.02   19.17   -3.15 (VIOLATED)
_22363_/ZN                             26.05   28.90   -2.84 (VIOLATED)
_18215_/ZN                             26.02   28.85   -2.83 (VIOLATED)
_23322_/ZN                             10.47   13.25   -2.78 (VIOLATED)
_18615_/ZN                             28.99   31.60   -2.61 (VIOLATED)
_22360_/ZN                             10.47   12.98   -2.51 (VIOLATED)
_20318_/Z                              25.33   27.73   -2.40 (VIOLATED)
_17872_/ZN                             25.33   26.94   -1.61 (VIOLATED)
_23367_/ZN                             16.02   17.56   -1.54 (VIOLATED)
_18028_/ZN                             26.02   27.54   -1.52 (VIOLATED)
_18603_/ZN                             26.02   27.33   -1.31 (VIOLATED)
_18055_/ZN                             28.99   30.29   -1.29 (VIOLATED)
_21836_/ZN                             10.47   11.62   -1.15 (VIOLATED)
_19863_/ZN                             25.33   26.44   -1.11 (VIOLATED)
_20148_/ZN                             10.47   11.55   -1.08 (VIOLATED)
_24996_/ZN                             26.70   27.64   -0.94 (VIOLATED)
_27740_/ZN                             10.47   11.40   -0.93 (VIOLATED)
_17917_/ZN                             25.33   26.03   -0.70 (VIOLATED)
_17619_/ZN                             16.02   16.49   -0.47 (VIOLATED)
_19384_/ZN                             26.70   27.09   -0.38 (VIOLATED)
_17229_/ZN                             16.02   16.34   -0.32 (VIOLATED)
_28321_/ZN                             16.02   16.26   -0.23 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.07122378051280975

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.3587

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-16.374515533447266

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-1.5638

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 4

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 56

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1111

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1264

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[31]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16515_/Z (BUF_X4)
   0.03    0.14 ^ _16516_/Z (BUF_X16)
   0.03    0.17 ^ _16517_/Z (BUF_X16)
   0.02    0.19 ^ _16518_/Z (BUF_X32)
   0.03    0.22 ^ _16519_/Z (BUF_X16)
   0.03    0.25 ^ _16520_/Z (BUF_X8)
   0.05    0.30 ^ _16566_/Z (BUF_X4)
   0.06    0.36 ^ _18259_/Z (BUF_X2)
   0.08    0.44 ^ _18260_/Z (BUF_X1)
   0.06    0.50 ^ _18261_/Z (BUF_X2)
   0.06    0.56 v _18432_/Z (MUX2_X1)
   0.03    0.59 ^ _18433_/ZN (NOR2_X1)
   0.01    0.61 v _18436_/ZN (NOR3_X1)
   0.05    0.65 ^ _18442_/ZN (NOR3_X1)
   0.01    0.67 v _18453_/ZN (NOR3_X1)
   0.19    0.86 ^ _18471_/ZN (AOI21_X1)
   0.10    0.96 ^ _20600_/Z (MUX2_X1)
   0.08    1.04 ^ _20998_/Z (BUF_X1)
   0.03    1.06 v _21067_/ZN (NAND2_X1)
   0.13    1.19 ^ _30197_/S (FA_X1)
   0.09    1.28 v _30199_/S (FA_X1)
   0.13    1.41 ^ _30202_/S (FA_X1)
   0.09    1.50 v _30207_/S (FA_X1)
   0.12    1.62 ^ _30211_/S (FA_X1)
   0.09    1.71 v _30212_/S (FA_X1)
   0.02    1.73 ^ _21502_/ZN (INV_X1)
   0.04    1.77 ^ _30538_/S (HA_X1)
   0.04    1.82 ^ _23588_/Z (BUF_X1)
   0.02    1.84 v _23632_/ZN (NAND3_X1)
   0.07    1.91 ^ _23633_/ZN (NOR3_X1)
   0.02    1.93 v _23682_/ZN (NOR2_X1)
   0.05    1.98 ^ _23683_/ZN (AOI21_X2)
   0.07    2.05 ^ _23908_/ZN (AND4_X1)
   0.01    2.07 v _23966_/ZN (NOR2_X1)
   0.08    2.15 ^ _23969_/ZN (AOI221_X2)
   0.05    2.20 ^ _23970_/ZN (XNOR2_X1)
   0.06    2.26 ^ _23971_/Z (MUX2_X1)
   0.03    2.29 v _23972_/ZN (AOI221_X2)
   0.10    2.38 ^ _23981_/ZN (NOR4_X2)
   0.05    2.44 ^ _23982_/Z (BUF_X2)
   0.02    2.46 v _24468_/ZN (OAI21_X1)
   0.00    2.46 v gen_regfile_ff.register_file_i.rf_reg_q[31]$_DFFE_PN0P_/D (DFFR_X1)
           2.46   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[31]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.46   data arrival time
---------------------------------------------------------
          -0.30   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _28337_/ZN (OAI22_X1)
   0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.4594

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3010

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-12.238757

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.13e-02   1.45e-03   1.56e-04   1.29e-02  16.6%
Combinational          2.98e-02   3.40e-02   4.29e-04   6.42e-02  82.9%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.11e-02   3.58e-02   5.85e-04   7.75e-02 100.0%
                          53.0%      46.2%       0.8%
