xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../../Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/3242"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/3242"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../Xilinx/Vivado/2024.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/3242"
define.v,verilog,xil_defaultlib,D:/Vivado projects/weak_simulator/weak_simulator.srcs/sources_1/new/define.v,incdir="../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/3242"
Core.v,verilog,xil_defaultlib,D:/Vivado projects/weak_simulator/weak_simulator.srcs/sources_1/new/Core.v,incdir="../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/3242"
LUT_tgate.v,verilog,xil_defaultlib,D:/Vivado projects/weak_simulator/weak_simulator.srcs/sources_1/new/LUT_tgate.v,incdir="../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/3242"
measureClifford.v,verilog,xil_defaultlib,D:/Vivado projects/weak_simulator/weak_simulator.srcs/sources_1/new/measureClifford.v,incdir="../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/3242"
core_wrapper.v,verilog,xil_defaultlib,D:/Vivado projects/weak_simulator/weak_simulator.srcs/sources_1/new/core_wrapper.v,incdir="../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/3242"
uart.v,verilog,xil_defaultlib,D:/Vivado projects/weak_simulator/weak_simulator.srcs/sources_1/new/uart.v,incdir="../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/3242"
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_2_10,../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/1443/simulation/fifo_generator_vlog_beh.v,incdir="../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/3242"
fifo_generator_v13_2_rfs.vhd,vhdl,fifo_generator_v13_2_10,../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/1443/hdl/fifo_generator_v13_2_rfs.vhd,incdir="../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/3242"
fifo_generator_v13_2_rfs.v,verilog,fifo_generator_v13_2_10,../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/1443/hdl/fifo_generator_v13_2_rfs.v,incdir="../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/3242"
mainDesign_fifo_generator_0_0.v,verilog,xil_defaultlib,../../bd/mainDesign/ip/mainDesign_fifo_generator_0_0/sim/mainDesign_fifo_generator_0_0.v,incdir="../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/3242"
mainDesign_core_wrapper_0_0.v,verilog,xil_defaultlib,../../../weak_simulator.gen/sources_1/bd/mainDesign/ip/mainDesign_core_wrapper_0_0/sim/mainDesign_core_wrapper_0_0.v,incdir="../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/3242"
mainDesign_uart_tx_0_0.v,verilog,xil_defaultlib,../../bd/mainDesign/ip/mainDesign_uart_tx_0_0/sim/mainDesign_uart_tx_0_0.v,incdir="../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/3242"
mainDesign_uart_rx_0_0.v,verilog,xil_defaultlib,../../bd/mainDesign/ip/mainDesign_uart_rx_0_0/sim/mainDesign_uart_rx_0_0.v,incdir="../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/3242"
mainDesign_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../bd/mainDesign/ip/mainDesign_clk_wiz_0_0/mainDesign_clk_wiz_0_0_clk_wiz.v,incdir="../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/3242"
mainDesign_clk_wiz_0_0.v,verilog,xil_defaultlib,../../bd/mainDesign/ip/mainDesign_clk_wiz_0_0/mainDesign_clk_wiz_0_0.v,incdir="../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/3242"
mainDesign.v,verilog,xil_defaultlib,../../../weak_simulator.gen/sources_1/bd/mainDesign/sim/mainDesign.v,incdir="../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/3242"
mainDesign_wrapper.v,verilog,xil_defaultlib,D:/Vivado projects/weak_simulator/weak_simulator.gen/sources_1/bd/mainDesign/hdl/mainDesign_wrapper.v,incdir="../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/3242"
testfixture.sv,systemverilog,xil_defaultlib,D:/Vivado projects/weak_simulator/weak_simulator.srcs/sim_1/new/testfixture.sv,incdir="../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/3242"
glbl.v,Verilog,xil_defaultlib,glbl.v
