vhdl fifo_generator_v13_2_3  \
"../../../../merge_test.srcs/sources_1/bd/mergetest/ip/mergetest_merge_v1_0_0_0/src/arrayFifo/hdl/fifo_generator_v13_2_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../bd/mergetest/ip/mergetest_rst_ps7_0_100M_0/sim/mergetest_rst_ps7_0_100M_0.vhd" \

nosort
