// Seed: 372591353
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    output id_3,
    input id_4,
    input logic id_5
);
  assign id_3[1] = 1'b0;
  logic id_6, id_7, id_8;
  logic id_9 = 1;
  logic id_10 = 1;
  generate
    assign id_9 = 1'b0;
  endgenerate
endmodule
