read_lib library.lib
read_verilog -m design_in.v
fraig
write_bench -l design_out.bench
