
DoAn1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006d50  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001318  08006ee0  08006ee0  00007ee0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080081f8  080081f8  0000a084  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080081f8  080081f8  000091f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008200  08008200  0000a084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008200  08008200  00009200  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008204  08008204  00009204  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000084  20000000  08008208  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a084  2**0
                  CONTENTS
 10 .bss          000004c0  20000084  20000084  0000a084  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000544  20000544  0000a084  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a084  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017390  00000000  00000000  0000a0b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003189  00000000  00000000  00021444  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001638  00000000  00000000  000245d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001152  00000000  00000000  00025c08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000234fd  00000000  00000000  00026d5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a853  00000000  00000000  0004a257  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e2f59  00000000  00000000  00064aaa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00147a03  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000064e0  00000000  00000000  00147a48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000003d  00000000  00000000  0014df28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000084 	.word	0x20000084
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006ec8 	.word	0x08006ec8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000088 	.word	0x20000088
 80001cc:	08006ec8 	.word	0x08006ec8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2f>:
 8000a1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a20:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a24:	bf24      	itt	cs
 8000a26:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a2a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a2e:	d90d      	bls.n	8000a4c <__aeabi_d2f+0x30>
 8000a30:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a34:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a38:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a3c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a40:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a44:	bf08      	it	eq
 8000a46:	f020 0001 	biceq.w	r0, r0, #1
 8000a4a:	4770      	bx	lr
 8000a4c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a50:	d121      	bne.n	8000a96 <__aeabi_d2f+0x7a>
 8000a52:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a56:	bfbc      	itt	lt
 8000a58:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a5c:	4770      	bxlt	lr
 8000a5e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a62:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a66:	f1c2 0218 	rsb	r2, r2, #24
 8000a6a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a6e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a72:	fa20 f002 	lsr.w	r0, r0, r2
 8000a76:	bf18      	it	ne
 8000a78:	f040 0001 	orrne.w	r0, r0, #1
 8000a7c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a80:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a84:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a88:	ea40 000c 	orr.w	r0, r0, ip
 8000a8c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a90:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a94:	e7cc      	b.n	8000a30 <__aeabi_d2f+0x14>
 8000a96:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a9a:	d107      	bne.n	8000aac <__aeabi_d2f+0x90>
 8000a9c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000aa0:	bf1e      	ittt	ne
 8000aa2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000aa6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000aaa:	4770      	bxne	lr
 8000aac:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ab0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ab4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop

08000abc <__aeabi_uldivmod>:
 8000abc:	b953      	cbnz	r3, 8000ad4 <__aeabi_uldivmod+0x18>
 8000abe:	b94a      	cbnz	r2, 8000ad4 <__aeabi_uldivmod+0x18>
 8000ac0:	2900      	cmp	r1, #0
 8000ac2:	bf08      	it	eq
 8000ac4:	2800      	cmpeq	r0, #0
 8000ac6:	bf1c      	itt	ne
 8000ac8:	f04f 31ff 	movne.w	r1, #4294967295
 8000acc:	f04f 30ff 	movne.w	r0, #4294967295
 8000ad0:	f000 b988 	b.w	8000de4 <__aeabi_idiv0>
 8000ad4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ad8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000adc:	f000 f806 	bl	8000aec <__udivmoddi4>
 8000ae0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ae4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ae8:	b004      	add	sp, #16
 8000aea:	4770      	bx	lr

08000aec <__udivmoddi4>:
 8000aec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000af0:	9d08      	ldr	r5, [sp, #32]
 8000af2:	468e      	mov	lr, r1
 8000af4:	4604      	mov	r4, r0
 8000af6:	4688      	mov	r8, r1
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d14a      	bne.n	8000b92 <__udivmoddi4+0xa6>
 8000afc:	428a      	cmp	r2, r1
 8000afe:	4617      	mov	r7, r2
 8000b00:	d962      	bls.n	8000bc8 <__udivmoddi4+0xdc>
 8000b02:	fab2 f682 	clz	r6, r2
 8000b06:	b14e      	cbz	r6, 8000b1c <__udivmoddi4+0x30>
 8000b08:	f1c6 0320 	rsb	r3, r6, #32
 8000b0c:	fa01 f806 	lsl.w	r8, r1, r6
 8000b10:	fa20 f303 	lsr.w	r3, r0, r3
 8000b14:	40b7      	lsls	r7, r6
 8000b16:	ea43 0808 	orr.w	r8, r3, r8
 8000b1a:	40b4      	lsls	r4, r6
 8000b1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b20:	fa1f fc87 	uxth.w	ip, r7
 8000b24:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b28:	0c23      	lsrs	r3, r4, #16
 8000b2a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b2e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b32:	fb01 f20c 	mul.w	r2, r1, ip
 8000b36:	429a      	cmp	r2, r3
 8000b38:	d909      	bls.n	8000b4e <__udivmoddi4+0x62>
 8000b3a:	18fb      	adds	r3, r7, r3
 8000b3c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000b40:	f080 80ea 	bcs.w	8000d18 <__udivmoddi4+0x22c>
 8000b44:	429a      	cmp	r2, r3
 8000b46:	f240 80e7 	bls.w	8000d18 <__udivmoddi4+0x22c>
 8000b4a:	3902      	subs	r1, #2
 8000b4c:	443b      	add	r3, r7
 8000b4e:	1a9a      	subs	r2, r3, r2
 8000b50:	b2a3      	uxth	r3, r4
 8000b52:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b56:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b5e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b62:	459c      	cmp	ip, r3
 8000b64:	d909      	bls.n	8000b7a <__udivmoddi4+0x8e>
 8000b66:	18fb      	adds	r3, r7, r3
 8000b68:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b6c:	f080 80d6 	bcs.w	8000d1c <__udivmoddi4+0x230>
 8000b70:	459c      	cmp	ip, r3
 8000b72:	f240 80d3 	bls.w	8000d1c <__udivmoddi4+0x230>
 8000b76:	443b      	add	r3, r7
 8000b78:	3802      	subs	r0, #2
 8000b7a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b7e:	eba3 030c 	sub.w	r3, r3, ip
 8000b82:	2100      	movs	r1, #0
 8000b84:	b11d      	cbz	r5, 8000b8e <__udivmoddi4+0xa2>
 8000b86:	40f3      	lsrs	r3, r6
 8000b88:	2200      	movs	r2, #0
 8000b8a:	e9c5 3200 	strd	r3, r2, [r5]
 8000b8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b92:	428b      	cmp	r3, r1
 8000b94:	d905      	bls.n	8000ba2 <__udivmoddi4+0xb6>
 8000b96:	b10d      	cbz	r5, 8000b9c <__udivmoddi4+0xb0>
 8000b98:	e9c5 0100 	strd	r0, r1, [r5]
 8000b9c:	2100      	movs	r1, #0
 8000b9e:	4608      	mov	r0, r1
 8000ba0:	e7f5      	b.n	8000b8e <__udivmoddi4+0xa2>
 8000ba2:	fab3 f183 	clz	r1, r3
 8000ba6:	2900      	cmp	r1, #0
 8000ba8:	d146      	bne.n	8000c38 <__udivmoddi4+0x14c>
 8000baa:	4573      	cmp	r3, lr
 8000bac:	d302      	bcc.n	8000bb4 <__udivmoddi4+0xc8>
 8000bae:	4282      	cmp	r2, r0
 8000bb0:	f200 8105 	bhi.w	8000dbe <__udivmoddi4+0x2d2>
 8000bb4:	1a84      	subs	r4, r0, r2
 8000bb6:	eb6e 0203 	sbc.w	r2, lr, r3
 8000bba:	2001      	movs	r0, #1
 8000bbc:	4690      	mov	r8, r2
 8000bbe:	2d00      	cmp	r5, #0
 8000bc0:	d0e5      	beq.n	8000b8e <__udivmoddi4+0xa2>
 8000bc2:	e9c5 4800 	strd	r4, r8, [r5]
 8000bc6:	e7e2      	b.n	8000b8e <__udivmoddi4+0xa2>
 8000bc8:	2a00      	cmp	r2, #0
 8000bca:	f000 8090 	beq.w	8000cee <__udivmoddi4+0x202>
 8000bce:	fab2 f682 	clz	r6, r2
 8000bd2:	2e00      	cmp	r6, #0
 8000bd4:	f040 80a4 	bne.w	8000d20 <__udivmoddi4+0x234>
 8000bd8:	1a8a      	subs	r2, r1, r2
 8000bda:	0c03      	lsrs	r3, r0, #16
 8000bdc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000be0:	b280      	uxth	r0, r0
 8000be2:	b2bc      	uxth	r4, r7
 8000be4:	2101      	movs	r1, #1
 8000be6:	fbb2 fcfe 	udiv	ip, r2, lr
 8000bea:	fb0e 221c 	mls	r2, lr, ip, r2
 8000bee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000bf2:	fb04 f20c 	mul.w	r2, r4, ip
 8000bf6:	429a      	cmp	r2, r3
 8000bf8:	d907      	bls.n	8000c0a <__udivmoddi4+0x11e>
 8000bfa:	18fb      	adds	r3, r7, r3
 8000bfc:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c00:	d202      	bcs.n	8000c08 <__udivmoddi4+0x11c>
 8000c02:	429a      	cmp	r2, r3
 8000c04:	f200 80e0 	bhi.w	8000dc8 <__udivmoddi4+0x2dc>
 8000c08:	46c4      	mov	ip, r8
 8000c0a:	1a9b      	subs	r3, r3, r2
 8000c0c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c10:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c14:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c18:	fb02 f404 	mul.w	r4, r2, r4
 8000c1c:	429c      	cmp	r4, r3
 8000c1e:	d907      	bls.n	8000c30 <__udivmoddi4+0x144>
 8000c20:	18fb      	adds	r3, r7, r3
 8000c22:	f102 30ff 	add.w	r0, r2, #4294967295
 8000c26:	d202      	bcs.n	8000c2e <__udivmoddi4+0x142>
 8000c28:	429c      	cmp	r4, r3
 8000c2a:	f200 80ca 	bhi.w	8000dc2 <__udivmoddi4+0x2d6>
 8000c2e:	4602      	mov	r2, r0
 8000c30:	1b1b      	subs	r3, r3, r4
 8000c32:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c36:	e7a5      	b.n	8000b84 <__udivmoddi4+0x98>
 8000c38:	f1c1 0620 	rsb	r6, r1, #32
 8000c3c:	408b      	lsls	r3, r1
 8000c3e:	fa22 f706 	lsr.w	r7, r2, r6
 8000c42:	431f      	orrs	r7, r3
 8000c44:	fa0e f401 	lsl.w	r4, lr, r1
 8000c48:	fa20 f306 	lsr.w	r3, r0, r6
 8000c4c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c50:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c54:	4323      	orrs	r3, r4
 8000c56:	fa00 f801 	lsl.w	r8, r0, r1
 8000c5a:	fa1f fc87 	uxth.w	ip, r7
 8000c5e:	fbbe f0f9 	udiv	r0, lr, r9
 8000c62:	0c1c      	lsrs	r4, r3, #16
 8000c64:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c68:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c6c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c70:	45a6      	cmp	lr, r4
 8000c72:	fa02 f201 	lsl.w	r2, r2, r1
 8000c76:	d909      	bls.n	8000c8c <__udivmoddi4+0x1a0>
 8000c78:	193c      	adds	r4, r7, r4
 8000c7a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000c7e:	f080 809c 	bcs.w	8000dba <__udivmoddi4+0x2ce>
 8000c82:	45a6      	cmp	lr, r4
 8000c84:	f240 8099 	bls.w	8000dba <__udivmoddi4+0x2ce>
 8000c88:	3802      	subs	r0, #2
 8000c8a:	443c      	add	r4, r7
 8000c8c:	eba4 040e 	sub.w	r4, r4, lr
 8000c90:	fa1f fe83 	uxth.w	lr, r3
 8000c94:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c98:	fb09 4413 	mls	r4, r9, r3, r4
 8000c9c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ca0:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ca4:	45a4      	cmp	ip, r4
 8000ca6:	d908      	bls.n	8000cba <__udivmoddi4+0x1ce>
 8000ca8:	193c      	adds	r4, r7, r4
 8000caa:	f103 3eff 	add.w	lr, r3, #4294967295
 8000cae:	f080 8082 	bcs.w	8000db6 <__udivmoddi4+0x2ca>
 8000cb2:	45a4      	cmp	ip, r4
 8000cb4:	d97f      	bls.n	8000db6 <__udivmoddi4+0x2ca>
 8000cb6:	3b02      	subs	r3, #2
 8000cb8:	443c      	add	r4, r7
 8000cba:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000cbe:	eba4 040c 	sub.w	r4, r4, ip
 8000cc2:	fba0 ec02 	umull	lr, ip, r0, r2
 8000cc6:	4564      	cmp	r4, ip
 8000cc8:	4673      	mov	r3, lr
 8000cca:	46e1      	mov	r9, ip
 8000ccc:	d362      	bcc.n	8000d94 <__udivmoddi4+0x2a8>
 8000cce:	d05f      	beq.n	8000d90 <__udivmoddi4+0x2a4>
 8000cd0:	b15d      	cbz	r5, 8000cea <__udivmoddi4+0x1fe>
 8000cd2:	ebb8 0203 	subs.w	r2, r8, r3
 8000cd6:	eb64 0409 	sbc.w	r4, r4, r9
 8000cda:	fa04 f606 	lsl.w	r6, r4, r6
 8000cde:	fa22 f301 	lsr.w	r3, r2, r1
 8000ce2:	431e      	orrs	r6, r3
 8000ce4:	40cc      	lsrs	r4, r1
 8000ce6:	e9c5 6400 	strd	r6, r4, [r5]
 8000cea:	2100      	movs	r1, #0
 8000cec:	e74f      	b.n	8000b8e <__udivmoddi4+0xa2>
 8000cee:	fbb1 fcf2 	udiv	ip, r1, r2
 8000cf2:	0c01      	lsrs	r1, r0, #16
 8000cf4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000cf8:	b280      	uxth	r0, r0
 8000cfa:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000cfe:	463b      	mov	r3, r7
 8000d00:	4638      	mov	r0, r7
 8000d02:	463c      	mov	r4, r7
 8000d04:	46b8      	mov	r8, r7
 8000d06:	46be      	mov	lr, r7
 8000d08:	2620      	movs	r6, #32
 8000d0a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d0e:	eba2 0208 	sub.w	r2, r2, r8
 8000d12:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d16:	e766      	b.n	8000be6 <__udivmoddi4+0xfa>
 8000d18:	4601      	mov	r1, r0
 8000d1a:	e718      	b.n	8000b4e <__udivmoddi4+0x62>
 8000d1c:	4610      	mov	r0, r2
 8000d1e:	e72c      	b.n	8000b7a <__udivmoddi4+0x8e>
 8000d20:	f1c6 0220 	rsb	r2, r6, #32
 8000d24:	fa2e f302 	lsr.w	r3, lr, r2
 8000d28:	40b7      	lsls	r7, r6
 8000d2a:	40b1      	lsls	r1, r6
 8000d2c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d30:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d34:	430a      	orrs	r2, r1
 8000d36:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d3a:	b2bc      	uxth	r4, r7
 8000d3c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d40:	0c11      	lsrs	r1, r2, #16
 8000d42:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d46:	fb08 f904 	mul.w	r9, r8, r4
 8000d4a:	40b0      	lsls	r0, r6
 8000d4c:	4589      	cmp	r9, r1
 8000d4e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d52:	b280      	uxth	r0, r0
 8000d54:	d93e      	bls.n	8000dd4 <__udivmoddi4+0x2e8>
 8000d56:	1879      	adds	r1, r7, r1
 8000d58:	f108 3cff 	add.w	ip, r8, #4294967295
 8000d5c:	d201      	bcs.n	8000d62 <__udivmoddi4+0x276>
 8000d5e:	4589      	cmp	r9, r1
 8000d60:	d81f      	bhi.n	8000da2 <__udivmoddi4+0x2b6>
 8000d62:	eba1 0109 	sub.w	r1, r1, r9
 8000d66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d6a:	fb09 f804 	mul.w	r8, r9, r4
 8000d6e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d72:	b292      	uxth	r2, r2
 8000d74:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d78:	4542      	cmp	r2, r8
 8000d7a:	d229      	bcs.n	8000dd0 <__udivmoddi4+0x2e4>
 8000d7c:	18ba      	adds	r2, r7, r2
 8000d7e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000d82:	d2c4      	bcs.n	8000d0e <__udivmoddi4+0x222>
 8000d84:	4542      	cmp	r2, r8
 8000d86:	d2c2      	bcs.n	8000d0e <__udivmoddi4+0x222>
 8000d88:	f1a9 0102 	sub.w	r1, r9, #2
 8000d8c:	443a      	add	r2, r7
 8000d8e:	e7be      	b.n	8000d0e <__udivmoddi4+0x222>
 8000d90:	45f0      	cmp	r8, lr
 8000d92:	d29d      	bcs.n	8000cd0 <__udivmoddi4+0x1e4>
 8000d94:	ebbe 0302 	subs.w	r3, lr, r2
 8000d98:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000d9c:	3801      	subs	r0, #1
 8000d9e:	46e1      	mov	r9, ip
 8000da0:	e796      	b.n	8000cd0 <__udivmoddi4+0x1e4>
 8000da2:	eba7 0909 	sub.w	r9, r7, r9
 8000da6:	4449      	add	r1, r9
 8000da8:	f1a8 0c02 	sub.w	ip, r8, #2
 8000dac:	fbb1 f9fe 	udiv	r9, r1, lr
 8000db0:	fb09 f804 	mul.w	r8, r9, r4
 8000db4:	e7db      	b.n	8000d6e <__udivmoddi4+0x282>
 8000db6:	4673      	mov	r3, lr
 8000db8:	e77f      	b.n	8000cba <__udivmoddi4+0x1ce>
 8000dba:	4650      	mov	r0, sl
 8000dbc:	e766      	b.n	8000c8c <__udivmoddi4+0x1a0>
 8000dbe:	4608      	mov	r0, r1
 8000dc0:	e6fd      	b.n	8000bbe <__udivmoddi4+0xd2>
 8000dc2:	443b      	add	r3, r7
 8000dc4:	3a02      	subs	r2, #2
 8000dc6:	e733      	b.n	8000c30 <__udivmoddi4+0x144>
 8000dc8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000dcc:	443b      	add	r3, r7
 8000dce:	e71c      	b.n	8000c0a <__udivmoddi4+0x11e>
 8000dd0:	4649      	mov	r1, r9
 8000dd2:	e79c      	b.n	8000d0e <__udivmoddi4+0x222>
 8000dd4:	eba1 0109 	sub.w	r1, r1, r9
 8000dd8:	46c4      	mov	ip, r8
 8000dda:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dde:	fb09 f804 	mul.w	r8, r9, r4
 8000de2:	e7c4      	b.n	8000d6e <__udivmoddi4+0x282>

08000de4 <__aeabi_idiv0>:
 8000de4:	4770      	bx	lr
 8000de6:	bf00      	nop

08000de8 <AD8232_Read>:
    // Đã khởi tạo ADC trong CubeMX rồi, nếu cần init lại:
    HAL_ADC_Start(&AD8232_ADC_HANDLE);
}

uint16_t AD8232_Read(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b082      	sub	sp, #8
 8000dec:	af00      	add	r7, sp, #0
    uint16_t adc_value = 0;
 8000dee:	2300      	movs	r3, #0
 8000df0:	80fb      	strh	r3, [r7, #6]

    HAL_ADC_Start(&AD8232_ADC_HANDLE); // Bắt đầu chuyển đổi
 8000df2:	480b      	ldr	r0, [pc, #44]	@ (8000e20 <AD8232_Read+0x38>)
 8000df4:	f001 ff64 	bl	8002cc0 <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(&AD8232_ADC_HANDLE, 10) == HAL_OK)
 8000df8:	210a      	movs	r1, #10
 8000dfa:	4809      	ldr	r0, [pc, #36]	@ (8000e20 <AD8232_Read+0x38>)
 8000dfc:	f002 f865 	bl	8002eca <HAL_ADC_PollForConversion>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d104      	bne.n	8000e10 <AD8232_Read+0x28>
    {
        adc_value = HAL_ADC_GetValue(&AD8232_ADC_HANDLE); // Lấy giá trị
 8000e06:	4806      	ldr	r0, [pc, #24]	@ (8000e20 <AD8232_Read+0x38>)
 8000e08:	f002 f8ea 	bl	8002fe0 <HAL_ADC_GetValue>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	80fb      	strh	r3, [r7, #6]
    }
    HAL_ADC_Stop(&AD8232_ADC_HANDLE);
 8000e10:	4803      	ldr	r0, [pc, #12]	@ (8000e20 <AD8232_Read+0x38>)
 8000e12:	f002 f827 	bl	8002e64 <HAL_ADC_Stop>
    return adc_value;
 8000e16:	88fb      	ldrh	r3, [r7, #6]
}
 8000e18:	4618      	mov	r0, r3
 8000e1a:	3708      	adds	r7, #8
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bd80      	pop	{r7, pc}
 8000e20:	200001a8 	.word	0x200001a8

08000e24 <setCalibrationMatrix>:
#include "calibrate.h"

int setCalibrationMatrix( POINT_T * displayPtr,
						  POINT_T * screenPtr,
                          MATRIX * matrixPtr)
{
 8000e24:	b480      	push	{r7}
 8000e26:	b087      	sub	sp, #28
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	60f8      	str	r0, [r7, #12]
 8000e2c:	60b9      	str	r1, [r7, #8]
 8000e2e:	607a      	str	r2, [r7, #4]

    int  retValue = OK ;
 8000e30:	2300      	movs	r3, #0
 8000e32:	617b      	str	r3, [r7, #20]



    matrixPtr->Divider = ((screenPtr[0].x - screenPtr[2].x) * (screenPtr[1].y - screenPtr[2].y)) -
 8000e34:	68bb      	ldr	r3, [r7, #8]
 8000e36:	681a      	ldr	r2, [r3, #0]
 8000e38:	68bb      	ldr	r3, [r7, #8]
 8000e3a:	3310      	adds	r3, #16
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	1ad3      	subs	r3, r2, r3
 8000e40:	68ba      	ldr	r2, [r7, #8]
 8000e42:	3208      	adds	r2, #8
 8000e44:	6851      	ldr	r1, [r2, #4]
 8000e46:	68ba      	ldr	r2, [r7, #8]
 8000e48:	3210      	adds	r2, #16
 8000e4a:	6852      	ldr	r2, [r2, #4]
 8000e4c:	1a8a      	subs	r2, r1, r2
 8000e4e:	fb03 f202 	mul.w	r2, r3, r2
                         ((screenPtr[1].x - screenPtr[2].x) * (screenPtr[0].y - screenPtr[2].y)) ;
 8000e52:	68bb      	ldr	r3, [r7, #8]
 8000e54:	3308      	adds	r3, #8
 8000e56:	6819      	ldr	r1, [r3, #0]
 8000e58:	68bb      	ldr	r3, [r7, #8]
 8000e5a:	3310      	adds	r3, #16
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	1acb      	subs	r3, r1, r3
 8000e60:	68b9      	ldr	r1, [r7, #8]
 8000e62:	6848      	ldr	r0, [r1, #4]
 8000e64:	68b9      	ldr	r1, [r7, #8]
 8000e66:	3110      	adds	r1, #16
 8000e68:	6849      	ldr	r1, [r1, #4]
 8000e6a:	1a41      	subs	r1, r0, r1
 8000e6c:	fb01 f303 	mul.w	r3, r1, r3
    matrixPtr->Divider = ((screenPtr[0].x - screenPtr[2].x) * (screenPtr[1].y - screenPtr[2].y)) -
 8000e70:	1ad2      	subs	r2, r2, r3
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	619a      	str	r2, [r3, #24]

    if( matrixPtr->Divider == 0 )
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	699b      	ldr	r3, [r3, #24]
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d103      	bne.n	8000e86 <setCalibrationMatrix+0x62>
    {
        retValue = NOT_OK ;
 8000e7e:	f04f 33ff 	mov.w	r3, #4294967295
 8000e82:	617b      	str	r3, [r7, #20]
 8000e84:	e105      	b.n	8001092 <setCalibrationMatrix+0x26e>
    }
    else
    {
        matrixPtr->An = ((displayPtr[0].x - displayPtr[2].x) * (screenPtr[1].y - screenPtr[2].y)) -
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	681a      	ldr	r2, [r3, #0]
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	3310      	adds	r3, #16
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	1ad3      	subs	r3, r2, r3
 8000e92:	68ba      	ldr	r2, [r7, #8]
 8000e94:	3208      	adds	r2, #8
 8000e96:	6851      	ldr	r1, [r2, #4]
 8000e98:	68ba      	ldr	r2, [r7, #8]
 8000e9a:	3210      	adds	r2, #16
 8000e9c:	6852      	ldr	r2, [r2, #4]
 8000e9e:	1a8a      	subs	r2, r1, r2
 8000ea0:	fb03 f202 	mul.w	r2, r3, r2
                        ((displayPtr[1].x - displayPtr[2].x) * (screenPtr[0].y - screenPtr[2].y)) ;
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	3308      	adds	r3, #8
 8000ea8:	6819      	ldr	r1, [r3, #0]
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	3310      	adds	r3, #16
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	1acb      	subs	r3, r1, r3
 8000eb2:	68b9      	ldr	r1, [r7, #8]
 8000eb4:	6848      	ldr	r0, [r1, #4]
 8000eb6:	68b9      	ldr	r1, [r7, #8]
 8000eb8:	3110      	adds	r1, #16
 8000eba:	6849      	ldr	r1, [r1, #4]
 8000ebc:	1a41      	subs	r1, r0, r1
 8000ebe:	fb01 f303 	mul.w	r3, r1, r3
        matrixPtr->An = ((displayPtr[0].x - displayPtr[2].x) * (screenPtr[1].y - screenPtr[2].y)) -
 8000ec2:	1ad2      	subs	r2, r2, r3
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	601a      	str	r2, [r3, #0]

        matrixPtr->Bn = ((screenPtr[0].x - screenPtr[2].x) * (displayPtr[1].x - displayPtr[2].x)) -
 8000ec8:	68bb      	ldr	r3, [r7, #8]
 8000eca:	681a      	ldr	r2, [r3, #0]
 8000ecc:	68bb      	ldr	r3, [r7, #8]
 8000ece:	3310      	adds	r3, #16
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	1ad3      	subs	r3, r2, r3
 8000ed4:	68fa      	ldr	r2, [r7, #12]
 8000ed6:	3208      	adds	r2, #8
 8000ed8:	6811      	ldr	r1, [r2, #0]
 8000eda:	68fa      	ldr	r2, [r7, #12]
 8000edc:	3210      	adds	r2, #16
 8000ede:	6812      	ldr	r2, [r2, #0]
 8000ee0:	1a8a      	subs	r2, r1, r2
 8000ee2:	fb03 f202 	mul.w	r2, r3, r2
                        ((displayPtr[0].x - displayPtr[2].x) * (screenPtr[1].x - screenPtr[2].x)) ;
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	6819      	ldr	r1, [r3, #0]
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	3310      	adds	r3, #16
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	1acb      	subs	r3, r1, r3
 8000ef2:	68b9      	ldr	r1, [r7, #8]
 8000ef4:	3108      	adds	r1, #8
 8000ef6:	6808      	ldr	r0, [r1, #0]
 8000ef8:	68b9      	ldr	r1, [r7, #8]
 8000efa:	3110      	adds	r1, #16
 8000efc:	6809      	ldr	r1, [r1, #0]
 8000efe:	1a41      	subs	r1, r0, r1
 8000f00:	fb01 f303 	mul.w	r3, r1, r3
        matrixPtr->Bn = ((screenPtr[0].x - screenPtr[2].x) * (displayPtr[1].x - displayPtr[2].x)) -
 8000f04:	1ad2      	subs	r2, r2, r3
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	605a      	str	r2, [r3, #4]

        matrixPtr->Cn = (screenPtr[2].x * displayPtr[1].x - screenPtr[1].x * displayPtr[2].x) * screenPtr[0].y +
 8000f0a:	68bb      	ldr	r3, [r7, #8]
 8000f0c:	3310      	adds	r3, #16
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	68fa      	ldr	r2, [r7, #12]
 8000f12:	3208      	adds	r2, #8
 8000f14:	6812      	ldr	r2, [r2, #0]
 8000f16:	fb03 f202 	mul.w	r2, r3, r2
 8000f1a:	68bb      	ldr	r3, [r7, #8]
 8000f1c:	3308      	adds	r3, #8
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	68f9      	ldr	r1, [r7, #12]
 8000f22:	3110      	adds	r1, #16
 8000f24:	6809      	ldr	r1, [r1, #0]
 8000f26:	fb01 f303 	mul.w	r3, r1, r3
 8000f2a:	1ad3      	subs	r3, r2, r3
 8000f2c:	68ba      	ldr	r2, [r7, #8]
 8000f2e:	6852      	ldr	r2, [r2, #4]
 8000f30:	fb03 f202 	mul.w	r2, r3, r2
                        (screenPtr[0].x * displayPtr[2].x - screenPtr[2].x * displayPtr[0].x) * screenPtr[1].y +
 8000f34:	68bb      	ldr	r3, [r7, #8]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	68f9      	ldr	r1, [r7, #12]
 8000f3a:	3110      	adds	r1, #16
 8000f3c:	6809      	ldr	r1, [r1, #0]
 8000f3e:	fb03 f101 	mul.w	r1, r3, r1
 8000f42:	68bb      	ldr	r3, [r7, #8]
 8000f44:	3310      	adds	r3, #16
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	68f8      	ldr	r0, [r7, #12]
 8000f4a:	6800      	ldr	r0, [r0, #0]
 8000f4c:	fb00 f303 	mul.w	r3, r0, r3
 8000f50:	1acb      	subs	r3, r1, r3
 8000f52:	68b9      	ldr	r1, [r7, #8]
 8000f54:	3108      	adds	r1, #8
 8000f56:	6849      	ldr	r1, [r1, #4]
 8000f58:	fb01 f303 	mul.w	r3, r1, r3
        matrixPtr->Cn = (screenPtr[2].x * displayPtr[1].x - screenPtr[1].x * displayPtr[2].x) * screenPtr[0].y +
 8000f5c:	441a      	add	r2, r3
                        (screenPtr[1].x * displayPtr[0].x - screenPtr[0].x * displayPtr[1].x) * screenPtr[2].y ;
 8000f5e:	68bb      	ldr	r3, [r7, #8]
 8000f60:	3308      	adds	r3, #8
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	68f9      	ldr	r1, [r7, #12]
 8000f66:	6809      	ldr	r1, [r1, #0]
 8000f68:	fb03 f101 	mul.w	r1, r3, r1
 8000f6c:	68bb      	ldr	r3, [r7, #8]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	68f8      	ldr	r0, [r7, #12]
 8000f72:	3008      	adds	r0, #8
 8000f74:	6800      	ldr	r0, [r0, #0]
 8000f76:	fb00 f303 	mul.w	r3, r0, r3
 8000f7a:	1acb      	subs	r3, r1, r3
 8000f7c:	68b9      	ldr	r1, [r7, #8]
 8000f7e:	3110      	adds	r1, #16
 8000f80:	6849      	ldr	r1, [r1, #4]
 8000f82:	fb01 f303 	mul.w	r3, r1, r3
                        (screenPtr[0].x * displayPtr[2].x - screenPtr[2].x * displayPtr[0].x) * screenPtr[1].y +
 8000f86:	441a      	add	r2, r3
        matrixPtr->Cn = (screenPtr[2].x * displayPtr[1].x - screenPtr[1].x * displayPtr[2].x) * screenPtr[0].y +
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	609a      	str	r2, [r3, #8]

        matrixPtr->Dn = ((displayPtr[0].y - displayPtr[2].y) * (screenPtr[1].y - screenPtr[2].y)) -
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	685a      	ldr	r2, [r3, #4]
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	3310      	adds	r3, #16
 8000f94:	685b      	ldr	r3, [r3, #4]
 8000f96:	1ad3      	subs	r3, r2, r3
 8000f98:	68ba      	ldr	r2, [r7, #8]
 8000f9a:	3208      	adds	r2, #8
 8000f9c:	6851      	ldr	r1, [r2, #4]
 8000f9e:	68ba      	ldr	r2, [r7, #8]
 8000fa0:	3210      	adds	r2, #16
 8000fa2:	6852      	ldr	r2, [r2, #4]
 8000fa4:	1a8a      	subs	r2, r1, r2
 8000fa6:	fb03 f202 	mul.w	r2, r3, r2
                        ((displayPtr[1].y - displayPtr[2].y) * (screenPtr[0].y - screenPtr[2].y)) ;
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	3308      	adds	r3, #8
 8000fae:	6859      	ldr	r1, [r3, #4]
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	3310      	adds	r3, #16
 8000fb4:	685b      	ldr	r3, [r3, #4]
 8000fb6:	1acb      	subs	r3, r1, r3
 8000fb8:	68b9      	ldr	r1, [r7, #8]
 8000fba:	6848      	ldr	r0, [r1, #4]
 8000fbc:	68b9      	ldr	r1, [r7, #8]
 8000fbe:	3110      	adds	r1, #16
 8000fc0:	6849      	ldr	r1, [r1, #4]
 8000fc2:	1a41      	subs	r1, r0, r1
 8000fc4:	fb01 f303 	mul.w	r3, r1, r3
        matrixPtr->Dn = ((displayPtr[0].y - displayPtr[2].y) * (screenPtr[1].y - screenPtr[2].y)) -
 8000fc8:	1ad2      	subs	r2, r2, r3
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	60da      	str	r2, [r3, #12]

        matrixPtr->En = ((screenPtr[0].x - screenPtr[2].x) * (displayPtr[1].y - displayPtr[2].y)) -
 8000fce:	68bb      	ldr	r3, [r7, #8]
 8000fd0:	681a      	ldr	r2, [r3, #0]
 8000fd2:	68bb      	ldr	r3, [r7, #8]
 8000fd4:	3310      	adds	r3, #16
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	1ad3      	subs	r3, r2, r3
 8000fda:	68fa      	ldr	r2, [r7, #12]
 8000fdc:	3208      	adds	r2, #8
 8000fde:	6851      	ldr	r1, [r2, #4]
 8000fe0:	68fa      	ldr	r2, [r7, #12]
 8000fe2:	3210      	adds	r2, #16
 8000fe4:	6852      	ldr	r2, [r2, #4]
 8000fe6:	1a8a      	subs	r2, r1, r2
 8000fe8:	fb03 f202 	mul.w	r2, r3, r2
                        ((displayPtr[0].y - displayPtr[2].y) * (screenPtr[1].x - screenPtr[2].x)) ;
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	6859      	ldr	r1, [r3, #4]
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	3310      	adds	r3, #16
 8000ff4:	685b      	ldr	r3, [r3, #4]
 8000ff6:	1acb      	subs	r3, r1, r3
 8000ff8:	68b9      	ldr	r1, [r7, #8]
 8000ffa:	3108      	adds	r1, #8
 8000ffc:	6808      	ldr	r0, [r1, #0]
 8000ffe:	68b9      	ldr	r1, [r7, #8]
 8001000:	3110      	adds	r1, #16
 8001002:	6809      	ldr	r1, [r1, #0]
 8001004:	1a41      	subs	r1, r0, r1
 8001006:	fb01 f303 	mul.w	r3, r1, r3
        matrixPtr->En = ((screenPtr[0].x - screenPtr[2].x) * (displayPtr[1].y - displayPtr[2].y)) -
 800100a:	1ad2      	subs	r2, r2, r3
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	611a      	str	r2, [r3, #16]

        matrixPtr->Fn = (screenPtr[2].x * displayPtr[1].y - screenPtr[1].x * displayPtr[2].y) * screenPtr[0].y +
 8001010:	68bb      	ldr	r3, [r7, #8]
 8001012:	3310      	adds	r3, #16
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	68fa      	ldr	r2, [r7, #12]
 8001018:	3208      	adds	r2, #8
 800101a:	6852      	ldr	r2, [r2, #4]
 800101c:	fb03 f202 	mul.w	r2, r3, r2
 8001020:	68bb      	ldr	r3, [r7, #8]
 8001022:	3308      	adds	r3, #8
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	68f9      	ldr	r1, [r7, #12]
 8001028:	3110      	adds	r1, #16
 800102a:	6849      	ldr	r1, [r1, #4]
 800102c:	fb01 f303 	mul.w	r3, r1, r3
 8001030:	1ad3      	subs	r3, r2, r3
 8001032:	68ba      	ldr	r2, [r7, #8]
 8001034:	6852      	ldr	r2, [r2, #4]
 8001036:	fb03 f202 	mul.w	r2, r3, r2
                        (screenPtr[0].x * displayPtr[2].y - screenPtr[2].x * displayPtr[0].y) * screenPtr[1].y +
 800103a:	68bb      	ldr	r3, [r7, #8]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	68f9      	ldr	r1, [r7, #12]
 8001040:	3110      	adds	r1, #16
 8001042:	6849      	ldr	r1, [r1, #4]
 8001044:	fb03 f101 	mul.w	r1, r3, r1
 8001048:	68bb      	ldr	r3, [r7, #8]
 800104a:	3310      	adds	r3, #16
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	68f8      	ldr	r0, [r7, #12]
 8001050:	6840      	ldr	r0, [r0, #4]
 8001052:	fb00 f303 	mul.w	r3, r0, r3
 8001056:	1acb      	subs	r3, r1, r3
 8001058:	68b9      	ldr	r1, [r7, #8]
 800105a:	3108      	adds	r1, #8
 800105c:	6849      	ldr	r1, [r1, #4]
 800105e:	fb01 f303 	mul.w	r3, r1, r3
        matrixPtr->Fn = (screenPtr[2].x * displayPtr[1].y - screenPtr[1].x * displayPtr[2].y) * screenPtr[0].y +
 8001062:	441a      	add	r2, r3
                        (screenPtr[1].x * displayPtr[0].y - screenPtr[0].x * displayPtr[1].y) * screenPtr[2].y ;
 8001064:	68bb      	ldr	r3, [r7, #8]
 8001066:	3308      	adds	r3, #8
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	68f9      	ldr	r1, [r7, #12]
 800106c:	6849      	ldr	r1, [r1, #4]
 800106e:	fb03 f101 	mul.w	r1, r3, r1
 8001072:	68bb      	ldr	r3, [r7, #8]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	68f8      	ldr	r0, [r7, #12]
 8001078:	3008      	adds	r0, #8
 800107a:	6840      	ldr	r0, [r0, #4]
 800107c:	fb00 f303 	mul.w	r3, r0, r3
 8001080:	1acb      	subs	r3, r1, r3
 8001082:	68b9      	ldr	r1, [r7, #8]
 8001084:	3110      	adds	r1, #16
 8001086:	6849      	ldr	r1, [r1, #4]
 8001088:	fb01 f303 	mul.w	r3, r1, r3
                        (screenPtr[0].x * displayPtr[2].y - screenPtr[2].x * displayPtr[0].y) * screenPtr[1].y +
 800108c:	441a      	add	r2, r3
        matrixPtr->Fn = (screenPtr[2].x * displayPtr[1].y - screenPtr[1].x * displayPtr[2].y) * screenPtr[0].y +
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	615a      	str	r2, [r3, #20]
    }

    return( retValue ) ;
 8001092:	697b      	ldr	r3, [r7, #20]

} /* end of setCalibrationMatrix() */
 8001094:	4618      	mov	r0, r3
 8001096:	371c      	adds	r7, #28
 8001098:	46bd      	mov	sp, r7
 800109a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109e:	4770      	bx	lr

080010a0 <lcdInit>:
                                bool colorOrder,
                                bool horizontalRefreshOrder);


void lcdInit(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af02      	add	r7, sp, #8
  lcdPortraitConfig = lcdBuildMemoryAccessControlConfig(
 80010a6:	2300      	movs	r3, #0
 80010a8:	9301      	str	r3, [sp, #4]
 80010aa:	2301      	movs	r3, #1
 80010ac:	9300      	str	r3, [sp, #0]
 80010ae:	2300      	movs	r3, #0
 80010b0:	2200      	movs	r2, #0
 80010b2:	2101      	movs	r1, #1
 80010b4:	2000      	movs	r0, #0
 80010b6:	f000 fc0b 	bl	80018d0 <lcdBuildMemoryAccessControlConfig>
 80010ba:	4603      	mov	r3, r0
 80010bc:	461a      	mov	r2, r3
 80010be:	4bae      	ldr	r3, [pc, #696]	@ (8001378 <lcdInit+0x2d8>)
 80010c0:	701a      	strb	r2, [r3, #0]
                                                    MemoryAccessControlNormalOrder,		// rowColumnExchange
                                                    MemoryAccessControlNormalOrder,		// verticalRefreshOrder
                                                    MemoryAccessControlColorOrderBGR,	// colorOrder
                                                    MemoryAccessControlNormalOrder);	// horizontalRefreshOrder

  lcdLandscapeConfig = lcdBuildMemoryAccessControlConfig(
 80010c2:	2300      	movs	r3, #0
 80010c4:	9301      	str	r3, [sp, #4]
 80010c6:	2301      	movs	r3, #1
 80010c8:	9300      	str	r3, [sp, #0]
 80010ca:	2300      	movs	r3, #0
 80010cc:	2201      	movs	r2, #1
 80010ce:	2100      	movs	r1, #0
 80010d0:	2000      	movs	r0, #0
 80010d2:	f000 fbfd 	bl	80018d0 <lcdBuildMemoryAccessControlConfig>
 80010d6:	4603      	mov	r3, r0
 80010d8:	461a      	mov	r2, r3
 80010da:	4ba8      	ldr	r3, [pc, #672]	@ (800137c <lcdInit+0x2dc>)
 80010dc:	701a      	strb	r2, [r3, #0]
                                                    MemoryAccessControlReverseOrder,	// rowColumnExchange
                                                    MemoryAccessControlNormalOrder,		// verticalRefreshOrder
                                                    MemoryAccessControlColorOrderBGR,	// colorOrder
                                                    MemoryAccessControlNormalOrder);	// horizontalRefreshOrder

  lcdPortraitMirrorConfig = lcdBuildMemoryAccessControlConfig(
 80010de:	2300      	movs	r3, #0
 80010e0:	9301      	str	r3, [sp, #4]
 80010e2:	2301      	movs	r3, #1
 80010e4:	9300      	str	r3, [sp, #0]
 80010e6:	2300      	movs	r3, #0
 80010e8:	2200      	movs	r2, #0
 80010ea:	2100      	movs	r1, #0
 80010ec:	2001      	movs	r0, #1
 80010ee:	f000 fbef 	bl	80018d0 <lcdBuildMemoryAccessControlConfig>
 80010f2:	4603      	mov	r3, r0
 80010f4:	461a      	mov	r2, r3
 80010f6:	4ba2      	ldr	r3, [pc, #648]	@ (8001380 <lcdInit+0x2e0>)
 80010f8:	701a      	strb	r2, [r3, #0]
		                                            MemoryAccessControlNormalOrder,		// rowColumnExchange
		                                            MemoryAccessControlNormalOrder,		// verticalRefreshOrder
		                                            MemoryAccessControlColorOrderBGR,	// colorOrder
		                                            MemoryAccessControlNormalOrder);	// horizontalRefreshOrder

  lcdLandscapeMirrorConfig = lcdBuildMemoryAccessControlConfig(
 80010fa:	2300      	movs	r3, #0
 80010fc:	9301      	str	r3, [sp, #4]
 80010fe:	2301      	movs	r3, #1
 8001100:	9300      	str	r3, [sp, #0]
 8001102:	2300      	movs	r3, #0
 8001104:	2201      	movs	r2, #1
 8001106:	2101      	movs	r1, #1
 8001108:	2001      	movs	r0, #1
 800110a:	f000 fbe1 	bl	80018d0 <lcdBuildMemoryAccessControlConfig>
 800110e:	4603      	mov	r3, r0
 8001110:	461a      	mov	r2, r3
 8001112:	4b9c      	ldr	r3, [pc, #624]	@ (8001384 <lcdInit+0x2e4>)
 8001114:	701a      	strb	r2, [r3, #0]
                                                    MemoryAccessControlReverseOrder,	// rowColumnExchange
                                                    MemoryAccessControlNormalOrder,		// verticalRefreshOrder
                                                    MemoryAccessControlColorOrderBGR,	// colorOrder
                                                    MemoryAccessControlNormalOrder);	// horizontalRefreshOrder

  lcdReset();
 8001116:	f000 fbb1 	bl	800187c <lcdReset>

  lcdWriteCommand(ILI9341_DISPLAYOFF);
 800111a:	2028      	movs	r0, #40	@ 0x28
 800111c:	f000 fbb8 	bl	8001890 <lcdWriteCommand>

  lcdWriteCommand(0xCF);
 8001120:	20cf      	movs	r0, #207	@ 0xcf
 8001122:	f000 fbb5 	bl	8001890 <lcdWriteCommand>
  lcdWriteData(0x00);
 8001126:	2000      	movs	r0, #0
 8001128:	f000 fbc2 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x83);
 800112c:	2083      	movs	r0, #131	@ 0x83
 800112e:	f000 fbbf 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x30);
 8001132:	2030      	movs	r0, #48	@ 0x30
 8001134:	f000 fbbc 	bl	80018b0 <lcdWriteData>

  lcdWriteCommand(0xED);
 8001138:	20ed      	movs	r0, #237	@ 0xed
 800113a:	f000 fba9 	bl	8001890 <lcdWriteCommand>
  lcdWriteData(0x64);
 800113e:	2064      	movs	r0, #100	@ 0x64
 8001140:	f000 fbb6 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x03);
 8001144:	2003      	movs	r0, #3
 8001146:	f000 fbb3 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x12);
 800114a:	2012      	movs	r0, #18
 800114c:	f000 fbb0 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x81);
 8001150:	2081      	movs	r0, #129	@ 0x81
 8001152:	f000 fbad 	bl	80018b0 <lcdWriteData>

  lcdWriteCommand(0xE8);
 8001156:	20e8      	movs	r0, #232	@ 0xe8
 8001158:	f000 fb9a 	bl	8001890 <lcdWriteCommand>
  lcdWriteData(0x85);
 800115c:	2085      	movs	r0, #133	@ 0x85
 800115e:	f000 fba7 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x01);
 8001162:	2001      	movs	r0, #1
 8001164:	f000 fba4 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x79);
 8001168:	2079      	movs	r0, #121	@ 0x79
 800116a:	f000 fba1 	bl	80018b0 <lcdWriteData>

  lcdWriteCommand(0xCB);
 800116e:	20cb      	movs	r0, #203	@ 0xcb
 8001170:	f000 fb8e 	bl	8001890 <lcdWriteCommand>
  lcdWriteData(0x39);
 8001174:	2039      	movs	r0, #57	@ 0x39
 8001176:	f000 fb9b 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x2C);
 800117a:	202c      	movs	r0, #44	@ 0x2c
 800117c:	f000 fb98 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x00);
 8001180:	2000      	movs	r0, #0
 8001182:	f000 fb95 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x34);
 8001186:	2034      	movs	r0, #52	@ 0x34
 8001188:	f000 fb92 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x02);
 800118c:	2002      	movs	r0, #2
 800118e:	f000 fb8f 	bl	80018b0 <lcdWriteData>

  lcdWriteCommand(0xF7);
 8001192:	20f7      	movs	r0, #247	@ 0xf7
 8001194:	f000 fb7c 	bl	8001890 <lcdWriteCommand>
  lcdWriteData(0x20);
 8001198:	2020      	movs	r0, #32
 800119a:	f000 fb89 	bl	80018b0 <lcdWriteData>

  lcdWriteCommand(0xEA);
 800119e:	20ea      	movs	r0, #234	@ 0xea
 80011a0:	f000 fb76 	bl	8001890 <lcdWriteCommand>
  lcdWriteData(0x00);
 80011a4:	2000      	movs	r0, #0
 80011a6:	f000 fb83 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x00);
 80011aa:	2000      	movs	r0, #0
 80011ac:	f000 fb80 	bl	80018b0 <lcdWriteData>

  lcdWriteCommand(ILI9341_POWERCONTROL1);
 80011b0:	20c0      	movs	r0, #192	@ 0xc0
 80011b2:	f000 fb6d 	bl	8001890 <lcdWriteCommand>
  lcdWriteData(0x26);
 80011b6:	2026      	movs	r0, #38	@ 0x26
 80011b8:	f000 fb7a 	bl	80018b0 <lcdWriteData>

  lcdWriteCommand(ILI9341_POWERCONTROL2);
 80011bc:	20c1      	movs	r0, #193	@ 0xc1
 80011be:	f000 fb67 	bl	8001890 <lcdWriteCommand>
  lcdWriteData(0x11);
 80011c2:	2011      	movs	r0, #17
 80011c4:	f000 fb74 	bl	80018b0 <lcdWriteData>

  lcdWriteCommand(ILI9341_VCOMCONTROL1);
 80011c8:	20c5      	movs	r0, #197	@ 0xc5
 80011ca:	f000 fb61 	bl	8001890 <lcdWriteCommand>
  lcdWriteData(0x35);
 80011ce:	2035      	movs	r0, #53	@ 0x35
 80011d0:	f000 fb6e 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x3E);
 80011d4:	203e      	movs	r0, #62	@ 0x3e
 80011d6:	f000 fb6b 	bl	80018b0 <lcdWriteData>

  lcdWriteCommand(ILI9341_VCOMCONTROL2);
 80011da:	20c7      	movs	r0, #199	@ 0xc7
 80011dc:	f000 fb58 	bl	8001890 <lcdWriteCommand>
  lcdWriteData(0xBE);
 80011e0:	20be      	movs	r0, #190	@ 0xbe
 80011e2:	f000 fb65 	bl	80018b0 <lcdWriteData>

  lcdWriteCommand(ILI9341_MEMCONTROL);
 80011e6:	2036      	movs	r0, #54	@ 0x36
 80011e8:	f000 fb52 	bl	8001890 <lcdWriteCommand>
  lcdWriteData(lcdPortraitConfig);
 80011ec:	4b62      	ldr	r3, [pc, #392]	@ (8001378 <lcdInit+0x2d8>)
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	4618      	mov	r0, r3
 80011f2:	f000 fb5d 	bl	80018b0 <lcdWriteData>

  lcdWriteCommand(ILI9341_PIXELFORMAT);
 80011f6:	203a      	movs	r0, #58	@ 0x3a
 80011f8:	f000 fb4a 	bl	8001890 <lcdWriteCommand>
  lcdWriteData(0x55);
 80011fc:	2055      	movs	r0, #85	@ 0x55
 80011fe:	f000 fb57 	bl	80018b0 <lcdWriteData>

  lcdWriteCommand(ILI9341_FRAMECONTROLNORMAL);
 8001202:	20b1      	movs	r0, #177	@ 0xb1
 8001204:	f000 fb44 	bl	8001890 <lcdWriteCommand>
  lcdWriteData(0x00);
 8001208:	2000      	movs	r0, #0
 800120a:	f000 fb51 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x1B);
 800120e:	201b      	movs	r0, #27
 8001210:	f000 fb4e 	bl	80018b0 <lcdWriteData>

  lcdWriteCommand(0xF2);
 8001214:	20f2      	movs	r0, #242	@ 0xf2
 8001216:	f000 fb3b 	bl	8001890 <lcdWriteCommand>
  lcdWriteData(0x08);
 800121a:	2008      	movs	r0, #8
 800121c:	f000 fb48 	bl	80018b0 <lcdWriteData>

  lcdWriteCommand(ILI9341_GAMMASET);
 8001220:	2026      	movs	r0, #38	@ 0x26
 8001222:	f000 fb35 	bl	8001890 <lcdWriteCommand>
  lcdWriteData(0x01);
 8001226:	2001      	movs	r0, #1
 8001228:	f000 fb42 	bl	80018b0 <lcdWriteData>

  lcdWriteCommand(ILI9341_POSITIVEGAMMCORR);
 800122c:	20e0      	movs	r0, #224	@ 0xe0
 800122e:	f000 fb2f 	bl	8001890 <lcdWriteCommand>
  lcdWriteData(0x1F);
 8001232:	201f      	movs	r0, #31
 8001234:	f000 fb3c 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x1A);
 8001238:	201a      	movs	r0, #26
 800123a:	f000 fb39 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x18);
 800123e:	2018      	movs	r0, #24
 8001240:	f000 fb36 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x0A);
 8001244:	200a      	movs	r0, #10
 8001246:	f000 fb33 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x0F);
 800124a:	200f      	movs	r0, #15
 800124c:	f000 fb30 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x06);
 8001250:	2006      	movs	r0, #6
 8001252:	f000 fb2d 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x45);
 8001256:	2045      	movs	r0, #69	@ 0x45
 8001258:	f000 fb2a 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x87);
 800125c:	2087      	movs	r0, #135	@ 0x87
 800125e:	f000 fb27 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x32);
 8001262:	2032      	movs	r0, #50	@ 0x32
 8001264:	f000 fb24 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x0A);
 8001268:	200a      	movs	r0, #10
 800126a:	f000 fb21 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x07);
 800126e:	2007      	movs	r0, #7
 8001270:	f000 fb1e 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x02);
 8001274:	2002      	movs	r0, #2
 8001276:	f000 fb1b 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x07);
 800127a:	2007      	movs	r0, #7
 800127c:	f000 fb18 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x05);
 8001280:	2005      	movs	r0, #5
 8001282:	f000 fb15 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x00);
 8001286:	2000      	movs	r0, #0
 8001288:	f000 fb12 	bl	80018b0 <lcdWriteData>

  lcdWriteCommand(ILI9341_NEGATIVEGAMMCORR);
 800128c:	20e1      	movs	r0, #225	@ 0xe1
 800128e:	f000 faff 	bl	8001890 <lcdWriteCommand>
  lcdWriteData(0x00);
 8001292:	2000      	movs	r0, #0
 8001294:	f000 fb0c 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x25);
 8001298:	2025      	movs	r0, #37	@ 0x25
 800129a:	f000 fb09 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x27);
 800129e:	2027      	movs	r0, #39	@ 0x27
 80012a0:	f000 fb06 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x05);
 80012a4:	2005      	movs	r0, #5
 80012a6:	f000 fb03 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x10);
 80012aa:	2010      	movs	r0, #16
 80012ac:	f000 fb00 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x09);
 80012b0:	2009      	movs	r0, #9
 80012b2:	f000 fafd 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x3A);
 80012b6:	203a      	movs	r0, #58	@ 0x3a
 80012b8:	f000 fafa 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x78);
 80012bc:	2078      	movs	r0, #120	@ 0x78
 80012be:	f000 faf7 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x4D);
 80012c2:	204d      	movs	r0, #77	@ 0x4d
 80012c4:	f000 faf4 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x05);
 80012c8:	2005      	movs	r0, #5
 80012ca:	f000 faf1 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x18);
 80012ce:	2018      	movs	r0, #24
 80012d0:	f000 faee 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x0D);
 80012d4:	200d      	movs	r0, #13
 80012d6:	f000 faeb 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x38);
 80012da:	2038      	movs	r0, #56	@ 0x38
 80012dc:	f000 fae8 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x3A);
 80012e0:	203a      	movs	r0, #58	@ 0x3a
 80012e2:	f000 fae5 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x1F);
 80012e6:	201f      	movs	r0, #31
 80012e8:	f000 fae2 	bl	80018b0 <lcdWriteData>

  lcdWriteCommand(ILI9341_COLADDRSET);
 80012ec:	202a      	movs	r0, #42	@ 0x2a
 80012ee:	f000 facf 	bl	8001890 <lcdWriteCommand>
  lcdWriteData(0x00);
 80012f2:	2000      	movs	r0, #0
 80012f4:	f000 fadc 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x00);
 80012f8:	2000      	movs	r0, #0
 80012fa:	f000 fad9 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x00);
 80012fe:	2000      	movs	r0, #0
 8001300:	f000 fad6 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0xEF);
 8001304:	20ef      	movs	r0, #239	@ 0xef
 8001306:	f000 fad3 	bl	80018b0 <lcdWriteData>

  lcdWriteCommand(ILI9341_PAGEADDRSET);
 800130a:	202b      	movs	r0, #43	@ 0x2b
 800130c:	f000 fac0 	bl	8001890 <lcdWriteCommand>
  lcdWriteData(0x00);
 8001310:	2000      	movs	r0, #0
 8001312:	f000 facd 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x00);
 8001316:	2000      	movs	r0, #0
 8001318:	f000 faca 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x01);
 800131c:	2001      	movs	r0, #1
 800131e:	f000 fac7 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x3F);
 8001322:	203f      	movs	r0, #63	@ 0x3f
 8001324:	f000 fac4 	bl	80018b0 <lcdWriteData>

  lcdWriteCommand(ILI9341_ENTRYMODE);
 8001328:	20b7      	movs	r0, #183	@ 0xb7
 800132a:	f000 fab1 	bl	8001890 <lcdWriteCommand>
  lcdWriteData(0x07);
 800132e:	2007      	movs	r0, #7
 8001330:	f000 fabe 	bl	80018b0 <lcdWriteData>

  lcdWriteCommand(ILI9341_DISPLAYFUNC);
 8001334:	20b6      	movs	r0, #182	@ 0xb6
 8001336:	f000 faab 	bl	8001890 <lcdWriteCommand>
  lcdWriteData(0x0A);
 800133a:	200a      	movs	r0, #10
 800133c:	f000 fab8 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x82);
 8001340:	2082      	movs	r0, #130	@ 0x82
 8001342:	f000 fab5 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x27);
 8001346:	2027      	movs	r0, #39	@ 0x27
 8001348:	f000 fab2 	bl	80018b0 <lcdWriteData>
  lcdWriteData(0x00);
 800134c:	2000      	movs	r0, #0
 800134e:	f000 faaf 	bl	80018b0 <lcdWriteData>

  lcdWriteCommand(ILI9341_SLEEPOUT);
 8001352:	2011      	movs	r0, #17
 8001354:	f000 fa9c 	bl	8001890 <lcdWriteCommand>
  HAL_Delay(100);
 8001358:	2064      	movs	r0, #100	@ 0x64
 800135a:	f001 fc49 	bl	8002bf0 <HAL_Delay>
  lcdWriteCommand(ILI9341_DISPLAYON);
 800135e:	2029      	movs	r0, #41	@ 0x29
 8001360:	f000 fa96 	bl	8001890 <lcdWriteCommand>
  HAL_Delay(100);
 8001364:	2064      	movs	r0, #100	@ 0x64
 8001366:	f001 fc43 	bl	8002bf0 <HAL_Delay>
  lcdWriteCommand(ILI9341_MEMORYWRITE);
 800136a:	202c      	movs	r0, #44	@ 0x2c
 800136c:	f000 fa90 	bl	8001890 <lcdWriteCommand>
}
 8001370:	bf00      	nop
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	200000a4 	.word	0x200000a4
 800137c:	200000a5 	.word	0x200000a5
 8001380:	200000a6 	.word	0x200000a6
 8001384:	200000a7 	.word	0x200000a7

08001388 <lcdFillRGB>:
		}
	}
}

void lcdFillRGB(uint16_t color)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b084      	sub	sp, #16
 800138c:	af00      	add	r7, sp, #0
 800138e:	4603      	mov	r3, r0
 8001390:	80fb      	strh	r3, [r7, #6]
  lcdSetWindow(0, 0, lcdProperties.width - 1, lcdProperties.height - 1);
 8001392:	4b11      	ldr	r3, [pc, #68]	@ (80013d8 <lcdFillRGB+0x50>)
 8001394:	881b      	ldrh	r3, [r3, #0]
 8001396:	3b01      	subs	r3, #1
 8001398:	b29a      	uxth	r2, r3
 800139a:	4b0f      	ldr	r3, [pc, #60]	@ (80013d8 <lcdFillRGB+0x50>)
 800139c:	885b      	ldrh	r3, [r3, #2]
 800139e:	3b01      	subs	r3, #1
 80013a0:	b29b      	uxth	r3, r3
 80013a2:	2100      	movs	r1, #0
 80013a4:	2000      	movs	r0, #0
 80013a6:	f000 fa1d 	bl	80017e4 <lcdSetWindow>
  int dimensions = lcdProperties.width * lcdProperties.height;
 80013aa:	4b0b      	ldr	r3, [pc, #44]	@ (80013d8 <lcdFillRGB+0x50>)
 80013ac:	881b      	ldrh	r3, [r3, #0]
 80013ae:	461a      	mov	r2, r3
 80013b0:	4b09      	ldr	r3, [pc, #36]	@ (80013d8 <lcdFillRGB+0x50>)
 80013b2:	885b      	ldrh	r3, [r3, #2]
 80013b4:	fb02 f303 	mul.w	r3, r2, r3
 80013b8:	60fb      	str	r3, [r7, #12]
  while(dimensions--)
 80013ba:	e003      	b.n	80013c4 <lcdFillRGB+0x3c>
  {
    lcdWriteData(color);
 80013bc:	88fb      	ldrh	r3, [r7, #6]
 80013be:	4618      	mov	r0, r3
 80013c0:	f000 fa76 	bl	80018b0 <lcdWriteData>
  while(dimensions--)
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	1e5a      	subs	r2, r3, #1
 80013c8:	60fa      	str	r2, [r7, #12]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d1f6      	bne.n	80013bc <lcdFillRGB+0x34>
  }
}
 80013ce:	bf00      	nop
 80013d0:	bf00      	nop
 80013d2:	3710      	adds	r7, #16
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	20000010 	.word	0x20000010

080013dc <lcdDrawPixel>:
 * \param color    Color
 *
 * \return void
 */
void lcdDrawPixel(uint16_t x, uint16_t y, uint16_t color)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	4603      	mov	r3, r0
 80013e4:	80fb      	strh	r3, [r7, #6]
 80013e6:	460b      	mov	r3, r1
 80013e8:	80bb      	strh	r3, [r7, #4]
 80013ea:	4613      	mov	r3, r2
 80013ec:	807b      	strh	r3, [r7, #2]
    // Clip
    if ((x < 0) || (y < 0) || (x >= lcdProperties.width) || (y >= lcdProperties.height))
 80013ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001420 <lcdDrawPixel+0x44>)
 80013f0:	881b      	ldrh	r3, [r3, #0]
 80013f2:	88fa      	ldrh	r2, [r7, #6]
 80013f4:	429a      	cmp	r2, r3
 80013f6:	d20f      	bcs.n	8001418 <lcdDrawPixel+0x3c>
 80013f8:	4b09      	ldr	r3, [pc, #36]	@ (8001420 <lcdDrawPixel+0x44>)
 80013fa:	885b      	ldrh	r3, [r3, #2]
 80013fc:	88ba      	ldrh	r2, [r7, #4]
 80013fe:	429a      	cmp	r2, r3
 8001400:	d20a      	bcs.n	8001418 <lcdDrawPixel+0x3c>
        return;

    lcdSetWindow(x, y, x, y);
 8001402:	88bb      	ldrh	r3, [r7, #4]
 8001404:	88fa      	ldrh	r2, [r7, #6]
 8001406:	88b9      	ldrh	r1, [r7, #4]
 8001408:	88f8      	ldrh	r0, [r7, #6]
 800140a:	f000 f9eb 	bl	80017e4 <lcdSetWindow>
    lcdWriteData(color);
 800140e:	887b      	ldrh	r3, [r7, #2]
 8001410:	4618      	mov	r0, r3
 8001412:	f000 fa4d 	bl	80018b0 <lcdWriteData>
 8001416:	e000      	b.n	800141a <lcdDrawPixel+0x3e>
        return;
 8001418:	bf00      	nop
}
 800141a:	3708      	adds	r7, #8
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}
 8001420:	20000010 	.word	0x20000010

08001424 <lcdDrawChar>:
 * \param size		Character Size
 *
 * \return void
 */
void lcdDrawChar(int16_t x, int16_t y, unsigned char c, uint16_t color, uint16_t bg)
{
 8001424:	b590      	push	{r4, r7, lr}
 8001426:	b085      	sub	sp, #20
 8001428:	af00      	add	r7, sp, #0
 800142a:	4604      	mov	r4, r0
 800142c:	4608      	mov	r0, r1
 800142e:	4611      	mov	r1, r2
 8001430:	461a      	mov	r2, r3
 8001432:	4623      	mov	r3, r4
 8001434:	80fb      	strh	r3, [r7, #6]
 8001436:	4603      	mov	r3, r0
 8001438:	80bb      	strh	r3, [r7, #4]
 800143a:	460b      	mov	r3, r1
 800143c:	70fb      	strb	r3, [r7, #3]
 800143e:	4613      	mov	r3, r2
 8001440:	803b      	strh	r3, [r7, #0]
	if ((x >= lcdProperties.width) || 			// Clip right
 8001442:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001446:	4a4a      	ldr	r2, [pc, #296]	@ (8001570 <lcdDrawChar+0x14c>)
 8001448:	8812      	ldrh	r2, [r2, #0]
 800144a:	4293      	cmp	r3, r2
 800144c:	f280 808c 	bge.w	8001568 <lcdDrawChar+0x144>
			(y >= lcdProperties.height) || 		// Clip bottom
 8001450:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001454:	4a46      	ldr	r2, [pc, #280]	@ (8001570 <lcdDrawChar+0x14c>)
 8001456:	8852      	ldrh	r2, [r2, #2]
	if ((x >= lcdProperties.width) || 			// Clip right
 8001458:	4293      	cmp	r3, r2
 800145a:	f280 8085 	bge.w	8001568 <lcdDrawChar+0x144>
			((x + lcdFont.pFont->Width) < 0) || // Clip left
 800145e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001462:	4a44      	ldr	r2, [pc, #272]	@ (8001574 <lcdDrawChar+0x150>)
 8001464:	6892      	ldr	r2, [r2, #8]
 8001466:	8892      	ldrh	r2, [r2, #4]
 8001468:	4413      	add	r3, r2
			(y >= lcdProperties.height) || 		// Clip bottom
 800146a:	2b00      	cmp	r3, #0
 800146c:	db7c      	blt.n	8001568 <lcdDrawChar+0x144>
			((y + lcdFont.pFont->Height) < 0))  // Clip top
 800146e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001472:	4a40      	ldr	r2, [pc, #256]	@ (8001574 <lcdDrawChar+0x150>)
 8001474:	6892      	ldr	r2, [r2, #8]
 8001476:	88d2      	ldrh	r2, [r2, #6]
 8001478:	4413      	add	r3, r2
			((x + lcdFont.pFont->Width) < 0) || // Clip left
 800147a:	2b00      	cmp	r3, #0
 800147c:	db74      	blt.n	8001568 <lcdDrawChar+0x144>
		return;

	uint8_t fontCoeff = lcdFont.pFont->Height / 8;
 800147e:	4b3d      	ldr	r3, [pc, #244]	@ (8001574 <lcdDrawChar+0x150>)
 8001480:	689b      	ldr	r3, [r3, #8]
 8001482:	88db      	ldrh	r3, [r3, #6]
 8001484:	08db      	lsrs	r3, r3, #3
 8001486:	b29b      	uxth	r3, r3
 8001488:	72bb      	strb	r3, [r7, #10]
	uint8_t xP = 0;
 800148a:	2300      	movs	r3, #0
 800148c:	73fb      	strb	r3, [r7, #15]

	for(uint8_t i = 0; i < lcdFont.pFont->Height; i++)
 800148e:	2300      	movs	r3, #0
 8001490:	73bb      	strb	r3, [r7, #14]
 8001492:	e061      	b.n	8001558 <lcdDrawChar+0x134>
	{
		uint8_t line;

		for(uint8_t k = 0; k < fontCoeff; k++)
 8001494:	2300      	movs	r3, #0
 8001496:	733b      	strb	r3, [r7, #12]
 8001498:	e055      	b.n	8001546 <lcdDrawChar+0x122>
		{
			line = lcdFont.pFont->table[((c - 0x20) * lcdFont.pFont->Height * fontCoeff) + (i * fontCoeff) + k];
 800149a:	4b36      	ldr	r3, [pc, #216]	@ (8001574 <lcdDrawChar+0x150>)
 800149c:	689b      	ldr	r3, [r3, #8]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	78fa      	ldrb	r2, [r7, #3]
 80014a2:	3a20      	subs	r2, #32
 80014a4:	4933      	ldr	r1, [pc, #204]	@ (8001574 <lcdDrawChar+0x150>)
 80014a6:	6889      	ldr	r1, [r1, #8]
 80014a8:	88c9      	ldrh	r1, [r1, #6]
 80014aa:	fb01 f202 	mul.w	r2, r1, r2
 80014ae:	7ab9      	ldrb	r1, [r7, #10]
 80014b0:	fb02 f101 	mul.w	r1, r2, r1
 80014b4:	7bba      	ldrb	r2, [r7, #14]
 80014b6:	7ab8      	ldrb	r0, [r7, #10]
 80014b8:	fb00 f202 	mul.w	r2, r0, r2
 80014bc:	4411      	add	r1, r2
 80014be:	7b3a      	ldrb	r2, [r7, #12]
 80014c0:	440a      	add	r2, r1
 80014c2:	4413      	add	r3, r2
 80014c4:	781b      	ldrb	r3, [r3, #0]
 80014c6:	737b      	strb	r3, [r7, #13]

			for(uint8_t j = 0; j < 8; j++)
 80014c8:	2300      	movs	r3, #0
 80014ca:	72fb      	strb	r3, [r7, #11]
 80014cc:	e032      	b.n	8001534 <lcdDrawChar+0x110>
			{
				if((line & 0x80) == 0x80)
 80014ce:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	da12      	bge.n	80014fc <lcdDrawChar+0xd8>
				{
					lcdDrawPixel(x + j + xP, y + i, color);
 80014d6:	7afb      	ldrb	r3, [r7, #11]
 80014d8:	b29a      	uxth	r2, r3
 80014da:	88fb      	ldrh	r3, [r7, #6]
 80014dc:	4413      	add	r3, r2
 80014de:	b29a      	uxth	r2, r3
 80014e0:	7bfb      	ldrb	r3, [r7, #15]
 80014e2:	b29b      	uxth	r3, r3
 80014e4:	4413      	add	r3, r2
 80014e6:	b298      	uxth	r0, r3
 80014e8:	7bbb      	ldrb	r3, [r7, #14]
 80014ea:	b29a      	uxth	r2, r3
 80014ec:	88bb      	ldrh	r3, [r7, #4]
 80014ee:	4413      	add	r3, r2
 80014f0:	b29b      	uxth	r3, r3
 80014f2:	883a      	ldrh	r2, [r7, #0]
 80014f4:	4619      	mov	r1, r3
 80014f6:	f7ff ff71 	bl	80013dc <lcdDrawPixel>
 80014fa:	e015      	b.n	8001528 <lcdDrawChar+0x104>
				}
				else if (bg != color)
 80014fc:	8c3a      	ldrh	r2, [r7, #32]
 80014fe:	883b      	ldrh	r3, [r7, #0]
 8001500:	429a      	cmp	r2, r3
 8001502:	d011      	beq.n	8001528 <lcdDrawChar+0x104>
				{
					lcdDrawPixel(x + j + xP, y + i, bg);
 8001504:	7afb      	ldrb	r3, [r7, #11]
 8001506:	b29a      	uxth	r2, r3
 8001508:	88fb      	ldrh	r3, [r7, #6]
 800150a:	4413      	add	r3, r2
 800150c:	b29a      	uxth	r2, r3
 800150e:	7bfb      	ldrb	r3, [r7, #15]
 8001510:	b29b      	uxth	r3, r3
 8001512:	4413      	add	r3, r2
 8001514:	b298      	uxth	r0, r3
 8001516:	7bbb      	ldrb	r3, [r7, #14]
 8001518:	b29a      	uxth	r2, r3
 800151a:	88bb      	ldrh	r3, [r7, #4]
 800151c:	4413      	add	r3, r2
 800151e:	b29b      	uxth	r3, r3
 8001520:	8c3a      	ldrh	r2, [r7, #32]
 8001522:	4619      	mov	r1, r3
 8001524:	f7ff ff5a 	bl	80013dc <lcdDrawPixel>
				}
				line <<= 1;
 8001528:	7b7b      	ldrb	r3, [r7, #13]
 800152a:	005b      	lsls	r3, r3, #1
 800152c:	737b      	strb	r3, [r7, #13]
			for(uint8_t j = 0; j < 8; j++)
 800152e:	7afb      	ldrb	r3, [r7, #11]
 8001530:	3301      	adds	r3, #1
 8001532:	72fb      	strb	r3, [r7, #11]
 8001534:	7afb      	ldrb	r3, [r7, #11]
 8001536:	2b07      	cmp	r3, #7
 8001538:	d9c9      	bls.n	80014ce <lcdDrawChar+0xaa>
			}

			xP += 8;
 800153a:	7bfb      	ldrb	r3, [r7, #15]
 800153c:	3308      	adds	r3, #8
 800153e:	73fb      	strb	r3, [r7, #15]
		for(uint8_t k = 0; k < fontCoeff; k++)
 8001540:	7b3b      	ldrb	r3, [r7, #12]
 8001542:	3301      	adds	r3, #1
 8001544:	733b      	strb	r3, [r7, #12]
 8001546:	7b3a      	ldrb	r2, [r7, #12]
 8001548:	7abb      	ldrb	r3, [r7, #10]
 800154a:	429a      	cmp	r2, r3
 800154c:	d3a5      	bcc.n	800149a <lcdDrawChar+0x76>
		}

		xP = 0;
 800154e:	2300      	movs	r3, #0
 8001550:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i = 0; i < lcdFont.pFont->Height; i++)
 8001552:	7bbb      	ldrb	r3, [r7, #14]
 8001554:	3301      	adds	r3, #1
 8001556:	73bb      	strb	r3, [r7, #14]
 8001558:	7bbb      	ldrb	r3, [r7, #14]
 800155a:	b29a      	uxth	r2, r3
 800155c:	4b05      	ldr	r3, [pc, #20]	@ (8001574 <lcdDrawChar+0x150>)
 800155e:	689b      	ldr	r3, [r3, #8]
 8001560:	88db      	ldrh	r3, [r3, #6]
 8001562:	429a      	cmp	r2, r3
 8001564:	d396      	bcc.n	8001494 <lcdDrawChar+0x70>
 8001566:	e000      	b.n	800156a <lcdDrawChar+0x146>
		return;
 8001568:	bf00      	nop
	}
}
 800156a:	3714      	adds	r7, #20
 800156c:	46bd      	mov	sp, r7
 800156e:	bd90      	pop	{r4, r7, pc}
 8001570:	20000010 	.word	0x20000010
 8001574:	20000018 	.word	0x20000018

08001578 <lcdPrintf>:
 * \param
 *
 * \return void
 */
void lcdPrintf(const char *fmt, ...)
{
 8001578:	b40f      	push	{r0, r1, r2, r3}
 800157a:	b590      	push	{r4, r7, lr}
 800157c:	b085      	sub	sp, #20
 800157e:	af02      	add	r7, sp, #8
	static char buf[256];
	char *p;
	va_list lst;

	va_start(lst, fmt);
 8001580:	f107 031c 	add.w	r3, r7, #28
 8001584:	603b      	str	r3, [r7, #0]
	vsprintf(buf, fmt, lst);
 8001586:	683a      	ldr	r2, [r7, #0]
 8001588:	69b9      	ldr	r1, [r7, #24]
 800158a:	483d      	ldr	r0, [pc, #244]	@ (8001680 <lcdPrintf+0x108>)
 800158c:	f005 f8f0 	bl	8006770 <vsiprintf>
	va_end(lst);

	p = buf;
 8001590:	4b3b      	ldr	r3, [pc, #236]	@ (8001680 <lcdPrintf+0x108>)
 8001592:	607b      	str	r3, [r7, #4]
	while (*p)
 8001594:	e067      	b.n	8001666 <lcdPrintf+0xee>
	{
		if (*p == '\n')
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	781b      	ldrb	r3, [r3, #0]
 800159a:	2b0a      	cmp	r3, #10
 800159c:	d10c      	bne.n	80015b8 <lcdPrintf+0x40>
		{
			cursorXY.y += lcdFont.pFont->Height;
 800159e:	4b39      	ldr	r3, [pc, #228]	@ (8001684 <lcdPrintf+0x10c>)
 80015a0:	885a      	ldrh	r2, [r3, #2]
 80015a2:	4b39      	ldr	r3, [pc, #228]	@ (8001688 <lcdPrintf+0x110>)
 80015a4:	689b      	ldr	r3, [r3, #8]
 80015a6:	88db      	ldrh	r3, [r3, #6]
 80015a8:	4413      	add	r3, r2
 80015aa:	b29a      	uxth	r2, r3
 80015ac:	4b35      	ldr	r3, [pc, #212]	@ (8001684 <lcdPrintf+0x10c>)
 80015ae:	805a      	strh	r2, [r3, #2]
			cursorXY.x = 0;
 80015b0:	4b34      	ldr	r3, [pc, #208]	@ (8001684 <lcdPrintf+0x10c>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	801a      	strh	r2, [r3, #0]
 80015b6:	e04a      	b.n	800164e <lcdPrintf+0xd6>
		}
		else if (*p == '\r')
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	781b      	ldrb	r3, [r3, #0]
 80015bc:	2b0d      	cmp	r3, #13
 80015be:	d046      	beq.n	800164e <lcdPrintf+0xd6>
		{
			// skip em
		}
		else if (*p == '\t')
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	2b09      	cmp	r3, #9
 80015c6:	d10b      	bne.n	80015e0 <lcdPrintf+0x68>
		{
			cursorXY.x += lcdFont.pFont->Width * 4;
 80015c8:	4b2e      	ldr	r3, [pc, #184]	@ (8001684 <lcdPrintf+0x10c>)
 80015ca:	881a      	ldrh	r2, [r3, #0]
 80015cc:	4b2e      	ldr	r3, [pc, #184]	@ (8001688 <lcdPrintf+0x110>)
 80015ce:	689b      	ldr	r3, [r3, #8]
 80015d0:	889b      	ldrh	r3, [r3, #4]
 80015d2:	009b      	lsls	r3, r3, #2
 80015d4:	b29b      	uxth	r3, r3
 80015d6:	4413      	add	r3, r2
 80015d8:	b29a      	uxth	r2, r3
 80015da:	4b2a      	ldr	r3, [pc, #168]	@ (8001684 <lcdPrintf+0x10c>)
 80015dc:	801a      	strh	r2, [r3, #0]
 80015de:	e036      	b.n	800164e <lcdPrintf+0xd6>
		}
		else
		{
			lcdDrawChar(cursorXY.x, cursorXY.y, *p, lcdFont.TextColor, lcdFont.BackColor);
 80015e0:	4b28      	ldr	r3, [pc, #160]	@ (8001684 <lcdPrintf+0x10c>)
 80015e2:	881b      	ldrh	r3, [r3, #0]
 80015e4:	b218      	sxth	r0, r3
 80015e6:	4b27      	ldr	r3, [pc, #156]	@ (8001684 <lcdPrintf+0x10c>)
 80015e8:	885b      	ldrh	r3, [r3, #2]
 80015ea:	b219      	sxth	r1, r3
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	781a      	ldrb	r2, [r3, #0]
 80015f0:	4b25      	ldr	r3, [pc, #148]	@ (8001688 <lcdPrintf+0x110>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	b29c      	uxth	r4, r3
 80015f6:	4b24      	ldr	r3, [pc, #144]	@ (8001688 <lcdPrintf+0x110>)
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	b29b      	uxth	r3, r3
 80015fc:	9300      	str	r3, [sp, #0]
 80015fe:	4623      	mov	r3, r4
 8001600:	f7ff ff10 	bl	8001424 <lcdDrawChar>
			cursorXY.x += lcdFont.pFont->Width;
 8001604:	4b1f      	ldr	r3, [pc, #124]	@ (8001684 <lcdPrintf+0x10c>)
 8001606:	881a      	ldrh	r2, [r3, #0]
 8001608:	4b1f      	ldr	r3, [pc, #124]	@ (8001688 <lcdPrintf+0x110>)
 800160a:	689b      	ldr	r3, [r3, #8]
 800160c:	889b      	ldrh	r3, [r3, #4]
 800160e:	4413      	add	r3, r2
 8001610:	b29a      	uxth	r2, r3
 8001612:	4b1c      	ldr	r3, [pc, #112]	@ (8001684 <lcdPrintf+0x10c>)
 8001614:	801a      	strh	r2, [r3, #0]
			if (lcdFont.TextWrap && (cursorXY.x > (lcdProperties.width - lcdFont.pFont->Width)))
 8001616:	4b1c      	ldr	r3, [pc, #112]	@ (8001688 <lcdPrintf+0x110>)
 8001618:	7b1b      	ldrb	r3, [r3, #12]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d017      	beq.n	800164e <lcdPrintf+0xd6>
 800161e:	4b19      	ldr	r3, [pc, #100]	@ (8001684 <lcdPrintf+0x10c>)
 8001620:	881b      	ldrh	r3, [r3, #0]
 8001622:	461a      	mov	r2, r3
 8001624:	4b19      	ldr	r3, [pc, #100]	@ (800168c <lcdPrintf+0x114>)
 8001626:	881b      	ldrh	r3, [r3, #0]
 8001628:	4619      	mov	r1, r3
 800162a:	4b17      	ldr	r3, [pc, #92]	@ (8001688 <lcdPrintf+0x110>)
 800162c:	689b      	ldr	r3, [r3, #8]
 800162e:	889b      	ldrh	r3, [r3, #4]
 8001630:	1acb      	subs	r3, r1, r3
 8001632:	429a      	cmp	r2, r3
 8001634:	dd0b      	ble.n	800164e <lcdPrintf+0xd6>
			{
				cursorXY.y += lcdFont.pFont->Height;
 8001636:	4b13      	ldr	r3, [pc, #76]	@ (8001684 <lcdPrintf+0x10c>)
 8001638:	885a      	ldrh	r2, [r3, #2]
 800163a:	4b13      	ldr	r3, [pc, #76]	@ (8001688 <lcdPrintf+0x110>)
 800163c:	689b      	ldr	r3, [r3, #8]
 800163e:	88db      	ldrh	r3, [r3, #6]
 8001640:	4413      	add	r3, r2
 8001642:	b29a      	uxth	r2, r3
 8001644:	4b0f      	ldr	r3, [pc, #60]	@ (8001684 <lcdPrintf+0x10c>)
 8001646:	805a      	strh	r2, [r3, #2]
				cursorXY.x = 0;
 8001648:	4b0e      	ldr	r3, [pc, #56]	@ (8001684 <lcdPrintf+0x10c>)
 800164a:	2200      	movs	r2, #0
 800164c:	801a      	strh	r2, [r3, #0]
			}
		}
		p++;
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	3301      	adds	r3, #1
 8001652:	607b      	str	r3, [r7, #4]

		if (cursorXY.y >= lcdProperties.height)
 8001654:	4b0b      	ldr	r3, [pc, #44]	@ (8001684 <lcdPrintf+0x10c>)
 8001656:	885a      	ldrh	r2, [r3, #2]
 8001658:	4b0c      	ldr	r3, [pc, #48]	@ (800168c <lcdPrintf+0x114>)
 800165a:	885b      	ldrh	r3, [r3, #2]
 800165c:	429a      	cmp	r2, r3
 800165e:	d302      	bcc.n	8001666 <lcdPrintf+0xee>
		{
			cursorXY.y = 0;
 8001660:	4b08      	ldr	r3, [pc, #32]	@ (8001684 <lcdPrintf+0x10c>)
 8001662:	2200      	movs	r2, #0
 8001664:	805a      	strh	r2, [r3, #2]
	while (*p)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	781b      	ldrb	r3, [r3, #0]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d193      	bne.n	8001596 <lcdPrintf+0x1e>
		}
	}
}
 800166e:	bf00      	nop
 8001670:	bf00      	nop
 8001672:	370c      	adds	r7, #12
 8001674:	46bd      	mov	sp, r7
 8001676:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 800167a:	b004      	add	sp, #16
 800167c:	4770      	bx	lr
 800167e:	bf00      	nop
 8001680:	200000a8 	.word	0x200000a8
 8001684:	200000a0 	.word	0x200000a0
 8001688:	20000018 	.word	0x20000018
 800168c:	20000010 	.word	0x20000010

08001690 <lcdSetTextFont>:
 * \param font pointer font
 *
 * \return void
 */
void lcdSetTextFont(sFONT* font)
{
 8001690:	b480      	push	{r7}
 8001692:	b083      	sub	sp, #12
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
	lcdFont.pFont = font;
 8001698:	4a04      	ldr	r2, [pc, #16]	@ (80016ac <lcdSetTextFont+0x1c>)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	6093      	str	r3, [r2, #8]
}
 800169e:	bf00      	nop
 80016a0:	370c      	adds	r7, #12
 80016a2:	46bd      	mov	sp, r7
 80016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a8:	4770      	bx	lr
 80016aa:	bf00      	nop
 80016ac:	20000018 	.word	0x20000018

080016b0 <lcdSetTextColor>:
 * \param b		Background color
 *
 * \return void
 */
void lcdSetTextColor(uint16_t c, uint16_t b)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b083      	sub	sp, #12
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	4603      	mov	r3, r0
 80016b8:	460a      	mov	r2, r1
 80016ba:	80fb      	strh	r3, [r7, #6]
 80016bc:	4613      	mov	r3, r2
 80016be:	80bb      	strh	r3, [r7, #4]
	lcdFont.TextColor = c;
 80016c0:	88fb      	ldrh	r3, [r7, #6]
 80016c2:	4a05      	ldr	r2, [pc, #20]	@ (80016d8 <lcdSetTextColor+0x28>)
 80016c4:	6013      	str	r3, [r2, #0]
	lcdFont.BackColor = b;
 80016c6:	88bb      	ldrh	r3, [r7, #4]
 80016c8:	4a03      	ldr	r2, [pc, #12]	@ (80016d8 <lcdSetTextColor+0x28>)
 80016ca:	6053      	str	r3, [r2, #4]
}
 80016cc:	bf00      	nop
 80016ce:	370c      	adds	r7, #12
 80016d0:	46bd      	mov	sp, r7
 80016d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d6:	4770      	bx	lr
 80016d8:	20000018 	.word	0x20000018

080016dc <lcdSetOrientation>:
{
	lcdFont.TextWrap = w;
}

void lcdSetOrientation(lcdOrientationTypeDef value)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	4603      	mov	r3, r0
 80016e4:	71fb      	strb	r3, [r7, #7]
	lcdProperties.orientation = value;
 80016e6:	4a2d      	ldr	r2, [pc, #180]	@ (800179c <lcdSetOrientation+0xc0>)
 80016e8:	79fb      	ldrb	r3, [r7, #7]
 80016ea:	7113      	strb	r3, [r2, #4]
	lcdWriteCommand(ILI9341_MEMCONTROL);
 80016ec:	2036      	movs	r0, #54	@ 0x36
 80016ee:	f000 f8cf 	bl	8001890 <lcdWriteCommand>

	switch (lcdProperties.orientation)
 80016f2:	4b2a      	ldr	r3, [pc, #168]	@ (800179c <lcdSetOrientation+0xc0>)
 80016f4:	791b      	ldrb	r3, [r3, #4]
 80016f6:	2b03      	cmp	r3, #3
 80016f8:	d83e      	bhi.n	8001778 <lcdSetOrientation+0x9c>
 80016fa:	a201      	add	r2, pc, #4	@ (adr r2, 8001700 <lcdSetOrientation+0x24>)
 80016fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001700:	08001711 	.word	0x08001711
 8001704:	08001745 	.word	0x08001745
 8001708:	0800172b 	.word	0x0800172b
 800170c:	0800175f 	.word	0x0800175f
	{
		case LCD_ORIENTATION_PORTRAIT:
			lcdWriteData(lcdPortraitConfig);
 8001710:	4b23      	ldr	r3, [pc, #140]	@ (80017a0 <lcdSetOrientation+0xc4>)
 8001712:	781b      	ldrb	r3, [r3, #0]
 8001714:	4618      	mov	r0, r3
 8001716:	f000 f8cb 	bl	80018b0 <lcdWriteData>
			lcdProperties.width = ILI9341_PIXEL_WIDTH;
 800171a:	4b20      	ldr	r3, [pc, #128]	@ (800179c <lcdSetOrientation+0xc0>)
 800171c:	22f0      	movs	r2, #240	@ 0xf0
 800171e:	801a      	strh	r2, [r3, #0]
			lcdProperties.height = ILI9341_PIXEL_HEIGHT;
 8001720:	4b1e      	ldr	r3, [pc, #120]	@ (800179c <lcdSetOrientation+0xc0>)
 8001722:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001726:	805a      	strh	r2, [r3, #2]
			break;
 8001728:	e027      	b.n	800177a <lcdSetOrientation+0x9e>
		case LCD_ORIENTATION_PORTRAIT_MIRROR:
			lcdWriteData(lcdPortraitMirrorConfig);
 800172a:	4b1e      	ldr	r3, [pc, #120]	@ (80017a4 <lcdSetOrientation+0xc8>)
 800172c:	781b      	ldrb	r3, [r3, #0]
 800172e:	4618      	mov	r0, r3
 8001730:	f000 f8be 	bl	80018b0 <lcdWriteData>
			lcdProperties.width = ILI9341_PIXEL_WIDTH;
 8001734:	4b19      	ldr	r3, [pc, #100]	@ (800179c <lcdSetOrientation+0xc0>)
 8001736:	22f0      	movs	r2, #240	@ 0xf0
 8001738:	801a      	strh	r2, [r3, #0]
			lcdProperties.height = ILI9341_PIXEL_HEIGHT;
 800173a:	4b18      	ldr	r3, [pc, #96]	@ (800179c <lcdSetOrientation+0xc0>)
 800173c:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001740:	805a      	strh	r2, [r3, #2]
			break;
 8001742:	e01a      	b.n	800177a <lcdSetOrientation+0x9e>
		case LCD_ORIENTATION_LANDSCAPE:
			lcdWriteData(lcdLandscapeConfig);
 8001744:	4b18      	ldr	r3, [pc, #96]	@ (80017a8 <lcdSetOrientation+0xcc>)
 8001746:	781b      	ldrb	r3, [r3, #0]
 8001748:	4618      	mov	r0, r3
 800174a:	f000 f8b1 	bl	80018b0 <lcdWriteData>
			lcdProperties.width = ILI9341_PIXEL_HEIGHT;
 800174e:	4b13      	ldr	r3, [pc, #76]	@ (800179c <lcdSetOrientation+0xc0>)
 8001750:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001754:	801a      	strh	r2, [r3, #0]
			lcdProperties.height = ILI9341_PIXEL_WIDTH;
 8001756:	4b11      	ldr	r3, [pc, #68]	@ (800179c <lcdSetOrientation+0xc0>)
 8001758:	22f0      	movs	r2, #240	@ 0xf0
 800175a:	805a      	strh	r2, [r3, #2]
			break;
 800175c:	e00d      	b.n	800177a <lcdSetOrientation+0x9e>
		case LCD_ORIENTATION_LANDSCAPE_MIRROR:
			lcdWriteData(lcdLandscapeMirrorConfig);
 800175e:	4b13      	ldr	r3, [pc, #76]	@ (80017ac <lcdSetOrientation+0xd0>)
 8001760:	781b      	ldrb	r3, [r3, #0]
 8001762:	4618      	mov	r0, r3
 8001764:	f000 f8a4 	bl	80018b0 <lcdWriteData>
			lcdProperties.width = ILI9341_PIXEL_HEIGHT;
 8001768:	4b0c      	ldr	r3, [pc, #48]	@ (800179c <lcdSetOrientation+0xc0>)
 800176a:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800176e:	801a      	strh	r2, [r3, #0]
			lcdProperties.height = ILI9341_PIXEL_WIDTH;
 8001770:	4b0a      	ldr	r3, [pc, #40]	@ (800179c <lcdSetOrientation+0xc0>)
 8001772:	22f0      	movs	r2, #240	@ 0xf0
 8001774:	805a      	strh	r2, [r3, #2]
			break;
 8001776:	e000      	b.n	800177a <lcdSetOrientation+0x9e>
		default:
			break;
 8001778:	bf00      	nop
	}

	//lcdWriteCommand(ILI9341_MEMORYWRITE);
	lcdSetWindow(0, 0, lcdProperties.width - 1, lcdProperties.height - 1);
 800177a:	4b08      	ldr	r3, [pc, #32]	@ (800179c <lcdSetOrientation+0xc0>)
 800177c:	881b      	ldrh	r3, [r3, #0]
 800177e:	3b01      	subs	r3, #1
 8001780:	b29a      	uxth	r2, r3
 8001782:	4b06      	ldr	r3, [pc, #24]	@ (800179c <lcdSetOrientation+0xc0>)
 8001784:	885b      	ldrh	r3, [r3, #2]
 8001786:	3b01      	subs	r3, #1
 8001788:	b29b      	uxth	r3, r3
 800178a:	2100      	movs	r1, #0
 800178c:	2000      	movs	r0, #0
 800178e:	f000 f829 	bl	80017e4 <lcdSetWindow>
}
 8001792:	bf00      	nop
 8001794:	3708      	adds	r7, #8
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	20000010 	.word	0x20000010
 80017a0:	200000a4 	.word	0x200000a4
 80017a4:	200000a6 	.word	0x200000a6
 80017a8:	200000a5 	.word	0x200000a5
 80017ac:	200000a7 	.word	0x200000a7

080017b0 <lcdSetCursor>:

void lcdSetCursor(unsigned short x, unsigned short y)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	4603      	mov	r3, r0
 80017b8:	460a      	mov	r2, r1
 80017ba:	80fb      	strh	r3, [r7, #6]
 80017bc:	4613      	mov	r3, r2
 80017be:	80bb      	strh	r3, [r7, #4]
	cursorXY.x = x;
 80017c0:	4a07      	ldr	r2, [pc, #28]	@ (80017e0 <lcdSetCursor+0x30>)
 80017c2:	88fb      	ldrh	r3, [r7, #6]
 80017c4:	8013      	strh	r3, [r2, #0]
	cursorXY.y = y;
 80017c6:	4a06      	ldr	r2, [pc, #24]	@ (80017e0 <lcdSetCursor+0x30>)
 80017c8:	88bb      	ldrh	r3, [r7, #4]
 80017ca:	8053      	strh	r3, [r2, #2]
	lcdSetWindow(x, y, x, y);
 80017cc:	88bb      	ldrh	r3, [r7, #4]
 80017ce:	88fa      	ldrh	r2, [r7, #6]
 80017d0:	88b9      	ldrh	r1, [r7, #4]
 80017d2:	88f8      	ldrh	r0, [r7, #6]
 80017d4:	f000 f806 	bl	80017e4 <lcdSetWindow>
}
 80017d8:	bf00      	nop
 80017da:	3708      	adds	r7, #8
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	200000a0 	.word	0x200000a0

080017e4 <lcdSetWindow>:
 * \param y1         Rigth bottom window y-coordinate
 *
 * \return void
 */
void lcdSetWindow(unsigned short x0, unsigned short y0, unsigned short x1, unsigned short y1)
{
 80017e4:	b590      	push	{r4, r7, lr}
 80017e6:	b083      	sub	sp, #12
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	4604      	mov	r4, r0
 80017ec:	4608      	mov	r0, r1
 80017ee:	4611      	mov	r1, r2
 80017f0:	461a      	mov	r2, r3
 80017f2:	4623      	mov	r3, r4
 80017f4:	80fb      	strh	r3, [r7, #6]
 80017f6:	4603      	mov	r3, r0
 80017f8:	80bb      	strh	r3, [r7, #4]
 80017fa:	460b      	mov	r3, r1
 80017fc:	807b      	strh	r3, [r7, #2]
 80017fe:	4613      	mov	r3, r2
 8001800:	803b      	strh	r3, [r7, #0]
  lcdWriteCommand(ILI9341_COLADDRSET);
 8001802:	202a      	movs	r0, #42	@ 0x2a
 8001804:	f000 f844 	bl	8001890 <lcdWriteCommand>
  lcdWriteData((x0 >> 8) & 0xFF);
 8001808:	88fb      	ldrh	r3, [r7, #6]
 800180a:	0a1b      	lsrs	r3, r3, #8
 800180c:	b29b      	uxth	r3, r3
 800180e:	4618      	mov	r0, r3
 8001810:	f000 f84e 	bl	80018b0 <lcdWriteData>
  lcdWriteData(x0 & 0xFF);
 8001814:	88fb      	ldrh	r3, [r7, #6]
 8001816:	b2db      	uxtb	r3, r3
 8001818:	b29b      	uxth	r3, r3
 800181a:	4618      	mov	r0, r3
 800181c:	f000 f848 	bl	80018b0 <lcdWriteData>
  lcdWriteData((x1 >> 8) & 0xFF);
 8001820:	887b      	ldrh	r3, [r7, #2]
 8001822:	0a1b      	lsrs	r3, r3, #8
 8001824:	b29b      	uxth	r3, r3
 8001826:	4618      	mov	r0, r3
 8001828:	f000 f842 	bl	80018b0 <lcdWriteData>
  lcdWriteData(x1 & 0xFF);
 800182c:	887b      	ldrh	r3, [r7, #2]
 800182e:	b2db      	uxtb	r3, r3
 8001830:	b29b      	uxth	r3, r3
 8001832:	4618      	mov	r0, r3
 8001834:	f000 f83c 	bl	80018b0 <lcdWriteData>
  lcdWriteCommand(ILI9341_PAGEADDRSET);
 8001838:	202b      	movs	r0, #43	@ 0x2b
 800183a:	f000 f829 	bl	8001890 <lcdWriteCommand>
  lcdWriteData((y0 >> 8) & 0xFF);
 800183e:	88bb      	ldrh	r3, [r7, #4]
 8001840:	0a1b      	lsrs	r3, r3, #8
 8001842:	b29b      	uxth	r3, r3
 8001844:	4618      	mov	r0, r3
 8001846:	f000 f833 	bl	80018b0 <lcdWriteData>
  lcdWriteData(y0 & 0xFF);
 800184a:	88bb      	ldrh	r3, [r7, #4]
 800184c:	b2db      	uxtb	r3, r3
 800184e:	b29b      	uxth	r3, r3
 8001850:	4618      	mov	r0, r3
 8001852:	f000 f82d 	bl	80018b0 <lcdWriteData>
  lcdWriteData((y1 >> 8) & 0xFF);
 8001856:	883b      	ldrh	r3, [r7, #0]
 8001858:	0a1b      	lsrs	r3, r3, #8
 800185a:	b29b      	uxth	r3, r3
 800185c:	4618      	mov	r0, r3
 800185e:	f000 f827 	bl	80018b0 <lcdWriteData>
  lcdWriteData(y1 & 0xFF);
 8001862:	883b      	ldrh	r3, [r7, #0]
 8001864:	b2db      	uxtb	r3, r3
 8001866:	b29b      	uxth	r3, r3
 8001868:	4618      	mov	r0, r3
 800186a:	f000 f821 	bl	80018b0 <lcdWriteData>
  lcdWriteCommand(ILI9341_MEMORYWRITE);
 800186e:	202c      	movs	r0, #44	@ 0x2c
 8001870:	f000 f80e 	bl	8001890 <lcdWriteCommand>
}
 8001874:	bf00      	nop
 8001876:	370c      	adds	r7, #12
 8001878:	46bd      	mov	sp, r7
 800187a:	bd90      	pop	{r4, r7, pc}

0800187c <lcdReset>:
  }
  while (i < dataLength);
}

static void lcdReset(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0
	lcdWriteCommand(ILI9341_SOFTRESET);
 8001880:	2001      	movs	r0, #1
 8001882:	f000 f805 	bl	8001890 <lcdWriteCommand>
	HAL_Delay(50);
 8001886:	2032      	movs	r0, #50	@ 0x32
 8001888:	f001 f9b2 	bl	8002bf0 <HAL_Delay>
}
 800188c:	bf00      	nop
 800188e:	bd80      	pop	{r7, pc}

08001890 <lcdWriteCommand>:

// Write an 8 bit command to the IC driver
static void lcdWriteCommand(unsigned char command)
{
 8001890:	b480      	push	{r7}
 8001892:	b083      	sub	sp, #12
 8001894:	af00      	add	r7, sp, #0
 8001896:	4603      	mov	r3, r0
 8001898:	71fb      	strb	r3, [r7, #7]
	LCD_CmdWrite(command);
 800189a:	f04f 43c0 	mov.w	r3, #1610612736	@ 0x60000000
 800189e:	79fa      	ldrb	r2, [r7, #7]
 80018a0:	b292      	uxth	r2, r2
 80018a2:	801a      	strh	r2, [r3, #0]
}
 80018a4:	bf00      	nop
 80018a6:	370c      	adds	r7, #12
 80018a8:	46bd      	mov	sp, r7
 80018aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ae:	4770      	bx	lr

080018b0 <lcdWriteData>:

// Write an 16 bit data word to the IC driver
static void lcdWriteData(unsigned short data)
{
 80018b0:	b480      	push	{r7}
 80018b2:	b083      	sub	sp, #12
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	4603      	mov	r3, r0
 80018b8:	80fb      	strh	r3, [r7, #6]
	LCD_DataWrite(data);
 80018ba:	4a04      	ldr	r2, [pc, #16]	@ (80018cc <lcdWriteData+0x1c>)
 80018bc:	88fb      	ldrh	r3, [r7, #6]
 80018be:	8013      	strh	r3, [r2, #0]
}
 80018c0:	bf00      	nop
 80018c2:	370c      	adds	r7, #12
 80018c4:	46bd      	mov	sp, r7
 80018c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ca:	4770      	bx	lr
 80018cc:	60080000 	.word	0x60080000

080018d0 <lcdBuildMemoryAccessControlConfig>:
                        bool columnAddressOrder,
                        bool rowColumnExchange,
                        bool verticalRefreshOrder,
                        bool colorOrder,
                        bool horizontalRefreshOrder)
{
 80018d0:	b490      	push	{r4, r7}
 80018d2:	b084      	sub	sp, #16
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	4604      	mov	r4, r0
 80018d8:	4608      	mov	r0, r1
 80018da:	4611      	mov	r1, r2
 80018dc:	461a      	mov	r2, r3
 80018de:	4623      	mov	r3, r4
 80018e0:	71fb      	strb	r3, [r7, #7]
 80018e2:	4603      	mov	r3, r0
 80018e4:	71bb      	strb	r3, [r7, #6]
 80018e6:	460b      	mov	r3, r1
 80018e8:	717b      	strb	r3, [r7, #5]
 80018ea:	4613      	mov	r3, r2
 80018ec:	713b      	strb	r3, [r7, #4]
  unsigned char value 				= 0;
 80018ee:	2300      	movs	r3, #0
 80018f0:	73fb      	strb	r3, [r7, #15]
  if(horizontalRefreshOrder) value 	|= ILI9341_MADCTL_MH;
 80018f2:	7f3b      	ldrb	r3, [r7, #28]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d003      	beq.n	8001900 <lcdBuildMemoryAccessControlConfig+0x30>
 80018f8:	7bfb      	ldrb	r3, [r7, #15]
 80018fa:	f043 0304 	orr.w	r3, r3, #4
 80018fe:	73fb      	strb	r3, [r7, #15]
  if(colorOrder) value 				|= ILI9341_MADCTL_BGR;
 8001900:	7e3b      	ldrb	r3, [r7, #24]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d003      	beq.n	800190e <lcdBuildMemoryAccessControlConfig+0x3e>
 8001906:	7bfb      	ldrb	r3, [r7, #15]
 8001908:	f043 0308 	orr.w	r3, r3, #8
 800190c:	73fb      	strb	r3, [r7, #15]
  if(verticalRefreshOrder) value 	|= ILI9341_MADCTL_ML;
 800190e:	793b      	ldrb	r3, [r7, #4]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d003      	beq.n	800191c <lcdBuildMemoryAccessControlConfig+0x4c>
 8001914:	7bfb      	ldrb	r3, [r7, #15]
 8001916:	f043 0310 	orr.w	r3, r3, #16
 800191a:	73fb      	strb	r3, [r7, #15]
  if(rowColumnExchange) value 		|= ILI9341_MADCTL_MV;
 800191c:	797b      	ldrb	r3, [r7, #5]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d003      	beq.n	800192a <lcdBuildMemoryAccessControlConfig+0x5a>
 8001922:	7bfb      	ldrb	r3, [r7, #15]
 8001924:	f043 0320 	orr.w	r3, r3, #32
 8001928:	73fb      	strb	r3, [r7, #15]
  if(columnAddressOrder) value 		|= ILI9341_MADCTL_MX;
 800192a:	79bb      	ldrb	r3, [r7, #6]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d003      	beq.n	8001938 <lcdBuildMemoryAccessControlConfig+0x68>
 8001930:	7bfb      	ldrb	r3, [r7, #15]
 8001932:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001936:	73fb      	strb	r3, [r7, #15]
  if(rowAddressOrder) value 		|= ILI9341_MADCTL_MY;
 8001938:	79fb      	ldrb	r3, [r7, #7]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d003      	beq.n	8001946 <lcdBuildMemoryAccessControlConfig+0x76>
 800193e:	7bfb      	ldrb	r3, [r7, #15]
 8001940:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001944:	73fb      	strb	r3, [r7, #15]
  return value;
 8001946:	7bfb      	ldrb	r3, [r7, #15]
}
 8001948:	4618      	mov	r0, r3
 800194a:	3710      	adds	r7, #16
 800194c:	46bd      	mov	sp, r7
 800194e:	bc90      	pop	{r4, r7}
 8001950:	4770      	bx	lr
	...

08001954 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b082      	sub	sp, #8
 8001958:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800195a:	f001 f8d7 	bl	8002b0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800195e:	f000 f84d 	bl	80019fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001962:	f000 f9e3 	bl	8001d2c <MX_GPIO_Init>
  MX_FSMC_Init();
 8001966:	f000 fa8f 	bl	8001e88 <MX_FSMC_Init>
  MX_USART1_UART_Init();
 800196a:	f000 f9b5 	bl	8001cd8 <MX_USART1_UART_Init>
  MX_SPI2_Init();
 800196e:	f000 f92f 	bl	8001bd0 <MX_SPI2_Init>
  MX_TIM2_Init();
 8001972:	f000 f963 	bl	8001c3c <MX_TIM2_Init>
  MX_I2C1_Init();
 8001976:	f000 f8fd 	bl	8001b74 <MX_I2C1_Init>
  MX_ADC1_Init();
 800197a:	f000 f8a9 	bl	8001ad0 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  //-----------------------------

  LCD_BL_ON();
 800197e:	2201      	movs	r2, #1
 8001980:	2102      	movs	r1, #2
 8001982:	481a      	ldr	r0, [pc, #104]	@ (80019ec <main+0x98>)
 8001984:	f002 f81e 	bl	80039c4 <HAL_GPIO_WritePin>
  HAL_TIM_Base_Start_IT(&htim2);
 8001988:	4819      	ldr	r0, [pc, #100]	@ (80019f0 <main+0x9c>)
 800198a:	f003 fdff 	bl	800558c <HAL_TIM_Base_Start_IT>
  TouchCalibrate();
 800198e:	f001 f865 	bl	8002a5c <TouchCalibrate>

  lcdInit();
 8001992:	f7ff fb85 	bl	80010a0 <lcdInit>
  int i = 2;
 8001996:	2302      	movs	r3, #2
 8001998:	607b      	str	r3, [r7, #4]

  lcdSetOrientation(i%4);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	425a      	negs	r2, r3
 800199e:	f003 0303 	and.w	r3, r3, #3
 80019a2:	f002 0203 	and.w	r2, r2, #3
 80019a6:	bf58      	it	pl
 80019a8:	4253      	negpl	r3, r2
 80019aa:	b2db      	uxtb	r3, r3
 80019ac:	4618      	mov	r0, r3
 80019ae:	f7ff fe95 	bl	80016dc <lcdSetOrientation>
  lcdFillRGB(COLOR_BLUE);
 80019b2:	201f      	movs	r0, #31
 80019b4:	f7ff fce8 	bl	8001388 <lcdFillRGB>
//	  lcdSetCursor(5, 5);
//      lcdPrintf("MAX30100 not found\n");
//      HAL_Delay(3000);
//  }

  MAX30100_Init(&hi2c1, &huart1);
 80019b8:	490e      	ldr	r1, [pc, #56]	@ (80019f4 <main+0xa0>)
 80019ba:	480f      	ldr	r0, [pc, #60]	@ (80019f8 <main+0xa4>)
 80019bc:	f000 fb36 	bl	800202c <MAX30100_Init>
  MAX30100_SetSpO2SampleRate(MAX30100_SPO2SR_DEFAULT);
 80019c0:	2001      	movs	r0, #1
 80019c2:	f000 fc69 	bl	8002298 <MAX30100_SetSpO2SampleRate>
  MAX30100_SetLEDPulseWidth(MAX30100_LEDPW_DEFAULT);
 80019c6:	2003      	movs	r0, #3
 80019c8:	f000 fc88 	bl	80022dc <MAX30100_SetLEDPulseWidth>
  MAX30100_SetLEDCurrent(MAX30100_LEDCURRENT_DEFAULT, MAX30100_LEDCURRENT_DEFAULT);
 80019cc:	210f      	movs	r1, #15
 80019ce:	200f      	movs	r0, #15
 80019d0:	f000 fca4 	bl	800231c <MAX30100_SetLEDCurrent>
  MAX30100_SetMode(MAX30100_SPO2_MODE);
 80019d4:	2003      	movs	r0, #3
 80019d6:	f000 fc13 	bl	8002200 <MAX30100_SetMode>
  while (1)
  {

	  //RunProgram();
//	  Max30100();
	  AD8232_ReadData();
 80019da:	f000 fad9 	bl	8001f90 <AD8232_ReadData>
	  HAL_Delay(1000);
 80019de:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80019e2:	f001 f905 	bl	8002bf0 <HAL_Delay>
	  AD8232_ReadData();
 80019e6:	bf00      	nop
 80019e8:	e7f7      	b.n	80019da <main+0x86>
 80019ea:	bf00      	nop
 80019ec:	40020400 	.word	0x40020400
 80019f0:	2000029c 	.word	0x2000029c
 80019f4:	200002e4 	.word	0x200002e4
 80019f8:	200001f0 	.word	0x200001f0

080019fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b094      	sub	sp, #80	@ 0x50
 8001a00:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a02:	f107 0320 	add.w	r3, r7, #32
 8001a06:	2230      	movs	r2, #48	@ 0x30
 8001a08:	2100      	movs	r1, #0
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f004 feba 	bl	8006784 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a10:	f107 030c 	add.w	r3, r7, #12
 8001a14:	2200      	movs	r2, #0
 8001a16:	601a      	str	r2, [r3, #0]
 8001a18:	605a      	str	r2, [r3, #4]
 8001a1a:	609a      	str	r2, [r3, #8]
 8001a1c:	60da      	str	r2, [r3, #12]
 8001a1e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a20:	2300      	movs	r3, #0
 8001a22:	60bb      	str	r3, [r7, #8]
 8001a24:	4b28      	ldr	r3, [pc, #160]	@ (8001ac8 <SystemClock_Config+0xcc>)
 8001a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a28:	4a27      	ldr	r2, [pc, #156]	@ (8001ac8 <SystemClock_Config+0xcc>)
 8001a2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a2e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a30:	4b25      	ldr	r3, [pc, #148]	@ (8001ac8 <SystemClock_Config+0xcc>)
 8001a32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a38:	60bb      	str	r3, [r7, #8]
 8001a3a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	607b      	str	r3, [r7, #4]
 8001a40:	4b22      	ldr	r3, [pc, #136]	@ (8001acc <SystemClock_Config+0xd0>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4a21      	ldr	r2, [pc, #132]	@ (8001acc <SystemClock_Config+0xd0>)
 8001a46:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a4a:	6013      	str	r3, [r2, #0]
 8001a4c:	4b1f      	ldr	r3, [pc, #124]	@ (8001acc <SystemClock_Config+0xd0>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a54:	607b      	str	r3, [r7, #4]
 8001a56:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a58:	2301      	movs	r3, #1
 8001a5a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a5c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001a60:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a62:	2302      	movs	r3, #2
 8001a64:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a66:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001a6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001a6c:	2304      	movs	r3, #4
 8001a6e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001a70:	23a8      	movs	r3, #168	@ 0xa8
 8001a72:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a74:	2302      	movs	r3, #2
 8001a76:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001a78:	2304      	movs	r3, #4
 8001a7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a7c:	f107 0320 	add.w	r3, r7, #32
 8001a80:	4618      	mov	r0, r3
 8001a82:	f002 ffcb 	bl	8004a1c <HAL_RCC_OscConfig>
 8001a86:	4603      	mov	r3, r0
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d001      	beq.n	8001a90 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001a8c:	f000 fac8 	bl	8002020 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a90:	230f      	movs	r3, #15
 8001a92:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a94:	2302      	movs	r3, #2
 8001a96:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001a9c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001aa0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001aa2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001aa6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001aa8:	f107 030c 	add.w	r3, r7, #12
 8001aac:	2105      	movs	r1, #5
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f003 fa2c 	bl	8004f0c <HAL_RCC_ClockConfig>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d001      	beq.n	8001abe <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001aba:	f000 fab1 	bl	8002020 <Error_Handler>
  }
}
 8001abe:	bf00      	nop
 8001ac0:	3750      	adds	r7, #80	@ 0x50
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	40023800 	.word	0x40023800
 8001acc:	40007000 	.word	0x40007000

08001ad0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b084      	sub	sp, #16
 8001ad4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001ad6:	463b      	mov	r3, r7
 8001ad8:	2200      	movs	r2, #0
 8001ada:	601a      	str	r2, [r3, #0]
 8001adc:	605a      	str	r2, [r3, #4]
 8001ade:	609a      	str	r2, [r3, #8]
 8001ae0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001ae2:	4b21      	ldr	r3, [pc, #132]	@ (8001b68 <MX_ADC1_Init+0x98>)
 8001ae4:	4a21      	ldr	r2, [pc, #132]	@ (8001b6c <MX_ADC1_Init+0x9c>)
 8001ae6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001ae8:	4b1f      	ldr	r3, [pc, #124]	@ (8001b68 <MX_ADC1_Init+0x98>)
 8001aea:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001aee:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001af0:	4b1d      	ldr	r3, [pc, #116]	@ (8001b68 <MX_ADC1_Init+0x98>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001af6:	4b1c      	ldr	r3, [pc, #112]	@ (8001b68 <MX_ADC1_Init+0x98>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001afc:	4b1a      	ldr	r3, [pc, #104]	@ (8001b68 <MX_ADC1_Init+0x98>)
 8001afe:	2201      	movs	r2, #1
 8001b00:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001b02:	4b19      	ldr	r3, [pc, #100]	@ (8001b68 <MX_ADC1_Init+0x98>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001b0a:	4b17      	ldr	r3, [pc, #92]	@ (8001b68 <MX_ADC1_Init+0x98>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b10:	4b15      	ldr	r3, [pc, #84]	@ (8001b68 <MX_ADC1_Init+0x98>)
 8001b12:	4a17      	ldr	r2, [pc, #92]	@ (8001b70 <MX_ADC1_Init+0xa0>)
 8001b14:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b16:	4b14      	ldr	r3, [pc, #80]	@ (8001b68 <MX_ADC1_Init+0x98>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001b1c:	4b12      	ldr	r3, [pc, #72]	@ (8001b68 <MX_ADC1_Init+0x98>)
 8001b1e:	2201      	movs	r2, #1
 8001b20:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001b22:	4b11      	ldr	r3, [pc, #68]	@ (8001b68 <MX_ADC1_Init+0x98>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001b2a:	4b0f      	ldr	r3, [pc, #60]	@ (8001b68 <MX_ADC1_Init+0x98>)
 8001b2c:	2201      	movs	r2, #1
 8001b2e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001b30:	480d      	ldr	r0, [pc, #52]	@ (8001b68 <MX_ADC1_Init+0x98>)
 8001b32:	f001 f881 	bl	8002c38 <HAL_ADC_Init>
 8001b36:	4603      	mov	r3, r0
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d001      	beq.n	8001b40 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001b3c:	f000 fa70 	bl	8002020 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001b40:	2300      	movs	r3, #0
 8001b42:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001b44:	2301      	movs	r3, #1
 8001b46:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001b48:	2307      	movs	r3, #7
 8001b4a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b4c:	463b      	mov	r3, r7
 8001b4e:	4619      	mov	r1, r3
 8001b50:	4805      	ldr	r0, [pc, #20]	@ (8001b68 <MX_ADC1_Init+0x98>)
 8001b52:	f001 fa53 	bl	8002ffc <HAL_ADC_ConfigChannel>
 8001b56:	4603      	mov	r3, r0
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d001      	beq.n	8001b60 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001b5c:	f000 fa60 	bl	8002020 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001b60:	bf00      	nop
 8001b62:	3710      	adds	r7, #16
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	200001a8 	.word	0x200001a8
 8001b6c:	40012000 	.word	0x40012000
 8001b70:	0f000001 	.word	0x0f000001

08001b74 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001b78:	4b12      	ldr	r3, [pc, #72]	@ (8001bc4 <MX_I2C1_Init+0x50>)
 8001b7a:	4a13      	ldr	r2, [pc, #76]	@ (8001bc8 <MX_I2C1_Init+0x54>)
 8001b7c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001b7e:	4b11      	ldr	r3, [pc, #68]	@ (8001bc4 <MX_I2C1_Init+0x50>)
 8001b80:	4a12      	ldr	r2, [pc, #72]	@ (8001bcc <MX_I2C1_Init+0x58>)
 8001b82:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b84:	4b0f      	ldr	r3, [pc, #60]	@ (8001bc4 <MX_I2C1_Init+0x50>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001b8a:	4b0e      	ldr	r3, [pc, #56]	@ (8001bc4 <MX_I2C1_Init+0x50>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b90:	4b0c      	ldr	r3, [pc, #48]	@ (8001bc4 <MX_I2C1_Init+0x50>)
 8001b92:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001b96:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b98:	4b0a      	ldr	r3, [pc, #40]	@ (8001bc4 <MX_I2C1_Init+0x50>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001b9e:	4b09      	ldr	r3, [pc, #36]	@ (8001bc4 <MX_I2C1_Init+0x50>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ba4:	4b07      	ldr	r3, [pc, #28]	@ (8001bc4 <MX_I2C1_Init+0x50>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001baa:	4b06      	ldr	r3, [pc, #24]	@ (8001bc4 <MX_I2C1_Init+0x50>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001bb0:	4804      	ldr	r0, [pc, #16]	@ (8001bc4 <MX_I2C1_Init+0x50>)
 8001bb2:	f001 ff39 	bl	8003a28 <HAL_I2C_Init>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d001      	beq.n	8001bc0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001bbc:	f000 fa30 	bl	8002020 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001bc0:	bf00      	nop
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	200001f0 	.word	0x200001f0
 8001bc8:	40005400 	.word	0x40005400
 8001bcc:	00061a80 	.word	0x00061a80

08001bd0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001bd4:	4b17      	ldr	r3, [pc, #92]	@ (8001c34 <MX_SPI2_Init+0x64>)
 8001bd6:	4a18      	ldr	r2, [pc, #96]	@ (8001c38 <MX_SPI2_Init+0x68>)
 8001bd8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001bda:	4b16      	ldr	r3, [pc, #88]	@ (8001c34 <MX_SPI2_Init+0x64>)
 8001bdc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001be0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001be2:	4b14      	ldr	r3, [pc, #80]	@ (8001c34 <MX_SPI2_Init+0x64>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001be8:	4b12      	ldr	r3, [pc, #72]	@ (8001c34 <MX_SPI2_Init+0x64>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001bee:	4b11      	ldr	r3, [pc, #68]	@ (8001c34 <MX_SPI2_Init+0x64>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001bf4:	4b0f      	ldr	r3, [pc, #60]	@ (8001c34 <MX_SPI2_Init+0x64>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001bfa:	4b0e      	ldr	r3, [pc, #56]	@ (8001c34 <MX_SPI2_Init+0x64>)
 8001bfc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c00:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001c02:	4b0c      	ldr	r3, [pc, #48]	@ (8001c34 <MX_SPI2_Init+0x64>)
 8001c04:	2228      	movs	r2, #40	@ 0x28
 8001c06:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c08:	4b0a      	ldr	r3, [pc, #40]	@ (8001c34 <MX_SPI2_Init+0x64>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c0e:	4b09      	ldr	r3, [pc, #36]	@ (8001c34 <MX_SPI2_Init+0x64>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c14:	4b07      	ldr	r3, [pc, #28]	@ (8001c34 <MX_SPI2_Init+0x64>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001c1a:	4b06      	ldr	r3, [pc, #24]	@ (8001c34 <MX_SPI2_Init+0x64>)
 8001c1c:	220a      	movs	r2, #10
 8001c1e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001c20:	4804      	ldr	r0, [pc, #16]	@ (8001c34 <MX_SPI2_Init+0x64>)
 8001c22:	f003 fb93 	bl	800534c <HAL_SPI_Init>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d001      	beq.n	8001c30 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001c2c:	f000 f9f8 	bl	8002020 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001c30:	bf00      	nop
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	20000244 	.word	0x20000244
 8001c38:	40003800 	.word	0x40003800

08001c3c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b086      	sub	sp, #24
 8001c40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c42:	f107 0308 	add.w	r3, r7, #8
 8001c46:	2200      	movs	r2, #0
 8001c48:	601a      	str	r2, [r3, #0]
 8001c4a:	605a      	str	r2, [r3, #4]
 8001c4c:	609a      	str	r2, [r3, #8]
 8001c4e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c50:	463b      	mov	r3, r7
 8001c52:	2200      	movs	r2, #0
 8001c54:	601a      	str	r2, [r3, #0]
 8001c56:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c58:	4b1e      	ldr	r3, [pc, #120]	@ (8001cd4 <MX_TIM2_Init+0x98>)
 8001c5a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001c5e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8499;
 8001c60:	4b1c      	ldr	r3, [pc, #112]	@ (8001cd4 <MX_TIM2_Init+0x98>)
 8001c62:	f242 1233 	movw	r2, #8499	@ 0x2133
 8001c66:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c68:	4b1a      	ldr	r3, [pc, #104]	@ (8001cd4 <MX_TIM2_Init+0x98>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 8001c6e:	4b19      	ldr	r3, [pc, #100]	@ (8001cd4 <MX_TIM2_Init+0x98>)
 8001c70:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001c74:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c76:	4b17      	ldr	r3, [pc, #92]	@ (8001cd4 <MX_TIM2_Init+0x98>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c7c:	4b15      	ldr	r3, [pc, #84]	@ (8001cd4 <MX_TIM2_Init+0x98>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001c82:	4814      	ldr	r0, [pc, #80]	@ (8001cd4 <MX_TIM2_Init+0x98>)
 8001c84:	f003 fc33 	bl	80054ee <HAL_TIM_Base_Init>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d001      	beq.n	8001c92 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001c8e:	f000 f9c7 	bl	8002020 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c92:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c96:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001c98:	f107 0308 	add.w	r3, r7, #8
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	480d      	ldr	r0, [pc, #52]	@ (8001cd4 <MX_TIM2_Init+0x98>)
 8001ca0:	f003 fce4 	bl	800566c <HAL_TIM_ConfigClockSource>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d001      	beq.n	8001cae <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001caa:	f000 f9b9 	bl	8002020 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001cb6:	463b      	mov	r3, r7
 8001cb8:	4619      	mov	r1, r3
 8001cba:	4806      	ldr	r0, [pc, #24]	@ (8001cd4 <MX_TIM2_Init+0x98>)
 8001cbc:	f003 fee4 	bl	8005a88 <HAL_TIMEx_MasterConfigSynchronization>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d001      	beq.n	8001cca <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001cc6:	f000 f9ab 	bl	8002020 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001cca:	bf00      	nop
 8001ccc:	3718      	adds	r7, #24
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	2000029c 	.word	0x2000029c

08001cd8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001cdc:	4b11      	ldr	r3, [pc, #68]	@ (8001d24 <MX_USART1_UART_Init+0x4c>)
 8001cde:	4a12      	ldr	r2, [pc, #72]	@ (8001d28 <MX_USART1_UART_Init+0x50>)
 8001ce0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001ce2:	4b10      	ldr	r3, [pc, #64]	@ (8001d24 <MX_USART1_UART_Init+0x4c>)
 8001ce4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001ce8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001cea:	4b0e      	ldr	r3, [pc, #56]	@ (8001d24 <MX_USART1_UART_Init+0x4c>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001cf0:	4b0c      	ldr	r3, [pc, #48]	@ (8001d24 <MX_USART1_UART_Init+0x4c>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001cf6:	4b0b      	ldr	r3, [pc, #44]	@ (8001d24 <MX_USART1_UART_Init+0x4c>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001cfc:	4b09      	ldr	r3, [pc, #36]	@ (8001d24 <MX_USART1_UART_Init+0x4c>)
 8001cfe:	220c      	movs	r2, #12
 8001d00:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d02:	4b08      	ldr	r3, [pc, #32]	@ (8001d24 <MX_USART1_UART_Init+0x4c>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d08:	4b06      	ldr	r3, [pc, #24]	@ (8001d24 <MX_USART1_UART_Init+0x4c>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001d0e:	4805      	ldr	r0, [pc, #20]	@ (8001d24 <MX_USART1_UART_Init+0x4c>)
 8001d10:	f003 ff36 	bl	8005b80 <HAL_UART_Init>
 8001d14:	4603      	mov	r3, r0
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d001      	beq.n	8001d1e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001d1a:	f000 f981 	bl	8002020 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001d1e:	bf00      	nop
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	200002e4 	.word	0x200002e4
 8001d28:	40011000 	.word	0x40011000

08001d2c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b08c      	sub	sp, #48	@ 0x30
 8001d30:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d32:	f107 031c 	add.w	r3, r7, #28
 8001d36:	2200      	movs	r2, #0
 8001d38:	601a      	str	r2, [r3, #0]
 8001d3a:	605a      	str	r2, [r3, #4]
 8001d3c:	609a      	str	r2, [r3, #8]
 8001d3e:	60da      	str	r2, [r3, #12]
 8001d40:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d42:	2300      	movs	r3, #0
 8001d44:	61bb      	str	r3, [r7, #24]
 8001d46:	4b4c      	ldr	r3, [pc, #304]	@ (8001e78 <MX_GPIO_Init+0x14c>)
 8001d48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d4a:	4a4b      	ldr	r2, [pc, #300]	@ (8001e78 <MX_GPIO_Init+0x14c>)
 8001d4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d50:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d52:	4b49      	ldr	r3, [pc, #292]	@ (8001e78 <MX_GPIO_Init+0x14c>)
 8001d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d5a:	61bb      	str	r3, [r7, #24]
 8001d5c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d5e:	2300      	movs	r3, #0
 8001d60:	617b      	str	r3, [r7, #20]
 8001d62:	4b45      	ldr	r3, [pc, #276]	@ (8001e78 <MX_GPIO_Init+0x14c>)
 8001d64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d66:	4a44      	ldr	r2, [pc, #272]	@ (8001e78 <MX_GPIO_Init+0x14c>)
 8001d68:	f043 0301 	orr.w	r3, r3, #1
 8001d6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d6e:	4b42      	ldr	r3, [pc, #264]	@ (8001e78 <MX_GPIO_Init+0x14c>)
 8001d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d72:	f003 0301 	and.w	r3, r3, #1
 8001d76:	617b      	str	r3, [r7, #20]
 8001d78:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	613b      	str	r3, [r7, #16]
 8001d7e:	4b3e      	ldr	r3, [pc, #248]	@ (8001e78 <MX_GPIO_Init+0x14c>)
 8001d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d82:	4a3d      	ldr	r2, [pc, #244]	@ (8001e78 <MX_GPIO_Init+0x14c>)
 8001d84:	f043 0304 	orr.w	r3, r3, #4
 8001d88:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d8a:	4b3b      	ldr	r3, [pc, #236]	@ (8001e78 <MX_GPIO_Init+0x14c>)
 8001d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d8e:	f003 0304 	and.w	r3, r3, #4
 8001d92:	613b      	str	r3, [r7, #16]
 8001d94:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d96:	2300      	movs	r3, #0
 8001d98:	60fb      	str	r3, [r7, #12]
 8001d9a:	4b37      	ldr	r3, [pc, #220]	@ (8001e78 <MX_GPIO_Init+0x14c>)
 8001d9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d9e:	4a36      	ldr	r2, [pc, #216]	@ (8001e78 <MX_GPIO_Init+0x14c>)
 8001da0:	f043 0302 	orr.w	r3, r3, #2
 8001da4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001da6:	4b34      	ldr	r3, [pc, #208]	@ (8001e78 <MX_GPIO_Init+0x14c>)
 8001da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001daa:	f003 0302 	and.w	r3, r3, #2
 8001dae:	60fb      	str	r3, [r7, #12]
 8001db0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001db2:	2300      	movs	r3, #0
 8001db4:	60bb      	str	r3, [r7, #8]
 8001db6:	4b30      	ldr	r3, [pc, #192]	@ (8001e78 <MX_GPIO_Init+0x14c>)
 8001db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dba:	4a2f      	ldr	r2, [pc, #188]	@ (8001e78 <MX_GPIO_Init+0x14c>)
 8001dbc:	f043 0310 	orr.w	r3, r3, #16
 8001dc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dc2:	4b2d      	ldr	r3, [pc, #180]	@ (8001e78 <MX_GPIO_Init+0x14c>)
 8001dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dc6:	f003 0310 	and.w	r3, r3, #16
 8001dca:	60bb      	str	r3, [r7, #8]
 8001dcc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001dce:	2300      	movs	r3, #0
 8001dd0:	607b      	str	r3, [r7, #4]
 8001dd2:	4b29      	ldr	r3, [pc, #164]	@ (8001e78 <MX_GPIO_Init+0x14c>)
 8001dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dd6:	4a28      	ldr	r2, [pc, #160]	@ (8001e78 <MX_GPIO_Init+0x14c>)
 8001dd8:	f043 0308 	orr.w	r3, r3, #8
 8001ddc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dde:	4b26      	ldr	r3, [pc, #152]	@ (8001e78 <MX_GPIO_Init+0x14c>)
 8001de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001de2:	f003 0308 	and.w	r3, r3, #8
 8001de6:	607b      	str	r3, [r7, #4]
 8001de8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_BL_Pin|TOUCH_CS_Pin, GPIO_PIN_RESET);
 8001dea:	2200      	movs	r2, #0
 8001dec:	f241 0102 	movw	r1, #4098	@ 0x1002
 8001df0:	4822      	ldr	r0, [pc, #136]	@ (8001e7c <MX_GPIO_Init+0x150>)
 8001df2:	f001 fde7 	bl	80039c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA1 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001df6:	2306      	movs	r3, #6
 8001df8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e02:	f107 031c 	add.w	r3, r7, #28
 8001e06:	4619      	mov	r1, r3
 8001e08:	481d      	ldr	r0, [pc, #116]	@ (8001e80 <MX_GPIO_Init+0x154>)
 8001e0a:	f001 fc27 	bl	800365c <HAL_GPIO_Init>

  /*Configure GPIO pin : TC_PEN_Pin */
  GPIO_InitStruct.Pin = TC_PEN_Pin;
 8001e0e:	2320      	movs	r3, #32
 8001e10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e12:	2300      	movs	r3, #0
 8001e14:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e16:	2300      	movs	r3, #0
 8001e18:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(TC_PEN_GPIO_Port, &GPIO_InitStruct);
 8001e1a:	f107 031c 	add.w	r3, r7, #28
 8001e1e:	4619      	mov	r1, r3
 8001e20:	4818      	ldr	r0, [pc, #96]	@ (8001e84 <MX_GPIO_Init+0x158>)
 8001e22:	f001 fc1b 	bl	800365c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001e26:	2301      	movs	r3, #1
 8001e28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001e2a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001e2e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e30:	2301      	movs	r3, #1
 8001e32:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e34:	f107 031c 	add.w	r3, r7, #28
 8001e38:	4619      	mov	r1, r3
 8001e3a:	4810      	ldr	r0, [pc, #64]	@ (8001e7c <MX_GPIO_Init+0x150>)
 8001e3c:	f001 fc0e 	bl	800365c <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_BL_Pin TOUCH_CS_Pin */
  GPIO_InitStruct.Pin = LCD_BL_Pin|TOUCH_CS_Pin;
 8001e40:	f241 0302 	movw	r3, #4098	@ 0x1002
 8001e44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e46:	2301      	movs	r3, #1
 8001e48:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e52:	f107 031c 	add.w	r3, r7, #28
 8001e56:	4619      	mov	r1, r3
 8001e58:	4808      	ldr	r0, [pc, #32]	@ (8001e7c <MX_GPIO_Init+0x150>)
 8001e5a:	f001 fbff 	bl	800365c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001e5e:	2200      	movs	r2, #0
 8001e60:	2100      	movs	r1, #0
 8001e62:	2006      	movs	r0, #6
 8001e64:	f001 fbc3 	bl	80035ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001e68:	2006      	movs	r0, #6
 8001e6a:	f001 fbdc 	bl	8003626 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001e6e:	bf00      	nop
 8001e70:	3730      	adds	r7, #48	@ 0x30
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	40023800 	.word	0x40023800
 8001e7c:	40020400 	.word	0x40020400
 8001e80:	40020000 	.word	0x40020000
 8001e84:	40020800 	.word	0x40020800

08001e88 <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b088      	sub	sp, #32
 8001e8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8001e8e:	1d3b      	adds	r3, r7, #4
 8001e90:	2200      	movs	r2, #0
 8001e92:	601a      	str	r2, [r3, #0]
 8001e94:	605a      	str	r2, [r3, #4]
 8001e96:	609a      	str	r2, [r3, #8]
 8001e98:	60da      	str	r2, [r3, #12]
 8001e9a:	611a      	str	r2, [r3, #16]
 8001e9c:	615a      	str	r2, [r3, #20]
 8001e9e:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8001ea0:	4b27      	ldr	r3, [pc, #156]	@ (8001f40 <MX_FSMC_Init+0xb8>)
 8001ea2:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 8001ea6:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8001ea8:	4b25      	ldr	r3, [pc, #148]	@ (8001f40 <MX_FSMC_Init+0xb8>)
 8001eaa:	4a26      	ldr	r2, [pc, #152]	@ (8001f44 <MX_FSMC_Init+0xbc>)
 8001eac:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8001eae:	4b24      	ldr	r3, [pc, #144]	@ (8001f40 <MX_FSMC_Init+0xb8>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8001eb4:	4b22      	ldr	r3, [pc, #136]	@ (8001f40 <MX_FSMC_Init+0xb8>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8001eba:	4b21      	ldr	r3, [pc, #132]	@ (8001f40 <MX_FSMC_Init+0xb8>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001ec0:	4b1f      	ldr	r3, [pc, #124]	@ (8001f40 <MX_FSMC_Init+0xb8>)
 8001ec2:	2210      	movs	r2, #16
 8001ec4:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8001ec6:	4b1e      	ldr	r3, [pc, #120]	@ (8001f40 <MX_FSMC_Init+0xb8>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8001ecc:	4b1c      	ldr	r3, [pc, #112]	@ (8001f40 <MX_FSMC_Init+0xb8>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8001ed2:	4b1b      	ldr	r3, [pc, #108]	@ (8001f40 <MX_FSMC_Init+0xb8>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8001ed8:	4b19      	ldr	r3, [pc, #100]	@ (8001f40 <MX_FSMC_Init+0xb8>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8001ede:	4b18      	ldr	r3, [pc, #96]	@ (8001f40 <MX_FSMC_Init+0xb8>)
 8001ee0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001ee4:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8001ee6:	4b16      	ldr	r3, [pc, #88]	@ (8001f40 <MX_FSMC_Init+0xb8>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8001eec:	4b14      	ldr	r3, [pc, #80]	@ (8001f40 <MX_FSMC_Init+0xb8>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001ef2:	4b13      	ldr	r3, [pc, #76]	@ (8001f40 <MX_FSMC_Init+0xb8>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8001ef8:	4b11      	ldr	r3, [pc, #68]	@ (8001f40 <MX_FSMC_Init+0xb8>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8001efe:	4b10      	ldr	r3, [pc, #64]	@ (8001f40 <MX_FSMC_Init+0xb8>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Timing */
  Timing.AddressSetupTime = 1;
 8001f04:	2301      	movs	r3, #1
 8001f06:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8001f08:	230f      	movs	r3, #15
 8001f0a:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 5;
 8001f0c:	2305      	movs	r3, #5
 8001f0e:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 0;
 8001f10:	2300      	movs	r3, #0
 8001f12:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8001f14:	2310      	movs	r3, #16
 8001f16:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8001f18:	2311      	movs	r3, #17
 8001f1a:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8001f20:	1d3b      	adds	r3, r7, #4
 8001f22:	2200      	movs	r2, #0
 8001f24:	4619      	mov	r1, r3
 8001f26:	4806      	ldr	r0, [pc, #24]	@ (8001f40 <MX_FSMC_Init+0xb8>)
 8001f28:	f003 fa99 	bl	800545e <HAL_SRAM_Init>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d001      	beq.n	8001f36 <MX_FSMC_Init+0xae>
  {
    Error_Handler( );
 8001f32:	f000 f875 	bl	8002020 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8001f36:	bf00      	nop
 8001f38:	3720      	adds	r7, #32
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	2000032c 	.word	0x2000032c
 8001f44:	a0000104 	.word	0xa0000104

08001f48 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b082      	sub	sp, #8
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	4603      	mov	r3, r0
 8001f50:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_0)
 8001f52:	88fb      	ldrh	r3, [r7, #6]
 8001f54:	2b01      	cmp	r3, #1
 8001f56:	d112      	bne.n	8001f7e <HAL_GPIO_EXTI_Callback+0x36>
    {
        // Xử lý khi có ngắt từ PB0 tại đây
		  lcdSetTextColor(COLOR_CYAN, COLOR_BLACK);
 8001f58:	2100      	movs	r1, #0
 8001f5a:	f240 70ff 	movw	r0, #2047	@ 0x7ff
 8001f5e:	f7ff fba7 	bl	80016b0 <lcdSetTextColor>
		  lcdSetTextFont(&Font16);
 8001f62:	4809      	ldr	r0, [pc, #36]	@ (8001f88 <HAL_GPIO_EXTI_Callback+0x40>)
 8001f64:	f7ff fb94 	bl	8001690 <lcdSetTextFont>
		  lcdSetCursor(5, 5);
 8001f68:	2105      	movs	r1, #5
 8001f6a:	2005      	movs	r0, #5
 8001f6c:	f7ff fc20 	bl	80017b0 <lcdSetCursor>
		  lcdPrintf("MAX30100 is ready.\r\n");
 8001f70:	4806      	ldr	r0, [pc, #24]	@ (8001f8c <HAL_GPIO_EXTI_Callback+0x44>)
 8001f72:	f7ff fb01 	bl	8001578 <lcdPrintf>
		  HAL_Delay(3000);
 8001f76:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001f7a:	f000 fe39 	bl	8002bf0 <HAL_Delay>
    }
}
 8001f7e:	bf00      	nop
 8001f80:	3708      	adds	r7, #8
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	20000008 	.word	0x20000008
 8001f8c:	08006ee0 	.word	0x08006ee0

08001f90 <AD8232_ReadData>:
//	  lcdPrintf("MAX30100 : %d\n" , i);
//	  i++;
}

void AD8232_ReadData()
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b082      	sub	sp, #8
 8001f94:	af00      	add	r7, sp, #0
    // Đọc trạng thái dây điện cực (LO+ và LO-)
    GPIO_PinState lo_plus = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1);
 8001f96:	2102      	movs	r1, #2
 8001f98:	481c      	ldr	r0, [pc, #112]	@ (800200c <AD8232_ReadData+0x7c>)
 8001f9a:	f001 fcfb 	bl	8003994 <HAL_GPIO_ReadPin>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	71fb      	strb	r3, [r7, #7]
    GPIO_PinState lo_minus = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2);
 8001fa2:	2104      	movs	r1, #4
 8001fa4:	4819      	ldr	r0, [pc, #100]	@ (800200c <AD8232_ReadData+0x7c>)
 8001fa6:	f001 fcf5 	bl	8003994 <HAL_GPIO_ReadPin>
 8001faa:	4603      	mov	r3, r0
 8001fac:	71bb      	strb	r3, [r7, #6]

    lcdSetTextColor(COLOR_YELLOW, COLOR_BLACK);   // Màu chữ: vàng, nền: đen
 8001fae:	2100      	movs	r1, #0
 8001fb0:	f64f 70e0 	movw	r0, #65504	@ 0xffe0
 8001fb4:	f7ff fb7c 	bl	80016b0 <lcdSetTextColor>
    lcdSetTextFont(&Font16);                      // Font 16
 8001fb8:	4815      	ldr	r0, [pc, #84]	@ (8002010 <AD8232_ReadData+0x80>)
 8001fba:	f7ff fb69 	bl	8001690 <lcdSetTextFont>
    lcdSetCursor(5, 20);                           // Vị trí tùy chọn
 8001fbe:	2114      	movs	r1, #20
 8001fc0:	2005      	movs	r0, #5
 8001fc2:	f7ff fbf5 	bl	80017b0 <lcdSetCursor>

    // Kiểm tra xem có bị rơi điện cực không
    if (lo_plus == GPIO_PIN_SET || lo_minus == GPIO_PIN_SET)
 8001fc6:	79fb      	ldrb	r3, [r7, #7]
 8001fc8:	2b01      	cmp	r3, #1
 8001fca:	d002      	beq.n	8001fd2 <AD8232_ReadData+0x42>
 8001fcc:	79bb      	ldrb	r3, [r7, #6]
 8001fce:	2b01      	cmp	r3, #1
 8001fd0:	d107      	bne.n	8001fe2 <AD8232_ReadData+0x52>
    {
    	lcdSetCursor(5, 40);
 8001fd2:	2128      	movs	r1, #40	@ 0x28
 8001fd4:	2005      	movs	r0, #5
 8001fd6:	f7ff fbeb 	bl	80017b0 <lcdSetCursor>
        lcdPrintf("ECG Error: Roi day!");
 8001fda:	480e      	ldr	r0, [pc, #56]	@ (8002014 <AD8232_ReadData+0x84>)
 8001fdc:	f7ff facc 	bl	8001578 <lcdPrintf>
 8001fe0:	e010      	b.n	8002004 <AD8232_ReadData+0x74>
    }
    else
    {
    	lcdSetCursor(5, 40);
 8001fe2:	2128      	movs	r1, #40	@ 0x28
 8001fe4:	2005      	movs	r0, #5
 8001fe6:	f7ff fbe3 	bl	80017b0 <lcdSetCursor>
        // Nếu dây điện cực ổn, đọc ADC
        AD8232_value = AD8232_Read();
 8001fea:	f7fe fefd 	bl	8000de8 <AD8232_Read>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	461a      	mov	r2, r3
 8001ff2:	4b09      	ldr	r3, [pc, #36]	@ (8002018 <AD8232_ReadData+0x88>)
 8001ff4:	601a      	str	r2, [r3, #0]
        lcdPrintf("AD8232  : %d    ", AD8232_value); // In giá trị ECG
 8001ff6:	4b08      	ldr	r3, [pc, #32]	@ (8002018 <AD8232_ReadData+0x88>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	4807      	ldr	r0, [pc, #28]	@ (800201c <AD8232_ReadData+0x8c>)
 8001ffe:	f7ff fabb 	bl	8001578 <lcdPrintf>
    }
}
 8002002:	bf00      	nop
 8002004:	bf00      	nop
 8002006:	3708      	adds	r7, #8
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	40020000 	.word	0x40020000
 8002010:	20000008 	.word	0x20000008
 8002014:	080070f4 	.word	0x080070f4
 8002018:	2000037c 	.word	0x2000037c
 800201c:	08007108 	.word	0x08007108

08002020 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002020:	b480      	push	{r7}
 8002022:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002024:	b672      	cpsid	i
}
 8002026:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002028:	bf00      	nop
 800202a:	e7fd      	b.n	8002028 <Error_Handler+0x8>

0800202c <MAX30100_Init>:
uint8_t _max30100_red_current;
uint8_t _max30100_ir_current_prev;
uint8_t _max30100_red_current_prev;
float _max30100_temp;

void MAX30100_Init(I2C_HandleTypeDef *ui2c, UART_HandleTypeDef *uuart){
 800202c:	b580      	push	{r7, lr}
 800202e:	b082      	sub	sp, #8
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
 8002034:	6039      	str	r1, [r7, #0]
	_max30100_ui2c = ui2c;
 8002036:	4a07      	ldr	r2, [pc, #28]	@ (8002054 <MAX30100_Init+0x28>)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6013      	str	r3, [r2, #0]
	_max30100_uuart = uuart;
 800203c:	4a06      	ldr	r2, [pc, #24]	@ (8002058 <MAX30100_Init+0x2c>)
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	6013      	str	r3, [r2, #0]
	MAX30100_Stop();
 8002042:	f000 fabb 	bl	80025bc <MAX30100_Stop>
	MAX30100_ClearFIFO();
 8002046:	f000 f98d 	bl	8002364 <MAX30100_ClearFIFO>
}
 800204a:	bf00      	nop
 800204c:	3708      	adds	r7, #8
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	20000380 	.word	0x20000380
 8002058:	20000384 	.word	0x20000384

0800205c <MAX30100_ReadReg>:

uint8_t MAX30100_ReadReg(uint8_t regAddr){
 800205c:	b580      	push	{r7, lr}
 800205e:	b086      	sub	sp, #24
 8002060:	af02      	add	r7, sp, #8
 8002062:	4603      	mov	r3, r0
 8002064:	71fb      	strb	r3, [r7, #7]
	uint8_t reg = regAddr, result;
 8002066:	79fb      	ldrb	r3, [r7, #7]
 8002068:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Master_Transmit(_max30100_ui2c, MAX30100_I2C_ADDR, &reg, 1, MAX30100_TIMEOUT);
 800206a:	4b0d      	ldr	r3, [pc, #52]	@ (80020a0 <MAX30100_ReadReg+0x44>)
 800206c:	6818      	ldr	r0, [r3, #0]
 800206e:	f107 020f 	add.w	r2, r7, #15
 8002072:	f04f 33ff 	mov.w	r3, #4294967295
 8002076:	9300      	str	r3, [sp, #0]
 8002078:	2301      	movs	r3, #1
 800207a:	21ae      	movs	r1, #174	@ 0xae
 800207c:	f001 fe18 	bl	8003cb0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(_max30100_ui2c, MAX30100_I2C_ADDR, &result, 1, MAX30100_TIMEOUT);
 8002080:	4b07      	ldr	r3, [pc, #28]	@ (80020a0 <MAX30100_ReadReg+0x44>)
 8002082:	6818      	ldr	r0, [r3, #0]
 8002084:	f107 020e 	add.w	r2, r7, #14
 8002088:	f04f 33ff 	mov.w	r3, #4294967295
 800208c:	9300      	str	r3, [sp, #0]
 800208e:	2301      	movs	r3, #1
 8002090:	21ae      	movs	r1, #174	@ 0xae
 8002092:	f001 ff0b 	bl	8003eac <HAL_I2C_Master_Receive>
	return result;
 8002096:	7bbb      	ldrb	r3, [r7, #14]
}
 8002098:	4618      	mov	r0, r3
 800209a:	3710      	adds	r7, #16
 800209c:	46bd      	mov	sp, r7
 800209e:	bd80      	pop	{r7, pc}
 80020a0:	20000380 	.word	0x20000380

080020a4 <MAX30100_WriteReg>:

void MAX30100_WriteReg(uint8_t regAddr, uint8_t byte){
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b086      	sub	sp, #24
 80020a8:	af02      	add	r7, sp, #8
 80020aa:	4603      	mov	r3, r0
 80020ac:	460a      	mov	r2, r1
 80020ae:	71fb      	strb	r3, [r7, #7]
 80020b0:	4613      	mov	r3, r2
 80020b2:	71bb      	strb	r3, [r7, #6]
	uint8_t reg[2] = { regAddr, byte };
 80020b4:	79fb      	ldrb	r3, [r7, #7]
 80020b6:	733b      	strb	r3, [r7, #12]
 80020b8:	79bb      	ldrb	r3, [r7, #6]
 80020ba:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(_max30100_ui2c, MAX30100_I2C_ADDR, reg, 2, MAX30100_TIMEOUT);
 80020bc:	4b07      	ldr	r3, [pc, #28]	@ (80020dc <MAX30100_WriteReg+0x38>)
 80020be:	6818      	ldr	r0, [r3, #0]
 80020c0:	f107 020c 	add.w	r2, r7, #12
 80020c4:	f04f 33ff 	mov.w	r3, #4294967295
 80020c8:	9300      	str	r3, [sp, #0]
 80020ca:	2302      	movs	r3, #2
 80020cc:	21ae      	movs	r1, #174	@ 0xae
 80020ce:	f001 fdef 	bl	8003cb0 <HAL_I2C_Master_Transmit>
}
 80020d2:	bf00      	nop
 80020d4:	3710      	adds	r7, #16
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	20000380 	.word	0x20000380

080020e0 <MAX30100_EnableInterrupt>:

void MAX30100_EnableInterrupt(uint8_t a_full, uint8_t tmp_rdy, uint8_t hr_rdy, uint8_t spo2){
 80020e0:	b590      	push	{r4, r7, lr}
 80020e2:	b085      	sub	sp, #20
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	4604      	mov	r4, r0
 80020e8:	4608      	mov	r0, r1
 80020ea:	4611      	mov	r1, r2
 80020ec:	461a      	mov	r2, r3
 80020ee:	4623      	mov	r3, r4
 80020f0:	71fb      	strb	r3, [r7, #7]
 80020f2:	4603      	mov	r3, r0
 80020f4:	71bb      	strb	r3, [r7, #6]
 80020f6:	460b      	mov	r3, r1
 80020f8:	717b      	strb	r3, [r7, #5]
 80020fa:	4613      	mov	r3, r2
 80020fc:	713b      	strb	r3, [r7, #4]
	uint8_t itReg = ((a_full & 0x01) << MAX30100_ENB_A_FULL) | ((tmp_rdy & 0x01) << MAX30100_ENB_TMP_RDY) | ((hr_rdy & 0x01) << MAX30100_ENB_HR_RDY) | ((spo2 & 0x01) << MAX30100_ENB_SPO2_RDY);
 80020fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002102:	01db      	lsls	r3, r3, #7
 8002104:	b25a      	sxtb	r2, r3
 8002106:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800210a:	019b      	lsls	r3, r3, #6
 800210c:	b25b      	sxtb	r3, r3
 800210e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002112:	b25b      	sxtb	r3, r3
 8002114:	4313      	orrs	r3, r2
 8002116:	b25a      	sxtb	r2, r3
 8002118:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800211c:	015b      	lsls	r3, r3, #5
 800211e:	b25b      	sxtb	r3, r3
 8002120:	f003 0320 	and.w	r3, r3, #32
 8002124:	b25b      	sxtb	r3, r3
 8002126:	4313      	orrs	r3, r2
 8002128:	b25a      	sxtb	r2, r3
 800212a:	f997 3004 	ldrsb.w	r3, [r7, #4]
 800212e:	011b      	lsls	r3, r3, #4
 8002130:	b25b      	sxtb	r3, r3
 8002132:	f003 0310 	and.w	r3, r3, #16
 8002136:	b25b      	sxtb	r3, r3
 8002138:	4313      	orrs	r3, r2
 800213a:	b25b      	sxtb	r3, r3
 800213c:	73fb      	strb	r3, [r7, #15]
	MAX30100_WriteReg(MAX30100_INTERRUPT_ENB, itReg);
 800213e:	7bfb      	ldrb	r3, [r7, #15]
 8002140:	4619      	mov	r1, r3
 8002142:	2001      	movs	r0, #1
 8002144:	f7ff ffae 	bl	80020a4 <MAX30100_WriteReg>
}
 8002148:	bf00      	nop
 800214a:	3714      	adds	r7, #20
 800214c:	46bd      	mov	sp, r7
 800214e:	bd90      	pop	{r4, r7, pc}

08002150 <MAX30100_InterruptHandler>:

void MAX30100_InterruptHandler(void){
 8002150:	b580      	push	{r7, lr}
 8002152:	b082      	sub	sp, #8
 8002154:	af00      	add	r7, sp, #0
	uint8_t itReg = MAX30100_ReadReg(MAX30100_INTERRUPT);
 8002156:	2000      	movs	r0, #0
 8002158:	f7ff ff80 	bl	800205c <MAX30100_ReadReg>
 800215c:	4603      	mov	r3, r0
 800215e:	71fb      	strb	r3, [r7, #7]
	if((itReg >> MAX30100_A_FULL) & 0x01){
 8002160:	79fb      	ldrb	r3, [r7, #7]
 8002162:	09db      	lsrs	r3, r3, #7
 8002164:	b2db      	uxtb	r3, r3
 8002166:	f003 0301 	and.w	r3, r3, #1
 800216a:	2b00      	cmp	r3, #0
 800216c:	d01e      	beq.n	80021ac <MAX30100_InterruptHandler+0x5c>
		MAX30100_ReadFIFO();
 800216e:	f000 f909 	bl	8002384 <MAX30100_ReadFIFO>
		if(_max30100_mode == MAX30100_HRONLY_MODE)
 8002172:	4b1e      	ldr	r3, [pc, #120]	@ (80021ec <MAX30100_InterruptHandler+0x9c>)
 8002174:	781b      	ldrb	r3, [r3, #0]
 8002176:	2b02      	cmp	r3, #2
 8002178:	d107      	bne.n	800218a <MAX30100_InterruptHandler+0x3a>
			MAX30100_PlotIrToUART(_max30100_uuart, _max30100_ir_sample, 16);
 800217a:	4b1d      	ldr	r3, [pc, #116]	@ (80021f0 <MAX30100_InterruptHandler+0xa0>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	2210      	movs	r2, #16
 8002180:	491c      	ldr	r1, [pc, #112]	@ (80021f4 <MAX30100_InterruptHandler+0xa4>)
 8002182:	4618      	mov	r0, r3
 8002184:	f000 f9aa 	bl	80024dc <MAX30100_PlotIrToUART>
 8002188:	e00a      	b.n	80021a0 <MAX30100_InterruptHandler+0x50>
		else if(_max30100_mode == MAX30100_SPO2_MODE)
 800218a:	4b18      	ldr	r3, [pc, #96]	@ (80021ec <MAX30100_InterruptHandler+0x9c>)
 800218c:	781b      	ldrb	r3, [r3, #0]
 800218e:	2b03      	cmp	r3, #3
 8002190:	d106      	bne.n	80021a0 <MAX30100_InterruptHandler+0x50>
			MAX30100_PlotBothToUART(_max30100_uuart, _max30100_red_sample, _max30100_ir_sample, 16);
 8002192:	4b17      	ldr	r3, [pc, #92]	@ (80021f0 <MAX30100_InterruptHandler+0xa0>)
 8002194:	6818      	ldr	r0, [r3, #0]
 8002196:	2310      	movs	r3, #16
 8002198:	4a16      	ldr	r2, [pc, #88]	@ (80021f4 <MAX30100_InterruptHandler+0xa4>)
 800219a:	4917      	ldr	r1, [pc, #92]	@ (80021f8 <MAX30100_InterruptHandler+0xa8>)
 800219c:	f000 f9d0 	bl	8002540 <MAX30100_PlotBothToUART>
		MAX30100_SetMode(_max30100_mode);
 80021a0:	4b12      	ldr	r3, [pc, #72]	@ (80021ec <MAX30100_InterruptHandler+0x9c>)
 80021a2:	781b      	ldrb	r3, [r3, #0]
 80021a4:	4618      	mov	r0, r3
 80021a6:	f000 f82b 	bl	8002200 <MAX30100_SetMode>
	}else if((itReg >> MAX30100_HR_RDY) & 0x01){

	}else if((itReg >> MAX30100_SPO2_RDY) & 0x01){

	}
}
 80021aa:	e01a      	b.n	80021e2 <MAX30100_InterruptHandler+0x92>
	}else if((itReg >> MAX30100_TMP_RDY) & 0x01){
 80021ac:	79fb      	ldrb	r3, [r7, #7]
 80021ae:	099b      	lsrs	r3, r3, #6
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	f003 0301 	and.w	r3, r3, #1
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d00d      	beq.n	80021d6 <MAX30100_InterruptHandler+0x86>
		_max30100_temp = MAX30100_ReadTemperature();
 80021ba:	f000 f95b 	bl	8002474 <MAX30100_ReadTemperature>
 80021be:	eef0 7a40 	vmov.f32	s15, s0
 80021c2:	4b0e      	ldr	r3, [pc, #56]	@ (80021fc <MAX30100_InterruptHandler+0xac>)
 80021c4:	edc3 7a00 	vstr	s15, [r3]
		MAX30100_EnableInterrupt(1, 0, 0, 0);
 80021c8:	2300      	movs	r3, #0
 80021ca:	2200      	movs	r2, #0
 80021cc:	2100      	movs	r1, #0
 80021ce:	2001      	movs	r0, #1
 80021d0:	f7ff ff86 	bl	80020e0 <MAX30100_EnableInterrupt>
}
 80021d4:	e005      	b.n	80021e2 <MAX30100_InterruptHandler+0x92>
	}else if((itReg >> MAX30100_HR_RDY) & 0x01){
 80021d6:	79fb      	ldrb	r3, [r7, #7]
 80021d8:	095b      	lsrs	r3, r3, #5
 80021da:	b2db      	uxtb	r3, r3
 80021dc:	f003 0301 	and.w	r3, r3, #1
 80021e0:	2b00      	cmp	r3, #0
}
 80021e2:	bf00      	nop
 80021e4:	3708      	adds	r7, #8
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}
 80021ea:	bf00      	nop
 80021ec:	20000388 	.word	0x20000388
 80021f0:	20000384 	.word	0x20000384
 80021f4:	2000038c 	.word	0x2000038c
 80021f8:	200003ac 	.word	0x200003ac
 80021fc:	200003d0 	.word	0x200003d0

08002200 <MAX30100_SetMode>:

void MAX30100_SetMode(enum MAX30100_Mode mode){
 8002200:	b580      	push	{r7, lr}
 8002202:	b084      	sub	sp, #16
 8002204:	af00      	add	r7, sp, #0
 8002206:	4603      	mov	r3, r0
 8002208:	71fb      	strb	r3, [r7, #7]
	_max30100_mode = mode;
 800220a:	4a22      	ldr	r2, [pc, #136]	@ (8002294 <MAX30100_SetMode+0x94>)
 800220c:	79fb      	ldrb	r3, [r7, #7]
 800220e:	7013      	strb	r3, [r2, #0]
	uint8_t modeReg = (MAX30100_ReadReg(MAX30100_MODE_CONFIG) & ~(0x07)) | ((mode << MAX30100_MODE) & 0x07);
 8002210:	2006      	movs	r0, #6
 8002212:	f7ff ff23 	bl	800205c <MAX30100_ReadReg>
 8002216:	4603      	mov	r3, r0
 8002218:	b25b      	sxtb	r3, r3
 800221a:	f023 0307 	bic.w	r3, r3, #7
 800221e:	b25a      	sxtb	r2, r3
 8002220:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002224:	f003 0307 	and.w	r3, r3, #7
 8002228:	b25b      	sxtb	r3, r3
 800222a:	4313      	orrs	r3, r2
 800222c:	b25b      	sxtb	r3, r3
 800222e:	73fb      	strb	r3, [r7, #15]
	if(mode == MAX30100_SPO2_MODE)
 8002230:	79fb      	ldrb	r3, [r7, #7]
 8002232:	2b03      	cmp	r3, #3
 8002234:	d104      	bne.n	8002240 <MAX30100_SetMode+0x40>
		modeReg |= 0x08;
 8002236:	7bfb      	ldrb	r3, [r7, #15]
 8002238:	f043 0308 	orr.w	r3, r3, #8
 800223c:	73fb      	strb	r3, [r7, #15]
 800223e:	e003      	b.n	8002248 <MAX30100_SetMode+0x48>
	else
		modeReg &= ~0x08;
 8002240:	7bfb      	ldrb	r3, [r7, #15]
 8002242:	f023 0308 	bic.w	r3, r3, #8
 8002246:	73fb      	strb	r3, [r7, #15]
	MAX30100_WriteReg(MAX30100_MODE_CONFIG, modeReg);
 8002248:	7bfb      	ldrb	r3, [r7, #15]
 800224a:	4619      	mov	r1, r3
 800224c:	2006      	movs	r0, #6
 800224e:	f7ff ff29 	bl	80020a4 <MAX30100_WriteReg>
	if(_max30100_mode == MAX30100_SPO2_MODE)
 8002252:	4b10      	ldr	r3, [pc, #64]	@ (8002294 <MAX30100_SetMode+0x94>)
 8002254:	781b      	ldrb	r3, [r3, #0]
 8002256:	2b03      	cmp	r3, #3
 8002258:	d106      	bne.n	8002268 <MAX30100_SetMode+0x68>
		MAX30100_EnableInterrupt(0, 1, 0, 0);
 800225a:	2300      	movs	r3, #0
 800225c:	2200      	movs	r2, #0
 800225e:	2101      	movs	r1, #1
 8002260:	2000      	movs	r0, #0
 8002262:	f7ff ff3d 	bl	80020e0 <MAX30100_EnableInterrupt>
	else if(_max30100_mode == MAX30100_HRONLY_MODE)
		MAX30100_EnableInterrupt(1, 0, 0, 0);
	else
		MAX30100_EnableInterrupt(0, 0, 0, 0);
}
 8002266:	e010      	b.n	800228a <MAX30100_SetMode+0x8a>
	else if(_max30100_mode == MAX30100_HRONLY_MODE)
 8002268:	4b0a      	ldr	r3, [pc, #40]	@ (8002294 <MAX30100_SetMode+0x94>)
 800226a:	781b      	ldrb	r3, [r3, #0]
 800226c:	2b02      	cmp	r3, #2
 800226e:	d106      	bne.n	800227e <MAX30100_SetMode+0x7e>
		MAX30100_EnableInterrupt(1, 0, 0, 0);
 8002270:	2300      	movs	r3, #0
 8002272:	2200      	movs	r2, #0
 8002274:	2100      	movs	r1, #0
 8002276:	2001      	movs	r0, #1
 8002278:	f7ff ff32 	bl	80020e0 <MAX30100_EnableInterrupt>
}
 800227c:	e005      	b.n	800228a <MAX30100_SetMode+0x8a>
		MAX30100_EnableInterrupt(0, 0, 0, 0);
 800227e:	2300      	movs	r3, #0
 8002280:	2200      	movs	r2, #0
 8002282:	2100      	movs	r1, #0
 8002284:	2000      	movs	r0, #0
 8002286:	f7ff ff2b 	bl	80020e0 <MAX30100_EnableInterrupt>
}
 800228a:	bf00      	nop
 800228c:	3710      	adds	r7, #16
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	20000388 	.word	0x20000388

08002298 <MAX30100_SetSpO2SampleRate>:
//ok
void MAX30100_SetSpO2SampleRate(enum MAX30100_SpO2SR sr){
 8002298:	b580      	push	{r7, lr}
 800229a:	b084      	sub	sp, #16
 800229c:	af00      	add	r7, sp, #0
 800229e:	4603      	mov	r3, r0
 80022a0:	71fb      	strb	r3, [r7, #7]
	uint8_t spo2Reg = MAX30100_ReadReg(MAX30100_SPO2_CONFIG);
 80022a2:	2007      	movs	r0, #7
 80022a4:	f7ff feda 	bl	800205c <MAX30100_ReadReg>
 80022a8:	4603      	mov	r3, r0
 80022aa:	73fb      	strb	r3, [r7, #15]
	spo2Reg = ((sr << MAX30100_SPO2_SR) & 0x1c) | (spo2Reg & ~0x1c);
 80022ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022b0:	009b      	lsls	r3, r3, #2
 80022b2:	b25b      	sxtb	r3, r3
 80022b4:	f003 031c 	and.w	r3, r3, #28
 80022b8:	b25a      	sxtb	r2, r3
 80022ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022be:	f023 031c 	bic.w	r3, r3, #28
 80022c2:	b25b      	sxtb	r3, r3
 80022c4:	4313      	orrs	r3, r2
 80022c6:	b25b      	sxtb	r3, r3
 80022c8:	73fb      	strb	r3, [r7, #15]
	MAX30100_WriteReg(MAX30100_SPO2_CONFIG, spo2Reg);
 80022ca:	7bfb      	ldrb	r3, [r7, #15]
 80022cc:	4619      	mov	r1, r3
 80022ce:	2007      	movs	r0, #7
 80022d0:	f7ff fee8 	bl	80020a4 <MAX30100_WriteReg>
}
 80022d4:	bf00      	nop
 80022d6:	3710      	adds	r7, #16
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd80      	pop	{r7, pc}

080022dc <MAX30100_SetLEDPulseWidth>:
//ok
void MAX30100_SetLEDPulseWidth(enum MAX30100_LEDPulseWidth pw){
 80022dc:	b580      	push	{r7, lr}
 80022de:	b084      	sub	sp, #16
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	4603      	mov	r3, r0
 80022e4:	71fb      	strb	r3, [r7, #7]
	uint8_t spo2Reg = MAX30100_ReadReg(MAX30100_SPO2_CONFIG);
 80022e6:	2007      	movs	r0, #7
 80022e8:	f7ff feb8 	bl	800205c <MAX30100_ReadReg>
 80022ec:	4603      	mov	r3, r0
 80022ee:	73fb      	strb	r3, [r7, #15]
	spo2Reg = ((pw << MAX30100_LED_PW) & 0x03) | (spo2Reg & ~0x03);
 80022f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022f4:	f003 0303 	and.w	r3, r3, #3
 80022f8:	b25a      	sxtb	r2, r3
 80022fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022fe:	f023 0303 	bic.w	r3, r3, #3
 8002302:	b25b      	sxtb	r3, r3
 8002304:	4313      	orrs	r3, r2
 8002306:	b25b      	sxtb	r3, r3
 8002308:	73fb      	strb	r3, [r7, #15]
	MAX30100_WriteReg(MAX30100_SPO2_CONFIG, spo2Reg);
 800230a:	7bfb      	ldrb	r3, [r7, #15]
 800230c:	4619      	mov	r1, r3
 800230e:	2007      	movs	r0, #7
 8002310:	f7ff fec8 	bl	80020a4 <MAX30100_WriteReg>
}
 8002314:	bf00      	nop
 8002316:	3710      	adds	r7, #16
 8002318:	46bd      	mov	sp, r7
 800231a:	bd80      	pop	{r7, pc}

0800231c <MAX30100_SetLEDCurrent>:
void MAX30100_SetLEDCurrent(enum MAX30100_LEDCurrent redpa, enum MAX30100_LEDCurrent irpa){
 800231c:	b580      	push	{r7, lr}
 800231e:	b082      	sub	sp, #8
 8002320:	af00      	add	r7, sp, #0
 8002322:	4603      	mov	r3, r0
 8002324:	460a      	mov	r2, r1
 8002326:	71fb      	strb	r3, [r7, #7]
 8002328:	4613      	mov	r3, r2
 800232a:	71bb      	strb	r3, [r7, #6]
	_max30100_red_current = redpa;
 800232c:	4a0b      	ldr	r2, [pc, #44]	@ (800235c <MAX30100_SetLEDCurrent+0x40>)
 800232e:	79fb      	ldrb	r3, [r7, #7]
 8002330:	7013      	strb	r3, [r2, #0]
	_max30100_ir_current = irpa;
 8002332:	4a0b      	ldr	r2, [pc, #44]	@ (8002360 <MAX30100_SetLEDCurrent+0x44>)
 8002334:	79bb      	ldrb	r3, [r7, #6]
 8002336:	7013      	strb	r3, [r2, #0]
	MAX30100_WriteReg(MAX30100_LED_CONFIG, (redpa << MAX30100_LED_RED_PA) | irpa);
 8002338:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800233c:	011b      	lsls	r3, r3, #4
 800233e:	b25a      	sxtb	r2, r3
 8002340:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002344:	4313      	orrs	r3, r2
 8002346:	b25b      	sxtb	r3, r3
 8002348:	b2db      	uxtb	r3, r3
 800234a:	4619      	mov	r1, r3
 800234c:	2009      	movs	r0, #9
 800234e:	f7ff fea9 	bl	80020a4 <MAX30100_WriteReg>
}
 8002352:	bf00      	nop
 8002354:	3708      	adds	r7, #8
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	200003cd 	.word	0x200003cd
 8002360:	200003cc 	.word	0x200003cc

08002364 <MAX30100_ClearFIFO>:

void MAX30100_ClearFIFO(void){
 8002364:	b580      	push	{r7, lr}
 8002366:	af00      	add	r7, sp, #0
	MAX30100_WriteReg(MAX30100_FIFO_WR_PTR, 0x00);
 8002368:	2100      	movs	r1, #0
 800236a:	2002      	movs	r0, #2
 800236c:	f7ff fe9a 	bl	80020a4 <MAX30100_WriteReg>
	MAX30100_WriteReg(MAX30100_FIFO_RD_PTR, 0x00);
 8002370:	2100      	movs	r1, #0
 8002372:	2004      	movs	r0, #4
 8002374:	f7ff fe96 	bl	80020a4 <MAX30100_WriteReg>
	MAX30100_WriteReg(MAX30100_OVF_COUNTER, 0x00);
 8002378:	2100      	movs	r1, #0
 800237a:	2003      	movs	r0, #3
 800237c:	f7ff fe92 	bl	80020a4 <MAX30100_WriteReg>
}
 8002380:	bf00      	nop
 8002382:	bd80      	pop	{r7, pc}

08002384 <MAX30100_ReadFIFO>:

void MAX30100_ReadFIFO(void){
 8002384:	b580      	push	{r7, lr}
 8002386:	b094      	sub	sp, #80	@ 0x50
 8002388:	af02      	add	r7, sp, #8
	//uint8_t fifo_wr_ptr = MAX30100_ReadReg(MAX30100_FIFO_WR_PTR);
	//uint8_t fifo_rd_ptr = MAX30100_ReadReg(MAX30100_FIFO_RD_PTR);
	uint8_t num_sample = 64;//(fifo_wr_ptr - fifo_rd_ptr) * 4;
 800238a:	2340      	movs	r3, #64	@ 0x40
 800238c:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
	uint8_t fifo_data[64] = { 0 };
 8002390:	1d3b      	adds	r3, r7, #4
 8002392:	2240      	movs	r2, #64	@ 0x40
 8002394:	2100      	movs	r1, #0
 8002396:	4618      	mov	r0, r3
 8002398:	f004 f9f4 	bl	8006784 <memset>
	uint8_t reg = MAX30100_FIFO_DATA;
 800239c:	2305      	movs	r3, #5
 800239e:	70fb      	strb	r3, [r7, #3]
	HAL_I2C_Master_Transmit(_max30100_ui2c, MAX30100_I2C_ADDR, &reg, 1, MAX30100_TIMEOUT);
 80023a0:	4b31      	ldr	r3, [pc, #196]	@ (8002468 <MAX30100_ReadFIFO+0xe4>)
 80023a2:	6818      	ldr	r0, [r3, #0]
 80023a4:	1cfa      	adds	r2, r7, #3
 80023a6:	f04f 33ff 	mov.w	r3, #4294967295
 80023aa:	9300      	str	r3, [sp, #0]
 80023ac:	2301      	movs	r3, #1
 80023ae:	21ae      	movs	r1, #174	@ 0xae
 80023b0:	f001 fc7e 	bl	8003cb0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(_max30100_ui2c, MAX30100_I2C_ADDR, fifo_data, num_sample, MAX30100_TIMEOUT);
 80023b4:	4b2c      	ldr	r3, [pc, #176]	@ (8002468 <MAX30100_ReadFIFO+0xe4>)
 80023b6:	6818      	ldr	r0, [r3, #0]
 80023b8:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80023bc:	b29b      	uxth	r3, r3
 80023be:	1d3a      	adds	r2, r7, #4
 80023c0:	f04f 31ff 	mov.w	r1, #4294967295
 80023c4:	9100      	str	r1, [sp, #0]
 80023c6:	21ae      	movs	r1, #174	@ 0xae
 80023c8:	f001 fd70 	bl	8003eac <HAL_I2C_Master_Receive>
	for(uint8_t i = 0; i < num_sample; i += 4){
 80023cc:	2300      	movs	r3, #0
 80023ce:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80023d2:	e03d      	b.n	8002450 <MAX30100_ReadFIFO+0xcc>
		_max30100_ir_sample[i / 4] = (fifo_data[i] << 8) | fifo_data[i + 1];
 80023d4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80023d8:	3348      	adds	r3, #72	@ 0x48
 80023da:	443b      	add	r3, r7
 80023dc:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 80023e0:	b21b      	sxth	r3, r3
 80023e2:	021b      	lsls	r3, r3, #8
 80023e4:	b21a      	sxth	r2, r3
 80023e6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80023ea:	3301      	adds	r3, #1
 80023ec:	3348      	adds	r3, #72	@ 0x48
 80023ee:	443b      	add	r3, r7
 80023f0:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 80023f4:	b21b      	sxth	r3, r3
 80023f6:	4313      	orrs	r3, r2
 80023f8:	b219      	sxth	r1, r3
 80023fa:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80023fe:	089b      	lsrs	r3, r3, #2
 8002400:	b2db      	uxtb	r3, r3
 8002402:	461a      	mov	r2, r3
 8002404:	b289      	uxth	r1, r1
 8002406:	4b19      	ldr	r3, [pc, #100]	@ (800246c <MAX30100_ReadFIFO+0xe8>)
 8002408:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		_max30100_red_sample[i / 4] = (fifo_data[i + 2] << 8) | fifo_data[i + 3];
 800240c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002410:	3302      	adds	r3, #2
 8002412:	3348      	adds	r3, #72	@ 0x48
 8002414:	443b      	add	r3, r7
 8002416:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 800241a:	b21b      	sxth	r3, r3
 800241c:	021b      	lsls	r3, r3, #8
 800241e:	b21a      	sxth	r2, r3
 8002420:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002424:	3303      	adds	r3, #3
 8002426:	3348      	adds	r3, #72	@ 0x48
 8002428:	443b      	add	r3, r7
 800242a:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 800242e:	b21b      	sxth	r3, r3
 8002430:	4313      	orrs	r3, r2
 8002432:	b219      	sxth	r1, r3
 8002434:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002438:	089b      	lsrs	r3, r3, #2
 800243a:	b2db      	uxtb	r3, r3
 800243c:	461a      	mov	r2, r3
 800243e:	b289      	uxth	r1, r1
 8002440:	4b0b      	ldr	r3, [pc, #44]	@ (8002470 <MAX30100_ReadFIFO+0xec>)
 8002442:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for(uint8_t i = 0; i < num_sample; i += 4){
 8002446:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800244a:	3304      	adds	r3, #4
 800244c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8002450:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8002454:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8002458:	429a      	cmp	r2, r3
 800245a:	d3bb      	bcc.n	80023d4 <MAX30100_ReadFIFO+0x50>
	}

}
 800245c:	bf00      	nop
 800245e:	bf00      	nop
 8002460:	3748      	adds	r7, #72	@ 0x48
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	20000380 	.word	0x20000380
 800246c:	2000038c 	.word	0x2000038c
 8002470:	200003ac 	.word	0x200003ac

08002474 <MAX30100_ReadTemperature>:

float MAX30100_ReadTemperature(){
 8002474:	b5b0      	push	{r4, r5, r7, lr}
 8002476:	b082      	sub	sp, #8
 8002478:	af00      	add	r7, sp, #0
	int8_t tempInt = (int8_t) MAX30100_ReadReg(MAX30100_TMP_INTEGER);
 800247a:	2016      	movs	r0, #22
 800247c:	f7ff fdee 	bl	800205c <MAX30100_ReadReg>
 8002480:	4603      	mov	r3, r0
 8002482:	71fb      	strb	r3, [r7, #7]
	uint8_t tempFrac = MAX30100_ReadReg(MAX30100_TMP_FRACTION);
 8002484:	2017      	movs	r0, #23
 8002486:	f7ff fde9 	bl	800205c <MAX30100_ReadReg>
 800248a:	4603      	mov	r3, r0
 800248c:	71bb      	strb	r3, [r7, #6]
	return (tempInt + tempFrac / 16.0);
 800248e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002492:	4618      	mov	r0, r3
 8002494:	f7fe f846 	bl	8000524 <__aeabi_i2d>
 8002498:	4604      	mov	r4, r0
 800249a:	460d      	mov	r5, r1
 800249c:	79bb      	ldrb	r3, [r7, #6]
 800249e:	4618      	mov	r0, r3
 80024a0:	f7fe f840 	bl	8000524 <__aeabi_i2d>
 80024a4:	f04f 0200 	mov.w	r2, #0
 80024a8:	4b0b      	ldr	r3, [pc, #44]	@ (80024d8 <MAX30100_ReadTemperature+0x64>)
 80024aa:	f7fe f9cf 	bl	800084c <__aeabi_ddiv>
 80024ae:	4602      	mov	r2, r0
 80024b0:	460b      	mov	r3, r1
 80024b2:	4620      	mov	r0, r4
 80024b4:	4629      	mov	r1, r5
 80024b6:	f7fd fee9 	bl	800028c <__adddf3>
 80024ba:	4602      	mov	r2, r0
 80024bc:	460b      	mov	r3, r1
 80024be:	4610      	mov	r0, r2
 80024c0:	4619      	mov	r1, r3
 80024c2:	f7fe faab 	bl	8000a1c <__aeabi_d2f>
 80024c6:	4603      	mov	r3, r0
 80024c8:	ee07 3a90 	vmov	s15, r3
}
 80024cc:	eeb0 0a67 	vmov.f32	s0, s15
 80024d0:	3708      	adds	r7, #8
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bdb0      	pop	{r4, r5, r7, pc}
 80024d6:	bf00      	nop
 80024d8:	40300000 	.word	0x40300000

080024dc <MAX30100_PlotIrToUART>:
	char data[15];
	sprintf(data, "temp:%d.%d\n", tempInt, tempFrac);
	HAL_UART_Transmit(uuart, data, strlen(data), MAX30100_TIMEOUT);
}

void MAX30100_PlotIrToUART(UART_HandleTypeDef *uuart, uint16_t *samples, uint8_t sampleSize){
 80024dc:	b580      	push	{r7, lr}
 80024de:	b088      	sub	sp, #32
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	60f8      	str	r0, [r7, #12]
 80024e4:	60b9      	str	r1, [r7, #8]
 80024e6:	4613      	mov	r3, r2
 80024e8:	71fb      	strb	r3, [r7, #7]
	char data[10];
	for(uint8_t i = 0; i< sampleSize; i++){
 80024ea:	2300      	movs	r3, #0
 80024ec:	77fb      	strb	r3, [r7, #31]
 80024ee:	e01c      	b.n	800252a <MAX30100_PlotIrToUART+0x4e>
		sprintf(data, "s:%d\n", samples[i]);
 80024f0:	7ffb      	ldrb	r3, [r7, #31]
 80024f2:	005b      	lsls	r3, r3, #1
 80024f4:	68ba      	ldr	r2, [r7, #8]
 80024f6:	4413      	add	r3, r2
 80024f8:	881b      	ldrh	r3, [r3, #0]
 80024fa:	461a      	mov	r2, r3
 80024fc:	f107 0314 	add.w	r3, r7, #20
 8002500:	490e      	ldr	r1, [pc, #56]	@ (800253c <MAX30100_PlotIrToUART+0x60>)
 8002502:	4618      	mov	r0, r3
 8002504:	f004 f8fc 	bl	8006700 <siprintf>
		HAL_UART_Transmit(uuart, data, strlen(data), MAX30100_TIMEOUT);
 8002508:	f107 0314 	add.w	r3, r7, #20
 800250c:	4618      	mov	r0, r3
 800250e:	f7fd fe5f 	bl	80001d0 <strlen>
 8002512:	4603      	mov	r3, r0
 8002514:	b29a      	uxth	r2, r3
 8002516:	f107 0114 	add.w	r1, r7, #20
 800251a:	f04f 33ff 	mov.w	r3, #4294967295
 800251e:	68f8      	ldr	r0, [r7, #12]
 8002520:	f003 fb7e 	bl	8005c20 <HAL_UART_Transmit>
	for(uint8_t i = 0; i< sampleSize; i++){
 8002524:	7ffb      	ldrb	r3, [r7, #31]
 8002526:	3301      	adds	r3, #1
 8002528:	77fb      	strb	r3, [r7, #31]
 800252a:	7ffa      	ldrb	r2, [r7, #31]
 800252c:	79fb      	ldrb	r3, [r7, #7]
 800252e:	429a      	cmp	r2, r3
 8002530:	d3de      	bcc.n	80024f0 <MAX30100_PlotIrToUART+0x14>
	}
}
 8002532:	bf00      	nop
 8002534:	bf00      	nop
 8002536:	3720      	adds	r7, #32
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}
 800253c:	08007128 	.word	0x08007128

08002540 <MAX30100_PlotBothToUART>:

void MAX30100_PlotBothToUART(UART_HandleTypeDef *uuart, uint16_t *samplesRed, uint16_t *samplesIr, uint8_t sampleSize){
 8002540:	b580      	push	{r7, lr}
 8002542:	b08a      	sub	sp, #40	@ 0x28
 8002544:	af00      	add	r7, sp, #0
 8002546:	60f8      	str	r0, [r7, #12]
 8002548:	60b9      	str	r1, [r7, #8]
 800254a:	607a      	str	r2, [r7, #4]
 800254c:	70fb      	strb	r3, [r7, #3]
	char data[20];
	for(uint8_t i = 0; i< sampleSize; i++){
 800254e:	2300      	movs	r3, #0
 8002550:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002554:	e025      	b.n	80025a2 <MAX30100_PlotBothToUART+0x62>
		sprintf(data, "red:%d\tir:%d\n", samplesRed[i], samplesIr[i]);
 8002556:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800255a:	005b      	lsls	r3, r3, #1
 800255c:	68ba      	ldr	r2, [r7, #8]
 800255e:	4413      	add	r3, r2
 8002560:	881b      	ldrh	r3, [r3, #0]
 8002562:	4619      	mov	r1, r3
 8002564:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002568:	005b      	lsls	r3, r3, #1
 800256a:	687a      	ldr	r2, [r7, #4]
 800256c:	4413      	add	r3, r2
 800256e:	881b      	ldrh	r3, [r3, #0]
 8002570:	f107 0010 	add.w	r0, r7, #16
 8002574:	460a      	mov	r2, r1
 8002576:	4910      	ldr	r1, [pc, #64]	@ (80025b8 <MAX30100_PlotBothToUART+0x78>)
 8002578:	f004 f8c2 	bl	8006700 <siprintf>
		HAL_UART_Transmit(uuart, data, strlen(data), MAX30100_TIMEOUT);
 800257c:	f107 0310 	add.w	r3, r7, #16
 8002580:	4618      	mov	r0, r3
 8002582:	f7fd fe25 	bl	80001d0 <strlen>
 8002586:	4603      	mov	r3, r0
 8002588:	b29a      	uxth	r2, r3
 800258a:	f107 0110 	add.w	r1, r7, #16
 800258e:	f04f 33ff 	mov.w	r3, #4294967295
 8002592:	68f8      	ldr	r0, [r7, #12]
 8002594:	f003 fb44 	bl	8005c20 <HAL_UART_Transmit>
	for(uint8_t i = 0; i< sampleSize; i++){
 8002598:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800259c:	3301      	adds	r3, #1
 800259e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80025a2:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80025a6:	78fb      	ldrb	r3, [r7, #3]
 80025a8:	429a      	cmp	r2, r3
 80025aa:	d3d4      	bcc.n	8002556 <MAX30100_PlotBothToUART+0x16>
	}
}
 80025ac:	bf00      	nop
 80025ae:	bf00      	nop
 80025b0:	3728      	adds	r7, #40	@ 0x28
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	08007130 	.word	0x08007130

080025bc <MAX30100_Stop>:

void MAX30100_Stop(void){
 80025bc:	b580      	push	{r7, lr}
 80025be:	af00      	add	r7, sp, #0
	_max30100_mode = MAX30100_IDLE_MODE;
 80025c0:	4b06      	ldr	r3, [pc, #24]	@ (80025dc <MAX30100_Stop+0x20>)
 80025c2:	2200      	movs	r2, #0
 80025c4:	701a      	strb	r2, [r3, #0]
	MAX30100_SetLEDCurrent(MAX30100_LEDCURRENT_0_0, MAX30100_LEDCURRENT_0_0);
 80025c6:	2100      	movs	r1, #0
 80025c8:	2000      	movs	r0, #0
 80025ca:	f7ff fea7 	bl	800231c <MAX30100_SetLEDCurrent>
	MAX30100_WriteReg(MAX30100_INTERRUPT_ENB, 0x00);
 80025ce:	2100      	movs	r1, #0
 80025d0:	2001      	movs	r0, #1
 80025d2:	f7ff fd67 	bl	80020a4 <MAX30100_WriteReg>
}
 80025d6:	bf00      	nop
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	20000388 	.word	0x20000388

080025e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025e0:	b480      	push	{r7}
 80025e2:	b083      	sub	sp, #12
 80025e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025e6:	2300      	movs	r3, #0
 80025e8:	607b      	str	r3, [r7, #4]
 80025ea:	4b10      	ldr	r3, [pc, #64]	@ (800262c <HAL_MspInit+0x4c>)
 80025ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025ee:	4a0f      	ldr	r2, [pc, #60]	@ (800262c <HAL_MspInit+0x4c>)
 80025f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80025f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80025f6:	4b0d      	ldr	r3, [pc, #52]	@ (800262c <HAL_MspInit+0x4c>)
 80025f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025fe:	607b      	str	r3, [r7, #4]
 8002600:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002602:	2300      	movs	r3, #0
 8002604:	603b      	str	r3, [r7, #0]
 8002606:	4b09      	ldr	r3, [pc, #36]	@ (800262c <HAL_MspInit+0x4c>)
 8002608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800260a:	4a08      	ldr	r2, [pc, #32]	@ (800262c <HAL_MspInit+0x4c>)
 800260c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002610:	6413      	str	r3, [r2, #64]	@ 0x40
 8002612:	4b06      	ldr	r3, [pc, #24]	@ (800262c <HAL_MspInit+0x4c>)
 8002614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002616:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800261a:	603b      	str	r3, [r7, #0]
 800261c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800261e:	bf00      	nop
 8002620:	370c      	adds	r7, #12
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr
 800262a:	bf00      	nop
 800262c:	40023800 	.word	0x40023800

08002630 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b08a      	sub	sp, #40	@ 0x28
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002638:	f107 0314 	add.w	r3, r7, #20
 800263c:	2200      	movs	r2, #0
 800263e:	601a      	str	r2, [r3, #0]
 8002640:	605a      	str	r2, [r3, #4]
 8002642:	609a      	str	r2, [r3, #8]
 8002644:	60da      	str	r2, [r3, #12]
 8002646:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a17      	ldr	r2, [pc, #92]	@ (80026ac <HAL_ADC_MspInit+0x7c>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d127      	bne.n	80026a2 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002652:	2300      	movs	r3, #0
 8002654:	613b      	str	r3, [r7, #16]
 8002656:	4b16      	ldr	r3, [pc, #88]	@ (80026b0 <HAL_ADC_MspInit+0x80>)
 8002658:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800265a:	4a15      	ldr	r2, [pc, #84]	@ (80026b0 <HAL_ADC_MspInit+0x80>)
 800265c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002660:	6453      	str	r3, [r2, #68]	@ 0x44
 8002662:	4b13      	ldr	r3, [pc, #76]	@ (80026b0 <HAL_ADC_MspInit+0x80>)
 8002664:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002666:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800266a:	613b      	str	r3, [r7, #16]
 800266c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800266e:	2300      	movs	r3, #0
 8002670:	60fb      	str	r3, [r7, #12]
 8002672:	4b0f      	ldr	r3, [pc, #60]	@ (80026b0 <HAL_ADC_MspInit+0x80>)
 8002674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002676:	4a0e      	ldr	r2, [pc, #56]	@ (80026b0 <HAL_ADC_MspInit+0x80>)
 8002678:	f043 0301 	orr.w	r3, r3, #1
 800267c:	6313      	str	r3, [r2, #48]	@ 0x30
 800267e:	4b0c      	ldr	r3, [pc, #48]	@ (80026b0 <HAL_ADC_MspInit+0x80>)
 8002680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002682:	f003 0301 	and.w	r3, r3, #1
 8002686:	60fb      	str	r3, [r7, #12]
 8002688:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800268a:	2301      	movs	r3, #1
 800268c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800268e:	2303      	movs	r3, #3
 8002690:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002692:	2300      	movs	r3, #0
 8002694:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002696:	f107 0314 	add.w	r3, r7, #20
 800269a:	4619      	mov	r1, r3
 800269c:	4805      	ldr	r0, [pc, #20]	@ (80026b4 <HAL_ADC_MspInit+0x84>)
 800269e:	f000 ffdd 	bl	800365c <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 80026a2:	bf00      	nop
 80026a4:	3728      	adds	r7, #40	@ 0x28
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	40012000 	.word	0x40012000
 80026b0:	40023800 	.word	0x40023800
 80026b4:	40020000 	.word	0x40020000

080026b8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b08a      	sub	sp, #40	@ 0x28
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026c0:	f107 0314 	add.w	r3, r7, #20
 80026c4:	2200      	movs	r2, #0
 80026c6:	601a      	str	r2, [r3, #0]
 80026c8:	605a      	str	r2, [r3, #4]
 80026ca:	609a      	str	r2, [r3, #8]
 80026cc:	60da      	str	r2, [r3, #12]
 80026ce:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a19      	ldr	r2, [pc, #100]	@ (800273c <HAL_I2C_MspInit+0x84>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d12b      	bne.n	8002732 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026da:	2300      	movs	r3, #0
 80026dc:	613b      	str	r3, [r7, #16]
 80026de:	4b18      	ldr	r3, [pc, #96]	@ (8002740 <HAL_I2C_MspInit+0x88>)
 80026e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026e2:	4a17      	ldr	r2, [pc, #92]	@ (8002740 <HAL_I2C_MspInit+0x88>)
 80026e4:	f043 0302 	orr.w	r3, r3, #2
 80026e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80026ea:	4b15      	ldr	r3, [pc, #84]	@ (8002740 <HAL_I2C_MspInit+0x88>)
 80026ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ee:	f003 0302 	and.w	r3, r3, #2
 80026f2:	613b      	str	r3, [r7, #16]
 80026f4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80026f6:	23c0      	movs	r3, #192	@ 0xc0
 80026f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80026fa:	2312      	movs	r3, #18
 80026fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026fe:	2300      	movs	r3, #0
 8002700:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002702:	2303      	movs	r3, #3
 8002704:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002706:	2304      	movs	r3, #4
 8002708:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800270a:	f107 0314 	add.w	r3, r7, #20
 800270e:	4619      	mov	r1, r3
 8002710:	480c      	ldr	r0, [pc, #48]	@ (8002744 <HAL_I2C_MspInit+0x8c>)
 8002712:	f000 ffa3 	bl	800365c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002716:	2300      	movs	r3, #0
 8002718:	60fb      	str	r3, [r7, #12]
 800271a:	4b09      	ldr	r3, [pc, #36]	@ (8002740 <HAL_I2C_MspInit+0x88>)
 800271c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800271e:	4a08      	ldr	r2, [pc, #32]	@ (8002740 <HAL_I2C_MspInit+0x88>)
 8002720:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002724:	6413      	str	r3, [r2, #64]	@ 0x40
 8002726:	4b06      	ldr	r3, [pc, #24]	@ (8002740 <HAL_I2C_MspInit+0x88>)
 8002728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800272a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800272e:	60fb      	str	r3, [r7, #12]
 8002730:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002732:	bf00      	nop
 8002734:	3728      	adds	r7, #40	@ 0x28
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}
 800273a:	bf00      	nop
 800273c:	40005400 	.word	0x40005400
 8002740:	40023800 	.word	0x40023800
 8002744:	40020400 	.word	0x40020400

08002748 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b08a      	sub	sp, #40	@ 0x28
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002750:	f107 0314 	add.w	r3, r7, #20
 8002754:	2200      	movs	r2, #0
 8002756:	601a      	str	r2, [r3, #0]
 8002758:	605a      	str	r2, [r3, #4]
 800275a:	609a      	str	r2, [r3, #8]
 800275c:	60da      	str	r2, [r3, #12]
 800275e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a19      	ldr	r2, [pc, #100]	@ (80027cc <HAL_SPI_MspInit+0x84>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d12c      	bne.n	80027c4 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800276a:	2300      	movs	r3, #0
 800276c:	613b      	str	r3, [r7, #16]
 800276e:	4b18      	ldr	r3, [pc, #96]	@ (80027d0 <HAL_SPI_MspInit+0x88>)
 8002770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002772:	4a17      	ldr	r2, [pc, #92]	@ (80027d0 <HAL_SPI_MspInit+0x88>)
 8002774:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002778:	6413      	str	r3, [r2, #64]	@ 0x40
 800277a:	4b15      	ldr	r3, [pc, #84]	@ (80027d0 <HAL_SPI_MspInit+0x88>)
 800277c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800277e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002782:	613b      	str	r3, [r7, #16]
 8002784:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002786:	2300      	movs	r3, #0
 8002788:	60fb      	str	r3, [r7, #12]
 800278a:	4b11      	ldr	r3, [pc, #68]	@ (80027d0 <HAL_SPI_MspInit+0x88>)
 800278c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800278e:	4a10      	ldr	r2, [pc, #64]	@ (80027d0 <HAL_SPI_MspInit+0x88>)
 8002790:	f043 0302 	orr.w	r3, r3, #2
 8002794:	6313      	str	r3, [r2, #48]	@ 0x30
 8002796:	4b0e      	ldr	r3, [pc, #56]	@ (80027d0 <HAL_SPI_MspInit+0x88>)
 8002798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800279a:	f003 0302 	and.w	r3, r3, #2
 800279e:	60fb      	str	r3, [r7, #12]
 80027a0:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80027a2:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80027a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027a8:	2302      	movs	r3, #2
 80027aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ac:	2300      	movs	r3, #0
 80027ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027b0:	2303      	movs	r3, #3
 80027b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80027b4:	2305      	movs	r3, #5
 80027b6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027b8:	f107 0314 	add.w	r3, r7, #20
 80027bc:	4619      	mov	r1, r3
 80027be:	4805      	ldr	r0, [pc, #20]	@ (80027d4 <HAL_SPI_MspInit+0x8c>)
 80027c0:	f000 ff4c 	bl	800365c <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 80027c4:	bf00      	nop
 80027c6:	3728      	adds	r7, #40	@ 0x28
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bd80      	pop	{r7, pc}
 80027cc:	40003800 	.word	0x40003800
 80027d0:	40023800 	.word	0x40023800
 80027d4:	40020400 	.word	0x40020400

080027d8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80027d8:	b480      	push	{r7}
 80027da:	b085      	sub	sp, #20
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027e8:	d10d      	bne.n	8002806 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80027ea:	2300      	movs	r3, #0
 80027ec:	60fb      	str	r3, [r7, #12]
 80027ee:	4b09      	ldr	r3, [pc, #36]	@ (8002814 <HAL_TIM_Base_MspInit+0x3c>)
 80027f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027f2:	4a08      	ldr	r2, [pc, #32]	@ (8002814 <HAL_TIM_Base_MspInit+0x3c>)
 80027f4:	f043 0301 	orr.w	r3, r3, #1
 80027f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80027fa:	4b06      	ldr	r3, [pc, #24]	@ (8002814 <HAL_TIM_Base_MspInit+0x3c>)
 80027fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027fe:	f003 0301 	and.w	r3, r3, #1
 8002802:	60fb      	str	r3, [r7, #12]
 8002804:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8002806:	bf00      	nop
 8002808:	3714      	adds	r7, #20
 800280a:	46bd      	mov	sp, r7
 800280c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002810:	4770      	bx	lr
 8002812:	bf00      	nop
 8002814:	40023800 	.word	0x40023800

08002818 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b08a      	sub	sp, #40	@ 0x28
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002820:	f107 0314 	add.w	r3, r7, #20
 8002824:	2200      	movs	r2, #0
 8002826:	601a      	str	r2, [r3, #0]
 8002828:	605a      	str	r2, [r3, #4]
 800282a:	609a      	str	r2, [r3, #8]
 800282c:	60da      	str	r2, [r3, #12]
 800282e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a19      	ldr	r2, [pc, #100]	@ (800289c <HAL_UART_MspInit+0x84>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d12c      	bne.n	8002894 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800283a:	2300      	movs	r3, #0
 800283c:	613b      	str	r3, [r7, #16]
 800283e:	4b18      	ldr	r3, [pc, #96]	@ (80028a0 <HAL_UART_MspInit+0x88>)
 8002840:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002842:	4a17      	ldr	r2, [pc, #92]	@ (80028a0 <HAL_UART_MspInit+0x88>)
 8002844:	f043 0310 	orr.w	r3, r3, #16
 8002848:	6453      	str	r3, [r2, #68]	@ 0x44
 800284a:	4b15      	ldr	r3, [pc, #84]	@ (80028a0 <HAL_UART_MspInit+0x88>)
 800284c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800284e:	f003 0310 	and.w	r3, r3, #16
 8002852:	613b      	str	r3, [r7, #16]
 8002854:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002856:	2300      	movs	r3, #0
 8002858:	60fb      	str	r3, [r7, #12]
 800285a:	4b11      	ldr	r3, [pc, #68]	@ (80028a0 <HAL_UART_MspInit+0x88>)
 800285c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800285e:	4a10      	ldr	r2, [pc, #64]	@ (80028a0 <HAL_UART_MspInit+0x88>)
 8002860:	f043 0301 	orr.w	r3, r3, #1
 8002864:	6313      	str	r3, [r2, #48]	@ 0x30
 8002866:	4b0e      	ldr	r3, [pc, #56]	@ (80028a0 <HAL_UART_MspInit+0x88>)
 8002868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800286a:	f003 0301 	and.w	r3, r3, #1
 800286e:	60fb      	str	r3, [r7, #12]
 8002870:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002872:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002876:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002878:	2302      	movs	r3, #2
 800287a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800287c:	2300      	movs	r3, #0
 800287e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002880:	2303      	movs	r3, #3
 8002882:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002884:	2307      	movs	r3, #7
 8002886:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002888:	f107 0314 	add.w	r3, r7, #20
 800288c:	4619      	mov	r1, r3
 800288e:	4805      	ldr	r0, [pc, #20]	@ (80028a4 <HAL_UART_MspInit+0x8c>)
 8002890:	f000 fee4 	bl	800365c <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8002894:	bf00      	nop
 8002896:	3728      	adds	r7, #40	@ 0x28
 8002898:	46bd      	mov	sp, r7
 800289a:	bd80      	pop	{r7, pc}
 800289c:	40011000 	.word	0x40011000
 80028a0:	40023800 	.word	0x40023800
 80028a4:	40020000 	.word	0x40020000

080028a8 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b086      	sub	sp, #24
 80028ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 80028ae:	1d3b      	adds	r3, r7, #4
 80028b0:	2200      	movs	r2, #0
 80028b2:	601a      	str	r2, [r3, #0]
 80028b4:	605a      	str	r2, [r3, #4]
 80028b6:	609a      	str	r2, [r3, #8]
 80028b8:	60da      	str	r2, [r3, #12]
 80028ba:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 80028bc:	4b1c      	ldr	r3, [pc, #112]	@ (8002930 <HAL_FSMC_MspInit+0x88>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d131      	bne.n	8002928 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 80028c4:	4b1a      	ldr	r3, [pc, #104]	@ (8002930 <HAL_FSMC_MspInit+0x88>)
 80028c6:	2201      	movs	r2, #1
 80028c8:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80028ca:	2300      	movs	r3, #0
 80028cc:	603b      	str	r3, [r7, #0]
 80028ce:	4b19      	ldr	r3, [pc, #100]	@ (8002934 <HAL_FSMC_MspInit+0x8c>)
 80028d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028d2:	4a18      	ldr	r2, [pc, #96]	@ (8002934 <HAL_FSMC_MspInit+0x8c>)
 80028d4:	f043 0301 	orr.w	r3, r3, #1
 80028d8:	6393      	str	r3, [r2, #56]	@ 0x38
 80028da:	4b16      	ldr	r3, [pc, #88]	@ (8002934 <HAL_FSMC_MspInit+0x8c>)
 80028dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028de:	f003 0301 	and.w	r3, r3, #1
 80028e2:	603b      	str	r3, [r7, #0]
 80028e4:	683b      	ldr	r3, [r7, #0]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80028e6:	f64f 7380 	movw	r3, #65408	@ 0xff80
 80028ea:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ec:	2302      	movs	r3, #2
 80028ee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f0:	2300      	movs	r3, #0
 80028f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028f4:	2303      	movs	r3, #3
 80028f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80028f8:	230c      	movs	r3, #12
 80028fa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80028fc:	1d3b      	adds	r3, r7, #4
 80028fe:	4619      	mov	r1, r3
 8002900:	480d      	ldr	r0, [pc, #52]	@ (8002938 <HAL_FSMC_MspInit+0x90>)
 8002902:	f000 feab 	bl	800365c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_13
 8002906:	f24e 73b3 	movw	r3, #59315	@ 0xe7b3
 800290a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800290c:	2302      	movs	r3, #2
 800290e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002910:	2300      	movs	r3, #0
 8002912:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002914:	2303      	movs	r3, #3
 8002916:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8002918:	230c      	movs	r3, #12
 800291a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800291c:	1d3b      	adds	r3, r7, #4
 800291e:	4619      	mov	r1, r3
 8002920:	4806      	ldr	r0, [pc, #24]	@ (800293c <HAL_FSMC_MspInit+0x94>)
 8002922:	f000 fe9b 	bl	800365c <HAL_GPIO_Init>
 8002926:	e000      	b.n	800292a <HAL_FSMC_MspInit+0x82>
    return;
 8002928:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 800292a:	3718      	adds	r7, #24
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}
 8002930:	200003d4 	.word	0x200003d4
 8002934:	40023800 	.word	0x40023800
 8002938:	40021000 	.word	0x40021000
 800293c:	40020c00 	.word	0x40020c00

08002940 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8002940:	b580      	push	{r7, lr}
 8002942:	b082      	sub	sp, #8
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8002948:	f7ff ffae 	bl	80028a8 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 800294c:	bf00      	nop
 800294e:	3708      	adds	r7, #8
 8002950:	46bd      	mov	sp, r7
 8002952:	bd80      	pop	{r7, pc}

08002954 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002954:	b480      	push	{r7}
 8002956:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002958:	bf00      	nop
 800295a:	46bd      	mov	sp, r7
 800295c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002960:	4770      	bx	lr

08002962 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002962:	b480      	push	{r7}
 8002964:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002966:	bf00      	nop
 8002968:	e7fd      	b.n	8002966 <HardFault_Handler+0x4>

0800296a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800296a:	b480      	push	{r7}
 800296c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800296e:	bf00      	nop
 8002970:	e7fd      	b.n	800296e <MemManage_Handler+0x4>

08002972 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002972:	b480      	push	{r7}
 8002974:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002976:	bf00      	nop
 8002978:	e7fd      	b.n	8002976 <BusFault_Handler+0x4>

0800297a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800297a:	b480      	push	{r7}
 800297c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800297e:	bf00      	nop
 8002980:	e7fd      	b.n	800297e <UsageFault_Handler+0x4>

08002982 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002982:	b480      	push	{r7}
 8002984:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002986:	bf00      	nop
 8002988:	46bd      	mov	sp, r7
 800298a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298e:	4770      	bx	lr

08002990 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002990:	b480      	push	{r7}
 8002992:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002994:	bf00      	nop
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr

0800299e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800299e:	b480      	push	{r7}
 80029a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80029a2:	bf00      	nop
 80029a4:	46bd      	mov	sp, r7
 80029a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029aa:	4770      	bx	lr

080029ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80029b0:	f000 f8fe 	bl	8002bb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80029b4:	bf00      	nop
 80029b6:	bd80      	pop	{r7, pc}

080029b8 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80029bc:	2001      	movs	r0, #1
 80029be:	f001 f81b 	bl	80039f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */
  MAX30100_InterruptHandler();
 80029c2:	f7ff fbc5 	bl	8002150 <MAX30100_InterruptHandler>
  /* USER CODE END EXTI0_IRQn 1 */
}
 80029c6:	bf00      	nop
 80029c8:	bd80      	pop	{r7, pc}
	...

080029cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b086      	sub	sp, #24
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80029d4:	4a14      	ldr	r2, [pc, #80]	@ (8002a28 <_sbrk+0x5c>)
 80029d6:	4b15      	ldr	r3, [pc, #84]	@ (8002a2c <_sbrk+0x60>)
 80029d8:	1ad3      	subs	r3, r2, r3
 80029da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80029e0:	4b13      	ldr	r3, [pc, #76]	@ (8002a30 <_sbrk+0x64>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d102      	bne.n	80029ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80029e8:	4b11      	ldr	r3, [pc, #68]	@ (8002a30 <_sbrk+0x64>)
 80029ea:	4a12      	ldr	r2, [pc, #72]	@ (8002a34 <_sbrk+0x68>)
 80029ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80029ee:	4b10      	ldr	r3, [pc, #64]	@ (8002a30 <_sbrk+0x64>)
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	4413      	add	r3, r2
 80029f6:	693a      	ldr	r2, [r7, #16]
 80029f8:	429a      	cmp	r2, r3
 80029fa:	d207      	bcs.n	8002a0c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80029fc:	f003 feda 	bl	80067b4 <__errno>
 8002a00:	4603      	mov	r3, r0
 8002a02:	220c      	movs	r2, #12
 8002a04:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002a06:	f04f 33ff 	mov.w	r3, #4294967295
 8002a0a:	e009      	b.n	8002a20 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002a0c:	4b08      	ldr	r3, [pc, #32]	@ (8002a30 <_sbrk+0x64>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a12:	4b07      	ldr	r3, [pc, #28]	@ (8002a30 <_sbrk+0x64>)
 8002a14:	681a      	ldr	r2, [r3, #0]
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	4413      	add	r3, r2
 8002a1a:	4a05      	ldr	r2, [pc, #20]	@ (8002a30 <_sbrk+0x64>)
 8002a1c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
}
 8002a20:	4618      	mov	r0, r3
 8002a22:	3718      	adds	r7, #24
 8002a24:	46bd      	mov	sp, r7
 8002a26:	bd80      	pop	{r7, pc}
 8002a28:	20020000 	.word	0x20020000
 8002a2c:	00000400 	.word	0x00000400
 8002a30:	200003d8 	.word	0x200003d8
 8002a34:	20000548 	.word	0x20000548

08002a38 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002a3c:	4b06      	ldr	r3, [pc, #24]	@ (8002a58 <SystemInit+0x20>)
 8002a3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a42:	4a05      	ldr	r2, [pc, #20]	@ (8002a58 <SystemInit+0x20>)
 8002a44:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002a48:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002a4c:	bf00      	nop
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a54:	4770      	bx	lr
 8002a56:	bf00      	nop
 8002a58:	e000ed00 	.word	0xe000ed00

08002a5c <TouchCalibrate>:

	return true;
}

void TouchCalibrate(void)
{
 8002a5c:	b5b0      	push	{r4, r5, r7, lr}
 8002a5e:	b08c      	sub	sp, #48	@ 0x30
 8002a60:	af00      	add	r7, sp, #0
//	uint16_t x;
//	uint16_t y;
	POINT_T raw_points[3];
	POINT_T display_points[3] = {{40, 40}, {200, 40}, {200, 280}};
 8002a62:	4b13      	ldr	r3, [pc, #76]	@ (8002ab0 <TouchCalibrate+0x54>)
 8002a64:	463c      	mov	r4, r7
 8002a66:	461d      	mov	r5, r3
 8002a68:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a6a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a6c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002a70:	e884 0003 	stmia.w	r4, {r0, r1}

	raw_points[0].x = 2970;
 8002a74:	f640 339a 	movw	r3, #2970	@ 0xb9a
 8002a78:	61bb      	str	r3, [r7, #24]
	raw_points[0].y = 670;
 8002a7a:	f240 239e 	movw	r3, #670	@ 0x29e
 8002a7e:	61fb      	str	r3, [r7, #28]



    /* second point */

	raw_points[1].x = 865;
 8002a80:	f240 3361 	movw	r3, #865	@ 0x361
 8002a84:	623b      	str	r3, [r7, #32]
	raw_points[1].y = 711;
 8002a86:	f240 23c7 	movw	r3, #711	@ 0x2c7
 8002a8a:	627b      	str	r3, [r7, #36]	@ 0x24




	raw_points[2].x = 789;
 8002a8c:	f240 3315 	movw	r3, #789	@ 0x315
 8002a90:	62bb      	str	r3, [r7, #40]	@ 0x28
	raw_points[2].y = 3239;
 8002a92:	f640 43a7 	movw	r3, #3239	@ 0xca7
 8002a96:	62fb      	str	r3, [r7, #44]	@ 0x2c



	(void)setCalibrationMatrix(display_points, raw_points, &matrix);
 8002a98:	f107 0118 	add.w	r1, r7, #24
 8002a9c:	463b      	mov	r3, r7
 8002a9e:	4a05      	ldr	r2, [pc, #20]	@ (8002ab4 <TouchCalibrate+0x58>)
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	f7fe f9bf 	bl	8000e24 <setCalibrationMatrix>
}
 8002aa6:	bf00      	nop
 8002aa8:	3730      	adds	r7, #48	@ 0x30
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bdb0      	pop	{r4, r5, r7, pc}
 8002aae:	bf00      	nop
 8002ab0:	08007140 	.word	0x08007140
 8002ab4:	200003dc 	.word	0x200003dc

08002ab8 <Reset_Handler>:
 8002ab8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002af0 <LoopFillZerobss+0xe>
 8002abc:	f7ff ffbc 	bl	8002a38 <SystemInit>
 8002ac0:	480c      	ldr	r0, [pc, #48]	@ (8002af4 <LoopFillZerobss+0x12>)
 8002ac2:	490d      	ldr	r1, [pc, #52]	@ (8002af8 <LoopFillZerobss+0x16>)
 8002ac4:	4a0d      	ldr	r2, [pc, #52]	@ (8002afc <LoopFillZerobss+0x1a>)
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	e002      	b.n	8002ad0 <LoopCopyDataInit>

08002aca <CopyDataInit>:
 8002aca:	58d4      	ldr	r4, [r2, r3]
 8002acc:	50c4      	str	r4, [r0, r3]
 8002ace:	3304      	adds	r3, #4

08002ad0 <LoopCopyDataInit>:
 8002ad0:	18c4      	adds	r4, r0, r3
 8002ad2:	428c      	cmp	r4, r1
 8002ad4:	d3f9      	bcc.n	8002aca <CopyDataInit>
 8002ad6:	4a0a      	ldr	r2, [pc, #40]	@ (8002b00 <LoopFillZerobss+0x1e>)
 8002ad8:	4c0a      	ldr	r4, [pc, #40]	@ (8002b04 <LoopFillZerobss+0x22>)
 8002ada:	2300      	movs	r3, #0
 8002adc:	e001      	b.n	8002ae2 <LoopFillZerobss>

08002ade <FillZerobss>:
 8002ade:	6013      	str	r3, [r2, #0]
 8002ae0:	3204      	adds	r2, #4

08002ae2 <LoopFillZerobss>:
 8002ae2:	42a2      	cmp	r2, r4
 8002ae4:	d3fb      	bcc.n	8002ade <FillZerobss>
 8002ae6:	f003 fe6b 	bl	80067c0 <__libc_init_array>
 8002aea:	f7fe ff33 	bl	8001954 <main>
 8002aee:	4770      	bx	lr
 8002af0:	20020000 	.word	0x20020000
 8002af4:	20000000 	.word	0x20000000
 8002af8:	20000084 	.word	0x20000084
 8002afc:	08008208 	.word	0x08008208
 8002b00:	20000084 	.word	0x20000084
 8002b04:	20000544 	.word	0x20000544

08002b08 <ADC_IRQHandler>:
 8002b08:	e7fe      	b.n	8002b08 <ADC_IRQHandler>
	...

08002b0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002b10:	4b0e      	ldr	r3, [pc, #56]	@ (8002b4c <HAL_Init+0x40>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	4a0d      	ldr	r2, [pc, #52]	@ (8002b4c <HAL_Init+0x40>)
 8002b16:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002b1a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002b1c:	4b0b      	ldr	r3, [pc, #44]	@ (8002b4c <HAL_Init+0x40>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a0a      	ldr	r2, [pc, #40]	@ (8002b4c <HAL_Init+0x40>)
 8002b22:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002b26:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b28:	4b08      	ldr	r3, [pc, #32]	@ (8002b4c <HAL_Init+0x40>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a07      	ldr	r2, [pc, #28]	@ (8002b4c <HAL_Init+0x40>)
 8002b2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b32:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b34:	2003      	movs	r0, #3
 8002b36:	f000 fd4f 	bl	80035d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b3a:	200f      	movs	r0, #15
 8002b3c:	f000 f808 	bl	8002b50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b40:	f7ff fd4e 	bl	80025e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b44:	2300      	movs	r3, #0
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	bf00      	nop
 8002b4c:	40023c00 	.word	0x40023c00

08002b50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b082      	sub	sp, #8
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b58:	4b12      	ldr	r3, [pc, #72]	@ (8002ba4 <HAL_InitTick+0x54>)
 8002b5a:	681a      	ldr	r2, [r3, #0]
 8002b5c:	4b12      	ldr	r3, [pc, #72]	@ (8002ba8 <HAL_InitTick+0x58>)
 8002b5e:	781b      	ldrb	r3, [r3, #0]
 8002b60:	4619      	mov	r1, r3
 8002b62:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002b66:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b6e:	4618      	mov	r0, r3
 8002b70:	f000 fd67 	bl	8003642 <HAL_SYSTICK_Config>
 8002b74:	4603      	mov	r3, r0
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d001      	beq.n	8002b7e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	e00e      	b.n	8002b9c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2b0f      	cmp	r3, #15
 8002b82:	d80a      	bhi.n	8002b9a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b84:	2200      	movs	r2, #0
 8002b86:	6879      	ldr	r1, [r7, #4]
 8002b88:	f04f 30ff 	mov.w	r0, #4294967295
 8002b8c:	f000 fd2f 	bl	80035ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b90:	4a06      	ldr	r2, [pc, #24]	@ (8002bac <HAL_InitTick+0x5c>)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b96:	2300      	movs	r3, #0
 8002b98:	e000      	b.n	8002b9c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002b9a:	2301      	movs	r3, #1
}
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	3708      	adds	r7, #8
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	bd80      	pop	{r7, pc}
 8002ba4:	20000028 	.word	0x20000028
 8002ba8:	20000030 	.word	0x20000030
 8002bac:	2000002c 	.word	0x2000002c

08002bb0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002bb4:	4b06      	ldr	r3, [pc, #24]	@ (8002bd0 <HAL_IncTick+0x20>)
 8002bb6:	781b      	ldrb	r3, [r3, #0]
 8002bb8:	461a      	mov	r2, r3
 8002bba:	4b06      	ldr	r3, [pc, #24]	@ (8002bd4 <HAL_IncTick+0x24>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	4413      	add	r3, r2
 8002bc0:	4a04      	ldr	r2, [pc, #16]	@ (8002bd4 <HAL_IncTick+0x24>)
 8002bc2:	6013      	str	r3, [r2, #0]
}
 8002bc4:	bf00      	nop
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bcc:	4770      	bx	lr
 8002bce:	bf00      	nop
 8002bd0:	20000030 	.word	0x20000030
 8002bd4:	200003f8 	.word	0x200003f8

08002bd8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	af00      	add	r7, sp, #0
  return uwTick;
 8002bdc:	4b03      	ldr	r3, [pc, #12]	@ (8002bec <HAL_GetTick+0x14>)
 8002bde:	681b      	ldr	r3, [r3, #0]
}
 8002be0:	4618      	mov	r0, r3
 8002be2:	46bd      	mov	sp, r7
 8002be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be8:	4770      	bx	lr
 8002bea:	bf00      	nop
 8002bec:	200003f8 	.word	0x200003f8

08002bf0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b084      	sub	sp, #16
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002bf8:	f7ff ffee 	bl	8002bd8 <HAL_GetTick>
 8002bfc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c08:	d005      	beq.n	8002c16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c0a:	4b0a      	ldr	r3, [pc, #40]	@ (8002c34 <HAL_Delay+0x44>)
 8002c0c:	781b      	ldrb	r3, [r3, #0]
 8002c0e:	461a      	mov	r2, r3
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	4413      	add	r3, r2
 8002c14:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002c16:	bf00      	nop
 8002c18:	f7ff ffde 	bl	8002bd8 <HAL_GetTick>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	68bb      	ldr	r3, [r7, #8]
 8002c20:	1ad3      	subs	r3, r2, r3
 8002c22:	68fa      	ldr	r2, [r7, #12]
 8002c24:	429a      	cmp	r2, r3
 8002c26:	d8f7      	bhi.n	8002c18 <HAL_Delay+0x28>
  {
  }
}
 8002c28:	bf00      	nop
 8002c2a:	bf00      	nop
 8002c2c:	3710      	adds	r7, #16
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}
 8002c32:	bf00      	nop
 8002c34:	20000030 	.word	0x20000030

08002c38 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b084      	sub	sp, #16
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c40:	2300      	movs	r3, #0
 8002c42:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d101      	bne.n	8002c4e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	e033      	b.n	8002cb6 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d109      	bne.n	8002c6a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002c56:	6878      	ldr	r0, [r7, #4]
 8002c58:	f7ff fcea 	bl	8002630 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2200      	movs	r2, #0
 8002c60:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2200      	movs	r2, #0
 8002c66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c6e:	f003 0310 	and.w	r3, r3, #16
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d118      	bne.n	8002ca8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c7a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002c7e:	f023 0302 	bic.w	r3, r3, #2
 8002c82:	f043 0202 	orr.w	r2, r3, #2
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002c8a:	6878      	ldr	r0, [r7, #4]
 8002c8c:	f000 fad8 	bl	8003240 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2200      	movs	r2, #0
 8002c94:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c9a:	f023 0303 	bic.w	r3, r3, #3
 8002c9e:	f043 0201 	orr.w	r2, r3, #1
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	641a      	str	r2, [r3, #64]	@ 0x40
 8002ca6:	e001      	b.n	8002cac <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002cb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	3710      	adds	r7, #16
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}
	...

08002cc0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	b085      	sub	sp, #20
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002cc8:	2300      	movs	r3, #0
 8002cca:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002cd2:	2b01      	cmp	r3, #1
 8002cd4:	d101      	bne.n	8002cda <HAL_ADC_Start+0x1a>
 8002cd6:	2302      	movs	r3, #2
 8002cd8:	e0b2      	b.n	8002e40 <HAL_ADC_Start+0x180>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2201      	movs	r2, #1
 8002cde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	689b      	ldr	r3, [r3, #8]
 8002ce8:	f003 0301 	and.w	r3, r3, #1
 8002cec:	2b01      	cmp	r3, #1
 8002cee:	d018      	beq.n	8002d22 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	689a      	ldr	r2, [r3, #8]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f042 0201 	orr.w	r2, r2, #1
 8002cfe:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002d00:	4b52      	ldr	r3, [pc, #328]	@ (8002e4c <HAL_ADC_Start+0x18c>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a52      	ldr	r2, [pc, #328]	@ (8002e50 <HAL_ADC_Start+0x190>)
 8002d06:	fba2 2303 	umull	r2, r3, r2, r3
 8002d0a:	0c9a      	lsrs	r2, r3, #18
 8002d0c:	4613      	mov	r3, r2
 8002d0e:	005b      	lsls	r3, r3, #1
 8002d10:	4413      	add	r3, r2
 8002d12:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002d14:	e002      	b.n	8002d1c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002d16:	68bb      	ldr	r3, [r7, #8]
 8002d18:	3b01      	subs	r3, #1
 8002d1a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d1f9      	bne.n	8002d16 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	f003 0301 	and.w	r3, r3, #1
 8002d2c:	2b01      	cmp	r3, #1
 8002d2e:	d17a      	bne.n	8002e26 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d34:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002d38:	f023 0301 	bic.w	r3, r3, #1
 8002d3c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d007      	beq.n	8002d62 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d56:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002d5a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d66:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d6e:	d106      	bne.n	8002d7e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d74:	f023 0206 	bic.w	r2, r3, #6
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	645a      	str	r2, [r3, #68]	@ 0x44
 8002d7c:	e002      	b.n	8002d84 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2200      	movs	r2, #0
 8002d82:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2200      	movs	r2, #0
 8002d88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002d8c:	4b31      	ldr	r3, [pc, #196]	@ (8002e54 <HAL_ADC_Start+0x194>)
 8002d8e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002d98:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	f003 031f 	and.w	r3, r3, #31
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d12a      	bne.n	8002dfc <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4a2b      	ldr	r2, [pc, #172]	@ (8002e58 <HAL_ADC_Start+0x198>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d015      	beq.n	8002ddc <HAL_ADC_Start+0x11c>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a29      	ldr	r2, [pc, #164]	@ (8002e5c <HAL_ADC_Start+0x19c>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d105      	bne.n	8002dc6 <HAL_ADC_Start+0x106>
 8002dba:	4b26      	ldr	r3, [pc, #152]	@ (8002e54 <HAL_ADC_Start+0x194>)
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	f003 031f 	and.w	r3, r3, #31
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d00a      	beq.n	8002ddc <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4a25      	ldr	r2, [pc, #148]	@ (8002e60 <HAL_ADC_Start+0x1a0>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d136      	bne.n	8002e3e <HAL_ADC_Start+0x17e>
 8002dd0:	4b20      	ldr	r3, [pc, #128]	@ (8002e54 <HAL_ADC_Start+0x194>)
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	f003 0310 	and.w	r3, r3, #16
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d130      	bne.n	8002e3e <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	689b      	ldr	r3, [r3, #8]
 8002de2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d129      	bne.n	8002e3e <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	689a      	ldr	r2, [r3, #8]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002df8:	609a      	str	r2, [r3, #8]
 8002dfa:	e020      	b.n	8002e3e <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a15      	ldr	r2, [pc, #84]	@ (8002e58 <HAL_ADC_Start+0x198>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d11b      	bne.n	8002e3e <HAL_ADC_Start+0x17e>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	689b      	ldr	r3, [r3, #8]
 8002e0c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d114      	bne.n	8002e3e <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	689a      	ldr	r2, [r3, #8]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002e22:	609a      	str	r2, [r3, #8]
 8002e24:	e00b      	b.n	8002e3e <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e2a:	f043 0210 	orr.w	r2, r3, #16
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e36:	f043 0201 	orr.w	r2, r3, #1
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002e3e:	2300      	movs	r3, #0
}
 8002e40:	4618      	mov	r0, r3
 8002e42:	3714      	adds	r7, #20
 8002e44:	46bd      	mov	sp, r7
 8002e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4a:	4770      	bx	lr
 8002e4c:	20000028 	.word	0x20000028
 8002e50:	431bde83 	.word	0x431bde83
 8002e54:	40012300 	.word	0x40012300
 8002e58:	40012000 	.word	0x40012000
 8002e5c:	40012100 	.word	0x40012100
 8002e60:	40012200 	.word	0x40012200

08002e64 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b083      	sub	sp, #12
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e72:	2b01      	cmp	r3, #1
 8002e74:	d101      	bne.n	8002e7a <HAL_ADC_Stop+0x16>
 8002e76:	2302      	movs	r3, #2
 8002e78:	e021      	b.n	8002ebe <HAL_ADC_Stop+0x5a>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2201      	movs	r2, #1
 8002e7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	689a      	ldr	r2, [r3, #8]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f022 0201 	bic.w	r2, r2, #1
 8002e90:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	689b      	ldr	r3, [r3, #8]
 8002e98:	f003 0301 	and.w	r3, r3, #1
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d109      	bne.n	8002eb4 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ea4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002ea8:	f023 0301 	bic.w	r3, r3, #1
 8002eac:	f043 0201 	orr.w	r2, r3, #1
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002ebc:	2300      	movs	r3, #0
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	370c      	adds	r7, #12
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec8:	4770      	bx	lr

08002eca <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002eca:	b580      	push	{r7, lr}
 8002ecc:	b084      	sub	sp, #16
 8002ece:	af00      	add	r7, sp, #0
 8002ed0:	6078      	str	r0, [r7, #4]
 8002ed2:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	689b      	ldr	r3, [r3, #8]
 8002ede:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ee2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ee6:	d113      	bne.n	8002f10 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	689b      	ldr	r3, [r3, #8]
 8002eee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002ef2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ef6:	d10b      	bne.n	8002f10 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002efc:	f043 0220 	orr.w	r2, r3, #32
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2200      	movs	r2, #0
 8002f08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	e063      	b.n	8002fd8 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8002f10:	f7ff fe62 	bl	8002bd8 <HAL_GetTick>
 8002f14:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002f16:	e021      	b.n	8002f5c <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f1e:	d01d      	beq.n	8002f5c <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d007      	beq.n	8002f36 <HAL_ADC_PollForConversion+0x6c>
 8002f26:	f7ff fe57 	bl	8002bd8 <HAL_GetTick>
 8002f2a:	4602      	mov	r2, r0
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	1ad3      	subs	r3, r2, r3
 8002f30:	683a      	ldr	r2, [r7, #0]
 8002f32:	429a      	cmp	r2, r3
 8002f34:	d212      	bcs.n	8002f5c <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f003 0302 	and.w	r3, r3, #2
 8002f40:	2b02      	cmp	r3, #2
 8002f42:	d00b      	beq.n	8002f5c <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f48:	f043 0204 	orr.w	r2, r3, #4
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2200      	movs	r2, #0
 8002f54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8002f58:	2303      	movs	r3, #3
 8002f5a:	e03d      	b.n	8002fd8 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f003 0302 	and.w	r3, r3, #2
 8002f66:	2b02      	cmp	r3, #2
 8002f68:	d1d6      	bne.n	8002f18 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f06f 0212 	mvn.w	r2, #18
 8002f72:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f78:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d123      	bne.n	8002fd6 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d11f      	bne.n	8002fd6 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f9c:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d006      	beq.n	8002fb2 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	689b      	ldr	r3, [r3, #8]
 8002faa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d111      	bne.n	8002fd6 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fb6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fc2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d105      	bne.n	8002fd6 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fce:	f043 0201 	orr.w	r2, r3, #1
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002fd6:	2300      	movs	r3, #0
}
 8002fd8:	4618      	mov	r0, r3
 8002fda:	3710      	adds	r7, #16
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bd80      	pop	{r7, pc}

08002fe0 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b083      	sub	sp, #12
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002fee:	4618      	mov	r0, r3
 8002ff0:	370c      	adds	r7, #12
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff8:	4770      	bx	lr
	...

08002ffc <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b085      	sub	sp, #20
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
 8003004:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003006:	2300      	movs	r3, #0
 8003008:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003010:	2b01      	cmp	r3, #1
 8003012:	d101      	bne.n	8003018 <HAL_ADC_ConfigChannel+0x1c>
 8003014:	2302      	movs	r3, #2
 8003016:	e105      	b.n	8003224 <HAL_ADC_ConfigChannel+0x228>
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2201      	movs	r2, #1
 800301c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	2b09      	cmp	r3, #9
 8003026:	d925      	bls.n	8003074 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	68d9      	ldr	r1, [r3, #12]
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	b29b      	uxth	r3, r3
 8003034:	461a      	mov	r2, r3
 8003036:	4613      	mov	r3, r2
 8003038:	005b      	lsls	r3, r3, #1
 800303a:	4413      	add	r3, r2
 800303c:	3b1e      	subs	r3, #30
 800303e:	2207      	movs	r2, #7
 8003040:	fa02 f303 	lsl.w	r3, r2, r3
 8003044:	43da      	mvns	r2, r3
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	400a      	ands	r2, r1
 800304c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	68d9      	ldr	r1, [r3, #12]
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	689a      	ldr	r2, [r3, #8]
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	b29b      	uxth	r3, r3
 800305e:	4618      	mov	r0, r3
 8003060:	4603      	mov	r3, r0
 8003062:	005b      	lsls	r3, r3, #1
 8003064:	4403      	add	r3, r0
 8003066:	3b1e      	subs	r3, #30
 8003068:	409a      	lsls	r2, r3
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	430a      	orrs	r2, r1
 8003070:	60da      	str	r2, [r3, #12]
 8003072:	e022      	b.n	80030ba <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	6919      	ldr	r1, [r3, #16]
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	b29b      	uxth	r3, r3
 8003080:	461a      	mov	r2, r3
 8003082:	4613      	mov	r3, r2
 8003084:	005b      	lsls	r3, r3, #1
 8003086:	4413      	add	r3, r2
 8003088:	2207      	movs	r2, #7
 800308a:	fa02 f303 	lsl.w	r3, r2, r3
 800308e:	43da      	mvns	r2, r3
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	400a      	ands	r2, r1
 8003096:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	6919      	ldr	r1, [r3, #16]
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	689a      	ldr	r2, [r3, #8]
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	b29b      	uxth	r3, r3
 80030a8:	4618      	mov	r0, r3
 80030aa:	4603      	mov	r3, r0
 80030ac:	005b      	lsls	r3, r3, #1
 80030ae:	4403      	add	r3, r0
 80030b0:	409a      	lsls	r2, r3
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	430a      	orrs	r2, r1
 80030b8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	2b06      	cmp	r3, #6
 80030c0:	d824      	bhi.n	800310c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	685a      	ldr	r2, [r3, #4]
 80030cc:	4613      	mov	r3, r2
 80030ce:	009b      	lsls	r3, r3, #2
 80030d0:	4413      	add	r3, r2
 80030d2:	3b05      	subs	r3, #5
 80030d4:	221f      	movs	r2, #31
 80030d6:	fa02 f303 	lsl.w	r3, r2, r3
 80030da:	43da      	mvns	r2, r3
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	400a      	ands	r2, r1
 80030e2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	b29b      	uxth	r3, r3
 80030f0:	4618      	mov	r0, r3
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	685a      	ldr	r2, [r3, #4]
 80030f6:	4613      	mov	r3, r2
 80030f8:	009b      	lsls	r3, r3, #2
 80030fa:	4413      	add	r3, r2
 80030fc:	3b05      	subs	r3, #5
 80030fe:	fa00 f203 	lsl.w	r2, r0, r3
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	430a      	orrs	r2, r1
 8003108:	635a      	str	r2, [r3, #52]	@ 0x34
 800310a:	e04c      	b.n	80031a6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	2b0c      	cmp	r3, #12
 8003112:	d824      	bhi.n	800315e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	685a      	ldr	r2, [r3, #4]
 800311e:	4613      	mov	r3, r2
 8003120:	009b      	lsls	r3, r3, #2
 8003122:	4413      	add	r3, r2
 8003124:	3b23      	subs	r3, #35	@ 0x23
 8003126:	221f      	movs	r2, #31
 8003128:	fa02 f303 	lsl.w	r3, r2, r3
 800312c:	43da      	mvns	r2, r3
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	400a      	ands	r2, r1
 8003134:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	b29b      	uxth	r3, r3
 8003142:	4618      	mov	r0, r3
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	685a      	ldr	r2, [r3, #4]
 8003148:	4613      	mov	r3, r2
 800314a:	009b      	lsls	r3, r3, #2
 800314c:	4413      	add	r3, r2
 800314e:	3b23      	subs	r3, #35	@ 0x23
 8003150:	fa00 f203 	lsl.w	r2, r0, r3
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	430a      	orrs	r2, r1
 800315a:	631a      	str	r2, [r3, #48]	@ 0x30
 800315c:	e023      	b.n	80031a6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	685a      	ldr	r2, [r3, #4]
 8003168:	4613      	mov	r3, r2
 800316a:	009b      	lsls	r3, r3, #2
 800316c:	4413      	add	r3, r2
 800316e:	3b41      	subs	r3, #65	@ 0x41
 8003170:	221f      	movs	r2, #31
 8003172:	fa02 f303 	lsl.w	r3, r2, r3
 8003176:	43da      	mvns	r2, r3
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	400a      	ands	r2, r1
 800317e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	b29b      	uxth	r3, r3
 800318c:	4618      	mov	r0, r3
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	685a      	ldr	r2, [r3, #4]
 8003192:	4613      	mov	r3, r2
 8003194:	009b      	lsls	r3, r3, #2
 8003196:	4413      	add	r3, r2
 8003198:	3b41      	subs	r3, #65	@ 0x41
 800319a:	fa00 f203 	lsl.w	r2, r0, r3
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	430a      	orrs	r2, r1
 80031a4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80031a6:	4b22      	ldr	r3, [pc, #136]	@ (8003230 <HAL_ADC_ConfigChannel+0x234>)
 80031a8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a21      	ldr	r2, [pc, #132]	@ (8003234 <HAL_ADC_ConfigChannel+0x238>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d109      	bne.n	80031c8 <HAL_ADC_ConfigChannel+0x1cc>
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	2b12      	cmp	r3, #18
 80031ba:	d105      	bne.n	80031c8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	685b      	ldr	r3, [r3, #4]
 80031c0:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a19      	ldr	r2, [pc, #100]	@ (8003234 <HAL_ADC_ConfigChannel+0x238>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d123      	bne.n	800321a <HAL_ADC_ConfigChannel+0x21e>
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	2b10      	cmp	r3, #16
 80031d8:	d003      	beq.n	80031e2 <HAL_ADC_ConfigChannel+0x1e6>
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	2b11      	cmp	r3, #17
 80031e0:	d11b      	bne.n	800321a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	2b10      	cmp	r3, #16
 80031f4:	d111      	bne.n	800321a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80031f6:	4b10      	ldr	r3, [pc, #64]	@ (8003238 <HAL_ADC_ConfigChannel+0x23c>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4a10      	ldr	r2, [pc, #64]	@ (800323c <HAL_ADC_ConfigChannel+0x240>)
 80031fc:	fba2 2303 	umull	r2, r3, r2, r3
 8003200:	0c9a      	lsrs	r2, r3, #18
 8003202:	4613      	mov	r3, r2
 8003204:	009b      	lsls	r3, r3, #2
 8003206:	4413      	add	r3, r2
 8003208:	005b      	lsls	r3, r3, #1
 800320a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800320c:	e002      	b.n	8003214 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	3b01      	subs	r3, #1
 8003212:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d1f9      	bne.n	800320e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2200      	movs	r2, #0
 800321e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003222:	2300      	movs	r3, #0
}
 8003224:	4618      	mov	r0, r3
 8003226:	3714      	adds	r7, #20
 8003228:	46bd      	mov	sp, r7
 800322a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322e:	4770      	bx	lr
 8003230:	40012300 	.word	0x40012300
 8003234:	40012000 	.word	0x40012000
 8003238:	20000028 	.word	0x20000028
 800323c:	431bde83 	.word	0x431bde83

08003240 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003240:	b480      	push	{r7}
 8003242:	b085      	sub	sp, #20
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003248:	4b79      	ldr	r3, [pc, #484]	@ (8003430 <ADC_Init+0x1f0>)
 800324a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	685a      	ldr	r2, [r3, #4]
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	431a      	orrs	r2, r3
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	685a      	ldr	r2, [r3, #4]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003274:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	6859      	ldr	r1, [r3, #4]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	691b      	ldr	r3, [r3, #16]
 8003280:	021a      	lsls	r2, r3, #8
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	430a      	orrs	r2, r1
 8003288:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	685a      	ldr	r2, [r3, #4]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003298:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	6859      	ldr	r1, [r3, #4]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	689a      	ldr	r2, [r3, #8]
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	430a      	orrs	r2, r1
 80032aa:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	689a      	ldr	r2, [r3, #8]
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80032ba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	6899      	ldr	r1, [r3, #8]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	68da      	ldr	r2, [r3, #12]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	430a      	orrs	r2, r1
 80032cc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032d2:	4a58      	ldr	r2, [pc, #352]	@ (8003434 <ADC_Init+0x1f4>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d022      	beq.n	800331e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	689a      	ldr	r2, [r3, #8]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80032e6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	6899      	ldr	r1, [r3, #8]
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	430a      	orrs	r2, r1
 80032f8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	689a      	ldr	r2, [r3, #8]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003308:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	6899      	ldr	r1, [r3, #8]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	430a      	orrs	r2, r1
 800331a:	609a      	str	r2, [r3, #8]
 800331c:	e00f      	b.n	800333e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	689a      	ldr	r2, [r3, #8]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800332c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	689a      	ldr	r2, [r3, #8]
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800333c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	689a      	ldr	r2, [r3, #8]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f022 0202 	bic.w	r2, r2, #2
 800334c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	6899      	ldr	r1, [r3, #8]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	7e1b      	ldrb	r3, [r3, #24]
 8003358:	005a      	lsls	r2, r3, #1
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	430a      	orrs	r2, r1
 8003360:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d01b      	beq.n	80033a4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	685a      	ldr	r2, [r3, #4]
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800337a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	685a      	ldr	r2, [r3, #4]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800338a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	6859      	ldr	r1, [r3, #4]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003396:	3b01      	subs	r3, #1
 8003398:	035a      	lsls	r2, r3, #13
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	430a      	orrs	r2, r1
 80033a0:	605a      	str	r2, [r3, #4]
 80033a2:	e007      	b.n	80033b4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	685a      	ldr	r2, [r3, #4]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80033b2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80033c2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	69db      	ldr	r3, [r3, #28]
 80033ce:	3b01      	subs	r3, #1
 80033d0:	051a      	lsls	r2, r3, #20
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	430a      	orrs	r2, r1
 80033d8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	689a      	ldr	r2, [r3, #8]
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80033e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	6899      	ldr	r1, [r3, #8]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80033f6:	025a      	lsls	r2, r3, #9
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	430a      	orrs	r2, r1
 80033fe:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	689a      	ldr	r2, [r3, #8]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800340e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	6899      	ldr	r1, [r3, #8]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	695b      	ldr	r3, [r3, #20]
 800341a:	029a      	lsls	r2, r3, #10
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	430a      	orrs	r2, r1
 8003422:	609a      	str	r2, [r3, #8]
}
 8003424:	bf00      	nop
 8003426:	3714      	adds	r7, #20
 8003428:	46bd      	mov	sp, r7
 800342a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342e:	4770      	bx	lr
 8003430:	40012300 	.word	0x40012300
 8003434:	0f000001 	.word	0x0f000001

08003438 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003438:	b480      	push	{r7}
 800343a:	b085      	sub	sp, #20
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	f003 0307 	and.w	r3, r3, #7
 8003446:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003448:	4b0c      	ldr	r3, [pc, #48]	@ (800347c <__NVIC_SetPriorityGrouping+0x44>)
 800344a:	68db      	ldr	r3, [r3, #12]
 800344c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800344e:	68ba      	ldr	r2, [r7, #8]
 8003450:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003454:	4013      	ands	r3, r2
 8003456:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800345c:	68bb      	ldr	r3, [r7, #8]
 800345e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003460:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003464:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003468:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800346a:	4a04      	ldr	r2, [pc, #16]	@ (800347c <__NVIC_SetPriorityGrouping+0x44>)
 800346c:	68bb      	ldr	r3, [r7, #8]
 800346e:	60d3      	str	r3, [r2, #12]
}
 8003470:	bf00      	nop
 8003472:	3714      	adds	r7, #20
 8003474:	46bd      	mov	sp, r7
 8003476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347a:	4770      	bx	lr
 800347c:	e000ed00 	.word	0xe000ed00

08003480 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003480:	b480      	push	{r7}
 8003482:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003484:	4b04      	ldr	r3, [pc, #16]	@ (8003498 <__NVIC_GetPriorityGrouping+0x18>)
 8003486:	68db      	ldr	r3, [r3, #12]
 8003488:	0a1b      	lsrs	r3, r3, #8
 800348a:	f003 0307 	and.w	r3, r3, #7
}
 800348e:	4618      	mov	r0, r3
 8003490:	46bd      	mov	sp, r7
 8003492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003496:	4770      	bx	lr
 8003498:	e000ed00 	.word	0xe000ed00

0800349c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800349c:	b480      	push	{r7}
 800349e:	b083      	sub	sp, #12
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	4603      	mov	r3, r0
 80034a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	db0b      	blt.n	80034c6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034ae:	79fb      	ldrb	r3, [r7, #7]
 80034b0:	f003 021f 	and.w	r2, r3, #31
 80034b4:	4907      	ldr	r1, [pc, #28]	@ (80034d4 <__NVIC_EnableIRQ+0x38>)
 80034b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ba:	095b      	lsrs	r3, r3, #5
 80034bc:	2001      	movs	r0, #1
 80034be:	fa00 f202 	lsl.w	r2, r0, r2
 80034c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80034c6:	bf00      	nop
 80034c8:	370c      	adds	r7, #12
 80034ca:	46bd      	mov	sp, r7
 80034cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d0:	4770      	bx	lr
 80034d2:	bf00      	nop
 80034d4:	e000e100 	.word	0xe000e100

080034d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034d8:	b480      	push	{r7}
 80034da:	b083      	sub	sp, #12
 80034dc:	af00      	add	r7, sp, #0
 80034de:	4603      	mov	r3, r0
 80034e0:	6039      	str	r1, [r7, #0]
 80034e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	db0a      	blt.n	8003502 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	b2da      	uxtb	r2, r3
 80034f0:	490c      	ldr	r1, [pc, #48]	@ (8003524 <__NVIC_SetPriority+0x4c>)
 80034f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034f6:	0112      	lsls	r2, r2, #4
 80034f8:	b2d2      	uxtb	r2, r2
 80034fa:	440b      	add	r3, r1
 80034fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003500:	e00a      	b.n	8003518 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	b2da      	uxtb	r2, r3
 8003506:	4908      	ldr	r1, [pc, #32]	@ (8003528 <__NVIC_SetPriority+0x50>)
 8003508:	79fb      	ldrb	r3, [r7, #7]
 800350a:	f003 030f 	and.w	r3, r3, #15
 800350e:	3b04      	subs	r3, #4
 8003510:	0112      	lsls	r2, r2, #4
 8003512:	b2d2      	uxtb	r2, r2
 8003514:	440b      	add	r3, r1
 8003516:	761a      	strb	r2, [r3, #24]
}
 8003518:	bf00      	nop
 800351a:	370c      	adds	r7, #12
 800351c:	46bd      	mov	sp, r7
 800351e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003522:	4770      	bx	lr
 8003524:	e000e100 	.word	0xe000e100
 8003528:	e000ed00 	.word	0xe000ed00

0800352c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800352c:	b480      	push	{r7}
 800352e:	b089      	sub	sp, #36	@ 0x24
 8003530:	af00      	add	r7, sp, #0
 8003532:	60f8      	str	r0, [r7, #12]
 8003534:	60b9      	str	r1, [r7, #8]
 8003536:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	f003 0307 	and.w	r3, r3, #7
 800353e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003540:	69fb      	ldr	r3, [r7, #28]
 8003542:	f1c3 0307 	rsb	r3, r3, #7
 8003546:	2b04      	cmp	r3, #4
 8003548:	bf28      	it	cs
 800354a:	2304      	movcs	r3, #4
 800354c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800354e:	69fb      	ldr	r3, [r7, #28]
 8003550:	3304      	adds	r3, #4
 8003552:	2b06      	cmp	r3, #6
 8003554:	d902      	bls.n	800355c <NVIC_EncodePriority+0x30>
 8003556:	69fb      	ldr	r3, [r7, #28]
 8003558:	3b03      	subs	r3, #3
 800355a:	e000      	b.n	800355e <NVIC_EncodePriority+0x32>
 800355c:	2300      	movs	r3, #0
 800355e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003560:	f04f 32ff 	mov.w	r2, #4294967295
 8003564:	69bb      	ldr	r3, [r7, #24]
 8003566:	fa02 f303 	lsl.w	r3, r2, r3
 800356a:	43da      	mvns	r2, r3
 800356c:	68bb      	ldr	r3, [r7, #8]
 800356e:	401a      	ands	r2, r3
 8003570:	697b      	ldr	r3, [r7, #20]
 8003572:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003574:	f04f 31ff 	mov.w	r1, #4294967295
 8003578:	697b      	ldr	r3, [r7, #20]
 800357a:	fa01 f303 	lsl.w	r3, r1, r3
 800357e:	43d9      	mvns	r1, r3
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003584:	4313      	orrs	r3, r2
         );
}
 8003586:	4618      	mov	r0, r3
 8003588:	3724      	adds	r7, #36	@ 0x24
 800358a:	46bd      	mov	sp, r7
 800358c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003590:	4770      	bx	lr
	...

08003594 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b082      	sub	sp, #8
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	3b01      	subs	r3, #1
 80035a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80035a4:	d301      	bcc.n	80035aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80035a6:	2301      	movs	r3, #1
 80035a8:	e00f      	b.n	80035ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035aa:	4a0a      	ldr	r2, [pc, #40]	@ (80035d4 <SysTick_Config+0x40>)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	3b01      	subs	r3, #1
 80035b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035b2:	210f      	movs	r1, #15
 80035b4:	f04f 30ff 	mov.w	r0, #4294967295
 80035b8:	f7ff ff8e 	bl	80034d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80035bc:	4b05      	ldr	r3, [pc, #20]	@ (80035d4 <SysTick_Config+0x40>)
 80035be:	2200      	movs	r2, #0
 80035c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80035c2:	4b04      	ldr	r3, [pc, #16]	@ (80035d4 <SysTick_Config+0x40>)
 80035c4:	2207      	movs	r2, #7
 80035c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80035c8:	2300      	movs	r3, #0
}
 80035ca:	4618      	mov	r0, r3
 80035cc:	3708      	adds	r7, #8
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bd80      	pop	{r7, pc}
 80035d2:	bf00      	nop
 80035d4:	e000e010 	.word	0xe000e010

080035d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b082      	sub	sp, #8
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80035e0:	6878      	ldr	r0, [r7, #4]
 80035e2:	f7ff ff29 	bl	8003438 <__NVIC_SetPriorityGrouping>
}
 80035e6:	bf00      	nop
 80035e8:	3708      	adds	r7, #8
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd80      	pop	{r7, pc}

080035ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80035ee:	b580      	push	{r7, lr}
 80035f0:	b086      	sub	sp, #24
 80035f2:	af00      	add	r7, sp, #0
 80035f4:	4603      	mov	r3, r0
 80035f6:	60b9      	str	r1, [r7, #8]
 80035f8:	607a      	str	r2, [r7, #4]
 80035fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80035fc:	2300      	movs	r3, #0
 80035fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003600:	f7ff ff3e 	bl	8003480 <__NVIC_GetPriorityGrouping>
 8003604:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003606:	687a      	ldr	r2, [r7, #4]
 8003608:	68b9      	ldr	r1, [r7, #8]
 800360a:	6978      	ldr	r0, [r7, #20]
 800360c:	f7ff ff8e 	bl	800352c <NVIC_EncodePriority>
 8003610:	4602      	mov	r2, r0
 8003612:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003616:	4611      	mov	r1, r2
 8003618:	4618      	mov	r0, r3
 800361a:	f7ff ff5d 	bl	80034d8 <__NVIC_SetPriority>
}
 800361e:	bf00      	nop
 8003620:	3718      	adds	r7, #24
 8003622:	46bd      	mov	sp, r7
 8003624:	bd80      	pop	{r7, pc}

08003626 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003626:	b580      	push	{r7, lr}
 8003628:	b082      	sub	sp, #8
 800362a:	af00      	add	r7, sp, #0
 800362c:	4603      	mov	r3, r0
 800362e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003630:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003634:	4618      	mov	r0, r3
 8003636:	f7ff ff31 	bl	800349c <__NVIC_EnableIRQ>
}
 800363a:	bf00      	nop
 800363c:	3708      	adds	r7, #8
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}

08003642 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003642:	b580      	push	{r7, lr}
 8003644:	b082      	sub	sp, #8
 8003646:	af00      	add	r7, sp, #0
 8003648:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800364a:	6878      	ldr	r0, [r7, #4]
 800364c:	f7ff ffa2 	bl	8003594 <SysTick_Config>
 8003650:	4603      	mov	r3, r0
}
 8003652:	4618      	mov	r0, r3
 8003654:	3708      	adds	r7, #8
 8003656:	46bd      	mov	sp, r7
 8003658:	bd80      	pop	{r7, pc}
	...

0800365c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800365c:	b480      	push	{r7}
 800365e:	b089      	sub	sp, #36	@ 0x24
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
 8003664:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003666:	2300      	movs	r3, #0
 8003668:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800366a:	2300      	movs	r3, #0
 800366c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800366e:	2300      	movs	r3, #0
 8003670:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003672:	2300      	movs	r3, #0
 8003674:	61fb      	str	r3, [r7, #28]
 8003676:	e16b      	b.n	8003950 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003678:	2201      	movs	r2, #1
 800367a:	69fb      	ldr	r3, [r7, #28]
 800367c:	fa02 f303 	lsl.w	r3, r2, r3
 8003680:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	697a      	ldr	r2, [r7, #20]
 8003688:	4013      	ands	r3, r2
 800368a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800368c:	693a      	ldr	r2, [r7, #16]
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	429a      	cmp	r2, r3
 8003692:	f040 815a 	bne.w	800394a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	f003 0303 	and.w	r3, r3, #3
 800369e:	2b01      	cmp	r3, #1
 80036a0:	d005      	beq.n	80036ae <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80036aa:	2b02      	cmp	r3, #2
 80036ac:	d130      	bne.n	8003710 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	689b      	ldr	r3, [r3, #8]
 80036b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80036b4:	69fb      	ldr	r3, [r7, #28]
 80036b6:	005b      	lsls	r3, r3, #1
 80036b8:	2203      	movs	r2, #3
 80036ba:	fa02 f303 	lsl.w	r3, r2, r3
 80036be:	43db      	mvns	r3, r3
 80036c0:	69ba      	ldr	r2, [r7, #24]
 80036c2:	4013      	ands	r3, r2
 80036c4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	68da      	ldr	r2, [r3, #12]
 80036ca:	69fb      	ldr	r3, [r7, #28]
 80036cc:	005b      	lsls	r3, r3, #1
 80036ce:	fa02 f303 	lsl.w	r3, r2, r3
 80036d2:	69ba      	ldr	r2, [r7, #24]
 80036d4:	4313      	orrs	r3, r2
 80036d6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	69ba      	ldr	r2, [r7, #24]
 80036dc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80036e4:	2201      	movs	r2, #1
 80036e6:	69fb      	ldr	r3, [r7, #28]
 80036e8:	fa02 f303 	lsl.w	r3, r2, r3
 80036ec:	43db      	mvns	r3, r3
 80036ee:	69ba      	ldr	r2, [r7, #24]
 80036f0:	4013      	ands	r3, r2
 80036f2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	091b      	lsrs	r3, r3, #4
 80036fa:	f003 0201 	and.w	r2, r3, #1
 80036fe:	69fb      	ldr	r3, [r7, #28]
 8003700:	fa02 f303 	lsl.w	r3, r2, r3
 8003704:	69ba      	ldr	r2, [r7, #24]
 8003706:	4313      	orrs	r3, r2
 8003708:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	69ba      	ldr	r2, [r7, #24]
 800370e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	f003 0303 	and.w	r3, r3, #3
 8003718:	2b03      	cmp	r3, #3
 800371a:	d017      	beq.n	800374c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003722:	69fb      	ldr	r3, [r7, #28]
 8003724:	005b      	lsls	r3, r3, #1
 8003726:	2203      	movs	r2, #3
 8003728:	fa02 f303 	lsl.w	r3, r2, r3
 800372c:	43db      	mvns	r3, r3
 800372e:	69ba      	ldr	r2, [r7, #24]
 8003730:	4013      	ands	r3, r2
 8003732:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	689a      	ldr	r2, [r3, #8]
 8003738:	69fb      	ldr	r3, [r7, #28]
 800373a:	005b      	lsls	r3, r3, #1
 800373c:	fa02 f303 	lsl.w	r3, r2, r3
 8003740:	69ba      	ldr	r2, [r7, #24]
 8003742:	4313      	orrs	r3, r2
 8003744:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	69ba      	ldr	r2, [r7, #24]
 800374a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	f003 0303 	and.w	r3, r3, #3
 8003754:	2b02      	cmp	r3, #2
 8003756:	d123      	bne.n	80037a0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003758:	69fb      	ldr	r3, [r7, #28]
 800375a:	08da      	lsrs	r2, r3, #3
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	3208      	adds	r2, #8
 8003760:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003764:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003766:	69fb      	ldr	r3, [r7, #28]
 8003768:	f003 0307 	and.w	r3, r3, #7
 800376c:	009b      	lsls	r3, r3, #2
 800376e:	220f      	movs	r2, #15
 8003770:	fa02 f303 	lsl.w	r3, r2, r3
 8003774:	43db      	mvns	r3, r3
 8003776:	69ba      	ldr	r2, [r7, #24]
 8003778:	4013      	ands	r3, r2
 800377a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	691a      	ldr	r2, [r3, #16]
 8003780:	69fb      	ldr	r3, [r7, #28]
 8003782:	f003 0307 	and.w	r3, r3, #7
 8003786:	009b      	lsls	r3, r3, #2
 8003788:	fa02 f303 	lsl.w	r3, r2, r3
 800378c:	69ba      	ldr	r2, [r7, #24]
 800378e:	4313      	orrs	r3, r2
 8003790:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003792:	69fb      	ldr	r3, [r7, #28]
 8003794:	08da      	lsrs	r2, r3, #3
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	3208      	adds	r2, #8
 800379a:	69b9      	ldr	r1, [r7, #24]
 800379c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80037a6:	69fb      	ldr	r3, [r7, #28]
 80037a8:	005b      	lsls	r3, r3, #1
 80037aa:	2203      	movs	r2, #3
 80037ac:	fa02 f303 	lsl.w	r3, r2, r3
 80037b0:	43db      	mvns	r3, r3
 80037b2:	69ba      	ldr	r2, [r7, #24]
 80037b4:	4013      	ands	r3, r2
 80037b6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	685b      	ldr	r3, [r3, #4]
 80037bc:	f003 0203 	and.w	r2, r3, #3
 80037c0:	69fb      	ldr	r3, [r7, #28]
 80037c2:	005b      	lsls	r3, r3, #1
 80037c4:	fa02 f303 	lsl.w	r3, r2, r3
 80037c8:	69ba      	ldr	r2, [r7, #24]
 80037ca:	4313      	orrs	r3, r2
 80037cc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	69ba      	ldr	r2, [r7, #24]
 80037d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80037dc:	2b00      	cmp	r3, #0
 80037de:	f000 80b4 	beq.w	800394a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037e2:	2300      	movs	r3, #0
 80037e4:	60fb      	str	r3, [r7, #12]
 80037e6:	4b60      	ldr	r3, [pc, #384]	@ (8003968 <HAL_GPIO_Init+0x30c>)
 80037e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037ea:	4a5f      	ldr	r2, [pc, #380]	@ (8003968 <HAL_GPIO_Init+0x30c>)
 80037ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80037f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80037f2:	4b5d      	ldr	r3, [pc, #372]	@ (8003968 <HAL_GPIO_Init+0x30c>)
 80037f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80037fa:	60fb      	str	r3, [r7, #12]
 80037fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80037fe:	4a5b      	ldr	r2, [pc, #364]	@ (800396c <HAL_GPIO_Init+0x310>)
 8003800:	69fb      	ldr	r3, [r7, #28]
 8003802:	089b      	lsrs	r3, r3, #2
 8003804:	3302      	adds	r3, #2
 8003806:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800380a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800380c:	69fb      	ldr	r3, [r7, #28]
 800380e:	f003 0303 	and.w	r3, r3, #3
 8003812:	009b      	lsls	r3, r3, #2
 8003814:	220f      	movs	r2, #15
 8003816:	fa02 f303 	lsl.w	r3, r2, r3
 800381a:	43db      	mvns	r3, r3
 800381c:	69ba      	ldr	r2, [r7, #24]
 800381e:	4013      	ands	r3, r2
 8003820:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	4a52      	ldr	r2, [pc, #328]	@ (8003970 <HAL_GPIO_Init+0x314>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d02b      	beq.n	8003882 <HAL_GPIO_Init+0x226>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	4a51      	ldr	r2, [pc, #324]	@ (8003974 <HAL_GPIO_Init+0x318>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d025      	beq.n	800387e <HAL_GPIO_Init+0x222>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	4a50      	ldr	r2, [pc, #320]	@ (8003978 <HAL_GPIO_Init+0x31c>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d01f      	beq.n	800387a <HAL_GPIO_Init+0x21e>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	4a4f      	ldr	r2, [pc, #316]	@ (800397c <HAL_GPIO_Init+0x320>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d019      	beq.n	8003876 <HAL_GPIO_Init+0x21a>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	4a4e      	ldr	r2, [pc, #312]	@ (8003980 <HAL_GPIO_Init+0x324>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d013      	beq.n	8003872 <HAL_GPIO_Init+0x216>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	4a4d      	ldr	r2, [pc, #308]	@ (8003984 <HAL_GPIO_Init+0x328>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d00d      	beq.n	800386e <HAL_GPIO_Init+0x212>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	4a4c      	ldr	r2, [pc, #304]	@ (8003988 <HAL_GPIO_Init+0x32c>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d007      	beq.n	800386a <HAL_GPIO_Init+0x20e>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	4a4b      	ldr	r2, [pc, #300]	@ (800398c <HAL_GPIO_Init+0x330>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d101      	bne.n	8003866 <HAL_GPIO_Init+0x20a>
 8003862:	2307      	movs	r3, #7
 8003864:	e00e      	b.n	8003884 <HAL_GPIO_Init+0x228>
 8003866:	2308      	movs	r3, #8
 8003868:	e00c      	b.n	8003884 <HAL_GPIO_Init+0x228>
 800386a:	2306      	movs	r3, #6
 800386c:	e00a      	b.n	8003884 <HAL_GPIO_Init+0x228>
 800386e:	2305      	movs	r3, #5
 8003870:	e008      	b.n	8003884 <HAL_GPIO_Init+0x228>
 8003872:	2304      	movs	r3, #4
 8003874:	e006      	b.n	8003884 <HAL_GPIO_Init+0x228>
 8003876:	2303      	movs	r3, #3
 8003878:	e004      	b.n	8003884 <HAL_GPIO_Init+0x228>
 800387a:	2302      	movs	r3, #2
 800387c:	e002      	b.n	8003884 <HAL_GPIO_Init+0x228>
 800387e:	2301      	movs	r3, #1
 8003880:	e000      	b.n	8003884 <HAL_GPIO_Init+0x228>
 8003882:	2300      	movs	r3, #0
 8003884:	69fa      	ldr	r2, [r7, #28]
 8003886:	f002 0203 	and.w	r2, r2, #3
 800388a:	0092      	lsls	r2, r2, #2
 800388c:	4093      	lsls	r3, r2
 800388e:	69ba      	ldr	r2, [r7, #24]
 8003890:	4313      	orrs	r3, r2
 8003892:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003894:	4935      	ldr	r1, [pc, #212]	@ (800396c <HAL_GPIO_Init+0x310>)
 8003896:	69fb      	ldr	r3, [r7, #28]
 8003898:	089b      	lsrs	r3, r3, #2
 800389a:	3302      	adds	r3, #2
 800389c:	69ba      	ldr	r2, [r7, #24]
 800389e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80038a2:	4b3b      	ldr	r3, [pc, #236]	@ (8003990 <HAL_GPIO_Init+0x334>)
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038a8:	693b      	ldr	r3, [r7, #16]
 80038aa:	43db      	mvns	r3, r3
 80038ac:	69ba      	ldr	r2, [r7, #24]
 80038ae:	4013      	ands	r3, r2
 80038b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d003      	beq.n	80038c6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80038be:	69ba      	ldr	r2, [r7, #24]
 80038c0:	693b      	ldr	r3, [r7, #16]
 80038c2:	4313      	orrs	r3, r2
 80038c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80038c6:	4a32      	ldr	r2, [pc, #200]	@ (8003990 <HAL_GPIO_Init+0x334>)
 80038c8:	69bb      	ldr	r3, [r7, #24]
 80038ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80038cc:	4b30      	ldr	r3, [pc, #192]	@ (8003990 <HAL_GPIO_Init+0x334>)
 80038ce:	68db      	ldr	r3, [r3, #12]
 80038d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	43db      	mvns	r3, r3
 80038d6:	69ba      	ldr	r2, [r7, #24]
 80038d8:	4013      	ands	r3, r2
 80038da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d003      	beq.n	80038f0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80038e8:	69ba      	ldr	r2, [r7, #24]
 80038ea:	693b      	ldr	r3, [r7, #16]
 80038ec:	4313      	orrs	r3, r2
 80038ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80038f0:	4a27      	ldr	r2, [pc, #156]	@ (8003990 <HAL_GPIO_Init+0x334>)
 80038f2:	69bb      	ldr	r3, [r7, #24]
 80038f4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80038f6:	4b26      	ldr	r3, [pc, #152]	@ (8003990 <HAL_GPIO_Init+0x334>)
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038fc:	693b      	ldr	r3, [r7, #16]
 80038fe:	43db      	mvns	r3, r3
 8003900:	69ba      	ldr	r2, [r7, #24]
 8003902:	4013      	ands	r3, r2
 8003904:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800390e:	2b00      	cmp	r3, #0
 8003910:	d003      	beq.n	800391a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003912:	69ba      	ldr	r2, [r7, #24]
 8003914:	693b      	ldr	r3, [r7, #16]
 8003916:	4313      	orrs	r3, r2
 8003918:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800391a:	4a1d      	ldr	r2, [pc, #116]	@ (8003990 <HAL_GPIO_Init+0x334>)
 800391c:	69bb      	ldr	r3, [r7, #24]
 800391e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003920:	4b1b      	ldr	r3, [pc, #108]	@ (8003990 <HAL_GPIO_Init+0x334>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003926:	693b      	ldr	r3, [r7, #16]
 8003928:	43db      	mvns	r3, r3
 800392a:	69ba      	ldr	r2, [r7, #24]
 800392c:	4013      	ands	r3, r2
 800392e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003938:	2b00      	cmp	r3, #0
 800393a:	d003      	beq.n	8003944 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800393c:	69ba      	ldr	r2, [r7, #24]
 800393e:	693b      	ldr	r3, [r7, #16]
 8003940:	4313      	orrs	r3, r2
 8003942:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003944:	4a12      	ldr	r2, [pc, #72]	@ (8003990 <HAL_GPIO_Init+0x334>)
 8003946:	69bb      	ldr	r3, [r7, #24]
 8003948:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800394a:	69fb      	ldr	r3, [r7, #28]
 800394c:	3301      	adds	r3, #1
 800394e:	61fb      	str	r3, [r7, #28]
 8003950:	69fb      	ldr	r3, [r7, #28]
 8003952:	2b0f      	cmp	r3, #15
 8003954:	f67f ae90 	bls.w	8003678 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003958:	bf00      	nop
 800395a:	bf00      	nop
 800395c:	3724      	adds	r7, #36	@ 0x24
 800395e:	46bd      	mov	sp, r7
 8003960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003964:	4770      	bx	lr
 8003966:	bf00      	nop
 8003968:	40023800 	.word	0x40023800
 800396c:	40013800 	.word	0x40013800
 8003970:	40020000 	.word	0x40020000
 8003974:	40020400 	.word	0x40020400
 8003978:	40020800 	.word	0x40020800
 800397c:	40020c00 	.word	0x40020c00
 8003980:	40021000 	.word	0x40021000
 8003984:	40021400 	.word	0x40021400
 8003988:	40021800 	.word	0x40021800
 800398c:	40021c00 	.word	0x40021c00
 8003990:	40013c00 	.word	0x40013c00

08003994 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003994:	b480      	push	{r7}
 8003996:	b085      	sub	sp, #20
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
 800399c:	460b      	mov	r3, r1
 800399e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	691a      	ldr	r2, [r3, #16]
 80039a4:	887b      	ldrh	r3, [r7, #2]
 80039a6:	4013      	ands	r3, r2
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d002      	beq.n	80039b2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80039ac:	2301      	movs	r3, #1
 80039ae:	73fb      	strb	r3, [r7, #15]
 80039b0:	e001      	b.n	80039b6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80039b2:	2300      	movs	r3, #0
 80039b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80039b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	3714      	adds	r7, #20
 80039bc:	46bd      	mov	sp, r7
 80039be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c2:	4770      	bx	lr

080039c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039c4:	b480      	push	{r7}
 80039c6:	b083      	sub	sp, #12
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
 80039cc:	460b      	mov	r3, r1
 80039ce:	807b      	strh	r3, [r7, #2]
 80039d0:	4613      	mov	r3, r2
 80039d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80039d4:	787b      	ldrb	r3, [r7, #1]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d003      	beq.n	80039e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80039da:	887a      	ldrh	r2, [r7, #2]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80039e0:	e003      	b.n	80039ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80039e2:	887b      	ldrh	r3, [r7, #2]
 80039e4:	041a      	lsls	r2, r3, #16
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	619a      	str	r2, [r3, #24]
}
 80039ea:	bf00      	nop
 80039ec:	370c      	adds	r7, #12
 80039ee:	46bd      	mov	sp, r7
 80039f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f4:	4770      	bx	lr
	...

080039f8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	4603      	mov	r3, r0
 8003a00:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003a02:	4b08      	ldr	r3, [pc, #32]	@ (8003a24 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a04:	695a      	ldr	r2, [r3, #20]
 8003a06:	88fb      	ldrh	r3, [r7, #6]
 8003a08:	4013      	ands	r3, r2
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d006      	beq.n	8003a1c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003a0e:	4a05      	ldr	r2, [pc, #20]	@ (8003a24 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a10:	88fb      	ldrh	r3, [r7, #6]
 8003a12:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003a14:	88fb      	ldrh	r3, [r7, #6]
 8003a16:	4618      	mov	r0, r3
 8003a18:	f7fe fa96 	bl	8001f48 <HAL_GPIO_EXTI_Callback>
  }
}
 8003a1c:	bf00      	nop
 8003a1e:	3708      	adds	r7, #8
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bd80      	pop	{r7, pc}
 8003a24:	40013c00 	.word	0x40013c00

08003a28 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b084      	sub	sp, #16
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d101      	bne.n	8003a3a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	e12b      	b.n	8003c92 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a40:	b2db      	uxtb	r3, r3
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d106      	bne.n	8003a54 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2200      	movs	r2, #0
 8003a4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003a4e:	6878      	ldr	r0, [r7, #4]
 8003a50:	f7fe fe32 	bl	80026b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2224      	movs	r2, #36	@ 0x24
 8003a58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	681a      	ldr	r2, [r3, #0]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f022 0201 	bic.w	r2, r2, #1
 8003a6a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003a7a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003a8a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003a8c:	f001 fc36 	bl	80052fc <HAL_RCC_GetPCLK1Freq>
 8003a90:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	4a81      	ldr	r2, [pc, #516]	@ (8003c9c <HAL_I2C_Init+0x274>)
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d807      	bhi.n	8003aac <HAL_I2C_Init+0x84>
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	4a80      	ldr	r2, [pc, #512]	@ (8003ca0 <HAL_I2C_Init+0x278>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	bf94      	ite	ls
 8003aa4:	2301      	movls	r3, #1
 8003aa6:	2300      	movhi	r3, #0
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	e006      	b.n	8003aba <HAL_I2C_Init+0x92>
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	4a7d      	ldr	r2, [pc, #500]	@ (8003ca4 <HAL_I2C_Init+0x27c>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	bf94      	ite	ls
 8003ab4:	2301      	movls	r3, #1
 8003ab6:	2300      	movhi	r3, #0
 8003ab8:	b2db      	uxtb	r3, r3
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d001      	beq.n	8003ac2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	e0e7      	b.n	8003c92 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	4a78      	ldr	r2, [pc, #480]	@ (8003ca8 <HAL_I2C_Init+0x280>)
 8003ac6:	fba2 2303 	umull	r2, r3, r2, r3
 8003aca:	0c9b      	lsrs	r3, r3, #18
 8003acc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	68ba      	ldr	r2, [r7, #8]
 8003ade:	430a      	orrs	r2, r1
 8003ae0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	6a1b      	ldr	r3, [r3, #32]
 8003ae8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	4a6a      	ldr	r2, [pc, #424]	@ (8003c9c <HAL_I2C_Init+0x274>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d802      	bhi.n	8003afc <HAL_I2C_Init+0xd4>
 8003af6:	68bb      	ldr	r3, [r7, #8]
 8003af8:	3301      	adds	r3, #1
 8003afa:	e009      	b.n	8003b10 <HAL_I2C_Init+0xe8>
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003b02:	fb02 f303 	mul.w	r3, r2, r3
 8003b06:	4a69      	ldr	r2, [pc, #420]	@ (8003cac <HAL_I2C_Init+0x284>)
 8003b08:	fba2 2303 	umull	r2, r3, r2, r3
 8003b0c:	099b      	lsrs	r3, r3, #6
 8003b0e:	3301      	adds	r3, #1
 8003b10:	687a      	ldr	r2, [r7, #4]
 8003b12:	6812      	ldr	r2, [r2, #0]
 8003b14:	430b      	orrs	r3, r1
 8003b16:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	69db      	ldr	r3, [r3, #28]
 8003b1e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003b22:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	685b      	ldr	r3, [r3, #4]
 8003b2a:	495c      	ldr	r1, [pc, #368]	@ (8003c9c <HAL_I2C_Init+0x274>)
 8003b2c:	428b      	cmp	r3, r1
 8003b2e:	d819      	bhi.n	8003b64 <HAL_I2C_Init+0x13c>
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	1e59      	subs	r1, r3, #1
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	685b      	ldr	r3, [r3, #4]
 8003b38:	005b      	lsls	r3, r3, #1
 8003b3a:	fbb1 f3f3 	udiv	r3, r1, r3
 8003b3e:	1c59      	adds	r1, r3, #1
 8003b40:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003b44:	400b      	ands	r3, r1
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d00a      	beq.n	8003b60 <HAL_I2C_Init+0x138>
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	1e59      	subs	r1, r3, #1
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	005b      	lsls	r3, r3, #1
 8003b54:	fbb1 f3f3 	udiv	r3, r1, r3
 8003b58:	3301      	adds	r3, #1
 8003b5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b5e:	e051      	b.n	8003c04 <HAL_I2C_Init+0x1dc>
 8003b60:	2304      	movs	r3, #4
 8003b62:	e04f      	b.n	8003c04 <HAL_I2C_Init+0x1dc>
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	689b      	ldr	r3, [r3, #8]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d111      	bne.n	8003b90 <HAL_I2C_Init+0x168>
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	1e58      	subs	r0, r3, #1
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6859      	ldr	r1, [r3, #4]
 8003b74:	460b      	mov	r3, r1
 8003b76:	005b      	lsls	r3, r3, #1
 8003b78:	440b      	add	r3, r1
 8003b7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b7e:	3301      	adds	r3, #1
 8003b80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	bf0c      	ite	eq
 8003b88:	2301      	moveq	r3, #1
 8003b8a:	2300      	movne	r3, #0
 8003b8c:	b2db      	uxtb	r3, r3
 8003b8e:	e012      	b.n	8003bb6 <HAL_I2C_Init+0x18e>
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	1e58      	subs	r0, r3, #1
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6859      	ldr	r1, [r3, #4]
 8003b98:	460b      	mov	r3, r1
 8003b9a:	009b      	lsls	r3, r3, #2
 8003b9c:	440b      	add	r3, r1
 8003b9e:	0099      	lsls	r1, r3, #2
 8003ba0:	440b      	add	r3, r1
 8003ba2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ba6:	3301      	adds	r3, #1
 8003ba8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	bf0c      	ite	eq
 8003bb0:	2301      	moveq	r3, #1
 8003bb2:	2300      	movne	r3, #0
 8003bb4:	b2db      	uxtb	r3, r3
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d001      	beq.n	8003bbe <HAL_I2C_Init+0x196>
 8003bba:	2301      	movs	r3, #1
 8003bbc:	e022      	b.n	8003c04 <HAL_I2C_Init+0x1dc>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	689b      	ldr	r3, [r3, #8]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d10e      	bne.n	8003be4 <HAL_I2C_Init+0x1bc>
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	1e58      	subs	r0, r3, #1
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6859      	ldr	r1, [r3, #4]
 8003bce:	460b      	mov	r3, r1
 8003bd0:	005b      	lsls	r3, r3, #1
 8003bd2:	440b      	add	r3, r1
 8003bd4:	fbb0 f3f3 	udiv	r3, r0, r3
 8003bd8:	3301      	adds	r3, #1
 8003bda:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bde:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003be2:	e00f      	b.n	8003c04 <HAL_I2C_Init+0x1dc>
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	1e58      	subs	r0, r3, #1
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6859      	ldr	r1, [r3, #4]
 8003bec:	460b      	mov	r3, r1
 8003bee:	009b      	lsls	r3, r3, #2
 8003bf0:	440b      	add	r3, r1
 8003bf2:	0099      	lsls	r1, r3, #2
 8003bf4:	440b      	add	r3, r1
 8003bf6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003bfa:	3301      	adds	r3, #1
 8003bfc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c00:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003c04:	6879      	ldr	r1, [r7, #4]
 8003c06:	6809      	ldr	r1, [r1, #0]
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	69da      	ldr	r2, [r3, #28]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6a1b      	ldr	r3, [r3, #32]
 8003c1e:	431a      	orrs	r2, r3
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	430a      	orrs	r2, r1
 8003c26:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	689b      	ldr	r3, [r3, #8]
 8003c2e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003c32:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003c36:	687a      	ldr	r2, [r7, #4]
 8003c38:	6911      	ldr	r1, [r2, #16]
 8003c3a:	687a      	ldr	r2, [r7, #4]
 8003c3c:	68d2      	ldr	r2, [r2, #12]
 8003c3e:	4311      	orrs	r1, r2
 8003c40:	687a      	ldr	r2, [r7, #4]
 8003c42:	6812      	ldr	r2, [r2, #0]
 8003c44:	430b      	orrs	r3, r1
 8003c46:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	68db      	ldr	r3, [r3, #12]
 8003c4e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	695a      	ldr	r2, [r3, #20]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	699b      	ldr	r3, [r3, #24]
 8003c5a:	431a      	orrs	r2, r3
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	430a      	orrs	r2, r1
 8003c62:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	681a      	ldr	r2, [r3, #0]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f042 0201 	orr.w	r2, r2, #1
 8003c72:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2200      	movs	r2, #0
 8003c78:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2220      	movs	r2, #32
 8003c7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2200      	movs	r2, #0
 8003c86:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003c90:	2300      	movs	r3, #0
}
 8003c92:	4618      	mov	r0, r3
 8003c94:	3710      	adds	r7, #16
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bd80      	pop	{r7, pc}
 8003c9a:	bf00      	nop
 8003c9c:	000186a0 	.word	0x000186a0
 8003ca0:	001e847f 	.word	0x001e847f
 8003ca4:	003d08ff 	.word	0x003d08ff
 8003ca8:	431bde83 	.word	0x431bde83
 8003cac:	10624dd3 	.word	0x10624dd3

08003cb0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b088      	sub	sp, #32
 8003cb4:	af02      	add	r7, sp, #8
 8003cb6:	60f8      	str	r0, [r7, #12]
 8003cb8:	607a      	str	r2, [r7, #4]
 8003cba:	461a      	mov	r2, r3
 8003cbc:	460b      	mov	r3, r1
 8003cbe:	817b      	strh	r3, [r7, #10]
 8003cc0:	4613      	mov	r3, r2
 8003cc2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003cc4:	f7fe ff88 	bl	8002bd8 <HAL_GetTick>
 8003cc8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003cd0:	b2db      	uxtb	r3, r3
 8003cd2:	2b20      	cmp	r3, #32
 8003cd4:	f040 80e0 	bne.w	8003e98 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	9300      	str	r3, [sp, #0]
 8003cdc:	2319      	movs	r3, #25
 8003cde:	2201      	movs	r2, #1
 8003ce0:	4970      	ldr	r1, [pc, #448]	@ (8003ea4 <HAL_I2C_Master_Transmit+0x1f4>)
 8003ce2:	68f8      	ldr	r0, [r7, #12]
 8003ce4:	f000 fc64 	bl	80045b0 <I2C_WaitOnFlagUntilTimeout>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d001      	beq.n	8003cf2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003cee:	2302      	movs	r3, #2
 8003cf0:	e0d3      	b.n	8003e9a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003cf8:	2b01      	cmp	r3, #1
 8003cfa:	d101      	bne.n	8003d00 <HAL_I2C_Master_Transmit+0x50>
 8003cfc:	2302      	movs	r3, #2
 8003cfe:	e0cc      	b.n	8003e9a <HAL_I2C_Master_Transmit+0x1ea>
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	2201      	movs	r2, #1
 8003d04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f003 0301 	and.w	r3, r3, #1
 8003d12:	2b01      	cmp	r3, #1
 8003d14:	d007      	beq.n	8003d26 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	681a      	ldr	r2, [r3, #0]
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f042 0201 	orr.w	r2, r2, #1
 8003d24:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	681a      	ldr	r2, [r3, #0]
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003d34:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	2221      	movs	r2, #33	@ 0x21
 8003d3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	2210      	movs	r2, #16
 8003d42:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	687a      	ldr	r2, [r7, #4]
 8003d50:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	893a      	ldrh	r2, [r7, #8]
 8003d56:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d5c:	b29a      	uxth	r2, r3
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	4a50      	ldr	r2, [pc, #320]	@ (8003ea8 <HAL_I2C_Master_Transmit+0x1f8>)
 8003d66:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003d68:	8979      	ldrh	r1, [r7, #10]
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	6a3a      	ldr	r2, [r7, #32]
 8003d6e:	68f8      	ldr	r0, [r7, #12]
 8003d70:	f000 face 	bl	8004310 <I2C_MasterRequestWrite>
 8003d74:	4603      	mov	r3, r0
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d001      	beq.n	8003d7e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	e08d      	b.n	8003e9a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d7e:	2300      	movs	r3, #0
 8003d80:	613b      	str	r3, [r7, #16]
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	695b      	ldr	r3, [r3, #20]
 8003d88:	613b      	str	r3, [r7, #16]
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	699b      	ldr	r3, [r3, #24]
 8003d90:	613b      	str	r3, [r7, #16]
 8003d92:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003d94:	e066      	b.n	8003e64 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d96:	697a      	ldr	r2, [r7, #20]
 8003d98:	6a39      	ldr	r1, [r7, #32]
 8003d9a:	68f8      	ldr	r0, [r7, #12]
 8003d9c:	f000 fd22 	bl	80047e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003da0:	4603      	mov	r3, r0
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d00d      	beq.n	8003dc2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003daa:	2b04      	cmp	r3, #4
 8003dac:	d107      	bne.n	8003dbe <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	681a      	ldr	r2, [r3, #0]
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003dbc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	e06b      	b.n	8003e9a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dc6:	781a      	ldrb	r2, [r3, #0]
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dd2:	1c5a      	adds	r2, r3, #1
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ddc:	b29b      	uxth	r3, r3
 8003dde:	3b01      	subs	r3, #1
 8003de0:	b29a      	uxth	r2, r3
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dea:	3b01      	subs	r3, #1
 8003dec:	b29a      	uxth	r2, r3
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	695b      	ldr	r3, [r3, #20]
 8003df8:	f003 0304 	and.w	r3, r3, #4
 8003dfc:	2b04      	cmp	r3, #4
 8003dfe:	d11b      	bne.n	8003e38 <HAL_I2C_Master_Transmit+0x188>
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d017      	beq.n	8003e38 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e0c:	781a      	ldrb	r2, [r3, #0]
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e18:	1c5a      	adds	r2, r3, #1
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e22:	b29b      	uxth	r3, r3
 8003e24:	3b01      	subs	r3, #1
 8003e26:	b29a      	uxth	r2, r3
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e30:	3b01      	subs	r3, #1
 8003e32:	b29a      	uxth	r2, r3
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e38:	697a      	ldr	r2, [r7, #20]
 8003e3a:	6a39      	ldr	r1, [r7, #32]
 8003e3c:	68f8      	ldr	r0, [r7, #12]
 8003e3e:	f000 fd19 	bl	8004874 <I2C_WaitOnBTFFlagUntilTimeout>
 8003e42:	4603      	mov	r3, r0
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d00d      	beq.n	8003e64 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e4c:	2b04      	cmp	r3, #4
 8003e4e:	d107      	bne.n	8003e60 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	681a      	ldr	r2, [r3, #0]
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e5e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003e60:	2301      	movs	r3, #1
 8003e62:	e01a      	b.n	8003e9a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d194      	bne.n	8003d96 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	681a      	ldr	r2, [r3, #0]
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e7a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	2220      	movs	r2, #32
 8003e80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	2200      	movs	r2, #0
 8003e88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003e94:	2300      	movs	r3, #0
 8003e96:	e000      	b.n	8003e9a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003e98:	2302      	movs	r3, #2
  }
}
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	3718      	adds	r7, #24
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bd80      	pop	{r7, pc}
 8003ea2:	bf00      	nop
 8003ea4:	00100002 	.word	0x00100002
 8003ea8:	ffff0000 	.word	0xffff0000

08003eac <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b08c      	sub	sp, #48	@ 0x30
 8003eb0:	af02      	add	r7, sp, #8
 8003eb2:	60f8      	str	r0, [r7, #12]
 8003eb4:	607a      	str	r2, [r7, #4]
 8003eb6:	461a      	mov	r2, r3
 8003eb8:	460b      	mov	r3, r1
 8003eba:	817b      	strh	r3, [r7, #10]
 8003ebc:	4613      	mov	r3, r2
 8003ebe:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003ec0:	f7fe fe8a 	bl	8002bd8 <HAL_GetTick>
 8003ec4:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ecc:	b2db      	uxtb	r3, r3
 8003ece:	2b20      	cmp	r3, #32
 8003ed0:	f040 8217 	bne.w	8004302 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ed6:	9300      	str	r3, [sp, #0]
 8003ed8:	2319      	movs	r3, #25
 8003eda:	2201      	movs	r2, #1
 8003edc:	497c      	ldr	r1, [pc, #496]	@ (80040d0 <HAL_I2C_Master_Receive+0x224>)
 8003ede:	68f8      	ldr	r0, [r7, #12]
 8003ee0:	f000 fb66 	bl	80045b0 <I2C_WaitOnFlagUntilTimeout>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d001      	beq.n	8003eee <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8003eea:	2302      	movs	r3, #2
 8003eec:	e20a      	b.n	8004304 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ef4:	2b01      	cmp	r3, #1
 8003ef6:	d101      	bne.n	8003efc <HAL_I2C_Master_Receive+0x50>
 8003ef8:	2302      	movs	r3, #2
 8003efa:	e203      	b.n	8004304 <HAL_I2C_Master_Receive+0x458>
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	2201      	movs	r2, #1
 8003f00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f003 0301 	and.w	r3, r3, #1
 8003f0e:	2b01      	cmp	r3, #1
 8003f10:	d007      	beq.n	8003f22 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f042 0201 	orr.w	r2, r2, #1
 8003f20:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	681a      	ldr	r2, [r3, #0]
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f30:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	2222      	movs	r2, #34	@ 0x22
 8003f36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2210      	movs	r2, #16
 8003f3e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	2200      	movs	r2, #0
 8003f46:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	687a      	ldr	r2, [r7, #4]
 8003f4c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	893a      	ldrh	r2, [r7, #8]
 8003f52:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f58:	b29a      	uxth	r2, r3
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	4a5c      	ldr	r2, [pc, #368]	@ (80040d4 <HAL_I2C_Master_Receive+0x228>)
 8003f62:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003f64:	8979      	ldrh	r1, [r7, #10]
 8003f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f68:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f6a:	68f8      	ldr	r0, [r7, #12]
 8003f6c:	f000 fa52 	bl	8004414 <I2C_MasterRequestRead>
 8003f70:	4603      	mov	r3, r0
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d001      	beq.n	8003f7a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8003f76:	2301      	movs	r3, #1
 8003f78:	e1c4      	b.n	8004304 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d113      	bne.n	8003faa <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f82:	2300      	movs	r3, #0
 8003f84:	623b      	str	r3, [r7, #32]
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	695b      	ldr	r3, [r3, #20]
 8003f8c:	623b      	str	r3, [r7, #32]
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	699b      	ldr	r3, [r3, #24]
 8003f94:	623b      	str	r3, [r7, #32]
 8003f96:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	681a      	ldr	r2, [r3, #0]
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fa6:	601a      	str	r2, [r3, #0]
 8003fa8:	e198      	b.n	80042dc <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fae:	2b01      	cmp	r3, #1
 8003fb0:	d11b      	bne.n	8003fea <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	681a      	ldr	r2, [r3, #0]
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fc0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	61fb      	str	r3, [r7, #28]
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	695b      	ldr	r3, [r3, #20]
 8003fcc:	61fb      	str	r3, [r7, #28]
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	699b      	ldr	r3, [r3, #24]
 8003fd4:	61fb      	str	r3, [r7, #28]
 8003fd6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	681a      	ldr	r2, [r3, #0]
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fe6:	601a      	str	r2, [r3, #0]
 8003fe8:	e178      	b.n	80042dc <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fee:	2b02      	cmp	r3, #2
 8003ff0:	d11b      	bne.n	800402a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	681a      	ldr	r2, [r3, #0]
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004000:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	681a      	ldr	r2, [r3, #0]
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004010:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004012:	2300      	movs	r3, #0
 8004014:	61bb      	str	r3, [r7, #24]
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	695b      	ldr	r3, [r3, #20]
 800401c:	61bb      	str	r3, [r7, #24]
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	699b      	ldr	r3, [r3, #24]
 8004024:	61bb      	str	r3, [r7, #24]
 8004026:	69bb      	ldr	r3, [r7, #24]
 8004028:	e158      	b.n	80042dc <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	681a      	ldr	r2, [r3, #0]
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004038:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800403a:	2300      	movs	r3, #0
 800403c:	617b      	str	r3, [r7, #20]
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	695b      	ldr	r3, [r3, #20]
 8004044:	617b      	str	r3, [r7, #20]
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	699b      	ldr	r3, [r3, #24]
 800404c:	617b      	str	r3, [r7, #20]
 800404e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004050:	e144      	b.n	80042dc <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004056:	2b03      	cmp	r3, #3
 8004058:	f200 80f1 	bhi.w	800423e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004060:	2b01      	cmp	r3, #1
 8004062:	d123      	bne.n	80040ac <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004064:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004066:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004068:	68f8      	ldr	r0, [r7, #12]
 800406a:	f000 fc4b 	bl	8004904 <I2C_WaitOnRXNEFlagUntilTimeout>
 800406e:	4603      	mov	r3, r0
 8004070:	2b00      	cmp	r3, #0
 8004072:	d001      	beq.n	8004078 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004074:	2301      	movs	r3, #1
 8004076:	e145      	b.n	8004304 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	691a      	ldr	r2, [r3, #16]
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004082:	b2d2      	uxtb	r2, r2
 8004084:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800408a:	1c5a      	adds	r2, r3, #1
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004094:	3b01      	subs	r3, #1
 8004096:	b29a      	uxth	r2, r3
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040a0:	b29b      	uxth	r3, r3
 80040a2:	3b01      	subs	r3, #1
 80040a4:	b29a      	uxth	r2, r3
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80040aa:	e117      	b.n	80042dc <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040b0:	2b02      	cmp	r3, #2
 80040b2:	d14e      	bne.n	8004152 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80040b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040b6:	9300      	str	r3, [sp, #0]
 80040b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040ba:	2200      	movs	r2, #0
 80040bc:	4906      	ldr	r1, [pc, #24]	@ (80040d8 <HAL_I2C_Master_Receive+0x22c>)
 80040be:	68f8      	ldr	r0, [r7, #12]
 80040c0:	f000 fa76 	bl	80045b0 <I2C_WaitOnFlagUntilTimeout>
 80040c4:	4603      	mov	r3, r0
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d008      	beq.n	80040dc <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80040ca:	2301      	movs	r3, #1
 80040cc:	e11a      	b.n	8004304 <HAL_I2C_Master_Receive+0x458>
 80040ce:	bf00      	nop
 80040d0:	00100002 	.word	0x00100002
 80040d4:	ffff0000 	.word	0xffff0000
 80040d8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	681a      	ldr	r2, [r3, #0]
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040ea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	691a      	ldr	r2, [r3, #16]
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040f6:	b2d2      	uxtb	r2, r2
 80040f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040fe:	1c5a      	adds	r2, r3, #1
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004108:	3b01      	subs	r3, #1
 800410a:	b29a      	uxth	r2, r3
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004114:	b29b      	uxth	r3, r3
 8004116:	3b01      	subs	r3, #1
 8004118:	b29a      	uxth	r2, r3
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	691a      	ldr	r2, [r3, #16]
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004128:	b2d2      	uxtb	r2, r2
 800412a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004130:	1c5a      	adds	r2, r3, #1
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800413a:	3b01      	subs	r3, #1
 800413c:	b29a      	uxth	r2, r3
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004146:	b29b      	uxth	r3, r3
 8004148:	3b01      	subs	r3, #1
 800414a:	b29a      	uxth	r2, r3
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004150:	e0c4      	b.n	80042dc <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004154:	9300      	str	r3, [sp, #0]
 8004156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004158:	2200      	movs	r2, #0
 800415a:	496c      	ldr	r1, [pc, #432]	@ (800430c <HAL_I2C_Master_Receive+0x460>)
 800415c:	68f8      	ldr	r0, [r7, #12]
 800415e:	f000 fa27 	bl	80045b0 <I2C_WaitOnFlagUntilTimeout>
 8004162:	4603      	mov	r3, r0
 8004164:	2b00      	cmp	r3, #0
 8004166:	d001      	beq.n	800416c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8004168:	2301      	movs	r3, #1
 800416a:	e0cb      	b.n	8004304 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	681a      	ldr	r2, [r3, #0]
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800417a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	691a      	ldr	r2, [r3, #16]
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004186:	b2d2      	uxtb	r2, r2
 8004188:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800418e:	1c5a      	adds	r2, r3, #1
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004198:	3b01      	subs	r3, #1
 800419a:	b29a      	uxth	r2, r3
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041a4:	b29b      	uxth	r3, r3
 80041a6:	3b01      	subs	r3, #1
 80041a8:	b29a      	uxth	r2, r3
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80041ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041b0:	9300      	str	r3, [sp, #0]
 80041b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041b4:	2200      	movs	r2, #0
 80041b6:	4955      	ldr	r1, [pc, #340]	@ (800430c <HAL_I2C_Master_Receive+0x460>)
 80041b8:	68f8      	ldr	r0, [r7, #12]
 80041ba:	f000 f9f9 	bl	80045b0 <I2C_WaitOnFlagUntilTimeout>
 80041be:	4603      	mov	r3, r0
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d001      	beq.n	80041c8 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80041c4:	2301      	movs	r3, #1
 80041c6:	e09d      	b.n	8004304 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	681a      	ldr	r2, [r3, #0]
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041d6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	691a      	ldr	r2, [r3, #16]
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041e2:	b2d2      	uxtb	r2, r2
 80041e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ea:	1c5a      	adds	r2, r3, #1
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041f4:	3b01      	subs	r3, #1
 80041f6:	b29a      	uxth	r2, r3
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004200:	b29b      	uxth	r3, r3
 8004202:	3b01      	subs	r3, #1
 8004204:	b29a      	uxth	r2, r3
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	691a      	ldr	r2, [r3, #16]
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004214:	b2d2      	uxtb	r2, r2
 8004216:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800421c:	1c5a      	adds	r2, r3, #1
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004226:	3b01      	subs	r3, #1
 8004228:	b29a      	uxth	r2, r3
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004232:	b29b      	uxth	r3, r3
 8004234:	3b01      	subs	r3, #1
 8004236:	b29a      	uxth	r2, r3
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800423c:	e04e      	b.n	80042dc <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800423e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004240:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004242:	68f8      	ldr	r0, [r7, #12]
 8004244:	f000 fb5e 	bl	8004904 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004248:	4603      	mov	r3, r0
 800424a:	2b00      	cmp	r3, #0
 800424c:	d001      	beq.n	8004252 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800424e:	2301      	movs	r3, #1
 8004250:	e058      	b.n	8004304 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	691a      	ldr	r2, [r3, #16]
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800425c:	b2d2      	uxtb	r2, r2
 800425e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004264:	1c5a      	adds	r2, r3, #1
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800426e:	3b01      	subs	r3, #1
 8004270:	b29a      	uxth	r2, r3
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800427a:	b29b      	uxth	r3, r3
 800427c:	3b01      	subs	r3, #1
 800427e:	b29a      	uxth	r2, r3
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	695b      	ldr	r3, [r3, #20]
 800428a:	f003 0304 	and.w	r3, r3, #4
 800428e:	2b04      	cmp	r3, #4
 8004290:	d124      	bne.n	80042dc <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004296:	2b03      	cmp	r3, #3
 8004298:	d107      	bne.n	80042aa <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	681a      	ldr	r2, [r3, #0]
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042a8:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	691a      	ldr	r2, [r3, #16]
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042b4:	b2d2      	uxtb	r2, r2
 80042b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042bc:	1c5a      	adds	r2, r3, #1
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042c6:	3b01      	subs	r3, #1
 80042c8:	b29a      	uxth	r2, r3
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042d2:	b29b      	uxth	r3, r3
 80042d4:	3b01      	subs	r3, #1
 80042d6:	b29a      	uxth	r2, r3
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	f47f aeb6 	bne.w	8004052 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	2220      	movs	r2, #32
 80042ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	2200      	movs	r2, #0
 80042f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	2200      	movs	r2, #0
 80042fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80042fe:	2300      	movs	r3, #0
 8004300:	e000      	b.n	8004304 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004302:	2302      	movs	r3, #2
  }
}
 8004304:	4618      	mov	r0, r3
 8004306:	3728      	adds	r7, #40	@ 0x28
 8004308:	46bd      	mov	sp, r7
 800430a:	bd80      	pop	{r7, pc}
 800430c:	00010004 	.word	0x00010004

08004310 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b088      	sub	sp, #32
 8004314:	af02      	add	r7, sp, #8
 8004316:	60f8      	str	r0, [r7, #12]
 8004318:	607a      	str	r2, [r7, #4]
 800431a:	603b      	str	r3, [r7, #0]
 800431c:	460b      	mov	r3, r1
 800431e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004324:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004326:	697b      	ldr	r3, [r7, #20]
 8004328:	2b08      	cmp	r3, #8
 800432a:	d006      	beq.n	800433a <I2C_MasterRequestWrite+0x2a>
 800432c:	697b      	ldr	r3, [r7, #20]
 800432e:	2b01      	cmp	r3, #1
 8004330:	d003      	beq.n	800433a <I2C_MasterRequestWrite+0x2a>
 8004332:	697b      	ldr	r3, [r7, #20]
 8004334:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004338:	d108      	bne.n	800434c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	681a      	ldr	r2, [r3, #0]
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004348:	601a      	str	r2, [r3, #0]
 800434a:	e00b      	b.n	8004364 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004350:	2b12      	cmp	r3, #18
 8004352:	d107      	bne.n	8004364 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	681a      	ldr	r2, [r3, #0]
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004362:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	9300      	str	r3, [sp, #0]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2200      	movs	r2, #0
 800436c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004370:	68f8      	ldr	r0, [r7, #12]
 8004372:	f000 f91d 	bl	80045b0 <I2C_WaitOnFlagUntilTimeout>
 8004376:	4603      	mov	r3, r0
 8004378:	2b00      	cmp	r3, #0
 800437a:	d00d      	beq.n	8004398 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004386:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800438a:	d103      	bne.n	8004394 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004392:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004394:	2303      	movs	r3, #3
 8004396:	e035      	b.n	8004404 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	691b      	ldr	r3, [r3, #16]
 800439c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80043a0:	d108      	bne.n	80043b4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80043a2:	897b      	ldrh	r3, [r7, #10]
 80043a4:	b2db      	uxtb	r3, r3
 80043a6:	461a      	mov	r2, r3
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80043b0:	611a      	str	r2, [r3, #16]
 80043b2:	e01b      	b.n	80043ec <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80043b4:	897b      	ldrh	r3, [r7, #10]
 80043b6:	11db      	asrs	r3, r3, #7
 80043b8:	b2db      	uxtb	r3, r3
 80043ba:	f003 0306 	and.w	r3, r3, #6
 80043be:	b2db      	uxtb	r3, r3
 80043c0:	f063 030f 	orn	r3, r3, #15
 80043c4:	b2da      	uxtb	r2, r3
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	687a      	ldr	r2, [r7, #4]
 80043d0:	490e      	ldr	r1, [pc, #56]	@ (800440c <I2C_MasterRequestWrite+0xfc>)
 80043d2:	68f8      	ldr	r0, [r7, #12]
 80043d4:	f000 f966 	bl	80046a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80043d8:	4603      	mov	r3, r0
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d001      	beq.n	80043e2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80043de:	2301      	movs	r3, #1
 80043e0:	e010      	b.n	8004404 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80043e2:	897b      	ldrh	r3, [r7, #10]
 80043e4:	b2da      	uxtb	r2, r3
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	687a      	ldr	r2, [r7, #4]
 80043f0:	4907      	ldr	r1, [pc, #28]	@ (8004410 <I2C_MasterRequestWrite+0x100>)
 80043f2:	68f8      	ldr	r0, [r7, #12]
 80043f4:	f000 f956 	bl	80046a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80043f8:	4603      	mov	r3, r0
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d001      	beq.n	8004402 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
 8004400:	e000      	b.n	8004404 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004402:	2300      	movs	r3, #0
}
 8004404:	4618      	mov	r0, r3
 8004406:	3718      	adds	r7, #24
 8004408:	46bd      	mov	sp, r7
 800440a:	bd80      	pop	{r7, pc}
 800440c:	00010008 	.word	0x00010008
 8004410:	00010002 	.word	0x00010002

08004414 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b088      	sub	sp, #32
 8004418:	af02      	add	r7, sp, #8
 800441a:	60f8      	str	r0, [r7, #12]
 800441c:	607a      	str	r2, [r7, #4]
 800441e:	603b      	str	r3, [r7, #0]
 8004420:	460b      	mov	r3, r1
 8004422:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004428:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	681a      	ldr	r2, [r3, #0]
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004438:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	2b08      	cmp	r3, #8
 800443e:	d006      	beq.n	800444e <I2C_MasterRequestRead+0x3a>
 8004440:	697b      	ldr	r3, [r7, #20]
 8004442:	2b01      	cmp	r3, #1
 8004444:	d003      	beq.n	800444e <I2C_MasterRequestRead+0x3a>
 8004446:	697b      	ldr	r3, [r7, #20]
 8004448:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800444c:	d108      	bne.n	8004460 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	681a      	ldr	r2, [r3, #0]
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800445c:	601a      	str	r2, [r3, #0]
 800445e:	e00b      	b.n	8004478 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004464:	2b11      	cmp	r3, #17
 8004466:	d107      	bne.n	8004478 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	681a      	ldr	r2, [r3, #0]
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004476:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	9300      	str	r3, [sp, #0]
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2200      	movs	r2, #0
 8004480:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004484:	68f8      	ldr	r0, [r7, #12]
 8004486:	f000 f893 	bl	80045b0 <I2C_WaitOnFlagUntilTimeout>
 800448a:	4603      	mov	r3, r0
 800448c:	2b00      	cmp	r3, #0
 800448e:	d00d      	beq.n	80044ac <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800449a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800449e:	d103      	bne.n	80044a8 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80044a6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80044a8:	2303      	movs	r3, #3
 80044aa:	e079      	b.n	80045a0 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	691b      	ldr	r3, [r3, #16]
 80044b0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80044b4:	d108      	bne.n	80044c8 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80044b6:	897b      	ldrh	r3, [r7, #10]
 80044b8:	b2db      	uxtb	r3, r3
 80044ba:	f043 0301 	orr.w	r3, r3, #1
 80044be:	b2da      	uxtb	r2, r3
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	611a      	str	r2, [r3, #16]
 80044c6:	e05f      	b.n	8004588 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80044c8:	897b      	ldrh	r3, [r7, #10]
 80044ca:	11db      	asrs	r3, r3, #7
 80044cc:	b2db      	uxtb	r3, r3
 80044ce:	f003 0306 	and.w	r3, r3, #6
 80044d2:	b2db      	uxtb	r3, r3
 80044d4:	f063 030f 	orn	r3, r3, #15
 80044d8:	b2da      	uxtb	r2, r3
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	687a      	ldr	r2, [r7, #4]
 80044e4:	4930      	ldr	r1, [pc, #192]	@ (80045a8 <I2C_MasterRequestRead+0x194>)
 80044e6:	68f8      	ldr	r0, [r7, #12]
 80044e8:	f000 f8dc 	bl	80046a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80044ec:	4603      	mov	r3, r0
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d001      	beq.n	80044f6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80044f2:	2301      	movs	r3, #1
 80044f4:	e054      	b.n	80045a0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80044f6:	897b      	ldrh	r3, [r7, #10]
 80044f8:	b2da      	uxtb	r2, r3
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	687a      	ldr	r2, [r7, #4]
 8004504:	4929      	ldr	r1, [pc, #164]	@ (80045ac <I2C_MasterRequestRead+0x198>)
 8004506:	68f8      	ldr	r0, [r7, #12]
 8004508:	f000 f8cc 	bl	80046a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800450c:	4603      	mov	r3, r0
 800450e:	2b00      	cmp	r3, #0
 8004510:	d001      	beq.n	8004516 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8004512:	2301      	movs	r3, #1
 8004514:	e044      	b.n	80045a0 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004516:	2300      	movs	r3, #0
 8004518:	613b      	str	r3, [r7, #16]
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	695b      	ldr	r3, [r3, #20]
 8004520:	613b      	str	r3, [r7, #16]
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	699b      	ldr	r3, [r3, #24]
 8004528:	613b      	str	r3, [r7, #16]
 800452a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	681a      	ldr	r2, [r3, #0]
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800453a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	9300      	str	r3, [sp, #0]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2200      	movs	r2, #0
 8004544:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004548:	68f8      	ldr	r0, [r7, #12]
 800454a:	f000 f831 	bl	80045b0 <I2C_WaitOnFlagUntilTimeout>
 800454e:	4603      	mov	r3, r0
 8004550:	2b00      	cmp	r3, #0
 8004552:	d00d      	beq.n	8004570 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800455e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004562:	d103      	bne.n	800456c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800456a:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 800456c:	2303      	movs	r3, #3
 800456e:	e017      	b.n	80045a0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004570:	897b      	ldrh	r3, [r7, #10]
 8004572:	11db      	asrs	r3, r3, #7
 8004574:	b2db      	uxtb	r3, r3
 8004576:	f003 0306 	and.w	r3, r3, #6
 800457a:	b2db      	uxtb	r3, r3
 800457c:	f063 030e 	orn	r3, r3, #14
 8004580:	b2da      	uxtb	r2, r3
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	687a      	ldr	r2, [r7, #4]
 800458c:	4907      	ldr	r1, [pc, #28]	@ (80045ac <I2C_MasterRequestRead+0x198>)
 800458e:	68f8      	ldr	r0, [r7, #12]
 8004590:	f000 f888 	bl	80046a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004594:	4603      	mov	r3, r0
 8004596:	2b00      	cmp	r3, #0
 8004598:	d001      	beq.n	800459e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800459a:	2301      	movs	r3, #1
 800459c:	e000      	b.n	80045a0 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800459e:	2300      	movs	r3, #0
}
 80045a0:	4618      	mov	r0, r3
 80045a2:	3718      	adds	r7, #24
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}
 80045a8:	00010008 	.word	0x00010008
 80045ac:	00010002 	.word	0x00010002

080045b0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b084      	sub	sp, #16
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	60f8      	str	r0, [r7, #12]
 80045b8:	60b9      	str	r1, [r7, #8]
 80045ba:	603b      	str	r3, [r7, #0]
 80045bc:	4613      	mov	r3, r2
 80045be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80045c0:	e048      	b.n	8004654 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045c8:	d044      	beq.n	8004654 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045ca:	f7fe fb05 	bl	8002bd8 <HAL_GetTick>
 80045ce:	4602      	mov	r2, r0
 80045d0:	69bb      	ldr	r3, [r7, #24]
 80045d2:	1ad3      	subs	r3, r2, r3
 80045d4:	683a      	ldr	r2, [r7, #0]
 80045d6:	429a      	cmp	r2, r3
 80045d8:	d302      	bcc.n	80045e0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d139      	bne.n	8004654 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80045e0:	68bb      	ldr	r3, [r7, #8]
 80045e2:	0c1b      	lsrs	r3, r3, #16
 80045e4:	b2db      	uxtb	r3, r3
 80045e6:	2b01      	cmp	r3, #1
 80045e8:	d10d      	bne.n	8004606 <I2C_WaitOnFlagUntilTimeout+0x56>
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	695b      	ldr	r3, [r3, #20]
 80045f0:	43da      	mvns	r2, r3
 80045f2:	68bb      	ldr	r3, [r7, #8]
 80045f4:	4013      	ands	r3, r2
 80045f6:	b29b      	uxth	r3, r3
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	bf0c      	ite	eq
 80045fc:	2301      	moveq	r3, #1
 80045fe:	2300      	movne	r3, #0
 8004600:	b2db      	uxtb	r3, r3
 8004602:	461a      	mov	r2, r3
 8004604:	e00c      	b.n	8004620 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	699b      	ldr	r3, [r3, #24]
 800460c:	43da      	mvns	r2, r3
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	4013      	ands	r3, r2
 8004612:	b29b      	uxth	r3, r3
 8004614:	2b00      	cmp	r3, #0
 8004616:	bf0c      	ite	eq
 8004618:	2301      	moveq	r3, #1
 800461a:	2300      	movne	r3, #0
 800461c:	b2db      	uxtb	r3, r3
 800461e:	461a      	mov	r2, r3
 8004620:	79fb      	ldrb	r3, [r7, #7]
 8004622:	429a      	cmp	r2, r3
 8004624:	d116      	bne.n	8004654 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	2200      	movs	r2, #0
 800462a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	2220      	movs	r2, #32
 8004630:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	2200      	movs	r2, #0
 8004638:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004640:	f043 0220 	orr.w	r2, r3, #32
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	2200      	movs	r2, #0
 800464c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004650:	2301      	movs	r3, #1
 8004652:	e023      	b.n	800469c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004654:	68bb      	ldr	r3, [r7, #8]
 8004656:	0c1b      	lsrs	r3, r3, #16
 8004658:	b2db      	uxtb	r3, r3
 800465a:	2b01      	cmp	r3, #1
 800465c:	d10d      	bne.n	800467a <I2C_WaitOnFlagUntilTimeout+0xca>
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	695b      	ldr	r3, [r3, #20]
 8004664:	43da      	mvns	r2, r3
 8004666:	68bb      	ldr	r3, [r7, #8]
 8004668:	4013      	ands	r3, r2
 800466a:	b29b      	uxth	r3, r3
 800466c:	2b00      	cmp	r3, #0
 800466e:	bf0c      	ite	eq
 8004670:	2301      	moveq	r3, #1
 8004672:	2300      	movne	r3, #0
 8004674:	b2db      	uxtb	r3, r3
 8004676:	461a      	mov	r2, r3
 8004678:	e00c      	b.n	8004694 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	699b      	ldr	r3, [r3, #24]
 8004680:	43da      	mvns	r2, r3
 8004682:	68bb      	ldr	r3, [r7, #8]
 8004684:	4013      	ands	r3, r2
 8004686:	b29b      	uxth	r3, r3
 8004688:	2b00      	cmp	r3, #0
 800468a:	bf0c      	ite	eq
 800468c:	2301      	moveq	r3, #1
 800468e:	2300      	movne	r3, #0
 8004690:	b2db      	uxtb	r3, r3
 8004692:	461a      	mov	r2, r3
 8004694:	79fb      	ldrb	r3, [r7, #7]
 8004696:	429a      	cmp	r2, r3
 8004698:	d093      	beq.n	80045c2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800469a:	2300      	movs	r3, #0
}
 800469c:	4618      	mov	r0, r3
 800469e:	3710      	adds	r7, #16
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd80      	pop	{r7, pc}

080046a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b084      	sub	sp, #16
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	60f8      	str	r0, [r7, #12]
 80046ac:	60b9      	str	r1, [r7, #8]
 80046ae:	607a      	str	r2, [r7, #4]
 80046b0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80046b2:	e071      	b.n	8004798 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	695b      	ldr	r3, [r3, #20]
 80046ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046c2:	d123      	bne.n	800470c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	681a      	ldr	r2, [r3, #0]
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046d2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80046dc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	2200      	movs	r2, #0
 80046e2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	2220      	movs	r2, #32
 80046e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	2200      	movs	r2, #0
 80046f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046f8:	f043 0204 	orr.w	r2, r3, #4
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	2200      	movs	r2, #0
 8004704:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004708:	2301      	movs	r3, #1
 800470a:	e067      	b.n	80047dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004712:	d041      	beq.n	8004798 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004714:	f7fe fa60 	bl	8002bd8 <HAL_GetTick>
 8004718:	4602      	mov	r2, r0
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	1ad3      	subs	r3, r2, r3
 800471e:	687a      	ldr	r2, [r7, #4]
 8004720:	429a      	cmp	r2, r3
 8004722:	d302      	bcc.n	800472a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d136      	bne.n	8004798 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	0c1b      	lsrs	r3, r3, #16
 800472e:	b2db      	uxtb	r3, r3
 8004730:	2b01      	cmp	r3, #1
 8004732:	d10c      	bne.n	800474e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	695b      	ldr	r3, [r3, #20]
 800473a:	43da      	mvns	r2, r3
 800473c:	68bb      	ldr	r3, [r7, #8]
 800473e:	4013      	ands	r3, r2
 8004740:	b29b      	uxth	r3, r3
 8004742:	2b00      	cmp	r3, #0
 8004744:	bf14      	ite	ne
 8004746:	2301      	movne	r3, #1
 8004748:	2300      	moveq	r3, #0
 800474a:	b2db      	uxtb	r3, r3
 800474c:	e00b      	b.n	8004766 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	699b      	ldr	r3, [r3, #24]
 8004754:	43da      	mvns	r2, r3
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	4013      	ands	r3, r2
 800475a:	b29b      	uxth	r3, r3
 800475c:	2b00      	cmp	r3, #0
 800475e:	bf14      	ite	ne
 8004760:	2301      	movne	r3, #1
 8004762:	2300      	moveq	r3, #0
 8004764:	b2db      	uxtb	r3, r3
 8004766:	2b00      	cmp	r3, #0
 8004768:	d016      	beq.n	8004798 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	2200      	movs	r2, #0
 800476e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	2220      	movs	r2, #32
 8004774:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	2200      	movs	r2, #0
 800477c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004784:	f043 0220 	orr.w	r2, r3, #32
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	2200      	movs	r2, #0
 8004790:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004794:	2301      	movs	r3, #1
 8004796:	e021      	b.n	80047dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004798:	68bb      	ldr	r3, [r7, #8]
 800479a:	0c1b      	lsrs	r3, r3, #16
 800479c:	b2db      	uxtb	r3, r3
 800479e:	2b01      	cmp	r3, #1
 80047a0:	d10c      	bne.n	80047bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	695b      	ldr	r3, [r3, #20]
 80047a8:	43da      	mvns	r2, r3
 80047aa:	68bb      	ldr	r3, [r7, #8]
 80047ac:	4013      	ands	r3, r2
 80047ae:	b29b      	uxth	r3, r3
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	bf14      	ite	ne
 80047b4:	2301      	movne	r3, #1
 80047b6:	2300      	moveq	r3, #0
 80047b8:	b2db      	uxtb	r3, r3
 80047ba:	e00b      	b.n	80047d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	699b      	ldr	r3, [r3, #24]
 80047c2:	43da      	mvns	r2, r3
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	4013      	ands	r3, r2
 80047c8:	b29b      	uxth	r3, r3
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	bf14      	ite	ne
 80047ce:	2301      	movne	r3, #1
 80047d0:	2300      	moveq	r3, #0
 80047d2:	b2db      	uxtb	r3, r3
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	f47f af6d 	bne.w	80046b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80047da:	2300      	movs	r3, #0
}
 80047dc:	4618      	mov	r0, r3
 80047de:	3710      	adds	r7, #16
 80047e0:	46bd      	mov	sp, r7
 80047e2:	bd80      	pop	{r7, pc}

080047e4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b084      	sub	sp, #16
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	60f8      	str	r0, [r7, #12]
 80047ec:	60b9      	str	r1, [r7, #8]
 80047ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80047f0:	e034      	b.n	800485c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80047f2:	68f8      	ldr	r0, [r7, #12]
 80047f4:	f000 f8e3 	bl	80049be <I2C_IsAcknowledgeFailed>
 80047f8:	4603      	mov	r3, r0
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d001      	beq.n	8004802 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80047fe:	2301      	movs	r3, #1
 8004800:	e034      	b.n	800486c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004808:	d028      	beq.n	800485c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800480a:	f7fe f9e5 	bl	8002bd8 <HAL_GetTick>
 800480e:	4602      	mov	r2, r0
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	1ad3      	subs	r3, r2, r3
 8004814:	68ba      	ldr	r2, [r7, #8]
 8004816:	429a      	cmp	r2, r3
 8004818:	d302      	bcc.n	8004820 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d11d      	bne.n	800485c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	695b      	ldr	r3, [r3, #20]
 8004826:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800482a:	2b80      	cmp	r3, #128	@ 0x80
 800482c:	d016      	beq.n	800485c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	2200      	movs	r2, #0
 8004832:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	2220      	movs	r2, #32
 8004838:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	2200      	movs	r2, #0
 8004840:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004848:	f043 0220 	orr.w	r2, r3, #32
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	2200      	movs	r2, #0
 8004854:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004858:	2301      	movs	r3, #1
 800485a:	e007      	b.n	800486c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	695b      	ldr	r3, [r3, #20]
 8004862:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004866:	2b80      	cmp	r3, #128	@ 0x80
 8004868:	d1c3      	bne.n	80047f2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800486a:	2300      	movs	r3, #0
}
 800486c:	4618      	mov	r0, r3
 800486e:	3710      	adds	r7, #16
 8004870:	46bd      	mov	sp, r7
 8004872:	bd80      	pop	{r7, pc}

08004874 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b084      	sub	sp, #16
 8004878:	af00      	add	r7, sp, #0
 800487a:	60f8      	str	r0, [r7, #12]
 800487c:	60b9      	str	r1, [r7, #8]
 800487e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004880:	e034      	b.n	80048ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004882:	68f8      	ldr	r0, [r7, #12]
 8004884:	f000 f89b 	bl	80049be <I2C_IsAcknowledgeFailed>
 8004888:	4603      	mov	r3, r0
 800488a:	2b00      	cmp	r3, #0
 800488c:	d001      	beq.n	8004892 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800488e:	2301      	movs	r3, #1
 8004890:	e034      	b.n	80048fc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004892:	68bb      	ldr	r3, [r7, #8]
 8004894:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004898:	d028      	beq.n	80048ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800489a:	f7fe f99d 	bl	8002bd8 <HAL_GetTick>
 800489e:	4602      	mov	r2, r0
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	1ad3      	subs	r3, r2, r3
 80048a4:	68ba      	ldr	r2, [r7, #8]
 80048a6:	429a      	cmp	r2, r3
 80048a8:	d302      	bcc.n	80048b0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80048aa:	68bb      	ldr	r3, [r7, #8]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d11d      	bne.n	80048ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	695b      	ldr	r3, [r3, #20]
 80048b6:	f003 0304 	and.w	r3, r3, #4
 80048ba:	2b04      	cmp	r3, #4
 80048bc:	d016      	beq.n	80048ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	2200      	movs	r2, #0
 80048c2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	2220      	movs	r2, #32
 80048c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	2200      	movs	r2, #0
 80048d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048d8:	f043 0220 	orr.w	r2, r3, #32
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	2200      	movs	r2, #0
 80048e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80048e8:	2301      	movs	r3, #1
 80048ea:	e007      	b.n	80048fc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	695b      	ldr	r3, [r3, #20]
 80048f2:	f003 0304 	and.w	r3, r3, #4
 80048f6:	2b04      	cmp	r3, #4
 80048f8:	d1c3      	bne.n	8004882 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80048fa:	2300      	movs	r3, #0
}
 80048fc:	4618      	mov	r0, r3
 80048fe:	3710      	adds	r7, #16
 8004900:	46bd      	mov	sp, r7
 8004902:	bd80      	pop	{r7, pc}

08004904 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	b084      	sub	sp, #16
 8004908:	af00      	add	r7, sp, #0
 800490a:	60f8      	str	r0, [r7, #12]
 800490c:	60b9      	str	r1, [r7, #8]
 800490e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004910:	e049      	b.n	80049a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	695b      	ldr	r3, [r3, #20]
 8004918:	f003 0310 	and.w	r3, r3, #16
 800491c:	2b10      	cmp	r3, #16
 800491e:	d119      	bne.n	8004954 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f06f 0210 	mvn.w	r2, #16
 8004928:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	2200      	movs	r2, #0
 800492e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	2220      	movs	r2, #32
 8004934:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	2200      	movs	r2, #0
 800493c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	2200      	movs	r2, #0
 800494c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004950:	2301      	movs	r3, #1
 8004952:	e030      	b.n	80049b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004954:	f7fe f940 	bl	8002bd8 <HAL_GetTick>
 8004958:	4602      	mov	r2, r0
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	1ad3      	subs	r3, r2, r3
 800495e:	68ba      	ldr	r2, [r7, #8]
 8004960:	429a      	cmp	r2, r3
 8004962:	d302      	bcc.n	800496a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004964:	68bb      	ldr	r3, [r7, #8]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d11d      	bne.n	80049a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	695b      	ldr	r3, [r3, #20]
 8004970:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004974:	2b40      	cmp	r3, #64	@ 0x40
 8004976:	d016      	beq.n	80049a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	2200      	movs	r2, #0
 800497c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	2220      	movs	r2, #32
 8004982:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	2200      	movs	r2, #0
 800498a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004992:	f043 0220 	orr.w	r2, r3, #32
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	2200      	movs	r2, #0
 800499e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80049a2:	2301      	movs	r3, #1
 80049a4:	e007      	b.n	80049b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	695b      	ldr	r3, [r3, #20]
 80049ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049b0:	2b40      	cmp	r3, #64	@ 0x40
 80049b2:	d1ae      	bne.n	8004912 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80049b4:	2300      	movs	r3, #0
}
 80049b6:	4618      	mov	r0, r3
 80049b8:	3710      	adds	r7, #16
 80049ba:	46bd      	mov	sp, r7
 80049bc:	bd80      	pop	{r7, pc}

080049be <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80049be:	b480      	push	{r7}
 80049c0:	b083      	sub	sp, #12
 80049c2:	af00      	add	r7, sp, #0
 80049c4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	695b      	ldr	r3, [r3, #20]
 80049cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049d4:	d11b      	bne.n	8004a0e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80049de:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2200      	movs	r2, #0
 80049e4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2220      	movs	r2, #32
 80049ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2200      	movs	r2, #0
 80049f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049fa:	f043 0204 	orr.w	r2, r3, #4
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2200      	movs	r2, #0
 8004a06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	e000      	b.n	8004a10 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004a0e:	2300      	movs	r3, #0
}
 8004a10:	4618      	mov	r0, r3
 8004a12:	370c      	adds	r7, #12
 8004a14:	46bd      	mov	sp, r7
 8004a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1a:	4770      	bx	lr

08004a1c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b086      	sub	sp, #24
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d101      	bne.n	8004a2e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	e267      	b.n	8004efe <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f003 0301 	and.w	r3, r3, #1
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d075      	beq.n	8004b26 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004a3a:	4b88      	ldr	r3, [pc, #544]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004a3c:	689b      	ldr	r3, [r3, #8]
 8004a3e:	f003 030c 	and.w	r3, r3, #12
 8004a42:	2b04      	cmp	r3, #4
 8004a44:	d00c      	beq.n	8004a60 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a46:	4b85      	ldr	r3, [pc, #532]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004a48:	689b      	ldr	r3, [r3, #8]
 8004a4a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004a4e:	2b08      	cmp	r3, #8
 8004a50:	d112      	bne.n	8004a78 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a52:	4b82      	ldr	r3, [pc, #520]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004a54:	685b      	ldr	r3, [r3, #4]
 8004a56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a5a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004a5e:	d10b      	bne.n	8004a78 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a60:	4b7e      	ldr	r3, [pc, #504]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d05b      	beq.n	8004b24 <HAL_RCC_OscConfig+0x108>
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	685b      	ldr	r3, [r3, #4]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d157      	bne.n	8004b24 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004a74:	2301      	movs	r3, #1
 8004a76:	e242      	b.n	8004efe <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a80:	d106      	bne.n	8004a90 <HAL_RCC_OscConfig+0x74>
 8004a82:	4b76      	ldr	r3, [pc, #472]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4a75      	ldr	r2, [pc, #468]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004a88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a8c:	6013      	str	r3, [r2, #0]
 8004a8e:	e01d      	b.n	8004acc <HAL_RCC_OscConfig+0xb0>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	685b      	ldr	r3, [r3, #4]
 8004a94:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004a98:	d10c      	bne.n	8004ab4 <HAL_RCC_OscConfig+0x98>
 8004a9a:	4b70      	ldr	r3, [pc, #448]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	4a6f      	ldr	r2, [pc, #444]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004aa0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004aa4:	6013      	str	r3, [r2, #0]
 8004aa6:	4b6d      	ldr	r3, [pc, #436]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	4a6c      	ldr	r2, [pc, #432]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004aac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ab0:	6013      	str	r3, [r2, #0]
 8004ab2:	e00b      	b.n	8004acc <HAL_RCC_OscConfig+0xb0>
 8004ab4:	4b69      	ldr	r3, [pc, #420]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a68      	ldr	r2, [pc, #416]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004aba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004abe:	6013      	str	r3, [r2, #0]
 8004ac0:	4b66      	ldr	r3, [pc, #408]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4a65      	ldr	r2, [pc, #404]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004ac6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004aca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	685b      	ldr	r3, [r3, #4]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d013      	beq.n	8004afc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ad4:	f7fe f880 	bl	8002bd8 <HAL_GetTick>
 8004ad8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ada:	e008      	b.n	8004aee <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004adc:	f7fe f87c 	bl	8002bd8 <HAL_GetTick>
 8004ae0:	4602      	mov	r2, r0
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	1ad3      	subs	r3, r2, r3
 8004ae6:	2b64      	cmp	r3, #100	@ 0x64
 8004ae8:	d901      	bls.n	8004aee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004aea:	2303      	movs	r3, #3
 8004aec:	e207      	b.n	8004efe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004aee:	4b5b      	ldr	r3, [pc, #364]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d0f0      	beq.n	8004adc <HAL_RCC_OscConfig+0xc0>
 8004afa:	e014      	b.n	8004b26 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004afc:	f7fe f86c 	bl	8002bd8 <HAL_GetTick>
 8004b00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b02:	e008      	b.n	8004b16 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b04:	f7fe f868 	bl	8002bd8 <HAL_GetTick>
 8004b08:	4602      	mov	r2, r0
 8004b0a:	693b      	ldr	r3, [r7, #16]
 8004b0c:	1ad3      	subs	r3, r2, r3
 8004b0e:	2b64      	cmp	r3, #100	@ 0x64
 8004b10:	d901      	bls.n	8004b16 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004b12:	2303      	movs	r3, #3
 8004b14:	e1f3      	b.n	8004efe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b16:	4b51      	ldr	r3, [pc, #324]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d1f0      	bne.n	8004b04 <HAL_RCC_OscConfig+0xe8>
 8004b22:	e000      	b.n	8004b26 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f003 0302 	and.w	r3, r3, #2
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d063      	beq.n	8004bfa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004b32:	4b4a      	ldr	r3, [pc, #296]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004b34:	689b      	ldr	r3, [r3, #8]
 8004b36:	f003 030c 	and.w	r3, r3, #12
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d00b      	beq.n	8004b56 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b3e:	4b47      	ldr	r3, [pc, #284]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004b40:	689b      	ldr	r3, [r3, #8]
 8004b42:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004b46:	2b08      	cmp	r3, #8
 8004b48:	d11c      	bne.n	8004b84 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b4a:	4b44      	ldr	r3, [pc, #272]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d116      	bne.n	8004b84 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b56:	4b41      	ldr	r3, [pc, #260]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f003 0302 	and.w	r3, r3, #2
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d005      	beq.n	8004b6e <HAL_RCC_OscConfig+0x152>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	68db      	ldr	r3, [r3, #12]
 8004b66:	2b01      	cmp	r3, #1
 8004b68:	d001      	beq.n	8004b6e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004b6a:	2301      	movs	r3, #1
 8004b6c:	e1c7      	b.n	8004efe <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b6e:	4b3b      	ldr	r3, [pc, #236]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	691b      	ldr	r3, [r3, #16]
 8004b7a:	00db      	lsls	r3, r3, #3
 8004b7c:	4937      	ldr	r1, [pc, #220]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b82:	e03a      	b.n	8004bfa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	68db      	ldr	r3, [r3, #12]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d020      	beq.n	8004bce <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b8c:	4b34      	ldr	r3, [pc, #208]	@ (8004c60 <HAL_RCC_OscConfig+0x244>)
 8004b8e:	2201      	movs	r2, #1
 8004b90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b92:	f7fe f821 	bl	8002bd8 <HAL_GetTick>
 8004b96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b98:	e008      	b.n	8004bac <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b9a:	f7fe f81d 	bl	8002bd8 <HAL_GetTick>
 8004b9e:	4602      	mov	r2, r0
 8004ba0:	693b      	ldr	r3, [r7, #16]
 8004ba2:	1ad3      	subs	r3, r2, r3
 8004ba4:	2b02      	cmp	r3, #2
 8004ba6:	d901      	bls.n	8004bac <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004ba8:	2303      	movs	r3, #3
 8004baa:	e1a8      	b.n	8004efe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bac:	4b2b      	ldr	r3, [pc, #172]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f003 0302 	and.w	r3, r3, #2
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d0f0      	beq.n	8004b9a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bb8:	4b28      	ldr	r3, [pc, #160]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	691b      	ldr	r3, [r3, #16]
 8004bc4:	00db      	lsls	r3, r3, #3
 8004bc6:	4925      	ldr	r1, [pc, #148]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004bc8:	4313      	orrs	r3, r2
 8004bca:	600b      	str	r3, [r1, #0]
 8004bcc:	e015      	b.n	8004bfa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004bce:	4b24      	ldr	r3, [pc, #144]	@ (8004c60 <HAL_RCC_OscConfig+0x244>)
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bd4:	f7fe f800 	bl	8002bd8 <HAL_GetTick>
 8004bd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bda:	e008      	b.n	8004bee <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004bdc:	f7fd fffc 	bl	8002bd8 <HAL_GetTick>
 8004be0:	4602      	mov	r2, r0
 8004be2:	693b      	ldr	r3, [r7, #16]
 8004be4:	1ad3      	subs	r3, r2, r3
 8004be6:	2b02      	cmp	r3, #2
 8004be8:	d901      	bls.n	8004bee <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004bea:	2303      	movs	r3, #3
 8004bec:	e187      	b.n	8004efe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bee:	4b1b      	ldr	r3, [pc, #108]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f003 0302 	and.w	r3, r3, #2
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d1f0      	bne.n	8004bdc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f003 0308 	and.w	r3, r3, #8
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d036      	beq.n	8004c74 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	695b      	ldr	r3, [r3, #20]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d016      	beq.n	8004c3c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c0e:	4b15      	ldr	r3, [pc, #84]	@ (8004c64 <HAL_RCC_OscConfig+0x248>)
 8004c10:	2201      	movs	r2, #1
 8004c12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c14:	f7fd ffe0 	bl	8002bd8 <HAL_GetTick>
 8004c18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c1a:	e008      	b.n	8004c2e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c1c:	f7fd ffdc 	bl	8002bd8 <HAL_GetTick>
 8004c20:	4602      	mov	r2, r0
 8004c22:	693b      	ldr	r3, [r7, #16]
 8004c24:	1ad3      	subs	r3, r2, r3
 8004c26:	2b02      	cmp	r3, #2
 8004c28:	d901      	bls.n	8004c2e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004c2a:	2303      	movs	r3, #3
 8004c2c:	e167      	b.n	8004efe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c2e:	4b0b      	ldr	r3, [pc, #44]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004c30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c32:	f003 0302 	and.w	r3, r3, #2
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d0f0      	beq.n	8004c1c <HAL_RCC_OscConfig+0x200>
 8004c3a:	e01b      	b.n	8004c74 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c3c:	4b09      	ldr	r3, [pc, #36]	@ (8004c64 <HAL_RCC_OscConfig+0x248>)
 8004c3e:	2200      	movs	r2, #0
 8004c40:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c42:	f7fd ffc9 	bl	8002bd8 <HAL_GetTick>
 8004c46:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c48:	e00e      	b.n	8004c68 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c4a:	f7fd ffc5 	bl	8002bd8 <HAL_GetTick>
 8004c4e:	4602      	mov	r2, r0
 8004c50:	693b      	ldr	r3, [r7, #16]
 8004c52:	1ad3      	subs	r3, r2, r3
 8004c54:	2b02      	cmp	r3, #2
 8004c56:	d907      	bls.n	8004c68 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004c58:	2303      	movs	r3, #3
 8004c5a:	e150      	b.n	8004efe <HAL_RCC_OscConfig+0x4e2>
 8004c5c:	40023800 	.word	0x40023800
 8004c60:	42470000 	.word	0x42470000
 8004c64:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c68:	4b88      	ldr	r3, [pc, #544]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004c6a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c6c:	f003 0302 	and.w	r3, r3, #2
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d1ea      	bne.n	8004c4a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f003 0304 	and.w	r3, r3, #4
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	f000 8097 	beq.w	8004db0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c82:	2300      	movs	r3, #0
 8004c84:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c86:	4b81      	ldr	r3, [pc, #516]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d10f      	bne.n	8004cb2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c92:	2300      	movs	r3, #0
 8004c94:	60bb      	str	r3, [r7, #8]
 8004c96:	4b7d      	ldr	r3, [pc, #500]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c9a:	4a7c      	ldr	r2, [pc, #496]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004c9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ca0:	6413      	str	r3, [r2, #64]	@ 0x40
 8004ca2:	4b7a      	ldr	r3, [pc, #488]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ca6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004caa:	60bb      	str	r3, [r7, #8]
 8004cac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004cae:	2301      	movs	r3, #1
 8004cb0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cb2:	4b77      	ldr	r3, [pc, #476]	@ (8004e90 <HAL_RCC_OscConfig+0x474>)
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d118      	bne.n	8004cf0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004cbe:	4b74      	ldr	r3, [pc, #464]	@ (8004e90 <HAL_RCC_OscConfig+0x474>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	4a73      	ldr	r2, [pc, #460]	@ (8004e90 <HAL_RCC_OscConfig+0x474>)
 8004cc4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004cc8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004cca:	f7fd ff85 	bl	8002bd8 <HAL_GetTick>
 8004cce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cd0:	e008      	b.n	8004ce4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004cd2:	f7fd ff81 	bl	8002bd8 <HAL_GetTick>
 8004cd6:	4602      	mov	r2, r0
 8004cd8:	693b      	ldr	r3, [r7, #16]
 8004cda:	1ad3      	subs	r3, r2, r3
 8004cdc:	2b02      	cmp	r3, #2
 8004cde:	d901      	bls.n	8004ce4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004ce0:	2303      	movs	r3, #3
 8004ce2:	e10c      	b.n	8004efe <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ce4:	4b6a      	ldr	r3, [pc, #424]	@ (8004e90 <HAL_RCC_OscConfig+0x474>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d0f0      	beq.n	8004cd2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	689b      	ldr	r3, [r3, #8]
 8004cf4:	2b01      	cmp	r3, #1
 8004cf6:	d106      	bne.n	8004d06 <HAL_RCC_OscConfig+0x2ea>
 8004cf8:	4b64      	ldr	r3, [pc, #400]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004cfa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cfc:	4a63      	ldr	r2, [pc, #396]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004cfe:	f043 0301 	orr.w	r3, r3, #1
 8004d02:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d04:	e01c      	b.n	8004d40 <HAL_RCC_OscConfig+0x324>
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	689b      	ldr	r3, [r3, #8]
 8004d0a:	2b05      	cmp	r3, #5
 8004d0c:	d10c      	bne.n	8004d28 <HAL_RCC_OscConfig+0x30c>
 8004d0e:	4b5f      	ldr	r3, [pc, #380]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004d10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d12:	4a5e      	ldr	r2, [pc, #376]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004d14:	f043 0304 	orr.w	r3, r3, #4
 8004d18:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d1a:	4b5c      	ldr	r3, [pc, #368]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004d1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d1e:	4a5b      	ldr	r2, [pc, #364]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004d20:	f043 0301 	orr.w	r3, r3, #1
 8004d24:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d26:	e00b      	b.n	8004d40 <HAL_RCC_OscConfig+0x324>
 8004d28:	4b58      	ldr	r3, [pc, #352]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004d2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d2c:	4a57      	ldr	r2, [pc, #348]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004d2e:	f023 0301 	bic.w	r3, r3, #1
 8004d32:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d34:	4b55      	ldr	r3, [pc, #340]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004d36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d38:	4a54      	ldr	r2, [pc, #336]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004d3a:	f023 0304 	bic.w	r3, r3, #4
 8004d3e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	689b      	ldr	r3, [r3, #8]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d015      	beq.n	8004d74 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d48:	f7fd ff46 	bl	8002bd8 <HAL_GetTick>
 8004d4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d4e:	e00a      	b.n	8004d66 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d50:	f7fd ff42 	bl	8002bd8 <HAL_GetTick>
 8004d54:	4602      	mov	r2, r0
 8004d56:	693b      	ldr	r3, [r7, #16]
 8004d58:	1ad3      	subs	r3, r2, r3
 8004d5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d901      	bls.n	8004d66 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004d62:	2303      	movs	r3, #3
 8004d64:	e0cb      	b.n	8004efe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d66:	4b49      	ldr	r3, [pc, #292]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004d68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d6a:	f003 0302 	and.w	r3, r3, #2
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d0ee      	beq.n	8004d50 <HAL_RCC_OscConfig+0x334>
 8004d72:	e014      	b.n	8004d9e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d74:	f7fd ff30 	bl	8002bd8 <HAL_GetTick>
 8004d78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d7a:	e00a      	b.n	8004d92 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d7c:	f7fd ff2c 	bl	8002bd8 <HAL_GetTick>
 8004d80:	4602      	mov	r2, r0
 8004d82:	693b      	ldr	r3, [r7, #16]
 8004d84:	1ad3      	subs	r3, r2, r3
 8004d86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d901      	bls.n	8004d92 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004d8e:	2303      	movs	r3, #3
 8004d90:	e0b5      	b.n	8004efe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d92:	4b3e      	ldr	r3, [pc, #248]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004d94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d96:	f003 0302 	and.w	r3, r3, #2
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d1ee      	bne.n	8004d7c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004d9e:	7dfb      	ldrb	r3, [r7, #23]
 8004da0:	2b01      	cmp	r3, #1
 8004da2:	d105      	bne.n	8004db0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004da4:	4b39      	ldr	r3, [pc, #228]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004da6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004da8:	4a38      	ldr	r2, [pc, #224]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004daa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004dae:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	699b      	ldr	r3, [r3, #24]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	f000 80a1 	beq.w	8004efc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004dba:	4b34      	ldr	r3, [pc, #208]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004dbc:	689b      	ldr	r3, [r3, #8]
 8004dbe:	f003 030c 	and.w	r3, r3, #12
 8004dc2:	2b08      	cmp	r3, #8
 8004dc4:	d05c      	beq.n	8004e80 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	699b      	ldr	r3, [r3, #24]
 8004dca:	2b02      	cmp	r3, #2
 8004dcc:	d141      	bne.n	8004e52 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004dce:	4b31      	ldr	r3, [pc, #196]	@ (8004e94 <HAL_RCC_OscConfig+0x478>)
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dd4:	f7fd ff00 	bl	8002bd8 <HAL_GetTick>
 8004dd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dda:	e008      	b.n	8004dee <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ddc:	f7fd fefc 	bl	8002bd8 <HAL_GetTick>
 8004de0:	4602      	mov	r2, r0
 8004de2:	693b      	ldr	r3, [r7, #16]
 8004de4:	1ad3      	subs	r3, r2, r3
 8004de6:	2b02      	cmp	r3, #2
 8004de8:	d901      	bls.n	8004dee <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004dea:	2303      	movs	r3, #3
 8004dec:	e087      	b.n	8004efe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dee:	4b27      	ldr	r3, [pc, #156]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d1f0      	bne.n	8004ddc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	69da      	ldr	r2, [r3, #28]
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6a1b      	ldr	r3, [r3, #32]
 8004e02:	431a      	orrs	r2, r3
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e08:	019b      	lsls	r3, r3, #6
 8004e0a:	431a      	orrs	r2, r3
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e10:	085b      	lsrs	r3, r3, #1
 8004e12:	3b01      	subs	r3, #1
 8004e14:	041b      	lsls	r3, r3, #16
 8004e16:	431a      	orrs	r2, r3
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e1c:	061b      	lsls	r3, r3, #24
 8004e1e:	491b      	ldr	r1, [pc, #108]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004e20:	4313      	orrs	r3, r2
 8004e22:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e24:	4b1b      	ldr	r3, [pc, #108]	@ (8004e94 <HAL_RCC_OscConfig+0x478>)
 8004e26:	2201      	movs	r2, #1
 8004e28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e2a:	f7fd fed5 	bl	8002bd8 <HAL_GetTick>
 8004e2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e30:	e008      	b.n	8004e44 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e32:	f7fd fed1 	bl	8002bd8 <HAL_GetTick>
 8004e36:	4602      	mov	r2, r0
 8004e38:	693b      	ldr	r3, [r7, #16]
 8004e3a:	1ad3      	subs	r3, r2, r3
 8004e3c:	2b02      	cmp	r3, #2
 8004e3e:	d901      	bls.n	8004e44 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004e40:	2303      	movs	r3, #3
 8004e42:	e05c      	b.n	8004efe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e44:	4b11      	ldr	r3, [pc, #68]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d0f0      	beq.n	8004e32 <HAL_RCC_OscConfig+0x416>
 8004e50:	e054      	b.n	8004efc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e52:	4b10      	ldr	r3, [pc, #64]	@ (8004e94 <HAL_RCC_OscConfig+0x478>)
 8004e54:	2200      	movs	r2, #0
 8004e56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e58:	f7fd febe 	bl	8002bd8 <HAL_GetTick>
 8004e5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e5e:	e008      	b.n	8004e72 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e60:	f7fd feba 	bl	8002bd8 <HAL_GetTick>
 8004e64:	4602      	mov	r2, r0
 8004e66:	693b      	ldr	r3, [r7, #16]
 8004e68:	1ad3      	subs	r3, r2, r3
 8004e6a:	2b02      	cmp	r3, #2
 8004e6c:	d901      	bls.n	8004e72 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004e6e:	2303      	movs	r3, #3
 8004e70:	e045      	b.n	8004efe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e72:	4b06      	ldr	r3, [pc, #24]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d1f0      	bne.n	8004e60 <HAL_RCC_OscConfig+0x444>
 8004e7e:	e03d      	b.n	8004efc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	699b      	ldr	r3, [r3, #24]
 8004e84:	2b01      	cmp	r3, #1
 8004e86:	d107      	bne.n	8004e98 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004e88:	2301      	movs	r3, #1
 8004e8a:	e038      	b.n	8004efe <HAL_RCC_OscConfig+0x4e2>
 8004e8c:	40023800 	.word	0x40023800
 8004e90:	40007000 	.word	0x40007000
 8004e94:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004e98:	4b1b      	ldr	r3, [pc, #108]	@ (8004f08 <HAL_RCC_OscConfig+0x4ec>)
 8004e9a:	685b      	ldr	r3, [r3, #4]
 8004e9c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	699b      	ldr	r3, [r3, #24]
 8004ea2:	2b01      	cmp	r3, #1
 8004ea4:	d028      	beq.n	8004ef8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004eb0:	429a      	cmp	r2, r3
 8004eb2:	d121      	bne.n	8004ef8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ebe:	429a      	cmp	r2, r3
 8004ec0:	d11a      	bne.n	8004ef8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ec2:	68fa      	ldr	r2, [r7, #12]
 8004ec4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004ec8:	4013      	ands	r3, r2
 8004eca:	687a      	ldr	r2, [r7, #4]
 8004ecc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004ece:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ed0:	4293      	cmp	r3, r2
 8004ed2:	d111      	bne.n	8004ef8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ede:	085b      	lsrs	r3, r3, #1
 8004ee0:	3b01      	subs	r3, #1
 8004ee2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ee4:	429a      	cmp	r2, r3
 8004ee6:	d107      	bne.n	8004ef8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ef2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ef4:	429a      	cmp	r2, r3
 8004ef6:	d001      	beq.n	8004efc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	e000      	b.n	8004efe <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004efc:	2300      	movs	r3, #0
}
 8004efe:	4618      	mov	r0, r3
 8004f00:	3718      	adds	r7, #24
 8004f02:	46bd      	mov	sp, r7
 8004f04:	bd80      	pop	{r7, pc}
 8004f06:	bf00      	nop
 8004f08:	40023800 	.word	0x40023800

08004f0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b084      	sub	sp, #16
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
 8004f14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d101      	bne.n	8004f20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	e0cc      	b.n	80050ba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004f20:	4b68      	ldr	r3, [pc, #416]	@ (80050c4 <HAL_RCC_ClockConfig+0x1b8>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f003 0307 	and.w	r3, r3, #7
 8004f28:	683a      	ldr	r2, [r7, #0]
 8004f2a:	429a      	cmp	r2, r3
 8004f2c:	d90c      	bls.n	8004f48 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f2e:	4b65      	ldr	r3, [pc, #404]	@ (80050c4 <HAL_RCC_ClockConfig+0x1b8>)
 8004f30:	683a      	ldr	r2, [r7, #0]
 8004f32:	b2d2      	uxtb	r2, r2
 8004f34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f36:	4b63      	ldr	r3, [pc, #396]	@ (80050c4 <HAL_RCC_ClockConfig+0x1b8>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f003 0307 	and.w	r3, r3, #7
 8004f3e:	683a      	ldr	r2, [r7, #0]
 8004f40:	429a      	cmp	r2, r3
 8004f42:	d001      	beq.n	8004f48 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004f44:	2301      	movs	r3, #1
 8004f46:	e0b8      	b.n	80050ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f003 0302 	and.w	r3, r3, #2
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d020      	beq.n	8004f96 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f003 0304 	and.w	r3, r3, #4
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d005      	beq.n	8004f6c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f60:	4b59      	ldr	r3, [pc, #356]	@ (80050c8 <HAL_RCC_ClockConfig+0x1bc>)
 8004f62:	689b      	ldr	r3, [r3, #8]
 8004f64:	4a58      	ldr	r2, [pc, #352]	@ (80050c8 <HAL_RCC_ClockConfig+0x1bc>)
 8004f66:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004f6a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f003 0308 	and.w	r3, r3, #8
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d005      	beq.n	8004f84 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004f78:	4b53      	ldr	r3, [pc, #332]	@ (80050c8 <HAL_RCC_ClockConfig+0x1bc>)
 8004f7a:	689b      	ldr	r3, [r3, #8]
 8004f7c:	4a52      	ldr	r2, [pc, #328]	@ (80050c8 <HAL_RCC_ClockConfig+0x1bc>)
 8004f7e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004f82:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f84:	4b50      	ldr	r3, [pc, #320]	@ (80050c8 <HAL_RCC_ClockConfig+0x1bc>)
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	689b      	ldr	r3, [r3, #8]
 8004f90:	494d      	ldr	r1, [pc, #308]	@ (80050c8 <HAL_RCC_ClockConfig+0x1bc>)
 8004f92:	4313      	orrs	r3, r2
 8004f94:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f003 0301 	and.w	r3, r3, #1
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d044      	beq.n	800502c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	685b      	ldr	r3, [r3, #4]
 8004fa6:	2b01      	cmp	r3, #1
 8004fa8:	d107      	bne.n	8004fba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004faa:	4b47      	ldr	r3, [pc, #284]	@ (80050c8 <HAL_RCC_ClockConfig+0x1bc>)
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d119      	bne.n	8004fea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	e07f      	b.n	80050ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	2b02      	cmp	r3, #2
 8004fc0:	d003      	beq.n	8004fca <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004fc6:	2b03      	cmp	r3, #3
 8004fc8:	d107      	bne.n	8004fda <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fca:	4b3f      	ldr	r3, [pc, #252]	@ (80050c8 <HAL_RCC_ClockConfig+0x1bc>)
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d109      	bne.n	8004fea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fd6:	2301      	movs	r3, #1
 8004fd8:	e06f      	b.n	80050ba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fda:	4b3b      	ldr	r3, [pc, #236]	@ (80050c8 <HAL_RCC_ClockConfig+0x1bc>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f003 0302 	and.w	r3, r3, #2
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d101      	bne.n	8004fea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	e067      	b.n	80050ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004fea:	4b37      	ldr	r3, [pc, #220]	@ (80050c8 <HAL_RCC_ClockConfig+0x1bc>)
 8004fec:	689b      	ldr	r3, [r3, #8]
 8004fee:	f023 0203 	bic.w	r2, r3, #3
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	685b      	ldr	r3, [r3, #4]
 8004ff6:	4934      	ldr	r1, [pc, #208]	@ (80050c8 <HAL_RCC_ClockConfig+0x1bc>)
 8004ff8:	4313      	orrs	r3, r2
 8004ffa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004ffc:	f7fd fdec 	bl	8002bd8 <HAL_GetTick>
 8005000:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005002:	e00a      	b.n	800501a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005004:	f7fd fde8 	bl	8002bd8 <HAL_GetTick>
 8005008:	4602      	mov	r2, r0
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	1ad3      	subs	r3, r2, r3
 800500e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005012:	4293      	cmp	r3, r2
 8005014:	d901      	bls.n	800501a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005016:	2303      	movs	r3, #3
 8005018:	e04f      	b.n	80050ba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800501a:	4b2b      	ldr	r3, [pc, #172]	@ (80050c8 <HAL_RCC_ClockConfig+0x1bc>)
 800501c:	689b      	ldr	r3, [r3, #8]
 800501e:	f003 020c 	and.w	r2, r3, #12
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	685b      	ldr	r3, [r3, #4]
 8005026:	009b      	lsls	r3, r3, #2
 8005028:	429a      	cmp	r2, r3
 800502a:	d1eb      	bne.n	8005004 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800502c:	4b25      	ldr	r3, [pc, #148]	@ (80050c4 <HAL_RCC_ClockConfig+0x1b8>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f003 0307 	and.w	r3, r3, #7
 8005034:	683a      	ldr	r2, [r7, #0]
 8005036:	429a      	cmp	r2, r3
 8005038:	d20c      	bcs.n	8005054 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800503a:	4b22      	ldr	r3, [pc, #136]	@ (80050c4 <HAL_RCC_ClockConfig+0x1b8>)
 800503c:	683a      	ldr	r2, [r7, #0]
 800503e:	b2d2      	uxtb	r2, r2
 8005040:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005042:	4b20      	ldr	r3, [pc, #128]	@ (80050c4 <HAL_RCC_ClockConfig+0x1b8>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f003 0307 	and.w	r3, r3, #7
 800504a:	683a      	ldr	r2, [r7, #0]
 800504c:	429a      	cmp	r2, r3
 800504e:	d001      	beq.n	8005054 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005050:	2301      	movs	r3, #1
 8005052:	e032      	b.n	80050ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f003 0304 	and.w	r3, r3, #4
 800505c:	2b00      	cmp	r3, #0
 800505e:	d008      	beq.n	8005072 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005060:	4b19      	ldr	r3, [pc, #100]	@ (80050c8 <HAL_RCC_ClockConfig+0x1bc>)
 8005062:	689b      	ldr	r3, [r3, #8]
 8005064:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	68db      	ldr	r3, [r3, #12]
 800506c:	4916      	ldr	r1, [pc, #88]	@ (80050c8 <HAL_RCC_ClockConfig+0x1bc>)
 800506e:	4313      	orrs	r3, r2
 8005070:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f003 0308 	and.w	r3, r3, #8
 800507a:	2b00      	cmp	r3, #0
 800507c:	d009      	beq.n	8005092 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800507e:	4b12      	ldr	r3, [pc, #72]	@ (80050c8 <HAL_RCC_ClockConfig+0x1bc>)
 8005080:	689b      	ldr	r3, [r3, #8]
 8005082:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	691b      	ldr	r3, [r3, #16]
 800508a:	00db      	lsls	r3, r3, #3
 800508c:	490e      	ldr	r1, [pc, #56]	@ (80050c8 <HAL_RCC_ClockConfig+0x1bc>)
 800508e:	4313      	orrs	r3, r2
 8005090:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005092:	f000 f821 	bl	80050d8 <HAL_RCC_GetSysClockFreq>
 8005096:	4602      	mov	r2, r0
 8005098:	4b0b      	ldr	r3, [pc, #44]	@ (80050c8 <HAL_RCC_ClockConfig+0x1bc>)
 800509a:	689b      	ldr	r3, [r3, #8]
 800509c:	091b      	lsrs	r3, r3, #4
 800509e:	f003 030f 	and.w	r3, r3, #15
 80050a2:	490a      	ldr	r1, [pc, #40]	@ (80050cc <HAL_RCC_ClockConfig+0x1c0>)
 80050a4:	5ccb      	ldrb	r3, [r1, r3]
 80050a6:	fa22 f303 	lsr.w	r3, r2, r3
 80050aa:	4a09      	ldr	r2, [pc, #36]	@ (80050d0 <HAL_RCC_ClockConfig+0x1c4>)
 80050ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80050ae:	4b09      	ldr	r3, [pc, #36]	@ (80050d4 <HAL_RCC_ClockConfig+0x1c8>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	4618      	mov	r0, r3
 80050b4:	f7fd fd4c 	bl	8002b50 <HAL_InitTick>

  return HAL_OK;
 80050b8:	2300      	movs	r3, #0
}
 80050ba:	4618      	mov	r0, r3
 80050bc:	3710      	adds	r7, #16
 80050be:	46bd      	mov	sp, r7
 80050c0:	bd80      	pop	{r7, pc}
 80050c2:	bf00      	nop
 80050c4:	40023c00 	.word	0x40023c00
 80050c8:	40023800 	.word	0x40023800
 80050cc:	080081ac 	.word	0x080081ac
 80050d0:	20000028 	.word	0x20000028
 80050d4:	2000002c 	.word	0x2000002c

080050d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80050dc:	b094      	sub	sp, #80	@ 0x50
 80050de:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80050e0:	2300      	movs	r3, #0
 80050e2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80050e4:	2300      	movs	r3, #0
 80050e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80050e8:	2300      	movs	r3, #0
 80050ea:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80050ec:	2300      	movs	r3, #0
 80050ee:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80050f0:	4b79      	ldr	r3, [pc, #484]	@ (80052d8 <HAL_RCC_GetSysClockFreq+0x200>)
 80050f2:	689b      	ldr	r3, [r3, #8]
 80050f4:	f003 030c 	and.w	r3, r3, #12
 80050f8:	2b08      	cmp	r3, #8
 80050fa:	d00d      	beq.n	8005118 <HAL_RCC_GetSysClockFreq+0x40>
 80050fc:	2b08      	cmp	r3, #8
 80050fe:	f200 80e1 	bhi.w	80052c4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005102:	2b00      	cmp	r3, #0
 8005104:	d002      	beq.n	800510c <HAL_RCC_GetSysClockFreq+0x34>
 8005106:	2b04      	cmp	r3, #4
 8005108:	d003      	beq.n	8005112 <HAL_RCC_GetSysClockFreq+0x3a>
 800510a:	e0db      	b.n	80052c4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800510c:	4b73      	ldr	r3, [pc, #460]	@ (80052dc <HAL_RCC_GetSysClockFreq+0x204>)
 800510e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005110:	e0db      	b.n	80052ca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005112:	4b73      	ldr	r3, [pc, #460]	@ (80052e0 <HAL_RCC_GetSysClockFreq+0x208>)
 8005114:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005116:	e0d8      	b.n	80052ca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005118:	4b6f      	ldr	r3, [pc, #444]	@ (80052d8 <HAL_RCC_GetSysClockFreq+0x200>)
 800511a:	685b      	ldr	r3, [r3, #4]
 800511c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005120:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005122:	4b6d      	ldr	r3, [pc, #436]	@ (80052d8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005124:	685b      	ldr	r3, [r3, #4]
 8005126:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800512a:	2b00      	cmp	r3, #0
 800512c:	d063      	beq.n	80051f6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800512e:	4b6a      	ldr	r3, [pc, #424]	@ (80052d8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005130:	685b      	ldr	r3, [r3, #4]
 8005132:	099b      	lsrs	r3, r3, #6
 8005134:	2200      	movs	r2, #0
 8005136:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005138:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800513a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800513c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005140:	633b      	str	r3, [r7, #48]	@ 0x30
 8005142:	2300      	movs	r3, #0
 8005144:	637b      	str	r3, [r7, #52]	@ 0x34
 8005146:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800514a:	4622      	mov	r2, r4
 800514c:	462b      	mov	r3, r5
 800514e:	f04f 0000 	mov.w	r0, #0
 8005152:	f04f 0100 	mov.w	r1, #0
 8005156:	0159      	lsls	r1, r3, #5
 8005158:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800515c:	0150      	lsls	r0, r2, #5
 800515e:	4602      	mov	r2, r0
 8005160:	460b      	mov	r3, r1
 8005162:	4621      	mov	r1, r4
 8005164:	1a51      	subs	r1, r2, r1
 8005166:	6139      	str	r1, [r7, #16]
 8005168:	4629      	mov	r1, r5
 800516a:	eb63 0301 	sbc.w	r3, r3, r1
 800516e:	617b      	str	r3, [r7, #20]
 8005170:	f04f 0200 	mov.w	r2, #0
 8005174:	f04f 0300 	mov.w	r3, #0
 8005178:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800517c:	4659      	mov	r1, fp
 800517e:	018b      	lsls	r3, r1, #6
 8005180:	4651      	mov	r1, sl
 8005182:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005186:	4651      	mov	r1, sl
 8005188:	018a      	lsls	r2, r1, #6
 800518a:	4651      	mov	r1, sl
 800518c:	ebb2 0801 	subs.w	r8, r2, r1
 8005190:	4659      	mov	r1, fp
 8005192:	eb63 0901 	sbc.w	r9, r3, r1
 8005196:	f04f 0200 	mov.w	r2, #0
 800519a:	f04f 0300 	mov.w	r3, #0
 800519e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80051a2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80051a6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80051aa:	4690      	mov	r8, r2
 80051ac:	4699      	mov	r9, r3
 80051ae:	4623      	mov	r3, r4
 80051b0:	eb18 0303 	adds.w	r3, r8, r3
 80051b4:	60bb      	str	r3, [r7, #8]
 80051b6:	462b      	mov	r3, r5
 80051b8:	eb49 0303 	adc.w	r3, r9, r3
 80051bc:	60fb      	str	r3, [r7, #12]
 80051be:	f04f 0200 	mov.w	r2, #0
 80051c2:	f04f 0300 	mov.w	r3, #0
 80051c6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80051ca:	4629      	mov	r1, r5
 80051cc:	024b      	lsls	r3, r1, #9
 80051ce:	4621      	mov	r1, r4
 80051d0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80051d4:	4621      	mov	r1, r4
 80051d6:	024a      	lsls	r2, r1, #9
 80051d8:	4610      	mov	r0, r2
 80051da:	4619      	mov	r1, r3
 80051dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80051de:	2200      	movs	r2, #0
 80051e0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80051e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80051e4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80051e8:	f7fb fc68 	bl	8000abc <__aeabi_uldivmod>
 80051ec:	4602      	mov	r2, r0
 80051ee:	460b      	mov	r3, r1
 80051f0:	4613      	mov	r3, r2
 80051f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80051f4:	e058      	b.n	80052a8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80051f6:	4b38      	ldr	r3, [pc, #224]	@ (80052d8 <HAL_RCC_GetSysClockFreq+0x200>)
 80051f8:	685b      	ldr	r3, [r3, #4]
 80051fa:	099b      	lsrs	r3, r3, #6
 80051fc:	2200      	movs	r2, #0
 80051fe:	4618      	mov	r0, r3
 8005200:	4611      	mov	r1, r2
 8005202:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005206:	623b      	str	r3, [r7, #32]
 8005208:	2300      	movs	r3, #0
 800520a:	627b      	str	r3, [r7, #36]	@ 0x24
 800520c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005210:	4642      	mov	r2, r8
 8005212:	464b      	mov	r3, r9
 8005214:	f04f 0000 	mov.w	r0, #0
 8005218:	f04f 0100 	mov.w	r1, #0
 800521c:	0159      	lsls	r1, r3, #5
 800521e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005222:	0150      	lsls	r0, r2, #5
 8005224:	4602      	mov	r2, r0
 8005226:	460b      	mov	r3, r1
 8005228:	4641      	mov	r1, r8
 800522a:	ebb2 0a01 	subs.w	sl, r2, r1
 800522e:	4649      	mov	r1, r9
 8005230:	eb63 0b01 	sbc.w	fp, r3, r1
 8005234:	f04f 0200 	mov.w	r2, #0
 8005238:	f04f 0300 	mov.w	r3, #0
 800523c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005240:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005244:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005248:	ebb2 040a 	subs.w	r4, r2, sl
 800524c:	eb63 050b 	sbc.w	r5, r3, fp
 8005250:	f04f 0200 	mov.w	r2, #0
 8005254:	f04f 0300 	mov.w	r3, #0
 8005258:	00eb      	lsls	r3, r5, #3
 800525a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800525e:	00e2      	lsls	r2, r4, #3
 8005260:	4614      	mov	r4, r2
 8005262:	461d      	mov	r5, r3
 8005264:	4643      	mov	r3, r8
 8005266:	18e3      	adds	r3, r4, r3
 8005268:	603b      	str	r3, [r7, #0]
 800526a:	464b      	mov	r3, r9
 800526c:	eb45 0303 	adc.w	r3, r5, r3
 8005270:	607b      	str	r3, [r7, #4]
 8005272:	f04f 0200 	mov.w	r2, #0
 8005276:	f04f 0300 	mov.w	r3, #0
 800527a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800527e:	4629      	mov	r1, r5
 8005280:	028b      	lsls	r3, r1, #10
 8005282:	4621      	mov	r1, r4
 8005284:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005288:	4621      	mov	r1, r4
 800528a:	028a      	lsls	r2, r1, #10
 800528c:	4610      	mov	r0, r2
 800528e:	4619      	mov	r1, r3
 8005290:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005292:	2200      	movs	r2, #0
 8005294:	61bb      	str	r3, [r7, #24]
 8005296:	61fa      	str	r2, [r7, #28]
 8005298:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800529c:	f7fb fc0e 	bl	8000abc <__aeabi_uldivmod>
 80052a0:	4602      	mov	r2, r0
 80052a2:	460b      	mov	r3, r1
 80052a4:	4613      	mov	r3, r2
 80052a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80052a8:	4b0b      	ldr	r3, [pc, #44]	@ (80052d8 <HAL_RCC_GetSysClockFreq+0x200>)
 80052aa:	685b      	ldr	r3, [r3, #4]
 80052ac:	0c1b      	lsrs	r3, r3, #16
 80052ae:	f003 0303 	and.w	r3, r3, #3
 80052b2:	3301      	adds	r3, #1
 80052b4:	005b      	lsls	r3, r3, #1
 80052b6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80052b8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80052ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80052bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80052c0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80052c2:	e002      	b.n	80052ca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80052c4:	4b05      	ldr	r3, [pc, #20]	@ (80052dc <HAL_RCC_GetSysClockFreq+0x204>)
 80052c6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80052c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80052ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80052cc:	4618      	mov	r0, r3
 80052ce:	3750      	adds	r7, #80	@ 0x50
 80052d0:	46bd      	mov	sp, r7
 80052d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80052d6:	bf00      	nop
 80052d8:	40023800 	.word	0x40023800
 80052dc:	00f42400 	.word	0x00f42400
 80052e0:	007a1200 	.word	0x007a1200

080052e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80052e4:	b480      	push	{r7}
 80052e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80052e8:	4b03      	ldr	r3, [pc, #12]	@ (80052f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80052ea:	681b      	ldr	r3, [r3, #0]
}
 80052ec:	4618      	mov	r0, r3
 80052ee:	46bd      	mov	sp, r7
 80052f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f4:	4770      	bx	lr
 80052f6:	bf00      	nop
 80052f8:	20000028 	.word	0x20000028

080052fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005300:	f7ff fff0 	bl	80052e4 <HAL_RCC_GetHCLKFreq>
 8005304:	4602      	mov	r2, r0
 8005306:	4b05      	ldr	r3, [pc, #20]	@ (800531c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005308:	689b      	ldr	r3, [r3, #8]
 800530a:	0a9b      	lsrs	r3, r3, #10
 800530c:	f003 0307 	and.w	r3, r3, #7
 8005310:	4903      	ldr	r1, [pc, #12]	@ (8005320 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005312:	5ccb      	ldrb	r3, [r1, r3]
 8005314:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005318:	4618      	mov	r0, r3
 800531a:	bd80      	pop	{r7, pc}
 800531c:	40023800 	.word	0x40023800
 8005320:	080081bc 	.word	0x080081bc

08005324 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005328:	f7ff ffdc 	bl	80052e4 <HAL_RCC_GetHCLKFreq>
 800532c:	4602      	mov	r2, r0
 800532e:	4b05      	ldr	r3, [pc, #20]	@ (8005344 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005330:	689b      	ldr	r3, [r3, #8]
 8005332:	0b5b      	lsrs	r3, r3, #13
 8005334:	f003 0307 	and.w	r3, r3, #7
 8005338:	4903      	ldr	r1, [pc, #12]	@ (8005348 <HAL_RCC_GetPCLK2Freq+0x24>)
 800533a:	5ccb      	ldrb	r3, [r1, r3]
 800533c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005340:	4618      	mov	r0, r3
 8005342:	bd80      	pop	{r7, pc}
 8005344:	40023800 	.word	0x40023800
 8005348:	080081bc 	.word	0x080081bc

0800534c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b082      	sub	sp, #8
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d101      	bne.n	800535e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800535a:	2301      	movs	r3, #1
 800535c:	e07b      	b.n	8005456 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005362:	2b00      	cmp	r3, #0
 8005364:	d108      	bne.n	8005378 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	685b      	ldr	r3, [r3, #4]
 800536a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800536e:	d009      	beq.n	8005384 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2200      	movs	r2, #0
 8005374:	61da      	str	r2, [r3, #28]
 8005376:	e005      	b.n	8005384 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2200      	movs	r2, #0
 800537c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2200      	movs	r2, #0
 8005382:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2200      	movs	r2, #0
 8005388:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005390:	b2db      	uxtb	r3, r3
 8005392:	2b00      	cmp	r3, #0
 8005394:	d106      	bne.n	80053a4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2200      	movs	r2, #0
 800539a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800539e:	6878      	ldr	r0, [r7, #4]
 80053a0:	f7fd f9d2 	bl	8002748 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2202      	movs	r2, #2
 80053a8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	681a      	ldr	r2, [r3, #0]
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80053ba:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	685b      	ldr	r3, [r3, #4]
 80053c0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80053cc:	431a      	orrs	r2, r3
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	68db      	ldr	r3, [r3, #12]
 80053d2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80053d6:	431a      	orrs	r2, r3
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	691b      	ldr	r3, [r3, #16]
 80053dc:	f003 0302 	and.w	r3, r3, #2
 80053e0:	431a      	orrs	r2, r3
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	695b      	ldr	r3, [r3, #20]
 80053e6:	f003 0301 	and.w	r3, r3, #1
 80053ea:	431a      	orrs	r2, r3
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	699b      	ldr	r3, [r3, #24]
 80053f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80053f4:	431a      	orrs	r2, r3
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	69db      	ldr	r3, [r3, #28]
 80053fa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80053fe:	431a      	orrs	r2, r3
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6a1b      	ldr	r3, [r3, #32]
 8005404:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005408:	ea42 0103 	orr.w	r1, r2, r3
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005410:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	430a      	orrs	r2, r1
 800541a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	699b      	ldr	r3, [r3, #24]
 8005420:	0c1b      	lsrs	r3, r3, #16
 8005422:	f003 0104 	and.w	r1, r3, #4
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800542a:	f003 0210 	and.w	r2, r3, #16
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	430a      	orrs	r2, r1
 8005434:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	69da      	ldr	r2, [r3, #28]
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005444:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2200      	movs	r2, #0
 800544a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2201      	movs	r2, #1
 8005450:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005454:	2300      	movs	r3, #0
}
 8005456:	4618      	mov	r0, r3
 8005458:	3708      	adds	r7, #8
 800545a:	46bd      	mov	sp, r7
 800545c:	bd80      	pop	{r7, pc}

0800545e <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 800545e:	b580      	push	{r7, lr}
 8005460:	b084      	sub	sp, #16
 8005462:	af00      	add	r7, sp, #0
 8005464:	60f8      	str	r0, [r7, #12]
 8005466:	60b9      	str	r1, [r7, #8]
 8005468:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d101      	bne.n	8005474 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 8005470:	2301      	movs	r3, #1
 8005472:	e038      	b.n	80054e6 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 800547a:	b2db      	uxtb	r3, r3
 800547c:	2b00      	cmp	r3, #0
 800547e:	d106      	bne.n	800548e <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	2200      	movs	r2, #0
 8005484:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8005488:	68f8      	ldr	r0, [r7, #12]
 800548a:	f7fd fa59 	bl	8002940 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681a      	ldr	r2, [r3, #0]
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	3308      	adds	r3, #8
 8005496:	4619      	mov	r1, r3
 8005498:	4610      	mov	r0, r2
 800549a:	f000 ff7d 	bl	8006398 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	6818      	ldr	r0, [r3, #0]
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	689b      	ldr	r3, [r3, #8]
 80054a6:	461a      	mov	r2, r3
 80054a8:	68b9      	ldr	r1, [r7, #8]
 80054aa:	f000 ffdf 	bl	800646c <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	6858      	ldr	r0, [r3, #4]
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	689a      	ldr	r2, [r3, #8]
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054ba:	6879      	ldr	r1, [r7, #4]
 80054bc:	f001 f80c 	bl	80064d8 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	68fa      	ldr	r2, [r7, #12]
 80054c6:	6892      	ldr	r2, [r2, #8]
 80054c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	68fa      	ldr	r2, [r7, #12]
 80054d2:	6892      	ldr	r2, [r2, #8]
 80054d4:	f041 0101 	orr.w	r1, r1, #1
 80054d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	2201      	movs	r2, #1
 80054e0:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

  return HAL_OK;
 80054e4:	2300      	movs	r3, #0
}
 80054e6:	4618      	mov	r0, r3
 80054e8:	3710      	adds	r7, #16
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bd80      	pop	{r7, pc}

080054ee <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80054ee:	b580      	push	{r7, lr}
 80054f0:	b082      	sub	sp, #8
 80054f2:	af00      	add	r7, sp, #0
 80054f4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d101      	bne.n	8005500 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80054fc:	2301      	movs	r3, #1
 80054fe:	e041      	b.n	8005584 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005506:	b2db      	uxtb	r3, r3
 8005508:	2b00      	cmp	r3, #0
 800550a:	d106      	bne.n	800551a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2200      	movs	r2, #0
 8005510:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005514:	6878      	ldr	r0, [r7, #4]
 8005516:	f7fd f95f 	bl	80027d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2202      	movs	r2, #2
 800551e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681a      	ldr	r2, [r3, #0]
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	3304      	adds	r3, #4
 800552a:	4619      	mov	r1, r3
 800552c:	4610      	mov	r0, r2
 800552e:	f000 f965 	bl	80057fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2201      	movs	r2, #1
 8005536:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2201      	movs	r2, #1
 800553e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2201      	movs	r2, #1
 8005546:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	2201      	movs	r2, #1
 800554e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2201      	movs	r2, #1
 8005556:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2201      	movs	r2, #1
 800555e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2201      	movs	r2, #1
 8005566:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2201      	movs	r2, #1
 800556e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2201      	movs	r2, #1
 8005576:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2201      	movs	r2, #1
 800557e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005582:	2300      	movs	r3, #0
}
 8005584:	4618      	mov	r0, r3
 8005586:	3708      	adds	r7, #8
 8005588:	46bd      	mov	sp, r7
 800558a:	bd80      	pop	{r7, pc}

0800558c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800558c:	b480      	push	{r7}
 800558e:	b085      	sub	sp, #20
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800559a:	b2db      	uxtb	r3, r3
 800559c:	2b01      	cmp	r3, #1
 800559e:	d001      	beq.n	80055a4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80055a0:	2301      	movs	r3, #1
 80055a2:	e04e      	b.n	8005642 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2202      	movs	r2, #2
 80055a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	68da      	ldr	r2, [r3, #12]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f042 0201 	orr.w	r2, r2, #1
 80055ba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4a23      	ldr	r2, [pc, #140]	@ (8005650 <HAL_TIM_Base_Start_IT+0xc4>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d022      	beq.n	800560c <HAL_TIM_Base_Start_IT+0x80>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055ce:	d01d      	beq.n	800560c <HAL_TIM_Base_Start_IT+0x80>
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	4a1f      	ldr	r2, [pc, #124]	@ (8005654 <HAL_TIM_Base_Start_IT+0xc8>)
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d018      	beq.n	800560c <HAL_TIM_Base_Start_IT+0x80>
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	4a1e      	ldr	r2, [pc, #120]	@ (8005658 <HAL_TIM_Base_Start_IT+0xcc>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d013      	beq.n	800560c <HAL_TIM_Base_Start_IT+0x80>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	4a1c      	ldr	r2, [pc, #112]	@ (800565c <HAL_TIM_Base_Start_IT+0xd0>)
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d00e      	beq.n	800560c <HAL_TIM_Base_Start_IT+0x80>
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	4a1b      	ldr	r2, [pc, #108]	@ (8005660 <HAL_TIM_Base_Start_IT+0xd4>)
 80055f4:	4293      	cmp	r3, r2
 80055f6:	d009      	beq.n	800560c <HAL_TIM_Base_Start_IT+0x80>
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	4a19      	ldr	r2, [pc, #100]	@ (8005664 <HAL_TIM_Base_Start_IT+0xd8>)
 80055fe:	4293      	cmp	r3, r2
 8005600:	d004      	beq.n	800560c <HAL_TIM_Base_Start_IT+0x80>
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	4a18      	ldr	r2, [pc, #96]	@ (8005668 <HAL_TIM_Base_Start_IT+0xdc>)
 8005608:	4293      	cmp	r3, r2
 800560a:	d111      	bne.n	8005630 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	689b      	ldr	r3, [r3, #8]
 8005612:	f003 0307 	and.w	r3, r3, #7
 8005616:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	2b06      	cmp	r3, #6
 800561c:	d010      	beq.n	8005640 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	681a      	ldr	r2, [r3, #0]
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f042 0201 	orr.w	r2, r2, #1
 800562c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800562e:	e007      	b.n	8005640 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	681a      	ldr	r2, [r3, #0]
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f042 0201 	orr.w	r2, r2, #1
 800563e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005640:	2300      	movs	r3, #0
}
 8005642:	4618      	mov	r0, r3
 8005644:	3714      	adds	r7, #20
 8005646:	46bd      	mov	sp, r7
 8005648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564c:	4770      	bx	lr
 800564e:	bf00      	nop
 8005650:	40010000 	.word	0x40010000
 8005654:	40000400 	.word	0x40000400
 8005658:	40000800 	.word	0x40000800
 800565c:	40000c00 	.word	0x40000c00
 8005660:	40010400 	.word	0x40010400
 8005664:	40014000 	.word	0x40014000
 8005668:	40001800 	.word	0x40001800

0800566c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800566c:	b580      	push	{r7, lr}
 800566e:	b084      	sub	sp, #16
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
 8005674:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005676:	2300      	movs	r3, #0
 8005678:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005680:	2b01      	cmp	r3, #1
 8005682:	d101      	bne.n	8005688 <HAL_TIM_ConfigClockSource+0x1c>
 8005684:	2302      	movs	r3, #2
 8005686:	e0b4      	b.n	80057f2 <HAL_TIM_ConfigClockSource+0x186>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2201      	movs	r2, #1
 800568c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2202      	movs	r2, #2
 8005694:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	689b      	ldr	r3, [r3, #8]
 800569e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80056a0:	68bb      	ldr	r3, [r7, #8]
 80056a2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80056a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80056a8:	68bb      	ldr	r3, [r7, #8]
 80056aa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80056ae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	68ba      	ldr	r2, [r7, #8]
 80056b6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80056c0:	d03e      	beq.n	8005740 <HAL_TIM_ConfigClockSource+0xd4>
 80056c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80056c6:	f200 8087 	bhi.w	80057d8 <HAL_TIM_ConfigClockSource+0x16c>
 80056ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056ce:	f000 8086 	beq.w	80057de <HAL_TIM_ConfigClockSource+0x172>
 80056d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056d6:	d87f      	bhi.n	80057d8 <HAL_TIM_ConfigClockSource+0x16c>
 80056d8:	2b70      	cmp	r3, #112	@ 0x70
 80056da:	d01a      	beq.n	8005712 <HAL_TIM_ConfigClockSource+0xa6>
 80056dc:	2b70      	cmp	r3, #112	@ 0x70
 80056de:	d87b      	bhi.n	80057d8 <HAL_TIM_ConfigClockSource+0x16c>
 80056e0:	2b60      	cmp	r3, #96	@ 0x60
 80056e2:	d050      	beq.n	8005786 <HAL_TIM_ConfigClockSource+0x11a>
 80056e4:	2b60      	cmp	r3, #96	@ 0x60
 80056e6:	d877      	bhi.n	80057d8 <HAL_TIM_ConfigClockSource+0x16c>
 80056e8:	2b50      	cmp	r3, #80	@ 0x50
 80056ea:	d03c      	beq.n	8005766 <HAL_TIM_ConfigClockSource+0xfa>
 80056ec:	2b50      	cmp	r3, #80	@ 0x50
 80056ee:	d873      	bhi.n	80057d8 <HAL_TIM_ConfigClockSource+0x16c>
 80056f0:	2b40      	cmp	r3, #64	@ 0x40
 80056f2:	d058      	beq.n	80057a6 <HAL_TIM_ConfigClockSource+0x13a>
 80056f4:	2b40      	cmp	r3, #64	@ 0x40
 80056f6:	d86f      	bhi.n	80057d8 <HAL_TIM_ConfigClockSource+0x16c>
 80056f8:	2b30      	cmp	r3, #48	@ 0x30
 80056fa:	d064      	beq.n	80057c6 <HAL_TIM_ConfigClockSource+0x15a>
 80056fc:	2b30      	cmp	r3, #48	@ 0x30
 80056fe:	d86b      	bhi.n	80057d8 <HAL_TIM_ConfigClockSource+0x16c>
 8005700:	2b20      	cmp	r3, #32
 8005702:	d060      	beq.n	80057c6 <HAL_TIM_ConfigClockSource+0x15a>
 8005704:	2b20      	cmp	r3, #32
 8005706:	d867      	bhi.n	80057d8 <HAL_TIM_ConfigClockSource+0x16c>
 8005708:	2b00      	cmp	r3, #0
 800570a:	d05c      	beq.n	80057c6 <HAL_TIM_ConfigClockSource+0x15a>
 800570c:	2b10      	cmp	r3, #16
 800570e:	d05a      	beq.n	80057c6 <HAL_TIM_ConfigClockSource+0x15a>
 8005710:	e062      	b.n	80057d8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005722:	f000 f991 	bl	8005a48 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	689b      	ldr	r3, [r3, #8]
 800572c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800572e:	68bb      	ldr	r3, [r7, #8]
 8005730:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005734:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	68ba      	ldr	r2, [r7, #8]
 800573c:	609a      	str	r2, [r3, #8]
      break;
 800573e:	e04f      	b.n	80057e0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005750:	f000 f97a 	bl	8005a48 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	689a      	ldr	r2, [r3, #8]
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005762:	609a      	str	r2, [r3, #8]
      break;
 8005764:	e03c      	b.n	80057e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005772:	461a      	mov	r2, r3
 8005774:	f000 f8ee 	bl	8005954 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	2150      	movs	r1, #80	@ 0x50
 800577e:	4618      	mov	r0, r3
 8005780:	f000 f947 	bl	8005a12 <TIM_ITRx_SetConfig>
      break;
 8005784:	e02c      	b.n	80057e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800578e:	683b      	ldr	r3, [r7, #0]
 8005790:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005792:	461a      	mov	r2, r3
 8005794:	f000 f90d 	bl	80059b2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	2160      	movs	r1, #96	@ 0x60
 800579e:	4618      	mov	r0, r3
 80057a0:	f000 f937 	bl	8005a12 <TIM_ITRx_SetConfig>
      break;
 80057a4:	e01c      	b.n	80057e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80057b2:	461a      	mov	r2, r3
 80057b4:	f000 f8ce 	bl	8005954 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	2140      	movs	r1, #64	@ 0x40
 80057be:	4618      	mov	r0, r3
 80057c0:	f000 f927 	bl	8005a12 <TIM_ITRx_SetConfig>
      break;
 80057c4:	e00c      	b.n	80057e0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681a      	ldr	r2, [r3, #0]
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4619      	mov	r1, r3
 80057d0:	4610      	mov	r0, r2
 80057d2:	f000 f91e 	bl	8005a12 <TIM_ITRx_SetConfig>
      break;
 80057d6:	e003      	b.n	80057e0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80057d8:	2301      	movs	r3, #1
 80057da:	73fb      	strb	r3, [r7, #15]
      break;
 80057dc:	e000      	b.n	80057e0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80057de:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2201      	movs	r2, #1
 80057e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2200      	movs	r2, #0
 80057ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80057f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80057f2:	4618      	mov	r0, r3
 80057f4:	3710      	adds	r7, #16
 80057f6:	46bd      	mov	sp, r7
 80057f8:	bd80      	pop	{r7, pc}
	...

080057fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80057fc:	b480      	push	{r7}
 80057fe:	b085      	sub	sp, #20
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
 8005804:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	4a46      	ldr	r2, [pc, #280]	@ (8005928 <TIM_Base_SetConfig+0x12c>)
 8005810:	4293      	cmp	r3, r2
 8005812:	d013      	beq.n	800583c <TIM_Base_SetConfig+0x40>
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800581a:	d00f      	beq.n	800583c <TIM_Base_SetConfig+0x40>
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	4a43      	ldr	r2, [pc, #268]	@ (800592c <TIM_Base_SetConfig+0x130>)
 8005820:	4293      	cmp	r3, r2
 8005822:	d00b      	beq.n	800583c <TIM_Base_SetConfig+0x40>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	4a42      	ldr	r2, [pc, #264]	@ (8005930 <TIM_Base_SetConfig+0x134>)
 8005828:	4293      	cmp	r3, r2
 800582a:	d007      	beq.n	800583c <TIM_Base_SetConfig+0x40>
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	4a41      	ldr	r2, [pc, #260]	@ (8005934 <TIM_Base_SetConfig+0x138>)
 8005830:	4293      	cmp	r3, r2
 8005832:	d003      	beq.n	800583c <TIM_Base_SetConfig+0x40>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	4a40      	ldr	r2, [pc, #256]	@ (8005938 <TIM_Base_SetConfig+0x13c>)
 8005838:	4293      	cmp	r3, r2
 800583a:	d108      	bne.n	800584e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005842:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	68fa      	ldr	r2, [r7, #12]
 800584a:	4313      	orrs	r3, r2
 800584c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	4a35      	ldr	r2, [pc, #212]	@ (8005928 <TIM_Base_SetConfig+0x12c>)
 8005852:	4293      	cmp	r3, r2
 8005854:	d02b      	beq.n	80058ae <TIM_Base_SetConfig+0xb2>
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800585c:	d027      	beq.n	80058ae <TIM_Base_SetConfig+0xb2>
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	4a32      	ldr	r2, [pc, #200]	@ (800592c <TIM_Base_SetConfig+0x130>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d023      	beq.n	80058ae <TIM_Base_SetConfig+0xb2>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	4a31      	ldr	r2, [pc, #196]	@ (8005930 <TIM_Base_SetConfig+0x134>)
 800586a:	4293      	cmp	r3, r2
 800586c:	d01f      	beq.n	80058ae <TIM_Base_SetConfig+0xb2>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	4a30      	ldr	r2, [pc, #192]	@ (8005934 <TIM_Base_SetConfig+0x138>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d01b      	beq.n	80058ae <TIM_Base_SetConfig+0xb2>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	4a2f      	ldr	r2, [pc, #188]	@ (8005938 <TIM_Base_SetConfig+0x13c>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d017      	beq.n	80058ae <TIM_Base_SetConfig+0xb2>
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	4a2e      	ldr	r2, [pc, #184]	@ (800593c <TIM_Base_SetConfig+0x140>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d013      	beq.n	80058ae <TIM_Base_SetConfig+0xb2>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	4a2d      	ldr	r2, [pc, #180]	@ (8005940 <TIM_Base_SetConfig+0x144>)
 800588a:	4293      	cmp	r3, r2
 800588c:	d00f      	beq.n	80058ae <TIM_Base_SetConfig+0xb2>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	4a2c      	ldr	r2, [pc, #176]	@ (8005944 <TIM_Base_SetConfig+0x148>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d00b      	beq.n	80058ae <TIM_Base_SetConfig+0xb2>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	4a2b      	ldr	r2, [pc, #172]	@ (8005948 <TIM_Base_SetConfig+0x14c>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d007      	beq.n	80058ae <TIM_Base_SetConfig+0xb2>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	4a2a      	ldr	r2, [pc, #168]	@ (800594c <TIM_Base_SetConfig+0x150>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d003      	beq.n	80058ae <TIM_Base_SetConfig+0xb2>
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	4a29      	ldr	r2, [pc, #164]	@ (8005950 <TIM_Base_SetConfig+0x154>)
 80058aa:	4293      	cmp	r3, r2
 80058ac:	d108      	bne.n	80058c0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80058b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	68db      	ldr	r3, [r3, #12]
 80058ba:	68fa      	ldr	r2, [r7, #12]
 80058bc:	4313      	orrs	r3, r2
 80058be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	695b      	ldr	r3, [r3, #20]
 80058ca:	4313      	orrs	r3, r2
 80058cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	68fa      	ldr	r2, [r7, #12]
 80058d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	689a      	ldr	r2, [r3, #8]
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	681a      	ldr	r2, [r3, #0]
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	4a10      	ldr	r2, [pc, #64]	@ (8005928 <TIM_Base_SetConfig+0x12c>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d003      	beq.n	80058f4 <TIM_Base_SetConfig+0xf8>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	4a12      	ldr	r2, [pc, #72]	@ (8005938 <TIM_Base_SetConfig+0x13c>)
 80058f0:	4293      	cmp	r3, r2
 80058f2:	d103      	bne.n	80058fc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	691a      	ldr	r2, [r3, #16]
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2201      	movs	r2, #1
 8005900:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	691b      	ldr	r3, [r3, #16]
 8005906:	f003 0301 	and.w	r3, r3, #1
 800590a:	2b01      	cmp	r3, #1
 800590c:	d105      	bne.n	800591a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	691b      	ldr	r3, [r3, #16]
 8005912:	f023 0201 	bic.w	r2, r3, #1
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	611a      	str	r2, [r3, #16]
  }
}
 800591a:	bf00      	nop
 800591c:	3714      	adds	r7, #20
 800591e:	46bd      	mov	sp, r7
 8005920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005924:	4770      	bx	lr
 8005926:	bf00      	nop
 8005928:	40010000 	.word	0x40010000
 800592c:	40000400 	.word	0x40000400
 8005930:	40000800 	.word	0x40000800
 8005934:	40000c00 	.word	0x40000c00
 8005938:	40010400 	.word	0x40010400
 800593c:	40014000 	.word	0x40014000
 8005940:	40014400 	.word	0x40014400
 8005944:	40014800 	.word	0x40014800
 8005948:	40001800 	.word	0x40001800
 800594c:	40001c00 	.word	0x40001c00
 8005950:	40002000 	.word	0x40002000

08005954 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005954:	b480      	push	{r7}
 8005956:	b087      	sub	sp, #28
 8005958:	af00      	add	r7, sp, #0
 800595a:	60f8      	str	r0, [r7, #12]
 800595c:	60b9      	str	r1, [r7, #8]
 800595e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	6a1b      	ldr	r3, [r3, #32]
 8005964:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	6a1b      	ldr	r3, [r3, #32]
 800596a:	f023 0201 	bic.w	r2, r3, #1
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	699b      	ldr	r3, [r3, #24]
 8005976:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005978:	693b      	ldr	r3, [r7, #16]
 800597a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800597e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	011b      	lsls	r3, r3, #4
 8005984:	693a      	ldr	r2, [r7, #16]
 8005986:	4313      	orrs	r3, r2
 8005988:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800598a:	697b      	ldr	r3, [r7, #20]
 800598c:	f023 030a 	bic.w	r3, r3, #10
 8005990:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005992:	697a      	ldr	r2, [r7, #20]
 8005994:	68bb      	ldr	r3, [r7, #8]
 8005996:	4313      	orrs	r3, r2
 8005998:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	693a      	ldr	r2, [r7, #16]
 800599e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	697a      	ldr	r2, [r7, #20]
 80059a4:	621a      	str	r2, [r3, #32]
}
 80059a6:	bf00      	nop
 80059a8:	371c      	adds	r7, #28
 80059aa:	46bd      	mov	sp, r7
 80059ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b0:	4770      	bx	lr

080059b2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80059b2:	b480      	push	{r7}
 80059b4:	b087      	sub	sp, #28
 80059b6:	af00      	add	r7, sp, #0
 80059b8:	60f8      	str	r0, [r7, #12]
 80059ba:	60b9      	str	r1, [r7, #8]
 80059bc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	6a1b      	ldr	r3, [r3, #32]
 80059c2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	6a1b      	ldr	r3, [r3, #32]
 80059c8:	f023 0210 	bic.w	r2, r3, #16
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	699b      	ldr	r3, [r3, #24]
 80059d4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80059d6:	693b      	ldr	r3, [r7, #16]
 80059d8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80059dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	031b      	lsls	r3, r3, #12
 80059e2:	693a      	ldr	r2, [r7, #16]
 80059e4:	4313      	orrs	r3, r2
 80059e6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80059e8:	697b      	ldr	r3, [r7, #20]
 80059ea:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80059ee:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80059f0:	68bb      	ldr	r3, [r7, #8]
 80059f2:	011b      	lsls	r3, r3, #4
 80059f4:	697a      	ldr	r2, [r7, #20]
 80059f6:	4313      	orrs	r3, r2
 80059f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	693a      	ldr	r2, [r7, #16]
 80059fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	697a      	ldr	r2, [r7, #20]
 8005a04:	621a      	str	r2, [r3, #32]
}
 8005a06:	bf00      	nop
 8005a08:	371c      	adds	r7, #28
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a10:	4770      	bx	lr

08005a12 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005a12:	b480      	push	{r7}
 8005a14:	b085      	sub	sp, #20
 8005a16:	af00      	add	r7, sp, #0
 8005a18:	6078      	str	r0, [r7, #4]
 8005a1a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	689b      	ldr	r3, [r3, #8]
 8005a20:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a28:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005a2a:	683a      	ldr	r2, [r7, #0]
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	4313      	orrs	r3, r2
 8005a30:	f043 0307 	orr.w	r3, r3, #7
 8005a34:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	68fa      	ldr	r2, [r7, #12]
 8005a3a:	609a      	str	r2, [r3, #8]
}
 8005a3c:	bf00      	nop
 8005a3e:	3714      	adds	r7, #20
 8005a40:	46bd      	mov	sp, r7
 8005a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a46:	4770      	bx	lr

08005a48 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005a48:	b480      	push	{r7}
 8005a4a:	b087      	sub	sp, #28
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	60f8      	str	r0, [r7, #12]
 8005a50:	60b9      	str	r1, [r7, #8]
 8005a52:	607a      	str	r2, [r7, #4]
 8005a54:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	689b      	ldr	r3, [r3, #8]
 8005a5a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a5c:	697b      	ldr	r3, [r7, #20]
 8005a5e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005a62:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	021a      	lsls	r2, r3, #8
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	431a      	orrs	r2, r3
 8005a6c:	68bb      	ldr	r3, [r7, #8]
 8005a6e:	4313      	orrs	r3, r2
 8005a70:	697a      	ldr	r2, [r7, #20]
 8005a72:	4313      	orrs	r3, r2
 8005a74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	697a      	ldr	r2, [r7, #20]
 8005a7a:	609a      	str	r2, [r3, #8]
}
 8005a7c:	bf00      	nop
 8005a7e:	371c      	adds	r7, #28
 8005a80:	46bd      	mov	sp, r7
 8005a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a86:	4770      	bx	lr

08005a88 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005a88:	b480      	push	{r7}
 8005a8a:	b085      	sub	sp, #20
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
 8005a90:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a98:	2b01      	cmp	r3, #1
 8005a9a:	d101      	bne.n	8005aa0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005a9c:	2302      	movs	r3, #2
 8005a9e:	e05a      	b.n	8005b56 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2201      	movs	r2, #1
 8005aa4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2202      	movs	r2, #2
 8005aac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	685b      	ldr	r3, [r3, #4]
 8005ab6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	689b      	ldr	r3, [r3, #8]
 8005abe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ac6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	68fa      	ldr	r2, [r7, #12]
 8005ace:	4313      	orrs	r3, r2
 8005ad0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	68fa      	ldr	r2, [r7, #12]
 8005ad8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	4a21      	ldr	r2, [pc, #132]	@ (8005b64 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d022      	beq.n	8005b2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005aec:	d01d      	beq.n	8005b2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4a1d      	ldr	r2, [pc, #116]	@ (8005b68 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d018      	beq.n	8005b2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	4a1b      	ldr	r2, [pc, #108]	@ (8005b6c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d013      	beq.n	8005b2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	4a1a      	ldr	r2, [pc, #104]	@ (8005b70 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005b08:	4293      	cmp	r3, r2
 8005b0a:	d00e      	beq.n	8005b2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	4a18      	ldr	r2, [pc, #96]	@ (8005b74 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d009      	beq.n	8005b2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	4a17      	ldr	r2, [pc, #92]	@ (8005b78 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d004      	beq.n	8005b2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	4a15      	ldr	r2, [pc, #84]	@ (8005b7c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d10c      	bne.n	8005b44 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005b2a:	68bb      	ldr	r3, [r7, #8]
 8005b2c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005b30:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	685b      	ldr	r3, [r3, #4]
 8005b36:	68ba      	ldr	r2, [r7, #8]
 8005b38:	4313      	orrs	r3, r2
 8005b3a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	68ba      	ldr	r2, [r7, #8]
 8005b42:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2201      	movs	r2, #1
 8005b48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2200      	movs	r2, #0
 8005b50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005b54:	2300      	movs	r3, #0
}
 8005b56:	4618      	mov	r0, r3
 8005b58:	3714      	adds	r7, #20
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b60:	4770      	bx	lr
 8005b62:	bf00      	nop
 8005b64:	40010000 	.word	0x40010000
 8005b68:	40000400 	.word	0x40000400
 8005b6c:	40000800 	.word	0x40000800
 8005b70:	40000c00 	.word	0x40000c00
 8005b74:	40010400 	.word	0x40010400
 8005b78:	40014000 	.word	0x40014000
 8005b7c:	40001800 	.word	0x40001800

08005b80 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b082      	sub	sp, #8
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d101      	bne.n	8005b92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005b8e:	2301      	movs	r3, #1
 8005b90:	e042      	b.n	8005c18 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b98:	b2db      	uxtb	r3, r3
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d106      	bne.n	8005bac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ba6:	6878      	ldr	r0, [r7, #4]
 8005ba8:	f7fc fe36 	bl	8002818 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2224      	movs	r2, #36	@ 0x24
 8005bb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	68da      	ldr	r2, [r3, #12]
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005bc2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005bc4:	6878      	ldr	r0, [r7, #4]
 8005bc6:	f000 f973 	bl	8005eb0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	691a      	ldr	r2, [r3, #16]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005bd8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	695a      	ldr	r2, [r3, #20]
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005be8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	68da      	ldr	r2, [r3, #12]
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005bf8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2220      	movs	r2, #32
 8005c04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2220      	movs	r2, #32
 8005c0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2200      	movs	r2, #0
 8005c14:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005c16:	2300      	movs	r3, #0
}
 8005c18:	4618      	mov	r0, r3
 8005c1a:	3708      	adds	r7, #8
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	bd80      	pop	{r7, pc}

08005c20 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c20:	b580      	push	{r7, lr}
 8005c22:	b08a      	sub	sp, #40	@ 0x28
 8005c24:	af02      	add	r7, sp, #8
 8005c26:	60f8      	str	r0, [r7, #12]
 8005c28:	60b9      	str	r1, [r7, #8]
 8005c2a:	603b      	str	r3, [r7, #0]
 8005c2c:	4613      	mov	r3, r2
 8005c2e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005c30:	2300      	movs	r3, #0
 8005c32:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c3a:	b2db      	uxtb	r3, r3
 8005c3c:	2b20      	cmp	r3, #32
 8005c3e:	d175      	bne.n	8005d2c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c40:	68bb      	ldr	r3, [r7, #8]
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d002      	beq.n	8005c4c <HAL_UART_Transmit+0x2c>
 8005c46:	88fb      	ldrh	r3, [r7, #6]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d101      	bne.n	8005c50 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	e06e      	b.n	8005d2e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	2200      	movs	r2, #0
 8005c54:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	2221      	movs	r2, #33	@ 0x21
 8005c5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005c5e:	f7fc ffbb 	bl	8002bd8 <HAL_GetTick>
 8005c62:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	88fa      	ldrh	r2, [r7, #6]
 8005c68:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	88fa      	ldrh	r2, [r7, #6]
 8005c6e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	689b      	ldr	r3, [r3, #8]
 8005c74:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c78:	d108      	bne.n	8005c8c <HAL_UART_Transmit+0x6c>
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	691b      	ldr	r3, [r3, #16]
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d104      	bne.n	8005c8c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005c82:	2300      	movs	r3, #0
 8005c84:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	61bb      	str	r3, [r7, #24]
 8005c8a:	e003      	b.n	8005c94 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005c8c:	68bb      	ldr	r3, [r7, #8]
 8005c8e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005c90:	2300      	movs	r3, #0
 8005c92:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005c94:	e02e      	b.n	8005cf4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	9300      	str	r3, [sp, #0]
 8005c9a:	697b      	ldr	r3, [r7, #20]
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	2180      	movs	r1, #128	@ 0x80
 8005ca0:	68f8      	ldr	r0, [r7, #12]
 8005ca2:	f000 f848 	bl	8005d36 <UART_WaitOnFlagUntilTimeout>
 8005ca6:	4603      	mov	r3, r0
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d005      	beq.n	8005cb8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	2220      	movs	r2, #32
 8005cb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005cb4:	2303      	movs	r3, #3
 8005cb6:	e03a      	b.n	8005d2e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005cb8:	69fb      	ldr	r3, [r7, #28]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d10b      	bne.n	8005cd6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005cbe:	69bb      	ldr	r3, [r7, #24]
 8005cc0:	881b      	ldrh	r3, [r3, #0]
 8005cc2:	461a      	mov	r2, r3
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005ccc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005cce:	69bb      	ldr	r3, [r7, #24]
 8005cd0:	3302      	adds	r3, #2
 8005cd2:	61bb      	str	r3, [r7, #24]
 8005cd4:	e007      	b.n	8005ce6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005cd6:	69fb      	ldr	r3, [r7, #28]
 8005cd8:	781a      	ldrb	r2, [r3, #0]
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005ce0:	69fb      	ldr	r3, [r7, #28]
 8005ce2:	3301      	adds	r3, #1
 8005ce4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005cea:	b29b      	uxth	r3, r3
 8005cec:	3b01      	subs	r3, #1
 8005cee:	b29a      	uxth	r2, r3
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005cf8:	b29b      	uxth	r3, r3
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d1cb      	bne.n	8005c96 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	9300      	str	r3, [sp, #0]
 8005d02:	697b      	ldr	r3, [r7, #20]
 8005d04:	2200      	movs	r2, #0
 8005d06:	2140      	movs	r1, #64	@ 0x40
 8005d08:	68f8      	ldr	r0, [r7, #12]
 8005d0a:	f000 f814 	bl	8005d36 <UART_WaitOnFlagUntilTimeout>
 8005d0e:	4603      	mov	r3, r0
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d005      	beq.n	8005d20 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	2220      	movs	r2, #32
 8005d18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005d1c:	2303      	movs	r3, #3
 8005d1e:	e006      	b.n	8005d2e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	2220      	movs	r2, #32
 8005d24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005d28:	2300      	movs	r3, #0
 8005d2a:	e000      	b.n	8005d2e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005d2c:	2302      	movs	r3, #2
  }
}
 8005d2e:	4618      	mov	r0, r3
 8005d30:	3720      	adds	r7, #32
 8005d32:	46bd      	mov	sp, r7
 8005d34:	bd80      	pop	{r7, pc}

08005d36 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005d36:	b580      	push	{r7, lr}
 8005d38:	b086      	sub	sp, #24
 8005d3a:	af00      	add	r7, sp, #0
 8005d3c:	60f8      	str	r0, [r7, #12]
 8005d3e:	60b9      	str	r1, [r7, #8]
 8005d40:	603b      	str	r3, [r7, #0]
 8005d42:	4613      	mov	r3, r2
 8005d44:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d46:	e03b      	b.n	8005dc0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d48:	6a3b      	ldr	r3, [r7, #32]
 8005d4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d4e:	d037      	beq.n	8005dc0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d50:	f7fc ff42 	bl	8002bd8 <HAL_GetTick>
 8005d54:	4602      	mov	r2, r0
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	1ad3      	subs	r3, r2, r3
 8005d5a:	6a3a      	ldr	r2, [r7, #32]
 8005d5c:	429a      	cmp	r2, r3
 8005d5e:	d302      	bcc.n	8005d66 <UART_WaitOnFlagUntilTimeout+0x30>
 8005d60:	6a3b      	ldr	r3, [r7, #32]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d101      	bne.n	8005d6a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005d66:	2303      	movs	r3, #3
 8005d68:	e03a      	b.n	8005de0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	68db      	ldr	r3, [r3, #12]
 8005d70:	f003 0304 	and.w	r3, r3, #4
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d023      	beq.n	8005dc0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005d78:	68bb      	ldr	r3, [r7, #8]
 8005d7a:	2b80      	cmp	r3, #128	@ 0x80
 8005d7c:	d020      	beq.n	8005dc0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005d7e:	68bb      	ldr	r3, [r7, #8]
 8005d80:	2b40      	cmp	r3, #64	@ 0x40
 8005d82:	d01d      	beq.n	8005dc0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f003 0308 	and.w	r3, r3, #8
 8005d8e:	2b08      	cmp	r3, #8
 8005d90:	d116      	bne.n	8005dc0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005d92:	2300      	movs	r3, #0
 8005d94:	617b      	str	r3, [r7, #20]
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	617b      	str	r3, [r7, #20]
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	685b      	ldr	r3, [r3, #4]
 8005da4:	617b      	str	r3, [r7, #20]
 8005da6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005da8:	68f8      	ldr	r0, [r7, #12]
 8005daa:	f000 f81d 	bl	8005de8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	2208      	movs	r2, #8
 8005db2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	2200      	movs	r2, #0
 8005db8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	e00f      	b.n	8005de0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	681a      	ldr	r2, [r3, #0]
 8005dc6:	68bb      	ldr	r3, [r7, #8]
 8005dc8:	4013      	ands	r3, r2
 8005dca:	68ba      	ldr	r2, [r7, #8]
 8005dcc:	429a      	cmp	r2, r3
 8005dce:	bf0c      	ite	eq
 8005dd0:	2301      	moveq	r3, #1
 8005dd2:	2300      	movne	r3, #0
 8005dd4:	b2db      	uxtb	r3, r3
 8005dd6:	461a      	mov	r2, r3
 8005dd8:	79fb      	ldrb	r3, [r7, #7]
 8005dda:	429a      	cmp	r2, r3
 8005ddc:	d0b4      	beq.n	8005d48 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005dde:	2300      	movs	r3, #0
}
 8005de0:	4618      	mov	r0, r3
 8005de2:	3718      	adds	r7, #24
 8005de4:	46bd      	mov	sp, r7
 8005de6:	bd80      	pop	{r7, pc}

08005de8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005de8:	b480      	push	{r7}
 8005dea:	b095      	sub	sp, #84	@ 0x54
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	330c      	adds	r3, #12
 8005df6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005df8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005dfa:	e853 3f00 	ldrex	r3, [r3]
 8005dfe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005e00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e02:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005e06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	330c      	adds	r3, #12
 8005e0e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005e10:	643a      	str	r2, [r7, #64]	@ 0x40
 8005e12:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e14:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005e16:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005e18:	e841 2300 	strex	r3, r2, [r1]
 8005e1c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005e1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d1e5      	bne.n	8005df0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	3314      	adds	r3, #20
 8005e2a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e2c:	6a3b      	ldr	r3, [r7, #32]
 8005e2e:	e853 3f00 	ldrex	r3, [r3]
 8005e32:	61fb      	str	r3, [r7, #28]
   return(result);
 8005e34:	69fb      	ldr	r3, [r7, #28]
 8005e36:	f023 0301 	bic.w	r3, r3, #1
 8005e3a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	3314      	adds	r3, #20
 8005e42:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005e44:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005e46:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e48:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005e4a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005e4c:	e841 2300 	strex	r3, r2, [r1]
 8005e50:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d1e5      	bne.n	8005e24 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e5c:	2b01      	cmp	r3, #1
 8005e5e:	d119      	bne.n	8005e94 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	330c      	adds	r3, #12
 8005e66:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	e853 3f00 	ldrex	r3, [r3]
 8005e6e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005e70:	68bb      	ldr	r3, [r7, #8]
 8005e72:	f023 0310 	bic.w	r3, r3, #16
 8005e76:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	330c      	adds	r3, #12
 8005e7e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005e80:	61ba      	str	r2, [r7, #24]
 8005e82:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e84:	6979      	ldr	r1, [r7, #20]
 8005e86:	69ba      	ldr	r2, [r7, #24]
 8005e88:	e841 2300 	strex	r3, r2, [r1]
 8005e8c:	613b      	str	r3, [r7, #16]
   return(result);
 8005e8e:	693b      	ldr	r3, [r7, #16]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d1e5      	bne.n	8005e60 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2220      	movs	r2, #32
 8005e98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005ea2:	bf00      	nop
 8005ea4:	3754      	adds	r7, #84	@ 0x54
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eac:	4770      	bx	lr
	...

08005eb0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005eb0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005eb4:	b0c0      	sub	sp, #256	@ 0x100
 8005eb6:	af00      	add	r7, sp, #0
 8005eb8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ebc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	691b      	ldr	r3, [r3, #16]
 8005ec4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005ec8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ecc:	68d9      	ldr	r1, [r3, #12]
 8005ece:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ed2:	681a      	ldr	r2, [r3, #0]
 8005ed4:	ea40 0301 	orr.w	r3, r0, r1
 8005ed8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005eda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ede:	689a      	ldr	r2, [r3, #8]
 8005ee0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ee4:	691b      	ldr	r3, [r3, #16]
 8005ee6:	431a      	orrs	r2, r3
 8005ee8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005eec:	695b      	ldr	r3, [r3, #20]
 8005eee:	431a      	orrs	r2, r3
 8005ef0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ef4:	69db      	ldr	r3, [r3, #28]
 8005ef6:	4313      	orrs	r3, r2
 8005ef8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005efc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	68db      	ldr	r3, [r3, #12]
 8005f04:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005f08:	f021 010c 	bic.w	r1, r1, #12
 8005f0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f10:	681a      	ldr	r2, [r3, #0]
 8005f12:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005f16:	430b      	orrs	r3, r1
 8005f18:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005f1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	695b      	ldr	r3, [r3, #20]
 8005f22:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005f26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f2a:	6999      	ldr	r1, [r3, #24]
 8005f2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f30:	681a      	ldr	r2, [r3, #0]
 8005f32:	ea40 0301 	orr.w	r3, r0, r1
 8005f36:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005f38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f3c:	681a      	ldr	r2, [r3, #0]
 8005f3e:	4b8f      	ldr	r3, [pc, #572]	@ (800617c <UART_SetConfig+0x2cc>)
 8005f40:	429a      	cmp	r2, r3
 8005f42:	d005      	beq.n	8005f50 <UART_SetConfig+0xa0>
 8005f44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f48:	681a      	ldr	r2, [r3, #0]
 8005f4a:	4b8d      	ldr	r3, [pc, #564]	@ (8006180 <UART_SetConfig+0x2d0>)
 8005f4c:	429a      	cmp	r2, r3
 8005f4e:	d104      	bne.n	8005f5a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005f50:	f7ff f9e8 	bl	8005324 <HAL_RCC_GetPCLK2Freq>
 8005f54:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005f58:	e003      	b.n	8005f62 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005f5a:	f7ff f9cf 	bl	80052fc <HAL_RCC_GetPCLK1Freq>
 8005f5e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005f62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f66:	69db      	ldr	r3, [r3, #28]
 8005f68:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f6c:	f040 810c 	bne.w	8006188 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005f70:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f74:	2200      	movs	r2, #0
 8005f76:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005f7a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005f7e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005f82:	4622      	mov	r2, r4
 8005f84:	462b      	mov	r3, r5
 8005f86:	1891      	adds	r1, r2, r2
 8005f88:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005f8a:	415b      	adcs	r3, r3
 8005f8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005f8e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005f92:	4621      	mov	r1, r4
 8005f94:	eb12 0801 	adds.w	r8, r2, r1
 8005f98:	4629      	mov	r1, r5
 8005f9a:	eb43 0901 	adc.w	r9, r3, r1
 8005f9e:	f04f 0200 	mov.w	r2, #0
 8005fa2:	f04f 0300 	mov.w	r3, #0
 8005fa6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005faa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005fae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005fb2:	4690      	mov	r8, r2
 8005fb4:	4699      	mov	r9, r3
 8005fb6:	4623      	mov	r3, r4
 8005fb8:	eb18 0303 	adds.w	r3, r8, r3
 8005fbc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005fc0:	462b      	mov	r3, r5
 8005fc2:	eb49 0303 	adc.w	r3, r9, r3
 8005fc6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005fca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fce:	685b      	ldr	r3, [r3, #4]
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005fd6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005fda:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005fde:	460b      	mov	r3, r1
 8005fe0:	18db      	adds	r3, r3, r3
 8005fe2:	653b      	str	r3, [r7, #80]	@ 0x50
 8005fe4:	4613      	mov	r3, r2
 8005fe6:	eb42 0303 	adc.w	r3, r2, r3
 8005fea:	657b      	str	r3, [r7, #84]	@ 0x54
 8005fec:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005ff0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005ff4:	f7fa fd62 	bl	8000abc <__aeabi_uldivmod>
 8005ff8:	4602      	mov	r2, r0
 8005ffa:	460b      	mov	r3, r1
 8005ffc:	4b61      	ldr	r3, [pc, #388]	@ (8006184 <UART_SetConfig+0x2d4>)
 8005ffe:	fba3 2302 	umull	r2, r3, r3, r2
 8006002:	095b      	lsrs	r3, r3, #5
 8006004:	011c      	lsls	r4, r3, #4
 8006006:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800600a:	2200      	movs	r2, #0
 800600c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006010:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006014:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006018:	4642      	mov	r2, r8
 800601a:	464b      	mov	r3, r9
 800601c:	1891      	adds	r1, r2, r2
 800601e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006020:	415b      	adcs	r3, r3
 8006022:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006024:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006028:	4641      	mov	r1, r8
 800602a:	eb12 0a01 	adds.w	sl, r2, r1
 800602e:	4649      	mov	r1, r9
 8006030:	eb43 0b01 	adc.w	fp, r3, r1
 8006034:	f04f 0200 	mov.w	r2, #0
 8006038:	f04f 0300 	mov.w	r3, #0
 800603c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006040:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006044:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006048:	4692      	mov	sl, r2
 800604a:	469b      	mov	fp, r3
 800604c:	4643      	mov	r3, r8
 800604e:	eb1a 0303 	adds.w	r3, sl, r3
 8006052:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006056:	464b      	mov	r3, r9
 8006058:	eb4b 0303 	adc.w	r3, fp, r3
 800605c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006060:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006064:	685b      	ldr	r3, [r3, #4]
 8006066:	2200      	movs	r2, #0
 8006068:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800606c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006070:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006074:	460b      	mov	r3, r1
 8006076:	18db      	adds	r3, r3, r3
 8006078:	643b      	str	r3, [r7, #64]	@ 0x40
 800607a:	4613      	mov	r3, r2
 800607c:	eb42 0303 	adc.w	r3, r2, r3
 8006080:	647b      	str	r3, [r7, #68]	@ 0x44
 8006082:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006086:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800608a:	f7fa fd17 	bl	8000abc <__aeabi_uldivmod>
 800608e:	4602      	mov	r2, r0
 8006090:	460b      	mov	r3, r1
 8006092:	4611      	mov	r1, r2
 8006094:	4b3b      	ldr	r3, [pc, #236]	@ (8006184 <UART_SetConfig+0x2d4>)
 8006096:	fba3 2301 	umull	r2, r3, r3, r1
 800609a:	095b      	lsrs	r3, r3, #5
 800609c:	2264      	movs	r2, #100	@ 0x64
 800609e:	fb02 f303 	mul.w	r3, r2, r3
 80060a2:	1acb      	subs	r3, r1, r3
 80060a4:	00db      	lsls	r3, r3, #3
 80060a6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80060aa:	4b36      	ldr	r3, [pc, #216]	@ (8006184 <UART_SetConfig+0x2d4>)
 80060ac:	fba3 2302 	umull	r2, r3, r3, r2
 80060b0:	095b      	lsrs	r3, r3, #5
 80060b2:	005b      	lsls	r3, r3, #1
 80060b4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80060b8:	441c      	add	r4, r3
 80060ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80060be:	2200      	movs	r2, #0
 80060c0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80060c4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80060c8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80060cc:	4642      	mov	r2, r8
 80060ce:	464b      	mov	r3, r9
 80060d0:	1891      	adds	r1, r2, r2
 80060d2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80060d4:	415b      	adcs	r3, r3
 80060d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80060d8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80060dc:	4641      	mov	r1, r8
 80060de:	1851      	adds	r1, r2, r1
 80060e0:	6339      	str	r1, [r7, #48]	@ 0x30
 80060e2:	4649      	mov	r1, r9
 80060e4:	414b      	adcs	r3, r1
 80060e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80060e8:	f04f 0200 	mov.w	r2, #0
 80060ec:	f04f 0300 	mov.w	r3, #0
 80060f0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80060f4:	4659      	mov	r1, fp
 80060f6:	00cb      	lsls	r3, r1, #3
 80060f8:	4651      	mov	r1, sl
 80060fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80060fe:	4651      	mov	r1, sl
 8006100:	00ca      	lsls	r2, r1, #3
 8006102:	4610      	mov	r0, r2
 8006104:	4619      	mov	r1, r3
 8006106:	4603      	mov	r3, r0
 8006108:	4642      	mov	r2, r8
 800610a:	189b      	adds	r3, r3, r2
 800610c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006110:	464b      	mov	r3, r9
 8006112:	460a      	mov	r2, r1
 8006114:	eb42 0303 	adc.w	r3, r2, r3
 8006118:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800611c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006120:	685b      	ldr	r3, [r3, #4]
 8006122:	2200      	movs	r2, #0
 8006124:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006128:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800612c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006130:	460b      	mov	r3, r1
 8006132:	18db      	adds	r3, r3, r3
 8006134:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006136:	4613      	mov	r3, r2
 8006138:	eb42 0303 	adc.w	r3, r2, r3
 800613c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800613e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006142:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006146:	f7fa fcb9 	bl	8000abc <__aeabi_uldivmod>
 800614a:	4602      	mov	r2, r0
 800614c:	460b      	mov	r3, r1
 800614e:	4b0d      	ldr	r3, [pc, #52]	@ (8006184 <UART_SetConfig+0x2d4>)
 8006150:	fba3 1302 	umull	r1, r3, r3, r2
 8006154:	095b      	lsrs	r3, r3, #5
 8006156:	2164      	movs	r1, #100	@ 0x64
 8006158:	fb01 f303 	mul.w	r3, r1, r3
 800615c:	1ad3      	subs	r3, r2, r3
 800615e:	00db      	lsls	r3, r3, #3
 8006160:	3332      	adds	r3, #50	@ 0x32
 8006162:	4a08      	ldr	r2, [pc, #32]	@ (8006184 <UART_SetConfig+0x2d4>)
 8006164:	fba2 2303 	umull	r2, r3, r2, r3
 8006168:	095b      	lsrs	r3, r3, #5
 800616a:	f003 0207 	and.w	r2, r3, #7
 800616e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	4422      	add	r2, r4
 8006176:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006178:	e106      	b.n	8006388 <UART_SetConfig+0x4d8>
 800617a:	bf00      	nop
 800617c:	40011000 	.word	0x40011000
 8006180:	40011400 	.word	0x40011400
 8006184:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006188:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800618c:	2200      	movs	r2, #0
 800618e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006192:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006196:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800619a:	4642      	mov	r2, r8
 800619c:	464b      	mov	r3, r9
 800619e:	1891      	adds	r1, r2, r2
 80061a0:	6239      	str	r1, [r7, #32]
 80061a2:	415b      	adcs	r3, r3
 80061a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80061a6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80061aa:	4641      	mov	r1, r8
 80061ac:	1854      	adds	r4, r2, r1
 80061ae:	4649      	mov	r1, r9
 80061b0:	eb43 0501 	adc.w	r5, r3, r1
 80061b4:	f04f 0200 	mov.w	r2, #0
 80061b8:	f04f 0300 	mov.w	r3, #0
 80061bc:	00eb      	lsls	r3, r5, #3
 80061be:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80061c2:	00e2      	lsls	r2, r4, #3
 80061c4:	4614      	mov	r4, r2
 80061c6:	461d      	mov	r5, r3
 80061c8:	4643      	mov	r3, r8
 80061ca:	18e3      	adds	r3, r4, r3
 80061cc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80061d0:	464b      	mov	r3, r9
 80061d2:	eb45 0303 	adc.w	r3, r5, r3
 80061d6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80061da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061de:	685b      	ldr	r3, [r3, #4]
 80061e0:	2200      	movs	r2, #0
 80061e2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80061e6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80061ea:	f04f 0200 	mov.w	r2, #0
 80061ee:	f04f 0300 	mov.w	r3, #0
 80061f2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80061f6:	4629      	mov	r1, r5
 80061f8:	008b      	lsls	r3, r1, #2
 80061fa:	4621      	mov	r1, r4
 80061fc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006200:	4621      	mov	r1, r4
 8006202:	008a      	lsls	r2, r1, #2
 8006204:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006208:	f7fa fc58 	bl	8000abc <__aeabi_uldivmod>
 800620c:	4602      	mov	r2, r0
 800620e:	460b      	mov	r3, r1
 8006210:	4b60      	ldr	r3, [pc, #384]	@ (8006394 <UART_SetConfig+0x4e4>)
 8006212:	fba3 2302 	umull	r2, r3, r3, r2
 8006216:	095b      	lsrs	r3, r3, #5
 8006218:	011c      	lsls	r4, r3, #4
 800621a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800621e:	2200      	movs	r2, #0
 8006220:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006224:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006228:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800622c:	4642      	mov	r2, r8
 800622e:	464b      	mov	r3, r9
 8006230:	1891      	adds	r1, r2, r2
 8006232:	61b9      	str	r1, [r7, #24]
 8006234:	415b      	adcs	r3, r3
 8006236:	61fb      	str	r3, [r7, #28]
 8006238:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800623c:	4641      	mov	r1, r8
 800623e:	1851      	adds	r1, r2, r1
 8006240:	6139      	str	r1, [r7, #16]
 8006242:	4649      	mov	r1, r9
 8006244:	414b      	adcs	r3, r1
 8006246:	617b      	str	r3, [r7, #20]
 8006248:	f04f 0200 	mov.w	r2, #0
 800624c:	f04f 0300 	mov.w	r3, #0
 8006250:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006254:	4659      	mov	r1, fp
 8006256:	00cb      	lsls	r3, r1, #3
 8006258:	4651      	mov	r1, sl
 800625a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800625e:	4651      	mov	r1, sl
 8006260:	00ca      	lsls	r2, r1, #3
 8006262:	4610      	mov	r0, r2
 8006264:	4619      	mov	r1, r3
 8006266:	4603      	mov	r3, r0
 8006268:	4642      	mov	r2, r8
 800626a:	189b      	adds	r3, r3, r2
 800626c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006270:	464b      	mov	r3, r9
 8006272:	460a      	mov	r2, r1
 8006274:	eb42 0303 	adc.w	r3, r2, r3
 8006278:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800627c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006280:	685b      	ldr	r3, [r3, #4]
 8006282:	2200      	movs	r2, #0
 8006284:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006286:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006288:	f04f 0200 	mov.w	r2, #0
 800628c:	f04f 0300 	mov.w	r3, #0
 8006290:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006294:	4649      	mov	r1, r9
 8006296:	008b      	lsls	r3, r1, #2
 8006298:	4641      	mov	r1, r8
 800629a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800629e:	4641      	mov	r1, r8
 80062a0:	008a      	lsls	r2, r1, #2
 80062a2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80062a6:	f7fa fc09 	bl	8000abc <__aeabi_uldivmod>
 80062aa:	4602      	mov	r2, r0
 80062ac:	460b      	mov	r3, r1
 80062ae:	4611      	mov	r1, r2
 80062b0:	4b38      	ldr	r3, [pc, #224]	@ (8006394 <UART_SetConfig+0x4e4>)
 80062b2:	fba3 2301 	umull	r2, r3, r3, r1
 80062b6:	095b      	lsrs	r3, r3, #5
 80062b8:	2264      	movs	r2, #100	@ 0x64
 80062ba:	fb02 f303 	mul.w	r3, r2, r3
 80062be:	1acb      	subs	r3, r1, r3
 80062c0:	011b      	lsls	r3, r3, #4
 80062c2:	3332      	adds	r3, #50	@ 0x32
 80062c4:	4a33      	ldr	r2, [pc, #204]	@ (8006394 <UART_SetConfig+0x4e4>)
 80062c6:	fba2 2303 	umull	r2, r3, r2, r3
 80062ca:	095b      	lsrs	r3, r3, #5
 80062cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80062d0:	441c      	add	r4, r3
 80062d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80062d6:	2200      	movs	r2, #0
 80062d8:	673b      	str	r3, [r7, #112]	@ 0x70
 80062da:	677a      	str	r2, [r7, #116]	@ 0x74
 80062dc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80062e0:	4642      	mov	r2, r8
 80062e2:	464b      	mov	r3, r9
 80062e4:	1891      	adds	r1, r2, r2
 80062e6:	60b9      	str	r1, [r7, #8]
 80062e8:	415b      	adcs	r3, r3
 80062ea:	60fb      	str	r3, [r7, #12]
 80062ec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80062f0:	4641      	mov	r1, r8
 80062f2:	1851      	adds	r1, r2, r1
 80062f4:	6039      	str	r1, [r7, #0]
 80062f6:	4649      	mov	r1, r9
 80062f8:	414b      	adcs	r3, r1
 80062fa:	607b      	str	r3, [r7, #4]
 80062fc:	f04f 0200 	mov.w	r2, #0
 8006300:	f04f 0300 	mov.w	r3, #0
 8006304:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006308:	4659      	mov	r1, fp
 800630a:	00cb      	lsls	r3, r1, #3
 800630c:	4651      	mov	r1, sl
 800630e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006312:	4651      	mov	r1, sl
 8006314:	00ca      	lsls	r2, r1, #3
 8006316:	4610      	mov	r0, r2
 8006318:	4619      	mov	r1, r3
 800631a:	4603      	mov	r3, r0
 800631c:	4642      	mov	r2, r8
 800631e:	189b      	adds	r3, r3, r2
 8006320:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006322:	464b      	mov	r3, r9
 8006324:	460a      	mov	r2, r1
 8006326:	eb42 0303 	adc.w	r3, r2, r3
 800632a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800632c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006330:	685b      	ldr	r3, [r3, #4]
 8006332:	2200      	movs	r2, #0
 8006334:	663b      	str	r3, [r7, #96]	@ 0x60
 8006336:	667a      	str	r2, [r7, #100]	@ 0x64
 8006338:	f04f 0200 	mov.w	r2, #0
 800633c:	f04f 0300 	mov.w	r3, #0
 8006340:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006344:	4649      	mov	r1, r9
 8006346:	008b      	lsls	r3, r1, #2
 8006348:	4641      	mov	r1, r8
 800634a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800634e:	4641      	mov	r1, r8
 8006350:	008a      	lsls	r2, r1, #2
 8006352:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006356:	f7fa fbb1 	bl	8000abc <__aeabi_uldivmod>
 800635a:	4602      	mov	r2, r0
 800635c:	460b      	mov	r3, r1
 800635e:	4b0d      	ldr	r3, [pc, #52]	@ (8006394 <UART_SetConfig+0x4e4>)
 8006360:	fba3 1302 	umull	r1, r3, r3, r2
 8006364:	095b      	lsrs	r3, r3, #5
 8006366:	2164      	movs	r1, #100	@ 0x64
 8006368:	fb01 f303 	mul.w	r3, r1, r3
 800636c:	1ad3      	subs	r3, r2, r3
 800636e:	011b      	lsls	r3, r3, #4
 8006370:	3332      	adds	r3, #50	@ 0x32
 8006372:	4a08      	ldr	r2, [pc, #32]	@ (8006394 <UART_SetConfig+0x4e4>)
 8006374:	fba2 2303 	umull	r2, r3, r2, r3
 8006378:	095b      	lsrs	r3, r3, #5
 800637a:	f003 020f 	and.w	r2, r3, #15
 800637e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	4422      	add	r2, r4
 8006386:	609a      	str	r2, [r3, #8]
}
 8006388:	bf00      	nop
 800638a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800638e:	46bd      	mov	sp, r7
 8006390:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006394:	51eb851f 	.word	0x51eb851f

08006398 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                    FSMC_NORSRAM_InitTypeDef *Init)
{
 8006398:	b480      	push	{r7}
 800639a:	b087      	sub	sp, #28
 800639c:	af00      	add	r7, sp, #0
 800639e:	6078      	str	r0, [r7, #4]
 80063a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
#endif /* FSMC_BCR1_WFDIS */
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	681a      	ldr	r2, [r3, #0]
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80063ac:	683a      	ldr	r2, [r7, #0]
 80063ae:	6812      	ldr	r2, [r2, #0]
 80063b0:	f023 0101 	bic.w	r1, r3, #1
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	689b      	ldr	r3, [r3, #8]
 80063be:	2b08      	cmp	r3, #8
 80063c0:	d102      	bne.n	80063c8 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 80063c2:	2340      	movs	r3, #64	@ 0x40
 80063c4:	617b      	str	r3, [r7, #20]
 80063c6:	e001      	b.n	80063cc <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 80063c8:	2300      	movs	r3, #0
 80063ca:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 80063cc:	683b      	ldr	r3, [r7, #0]
 80063ce:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 80063d0:	697b      	ldr	r3, [r7, #20]
 80063d2:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 80063d4:	683b      	ldr	r3, [r7, #0]
 80063d6:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 80063d8:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 80063de:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 80063e4:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 80063ea:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 80063ec:	683b      	ldr	r3, [r7, #0]
 80063ee:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 80063f0:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 80063f6:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 80063f8:	683b      	ldr	r3, [r7, #0]
 80063fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WriteOperation          | \
 80063fc:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->WaitSignal              | \
 8006402:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
              Init->ExtendedMode            | \
 8006408:	431a      	orrs	r2, r3
              Init->WriteBurst);
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  btcr_reg = (flashaccess                   | \
 800640e:	4313      	orrs	r3, r2
 8006410:	613b      	str	r3, [r7, #16]

#if defined(FSMC_BCR1_WRAPMOD)
  btcr_reg |= Init->WrapMode;
 8006412:	683b      	ldr	r3, [r7, #0]
 8006414:	699b      	ldr	r3, [r3, #24]
 8006416:	693a      	ldr	r2, [r7, #16]
 8006418:	4313      	orrs	r3, r2
 800641a:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->ContinuousClock;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
#endif /* FSMC_BCR1_WFDIS */
  btcr_reg |= Init->PageSize;
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006420:	693a      	ldr	r2, [r7, #16]
 8006422:	4313      	orrs	r3, r2
 8006424:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCR1_MBKEN                |
 8006426:	4b10      	ldr	r3, [pc, #64]	@ (8006468 <FSMC_NORSRAM_Init+0xd0>)
 8006428:	60fb      	str	r3, [r7, #12]
          FSMC_BCR1_EXTMOD               |
          FSMC_BCR1_ASYNCWAIT            |
          FSMC_BCR1_CBURSTRW);

#if defined(FSMC_BCR1_WRAPMOD)
  mask |= FSMC_BCR1_WRAPMOD;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006430:	60fb      	str	r3, [r7, #12]
  mask |= FSMC_BCR1_CCLKEN;
#endif
#if defined(FSMC_BCR1_WFDIS)
  mask |= FSMC_BCR1_WFDIS;
#endif /* FSMC_BCR1_WFDIS */
  mask |= FSMC_BCR1_CPSIZE;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 8006438:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 800643a:	683b      	ldr	r3, [r7, #0]
 800643c:	681a      	ldr	r2, [r3, #0]
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	43db      	mvns	r3, r3
 8006448:	ea02 0103 	and.w	r1, r2, r3
 800644c:	683b      	ldr	r3, [r7, #0]
 800644e:	681a      	ldr	r2, [r3, #0]
 8006450:	693b      	ldr	r3, [r7, #16]
 8006452:	4319      	orrs	r1, r3
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FSMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
  }
#endif /* FSMC_BCR1_WFDIS */

  return HAL_OK;
 800645a:	2300      	movs	r3, #0
}
 800645c:	4618      	mov	r0, r3
 800645e:	371c      	adds	r7, #28
 8006460:	46bd      	mov	sp, r7
 8006462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006466:	4770      	bx	lr
 8006468:	0008fb7f 	.word	0x0008fb7f

0800646c <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                          FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800646c:	b480      	push	{r7}
 800646e:	b085      	sub	sp, #20
 8006470:	af00      	add	r7, sp, #0
 8006472:	60f8      	str	r0, [r7, #12]
 8006474:	60b9      	str	r1, [r7, #8]
 8006476:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	1c5a      	adds	r2, r3, #1
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006482:	f003 4140 	and.w	r1, r3, #3221225472	@ 0xc0000000
 8006486:	68bb      	ldr	r3, [r7, #8]
 8006488:	681a      	ldr	r2, [r3, #0]
 800648a:	68bb      	ldr	r3, [r7, #8]
 800648c:	685b      	ldr	r3, [r3, #4]
 800648e:	011b      	lsls	r3, r3, #4
 8006490:	431a      	orrs	r2, r3
 8006492:	68bb      	ldr	r3, [r7, #8]
 8006494:	689b      	ldr	r3, [r3, #8]
 8006496:	021b      	lsls	r3, r3, #8
 8006498:	431a      	orrs	r2, r3
 800649a:	68bb      	ldr	r3, [r7, #8]
 800649c:	68db      	ldr	r3, [r3, #12]
 800649e:	041b      	lsls	r3, r3, #16
 80064a0:	431a      	orrs	r2, r3
 80064a2:	68bb      	ldr	r3, [r7, #8]
 80064a4:	691b      	ldr	r3, [r3, #16]
 80064a6:	3b01      	subs	r3, #1
 80064a8:	051b      	lsls	r3, r3, #20
 80064aa:	431a      	orrs	r2, r3
 80064ac:	68bb      	ldr	r3, [r7, #8]
 80064ae:	695b      	ldr	r3, [r3, #20]
 80064b0:	3b02      	subs	r3, #2
 80064b2:	061b      	lsls	r3, r3, #24
 80064b4:	431a      	orrs	r2, r3
 80064b6:	68bb      	ldr	r3, [r7, #8]
 80064b8:	699b      	ldr	r3, [r3, #24]
 80064ba:	4313      	orrs	r3, r2
 80064bc:	687a      	ldr	r2, [r7, #4]
 80064be:	3201      	adds	r2, #1
 80064c0:	4319      	orrs	r1, r3
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FSMC_BTR1_CLKDIV_Pos);
    MODIFY_REG(Device->BTCR[FSMC_NORSRAM_BANK1 + 1U], FSMC_BTR1_CLKDIV, tmpr);
  }

#endif
  return HAL_OK;
 80064c8:	2300      	movs	r3, #0
}
 80064ca:	4618      	mov	r0, r3
 80064cc:	3714      	adds	r7, #20
 80064ce:	46bd      	mov	sp, r7
 80064d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d4:	4770      	bx	lr
	...

080064d8 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 80064d8:	b480      	push	{r7}
 80064da:	b085      	sub	sp, #20
 80064dc:	af00      	add	r7, sp, #0
 80064de:	60f8      	str	r0, [r7, #12]
 80064e0:	60b9      	str	r1, [r7, #8]
 80064e2:	607a      	str	r2, [r7, #4]
 80064e4:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80064ec:	d11d      	bne.n	800652a <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	687a      	ldr	r2, [r7, #4]
 80064f2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80064f6:	4b13      	ldr	r3, [pc, #76]	@ (8006544 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 80064f8:	4013      	ands	r3, r2
 80064fa:	68ba      	ldr	r2, [r7, #8]
 80064fc:	6811      	ldr	r1, [r2, #0]
 80064fe:	68ba      	ldr	r2, [r7, #8]
 8006500:	6852      	ldr	r2, [r2, #4]
 8006502:	0112      	lsls	r2, r2, #4
 8006504:	4311      	orrs	r1, r2
 8006506:	68ba      	ldr	r2, [r7, #8]
 8006508:	6892      	ldr	r2, [r2, #8]
 800650a:	0212      	lsls	r2, r2, #8
 800650c:	4311      	orrs	r1, r2
 800650e:	68ba      	ldr	r2, [r7, #8]
 8006510:	6992      	ldr	r2, [r2, #24]
 8006512:	4311      	orrs	r1, r2
 8006514:	68ba      	ldr	r2, [r7, #8]
 8006516:	68d2      	ldr	r2, [r2, #12]
 8006518:	0412      	lsls	r2, r2, #16
 800651a:	430a      	orrs	r2, r1
 800651c:	ea43 0102 	orr.w	r1, r3, r2
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	687a      	ldr	r2, [r7, #4]
 8006524:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8006528:	e005      	b.n	8006536 <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FSMC_BWTR1_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	687a      	ldr	r2, [r7, #4]
 800652e:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 8006532:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8006536:	2300      	movs	r3, #0
}
 8006538:	4618      	mov	r0, r3
 800653a:	3714      	adds	r7, #20
 800653c:	46bd      	mov	sp, r7
 800653e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006542:	4770      	bx	lr
 8006544:	cff00000 	.word	0xcff00000

08006548 <sbrk_aligned>:
 8006548:	b570      	push	{r4, r5, r6, lr}
 800654a:	4e0f      	ldr	r6, [pc, #60]	@ (8006588 <sbrk_aligned+0x40>)
 800654c:	460c      	mov	r4, r1
 800654e:	6831      	ldr	r1, [r6, #0]
 8006550:	4605      	mov	r5, r0
 8006552:	b911      	cbnz	r1, 800655a <sbrk_aligned+0x12>
 8006554:	f000 f91e 	bl	8006794 <_sbrk_r>
 8006558:	6030      	str	r0, [r6, #0]
 800655a:	4621      	mov	r1, r4
 800655c:	4628      	mov	r0, r5
 800655e:	f000 f919 	bl	8006794 <_sbrk_r>
 8006562:	1c43      	adds	r3, r0, #1
 8006564:	d103      	bne.n	800656e <sbrk_aligned+0x26>
 8006566:	f04f 34ff 	mov.w	r4, #4294967295
 800656a:	4620      	mov	r0, r4
 800656c:	bd70      	pop	{r4, r5, r6, pc}
 800656e:	1cc4      	adds	r4, r0, #3
 8006570:	f024 0403 	bic.w	r4, r4, #3
 8006574:	42a0      	cmp	r0, r4
 8006576:	d0f8      	beq.n	800656a <sbrk_aligned+0x22>
 8006578:	1a21      	subs	r1, r4, r0
 800657a:	4628      	mov	r0, r5
 800657c:	f000 f90a 	bl	8006794 <_sbrk_r>
 8006580:	3001      	adds	r0, #1
 8006582:	d1f2      	bne.n	800656a <sbrk_aligned+0x22>
 8006584:	e7ef      	b.n	8006566 <sbrk_aligned+0x1e>
 8006586:	bf00      	nop
 8006588:	200003fc 	.word	0x200003fc

0800658c <_malloc_r>:
 800658c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006590:	1ccd      	adds	r5, r1, #3
 8006592:	f025 0503 	bic.w	r5, r5, #3
 8006596:	3508      	adds	r5, #8
 8006598:	2d0c      	cmp	r5, #12
 800659a:	bf38      	it	cc
 800659c:	250c      	movcc	r5, #12
 800659e:	2d00      	cmp	r5, #0
 80065a0:	4606      	mov	r6, r0
 80065a2:	db01      	blt.n	80065a8 <_malloc_r+0x1c>
 80065a4:	42a9      	cmp	r1, r5
 80065a6:	d904      	bls.n	80065b2 <_malloc_r+0x26>
 80065a8:	230c      	movs	r3, #12
 80065aa:	6033      	str	r3, [r6, #0]
 80065ac:	2000      	movs	r0, #0
 80065ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80065b2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006688 <_malloc_r+0xfc>
 80065b6:	f000 f869 	bl	800668c <__malloc_lock>
 80065ba:	f8d8 3000 	ldr.w	r3, [r8]
 80065be:	461c      	mov	r4, r3
 80065c0:	bb44      	cbnz	r4, 8006614 <_malloc_r+0x88>
 80065c2:	4629      	mov	r1, r5
 80065c4:	4630      	mov	r0, r6
 80065c6:	f7ff ffbf 	bl	8006548 <sbrk_aligned>
 80065ca:	1c43      	adds	r3, r0, #1
 80065cc:	4604      	mov	r4, r0
 80065ce:	d158      	bne.n	8006682 <_malloc_r+0xf6>
 80065d0:	f8d8 4000 	ldr.w	r4, [r8]
 80065d4:	4627      	mov	r7, r4
 80065d6:	2f00      	cmp	r7, #0
 80065d8:	d143      	bne.n	8006662 <_malloc_r+0xd6>
 80065da:	2c00      	cmp	r4, #0
 80065dc:	d04b      	beq.n	8006676 <_malloc_r+0xea>
 80065de:	6823      	ldr	r3, [r4, #0]
 80065e0:	4639      	mov	r1, r7
 80065e2:	4630      	mov	r0, r6
 80065e4:	eb04 0903 	add.w	r9, r4, r3
 80065e8:	f000 f8d4 	bl	8006794 <_sbrk_r>
 80065ec:	4581      	cmp	r9, r0
 80065ee:	d142      	bne.n	8006676 <_malloc_r+0xea>
 80065f0:	6821      	ldr	r1, [r4, #0]
 80065f2:	1a6d      	subs	r5, r5, r1
 80065f4:	4629      	mov	r1, r5
 80065f6:	4630      	mov	r0, r6
 80065f8:	f7ff ffa6 	bl	8006548 <sbrk_aligned>
 80065fc:	3001      	adds	r0, #1
 80065fe:	d03a      	beq.n	8006676 <_malloc_r+0xea>
 8006600:	6823      	ldr	r3, [r4, #0]
 8006602:	442b      	add	r3, r5
 8006604:	6023      	str	r3, [r4, #0]
 8006606:	f8d8 3000 	ldr.w	r3, [r8]
 800660a:	685a      	ldr	r2, [r3, #4]
 800660c:	bb62      	cbnz	r2, 8006668 <_malloc_r+0xdc>
 800660e:	f8c8 7000 	str.w	r7, [r8]
 8006612:	e00f      	b.n	8006634 <_malloc_r+0xa8>
 8006614:	6822      	ldr	r2, [r4, #0]
 8006616:	1b52      	subs	r2, r2, r5
 8006618:	d420      	bmi.n	800665c <_malloc_r+0xd0>
 800661a:	2a0b      	cmp	r2, #11
 800661c:	d917      	bls.n	800664e <_malloc_r+0xc2>
 800661e:	1961      	adds	r1, r4, r5
 8006620:	42a3      	cmp	r3, r4
 8006622:	6025      	str	r5, [r4, #0]
 8006624:	bf18      	it	ne
 8006626:	6059      	strne	r1, [r3, #4]
 8006628:	6863      	ldr	r3, [r4, #4]
 800662a:	bf08      	it	eq
 800662c:	f8c8 1000 	streq.w	r1, [r8]
 8006630:	5162      	str	r2, [r4, r5]
 8006632:	604b      	str	r3, [r1, #4]
 8006634:	4630      	mov	r0, r6
 8006636:	f000 f82f 	bl	8006698 <__malloc_unlock>
 800663a:	f104 000b 	add.w	r0, r4, #11
 800663e:	1d23      	adds	r3, r4, #4
 8006640:	f020 0007 	bic.w	r0, r0, #7
 8006644:	1ac2      	subs	r2, r0, r3
 8006646:	bf1c      	itt	ne
 8006648:	1a1b      	subne	r3, r3, r0
 800664a:	50a3      	strne	r3, [r4, r2]
 800664c:	e7af      	b.n	80065ae <_malloc_r+0x22>
 800664e:	6862      	ldr	r2, [r4, #4]
 8006650:	42a3      	cmp	r3, r4
 8006652:	bf0c      	ite	eq
 8006654:	f8c8 2000 	streq.w	r2, [r8]
 8006658:	605a      	strne	r2, [r3, #4]
 800665a:	e7eb      	b.n	8006634 <_malloc_r+0xa8>
 800665c:	4623      	mov	r3, r4
 800665e:	6864      	ldr	r4, [r4, #4]
 8006660:	e7ae      	b.n	80065c0 <_malloc_r+0x34>
 8006662:	463c      	mov	r4, r7
 8006664:	687f      	ldr	r7, [r7, #4]
 8006666:	e7b6      	b.n	80065d6 <_malloc_r+0x4a>
 8006668:	461a      	mov	r2, r3
 800666a:	685b      	ldr	r3, [r3, #4]
 800666c:	42a3      	cmp	r3, r4
 800666e:	d1fb      	bne.n	8006668 <_malloc_r+0xdc>
 8006670:	2300      	movs	r3, #0
 8006672:	6053      	str	r3, [r2, #4]
 8006674:	e7de      	b.n	8006634 <_malloc_r+0xa8>
 8006676:	230c      	movs	r3, #12
 8006678:	6033      	str	r3, [r6, #0]
 800667a:	4630      	mov	r0, r6
 800667c:	f000 f80c 	bl	8006698 <__malloc_unlock>
 8006680:	e794      	b.n	80065ac <_malloc_r+0x20>
 8006682:	6005      	str	r5, [r0, #0]
 8006684:	e7d6      	b.n	8006634 <_malloc_r+0xa8>
 8006686:	bf00      	nop
 8006688:	20000400 	.word	0x20000400

0800668c <__malloc_lock>:
 800668c:	4801      	ldr	r0, [pc, #4]	@ (8006694 <__malloc_lock+0x8>)
 800668e:	f000 b8bb 	b.w	8006808 <__retarget_lock_acquire_recursive>
 8006692:	bf00      	nop
 8006694:	20000540 	.word	0x20000540

08006698 <__malloc_unlock>:
 8006698:	4801      	ldr	r0, [pc, #4]	@ (80066a0 <__malloc_unlock+0x8>)
 800669a:	f000 b8b6 	b.w	800680a <__retarget_lock_release_recursive>
 800669e:	bf00      	nop
 80066a0:	20000540 	.word	0x20000540

080066a4 <_realloc_r>:
 80066a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066a8:	4607      	mov	r7, r0
 80066aa:	4614      	mov	r4, r2
 80066ac:	460d      	mov	r5, r1
 80066ae:	b921      	cbnz	r1, 80066ba <_realloc_r+0x16>
 80066b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80066b4:	4611      	mov	r1, r2
 80066b6:	f7ff bf69 	b.w	800658c <_malloc_r>
 80066ba:	b92a      	cbnz	r2, 80066c8 <_realloc_r+0x24>
 80066bc:	f000 f8b4 	bl	8006828 <_free_r>
 80066c0:	4625      	mov	r5, r4
 80066c2:	4628      	mov	r0, r5
 80066c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80066c8:	f000 f8f8 	bl	80068bc <_malloc_usable_size_r>
 80066cc:	4284      	cmp	r4, r0
 80066ce:	4606      	mov	r6, r0
 80066d0:	d802      	bhi.n	80066d8 <_realloc_r+0x34>
 80066d2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80066d6:	d8f4      	bhi.n	80066c2 <_realloc_r+0x1e>
 80066d8:	4621      	mov	r1, r4
 80066da:	4638      	mov	r0, r7
 80066dc:	f7ff ff56 	bl	800658c <_malloc_r>
 80066e0:	4680      	mov	r8, r0
 80066e2:	b908      	cbnz	r0, 80066e8 <_realloc_r+0x44>
 80066e4:	4645      	mov	r5, r8
 80066e6:	e7ec      	b.n	80066c2 <_realloc_r+0x1e>
 80066e8:	42b4      	cmp	r4, r6
 80066ea:	4622      	mov	r2, r4
 80066ec:	4629      	mov	r1, r5
 80066ee:	bf28      	it	cs
 80066f0:	4632      	movcs	r2, r6
 80066f2:	f000 f88b 	bl	800680c <memcpy>
 80066f6:	4629      	mov	r1, r5
 80066f8:	4638      	mov	r0, r7
 80066fa:	f000 f895 	bl	8006828 <_free_r>
 80066fe:	e7f1      	b.n	80066e4 <_realloc_r+0x40>

08006700 <siprintf>:
 8006700:	b40e      	push	{r1, r2, r3}
 8006702:	b510      	push	{r4, lr}
 8006704:	b09d      	sub	sp, #116	@ 0x74
 8006706:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006708:	9002      	str	r0, [sp, #8]
 800670a:	9006      	str	r0, [sp, #24]
 800670c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006710:	480a      	ldr	r0, [pc, #40]	@ (800673c <siprintf+0x3c>)
 8006712:	9107      	str	r1, [sp, #28]
 8006714:	9104      	str	r1, [sp, #16]
 8006716:	490a      	ldr	r1, [pc, #40]	@ (8006740 <siprintf+0x40>)
 8006718:	f853 2b04 	ldr.w	r2, [r3], #4
 800671c:	9105      	str	r1, [sp, #20]
 800671e:	2400      	movs	r4, #0
 8006720:	a902      	add	r1, sp, #8
 8006722:	6800      	ldr	r0, [r0, #0]
 8006724:	9301      	str	r3, [sp, #4]
 8006726:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006728:	f000 f92c 	bl	8006984 <_svfiprintf_r>
 800672c:	9b02      	ldr	r3, [sp, #8]
 800672e:	701c      	strb	r4, [r3, #0]
 8006730:	b01d      	add	sp, #116	@ 0x74
 8006732:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006736:	b003      	add	sp, #12
 8006738:	4770      	bx	lr
 800673a:	bf00      	nop
 800673c:	20000034 	.word	0x20000034
 8006740:	ffff0208 	.word	0xffff0208

08006744 <_vsiprintf_r>:
 8006744:	b510      	push	{r4, lr}
 8006746:	b09a      	sub	sp, #104	@ 0x68
 8006748:	2400      	movs	r4, #0
 800674a:	9100      	str	r1, [sp, #0]
 800674c:	9104      	str	r1, [sp, #16]
 800674e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006752:	9105      	str	r1, [sp, #20]
 8006754:	9102      	str	r1, [sp, #8]
 8006756:	4905      	ldr	r1, [pc, #20]	@ (800676c <_vsiprintf_r+0x28>)
 8006758:	9103      	str	r1, [sp, #12]
 800675a:	4669      	mov	r1, sp
 800675c:	9419      	str	r4, [sp, #100]	@ 0x64
 800675e:	f000 f911 	bl	8006984 <_svfiprintf_r>
 8006762:	9b00      	ldr	r3, [sp, #0]
 8006764:	701c      	strb	r4, [r3, #0]
 8006766:	b01a      	add	sp, #104	@ 0x68
 8006768:	bd10      	pop	{r4, pc}
 800676a:	bf00      	nop
 800676c:	ffff0208 	.word	0xffff0208

08006770 <vsiprintf>:
 8006770:	4613      	mov	r3, r2
 8006772:	460a      	mov	r2, r1
 8006774:	4601      	mov	r1, r0
 8006776:	4802      	ldr	r0, [pc, #8]	@ (8006780 <vsiprintf+0x10>)
 8006778:	6800      	ldr	r0, [r0, #0]
 800677a:	f7ff bfe3 	b.w	8006744 <_vsiprintf_r>
 800677e:	bf00      	nop
 8006780:	20000034 	.word	0x20000034

08006784 <memset>:
 8006784:	4402      	add	r2, r0
 8006786:	4603      	mov	r3, r0
 8006788:	4293      	cmp	r3, r2
 800678a:	d100      	bne.n	800678e <memset+0xa>
 800678c:	4770      	bx	lr
 800678e:	f803 1b01 	strb.w	r1, [r3], #1
 8006792:	e7f9      	b.n	8006788 <memset+0x4>

08006794 <_sbrk_r>:
 8006794:	b538      	push	{r3, r4, r5, lr}
 8006796:	4d06      	ldr	r5, [pc, #24]	@ (80067b0 <_sbrk_r+0x1c>)
 8006798:	2300      	movs	r3, #0
 800679a:	4604      	mov	r4, r0
 800679c:	4608      	mov	r0, r1
 800679e:	602b      	str	r3, [r5, #0]
 80067a0:	f7fc f914 	bl	80029cc <_sbrk>
 80067a4:	1c43      	adds	r3, r0, #1
 80067a6:	d102      	bne.n	80067ae <_sbrk_r+0x1a>
 80067a8:	682b      	ldr	r3, [r5, #0]
 80067aa:	b103      	cbz	r3, 80067ae <_sbrk_r+0x1a>
 80067ac:	6023      	str	r3, [r4, #0]
 80067ae:	bd38      	pop	{r3, r4, r5, pc}
 80067b0:	2000053c 	.word	0x2000053c

080067b4 <__errno>:
 80067b4:	4b01      	ldr	r3, [pc, #4]	@ (80067bc <__errno+0x8>)
 80067b6:	6818      	ldr	r0, [r3, #0]
 80067b8:	4770      	bx	lr
 80067ba:	bf00      	nop
 80067bc:	20000034 	.word	0x20000034

080067c0 <__libc_init_array>:
 80067c0:	b570      	push	{r4, r5, r6, lr}
 80067c2:	4d0d      	ldr	r5, [pc, #52]	@ (80067f8 <__libc_init_array+0x38>)
 80067c4:	4c0d      	ldr	r4, [pc, #52]	@ (80067fc <__libc_init_array+0x3c>)
 80067c6:	1b64      	subs	r4, r4, r5
 80067c8:	10a4      	asrs	r4, r4, #2
 80067ca:	2600      	movs	r6, #0
 80067cc:	42a6      	cmp	r6, r4
 80067ce:	d109      	bne.n	80067e4 <__libc_init_array+0x24>
 80067d0:	4d0b      	ldr	r5, [pc, #44]	@ (8006800 <__libc_init_array+0x40>)
 80067d2:	4c0c      	ldr	r4, [pc, #48]	@ (8006804 <__libc_init_array+0x44>)
 80067d4:	f000 fb78 	bl	8006ec8 <_init>
 80067d8:	1b64      	subs	r4, r4, r5
 80067da:	10a4      	asrs	r4, r4, #2
 80067dc:	2600      	movs	r6, #0
 80067de:	42a6      	cmp	r6, r4
 80067e0:	d105      	bne.n	80067ee <__libc_init_array+0x2e>
 80067e2:	bd70      	pop	{r4, r5, r6, pc}
 80067e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80067e8:	4798      	blx	r3
 80067ea:	3601      	adds	r6, #1
 80067ec:	e7ee      	b.n	80067cc <__libc_init_array+0xc>
 80067ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80067f2:	4798      	blx	r3
 80067f4:	3601      	adds	r6, #1
 80067f6:	e7f2      	b.n	80067de <__libc_init_array+0x1e>
 80067f8:	08008200 	.word	0x08008200
 80067fc:	08008200 	.word	0x08008200
 8006800:	08008200 	.word	0x08008200
 8006804:	08008204 	.word	0x08008204

08006808 <__retarget_lock_acquire_recursive>:
 8006808:	4770      	bx	lr

0800680a <__retarget_lock_release_recursive>:
 800680a:	4770      	bx	lr

0800680c <memcpy>:
 800680c:	440a      	add	r2, r1
 800680e:	4291      	cmp	r1, r2
 8006810:	f100 33ff 	add.w	r3, r0, #4294967295
 8006814:	d100      	bne.n	8006818 <memcpy+0xc>
 8006816:	4770      	bx	lr
 8006818:	b510      	push	{r4, lr}
 800681a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800681e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006822:	4291      	cmp	r1, r2
 8006824:	d1f9      	bne.n	800681a <memcpy+0xe>
 8006826:	bd10      	pop	{r4, pc}

08006828 <_free_r>:
 8006828:	b538      	push	{r3, r4, r5, lr}
 800682a:	4605      	mov	r5, r0
 800682c:	2900      	cmp	r1, #0
 800682e:	d041      	beq.n	80068b4 <_free_r+0x8c>
 8006830:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006834:	1f0c      	subs	r4, r1, #4
 8006836:	2b00      	cmp	r3, #0
 8006838:	bfb8      	it	lt
 800683a:	18e4      	addlt	r4, r4, r3
 800683c:	f7ff ff26 	bl	800668c <__malloc_lock>
 8006840:	4a1d      	ldr	r2, [pc, #116]	@ (80068b8 <_free_r+0x90>)
 8006842:	6813      	ldr	r3, [r2, #0]
 8006844:	b933      	cbnz	r3, 8006854 <_free_r+0x2c>
 8006846:	6063      	str	r3, [r4, #4]
 8006848:	6014      	str	r4, [r2, #0]
 800684a:	4628      	mov	r0, r5
 800684c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006850:	f7ff bf22 	b.w	8006698 <__malloc_unlock>
 8006854:	42a3      	cmp	r3, r4
 8006856:	d908      	bls.n	800686a <_free_r+0x42>
 8006858:	6820      	ldr	r0, [r4, #0]
 800685a:	1821      	adds	r1, r4, r0
 800685c:	428b      	cmp	r3, r1
 800685e:	bf01      	itttt	eq
 8006860:	6819      	ldreq	r1, [r3, #0]
 8006862:	685b      	ldreq	r3, [r3, #4]
 8006864:	1809      	addeq	r1, r1, r0
 8006866:	6021      	streq	r1, [r4, #0]
 8006868:	e7ed      	b.n	8006846 <_free_r+0x1e>
 800686a:	461a      	mov	r2, r3
 800686c:	685b      	ldr	r3, [r3, #4]
 800686e:	b10b      	cbz	r3, 8006874 <_free_r+0x4c>
 8006870:	42a3      	cmp	r3, r4
 8006872:	d9fa      	bls.n	800686a <_free_r+0x42>
 8006874:	6811      	ldr	r1, [r2, #0]
 8006876:	1850      	adds	r0, r2, r1
 8006878:	42a0      	cmp	r0, r4
 800687a:	d10b      	bne.n	8006894 <_free_r+0x6c>
 800687c:	6820      	ldr	r0, [r4, #0]
 800687e:	4401      	add	r1, r0
 8006880:	1850      	adds	r0, r2, r1
 8006882:	4283      	cmp	r3, r0
 8006884:	6011      	str	r1, [r2, #0]
 8006886:	d1e0      	bne.n	800684a <_free_r+0x22>
 8006888:	6818      	ldr	r0, [r3, #0]
 800688a:	685b      	ldr	r3, [r3, #4]
 800688c:	6053      	str	r3, [r2, #4]
 800688e:	4408      	add	r0, r1
 8006890:	6010      	str	r0, [r2, #0]
 8006892:	e7da      	b.n	800684a <_free_r+0x22>
 8006894:	d902      	bls.n	800689c <_free_r+0x74>
 8006896:	230c      	movs	r3, #12
 8006898:	602b      	str	r3, [r5, #0]
 800689a:	e7d6      	b.n	800684a <_free_r+0x22>
 800689c:	6820      	ldr	r0, [r4, #0]
 800689e:	1821      	adds	r1, r4, r0
 80068a0:	428b      	cmp	r3, r1
 80068a2:	bf04      	itt	eq
 80068a4:	6819      	ldreq	r1, [r3, #0]
 80068a6:	685b      	ldreq	r3, [r3, #4]
 80068a8:	6063      	str	r3, [r4, #4]
 80068aa:	bf04      	itt	eq
 80068ac:	1809      	addeq	r1, r1, r0
 80068ae:	6021      	streq	r1, [r4, #0]
 80068b0:	6054      	str	r4, [r2, #4]
 80068b2:	e7ca      	b.n	800684a <_free_r+0x22>
 80068b4:	bd38      	pop	{r3, r4, r5, pc}
 80068b6:	bf00      	nop
 80068b8:	20000400 	.word	0x20000400

080068bc <_malloc_usable_size_r>:
 80068bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80068c0:	1f18      	subs	r0, r3, #4
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	bfbc      	itt	lt
 80068c6:	580b      	ldrlt	r3, [r1, r0]
 80068c8:	18c0      	addlt	r0, r0, r3
 80068ca:	4770      	bx	lr

080068cc <__ssputs_r>:
 80068cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80068d0:	688e      	ldr	r6, [r1, #8]
 80068d2:	461f      	mov	r7, r3
 80068d4:	42be      	cmp	r6, r7
 80068d6:	680b      	ldr	r3, [r1, #0]
 80068d8:	4682      	mov	sl, r0
 80068da:	460c      	mov	r4, r1
 80068dc:	4690      	mov	r8, r2
 80068de:	d82d      	bhi.n	800693c <__ssputs_r+0x70>
 80068e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80068e4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80068e8:	d026      	beq.n	8006938 <__ssputs_r+0x6c>
 80068ea:	6965      	ldr	r5, [r4, #20]
 80068ec:	6909      	ldr	r1, [r1, #16]
 80068ee:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80068f2:	eba3 0901 	sub.w	r9, r3, r1
 80068f6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80068fa:	1c7b      	adds	r3, r7, #1
 80068fc:	444b      	add	r3, r9
 80068fe:	106d      	asrs	r5, r5, #1
 8006900:	429d      	cmp	r5, r3
 8006902:	bf38      	it	cc
 8006904:	461d      	movcc	r5, r3
 8006906:	0553      	lsls	r3, r2, #21
 8006908:	d527      	bpl.n	800695a <__ssputs_r+0x8e>
 800690a:	4629      	mov	r1, r5
 800690c:	f7ff fe3e 	bl	800658c <_malloc_r>
 8006910:	4606      	mov	r6, r0
 8006912:	b360      	cbz	r0, 800696e <__ssputs_r+0xa2>
 8006914:	6921      	ldr	r1, [r4, #16]
 8006916:	464a      	mov	r2, r9
 8006918:	f7ff ff78 	bl	800680c <memcpy>
 800691c:	89a3      	ldrh	r3, [r4, #12]
 800691e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006922:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006926:	81a3      	strh	r3, [r4, #12]
 8006928:	6126      	str	r6, [r4, #16]
 800692a:	6165      	str	r5, [r4, #20]
 800692c:	444e      	add	r6, r9
 800692e:	eba5 0509 	sub.w	r5, r5, r9
 8006932:	6026      	str	r6, [r4, #0]
 8006934:	60a5      	str	r5, [r4, #8]
 8006936:	463e      	mov	r6, r7
 8006938:	42be      	cmp	r6, r7
 800693a:	d900      	bls.n	800693e <__ssputs_r+0x72>
 800693c:	463e      	mov	r6, r7
 800693e:	6820      	ldr	r0, [r4, #0]
 8006940:	4632      	mov	r2, r6
 8006942:	4641      	mov	r1, r8
 8006944:	f000 faa6 	bl	8006e94 <memmove>
 8006948:	68a3      	ldr	r3, [r4, #8]
 800694a:	1b9b      	subs	r3, r3, r6
 800694c:	60a3      	str	r3, [r4, #8]
 800694e:	6823      	ldr	r3, [r4, #0]
 8006950:	4433      	add	r3, r6
 8006952:	6023      	str	r3, [r4, #0]
 8006954:	2000      	movs	r0, #0
 8006956:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800695a:	462a      	mov	r2, r5
 800695c:	f7ff fea2 	bl	80066a4 <_realloc_r>
 8006960:	4606      	mov	r6, r0
 8006962:	2800      	cmp	r0, #0
 8006964:	d1e0      	bne.n	8006928 <__ssputs_r+0x5c>
 8006966:	6921      	ldr	r1, [r4, #16]
 8006968:	4650      	mov	r0, sl
 800696a:	f7ff ff5d 	bl	8006828 <_free_r>
 800696e:	230c      	movs	r3, #12
 8006970:	f8ca 3000 	str.w	r3, [sl]
 8006974:	89a3      	ldrh	r3, [r4, #12]
 8006976:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800697a:	81a3      	strh	r3, [r4, #12]
 800697c:	f04f 30ff 	mov.w	r0, #4294967295
 8006980:	e7e9      	b.n	8006956 <__ssputs_r+0x8a>
	...

08006984 <_svfiprintf_r>:
 8006984:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006988:	4698      	mov	r8, r3
 800698a:	898b      	ldrh	r3, [r1, #12]
 800698c:	061b      	lsls	r3, r3, #24
 800698e:	b09d      	sub	sp, #116	@ 0x74
 8006990:	4607      	mov	r7, r0
 8006992:	460d      	mov	r5, r1
 8006994:	4614      	mov	r4, r2
 8006996:	d510      	bpl.n	80069ba <_svfiprintf_r+0x36>
 8006998:	690b      	ldr	r3, [r1, #16]
 800699a:	b973      	cbnz	r3, 80069ba <_svfiprintf_r+0x36>
 800699c:	2140      	movs	r1, #64	@ 0x40
 800699e:	f7ff fdf5 	bl	800658c <_malloc_r>
 80069a2:	6028      	str	r0, [r5, #0]
 80069a4:	6128      	str	r0, [r5, #16]
 80069a6:	b930      	cbnz	r0, 80069b6 <_svfiprintf_r+0x32>
 80069a8:	230c      	movs	r3, #12
 80069aa:	603b      	str	r3, [r7, #0]
 80069ac:	f04f 30ff 	mov.w	r0, #4294967295
 80069b0:	b01d      	add	sp, #116	@ 0x74
 80069b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069b6:	2340      	movs	r3, #64	@ 0x40
 80069b8:	616b      	str	r3, [r5, #20]
 80069ba:	2300      	movs	r3, #0
 80069bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80069be:	2320      	movs	r3, #32
 80069c0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80069c4:	f8cd 800c 	str.w	r8, [sp, #12]
 80069c8:	2330      	movs	r3, #48	@ 0x30
 80069ca:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006b68 <_svfiprintf_r+0x1e4>
 80069ce:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80069d2:	f04f 0901 	mov.w	r9, #1
 80069d6:	4623      	mov	r3, r4
 80069d8:	469a      	mov	sl, r3
 80069da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80069de:	b10a      	cbz	r2, 80069e4 <_svfiprintf_r+0x60>
 80069e0:	2a25      	cmp	r2, #37	@ 0x25
 80069e2:	d1f9      	bne.n	80069d8 <_svfiprintf_r+0x54>
 80069e4:	ebba 0b04 	subs.w	fp, sl, r4
 80069e8:	d00b      	beq.n	8006a02 <_svfiprintf_r+0x7e>
 80069ea:	465b      	mov	r3, fp
 80069ec:	4622      	mov	r2, r4
 80069ee:	4629      	mov	r1, r5
 80069f0:	4638      	mov	r0, r7
 80069f2:	f7ff ff6b 	bl	80068cc <__ssputs_r>
 80069f6:	3001      	adds	r0, #1
 80069f8:	f000 80a7 	beq.w	8006b4a <_svfiprintf_r+0x1c6>
 80069fc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80069fe:	445a      	add	r2, fp
 8006a00:	9209      	str	r2, [sp, #36]	@ 0x24
 8006a02:	f89a 3000 	ldrb.w	r3, [sl]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	f000 809f 	beq.w	8006b4a <_svfiprintf_r+0x1c6>
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	f04f 32ff 	mov.w	r2, #4294967295
 8006a12:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006a16:	f10a 0a01 	add.w	sl, sl, #1
 8006a1a:	9304      	str	r3, [sp, #16]
 8006a1c:	9307      	str	r3, [sp, #28]
 8006a1e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006a22:	931a      	str	r3, [sp, #104]	@ 0x68
 8006a24:	4654      	mov	r4, sl
 8006a26:	2205      	movs	r2, #5
 8006a28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a2c:	484e      	ldr	r0, [pc, #312]	@ (8006b68 <_svfiprintf_r+0x1e4>)
 8006a2e:	f7f9 fbd7 	bl	80001e0 <memchr>
 8006a32:	9a04      	ldr	r2, [sp, #16]
 8006a34:	b9d8      	cbnz	r0, 8006a6e <_svfiprintf_r+0xea>
 8006a36:	06d0      	lsls	r0, r2, #27
 8006a38:	bf44      	itt	mi
 8006a3a:	2320      	movmi	r3, #32
 8006a3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006a40:	0711      	lsls	r1, r2, #28
 8006a42:	bf44      	itt	mi
 8006a44:	232b      	movmi	r3, #43	@ 0x2b
 8006a46:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006a4a:	f89a 3000 	ldrb.w	r3, [sl]
 8006a4e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006a50:	d015      	beq.n	8006a7e <_svfiprintf_r+0xfa>
 8006a52:	9a07      	ldr	r2, [sp, #28]
 8006a54:	4654      	mov	r4, sl
 8006a56:	2000      	movs	r0, #0
 8006a58:	f04f 0c0a 	mov.w	ip, #10
 8006a5c:	4621      	mov	r1, r4
 8006a5e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006a62:	3b30      	subs	r3, #48	@ 0x30
 8006a64:	2b09      	cmp	r3, #9
 8006a66:	d94b      	bls.n	8006b00 <_svfiprintf_r+0x17c>
 8006a68:	b1b0      	cbz	r0, 8006a98 <_svfiprintf_r+0x114>
 8006a6a:	9207      	str	r2, [sp, #28]
 8006a6c:	e014      	b.n	8006a98 <_svfiprintf_r+0x114>
 8006a6e:	eba0 0308 	sub.w	r3, r0, r8
 8006a72:	fa09 f303 	lsl.w	r3, r9, r3
 8006a76:	4313      	orrs	r3, r2
 8006a78:	9304      	str	r3, [sp, #16]
 8006a7a:	46a2      	mov	sl, r4
 8006a7c:	e7d2      	b.n	8006a24 <_svfiprintf_r+0xa0>
 8006a7e:	9b03      	ldr	r3, [sp, #12]
 8006a80:	1d19      	adds	r1, r3, #4
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	9103      	str	r1, [sp, #12]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	bfbb      	ittet	lt
 8006a8a:	425b      	neglt	r3, r3
 8006a8c:	f042 0202 	orrlt.w	r2, r2, #2
 8006a90:	9307      	strge	r3, [sp, #28]
 8006a92:	9307      	strlt	r3, [sp, #28]
 8006a94:	bfb8      	it	lt
 8006a96:	9204      	strlt	r2, [sp, #16]
 8006a98:	7823      	ldrb	r3, [r4, #0]
 8006a9a:	2b2e      	cmp	r3, #46	@ 0x2e
 8006a9c:	d10a      	bne.n	8006ab4 <_svfiprintf_r+0x130>
 8006a9e:	7863      	ldrb	r3, [r4, #1]
 8006aa0:	2b2a      	cmp	r3, #42	@ 0x2a
 8006aa2:	d132      	bne.n	8006b0a <_svfiprintf_r+0x186>
 8006aa4:	9b03      	ldr	r3, [sp, #12]
 8006aa6:	1d1a      	adds	r2, r3, #4
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	9203      	str	r2, [sp, #12]
 8006aac:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006ab0:	3402      	adds	r4, #2
 8006ab2:	9305      	str	r3, [sp, #20]
 8006ab4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006b78 <_svfiprintf_r+0x1f4>
 8006ab8:	7821      	ldrb	r1, [r4, #0]
 8006aba:	2203      	movs	r2, #3
 8006abc:	4650      	mov	r0, sl
 8006abe:	f7f9 fb8f 	bl	80001e0 <memchr>
 8006ac2:	b138      	cbz	r0, 8006ad4 <_svfiprintf_r+0x150>
 8006ac4:	9b04      	ldr	r3, [sp, #16]
 8006ac6:	eba0 000a 	sub.w	r0, r0, sl
 8006aca:	2240      	movs	r2, #64	@ 0x40
 8006acc:	4082      	lsls	r2, r0
 8006ace:	4313      	orrs	r3, r2
 8006ad0:	3401      	adds	r4, #1
 8006ad2:	9304      	str	r3, [sp, #16]
 8006ad4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ad8:	4824      	ldr	r0, [pc, #144]	@ (8006b6c <_svfiprintf_r+0x1e8>)
 8006ada:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006ade:	2206      	movs	r2, #6
 8006ae0:	f7f9 fb7e 	bl	80001e0 <memchr>
 8006ae4:	2800      	cmp	r0, #0
 8006ae6:	d036      	beq.n	8006b56 <_svfiprintf_r+0x1d2>
 8006ae8:	4b21      	ldr	r3, [pc, #132]	@ (8006b70 <_svfiprintf_r+0x1ec>)
 8006aea:	bb1b      	cbnz	r3, 8006b34 <_svfiprintf_r+0x1b0>
 8006aec:	9b03      	ldr	r3, [sp, #12]
 8006aee:	3307      	adds	r3, #7
 8006af0:	f023 0307 	bic.w	r3, r3, #7
 8006af4:	3308      	adds	r3, #8
 8006af6:	9303      	str	r3, [sp, #12]
 8006af8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006afa:	4433      	add	r3, r6
 8006afc:	9309      	str	r3, [sp, #36]	@ 0x24
 8006afe:	e76a      	b.n	80069d6 <_svfiprintf_r+0x52>
 8006b00:	fb0c 3202 	mla	r2, ip, r2, r3
 8006b04:	460c      	mov	r4, r1
 8006b06:	2001      	movs	r0, #1
 8006b08:	e7a8      	b.n	8006a5c <_svfiprintf_r+0xd8>
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	3401      	adds	r4, #1
 8006b0e:	9305      	str	r3, [sp, #20]
 8006b10:	4619      	mov	r1, r3
 8006b12:	f04f 0c0a 	mov.w	ip, #10
 8006b16:	4620      	mov	r0, r4
 8006b18:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006b1c:	3a30      	subs	r2, #48	@ 0x30
 8006b1e:	2a09      	cmp	r2, #9
 8006b20:	d903      	bls.n	8006b2a <_svfiprintf_r+0x1a6>
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d0c6      	beq.n	8006ab4 <_svfiprintf_r+0x130>
 8006b26:	9105      	str	r1, [sp, #20]
 8006b28:	e7c4      	b.n	8006ab4 <_svfiprintf_r+0x130>
 8006b2a:	fb0c 2101 	mla	r1, ip, r1, r2
 8006b2e:	4604      	mov	r4, r0
 8006b30:	2301      	movs	r3, #1
 8006b32:	e7f0      	b.n	8006b16 <_svfiprintf_r+0x192>
 8006b34:	ab03      	add	r3, sp, #12
 8006b36:	9300      	str	r3, [sp, #0]
 8006b38:	462a      	mov	r2, r5
 8006b3a:	4b0e      	ldr	r3, [pc, #56]	@ (8006b74 <_svfiprintf_r+0x1f0>)
 8006b3c:	a904      	add	r1, sp, #16
 8006b3e:	4638      	mov	r0, r7
 8006b40:	f3af 8000 	nop.w
 8006b44:	1c42      	adds	r2, r0, #1
 8006b46:	4606      	mov	r6, r0
 8006b48:	d1d6      	bne.n	8006af8 <_svfiprintf_r+0x174>
 8006b4a:	89ab      	ldrh	r3, [r5, #12]
 8006b4c:	065b      	lsls	r3, r3, #25
 8006b4e:	f53f af2d 	bmi.w	80069ac <_svfiprintf_r+0x28>
 8006b52:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006b54:	e72c      	b.n	80069b0 <_svfiprintf_r+0x2c>
 8006b56:	ab03      	add	r3, sp, #12
 8006b58:	9300      	str	r3, [sp, #0]
 8006b5a:	462a      	mov	r2, r5
 8006b5c:	4b05      	ldr	r3, [pc, #20]	@ (8006b74 <_svfiprintf_r+0x1f0>)
 8006b5e:	a904      	add	r1, sp, #16
 8006b60:	4638      	mov	r0, r7
 8006b62:	f000 f879 	bl	8006c58 <_printf_i>
 8006b66:	e7ed      	b.n	8006b44 <_svfiprintf_r+0x1c0>
 8006b68:	080081c4 	.word	0x080081c4
 8006b6c:	080081ce 	.word	0x080081ce
 8006b70:	00000000 	.word	0x00000000
 8006b74:	080068cd 	.word	0x080068cd
 8006b78:	080081ca 	.word	0x080081ca

08006b7c <_printf_common>:
 8006b7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b80:	4616      	mov	r6, r2
 8006b82:	4698      	mov	r8, r3
 8006b84:	688a      	ldr	r2, [r1, #8]
 8006b86:	690b      	ldr	r3, [r1, #16]
 8006b88:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006b8c:	4293      	cmp	r3, r2
 8006b8e:	bfb8      	it	lt
 8006b90:	4613      	movlt	r3, r2
 8006b92:	6033      	str	r3, [r6, #0]
 8006b94:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006b98:	4607      	mov	r7, r0
 8006b9a:	460c      	mov	r4, r1
 8006b9c:	b10a      	cbz	r2, 8006ba2 <_printf_common+0x26>
 8006b9e:	3301      	adds	r3, #1
 8006ba0:	6033      	str	r3, [r6, #0]
 8006ba2:	6823      	ldr	r3, [r4, #0]
 8006ba4:	0699      	lsls	r1, r3, #26
 8006ba6:	bf42      	ittt	mi
 8006ba8:	6833      	ldrmi	r3, [r6, #0]
 8006baa:	3302      	addmi	r3, #2
 8006bac:	6033      	strmi	r3, [r6, #0]
 8006bae:	6825      	ldr	r5, [r4, #0]
 8006bb0:	f015 0506 	ands.w	r5, r5, #6
 8006bb4:	d106      	bne.n	8006bc4 <_printf_common+0x48>
 8006bb6:	f104 0a19 	add.w	sl, r4, #25
 8006bba:	68e3      	ldr	r3, [r4, #12]
 8006bbc:	6832      	ldr	r2, [r6, #0]
 8006bbe:	1a9b      	subs	r3, r3, r2
 8006bc0:	42ab      	cmp	r3, r5
 8006bc2:	dc26      	bgt.n	8006c12 <_printf_common+0x96>
 8006bc4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006bc8:	6822      	ldr	r2, [r4, #0]
 8006bca:	3b00      	subs	r3, #0
 8006bcc:	bf18      	it	ne
 8006bce:	2301      	movne	r3, #1
 8006bd0:	0692      	lsls	r2, r2, #26
 8006bd2:	d42b      	bmi.n	8006c2c <_printf_common+0xb0>
 8006bd4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006bd8:	4641      	mov	r1, r8
 8006bda:	4638      	mov	r0, r7
 8006bdc:	47c8      	blx	r9
 8006bde:	3001      	adds	r0, #1
 8006be0:	d01e      	beq.n	8006c20 <_printf_common+0xa4>
 8006be2:	6823      	ldr	r3, [r4, #0]
 8006be4:	6922      	ldr	r2, [r4, #16]
 8006be6:	f003 0306 	and.w	r3, r3, #6
 8006bea:	2b04      	cmp	r3, #4
 8006bec:	bf02      	ittt	eq
 8006bee:	68e5      	ldreq	r5, [r4, #12]
 8006bf0:	6833      	ldreq	r3, [r6, #0]
 8006bf2:	1aed      	subeq	r5, r5, r3
 8006bf4:	68a3      	ldr	r3, [r4, #8]
 8006bf6:	bf0c      	ite	eq
 8006bf8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006bfc:	2500      	movne	r5, #0
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	bfc4      	itt	gt
 8006c02:	1a9b      	subgt	r3, r3, r2
 8006c04:	18ed      	addgt	r5, r5, r3
 8006c06:	2600      	movs	r6, #0
 8006c08:	341a      	adds	r4, #26
 8006c0a:	42b5      	cmp	r5, r6
 8006c0c:	d11a      	bne.n	8006c44 <_printf_common+0xc8>
 8006c0e:	2000      	movs	r0, #0
 8006c10:	e008      	b.n	8006c24 <_printf_common+0xa8>
 8006c12:	2301      	movs	r3, #1
 8006c14:	4652      	mov	r2, sl
 8006c16:	4641      	mov	r1, r8
 8006c18:	4638      	mov	r0, r7
 8006c1a:	47c8      	blx	r9
 8006c1c:	3001      	adds	r0, #1
 8006c1e:	d103      	bne.n	8006c28 <_printf_common+0xac>
 8006c20:	f04f 30ff 	mov.w	r0, #4294967295
 8006c24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c28:	3501      	adds	r5, #1
 8006c2a:	e7c6      	b.n	8006bba <_printf_common+0x3e>
 8006c2c:	18e1      	adds	r1, r4, r3
 8006c2e:	1c5a      	adds	r2, r3, #1
 8006c30:	2030      	movs	r0, #48	@ 0x30
 8006c32:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006c36:	4422      	add	r2, r4
 8006c38:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006c3c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006c40:	3302      	adds	r3, #2
 8006c42:	e7c7      	b.n	8006bd4 <_printf_common+0x58>
 8006c44:	2301      	movs	r3, #1
 8006c46:	4622      	mov	r2, r4
 8006c48:	4641      	mov	r1, r8
 8006c4a:	4638      	mov	r0, r7
 8006c4c:	47c8      	blx	r9
 8006c4e:	3001      	adds	r0, #1
 8006c50:	d0e6      	beq.n	8006c20 <_printf_common+0xa4>
 8006c52:	3601      	adds	r6, #1
 8006c54:	e7d9      	b.n	8006c0a <_printf_common+0x8e>
	...

08006c58 <_printf_i>:
 8006c58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006c5c:	7e0f      	ldrb	r7, [r1, #24]
 8006c5e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006c60:	2f78      	cmp	r7, #120	@ 0x78
 8006c62:	4691      	mov	r9, r2
 8006c64:	4680      	mov	r8, r0
 8006c66:	460c      	mov	r4, r1
 8006c68:	469a      	mov	sl, r3
 8006c6a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006c6e:	d807      	bhi.n	8006c80 <_printf_i+0x28>
 8006c70:	2f62      	cmp	r7, #98	@ 0x62
 8006c72:	d80a      	bhi.n	8006c8a <_printf_i+0x32>
 8006c74:	2f00      	cmp	r7, #0
 8006c76:	f000 80d1 	beq.w	8006e1c <_printf_i+0x1c4>
 8006c7a:	2f58      	cmp	r7, #88	@ 0x58
 8006c7c:	f000 80b8 	beq.w	8006df0 <_printf_i+0x198>
 8006c80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006c84:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006c88:	e03a      	b.n	8006d00 <_printf_i+0xa8>
 8006c8a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006c8e:	2b15      	cmp	r3, #21
 8006c90:	d8f6      	bhi.n	8006c80 <_printf_i+0x28>
 8006c92:	a101      	add	r1, pc, #4	@ (adr r1, 8006c98 <_printf_i+0x40>)
 8006c94:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006c98:	08006cf1 	.word	0x08006cf1
 8006c9c:	08006d05 	.word	0x08006d05
 8006ca0:	08006c81 	.word	0x08006c81
 8006ca4:	08006c81 	.word	0x08006c81
 8006ca8:	08006c81 	.word	0x08006c81
 8006cac:	08006c81 	.word	0x08006c81
 8006cb0:	08006d05 	.word	0x08006d05
 8006cb4:	08006c81 	.word	0x08006c81
 8006cb8:	08006c81 	.word	0x08006c81
 8006cbc:	08006c81 	.word	0x08006c81
 8006cc0:	08006c81 	.word	0x08006c81
 8006cc4:	08006e03 	.word	0x08006e03
 8006cc8:	08006d2f 	.word	0x08006d2f
 8006ccc:	08006dbd 	.word	0x08006dbd
 8006cd0:	08006c81 	.word	0x08006c81
 8006cd4:	08006c81 	.word	0x08006c81
 8006cd8:	08006e25 	.word	0x08006e25
 8006cdc:	08006c81 	.word	0x08006c81
 8006ce0:	08006d2f 	.word	0x08006d2f
 8006ce4:	08006c81 	.word	0x08006c81
 8006ce8:	08006c81 	.word	0x08006c81
 8006cec:	08006dc5 	.word	0x08006dc5
 8006cf0:	6833      	ldr	r3, [r6, #0]
 8006cf2:	1d1a      	adds	r2, r3, #4
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	6032      	str	r2, [r6, #0]
 8006cf8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006cfc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006d00:	2301      	movs	r3, #1
 8006d02:	e09c      	b.n	8006e3e <_printf_i+0x1e6>
 8006d04:	6833      	ldr	r3, [r6, #0]
 8006d06:	6820      	ldr	r0, [r4, #0]
 8006d08:	1d19      	adds	r1, r3, #4
 8006d0a:	6031      	str	r1, [r6, #0]
 8006d0c:	0606      	lsls	r6, r0, #24
 8006d0e:	d501      	bpl.n	8006d14 <_printf_i+0xbc>
 8006d10:	681d      	ldr	r5, [r3, #0]
 8006d12:	e003      	b.n	8006d1c <_printf_i+0xc4>
 8006d14:	0645      	lsls	r5, r0, #25
 8006d16:	d5fb      	bpl.n	8006d10 <_printf_i+0xb8>
 8006d18:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006d1c:	2d00      	cmp	r5, #0
 8006d1e:	da03      	bge.n	8006d28 <_printf_i+0xd0>
 8006d20:	232d      	movs	r3, #45	@ 0x2d
 8006d22:	426d      	negs	r5, r5
 8006d24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d28:	4858      	ldr	r0, [pc, #352]	@ (8006e8c <_printf_i+0x234>)
 8006d2a:	230a      	movs	r3, #10
 8006d2c:	e011      	b.n	8006d52 <_printf_i+0xfa>
 8006d2e:	6821      	ldr	r1, [r4, #0]
 8006d30:	6833      	ldr	r3, [r6, #0]
 8006d32:	0608      	lsls	r0, r1, #24
 8006d34:	f853 5b04 	ldr.w	r5, [r3], #4
 8006d38:	d402      	bmi.n	8006d40 <_printf_i+0xe8>
 8006d3a:	0649      	lsls	r1, r1, #25
 8006d3c:	bf48      	it	mi
 8006d3e:	b2ad      	uxthmi	r5, r5
 8006d40:	2f6f      	cmp	r7, #111	@ 0x6f
 8006d42:	4852      	ldr	r0, [pc, #328]	@ (8006e8c <_printf_i+0x234>)
 8006d44:	6033      	str	r3, [r6, #0]
 8006d46:	bf14      	ite	ne
 8006d48:	230a      	movne	r3, #10
 8006d4a:	2308      	moveq	r3, #8
 8006d4c:	2100      	movs	r1, #0
 8006d4e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006d52:	6866      	ldr	r6, [r4, #4]
 8006d54:	60a6      	str	r6, [r4, #8]
 8006d56:	2e00      	cmp	r6, #0
 8006d58:	db05      	blt.n	8006d66 <_printf_i+0x10e>
 8006d5a:	6821      	ldr	r1, [r4, #0]
 8006d5c:	432e      	orrs	r6, r5
 8006d5e:	f021 0104 	bic.w	r1, r1, #4
 8006d62:	6021      	str	r1, [r4, #0]
 8006d64:	d04b      	beq.n	8006dfe <_printf_i+0x1a6>
 8006d66:	4616      	mov	r6, r2
 8006d68:	fbb5 f1f3 	udiv	r1, r5, r3
 8006d6c:	fb03 5711 	mls	r7, r3, r1, r5
 8006d70:	5dc7      	ldrb	r7, [r0, r7]
 8006d72:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006d76:	462f      	mov	r7, r5
 8006d78:	42bb      	cmp	r3, r7
 8006d7a:	460d      	mov	r5, r1
 8006d7c:	d9f4      	bls.n	8006d68 <_printf_i+0x110>
 8006d7e:	2b08      	cmp	r3, #8
 8006d80:	d10b      	bne.n	8006d9a <_printf_i+0x142>
 8006d82:	6823      	ldr	r3, [r4, #0]
 8006d84:	07df      	lsls	r7, r3, #31
 8006d86:	d508      	bpl.n	8006d9a <_printf_i+0x142>
 8006d88:	6923      	ldr	r3, [r4, #16]
 8006d8a:	6861      	ldr	r1, [r4, #4]
 8006d8c:	4299      	cmp	r1, r3
 8006d8e:	bfde      	ittt	le
 8006d90:	2330      	movle	r3, #48	@ 0x30
 8006d92:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006d96:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006d9a:	1b92      	subs	r2, r2, r6
 8006d9c:	6122      	str	r2, [r4, #16]
 8006d9e:	f8cd a000 	str.w	sl, [sp]
 8006da2:	464b      	mov	r3, r9
 8006da4:	aa03      	add	r2, sp, #12
 8006da6:	4621      	mov	r1, r4
 8006da8:	4640      	mov	r0, r8
 8006daa:	f7ff fee7 	bl	8006b7c <_printf_common>
 8006dae:	3001      	adds	r0, #1
 8006db0:	d14a      	bne.n	8006e48 <_printf_i+0x1f0>
 8006db2:	f04f 30ff 	mov.w	r0, #4294967295
 8006db6:	b004      	add	sp, #16
 8006db8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006dbc:	6823      	ldr	r3, [r4, #0]
 8006dbe:	f043 0320 	orr.w	r3, r3, #32
 8006dc2:	6023      	str	r3, [r4, #0]
 8006dc4:	4832      	ldr	r0, [pc, #200]	@ (8006e90 <_printf_i+0x238>)
 8006dc6:	2778      	movs	r7, #120	@ 0x78
 8006dc8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006dcc:	6823      	ldr	r3, [r4, #0]
 8006dce:	6831      	ldr	r1, [r6, #0]
 8006dd0:	061f      	lsls	r7, r3, #24
 8006dd2:	f851 5b04 	ldr.w	r5, [r1], #4
 8006dd6:	d402      	bmi.n	8006dde <_printf_i+0x186>
 8006dd8:	065f      	lsls	r7, r3, #25
 8006dda:	bf48      	it	mi
 8006ddc:	b2ad      	uxthmi	r5, r5
 8006dde:	6031      	str	r1, [r6, #0]
 8006de0:	07d9      	lsls	r1, r3, #31
 8006de2:	bf44      	itt	mi
 8006de4:	f043 0320 	orrmi.w	r3, r3, #32
 8006de8:	6023      	strmi	r3, [r4, #0]
 8006dea:	b11d      	cbz	r5, 8006df4 <_printf_i+0x19c>
 8006dec:	2310      	movs	r3, #16
 8006dee:	e7ad      	b.n	8006d4c <_printf_i+0xf4>
 8006df0:	4826      	ldr	r0, [pc, #152]	@ (8006e8c <_printf_i+0x234>)
 8006df2:	e7e9      	b.n	8006dc8 <_printf_i+0x170>
 8006df4:	6823      	ldr	r3, [r4, #0]
 8006df6:	f023 0320 	bic.w	r3, r3, #32
 8006dfa:	6023      	str	r3, [r4, #0]
 8006dfc:	e7f6      	b.n	8006dec <_printf_i+0x194>
 8006dfe:	4616      	mov	r6, r2
 8006e00:	e7bd      	b.n	8006d7e <_printf_i+0x126>
 8006e02:	6833      	ldr	r3, [r6, #0]
 8006e04:	6825      	ldr	r5, [r4, #0]
 8006e06:	6961      	ldr	r1, [r4, #20]
 8006e08:	1d18      	adds	r0, r3, #4
 8006e0a:	6030      	str	r0, [r6, #0]
 8006e0c:	062e      	lsls	r6, r5, #24
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	d501      	bpl.n	8006e16 <_printf_i+0x1be>
 8006e12:	6019      	str	r1, [r3, #0]
 8006e14:	e002      	b.n	8006e1c <_printf_i+0x1c4>
 8006e16:	0668      	lsls	r0, r5, #25
 8006e18:	d5fb      	bpl.n	8006e12 <_printf_i+0x1ba>
 8006e1a:	8019      	strh	r1, [r3, #0]
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	6123      	str	r3, [r4, #16]
 8006e20:	4616      	mov	r6, r2
 8006e22:	e7bc      	b.n	8006d9e <_printf_i+0x146>
 8006e24:	6833      	ldr	r3, [r6, #0]
 8006e26:	1d1a      	adds	r2, r3, #4
 8006e28:	6032      	str	r2, [r6, #0]
 8006e2a:	681e      	ldr	r6, [r3, #0]
 8006e2c:	6862      	ldr	r2, [r4, #4]
 8006e2e:	2100      	movs	r1, #0
 8006e30:	4630      	mov	r0, r6
 8006e32:	f7f9 f9d5 	bl	80001e0 <memchr>
 8006e36:	b108      	cbz	r0, 8006e3c <_printf_i+0x1e4>
 8006e38:	1b80      	subs	r0, r0, r6
 8006e3a:	6060      	str	r0, [r4, #4]
 8006e3c:	6863      	ldr	r3, [r4, #4]
 8006e3e:	6123      	str	r3, [r4, #16]
 8006e40:	2300      	movs	r3, #0
 8006e42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e46:	e7aa      	b.n	8006d9e <_printf_i+0x146>
 8006e48:	6923      	ldr	r3, [r4, #16]
 8006e4a:	4632      	mov	r2, r6
 8006e4c:	4649      	mov	r1, r9
 8006e4e:	4640      	mov	r0, r8
 8006e50:	47d0      	blx	sl
 8006e52:	3001      	adds	r0, #1
 8006e54:	d0ad      	beq.n	8006db2 <_printf_i+0x15a>
 8006e56:	6823      	ldr	r3, [r4, #0]
 8006e58:	079b      	lsls	r3, r3, #30
 8006e5a:	d413      	bmi.n	8006e84 <_printf_i+0x22c>
 8006e5c:	68e0      	ldr	r0, [r4, #12]
 8006e5e:	9b03      	ldr	r3, [sp, #12]
 8006e60:	4298      	cmp	r0, r3
 8006e62:	bfb8      	it	lt
 8006e64:	4618      	movlt	r0, r3
 8006e66:	e7a6      	b.n	8006db6 <_printf_i+0x15e>
 8006e68:	2301      	movs	r3, #1
 8006e6a:	4632      	mov	r2, r6
 8006e6c:	4649      	mov	r1, r9
 8006e6e:	4640      	mov	r0, r8
 8006e70:	47d0      	blx	sl
 8006e72:	3001      	adds	r0, #1
 8006e74:	d09d      	beq.n	8006db2 <_printf_i+0x15a>
 8006e76:	3501      	adds	r5, #1
 8006e78:	68e3      	ldr	r3, [r4, #12]
 8006e7a:	9903      	ldr	r1, [sp, #12]
 8006e7c:	1a5b      	subs	r3, r3, r1
 8006e7e:	42ab      	cmp	r3, r5
 8006e80:	dcf2      	bgt.n	8006e68 <_printf_i+0x210>
 8006e82:	e7eb      	b.n	8006e5c <_printf_i+0x204>
 8006e84:	2500      	movs	r5, #0
 8006e86:	f104 0619 	add.w	r6, r4, #25
 8006e8a:	e7f5      	b.n	8006e78 <_printf_i+0x220>
 8006e8c:	080081d5 	.word	0x080081d5
 8006e90:	080081e6 	.word	0x080081e6

08006e94 <memmove>:
 8006e94:	4288      	cmp	r0, r1
 8006e96:	b510      	push	{r4, lr}
 8006e98:	eb01 0402 	add.w	r4, r1, r2
 8006e9c:	d902      	bls.n	8006ea4 <memmove+0x10>
 8006e9e:	4284      	cmp	r4, r0
 8006ea0:	4623      	mov	r3, r4
 8006ea2:	d807      	bhi.n	8006eb4 <memmove+0x20>
 8006ea4:	1e43      	subs	r3, r0, #1
 8006ea6:	42a1      	cmp	r1, r4
 8006ea8:	d008      	beq.n	8006ebc <memmove+0x28>
 8006eaa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006eae:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006eb2:	e7f8      	b.n	8006ea6 <memmove+0x12>
 8006eb4:	4402      	add	r2, r0
 8006eb6:	4601      	mov	r1, r0
 8006eb8:	428a      	cmp	r2, r1
 8006eba:	d100      	bne.n	8006ebe <memmove+0x2a>
 8006ebc:	bd10      	pop	{r4, pc}
 8006ebe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006ec2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006ec6:	e7f7      	b.n	8006eb8 <memmove+0x24>

08006ec8 <_init>:
 8006ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006eca:	bf00      	nop
 8006ecc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ece:	bc08      	pop	{r3}
 8006ed0:	469e      	mov	lr, r3
 8006ed2:	4770      	bx	lr

08006ed4 <_fini>:
 8006ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ed6:	bf00      	nop
 8006ed8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006eda:	bc08      	pop	{r3}
 8006edc:	469e      	mov	lr, r3
 8006ede:	4770      	bx	lr
