
DAC_GenerateConstantSignal_TriggerSW_LP_Init.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001840  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08001a18  08001a18  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08001a18  08001a18  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08001a18  08001a18  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001a18  08001a18  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001a18  08001a18  00011a18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001a1c  08001a1c  00011a1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08001a20  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000004  08001a24  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  08001a24  00020024  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_line   00003353  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_info   000048b8  00000000  00000000  00023387  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 00000d58  00000000  00000000  00027c3f  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000518  00000000  00000000  00028998  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000b7200  00000000  00000000  00028eb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 000004a0  00000000  00000000  000e00b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macro  0001e3dc  00000000  00000000  000e0550  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000fe92c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000141c  00000000  00000000  000fe9a8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000004 	.word	0x20000004
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08001a00 	.word	0x08001a00

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000008 	.word	0x20000008
 8000214:	08001a00 	.word	0x08001a00

08000218 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000218:	480d      	ldr	r0, [pc, #52]	; (8000250 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800021a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800021c:	480d      	ldr	r0, [pc, #52]	; (8000254 <LoopForever+0x6>)
  ldr r1, =_edata
 800021e:	490e      	ldr	r1, [pc, #56]	; (8000258 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000220:	4a0e      	ldr	r2, [pc, #56]	; (800025c <LoopForever+0xe>)
  movs r3, #0
 8000222:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000224:	e002      	b.n	800022c <LoopCopyDataInit>

08000226 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000226:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000228:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800022a:	3304      	adds	r3, #4

0800022c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800022c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800022e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000230:	d3f9      	bcc.n	8000226 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000232:	4a0b      	ldr	r2, [pc, #44]	; (8000260 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000234:	4c0b      	ldr	r4, [pc, #44]	; (8000264 <LoopForever+0x16>)
  movs r3, #0
 8000236:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000238:	e001      	b.n	800023e <LoopFillZerobss>

0800023a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800023a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800023c:	3204      	adds	r2, #4

0800023e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800023e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000240:	d3fb      	bcc.n	800023a <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000242:	f000 fea7 	bl	8000f94 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000246:	f001 fbb7 	bl	80019b8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800024a:	f000 fc4e 	bl	8000aea <main>

0800024e <LoopForever>:

LoopForever:
    b LoopForever
 800024e:	e7fe      	b.n	800024e <LoopForever>
  ldr   r0, =_estack
 8000250:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000254:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000258:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 800025c:	08001a20 	.word	0x08001a20
  ldr r2, =_sbss
 8000260:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000264:	20000024 	.word	0x20000024

08000268 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000268:	e7fe      	b.n	8000268 <ADC1_2_IRQHandler>
	...

0800026c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800026c:	b480      	push	{r7}
 800026e:	b085      	sub	sp, #20
 8000270:	af00      	add	r7, sp, #0
 8000272:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	f003 0307 	and.w	r3, r3, #7
 800027a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800027c:	4b0c      	ldr	r3, [pc, #48]	; (80002b0 <__NVIC_SetPriorityGrouping+0x44>)
 800027e:	68db      	ldr	r3, [r3, #12]
 8000280:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000282:	68ba      	ldr	r2, [r7, #8]
 8000284:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000288:	4013      	ands	r3, r2
 800028a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800028c:	68fb      	ldr	r3, [r7, #12]
 800028e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000290:	68bb      	ldr	r3, [r7, #8]
 8000292:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000294:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000298:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800029c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800029e:	4a04      	ldr	r2, [pc, #16]	; (80002b0 <__NVIC_SetPriorityGrouping+0x44>)
 80002a0:	68bb      	ldr	r3, [r7, #8]
 80002a2:	60d3      	str	r3, [r2, #12]
}
 80002a4:	bf00      	nop
 80002a6:	3714      	adds	r7, #20
 80002a8:	46bd      	mov	sp, r7
 80002aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ae:	4770      	bx	lr
 80002b0:	e000ed00 	.word	0xe000ed00

080002b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80002b4:	b480      	push	{r7}
 80002b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80002b8:	4b04      	ldr	r3, [pc, #16]	; (80002cc <__NVIC_GetPriorityGrouping+0x18>)
 80002ba:	68db      	ldr	r3, [r3, #12]
 80002bc:	0a1b      	lsrs	r3, r3, #8
 80002be:	f003 0307 	and.w	r3, r3, #7
}
 80002c2:	4618      	mov	r0, r3
 80002c4:	46bd      	mov	sp, r7
 80002c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ca:	4770      	bx	lr
 80002cc:	e000ed00 	.word	0xe000ed00

080002d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80002d0:	b480      	push	{r7}
 80002d2:	b083      	sub	sp, #12
 80002d4:	af00      	add	r7, sp, #0
 80002d6:	4603      	mov	r3, r0
 80002d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80002da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002de:	2b00      	cmp	r3, #0
 80002e0:	db0b      	blt.n	80002fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80002e2:	79fb      	ldrb	r3, [r7, #7]
 80002e4:	f003 021f 	and.w	r2, r3, #31
 80002e8:	4907      	ldr	r1, [pc, #28]	; (8000308 <__NVIC_EnableIRQ+0x38>)
 80002ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002ee:	095b      	lsrs	r3, r3, #5
 80002f0:	2001      	movs	r0, #1
 80002f2:	fa00 f202 	lsl.w	r2, r0, r2
 80002f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80002fa:	bf00      	nop
 80002fc:	370c      	adds	r7, #12
 80002fe:	46bd      	mov	sp, r7
 8000300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000304:	4770      	bx	lr
 8000306:	bf00      	nop
 8000308:	e000e100 	.word	0xe000e100

0800030c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800030c:	b480      	push	{r7}
 800030e:	b083      	sub	sp, #12
 8000310:	af00      	add	r7, sp, #0
 8000312:	4603      	mov	r3, r0
 8000314:	6039      	str	r1, [r7, #0]
 8000316:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000318:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800031c:	2b00      	cmp	r3, #0
 800031e:	db0a      	blt.n	8000336 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000320:	683b      	ldr	r3, [r7, #0]
 8000322:	b2da      	uxtb	r2, r3
 8000324:	490c      	ldr	r1, [pc, #48]	; (8000358 <__NVIC_SetPriority+0x4c>)
 8000326:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800032a:	0112      	lsls	r2, r2, #4
 800032c:	b2d2      	uxtb	r2, r2
 800032e:	440b      	add	r3, r1
 8000330:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000334:	e00a      	b.n	800034c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000336:	683b      	ldr	r3, [r7, #0]
 8000338:	b2da      	uxtb	r2, r3
 800033a:	4908      	ldr	r1, [pc, #32]	; (800035c <__NVIC_SetPriority+0x50>)
 800033c:	79fb      	ldrb	r3, [r7, #7]
 800033e:	f003 030f 	and.w	r3, r3, #15
 8000342:	3b04      	subs	r3, #4
 8000344:	0112      	lsls	r2, r2, #4
 8000346:	b2d2      	uxtb	r2, r2
 8000348:	440b      	add	r3, r1
 800034a:	761a      	strb	r2, [r3, #24]
}
 800034c:	bf00      	nop
 800034e:	370c      	adds	r7, #12
 8000350:	46bd      	mov	sp, r7
 8000352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000356:	4770      	bx	lr
 8000358:	e000e100 	.word	0xe000e100
 800035c:	e000ed00 	.word	0xe000ed00

08000360 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000360:	b480      	push	{r7}
 8000362:	b089      	sub	sp, #36	; 0x24
 8000364:	af00      	add	r7, sp, #0
 8000366:	60f8      	str	r0, [r7, #12]
 8000368:	60b9      	str	r1, [r7, #8]
 800036a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800036c:	68fb      	ldr	r3, [r7, #12]
 800036e:	f003 0307 	and.w	r3, r3, #7
 8000372:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000374:	69fb      	ldr	r3, [r7, #28]
 8000376:	f1c3 0307 	rsb	r3, r3, #7
 800037a:	2b04      	cmp	r3, #4
 800037c:	bf28      	it	cs
 800037e:	2304      	movcs	r3, #4
 8000380:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000382:	69fb      	ldr	r3, [r7, #28]
 8000384:	3304      	adds	r3, #4
 8000386:	2b06      	cmp	r3, #6
 8000388:	d902      	bls.n	8000390 <NVIC_EncodePriority+0x30>
 800038a:	69fb      	ldr	r3, [r7, #28]
 800038c:	3b03      	subs	r3, #3
 800038e:	e000      	b.n	8000392 <NVIC_EncodePriority+0x32>
 8000390:	2300      	movs	r3, #0
 8000392:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000394:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000398:	69bb      	ldr	r3, [r7, #24]
 800039a:	fa02 f303 	lsl.w	r3, r2, r3
 800039e:	43da      	mvns	r2, r3
 80003a0:	68bb      	ldr	r3, [r7, #8]
 80003a2:	401a      	ands	r2, r3
 80003a4:	697b      	ldr	r3, [r7, #20]
 80003a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80003a8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80003ac:	697b      	ldr	r3, [r7, #20]
 80003ae:	fa01 f303 	lsl.w	r3, r1, r3
 80003b2:	43d9      	mvns	r1, r3
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80003b8:	4313      	orrs	r3, r2
         );
}
 80003ba:	4618      	mov	r0, r3
 80003bc:	3724      	adds	r7, #36	; 0x24
 80003be:	46bd      	mov	sp, r7
 80003c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003c4:	4770      	bx	lr

080003c6 <LL_DAC_SetSampleAndHoldSampleTime>:
  *             Refer to device datasheet for channels availability.
  * @param  SampleTime Value between Min_Data=0x000 and Max_Data=0x3FF
  * @retval None
  */
__STATIC_INLINE void LL_DAC_SetSampleAndHoldSampleTime(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t SampleTime)
{
 80003c6:	b480      	push	{r7}
 80003c8:	b087      	sub	sp, #28
 80003ca:	af00      	add	r7, sp, #0
 80003cc:	60f8      	str	r0, [r7, #12]
 80003ce:	60b9      	str	r1, [r7, #8]
 80003d0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx->SHSR1, (DAC_Channel >> DAC_REG_SHSRX_REGOFFSET_BITOFFSET_POS) & DAC_REG_SHSRX_REGOFFSET_MASK_POSBIT0);
 80003d2:	68fb      	ldr	r3, [r7, #12]
 80003d4:	3340      	adds	r3, #64	; 0x40
 80003d6:	461a      	mov	r2, r3
 80003d8:	68bb      	ldr	r3, [r7, #8]
 80003da:	099b      	lsrs	r3, r3, #6
 80003dc:	009b      	lsls	r3, r3, #2
 80003de:	f003 0304 	and.w	r3, r3, #4
 80003e2:	4413      	add	r3, r2
 80003e4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80003e6:	697b      	ldr	r3, [r7, #20]
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80003ee:	f023 0303 	bic.w	r3, r3, #3
 80003f2:	687a      	ldr	r2, [r7, #4]
 80003f4:	431a      	orrs	r2, r3
 80003f6:	697b      	ldr	r3, [r7, #20]
 80003f8:	601a      	str	r2, [r3, #0]
             DAC_SHSR1_TSAMPLE1,
             SampleTime);
}
 80003fa:	bf00      	nop
 80003fc:	371c      	adds	r7, #28
 80003fe:	46bd      	mov	sp, r7
 8000400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000404:	4770      	bx	lr

08000406 <LL_DAC_SetSampleAndHoldHoldTime>:
  *             Refer to device datasheet for channels availability.
  * @param  HoldTime Value between Min_Data=0x000 and Max_Data=0x3FF
  * @retval None
  */
__STATIC_INLINE void LL_DAC_SetSampleAndHoldHoldTime(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t HoldTime)
{
 8000406:	b480      	push	{r7}
 8000408:	b085      	sub	sp, #20
 800040a:	af00      	add	r7, sp, #0
 800040c:	60f8      	str	r0, [r7, #12]
 800040e:	60b9      	str	r1, [r7, #8]
 8000410:	607a      	str	r2, [r7, #4]
  MODIFY_REG(DACx->SHHR,
 8000412:	68fb      	ldr	r3, [r7, #12]
 8000414:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000416:	68bb      	ldr	r3, [r7, #8]
 8000418:	f003 0310 	and.w	r3, r3, #16
 800041c:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8000420:	fa01 f303 	lsl.w	r3, r1, r3
 8000424:	43db      	mvns	r3, r3
 8000426:	401a      	ands	r2, r3
 8000428:	68bb      	ldr	r3, [r7, #8]
 800042a:	f003 0310 	and.w	r3, r3, #16
 800042e:	6879      	ldr	r1, [r7, #4]
 8000430:	fa01 f303 	lsl.w	r3, r1, r3
 8000434:	431a      	orrs	r2, r3
 8000436:	68fb      	ldr	r3, [r7, #12]
 8000438:	649a      	str	r2, [r3, #72]	; 0x48
             DAC_SHHR_THOLD1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK),
             HoldTime << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
}
 800043a:	bf00      	nop
 800043c:	3714      	adds	r7, #20
 800043e:	46bd      	mov	sp, r7
 8000440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000444:	4770      	bx	lr

08000446 <LL_DAC_SetSampleAndHoldRefreshTime>:
  *             Refer to device datasheet for channels availability.
  * @param  RefreshTime Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_DAC_SetSampleAndHoldRefreshTime(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t RefreshTime)
{
 8000446:	b480      	push	{r7}
 8000448:	b085      	sub	sp, #20
 800044a:	af00      	add	r7, sp, #0
 800044c:	60f8      	str	r0, [r7, #12]
 800044e:	60b9      	str	r1, [r7, #8]
 8000450:	607a      	str	r2, [r7, #4]
  MODIFY_REG(DACx->SHRR,
 8000452:	68fb      	ldr	r3, [r7, #12]
 8000454:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000456:	68bb      	ldr	r3, [r7, #8]
 8000458:	f003 0310 	and.w	r3, r3, #16
 800045c:	21ff      	movs	r1, #255	; 0xff
 800045e:	fa01 f303 	lsl.w	r3, r1, r3
 8000462:	43db      	mvns	r3, r3
 8000464:	401a      	ands	r2, r3
 8000466:	68bb      	ldr	r3, [r7, #8]
 8000468:	f003 0310 	and.w	r3, r3, #16
 800046c:	6879      	ldr	r1, [r7, #4]
 800046e:	fa01 f303 	lsl.w	r3, r1, r3
 8000472:	431a      	orrs	r2, r3
 8000474:	68fb      	ldr	r3, [r7, #12]
 8000476:	64da      	str	r2, [r3, #76]	; 0x4c
             DAC_SHRR_TREFRESH1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK),
             RefreshTime << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
}
 8000478:	bf00      	nop
 800047a:	3714      	adds	r7, #20
 800047c:	46bd      	mov	sp, r7
 800047e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000482:	4770      	bx	lr

08000484 <LL_DAC_SetSignedFormat>:
  *         @arg @ref LL_DAC_SIGNED_FORMAT_ENABLE
  *         @arg @ref LL_DAC_SIGNED_FORMAT_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_DAC_SetSignedFormat(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t SignedFormat)
{
 8000484:	b480      	push	{r7}
 8000486:	b085      	sub	sp, #20
 8000488:	af00      	add	r7, sp, #0
 800048a:	60f8      	str	r0, [r7, #12]
 800048c:	60b9      	str	r1, [r7, #8]
 800048e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(DACx->MCR,
 8000490:	68fb      	ldr	r3, [r7, #12]
 8000492:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000494:	68bb      	ldr	r3, [r7, #8]
 8000496:	f003 0310 	and.w	r3, r3, #16
 800049a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800049e:	fa01 f303 	lsl.w	r3, r1, r3
 80004a2:	43db      	mvns	r3, r3
 80004a4:	401a      	ands	r2, r3
 80004a6:	68bb      	ldr	r3, [r7, #8]
 80004a8:	f003 0310 	and.w	r3, r3, #16
 80004ac:	6879      	ldr	r1, [r7, #4]
 80004ae:	fa01 f303 	lsl.w	r3, r1, r3
 80004b2:	431a      	orrs	r2, r3
 80004b4:	68fb      	ldr	r3, [r7, #12]
 80004b6:	63da      	str	r2, [r3, #60]	; 0x3c
             DAC_MCR_SINFORMAT1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK),
             SignedFormat << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
}
 80004b8:	bf00      	nop
 80004ba:	3714      	adds	r7, #20
 80004bc:	46bd      	mov	sp, r7
 80004be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c2:	4770      	bx	lr

080004c4 <LL_DAC_DisableDMADoubleDataMode>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval None
  */
__STATIC_INLINE void LL_DAC_DisableDMADoubleDataMode(DAC_TypeDef *DACx, uint32_t DAC_Channel)
{
 80004c4:	b480      	push	{r7}
 80004c6:	b083      	sub	sp, #12
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	6078      	str	r0, [r7, #4]
 80004cc:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(DACx->MCR,
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80004d2:	683b      	ldr	r3, [r7, #0]
 80004d4:	f003 0310 	and.w	r3, r3, #16
 80004d8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004dc:	fa01 f303 	lsl.w	r3, r1, r3
 80004e0:	43db      	mvns	r3, r3
 80004e2:	401a      	ands	r2, r3
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	63da      	str	r2, [r3, #60]	; 0x3c
            DAC_MCR_DMADOUBLE1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
}
 80004e8:	bf00      	nop
 80004ea:	370c      	adds	r7, #12
 80004ec:	46bd      	mov	sp, r7
 80004ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f2:	4770      	bx	lr

080004f4 <LL_DAC_Enable>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval None
  */
__STATIC_INLINE void LL_DAC_Enable(DAC_TypeDef *DACx, uint32_t DAC_Channel)
{
 80004f4:	b480      	push	{r7}
 80004f6:	b083      	sub	sp, #12
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
 80004fc:	6039      	str	r1, [r7, #0]
  SET_BIT(DACx->CR,
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	681a      	ldr	r2, [r3, #0]
 8000502:	683b      	ldr	r3, [r7, #0]
 8000504:	f003 0310 	and.w	r3, r3, #16
 8000508:	2101      	movs	r1, #1
 800050a:	fa01 f303 	lsl.w	r3, r1, r3
 800050e:	431a      	orrs	r2, r3
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	601a      	str	r2, [r3, #0]
          DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
}
 8000514:	bf00      	nop
 8000516:	370c      	adds	r7, #12
 8000518:	46bd      	mov	sp, r7
 800051a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800051e:	4770      	bx	lr

08000520 <LL_DAC_EnableTrigger>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval None
  */
__STATIC_INLINE void LL_DAC_EnableTrigger(DAC_TypeDef *DACx, uint32_t DAC_Channel)
{
 8000520:	b480      	push	{r7}
 8000522:	b083      	sub	sp, #12
 8000524:	af00      	add	r7, sp, #0
 8000526:	6078      	str	r0, [r7, #4]
 8000528:	6039      	str	r1, [r7, #0]
  SET_BIT(DACx->CR,
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	681a      	ldr	r2, [r3, #0]
 800052e:	683b      	ldr	r3, [r7, #0]
 8000530:	f003 0310 	and.w	r3, r3, #16
 8000534:	2102      	movs	r1, #2
 8000536:	fa01 f303 	lsl.w	r3, r1, r3
 800053a:	431a      	orrs	r2, r3
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	601a      	str	r2, [r3, #0]
          DAC_CR_TEN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
}
 8000540:	bf00      	nop
 8000542:	370c      	adds	r7, #12
 8000544:	46bd      	mov	sp, r7
 8000546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800054a:	4770      	bx	lr

0800054c <LL_DAC_DisableTrigger>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval None
  */
__STATIC_INLINE void LL_DAC_DisableTrigger(DAC_TypeDef *DACx, uint32_t DAC_Channel)
{
 800054c:	b480      	push	{r7}
 800054e:	b083      	sub	sp, #12
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]
 8000554:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(DACx->CR,
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	681a      	ldr	r2, [r3, #0]
 800055a:	683b      	ldr	r3, [r7, #0]
 800055c:	f003 0310 	and.w	r3, r3, #16
 8000560:	2102      	movs	r1, #2
 8000562:	fa01 f303 	lsl.w	r3, r1, r3
 8000566:	43db      	mvns	r3, r3
 8000568:	401a      	ands	r2, r3
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	601a      	str	r2, [r3, #0]
            DAC_CR_TEN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
}
 800056e:	bf00      	nop
 8000570:	370c      	adds	r7, #12
 8000572:	46bd      	mov	sp, r7
 8000574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000578:	4770      	bx	lr

0800057a <LL_DAC_TrigSWConversion>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval None
  */
__STATIC_INLINE void LL_DAC_TrigSWConversion(DAC_TypeDef *DACx, uint32_t DAC_Channel)
{
 800057a:	b480      	push	{r7}
 800057c:	b083      	sub	sp, #12
 800057e:	af00      	add	r7, sp, #0
 8000580:	6078      	str	r0, [r7, #4]
 8000582:	6039      	str	r1, [r7, #0]
  SET_BIT(DACx->SWTRIGR,
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	685a      	ldr	r2, [r3, #4]
 8000588:	683b      	ldr	r3, [r7, #0]
 800058a:	f003 0303 	and.w	r3, r3, #3
 800058e:	431a      	orrs	r2, r3
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	605a      	str	r2, [r3, #4]
          (DAC_Channel & DAC_SWTR_CHX_MASK));
}
 8000594:	bf00      	nop
 8000596:	370c      	adds	r7, #12
 8000598:	46bd      	mov	sp, r7
 800059a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059e:	4770      	bx	lr

080005a0 <LL_DAC_ConvertData12RightAligned>:
  *             Refer to device datasheet for channels availability.
  * @param  Data Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_DAC_ConvertData12RightAligned(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Data)
{
 80005a0:	b480      	push	{r7}
 80005a2:	b087      	sub	sp, #28
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	60f8      	str	r0, [r7, #12]
 80005a8:	60b9      	str	r1, [r7, #8]
 80005aa:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx->DHR12R1, (DAC_Channel >> DAC_REG_DHR12RX_REGOFFSET_BITOFFSET_POS) & DAC_REG_DHR_REGOFFSET_MASK_POSBIT0);
 80005ac:	68fb      	ldr	r3, [r7, #12]
 80005ae:	3308      	adds	r3, #8
 80005b0:	461a      	mov	r2, r3
 80005b2:	68bb      	ldr	r3, [r7, #8]
 80005b4:	0f1b      	lsrs	r3, r3, #28
 80005b6:	009b      	lsls	r3, r3, #2
 80005b8:	4413      	add	r3, r2
 80005ba:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80005bc:	697b      	ldr	r3, [r7, #20]
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80005c4:	f023 030f 	bic.w	r3, r3, #15
 80005c8:	687a      	ldr	r2, [r7, #4]
 80005ca:	431a      	orrs	r2, r3
 80005cc:	697b      	ldr	r3, [r7, #20]
 80005ce:	601a      	str	r2, [r3, #0]
             DAC_DHR12R1_DACC1DHR,
             Data);
}
 80005d0:	bf00      	nop
 80005d2:	371c      	adds	r7, #28
 80005d4:	46bd      	mov	sp, r7
 80005d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005da:	4770      	bx	lr

080005dc <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80005dc:	b480      	push	{r7}
 80005de:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80005e0:	4b05      	ldr	r3, [pc, #20]	; (80005f8 <LL_RCC_HSI_Enable+0x1c>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	4a04      	ldr	r2, [pc, #16]	; (80005f8 <LL_RCC_HSI_Enable+0x1c>)
 80005e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80005ea:	6013      	str	r3, [r2, #0]
}
 80005ec:	bf00      	nop
 80005ee:	46bd      	mov	sp, r7
 80005f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f4:	4770      	bx	lr
 80005f6:	bf00      	nop
 80005f8:	40021000 	.word	0x40021000

080005fc <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80005fc:	b480      	push	{r7}
 80005fe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8000600:	4b07      	ldr	r3, [pc, #28]	; (8000620 <LL_RCC_HSI_IsReady+0x24>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000608:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800060c:	d101      	bne.n	8000612 <LL_RCC_HSI_IsReady+0x16>
 800060e:	2301      	movs	r3, #1
 8000610:	e000      	b.n	8000614 <LL_RCC_HSI_IsReady+0x18>
 8000612:	2300      	movs	r3, #0
}
 8000614:	4618      	mov	r0, r3
 8000616:	46bd      	mov	sp, r7
 8000618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061c:	4770      	bx	lr
 800061e:	bf00      	nop
 8000620:	40021000 	.word	0x40021000

08000624 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8000624:	b480      	push	{r7}
 8000626:	b083      	sub	sp, #12
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800062c:	4b07      	ldr	r3, [pc, #28]	; (800064c <LL_RCC_HSI_SetCalibTrimming+0x28>)
 800062e:	685b      	ldr	r3, [r3, #4]
 8000630:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	061b      	lsls	r3, r3, #24
 8000638:	4904      	ldr	r1, [pc, #16]	; (800064c <LL_RCC_HSI_SetCalibTrimming+0x28>)
 800063a:	4313      	orrs	r3, r2
 800063c:	604b      	str	r3, [r1, #4]
}
 800063e:	bf00      	nop
 8000640:	370c      	adds	r7, #12
 8000642:	46bd      	mov	sp, r7
 8000644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000648:	4770      	bx	lr
 800064a:	bf00      	nop
 800064c:	40021000 	.word	0x40021000

08000650 <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
 8000650:	b480      	push	{r7}
 8000652:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8000654:	4b06      	ldr	r3, [pc, #24]	; (8000670 <LL_RCC_LSI_Enable+0x20>)
 8000656:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800065a:	4a05      	ldr	r2, [pc, #20]	; (8000670 <LL_RCC_LSI_Enable+0x20>)
 800065c:	f043 0301 	orr.w	r3, r3, #1
 8000660:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8000664:	bf00      	nop
 8000666:	46bd      	mov	sp, r7
 8000668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop
 8000670:	40021000 	.word	0x40021000

08000674 <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
 8000674:	b480      	push	{r7}
 8000676:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8000678:	4b07      	ldr	r3, [pc, #28]	; (8000698 <LL_RCC_LSI_IsReady+0x24>)
 800067a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800067e:	f003 0302 	and.w	r3, r3, #2
 8000682:	2b02      	cmp	r3, #2
 8000684:	d101      	bne.n	800068a <LL_RCC_LSI_IsReady+0x16>
 8000686:	2301      	movs	r3, #1
 8000688:	e000      	b.n	800068c <LL_RCC_LSI_IsReady+0x18>
 800068a:	2300      	movs	r3, #0
}
 800068c:	4618      	mov	r0, r3
 800068e:	46bd      	mov	sp, r7
 8000690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000694:	4770      	bx	lr
 8000696:	bf00      	nop
 8000698:	40021000 	.word	0x40021000

0800069c <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 800069c:	b480      	push	{r7}
 800069e:	b083      	sub	sp, #12
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80006a4:	4b06      	ldr	r3, [pc, #24]	; (80006c0 <LL_RCC_SetSysClkSource+0x24>)
 80006a6:	689b      	ldr	r3, [r3, #8]
 80006a8:	f023 0203 	bic.w	r2, r3, #3
 80006ac:	4904      	ldr	r1, [pc, #16]	; (80006c0 <LL_RCC_SetSysClkSource+0x24>)
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	4313      	orrs	r3, r2
 80006b2:	608b      	str	r3, [r1, #8]
}
 80006b4:	bf00      	nop
 80006b6:	370c      	adds	r7, #12
 80006b8:	46bd      	mov	sp, r7
 80006ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006be:	4770      	bx	lr
 80006c0:	40021000 	.word	0x40021000

080006c4 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80006c4:	b480      	push	{r7}
 80006c6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80006c8:	4b04      	ldr	r3, [pc, #16]	; (80006dc <LL_RCC_GetSysClkSource+0x18>)
 80006ca:	689b      	ldr	r3, [r3, #8]
 80006cc:	f003 030c 	and.w	r3, r3, #12
}
 80006d0:	4618      	mov	r0, r3
 80006d2:	46bd      	mov	sp, r7
 80006d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop
 80006dc:	40021000 	.word	0x40021000

080006e0 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80006e0:	b480      	push	{r7}
 80006e2:	b083      	sub	sp, #12
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80006e8:	4b06      	ldr	r3, [pc, #24]	; (8000704 <LL_RCC_SetAHBPrescaler+0x24>)
 80006ea:	689b      	ldr	r3, [r3, #8]
 80006ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80006f0:	4904      	ldr	r1, [pc, #16]	; (8000704 <LL_RCC_SetAHBPrescaler+0x24>)
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	4313      	orrs	r3, r2
 80006f6:	608b      	str	r3, [r1, #8]
}
 80006f8:	bf00      	nop
 80006fa:	370c      	adds	r7, #12
 80006fc:	46bd      	mov	sp, r7
 80006fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000702:	4770      	bx	lr
 8000704:	40021000 	.word	0x40021000

08000708 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000708:	b480      	push	{r7}
 800070a:	b083      	sub	sp, #12
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8000710:	4b06      	ldr	r3, [pc, #24]	; (800072c <LL_RCC_SetAPB1Prescaler+0x24>)
 8000712:	689b      	ldr	r3, [r3, #8]
 8000714:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000718:	4904      	ldr	r1, [pc, #16]	; (800072c <LL_RCC_SetAPB1Prescaler+0x24>)
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	4313      	orrs	r3, r2
 800071e:	608b      	str	r3, [r1, #8]
}
 8000720:	bf00      	nop
 8000722:	370c      	adds	r7, #12
 8000724:	46bd      	mov	sp, r7
 8000726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072a:	4770      	bx	lr
 800072c:	40021000 	.word	0x40021000

08000730 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8000730:	b480      	push	{r7}
 8000732:	b083      	sub	sp, #12
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000738:	4b06      	ldr	r3, [pc, #24]	; (8000754 <LL_RCC_SetAPB2Prescaler+0x24>)
 800073a:	689b      	ldr	r3, [r3, #8]
 800073c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000740:	4904      	ldr	r1, [pc, #16]	; (8000754 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	4313      	orrs	r3, r2
 8000746:	608b      	str	r3, [r1, #8]
}
 8000748:	bf00      	nop
 800074a:	370c      	adds	r7, #12
 800074c:	46bd      	mov	sp, r7
 800074e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000752:	4770      	bx	lr
 8000754:	40021000 	.word	0x40021000

08000758 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8000758:	b480      	push	{r7}
 800075a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800075c:	4b05      	ldr	r3, [pc, #20]	; (8000774 <LL_RCC_PLL_Enable+0x1c>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	4a04      	ldr	r2, [pc, #16]	; (8000774 <LL_RCC_PLL_Enable+0x1c>)
 8000762:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000766:	6013      	str	r3, [r2, #0]
}
 8000768:	bf00      	nop
 800076a:	46bd      	mov	sp, r7
 800076c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000770:	4770      	bx	lr
 8000772:	bf00      	nop
 8000774:	40021000 	.word	0x40021000

08000778 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8000778:	b480      	push	{r7}
 800077a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800077c:	4b07      	ldr	r3, [pc, #28]	; (800079c <LL_RCC_PLL_IsReady+0x24>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000784:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8000788:	d101      	bne.n	800078e <LL_RCC_PLL_IsReady+0x16>
 800078a:	2301      	movs	r3, #1
 800078c:	e000      	b.n	8000790 <LL_RCC_PLL_IsReady+0x18>
 800078e:	2300      	movs	r3, #0
}
 8000790:	4618      	mov	r0, r3
 8000792:	46bd      	mov	sp, r7
 8000794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000798:	4770      	bx	lr
 800079a:	bf00      	nop
 800079c:	40021000 	.word	0x40021000

080007a0 <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 80007a0:	b480      	push	{r7}
 80007a2:	b085      	sub	sp, #20
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	60f8      	str	r0, [r7, #12]
 80007a8:	60b9      	str	r1, [r7, #8]
 80007aa:	607a      	str	r2, [r7, #4]
 80007ac:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 80007ae:	4b0a      	ldr	r3, [pc, #40]	; (80007d8 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 80007b0:	68da      	ldr	r2, [r3, #12]
 80007b2:	4b0a      	ldr	r3, [pc, #40]	; (80007dc <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 80007b4:	4013      	ands	r3, r2
 80007b6:	68f9      	ldr	r1, [r7, #12]
 80007b8:	68ba      	ldr	r2, [r7, #8]
 80007ba:	4311      	orrs	r1, r2
 80007bc:	687a      	ldr	r2, [r7, #4]
 80007be:	0212      	lsls	r2, r2, #8
 80007c0:	4311      	orrs	r1, r2
 80007c2:	683a      	ldr	r2, [r7, #0]
 80007c4:	430a      	orrs	r2, r1
 80007c6:	4904      	ldr	r1, [pc, #16]	; (80007d8 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 80007c8:	4313      	orrs	r3, r2
 80007ca:	60cb      	str	r3, [r1, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
}
 80007cc:	bf00      	nop
 80007ce:	3714      	adds	r7, #20
 80007d0:	46bd      	mov	sp, r7
 80007d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d6:	4770      	bx	lr
 80007d8:	40021000 	.word	0x40021000
 80007dc:	f9ff800c 	.word	0xf9ff800c

080007e0 <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 80007e4:	4b05      	ldr	r3, [pc, #20]	; (80007fc <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 80007e6:	68db      	ldr	r3, [r3, #12]
 80007e8:	4a04      	ldr	r2, [pc, #16]	; (80007fc <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 80007ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80007ee:	60d3      	str	r3, [r2, #12]
}
 80007f0:	bf00      	nop
 80007f2:	46bd      	mov	sp, r7
 80007f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f8:	4770      	bx	lr
 80007fa:	bf00      	nop
 80007fc:	40021000 	.word	0x40021000

08000800 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000800:	b480      	push	{r7}
 8000802:	b085      	sub	sp, #20
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000808:	4b08      	ldr	r3, [pc, #32]	; (800082c <LL_AHB2_GRP1_EnableClock+0x2c>)
 800080a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800080c:	4907      	ldr	r1, [pc, #28]	; (800082c <LL_AHB2_GRP1_EnableClock+0x2c>)
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	4313      	orrs	r3, r2
 8000812:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000814:	4b05      	ldr	r3, [pc, #20]	; (800082c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000816:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	4013      	ands	r3, r2
 800081c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800081e:	68fb      	ldr	r3, [r7, #12]
}
 8000820:	bf00      	nop
 8000822:	3714      	adds	r7, #20
 8000824:	46bd      	mov	sp, r7
 8000826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082a:	4770      	bx	lr
 800082c:	40021000 	.word	0x40021000

08000830 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000830:	b480      	push	{r7}
 8000832:	b085      	sub	sp, #20
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000838:	4b08      	ldr	r3, [pc, #32]	; (800085c <LL_APB1_GRP1_EnableClock+0x2c>)
 800083a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800083c:	4907      	ldr	r1, [pc, #28]	; (800085c <LL_APB1_GRP1_EnableClock+0x2c>)
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	4313      	orrs	r3, r2
 8000842:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000844:	4b05      	ldr	r3, [pc, #20]	; (800085c <LL_APB1_GRP1_EnableClock+0x2c>)
 8000846:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	4013      	ands	r3, r2
 800084c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800084e:	68fb      	ldr	r3, [r7, #12]
}
 8000850:	bf00      	nop
 8000852:	3714      	adds	r7, #20
 8000854:	46bd      	mov	sp, r7
 8000856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085a:	4770      	bx	lr
 800085c:	40021000 	.word	0x40021000

08000860 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000860:	b480      	push	{r7}
 8000862:	b085      	sub	sp, #20
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000868:	4b08      	ldr	r3, [pc, #32]	; (800088c <LL_APB2_GRP1_EnableClock+0x2c>)
 800086a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800086c:	4907      	ldr	r1, [pc, #28]	; (800088c <LL_APB2_GRP1_EnableClock+0x2c>)
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	4313      	orrs	r3, r2
 8000872:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000874:	4b05      	ldr	r3, [pc, #20]	; (800088c <LL_APB2_GRP1_EnableClock+0x2c>)
 8000876:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	4013      	ands	r3, r2
 800087c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800087e:	68fb      	ldr	r3, [r7, #12]
}
 8000880:	bf00      	nop
 8000882:	3714      	adds	r7, #20
 8000884:	46bd      	mov	sp, r7
 8000886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088a:	4770      	bx	lr
 800088c:	40021000 	.word	0x40021000

08000890 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8000890:	b480      	push	{r7}
 8000892:	b087      	sub	sp, #28
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
 8000898:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0x3U], (Line >> 16U), Port << (POSITION_VAL((Line >> 16U)) & 0x1FU) );
 800089a:	4a18      	ldr	r2, [pc, #96]	; (80008fc <LL_SYSCFG_SetEXTISource+0x6c>)
 800089c:	683b      	ldr	r3, [r7, #0]
 800089e:	f003 0303 	and.w	r3, r3, #3
 80008a2:	3302      	adds	r3, #2
 80008a4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80008a8:	683b      	ldr	r3, [r7, #0]
 80008aa:	0c1b      	lsrs	r3, r3, #16
 80008ac:	43db      	mvns	r3, r3
 80008ae:	ea02 0103 	and.w	r1, r2, r3
 80008b2:	683b      	ldr	r3, [r7, #0]
 80008b4:	0c1b      	lsrs	r3, r3, #16
 80008b6:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80008b8:	693b      	ldr	r3, [r7, #16]
 80008ba:	fa93 f3a3 	rbit	r3, r3
 80008be:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80008c0:	68fb      	ldr	r3, [r7, #12]
 80008c2:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80008c4:	697b      	ldr	r3, [r7, #20]
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d101      	bne.n	80008ce <LL_SYSCFG_SetEXTISource+0x3e>
  {
    return 32U;
 80008ca:	2320      	movs	r3, #32
 80008cc:	e003      	b.n	80008d6 <LL_SYSCFG_SetEXTISource+0x46>
  }
  return __builtin_clz(value);
 80008ce:	697b      	ldr	r3, [r7, #20]
 80008d0:	fab3 f383 	clz	r3, r3
 80008d4:	b2db      	uxtb	r3, r3
 80008d6:	f003 031f 	and.w	r3, r3, #31
 80008da:	687a      	ldr	r2, [r7, #4]
 80008dc:	409a      	lsls	r2, r3
 80008de:	4807      	ldr	r0, [pc, #28]	; (80008fc <LL_SYSCFG_SetEXTISource+0x6c>)
 80008e0:	683b      	ldr	r3, [r7, #0]
 80008e2:	f003 0303 	and.w	r3, r3, #3
 80008e6:	430a      	orrs	r2, r1
 80008e8:	3302      	adds	r3, #2
 80008ea:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 80008ee:	bf00      	nop
 80008f0:	371c      	adds	r7, #28
 80008f2:	46bd      	mov	sp, r7
 80008f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f8:	4770      	bx	lr
 80008fa:	bf00      	nop
 80008fc:	40010000 	.word	0x40010000

08000900 <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8000900:	b480      	push	{r7}
 8000902:	b083      	sub	sp, #12
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000908:	4b06      	ldr	r3, [pc, #24]	; (8000924 <LL_FLASH_SetLatency+0x24>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	f023 020f 	bic.w	r2, r3, #15
 8000910:	4904      	ldr	r1, [pc, #16]	; (8000924 <LL_FLASH_SetLatency+0x24>)
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	4313      	orrs	r3, r2
 8000916:	600b      	str	r3, [r1, #0]
}
 8000918:	bf00      	nop
 800091a:	370c      	adds	r7, #12
 800091c:	46bd      	mov	sp, r7
 800091e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000922:	4770      	bx	lr
 8000924:	40022000 	.word	0x40022000

08000928 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_15 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8000928:	b480      	push	{r7}
 800092a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 800092c:	4b04      	ldr	r3, [pc, #16]	; (8000940 <LL_FLASH_GetLatency+0x18>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	f003 030f 	and.w	r3, r3, #15
}
 8000934:	4618      	mov	r0, r3
 8000936:	46bd      	mov	sp, r7
 8000938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093c:	4770      	bx	lr
 800093e:	bf00      	nop
 8000940:	40022000 	.word	0x40022000

08000944 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8000944:	b480      	push	{r7}
 8000946:	b083      	sub	sp, #12
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800094c:	4b06      	ldr	r3, [pc, #24]	; (8000968 <LL_PWR_SetRegulVoltageScaling+0x24>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8000954:	4904      	ldr	r1, [pc, #16]	; (8000968 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	4313      	orrs	r3, r2
 800095a:	600b      	str	r3, [r1, #0]
}
 800095c:	bf00      	nop
 800095e:	370c      	adds	r7, #12
 8000960:	46bd      	mov	sp, r7
 8000962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000966:	4770      	bx	lr
 8000968:	40007000 	.word	0x40007000

0800096c <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 800096c:	b480      	push	{r7}
 800096e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8000970:	4b05      	ldr	r3, [pc, #20]	; (8000988 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8000972:	689b      	ldr	r3, [r3, #8]
 8000974:	4a04      	ldr	r2, [pc, #16]	; (8000988 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8000976:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800097a:	6093      	str	r3, [r2, #8]
}
 800097c:	bf00      	nop
 800097e:	46bd      	mov	sp, r7
 8000980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop
 8000988:	40007000 	.word	0x40007000

0800098c <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 800098c:	b480      	push	{r7}
 800098e:	b08b      	sub	sp, #44	; 0x2c
 8000990:	af00      	add	r7, sp, #0
 8000992:	60f8      	str	r0, [r7, #12]
 8000994:	60b9      	str	r1, [r7, #8]
 8000996:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8000998:	68fb      	ldr	r3, [r7, #12]
 800099a:	681a      	ldr	r2, [r3, #0]
 800099c:	68bb      	ldr	r3, [r7, #8]
 800099e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80009a0:	697b      	ldr	r3, [r7, #20]
 80009a2:	fa93 f3a3 	rbit	r3, r3
 80009a6:	613b      	str	r3, [r7, #16]
  return result;
 80009a8:	693b      	ldr	r3, [r7, #16]
 80009aa:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80009ac:	69bb      	ldr	r3, [r7, #24]
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d101      	bne.n	80009b6 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 80009b2:	2320      	movs	r3, #32
 80009b4:	e003      	b.n	80009be <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 80009b6:	69bb      	ldr	r3, [r7, #24]
 80009b8:	fab3 f383 	clz	r3, r3
 80009bc:	b2db      	uxtb	r3, r3
 80009be:	005b      	lsls	r3, r3, #1
 80009c0:	2103      	movs	r1, #3
 80009c2:	fa01 f303 	lsl.w	r3, r1, r3
 80009c6:	43db      	mvns	r3, r3
 80009c8:	401a      	ands	r2, r3
 80009ca:	68bb      	ldr	r3, [r7, #8]
 80009cc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80009ce:	6a3b      	ldr	r3, [r7, #32]
 80009d0:	fa93 f3a3 	rbit	r3, r3
 80009d4:	61fb      	str	r3, [r7, #28]
  return result;
 80009d6:	69fb      	ldr	r3, [r7, #28]
 80009d8:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80009da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d101      	bne.n	80009e4 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 80009e0:	2320      	movs	r3, #32
 80009e2:	e003      	b.n	80009ec <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 80009e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009e6:	fab3 f383 	clz	r3, r3
 80009ea:	b2db      	uxtb	r3, r3
 80009ec:	005b      	lsls	r3, r3, #1
 80009ee:	6879      	ldr	r1, [r7, #4]
 80009f0:	fa01 f303 	lsl.w	r3, r1, r3
 80009f4:	431a      	orrs	r2, r3
 80009f6:	68fb      	ldr	r3, [r7, #12]
 80009f8:	601a      	str	r2, [r3, #0]
}
 80009fa:	bf00      	nop
 80009fc:	372c      	adds	r7, #44	; 0x2c
 80009fe:	46bd      	mov	sp, r7
 8000a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a04:	4770      	bx	lr

08000a06 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8000a06:	b480      	push	{r7}
 8000a08:	b08b      	sub	sp, #44	; 0x2c
 8000a0a:	af00      	add	r7, sp, #0
 8000a0c:	60f8      	str	r0, [r7, #12]
 8000a0e:	60b9      	str	r1, [r7, #8]
 8000a10:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8000a12:	68fb      	ldr	r3, [r7, #12]
 8000a14:	68da      	ldr	r2, [r3, #12]
 8000a16:	68bb      	ldr	r3, [r7, #8]
 8000a18:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a1a:	697b      	ldr	r3, [r7, #20]
 8000a1c:	fa93 f3a3 	rbit	r3, r3
 8000a20:	613b      	str	r3, [r7, #16]
  return result;
 8000a22:	693b      	ldr	r3, [r7, #16]
 8000a24:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8000a26:	69bb      	ldr	r3, [r7, #24]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d101      	bne.n	8000a30 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8000a2c:	2320      	movs	r3, #32
 8000a2e:	e003      	b.n	8000a38 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8000a30:	69bb      	ldr	r3, [r7, #24]
 8000a32:	fab3 f383 	clz	r3, r3
 8000a36:	b2db      	uxtb	r3, r3
 8000a38:	005b      	lsls	r3, r3, #1
 8000a3a:	2103      	movs	r1, #3
 8000a3c:	fa01 f303 	lsl.w	r3, r1, r3
 8000a40:	43db      	mvns	r3, r3
 8000a42:	401a      	ands	r2, r3
 8000a44:	68bb      	ldr	r3, [r7, #8]
 8000a46:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a48:	6a3b      	ldr	r3, [r7, #32]
 8000a4a:	fa93 f3a3 	rbit	r3, r3
 8000a4e:	61fb      	str	r3, [r7, #28]
  return result;
 8000a50:	69fb      	ldr	r3, [r7, #28]
 8000a52:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8000a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d101      	bne.n	8000a5e <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8000a5a:	2320      	movs	r3, #32
 8000a5c:	e003      	b.n	8000a66 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8000a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a60:	fab3 f383 	clz	r3, r3
 8000a64:	b2db      	uxtb	r3, r3
 8000a66:	005b      	lsls	r3, r3, #1
 8000a68:	6879      	ldr	r1, [r7, #4]
 8000a6a:	fa01 f303 	lsl.w	r3, r1, r3
 8000a6e:	431a      	orrs	r2, r3
 8000a70:	68fb      	ldr	r3, [r7, #12]
 8000a72:	60da      	str	r2, [r3, #12]
}
 8000a74:	bf00      	nop
 8000a76:	372c      	adds	r7, #44	; 0x2c
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7e:	4770      	bx	lr

08000a80 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000a80:	b480      	push	{r7}
 8000a82:	b083      	sub	sp, #12
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
 8000a88:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	683a      	ldr	r2, [r7, #0]
 8000a8e:	619a      	str	r2, [r3, #24]
}
 8000a90:	bf00      	nop
 8000a92:	370c      	adds	r7, #12
 8000a94:	46bd      	mov	sp, r7
 8000a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9a:	4770      	bx	lr

08000a9c <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	b083      	sub	sp, #12
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
 8000aa4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	683a      	ldr	r2, [r7, #0]
 8000aaa:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000aac:	bf00      	nop
 8000aae:	370c      	adds	r7, #12
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab6:	4770      	bx	lr

08000ab8 <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	b085      	sub	sp, #20
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
 8000ac0:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	695b      	ldr	r3, [r3, #20]
 8000ac6:	60fb      	str	r3, [r7, #12]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 8000ac8:	68fa      	ldr	r2, [r7, #12]
 8000aca:	683b      	ldr	r3, [r7, #0]
 8000acc:	4013      	ands	r3, r2
 8000ace:	041a      	lsls	r2, r3, #16
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	43d9      	mvns	r1, r3
 8000ad4:	683b      	ldr	r3, [r7, #0]
 8000ad6:	400b      	ands	r3, r1
 8000ad8:	431a      	orrs	r2, r3
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	619a      	str	r2, [r3, #24]
}
 8000ade:	bf00      	nop
 8000ae0:	3714      	adds	r7, #20
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae8:	4770      	bx	lr

08000aea <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000aea:	b580      	push	{r7, lr}
 8000aec:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8000aee:	2001      	movs	r0, #1
 8000af0:	f7ff feb6 	bl	8000860 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8000af4:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8000af8:	f7ff fe9a 	bl	8000830 <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000afc:	2003      	movs	r0, #3
 8000afe:	f7ff fbb5 	bl	800026c <__NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  LL_PWR_DisableUCPDDeadBattery();
 8000b02:	f7ff ff33 	bl	800096c <LL_PWR_DisableUCPDDeadBattery>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b06:	f000 f80f 	bl	8000b28 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b0a:	f000 f8d7 	bl	8000cbc <MX_GPIO_Init>
  MX_DAC1_Init();
 8000b0e:	f000 f875 	bl	8000bfc <MX_DAC1_Init>
  /* USER CODE BEGIN 2 */
/* Wait for User push-button press */
  WaitForUserButtonPress();
 8000b12:	f000 f985 	bl	8000e20 <WaitForUserButtonPress>
  
  /* Turn-off LED2 */
  LED_Off();
 8000b16:	f000 f970 	bl	8000dfa <LED_Off>
  
  /* Enable LSI (required for DAC mode sample-and-hold) */
  LL_RCC_LSI_Enable();
 8000b1a:	f7ff fd99 	bl	8000650 <LL_RCC_LSI_Enable>

  /* Activate DAC channel */
  Activate_DAC();
 8000b1e:	f000 f933 	bl	8000d88 <Activate_DAC>
  
  /* Turn-on LED2 */
  LED_On();
 8000b22:	f000 f961 	bl	8000de8 <LED_On>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000b26:	e7fe      	b.n	8000b26 <main+0x3c>

08000b28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_4);
 8000b2c:	2004      	movs	r0, #4
 8000b2e:	f7ff fee7 	bl	8000900 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_4)
 8000b32:	bf00      	nop
 8000b34:	f7ff fef8 	bl	8000928 <LL_FLASH_GetLatency>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	2b04      	cmp	r3, #4
 8000b3c:	d1fa      	bne.n	8000b34 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8000b3e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000b42:	f7ff feff 	bl	8000944 <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_HSI_Enable();
 8000b46:	f7ff fd49 	bl	80005dc <LL_RCC_HSI_Enable>
   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8000b4a:	bf00      	nop
 8000b4c:	f7ff fd56 	bl	80005fc <LL_RCC_HSI_IsReady>
 8000b50:	4603      	mov	r3, r0
 8000b52:	2b01      	cmp	r3, #1
 8000b54:	d1fa      	bne.n	8000b4c <SystemClock_Config+0x24>
  {
  }

  LL_RCC_HSI_SetCalibTrimming(64);
 8000b56:	2040      	movs	r0, #64	; 0x40
 8000b58:	f7ff fd64 	bl	8000624 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_LSI_Enable();
 8000b5c:	f7ff fd78 	bl	8000650 <LL_RCC_LSI_Enable>
   /* Wait till LSI is ready */
  while(LL_RCC_LSI_IsReady() != 1)
 8000b60:	bf00      	nop
 8000b62:	f7ff fd87 	bl	8000674 <LL_RCC_LSI_IsReady>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b01      	cmp	r3, #1
 8000b6a:	d1fa      	bne.n	8000b62 <SystemClock_Config+0x3a>
  {
  }

  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_4, 75, LL_RCC_PLLR_DIV_2);
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	224b      	movs	r2, #75	; 0x4b
 8000b70:	2130      	movs	r1, #48	; 0x30
 8000b72:	2002      	movs	r0, #2
 8000b74:	f7ff fe14 	bl	80007a0 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_EnableDomain_SYS();
 8000b78:	f7ff fe32 	bl	80007e0 <LL_RCC_PLL_EnableDomain_SYS>
  LL_RCC_PLL_Enable();
 8000b7c:	f7ff fdec 	bl	8000758 <LL_RCC_PLL_Enable>
   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8000b80:	bf00      	nop
 8000b82:	f7ff fdf9 	bl	8000778 <LL_RCC_PLL_IsReady>
 8000b86:	4603      	mov	r3, r0
 8000b88:	2b01      	cmp	r3, #1
 8000b8a:	d1fa      	bne.n	8000b82 <SystemClock_Config+0x5a>
  {
  }

  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8000b8c:	2003      	movs	r0, #3
 8000b8e:	f7ff fd85 	bl	800069c <LL_RCC_SetSysClkSource>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_2);
 8000b92:	2080      	movs	r0, #128	; 0x80
 8000b94:	f7ff fda4 	bl	80006e0 <LL_RCC_SetAHBPrescaler>
   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8000b98:	bf00      	nop
 8000b9a:	f7ff fd93 	bl	80006c4 <LL_RCC_GetSysClkSource>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	2b0c      	cmp	r3, #12
 8000ba2:	d1fa      	bne.n	8000b9a <SystemClock_Config+0x72>
  {
  }

  /* Insure 1s transition state at intermediate medium speed clock based on DWT */
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000ba4:	4b12      	ldr	r3, [pc, #72]	; (8000bf0 <SystemClock_Config+0xc8>)
 8000ba6:	68db      	ldr	r3, [r3, #12]
 8000ba8:	4a11      	ldr	r2, [pc, #68]	; (8000bf0 <SystemClock_Config+0xc8>)
 8000baa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000bae:	60d3      	str	r3, [r2, #12]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000bb0:	4b10      	ldr	r3, [pc, #64]	; (8000bf4 <SystemClock_Config+0xcc>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	4a0f      	ldr	r2, [pc, #60]	; (8000bf4 <SystemClock_Config+0xcc>)
 8000bb6:	f043 0301 	orr.w	r3, r3, #1
 8000bba:	6013      	str	r3, [r2, #0]
  DWT->CYCCNT = 0;
 8000bbc:	4b0d      	ldr	r3, [pc, #52]	; (8000bf4 <SystemClock_Config+0xcc>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	605a      	str	r2, [r3, #4]
  while(DWT->CYCCNT < 100);
 8000bc2:	bf00      	nop
 8000bc4:	4b0b      	ldr	r3, [pc, #44]	; (8000bf4 <SystemClock_Config+0xcc>)
 8000bc6:	685b      	ldr	r3, [r3, #4]
 8000bc8:	2b63      	cmp	r3, #99	; 0x63
 8000bca:	d9fb      	bls.n	8000bc4 <SystemClock_Config+0x9c>
  /* Set AHB prescaler*/
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000bcc:	2000      	movs	r0, #0
 8000bce:	f7ff fd87 	bl	80006e0 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8000bd2:	2000      	movs	r0, #0
 8000bd4:	f7ff fd98 	bl	8000708 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8000bd8:	2000      	movs	r0, #0
 8000bda:	f7ff fda9 	bl	8000730 <LL_RCC_SetAPB2Prescaler>

  LL_Init1msTick(150000000);
 8000bde:	4806      	ldr	r0, [pc, #24]	; (8000bf8 <SystemClock_Config+0xd0>)
 8000be0:	f000 fea6 	bl	8001930 <LL_Init1msTick>

  LL_SetSystemCoreClock(150000000);
 8000be4:	4804      	ldr	r0, [pc, #16]	; (8000bf8 <SystemClock_Config+0xd0>)
 8000be6:	f000 fed7 	bl	8001998 <LL_SetSystemCoreClock>
}
 8000bea:	bf00      	nop
 8000bec:	bd80      	pop	{r7, pc}
 8000bee:	bf00      	nop
 8000bf0:	e000edf0 	.word	0xe000edf0
 8000bf4:	e0001000 	.word	0xe0001000
 8000bf8:	08f0d180 	.word	0x08f0d180

08000bfc <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b08e      	sub	sp, #56	; 0x38
 8000c00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  LL_DAC_InitTypeDef DAC_InitStruct = {0};
 8000c02:	f107 031c 	add.w	r3, r7, #28
 8000c06:	2200      	movs	r2, #0
 8000c08:	601a      	str	r2, [r3, #0]
 8000c0a:	605a      	str	r2, [r3, #4]
 8000c0c:	609a      	str	r2, [r3, #8]
 8000c0e:	60da      	str	r2, [r3, #12]
 8000c10:	611a      	str	r2, [r3, #16]
 8000c12:	615a      	str	r2, [r3, #20]
 8000c14:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c16:	1d3b      	adds	r3, r7, #4
 8000c18:	2200      	movs	r2, #0
 8000c1a:	601a      	str	r2, [r3, #0]
 8000c1c:	605a      	str	r2, [r3, #4]
 8000c1e:	609a      	str	r2, [r3, #8]
 8000c20:	60da      	str	r2, [r3, #12]
 8000c22:	611a      	str	r2, [r3, #16]
 8000c24:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_DAC1);
 8000c26:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8000c2a:	f7ff fde9 	bl	8000800 <LL_AHB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8000c2e:	2001      	movs	r0, #1
 8000c30:	f7ff fde6 	bl	8000800 <LL_AHB2_GRP1_EnableClock>
  /**DAC1 GPIO Configuration
  PA4   ------> DAC1_OUT1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4;
 8000c34:	2310      	movs	r3, #16
 8000c36:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8000c38:	2303      	movs	r3, #3
 8000c3a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c40:	1d3b      	adds	r3, r7, #4
 8000c42:	4619      	mov	r1, r3
 8000c44:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c48:	f000 fde9 	bl	800181e <LL_GPIO_Init>
  /* USER CODE BEGIN DAC1_Init 1 */

  /* USER CODE END DAC1_Init 1 */
  /** DAC channel OUT1 config
  */
  LL_DAC_SetSignedFormat(DAC1, LL_DAC_CHANNEL_1, LL_DAC_SIGNED_FORMAT_DISABLE);
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	4919      	ldr	r1, [pc, #100]	; (8000cb4 <MX_DAC1_Init+0xb8>)
 8000c50:	4819      	ldr	r0, [pc, #100]	; (8000cb8 <MX_DAC1_Init+0xbc>)
 8000c52:	f7ff fc17 	bl	8000484 <LL_DAC_SetSignedFormat>
  DAC_InitStruct.TriggerSource = LL_DAC_TRIG_SOFTWARE;
 8000c56:	2300      	movs	r3, #0
 8000c58:	61fb      	str	r3, [r7, #28]
  DAC_InitStruct.TriggerSource2 = LL_DAC_TRIG_SOFTWARE;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	623b      	str	r3, [r7, #32]
  DAC_InitStruct.WaveAutoGeneration = LL_DAC_WAVE_AUTO_GENERATION_NONE;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	627b      	str	r3, [r7, #36]	; 0x24
  DAC_InitStruct.OutputBuffer = LL_DAC_OUTPUT_BUFFER_ENABLE;
 8000c62:	2300      	movs	r3, #0
 8000c64:	62fb      	str	r3, [r7, #44]	; 0x2c
  DAC_InitStruct.OutputConnection = LL_DAC_OUTPUT_CONNECT_GPIO;
 8000c66:	2300      	movs	r3, #0
 8000c68:	633b      	str	r3, [r7, #48]	; 0x30
  DAC_InitStruct.OutputMode = LL_DAC_OUTPUT_MODE_SAMPLE_AND_HOLD;
 8000c6a:	2304      	movs	r3, #4
 8000c6c:	637b      	str	r3, [r7, #52]	; 0x34
  LL_DAC_Init(DAC1, LL_DAC_CHANNEL_1, &DAC_InitStruct);
 8000c6e:	f107 031c 	add.w	r3, r7, #28
 8000c72:	461a      	mov	r2, r3
 8000c74:	490f      	ldr	r1, [pc, #60]	; (8000cb4 <MX_DAC1_Init+0xb8>)
 8000c76:	4810      	ldr	r0, [pc, #64]	; (8000cb8 <MX_DAC1_Init+0xbc>)
 8000c78:	f000 f9c1 	bl	8000ffe <LL_DAC_Init>
  LL_DAC_DisableTrigger(DAC1, LL_DAC_CHANNEL_1);
 8000c7c:	490d      	ldr	r1, [pc, #52]	; (8000cb4 <MX_DAC1_Init+0xb8>)
 8000c7e:	480e      	ldr	r0, [pc, #56]	; (8000cb8 <MX_DAC1_Init+0xbc>)
 8000c80:	f7ff fc64 	bl	800054c <LL_DAC_DisableTrigger>
  LL_DAC_SetSampleAndHoldSampleTime(DAC1, LL_DAC_CHANNEL_1, (SAMPLE_AND_HOLD_TIMING_SAMPLE_US * LSI_FREQUENCY_HZ / 1000000));
 8000c84:	22c0      	movs	r2, #192	; 0xc0
 8000c86:	490b      	ldr	r1, [pc, #44]	; (8000cb4 <MX_DAC1_Init+0xb8>)
 8000c88:	480b      	ldr	r0, [pc, #44]	; (8000cb8 <MX_DAC1_Init+0xbc>)
 8000c8a:	f7ff fb9c 	bl	80003c6 <LL_DAC_SetSampleAndHoldSampleTime>
  LL_DAC_SetSampleAndHoldHoldTime(DAC1, LL_DAC_CHANNEL_1, (SAMPLE_AND_HOLD_TIMING_HOLD_US * LSI_FREQUENCY_HZ / 1000000));
 8000c8e:	2240      	movs	r2, #64	; 0x40
 8000c90:	4908      	ldr	r1, [pc, #32]	; (8000cb4 <MX_DAC1_Init+0xb8>)
 8000c92:	4809      	ldr	r0, [pc, #36]	; (8000cb8 <MX_DAC1_Init+0xbc>)
 8000c94:	f7ff fbb7 	bl	8000406 <LL_DAC_SetSampleAndHoldHoldTime>
  LL_DAC_SetSampleAndHoldRefreshTime(DAC1, LL_DAC_CHANNEL_1, (SAMPLE_AND_HOLD_TIMING_REFRESH_US * LSI_FREQUENCY_HZ / 1000000));
 8000c98:	22a0      	movs	r2, #160	; 0xa0
 8000c9a:	4906      	ldr	r1, [pc, #24]	; (8000cb4 <MX_DAC1_Init+0xb8>)
 8000c9c:	4806      	ldr	r0, [pc, #24]	; (8000cb8 <MX_DAC1_Init+0xbc>)
 8000c9e:	f7ff fbd2 	bl	8000446 <LL_DAC_SetSampleAndHoldRefreshTime>
  LL_DAC_DisableDMADoubleDataMode(DAC1, LL_DAC_CHANNEL_1);
 8000ca2:	4904      	ldr	r1, [pc, #16]	; (8000cb4 <MX_DAC1_Init+0xb8>)
 8000ca4:	4804      	ldr	r0, [pc, #16]	; (8000cb8 <MX_DAC1_Init+0xbc>)
 8000ca6:	f7ff fc0d 	bl	80004c4 <LL_DAC_DisableDMADoubleDataMode>
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000caa:	bf00      	nop
 8000cac:	3738      	adds	r7, #56	; 0x38
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	02110001 	.word	0x02110001
 8000cb8:	50000800 	.word	0x50000800

08000cbc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b08a      	sub	sp, #40	; 0x28
 8000cc0:	af00      	add	r7, sp, #0
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8000cc2:	f107 031c 	add.w	r3, r7, #28
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	601a      	str	r2, [r3, #0]
 8000cca:	605a      	str	r2, [r3, #4]
 8000ccc:	609a      	str	r2, [r3, #8]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cce:	1d3b      	adds	r3, r7, #4
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	601a      	str	r2, [r3, #0]
 8000cd4:	605a      	str	r2, [r3, #4]
 8000cd6:	609a      	str	r2, [r3, #8]
 8000cd8:	60da      	str	r2, [r3, #12]
 8000cda:	611a      	str	r2, [r3, #16]
 8000cdc:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8000cde:	2004      	movs	r0, #4
 8000ce0:	f7ff fd8e 	bl	8000800 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8000ce4:	2001      	movs	r0, #1
 8000ce6:	f7ff fd8b 	bl	8000800 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(LED2_GPIO_Port, LED2_Pin);
 8000cea:	2120      	movs	r1, #32
 8000cec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cf0:	f7ff fed4 	bl	8000a9c <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 8000cf4:	4922      	ldr	r1, [pc, #136]	; (8000d80 <MX_GPIO_Init+0xc4>)
 8000cf6:	2002      	movs	r0, #2
 8000cf8:	f7ff fdca 	bl	8000890 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 8000cfc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d00:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8000d02:	2301      	movs	r3, #1
 8000d04:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8000d0e:	2302      	movs	r3, #2
 8000d10:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8000d14:	f107 031c 	add.w	r3, r7, #28
 8000d18:	4618      	mov	r0, r3
 8000d1a:	f000 fb47 	bl	80013ac <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(USER_BUTTON_GPIO_Port, USER_BUTTON_Pin, LL_GPIO_PULL_NO);
 8000d1e:	2200      	movs	r2, #0
 8000d20:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d24:	4817      	ldr	r0, [pc, #92]	; (8000d84 <MX_GPIO_Init+0xc8>)
 8000d26:	f7ff fe6e 	bl	8000a06 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(USER_BUTTON_GPIO_Port, USER_BUTTON_Pin, LL_GPIO_MODE_INPUT);
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d30:	4814      	ldr	r0, [pc, #80]	; (8000d84 <MX_GPIO_Init+0xc8>)
 8000d32:	f7ff fe2b 	bl	800098c <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = LED2_Pin;
 8000d36:	2320      	movs	r3, #32
 8000d38:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000d3a:	2301      	movs	r3, #1
 8000d3c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000d42:	2300      	movs	r3, #0
 8000d44:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000d46:	2300      	movs	r3, #0
 8000d48:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8000d4a:	1d3b      	adds	r3, r7, #4
 8000d4c:	4619      	mov	r1, r3
 8000d4e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d52:	f000 fd64 	bl	800181e <LL_GPIO_Init>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),3, 0));
 8000d56:	f7ff faad 	bl	80002b4 <__NVIC_GetPriorityGrouping>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	2103      	movs	r1, #3
 8000d60:	4618      	mov	r0, r3
 8000d62:	f7ff fafd 	bl	8000360 <NVIC_EncodePriority>
 8000d66:	4603      	mov	r3, r0
 8000d68:	4619      	mov	r1, r3
 8000d6a:	2028      	movs	r0, #40	; 0x28
 8000d6c:	f7ff face 	bl	800030c <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000d70:	2028      	movs	r0, #40	; 0x28
 8000d72:	f7ff faad 	bl	80002d0 <__NVIC_EnableIRQ>

}
 8000d76:	bf00      	nop
 8000d78:	3728      	adds	r7, #40	; 0x28
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	00f00003 	.word	0x00f00003
 8000d84:	48000800 	.word	0x48000800

08000d88 <Activate_DAC>:
  *         - Wait for DAC instance channel startup time
  * @param  None
  * @retval None
  */
void Activate_DAC(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b082      	sub	sp, #8
 8000d8c:	af00      	add	r7, sp, #0
  __IO uint32_t wait_loop_index = 0;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	607b      	str	r3, [r7, #4]
  
  /* Enable DAC channel */
  LL_DAC_Enable(DAC1, LL_DAC_CHANNEL_1);
 8000d92:	4910      	ldr	r1, [pc, #64]	; (8000dd4 <Activate_DAC+0x4c>)
 8000d94:	4810      	ldr	r0, [pc, #64]	; (8000dd8 <Activate_DAC+0x50>)
 8000d96:	f7ff fbad 	bl	80004f4 <LL_DAC_Enable>
  /* Compute number of CPU cycles to wait for, from delay in us.              */
  /* Note: Variable divided by 2 to compensate partially                      */
  /*       CPU processing cycles (depends on compilation optimization).       */
  /* Note: If system core clock frequency is below 200kHz, wait time          */
  /*       is only a few CPU processing cycles.                               */
  wait_loop_index = ((LL_DAC_DELAY_STARTUP_VOLTAGE_SETTLING_US * (SystemCoreClock / (100000 * 2))) / 10);
 8000d9a:	4b10      	ldr	r3, [pc, #64]	; (8000ddc <Activate_DAC+0x54>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	099b      	lsrs	r3, r3, #6
 8000da0:	4a0f      	ldr	r2, [pc, #60]	; (8000de0 <Activate_DAC+0x58>)
 8000da2:	fba2 2303 	umull	r2, r3, r2, r3
 8000da6:	099b      	lsrs	r3, r3, #6
 8000da8:	00db      	lsls	r3, r3, #3
 8000daa:	4a0e      	ldr	r2, [pc, #56]	; (8000de4 <Activate_DAC+0x5c>)
 8000dac:	fba2 2303 	umull	r2, r3, r2, r3
 8000db0:	08db      	lsrs	r3, r3, #3
 8000db2:	607b      	str	r3, [r7, #4]
  while(wait_loop_index != 0)
 8000db4:	e002      	b.n	8000dbc <Activate_DAC+0x34>
  {
    wait_loop_index--;
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	3b01      	subs	r3, #1
 8000dba:	607b      	str	r3, [r7, #4]
  while(wait_loop_index != 0)
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d1f9      	bne.n	8000db6 <Activate_DAC+0x2e>
  /*         using function "LL_DAC_TrigSWConversion()".                      */
  /*       - if DAC channel trigger source is set to external trigger         */
  /*         (timer, ...):                                                    */
  /*         DAC channel conversion can start immediately                     */
  /*         (after next trig order from external trigger)                    */
  LL_DAC_EnableTrigger(DAC1, LL_DAC_CHANNEL_1);
 8000dc2:	4904      	ldr	r1, [pc, #16]	; (8000dd4 <Activate_DAC+0x4c>)
 8000dc4:	4804      	ldr	r0, [pc, #16]	; (8000dd8 <Activate_DAC+0x50>)
 8000dc6:	f7ff fbab 	bl	8000520 <LL_DAC_EnableTrigger>
}
 8000dca:	bf00      	nop
 8000dcc:	3708      	adds	r7, #8
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	02110001 	.word	0x02110001
 8000dd8:	50000800 	.word	0x50000800
 8000ddc:	20000000 	.word	0x20000000
 8000de0:	053e2d63 	.word	0x053e2d63
 8000de4:	cccccccd 	.word	0xcccccccd

08000de8 <LED_On>:
  * @brief  Turn-on LED2.
  * @param  None
  * @retval None
  */
void LED_On(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	af00      	add	r7, sp, #0
  /* Turn LED2 on */
  LL_GPIO_SetOutputPin(LED2_GPIO_Port, LED2_Pin);
 8000dec:	2120      	movs	r1, #32
 8000dee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000df2:	f7ff fe45 	bl	8000a80 <LL_GPIO_SetOutputPin>
}
 8000df6:	bf00      	nop
 8000df8:	bd80      	pop	{r7, pc}

08000dfa <LED_Off>:
  * @brief  Turn-off LED2.
  * @param  None
  * @retval None
  */
void LED_Off(void)
{
 8000dfa:	b580      	push	{r7, lr}
 8000dfc:	af00      	add	r7, sp, #0
  /* Turn LED2 off */
  LL_GPIO_ResetOutputPin(LED2_GPIO_Port, LED2_Pin);
 8000dfe:	2120      	movs	r1, #32
 8000e00:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e04:	f7ff fe4a 	bl	8000a9c <LL_GPIO_ResetOutputPin>
}
 8000e08:	bf00      	nop
 8000e0a:	bd80      	pop	{r7, pc}

08000e0c <LED_Toggle>:
  * @brief  Toggle LED2.
  * @param  None
  * @retval None
  */
void LED_Toggle(void)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	af00      	add	r7, sp, #0
  /* Toggle LED2 */
  LL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8000e10:	2120      	movs	r1, #32
 8000e12:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e16:	f7ff fe4f 	bl	8000ab8 <LL_GPIO_TogglePin>
}
 8000e1a:	bf00      	nop
 8000e1c:	bd80      	pop	{r7, pc}
	...

08000e20 <WaitForUserButtonPress>:
  * @brief  Wait for User push-button press to start transfer.
  * @param  None 
  * @retval None
  */
void WaitForUserButtonPress(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	af00      	add	r7, sp, #0
  while (ubButtonPress == 0)
 8000e24:	e007      	b.n	8000e36 <WaitForUserButtonPress+0x16>
  {
    LL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8000e26:	2120      	movs	r1, #32
 8000e28:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e2c:	f7ff fe44 	bl	8000ab8 <LL_GPIO_TogglePin>
    LL_mDelay(LED_BLINK_FAST);
 8000e30:	20c8      	movs	r0, #200	; 0xc8
 8000e32:	f000 fd8b 	bl	800194c <LL_mDelay>
  while (ubButtonPress == 0)
 8000e36:	4b03      	ldr	r3, [pc, #12]	; (8000e44 <WaitForUserButtonPress+0x24>)
 8000e38:	781b      	ldrb	r3, [r3, #0]
 8000e3a:	b2db      	uxtb	r3, r3
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d0f2      	beq.n	8000e26 <WaitForUserButtonPress+0x6>
  }
}
 8000e40:	bf00      	nop
 8000e42:	bd80      	pop	{r7, pc}
 8000e44:	20000020 	.word	0x20000020

08000e48 <UserButton_Callback>:
  * @brief  Function to manage IRQ Handler
  * @param  None
  * @retval None
  */
void UserButton_Callback(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b082      	sub	sp, #8
 8000e4c:	af00      	add	r7, sp, #0
  uint32_t tmp_dac_value = 0;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	607b      	str	r3, [r7, #4]
  
  /* On the first press on user button, update only user button variable      */
  /* to manage waiting function.                                              */
  /* Then, on next presses on user button, update DAC settings.               */
  if(ubButtonPress == 0)
 8000e52:	4b19      	ldr	r3, [pc, #100]	; (8000eb8 <UserButton_Callback+0x70>)
 8000e54:	781b      	ldrb	r3, [r3, #0]
 8000e56:	b2db      	uxtb	r3, r3
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d103      	bne.n	8000e64 <UserButton_Callback+0x1c>
  {
    /* Update User push-button variable : to be checked in waiting loop in main program */
    ubButtonPress = 1;
 8000e5c:	4b16      	ldr	r3, [pc, #88]	; (8000eb8 <UserButton_Callback+0x70>)
 8000e5e:	2201      	movs	r2, #1
 8000e60:	701a      	strb	r2, [r3, #0]
    LL_DAC_ConvertData12RightAligned(DAC1, LL_DAC_CHANNEL_1, tmp_dac_value);
    
    /* Trig DAC conversion by software */
    LL_DAC_TrigSWConversion(DAC1, LL_DAC_CHANNEL_1);
  }
}
 8000e62:	e025      	b.n	8000eb0 <UserButton_Callback+0x68>
    ubButtonPressCount++;
 8000e64:	4b15      	ldr	r3, [pc, #84]	; (8000ebc <UserButton_Callback+0x74>)
 8000e66:	781b      	ldrb	r3, [r3, #0]
 8000e68:	b2db      	uxtb	r3, r3
 8000e6a:	3301      	adds	r3, #1
 8000e6c:	b2da      	uxtb	r2, r3
 8000e6e:	4b13      	ldr	r3, [pc, #76]	; (8000ebc <UserButton_Callback+0x74>)
 8000e70:	701a      	strb	r2, [r3, #0]
    if(ubButtonPressCount < 4)
 8000e72:	4b12      	ldr	r3, [pc, #72]	; (8000ebc <UserButton_Callback+0x74>)
 8000e74:	781b      	ldrb	r3, [r3, #0]
 8000e76:	b2db      	uxtb	r3, r3
 8000e78:	2b03      	cmp	r3, #3
 8000e7a:	d80b      	bhi.n	8000e94 <UserButton_Callback+0x4c>
      tmp_dac_value = DIGITAL_SCALE_12BITS * ubButtonPressCount/4;
 8000e7c:	4b0f      	ldr	r3, [pc, #60]	; (8000ebc <UserButton_Callback+0x74>)
 8000e7e:	781b      	ldrb	r3, [r3, #0]
 8000e80:	b2db      	uxtb	r3, r3
 8000e82:	461a      	mov	r2, r3
 8000e84:	4613      	mov	r3, r2
 8000e86:	031b      	lsls	r3, r3, #12
 8000e88:	1a9b      	subs	r3, r3, r2
 8000e8a:	089b      	lsrs	r3, r3, #2
 8000e8c:	607b      	str	r3, [r7, #4]
      LED_Toggle();
 8000e8e:	f7ff ffbd 	bl	8000e0c <LED_Toggle>
 8000e92:	e004      	b.n	8000e9e <UserButton_Callback+0x56>
      tmp_dac_value = DIGITAL_SCALE_12BITS;
 8000e94:	f640 73ff 	movw	r3, #4095	; 0xfff
 8000e98:	607b      	str	r3, [r7, #4]
      LED_On(); 
 8000e9a:	f7ff ffa5 	bl	8000de8 <LED_On>
    LL_DAC_ConvertData12RightAligned(DAC1, LL_DAC_CHANNEL_1, tmp_dac_value);
 8000e9e:	687a      	ldr	r2, [r7, #4]
 8000ea0:	4907      	ldr	r1, [pc, #28]	; (8000ec0 <UserButton_Callback+0x78>)
 8000ea2:	4808      	ldr	r0, [pc, #32]	; (8000ec4 <UserButton_Callback+0x7c>)
 8000ea4:	f7ff fb7c 	bl	80005a0 <LL_DAC_ConvertData12RightAligned>
    LL_DAC_TrigSWConversion(DAC1, LL_DAC_CHANNEL_1);
 8000ea8:	4905      	ldr	r1, [pc, #20]	; (8000ec0 <UserButton_Callback+0x78>)
 8000eaa:	4806      	ldr	r0, [pc, #24]	; (8000ec4 <UserButton_Callback+0x7c>)
 8000eac:	f7ff fb65 	bl	800057a <LL_DAC_TrigSWConversion>
}
 8000eb0:	bf00      	nop
 8000eb2:	3708      	adds	r7, #8
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}
 8000eb8:	20000020 	.word	0x20000020
 8000ebc:	20000021 	.word	0x20000021
 8000ec0:	02110001 	.word	0x02110001
 8000ec4:	50000800 	.word	0x50000800

08000ec8 <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b083      	sub	sp, #12
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8000ed0:	4b07      	ldr	r3, [pc, #28]	; (8000ef0 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8000ed2:	695a      	ldr	r2, [r3, #20]
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	4013      	ands	r3, r2
 8000ed8:	687a      	ldr	r2, [r7, #4]
 8000eda:	429a      	cmp	r2, r3
 8000edc:	d101      	bne.n	8000ee2 <LL_EXTI_IsActiveFlag_0_31+0x1a>
 8000ede:	2301      	movs	r3, #1
 8000ee0:	e000      	b.n	8000ee4 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 8000ee2:	2300      	movs	r3, #0
}
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	370c      	adds	r7, #12
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eee:	4770      	bx	lr
 8000ef0:	40010400 	.word	0x40010400

08000ef4 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	b083      	sub	sp, #12
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8000efc:	4a04      	ldr	r2, [pc, #16]	; (8000f10 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	6153      	str	r3, [r2, #20]
}
 8000f02:	bf00      	nop
 8000f04:	370c      	adds	r7, #12
 8000f06:	46bd      	mov	sp, r7
 8000f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop
 8000f10:	40010400 	.word	0x40010400

08000f14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000f18:	bf00      	nop
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f20:	4770      	bx	lr

08000f22 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f22:	b480      	push	{r7}
 8000f24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f26:	e7fe      	b.n	8000f26 <HardFault_Handler+0x4>

08000f28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f2c:	e7fe      	b.n	8000f2c <MemManage_Handler+0x4>

08000f2e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f2e:	b480      	push	{r7}
 8000f30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f32:	e7fe      	b.n	8000f32 <BusFault_Handler+0x4>

08000f34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f34:	b480      	push	{r7}
 8000f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f38:	e7fe      	b.n	8000f38 <UsageFault_Handler+0x4>

08000f3a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f3a:	b480      	push	{r7}
 8000f3c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f3e:	bf00      	nop
 8000f40:	46bd      	mov	sp, r7
 8000f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f46:	4770      	bx	lr

08000f48 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f4c:	bf00      	nop
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr

08000f56 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f56:	b480      	push	{r7}
 8000f58:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f5a:	bf00      	nop
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f62:	4770      	bx	lr

08000f64 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f68:	bf00      	nop
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr

08000f72 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000f72:	b580      	push	{r7, lr}
 8000f74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_13) != RESET)
 8000f76:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000f7a:	f7ff ffa5 	bl	8000ec8 <LL_EXTI_IsActiveFlag_0_31>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d005      	beq.n	8000f90 <EXTI15_10_IRQHandler+0x1e>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_13);
 8000f84:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000f88:	f7ff ffb4 	bl	8000ef4 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_13 */
    
    /* Handle user button press in dedicated function */
    UserButton_Callback(); 
 8000f8c:	f7ff ff5c 	bl	8000e48 <UserButton_Callback>
    /* USER CODE END LL_EXTI_LINE_13 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000f90:	bf00      	nop
 8000f92:	bd80      	pop	{r7, pc}

08000f94 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000f98:	4b08      	ldr	r3, [pc, #32]	; (8000fbc <SystemInit+0x28>)
 8000f9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f9e:	4a07      	ldr	r2, [pc, #28]	; (8000fbc <SystemInit+0x28>)
 8000fa0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000fa4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000fa8:	4b04      	ldr	r3, [pc, #16]	; (8000fbc <SystemInit+0x28>)
 8000faa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000fae:	609a      	str	r2, [r3, #8]
#endif
}
 8000fb0:	bf00      	nop
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb8:	4770      	bx	lr
 8000fba:	bf00      	nop
 8000fbc:	e000ed00 	.word	0xe000ed00

08000fc0 <LL_DAC_IsEnabled>:
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b083      	sub	sp, #12
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
 8000fc8:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(DACx->CR,
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681a      	ldr	r2, [r3, #0]
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	f003 0310 	and.w	r3, r3, #16
 8000fd4:	2101      	movs	r1, #1
 8000fd6:	fa01 f303 	lsl.w	r3, r1, r3
 8000fda:	401a      	ands	r2, r3
           == (DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))) ? 1UL : 0UL);
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	f003 0310 	and.w	r3, r3, #16
 8000fe2:	2101      	movs	r1, #1
 8000fe4:	fa01 f303 	lsl.w	r3, r1, r3
 8000fe8:	429a      	cmp	r2, r3
 8000fea:	d101      	bne.n	8000ff0 <LL_DAC_IsEnabled+0x30>
 8000fec:	2301      	movs	r3, #1
 8000fee:	e000      	b.n	8000ff2 <LL_DAC_IsEnabled+0x32>
 8000ff0:	2300      	movs	r3, #0
}
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	370c      	adds	r7, #12
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffc:	4770      	bx	lr

08000ffe <LL_DAC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: DAC registers are initialized
  *          - ERROR: DAC registers are not initialized
  */
ErrorStatus LL_DAC_Init(DAC_TypeDef *DACx, uint32_t DAC_Channel, LL_DAC_InitTypeDef *DAC_InitStruct)
{
 8000ffe:	b580      	push	{r7, lr}
 8001000:	b086      	sub	sp, #24
 8001002:	af00      	add	r7, sp, #0
 8001004:	60f8      	str	r0, [r7, #12]
 8001006:	60b9      	str	r1, [r7, #8]
 8001008:	607a      	str	r2, [r7, #4]
  ErrorStatus status = SUCCESS;
 800100a:	2300      	movs	r3, #0
 800100c:	75fb      	strb	r3, [r7, #23]
                                                  DAC_InitStruct->WaveAutoGenerationConfig));
  }

  /* Note: Hardware constraint (refer to description of this function)        */
  /*       DAC instance must be disabled.                                     */
  if (LL_DAC_IsEnabled(DACx, DAC_Channel) == 0U)
 800100e:	68b9      	ldr	r1, [r7, #8]
 8001010:	68f8      	ldr	r0, [r7, #12]
 8001012:	f7ff ffd5 	bl	8000fc0 <LL_DAC_IsEnabled>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	f040 8090 	bne.w	800113e <LL_DAC_Init+0x140>
    /*  - TriggerSource                                                       */
    /*  - WaveAutoGeneration                                                  */
    /*  - OutputBuffer                                                        */
    /*  - OutputConnection                                                    */
    /*  - OutputMode                                                          */
    if (DAC_InitStruct->WaveAutoGeneration != LL_DAC_WAVE_AUTO_GENERATION_NONE)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	689b      	ldr	r3, [r3, #8]
 8001022:	2b00      	cmp	r3, #0
 8001024:	d05c      	beq.n	80010e0 <LL_DAC_Init+0xe2>
    {
      if (DAC_InitStruct->WaveAutoGeneration == LL_DAC_WAVE_AUTO_GENERATION_SAWTOOTH)
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	689b      	ldr	r3, [r3, #8]
 800102a:	2bc0      	cmp	r3, #192	; 0xc0
 800102c:	d13c      	bne.n	80010a8 <LL_DAC_Init+0xaa>
      {
        assert_param(IS_LL_DAC_TRIGGER_SOURCE2(DACx, DAC_InitStruct->TriggerSource2));

        MODIFY_REG(DACx->CR,
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	681a      	ldr	r2, [r3, #0]
 8001032:	68bb      	ldr	r3, [r7, #8]
 8001034:	f003 0310 	and.w	r3, r3, #16
 8001038:	21c0      	movs	r1, #192	; 0xc0
 800103a:	fa01 f303 	lsl.w	r3, r1, r3
 800103e:	43db      	mvns	r3, r3
 8001040:	401a      	ands	r2, r3
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	6899      	ldr	r1, [r3, #8]
 8001046:	68bb      	ldr	r3, [r7, #8]
 8001048:	f003 0310 	and.w	r3, r3, #16
 800104c:	fa01 f303 	lsl.w	r3, r1, r3
 8001050:	431a      	orrs	r2, r3
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	601a      	str	r2, [r3, #0]
                   DAC_CR_WAVE1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK),
                   DAC_InitStruct->WaveAutoGeneration << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)
                  );
        MODIFY_REG(DACx->STMODR,
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800105a:	68bb      	ldr	r3, [r7, #8]
 800105c:	f003 0310 	and.w	r3, r3, #16
 8001060:	f640 710f 	movw	r1, #3855	; 0xf0f
 8001064:	fa01 f303 	lsl.w	r3, r1, r3
 8001068:	43db      	mvns	r3, r3
 800106a:	401a      	ands	r2, r3
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	0899      	lsrs	r1, r3, #2
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	685b      	ldr	r3, [r3, #4]
 8001076:	089b      	lsrs	r3, r3, #2
 8001078:	021b      	lsls	r3, r3, #8
 800107a:	4319      	orrs	r1, r3
 800107c:	68bb      	ldr	r3, [r7, #8]
 800107e:	f003 0310 	and.w	r3, r3, #16
 8001082:	fa01 f303 	lsl.w	r3, r1, r3
 8001086:	431a      	orrs	r2, r3
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	661a      	str	r2, [r3, #96]	; 0x60
                   (
                     ((DAC_InitStruct->TriggerSource >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos)
                     | ((DAC_InitStruct->TriggerSource2 >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos)
                   ) << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)
                  );
        WRITE_REG(*(__DAC_PTR_REG_OFFSET(DACx->STR1, (DAC_Channel >> DAC_REG_STRX_REGOFFSET_BITOFFSET_POS) & DAC_REG_STRX_REGOFFSET_MASK_POSBIT0)),
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	3358      	adds	r3, #88	; 0x58
 8001090:	461a      	mov	r2, r3
 8001092:	68bb      	ldr	r3, [r7, #8]
 8001094:	09db      	lsrs	r3, r3, #7
 8001096:	009b      	lsls	r3, r3, #2
 8001098:	f003 0304 	and.w	r3, r3, #4
 800109c:	4413      	add	r3, r2
 800109e:	461a      	mov	r2, r3
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	68db      	ldr	r3, [r3, #12]
 80010a4:	6013      	str	r3, [r2, #0]
 80010a6:	e02f      	b.n	8001108 <LL_DAC_Init+0x10a>
                  DAC_InitStruct->WaveAutoGenerationConfig);
      }
      else
      {
        MODIFY_REG(DACx->CR,
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	681a      	ldr	r2, [r3, #0]
 80010ac:	68bb      	ldr	r3, [r7, #8]
 80010ae:	f003 0310 	and.w	r3, r3, #16
 80010b2:	f640 71fc 	movw	r1, #4092	; 0xffc
 80010b6:	fa01 f303 	lsl.w	r3, r1, r3
 80010ba:	43db      	mvns	r3, r3
 80010bc:	401a      	ands	r2, r3
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	6819      	ldr	r1, [r3, #0]
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	689b      	ldr	r3, [r3, #8]
 80010c6:	4319      	orrs	r1, r3
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	68db      	ldr	r3, [r3, #12]
 80010cc:	4319      	orrs	r1, r3
 80010ce:	68bb      	ldr	r3, [r7, #8]
 80010d0:	f003 0310 	and.w	r3, r3, #16
 80010d4:	fa01 f303 	lsl.w	r3, r1, r3
 80010d8:	431a      	orrs	r2, r3
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	601a      	str	r2, [r3, #0]
 80010de:	e013      	b.n	8001108 <LL_DAC_Init+0x10a>
                  );
      }
    }
    else
    {
      MODIFY_REG(DACx->CR,
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	681a      	ldr	r2, [r3, #0]
 80010e4:	68bb      	ldr	r3, [r7, #8]
 80010e6:	f003 0310 	and.w	r3, r3, #16
 80010ea:	21fc      	movs	r1, #252	; 0xfc
 80010ec:	fa01 f303 	lsl.w	r3, r1, r3
 80010f0:	43db      	mvns	r3, r3
 80010f2:	401a      	ands	r2, r3
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	6819      	ldr	r1, [r3, #0]
 80010f8:	68bb      	ldr	r3, [r7, #8]
 80010fa:	f003 0310 	and.w	r3, r3, #16
 80010fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001102:	431a      	orrs	r2, r3
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	601a      	str	r2, [r3, #0]
                 (DAC_InitStruct->TriggerSource
                  | LL_DAC_WAVE_AUTO_GENERATION_NONE
                 ) << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)
                );
    }
    MODIFY_REG(DACx->MCR,
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800110c:	68bb      	ldr	r3, [r7, #8]
 800110e:	f003 0310 	and.w	r3, r3, #16
 8001112:	2107      	movs	r1, #7
 8001114:	fa01 f303 	lsl.w	r3, r1, r3
 8001118:	43db      	mvns	r3, r3
 800111a:	401a      	ands	r2, r3
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	6919      	ldr	r1, [r3, #16]
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	695b      	ldr	r3, [r3, #20]
 8001124:	4319      	orrs	r1, r3
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	699b      	ldr	r3, [r3, #24]
 800112a:	4319      	orrs	r1, r3
 800112c:	68bb      	ldr	r3, [r7, #8]
 800112e:	f003 0310 	and.w	r3, r3, #16
 8001132:	fa01 f303 	lsl.w	r3, r1, r3
 8001136:	431a      	orrs	r2, r3
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	63da      	str	r2, [r3, #60]	; 0x3c
 800113c:	e001      	b.n	8001142 <LL_DAC_Init+0x144>
              );
  }
  else
  {
    /* Initialization error: DAC instance is not disabled.                    */
    status = ERROR;
 800113e:	2301      	movs	r3, #1
 8001140:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001142:	7dfb      	ldrb	r3, [r7, #23]
}
 8001144:	4618      	mov	r0, r3
 8001146:	3718      	adds	r7, #24
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}

0800114c <LL_EXTI_EnableIT_0_31>:
{
 800114c:	b480      	push	{r7}
 800114e:	b083      	sub	sp, #12
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8001154:	4b05      	ldr	r3, [pc, #20]	; (800116c <LL_EXTI_EnableIT_0_31+0x20>)
 8001156:	681a      	ldr	r2, [r3, #0]
 8001158:	4904      	ldr	r1, [pc, #16]	; (800116c <LL_EXTI_EnableIT_0_31+0x20>)
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	4313      	orrs	r3, r2
 800115e:	600b      	str	r3, [r1, #0]
}
 8001160:	bf00      	nop
 8001162:	370c      	adds	r7, #12
 8001164:	46bd      	mov	sp, r7
 8001166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116a:	4770      	bx	lr
 800116c:	40010400 	.word	0x40010400

08001170 <LL_EXTI_EnableIT_32_63>:
{
 8001170:	b480      	push	{r7}
 8001172:	b083      	sub	sp, #12
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8001178:	4b05      	ldr	r3, [pc, #20]	; (8001190 <LL_EXTI_EnableIT_32_63+0x20>)
 800117a:	6a1a      	ldr	r2, [r3, #32]
 800117c:	4904      	ldr	r1, [pc, #16]	; (8001190 <LL_EXTI_EnableIT_32_63+0x20>)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	4313      	orrs	r3, r2
 8001182:	620b      	str	r3, [r1, #32]
}
 8001184:	bf00      	nop
 8001186:	370c      	adds	r7, #12
 8001188:	46bd      	mov	sp, r7
 800118a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118e:	4770      	bx	lr
 8001190:	40010400 	.word	0x40010400

08001194 <LL_EXTI_DisableIT_0_31>:
{
 8001194:	b480      	push	{r7}
 8001196:	b083      	sub	sp, #12
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 800119c:	4b06      	ldr	r3, [pc, #24]	; (80011b8 <LL_EXTI_DisableIT_0_31+0x24>)
 800119e:	681a      	ldr	r2, [r3, #0]
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	43db      	mvns	r3, r3
 80011a4:	4904      	ldr	r1, [pc, #16]	; (80011b8 <LL_EXTI_DisableIT_0_31+0x24>)
 80011a6:	4013      	ands	r3, r2
 80011a8:	600b      	str	r3, [r1, #0]
}
 80011aa:	bf00      	nop
 80011ac:	370c      	adds	r7, #12
 80011ae:	46bd      	mov	sp, r7
 80011b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b4:	4770      	bx	lr
 80011b6:	bf00      	nop
 80011b8:	40010400 	.word	0x40010400

080011bc <LL_EXTI_DisableIT_32_63>:
{
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 80011c4:	4b06      	ldr	r3, [pc, #24]	; (80011e0 <LL_EXTI_DisableIT_32_63+0x24>)
 80011c6:	6a1a      	ldr	r2, [r3, #32]
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	43db      	mvns	r3, r3
 80011cc:	4904      	ldr	r1, [pc, #16]	; (80011e0 <LL_EXTI_DisableIT_32_63+0x24>)
 80011ce:	4013      	ands	r3, r2
 80011d0:	620b      	str	r3, [r1, #32]
}
 80011d2:	bf00      	nop
 80011d4:	370c      	adds	r7, #12
 80011d6:	46bd      	mov	sp, r7
 80011d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011dc:	4770      	bx	lr
 80011de:	bf00      	nop
 80011e0:	40010400 	.word	0x40010400

080011e4 <LL_EXTI_EnableEvent_0_31>:
{
 80011e4:	b480      	push	{r7}
 80011e6:	b083      	sub	sp, #12
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 80011ec:	4b05      	ldr	r3, [pc, #20]	; (8001204 <LL_EXTI_EnableEvent_0_31+0x20>)
 80011ee:	685a      	ldr	r2, [r3, #4]
 80011f0:	4904      	ldr	r1, [pc, #16]	; (8001204 <LL_EXTI_EnableEvent_0_31+0x20>)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	4313      	orrs	r3, r2
 80011f6:	604b      	str	r3, [r1, #4]
}
 80011f8:	bf00      	nop
 80011fa:	370c      	adds	r7, #12
 80011fc:	46bd      	mov	sp, r7
 80011fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001202:	4770      	bx	lr
 8001204:	40010400 	.word	0x40010400

08001208 <LL_EXTI_EnableEvent_32_63>:
{
 8001208:	b480      	push	{r7}
 800120a:	b083      	sub	sp, #12
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8001210:	4b05      	ldr	r3, [pc, #20]	; (8001228 <LL_EXTI_EnableEvent_32_63+0x20>)
 8001212:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001214:	4904      	ldr	r1, [pc, #16]	; (8001228 <LL_EXTI_EnableEvent_32_63+0x20>)
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	4313      	orrs	r3, r2
 800121a:	624b      	str	r3, [r1, #36]	; 0x24
}
 800121c:	bf00      	nop
 800121e:	370c      	adds	r7, #12
 8001220:	46bd      	mov	sp, r7
 8001222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001226:	4770      	bx	lr
 8001228:	40010400 	.word	0x40010400

0800122c <LL_EXTI_DisableEvent_0_31>:
{
 800122c:	b480      	push	{r7}
 800122e:	b083      	sub	sp, #12
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8001234:	4b06      	ldr	r3, [pc, #24]	; (8001250 <LL_EXTI_DisableEvent_0_31+0x24>)
 8001236:	685a      	ldr	r2, [r3, #4]
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	43db      	mvns	r3, r3
 800123c:	4904      	ldr	r1, [pc, #16]	; (8001250 <LL_EXTI_DisableEvent_0_31+0x24>)
 800123e:	4013      	ands	r3, r2
 8001240:	604b      	str	r3, [r1, #4]
}
 8001242:	bf00      	nop
 8001244:	370c      	adds	r7, #12
 8001246:	46bd      	mov	sp, r7
 8001248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124c:	4770      	bx	lr
 800124e:	bf00      	nop
 8001250:	40010400 	.word	0x40010400

08001254 <LL_EXTI_DisableEvent_32_63>:
{
 8001254:	b480      	push	{r7}
 8001256:	b083      	sub	sp, #12
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 800125c:	4b06      	ldr	r3, [pc, #24]	; (8001278 <LL_EXTI_DisableEvent_32_63+0x24>)
 800125e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	43db      	mvns	r3, r3
 8001264:	4904      	ldr	r1, [pc, #16]	; (8001278 <LL_EXTI_DisableEvent_32_63+0x24>)
 8001266:	4013      	ands	r3, r2
 8001268:	624b      	str	r3, [r1, #36]	; 0x24
}
 800126a:	bf00      	nop
 800126c:	370c      	adds	r7, #12
 800126e:	46bd      	mov	sp, r7
 8001270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001274:	4770      	bx	lr
 8001276:	bf00      	nop
 8001278:	40010400 	.word	0x40010400

0800127c <LL_EXTI_EnableRisingTrig_0_31>:
{
 800127c:	b480      	push	{r7}
 800127e:	b083      	sub	sp, #12
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8001284:	4b05      	ldr	r3, [pc, #20]	; (800129c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001286:	689a      	ldr	r2, [r3, #8]
 8001288:	4904      	ldr	r1, [pc, #16]	; (800129c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	4313      	orrs	r3, r2
 800128e:	608b      	str	r3, [r1, #8]
}
 8001290:	bf00      	nop
 8001292:	370c      	adds	r7, #12
 8001294:	46bd      	mov	sp, r7
 8001296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129a:	4770      	bx	lr
 800129c:	40010400 	.word	0x40010400

080012a0 <LL_EXTI_EnableRisingTrig_32_63>:
{
 80012a0:	b480      	push	{r7}
 80012a2:	b083      	sub	sp, #12
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 80012a8:	4b05      	ldr	r3, [pc, #20]	; (80012c0 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80012aa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80012ac:	4904      	ldr	r1, [pc, #16]	; (80012c0 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	4313      	orrs	r3, r2
 80012b2:	628b      	str	r3, [r1, #40]	; 0x28
}
 80012b4:	bf00      	nop
 80012b6:	370c      	adds	r7, #12
 80012b8:	46bd      	mov	sp, r7
 80012ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012be:	4770      	bx	lr
 80012c0:	40010400 	.word	0x40010400

080012c4 <LL_EXTI_DisableRisingTrig_0_31>:
{
 80012c4:	b480      	push	{r7}
 80012c6:	b083      	sub	sp, #12
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 80012cc:	4b06      	ldr	r3, [pc, #24]	; (80012e8 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80012ce:	689a      	ldr	r2, [r3, #8]
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	43db      	mvns	r3, r3
 80012d4:	4904      	ldr	r1, [pc, #16]	; (80012e8 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80012d6:	4013      	ands	r3, r2
 80012d8:	608b      	str	r3, [r1, #8]
}
 80012da:	bf00      	nop
 80012dc:	370c      	adds	r7, #12
 80012de:	46bd      	mov	sp, r7
 80012e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e4:	4770      	bx	lr
 80012e6:	bf00      	nop
 80012e8:	40010400 	.word	0x40010400

080012ec <LL_EXTI_DisableRisingTrig_32_63>:
{
 80012ec:	b480      	push	{r7}
 80012ee:	b083      	sub	sp, #12
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 80012f4:	4b06      	ldr	r3, [pc, #24]	; (8001310 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 80012f6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	43db      	mvns	r3, r3
 80012fc:	4904      	ldr	r1, [pc, #16]	; (8001310 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 80012fe:	4013      	ands	r3, r2
 8001300:	628b      	str	r3, [r1, #40]	; 0x28
}
 8001302:	bf00      	nop
 8001304:	370c      	adds	r7, #12
 8001306:	46bd      	mov	sp, r7
 8001308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130c:	4770      	bx	lr
 800130e:	bf00      	nop
 8001310:	40010400 	.word	0x40010400

08001314 <LL_EXTI_EnableFallingTrig_0_31>:
{
 8001314:	b480      	push	{r7}
 8001316:	b083      	sub	sp, #12
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 800131c:	4b05      	ldr	r3, [pc, #20]	; (8001334 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800131e:	68da      	ldr	r2, [r3, #12]
 8001320:	4904      	ldr	r1, [pc, #16]	; (8001334 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	4313      	orrs	r3, r2
 8001326:	60cb      	str	r3, [r1, #12]
}
 8001328:	bf00      	nop
 800132a:	370c      	adds	r7, #12
 800132c:	46bd      	mov	sp, r7
 800132e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001332:	4770      	bx	lr
 8001334:	40010400 	.word	0x40010400

08001338 <LL_EXTI_EnableFallingTrig_32_63>:
{
 8001338:	b480      	push	{r7}
 800133a:	b083      	sub	sp, #12
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8001340:	4b05      	ldr	r3, [pc, #20]	; (8001358 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8001342:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001344:	4904      	ldr	r1, [pc, #16]	; (8001358 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	4313      	orrs	r3, r2
 800134a:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800134c:	bf00      	nop
 800134e:	370c      	adds	r7, #12
 8001350:	46bd      	mov	sp, r7
 8001352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001356:	4770      	bx	lr
 8001358:	40010400 	.word	0x40010400

0800135c <LL_EXTI_DisableFallingTrig_0_31>:
{
 800135c:	b480      	push	{r7}
 800135e:	b083      	sub	sp, #12
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8001364:	4b06      	ldr	r3, [pc, #24]	; (8001380 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8001366:	68da      	ldr	r2, [r3, #12]
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	43db      	mvns	r3, r3
 800136c:	4904      	ldr	r1, [pc, #16]	; (8001380 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800136e:	4013      	ands	r3, r2
 8001370:	60cb      	str	r3, [r1, #12]
}
 8001372:	bf00      	nop
 8001374:	370c      	adds	r7, #12
 8001376:	46bd      	mov	sp, r7
 8001378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop
 8001380:	40010400 	.word	0x40010400

08001384 <LL_EXTI_DisableFallingTrig_32_63>:
{
 8001384:	b480      	push	{r7}
 8001386:	b083      	sub	sp, #12
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 800138c:	4b06      	ldr	r3, [pc, #24]	; (80013a8 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800138e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	43db      	mvns	r3, r3
 8001394:	4904      	ldr	r1, [pc, #16]	; (80013a8 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8001396:	4013      	ands	r3, r2
 8001398:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800139a:	bf00      	nop
 800139c:	370c      	adds	r7, #12
 800139e:	46bd      	mov	sp, r7
 80013a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a4:	4770      	bx	lr
 80013a6:	bf00      	nop
 80013a8:	40010400 	.word	0x40010400

080013ac <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - 0x00: EXTI registers are initialized
  *          - any other value : wrong configuration
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b084      	sub	sp, #16
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  uint32_t status = 0x00u;
 80013b4:	2300      	movs	r3, #0
 80013b6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	7a1b      	ldrb	r3, [r3, #8]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	f000 80c8 	beq.w	8001552 <LL_EXTI_Init+0x1a6>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d05d      	beq.n	8001486 <LL_EXTI_Init+0xda>
    {
      switch (EXTI_InitStruct->Mode)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	7a5b      	ldrb	r3, [r3, #9]
 80013ce:	2b01      	cmp	r3, #1
 80013d0:	d00e      	beq.n	80013f0 <LL_EXTI_Init+0x44>
 80013d2:	2b02      	cmp	r3, #2
 80013d4:	d017      	beq.n	8001406 <LL_EXTI_Init+0x5a>
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d120      	bne.n	800141c <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	4618      	mov	r0, r3
 80013e0:	f7ff ff24 	bl	800122c <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	4618      	mov	r0, r3
 80013ea:	f7ff feaf 	bl	800114c <LL_EXTI_EnableIT_0_31>
          break;
 80013ee:	e018      	b.n	8001422 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4618      	mov	r0, r3
 80013f6:	f7ff fecd 	bl	8001194 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	4618      	mov	r0, r3
 8001400:	f7ff fef0 	bl	80011e4 <LL_EXTI_EnableEvent_0_31>
          break;
 8001404:	e00d      	b.n	8001422 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	4618      	mov	r0, r3
 800140c:	f7ff fe9e 	bl	800114c <LL_EXTI_EnableIT_0_31>
          /* Directly Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4618      	mov	r0, r3
 8001416:	f7ff fee5 	bl	80011e4 <LL_EXTI_EnableEvent_0_31>
          break;
 800141a:	e002      	b.n	8001422 <LL_EXTI_Init+0x76>
        default:
          status = 0x01u;
 800141c:	2301      	movs	r3, #1
 800141e:	60fb      	str	r3, [r7, #12]
          break;
 8001420:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	7a9b      	ldrb	r3, [r3, #10]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d02d      	beq.n	8001486 <LL_EXTI_Init+0xda>
      {
        switch (EXTI_InitStruct->Trigger)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	7a9b      	ldrb	r3, [r3, #10]
 800142e:	2b02      	cmp	r3, #2
 8001430:	d00e      	beq.n	8001450 <LL_EXTI_Init+0xa4>
 8001432:	2b03      	cmp	r3, #3
 8001434:	d017      	beq.n	8001466 <LL_EXTI_Init+0xba>
 8001436:	2b01      	cmp	r3, #1
 8001438:	d120      	bne.n	800147c <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	4618      	mov	r0, r3
 8001440:	f7ff ff8c 	bl	800135c <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4618      	mov	r0, r3
 800144a:	f7ff ff17 	bl	800127c <LL_EXTI_EnableRisingTrig_0_31>
            break;
 800144e:	e01b      	b.n	8001488 <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4618      	mov	r0, r3
 8001456:	f7ff ff35 	bl	80012c4 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4618      	mov	r0, r3
 8001460:	f7ff ff58 	bl	8001314 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8001464:	e010      	b.n	8001488 <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4618      	mov	r0, r3
 800146c:	f7ff ff06 	bl	800127c <LL_EXTI_EnableRisingTrig_0_31>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4618      	mov	r0, r3
 8001476:	f7ff ff4d 	bl	8001314 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800147a:	e005      	b.n	8001488 <LL_EXTI_Init+0xdc>
          default:
            status |= 0x02u;
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	f043 0302 	orr.w	r3, r3, #2
 8001482:	60fb      	str	r3, [r7, #12]
            break;
 8001484:	e000      	b.n	8001488 <LL_EXTI_Init+0xdc>
        }
      }
 8001486:	bf00      	nop
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	685b      	ldr	r3, [r3, #4]
 800148c:	2b00      	cmp	r3, #0
 800148e:	d075      	beq.n	800157c <LL_EXTI_Init+0x1d0>
    {
      switch (EXTI_InitStruct->Mode)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	7a5b      	ldrb	r3, [r3, #9]
 8001494:	2b01      	cmp	r3, #1
 8001496:	d00e      	beq.n	80014b6 <LL_EXTI_Init+0x10a>
 8001498:	2b02      	cmp	r3, #2
 800149a:	d017      	beq.n	80014cc <LL_EXTI_Init+0x120>
 800149c:	2b00      	cmp	r3, #0
 800149e:	d120      	bne.n	80014e2 <LL_EXTI_Init+0x136>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	4618      	mov	r0, r3
 80014a6:	f7ff fed5 	bl	8001254 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	685b      	ldr	r3, [r3, #4]
 80014ae:	4618      	mov	r0, r3
 80014b0:	f7ff fe5e 	bl	8001170 <LL_EXTI_EnableIT_32_63>
          break;
 80014b4:	e01a      	b.n	80014ec <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	685b      	ldr	r3, [r3, #4]
 80014ba:	4618      	mov	r0, r3
 80014bc:	f7ff fe7e 	bl	80011bc <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	685b      	ldr	r3, [r3, #4]
 80014c4:	4618      	mov	r0, r3
 80014c6:	f7ff fe9f 	bl	8001208 <LL_EXTI_EnableEvent_32_63>
          break;
 80014ca:	e00f      	b.n	80014ec <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	4618      	mov	r0, r3
 80014d2:	f7ff fe4d 	bl	8001170 <LL_EXTI_EnableIT_32_63>
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	4618      	mov	r0, r3
 80014dc:	f7ff fe94 	bl	8001208 <LL_EXTI_EnableEvent_32_63>
          break;
 80014e0:	e004      	b.n	80014ec <LL_EXTI_Init+0x140>
        default:
          status |= 0x04u;
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	f043 0304 	orr.w	r3, r3, #4
 80014e8:	60fb      	str	r3, [r7, #12]
          break;
 80014ea:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	7a9b      	ldrb	r3, [r3, #10]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d043      	beq.n	800157c <LL_EXTI_Init+0x1d0>
      {
        switch (EXTI_InitStruct->Trigger)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	7a9b      	ldrb	r3, [r3, #10]
 80014f8:	2b02      	cmp	r3, #2
 80014fa:	d00e      	beq.n	800151a <LL_EXTI_Init+0x16e>
 80014fc:	2b03      	cmp	r3, #3
 80014fe:	d017      	beq.n	8001530 <LL_EXTI_Init+0x184>
 8001500:	2b01      	cmp	r3, #1
 8001502:	d120      	bne.n	8001546 <LL_EXTI_Init+0x19a>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	4618      	mov	r0, r3
 800150a:	f7ff ff3b 	bl	8001384 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	685b      	ldr	r3, [r3, #4]
 8001512:	4618      	mov	r0, r3
 8001514:	f7ff fec4 	bl	80012a0 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 8001518:	e031      	b.n	800157e <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	685b      	ldr	r3, [r3, #4]
 800151e:	4618      	mov	r0, r3
 8001520:	f7ff fee4 	bl	80012ec <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	685b      	ldr	r3, [r3, #4]
 8001528:	4618      	mov	r0, r3
 800152a:	f7ff ff05 	bl	8001338 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800152e:	e026      	b.n	800157e <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	4618      	mov	r0, r3
 8001536:	f7ff feb3 	bl	80012a0 <LL_EXTI_EnableRisingTrig_32_63>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	685b      	ldr	r3, [r3, #4]
 800153e:	4618      	mov	r0, r3
 8001540:	f7ff fefa 	bl	8001338 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8001544:	e01b      	b.n	800157e <LL_EXTI_Init+0x1d2>
          default:
            status |= 0x05u;
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	f043 0305 	orr.w	r3, r3, #5
 800154c:	60fb      	str	r3, [r7, #12]
            break;
 800154e:	bf00      	nop
 8001550:	e015      	b.n	800157e <LL_EXTI_Init+0x1d2>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure IT EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4618      	mov	r0, r3
 8001558:	f7ff fe1c 	bl	8001194 <LL_EXTI_DisableIT_0_31>
    /* De-configure Event EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4618      	mov	r0, r3
 8001562:	f7ff fe63 	bl	800122c <LL_EXTI_DisableEvent_0_31>
    /* De-configure IT EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	685b      	ldr	r3, [r3, #4]
 800156a:	4618      	mov	r0, r3
 800156c:	f7ff fe26 	bl	80011bc <LL_EXTI_DisableIT_32_63>
    /* De-configure Event EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	4618      	mov	r0, r3
 8001576:	f7ff fe6d 	bl	8001254 <LL_EXTI_DisableEvent_32_63>
 800157a:	e000      	b.n	800157e <LL_EXTI_Init+0x1d2>
      }
 800157c:	bf00      	nop
  }

  return status;
 800157e:	68fb      	ldr	r3, [r7, #12]
}
 8001580:	4618      	mov	r0, r3
 8001582:	3710      	adds	r7, #16
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}

08001588 <LL_GPIO_SetPinMode>:
{
 8001588:	b480      	push	{r7}
 800158a:	b08b      	sub	sp, #44	; 0x2c
 800158c:	af00      	add	r7, sp, #0
 800158e:	60f8      	str	r0, [r7, #12]
 8001590:	60b9      	str	r1, [r7, #8]
 8001592:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	681a      	ldr	r2, [r3, #0]
 8001598:	68bb      	ldr	r3, [r7, #8]
 800159a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	fa93 f3a3 	rbit	r3, r3
 80015a2:	613b      	str	r3, [r7, #16]
  return result;
 80015a4:	693b      	ldr	r3, [r7, #16]
 80015a6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80015a8:	69bb      	ldr	r3, [r7, #24]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d101      	bne.n	80015b2 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 80015ae:	2320      	movs	r3, #32
 80015b0:	e003      	b.n	80015ba <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 80015b2:	69bb      	ldr	r3, [r7, #24]
 80015b4:	fab3 f383 	clz	r3, r3
 80015b8:	b2db      	uxtb	r3, r3
 80015ba:	005b      	lsls	r3, r3, #1
 80015bc:	2103      	movs	r1, #3
 80015be:	fa01 f303 	lsl.w	r3, r1, r3
 80015c2:	43db      	mvns	r3, r3
 80015c4:	401a      	ands	r2, r3
 80015c6:	68bb      	ldr	r3, [r7, #8]
 80015c8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015ca:	6a3b      	ldr	r3, [r7, #32]
 80015cc:	fa93 f3a3 	rbit	r3, r3
 80015d0:	61fb      	str	r3, [r7, #28]
  return result;
 80015d2:	69fb      	ldr	r3, [r7, #28]
 80015d4:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80015d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d101      	bne.n	80015e0 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 80015dc:	2320      	movs	r3, #32
 80015de:	e003      	b.n	80015e8 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 80015e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015e2:	fab3 f383 	clz	r3, r3
 80015e6:	b2db      	uxtb	r3, r3
 80015e8:	005b      	lsls	r3, r3, #1
 80015ea:	6879      	ldr	r1, [r7, #4]
 80015ec:	fa01 f303 	lsl.w	r3, r1, r3
 80015f0:	431a      	orrs	r2, r3
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	601a      	str	r2, [r3, #0]
}
 80015f6:	bf00      	nop
 80015f8:	372c      	adds	r7, #44	; 0x2c
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr

08001602 <LL_GPIO_SetPinOutputType>:
{
 8001602:	b480      	push	{r7}
 8001604:	b085      	sub	sp, #20
 8001606:	af00      	add	r7, sp, #0
 8001608:	60f8      	str	r0, [r7, #12]
 800160a:	60b9      	str	r1, [r7, #8]
 800160c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	685a      	ldr	r2, [r3, #4]
 8001612:	68bb      	ldr	r3, [r7, #8]
 8001614:	43db      	mvns	r3, r3
 8001616:	401a      	ands	r2, r3
 8001618:	68bb      	ldr	r3, [r7, #8]
 800161a:	6879      	ldr	r1, [r7, #4]
 800161c:	fb01 f303 	mul.w	r3, r1, r3
 8001620:	431a      	orrs	r2, r3
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	605a      	str	r2, [r3, #4]
}
 8001626:	bf00      	nop
 8001628:	3714      	adds	r7, #20
 800162a:	46bd      	mov	sp, r7
 800162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001630:	4770      	bx	lr

08001632 <LL_GPIO_SetPinSpeed>:
{
 8001632:	b480      	push	{r7}
 8001634:	b08b      	sub	sp, #44	; 0x2c
 8001636:	af00      	add	r7, sp, #0
 8001638:	60f8      	str	r0, [r7, #12]
 800163a:	60b9      	str	r1, [r7, #8]
 800163c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	689a      	ldr	r2, [r3, #8]
 8001642:	68bb      	ldr	r3, [r7, #8]
 8001644:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001646:	697b      	ldr	r3, [r7, #20]
 8001648:	fa93 f3a3 	rbit	r3, r3
 800164c:	613b      	str	r3, [r7, #16]
  return result;
 800164e:	693b      	ldr	r3, [r7, #16]
 8001650:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001652:	69bb      	ldr	r3, [r7, #24]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d101      	bne.n	800165c <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8001658:	2320      	movs	r3, #32
 800165a:	e003      	b.n	8001664 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 800165c:	69bb      	ldr	r3, [r7, #24]
 800165e:	fab3 f383 	clz	r3, r3
 8001662:	b2db      	uxtb	r3, r3
 8001664:	005b      	lsls	r3, r3, #1
 8001666:	2103      	movs	r1, #3
 8001668:	fa01 f303 	lsl.w	r3, r1, r3
 800166c:	43db      	mvns	r3, r3
 800166e:	401a      	ands	r2, r3
 8001670:	68bb      	ldr	r3, [r7, #8]
 8001672:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001674:	6a3b      	ldr	r3, [r7, #32]
 8001676:	fa93 f3a3 	rbit	r3, r3
 800167a:	61fb      	str	r3, [r7, #28]
  return result;
 800167c:	69fb      	ldr	r3, [r7, #28]
 800167e:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001682:	2b00      	cmp	r3, #0
 8001684:	d101      	bne.n	800168a <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8001686:	2320      	movs	r3, #32
 8001688:	e003      	b.n	8001692 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 800168a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800168c:	fab3 f383 	clz	r3, r3
 8001690:	b2db      	uxtb	r3, r3
 8001692:	005b      	lsls	r3, r3, #1
 8001694:	6879      	ldr	r1, [r7, #4]
 8001696:	fa01 f303 	lsl.w	r3, r1, r3
 800169a:	431a      	orrs	r2, r3
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	609a      	str	r2, [r3, #8]
}
 80016a0:	bf00      	nop
 80016a2:	372c      	adds	r7, #44	; 0x2c
 80016a4:	46bd      	mov	sp, r7
 80016a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016aa:	4770      	bx	lr

080016ac <LL_GPIO_SetPinPull>:
{
 80016ac:	b480      	push	{r7}
 80016ae:	b08b      	sub	sp, #44	; 0x2c
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	60f8      	str	r0, [r7, #12]
 80016b4:	60b9      	str	r1, [r7, #8]
 80016b6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	68da      	ldr	r2, [r3, #12]
 80016bc:	68bb      	ldr	r3, [r7, #8]
 80016be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016c0:	697b      	ldr	r3, [r7, #20]
 80016c2:	fa93 f3a3 	rbit	r3, r3
 80016c6:	613b      	str	r3, [r7, #16]
  return result;
 80016c8:	693b      	ldr	r3, [r7, #16]
 80016ca:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80016cc:	69bb      	ldr	r3, [r7, #24]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d101      	bne.n	80016d6 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 80016d2:	2320      	movs	r3, #32
 80016d4:	e003      	b.n	80016de <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 80016d6:	69bb      	ldr	r3, [r7, #24]
 80016d8:	fab3 f383 	clz	r3, r3
 80016dc:	b2db      	uxtb	r3, r3
 80016de:	005b      	lsls	r3, r3, #1
 80016e0:	2103      	movs	r1, #3
 80016e2:	fa01 f303 	lsl.w	r3, r1, r3
 80016e6:	43db      	mvns	r3, r3
 80016e8:	401a      	ands	r2, r3
 80016ea:	68bb      	ldr	r3, [r7, #8]
 80016ec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016ee:	6a3b      	ldr	r3, [r7, #32]
 80016f0:	fa93 f3a3 	rbit	r3, r3
 80016f4:	61fb      	str	r3, [r7, #28]
  return result;
 80016f6:	69fb      	ldr	r3, [r7, #28]
 80016f8:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80016fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d101      	bne.n	8001704 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8001700:	2320      	movs	r3, #32
 8001702:	e003      	b.n	800170c <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8001704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001706:	fab3 f383 	clz	r3, r3
 800170a:	b2db      	uxtb	r3, r3
 800170c:	005b      	lsls	r3, r3, #1
 800170e:	6879      	ldr	r1, [r7, #4]
 8001710:	fa01 f303 	lsl.w	r3, r1, r3
 8001714:	431a      	orrs	r2, r3
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	60da      	str	r2, [r3, #12]
}
 800171a:	bf00      	nop
 800171c:	372c      	adds	r7, #44	; 0x2c
 800171e:	46bd      	mov	sp, r7
 8001720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001724:	4770      	bx	lr

08001726 <LL_GPIO_SetAFPin_0_7>:
{
 8001726:	b480      	push	{r7}
 8001728:	b08b      	sub	sp, #44	; 0x2c
 800172a:	af00      	add	r7, sp, #0
 800172c:	60f8      	str	r0, [r7, #12]
 800172e:	60b9      	str	r1, [r7, #8]
 8001730:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	6a1a      	ldr	r2, [r3, #32]
 8001736:	68bb      	ldr	r3, [r7, #8]
 8001738:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800173a:	697b      	ldr	r3, [r7, #20]
 800173c:	fa93 f3a3 	rbit	r3, r3
 8001740:	613b      	str	r3, [r7, #16]
  return result;
 8001742:	693b      	ldr	r3, [r7, #16]
 8001744:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001746:	69bb      	ldr	r3, [r7, #24]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d101      	bne.n	8001750 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 800174c:	2320      	movs	r3, #32
 800174e:	e003      	b.n	8001758 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8001750:	69bb      	ldr	r3, [r7, #24]
 8001752:	fab3 f383 	clz	r3, r3
 8001756:	b2db      	uxtb	r3, r3
 8001758:	009b      	lsls	r3, r3, #2
 800175a:	210f      	movs	r1, #15
 800175c:	fa01 f303 	lsl.w	r3, r1, r3
 8001760:	43db      	mvns	r3, r3
 8001762:	401a      	ands	r2, r3
 8001764:	68bb      	ldr	r3, [r7, #8]
 8001766:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001768:	6a3b      	ldr	r3, [r7, #32]
 800176a:	fa93 f3a3 	rbit	r3, r3
 800176e:	61fb      	str	r3, [r7, #28]
  return result;
 8001770:	69fb      	ldr	r3, [r7, #28]
 8001772:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001776:	2b00      	cmp	r3, #0
 8001778:	d101      	bne.n	800177e <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 800177a:	2320      	movs	r3, #32
 800177c:	e003      	b.n	8001786 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 800177e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001780:	fab3 f383 	clz	r3, r3
 8001784:	b2db      	uxtb	r3, r3
 8001786:	009b      	lsls	r3, r3, #2
 8001788:	6879      	ldr	r1, [r7, #4]
 800178a:	fa01 f303 	lsl.w	r3, r1, r3
 800178e:	431a      	orrs	r2, r3
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	621a      	str	r2, [r3, #32]
}
 8001794:	bf00      	nop
 8001796:	372c      	adds	r7, #44	; 0x2c
 8001798:	46bd      	mov	sp, r7
 800179a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179e:	4770      	bx	lr

080017a0 <LL_GPIO_SetAFPin_8_15>:
{
 80017a0:	b480      	push	{r7}
 80017a2:	b08b      	sub	sp, #44	; 0x2c
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	60f8      	str	r0, [r7, #12]
 80017a8:	60b9      	str	r1, [r7, #8]
 80017aa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80017b0:	68bb      	ldr	r3, [r7, #8]
 80017b2:	0a1b      	lsrs	r3, r3, #8
 80017b4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017b6:	697b      	ldr	r3, [r7, #20]
 80017b8:	fa93 f3a3 	rbit	r3, r3
 80017bc:	613b      	str	r3, [r7, #16]
  return result;
 80017be:	693b      	ldr	r3, [r7, #16]
 80017c0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80017c2:	69bb      	ldr	r3, [r7, #24]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d101      	bne.n	80017cc <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 80017c8:	2320      	movs	r3, #32
 80017ca:	e003      	b.n	80017d4 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 80017cc:	69bb      	ldr	r3, [r7, #24]
 80017ce:	fab3 f383 	clz	r3, r3
 80017d2:	b2db      	uxtb	r3, r3
 80017d4:	009b      	lsls	r3, r3, #2
 80017d6:	210f      	movs	r1, #15
 80017d8:	fa01 f303 	lsl.w	r3, r1, r3
 80017dc:	43db      	mvns	r3, r3
 80017de:	401a      	ands	r2, r3
 80017e0:	68bb      	ldr	r3, [r7, #8]
 80017e2:	0a1b      	lsrs	r3, r3, #8
 80017e4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017e6:	6a3b      	ldr	r3, [r7, #32]
 80017e8:	fa93 f3a3 	rbit	r3, r3
 80017ec:	61fb      	str	r3, [r7, #28]
  return result;
 80017ee:	69fb      	ldr	r3, [r7, #28]
 80017f0:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80017f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d101      	bne.n	80017fc <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 80017f8:	2320      	movs	r3, #32
 80017fa:	e003      	b.n	8001804 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 80017fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017fe:	fab3 f383 	clz	r3, r3
 8001802:	b2db      	uxtb	r3, r3
 8001804:	009b      	lsls	r3, r3, #2
 8001806:	6879      	ldr	r1, [r7, #4]
 8001808:	fa01 f303 	lsl.w	r3, r1, r3
 800180c:	431a      	orrs	r2, r3
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001812:	bf00      	nop
 8001814:	372c      	adds	r7, #44	; 0x2c
 8001816:	46bd      	mov	sp, r7
 8001818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181c:	4770      	bx	lr

0800181e <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800181e:	b580      	push	{r7, lr}
 8001820:	b088      	sub	sp, #32
 8001822:	af00      	add	r7, sp, #0
 8001824:	6078      	str	r0, [r7, #4]
 8001826:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800182e:	693b      	ldr	r3, [r7, #16]
 8001830:	fa93 f3a3 	rbit	r3, r3
 8001834:	60fb      	str	r3, [r7, #12]
  return result;
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800183a:	697b      	ldr	r3, [r7, #20]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d101      	bne.n	8001844 <LL_GPIO_Init+0x26>
    return 32U;
 8001840:	2320      	movs	r3, #32
 8001842:	e003      	b.n	800184c <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 8001844:	697b      	ldr	r3, [r7, #20]
 8001846:	fab3 f383 	clz	r3, r3
 800184a:	b2db      	uxtb	r3, r3
 800184c:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800184e:	e048      	b.n	80018e2 <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	681a      	ldr	r2, [r3, #0]
 8001854:	2101      	movs	r1, #1
 8001856:	69fb      	ldr	r3, [r7, #28]
 8001858:	fa01 f303 	lsl.w	r3, r1, r3
 800185c:	4013      	ands	r3, r2
 800185e:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8001860:	69bb      	ldr	r3, [r7, #24]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d03a      	beq.n	80018dc <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	2b01      	cmp	r3, #1
 800186c:	d003      	beq.n	8001876 <LL_GPIO_Init+0x58>
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	2b02      	cmp	r3, #2
 8001874:	d10e      	bne.n	8001894 <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	689b      	ldr	r3, [r3, #8]
 800187a:	461a      	mov	r2, r3
 800187c:	69b9      	ldr	r1, [r7, #24]
 800187e:	6878      	ldr	r0, [r7, #4]
 8001880:	f7ff fed7 	bl	8001632 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	6819      	ldr	r1, [r3, #0]
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	68db      	ldr	r3, [r3, #12]
 800188c:	461a      	mov	r2, r3
 800188e:	6878      	ldr	r0, [r7, #4]
 8001890:	f7ff feb7 	bl	8001602 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	691b      	ldr	r3, [r3, #16]
 8001898:	461a      	mov	r2, r3
 800189a:	69b9      	ldr	r1, [r7, #24]
 800189c:	6878      	ldr	r0, [r7, #4]
 800189e:	f7ff ff05 	bl	80016ac <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	2b02      	cmp	r3, #2
 80018a8:	d111      	bne.n	80018ce <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 80018aa:	69bb      	ldr	r3, [r7, #24]
 80018ac:	2bff      	cmp	r3, #255	; 0xff
 80018ae:	d807      	bhi.n	80018c0 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	695b      	ldr	r3, [r3, #20]
 80018b4:	461a      	mov	r2, r3
 80018b6:	69b9      	ldr	r1, [r7, #24]
 80018b8:	6878      	ldr	r0, [r7, #4]
 80018ba:	f7ff ff34 	bl	8001726 <LL_GPIO_SetAFPin_0_7>
 80018be:	e006      	b.n	80018ce <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	695b      	ldr	r3, [r3, #20]
 80018c4:	461a      	mov	r2, r3
 80018c6:	69b9      	ldr	r1, [r7, #24]
 80018c8:	6878      	ldr	r0, [r7, #4]
 80018ca:	f7ff ff69 	bl	80017a0 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80018ce:	683b      	ldr	r3, [r7, #0]
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	461a      	mov	r2, r3
 80018d4:	69b9      	ldr	r1, [r7, #24]
 80018d6:	6878      	ldr	r0, [r7, #4]
 80018d8:	f7ff fe56 	bl	8001588 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 80018dc:	69fb      	ldr	r3, [r7, #28]
 80018de:	3301      	adds	r3, #1
 80018e0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	681a      	ldr	r2, [r3, #0]
 80018e6:	69fb      	ldr	r3, [r7, #28]
 80018e8:	fa22 f303 	lsr.w	r3, r2, r3
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d1af      	bne.n	8001850 <LL_GPIO_Init+0x32>
  }
  return (SUCCESS);
 80018f0:	2300      	movs	r3, #0
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	3720      	adds	r7, #32
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
	...

080018fc <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b083      	sub	sp, #12
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
 8001904:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8001906:	687a      	ldr	r2, [r7, #4]
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	fbb2 f3f3 	udiv	r3, r2, r3
 800190e:	4a07      	ldr	r2, [pc, #28]	; (800192c <LL_InitTick+0x30>)
 8001910:	3b01      	subs	r3, #1
 8001912:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8001914:	4b05      	ldr	r3, [pc, #20]	; (800192c <LL_InitTick+0x30>)
 8001916:	2200      	movs	r2, #0
 8001918:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800191a:	4b04      	ldr	r3, [pc, #16]	; (800192c <LL_InitTick+0x30>)
 800191c:	2205      	movs	r2, #5
 800191e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8001920:	bf00      	nop
 8001922:	370c      	adds	r7, #12
 8001924:	46bd      	mov	sp, r7
 8001926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192a:	4770      	bx	lr
 800192c:	e000e010 	.word	0xe000e010

08001930 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b082      	sub	sp, #8
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8001938:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800193c:	6878      	ldr	r0, [r7, #4]
 800193e:	f7ff ffdd 	bl	80018fc <LL_InitTick>
}
 8001942:	bf00      	nop
 8001944:	3708      	adds	r7, #8
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
	...

0800194c <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 800194c:	b480      	push	{r7}
 800194e:	b085      	sub	sp, #20
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8001954:	4b0f      	ldr	r3, [pc, #60]	; (8001994 <LL_mDelay+0x48>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	60bb      	str	r3, [r7, #8]
  uint32_t tmpDelay; /* MISRAC2012-Rule-17.8 */
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 800195a:	68bb      	ldr	r3, [r7, #8]
  tmpDelay = Delay;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	60fb      	str	r3, [r7, #12]
  /* Add a period to guaranty minimum wait */
  if(tmpDelay < LL_MAX_DELAY)
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001966:	d00c      	beq.n	8001982 <LL_mDelay+0x36>
  {
    tmpDelay++;
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	3301      	adds	r3, #1
 800196c:	60fb      	str	r3, [r7, #12]
  }

  while (tmpDelay != 0U)
 800196e:	e008      	b.n	8001982 <LL_mDelay+0x36>
  {
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8001970:	4b08      	ldr	r3, [pc, #32]	; (8001994 <LL_mDelay+0x48>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001978:	2b00      	cmp	r3, #0
 800197a:	d002      	beq.n	8001982 <LL_mDelay+0x36>
    {
      tmpDelay--;
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	3b01      	subs	r3, #1
 8001980:	60fb      	str	r3, [r7, #12]
  while (tmpDelay != 0U)
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	2b00      	cmp	r3, #0
 8001986:	d1f3      	bne.n	8001970 <LL_mDelay+0x24>
    }
  }
}
 8001988:	bf00      	nop
 800198a:	3714      	adds	r7, #20
 800198c:	46bd      	mov	sp, r7
 800198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001992:	4770      	bx	lr
 8001994:	e000e010 	.word	0xe000e010

08001998 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8001998:	b480      	push	{r7}
 800199a:	b083      	sub	sp, #12
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 80019a0:	4a04      	ldr	r2, [pc, #16]	; (80019b4 <LL_SetSystemCoreClock+0x1c>)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6013      	str	r3, [r2, #0]
}
 80019a6:	bf00      	nop
 80019a8:	370c      	adds	r7, #12
 80019aa:	46bd      	mov	sp, r7
 80019ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b0:	4770      	bx	lr
 80019b2:	bf00      	nop
 80019b4:	20000000 	.word	0x20000000

080019b8 <__libc_init_array>:
 80019b8:	b570      	push	{r4, r5, r6, lr}
 80019ba:	4e0d      	ldr	r6, [pc, #52]	; (80019f0 <__libc_init_array+0x38>)
 80019bc:	4c0d      	ldr	r4, [pc, #52]	; (80019f4 <__libc_init_array+0x3c>)
 80019be:	1ba4      	subs	r4, r4, r6
 80019c0:	10a4      	asrs	r4, r4, #2
 80019c2:	2500      	movs	r5, #0
 80019c4:	42a5      	cmp	r5, r4
 80019c6:	d109      	bne.n	80019dc <__libc_init_array+0x24>
 80019c8:	4e0b      	ldr	r6, [pc, #44]	; (80019f8 <__libc_init_array+0x40>)
 80019ca:	4c0c      	ldr	r4, [pc, #48]	; (80019fc <__libc_init_array+0x44>)
 80019cc:	f000 f818 	bl	8001a00 <_init>
 80019d0:	1ba4      	subs	r4, r4, r6
 80019d2:	10a4      	asrs	r4, r4, #2
 80019d4:	2500      	movs	r5, #0
 80019d6:	42a5      	cmp	r5, r4
 80019d8:	d105      	bne.n	80019e6 <__libc_init_array+0x2e>
 80019da:	bd70      	pop	{r4, r5, r6, pc}
 80019dc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80019e0:	4798      	blx	r3
 80019e2:	3501      	adds	r5, #1
 80019e4:	e7ee      	b.n	80019c4 <__libc_init_array+0xc>
 80019e6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80019ea:	4798      	blx	r3
 80019ec:	3501      	adds	r5, #1
 80019ee:	e7f2      	b.n	80019d6 <__libc_init_array+0x1e>
 80019f0:	08001a18 	.word	0x08001a18
 80019f4:	08001a18 	.word	0x08001a18
 80019f8:	08001a18 	.word	0x08001a18
 80019fc:	08001a1c 	.word	0x08001a1c

08001a00 <_init>:
 8001a00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a02:	bf00      	nop
 8001a04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001a06:	bc08      	pop	{r3}
 8001a08:	469e      	mov	lr, r3
 8001a0a:	4770      	bx	lr

08001a0c <_fini>:
 8001a0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a0e:	bf00      	nop
 8001a10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001a12:	bc08      	pop	{r3}
 8001a14:	469e      	mov	lr, r3
 8001a16:	4770      	bx	lr
