// Seed: 332865843
module module_0 (
    input  wire  id_0,
    output uwire id_1,
    output tri1  id_2,
    output uwire id_3,
    input  wand  id_4
);
endmodule
module module_1 (
    input  tri1  id_0,
    input  uwire id_1,
    output logic id_2,
    input  wand  id_3,
    output wire  id_4
);
  always id_2 = id_1;
  logic id_6;
  ;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_4,
      id_4,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 #(
    parameter id_6 = 32'd51
) (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire [-1 'h0 : 1] id_4;
  assign id_4 = id_1;
  id_5 :
  assert property (@(posedge -1 or posedge 1'b0) 1)
  else;
  wire _id_6;
  assign id_4 = id_3;
  assign id_6 = id_4;
  wire [-1 : 1] id_7;
  logic [id_6 : 1  &  1] id_8;
  ;
  assign id_8 = 1;
  assign id_8 = 1'b0;
  logic id_9;
  ;
  wire  id_10;
  logic id_11 = id_4;
endmodule
program module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output supply1 id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_6 = -1'd0;
  module_2 modCall_1 (
      id_3,
      id_1,
      id_3
  );
endprogram
