v 20200319 2
C 40000 40000 0 0 0 Noqsi-title-B.sym
{
T 50000 40500 5 10 1 1 0 0 1
date=20200416
T 53900 40500 5 10 1 1 0 0 1
rev=0.0
T 55400 40200 5 10 1 1 0 0 1
auth=jpd
T 50200 40800 5 8 1 1 0 0 1
fname=RS.sch
T 53200 41200 5 14 1 1 0 4 1
title=R/S Latch
}
C 44600 48400 1 0 0 7400_4xNAND.sym
{
T 44800 49500 5 10 1 1 0 0 1
refdes=U1
T 44800 49300 5 10 1 1 0 0 1
value=74HC00
T 44800 49100 5 8 1 1 0 0 1
footprint=SO14
T 45300 49100 5 8 1 0 0 0 1
slot=1
T 44800 51700 5 8 0 0 0 0 1
symversion=1.0
}
C 44600 46100 1 0 0 7400_4xNAND.sym
{
T 44800 47200 5 10 1 1 0 0 1
refdes=U1
T 44800 47000 5 10 1 1 0 0 1
value=74HC00
T 44800 46800 5 8 1 1 0 0 1
footprint=SO14
T 45300 46800 5 8 1 0 0 0 1
slot=2
T 44800 49400 5 8 0 0 0 0 1
symversion=1.0
}
C 47200 48200 1 0 0 7400_4xNAND.sym
{
T 47400 51500 5 8 0 0 0 0 1
symversion=1.0
T 47400 49300 5 10 1 1 0 0 1
refdes=U1
T 47400 49100 5 10 1 1 0 0 1
value=74HC00
T 47400 48900 5 8 1 1 0 0 1
footprint=SO14
T 47900 48900 5 8 1 0 0 0 1
slot=3
}
C 47200 46300 1 0 0 7400_4xNAND.sym
{
T 47400 49600 5 8 0 0 0 0 1
symversion=1.0
T 47400 47400 5 10 1 1 0 0 1
refdes=U1
T 47400 47200 5 10 1 1 0 0 1
value=74HC00
T 47400 47000 5 8 1 1 0 0 1
footprint=SO14
T 47900 47000 5 8 1 0 0 0 1
slot=4
}
N 47200 46800 47000 46800 4
N 47000 46800 47000 47600 4
N 47000 47600 48500 48200 4
N 48100 48500 49000 48500 4
{
T 49300 48500 5 10 1 1 0 0 1
netname=Q
}
N 48500 48500 48500 48200 4
N 48100 46600 48500 46600 4
N 48500 46600 48500 47600 4
N 48500 47600 47000 48200 4
N 47200 48300 47000 48300 4
N 47000 48300 47000 48200 4
N 45500 46400 47200 46400 4
N 45500 48700 47200 48700 4
N 44600 48500 44400 48500 4
N 44400 48500 44400 46600 4
N 44400 46600 44600 46600 4
C 47500 42200 1 0 0 74_pwr.sym
{
T 47690 44200 5 8 0 0 0 0 1
symversion=1.0
T 48000 43050 5 10 1 1 0 0 1
refdes=U1
T 48600 42900 5 10 1 0 0 0 6
spice-prototype=* Quad NAND
A1? [ #1 #2 ] #3 model-name@
A2? [ #4 #5 ] #6 model-name@
A3? [ #9 #10 ] #8 model-name@
A4? [ #12 #13 ] #11 model-name@
RPWR? #7 #14 10k
T 48600 42600 5 10 1 0 0 0 1
model-name=nand74hc
T 48600 42000 5 10 1 0 0 0 1
type=d_nand
T 48600 42300 5 10 1 0 0 0 1
model=rise_delay = 10e-9 fall_delay = 10e-9 input_load = 10e-12
}
C 45800 42000 1 0 0 vdc-1.sym
{
T 46500 42650 5 10 1 1 0 0 1
refdes=Vdd
T 46500 42450 5 10 1 1 0 0 1
value=DC 3.3V
}
C 40300 47700 1 0 0 vpulse-1.sym
{
T 41000 48350 5 10 1 1 0 0 1
refdes=VS
T 41000 48150 5 10 1 1 0 0 1
value=pulse 0 3.3 0.99u 10n 10n 0.99u 2u
}
C 46000 41700 1 0 0 gnd-1.sym
C 47800 41900 1 0 0 gnd-1.sym
C 40500 47400 1 0 0 gnd-1.sym
C 40300 42200 1 0 0 vpulse-1.sym
{
T 41000 42850 5 10 1 1 0 0 1
refdes=VR
T 41000 42650 5 10 1 1 0 0 1
value=pulse 3.3 0 1.9u 10n 10n 1.99u 4u
}
C 40500 41900 1 0 0 gnd-1.sym
N 44600 46200 44500 46200 4
N 44500 44200 44500 46200 4
{
T 44300 46100 5 10 1 1 180 6 1
netname=R
}
C 40300 44800 1 0 0 vpulse-1.sym
{
T 41000 45450 5 10 1 1 0 0 1
refdes=VC
T 41000 45250 5 10 1 1 0 0 1
value=pulse 3.3 0 0.5u 10n 10n 1u 2u
}
C 40500 44500 1 0 0 gnd-1.sym
N 44600 48900 44000 48900 4
{
T 44200 49100 5 10 1 1 0 6 1
netname=S
}
N 40600 46000 40600 46900 4
N 44000 46900 44400 46900 4
{
T 44100 47100 5 10 1 1 0 0 1
netname=C
}
N 46100 43200 46100 43400 4
N 46100 43400 47900 43400 4
N 47900 43400 47900 43100 4
T 50500 40200 9 10 1 0 0 0 1
1
T 52100 40200 9 10 1 0 0 0 1
1
C 42800 48500 1 0 0 adb.sym
{
T 43800 49400 5 10 1 1 0 0 1
refdes=AS
}
N 42800 48900 40600 48900 4
C 42800 46500 1 0 0 adb.sym
{
T 43800 47400 5 10 1 1 0 0 1
refdes=AC
}
N 42800 46900 40600 46900 4
C 42800 43800 1 0 0 adb.sym
{
T 43800 44700 5 10 1 1 0 0 1
refdes=AR
}
N 44000 44200 44500 44200 4
N 42800 44200 40600 44200 4
N 40600 44200 40600 43400 4
T 51900 47800 8 10 1 1 0 0 4
spice-epilog=.control
tran 100n 10u
plot q
.endc
