/* Generated by Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os) */

module design122_12_5_top(clk, rst, in, out);
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:10.12-10.15" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:12.21-12.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:11.20-11.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:10.8-10.11" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:10.8-10.11" *)
  input clk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:11.20-11.22" *)
  input [31:0] in;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:12.21-12.24" *)
  output [31:0] out;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:10.12-10.15" *)
  input rst;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160404 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160403 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160402 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160401 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160400 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160399 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160398 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160397 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160396 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160395 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160394 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160393 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160392 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160391 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160390 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160389 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160388 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160387 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160386 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160385 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160384 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160383 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160382 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160381 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160380 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160379 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160378 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160377 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160376 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160375 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160374 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160373 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160372 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160371 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:10.12-10.15" *)
  wire \$auto$rs_design_edit.cc:861:execute$160406.rst ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:12.21-12.24" *)
  wire [31:0] \$auto$rs_design_edit.cc:861:execute$160406.out ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:11.20-11.22" *)
  wire [31:0] \$auto$rs_design_edit.cc:861:execute$160406.in ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[3] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[31] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[0] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[8] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[1] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[7] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[21] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[6] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[0] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[22] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[19] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[26] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[27] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[25] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[10] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[30] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[31] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[15] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$clkbufmap.cc:298:execute$158936 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[17] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[24] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[5] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[28] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[14] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[8] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[26] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[23] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[10] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[5] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[7] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[29] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[9] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:10.8-10.11" *)
  wire \$auto$rs_design_edit.cc:861:execute$160406.clk ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[24] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[12] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[11] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[29] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$rst ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[27] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[12] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[20] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[13] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[1] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[21] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[6] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[16] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[30] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$clk ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[25] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[13] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[2] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[9] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[28] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[18] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[4] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[3] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[2] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[22] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[23] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[19] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[4] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[15] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[16] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[11] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[20] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[14] ;
  wire \$iopadmap$in[13] ;
  wire \$iopadmap$in[4] ;
  wire \$iopadmap$in[6] ;
  wire \$iopadmap$in[7] ;
  wire \$iopadmap$out[26] ;
  wire \$iopadmap$out[28] ;
  wire \$iopadmap$out[21] ;
  wire \$iopadmap$in[22] ;
  wire \$iopadmap$in[28] ;
  wire \$iopadmap$in[18] ;
  wire \$iopadmap$in[19] ;
  wire \$iopadmap$out[20] ;
  wire \$iopadmap$in[10] ;
  wire \$iopadmap$in[2] ;
  wire \$iopadmap$in[27] ;
  wire \$iopadmap$out[25] ;
  wire \$iopadmap$out[10] ;
  wire \$iopadmap$out[3] ;
  wire \$iopadmap$out[18] ;
  wire \$iopadmap$in[1] ;
  wire \$iopadmap$in[5] ;
  wire \$iopadmap$in[8] ;
  wire \$iopadmap$out[11] ;
  wire \$iopadmap$out[12] ;
  wire \$iopadmap$out[7] ;
  wire \$iopadmap$clk ;
  wire \$iopadmap$in[24] ;
  wire \$iopadmap$in[21] ;
  wire \$iopadmap$out[31] ;
  wire \$iopadmap$out[14] ;
  wire \$iopadmap$in[23] ;
  wire \$iopadmap$in[17] ;
  wire \$iopadmap$out[9] ;
  wire \$iopadmap$in[16] ;
  wire \$iopadmap$out[17] ;
  wire \$iopadmap$out[24] ;
  wire \$iopadmap$in[12] ;
  wire \$iopadmap$out[6] ;
  wire \$iopadmap$in[29] ;
  wire \$iopadmap$rst ;
  wire \$iopadmap$out[27] ;
  wire \$iopadmap$out[4] ;
  wire \$iopadmap$in[26] ;
  wire \$iopadmap$out[19] ;
  wire \$iopadmap$in[30] ;
  wire \$iopadmap$out[1] ;
  wire \$iopadmap$in[14] ;
  wire \$iopadmap$out[5] ;
  wire \$iopadmap$out[13] ;
  wire \$iopadmap$out[15] ;
  wire \$iopadmap$out[22] ;
  wire \$iopadmap$out[0] ;
  wire \$iopadmap$in[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:10.8-10.11" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:10.8-10.11" *)
  wire clk;
  wire \$iopadmap$out[29] ;
  wire \$iopadmap$out[30] ;
  wire \$iopadmap$in[9] ;
  wire \$iopadmap$in[25] ;
  wire \$iopadmap$out[23] ;
  wire \$iopadmap$out[8] ;
  wire \$iopadmap$in[15] ;
  wire \$iopadmap$in[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:11.20-11.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:11.20-11.22" *)
  wire [31:0] in;
  wire \$auto$clkbufmap.cc:298:execute$158936 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:12.21-12.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:12.21-12.24" *)
  wire [31:0] out;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:10.12-10.15" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:10.12-10.15" *)
  wire rst;
  wire \$iopadmap$in[11] ;
  wire \$iopadmap$out[16] ;
  wire \$iopadmap$in[20] ;
  wire \$iopadmap$out[2] ;
  wire \$iopadmap$in[31] ;
  wire \$auto$rs_design_edit.cc:575:execute$160371 ;
  wire \$auto$rs_design_edit.cc:575:execute$160372 ;
  wire \$auto$rs_design_edit.cc:575:execute$160373 ;
  wire \$auto$rs_design_edit.cc:575:execute$160374 ;
  wire \$auto$rs_design_edit.cc:575:execute$160375 ;
  wire \$auto$rs_design_edit.cc:575:execute$160376 ;
  wire \$auto$rs_design_edit.cc:575:execute$160377 ;
  wire \$auto$rs_design_edit.cc:575:execute$160378 ;
  wire \$auto$rs_design_edit.cc:575:execute$160379 ;
  wire \$auto$rs_design_edit.cc:575:execute$160380 ;
  wire \$auto$rs_design_edit.cc:575:execute$160381 ;
  wire \$auto$rs_design_edit.cc:575:execute$160382 ;
  wire \$auto$rs_design_edit.cc:575:execute$160383 ;
  wire \$auto$rs_design_edit.cc:575:execute$160384 ;
  wire \$auto$rs_design_edit.cc:575:execute$160385 ;
  wire \$auto$rs_design_edit.cc:575:execute$160386 ;
  wire \$auto$rs_design_edit.cc:575:execute$160387 ;
  wire \$auto$rs_design_edit.cc:575:execute$160388 ;
  wire \$auto$rs_design_edit.cc:575:execute$160389 ;
  wire \$auto$rs_design_edit.cc:575:execute$160390 ;
  wire \$auto$rs_design_edit.cc:575:execute$160391 ;
  wire \$auto$rs_design_edit.cc:575:execute$160392 ;
  wire \$auto$rs_design_edit.cc:575:execute$160393 ;
  wire \$auto$rs_design_edit.cc:575:execute$160394 ;
  wire \$auto$rs_design_edit.cc:575:execute$160395 ;
  wire \$auto$rs_design_edit.cc:575:execute$160396 ;
  wire \$auto$rs_design_edit.cc:575:execute$160397 ;
  wire \$auto$rs_design_edit.cc:575:execute$160398 ;
  wire \$auto$rs_design_edit.cc:575:execute$160399 ;
  wire \$auto$rs_design_edit.cc:575:execute$160400 ;
  wire \$auto$rs_design_edit.cc:575:execute$160401 ;
  wire \$auto$rs_design_edit.cc:575:execute$160402 ;
  wire \$auto$rs_design_edit.cc:575:execute$160403 ;
  wire \$auto$rs_design_edit.cc:575:execute$160404 ;
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.in_14  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160378 ),
    .I(\$auto$rs_design_edit.cc:861:execute$160406.in [14]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[14] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.in_15  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160379 ),
    .I(\$auto$rs_design_edit.cc:861:execute$160406.in [15]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[15] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.in_16  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160380 ),
    .I(\$auto$rs_design_edit.cc:861:execute$160406.in [16]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[16] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.in_17  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160381 ),
    .I(\$auto$rs_design_edit.cc:861:execute$160406.in [17]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[17] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.in_18  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160382 ),
    .I(\$auto$rs_design_edit.cc:861:execute$160406.in [18]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[18] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.in_19  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160383 ),
    .I(\$auto$rs_design_edit.cc:861:execute$160406.in [19]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[19] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.in_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160384 ),
    .I(\$auto$rs_design_edit.cc:861:execute$160406.in [2]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.in_20  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160385 ),
    .I(\$auto$rs_design_edit.cc:861:execute$160406.in [20]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[20] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.in_21  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160386 ),
    .I(\$auto$rs_design_edit.cc:861:execute$160406.in [21]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[21] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.in_22  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160387 ),
    .I(\$auto$rs_design_edit.cc:861:execute$160406.in [22]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[22] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.in_23  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160388 ),
    .I(\$auto$rs_design_edit.cc:861:execute$160406.in [23]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[23] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.in_24  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160389 ),
    .I(\$auto$rs_design_edit.cc:861:execute$160406.in [24]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[24] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.in_25  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160390 ),
    .I(\$auto$rs_design_edit.cc:861:execute$160406.in [25]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[25] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.in_26  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160391 ),
    .I(\$auto$rs_design_edit.cc:861:execute$160406.in [26]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[26] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.in_27  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160392 ),
    .I(\$auto$rs_design_edit.cc:861:execute$160406.in [27]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[27] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.in_28  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160393 ),
    .I(\$auto$rs_design_edit.cc:861:execute$160406.in [28]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[28] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.in_29  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160394 ),
    .I(\$auto$rs_design_edit.cc:861:execute$160406.in [29]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[29] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.in_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160395 ),
    .I(\$auto$rs_design_edit.cc:861:execute$160406.in [3]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.in_30  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160396 ),
    .I(\$auto$rs_design_edit.cc:861:execute$160406.in [30]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[30] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.in_31  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160397 ),
    .I(\$auto$rs_design_edit.cc:861:execute$160406.in [31]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[31] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.in_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160398 ),
    .I(\$auto$rs_design_edit.cc:861:execute$160406.in [4]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.in_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160399 ),
    .I(\$auto$rs_design_edit.cc:861:execute$160406.in [5]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.in_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160400 ),
    .I(\$auto$rs_design_edit.cc:861:execute$160406.in [6]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.in_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160401 ),
    .I(\$auto$rs_design_edit.cc:861:execute$160406.in [7]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.in_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160402 ),
    .I(\$auto$rs_design_edit.cc:861:execute$160406.in [8]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.in_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160403 ),
    .I(\$auto$rs_design_edit.cc:861:execute$160406.in [9]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[9] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.out  (
    .I(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[0] ),
    .O(\$auto$rs_design_edit.cc:861:execute$160406.out [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.out_1  (
    .I(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[1] ),
    .O(\$auto$rs_design_edit.cc:861:execute$160406.out [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.out_10  (
    .I(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[10] ),
    .O(\$auto$rs_design_edit.cc:861:execute$160406.out [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.out_11  (
    .I(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[11] ),
    .O(\$auto$rs_design_edit.cc:861:execute$160406.out [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.out_12  (
    .I(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[12] ),
    .O(\$auto$rs_design_edit.cc:861:execute$160406.out [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.out_13  (
    .I(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[13] ),
    .O(\$auto$rs_design_edit.cc:861:execute$160406.out [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.out_14  (
    .I(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[14] ),
    .O(\$auto$rs_design_edit.cc:861:execute$160406.out [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.out_15  (
    .I(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[15] ),
    .O(\$auto$rs_design_edit.cc:861:execute$160406.out [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.out_16  (
    .I(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[16] ),
    .O(\$auto$rs_design_edit.cc:861:execute$160406.out [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.out_17  (
    .I(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[17] ),
    .O(\$auto$rs_design_edit.cc:861:execute$160406.out [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.out_18  (
    .I(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[18] ),
    .O(\$auto$rs_design_edit.cc:861:execute$160406.out [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.out_19  (
    .I(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[19] ),
    .O(\$auto$rs_design_edit.cc:861:execute$160406.out [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.out_2  (
    .I(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[2] ),
    .O(\$auto$rs_design_edit.cc:861:execute$160406.out [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.out_20  (
    .I(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[20] ),
    .O(\$auto$rs_design_edit.cc:861:execute$160406.out [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.out_21  (
    .I(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[21] ),
    .O(\$auto$rs_design_edit.cc:861:execute$160406.out [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.out_22  (
    .I(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[22] ),
    .O(\$auto$rs_design_edit.cc:861:execute$160406.out [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.out_23  (
    .I(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[23] ),
    .O(\$auto$rs_design_edit.cc:861:execute$160406.out [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.out_24  (
    .I(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[24] ),
    .O(\$auto$rs_design_edit.cc:861:execute$160406.out [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.out_25  (
    .I(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[25] ),
    .O(\$auto$rs_design_edit.cc:861:execute$160406.out [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.out_26  (
    .I(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[26] ),
    .O(\$auto$rs_design_edit.cc:861:execute$160406.out [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.out_27  (
    .I(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[27] ),
    .O(\$auto$rs_design_edit.cc:861:execute$160406.out [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.out_28  (
    .I(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[28] ),
    .O(\$auto$rs_design_edit.cc:861:execute$160406.out [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.out_29  (
    .I(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[29] ),
    .O(\$auto$rs_design_edit.cc:861:execute$160406.out [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.out_3  (
    .I(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[3] ),
    .O(\$auto$rs_design_edit.cc:861:execute$160406.out [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.out_30  (
    .I(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[30] ),
    .O(\$auto$rs_design_edit.cc:861:execute$160406.out [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.out_31  (
    .I(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[31] ),
    .O(\$auto$rs_design_edit.cc:861:execute$160406.out [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.out_4  (
    .I(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[4] ),
    .O(\$auto$rs_design_edit.cc:861:execute$160406.out [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.out_5  (
    .I(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[5] ),
    .O(\$auto$rs_design_edit.cc:861:execute$160406.out [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.out_6  (
    .I(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[6] ),
    .O(\$auto$rs_design_edit.cc:861:execute$160406.out [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.out_7  (
    .I(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[7] ),
    .O(\$auto$rs_design_edit.cc:861:execute$160406.out [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.out_8  (
    .I(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[8] ),
    .O(\$auto$rs_design_edit.cc:861:execute$160406.out [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.out_9  (
    .I(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[9] ),
    .O(\$auto$rs_design_edit.cc:861:execute$160406.out [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.rst  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160404 ),
    .I(\$auto$rs_design_edit.cc:861:execute$160406.rst ),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$rst )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$clkbufmap.cc:265:execute$158934  (
    .I(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$clk ),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$clkbufmap.cc:298:execute$158936 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.clk  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160371 ),
    .I(\$auto$rs_design_edit.cc:861:execute$160406.clk ),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$clk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.in  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160372 ),
    .I(\$auto$rs_design_edit.cc:861:execute$160406.in [0]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.in_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160373 ),
    .I(\$auto$rs_design_edit.cc:861:execute$160406.in [1]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.in_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160374 ),
    .I(\$auto$rs_design_edit.cc:861:execute$160406.in [10]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[10] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.in_11  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160375 ),
    .I(\$auto$rs_design_edit.cc:861:execute$160406.in [11]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[11] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.in_12  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160376 ),
    .I(\$auto$rs_design_edit.cc:861:execute$160406.in [12]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[12] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$design122_12_5_top.in_13  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160377 ),
    .I(\$auto$rs_design_edit.cc:861:execute$160406.in [13]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[13] )
  );
  fabric_design122_12_5_top \$auto$rs_design_edit.cc:859:execute$160405  (
    .\$auto$rs_design_edit.cc:575:execute$160404 (\$auto$rs_design_edit.cc:575:execute$160404 ),
    .\$auto$rs_design_edit.cc:575:execute$160403 (\$auto$rs_design_edit.cc:575:execute$160403 ),
    .\$auto$rs_design_edit.cc:575:execute$160402 (\$auto$rs_design_edit.cc:575:execute$160402 ),
    .\$auto$rs_design_edit.cc:575:execute$160401 (\$auto$rs_design_edit.cc:575:execute$160401 ),
    .\$auto$rs_design_edit.cc:575:execute$160400 (\$auto$rs_design_edit.cc:575:execute$160400 ),
    .\$auto$rs_design_edit.cc:575:execute$160399 (\$auto$rs_design_edit.cc:575:execute$160399 ),
    .\$auto$rs_design_edit.cc:575:execute$160398 (\$auto$rs_design_edit.cc:575:execute$160398 ),
    .\$auto$rs_design_edit.cc:575:execute$160397 (\$auto$rs_design_edit.cc:575:execute$160397 ),
    .\$auto$rs_design_edit.cc:575:execute$160396 (\$auto$rs_design_edit.cc:575:execute$160396 ),
    .\$auto$rs_design_edit.cc:575:execute$160395 (\$auto$rs_design_edit.cc:575:execute$160395 ),
    .\$auto$rs_design_edit.cc:575:execute$160394 (\$auto$rs_design_edit.cc:575:execute$160394 ),
    .\$auto$rs_design_edit.cc:575:execute$160393 (\$auto$rs_design_edit.cc:575:execute$160393 ),
    .\$auto$rs_design_edit.cc:575:execute$160392 (\$auto$rs_design_edit.cc:575:execute$160392 ),
    .\$auto$rs_design_edit.cc:575:execute$160391 (\$auto$rs_design_edit.cc:575:execute$160391 ),
    .\$auto$rs_design_edit.cc:575:execute$160390 (\$auto$rs_design_edit.cc:575:execute$160390 ),
    .\$auto$rs_design_edit.cc:575:execute$160389 (\$auto$rs_design_edit.cc:575:execute$160389 ),
    .\$auto$rs_design_edit.cc:575:execute$160388 (\$auto$rs_design_edit.cc:575:execute$160388 ),
    .\$auto$rs_design_edit.cc:575:execute$160387 (\$auto$rs_design_edit.cc:575:execute$160387 ),
    .\$auto$rs_design_edit.cc:575:execute$160386 (\$auto$rs_design_edit.cc:575:execute$160386 ),
    .\$auto$rs_design_edit.cc:575:execute$160385 (\$auto$rs_design_edit.cc:575:execute$160385 ),
    .\$auto$rs_design_edit.cc:575:execute$160384 (\$auto$rs_design_edit.cc:575:execute$160384 ),
    .\$auto$rs_design_edit.cc:575:execute$160383 (\$auto$rs_design_edit.cc:575:execute$160383 ),
    .\$auto$rs_design_edit.cc:575:execute$160382 (\$auto$rs_design_edit.cc:575:execute$160382 ),
    .\$auto$rs_design_edit.cc:575:execute$160381 (\$auto$rs_design_edit.cc:575:execute$160381 ),
    .\$auto$rs_design_edit.cc:575:execute$160380 (\$auto$rs_design_edit.cc:575:execute$160380 ),
    .\$auto$rs_design_edit.cc:575:execute$160379 (\$auto$rs_design_edit.cc:575:execute$160379 ),
    .\$auto$rs_design_edit.cc:575:execute$160378 (\$auto$rs_design_edit.cc:575:execute$160378 ),
    .\$auto$rs_design_edit.cc:575:execute$160377 (\$auto$rs_design_edit.cc:575:execute$160377 ),
    .\$auto$rs_design_edit.cc:575:execute$160376 (\$auto$rs_design_edit.cc:575:execute$160376 ),
    .\$auto$rs_design_edit.cc:575:execute$160375 (\$auto$rs_design_edit.cc:575:execute$160375 ),
    .\$auto$rs_design_edit.cc:575:execute$160374 (\$auto$rs_design_edit.cc:575:execute$160374 ),
    .\$auto$rs_design_edit.cc:575:execute$160373 (\$auto$rs_design_edit.cc:575:execute$160373 ),
    .\$auto$rs_design_edit.cc:575:execute$160372 (\$auto$rs_design_edit.cc:575:execute$160372 ),
    .\$auto$rs_design_edit.cc:575:execute$160371 (\$auto$rs_design_edit.cc:575:execute$160371 ),
    .\$iopadmap$out[31] (\$iopadmap$out[31] ),
    .\$iopadmap$out[30] (\$iopadmap$out[30] ),
    .\$iopadmap$out[29] (\$iopadmap$out[29] ),
    .\$iopadmap$out[28] (\$iopadmap$out[28] ),
    .\$iopadmap$out[27] (\$iopadmap$out[27] ),
    .\$iopadmap$out[26] (\$iopadmap$out[26] ),
    .\$iopadmap$out[25] (\$iopadmap$out[25] ),
    .\$iopadmap$out[24] (\$iopadmap$out[24] ),
    .\$iopadmap$out[23] (\$iopadmap$out[23] ),
    .\$iopadmap$out[22] (\$iopadmap$out[22] ),
    .\$iopadmap$out[21] (\$iopadmap$out[21] ),
    .\$iopadmap$out[20] (\$iopadmap$out[20] ),
    .\$iopadmap$out[19] (\$iopadmap$out[19] ),
    .\$iopadmap$out[18] (\$iopadmap$out[18] ),
    .\$iopadmap$out[17] (\$iopadmap$out[17] ),
    .\$iopadmap$out[16] (\$iopadmap$out[16] ),
    .\$iopadmap$out[15] (\$iopadmap$out[15] ),
    .\$iopadmap$out[14] (\$iopadmap$out[14] ),
    .\$iopadmap$out[13] (\$iopadmap$out[13] ),
    .\$iopadmap$out[12] (\$iopadmap$out[12] ),
    .\$iopadmap$out[11] (\$iopadmap$out[11] ),
    .\$iopadmap$out[10] (\$iopadmap$out[10] ),
    .\$iopadmap$out[9] (\$iopadmap$out[9] ),
    .\$iopadmap$out[8] (\$iopadmap$out[8] ),
    .\$iopadmap$out[7] (\$iopadmap$out[7] ),
    .\$iopadmap$out[6] (\$iopadmap$out[6] ),
    .\$iopadmap$out[5] (\$iopadmap$out[5] ),
    .\$iopadmap$out[4] (\$iopadmap$out[4] ),
    .\$iopadmap$out[3] (\$iopadmap$out[3] ),
    .\$iopadmap$out[2] (\$iopadmap$out[2] ),
    .\$iopadmap$out[1] (\$iopadmap$out[1] ),
    .\$iopadmap$out[0] (\$iopadmap$out[0] ),
    .\$iopadmap$in[31] (\$iopadmap$in[31] ),
    .\$iopadmap$in[30] (\$iopadmap$in[30] ),
    .\$iopadmap$in[29] (\$iopadmap$in[29] ),
    .\$iopadmap$in[28] (\$iopadmap$in[28] ),
    .\$iopadmap$in[27] (\$iopadmap$in[27] ),
    .\$iopadmap$in[26] (\$iopadmap$in[26] ),
    .\$iopadmap$in[25] (\$iopadmap$in[25] ),
    .\$iopadmap$in[24] (\$iopadmap$in[24] ),
    .\$iopadmap$in[23] (\$iopadmap$in[23] ),
    .\$iopadmap$in[22] (\$iopadmap$in[22] ),
    .\$iopadmap$in[21] (\$iopadmap$in[21] ),
    .\$iopadmap$in[20] (\$iopadmap$in[20] ),
    .\$iopadmap$in[19] (\$iopadmap$in[19] ),
    .\$iopadmap$in[18] (\$iopadmap$in[18] ),
    .\$iopadmap$in[17] (\$iopadmap$in[17] ),
    .\$iopadmap$in[16] (\$iopadmap$in[16] ),
    .\$iopadmap$in[15] (\$iopadmap$in[15] ),
    .\$iopadmap$in[14] (\$iopadmap$in[14] ),
    .\$iopadmap$in[13] (\$iopadmap$in[13] ),
    .\$iopadmap$in[12] (\$iopadmap$in[12] ),
    .\$iopadmap$in[11] (\$iopadmap$in[11] ),
    .\$iopadmap$in[10] (\$iopadmap$in[10] ),
    .\$iopadmap$in[9] (\$iopadmap$in[9] ),
    .\$iopadmap$in[8] (\$iopadmap$in[8] ),
    .\$iopadmap$in[7] (\$iopadmap$in[7] ),
    .\$iopadmap$in[6] (\$iopadmap$in[6] ),
    .\$iopadmap$in[5] (\$iopadmap$in[5] ),
    .\$iopadmap$in[4] (\$iopadmap$in[4] ),
    .\$iopadmap$in[3] (\$iopadmap$in[3] ),
    .\$iopadmap$in[2] (\$iopadmap$in[2] ),
    .\$iopadmap$in[1] (\$iopadmap$in[1] ),
    .\$iopadmap$in[0] (\$iopadmap$in[0] ),
    .\$auto$clkbufmap.cc:298:execute$158936 (\$auto$clkbufmap.cc:298:execute$158936 ),
    .\$iopadmap$rst (\$iopadmap$rst )
  );
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160404  = \$auto$rs_design_edit.cc:575:execute$160404 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160403  = \$auto$rs_design_edit.cc:575:execute$160403 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160402  = \$auto$rs_design_edit.cc:575:execute$160402 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160401  = \$auto$rs_design_edit.cc:575:execute$160401 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160400  = \$auto$rs_design_edit.cc:575:execute$160400 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160399  = \$auto$rs_design_edit.cc:575:execute$160399 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160398  = \$auto$rs_design_edit.cc:575:execute$160398 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160397  = \$auto$rs_design_edit.cc:575:execute$160397 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160396  = \$auto$rs_design_edit.cc:575:execute$160396 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160395  = \$auto$rs_design_edit.cc:575:execute$160395 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160394  = \$auto$rs_design_edit.cc:575:execute$160394 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160393  = \$auto$rs_design_edit.cc:575:execute$160393 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160392  = \$auto$rs_design_edit.cc:575:execute$160392 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160391  = \$auto$rs_design_edit.cc:575:execute$160391 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160390  = \$auto$rs_design_edit.cc:575:execute$160390 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160389  = \$auto$rs_design_edit.cc:575:execute$160389 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160388  = \$auto$rs_design_edit.cc:575:execute$160388 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160387  = \$auto$rs_design_edit.cc:575:execute$160387 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160386  = \$auto$rs_design_edit.cc:575:execute$160386 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160385  = \$auto$rs_design_edit.cc:575:execute$160385 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160384  = \$auto$rs_design_edit.cc:575:execute$160384 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160383  = \$auto$rs_design_edit.cc:575:execute$160383 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160382  = \$auto$rs_design_edit.cc:575:execute$160382 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160381  = \$auto$rs_design_edit.cc:575:execute$160381 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160380  = \$auto$rs_design_edit.cc:575:execute$160380 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160379  = \$auto$rs_design_edit.cc:575:execute$160379 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160378  = \$auto$rs_design_edit.cc:575:execute$160378 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160377  = \$auto$rs_design_edit.cc:575:execute$160377 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160376  = \$auto$rs_design_edit.cc:575:execute$160376 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160375  = \$auto$rs_design_edit.cc:575:execute$160375 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160374  = \$auto$rs_design_edit.cc:575:execute$160374 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160373  = \$auto$rs_design_edit.cc:575:execute$160373 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160372  = \$auto$rs_design_edit.cc:575:execute$160372 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$rs_design_edit.cc:575:execute$160371  = \$auto$rs_design_edit.cc:575:execute$160371 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[31]  = \$iopadmap$out[31] ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[30]  = \$iopadmap$out[30] ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[29]  = \$iopadmap$out[29] ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[28]  = \$iopadmap$out[28] ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[27]  = \$iopadmap$out[27] ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[26]  = \$iopadmap$out[26] ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[25]  = \$iopadmap$out[25] ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[24]  = \$iopadmap$out[24] ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[23]  = \$iopadmap$out[23] ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[22]  = \$iopadmap$out[22] ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[21]  = \$iopadmap$out[21] ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[20]  = \$iopadmap$out[20] ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[19]  = \$iopadmap$out[19] ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[18]  = \$iopadmap$out[18] ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[17]  = \$iopadmap$out[17] ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[16]  = \$iopadmap$out[16] ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[15]  = \$iopadmap$out[15] ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[14]  = \$iopadmap$out[14] ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[13]  = \$iopadmap$out[13] ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[12]  = \$iopadmap$out[12] ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[11]  = \$iopadmap$out[11] ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[10]  = \$iopadmap$out[10] ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[9]  = \$iopadmap$out[9] ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[8]  = \$iopadmap$out[8] ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[7]  = \$iopadmap$out[7] ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[6]  = \$iopadmap$out[6] ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[5]  = \$iopadmap$out[5] ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[4]  = \$iopadmap$out[4] ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[3]  = \$iopadmap$out[3] ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[2]  = \$iopadmap$out[2] ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[1]  = \$iopadmap$out[1] ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$out[0]  = \$iopadmap$out[0] ;
  assign \$iopadmap$in[31]  = \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[31] ;
  assign \$iopadmap$in[30]  = \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[30] ;
  assign \$iopadmap$in[29]  = \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[29] ;
  assign \$iopadmap$in[28]  = \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[28] ;
  assign \$iopadmap$in[27]  = \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[27] ;
  assign \$iopadmap$in[26]  = \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[26] ;
  assign \$iopadmap$in[25]  = \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[25] ;
  assign \$iopadmap$in[24]  = \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[24] ;
  assign \$iopadmap$in[23]  = \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[23] ;
  assign \$iopadmap$in[22]  = \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[22] ;
  assign \$iopadmap$in[21]  = \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[21] ;
  assign \$iopadmap$in[20]  = \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[20] ;
  assign \$iopadmap$in[19]  = \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[19] ;
  assign \$iopadmap$in[18]  = \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[18] ;
  assign \$iopadmap$in[17]  = \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[17] ;
  assign \$iopadmap$in[16]  = \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[16] ;
  assign \$iopadmap$in[15]  = \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[15] ;
  assign \$iopadmap$in[14]  = \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[14] ;
  assign \$iopadmap$in[13]  = \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[13] ;
  assign \$iopadmap$in[12]  = \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[12] ;
  assign \$iopadmap$in[11]  = \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[11] ;
  assign \$iopadmap$in[10]  = \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[10] ;
  assign \$iopadmap$in[9]  = \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[9] ;
  assign \$iopadmap$in[8]  = \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[8] ;
  assign \$iopadmap$in[7]  = \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[7] ;
  assign \$iopadmap$in[6]  = \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[6] ;
  assign \$iopadmap$in[5]  = \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[5] ;
  assign \$iopadmap$in[4]  = \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[4] ;
  assign \$iopadmap$in[3]  = \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[3] ;
  assign \$iopadmap$in[2]  = \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[2] ;
  assign \$iopadmap$in[1]  = \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[1] ;
  assign \$iopadmap$in[0]  = \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$in[0] ;
  assign \$auto$clkbufmap.cc:298:execute$158936  = \$flatten$auto$rs_design_edit.cc:861:execute$160406.$auto$clkbufmap.cc:298:execute$158936 ;
  assign \$iopadmap$rst  = \$flatten$auto$rs_design_edit.cc:861:execute$160406.$iopadmap$rst ;
  assign \$auto$rs_design_edit.cc:861:execute$160406.clk  = clk;
  assign \$auto$rs_design_edit.cc:861:execute$160406.in  = in;
  assign out = \$auto$rs_design_edit.cc:861:execute$160406.out ;
  assign \$auto$rs_design_edit.cc:861:execute$160406.rst  = rst;
endmodule
