#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "A:\wnOs\prgs\developTools\icarusVerilog\iverilog\lib\ivl\system.vpi";
:vpi_module "A:\wnOs\prgs\developTools\icarusVerilog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "A:\wnOs\prgs\developTools\icarusVerilog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "A:\wnOs\prgs\developTools\icarusVerilog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "A:\wnOs\prgs\developTools\icarusVerilog\iverilog\lib\ivl\va_math.vpi";
S_000002108865c3c0 .scope module, "up_counter_4bit_tb" "up_counter_4bit_tb" 2 4;
 .timescale -9 -12;
v0000021088659d80_0 .var "clk", 0 0;
v00000210886a6c10_0 .var "en", 0 0;
v00000210886a6cb0_0 .net "q", 3 0, v000002108865c550_0;  1 drivers
S_00000210886a6a80 .scope module, "uut" "up_counter" 2 10, 3 2 0, S_000002108865c3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /OUTPUT 4 "q";
v0000021088673850_0 .net "clk", 0 0, v0000021088659d80_0;  1 drivers
v000002108865a280_0 .net "en", 0 0, v00000210886a6c10_0;  1 drivers
v000002108865c550_0 .var "q", 3 0;
E_00000210886a8550 .event posedge, v0000021088673850_0;
    .scope S_00000210886a6a80;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002108865c550_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_00000210886a6a80;
T_1 ;
    %wait E_00000210886a8550;
    %load/vec4 v000002108865a280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000002108865c550_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002108865c550_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002108865c3c0;
T_2 ;
    %vpi_call 2 17 "$dumpfile", "up_counter_tb.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000210886a6a80 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021088659d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210886a6c10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000210886a6c10_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210886a6c10_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000210886a6c10_0, 0, 1;
    %delay 300000, 0;
    %vpi_call 2 32 "$display", "Simulation finished" {0 0 0};
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000002108865c3c0;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0000021088659d80_0;
    %inv;
    %store/vec4 v0000021088659d80_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000002108865c3c0;
T_4 ;
    %vpi_call 2 41 "$display", "time\011clk en q" {0 0 0};
    %vpi_call 2 42 "$monitor", "%0t\011%b   %b  %b", $time, v0000021088659d80_0, v00000210886a6c10_0, v00000210886a6cb0_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "../tb/up_counter_4bit_tb.v";
    "../src/up_counter.v";
