// Seed: 1505248765
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
  wire id_8;
  assign id_2 = id_3;
endmodule
module module_1 (
    input  wor  id_0,
    output tri1 id_1
);
  id_3(
      .id_0(id_0 == 1), .id_1(id_0), .id_2(1)
  );
  tri id_4 = id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  wire id_5;
  always @(posedge 1) if (id_0 + id_4) deassign id_1;
  wire id_6;
endmodule
