// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1636\sampleModel1636_1_sub\Mysubsystem_22.v
// Created: 2024-07-01 12:50:48
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_22
// Source Path: sampleModel1636_1_sub/Subsystem/Mysubsystem_22
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_22
          (In1,
           In2,
           In3,
           Out1);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  input   [7:0] In3;  // uint8
  output  [15:0] Out1;  // uint16


  wire [15:0] cfblk30_out1;  // uint16
  wire [31:0] cfblk24_add_temp;  // ufix32
  wire [31:0] cfblk24_1;  // ufix32
  wire [31:0] cfblk24_2;  // ufix32
  wire [15:0] cfblk24_out1;  // uint16


  DotProduct u_cfblk30_inst (.in1(In2),  // uint8
                             .in2(In1),  // uint8
                             .out1(cfblk30_out1)  // uint16
                             );

  assign cfblk24_1 = {24'b0, In3};
  assign cfblk24_2 = {16'b0, cfblk30_out1};
  assign cfblk24_add_temp = cfblk24_1 + cfblk24_2;
  assign cfblk24_out1 = cfblk24_add_temp[15:0];



  assign Out1 = cfblk24_out1;

endmodule  // Mysubsystem_22

