{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1675728876590 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675728876590 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb  6 21:14:36 2023 " "Processing started: Mon Feb  6 21:14:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675728876590 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675728876590 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Image_Filter_tool -c Image_Filter_Tool " "Command: quartus_map --read_settings_files=on --write_settings_files=off Image_Filter_tool -c Image_Filter_Tool" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675728876591 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1675728876816 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1675728876816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_TX-arch_TX " "Found design unit 1: uart_TX-arch_TX" {  } { { "uart_TX.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/uart_TX.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675728883539 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_TX " "Found entity 1: uart_TX" {  } { { "uart_TX.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/uart_TX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675728883539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675728883539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_RX-atch_RX " "Found design unit 1: uart_RX-atch_RX" {  } { { "uart_RX.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/uart_RX.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675728883540 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_RX " "Found entity 1: uart_RX" {  } { { "uart_RX.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/uart_RX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675728883540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675728883540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_image_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_image_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_image_filter-behavior " "Found design unit 1: tb_image_filter-behavior" {  } { { "tb_image_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/tb_image_filter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675728883541 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_image_filter " "Found entity 1: tb_image_filter" {  } { { "tb_image_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/tb_image_filter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675728883541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675728883541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_fifo-behavior " "Found design unit 1: tb_fifo-behavior" {  } { { "tb_fifo.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/tb_fifo.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675728883542 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_fifo " "Found entity 1: tb_fifo" {  } { { "tb_fifo.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/tb_fifo.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675728883542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675728883542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_double_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_double_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_image_double_filter-behavior " "Found design unit 1: tb_image_double_filter-behavior" {  } { { "tb_double_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/tb_double_filter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675728883543 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_image_double_filter " "Found entity 1: tb_image_double_filter" {  } { { "tb_double_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/tb_double_filter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675728883543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675728883543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavioral " "Found design unit 1: reg-behavioral" {  } { { "register.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/register.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675728883544 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "register.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675728883544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675728883544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_image_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file read_image_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_read_image_vhdl-behavior " "Found design unit 1: tb_read_image_vhdl-behavior" {  } { { "read_image_tb.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/read_image_tb.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675728883544 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_read_image_vhdl " "Found entity 1: tb_read_image_vhdl" {  } { { "read_image_tb.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/read_image_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675728883544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675728883544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_image.vhd 2 1 " "Found 2 design units, including 1 entities, in source file read_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 read_image_VHDL-rtl " "Found design unit 1: read_image_VHDL-rtl" {  } { { "read_image.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/read_image.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675728883545 ""} { "Info" "ISGN_ENTITY_NAME" "1 read_image_VHDL " "Found entity 1: read_image_VHDL" {  } { { "read_image.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/read_image.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675728883545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675728883545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_block-behavioral " "Found design unit 1: RAM_block-behavioral" {  } { { "RAM_block.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/RAM_block.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675728883546 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_block " "Found entity 1: RAM_block" {  } { { "RAM_block.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/RAM_block.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675728883546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675728883546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel_multiply_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kernel_multiply_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kernel_mac-behavioral " "Found design unit 1: kernel_mac-behavioral" {  } { { "kernel_multiply_adder.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/kernel_multiply_adder.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675728883547 ""} { "Info" "ISGN_ENTITY_NAME" "1 kernel_mac " "Found entity 1: kernel_mac" {  } { { "kernel_multiply_adder.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/kernel_multiply_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675728883547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675728883547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file image_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 image_filter-behavioral " "Found design unit 1: image_filter-behavioral" {  } { { "image_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675728883548 ""} { "Info" "ISGN_ENTITY_NAME" "1 image_filter " "Found entity 1: image_filter" {  } { { "image_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675728883548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675728883548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-behavioral " "Found design unit 1: fifo-behavioral" {  } { { "fifo.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/fifo.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675728883549 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/fifo.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675728883549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675728883549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "erosion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file erosion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kernel_erosion-behavioral " "Found design unit 1: kernel_erosion-behavioral" {  } { { "erosion.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/erosion.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675728883550 ""} { "Info" "ISGN_ENTITY_NAME" "1 kernel_erosion " "Found entity 1: kernel_erosion" {  } { { "erosion.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/erosion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675728883550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675728883550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dilation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dilation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kernel_dilation-behavioral " "Found design unit 1: kernel_dilation-behavioral" {  } { { "dilation.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/dilation.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675728883551 ""} { "Info" "ISGN_ENTITY_NAME" "1 kernel_dilation " "Found entity 1: kernel_dilation" {  } { { "dilation.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/dilation.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675728883551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675728883551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarization.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binarization.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binarization-behavioral " "Found design unit 1: binarization-behavioral" {  } { { "binarization.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/binarization.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675728883552 ""} { "Info" "ISGN_ENTITY_NAME" "1 binarization " "Found entity 1: binarization" {  } { { "binarization.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/binarization.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675728883552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675728883552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_filter_tool.vhd 2 1 " "Found 2 design units, including 1 entities, in source file image_filter_tool.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Image_Filter_Tool-behavior " "Found design unit 1: Image_Filter_Tool-behavior" {  } { { "Image_Filter_Tool.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675728883553 ""} { "Info" "ISGN_ENTITY_NAME" "1 Image_Filter_Tool " "Found entity 1: Image_Filter_Tool" {  } { { "Image_Filter_Tool.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675728883553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675728883553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675728883554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675728883554 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1675728883618 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "out_clk " "Pin \"out_clk\" is missing source" {  } { { "top.bdf" "" { Schematic "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 624 1344 1520 640 "out_clk" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1675728883620 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst7 " "Primitive \"AND2\" of instance \"inst7\" not used" {  } { { "top.bdf" "" { Schematic "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 664 1224 1288 712 "inst7" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1675728883620 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst8 " "Primitive \"NOT\" of instance \"inst8\" not used" {  } { { "top.bdf" "" { Schematic "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 680 1152 1200 712 "inst8" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1675728883620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_TX uart_TX:inst6 " "Elaborating entity \"uart_TX\" for hierarchy \"uart_TX:inst6\"" {  } { { "top.bdf" "inst6" { Schematic "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 496 1336 1528 608 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675728883623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 74161:inst10 " "Elaborating entity \"74161\" for hierarchy \"74161:inst10\"" {  } { { "top.bdf" "inst10" { Schematic "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 184 552 672 368 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675728883635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74161:inst10 " "Elaborated megafunction instantiation \"74161:inst10\"" {  } { { "top.bdf" "" { Schematic "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 184 552 672 368 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675728883636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 74161:inst10\|f74161:sub " "Elaborating entity \"f74161\" for hierarchy \"74161:inst10\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "d:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675728883645 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74161:inst10\|f74161:sub 74161:inst10 " "Elaborated megafunction instantiation \"74161:inst10\|f74161:sub\", which is child of megafunction instantiation \"74161:inst10\"" {  } { { "74161.tdf" "" { Text "d:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "top.bdf" "" { Schematic "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 184 552 672 368 "inst10" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675728883646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_RX uart_RX:inst5 " "Elaborating entity \"uart_RX\" for hierarchy \"uart_RX:inst5\"" {  } { { "top.bdf" "inst5" { Schematic "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 504 536 728 584 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675728883646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Image_Filter_Tool Image_Filter_Tool:inst " "Elaborating entity \"Image_Filter_Tool\" for hierarchy \"Image_Filter_Tool:inst\"" {  } { { "top.bdf" "inst" { Schematic "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 240 880 1184 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675728883647 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "filter_sel Image_Filter_Tool.vhd(82) " "VHDL Signal Declaration warning at Image_Filter_Tool.vhd(82): used explicit default value for signal \"filter_sel\" because signal was never assigned a value" {  } { { "Image_Filter_Tool.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 82 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1675728883648 "|top|Image_Filter_Tool:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "type_sel Image_Filter_Tool.vhd(83) " "VHDL Signal Declaration warning at Image_Filter_Tool.vhd(83): used explicit default value for signal \"type_sel\" because signal was never assigned a value" {  } { { "Image_Filter_Tool.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 83 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1675728883648 "|top|Image_Filter_Tool:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "filter_sel2 Image_Filter_Tool.vhd(90) " "VHDL Signal Declaration warning at Image_Filter_Tool.vhd(90): used explicit default value for signal \"filter_sel2\" because signal was never assigned a value" {  } { { "Image_Filter_Tool.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 90 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1675728883648 "|top|Image_Filter_Tool:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "type_sel2 Image_Filter_Tool.vhd(91) " "VHDL Signal Declaration warning at Image_Filter_Tool.vhd(91): used explicit default value for signal \"type_sel2\" because signal was never assigned a value" {  } { { "Image_Filter_Tool.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 91 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1675728883648 "|top|Image_Filter_Tool:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_block Image_Filter_Tool:inst\|RAM_block:ram2 " "Elaborating entity \"RAM_block\" for hierarchy \"Image_Filter_Tool:inst\|RAM_block:ram2\"" {  } { { "Image_Filter_Tool.vhd" "ram2" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675728883649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binarization Image_Filter_Tool:inst\|binarization:bin " "Elaborating entity \"binarization\" for hierarchy \"Image_Filter_Tool:inst\|binarization:bin\"" {  } { { "Image_Filter_Tool.vhd" "bin" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675728883650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_filter Image_Filter_Tool:inst\|image_filter:filter " "Elaborating entity \"image_filter\" for hierarchy \"Image_Filter_Tool:inst\|image_filter:filter\"" {  } { { "Image_Filter_Tool.vhd" "filter" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675728883650 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stack_full1 image_filter.vhd(146) " "Verilog HDL or VHDL warning at image_filter.vhd(146): object \"stack_full1\" assigned a value but never read" {  } { { "image_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675728883652 "|top|Image_Filter_Tool:inst|image_filter:filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_out1 image_filter.vhd(147) " "Verilog HDL or VHDL warning at image_filter.vhd(147): object \"counter_out1\" assigned a value but never read" {  } { { "image_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675728883652 "|top|Image_Filter_Tool:inst|image_filter:filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stack_full2 image_filter.vhd(153) " "Verilog HDL or VHDL warning at image_filter.vhd(153): object \"stack_full2\" assigned a value but never read" {  } { { "image_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675728883652 "|top|Image_Filter_Tool:inst|image_filter:filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_out2 image_filter.vhd(154) " "Verilog HDL or VHDL warning at image_filter.vhd(154): object \"counter_out2\" assigned a value but never read" {  } { { "image_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675728883652 "|top|Image_Filter_Tool:inst|image_filter:filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo Image_Filter_Tool:inst\|image_filter:filter\|fifo:fifo1 " "Elaborating entity \"fifo\" for hierarchy \"Image_Filter_Tool:inst\|image_filter:filter\|fifo:fifo1\"" {  } { { "image_filter.vhd" "fifo1" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675728883652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mac Image_Filter_Tool:inst\|image_filter:filter\|kernel_mac:k_mac " "Elaborating entity \"kernel_mac\" for hierarchy \"Image_Filter_Tool:inst\|image_filter:filter\|kernel_mac:k_mac\"" {  } { { "image_filter.vhd" "k_mac" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675728883661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_erosion Image_Filter_Tool:inst\|image_filter:filter\|kernel_erosion:erode " "Elaborating entity \"kernel_erosion\" for hierarchy \"Image_Filter_Tool:inst\|image_filter:filter\|kernel_erosion:erode\"" {  } { { "image_filter.vhd" "erode" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675728883664 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prod6 erosion.vhd(35) " "Verilog HDL or VHDL warning at erosion.vhd(35): object \"prod6\" assigned a value but never read" {  } { { "erosion.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/erosion.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675728883665 "|top|Image_Filter_Tool:inst|image_filter:filter|kernel_erosion:erode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_dilation Image_Filter_Tool:inst\|image_filter:filter\|kernel_dilation:dilate " "Elaborating entity \"kernel_dilation\" for hierarchy \"Image_Filter_Tool:inst\|image_filter:filter\|kernel_dilation:dilate\"" {  } { { "image_filter.vhd" "dilate" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675728883665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_filter Image_Filter_Tool:inst\|image_filter:filter2 " "Elaborating entity \"image_filter\" for hierarchy \"Image_Filter_Tool:inst\|image_filter:filter2\"" {  } { { "Image_Filter_Tool.vhd" "filter2" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675728883666 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stack_full1 image_filter.vhd(146) " "Verilog HDL or VHDL warning at image_filter.vhd(146): object \"stack_full1\" assigned a value but never read" {  } { { "image_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675728883668 "|top|Image_Filter_Tool:inst|image_filter:filter2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_out1 image_filter.vhd(147) " "Verilog HDL or VHDL warning at image_filter.vhd(147): object \"counter_out1\" assigned a value but never read" {  } { { "image_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675728883668 "|top|Image_Filter_Tool:inst|image_filter:filter2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stack_full2 image_filter.vhd(153) " "Verilog HDL or VHDL warning at image_filter.vhd(153): object \"stack_full2\" assigned a value but never read" {  } { { "image_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675728883668 "|top|Image_Filter_Tool:inst|image_filter:filter2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_out2 image_filter.vhd(154) " "Verilog HDL or VHDL warning at image_filter.vhd(154): object \"counter_out2\" assigned a value but never read" {  } { { "image_filter.vhd" "" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675728883668 "|top|Image_Filter_Tool:inst|image_filter:filter2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo Image_Filter_Tool:inst\|image_filter:filter2\|fifo:fifo1 " "Elaborating entity \"fifo\" for hierarchy \"Image_Filter_Tool:inst\|image_filter:filter2\|fifo:fifo1\"" {  } { { "image_filter.vhd" "fifo1" { Text "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675728883668 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "4 " "Ignored 4 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "4 " "Ignored 4 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Design Software" 0 -1 1675728884090 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1675728884090 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_clk GND " "Pin \"out_clk\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 624 1344 1520 640 "out_clk" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675728884327 "|top|out_clk"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1675728884327 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1675728884383 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1675728884749 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675728884749 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1675728884773 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1675728884773 ""} { "Info" "ICUT_CUT_TM_LCELLS" "93 " "Implemented 93 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1675728884773 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1675728884773 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675728884785 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb  6 21:14:44 2023 " "Processing ended: Mon Feb  6 21:14:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675728884785 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675728884785 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675728884785 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1675728884785 ""}
