#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Feb 20 09:00:05 2018
# Process ID: 7224
# Current directory: E:/One Drive/OneDrive for Business/NTNU/Master/Anomaly-detection/FPGA_implementation/Anomaly_detection/Anomaly_detection.runs/synth_1
# Command line: vivado.exe -log forward_elim_gauss.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source forward_elim_gauss.tcl
# Log file: E:/One Drive/OneDrive for Business/NTNU/Master/Anomaly-detection/FPGA_implementation/Anomaly_detection/Anomaly_detection.runs/synth_1/forward_elim_gauss.vds
# Journal file: E:/One Drive/OneDrive for Business/NTNU/Master/Anomaly-detection/FPGA_implementation/Anomaly_detection/Anomaly_detection.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source forward_elim_gauss.tcl -notrace
Command: synth_design -top forward_elim_gauss -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9552 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 401.652 ; gain = 98.125
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'forward_elim_gauss' [E:/One Drive/OneDrive for Business/NTNU/Master/Anomaly-detection/FPGA_implementation/Anomaly_detection/Anomaly_detection.srcs/sources_1/new/forward_elim_gauss.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'forward_elim_gauss' (1#1) [E:/One Drive/OneDrive for Business/NTNU/Master/Anomaly-detection/FPGA_implementation/Anomaly_detection/Anomaly_detection.srcs/sources_1/new/forward_elim_gauss.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 454.980 ; gain = 151.453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 454.980 ; gain = 151.453
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 807.895 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 807.895 ; gain = 504.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 807.895 ; gain = 504.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 807.895 ; gain = 504.367
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'r_reg[matrix_inv][0,1][31:0]' into 'r_reg[matrix_inv][0,0][31:0]' [E:/One Drive/OneDrive for Business/NTNU/Master/Anomaly-detection/FPGA_implementation/Anomaly_detection/Anomaly_detection.srcs/sources_1/new/forward_elim_gauss.vhd:96]
INFO: [Synth 8-4471] merging register 'r_reg[matrix_inv][0,2][31:0]' into 'r_reg[matrix_inv][0,0][31:0]' [E:/One Drive/OneDrive for Business/NTNU/Master/Anomaly-detection/FPGA_implementation/Anomaly_detection/Anomaly_detection.srcs/sources_1/new/forward_elim_gauss.vhd:96]
WARNING: [Synth 8-6014] Unused sequential element r_reg[matrix_inv][0,1] was removed.  [E:/One Drive/OneDrive for Business/NTNU/Master/Anomaly-detection/FPGA_implementation/Anomaly_detection/Anomaly_detection.srcs/sources_1/new/forward_elim_gauss.vhd:96]
WARNING: [Synth 8-6014] Unused sequential element r_reg[matrix_inv][0,2] was removed.  [E:/One Drive/OneDrive for Business/NTNU/Master/Anomaly-detection/FPGA_implementation/Anomaly_detection/Anomaly_detection.srcs/sources_1/new/forward_elim_gauss.vhd:96]
INFO: [Synth 8-5545] ROM "v[matrix][0,0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[matrix][0,0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/One Drive/OneDrive for Business/NTNU/Master/Anomaly-detection/FPGA_implementation/Anomaly_detection/Anomaly_detection.srcs/sources_1/new/forward_elim_gauss.vhd:78]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/One Drive/OneDrive for Business/NTNU/Master/Anomaly-detection/FPGA_implementation/Anomaly_detection/Anomaly_detection.srcs/sources_1/new/forward_elim_gauss.vhd:78]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/One Drive/OneDrive for Business/NTNU/Master/Anomaly-detection/FPGA_implementation/Anomaly_detection/Anomaly_detection.srcs/sources_1/new/forward_elim_gauss.vhd:78]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/One Drive/OneDrive for Business/NTNU/Master/Anomaly-detection/FPGA_implementation/Anomaly_detection/Anomaly_detection.srcs/sources_1/new/forward_elim_gauss.vhd:78]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/One Drive/OneDrive for Business/NTNU/Master/Anomaly-detection/FPGA_implementation/Anomaly_detection/Anomaly_detection.srcs/sources_1/new/forward_elim_gauss.vhd:78]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/One Drive/OneDrive for Business/NTNU/Master/Anomaly-detection/FPGA_implementation/Anomaly_detection/Anomaly_detection.srcs/sources_1/new/forward_elim_gauss.vhd:78]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/One Drive/OneDrive for Business/NTNU/Master/Anomaly-detection/FPGA_implementation/Anomaly_detection/Anomaly_detection.srcs/sources_1/new/forward_elim_gauss.vhd:79]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/One Drive/OneDrive for Business/NTNU/Master/Anomaly-detection/FPGA_implementation/Anomaly_detection/Anomaly_detection.srcs/sources_1/new/forward_elim_gauss.vhd:79]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/One Drive/OneDrive for Business/NTNU/Master/Anomaly-detection/FPGA_implementation/Anomaly_detection/Anomaly_detection.srcs/sources_1/new/forward_elim_gauss.vhd:79]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/One Drive/OneDrive for Business/NTNU/Master/Anomaly-detection/FPGA_implementation/Anomaly_detection/Anomaly_detection.srcs/sources_1/new/forward_elim_gauss.vhd:79]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/One Drive/OneDrive for Business/NTNU/Master/Anomaly-detection/FPGA_implementation/Anomaly_detection/Anomaly_detection.srcs/sources_1/new/forward_elim_gauss.vhd:79]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/One Drive/OneDrive for Business/NTNU/Master/Anomaly-detection/FPGA_implementation/Anomaly_detection/Anomaly_detection.srcs/sources_1/new/forward_elim_gauss.vhd:79]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 807.895 ; gain = 504.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |forward_elim_gauss__GB0 |           1|     16901|
|2     |forward_elim_gauss__GB1 |           1|      4589|
|3     |forward_elim_gauss__GB2 |           1|      5264|
|4     |forward_elim_gauss__GB3 |           1|      8126|
|5     |forward_elim_gauss__GB4 |           1|     10512|
|6     |forward_elim_gauss__GB5 |           1|     15809|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 24    
	   3 Input     32 Bit       Adders := 12    
	   2 Input     31 Bit       Adders := 14    
+---Registers : 
	               32 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 21    
	   2 Input     31 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module forward_elim_gauss 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 24    
	   3 Input     32 Bit       Adders := 12    
	   2 Input     31 Bit       Adders := 14    
+---Registers : 
	               32 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 21    
	   2 Input     31 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP r_reg[matrix_inv][1,1]5, operation Mode is: A*B.
DSP Report: operator r_reg[matrix_inv][1,1]5 is absorbed into DSP r_reg[matrix_inv][1,1]5.
DSP Report: operator r_reg[matrix_inv][1,1]5 is absorbed into DSP r_reg[matrix_inv][1,1]5.
DSP Report: Generating DSP r_reg[matrix_inv][1,1]5, operation Mode is: A*B.
DSP Report: operator r_reg[matrix_inv][1,1]5 is absorbed into DSP r_reg[matrix_inv][1,1]5.
DSP Report: operator r_reg[matrix_inv][1,1]5 is absorbed into DSP r_reg[matrix_inv][1,1]5.
DSP Report: Generating DSP r_reg[matrix_inv][1,1]5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_reg[matrix_inv][1,1]5 is absorbed into DSP r_reg[matrix_inv][1,1]5.
DSP Report: operator r_reg[matrix_inv][1,1]5 is absorbed into DSP r_reg[matrix_inv][1,1]5.
DSP Report: Generating DSP r_reg[matrix_inv][1,2]5, operation Mode is: A*B.
DSP Report: operator r_reg[matrix_inv][1,2]5 is absorbed into DSP r_reg[matrix_inv][1,2]5.
DSP Report: operator r_reg[matrix_inv][1,2]5 is absorbed into DSP r_reg[matrix_inv][1,2]5.
DSP Report: Generating DSP r_reg[matrix_inv][1,2]5, operation Mode is: A*B.
DSP Report: operator r_reg[matrix_inv][1,2]5 is absorbed into DSP r_reg[matrix_inv][1,2]5.
DSP Report: operator r_reg[matrix_inv][1,2]5 is absorbed into DSP r_reg[matrix_inv][1,2]5.
DSP Report: Generating DSP r_reg[matrix_inv][1,2]5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_reg[matrix_inv][1,2]5 is absorbed into DSP r_reg[matrix_inv][1,2]5.
DSP Report: operator r_reg[matrix_inv][1,2]5 is absorbed into DSP r_reg[matrix_inv][1,2]5.
DSP Report: Generating DSP r_reg[matrix_inv][2,0]5, operation Mode is: A*B.
DSP Report: operator r_reg[matrix_inv][2,0]5 is absorbed into DSP r_reg[matrix_inv][2,0]5.
DSP Report: operator r_reg[matrix_inv][2,0]5 is absorbed into DSP r_reg[matrix_inv][2,0]5.
DSP Report: Generating DSP r_reg[matrix_inv][2,0]5, operation Mode is: A*B.
DSP Report: operator r_reg[matrix_inv][2,0]5 is absorbed into DSP r_reg[matrix_inv][2,0]5.
DSP Report: operator r_reg[matrix_inv][2,0]5 is absorbed into DSP r_reg[matrix_inv][2,0]5.
DSP Report: Generating DSP r_reg[matrix_inv][2,0]5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_reg[matrix_inv][2,0]5 is absorbed into DSP r_reg[matrix_inv][2,0]5.
DSP Report: operator r_reg[matrix_inv][2,0]5 is absorbed into DSP r_reg[matrix_inv][2,0]5.
DSP Report: Generating DSP r_reg[matrix_inv][1,0]5, operation Mode is: A*B.
DSP Report: operator r_reg[matrix_inv][1,0]5 is absorbed into DSP r_reg[matrix_inv][1,0]5.
DSP Report: operator r_reg[matrix_inv][1,0]5 is absorbed into DSP r_reg[matrix_inv][1,0]5.
DSP Report: Generating DSP r_reg[matrix_inv][1,0]5, operation Mode is: A*B.
DSP Report: operator r_reg[matrix_inv][1,0]5 is absorbed into DSP r_reg[matrix_inv][1,0]5.
DSP Report: operator r_reg[matrix_inv][1,0]5 is absorbed into DSP r_reg[matrix_inv][1,0]5.
DSP Report: Generating DSP r_reg[matrix_inv][1,0]5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_reg[matrix_inv][1,0]5 is absorbed into DSP r_reg[matrix_inv][1,0]5.
DSP Report: operator r_reg[matrix_inv][1,0]5 is absorbed into DSP r_reg[matrix_inv][1,0]5.
DSP Report: Generating DSP r_reg[matrix][2,1]5, operation Mode is: A*B.
DSP Report: operator r_reg[matrix][2,1]5 is absorbed into DSP r_reg[matrix][2,1]5.
DSP Report: operator r_reg[matrix][2,1]5 is absorbed into DSP r_reg[matrix][2,1]5.
DSP Report: Generating DSP r_reg[matrix][2,1]5, operation Mode is: A*B.
DSP Report: operator r_reg[matrix][2,1]5 is absorbed into DSP r_reg[matrix][2,1]5.
DSP Report: operator r_reg[matrix][2,1]5 is absorbed into DSP r_reg[matrix][2,1]5.
DSP Report: Generating DSP r_reg[matrix][2,1]5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_reg[matrix][2,1]5 is absorbed into DSP r_reg[matrix][2,1]5.
DSP Report: operator r_reg[matrix][2,1]5 is absorbed into DSP r_reg[matrix][2,1]5.
DSP Report: Generating DSP r_reg[matrix][2,2]5, operation Mode is: A*B.
DSP Report: operator r_reg[matrix][2,2]5 is absorbed into DSP r_reg[matrix][2,2]5.
DSP Report: operator r_reg[matrix][2,2]5 is absorbed into DSP r_reg[matrix][2,2]5.
DSP Report: Generating DSP r_reg[matrix][2,2]5, operation Mode is: A*B.
DSP Report: operator r_reg[matrix][2,2]5 is absorbed into DSP r_reg[matrix][2,2]5.
DSP Report: operator r_reg[matrix][2,2]5 is absorbed into DSP r_reg[matrix][2,2]5.
DSP Report: Generating DSP r_reg[matrix][2,2]5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_reg[matrix][2,2]5 is absorbed into DSP r_reg[matrix][2,2]5.
DSP Report: operator r_reg[matrix][2,2]5 is absorbed into DSP r_reg[matrix][2,2]5.
DSP Report: Generating DSP r_reg[matrix][2,0]5, operation Mode is: A*B.
DSP Report: operator r_reg[matrix][2,0]5 is absorbed into DSP r_reg[matrix][2,0]5.
DSP Report: operator r_reg[matrix][2,0]5 is absorbed into DSP r_reg[matrix][2,0]5.
DSP Report: Generating DSP r_reg[matrix][2,0]5, operation Mode is: A*B.
DSP Report: operator r_reg[matrix][2,0]5 is absorbed into DSP r_reg[matrix][2,0]5.
DSP Report: operator r_reg[matrix][2,0]5 is absorbed into DSP r_reg[matrix][2,0]5.
DSP Report: Generating DSP r_reg[matrix][2,0]5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_reg[matrix][2,0]5 is absorbed into DSP r_reg[matrix][2,0]5.
DSP Report: operator r_reg[matrix][2,0]5 is absorbed into DSP r_reg[matrix][2,0]5.
DSP Report: Generating DSP r_reg[matrix_inv][2,1]5, operation Mode is: A*B.
DSP Report: operator r_reg[matrix_inv][2,1]5 is absorbed into DSP r_reg[matrix_inv][2,1]5.
DSP Report: operator r_reg[matrix_inv][2,1]5 is absorbed into DSP r_reg[matrix_inv][2,1]5.
DSP Report: Generating DSP r_reg[matrix_inv][2,1]5, operation Mode is: A*B.
DSP Report: operator r_reg[matrix_inv][2,1]5 is absorbed into DSP r_reg[matrix_inv][2,1]5.
DSP Report: operator r_reg[matrix_inv][2,1]5 is absorbed into DSP r_reg[matrix_inv][2,1]5.
DSP Report: Generating DSP r_reg[matrix_inv][2,1]5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_reg[matrix_inv][2,1]5 is absorbed into DSP r_reg[matrix_inv][2,1]5.
DSP Report: operator r_reg[matrix_inv][2,1]5 is absorbed into DSP r_reg[matrix_inv][2,1]5.
DSP Report: Generating DSP r_reg[matrix_inv][2,2]5, operation Mode is: A*B.
DSP Report: operator r_reg[matrix_inv][2,2]5 is absorbed into DSP r_reg[matrix_inv][2,2]5.
DSP Report: operator r_reg[matrix_inv][2,2]5 is absorbed into DSP r_reg[matrix_inv][2,2]5.
DSP Report: Generating DSP r_reg[matrix_inv][2,2]5, operation Mode is: A*B.
DSP Report: operator r_reg[matrix_inv][2,2]5 is absorbed into DSP r_reg[matrix_inv][2,2]5.
DSP Report: operator r_reg[matrix_inv][2,2]5 is absorbed into DSP r_reg[matrix_inv][2,2]5.
DSP Report: Generating DSP r_reg[matrix_inv][2,2]5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_reg[matrix_inv][2,2]5 is absorbed into DSP r_reg[matrix_inv][2,2]5.
DSP Report: operator r_reg[matrix_inv][2,2]5 is absorbed into DSP r_reg[matrix_inv][2,2]5.
DSP Report: Generating DSP v[matrix][1,2]5, operation Mode is: A*B.
DSP Report: operator v[matrix][1,2]5 is absorbed into DSP v[matrix][1,2]5.
DSP Report: operator v[matrix][1,2]5 is absorbed into DSP v[matrix][1,2]5.
DSP Report: Generating DSP v[matrix][1,2]5, operation Mode is: A*B.
DSP Report: operator v[matrix][1,2]5 is absorbed into DSP v[matrix][1,2]5.
DSP Report: operator v[matrix][1,2]5 is absorbed into DSP v[matrix][1,2]5.
DSP Report: Generating DSP v[matrix][1,2]5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator v[matrix][1,2]5 is absorbed into DSP v[matrix][1,2]5.
DSP Report: operator v[matrix][1,2]5 is absorbed into DSP v[matrix][1,2]5.
DSP Report: Generating DSP v[matrix][1,1]5, operation Mode is: A*B.
DSP Report: operator v[matrix][1,1]5 is absorbed into DSP v[matrix][1,1]5.
DSP Report: operator v[matrix][1,1]5 is absorbed into DSP v[matrix][1,1]5.
DSP Report: Generating DSP v[matrix][1,1]5, operation Mode is: A*B.
DSP Report: operator v[matrix][1,1]5 is absorbed into DSP v[matrix][1,1]5.
DSP Report: operator v[matrix][1,1]5 is absorbed into DSP v[matrix][1,1]5.
DSP Report: Generating DSP v[matrix][1,1]5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator v[matrix][1,1]5 is absorbed into DSP v[matrix][1,1]5.
DSP Report: operator v[matrix][1,1]5 is absorbed into DSP v[matrix][1,1]5.
DSP Report: Generating DSP v[matrix][1,0]5, operation Mode is: A*B.
DSP Report: operator v[matrix][1,0]5 is absorbed into DSP v[matrix][1,0]5.
DSP Report: operator v[matrix][1,0]5 is absorbed into DSP v[matrix][1,0]5.
DSP Report: Generating DSP v[matrix][1,0]5, operation Mode is: A*B.
DSP Report: operator v[matrix][1,0]5 is absorbed into DSP v[matrix][1,0]5.
DSP Report: operator v[matrix][1,0]5 is absorbed into DSP v[matrix][1,0]5.
DSP Report: Generating DSP v[matrix][1,0]5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator v[matrix][1,0]5 is absorbed into DSP v[matrix][1,0]5.
DSP Report: operator v[matrix][1,0]5 is absorbed into DSP v[matrix][1,0]5.
INFO: [Synth 8-3886] merging instance 'i_4/r_reg[matrix_inv][0,0][0]' (FDRE) to 'i_4/r_reg[matrix_inv][0,0][31]'
INFO: [Synth 8-3886] merging instance 'i_4/r_reg[matrix_inv][0,0][1]' (FDRE) to 'i_4/r_reg[matrix_inv][0,0][31]'
INFO: [Synth 8-3886] merging instance 'i_4/r_reg[matrix_inv][0,0][2]' (FDRE) to 'i_4/r_reg[matrix_inv][0,0][31]'
INFO: [Synth 8-3886] merging instance 'i_4/r_reg[matrix_inv][0,0][3]' (FDRE) to 'i_4/r_reg[matrix_inv][0,0][31]'
INFO: [Synth 8-3886] merging instance 'i_4/r_reg[matrix_inv][0,0][4]' (FDRE) to 'i_4/r_reg[matrix_inv][0,0][31]'
INFO: [Synth 8-3886] merging instance 'i_4/r_reg[matrix_inv][0,0][5]' (FDRE) to 'i_4/r_reg[matrix_inv][0,0][31]'
INFO: [Synth 8-3886] merging instance 'i_4/r_reg[matrix_inv][0,0][6]' (FDRE) to 'i_4/r_reg[matrix_inv][0,0][31]'
INFO: [Synth 8-3886] merging instance 'i_4/r_reg[matrix_inv][0,0][7]' (FDRE) to 'i_4/r_reg[matrix_inv][0,0][31]'
INFO: [Synth 8-3886] merging instance 'i_4/r_reg[matrix_inv][0,0][8]' (FDRE) to 'i_4/r_reg[matrix_inv][0,0][31]'
INFO: [Synth 8-3886] merging instance 'i_4/r_reg[matrix_inv][0,0][9]' (FDRE) to 'i_4/r_reg[matrix_inv][0,0][31]'
INFO: [Synth 8-3886] merging instance 'i_4/r_reg[matrix_inv][0,0][10]' (FDRE) to 'i_4/r_reg[matrix_inv][0,0][31]'
INFO: [Synth 8-3886] merging instance 'i_4/r_reg[matrix_inv][0,0][11]' (FDRE) to 'i_4/r_reg[matrix_inv][0,0][31]'
INFO: [Synth 8-3886] merging instance 'i_4/r_reg[matrix_inv][0,0][12]' (FDRE) to 'i_4/r_reg[matrix_inv][0,0][31]'
INFO: [Synth 8-3886] merging instance 'i_4/r_reg[matrix_inv][0,0][13]' (FDRE) to 'i_4/r_reg[matrix_inv][0,0][31]'
INFO: [Synth 8-3886] merging instance 'i_4/r_reg[matrix_inv][0,0][14]' (FDRE) to 'i_4/r_reg[matrix_inv][0,0][31]'
INFO: [Synth 8-3886] merging instance 'i_4/r_reg[matrix_inv][0,0][15]' (FDRE) to 'i_4/r_reg[matrix_inv][0,0][31]'
INFO: [Synth 8-3886] merging instance 'i_4/r_reg[matrix_inv][0,0][16]' (FDRE) to 'i_4/r_reg[matrix_inv][0,0][31]'
INFO: [Synth 8-3886] merging instance 'i_4/r_reg[matrix_inv][0,0][17]' (FDRE) to 'i_4/r_reg[matrix_inv][0,0][31]'
INFO: [Synth 8-3886] merging instance 'i_4/r_reg[matrix_inv][0,0][18]' (FDRE) to 'i_4/r_reg[matrix_inv][0,0][31]'
INFO: [Synth 8-3886] merging instance 'i_4/r_reg[matrix_inv][0,0][19]' (FDRE) to 'i_4/r_reg[matrix_inv][0,0][31]'
INFO: [Synth 8-3886] merging instance 'i_4/r_reg[matrix_inv][0,0][20]' (FDRE) to 'i_4/r_reg[matrix_inv][0,0][31]'
INFO: [Synth 8-3886] merging instance 'i_4/r_reg[matrix_inv][0,0][21]' (FDRE) to 'i_4/r_reg[matrix_inv][0,0][31]'
INFO: [Synth 8-3886] merging instance 'i_4/r_reg[matrix_inv][0,0][22]' (FDRE) to 'i_4/r_reg[matrix_inv][0,0][31]'
INFO: [Synth 8-3886] merging instance 'i_4/r_reg[matrix_inv][0,0][23]' (FDRE) to 'i_4/r_reg[matrix_inv][0,0][31]'
INFO: [Synth 8-3886] merging instance 'i_4/r_reg[matrix_inv][0,0][24]' (FDRE) to 'i_4/r_reg[matrix_inv][0,0][31]'
INFO: [Synth 8-3886] merging instance 'i_4/r_reg[matrix_inv][0,0][25]' (FDRE) to 'i_4/r_reg[matrix_inv][0,0][31]'
INFO: [Synth 8-3886] merging instance 'i_4/r_reg[matrix_inv][0,0][26]' (FDRE) to 'i_4/r_reg[matrix_inv][0,0][31]'
INFO: [Synth 8-3886] merging instance 'i_4/r_reg[matrix_inv][0,0][27]' (FDRE) to 'i_4/r_reg[matrix_inv][0,0][31]'
INFO: [Synth 8-3886] merging instance 'i_4/r_reg[matrix_inv][0,0][28]' (FDRE) to 'i_4/r_reg[matrix_inv][0,0][31]'
INFO: [Synth 8-3886] merging instance 'i_4/r_reg[matrix_inv][0,0][29]' (FDRE) to 'i_4/r_reg[matrix_inv][0,0][31]'
INFO: [Synth 8-3886] merging instance 'i_4/r_reg[matrix_inv][0,0][30]' (FDRE) to 'i_4/r_reg[matrix_inv][0,0][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\r_reg[matrix_inv][0,0][31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 807.895 ; gain = 504.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|forward_elim_gauss | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|forward_elim_gauss | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|forward_elim_gauss | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|forward_elim_gauss | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|forward_elim_gauss | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|forward_elim_gauss | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|forward_elim_gauss | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|forward_elim_gauss | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|forward_elim_gauss | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|forward_elim_gauss | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|forward_elim_gauss | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|forward_elim_gauss | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|forward_elim_gauss | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|forward_elim_gauss | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|forward_elim_gauss | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|forward_elim_gauss | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|forward_elim_gauss | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|forward_elim_gauss | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|forward_elim_gauss | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|forward_elim_gauss | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|forward_elim_gauss | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|forward_elim_gauss | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|forward_elim_gauss | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|forward_elim_gauss | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|forward_elim_gauss | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|forward_elim_gauss | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|forward_elim_gauss | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|forward_elim_gauss | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|forward_elim_gauss | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|forward_elim_gauss | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|forward_elim_gauss | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|forward_elim_gauss | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|forward_elim_gauss | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|forward_elim_gauss | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|forward_elim_gauss | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|forward_elim_gauss | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |forward_elim_gauss__GB0 |           1|      8156|
|2     |forward_elim_gauss__GB1 |           1|      2597|
|3     |forward_elim_gauss__GB2 |           1|      2738|
|4     |forward_elim_gauss__GB3 |           1|      4564|
|5     |forward_elim_gauss__GB4 |           1|      5787|
|6     |forward_elim_gauss__GB5 |           1|      7884|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:20 . Memory (MB): peak = 885.992 ; gain = 582.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:20 . Memory (MB): peak = 886.066 ; gain = 582.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |forward_elim_gauss__GB0 |           1|      8156|
|2     |forward_elim_gauss__GB1 |           1|      2597|
|3     |forward_elim_gauss__GB2 |           1|      2738|
|4     |forward_elim_gauss__GB3 |           1|      4564|
|5     |forward_elim_gauss__GB4 |           1|      5787|
|6     |forward_elim_gauss__GB5 |           1|      7884|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:20 ; elapsed = 00:01:26 . Memory (MB): peak = 923.961 ; gain = 620.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:25 ; elapsed = 00:01:32 . Memory (MB): peak = 923.961 ; gain = 620.434
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:26 ; elapsed = 00:01:32 . Memory (MB): peak = 923.961 ; gain = 620.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:26 ; elapsed = 00:01:33 . Memory (MB): peak = 923.961 ; gain = 620.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:26 ; elapsed = 00:01:33 . Memory (MB): peak = 923.961 ; gain = 620.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:26 ; elapsed = 00:01:33 . Memory (MB): peak = 923.961 ; gain = 620.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:27 ; elapsed = 00:01:33 . Memory (MB): peak = 923.961 ; gain = 620.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |  3732|
|3     |DSP48E1 |    36|
|4     |LUT1    |   812|
|5     |LUT2    |  1019|
|6     |LUT3    |  1189|
|7     |LUT4    |   102|
|8     |LUT5    | 11513|
|9     |LUT6    |    41|
|10    |FDRE    |   480|
|11    |IBUF    |   579|
|12    |OBUF    |   576|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 20080|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:27 ; elapsed = 00:01:33 . Memory (MB): peak = 923.961 ; gain = 620.434
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:06 ; elapsed = 00:01:21 . Memory (MB): peak = 923.961 ; gain = 267.520
Synthesis Optimization Complete : Time (s): cpu = 00:01:27 ; elapsed = 00:01:34 . Memory (MB): peak = 923.961 ; gain = 620.434
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4347 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'forward_elim_gauss' is not ideal for floorplanning, since the cellview 'forward_elim_gauss' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:37 ; elapsed = 00:01:46 . Memory (MB): peak = 923.961 ; gain = 631.902
INFO: [Common 17-1381] The checkpoint 'E:/One Drive/OneDrive for Business/NTNU/Master/Anomaly-detection/FPGA_implementation/Anomaly_detection/Anomaly_detection.runs/synth_1/forward_elim_gauss.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 923.961 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file forward_elim_gauss_utilization_synth.rpt -pb forward_elim_gauss_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.882 . Memory (MB): peak = 923.961 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Feb 20 09:02:09 2018...
