
<RESULTS project="RESDMAC" revname="RESDMAC" isbest="0" arcname="" wasCompiled="1" name="base-slow">
 <COPYRIGHT>Copyright (C) 2002 Altera Corporation. All rights reserved.
                This information and code is highly confidential and proprietary
                information and code of Altera and is being provided in accordance
                with and subject to the protections of a non-disclosure agreement
                which governs its use and disclosure.  Altera products and services
                are protected under numerous U.S. and foreign patents, maskwork rights
                copyrights and other intellectual property laws.  Altera assumes no
                responsibility or liability arising out of the application or use
                of this information and code. This notice must be retained and
                reprinted on any copies of this information and code that are
                permitted to be made.</COPYRIGHT>
 <SETTING name="ROUTER_LCELL_INSERTION_AND_LOGIC_DUPLICATION">AUTO</SETTING>
 <SETTING name="PHYSICAL_SYNTHESIS_REGISTER_RETIMING">ON</SETTING>
 <SETTING name="PLACEMENT_EFFORT_MULTIPLIER">2.0</SETTING>
 <SETTING name="ROUTER_TIMING_OPTIMIZATION_LEVEL">MAXIMUM</SETTING>
 <SETTING name="PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION">ON</SETTING>
 <SETTING name="SEED">1</SETTING>
 <SETTING name="PHYSICAL_SYNTHESIS_COMBO_LOGIC">ON</SETTING>
 <SETTING name="PRE_MAPPING_RESYNTHESIS">OFF</SETTING>
 <SETTING name="ENABLE_BENEFICIAL_SKEW_OPTIMIZATION">ON</SETTING>
 <SETTING name="PHYSICAL_SYNTHESIS_EFFORT">NORMAL</SETTING>
 <SETTING name="FITTER_EFFORT">STANDARD FIT</SETTING>
 <RESULT name="Clock Setup: 'u_PLL|APLL_inst|altpll_component|pll|clk[1&#93;': Actual Time">10.229 ns</RESULT>
 <RESULT name="Elapsed Time: Total">00:00:09</RESULT>
 <RESULT name="Clock Setup: 'u_PLL|APLL_inst|altpll_component|pll|clk[0&#93;': Restricted Fmax">402.58 MHz</RESULT>
 <RESULT name="Clock Hold: 'u_PLL|APLL_inst|altpll_component|pll|clk[1&#93;': Worst-case Slack">1.104 ns</RESULT>
 <RESULT name="Clock Recovery: 'u_PLL|APLL_inst|altpll_component|pll|clk[2&#93;': Worst-case Slack">29.838 ns</RESULT>
 <RESULT name="Clock Hold: 'sclk': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Elapsed Time: Assembler">00:00:01</RESULT>
 <RESULT name="Elapsed Time: TimeQuest Timing Analyzer">00:00:00</RESULT>
 <RESULT name="Worst-case Slack">-32.015 ns (Clock Hold: 'n/a')</RESULT>
 <RESULT name="Clock Setup: 'n/a': Per-clock Keeper TNS">-3.071 ns</RESULT>
 <RESULT name="Total logic elements">794</RESULT>
 <RESULT name="Clock Setup: 'u_PLL|APLL_inst|altpll_component|pll|clk[0&#93;': Actual Time">1.488 ns</RESULT>
 <RESULT name="Clock Setup: 'n/a': Worst-case Slack">-3.071 ns</RESULT>
 <RESULT name="Clock Setup: 'u_PLL|APLL_inst|altpll_component|pll|clk[0&#93;': Worst-case Slack">38.512 ns</RESULT>
 <RESULT name="Elapsed Time: Fitter">00:00:04</RESULT>
 <RESULT name="Total Keeper TNS">-35.086 ns</RESULT>
 <RESULT name="Clock Removal: 'u_PLL|APLL_inst|altpll_component|pll|clk[1&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Removal: 'u_PLL|APLL_inst|altpll_component|pll|clk[2&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Recovery: Total Keeper TNS">0.0 ns</RESULT>
 <RESULT name="Clock Setup: 'sclk': Worst-case Slack">10.376 ns</RESULT>
 <RESULT name="Clock Removal: 'u_PLL|APLL_inst|altpll_component|pll|clk[2&#93;': Worst-case Slack">9.535 ns</RESULT>
 <RESULT name="Clock Hold: 'sclk': Worst-case Slack">28.180 ns</RESULT>
 <RESULT name="Clock Removal: Total Keeper TNS">0.0 ns</RESULT>
 <RESULT name="Total block memory bits">0</RESULT>
 <RESULT name="Clock Hold: 'n/a': Per-clock Keeper TNS">-32.015 ns</RESULT>
 <RESULT name="Clock Setup: 'u_PLL|APLL_inst|altpll_component|pll|clk[1&#93;': Restricted Fmax">97.76 MHz</RESULT>
 <RESULT name="Clock Hold: 'n/a': Per-clock Edge TNS">-287.791 ns</RESULT>
 <RESULT name="Clock Setup: 'sclk': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Recovery: 'u_PLL|APLL_inst|altpll_component|pll|clk[1&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Hold: 'u_PLL|APLL_inst|altpll_component|pll|clk[1&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Recovery: 'u_PLL|APLL_inst|altpll_component|pll|clk[2&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Timing Model">Slow</RESULT>
 <RESULT name="Elapsed Time: EDA Netlist Writer">00:00:01</RESULT>
 <RESULT name="Clock Hold: 'n/a': Worst-case Slack">-32.015 ns</RESULT>
 <RESULT name="Clock Hold: 'u_PLL|APLL_inst|altpll_component|pll|clk[0&#93;': Worst-case Slack">0.499 ns</RESULT>
 <RESULT name="Elapsed Time: Analysis &amp; Synthesis">00:00:02</RESULT>
 <RESULT name="Clock Recovery: 'u_PLL|APLL_inst|altpll_component|pll|clk[1&#93;': Worst-case Slack">24.714 ns</RESULT>
 <RESULT name="Clock Setup: 'u_PLL|APLL_inst|altpll_component|pll|clk[0&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Setup: 'n/a': Per-clock Edge TNS">-27.467 ns</RESULT>
 <RESULT name="Clock Setup: 'u_PLL|APLL_inst|altpll_component|pll|clk[1&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Setup: 'u_PLL|APLL_inst|altpll_component|pll|clk[1&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Setup: Total Keeper TNS">-3.071 ns</RESULT>
 <RESULT name="Clock Setup: 'u_PLL|APLL_inst|altpll_component|pll|clk[1&#93;': Worst-case Slack">19.279 ns</RESULT>
 <RESULT name="Clock Setup: 'sclk': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Hold: 'u_PLL|APLL_inst|altpll_component|pll|clk[0&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Removal: 'u_PLL|APLL_inst|altpll_component|pll|clk[2&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Recovery: 'u_PLL|APLL_inst|altpll_component|pll|clk[2&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Removal: 'u_PLL|APLL_inst|altpll_component|pll|clk[1&#93;': Worst-case Slack">14.485 ns</RESULT>
 <RESULT name="Clock Hold: Total Keeper TNS">-32.015 ns</RESULT>
 <RESULT name="Clock Hold: 'sclk': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="All Failing Paths">&gt;0</RESULT>
 <RESULT name="Total Thermal Power Dissipation">unknown</RESULT>
 <RESULT name="Clock Setup: 'u_PLL|APLL_inst|altpll_component|pll|clk[0&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Period: Geometric Mean">3.9 ns</RESULT>
 <RESULT name="Clock Setup: 'u_PLL|APLL_inst|altpll_component|pll|clk[0&#93;': Fmax">672.04 MHz</RESULT>
 <RESULT name="Elapsed Time: Design Assistant">00:00:01</RESULT>
 <RESULT name="Clock Setup: 'u_PLL|APLL_inst|altpll_component|pll|clk[1&#93;': Fmax">97.76 MHz</RESULT>
 <RESULT name="Clock Hold: 'u_PLL|APLL_inst|altpll_component|pll|clk[0&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Removal: 'u_PLL|APLL_inst|altpll_component|pll|clk[1&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Hold: 'u_PLL|APLL_inst|altpll_component|pll|clk[1&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Recovery: 'u_PLL|APLL_inst|altpll_component|pll|clk[1&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
</RESULTS>

