// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module flat (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        max_pool_out_address0,
        max_pool_out_ce0,
        max_pool_out_q0,
        flat_array_address0,
        flat_array_ce0,
        flat_array_we0,
        flat_array_d0
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] max_pool_out_address0;
output   max_pool_out_ce0;
input  [31:0] max_pool_out_q0;
output  [10:0] flat_array_address0;
output   flat_array_ce0;
output   flat_array_we0;
output  [31:0] flat_array_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg max_pool_out_ce0;
reg flat_array_ce0;
reg flat_array_we0;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [2:0] r_fu_152_p2;
reg   [2:0] r_reg_261;
wire    ap_CS_fsm_state2;
wire   [10:0] i_fu_158_p2;
reg   [10:0] i_reg_266;
wire   [0:0] icmp_ln6_fu_146_p2;
wire   [5:0] add_ln14_fu_180_p2;
reg   [5:0] add_ln14_reg_271;
wire   [2:0] c_fu_192_p2;
reg   [2:0] c_reg_279;
wire    ap_CS_fsm_state3;
wire   [10:0] add_ln15_fu_198_p2;
reg   [10:0] add_ln15_reg_284;
wire   [0:0] icmp_ln9_fu_186_p2;
wire   [11:0] tmp_18_cast_fu_213_p3;
reg   [11:0] tmp_18_cast_reg_289;
wire   [6:0] f_fu_227_p2;
reg   [6:0] f_reg_297;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln12_fu_221_p2;
wire   [10:0] add_ln15_1_fu_252_p2;
wire    ap_CS_fsm_state5;
reg   [2:0] r_0_reg_79;
reg   [10:0] i_0_reg_90;
reg   [10:0] i_1_reg_102;
reg   [2:0] c_0_reg_113;
reg   [10:0] i_2_reg_124;
reg   [6:0] f_0_reg_135;
wire   [63:0] zext_ln14_5_fu_242_p1;
wire   [63:0] zext_ln14_3_fu_247_p1;
wire   [4:0] tmp_s_fu_168_p3;
wire   [5:0] zext_ln14_fu_164_p1;
wire   [5:0] zext_ln14_1_fu_176_p1;
wire   [5:0] zext_ln14_2_fu_204_p1;
wire   [5:0] add_ln14_1_fu_208_p2;
wire   [11:0] zext_ln14_4_fu_233_p1;
wire   [11:0] add_ln14_2_fu_237_p2;
reg   [4:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln12_fu_221_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        c_0_reg_113 <= c_reg_279;
    end else if (((icmp_ln6_fu_146_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        c_0_reg_113 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        f_0_reg_135 <= f_reg_297;
    end else if (((icmp_ln9_fu_186_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        f_0_reg_135 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_fu_186_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_0_reg_90 <= i_reg_266;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_0_reg_90 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln12_fu_221_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        i_1_reg_102 <= add_ln15_reg_284;
    end else if (((icmp_ln6_fu_146_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_1_reg_102 <= i_0_reg_90;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        i_2_reg_124 <= add_ln15_1_fu_252_p2;
    end else if (((icmp_ln9_fu_186_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        i_2_reg_124 <= i_1_reg_102;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_fu_186_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        r_0_reg_79 <= r_reg_261;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        r_0_reg_79 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln6_fu_146_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        add_ln14_reg_271 <= add_ln14_fu_180_p2;
        i_reg_266 <= i_fu_158_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_fu_186_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        add_ln15_reg_284 <= add_ln15_fu_198_p2;
        tmp_18_cast_reg_289[11 : 6] <= tmp_18_cast_fu_213_p3[11 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        c_reg_279 <= c_fu_192_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        f_reg_297 <= f_fu_227_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        r_reg_261 <= r_fu_152_p2;
    end
end

always @ (*) begin
    if ((((icmp_ln6_fu_146_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln6_fu_146_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        flat_array_ce0 = 1'b1;
    end else begin
        flat_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        flat_array_we0 = 1'b1;
    end else begin
        flat_array_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        max_pool_out_ce0 = 1'b1;
    end else begin
        max_pool_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln6_fu_146_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln9_fu_186_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln12_fu_221_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln14_1_fu_208_p2 = (zext_ln14_2_fu_204_p1 + add_ln14_reg_271);

assign add_ln14_2_fu_237_p2 = (tmp_18_cast_reg_289 + zext_ln14_4_fu_233_p1);

assign add_ln14_fu_180_p2 = (zext_ln14_fu_164_p1 + zext_ln14_1_fu_176_p1);

assign add_ln15_1_fu_252_p2 = (i_2_reg_124 + 11'd1);

assign add_ln15_fu_198_p2 = (i_1_reg_102 + 11'd64);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign c_fu_192_p2 = (c_0_reg_113 + 3'd1);

assign f_fu_227_p2 = (f_0_reg_135 + 7'd1);

assign flat_array_address0 = zext_ln14_3_fu_247_p1;

assign flat_array_d0 = max_pool_out_q0;

assign i_fu_158_p2 = (i_0_reg_90 + 11'd320);

assign icmp_ln12_fu_221_p2 = ((f_0_reg_135 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln6_fu_146_p2 = ((r_0_reg_79 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln9_fu_186_p2 = ((c_0_reg_113 == 3'd5) ? 1'b1 : 1'b0);

assign max_pool_out_address0 = zext_ln14_5_fu_242_p1;

assign r_fu_152_p2 = (r_0_reg_79 + 3'd1);

assign tmp_18_cast_fu_213_p3 = {{add_ln14_1_fu_208_p2}, {6'd0}};

assign tmp_s_fu_168_p3 = {{r_0_reg_79}, {2'd0}};

assign zext_ln14_1_fu_176_p1 = tmp_s_fu_168_p3;

assign zext_ln14_2_fu_204_p1 = c_0_reg_113;

assign zext_ln14_3_fu_247_p1 = i_2_reg_124;

assign zext_ln14_4_fu_233_p1 = f_0_reg_135;

assign zext_ln14_5_fu_242_p1 = add_ln14_2_fu_237_p2;

assign zext_ln14_fu_164_p1 = r_0_reg_79;

always @ (posedge ap_clk) begin
    tmp_18_cast_reg_289[5:0] <= 6'b000000;
end

endmodule //flat
