The following files were generated for 'ila_v1_05_a_0' in directory
F:\ZYNQ\ZingNano\Zingnano_test\SNOWLeo_Sdr_Demo\SNOWLeo_Sdr_Demo0509_14.7rls\pldma.srcs\sources_1\ip\chipscope_ila_v1_05_a_0\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * ila_v1_05_a_0.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * ila_v1_05_a_0.cdc
   * ila_v1_05_a_0.constraints/ila_v1_05_a_0.ucf
   * ila_v1_05_a_0.constraints/ila_v1_05_a_0.xdc
   * ila_v1_05_a_0.ncf
   * ila_v1_05_a_0.ngc
   * ila_v1_05_a_0.ucf
   * ila_v1_05_a_0.v
   * ila_v1_05_a_0.veo
   * ila_v1_05_a_0.xdc
   * ila_v1_05_a_0_xmdf.tcl

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * ila_v1_05_a_0.asy

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * ila_v1_05_a_0.gise
   * ila_v1_05_a_0.xise

Deliver Readme:
   Readme file for the IP.

   * ila_v1_05_a_0_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * ila_v1_05_a_0_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

