// Seed: 500573408
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  parameter id_6 = 1;
  parameter id_7 = {id_6, -1 & -1};
  parameter id_8 = id_7;
  assign module_1.id_4 = 0;
  wire id_9;
  parameter id_10 = id_7;
  wire id_11;
  ;
  assign id_1 = id_8;
endmodule
module module_1 #(
    parameter id_6 = 32'd5,
    parameter id_7 = 32'd20
) (
    input uwire id_0,
    output tri1 id_1,
    output wire id_2,
    input supply1 id_3,
    input supply1 id_4,
    input uwire id_5,
    input wor _id_6,
    input tri0 _id_7,
    output uwire id_8,
    inout wire id_9,
    output tri id_10,
    input wand id_11,
    input tri id_12,
    output tri0 id_13,
    input wor id_14,
    input wor id_15,
    input wor id_16,
    input supply1 id_17,
    output tri0 id_18,
    output wor id_19,
    input tri id_20,
    output supply1 id_21,
    output uwire id_22,
    input wor id_23,
    input tri1 id_24,
    input wand id_25
);
  logic [1 : (  id_7  )] id_27;
  wire id_28;
  nor primCall (
      id_2,
      id_16,
      id_23,
      id_25,
      id_0,
      id_28,
      id_15,
      id_3,
      id_11,
      id_4,
      id_24,
      id_5,
      id_9,
      id_29,
      id_20
  );
  assign id_1 = 1 == id_9;
  logic id_29;
  module_0 modCall_1 (
      id_29,
      id_29,
      id_29,
      id_27,
      id_27
  );
  assign id_19 = -1;
  uwire id_30;
  parameter id_31 = 1;
  logic [7:0] id_32;
  assign id_30 = -1 * -1;
  assign id_32[id_6] = -1;
endmodule
