#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5f0aa4528a70 .scope module, "hbridge_controller_tb" "hbridge_controller_tb" 2 3;
 .timescale -9 -10;
L_0x5f0aa450a240 .functor AND 1, v0x5f0aa4569f70_0, v0x5f0aa456a1b0_0, C4<1>, C4<1>;
L_0x5f0aa450a510 .functor AND 1, v0x5f0aa456a0f0_0, v0x5f0aa456a030_0, C4<1>, C4<1>;
v0x5f0aa456ab50_0 .var "InVGSf", 0 0;
v0x5f0aa456ac10_0 .var "InVGSr", 0 0;
v0x5f0aa456ace0_0 .net "Q1_out", 0 0, v0x5f0aa4569f70_0;  1 drivers
v0x5f0aa456ade0_0 .net "Q2_out", 0 0, v0x5f0aa456a030_0;  1 drivers
v0x5f0aa456aeb0_0 .net "Q3_out", 0 0, v0x5f0aa456a0f0_0;  1 drivers
v0x5f0aa456af50_0 .net "Q4_out", 0 0, v0x5f0aa456a1b0_0;  1 drivers
v0x5f0aa456b020_0 .net "TB_FWD_SET", 0 0, L_0x5f0aa450a240;  1 drivers
v0x5f0aa456b0c0_0 .net "TB_REV_SET", 0 0, L_0x5f0aa450a510;  1 drivers
v0x5f0aa456b160_0 .var "clk", 0 0;
v0x5f0aa456b230_0 .var "rst_n", 0 0;
S_0x5f0aa4528c00 .scope task, "test_direction_change" "test_direction_change" 2 72, 2 72 0, S_0x5f0aa4528a70;
 .timescale -9 -10;
v0x5f0aa450a630_0 .var/i "first_dir_cycles", 31 0;
v0x5f0aa450aa10_0 .var/i "second_dir_cycles", 31 0;
v0x5f0aa450af20_0 .var/i "start_forward", 31 0;
v0x5f0aa450b2c0_0 .var/i "wait_cycles", 31 0;
E_0x5f0aa4548350 .event posedge, v0x5f0aa456a270_0;
TD_hbridge_controller_tb.test_direction_change ;
    %vpi_call 2 78 "$display", "\012Direction Change Test:" {0 0 0};
    %vpi_call 2 79 "$display", "First direction cycles: %0d", v0x5f0aa450a630_0 {0 0 0};
    %vpi_call 2 80 "$display", "Wait cycles: %0d", v0x5f0aa450b2c0_0 {0 0 0};
    %vpi_call 2 81 "$display", "Second direction cycles: %0d", v0x5f0aa450aa10_0 {0 0 0};
    %load/vec4 v0x5f0aa450af20_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0aa456ab50_0, 0, 1;
    %load/vec4 v0x5f0aa450a630_0;
T_0.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.3, 5;
    %jmp/1 T_0.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f0aa4548350;
    %jmp T_0.2;
T_0.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0aa456ab50_0, 0, 1;
    %load/vec4 v0x5f0aa450b2c0_0;
T_0.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.5, 5;
    %jmp/1 T_0.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f0aa4548350;
    %jmp T_0.4;
T_0.5 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0aa456ac10_0, 0, 1;
    %load/vec4 v0x5f0aa450aa10_0;
T_0.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.7, 5;
    %jmp/1 T_0.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f0aa4548350;
    %jmp T_0.6;
T_0.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0aa456ac10_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0aa456ac10_0, 0, 1;
    %load/vec4 v0x5f0aa450a630_0;
T_0.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.9, 5;
    %jmp/1 T_0.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f0aa4548350;
    %jmp T_0.8;
T_0.9 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0aa456ac10_0, 0, 1;
    %load/vec4 v0x5f0aa450b2c0_0;
T_0.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.11, 5;
    %jmp/1 T_0.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f0aa4548350;
    %jmp T_0.10;
T_0.11 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0aa456ab50_0, 0, 1;
    %load/vec4 v0x5f0aa450aa10_0;
T_0.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.13, 5;
    %jmp/1 T_0.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f0aa4548350;
    %jmp T_0.12;
T_0.13 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0aa456ab50_0, 0, 1;
T_0.1 ;
    %pushi/vec4 50, 0, 32;
T_0.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.15, 5;
    %jmp/1 T_0.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f0aa4548350;
    %jmp T_0.14;
T_0.15 ;
    %pop/vec4 1;
    %end;
S_0x5f0aa45691b0 .scope task, "test_forward_pwm" "test_forward_pwm" 2 38, 2 38 0, S_0x5f0aa4528a70;
 .timescale -9 -10;
v0x5f0aa450b6a0_0 .var/i "off_cycles", 31 0;
v0x5f0aa45486d0_0 .var/i "on_cycles", 31 0;
v0x5f0aa4548770_0 .var/i "repeat_count", 31 0;
TD_hbridge_controller_tb.test_forward_pwm ;
    %vpi_call 2 43 "$display", "\012Testing Forward PWM: on=%0d, off=%0d, repeat=%0d", v0x5f0aa45486d0_0, v0x5f0aa450b6a0_0, v0x5f0aa4548770_0 {0 0 0};
    %load/vec4 v0x5f0aa4548770_0;
T_1.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.17, 5;
    %jmp/1 T_1.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0aa456ab50_0, 0, 1;
    %load/vec4 v0x5f0aa45486d0_0;
T_1.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.19, 5;
    %jmp/1 T_1.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f0aa4548350;
    %jmp T_1.18;
T_1.19 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0aa456ab50_0, 0, 1;
    %load/vec4 v0x5f0aa450b6a0_0;
T_1.20 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.21, 5;
    %jmp/1 T_1.21, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f0aa4548350;
    %jmp T_1.20;
T_1.21 ;
    %pop/vec4 1;
    %jmp T_1.16;
T_1.17 ;
    %pop/vec4 1;
    %end;
S_0x5f0aa4569450 .scope task, "test_reverse_pwm" "test_reverse_pwm" 2 55, 2 55 0, S_0x5f0aa4528a70;
 .timescale -9 -10;
v0x5f0aa4569630_0 .var/i "off_cycles", 31 0;
v0x5f0aa4569710_0 .var/i "on_cycles", 31 0;
v0x5f0aa45697f0_0 .var/i "repeat_count", 31 0;
TD_hbridge_controller_tb.test_reverse_pwm ;
    %vpi_call 2 60 "$display", "\012Testing Reverse PWM: on=%0d, off=%0d, repeat=%0d", v0x5f0aa4569710_0, v0x5f0aa4569630_0, v0x5f0aa45697f0_0 {0 0 0};
    %load/vec4 v0x5f0aa45697f0_0;
T_2.22 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.23, 5;
    %jmp/1 T_2.23, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0aa456ac10_0, 0, 1;
    %load/vec4 v0x5f0aa4569710_0;
T_2.24 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.25, 5;
    %jmp/1 T_2.25, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f0aa4548350;
    %jmp T_2.24;
T_2.25 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0aa456ac10_0, 0, 1;
    %load/vec4 v0x5f0aa4569630_0;
T_2.26 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.27, 5;
    %jmp/1 T_2.27, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f0aa4548350;
    %jmp T_2.26;
T_2.27 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.23 ;
    %pop/vec4 1;
    %end;
S_0x5f0aa45698b0 .scope module, "uut" "hbridge_controller" 2 17, 3 59 0, S_0x5f0aa4528a70;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "InVGSf";
    .port_info 3 /INPUT 1 "InVGSr";
    .port_info 4 /OUTPUT 1 "Q1_out";
    .port_info 5 /OUTPUT 1 "Q2_out";
    .port_info 6 /OUTPUT 1 "Q3_out";
    .port_info 7 /OUTPUT 1 "Q4_out";
v0x5f0aa4569b60_0 .var "FlybackVGS", 0 0;
v0x5f0aa4569c40_0 .net "InVGSf", 0 0, v0x5f0aa456ab50_0;  1 drivers
v0x5f0aa4569d00_0 .net "InVGSr", 0 0, v0x5f0aa456ac10_0;  1 drivers
v0x5f0aa4569da0_0 .var "OutVGSf", 0 0;
v0x5f0aa4569e60_0 .var "OutVGSr", 0 0;
v0x5f0aa4569f70_0 .var "Q1_out", 0 0;
v0x5f0aa456a030_0 .var "Q2_out", 0 0;
v0x5f0aa456a0f0_0 .var "Q3_out", 0 0;
v0x5f0aa456a1b0_0 .var "Q4_out", 0 0;
v0x5f0aa456a270_0 .net "clk", 0 0, v0x5f0aa456b160_0;  1 drivers
v0x5f0aa456a330_0 .var "direction_blocked", 0 0;
v0x5f0aa456a3f0_0 .var "falling_edge_detected", 0 0;
v0x5f0aa456a4b0_0 .var "flyback_counter", 15 0;
v0x5f0aa456a590_0 .var "fwd_on_counter", 15 0;
v0x5f0aa456a670_0 .var "in_flyback_mode", 0 0;
v0x5f0aa456a730_0 .var "last_dir_forward", 0 0;
v0x5f0aa456a7f0_0 .var "rev_on_counter", 15 0;
v0x5f0aa456a8d0_0 .var "rising_edge_detected", 0 0;
v0x5f0aa456a990_0 .net "rst_n", 0 0, v0x5f0aa456b230_0;  1 drivers
E_0x5f0aa45494b0 .event edge, v0x5f0aa4569da0_0, v0x5f0aa4569b60_0, v0x5f0aa4569e60_0;
E_0x5f0aa45494f0 .event negedge, v0x5f0aa456a990_0, v0x5f0aa456a270_0;
E_0x5f0aa45496c0/0 .event negedge, v0x5f0aa456a990_0;
E_0x5f0aa45496c0/1 .event posedge, v0x5f0aa456a270_0;
E_0x5f0aa45496c0 .event/or E_0x5f0aa45496c0/0, E_0x5f0aa45496c0/1;
    .scope S_0x5f0aa45698b0;
T_3 ;
    %wait E_0x5f0aa45496c0;
    %load/vec4 v0x5f0aa456a990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0aa4569b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0aa456a8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0aa456a3f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5f0aa456a590_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5f0aa456a7f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5f0aa456a4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0aa456a670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0aa456a330_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5f0aa4569da0_0;
    %load/vec4 v0x5f0aa4569c40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5f0aa456a590_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5f0aa456a590_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x5f0aa4569e60_0;
    %load/vec4 v0x5f0aa4569d00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x5f0aa456a7f0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5f0aa456a7f0_0, 0;
T_3.4 ;
T_3.3 ;
    %load/vec4 v0x5f0aa4569b60_0;
    %load/vec4 v0x5f0aa456a670_0;
    %and;
    %load/vec4 v0x5f0aa4569da0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5f0aa4569e60_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x5f0aa456a4b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5f0aa456a4b0_0, 0;
    %load/vec4 v0x5f0aa456a730_0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5f0aa456a590_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v0x5f0aa456a590_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x5f0aa456a590_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x5f0aa456a730_0;
    %nor/r;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5f0aa456a7f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v0x5f0aa456a7f0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x5f0aa456a7f0_0, 0;
T_3.10 ;
T_3.9 ;
    %load/vec4 v0x5f0aa456a730_0;
    %load/vec4 v0x5f0aa456a590_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5f0aa456a730_0;
    %nor/r;
    %load/vec4 v0x5f0aa456a7f0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_3.12, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0aa456a330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0aa456a670_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5f0aa456a590_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5f0aa456a7f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5f0aa456a4b0_0, 0;
T_3.12 ;
T_3.6 ;
    %load/vec4 v0x5f0aa4569c40_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5f0aa4569d00_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_3.14, 9;
    %load/vec4 v0x5f0aa456a8d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %load/vec4 v0x5f0aa4569c40_0;
    %load/vec4 v0x5f0aa456a730_0;
    %nor/r;
    %and;
    %load/vec4 v0x5f0aa456a670_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5f0aa4569d00_0;
    %load/vec4 v0x5f0aa456a730_0;
    %and;
    %load/vec4 v0x5f0aa456a670_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_3.18, 9;
    %load/vec4 v0x5f0aa456a730_0;
    %load/vec4 v0x5f0aa456a590_0;
    %load/vec4 v0x5f0aa456a4b0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5f0aa456a730_0;
    %nor/r;
    %load/vec4 v0x5f0aa456a7f0_0;
    %load/vec4 v0x5f0aa456a4b0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_3.20, 9;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0aa456a330_0, 0;
T_3.20 ;
    %jmp T_3.19;
T_3.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0aa4569b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0aa456a8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0aa456a3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0aa456a670_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5f0aa456a4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0aa456a330_0, 0;
    %load/vec4 v0x5f0aa456a670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.22, 8;
    %load/vec4 v0x5f0aa4569c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.24, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5f0aa456a7f0_0, 0;
    %jmp T_3.25;
T_3.24 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5f0aa456a590_0, 0;
T_3.25 ;
T_3.22 ;
T_3.19 ;
T_3.16 ;
    %jmp T_3.15;
T_3.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0aa456a8d0_0, 0;
    %load/vec4 v0x5f0aa4569da0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5f0aa4569e60_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_3.26, 9;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0aa4569b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0aa456a3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0aa456a670_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5f0aa456a4b0_0, 0;
    %jmp T_3.27;
T_3.26 ;
    %load/vec4 v0x5f0aa4569b60_0;
    %nor/r;
    %load/vec4 v0x5f0aa456a3f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0aa4569b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0aa456a3f0_0, 0;
T_3.28 ;
T_3.27 ;
T_3.15 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5f0aa45698b0;
T_4 ;
    %wait E_0x5f0aa45494f0;
    %load/vec4 v0x5f0aa456a990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0aa4569da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0aa4569e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0aa456a730_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5f0aa456a8d0_0;
    %load/vec4 v0x5f0aa456a330_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5f0aa4569c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0aa4569da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0aa4569e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0aa456a730_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x5f0aa4569d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0aa4569da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f0aa4569e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0aa456a730_0, 0;
T_4.6 ;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x5f0aa456a3f0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5f0aa456a330_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.8, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0aa4569da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f0aa4569e60_0, 0;
T_4.8 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5f0aa45698b0;
T_5 ;
    %wait E_0x5f0aa45494b0;
    %load/vec4 v0x5f0aa4569da0_0;
    %load/vec4 v0x5f0aa4569b60_0;
    %or;
    %store/vec4 v0x5f0aa4569f70_0, 0, 1;
    %load/vec4 v0x5f0aa4569e60_0;
    %load/vec4 v0x5f0aa4569b60_0;
    %or;
    %store/vec4 v0x5f0aa456a0f0_0, 0, 1;
    %load/vec4 v0x5f0aa4569e60_0;
    %store/vec4 v0x5f0aa456a030_0, 0, 1;
    %load/vec4 v0x5f0aa4569da0_0;
    %store/vec4 v0x5f0aa456a1b0_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5f0aa4528a70;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0aa456b160_0, 0, 1;
T_6.0 ;
    %delay 417, 0;
    %load/vec4 v0x5f0aa456b160_0;
    %inv;
    %store/vec4 v0x5f0aa456b160_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x5f0aa4528a70;
T_7 ;
    %vpi_call 2 106 "$dumpfile", "hbridge_test.vcd" {0 0 0};
    %vpi_call 2 107 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5f0aa4528a70 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0aa456b230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0aa456ab50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0aa456ac10_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0aa456b230_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 120 "$display", "\012=== FORWARD DIRECTION TESTS ===" {0 0 0};
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0x5f0aa45486d0_0, 0, 32;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0x5f0aa450b6a0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x5f0aa4548770_0, 0, 32;
    %fork TD_hbridge_controller_tb.test_forward_pwm, S_0x5f0aa45691b0;
    %join;
    %delay 2000, 0;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x5f0aa45486d0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x5f0aa450b6a0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5f0aa4548770_0, 0, 32;
    %fork TD_hbridge_controller_tb.test_forward_pwm, S_0x5f0aa45691b0;
    %join;
    %delay 2000, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5f0aa45486d0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5f0aa450b6a0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x5f0aa4548770_0, 0, 32;
    %fork TD_hbridge_controller_tb.test_forward_pwm, S_0x5f0aa45691b0;
    %join;
    %delay 2000, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5f0aa45486d0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5f0aa450b6a0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x5f0aa4548770_0, 0, 32;
    %fork TD_hbridge_controller_tb.test_forward_pwm, S_0x5f0aa45691b0;
    %join;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f0aa45486d0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f0aa450b6a0_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x5f0aa4548770_0, 0, 32;
    %fork TD_hbridge_controller_tb.test_forward_pwm, S_0x5f0aa45691b0;
    %join;
    %delay 3000, 0;
    %vpi_call 2 143 "$display", "\012=== REVERSE DIRECTION TESTS ===" {0 0 0};
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0x5f0aa4569710_0, 0, 32;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0x5f0aa4569630_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x5f0aa45697f0_0, 0, 32;
    %fork TD_hbridge_controller_tb.test_reverse_pwm, S_0x5f0aa4569450;
    %join;
    %delay 2000, 0;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x5f0aa4569710_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x5f0aa4569630_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5f0aa45697f0_0, 0, 32;
    %fork TD_hbridge_controller_tb.test_reverse_pwm, S_0x5f0aa4569450;
    %join;
    %delay 2000, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5f0aa4569710_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5f0aa4569630_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x5f0aa45697f0_0, 0, 32;
    %fork TD_hbridge_controller_tb.test_reverse_pwm, S_0x5f0aa4569450;
    %join;
    %delay 2000, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5f0aa4569710_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5f0aa4569630_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x5f0aa45697f0_0, 0, 32;
    %fork TD_hbridge_controller_tb.test_reverse_pwm, S_0x5f0aa4569450;
    %join;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f0aa4569710_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f0aa4569630_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x5f0aa45697f0_0, 0, 32;
    %fork TD_hbridge_controller_tb.test_reverse_pwm, S_0x5f0aa4569450;
    %join;
    %delay 3000, 0;
    %vpi_call 2 166 "$display", "\012=== DIRECTION CHANGE TESTS ===" {0 0 0};
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0x5f0aa450a630_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x5f0aa450b2c0_0, 0, 32;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0x5f0aa450aa10_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f0aa450af20_0, 0, 32;
    %fork TD_hbridge_controller_tb.test_direction_change, S_0x5f0aa4528c00;
    %join;
    %delay 5000, 0;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0x5f0aa450a630_0, 0, 32;
    %pushi/vec4 35, 0, 32;
    %store/vec4 v0x5f0aa450b2c0_0, 0, 32;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0x5f0aa450aa10_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f0aa450af20_0, 0, 32;
    %fork TD_hbridge_controller_tb.test_direction_change, S_0x5f0aa4528c00;
    %join;
    %delay 5000, 0;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x5f0aa450a630_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x5f0aa450b2c0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x5f0aa450aa10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f0aa450af20_0, 0, 32;
    %fork TD_hbridge_controller_tb.test_direction_change, S_0x5f0aa4528c00;
    %join;
    %delay 5000, 0;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x5f0aa450a630_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x5f0aa450b2c0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x5f0aa450aa10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f0aa450af20_0, 0, 32;
    %fork TD_hbridge_controller_tb.test_direction_change, S_0x5f0aa4528c00;
    %join;
    %delay 5000, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5f0aa450a630_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5f0aa450b2c0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5f0aa450aa10_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f0aa450af20_0, 0, 32;
    %fork TD_hbridge_controller_tb.test_direction_change, S_0x5f0aa4528c00;
    %join;
    %delay 5000, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5f0aa450a630_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x5f0aa450b2c0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5f0aa450aa10_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f0aa450af20_0, 0, 32;
    %fork TD_hbridge_controller_tb.test_direction_change, S_0x5f0aa4528c00;
    %join;
    %delay 5000, 0;
    %vpi_call 2 193 "$display", "\012=== MIXED FREQUENCY TESTS ===" {0 0 0};
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0x5f0aa450a630_0, 0, 32;
    %pushi/vec4 35, 0, 32;
    %store/vec4 v0x5f0aa450b2c0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5f0aa450aa10_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f0aa450af20_0, 0, 32;
    %fork TD_hbridge_controller_tb.test_direction_change, S_0x5f0aa4528c00;
    %join;
    %delay 5000, 0;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0x5f0aa450a630_0, 0, 32;
    %pushi/vec4 35, 0, 32;
    %store/vec4 v0x5f0aa450b2c0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5f0aa450aa10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f0aa450af20_0, 0, 32;
    %fork TD_hbridge_controller_tb.test_direction_change, S_0x5f0aa4528c00;
    %join;
    %delay 5000, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5f0aa450a630_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x5f0aa450b2c0_0, 0, 32;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0x5f0aa450aa10_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f0aa450af20_0, 0, 32;
    %fork TD_hbridge_controller_tb.test_direction_change, S_0x5f0aa4528c00;
    %join;
    %delay 5000, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5f0aa450a630_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x5f0aa450b2c0_0, 0, 32;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0x5f0aa450aa10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f0aa450af20_0, 0, 32;
    %fork TD_hbridge_controller_tb.test_direction_change, S_0x5f0aa4528c00;
    %join;
    %delay 5000, 0;
    %vpi_call 2 212 "$display", "\012=== RAPID ALTERNATION TESTS ===" {0 0 0};
    %pushi/vec4 5, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5f0aa450a630_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x5f0aa450b2c0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5f0aa450aa10_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f0aa450af20_0, 0, 32;
    %fork TD_hbridge_controller_tb.test_direction_change, S_0x5f0aa4528c00;
    %join;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5f0aa450a630_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x5f0aa450b2c0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5f0aa450aa10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f0aa450af20_0, 0, 32;
    %fork TD_hbridge_controller_tb.test_direction_change, S_0x5f0aa4528c00;
    %join;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 32;
T_7.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.3, 5;
    %jmp/1 T_7.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x5f0aa450a630_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x5f0aa450b2c0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x5f0aa450aa10_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f0aa450af20_0, 0, 32;
    %fork TD_hbridge_controller_tb.test_direction_change, S_0x5f0aa4528c00;
    %join;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x5f0aa450a630_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x5f0aa450b2c0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x5f0aa450aa10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f0aa450af20_0, 0, 32;
    %fork TD_hbridge_controller_tb.test_direction_change, S_0x5f0aa4528c00;
    %join;
    %jmp T_7.2;
T_7.3 ;
    %pop/vec4 1;
    %vpi_call 2 226 "$display", "\012=== Test Complete ===" {0 0 0};
    %delay 1000, 0;
    %vpi_call 2 228 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x5f0aa4528a70;
T_8 ;
    %vpi_call 2 233 "$monitor", "Time=%0t rst_n=%b InVGSf=%b InVGSr=%b FWD_SET=%b REV_SET=%b LastDirFwd=%b FwdCnt=%d RevCnt=%d FlybackCnt=%d", $time, v0x5f0aa456b230_0, v0x5f0aa456ab50_0, v0x5f0aa456ac10_0, v0x5f0aa456b020_0, v0x5f0aa456b0c0_0, v0x5f0aa456a730_0, v0x5f0aa456a590_0, v0x5f0aa456a7f0_0, v0x5f0aa456a4b0_0 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "verifiedHBridge_tb.v";
    "verifiedHBridge.v";
