#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sun Oct 25 20:20:35 2015
# Process ID: 16347
# Log file: /home/whz/Projects/arch_lab/tmp/vivado.log
# Journal file: /home/whz/Projects/arch_lab/tmp/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/whz/Projects/arch_lab/Project/single_cycle_misp32/single_cycle_misp32.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 5734.906 ; gain = 52.434 ; free physical = 979 ; free virtual = 9589
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/whz/Projects/arch_lab/Project/single_cycle_misp32/single_cycle_misp32.sim/sim_1/behav'
xvlog -m64 --relax -prj mips_cpu_sim_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/whz/Projects/arch_lab/alu/mips_alu/src/misp32_alu_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips32_alu_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/whz/Projects/arch_lab/shifter/src/mips_shift_32/mips32_shift_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips32_shift_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/whz/Projects/arch_lab/alu/mips_alu/src/mips32_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips32_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/whz/Projects/arch_lab/alu/mips_alu/src/clz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/whz/Projects/arch_lab/cpu/src/ideal_instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ideal_instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/whz/Projects/arch_lab/regfile/mips_32x32/src/register_mips32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_mips32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/whz/Projects/arch_lab/shifter/src/mips_shift_32/mips32_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips32_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/whz/Projects/arch_lab/alu/mips_alu/src/mips32_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips32_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/whz/Projects/arch_lab/cpu/src/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/whz/Projects/arch_lab/cpu/src/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module misp_cpu_top
WARNING: [VRFC 10-756] identifier IR is used before its declaration [/home/whz/Projects/arch_lab/cpu/src/cpu_top.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/whz/Projects/arch_lab/cpu/sim/misp_cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/whz/Projects/arch_lab/Project/single_cycle_misp32/single_cycle_misp32.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/whz/Projects/arch_lab/Project/single_cycle_misp32/single_cycle_misp32.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto e1d241c91f2c435e89797e43c6c4dad4 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_cpu_sim_behav xil_defaultlib.mips_cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ideal_instr_mem
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.register_mips32
Compiling module xil_defaultlib.mips32_adder
Compiling module xil_defaultlib.clz_default
Compiling module xil_defaultlib.mips32_alu_ctrl
Compiling module xil_defaultlib.mips32_alu_default
Compiling module xil_defaultlib.mips32_shift_mux
Compiling module xil_defaultlib.mips32_shift_default
Compiling module xil_defaultlib.misp_cpu_top
Compiling module xil_defaultlib.mips_cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_cpu_sim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/whz/Projects/arch_lab/Project/single_cycle_misp32/single_cycle_misp32.sim/sim_1/behav/xsim.dir/mips_cpu_sim_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2779116038 -regid "" -xml /home/whz/Projects/arch_lab/Project/single_cycle_misp32/single_cycle_misp32.sim/sim_1/behav/xsim...."
    (file "/home/whz/Projects/arch_lab/Project/single_cycle_misp32/single_cycle_misp32.sim/sim_1/behav/xsim.dir/mips_cpu_sim_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 25 20:21:18 2015...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 5755.918 ; gain = 10.008 ; free physical = 996 ; free virtual = 9599
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/whz/Projects/arch_lab/Project/single_cycle_misp32/single_cycle_misp32.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_cpu_sim_behav -key {Behavioral:sim_1:Functional:mips_cpu_sim} -tclbatch {mips_cpu_sim.tcl} -view {/home/whz/Projects/arch_lab/Project/single_cycle_misp32/mips_cpu_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config /home/whz/Projects/arch_lab/Project/single_cycle_misp32/mips_cpu_sim_behav.wcfg
source mips_cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
init mem?
ERROR: Out of bounds address specified in datafile. Read terminated.
pc xxxxxxxx, ir xxxxxxxx
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 5801.812 ; gain = 55.906 ; free physical = 985 ; free virtual = 9588
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a50ticsg325-1L
Top: misp_cpu_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:54 ; elapsed = 00:04:36 . Memory (MB): peak = 5833.453 ; gain = 5024.801 ; free physical = 948 ; free virtual = 9543
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'misp_cpu_top' [/home/whz/Projects/arch_lab/cpu/src/cpu_top.v:3]
INFO: [Synth 8-638] synthesizing module 'ideal_instr_mem' [/home/whz/Projects/arch_lab/cpu/src/ideal_instr_mem.v:10]
	Parameter RAM_WIDTH bound to: 32 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/whz/Projects/arch_lab/cpu/src/ideal_instr_mem.v:19]
INFO: [Synth 8-3876] $readmem data file '/home/whz/Projects/arch_lab/testbench4mips/single-cycle/ram.txt' is read successfully [/home/whz/Projects/arch_lab/cpu/src/ideal_instr_mem.v:27]
INFO: [Synth 8-256] done synthesizing module 'ideal_instr_mem' (1#1) [/home/whz/Projects/arch_lab/cpu/src/ideal_instr_mem.v:10]
INFO: [Synth 8-638] synthesizing module 'controller' [/home/whz/Projects/arch_lab/cpu/src/control.v:3]
	Parameter ALU bound to: 6'b000000 
	Parameter BLG bound to: 6'b000001 
	Parameter BEQ bound to: 6'b000100 
	Parameter BNE bound to: 6'b000101 
	Parameter BLE bound to: 6'b000110 
	Parameter BGT bound to: 6'b000111 
	Parameter JMP bound to: 6'b000010 
	Parameter ADDI bound to: 6'b001000 
	Parameter ADDIU bound to: 6'b001001 
	Parameter SLTI bound to: 6'b001010 
	Parameter SLTIU bound to: 6'b001011 
	Parameter ANDI bound to: 6'b001100 
	Parameter ORI bound to: 6'b001101 
	Parameter XORI bound to: 6'b001110 
	Parameter LUI bound to: 6'b001111 
	Parameter CLZ bound to: 6'b011100 
	Parameter SE bound to: 6'b011111 
	Parameter FUNC_ADD bound to: 6'b100000 
	Parameter FUNC_ADDU bound to: 6'b100001 
	Parameter FUNC_SUB bound to: 6'b100010 
	Parameter FUNC_SUBU bound to: 6'b100011 
	Parameter FUNC_AND bound to: 6'b100100 
	Parameter FUNC_OR bound to: 6'b100101 
	Parameter FUNC_XOR bound to: 6'b100110 
	Parameter FUNC_NOR bound to: 6'b100111 
	Parameter FUNC_SLT bound to: 6'b101010 
	Parameter FUNC_SLTU bound to: 6'b101011 
	Parameter FUNC_TLT bound to: 6'b110010 
	Parameter FUNC_TLTU bound to: 6'b110011 
	Parameter FUNC_CLZ bound to: 6'b100000 
	Parameter FUNC_CLO bound to: 6'b100001 
	Parameter FUNC_SEB bound to: 6'b100000 
	Parameter FUNC_SEH bound to: 6'b100000 
	Parameter FUNC_SLL bound to: 6'b000000 
	Parameter FUNC_SLLV bound to: 6'b000100 
	Parameter FUNC_SRA bound to: 6'b000011 
	Parameter FUNC_SRAV bound to: 6'b000111 
	Parameter FUNC_SRL bound to: 6'b000010 
	Parameter FUNC_SRLV bound to: 6'b000110 
	Parameter FUNC_ROTR bound to: 6'b000010 
	Parameter FUNC_ROTRV bound to: 6'b000110 
INFO: [Synth 8-226] default block is never used [/home/whz/Projects/arch_lab/cpu/src/control.v:193]
INFO: [Synth 8-256] done synthesizing module 'controller' (2#1) [/home/whz/Projects/arch_lab/cpu/src/control.v:3]
INFO: [Synth 8-638] synthesizing module 'register_mips32' [/home/whz/Projects/arch_lab/regfile/mips_32x32/src/register_mips32.v:4]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register_mips32' (3#1) [/home/whz/Projects/arch_lab/regfile/mips_32x32/src/register_mips32.v:4]
INFO: [Synth 8-638] synthesizing module 'mips32_alu' [/home/whz/Projects/arch_lab/alu/mips_alu/src/mips32_alu.v:3]
	Parameter DATAWIDTH bound to: 32 - type: integer 
	Parameter SEB bound to: 0 - type: integer 
	Parameter SEH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mips32_adder' [/home/whz/Projects/arch_lab/alu/mips_alu/src/mips32_adder.v:3]
	Parameter DATAWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mips32_adder' (4#1) [/home/whz/Projects/arch_lab/alu/mips_alu/src/mips32_adder.v:3]
INFO: [Synth 8-638] synthesizing module 'clz' [/home/whz/Projects/arch_lab/alu/mips_alu/src/clz.v:3]
	Parameter DATAWIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clz' (5#1) [/home/whz/Projects/arch_lab/alu/mips_alu/src/clz.v:3]
INFO: [Synth 8-638] synthesizing module 'mips32_alu_ctrl' [/home/whz/Projects/arch_lab/alu/mips_alu/src/misp32_alu_ctrl.v:3]
INFO: [Synth 8-256] done synthesizing module 'mips32_alu_ctrl' (6#1) [/home/whz/Projects/arch_lab/alu/mips_alu/src/misp32_alu_ctrl.v:3]
INFO: [Synth 8-256] done synthesizing module 'mips32_alu' (7#1) [/home/whz/Projects/arch_lab/alu/mips_alu/src/mips32_alu.v:3]
INFO: [Synth 8-638] synthesizing module 'mips32_shift' [/home/whz/Projects/arch_lab/shifter/src/mips_shift_32/mips32_shift.v:3]
INFO: [Synth 8-638] synthesizing module 'mips32_shift_mux' [/home/whz/Projects/arch_lab/shifter/src/mips_shift_32/mips32_shift_mux.v:7]
	Parameter DATAWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mips32_shift_mux' (8#1) [/home/whz/Projects/arch_lab/shifter/src/mips_shift_32/mips32_shift_mux.v:7]
INFO: [Synth 8-256] done synthesizing module 'mips32_shift' (9#1) [/home/whz/Projects/arch_lab/shifter/src/mips_shift_32/mips32_shift.v:3]
INFO: [Synth 8-226] default block is never used [/home/whz/Projects/arch_lab/cpu/src/cpu_top.v:164]
WARNING: [Synth 8-3848] Net see_mem in module/entity misp_cpu_top does not have driver. [/home/whz/Projects/arch_lab/cpu/src/cpu_top.v:7]
INFO: [Synth 8-256] done synthesizing module 'misp_cpu_top' (10#1) [/home/whz/Projects/arch_lab/cpu/src/cpu_top.v:3]
WARNING: [Synth 8-3331] design misp_cpu_top has unconnected port see_mem[31]
WARNING: [Synth 8-3331] design misp_cpu_top has unconnected port see_mem[30]
WARNING: [Synth 8-3331] design misp_cpu_top has unconnected port see_mem[29]
WARNING: [Synth 8-3331] design misp_cpu_top has unconnected port see_mem[28]
WARNING: [Synth 8-3331] design misp_cpu_top has unconnected port see_mem[27]
WARNING: [Synth 8-3331] design misp_cpu_top has unconnected port see_mem[26]
WARNING: [Synth 8-3331] design misp_cpu_top has unconnected port see_mem[25]
WARNING: [Synth 8-3331] design misp_cpu_top has unconnected port see_mem[24]
WARNING: [Synth 8-3331] design misp_cpu_top has unconnected port see_mem[23]
WARNING: [Synth 8-3331] design misp_cpu_top has unconnected port see_mem[22]
WARNING: [Synth 8-3331] design misp_cpu_top has unconnected port see_mem[21]
WARNING: [Synth 8-3331] design misp_cpu_top has unconnected port see_mem[20]
WARNING: [Synth 8-3331] design misp_cpu_top has unconnected port see_mem[19]
WARNING: [Synth 8-3331] design misp_cpu_top has unconnected port see_mem[18]
WARNING: [Synth 8-3331] design misp_cpu_top has unconnected port see_mem[17]
WARNING: [Synth 8-3331] design misp_cpu_top has unconnected port see_mem[16]
WARNING: [Synth 8-3331] design misp_cpu_top has unconnected port see_mem[15]
WARNING: [Synth 8-3331] design misp_cpu_top has unconnected port see_mem[14]
WARNING: [Synth 8-3331] design misp_cpu_top has unconnected port see_mem[13]
WARNING: [Synth 8-3331] design misp_cpu_top has unconnected port see_mem[12]
WARNING: [Synth 8-3331] design misp_cpu_top has unconnected port see_mem[11]
WARNING: [Synth 8-3331] design misp_cpu_top has unconnected port see_mem[10]
WARNING: [Synth 8-3331] design misp_cpu_top has unconnected port see_mem[9]
WARNING: [Synth 8-3331] design misp_cpu_top has unconnected port see_mem[8]
WARNING: [Synth 8-3331] design misp_cpu_top has unconnected port see_mem[7]
WARNING: [Synth 8-3331] design misp_cpu_top has unconnected port see_mem[6]
WARNING: [Synth 8-3331] design misp_cpu_top has unconnected port see_mem[5]
WARNING: [Synth 8-3331] design misp_cpu_top has unconnected port see_mem[4]
WARNING: [Synth 8-3331] design misp_cpu_top has unconnected port see_mem[3]
WARNING: [Synth 8-3331] design misp_cpu_top has unconnected port see_mem[2]
WARNING: [Synth 8-3331] design misp_cpu_top has unconnected port see_mem[1]
WARNING: [Synth 8-3331] design misp_cpu_top has unconnected port see_mem[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:55 ; elapsed = 00:04:37 . Memory (MB): peak = 5862.707 ; gain = 5054.055 ; free physical = 917 ; free virtual = 9514
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:55 ; elapsed = 00:04:37 . Memory (MB): peak = 5862.707 ; gain = 5054.055 ; free physical = 917 ; free virtual = 9514
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a50ticsg325-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-141] Inserted 128 OBUFs to IO ports without IO buffers.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:02:16 ; elapsed = 00:04:49 . Memory (MB): peak = 6189.930 ; gain = 5381.277 ; free physical = 600 ; free virtual = 9242
28 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 6189.930 ; gain = 356.477 ; free physical = 600 ; free virtual = 9242
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 6201.008 ; gain = 0.000 ; free physical = 552 ; free virtual = 9215
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/whz/Projects/arch_lab/Project/single_cycle_misp32/single_cycle_misp32.sim/sim_1/behav'
xvlog -m64 --relax -prj mips_cpu_sim_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/whz/Projects/arch_lab/alu/mips_alu/src/misp32_alu_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips32_alu_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/whz/Projects/arch_lab/shifter/src/mips_shift_32/mips32_shift_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips32_shift_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/whz/Projects/arch_lab/alu/mips_alu/src/mips32_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips32_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/whz/Projects/arch_lab/alu/mips_alu/src/clz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/whz/Projects/arch_lab/cpu/src/ideal_instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ideal_instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/whz/Projects/arch_lab/regfile/mips_32x32/src/register_mips32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_mips32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/whz/Projects/arch_lab/shifter/src/mips_shift_32/mips32_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips32_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/whz/Projects/arch_lab/alu/mips_alu/src/mips32_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips32_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/whz/Projects/arch_lab/cpu/src/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/whz/Projects/arch_lab/cpu/src/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module misp_cpu_top
WARNING: [VRFC 10-756] identifier IR is used before its declaration [/home/whz/Projects/arch_lab/cpu/src/cpu_top.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/whz/Projects/arch_lab/cpu/sim/misp_cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/whz/Projects/arch_lab/Project/single_cycle_misp32/single_cycle_misp32.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/whz/Projects/arch_lab/Project/single_cycle_misp32/single_cycle_misp32.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto e1d241c91f2c435e89797e43c6c4dad4 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_cpu_sim_behav xil_defaultlib.mips_cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ideal_instr_mem
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.register_mips32
Compiling module xil_defaultlib.mips32_adder
Compiling module xil_defaultlib.clz_default
Compiling module xil_defaultlib.mips32_alu_ctrl
Compiling module xil_defaultlib.mips32_alu_default
Compiling module xil_defaultlib.mips32_shift_mux
Compiling module xil_defaultlib.mips32_shift_default
Compiling module xil_defaultlib.misp_cpu_top
Compiling module xil_defaultlib.mips_cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_cpu_sim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/whz/Projects/arch_lab/Project/single_cycle_misp32/single_cycle_misp32.sim/sim_1/behav/xsim.dir/mips_cpu_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/whz/Projects/arch_lab/Project/single_cycle_misp32/single_cycle_misp32.sim/sim_1/behav/xsim.dir/mips_cpu_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Oct 25 20:26:05 2015. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 25 20:26:05 2015...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/whz/Projects/arch_lab/Project/single_cycle_misp32/single_cycle_misp32.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_cpu_sim_behav -key {Behavioral:sim_1:Functional:mips_cpu_sim} -tclbatch {mips_cpu_sim.tcl} -view {/home/whz/Projects/arch_lab/Project/single_cycle_misp32/mips_cpu_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config /home/whz/Projects/arch_lab/Project/single_cycle_misp32/mips_cpu_sim_behav.wcfg
source mips_cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
init mem?
ERROR: Out of bounds address specified in datafile. Read terminated.
pc xxxxxxxx, ir xxxxxxxx
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
pc 00000000, ir 37ff0001
pc 00000004, ir 1000fffe
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 6201.008 ; gain = 0.000 ; free physical = 542 ; free virtual = 9212
