vendor_name = ModelSim
source_file = 1, C:/Users/tiago/DiscoD/UA/LSD/WSpace/NAND2/AND2Gate.vhd
source_file = 1, C:/Users/tiago/DiscoD/UA/LSD/WSpace/NAND2/NOTGate.vhd
source_file = 1, C:/Users/tiago/DiscoD/UA/LSD/WSpace/NAND2/NAND2Gate.vhd
source_file = 1, c:/users/tiago/discod/intel/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/users/tiago/discod/intel/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/users/tiago/discod/intel/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/users/tiago/discod/intel/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/tiago/DiscoD/UA/LSD/WSpace/NAND2/db/NANDDemo.cbx.xml
design_name = NAND2Gate
instance = comp, \out0~output\, out0~output, NAND2Gate, 1
instance = comp, \in0~input\, in0~input, NAND2Gate, 1
instance = comp, \in1~input\, in1~input, NAND2Gate, 1
instance = comp, \and_gate|out0\, and_gate|out0, NAND2Gate, 1
