<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2025.06.03.12:19:52"
 outputDirectory="C:/Users/Kirill/Documents/picorv_c10gx/ip/myRAM/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone 10 GX"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10CX220YF780E5G"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="5"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_BOARD"
     type="String"
     defaultValue="default"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="data" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="data" direction="input" role="datain" width="32" />
  </interface>
  <interface name="q" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="q" direction="output" role="dataout" width="32" />
  </interface>
  <interface name="address" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="address" direction="input" role="address" width="9" />
  </interface>
  <interface name="wren" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="wren" direction="input" role="wren" width="1" />
  </interface>
  <interface name="clock" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clock" direction="input" role="clk" width="1" />
  </interface>
  <interface name="byteena" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="byteena" direction="input" role="byte_enable" width="4" />
  </interface>
 </perimeter>
 <entity kind="myRAM" version="1.0" name="myRAM">
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLOCK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="10CX220YF780E5G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 GX" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="5" />
  <generatedFiles>
   <file
       path="C:\Users\Kirill\Documents\picorv_c10gx\ip\myRAM\synth\myRAM.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Users\Kirill\Documents\picorv_c10gx\ip\myRAM\synth\myRAM.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/Users/Kirill/Documents/picorv_c10gx/ip/myRAM.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_pro/24.3/ip/altera/megafunctions/ram_1port/ram_1_port_hw.tcl" />
   <file
       path="C:/intelfpga_pro/24.3/ip/altera/sld/jtag/intel_mce/intel_mce_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="myRAM">"Generating: myRAM"</message>
   <message level="Info" culprit="myRAM">"Generating: myRAM_ram_1port_2011_phioydi"</message>
   <message level="Info" culprit="intel_mce_inst">"Generating: intel_mce_inst"</message>
   <message level="Info" culprit="myRAM">"Generating: myRAM_ram_1port_intel_mce_2011_i6ey5bq"</message>
   <message level="Info" culprit="myRAM">"Generating: sld_mod_ram_rom_top"</message>
  </messages>
 </entity>
 <entity kind="ram_1port" version="20.1.1" name="myRAM_ram_1port_2011_phioydi">
  <parameter name="GUI_CLOCK_ENABLE_INPUT_A" value="false" />
  <parameter name="GUI_AclrData" value="false" />
  <parameter name="GUI_NUMWORDS_A" value="512" />
  <parameter name="DEVICE_FAMILY" value="Cyclone 10 GX" />
  <parameter name="GUI_RAM_BLOCK_TYPE" value="Auto" />
  <parameter name="GUI_SingleClock" value="0" />
  <parameter name="GUI_AclrAddr" value="false" />
  <parameter name="GUI_INIT_FILE_LAYOUT" value="PORT_A" />
  <parameter name="GUI_IMPLEMENT_IN_LES" value="0" />
  <parameter name="GUI_X_MASK" value="true" />
  <parameter name="GUI_MAXIMUM_DEPTH" value="0" />
  <parameter name="GUI_RegOutput" value="false" />
  <parameter name="GUI_READ_DURING_WRITE_MODE_PORT_A" value="1" />
  <parameter name="GUI_CLOCK_ENABLE_OUTPUT_A" value="false" />
  <parameter name="GUI_BYTE_SIZE" value="8" />
  <parameter name="GUI_RESOURCE_USAGE" value="1 M20K" />
  <parameter name="GUI_rden" value="false" />
  <parameter name="GUI_JTAG_ID" value="RAM1" />
  <parameter name="GUI_WIDTH_A" value="32" />
  <parameter name="GUI_RegData" value="true" />
  <parameter name="GUI_FORCE_TO_ZERO" value="false" />
  <parameter name="GUI_PR" value="false" />
  <parameter name="GUI_MIFfilename" value="" />
  <parameter name="GUI_OPTIMIZATION_OPTION" value="0" />
  <parameter name="GUI_Clken" value="false" />
  <parameter name="GUI_AclrByte" value="false" />
  <parameter name="GUI_RegAddr" value="true" />
  <parameter name="GUI_JTAG_ENABLED" value="true" />
  <parameter name="GUI_INIT_TO_SIM_X" value="false" />
  <parameter name="GUI_BYTE_WIDTH" value="4" />
  <parameter name="GUI_WRCONTROL_ACLR_A" value="false" />
  <parameter name="GUI_AclrOutput" value="false" />
  <parameter name="GUI_WIDTHAD_A" value="9" />
  <parameter name="GUI_ADDRESSSTALL_A" value="false" />
  <parameter name="GUI_FILE_REFERENCE" value="0" />
  <parameter name="GUI_BYTE_ENABLE" value="true" />
  <parameter name="GUI_TBENCH" value="false" />
  <parameter name="GUI_SclrOutput" value="false" />
  <parameter name="GUI_MODULE_NAME" value="altera_syncram" />
  <parameter name="GUI_BlankMemory" value="0" />
  <generatedFiles>
   <file
       path="C:\Users\Kirill\Documents\picorv_c10gx\ip\myRAM\ram_1port_2011\synth\myRAM_ram_1port_2011_phioydi.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Users\Kirill\Documents\picorv_c10gx\ip\myRAM\ram_1port_2011\synth\myRAM_ram_1port_2011_phioydi.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/24.3/ip/altera/megafunctions/ram_1port/ram_1_port_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_pro/24.3/ip/altera/sld/jtag/intel_mce/intel_mce_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="myRAM" as="ram_1port_0" />
  <messages>
   <message level="Info" culprit="myRAM">"Generating: myRAM_ram_1port_2011_phioydi"</message>
   <message level="Info" culprit="intel_mce_inst">"Generating: intel_mce_inst"</message>
   <message level="Info" culprit="myRAM">"Generating: myRAM_ram_1port_intel_mce_2011_i6ey5bq"</message>
   <message level="Info" culprit="myRAM">"Generating: sld_mod_ram_rom_top"</message>
  </messages>
 </entity>
 <entity
   kind="ram_1port_intel_mce"
   version="20.1.1"
   name="myRAM_ram_1port_intel_mce_2011_i6ey5bq">
  <parameter name="IS_DATA_IN_RAM" value="1" />
  <parameter name="NUMWORDS" value="512" />
  <parameter name="IS_READABLE" value="1" />
  <parameter name="FIFO_SIZE" value="16" />
  <parameter name="SLD_NODE_INFO" value="270036480" />
  <parameter name="QUEUE_SIZE_WIDTH" value="5" />
  <parameter name="FIFO_SIZE_WIDTH" value="4" />
  <parameter name="BYTE_ENABLE_WIDTH" value="4" />
  <parameter name="NODE_NAME" value="RAM1" />
  <parameter name="BACKPRESSURE_ENABLED" value="0" />
  <parameter name="WIDTH_WORD" value="32" />
  <parameter name="NODE_NAME_DEC" value="1380011313" />
  <parameter name="LATENCY" value="1" />
  <parameter name="WIDTHAD" value="9" />
  <parameter name="SHIFT_COUNT_BITS" value="5" />
  <parameter name="FIFO_SIZE_DELAY" value="5" />
  <generatedFiles>
   <file
       path="C:\Users\Kirill\Documents\picorv_c10gx\ip\myRAM\ram_1port_2011\synth\myRAM_ram_1port_intel_mce_2011_i6ey5bq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Users\Kirill\Documents\picorv_c10gx\ip\myRAM\ram_1port_2011\synth\myRAM_ram_1port_intel_mce_2011_i6ey5bq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="C:/intelfpga_pro/24.3/ip/altera/sld/jtag/intel_mce/intel_mce_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="myRAM_ram_1port_2011_phioydi" as="intel_mce_inst" />
  <messages>
   <message level="Info" culprit="myRAM">"Generating: myRAM_ram_1port_intel_mce_2011_i6ey5bq"</message>
   <message level="Info" culprit="myRAM">"Generating: sld_mod_ram_rom_top"</message>
  </messages>
 </entity>
 <entity kind="intel_mce" version="1.0.1" name="sld_mod_ram_rom_top">
  <parameter name="IS_DATA_IN_RAM" value="1" />
  <parameter name="NUMWORDS" value="512" />
  <parameter name="IS_READABLE" value="1" />
  <parameter name="FIFO_SIZE" value="16" />
  <parameter name="SLD_NODE_INFO" value="270036480" />
  <parameter name="QUEUE_SIZE_WIDTH" value="5" />
  <parameter name="FIFO_SIZE_WIDTH" value="4" />
  <parameter name="BYTE_ENABLE_WIDTH" value="4" />
  <parameter name="NODE_NAME" value="RAM1" />
  <parameter name="BACKPRESSURE_ENABLED" value="0" />
  <parameter name="WIDTH_WORD" value="32" />
  <parameter name="NODE_NAME_DEC" value="1380011313" />
  <parameter name="LATENCY" value="1" />
  <parameter name="WIDTHAD" value="9" />
  <parameter name="SHIFT_COUNT_BITS" value="5" />
  <parameter name="FIFO_SIZE_DELAY" value="5" />
  <generatedFiles>
   <file
       path="C:\Users\Kirill\Documents\picorv_c10gx\ip\myRAM\intel_mce_101\synth\sld_mod_ram_rom_top.vhd"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Users\Kirill\Documents\picorv_c10gx\ip\myRAM\intel_mce_101\synth\sld_mod_ram_rom_top.vhd"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/24.3/ip/altera/sld/jtag/intel_mce/intel_mce_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="myRAM_ram_1port_intel_mce_2011_i6ey5bq"
     as="intel_mce_inst" />
  <messages>
   <message level="Info" culprit="myRAM">"Generating: sld_mod_ram_rom_top"</message>
  </messages>
 </entity>
</deploy>
