// Seed: 2195205372
module module_0 (
    input tri id_0,
    input wand id_1,
    output supply0 id_2,
    input supply1 module_0,
    input tri1 id_4,
    input wire id_5,
    output wire id_6,
    input supply1 id_7,
    input tri1 id_8,
    input wand id_9,
    input wor id_10,
    input wire id_11,
    input wire id_12,
    output tri0 id_13,
    input supply1 id_14,
    output supply0 id_15,
    input supply1 id_16,
    output tri0 id_17,
    input tri id_18,
    output tri id_19,
    input supply0 id_20,
    input uwire id_21,
    input uwire id_22,
    output uwire id_23
);
  assign module_1.id_0 = 0;
  logic id_25 = id_14;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    output logic id_2,
    input wand id_3,
    output supply1 id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_4,
      id_1,
      id_0,
      id_3,
      id_4,
      id_3,
      id_3,
      id_1,
      id_3,
      id_1,
      id_1,
      id_4,
      id_3,
      id_4,
      id_0,
      id_4,
      id_1,
      id_4,
      id_3,
      id_3,
      id_0,
      id_4
  );
  always @(posedge 1 or negedge id_0) id_2 = -1;
endmodule
