[Sim]
sim_mode = 2 
interval_s = 3600
scrub_s = 0
max_s = 220752000
n_sims = 1000000
continue_running = 1
verbose = 0
debug = 0
output_bucket_s = 7257600

[Org]
organization = 1
chips_per_rank = 16
chip_bus_bits = 256
ranks = 1
banks = 8
rows = 16384
cols = 2048
cube_model = 1
cube_addr_dec_depth = 0
cube_ecc_tsv = 0
cube_redun_tsv = 0
data_block_bits = 512
word_size = ??

[Fault]
faultmode = 1
enable_permanent = 1
enable_transient = 1
enable_tsv = 0
fit_factor = 1.000000
tsv_fit = 0.000000

[ECC]
repairmode = ??
symbol_size_bits = 8
codeword_width = ?? 

[FIT]
trans_1bit = 14.200000
trans_1word = 1.400000
trans_1col = 1.400000
trans_1row = 0
trans_1bank = 0
trans_nbank = 0
trans_nrank = 0
perm_1bit = 18.600000
perm_1word = 0.300000
perm_1col = 5.600000
perm_1row = 0
perm_1bank = 0
perm_nbank = 0
perm_nrank = 0