#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Fri Jun 23 14:15:36 2017
# Process ID: 16332
# Current directory: /home/wesleyguo/demo_2016.4_wesleyguo/zynq_iic_nandy
# Command line: vivado zynq_iic.xpr
# Log file: /home/wesleyguo/demo_2016.4_wesleyguo/zynq_iic_nandy/vivado.log
# Journal file: /home/wesleyguo/demo_2016.4_wesleyguo/zynq_iic_nandy/vivado.jou
#-----------------------------------------------------------
start_gui
open_project zynq_iic.xpr
INFO: [Project 1-313] Project file moved from '/home/nandykong/zynq_iic' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/vivado/vivado201604/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 6098.867 ; gain = 123.383 ; free physical = 85132 ; free virtual = 192929
open_bd_design {/home/wesleyguo/demo_2016.4_wesleyguo/zynq_iic_nandy/zynq_iic.srcs/sources_1/bd/zynq_iic/zynq_iic.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <zynq_iic> from BD file </home/wesleyguo/demo_2016.4_wesleyguo/zynq_iic_nandy/zynq_iic.srcs/sources_1/bd/zynq_iic/zynq_iic.bd>
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SS1_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 23 14:26:47 2017...
