// Seed: 3405155310
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  assign module_1.id_8 = 0;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_3;
  logic id_4;
endmodule
module module_1 #(
    parameter id_0 = 32'd11,
    parameter id_2 = 32'd68,
    parameter id_4 = 32'd67
) (
    input uwire _id_0,
    output uwire id_1,
    output supply0 _id_2,
    input uwire id_3,
    input wor _id_4
);
  logic [id_4 : 1] id_6;
  ;
  logic [1 : ""] id_7;
  ;
  assign id_6[id_0] = id_0;
  logic [(  id_4  ) : id_2] id_8;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_8
  );
  assign id_7 = 1'b0;
  assign id_8 = -1;
  wire id_9;
  assign id_1 = id_7;
endmodule
