TOPLEVEL_LANG ?= verilog

VERILOG_SOURCES += ../../rtl/vga/vga_timing_600p.sv
TOPLEVEL = vga_timing_600p
MODULE = test_vga_timing_600p

include $(shell cocotb-config --makefiles)/Makefile.sim
