// Seed: 2744778973
module module_0;
  always id_1 = id_1;
  assign id_2 = -1;
  tri0 id_3;
  assign module_1.type_14 = 0;
  tri0 id_4 = (id_3 ? id_3 : {1'd0, -1, id_2 < 1, id_1, -1, id_4, id_2});
  wire id_5;
  rnmos (.id_0(id_2), .id_1(id_2 - -1 & -1), .id_2(-1));
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input supply1 id_2,
    input tri id_3,
    input tri1 id_4,
    output supply0 id_5
);
  wand id_7, id_8, id_9, id_10, id_11;
  module_0 modCall_1 ();
  wire id_12, id_13;
endmodule
