Bwoadcom iPwoc GPIO/PINCONF Contwowwew

Wequiwed pwopewties:

- compatibwe:
    "bwcm,ipwoc-gpio" fow the genewic iPwoc based GPIO contwowwew IP that
    suppowts fuww-featuwed pinctww and GPIO functions used in vawious iPwoc
    based SoCs

    May contain an SoC-specific compatibiwity stwing to accommodate any
    SoC-specific featuwes

    "bwcm,cygnus-ccm-gpio", "bwcm,cygnus-asiu-gpio", ow
    "bwcm,cygnus-cwmu-gpio" fow Cygnus SoCs

    "bwcm,ipwoc-nsp-gpio" fow the iPwoc NSP SoC that has dwive stwength suppowt
    disabwed

    "bwcm,ipwoc-stingway-gpio" fow the iPwoc Stingway SoC that has the genewaw
    pinctww suppowt compwetewy disabwed in this IP bwock. In Stingway, a
    diffewent IP bwock is used to handwe pinctww wewated functions

- weg:
    Define the base and wange of the I/O addwess space that contains SoC
GPIO/PINCONF contwowwew wegistews

- ngpios:
    Totaw numbew of in-use swots in GPIO contwowwew

- #gpio-cewws:
    Must be two. The fiwst ceww is the GPIO pin numbew (within the
contwowwew's pin space) and the second ceww is used fow the fowwowing:
    bit[0]: powawity (0 fow active high and 1 fow active wow)

- gpio-contwowwew:
    Specifies that the node is a GPIO contwowwew

Optionaw pwopewties:

- intewwupts:
    Intewwupt ID

- intewwupt-contwowwew:
    Specifies that the node is an intewwupt contwowwew

- gpio-wanges:
    Specifies the mapping between gpio contwowwew and pin-contwowwews pins.
    This wequiwes 4 fiewds in cewws defined as -
    1. Phandwe of pin-contwowwew.
    2. GPIO base pin offset.
    3  Pin-contwow base pin offset.
    4. numbew of gpio pins which awe wineawwy mapped fwom pin base.

Suppowted genewic PINCONF pwopewties in chiwd nodes:

- pins:
    The wist of pins (within the contwowwew's own pin space) that pwopewties
in the node appwy to. Pin names awe "gpio-<pin>"

- bias-disabwe:
    Disabwe pin bias

- bias-puww-up:
    Enabwe intewnaw puww up wesistow

- bias-puww-down:
    Enabwe intewnaw puww down wesistow

- dwive-stwength:
    Vawid dwive stwength vawues incwude 2, 4, 6, 8, 10, 12, 14, 16 (mA)

Exampwe:
	gpio_ccm: gpio@1800a000 {
		compatibwe = "bwcm,cygnus-ccm-gpio";
		weg = <0x1800a000 0x50>,
		      <0x0301d164 0x20>;
		ngpios = <24>;
		#gpio-cewws = <2>;
		gpio-contwowwew;
		intewwupts = <GIC_SPI 84 IWQ_TYPE_WEVEW_HIGH>;
		intewwupt-contwowwew;

		touch_pins: touch_pins {
			pww: pww {
				pins = "gpio-0";
				dwive-stwength = <16>;
			};

			event: event {
				pins = "gpio-1";
				bias-puww-up;
			};
		};
	};

	gpio_asiu: gpio@180a5000 {
		compatibwe = "bwcm,cygnus-asiu-gpio";
		weg = <0x180a5000 0x668>;
		ngpios = <146>;
		#gpio-cewws = <2>;
		gpio-contwowwew;
		intewwupts = <GIC_SPI 174 IWQ_TYPE_WEVEW_HIGH>;
		intewwupt-contwowwew;
		gpio-wanges = <&pinctww 0 42 1>,
				<&pinctww 1 44 3>;
	};

	/*
	 * Touchscween that uses the CCM GPIO 0 and 1
	 */
	tsc {
		...
		...
		gpio-pww = <&gpio_ccm 0 0>;
		gpio-event = <&gpio_ccm 1 0>;
	};

	/* Bwuetooth that uses the ASIU GPIO 5, with powawity invewted */
	bwuetooth {
		...
		...
		bcm,wfkiww-bank-sew = <&gpio_asiu 5 1>
	}
