// Seed: 993012071
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign module_1.id_1 = 0;
  wire id_3;
  localparam id_4 = -1'b0;
endmodule
module module_1 #(
    parameter id_12 = 32'd97,
    parameter id_5  = 32'd0
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout logic [7:0] id_13;
  input wire _id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire _id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output uwire id_1;
  wire id_15;
  assign id_13[id_12 : 1] = -1'b0;
  assign id_7 = id_15;
  module_0 modCall_1 (
      id_1,
      id_4
  );
  logic [id_5 : 1] id_16;
  wire id_17;
  assign id_1 = 1'b0;
endmodule
