

================================================================
== Vivado HLS Report for 'sha256_prepare_2'
================================================================
* Date:           Sat Jul 27 14:17:02 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        sha256d
* Solution:       solution1
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.122 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      234|      234| 2.340 us | 2.340 us |  234|  234|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       64|       64|         2|          -|          -|    32|    no    |
        |- Loop 2  |       30|       30|         1|          -|          -|    30|    no    |
        |- Loop 3  |        8|        8|         1|          -|          -|     8|    no    |
        |- Loop 4  |      128|      128|         2|          -|          -|    64|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 4 5 
5 --> 5 6 
6 --> 7 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.79>
ST_1 : Operation 8 [1/1] (0.79ns)   --->   "%data1_V = alloca [64 x i8], align 1" [sha256d/sha256d.cpp:133]   --->   Operation 8 'alloca' 'data1_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_1 : Operation 9 [1/1] (0.75ns)   --->   "br label %.preheader165" [sha256d/sha256d.cpp:134]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 0.88>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ %i_2, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ 0, %.preheader165.preheader ]"   --->   Operation 10 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.87ns)   --->   "%icmp_ln134 = icmp eq i6 %i_0, -32" [sha256d/sha256d.cpp:134]   --->   Operation 11 'icmp' 'icmp_ln134' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.88ns)   --->   "%i_2 = add i6 %i_0, 1" [sha256d/sha256d.cpp:134]   --->   Operation 13 'add' 'i_2' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln134, label %0, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit" [sha256d/sha256d.cpp:134]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln135_1 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %i_0, i32 2, i32 4)" [sha256d/sha256d.cpp:135]   --->   Operation 15 'partselect' 'trunc_ln135_1' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln135_1 = zext i3 %trunc_ln135_1 to i64" [sha256d/sha256d.cpp:135]   --->   Operation 16 'zext' 'zext_ln135_1' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr [8 x i32]* %input_V, i64 0, i64 %zext_ln135_1" [sha256d/sha256d.cpp:135]   --->   Operation 17 'getelementptr' 'input_V_addr' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (0.79ns)   --->   "%input_V_load = load i32* %input_V_addr, align 4" [sha256d/sha256d.cpp:135]   --->   Operation 18 'load' 'input_V_load' <Predicate = (!icmp_ln134)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%data1_V_addr = getelementptr [64 x i8]* %data1_V, i64 0, i64 32" [sha256d/sha256d.cpp:137]   --->   Operation 19 'getelementptr' 'data1_V_addr' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.79ns)   --->   "store i8 -128, i8* %data1_V_addr, align 16" [sha256d/sha256d.cpp:137]   --->   Operation 20 'store' <Predicate = (icmp_ln134)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 21 [1/1] (0.75ns)   --->   "br label %1" [sha256d/sha256d.cpp:140]   --->   Operation 21 'br' <Predicate = (icmp_ln134)> <Delay = 0.75>

State 3 <SV = 2> <Delay = 3.12>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i6 %i_0 to i64" [sha256d/sha256d.cpp:135]   --->   Operation 22 'zext' 'zext_ln135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln135 = trunc i6 %i_0 to i2" [sha256d/sha256d.cpp:135]   --->   Operation 23 'trunc' 'trunc_ln135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln135, i3 0)" [sha256d/sha256d.cpp:135]   --->   Operation 24 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.87ns)   --->   "%sub_ln135 = sub i5 -8, %shl_ln" [sha256d/sha256d.cpp:135]   --->   Operation 25 'sub' 'sub_ln135' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln135_2 = zext i5 %sub_ln135 to i32" [sha256d/sha256d.cpp:135]   --->   Operation 26 'zext' 'zext_ln135_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (0.79ns)   --->   "%input_V_load = load i32* %input_V_addr, align 4" [sha256d/sha256d.cpp:135]   --->   Operation 27 'load' 'input_V_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 28 [1/1] (1.45ns)   --->   "%lshr_ln1503 = lshr i32 %input_V_load, %zext_ln135_2" [sha256d/sha256d.cpp:135]   --->   Operation 28 'lshr' 'lshr_ln1503' <Predicate = true> <Delay = 1.45> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln1503 = trunc i32 %lshr_ln1503 to i8" [sha256d/sha256d.cpp:135]   --->   Operation 29 'trunc' 'trunc_ln1503' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%data1_V_addr_2 = getelementptr [64 x i8]* %data1_V, i64 0, i64 %zext_ln135" [sha256d/sha256d.cpp:135]   --->   Operation 30 'getelementptr' 'data1_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.79ns)   --->   "store i8 %trunc_ln1503, i8* %data1_V_addr_2, align 1" [sha256d/sha256d.cpp:135]   --->   Operation 31 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %.preheader165" [sha256d/sha256d.cpp:134]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.88>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%i1_0 = phi i6 [ -31, %0 ], [ %i, %2 ]"   --->   Operation 33 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.87ns)   --->   "%icmp_ln140 = icmp eq i6 %i1_0, -1" [sha256d/sha256d.cpp:140]   --->   Operation 34 'icmp' 'icmp_ln140' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)"   --->   Operation 35 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln140, label %.preheader164.preheader, label %2" [sha256d/sha256d.cpp:140]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i6 %i1_0 to i64" [sha256d/sha256d.cpp:141]   --->   Operation 37 'zext' 'zext_ln141' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%data1_V_addr_1 = getelementptr [64 x i8]* %data1_V, i64 0, i64 %zext_ln141" [sha256d/sha256d.cpp:141]   --->   Operation 38 'getelementptr' 'data1_V_addr_1' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.79ns)   --->   "store i8 0, i8* %data1_V_addr_1, align 1" [sha256d/sha256d.cpp:141]   --->   Operation 39 'store' <Predicate = (!icmp_ln140)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 40 [1/1] (0.88ns)   --->   "%i = add i6 %i1_0, 1" [sha256d/sha256d.cpp:140]   --->   Operation 40 'add' 'i' <Predicate = (!icmp_ln140)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br label %1" [sha256d/sha256d.cpp:140]   --->   Operation 41 'br' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.75ns)   --->   "br label %.preheader164" [sha256d/sha256d.cpp:146]   --->   Operation 42 'br' <Predicate = (icmp_ln140)> <Delay = 0.75>

State 5 <SV = 3> <Delay = 1.78>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%i2_0 = phi i4 [ %i_3, %_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ 0, %.preheader164.preheader ]"   --->   Operation 43 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.88ns)   --->   "%icmp_ln146 = icmp eq i4 %i2_0, -8" [sha256d/sha256d.cpp:146]   --->   Operation 44 'icmp' 'icmp_ln146' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 45 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.86ns)   --->   "%i_3 = add i4 %i2_0, 1" [sha256d/sha256d.cpp:146]   --->   Operation 46 'add' 'i_3' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln146, label %.preheader.preheader, label %_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit" [sha256d/sha256d.cpp:146]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.40ns)   --->   "%xor_ln147 = xor i4 %i2_0, -1" [sha256d/sha256d.cpp:147]   --->   Operation 48 'xor' 'xor_ln147' <Predicate = (!icmp_ln146)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln147 = sext i4 %xor_ln147 to i6" [sha256d/sha256d.cpp:147]   --->   Operation 49 'sext' 'sext_ln147' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln147 = zext i6 %sext_ln147 to i64" [sha256d/sha256d.cpp:147]   --->   Operation 50 'zext' 'zext_ln147' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln147 = trunc i4 %i2_0 to i3" [sha256d/sha256d.cpp:147]   --->   Operation 51 'trunc' 'trunc_ln147' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%op2_assign_1 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln147, i3 0)" [sha256d/sha256d.cpp:147]   --->   Operation 52 'bitconcatenate' 'op2_assign_1' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1503 = zext i6 %op2_assign_1 to i9" [sha256d/sha256d.cpp:147]   --->   Operation 53 'zext' 'zext_ln1503' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.99ns)   --->   "%lshr_ln1503_1 = lshr i9 -256, %zext_ln1503" [sha256d/sha256d.cpp:147]   --->   Operation 54 'lshr' 'lshr_ln1503_1' <Predicate = (!icmp_ln146)> <Delay = 0.99> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln1503_19 = trunc i9 %lshr_ln1503_1 to i8" [sha256d/sha256d.cpp:147]   --->   Operation 55 'trunc' 'trunc_ln1503_19' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%data1_V_addr_4 = getelementptr [64 x i8]* %data1_V, i64 0, i64 %zext_ln147" [sha256d/sha256d.cpp:147]   --->   Operation 56 'getelementptr' 'data1_V_addr_4' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.79ns)   --->   "store i8 %trunc_ln1503_19, i8* %data1_V_addr_4, align 1" [sha256d/sha256d.cpp:147]   --->   Operation 57 'store' <Predicate = (!icmp_ln146)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "br label %.preheader164" [sha256d/sha256d.cpp:146]   --->   Operation 58 'br' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.75ns)   --->   "br label %.preheader" [sha256d/sha256d.cpp:150]   --->   Operation 59 'br' <Predicate = (icmp_ln146)> <Delay = 0.75>

State 6 <SV = 4> <Delay = 0.89>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%i3_0 = phi i7 [ %i_4, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 60 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.86ns)   --->   "%icmp_ln150 = icmp eq i7 %i3_0, -64" [sha256d/sha256d.cpp:150]   --->   Operation 61 'icmp' 'icmp_ln150' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 62 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.89ns)   --->   "%i_4 = add i7 %i3_0, 1" [sha256d/sha256d.cpp:150]   --->   Operation 63 'add' 'i_4' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %icmp_ln150, label %4, label %3" [sha256d/sha256d.cpp:150]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i7 %i3_0 to i64" [sha256d/sha256d.cpp:151]   --->   Operation 65 'zext' 'zext_ln151' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%data1_V_addr_3 = getelementptr [64 x i8]* %data1_V, i64 0, i64 %zext_ln151" [sha256d/sha256d.cpp:151]   --->   Operation 66 'getelementptr' 'data1_V_addr_3' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_6 : Operation 67 [2/2] (0.79ns)   --->   "%data1_V_load = load i8* %data1_V_addr_3, align 1" [sha256d/sha256d.cpp:151]   --->   Operation 67 'load' 'data1_V_load' <Predicate = (!icmp_ln150)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "ret void" [sha256d/sha256d.cpp:153]   --->   Operation 68 'ret' <Predicate = (icmp_ln150)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 1.58>
ST_7 : Operation 69 [1/2] (0.79ns)   --->   "%data1_V_load = load i8* %data1_V_addr_3, align 1" [sha256d/sha256d.cpp:151]   --->   Operation 69 'load' 'data1_V_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr [64 x i8]* %data_V, i64 0, i64 %zext_ln151" [sha256d/sha256d.cpp:151]   --->   Operation 70 'getelementptr' 'data_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.79ns)   --->   "store i8 %data1_V_load, i8* %data_V_addr, align 1" [sha256d/sha256d.cpp:151]   --->   Operation 71 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "br label %.preheader" [sha256d/sha256d.cpp:150]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data1_V         (alloca           ) [ 00111111]
br_ln134        (br               ) [ 01110000]
i_0             (phi              ) [ 00110000]
icmp_ln134      (icmp             ) [ 00110000]
empty           (speclooptripcount) [ 00000000]
i_2             (add              ) [ 01110000]
br_ln134        (br               ) [ 00000000]
trunc_ln135_1   (partselect       ) [ 00000000]
zext_ln135_1    (zext             ) [ 00000000]
input_V_addr    (getelementptr    ) [ 00010000]
data1_V_addr    (getelementptr    ) [ 00000000]
store_ln137     (store            ) [ 00000000]
br_ln140        (br               ) [ 00111000]
zext_ln135      (zext             ) [ 00000000]
trunc_ln135     (trunc            ) [ 00000000]
shl_ln          (bitconcatenate   ) [ 00000000]
sub_ln135       (sub              ) [ 00000000]
zext_ln135_2    (zext             ) [ 00000000]
input_V_load    (load             ) [ 00000000]
lshr_ln1503     (lshr             ) [ 00000000]
trunc_ln1503    (trunc            ) [ 00000000]
data1_V_addr_2  (getelementptr    ) [ 00000000]
store_ln135     (store            ) [ 00000000]
br_ln134        (br               ) [ 01110000]
i1_0            (phi              ) [ 00001000]
icmp_ln140      (icmp             ) [ 00001000]
empty_12        (speclooptripcount) [ 00000000]
br_ln140        (br               ) [ 00000000]
zext_ln141      (zext             ) [ 00000000]
data1_V_addr_1  (getelementptr    ) [ 00000000]
store_ln141     (store            ) [ 00000000]
i               (add              ) [ 00101000]
br_ln140        (br               ) [ 00101000]
br_ln146        (br               ) [ 00001100]
i2_0            (phi              ) [ 00000100]
icmp_ln146      (icmp             ) [ 00000100]
empty_13        (speclooptripcount) [ 00000000]
i_3             (add              ) [ 00001100]
br_ln146        (br               ) [ 00000000]
xor_ln147       (xor              ) [ 00000000]
sext_ln147      (sext             ) [ 00000000]
zext_ln147      (zext             ) [ 00000000]
trunc_ln147     (trunc            ) [ 00000000]
op2_assign_1    (bitconcatenate   ) [ 00000000]
zext_ln1503     (zext             ) [ 00000000]
lshr_ln1503_1   (lshr             ) [ 00000000]
trunc_ln1503_19 (trunc            ) [ 00000000]
data1_V_addr_4  (getelementptr    ) [ 00000000]
store_ln147     (store            ) [ 00000000]
br_ln146        (br               ) [ 00001100]
br_ln150        (br               ) [ 00000111]
i3_0            (phi              ) [ 00000010]
icmp_ln150      (icmp             ) [ 00000011]
empty_14        (speclooptripcount) [ 00000000]
i_4             (add              ) [ 00000111]
br_ln150        (br               ) [ 00000000]
zext_ln151      (zext             ) [ 00000001]
data1_V_addr_3  (getelementptr    ) [ 00000001]
ret_ln153       (ret              ) [ 00000000]
data1_V_load    (load             ) [ 00000000]
data_V_addr     (getelementptr    ) [ 00000000]
store_ln151     (store            ) [ 00000000]
br_ln150        (br               ) [ 00000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="data1_V_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data1_V/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="input_V_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="3" slack="0"/>
<pin id="70" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_V_addr/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="3" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_V_load/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="data1_V_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="7" slack="0"/>
<pin id="83" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data1_V_addr/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln137/2 store_ln135/3 store_ln141/4 store_ln147/5 data1_V_load/6 "/>
</bind>
</comp>

<comp id="93" class="1004" name="data1_V_addr_2_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="6" slack="0"/>
<pin id="97" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data1_V_addr_2/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="data1_V_addr_1_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="6" slack="0"/>
<pin id="104" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data1_V_addr_1/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="data1_V_addr_4_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="6" slack="0"/>
<pin id="112" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data1_V_addr_4/5 "/>
</bind>
</comp>

<comp id="115" class="1004" name="data1_V_addr_3_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="7" slack="0"/>
<pin id="119" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data1_V_addr_3/6 "/>
</bind>
</comp>

<comp id="122" class="1004" name="data_V_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="7" slack="1"/>
<pin id="126" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr/7 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln151_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="6" slack="0"/>
<pin id="131" dir="0" index="1" bw="8" slack="0"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln151/7 "/>
</bind>
</comp>

<comp id="136" class="1005" name="i_0_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="6" slack="1"/>
<pin id="138" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="i_0_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="6" slack="0"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="1" slack="1"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="148" class="1005" name="i1_0_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="6" slack="1"/>
<pin id="150" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="i1_0_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="6" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="6" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/4 "/>
</bind>
</comp>

<comp id="159" class="1005" name="i2_0_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="1"/>
<pin id="161" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="i2_0_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="4" slack="0"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="1" slack="1"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/5 "/>
</bind>
</comp>

<comp id="170" class="1005" name="i3_0_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="1"/>
<pin id="172" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i3_0 (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="i3_0_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="7" slack="0"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="1" slack="1"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3_0/6 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_ln134_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="6" slack="0"/>
<pin id="183" dir="0" index="1" bw="6" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="i_2_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="trunc_ln135_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="3" slack="0"/>
<pin id="195" dir="0" index="1" bw="6" slack="0"/>
<pin id="196" dir="0" index="2" bw="3" slack="0"/>
<pin id="197" dir="0" index="3" bw="4" slack="0"/>
<pin id="198" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln135_1/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="zext_ln135_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="3" slack="0"/>
<pin id="205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln135_1/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln135_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="1"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln135/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="trunc_ln135_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="1"/>
<pin id="215" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln135/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="shl_ln_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="5" slack="0"/>
<pin id="219" dir="0" index="1" bw="2" slack="0"/>
<pin id="220" dir="0" index="2" bw="1" slack="0"/>
<pin id="221" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="sub_ln135_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="0" index="1" bw="5" slack="0"/>
<pin id="228" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln135/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln135_2_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="0"/>
<pin id="233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln135_2/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="lshr_ln1503_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="5" slack="0"/>
<pin id="238" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1503/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="trunc_ln1503_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1503/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="icmp_ln140_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln140/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln141_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="0"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="i_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="6" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="icmp_ln146_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="0"/>
<pin id="265" dir="0" index="1" bw="4" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln146/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="i_3_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="xor_ln147_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="sext_ln147_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln147/5 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln147_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="0"/>
<pin id="287" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln147/5 "/>
</bind>
</comp>

<comp id="290" class="1004" name="trunc_ln147_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="op2_assign_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="6" slack="0"/>
<pin id="296" dir="0" index="1" bw="3" slack="0"/>
<pin id="297" dir="0" index="2" bw="1" slack="0"/>
<pin id="298" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="op2_assign_1/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln1503_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="6" slack="0"/>
<pin id="304" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1503/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="lshr_ln1503_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="9" slack="0"/>
<pin id="308" dir="0" index="1" bw="6" slack="0"/>
<pin id="309" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1503_1/5 "/>
</bind>
</comp>

<comp id="312" class="1004" name="trunc_ln1503_19_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="9" slack="0"/>
<pin id="314" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1503_19/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="icmp_ln150_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="7" slack="0"/>
<pin id="319" dir="0" index="1" bw="7" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln150/6 "/>
</bind>
</comp>

<comp id="323" class="1004" name="i_4_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="7" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/6 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln151_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="7" slack="0"/>
<pin id="331" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln151/6 "/>
</bind>
</comp>

<comp id="337" class="1005" name="i_2_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="6" slack="0"/>
<pin id="339" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="342" class="1005" name="input_V_addr_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="3" slack="1"/>
<pin id="344" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_V_addr "/>
</bind>
</comp>

<comp id="350" class="1005" name="i_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="6" slack="0"/>
<pin id="352" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="358" class="1005" name="i_3_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="0"/>
<pin id="360" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="366" class="1005" name="i_4_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="7" slack="0"/>
<pin id="368" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="371" class="1005" name="zext_ln151_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="64" slack="1"/>
<pin id="373" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln151 "/>
</bind>
</comp>

<comp id="376" class="1005" name="data1_V_addr_3_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="6" slack="1"/>
<pin id="378" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data1_V_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="22" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="22" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="79" pin=2"/></net>

<net id="91"><net_src comp="24" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="92"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="99"><net_src comp="93" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="106"><net_src comp="38" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="107"><net_src comp="100" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="114"><net_src comp="108" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="120"><net_src comp="22" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="121"><net_src comp="115" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="86" pin="3"/><net_sink comp="129" pin=1"/></net>

<net id="135"><net_src comp="122" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="147"><net_src comp="140" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="151"><net_src comp="32" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="40" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="173"><net_src comp="54" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="185"><net_src comp="140" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="8" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="140" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="14" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="140" pin="4"/><net_sink comp="193" pin=1"/></net>

<net id="201"><net_src comp="18" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="206"><net_src comp="193" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="211"><net_src comp="136" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="216"><net_src comp="136" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="26" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="28" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="229"><net_src comp="30" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="217" pin="3"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="225" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="73" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="231" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="235" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="250"><net_src comp="152" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="34" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="152" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="261"><net_src comp="152" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="14" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="163" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="42" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="163" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="46" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="163" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="48" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="275" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="293"><net_src comp="163" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="50" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="290" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="28" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="305"><net_src comp="294" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="52" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="302" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="321"><net_src comp="174" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="56" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="174" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="60" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="174" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="340"><net_src comp="187" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="345"><net_src comp="66" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="353"><net_src comp="257" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="361"><net_src comp="269" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="369"><net_src comp="323" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="374"><net_src comp="329" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="379"><net_src comp="115" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="86" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_V | {7 }
 - Input state : 
	Port: sha256_prepare_2 : input_V | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln134 : 1
		i_2 : 1
		br_ln134 : 2
		trunc_ln135_1 : 1
		zext_ln135_1 : 2
		input_V_addr : 3
		input_V_load : 4
		store_ln137 : 1
	State 3
		shl_ln : 1
		sub_ln135 : 2
		zext_ln135_2 : 3
		lshr_ln1503 : 4
		trunc_ln1503 : 5
		data1_V_addr_2 : 1
		store_ln135 : 6
	State 4
		icmp_ln140 : 1
		br_ln140 : 2
		zext_ln141 : 1
		data1_V_addr_1 : 2
		store_ln141 : 3
		i : 1
	State 5
		icmp_ln146 : 1
		i_3 : 1
		br_ln146 : 2
		xor_ln147 : 1
		sext_ln147 : 1
		zext_ln147 : 2
		trunc_ln147 : 1
		op2_assign_1 : 2
		zext_ln1503 : 3
		lshr_ln1503_1 : 4
		trunc_ln1503_19 : 5
		data1_V_addr_4 : 3
		store_ln147 : 6
	State 6
		icmp_ln150 : 1
		i_4 : 1
		br_ln150 : 2
		zext_ln151 : 1
		data1_V_addr_3 : 2
		data1_V_load : 3
	State 7
		store_ln151 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|   lshr   |   lshr_ln1503_fu_235   |    0    |   101   |
|          |  lshr_ln1503_1_fu_306  |    0    |    20   |
|----------|------------------------|---------|---------|
|          |       i_2_fu_187       |    0    |    15   |
|    add   |        i_fu_257        |    0    |    15   |
|          |       i_3_fu_269       |    0    |    12   |
|          |       i_4_fu_323       |    0    |    15   |
|----------|------------------------|---------|---------|
|          |    icmp_ln134_fu_181   |    0    |    11   |
|   icmp   |    icmp_ln140_fu_246   |    0    |    11   |
|          |    icmp_ln146_fu_263   |    0    |    9    |
|          |    icmp_ln150_fu_317   |    0    |    11   |
|----------|------------------------|---------|---------|
|    sub   |    sub_ln135_fu_225    |    0    |    15   |
|----------|------------------------|---------|---------|
|    xor   |    xor_ln147_fu_275    |    0    |    4    |
|----------|------------------------|---------|---------|
|partselect|  trunc_ln135_1_fu_193  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   zext_ln135_1_fu_203  |    0    |    0    |
|          |    zext_ln135_fu_208   |    0    |    0    |
|          |   zext_ln135_2_fu_231  |    0    |    0    |
|   zext   |    zext_ln141_fu_252   |    0    |    0    |
|          |    zext_ln147_fu_285   |    0    |    0    |
|          |   zext_ln1503_fu_302   |    0    |    0    |
|          |    zext_ln151_fu_329   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   trunc_ln135_fu_213   |    0    |    0    |
|   trunc  |   trunc_ln1503_fu_241  |    0    |    0    |
|          |   trunc_ln147_fu_290   |    0    |    0    |
|          | trunc_ln1503_19_fu_312 |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|      shl_ln_fu_217     |    0    |    0    |
|          |   op2_assign_1_fu_294  |    0    |    0    |
|----------|------------------------|---------|---------|
|   sext   |    sext_ln147_fu_281   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   239   |
|----------|------------------------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
|data1_V|    0   |   16   |    8   |    0   |
+-------+--------+--------+--------+--------+
| Total |    0   |   16   |    8   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|data1_V_addr_3_reg_376|    6   |
|     i1_0_reg_148     |    6   |
|     i2_0_reg_159     |    4   |
|     i3_0_reg_170     |    7   |
|      i_0_reg_136     |    6   |
|      i_2_reg_337     |    6   |
|      i_3_reg_358     |    4   |
|      i_4_reg_366     |    7   |
|       i_reg_350      |    6   |
| input_V_addr_reg_342 |    3   |
|  zext_ln151_reg_371  |   64   |
+----------------------+--------+
|         Total        |   119  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_73 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_86 |  p0  |   6  |   6  |   36   ||    33   |
| grp_access_fu_86 |  p1  |   4  |   8  |   32   ||    15   |
|    i_0_reg_136   |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   86   ||  5.5985 ||    66   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   239  |    -   |
|   Memory  |    0   |    -   |   16   |    8   |    0   |
|Multiplexer|    -   |    5   |    -   |   66   |    -   |
|  Register |    -   |    -   |   119  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   135  |   313  |    0   |
+-----------+--------+--------+--------+--------+--------+
