Time resolution is 1 ps
000 | 1 pass
100 | 0 pass
$finish called at time : 12 ns : File "C:/Users/Mustafa/Desktop/Verilog/Monitor_Display1_3/Monitor_Display1_3.srcs/sim_1/new/test.v" Line 38
