# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../Kuuga.srcs/sources_1/bd/axi_verifier/ipshared/96c1/include" --include "../../../../Kuuga.srcs/sources_1/bd/axi_verifier/ipshared/ec67/hdl" --include "../../../../Kuuga.srcs/sources_1/bd/axi_verifier/ipshared/5bb9/hdl/verilog" --include "/opt/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../Kuuga.ip_user_files/bd/axi_verifier/ipshared/511c/rtl/core2axi.sv" \

verilog xil_defaultlib  --include "../../../../Kuuga.srcs/sources_1/bd/axi_verifier/ipshared/96c1/include" --include "../../../../Kuuga.srcs/sources_1/bd/axi_verifier/ipshared/ec67/hdl" --include "../../../../Kuuga.srcs/sources_1/bd/axi_verifier/ipshared/5bb9/hdl/verilog" --include "/opt/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../Kuuga.ip_user_files/bd/axi_verifier/ipshared/511c/rtl/core2axi_wrapper.v" \
"../../../../Kuuga.ip_user_files/bd/axi_verifier/ip/axi_verifier_Core2AXI_0_0/sim/axi_verifier_Core2AXI_0_0.v" \
"../../../../Kuuga.ip_user_files/bd/axi_verifier/ip/axi_verifier_Core2AXI_1_0/sim/axi_verifier_Core2AXI_1_0.v" \

sv xil_defaultlib  --include "../../../../Kuuga.srcs/sources_1/bd/axi_verifier/ipshared/96c1/include" --include "../../../../Kuuga.srcs/sources_1/bd/axi_verifier/ipshared/ec67/hdl" --include "../../../../Kuuga.srcs/sources_1/bd/axi_verifier/ipshared/5bb9/hdl/verilog" --include "/opt/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/include/riscv_defines.sv" \
"../../../../Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/alu.sv" \
"../../../../Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/alu_div.sv" \
"../../../../Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/cluster_clock_gating.sv" \
"../../../../Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/compressed_decoder.sv" \
"../../../../Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/controller.sv" \
"../../../../Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/cs_registers.sv" \
"../../../../Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/debug_unit.sv" \
"../../../../Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/decoder.sv" \
"../../../../Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/ex_stage.sv" \
"../../../../Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/exc_controller.sv" \
"../../../../Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/hwloop_controller.sv" \
"../../../../Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/hwloop_regs.sv" \
"../../../../Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/id_stage.sv" \
"../../../../Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/if_stage.sv" \
"../../../../Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/load_store_unit.sv" \
"../../../../Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/mult.sv" \
"../../../../Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/prefetch_buffer.sv" \
"../../../../Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/register_file_ff.sv" \
"../../../../Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/include/riscv_config.sv" \
"../../../../Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/riscv_core.sv" \

verilog xil_defaultlib  --include "../../../../Kuuga.srcs/sources_1/bd/axi_verifier/ipshared/96c1/include" --include "../../../../Kuuga.srcs/sources_1/bd/axi_verifier/ipshared/ec67/hdl" --include "../../../../Kuuga.srcs/sources_1/bd/axi_verifier/ipshared/5bb9/hdl/verilog" --include "/opt/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/godai_wrapper.v" \
"../../../../Kuuga.ip_user_files/bd/axi_verifier/ip/axi_verifier_Godai_0_0/sim/axi_verifier_Godai_0_0.v" \

sv xil_defaultlib  --include "../../../../Kuuga.srcs/sources_1/bd/axi_verifier/ipshared/96c1/include" --include "../../../../Kuuga.srcs/sources_1/bd/axi_verifier/ipshared/ec67/hdl" --include "../../../../Kuuga.srcs/sources_1/bd/axi_verifier/ipshared/5bb9/hdl/verilog" --include "/opt/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../Kuuga.ip_user_files/bd/axi_verifier/ip/axi_verifier_axi_vip_0_0/sim/axi_verifier_axi_vip_0_0_pkg.sv" \
"../../../../Kuuga.ip_user_files/bd/axi_verifier/ip/axi_verifier_axi_vip_0_0/sim/axi_verifier_axi_vip_0_0.sv" \
"../../../../Kuuga.ip_user_files/bd/axi_verifier/ip/axi_verifier_axi_vip_1_0/sim/axi_verifier_axi_vip_1_0_pkg.sv" \
"../../../../Kuuga.ip_user_files/bd/axi_verifier/ip/axi_verifier_axi_vip_1_0/sim/axi_verifier_axi_vip_1_0.sv" \

verilog xil_defaultlib  --include "../../../../Kuuga.srcs/sources_1/bd/axi_verifier/ipshared/96c1/include" --include "../../../../Kuuga.srcs/sources_1/bd/axi_verifier/ipshared/ec67/hdl" --include "../../../../Kuuga.srcs/sources_1/bd/axi_verifier/ipshared/5bb9/hdl/verilog" --include "/opt/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../Kuuga.ip_user_files/bd/axi_verifier/ip/axi_verifier_xlconstant_0_0/sim/axi_verifier_xlconstant_0_0.v" \
"../../../../Kuuga.ip_user_files/bd/axi_verifier/ip/axi_verifier_xlconstant_1_0/sim/axi_verifier_xlconstant_1_0.v" \
"../../../../Kuuga.ip_user_files/bd/axi_verifier/ip/axi_verifier_xlconstant_2_0/sim/axi_verifier_xlconstant_2_0.v" \
"../../../../Kuuga.ip_user_files/bd/axi_verifier/sim/axi_verifier.v" \

sv xil_defaultlib  --include "../../../../Kuuga.srcs/sources_1/bd/axi_verifier/ipshared/96c1/include" --include "../../../../Kuuga.srcs/sources_1/bd/axi_verifier/ipshared/ec67/hdl" --include "../../../../Kuuga.srcs/sources_1/bd/axi_verifier/ipshared/5bb9/hdl/verilog" --include "/opt/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../../tb/axi_verifier/axi_verifier_testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
