

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               c24cb2b6ef1f9758a0dc39668006033d  /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/undo_c_clwb_pct+idem/main
Extracting PTX file and ptxas options    1: main.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/undo_c_clwb_pct+idem/main
self exe links to: /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/undo_c_clwb_pct+idem/main
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/undo_c_clwb_pct+idem/main
Running md5sum using "md5sum /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/undo_c_clwb_pct+idem/main "
self exe links to: /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/undo_c_clwb_pct+idem/main
Extracting specific PTX file named main.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j : hostFun 0x0x4123e6, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing main.1.sm_70.ptx
GPGPU-Sim PTX: allocating constant region for "keccakf_rndc" from 0x100 to 0x1c0 (global memory space) 1
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x200 to 0x4000200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000200 to 0x4400200 (global memory space)
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot0" from 0x0 to 0x40
GPGPU-Sim PTX: instruction assembly for function '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file main.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from main.1.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=71303168, cmem=192
GPGPU-Sim PTX: Kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' : regs=80, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x41c4c0; deviceAddress = keccakf_rndc; deviceName = keccakf_rndc
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 192 bytes
GPGPU-Sim PTX registering constant keccakf_rndc (192 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6bf9c0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x46bf9c0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
Set Device to current
Resetting device
Allocating light with size: 16907456
Generating mining buffers
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim PTX: cudaStreamCreate
Generating DAG for GPU #0 with dagBytes: 1082130304 gridSize: 4
fullRuns=16512
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd367e1a1c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd367e1a10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd367e1a08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd367e1a00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd367e1a18..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: finding reconvergence points for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: Finding dominators for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: Finding postdominators for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: reconvergence points for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x088 (main.1.sm_70.ptx:52) @%p4098 bra BB0_2580;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc78 (main.1.sm_70.ptx:26777) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d8 (main.1.sm_70.ptx:63) @%p4099 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (main.1.sm_70.ptx:96) cvt.u64.u32%rd3, %r5986;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x190 (main.1.sm_70.ptx:99) @%p4100 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (main.1.sm_70.ptx:111) shl.b64 %rd6302, %rd7676, 6;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1a0 (main.1.sm_70.ptx:102) bra.uni BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (main.1.sm_70.ptx:111) shl.b64 %rd6302, %rd7676, 6;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xb58 (main.1.sm_70.ptx:622) @%p4101 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb60 (main.1.sm_70.ptx:624) mov.u32 %r24731, %tid.x;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xc10 (main.1.sm_70.ptx:648) @%p4103 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc78 (main.1.sm_70.ptx:664) shfl.sync.idx.b32 %r17|%p5, %r6078, %r6045, %r6075, %r6076;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xc98 (main.1.sm_70.ptx:668) @%p4103 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd00 (main.1.sm_70.ptx:684) shfl.sync.idx.b32 %r21|%p9, %r6078, %r6055, %r6075, %r6076;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xd20 (main.1.sm_70.ptx:688) @%p4103 bra BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (main.1.sm_70.ptx:704) shfl.sync.idx.b32 %r25|%p13, %r6078, %r6046, %r6075, %r6076;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xda8 (main.1.sm_70.ptx:708) @%p4103 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe10 (main.1.sm_70.ptx:724) add.s32 %r24764, %r24764, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xe20 (main.1.sm_70.ptx:726) @%p4107 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (main.1.sm_70.ptx:728) xor.b32 %r6141, %r6037, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xeb0 (main.1.sm_70.ptx:747) @%p4109 bra BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf18 (main.1.sm_70.ptx:763) shfl.sync.idx.b32 %r40|%p21, %r6150, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xf38 (main.1.sm_70.ptx:767) @%p4109 bra BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfa0 (main.1.sm_70.ptx:783) shfl.sync.idx.b32 %r44|%p25, %r6150, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xfc0 (main.1.sm_70.ptx:787) @%p4109 bra BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1028 (main.1.sm_70.ptx:803) shfl.sync.idx.b32 %r48|%p29, %r6150, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1048 (main.1.sm_70.ptx:807) @%p4109 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b0 (main.1.sm_70.ptx:823) add.s32 %r24765, %r24765, 1;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x10c0 (main.1.sm_70.ptx:825) @%p4113 bra BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10c8 (main.1.sm_70.ptx:827) xor.b32 %r6213, %r6037, 2;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x1150 (main.1.sm_70.ptx:846) @%p4115 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b8 (main.1.sm_70.ptx:862) shfl.sync.idx.b32 %r63|%p37, %r6222, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x11d8 (main.1.sm_70.ptx:866) @%p4115 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1240 (main.1.sm_70.ptx:882) shfl.sync.idx.b32 %r67|%p41, %r6222, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1260 (main.1.sm_70.ptx:886) @%p4115 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12c8 (main.1.sm_70.ptx:902) shfl.sync.idx.b32 %r71|%p45, %r6222, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x12e8 (main.1.sm_70.ptx:906) @%p4115 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1350 (main.1.sm_70.ptx:922) add.s32 %r24766, %r24766, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1360 (main.1.sm_70.ptx:924) @%p4119 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1368 (main.1.sm_70.ptx:926) xor.b32 %r6285, %r6037, 3;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x13f0 (main.1.sm_70.ptx:945) @%p4121 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1458 (main.1.sm_70.ptx:961) shfl.sync.idx.b32 %r86|%p53, %r6294, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1478 (main.1.sm_70.ptx:965) @%p4121 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14e0 (main.1.sm_70.ptx:981) shfl.sync.idx.b32 %r90|%p57, %r6294, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x1500 (main.1.sm_70.ptx:985) @%p4121 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1568 (main.1.sm_70.ptx:1001) shfl.sync.idx.b32 %r94|%p61, %r6294, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x1588 (main.1.sm_70.ptx:1005) @%p4121 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15f0 (main.1.sm_70.ptx:1021) add.s32 %r24767, %r24767, 1;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x1600 (main.1.sm_70.ptx:1023) @%p4125 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (main.1.sm_70.ptx:1025) xor.b32 %r6357, %r6037, 4;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1690 (main.1.sm_70.ptx:1044) @%p4127 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f8 (main.1.sm_70.ptx:1060) shfl.sync.idx.b32 %r109|%p69, %r6366, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1718 (main.1.sm_70.ptx:1064) @%p4127 bra BB0_53;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1780 (main.1.sm_70.ptx:1080) shfl.sync.idx.b32 %r113|%p73, %r6366, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x17a0 (main.1.sm_70.ptx:1084) @%p4127 bra BB0_55;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (main.1.sm_70.ptx:1100) shfl.sync.idx.b32 %r117|%p77, %r6366, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x1828 (main.1.sm_70.ptx:1104) @%p4127 bra BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1890 (main.1.sm_70.ptx:1120) add.s32 %r24768, %r24768, 1;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x18a0 (main.1.sm_70.ptx:1122) @%p4131 bra BB0_49;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18a8 (main.1.sm_70.ptx:1124) xor.b32 %r6429, %r6037, 5;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1930 (main.1.sm_70.ptx:1143) @%p4133 bra BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1998 (main.1.sm_70.ptx:1159) shfl.sync.idx.b32 %r132|%p85, %r6438, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x19b8 (main.1.sm_70.ptx:1163) @%p4133 bra BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a20 (main.1.sm_70.ptx:1179) shfl.sync.idx.b32 %r136|%p89, %r6438, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1a40 (main.1.sm_70.ptx:1183) @%p4133 bra BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa8 (main.1.sm_70.ptx:1199) shfl.sync.idx.b32 %r140|%p93, %r6438, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1ac8 (main.1.sm_70.ptx:1203) @%p4133 bra BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b30 (main.1.sm_70.ptx:1219) add.s32 %r24769, %r24769, 1;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1b40 (main.1.sm_70.ptx:1221) @%p4137 bra BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b48 (main.1.sm_70.ptx:1223) xor.b32 %r6501, %r6037, 6;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1bd0 (main.1.sm_70.ptx:1242) @%p4139 bra BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c38 (main.1.sm_70.ptx:1258) shfl.sync.idx.b32 %r155|%p101, %r6510, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1c58 (main.1.sm_70.ptx:1262) @%p4139 bra BB0_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cc0 (main.1.sm_70.ptx:1278) shfl.sync.idx.b32 %r159|%p105, %r6510, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1ce0 (main.1.sm_70.ptx:1282) @%p4139 bra BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d48 (main.1.sm_70.ptx:1298) shfl.sync.idx.b32 %r163|%p109, %r6510, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1d68 (main.1.sm_70.ptx:1302) @%p4139 bra BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dd0 (main.1.sm_70.ptx:1318) add.s32 %r24770, %r24770, 1;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x1de0 (main.1.sm_70.ptx:1320) @%p4143 bra BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1de8 (main.1.sm_70.ptx:1322) xor.b32 %r6573, %r6037, 7;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x1e70 (main.1.sm_70.ptx:1341) @%p4145 bra BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ed8 (main.1.sm_70.ptx:1357) shfl.sync.idx.b32 %r178|%p117, %r6582, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x1ef8 (main.1.sm_70.ptx:1361) @%p4145 bra BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f60 (main.1.sm_70.ptx:1377) shfl.sync.idx.b32 %r182|%p121, %r6582, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1f80 (main.1.sm_70.ptx:1381) @%p4145 bra BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fe8 (main.1.sm_70.ptx:1397) shfl.sync.idx.b32 %r186|%p125, %r6582, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2008 (main.1.sm_70.ptx:1401) @%p4145 bra BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2070 (main.1.sm_70.ptx:1417) add.s32 %r24771, %r24771, 1;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2080 (main.1.sm_70.ptx:1419) @%p4149 bra BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (main.1.sm_70.ptx:1421) xor.b32 %r6645, %r6037, 8;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2110 (main.1.sm_70.ptx:1440) @%p4151 bra BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2178 (main.1.sm_70.ptx:1456) shfl.sync.idx.b32 %r201|%p133, %r6654, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x2198 (main.1.sm_70.ptx:1460) @%p4151 bra BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (main.1.sm_70.ptx:1476) shfl.sync.idx.b32 %r205|%p137, %r6654, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x2220 (main.1.sm_70.ptx:1480) @%p4151 bra BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (main.1.sm_70.ptx:1496) shfl.sync.idx.b32 %r209|%p141, %r6654, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x22a8 (main.1.sm_70.ptx:1500) @%p4151 bra BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2310 (main.1.sm_70.ptx:1516) add.s32 %r24772, %r24772, 1;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2320 (main.1.sm_70.ptx:1518) @%p4155 bra BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2328 (main.1.sm_70.ptx:1520) xor.b32 %r6717, %r6037, 9;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x23b0 (main.1.sm_70.ptx:1539) @%p4157 bra BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2418 (main.1.sm_70.ptx:1555) shfl.sync.idx.b32 %r224|%p149, %r6726, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2438 (main.1.sm_70.ptx:1559) @%p4157 bra BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (main.1.sm_70.ptx:1575) shfl.sync.idx.b32 %r228|%p153, %r6726, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x24c0 (main.1.sm_70.ptx:1579) @%p4157 bra BB0_105;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2528 (main.1.sm_70.ptx:1595) shfl.sync.idx.b32 %r232|%p157, %r6726, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2548 (main.1.sm_70.ptx:1599) @%p4157 bra BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25b0 (main.1.sm_70.ptx:1615) add.s32 %r24773, %r24773, 1;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x25c0 (main.1.sm_70.ptx:1617) @%p4161 bra BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c8 (main.1.sm_70.ptx:1619) xor.b32 %r6789, %r6037, 10;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2650 (main.1.sm_70.ptx:1638) @%p4163 bra BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26b8 (main.1.sm_70.ptx:1654) shfl.sync.idx.b32 %r247|%p165, %r6798, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x26d8 (main.1.sm_70.ptx:1658) @%p4163 bra BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2740 (main.1.sm_70.ptx:1674) shfl.sync.idx.b32 %r251|%p169, %r6798, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2760 (main.1.sm_70.ptx:1678) @%p4163 bra BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27c8 (main.1.sm_70.ptx:1694) shfl.sync.idx.b32 %r255|%p173, %r6798, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x27e8 (main.1.sm_70.ptx:1698) @%p4163 bra BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (main.1.sm_70.ptx:1714) add.s32 %r24774, %r24774, 1;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2860 (main.1.sm_70.ptx:1716) @%p4167 bra BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2868 (main.1.sm_70.ptx:1718) xor.b32 %r6861, %r6037, 11;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x28f0 (main.1.sm_70.ptx:1737) @%p4169 bra BB0_121;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2958 (main.1.sm_70.ptx:1753) shfl.sync.idx.b32 %r270|%p181, %r6870, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2978 (main.1.sm_70.ptx:1757) @%p4169 bra BB0_123;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29e0 (main.1.sm_70.ptx:1773) shfl.sync.idx.b32 %r274|%p185, %r6870, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2a00 (main.1.sm_70.ptx:1777) @%p4169 bra BB0_125;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a68 (main.1.sm_70.ptx:1793) shfl.sync.idx.b32 %r278|%p189, %r6870, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2a88 (main.1.sm_70.ptx:1797) @%p4169 bra BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (main.1.sm_70.ptx:1813) add.s32 %r24775, %r24775, 1;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2b00 (main.1.sm_70.ptx:1815) @%p4173 bra BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b08 (main.1.sm_70.ptx:1817) xor.b32 %r6933, %r6037, 12;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2b90 (main.1.sm_70.ptx:1836) @%p4175 bra BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bf8 (main.1.sm_70.ptx:1852) shfl.sync.idx.b32 %r293|%p197, %r6942, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c18 (main.1.sm_70.ptx:1856) @%p4175 bra BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c80 (main.1.sm_70.ptx:1872) shfl.sync.idx.b32 %r297|%p201, %r6942, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2ca0 (main.1.sm_70.ptx:1876) @%p4175 bra BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d08 (main.1.sm_70.ptx:1892) shfl.sync.idx.b32 %r301|%p205, %r6942, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2d28 (main.1.sm_70.ptx:1896) @%p4175 bra BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (main.1.sm_70.ptx:1912) add.s32 %r24776, %r24776, 1;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2da0 (main.1.sm_70.ptx:1914) @%p4179 bra BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2da8 (main.1.sm_70.ptx:1916) xor.b32 %r7005, %r6037, 13;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2e30 (main.1.sm_70.ptx:1935) @%p4181 bra BB0_141;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e98 (main.1.sm_70.ptx:1951) shfl.sync.idx.b32 %r316|%p213, %r7014, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2eb8 (main.1.sm_70.ptx:1955) @%p4181 bra BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f20 (main.1.sm_70.ptx:1971) shfl.sync.idx.b32 %r320|%p217, %r7014, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2f40 (main.1.sm_70.ptx:1975) @%p4181 bra BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fa8 (main.1.sm_70.ptx:1991) shfl.sync.idx.b32 %r324|%p221, %r7014, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2fc8 (main.1.sm_70.ptx:1995) @%p4181 bra BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3030 (main.1.sm_70.ptx:2011) add.s32 %r24777, %r24777, 1;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x3040 (main.1.sm_70.ptx:2013) @%p4185 bra BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3048 (main.1.sm_70.ptx:2015) xor.b32 %r7077, %r6037, 14;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x30d0 (main.1.sm_70.ptx:2034) @%p4187 bra BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3138 (main.1.sm_70.ptx:2050) shfl.sync.idx.b32 %r339|%p229, %r7086, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x3158 (main.1.sm_70.ptx:2054) @%p4187 bra BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31c0 (main.1.sm_70.ptx:2070) shfl.sync.idx.b32 %r343|%p233, %r7086, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x31e0 (main.1.sm_70.ptx:2074) @%p4187 bra BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3248 (main.1.sm_70.ptx:2090) shfl.sync.idx.b32 %r347|%p237, %r7086, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x3268 (main.1.sm_70.ptx:2094) @%p4187 bra BB0_157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32d0 (main.1.sm_70.ptx:2110) add.s32 %r24778, %r24778, 1;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x32e0 (main.1.sm_70.ptx:2112) @%p4191 bra BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32e8 (main.1.sm_70.ptx:2114) xor.b32 %r7149, %r6037, 15;
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x3370 (main.1.sm_70.ptx:2133) @%p4193 bra BB0_161;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33d8 (main.1.sm_70.ptx:2149) shfl.sync.idx.b32 %r362|%p245, %r7158, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x33f8 (main.1.sm_70.ptx:2153) @%p4193 bra BB0_163;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3460 (main.1.sm_70.ptx:2169) shfl.sync.idx.b32 %r366|%p249, %r7158, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x3480 (main.1.sm_70.ptx:2173) @%p4193 bra BB0_165;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34e8 (main.1.sm_70.ptx:2189) shfl.sync.idx.b32 %r370|%p253, %r7158, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x3508 (main.1.sm_70.ptx:2193) @%p4193 bra BB0_167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3570 (main.1.sm_70.ptx:2209) add.s32 %r24779, %r24779, 1;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x3580 (main.1.sm_70.ptx:2211) @%p4197 bra BB0_159;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3588 (main.1.sm_70.ptx:2213) xor.b32 %r7221, %r6037, 16;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x3610 (main.1.sm_70.ptx:2232) @%p4199 bra BB0_171;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3678 (main.1.sm_70.ptx:2248) shfl.sync.idx.b32 %r385|%p261, %r7230, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x3698 (main.1.sm_70.ptx:2252) @%p4199 bra BB0_173;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3700 (main.1.sm_70.ptx:2268) shfl.sync.idx.b32 %r389|%p265, %r7230, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x3720 (main.1.sm_70.ptx:2272) @%p4199 bra BB0_175;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (main.1.sm_70.ptx:2288) shfl.sync.idx.b32 %r393|%p269, %r7230, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x37a8 (main.1.sm_70.ptx:2292) @%p4199 bra BB0_177;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (main.1.sm_70.ptx:2308) add.s32 %r24780, %r24780, 1;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3820 (main.1.sm_70.ptx:2310) @%p4203 bra BB0_169;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3828 (main.1.sm_70.ptx:2312) xor.b32 %r7293, %r6037, 17;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x38b0 (main.1.sm_70.ptx:2331) @%p4205 bra BB0_181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3918 (main.1.sm_70.ptx:2347) shfl.sync.idx.b32 %r408|%p277, %r7302, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3938 (main.1.sm_70.ptx:2351) @%p4205 bra BB0_183;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39a0 (main.1.sm_70.ptx:2367) shfl.sync.idx.b32 %r412|%p281, %r7302, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x39c0 (main.1.sm_70.ptx:2371) @%p4205 bra BB0_185;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a28 (main.1.sm_70.ptx:2387) shfl.sync.idx.b32 %r416|%p285, %r7302, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x3a48 (main.1.sm_70.ptx:2391) @%p4205 bra BB0_187;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ab0 (main.1.sm_70.ptx:2407) add.s32 %r24781, %r24781, 1;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x3ac0 (main.1.sm_70.ptx:2409) @%p4209 bra BB0_179;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ac8 (main.1.sm_70.ptx:2411) xor.b32 %r7365, %r6037, 18;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3b50 (main.1.sm_70.ptx:2430) @%p4211 bra BB0_191;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3bb8 (main.1.sm_70.ptx:2446) shfl.sync.idx.b32 %r431|%p293, %r7374, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3bd8 (main.1.sm_70.ptx:2450) @%p4211 bra BB0_193;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c40 (main.1.sm_70.ptx:2466) shfl.sync.idx.b32 %r435|%p297, %r7374, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3c60 (main.1.sm_70.ptx:2470) @%p4211 bra BB0_195;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cc8 (main.1.sm_70.ptx:2486) shfl.sync.idx.b32 %r439|%p301, %r7374, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3ce8 (main.1.sm_70.ptx:2490) @%p4211 bra BB0_197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d50 (main.1.sm_70.ptx:2506) add.s32 %r24782, %r24782, 1;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3d60 (main.1.sm_70.ptx:2508) @%p4215 bra BB0_189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d68 (main.1.sm_70.ptx:2510) xor.b32 %r7437, %r6037, 19;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3df0 (main.1.sm_70.ptx:2529) @%p4217 bra BB0_201;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e58 (main.1.sm_70.ptx:2545) shfl.sync.idx.b32 %r454|%p309, %r7446, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x3e78 (main.1.sm_70.ptx:2549) @%p4217 bra BB0_203;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ee0 (main.1.sm_70.ptx:2565) shfl.sync.idx.b32 %r458|%p313, %r7446, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x3f00 (main.1.sm_70.ptx:2569) @%p4217 bra BB0_205;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f68 (main.1.sm_70.ptx:2585) shfl.sync.idx.b32 %r462|%p317, %r7446, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3f88 (main.1.sm_70.ptx:2589) @%p4217 bra BB0_207;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ff0 (main.1.sm_70.ptx:2605) add.s32 %r24783, %r24783, 1;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x4000 (main.1.sm_70.ptx:2607) @%p4221 bra BB0_199;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4008 (main.1.sm_70.ptx:2609) xor.b32 %r7509, %r6037, 20;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x4090 (main.1.sm_70.ptx:2628) @%p4223 bra BB0_211;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40f8 (main.1.sm_70.ptx:2644) shfl.sync.idx.b32 %r477|%p325, %r7518, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x4118 (main.1.sm_70.ptx:2648) @%p4223 bra BB0_213;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4180 (main.1.sm_70.ptx:2664) shfl.sync.idx.b32 %r481|%p329, %r7518, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x41a0 (main.1.sm_70.ptx:2668) @%p4223 bra BB0_215;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4208 (main.1.sm_70.ptx:2684) shfl.sync.idx.b32 %r485|%p333, %r7518, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x4228 (main.1.sm_70.ptx:2688) @%p4223 bra BB0_217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4290 (main.1.sm_70.ptx:2704) add.s32 %r24784, %r24784, 1;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x42a0 (main.1.sm_70.ptx:2706) @%p4227 bra BB0_209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42a8 (main.1.sm_70.ptx:2708) xor.b32 %r7581, %r6037, 21;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x4330 (main.1.sm_70.ptx:2727) @%p4229 bra BB0_221;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4398 (main.1.sm_70.ptx:2743) shfl.sync.idx.b32 %r500|%p341, %r7590, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x43b8 (main.1.sm_70.ptx:2747) @%p4229 bra BB0_223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4420 (main.1.sm_70.ptx:2763) shfl.sync.idx.b32 %r504|%p345, %r7590, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x4440 (main.1.sm_70.ptx:2767) @%p4229 bra BB0_225;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x44a8 (main.1.sm_70.ptx:2783) shfl.sync.idx.b32 %r508|%p349, %r7590, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x44c8 (main.1.sm_70.ptx:2787) @%p4229 bra BB0_227;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4530 (main.1.sm_70.ptx:2803) add.s32 %r24785, %r24785, 1;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x4540 (main.1.sm_70.ptx:2805) @%p4233 bra BB0_219;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4548 (main.1.sm_70.ptx:2807) xor.b32 %r7653, %r6037, 22;
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x45d0 (main.1.sm_70.ptx:2826) @%p4235 bra BB0_231;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4638 (main.1.sm_70.ptx:2842) shfl.sync.idx.b32 %r523|%p357, %r7662, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x4658 (main.1.sm_70.ptx:2846) @%p4235 bra BB0_233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x46c0 (main.1.sm_70.ptx:2862) shfl.sync.idx.b32 %r527|%p361, %r7662, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x46e0 (main.1.sm_70.ptx:2866) @%p4235 bra BB0_235;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4748 (main.1.sm_70.ptx:2882) shfl.sync.idx.b32 %r531|%p365, %r7662, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x4768 (main.1.sm_70.ptx:2886) @%p4235 bra BB0_237;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47d0 (main.1.sm_70.ptx:2902) add.s32 %r24786, %r24786, 1;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x47e0 (main.1.sm_70.ptx:2904) @%p4239 bra BB0_229;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47e8 (main.1.sm_70.ptx:2906) xor.b32 %r7725, %r6037, 23;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x4870 (main.1.sm_70.ptx:2925) @%p4241 bra BB0_241;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x48d8 (main.1.sm_70.ptx:2941) shfl.sync.idx.b32 %r546|%p373, %r7734, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x48f8 (main.1.sm_70.ptx:2945) @%p4241 bra BB0_243;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4960 (main.1.sm_70.ptx:2961) shfl.sync.idx.b32 %r550|%p377, %r7734, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x4980 (main.1.sm_70.ptx:2965) @%p4241 bra BB0_245;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x49e8 (main.1.sm_70.ptx:2981) shfl.sync.idx.b32 %r554|%p381, %r7734, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x4a08 (main.1.sm_70.ptx:2985) @%p4241 bra BB0_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a70 (main.1.sm_70.ptx:3001) add.s32 %r24787, %r24787, 1;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x4a80 (main.1.sm_70.ptx:3003) @%p4245 bra BB0_239;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a88 (main.1.sm_70.ptx:3005) xor.b32 %r7797, %r6037, 24;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x4b10 (main.1.sm_70.ptx:3024) @%p4247 bra BB0_251;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b78 (main.1.sm_70.ptx:3040) shfl.sync.idx.b32 %r569|%p389, %r7806, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x4b98 (main.1.sm_70.ptx:3044) @%p4247 bra BB0_253;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c00 (main.1.sm_70.ptx:3060) shfl.sync.idx.b32 %r573|%p393, %r7806, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x4c20 (main.1.sm_70.ptx:3064) @%p4247 bra BB0_255;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c88 (main.1.sm_70.ptx:3080) shfl.sync.idx.b32 %r577|%p397, %r7806, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x4ca8 (main.1.sm_70.ptx:3084) @%p4247 bra BB0_257;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d10 (main.1.sm_70.ptx:3100) add.s32 %r24788, %r24788, 1;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x4d20 (main.1.sm_70.ptx:3102) @%p4251 bra BB0_249;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d28 (main.1.sm_70.ptx:3104) xor.b32 %r7869, %r6037, 25;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x4db0 (main.1.sm_70.ptx:3123) @%p4253 bra BB0_261;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e18 (main.1.sm_70.ptx:3139) shfl.sync.idx.b32 %r592|%p405, %r7878, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x4e38 (main.1.sm_70.ptx:3143) @%p4253 bra BB0_263;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ea0 (main.1.sm_70.ptx:3159) shfl.sync.idx.b32 %r596|%p409, %r7878, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x4ec0 (main.1.sm_70.ptx:3163) @%p4253 bra BB0_265;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f28 (main.1.sm_70.ptx:3179) shfl.sync.idx.b32 %r600|%p413, %r7878, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x4f48 (main.1.sm_70.ptx:3183) @%p4253 bra BB0_267;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4fb0 (main.1.sm_70.ptx:3199) add.s32 %r24789, %r24789, 1;
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x4fc0 (main.1.sm_70.ptx:3201) @%p4257 bra BB0_259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4fc8 (main.1.sm_70.ptx:3203) xor.b32 %r7941, %r6037, 26;
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x5050 (main.1.sm_70.ptx:3222) @%p4259 bra BB0_271;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x50b8 (main.1.sm_70.ptx:3238) shfl.sync.idx.b32 %r615|%p421, %r7950, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x50d8 (main.1.sm_70.ptx:3242) @%p4259 bra BB0_273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5140 (main.1.sm_70.ptx:3258) shfl.sync.idx.b32 %r619|%p425, %r7950, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x5160 (main.1.sm_70.ptx:3262) @%p4259 bra BB0_275;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x51c8 (main.1.sm_70.ptx:3278) shfl.sync.idx.b32 %r623|%p429, %r7950, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x51e8 (main.1.sm_70.ptx:3282) @%p4259 bra BB0_277;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5250 (main.1.sm_70.ptx:3298) add.s32 %r24790, %r24790, 1;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x5260 (main.1.sm_70.ptx:3300) @%p4263 bra BB0_269;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5268 (main.1.sm_70.ptx:3302) xor.b32 %r8013, %r6037, 27;
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x52f0 (main.1.sm_70.ptx:3321) @%p4265 bra BB0_281;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5358 (main.1.sm_70.ptx:3337) shfl.sync.idx.b32 %r638|%p437, %r8022, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x5378 (main.1.sm_70.ptx:3341) @%p4265 bra BB0_283;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x53e0 (main.1.sm_70.ptx:3357) shfl.sync.idx.b32 %r642|%p441, %r8022, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x5400 (main.1.sm_70.ptx:3361) @%p4265 bra BB0_285;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5468 (main.1.sm_70.ptx:3377) shfl.sync.idx.b32 %r646|%p445, %r8022, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x5488 (main.1.sm_70.ptx:3381) @%p4265 bra BB0_287;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x54f0 (main.1.sm_70.ptx:3397) add.s32 %r24791, %r24791, 1;
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x5500 (main.1.sm_70.ptx:3399) @%p4269 bra BB0_279;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5508 (main.1.sm_70.ptx:3401) xor.b32 %r8085, %r6037, 28;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x5590 (main.1.sm_70.ptx:3420) @%p4271 bra BB0_291;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55f8 (main.1.sm_70.ptx:3436) shfl.sync.idx.b32 %r661|%p453, %r8094, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x5618 (main.1.sm_70.ptx:3440) @%p4271 bra BB0_293;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5680 (main.1.sm_70.ptx:3456) shfl.sync.idx.b32 %r665|%p457, %r8094, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x56a0 (main.1.sm_70.ptx:3460) @%p4271 bra BB0_295;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5708 (main.1.sm_70.ptx:3476) shfl.sync.idx.b32 %r669|%p461, %r8094, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x5728 (main.1.sm_70.ptx:3480) @%p4271 bra BB0_297;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5790 (main.1.sm_70.ptx:3496) add.s32 %r24792, %r24792, 1;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x57a0 (main.1.sm_70.ptx:3498) @%p4275 bra BB0_289;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57a8 (main.1.sm_70.ptx:3500) xor.b32 %r8157, %r6037, 29;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x5830 (main.1.sm_70.ptx:3519) @%p4277 bra BB0_301;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5898 (main.1.sm_70.ptx:3535) shfl.sync.idx.b32 %r684|%p469, %r8166, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x58b8 (main.1.sm_70.ptx:3539) @%p4277 bra BB0_303;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5920 (main.1.sm_70.ptx:3555) shfl.sync.idx.b32 %r688|%p473, %r8166, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x5940 (main.1.sm_70.ptx:3559) @%p4277 bra BB0_305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59a8 (main.1.sm_70.ptx:3575) shfl.sync.idx.b32 %r692|%p477, %r8166, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x59c8 (main.1.sm_70.ptx:3579) @%p4277 bra BB0_307;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a30 (main.1.sm_70.ptx:3595) add.s32 %r24793, %r24793, 1;
GPGPU-Sim PTX: 155 (potential) branch divergence @  PC=0x5a40 (main.1.sm_70.ptx:3597) @%p4281 bra BB0_299;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a48 (main.1.sm_70.ptx:3599) xor.b32 %r8229, %r6037, 30;
GPGPU-Sim PTX: 156 (potential) branch divergence @  PC=0x5ad0 (main.1.sm_70.ptx:3618) @%p4283 bra BB0_311;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b38 (main.1.sm_70.ptx:3634) shfl.sync.idx.b32 %r707|%p485, %r8238, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 157 (potential) branch divergence @  PC=0x5b58 (main.1.sm_70.ptx:3638) @%p4283 bra BB0_313;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bc0 (main.1.sm_70.ptx:3654) shfl.sync.idx.b32 %r711|%p489, %r8238, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 158 (potential) branch divergence @  PC=0x5be0 (main.1.sm_70.ptx:3658) @%p4283 bra BB0_315;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c48 (main.1.sm_70.ptx:3674) shfl.sync.idx.b32 %r715|%p493, %r8238, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 159 (potential) branch divergence @  PC=0x5c68 (main.1.sm_70.ptx:3678) @%p4283 bra BB0_317;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5cd0 (main.1.sm_70.ptx:3694) add.s32 %r24794, %r24794, 1;
GPGPU-Sim PTX: 160 (potential) branch divergence @  PC=0x5ce0 (main.1.sm_70.ptx:3696) @%p4287 bra BB0_309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ce8 (main.1.sm_70.ptx:3698) xor.b32 %r8301, %r6037, 31;
GPGPU-Sim PTX: 161 (potential) branch divergence @  PC=0x5d70 (main.1.sm_70.ptx:3717) @%p4289 bra BB0_321;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5dd8 (main.1.sm_70.ptx:3733) shfl.sync.idx.b32 %r730|%p501, %r8310, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 162 (potential) branch divergence @  PC=0x5df8 (main.1.sm_70.ptx:3737) @%p4289 bra BB0_323;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e60 (main.1.sm_70.ptx:3753) shfl.sync.idx.b32 %r734|%p505, %r8310, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 163 (potential) branch divergence @  PC=0x5e80 (main.1.sm_70.ptx:3757) @%p4289 bra BB0_325;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ee8 (main.1.sm_70.ptx:3773) shfl.sync.idx.b32 %r738|%p509, %r8310, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 164 (potential) branch divergence @  PC=0x5f08 (main.1.sm_70.ptx:3777) @%p4289 bra BB0_327;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f70 (main.1.sm_70.ptx:3793) add.s32 %r24795, %r24795, 1;
GPGPU-Sim PTX: 165 (potential) branch divergence @  PC=0x5f80 (main.1.sm_70.ptx:3795) @%p4293 bra BB0_319;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f88 (main.1.sm_70.ptx:3797) xor.b32 %r8373, %r6037, 32;
GPGPU-Sim PTX: 166 (potential) branch divergence @  PC=0x6010 (main.1.sm_70.ptx:3816) @%p4295 bra BB0_331;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6078 (main.1.sm_70.ptx:3832) shfl.sync.idx.b32 %r753|%p517, %r8382, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 167 (potential) branch divergence @  PC=0x6098 (main.1.sm_70.ptx:3836) @%p4295 bra BB0_333;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6100 (main.1.sm_70.ptx:3852) shfl.sync.idx.b32 %r757|%p521, %r8382, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 168 (potential) branch divergence @  PC=0x6120 (main.1.sm_70.ptx:3856) @%p4295 bra BB0_335;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6188 (main.1.sm_70.ptx:3872) shfl.sync.idx.b32 %r761|%p525, %r8382, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 169 (potential) branch divergence @  PC=0x61a8 (main.1.sm_70.ptx:3876) @%p4295 bra BB0_337;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6210 (main.1.sm_70.ptx:3892) add.s32 %r24796, %r24796, 1;
GPGPU-Sim PTX: 170 (potential) branch divergence @  PC=0x6220 (main.1.sm_70.ptx:3894) @%p4299 bra BB0_329;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6228 (main.1.sm_70.ptx:3896) xor.b32 %r8445, %r6037, 33;
GPGPU-Sim PTX: 171 (potential) branch divergence @  PC=0x62b0 (main.1.sm_70.ptx:3915) @%p4301 bra BB0_341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6318 (main.1.sm_70.ptx:3931) shfl.sync.idx.b32 %r776|%p533, %r8454, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 172 (potential) branch divergence @  PC=0x6338 (main.1.sm_70.ptx:3935) @%p4301 bra BB0_343;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x63a0 (main.1.sm_70.ptx:3951) shfl.sync.idx.b32 %r780|%p537, %r8454, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 173 (potential) branch divergence @  PC=0x63c0 (main.1.sm_70.ptx:3955) @%p4301 bra BB0_345;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6428 (main.1.sm_70.ptx:3971) shfl.sync.idx.b32 %r784|%p541, %r8454, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 174 (potential) branch divergence @  PC=0x6448 (main.1.sm_70.ptx:3975) @%p4301 bra BB0_347;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64b0 (main.1.sm_70.ptx:3991) add.s32 %r24797, %r24797, 1;
GPGPU-Sim PTX: 175 (potential) branch divergence @  PC=0x64c0 (main.1.sm_70.ptx:3993) @%p4305 bra BB0_339;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64c8 (main.1.sm_70.ptx:3995) xor.b32 %r8517, %r6037, 34;
GPGPU-Sim PTX: 176 (potential) branch divergence @  PC=0x6550 (main.1.sm_70.ptx:4014) @%p4307 bra BB0_351;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x65b8 (main.1.sm_70.ptx:4030) shfl.sync.idx.b32 %r799|%p549, %r8526, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 177 (potential) branch divergence @  PC=0x65d8 (main.1.sm_70.ptx:4034) @%p4307 bra BB0_353;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6640 (main.1.sm_70.ptx:4050) shfl.sync.idx.b32 %r803|%p553, %r8526, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 178 (potential) branch divergence @  PC=0x6660 (main.1.sm_70.ptx:4054) @%p4307 bra BB0_355;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x66c8 (main.1.sm_70.ptx:4070) shfl.sync.idx.b32 %r807|%p557, %r8526, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 179 (potential) branch divergence @  PC=0x66e8 (main.1.sm_70.ptx:4074) @%p4307 bra BB0_357;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6750 (main.1.sm_70.ptx:4090) add.s32 %r24798, %r24798, 1;
GPGPU-Sim PTX: 180 (potential) branch divergence @  PC=0x6760 (main.1.sm_70.ptx:4092) @%p4311 bra BB0_349;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6768 (main.1.sm_70.ptx:4094) xor.b32 %r8589, %r6037, 35;
GPGPU-Sim PTX: 181 (potential) branch divergence @  PC=0x67f0 (main.1.sm_70.ptx:4113) @%p4313 bra BB0_361;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6858 (main.1.sm_70.ptx:4129) shfl.sync.idx.b32 %r822|%p565, %r8598, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 182 (potential) branch divergence @  PC=0x6878 (main.1.sm_70.ptx:4133) @%p4313 bra BB0_363;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x68e0 (main.1.sm_70.ptx:4149) shfl.sync.idx.b32 %r826|%p569, %r8598, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 183 (potential) branch divergence @  PC=0x6900 (main.1.sm_70.ptx:4153) @%p4313 bra BB0_365;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6968 (main.1.sm_70.ptx:4169) shfl.sync.idx.b32 %r830|%p573, %r8598, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 184 (potential) branch divergence @  PC=0x6988 (main.1.sm_70.ptx:4173) @%p4313 bra BB0_367;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69f0 (main.1.sm_70.ptx:4189) add.s32 %r24799, %r24799, 1;
GPGPU-Sim PTX: 185 (potential) branch divergence @  PC=0x6a00 (main.1.sm_70.ptx:4191) @%p4317 bra BB0_359;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6a08 (main.1.sm_70.ptx:4193) xor.b32 %r8661, %r6037, 36;
GPGPU-Sim PTX: 186 (potential) branch divergence @  PC=0x6a90 (main.1.sm_70.ptx:4212) @%p4319 bra BB0_371;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6af8 (main.1.sm_70.ptx:4228) shfl.sync.idx.b32 %r845|%p581, %r8670, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 187 (potential) branch divergence @  PC=0x6b18 (main.1.sm_70.ptx:4232) @%p4319 bra BB0_373;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b80 (main.1.sm_70.ptx:4248) shfl.sync.idx.b32 %r849|%p585, %r8670, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 188 (potential) branch divergence @  PC=0x6ba0 (main.1.sm_70.ptx:4252) @%p4319 bra BB0_375;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c08 (main.1.sm_70.ptx:4268) shfl.sync.idx.b32 %r853|%p589, %r8670, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 189 (potential) branch divergence @  PC=0x6c28 (main.1.sm_70.ptx:4272) @%p4319 bra BB0_377;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c90 (main.1.sm_70.ptx:4288) add.s32 %r24800, %r24800, 1;
GPGPU-Sim PTX: 190 (potential) branch divergence @  PC=0x6ca0 (main.1.sm_70.ptx:4290) @%p4323 bra BB0_369;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ca8 (main.1.sm_70.ptx:4292) xor.b32 %r8733, %r6037, 37;
GPGPU-Sim PTX: 191 (potential) branch divergence @  PC=0x6d30 (main.1.sm_70.ptx:4311) @%p4325 bra BB0_381;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d98 (main.1.sm_70.ptx:4327) shfl.sync.idx.b32 %r868|%p597, %r8742, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 192 (potential) branch divergence @  PC=0x6db8 (main.1.sm_70.ptx:4331) @%p4325 bra BB0_383;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e20 (main.1.sm_70.ptx:4347) shfl.sync.idx.b32 %r872|%p601, %r8742, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 193 (potential) branch divergence @  PC=0x6e40 (main.1.sm_70.ptx:4351) @%p4325 bra BB0_385;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (main.1.sm_70.ptx:4367) shfl.sync.idx.b32 %r876|%p605, %r8742, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 194 (potential) branch divergence @  PC=0x6ec8 (main.1.sm_70.ptx:4371) @%p4325 bra BB0_387;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f30 (main.1.sm_70.ptx:4387) add.s32 %r24801, %r24801, 1;
GPGPU-Sim PTX: 195 (potential) branch divergence @  PC=0x6f40 (main.1.sm_70.ptx:4389) @%p4329 bra BB0_379;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f48 (main.1.sm_70.ptx:4391) xor.b32 %r8805, %r6037, 38;
GPGPU-Sim PTX: 196 (potential) branch divergence @  PC=0x6fd0 (main.1.sm_70.ptx:4410) @%p4331 bra BB0_391;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7038 (main.1.sm_70.ptx:4426) shfl.sync.idx.b32 %r891|%p613, %r8814, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 197 (potential) branch divergence @  PC=0x7058 (main.1.sm_70.ptx:4430) @%p4331 bra BB0_393;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70c0 (main.1.sm_70.ptx:4446) shfl.sync.idx.b32 %r895|%p617, %r8814, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 198 (potential) branch divergence @  PC=0x70e0 (main.1.sm_70.ptx:4450) @%p4331 bra BB0_395;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7148 (main.1.sm_70.ptx:4466) shfl.sync.idx.b32 %r899|%p621, %r8814, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 199 (potential) branch divergence @  PC=0x7168 (main.1.sm_70.ptx:4470) @%p4331 bra BB0_397;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71d0 (main.1.sm_70.ptx:4486) add.s32 %r24802, %r24802, 1;
GPGPU-Sim PTX: 200 (potential) branch divergence @  PC=0x71e0 (main.1.sm_70.ptx:4488) @%p4335 bra BB0_389;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71e8 (main.1.sm_70.ptx:4490) xor.b32 %r8877, %r6037, 39;
GPGPU-Sim PTX: 201 (potential) branch divergence @  PC=0x7270 (main.1.sm_70.ptx:4509) @%p4337 bra BB0_401;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x72d8 (main.1.sm_70.ptx:4525) shfl.sync.idx.b32 %r914|%p629, %r8886, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 202 (potential) branch divergence @  PC=0x72f8 (main.1.sm_70.ptx:4529) @%p4337 bra BB0_403;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7360 (main.1.sm_70.ptx:4545) shfl.sync.idx.b32 %r918|%p633, %r8886, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 203 (potential) branch divergence @  PC=0x7380 (main.1.sm_70.ptx:4549) @%p4337 bra BB0_405;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x73e8 (main.1.sm_70.ptx:4565) shfl.sync.idx.b32 %r922|%p637, %r8886, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 204 (potential) branch divergence @  PC=0x7408 (main.1.sm_70.ptx:4569) @%p4337 bra BB0_407;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7470 (main.1.sm_70.ptx:4585) add.s32 %r24803, %r24803, 1;
GPGPU-Sim PTX: 205 (potential) branch divergence @  PC=0x7480 (main.1.sm_70.ptx:4587) @%p4341 bra BB0_399;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7488 (main.1.sm_70.ptx:4589) xor.b32 %r8949, %r6037, 40;
GPGPU-Sim PTX: 206 (potential) branch divergence @  PC=0x7510 (main.1.sm_70.ptx:4608) @%p4343 bra BB0_411;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7578 (main.1.sm_70.ptx:4624) shfl.sync.idx.b32 %r937|%p645, %r8958, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 207 (potential) branch divergence @  PC=0x7598 (main.1.sm_70.ptx:4628) @%p4343 bra BB0_413;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7600 (main.1.sm_70.ptx:4644) shfl.sync.idx.b32 %r941|%p649, %r8958, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 208 (potential) branch divergence @  PC=0x7620 (main.1.sm_70.ptx:4648) @%p4343 bra BB0_415;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7688 (main.1.sm_70.ptx:4664) shfl.sync.idx.b32 %r945|%p653, %r8958, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 209 (potential) branch divergence @  PC=0x76a8 (main.1.sm_70.ptx:4668) @%p4343 bra BB0_417;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7710 (main.1.sm_70.ptx:4684) add.s32 %r24804, %r24804, 1;
GPGPU-Sim PTX: 210 (potential) branch divergence @  PC=0x7720 (main.1.sm_70.ptx:4686) @%p4347 bra BB0_409;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7728 (main.1.sm_70.ptx:4688) xor.b32 %r9021, %r6037, 41;
GPGPU-Sim PTX: 211 (potential) branch divergence @  PC=0x77b0 (main.1.sm_70.ptx:4707) @%p4349 bra BB0_421;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7818 (main.1.sm_70.ptx:4723) shfl.sync.idx.b32 %r960|%p661, %r9030, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 212 (potential) branch divergence @  PC=0x7838 (main.1.sm_70.ptx:4727) @%p4349 bra BB0_423;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x78a0 (main.1.sm_70.ptx:4743) shfl.sync.idx.b32 %r964|%p665, %r9030, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 213 (potential) branch divergence @  PC=0x78c0 (main.1.sm_70.ptx:4747) @%p4349 bra BB0_425;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7928 (main.1.sm_70.ptx:4763) shfl.sync.idx.b32 %r968|%p669, %r9030, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 214 (potential) branch divergence @  PC=0x7948 (main.1.sm_70.ptx:4767) @%p4349 bra BB0_427;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x79b0 (main.1.sm_70.ptx:4783) add.s32 %r24805, %r24805, 1;
GPGPU-Sim PTX: 215 (potential) branch divergence @  PC=0x79c0 (main.1.sm_70.ptx:4785) @%p4353 bra BB0_419;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x79c8 (main.1.sm_70.ptx:4787) xor.b32 %r9093, %r6037, 42;
GPGPU-Sim PTX: 216 (potential) branch divergence @  PC=0x7a50 (main.1.sm_70.ptx:4806) @%p4355 bra BB0_431;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ab8 (main.1.sm_70.ptx:4822) shfl.sync.idx.b32 %r983|%p677, %r9102, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 217 (potential) branch divergence @  PC=0x7ad8 (main.1.sm_70.ptx:4826) @%p4355 bra BB0_433;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b40 (main.1.sm_70.ptx:4842) shfl.sync.idx.b32 %r987|%p681, %r9102, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 218 (potential) branch divergence @  PC=0x7b60 (main.1.sm_70.ptx:4846) @%p4355 bra BB0_435;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7bc8 (main.1.sm_70.ptx:4862) shfl.sync.idx.b32 %r991|%p685, %r9102, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 219 (potential) branch divergence @  PC=0x7be8 (main.1.sm_70.ptx:4866) @%p4355 bra BB0_437;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c50 (main.1.sm_70.ptx:4882) add.s32 %r24806, %r24806, 1;
GPGPU-Sim PTX: 220 (potential) branch divergence @  PC=0x7c60 (main.1.sm_70.ptx:4884) @%p4359 bra BB0_429;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c68 (main.1.sm_70.ptx:4886) xor.b32 %r9165, %r6037, 43;
GPGPU-Sim PTX: 221 (potential) branch divergence @  PC=0x7cf0 (main.1.sm_70.ptx:4905) @%p4361 bra BB0_441;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d58 (main.1.sm_70.ptx:4921) shfl.sync.idx.b32 %r1006|%p693, %r9174, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 222 (potential) branch divergence @  PC=0x7d78 (main.1.sm_70.ptx:4925) @%p4361 bra BB0_443;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7de0 (main.1.sm_70.ptx:4941) shfl.sync.idx.b32 %r1010|%p697, %r9174, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 223 (potential) branch divergence @  PC=0x7e00 (main.1.sm_70.ptx:4945) @%p4361 bra BB0_445;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e68 (main.1.sm_70.ptx:4961) shfl.sync.idx.b32 %r1014|%p701, %r9174, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 224 (potential) branch divergence @  PC=0x7e88 (main.1.sm_70.ptx:4965) @%p4361 bra BB0_447;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ef0 (main.1.sm_70.ptx:4981) add.s32 %r24807, %r24807, 1;
GPGPU-Sim PTX: 225 (potential) branch divergence @  PC=0x7f00 (main.1.sm_70.ptx:4983) @%p4365 bra BB0_439;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f08 (main.1.sm_70.ptx:4985) xor.b32 %r9237, %r6037, 44;
GPGPU-Sim PTX: 226 (potential) branch divergence @  PC=0x7f90 (main.1.sm_70.ptx:5004) @%p4367 bra BB0_451;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ff8 (main.1.sm_70.ptx:5020) shfl.sync.idx.b32 %r1029|%p709, %r9246, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 227 (potential) branch divergence @  PC=0x8018 (main.1.sm_70.ptx:5024) @%p4367 bra BB0_453;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8080 (main.1.sm_70.ptx:5040) shfl.sync.idx.b32 %r1033|%p713, %r9246, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 228 (potential) branch divergence @  PC=0x80a0 (main.1.sm_70.ptx:5044) @%p4367 bra BB0_455;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8108 (main.1.sm_70.ptx:5060) shfl.sync.idx.b32 %r1037|%p717, %r9246, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 229 (potential) branch divergence @  PC=0x8128 (main.1.sm_70.ptx:5064) @%p4367 bra BB0_457;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8190 (main.1.sm_70.ptx:5080) add.s32 %r24808, %r24808, 1;
GPGPU-Sim PTX: 230 (potential) branch divergence @  PC=0x81a0 (main.1.sm_70.ptx:5082) @%p4371 bra BB0_449;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (main.1.sm_70.ptx:5084) xor.b32 %r9309, %r6037, 45;
GPGPU-Sim PTX: 231 (potential) branch divergence @  PC=0x8230 (main.1.sm_70.ptx:5103) @%p4373 bra BB0_461;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8298 (main.1.sm_70.ptx:5119) shfl.sync.idx.b32 %r1052|%p725, %r9318, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 232 (potential) branch divergence @  PC=0x82b8 (main.1.sm_70.ptx:5123) @%p4373 bra BB0_463;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8320 (main.1.sm_70.ptx:5139) shfl.sync.idx.b32 %r1056|%p729, %r9318, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 233 (potential) branch divergence @  PC=0x8340 (main.1.sm_70.ptx:5143) @%p4373 bra BB0_465;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83a8 (main.1.sm_70.ptx:5159) shfl.sync.idx.b32 %r1060|%p733, %r9318, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 234 (potential) branch divergence @  PC=0x83c8 (main.1.sm_70.ptx:5163) @%p4373 bra BB0_467;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8430 (main.1.sm_70.ptx:5179) add.s32 %r24809, %r24809, 1;
GPGPU-Sim PTX: 235 (potential) branch divergence @  PC=0x8440 (main.1.sm_70.ptx:5181) @%p4377 bra BB0_459;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8448 (main.1.sm_70.ptx:5183) xor.b32 %r9381, %r6037, 46;
GPGPU-Sim PTX: 236 (potential) branch divergence @  PC=0x84d0 (main.1.sm_70.ptx:5202) @%p4379 bra BB0_471;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8538 (main.1.sm_70.ptx:5218) shfl.sync.idx.b32 %r1075|%p741, %r9390, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 237 (potential) branch divergence @  PC=0x8558 (main.1.sm_70.ptx:5222) @%p4379 bra BB0_473;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x85c0 (main.1.sm_70.ptx:5238) shfl.sync.idx.b32 %r1079|%p745, %r9390, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 238 (potential) branch divergence @  PC=0x85e0 (main.1.sm_70.ptx:5242) @%p4379 bra BB0_475;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8648 (main.1.sm_70.ptx:5258) shfl.sync.idx.b32 %r1083|%p749, %r9390, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 239 (potential) branch divergence @  PC=0x8668 (main.1.sm_70.ptx:5262) @%p4379 bra BB0_477;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x86d0 (main.1.sm_70.ptx:5278) add.s32 %r24810, %r24810, 1;
GPGPU-Sim PTX: 240 (potential) branch divergence @  PC=0x86e0 (main.1.sm_70.ptx:5280) @%p4383 bra BB0_469;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x86e8 (main.1.sm_70.ptx:5282) xor.b32 %r9453, %r6037, 47;
GPGPU-Sim PTX: 241 (potential) branch divergence @  PC=0x8770 (main.1.sm_70.ptx:5301) @%p4385 bra BB0_481;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87d8 (main.1.sm_70.ptx:5317) shfl.sync.idx.b32 %r1098|%p757, %r9462, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 242 (potential) branch divergence @  PC=0x87f8 (main.1.sm_70.ptx:5321) @%p4385 bra BB0_483;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8860 (main.1.sm_70.ptx:5337) shfl.sync.idx.b32 %r1102|%p761, %r9462, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 243 (potential) branch divergence @  PC=0x8880 (main.1.sm_70.ptx:5341) @%p4385 bra BB0_485;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x88e8 (main.1.sm_70.ptx:5357) shfl.sync.idx.b32 %r1106|%p765, %r9462, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 244 (potential) branch divergence @  PC=0x8908 (main.1.sm_70.ptx:5361) @%p4385 bra BB0_487;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8970 (main.1.sm_70.ptx:5377) add.s32 %r24811, %r24811, 1;
GPGPU-Sim PTX: 245 (potential) branch divergence @  PC=0x8980 (main.1.sm_70.ptx:5379) @%p4389 bra BB0_479;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8988 (main.1.sm_70.ptx:5381) xor.b32 %r9525, %r6037, 48;
GPGPU-Sim PTX: 246 (potential) branch divergence @  PC=0x8a10 (main.1.sm_70.ptx:5400) @%p4391 bra BB0_491;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a78 (main.1.sm_70.ptx:5416) shfl.sync.idx.b32 %r1121|%p773, %r9534, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 247 (potential) branch divergence @  PC=0x8a98 (main.1.sm_70.ptx:5420) @%p4391 bra BB0_493;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b00 (main.1.sm_70.ptx:5436) shfl.sync.idx.b32 %r1125|%p777, %r9534, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 248 (potential) branch divergence @  PC=0x8b20 (main.1.sm_70.ptx:5440) @%p4391 bra BB0_495;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b88 (main.1.sm_70.ptx:5456) shfl.sync.idx.b32 %r1129|%p781, %r9534, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 249 (potential) branch divergence @  PC=0x8ba8 (main.1.sm_70.ptx:5460) @%p4391 bra BB0_497;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c10 (main.1.sm_70.ptx:5476) add.s32 %r24812, %r24812, 1;
GPGPU-Sim PTX: 250 (potential) branch divergence @  PC=0x8c20 (main.1.sm_70.ptx:5478) @%p4395 bra BB0_489;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c28 (main.1.sm_70.ptx:5480) xor.b32 %r9597, %r6037, 49;
GPGPU-Sim PTX: 251 (potential) branch divergence @  PC=0x8cb0 (main.1.sm_70.ptx:5499) @%p4397 bra BB0_501;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8d18 (main.1.sm_70.ptx:5515) shfl.sync.idx.b32 %r1144|%p789, %r9606, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 252 (potential) branch divergence @  PC=0x8d38 (main.1.sm_70.ptx:5519) @%p4397 bra BB0_503;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8da0 (main.1.sm_70.ptx:5535) shfl.sync.idx.b32 %r1148|%p793, %r9606, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 253 (potential) branch divergence @  PC=0x8dc0 (main.1.sm_70.ptx:5539) @%p4397 bra BB0_505;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8e28 (main.1.sm_70.ptx:5555) shfl.sync.idx.b32 %r1152|%p797, %r9606, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 254 (potential) branch divergence @  PC=0x8e48 (main.1.sm_70.ptx:5559) @%p4397 bra BB0_507;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8eb0 (main.1.sm_70.ptx:5575) add.s32 %r24813, %r24813, 1;
GPGPU-Sim PTX: 255 (potential) branch divergence @  PC=0x8ec0 (main.1.sm_70.ptx:5577) @%p4401 bra BB0_499;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8ec8 (main.1.sm_70.ptx:5579) xor.b32 %r9669, %r6037, 50;
GPGPU-Sim PTX: 256 (potential) branch divergence @  PC=0x8f50 (main.1.sm_70.ptx:5598) @%p4403 bra BB0_511;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8fb8 (main.1.sm_70.ptx:5614) shfl.sync.idx.b32 %r1167|%p805, %r9678, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 257 (potential) branch divergence @  PC=0x8fd8 (main.1.sm_70.ptx:5618) @%p4403 bra BB0_513;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9040 (main.1.sm_70.ptx:5634) shfl.sync.idx.b32 %r1171|%p809, %r9678, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 258 (potential) branch divergence @  PC=0x9060 (main.1.sm_70.ptx:5638) @%p4403 bra BB0_515;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x90c8 (main.1.sm_70.ptx:5654) shfl.sync.idx.b32 %r1175|%p813, %r9678, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 259 (potential) branch divergence @  PC=0x90e8 (main.1.sm_70.ptx:5658) @%p4403 bra BB0_517;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9150 (main.1.sm_70.ptx:5674) add.s32 %r24814, %r24814, 1;
GPGPU-Sim PTX: 260 (potential) branch divergence @  PC=0x9160 (main.1.sm_70.ptx:5676) @%p4407 bra BB0_509;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9168 (main.1.sm_70.ptx:5678) xor.b32 %r9741, %r6037, 51;
GPGPU-Sim PTX: 261 (potential) branch divergence @  PC=0x91f0 (main.1.sm_70.ptx:5697) @%p4409 bra BB0_521;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9258 (main.1.sm_70.ptx:5713) shfl.sync.idx.b32 %r1190|%p821, %r9750, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 262 (potential) branch divergence @  PC=0x9278 (main.1.sm_70.ptx:5717) @%p4409 bra BB0_523;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x92e0 (main.1.sm_70.ptx:5733) shfl.sync.idx.b32 %r1194|%p825, %r9750, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 263 (potential) branch divergence @  PC=0x9300 (main.1.sm_70.ptx:5737) @%p4409 bra BB0_525;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9368 (main.1.sm_70.ptx:5753) shfl.sync.idx.b32 %r1198|%p829, %r9750, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 264 (potential) branch divergence @  PC=0x9388 (main.1.sm_70.ptx:5757) @%p4409 bra BB0_527;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x93f0 (main.1.sm_70.ptx:5773) add.s32 %r24815, %r24815, 1;
GPGPU-Sim PTX: 265 (potential) branch divergence @  PC=0x9400 (main.1.sm_70.ptx:5775) @%p4413 bra BB0_519;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9408 (main.1.sm_70.ptx:5777) xor.b32 %r9813, %r6037, 52;
GPGPU-Sim PTX: 266 (potential) branch divergence @  PC=0x9490 (main.1.sm_70.ptx:5796) @%p4415 bra BB0_531;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x94f8 (main.1.sm_70.ptx:5812) shfl.sync.idx.b32 %r1213|%p837, %r9822, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 267 (potential) branch divergence @  PC=0x9518 (main.1.sm_70.ptx:5816) @%p4415 bra BB0_533;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9580 (main.1.sm_70.ptx:5832) shfl.sync.idx.b32 %r1217|%p841, %r9822, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 268 (potential) branch divergence @  PC=0x95a0 (main.1.sm_70.ptx:5836) @%p4415 bra BB0_535;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9608 (main.1.sm_70.ptx:5852) shfl.sync.idx.b32 %r1221|%p845, %r9822, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 269 (potential) branch divergence @  PC=0x9628 (main.1.sm_70.ptx:5856) @%p4415 bra BB0_537;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9690 (main.1.sm_70.ptx:5872) add.s32 %r24816, %r24816, 1;
GPGPU-Sim PTX: 270 (potential) branch divergence @  PC=0x96a0 (main.1.sm_70.ptx:5874) @%p4419 bra BB0_529;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x96a8 (main.1.sm_70.ptx:5876) xor.b32 %r9885, %r6037, 53;
GPGPU-Sim PTX: 271 (potential) branch divergence @  PC=0x9730 (main.1.sm_70.ptx:5895) @%p4421 bra BB0_541;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9798 (main.1.sm_70.ptx:5911) shfl.sync.idx.b32 %r1236|%p853, %r9894, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 272 (potential) branch divergence @  PC=0x97b8 (main.1.sm_70.ptx:5915) @%p4421 bra BB0_543;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9820 (main.1.sm_70.ptx:5931) shfl.sync.idx.b32 %r1240|%p857, %r9894, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 273 (potential) branch divergence @  PC=0x9840 (main.1.sm_70.ptx:5935) @%p4421 bra BB0_545;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x98a8 (main.1.sm_70.ptx:5951) shfl.sync.idx.b32 %r1244|%p861, %r9894, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 274 (potential) branch divergence @  PC=0x98c8 (main.1.sm_70.ptx:5955) @%p4421 bra BB0_547;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9930 (main.1.sm_70.ptx:5971) add.s32 %r24817, %r24817, 1;
GPGPU-Sim PTX: 275 (potential) branch divergence @  PC=0x9940 (main.1.sm_70.ptx:5973) @%p4425 bra BB0_539;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9948 (main.1.sm_70.ptx:5975) xor.b32 %r9957, %r6037, 54;
GPGPU-Sim PTX: 276 (potential) branch divergence @  PC=0x99d0 (main.1.sm_70.ptx:5994) @%p4427 bra BB0_551;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a38 (main.1.sm_70.ptx:6010) shfl.sync.idx.b32 %r1259|%p869, %r9966, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 277 (potential) branch divergence @  PC=0x9a58 (main.1.sm_70.ptx:6014) @%p4427 bra BB0_553;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9ac0 (main.1.sm_70.ptx:6030) shfl.sync.idx.b32 %r1263|%p873, %r9966, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 278 (potential) branch divergence @  PC=0x9ae0 (main.1.sm_70.ptx:6034) @%p4427 bra BB0_555;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9b48 (main.1.sm_70.ptx:6050) shfl.sync.idx.b32 %r1267|%p877, %r9966, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 279 (potential) branch divergence @  PC=0x9b68 (main.1.sm_70.ptx:6054) @%p4427 bra BB0_557;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9bd0 (main.1.sm_70.ptx:6070) add.s32 %r24818, %r24818, 1;
GPGPU-Sim PTX: 280 (potential) branch divergence @  PC=0x9be0 (main.1.sm_70.ptx:6072) @%p4431 bra BB0_549;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9be8 (main.1.sm_70.ptx:6074) xor.b32 %r10029, %r6037, 55;
GPGPU-Sim PTX: 281 (potential) branch divergence @  PC=0x9c70 (main.1.sm_70.ptx:6093) @%p4433 bra BB0_561;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9cd8 (main.1.sm_70.ptx:6109) shfl.sync.idx.b32 %r1282|%p885, %r10038, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 282 (potential) branch divergence @  PC=0x9cf8 (main.1.sm_70.ptx:6113) @%p4433 bra BB0_563;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d60 (main.1.sm_70.ptx:6129) shfl.sync.idx.b32 %r1286|%p889, %r10038, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 283 (potential) branch divergence @  PC=0x9d80 (main.1.sm_70.ptx:6133) @%p4433 bra BB0_565;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9de8 (main.1.sm_70.ptx:6149) shfl.sync.idx.b32 %r1290|%p893, %r10038, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 284 (potential) branch divergence @  PC=0x9e08 (main.1.sm_70.ptx:6153) @%p4433 bra BB0_567;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e70 (main.1.sm_70.ptx:6169) add.s32 %r24819, %r24819, 1;
GPGPU-Sim PTX: 285 (potential) branch divergence @  PC=0x9e80 (main.1.sm_70.ptx:6171) @%p4437 bra BB0_559;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e88 (main.1.sm_70.ptx:6173) xor.b32 %r10101, %r6037, 56;
GPGPU-Sim PTX: 286 (potential) branch divergence @  PC=0x9f10 (main.1.sm_70.ptx:6192) @%p4439 bra BB0_571;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f78 (main.1.sm_70.ptx:6208) shfl.sync.idx.b32 %r1305|%p901, %r10110, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 287 (potential) branch divergence @  PC=0x9f98 (main.1.sm_70.ptx:6212) @%p4439 bra BB0_573;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa000 (main.1.sm_70.ptx:6228) shfl.sync.idx.b32 %r1309|%p905, %r10110, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 288 (potential) branch divergence @  PC=0xa020 (main.1.sm_70.ptx:6232) @%p4439 bra BB0_575;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa088 (main.1.sm_70.ptx:6248) shfl.sync.idx.b32 %r1313|%p909, %r10110, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 289 (potential) branch divergence @  PC=0xa0a8 (main.1.sm_70.ptx:6252) @%p4439 bra BB0_577;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa110 (main.1.sm_70.ptx:6268) add.s32 %r24820, %r24820, 1;
GPGPU-Sim PTX: 290 (potential) branch divergence @  PC=0xa120 (main.1.sm_70.ptx:6270) @%p4443 bra BB0_569;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa128 (main.1.sm_70.ptx:6272) xor.b32 %r10173, %r6037, 57;
GPGPU-Sim PTX: 291 (potential) branch divergence @  PC=0xa1b0 (main.1.sm_70.ptx:6291) @%p4445 bra BB0_581;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa218 (main.1.sm_70.ptx:6307) shfl.sync.idx.b32 %r1328|%p917, %r10182, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 292 (potential) branch divergence @  PC=0xa238 (main.1.sm_70.ptx:6311) @%p4445 bra BB0_583;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa2a0 (main.1.sm_70.ptx:6327) shfl.sync.idx.b32 %r1332|%p921, %r10182, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 293 (potential) branch divergence @  PC=0xa2c0 (main.1.sm_70.ptx:6331) @%p4445 bra BB0_585;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa328 (main.1.sm_70.ptx:6347) shfl.sync.idx.b32 %r1336|%p925, %r10182, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 294 (potential) branch divergence @  PC=0xa348 (main.1.sm_70.ptx:6351) @%p4445 bra BB0_587;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa3b0 (main.1.sm_70.ptx:6367) add.s32 %r24821, %r24821, 1;
GPGPU-Sim PTX: 295 (potential) branch divergence @  PC=0xa3c0 (main.1.sm_70.ptx:6369) @%p4449 bra BB0_579;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa3c8 (main.1.sm_70.ptx:6371) xor.b32 %r10245, %r6037, 58;
GPGPU-Sim PTX: 296 (potential) branch divergence @  PC=0xa450 (main.1.sm_70.ptx:6390) @%p4451 bra BB0_591;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa4b8 (main.1.sm_70.ptx:6406) shfl.sync.idx.b32 %r1351|%p933, %r10254, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 297 (potential) branch divergence @  PC=0xa4d8 (main.1.sm_70.ptx:6410) @%p4451 bra BB0_593;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa540 (main.1.sm_70.ptx:6426) shfl.sync.idx.b32 %r1355|%p937, %r10254, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 298 (potential) branch divergence @  PC=0xa560 (main.1.sm_70.ptx:6430) @%p4451 bra BB0_595;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa5c8 (main.1.sm_70.ptx:6446) shfl.sync.idx.b32 %r1359|%p941, %r10254, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 299 (potential) branch divergence @  PC=0xa5e8 (main.1.sm_70.ptx:6450) @%p4451 bra BB0_597;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa650 (main.1.sm_70.ptx:6466) add.s32 %r24822, %r24822, 1;
GPGPU-Sim PTX: 300 (potential) branch divergence @  PC=0xa660 (main.1.sm_70.ptx:6468) @%p4455 bra BB0_589;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa668 (main.1.sm_70.ptx:6470) xor.b32 %r10317, %r6037, 59;
GPGPU-Sim PTX: 301 (potential) branch divergence @  PC=0xa6f0 (main.1.sm_70.ptx:6489) @%p4457 bra BB0_601;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa758 (main.1.sm_70.ptx:6505) shfl.sync.idx.b32 %r1374|%p949, %r10326, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 302 (potential) branch divergence @  PC=0xa778 (main.1.sm_70.ptx:6509) @%p4457 bra BB0_603;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa7e0 (main.1.sm_70.ptx:6525) shfl.sync.idx.b32 %r1378|%p953, %r10326, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 303 (potential) branch divergence @  PC=0xa800 (main.1.sm_70.ptx:6529) @%p4457 bra BB0_605;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa868 (main.1.sm_70.ptx:6545) shfl.sync.idx.b32 %r1382|%p957, %r10326, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 304 (potential) branch divergence @  PC=0xa888 (main.1.sm_70.ptx:6549) @%p4457 bra BB0_607;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa8f0 (main.1.sm_70.ptx:6565) add.s32 %r24823, %r24823, 1;
GPGPU-Sim PTX: 305 (potential) branch divergence @  PC=0xa900 (main.1.sm_70.ptx:6567) @%p4461 bra BB0_599;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa908 (main.1.sm_70.ptx:6569) xor.b32 %r10389, %r6037, 60;
GPGPU-Sim PTX: 306 (potential) branch divergence @  PC=0xa990 (main.1.sm_70.ptx:6588) @%p4463 bra BB0_611;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa9f8 (main.1.sm_70.ptx:6604) shfl.sync.idx.b32 %r1397|%p965, %r10398, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 307 (potential) branch divergence @  PC=0xaa18 (main.1.sm_70.ptx:6608) @%p4463 bra BB0_613;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaa80 (main.1.sm_70.ptx:6624) shfl.sync.idx.b32 %r1401|%p969, %r10398, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 308 (potential) branch divergence @  PC=0xaaa0 (main.1.sm_70.ptx:6628) @%p4463 bra BB0_615;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xab08 (main.1.sm_70.ptx:6644) shfl.sync.idx.b32 %r1405|%p973, %r10398, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 309 (potential) branch divergence @  PC=0xab28 (main.1.sm_70.ptx:6648) @%p4463 bra BB0_617;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xab90 (main.1.sm_70.ptx:6664) add.s32 %r24824, %r24824, 1;
GPGPU-Sim PTX: 310 (potential) branch divergence @  PC=0xaba0 (main.1.sm_70.ptx:6666) @%p4467 bra BB0_609;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaba8 (main.1.sm_70.ptx:6668) xor.b32 %r10461, %r6037, 61;
GPGPU-Sim PTX: 311 (potential) branch divergence @  PC=0xac30 (main.1.sm_70.ptx:6687) @%p4469 bra BB0_621;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xac98 (main.1.sm_70.ptx:6703) shfl.sync.idx.b32 %r1420|%p981, %r10470, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 312 (potential) branch divergence @  PC=0xacb8 (main.1.sm_70.ptx:6707) @%p4469 bra BB0_623;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xad20 (main.1.sm_70.ptx:6723) shfl.sync.idx.b32 %r1424|%p985, %r10470, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 313 (potential) branch divergence @  PC=0xad40 (main.1.sm_70.ptx:6727) @%p4469 bra BB0_625;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xada8 (main.1.sm_70.ptx:6743) shfl.sync.idx.b32 %r1428|%p989, %r10470, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 314 (potential) branch divergence @  PC=0xadc8 (main.1.sm_70.ptx:6747) @%p4469 bra BB0_627;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xae30 (main.1.sm_70.ptx:6763) add.s32 %r24825, %r24825, 1;
GPGPU-Sim PTX: 315 (potential) branch divergence @  PC=0xae40 (main.1.sm_70.ptx:6765) @%p4473 bra BB0_619;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xae48 (main.1.sm_70.ptx:6767) xor.b32 %r10533, %r6037, 62;
GPGPU-Sim PTX: 316 (potential) branch divergence @  PC=0xaed0 (main.1.sm_70.ptx:6786) @%p4475 bra BB0_631;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaf38 (main.1.sm_70.ptx:6802) shfl.sync.idx.b32 %r1443|%p997, %r10542, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 317 (potential) branch divergence @  PC=0xaf58 (main.1.sm_70.ptx:6806) @%p4475 bra BB0_633;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xafc0 (main.1.sm_70.ptx:6822) shfl.sync.idx.b32 %r1447|%p1001, %r10542, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 318 (potential) branch divergence @  PC=0xafe0 (main.1.sm_70.ptx:6826) @%p4475 bra BB0_635;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb048 (main.1.sm_70.ptx:6842) shfl.sync.idx.b32 %r1451|%p1005, %r10542, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 319 (potential) branch divergence @  PC=0xb068 (main.1.sm_70.ptx:6846) @%p4475 bra BB0_637;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb0d0 (main.1.sm_70.ptx:6862) add.s32 %r24826, %r24826, 1;
GPGPU-Sim PTX: 320 (potential) branch divergence @  PC=0xb0e0 (main.1.sm_70.ptx:6864) @%p4479 bra BB0_629;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb0e8 (main.1.sm_70.ptx:6866) xor.b32 %r10605, %r6037, 63;
GPGPU-Sim PTX: 321 (potential) branch divergence @  PC=0xb170 (main.1.sm_70.ptx:6885) @%p4481 bra BB0_641;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb1d8 (main.1.sm_70.ptx:6901) shfl.sync.idx.b32 %r1466|%p1013, %r10614, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 322 (potential) branch divergence @  PC=0xb1f8 (main.1.sm_70.ptx:6905) @%p4481 bra BB0_643;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb260 (main.1.sm_70.ptx:6921) shfl.sync.idx.b32 %r1470|%p1017, %r10614, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 323 (potential) branch divergence @  PC=0xb280 (main.1.sm_70.ptx:6925) @%p4481 bra BB0_645;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb2e8 (main.1.sm_70.ptx:6941) shfl.sync.idx.b32 %r1474|%p1021, %r10614, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 324 (potential) branch divergence @  PC=0xb308 (main.1.sm_70.ptx:6945) @%p4481 bra BB0_647;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb370 (main.1.sm_70.ptx:6961) add.s32 %r24827, %r24827, 1;
GPGPU-Sim PTX: 325 (potential) branch divergence @  PC=0xb380 (main.1.sm_70.ptx:6963) @%p4485 bra BB0_639;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb388 (main.1.sm_70.ptx:6965) xor.b32 %r10677, %r6037, 64;
GPGPU-Sim PTX: 326 (potential) branch divergence @  PC=0xb410 (main.1.sm_70.ptx:6984) @%p4487 bra BB0_651;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb478 (main.1.sm_70.ptx:7000) shfl.sync.idx.b32 %r1489|%p1029, %r10686, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 327 (potential) branch divergence @  PC=0xb498 (main.1.sm_70.ptx:7004) @%p4487 bra BB0_653;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb500 (main.1.sm_70.ptx:7020) shfl.sync.idx.b32 %r1493|%p1033, %r10686, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 328 (potential) branch divergence @  PC=0xb520 (main.1.sm_70.ptx:7024) @%p4487 bra BB0_655;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb588 (main.1.sm_70.ptx:7040) shfl.sync.idx.b32 %r1497|%p1037, %r10686, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 329 (potential) branch divergence @  PC=0xb5a8 (main.1.sm_70.ptx:7044) @%p4487 bra BB0_657;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb610 (main.1.sm_70.ptx:7060) add.s32 %r24828, %r24828, 1;
GPGPU-Sim PTX: 330 (potential) branch divergence @  PC=0xb620 (main.1.sm_70.ptx:7062) @%p4491 bra BB0_649;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb628 (main.1.sm_70.ptx:7064) xor.b32 %r10749, %r6037, 65;
GPGPU-Sim PTX: 331 (potential) branch divergence @  PC=0xb6b0 (main.1.sm_70.ptx:7083) @%p4493 bra BB0_661;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb718 (main.1.sm_70.ptx:7099) shfl.sync.idx.b32 %r1512|%p1045, %r10758, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 332 (potential) branch divergence @  PC=0xb738 (main.1.sm_70.ptx:7103) @%p4493 bra BB0_663;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb7a0 (main.1.sm_70.ptx:7119) shfl.sync.idx.b32 %r1516|%p1049, %r10758, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 333 (potential) branch divergence @  PC=0xb7c0 (main.1.sm_70.ptx:7123) @%p4493 bra BB0_665;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb828 (main.1.sm_70.ptx:7139) shfl.sync.idx.b32 %r1520|%p1053, %r10758, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 334 (potential) branch divergence @  PC=0xb848 (main.1.sm_70.ptx:7143) @%p4493 bra BB0_667;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb8b0 (main.1.sm_70.ptx:7159) add.s32 %r24829, %r24829, 1;
GPGPU-Sim PTX: 335 (potential) branch divergence @  PC=0xb8c0 (main.1.sm_70.ptx:7161) @%p4497 bra BB0_659;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb8c8 (main.1.sm_70.ptx:7163) xor.b32 %r10821, %r6037, 66;
GPGPU-Sim PTX: 336 (potential) branch divergence @  PC=0xb950 (main.1.sm_70.ptx:7182) @%p4499 bra BB0_671;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb9b8 (main.1.sm_70.ptx:7198) shfl.sync.idx.b32 %r1535|%p1061, %r10830, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 337 (potential) branch divergence @  PC=0xb9d8 (main.1.sm_70.ptx:7202) @%p4499 bra BB0_673;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba40 (main.1.sm_70.ptx:7218) shfl.sync.idx.b32 %r1539|%p1065, %r10830, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 338 (potential) branch divergence @  PC=0xba60 (main.1.sm_70.ptx:7222) @%p4499 bra BB0_675;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbac8 (main.1.sm_70.ptx:7238) shfl.sync.idx.b32 %r1543|%p1069, %r10830, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 339 (potential) branch divergence @  PC=0xbae8 (main.1.sm_70.ptx:7242) @%p4499 bra BB0_677;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb50 (main.1.sm_70.ptx:7258) add.s32 %r24830, %r24830, 1;
GPGPU-Sim PTX: 340 (potential) branch divergence @  PC=0xbb60 (main.1.sm_70.ptx:7260) @%p4503 bra BB0_669;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb68 (main.1.sm_70.ptx:7262) xor.b32 %r10893, %r6037, 67;
GPGPU-Sim PTX: 341 (potential) branch divergence @  PC=0xbbf0 (main.1.sm_70.ptx:7281) @%p4505 bra BB0_681;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbc58 (main.1.sm_70.ptx:7297) shfl.sync.idx.b32 %r1558|%p1077, %r10902, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 342 (potential) branch divergence @  PC=0xbc78 (main.1.sm_70.ptx:7301) @%p4505 bra BB0_683;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbce0 (main.1.sm_70.ptx:7317) shfl.sync.idx.b32 %r1562|%p1081, %r10902, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 343 (potential) branch divergence @  PC=0xbd00 (main.1.sm_70.ptx:7321) @%p4505 bra BB0_685;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd68 (main.1.sm_70.ptx:7337) shfl.sync.idx.b32 %r1566|%p1085, %r10902, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 344 (potential) branch divergence @  PC=0xbd88 (main.1.sm_70.ptx:7341) @%p4505 bra BB0_687;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbdf0 (main.1.sm_70.ptx:7357) add.s32 %r24831, %r24831, 1;
GPGPU-Sim PTX: 345 (potential) branch divergence @  PC=0xbe00 (main.1.sm_70.ptx:7359) @%p4509 bra BB0_679;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbe08 (main.1.sm_70.ptx:7361) xor.b32 %r10965, %r6037, 68;
GPGPU-Sim PTX: 346 (potential) branch divergence @  PC=0xbe90 (main.1.sm_70.ptx:7380) @%p4511 bra BB0_691;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbef8 (main.1.sm_70.ptx:7396) shfl.sync.idx.b32 %r1581|%p1093, %r10974, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 347 (potential) branch divergence @  PC=0xbf18 (main.1.sm_70.ptx:7400) @%p4511 bra BB0_693;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbf80 (main.1.sm_70.ptx:7416) shfl.sync.idx.b32 %r1585|%p1097, %r10974, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 348 (potential) branch divergence @  PC=0xbfa0 (main.1.sm_70.ptx:7420) @%p4511 bra BB0_695;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc008 (main.1.sm_70.ptx:7436) shfl.sync.idx.b32 %r1589|%p1101, %r10974, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 349 (potential) branch divergence @  PC=0xc028 (main.1.sm_70.ptx:7440) @%p4511 bra BB0_697;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc090 (main.1.sm_70.ptx:7456) add.s32 %r24832, %r24832, 1;
GPGPU-Sim PTX: 350 (potential) branch divergence @  PC=0xc0a0 (main.1.sm_70.ptx:7458) @%p4515 bra BB0_689;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc0a8 (main.1.sm_70.ptx:7460) xor.b32 %r11037, %r6037, 69;
GPGPU-Sim PTX: 351 (potential) branch divergence @  PC=0xc130 (main.1.sm_70.ptx:7479) @%p4517 bra BB0_701;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc198 (main.1.sm_70.ptx:7495) shfl.sync.idx.b32 %r1604|%p1109, %r11046, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 352 (potential) branch divergence @  PC=0xc1b8 (main.1.sm_70.ptx:7499) @%p4517 bra BB0_703;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc220 (main.1.sm_70.ptx:7515) shfl.sync.idx.b32 %r1608|%p1113, %r11046, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 353 (potential) branch divergence @  PC=0xc240 (main.1.sm_70.ptx:7519) @%p4517 bra BB0_705;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc2a8 (main.1.sm_70.ptx:7535) shfl.sync.idx.b32 %r1612|%p1117, %r11046, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 354 (potential) branch divergence @  PC=0xc2c8 (main.1.sm_70.ptx:7539) @%p4517 bra BB0_707;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc330 (main.1.sm_70.ptx:7555) add.s32 %r24833, %r24833, 1;
GPGPU-Sim PTX: 355 (potential) branch divergence @  PC=0xc340 (main.1.sm_70.ptx:7557) @%p4521 bra BB0_699;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc348 (main.1.sm_70.ptx:7559) xor.b32 %r11109, %r6037, 70;
GPGPU-Sim PTX: 356 (potential) branch divergence @  PC=0xc3d0 (main.1.sm_70.ptx:7578) @%p4523 bra BB0_711;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc438 (main.1.sm_70.ptx:7594) shfl.sync.idx.b32 %r1627|%p1125, %r11118, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 357 (potential) branch divergence @  PC=0xc458 (main.1.sm_70.ptx:7598) @%p4523 bra BB0_713;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc4c0 (main.1.sm_70.ptx:7614) shfl.sync.idx.b32 %r1631|%p1129, %r11118, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 358 (potential) branch divergence @  PC=0xc4e0 (main.1.sm_70.ptx:7618) @%p4523 bra BB0_715;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc548 (main.1.sm_70.ptx:7634) shfl.sync.idx.b32 %r1635|%p1133, %r11118, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 359 (potential) branch divergence @  PC=0xc568 (main.1.sm_70.ptx:7638) @%p4523 bra BB0_717;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc5d0 (main.1.sm_70.ptx:7654) add.s32 %r24834, %r24834, 1;
GPGPU-Sim PTX: 360 (potential) branch divergence @  PC=0xc5e0 (main.1.sm_70.ptx:7656) @%p4527 bra BB0_709;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc5e8 (main.1.sm_70.ptx:7658) xor.b32 %r11181, %r6037, 71;
GPGPU-Sim PTX: 361 (potential) branch divergence @  PC=0xc670 (main.1.sm_70.ptx:7677) @%p4529 bra BB0_721;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc6d8 (main.1.sm_70.ptx:7693) shfl.sync.idx.b32 %r1650|%p1141, %r11190, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 362 (potential) branch divergence @  PC=0xc6f8 (main.1.sm_70.ptx:7697) @%p4529 bra BB0_723;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc760 (main.1.sm_70.ptx:7713) shfl.sync.idx.b32 %r1654|%p1145, %r11190, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 363 (potential) branch divergence @  PC=0xc780 (main.1.sm_70.ptx:7717) @%p4529 bra BB0_725;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc7e8 (main.1.sm_70.ptx:7733) shfl.sync.idx.b32 %r1658|%p1149, %r11190, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 364 (potential) branch divergence @  PC=0xc808 (main.1.sm_70.ptx:7737) @%p4529 bra BB0_727;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc870 (main.1.sm_70.ptx:7753) add.s32 %r24835, %r24835, 1;
GPGPU-Sim PTX: 365 (potential) branch divergence @  PC=0xc880 (main.1.sm_70.ptx:7755) @%p4533 bra BB0_719;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc888 (main.1.sm_70.ptx:7757) xor.b32 %r11253, %r6037, 72;
GPGPU-Sim PTX: 366 (potential) branch divergence @  PC=0xc910 (main.1.sm_70.ptx:7776) @%p4535 bra BB0_731;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc978 (main.1.sm_70.ptx:7792) shfl.sync.idx.b32 %r1673|%p1157, %r11262, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 367 (potential) branch divergence @  PC=0xc998 (main.1.sm_70.ptx:7796) @%p4535 bra BB0_733;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca00 (main.1.sm_70.ptx:7812) shfl.sync.idx.b32 %r1677|%p1161, %r11262, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 368 (potential) branch divergence @  PC=0xca20 (main.1.sm_70.ptx:7816) @%p4535 bra BB0_735;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca88 (main.1.sm_70.ptx:7832) shfl.sync.idx.b32 %r1681|%p1165, %r11262, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 369 (potential) branch divergence @  PC=0xcaa8 (main.1.sm_70.ptx:7836) @%p4535 bra BB0_737;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb10 (main.1.sm_70.ptx:7852) add.s32 %r24836, %r24836, 1;
GPGPU-Sim PTX: 370 (potential) branch divergence @  PC=0xcb20 (main.1.sm_70.ptx:7854) @%p4539 bra BB0_729;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb28 (main.1.sm_70.ptx:7856) xor.b32 %r11325, %r6037, 73;
GPGPU-Sim PTX: 371 (potential) branch divergence @  PC=0xcbb0 (main.1.sm_70.ptx:7875) @%p4541 bra BB0_741;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc18 (main.1.sm_70.ptx:7891) shfl.sync.idx.b32 %r1696|%p1173, %r11334, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 372 (potential) branch divergence @  PC=0xcc38 (main.1.sm_70.ptx:7895) @%p4541 bra BB0_743;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcca0 (main.1.sm_70.ptx:7911) shfl.sync.idx.b32 %r1700|%p1177, %r11334, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 373 (potential) branch divergence @  PC=0xccc0 (main.1.sm_70.ptx:7915) @%p4541 bra BB0_745;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd28 (main.1.sm_70.ptx:7931) shfl.sync.idx.b32 %r1704|%p1181, %r11334, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 374 (potential) branch divergence @  PC=0xcd48 (main.1.sm_70.ptx:7935) @%p4541 bra BB0_747;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcdb0 (main.1.sm_70.ptx:7951) add.s32 %r24837, %r24837, 1;
GPGPU-Sim PTX: 375 (potential) branch divergence @  PC=0xcdc0 (main.1.sm_70.ptx:7953) @%p4545 bra BB0_739;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcdc8 (main.1.sm_70.ptx:7955) xor.b32 %r11397, %r6037, 74;
GPGPU-Sim PTX: 376 (potential) branch divergence @  PC=0xce50 (main.1.sm_70.ptx:7974) @%p4547 bra BB0_751;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xceb8 (main.1.sm_70.ptx:7990) shfl.sync.idx.b32 %r1719|%p1189, %r11406, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 377 (potential) branch divergence @  PC=0xced8 (main.1.sm_70.ptx:7994) @%p4547 bra BB0_753;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcf40 (main.1.sm_70.ptx:8010) shfl.sync.idx.b32 %r1723|%p1193, %r11406, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 378 (potential) branch divergence @  PC=0xcf60 (main.1.sm_70.ptx:8014) @%p4547 bra BB0_755;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcfc8 (main.1.sm_70.ptx:8030) shfl.sync.idx.b32 %r1727|%p1197, %r11406, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 379 (potential) branch divergence @  PC=0xcfe8 (main.1.sm_70.ptx:8034) @%p4547 bra BB0_757;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd050 (main.1.sm_70.ptx:8050) add.s32 %r24838, %r24838, 1;
GPGPU-Sim PTX: 380 (potential) branch divergence @  PC=0xd060 (main.1.sm_70.ptx:8052) @%p4551 bra BB0_749;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd068 (main.1.sm_70.ptx:8054) xor.b32 %r11469, %r6037, 75;
GPGPU-Sim PTX: 381 (potential) branch divergence @  PC=0xd0f0 (main.1.sm_70.ptx:8073) @%p4553 bra BB0_761;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd158 (main.1.sm_70.ptx:8089) shfl.sync.idx.b32 %r1742|%p1205, %r11478, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 382 (potential) branch divergence @  PC=0xd178 (main.1.sm_70.ptx:8093) @%p4553 bra BB0_763;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd1e0 (main.1.sm_70.ptx:8109) shfl.sync.idx.b32 %r1746|%p1209, %r11478, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 383 (potential) branch divergence @  PC=0xd200 (main.1.sm_70.ptx:8113) @%p4553 bra BB0_765;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd268 (main.1.sm_70.ptx:8129) shfl.sync.idx.b32 %r1750|%p1213, %r11478, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 384 (potential) branch divergence @  PC=0xd288 (main.1.sm_70.ptx:8133) @%p4553 bra BB0_767;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd2f0 (main.1.sm_70.ptx:8149) add.s32 %r24839, %r24839, 1;
GPGPU-Sim PTX: 385 (potential) branch divergence @  PC=0xd300 (main.1.sm_70.ptx:8151) @%p4557 bra BB0_759;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd308 (main.1.sm_70.ptx:8153) xor.b32 %r11541, %r6037, 76;
GPGPU-Sim PTX: 386 (potential) branch divergence @  PC=0xd390 (main.1.sm_70.ptx:8172) @%p4559 bra BB0_771;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd3f8 (main.1.sm_70.ptx:8188) shfl.sync.idx.b32 %r1765|%p1221, %r11550, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 387 (potential) branch divergence @  PC=0xd418 (main.1.sm_70.ptx:8192) @%p4559 bra BB0_773;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd480 (main.1.sm_70.ptx:8208) shfl.sync.idx.b32 %r1769|%p1225, %r11550, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 388 (potential) branch divergence @  PC=0xd4a0 (main.1.sm_70.ptx:8212) @%p4559 bra BB0_775;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd508 (main.1.sm_70.ptx:8228) shfl.sync.idx.b32 %r1773|%p1229, %r11550, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 389 (potential) branch divergence @  PC=0xd528 (main.1.sm_70.ptx:8232) @%p4559 bra BB0_777;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd590 (main.1.sm_70.ptx:8248) add.s32 %r24840, %r24840, 1;
GPGPU-Sim PTX: 390 (potential) branch divergence @  PC=0xd5a0 (main.1.sm_70.ptx:8250) @%p4563 bra BB0_769;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd5a8 (main.1.sm_70.ptx:8252) xor.b32 %r11613, %r6037, 77;
GPGPU-Sim PTX: 391 (potential) branch divergence @  PC=0xd630 (main.1.sm_70.ptx:8271) @%p4565 bra BB0_781;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd698 (main.1.sm_70.ptx:8287) shfl.sync.idx.b32 %r1788|%p1237, %r11622, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 392 (potential) branch divergence @  PC=0xd6b8 (main.1.sm_70.ptx:8291) @%p4565 bra BB0_783;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd720 (main.1.sm_70.ptx:8307) shfl.sync.idx.b32 %r1792|%p1241, %r11622, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 393 (potential) branch divergence @  PC=0xd740 (main.1.sm_70.ptx:8311) @%p4565 bra BB0_785;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd7a8 (main.1.sm_70.ptx:8327) shfl.sync.idx.b32 %r1796|%p1245, %r11622, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 394 (potential) branch divergence @  PC=0xd7c8 (main.1.sm_70.ptx:8331) @%p4565 bra BB0_787;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd830 (main.1.sm_70.ptx:8347) add.s32 %r24841, %r24841, 1;
GPGPU-Sim PTX: 395 (potential) branch divergence @  PC=0xd840 (main.1.sm_70.ptx:8349) @%p4569 bra BB0_779;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd848 (main.1.sm_70.ptx:8351) xor.b32 %r11685, %r6037, 78;
GPGPU-Sim PTX: 396 (potential) branch divergence @  PC=0xd8d0 (main.1.sm_70.ptx:8370) @%p4571 bra BB0_791;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd938 (main.1.sm_70.ptx:8386) shfl.sync.idx.b32 %r1811|%p1253, %r11694, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 397 (potential) branch divergence @  PC=0xd958 (main.1.sm_70.ptx:8390) @%p4571 bra BB0_793;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd9c0 (main.1.sm_70.ptx:8406) shfl.sync.idx.b32 %r1815|%p1257, %r11694, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 398 (potential) branch divergence @  PC=0xd9e0 (main.1.sm_70.ptx:8410) @%p4571 bra BB0_795;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xda48 (main.1.sm_70.ptx:8426) shfl.sync.idx.b32 %r1819|%p1261, %r11694, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 399 (potential) branch divergence @  PC=0xda68 (main.1.sm_70.ptx:8430) @%p4571 bra BB0_797;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdad0 (main.1.sm_70.ptx:8446) add.s32 %r24842, %r24842, 1;
GPGPU-Sim PTX: 400 (potential) branch divergence @  PC=0xdae0 (main.1.sm_70.ptx:8448) @%p4575 bra BB0_789;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdae8 (main.1.sm_70.ptx:8450) xor.b32 %r11757, %r6037, 79;
GPGPU-Sim PTX: 401 (potential) branch divergence @  PC=0xdb70 (main.1.sm_70.ptx:8469) @%p4577 bra BB0_801;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdbd8 (main.1.sm_70.ptx:8485) shfl.sync.idx.b32 %r1834|%p1269, %r11766, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 402 (potential) branch divergence @  PC=0xdbf8 (main.1.sm_70.ptx:8489) @%p4577 bra BB0_803;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdc60 (main.1.sm_70.ptx:8505) shfl.sync.idx.b32 %r1838|%p1273, %r11766, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 403 (potential) branch divergence @  PC=0xdc80 (main.1.sm_70.ptx:8509) @%p4577 bra BB0_805;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdce8 (main.1.sm_70.ptx:8525) shfl.sync.idx.b32 %r1842|%p1277, %r11766, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 404 (potential) branch divergence @  PC=0xdd08 (main.1.sm_70.ptx:8529) @%p4577 bra BB0_807;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdd70 (main.1.sm_70.ptx:8545) add.s32 %r24843, %r24843, 1;
GPGPU-Sim PTX: 405 (potential) branch divergence @  PC=0xdd80 (main.1.sm_70.ptx:8547) @%p4581 bra BB0_799;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdd88 (main.1.sm_70.ptx:8549) xor.b32 %r11829, %r6037, 80;
GPGPU-Sim PTX: 406 (potential) branch divergence @  PC=0xde10 (main.1.sm_70.ptx:8568) @%p4583 bra BB0_811;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde78 (main.1.sm_70.ptx:8584) shfl.sync.idx.b32 %r1857|%p1285, %r11838, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 407 (potential) branch divergence @  PC=0xde98 (main.1.sm_70.ptx:8588) @%p4583 bra BB0_813;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf00 (main.1.sm_70.ptx:8604) shfl.sync.idx.b32 %r1861|%p1289, %r11838, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 408 (potential) branch divergence @  PC=0xdf20 (main.1.sm_70.ptx:8608) @%p4583 bra BB0_815;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf88 (main.1.sm_70.ptx:8624) shfl.sync.idx.b32 %r1865|%p1293, %r11838, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 409 (potential) branch divergence @  PC=0xdfa8 (main.1.sm_70.ptx:8628) @%p4583 bra BB0_817;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe010 (main.1.sm_70.ptx:8644) add.s32 %r24844, %r24844, 1;
GPGPU-Sim PTX: 410 (potential) branch divergence @  PC=0xe020 (main.1.sm_70.ptx:8646) @%p4587 bra BB0_809;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe028 (main.1.sm_70.ptx:8648) xor.b32 %r11901, %r6037, 81;
GPGPU-Sim PTX: 411 (potential) branch divergence @  PC=0xe0b0 (main.1.sm_70.ptx:8667) @%p4589 bra BB0_821;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe118 (main.1.sm_70.ptx:8683) shfl.sync.idx.b32 %r1880|%p1301, %r11910, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 412 (potential) branch divergence @  PC=0xe138 (main.1.sm_70.ptx:8687) @%p4589 bra BB0_823;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe1a0 (main.1.sm_70.ptx:8703) shfl.sync.idx.b32 %r1884|%p1305, %r11910, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 413 (potential) branch divergence @  PC=0xe1c0 (main.1.sm_70.ptx:8707) @%p4589 bra BB0_825;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe228 (main.1.sm_70.ptx:8723) shfl.sync.idx.b32 %r1888|%p1309, %r11910, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 414 (potential) branch divergence @  PC=0xe248 (main.1.sm_70.ptx:8727) @%p4589 bra BB0_827;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe2b0 (main.1.sm_70.ptx:8743) add.s32 %r24845, %r24845, 1;
GPGPU-Sim PTX: 415 (potential) branch divergence @  PC=0xe2c0 (main.1.sm_70.ptx:8745) @%p4593 bra BB0_819;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe2c8 (main.1.sm_70.ptx:8747) xor.b32 %r11973, %r6037, 82;
GPGPU-Sim PTX: 416 (potential) branch divergence @  PC=0xe350 (main.1.sm_70.ptx:8766) @%p4595 bra BB0_831;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe3b8 (main.1.sm_70.ptx:8782) shfl.sync.idx.b32 %r1903|%p1317, %r11982, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 417 (potential) branch divergence @  PC=0xe3d8 (main.1.sm_70.ptx:8786) @%p4595 bra BB0_833;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe440 (main.1.sm_70.ptx:8802) shfl.sync.idx.b32 %r1907|%p1321, %r11982, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 418 (potential) branch divergence @  PC=0xe460 (main.1.sm_70.ptx:8806) @%p4595 bra BB0_835;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe4c8 (main.1.sm_70.ptx:8822) shfl.sync.idx.b32 %r1911|%p1325, %r11982, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 419 (potential) branch divergence @  PC=0xe4e8 (main.1.sm_70.ptx:8826) @%p4595 bra BB0_837;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe550 (main.1.sm_70.ptx:8842) add.s32 %r24846, %r24846, 1;
GPGPU-Sim PTX: 420 (potential) branch divergence @  PC=0xe560 (main.1.sm_70.ptx:8844) @%p4599 bra BB0_829;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe568 (main.1.sm_70.ptx:8846) xor.b32 %r12045, %r6037, 83;
GPGPU-Sim PTX: 421 (potential) branch divergence @  PC=0xe5f0 (main.1.sm_70.ptx:8865) @%p4601 bra BB0_841;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe658 (main.1.sm_70.ptx:8881) shfl.sync.idx.b32 %r1926|%p1333, %r12054, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 422 (potential) branch divergence @  PC=0xe678 (main.1.sm_70.ptx:8885) @%p4601 bra BB0_843;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe6e0 (main.1.sm_70.ptx:8901) shfl.sync.idx.b32 %r1930|%p1337, %r12054, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 423 (potential) branch divergence @  PC=0xe700 (main.1.sm_70.ptx:8905) @%p4601 bra BB0_845;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe768 (main.1.sm_70.ptx:8921) shfl.sync.idx.b32 %r1934|%p1341, %r12054, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 424 (potential) branch divergence @  PC=0xe788 (main.1.sm_70.ptx:8925) @%p4601 bra BB0_847;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe7f0 (main.1.sm_70.ptx:8941) add.s32 %r24847, %r24847, 1;
GPGPU-Sim PTX: 425 (potential) branch divergence @  PC=0xe800 (main.1.sm_70.ptx:8943) @%p4605 bra BB0_839;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe808 (main.1.sm_70.ptx:8945) xor.b32 %r12117, %r6037, 84;
GPGPU-Sim PTX: 426 (potential) branch divergence @  PC=0xe890 (main.1.sm_70.ptx:8964) @%p4607 bra BB0_851;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe8f8 (main.1.sm_70.ptx:8980) shfl.sync.idx.b32 %r1949|%p1349, %r12126, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 427 (potential) branch divergence @  PC=0xe918 (main.1.sm_70.ptx:8984) @%p4607 bra BB0_853;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe980 (main.1.sm_70.ptx:9000) shfl.sync.idx.b32 %r1953|%p1353, %r12126, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 428 (potential) branch divergence @  PC=0xe9a0 (main.1.sm_70.ptx:9004) @%p4607 bra BB0_855;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xea08 (main.1.sm_70.ptx:9020) shfl.sync.idx.b32 %r1957|%p1357, %r12126, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 429 (potential) branch divergence @  PC=0xea28 (main.1.sm_70.ptx:9024) @%p4607 bra BB0_857;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xea90 (main.1.sm_70.ptx:9040) add.s32 %r24848, %r24848, 1;
GPGPU-Sim PTX: 430 (potential) branch divergence @  PC=0xeaa0 (main.1.sm_70.ptx:9042) @%p4611 bra BB0_849;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeaa8 (main.1.sm_70.ptx:9044) xor.b32 %r12189, %r6037, 85;
GPGPU-Sim PTX: 431 (potential) branch divergence @  PC=0xeb30 (main.1.sm_70.ptx:9063) @%p4613 bra BB0_861;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb98 (main.1.sm_70.ptx:9079) shfl.sync.idx.b32 %r1972|%p1365, %r12198, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 432 (potential) branch divergence @  PC=0xebb8 (main.1.sm_70.ptx:9083) @%p4613 bra BB0_863;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec20 (main.1.sm_70.ptx:9099) shfl.sync.idx.b32 %r1976|%p1369, %r12198, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 433 (potential) branch divergence @  PC=0xec40 (main.1.sm_70.ptx:9103) @%p4613 bra BB0_865;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeca8 (main.1.sm_70.ptx:9119) shfl.sync.idx.b32 %r1980|%p1373, %r12198, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 434 (potential) branch divergence @  PC=0xecc8 (main.1.sm_70.ptx:9123) @%p4613 bra BB0_867;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xed30 (main.1.sm_70.ptx:9139) add.s32 %r24849, %r24849, 1;
GPGPU-Sim PTX: 435 (potential) branch divergence @  PC=0xed40 (main.1.sm_70.ptx:9141) @%p4617 bra BB0_859;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xed48 (main.1.sm_70.ptx:9143) xor.b32 %r12261, %r6037, 86;
GPGPU-Sim PTX: 436 (potential) branch divergence @  PC=0xedd0 (main.1.sm_70.ptx:9162) @%p4619 bra BB0_871;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xee38 (main.1.sm_70.ptx:9178) shfl.sync.idx.b32 %r1995|%p1381, %r12270, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 437 (potential) branch divergence @  PC=0xee58 (main.1.sm_70.ptx:9182) @%p4619 bra BB0_873;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeec0 (main.1.sm_70.ptx:9198) shfl.sync.idx.b32 %r1999|%p1385, %r12270, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 438 (potential) branch divergence @  PC=0xeee0 (main.1.sm_70.ptx:9202) @%p4619 bra BB0_875;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xef48 (main.1.sm_70.ptx:9218) shfl.sync.idx.b32 %r2003|%p1389, %r12270, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 439 (potential) branch divergence @  PC=0xef68 (main.1.sm_70.ptx:9222) @%p4619 bra BB0_877;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xefd0 (main.1.sm_70.ptx:9238) add.s32 %r24850, %r24850, 1;
GPGPU-Sim PTX: 440 (potential) branch divergence @  PC=0xefe0 (main.1.sm_70.ptx:9240) @%p4623 bra BB0_869;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xefe8 (main.1.sm_70.ptx:9242) xor.b32 %r12333, %r6037, 87;
GPGPU-Sim PTX: 441 (potential) branch divergence @  PC=0xf070 (main.1.sm_70.ptx:9261) @%p4625 bra BB0_881;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf0d8 (main.1.sm_70.ptx:9277) shfl.sync.idx.b32 %r2018|%p1397, %r12342, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 442 (potential) branch divergence @  PC=0xf0f8 (main.1.sm_70.ptx:9281) @%p4625 bra BB0_883;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf160 (main.1.sm_70.ptx:9297) shfl.sync.idx.b32 %r2022|%p1401, %r12342, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 443 (potential) branch divergence @  PC=0xf180 (main.1.sm_70.ptx:9301) @%p4625 bra BB0_885;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf1e8 (main.1.sm_70.ptx:9317) shfl.sync.idx.b32 %r2026|%p1405, %r12342, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 444 (potential) branch divergence @  PC=0xf208 (main.1.sm_70.ptx:9321) @%p4625 bra BB0_887;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf270 (main.1.sm_70.ptx:9337) add.s32 %r24851, %r24851, 1;
GPGPU-Sim PTX: 445 (potential) branch divergence @  PC=0xf280 (main.1.sm_70.ptx:9339) @%p4629 bra BB0_879;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf288 (main.1.sm_70.ptx:9341) xor.b32 %r12405, %r6037, 88;
GPGPU-Sim PTX: 446 (potential) branch divergence @  PC=0xf310 (main.1.sm_70.ptx:9360) @%p4631 bra BB0_891;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf378 (main.1.sm_70.ptx:9376) shfl.sync.idx.b32 %r2041|%p1413, %r12414, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 447 (potential) branch divergence @  PC=0xf398 (main.1.sm_70.ptx:9380) @%p4631 bra BB0_893;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf400 (main.1.sm_70.ptx:9396) shfl.sync.idx.b32 %r2045|%p1417, %r12414, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 448 (potential) branch divergence @  PC=0xf420 (main.1.sm_70.ptx:9400) @%p4631 bra BB0_895;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf488 (main.1.sm_70.ptx:9416) shfl.sync.idx.b32 %r2049|%p1421, %r12414, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 449 (potential) branch divergence @  PC=0xf4a8 (main.1.sm_70.ptx:9420) @%p4631 bra BB0_897;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf510 (main.1.sm_70.ptx:9436) add.s32 %r24852, %r24852, 1;
GPGPU-Sim PTX: 450 (potential) branch divergence @  PC=0xf520 (main.1.sm_70.ptx:9438) @%p4635 bra BB0_889;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf528 (main.1.sm_70.ptx:9440) xor.b32 %r12477, %r6037, 89;
GPGPU-Sim PTX: 451 (potential) branch divergence @  PC=0xf5b0 (main.1.sm_70.ptx:9459) @%p4637 bra BB0_901;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf618 (main.1.sm_70.ptx:9475) shfl.sync.idx.b32 %r2064|%p1429, %r12486, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 452 (potential) branch divergence @  PC=0xf638 (main.1.sm_70.ptx:9479) @%p4637 bra BB0_903;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf6a0 (main.1.sm_70.ptx:9495) shfl.sync.idx.b32 %r2068|%p1433, %r12486, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 453 (potential) branch divergence @  PC=0xf6c0 (main.1.sm_70.ptx:9499) @%p4637 bra BB0_905;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf728 (main.1.sm_70.ptx:9515) shfl.sync.idx.b32 %r2072|%p1437, %r12486, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 454 (potential) branch divergence @  PC=0xf748 (main.1.sm_70.ptx:9519) @%p4637 bra BB0_907;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf7b0 (main.1.sm_70.ptx:9535) add.s32 %r24853, %r24853, 1;
GPGPU-Sim PTX: 455 (potential) branch divergence @  PC=0xf7c0 (main.1.sm_70.ptx:9537) @%p4641 bra BB0_899;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf7c8 (main.1.sm_70.ptx:9539) xor.b32 %r12549, %r6037, 90;
GPGPU-Sim PTX: 456 (potential) branch divergence @  PC=0xf850 (main.1.sm_70.ptx:9558) @%p4643 bra BB0_911;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf8b8 (main.1.sm_70.ptx:9574) shfl.sync.idx.b32 %r2087|%p1445, %r12558, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 457 (potential) branch divergence @  PC=0xf8d8 (main.1.sm_70.ptx:9578) @%p4643 bra BB0_913;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf940 (main.1.sm_70.ptx:9594) shfl.sync.idx.b32 %r2091|%p1449, %r12558, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 458 (potential) branch divergence @  PC=0xf960 (main.1.sm_70.ptx:9598) @%p4643 bra BB0_915;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf9c8 (main.1.sm_70.ptx:9614) shfl.sync.idx.b32 %r2095|%p1453, %r12558, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 459 (potential) branch divergence @  PC=0xf9e8 (main.1.sm_70.ptx:9618) @%p4643 bra BB0_917;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfa50 (main.1.sm_70.ptx:9634) add.s32 %r24854, %r24854, 1;
GPGPU-Sim PTX: 460 (potential) branch divergence @  PC=0xfa60 (main.1.sm_70.ptx:9636) @%p4647 bra BB0_909;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfa68 (main.1.sm_70.ptx:9638) xor.b32 %r12621, %r6037, 91;
GPGPU-Sim PTX: 461 (potential) branch divergence @  PC=0xfaf0 (main.1.sm_70.ptx:9657) @%p4649 bra BB0_921;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb58 (main.1.sm_70.ptx:9673) shfl.sync.idx.b32 %r2110|%p1461, %r12630, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 462 (potential) branch divergence @  PC=0xfb78 (main.1.sm_70.ptx:9677) @%p4649 bra BB0_923;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfbe0 (main.1.sm_70.ptx:9693) shfl.sync.idx.b32 %r2114|%p1465, %r12630, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 463 (potential) branch divergence @  PC=0xfc00 (main.1.sm_70.ptx:9697) @%p4649 bra BB0_925;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc68 (main.1.sm_70.ptx:9713) shfl.sync.idx.b32 %r2118|%p1469, %r12630, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 464 (potential) branch divergence @  PC=0xfc88 (main.1.sm_70.ptx:9717) @%p4649 bra BB0_927;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfcf0 (main.1.sm_70.ptx:9733) add.s32 %r24855, %r24855, 1;
GPGPU-Sim PTX: 465 (potential) branch divergence @  PC=0xfd00 (main.1.sm_70.ptx:9735) @%p4653 bra BB0_919;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfd08 (main.1.sm_70.ptx:9737) xor.b32 %r12693, %r6037, 92;
GPGPU-Sim PTX: 466 (potential) branch divergence @  PC=0xfd90 (main.1.sm_70.ptx:9756) @%p4655 bra BB0_931;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfdf8 (main.1.sm_70.ptx:9772) shfl.sync.idx.b32 %r2133|%p1477, %r12702, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 467 (potential) branch divergence @  PC=0xfe18 (main.1.sm_70.ptx:9776) @%p4655 bra BB0_933;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe80 (main.1.sm_70.ptx:9792) shfl.sync.idx.b32 %r2137|%p1481, %r12702, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 468 (potential) branch divergence @  PC=0xfea0 (main.1.sm_70.ptx:9796) @%p4655 bra BB0_935;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xff08 (main.1.sm_70.ptx:9812) shfl.sync.idx.b32 %r2141|%p1485, %r12702, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 469 (potential) branch divergence @  PC=0xff28 (main.1.sm_70.ptx:9816) @%p4655 bra BB0_937;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xff90 (main.1.sm_70.ptx:9832) add.s32 %r24856, %r24856, 1;
GPGPU-Sim PTX: 470 (potential) branch divergence @  PC=0xffa0 (main.1.sm_70.ptx:9834) @%p4659 bra BB0_929;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xffa8 (main.1.sm_70.ptx:9836) xor.b32 %r12765, %r6037, 93;
GPGPU-Sim PTX: 471 (potential) branch divergence @  PC=0x10030 (main.1.sm_70.ptx:9855) @%p4661 bra BB0_941;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10098 (main.1.sm_70.ptx:9871) shfl.sync.idx.b32 %r2156|%p1493, %r12774, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 472 (potential) branch divergence @  PC=0x100b8 (main.1.sm_70.ptx:9875) @%p4661 bra BB0_943;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10120 (main.1.sm_70.ptx:9891) shfl.sync.idx.b32 %r2160|%p1497, %r12774, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 473 (potential) branch divergence @  PC=0x10140 (main.1.sm_70.ptx:9895) @%p4661 bra BB0_945;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x101a8 (main.1.sm_70.ptx:9911) shfl.sync.idx.b32 %r2164|%p1501, %r12774, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 474 (potential) branch divergence @  PC=0x101c8 (main.1.sm_70.ptx:9915) @%p4661 bra BB0_947;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10230 (main.1.sm_70.ptx:9931) add.s32 %r24857, %r24857, 1;
GPGPU-Sim PTX: 475 (potential) branch divergence @  PC=0x10240 (main.1.sm_70.ptx:9933) @%p4665 bra BB0_939;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10248 (main.1.sm_70.ptx:9935) xor.b32 %r12837, %r6037, 94;
GPGPU-Sim PTX: 476 (potential) branch divergence @  PC=0x102d0 (main.1.sm_70.ptx:9954) @%p4667 bra BB0_951;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10338 (main.1.sm_70.ptx:9970) shfl.sync.idx.b32 %r2179|%p1509, %r12846, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 477 (potential) branch divergence @  PC=0x10358 (main.1.sm_70.ptx:9974) @%p4667 bra BB0_953;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x103c0 (main.1.sm_70.ptx:9990) shfl.sync.idx.b32 %r2183|%p1513, %r12846, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 478 (potential) branch divergence @  PC=0x103e0 (main.1.sm_70.ptx:9994) @%p4667 bra BB0_955;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10448 (main.1.sm_70.ptx:10010) shfl.sync.idx.b32 %r2187|%p1517, %r12846, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 479 (potential) branch divergence @  PC=0x10468 (main.1.sm_70.ptx:10014) @%p4667 bra BB0_957;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x104d0 (main.1.sm_70.ptx:10030) add.s32 %r24858, %r24858, 1;
GPGPU-Sim PTX: 480 (potential) branch divergence @  PC=0x104e0 (main.1.sm_70.ptx:10032) @%p4671 bra BB0_949;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x104e8 (main.1.sm_70.ptx:10034) xor.b32 %r12909, %r6037, 95;
GPGPU-Sim PTX: 481 (potential) branch divergence @  PC=0x10570 (main.1.sm_70.ptx:10053) @%p4673 bra BB0_961;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x105d8 (main.1.sm_70.ptx:10069) shfl.sync.idx.b32 %r2202|%p1525, %r12918, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 482 (potential) branch divergence @  PC=0x105f8 (main.1.sm_70.ptx:10073) @%p4673 bra BB0_963;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10660 (main.1.sm_70.ptx:10089) shfl.sync.idx.b32 %r2206|%p1529, %r12918, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 483 (potential) branch divergence @  PC=0x10680 (main.1.sm_70.ptx:10093) @%p4673 bra BB0_965;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x106e8 (main.1.sm_70.ptx:10109) shfl.sync.idx.b32 %r2210|%p1533, %r12918, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 484 (potential) branch divergence @  PC=0x10708 (main.1.sm_70.ptx:10113) @%p4673 bra BB0_967;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10770 (main.1.sm_70.ptx:10129) add.s32 %r24859, %r24859, 1;
GPGPU-Sim PTX: 485 (potential) branch divergence @  PC=0x10780 (main.1.sm_70.ptx:10131) @%p4677 bra BB0_959;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10788 (main.1.sm_70.ptx:10133) xor.b32 %r12981, %r6037, 96;
GPGPU-Sim PTX: 486 (potential) branch divergence @  PC=0x10810 (main.1.sm_70.ptx:10152) @%p4679 bra BB0_971;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10878 (main.1.sm_70.ptx:10168) shfl.sync.idx.b32 %r2225|%p1541, %r12990, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 487 (potential) branch divergence @  PC=0x10898 (main.1.sm_70.ptx:10172) @%p4679 bra BB0_973;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10900 (main.1.sm_70.ptx:10188) shfl.sync.idx.b32 %r2229|%p1545, %r12990, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 488 (potential) branch divergence @  PC=0x10920 (main.1.sm_70.ptx:10192) @%p4679 bra BB0_975;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10988 (main.1.sm_70.ptx:10208) shfl.sync.idx.b32 %r2233|%p1549, %r12990, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 489 (potential) branch divergence @  PC=0x109a8 (main.1.sm_70.ptx:10212) @%p4679 bra BB0_977;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a10 (main.1.sm_70.ptx:10228) add.s32 %r24860, %r24860, 1;
GPGPU-Sim PTX: 490 (potential) branch divergence @  PC=0x10a20 (main.1.sm_70.ptx:10230) @%p4683 bra BB0_969;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a28 (main.1.sm_70.ptx:10232) xor.b32 %r13053, %r6037, 97;
GPGPU-Sim PTX: 491 (potential) branch divergence @  PC=0x10ab0 (main.1.sm_70.ptx:10251) @%p4685 bra BB0_981;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b18 (main.1.sm_70.ptx:10267) shfl.sync.idx.b32 %r2248|%p1557, %r13062, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 492 (potential) branch divergence @  PC=0x10b38 (main.1.sm_70.ptx:10271) @%p4685 bra BB0_983;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10ba0 (main.1.sm_70.ptx:10287) shfl.sync.idx.b32 %r2252|%p1561, %r13062, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 493 (potential) branch divergence @  PC=0x10bc0 (main.1.sm_70.ptx:10291) @%p4685 bra BB0_985;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10c28 (main.1.sm_70.ptx:10307) shfl.sync.idx.b32 %r2256|%p1565, %r13062, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 494 (potential) branch divergence @  PC=0x10c48 (main.1.sm_70.ptx:10311) @%p4685 bra BB0_987;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10cb0 (main.1.sm_70.ptx:10327) add.s32 %r24861, %r24861, 1;
GPGPU-Sim PTX: 495 (potential) branch divergence @  PC=0x10cc0 (main.1.sm_70.ptx:10329) @%p4689 bra BB0_979;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10cc8 (main.1.sm_70.ptx:10331) xor.b32 %r13125, %r6037, 98;
GPGPU-Sim PTX: 496 (potential) branch divergence @  PC=0x10d50 (main.1.sm_70.ptx:10350) @%p4691 bra BB0_991;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10db8 (main.1.sm_70.ptx:10366) shfl.sync.idx.b32 %r2271|%p1573, %r13134, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 497 (potential) branch divergence @  PC=0x10dd8 (main.1.sm_70.ptx:10370) @%p4691 bra BB0_993;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10e40 (main.1.sm_70.ptx:10386) shfl.sync.idx.b32 %r2275|%p1577, %r13134, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 498 (potential) branch divergence @  PC=0x10e60 (main.1.sm_70.ptx:10390) @%p4691 bra BB0_995;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10ec8 (main.1.sm_70.ptx:10406) shfl.sync.idx.b32 %r2279|%p1581, %r13134, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 499 (potential) branch divergence @  PC=0x10ee8 (main.1.sm_70.ptx:10410) @%p4691 bra BB0_997;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f50 (main.1.sm_70.ptx:10426) add.s32 %r24862, %r24862, 1;
GPGPU-Sim PTX: 500 (potential) branch divergence @  PC=0x10f60 (main.1.sm_70.ptx:10428) @%p4695 bra BB0_989;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f68 (main.1.sm_70.ptx:10430) xor.b32 %r13197, %r6037, 99;
GPGPU-Sim PTX: 501 (potential) branch divergence @  PC=0x10ff0 (main.1.sm_70.ptx:10449) @%p4697 bra BB0_1001;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11058 (main.1.sm_70.ptx:10465) shfl.sync.idx.b32 %r2294|%p1589, %r13206, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 502 (potential) branch divergence @  PC=0x11078 (main.1.sm_70.ptx:10469) @%p4697 bra BB0_1003;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x110e0 (main.1.sm_70.ptx:10485) shfl.sync.idx.b32 %r2298|%p1593, %r13206, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 503 (potential) branch divergence @  PC=0x11100 (main.1.sm_70.ptx:10489) @%p4697 bra BB0_1005;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11168 (main.1.sm_70.ptx:10505) shfl.sync.idx.b32 %r2302|%p1597, %r13206, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 504 (potential) branch divergence @  PC=0x11188 (main.1.sm_70.ptx:10509) @%p4697 bra BB0_1007;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x111f0 (main.1.sm_70.ptx:10525) add.s32 %r24863, %r24863, 1;
GPGPU-Sim PTX: 505 (potential) branch divergence @  PC=0x11200 (main.1.sm_70.ptx:10527) @%p4701 bra BB0_999;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11208 (main.1.sm_70.ptx:10529) xor.b32 %r13269, %r6037, 100;
GPGPU-Sim PTX: 506 (potential) branch divergence @  PC=0x11290 (main.1.sm_70.ptx:10548) @%p4703 bra BB0_1011;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x112f8 (main.1.sm_70.ptx:10564) shfl.sync.idx.b32 %r2317|%p1605, %r13278, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 507 (potential) branch divergence @  PC=0x11318 (main.1.sm_70.ptx:10568) @%p4703 bra BB0_1013;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11380 (main.1.sm_70.ptx:10584) shfl.sync.idx.b32 %r2321|%p1609, %r13278, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 508 (potential) branch divergence @  PC=0x113a0 (main.1.sm_70.ptx:10588) @%p4703 bra BB0_1015;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11408 (main.1.sm_70.ptx:10604) shfl.sync.idx.b32 %r2325|%p1613, %r13278, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 509 (potential) branch divergence @  PC=0x11428 (main.1.sm_70.ptx:10608) @%p4703 bra BB0_1017;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11490 (main.1.sm_70.ptx:10624) add.s32 %r24864, %r24864, 1;
GPGPU-Sim PTX: 510 (potential) branch divergence @  PC=0x114a0 (main.1.sm_70.ptx:10626) @%p4707 bra BB0_1009;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x114a8 (main.1.sm_70.ptx:10628) xor.b32 %r13341, %r6037, 101;
GPGPU-Sim PTX: 511 (potential) branch divergence @  PC=0x11530 (main.1.sm_70.ptx:10647) @%p4709 bra BB0_1021;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11598 (main.1.sm_70.ptx:10663) shfl.sync.idx.b32 %r2340|%p1621, %r13350, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 512 (potential) branch divergence @  PC=0x115b8 (main.1.sm_70.ptx:10667) @%p4709 bra BB0_1023;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11620 (main.1.sm_70.ptx:10683) shfl.sync.idx.b32 %r2344|%p1625, %r13350, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 513 (potential) branch divergence @  PC=0x11640 (main.1.sm_70.ptx:10687) @%p4709 bra BB0_1025;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x116a8 (main.1.sm_70.ptx:10703) shfl.sync.idx.b32 %r2348|%p1629, %r13350, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 514 (potential) branch divergence @  PC=0x116c8 (main.1.sm_70.ptx:10707) @%p4709 bra BB0_1027;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11730 (main.1.sm_70.ptx:10723) add.s32 %r24865, %r24865, 1;
GPGPU-Sim PTX: 515 (potential) branch divergence @  PC=0x11740 (main.1.sm_70.ptx:10725) @%p4713 bra BB0_1019;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11748 (main.1.sm_70.ptx:10727) xor.b32 %r13413, %r6037, 102;
GPGPU-Sim PTX: 516 (potential) branch divergence @  PC=0x117d0 (main.1.sm_70.ptx:10746) @%p4715 bra BB0_1031;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11838 (main.1.sm_70.ptx:10762) shfl.sync.idx.b32 %r2363|%p1637, %r13422, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 517 (potential) branch divergence @  PC=0x11858 (main.1.sm_70.ptx:10766) @%p4715 bra BB0_1033;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x118c0 (main.1.sm_70.ptx:10782) shfl.sync.idx.b32 %r2367|%p1641, %r13422, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 518 (potential) branch divergence @  PC=0x118e0 (main.1.sm_70.ptx:10786) @%p4715 bra BB0_1035;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11948 (main.1.sm_70.ptx:10802) shfl.sync.idx.b32 %r2371|%p1645, %r13422, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 519 (potential) branch divergence @  PC=0x11968 (main.1.sm_70.ptx:10806) @%p4715 bra BB0_1037;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x119d0 (main.1.sm_70.ptx:10822) add.s32 %r24866, %r24866, 1;
GPGPU-Sim PTX: 520 (potential) branch divergence @  PC=0x119e0 (main.1.sm_70.ptx:10824) @%p4719 bra BB0_1029;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x119e8 (main.1.sm_70.ptx:10826) xor.b32 %r13485, %r6037, 103;
GPGPU-Sim PTX: 521 (potential) branch divergence @  PC=0x11a70 (main.1.sm_70.ptx:10845) @%p4721 bra BB0_1041;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11ad8 (main.1.sm_70.ptx:10861) shfl.sync.idx.b32 %r2386|%p1653, %r13494, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 522 (potential) branch divergence @  PC=0x11af8 (main.1.sm_70.ptx:10865) @%p4721 bra BB0_1043;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b60 (main.1.sm_70.ptx:10881) shfl.sync.idx.b32 %r2390|%p1657, %r13494, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 523 (potential) branch divergence @  PC=0x11b80 (main.1.sm_70.ptx:10885) @%p4721 bra BB0_1045;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11be8 (main.1.sm_70.ptx:10901) shfl.sync.idx.b32 %r2394|%p1661, %r13494, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 524 (potential) branch divergence @  PC=0x11c08 (main.1.sm_70.ptx:10905) @%p4721 bra BB0_1047;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c70 (main.1.sm_70.ptx:10921) add.s32 %r24867, %r24867, 1;
GPGPU-Sim PTX: 525 (potential) branch divergence @  PC=0x11c80 (main.1.sm_70.ptx:10923) @%p4725 bra BB0_1039;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c88 (main.1.sm_70.ptx:10925) xor.b32 %r13557, %r6037, 104;
GPGPU-Sim PTX: 526 (potential) branch divergence @  PC=0x11d10 (main.1.sm_70.ptx:10944) @%p4727 bra BB0_1051;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11d78 (main.1.sm_70.ptx:10960) shfl.sync.idx.b32 %r2409|%p1669, %r13566, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 527 (potential) branch divergence @  PC=0x11d98 (main.1.sm_70.ptx:10964) @%p4727 bra BB0_1053;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e00 (main.1.sm_70.ptx:10980) shfl.sync.idx.b32 %r2413|%p1673, %r13566, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 528 (potential) branch divergence @  PC=0x11e20 (main.1.sm_70.ptx:10984) @%p4727 bra BB0_1055;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e88 (main.1.sm_70.ptx:11000) shfl.sync.idx.b32 %r2417|%p1677, %r13566, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 529 (potential) branch divergence @  PC=0x11ea8 (main.1.sm_70.ptx:11004) @%p4727 bra BB0_1057;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11f10 (main.1.sm_70.ptx:11020) add.s32 %r24868, %r24868, 1;
GPGPU-Sim PTX: 530 (potential) branch divergence @  PC=0x11f20 (main.1.sm_70.ptx:11022) @%p4731 bra BB0_1049;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11f28 (main.1.sm_70.ptx:11024) xor.b32 %r13629, %r6037, 105;
GPGPU-Sim PTX: 531 (potential) branch divergence @  PC=0x11fb0 (main.1.sm_70.ptx:11043) @%p4733 bra BB0_1061;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12018 (main.1.sm_70.ptx:11059) shfl.sync.idx.b32 %r2432|%p1685, %r13638, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 532 (potential) branch divergence @  PC=0x12038 (main.1.sm_70.ptx:11063) @%p4733 bra BB0_1063;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120a0 (main.1.sm_70.ptx:11079) shfl.sync.idx.b32 %r2436|%p1689, %r13638, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 533 (potential) branch divergence @  PC=0x120c0 (main.1.sm_70.ptx:11083) @%p4733 bra BB0_1065;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12128 (main.1.sm_70.ptx:11099) shfl.sync.idx.b32 %r2440|%p1693, %r13638, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 534 (potential) branch divergence @  PC=0x12148 (main.1.sm_70.ptx:11103) @%p4733 bra BB0_1067;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x121b0 (main.1.sm_70.ptx:11119) add.s32 %r24869, %r24869, 1;
GPGPU-Sim PTX: 535 (potential) branch divergence @  PC=0x121c0 (main.1.sm_70.ptx:11121) @%p4737 bra BB0_1059;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x121c8 (main.1.sm_70.ptx:11123) xor.b32 %r13701, %r6037, 106;
GPGPU-Sim PTX: 536 (potential) branch divergence @  PC=0x12250 (main.1.sm_70.ptx:11142) @%p4739 bra BB0_1071;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x122b8 (main.1.sm_70.ptx:11158) shfl.sync.idx.b32 %r2455|%p1701, %r13710, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 537 (potential) branch divergence @  PC=0x122d8 (main.1.sm_70.ptx:11162) @%p4739 bra BB0_1073;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12340 (main.1.sm_70.ptx:11178) shfl.sync.idx.b32 %r2459|%p1705, %r13710, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 538 (potential) branch divergence @  PC=0x12360 (main.1.sm_70.ptx:11182) @%p4739 bra BB0_1075;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x123c8 (main.1.sm_70.ptx:11198) shfl.sync.idx.b32 %r2463|%p1709, %r13710, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 539 (potential) branch divergence @  PC=0x123e8 (main.1.sm_70.ptx:11202) @%p4739 bra BB0_1077;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12450 (main.1.sm_70.ptx:11218) add.s32 %r24870, %r24870, 1;
GPGPU-Sim PTX: 540 (potential) branch divergence @  PC=0x12460 (main.1.sm_70.ptx:11220) @%p4743 bra BB0_1069;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12468 (main.1.sm_70.ptx:11222) xor.b32 %r13773, %r6037, 107;
GPGPU-Sim PTX: 541 (potential) branch divergence @  PC=0x124f0 (main.1.sm_70.ptx:11241) @%p4745 bra BB0_1081;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12558 (main.1.sm_70.ptx:11257) shfl.sync.idx.b32 %r2478|%p1717, %r13782, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 542 (potential) branch divergence @  PC=0x12578 (main.1.sm_70.ptx:11261) @%p4745 bra BB0_1083;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x125e0 (main.1.sm_70.ptx:11277) shfl.sync.idx.b32 %r2482|%p1721, %r13782, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 543 (potential) branch divergence @  PC=0x12600 (main.1.sm_70.ptx:11281) @%p4745 bra BB0_1085;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12668 (main.1.sm_70.ptx:11297) shfl.sync.idx.b32 %r2486|%p1725, %r13782, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 544 (potential) branch divergence @  PC=0x12688 (main.1.sm_70.ptx:11301) @%p4745 bra BB0_1087;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x126f0 (main.1.sm_70.ptx:11317) add.s32 %r24871, %r24871, 1;
GPGPU-Sim PTX: 545 (potential) branch divergence @  PC=0x12700 (main.1.sm_70.ptx:11319) @%p4749 bra BB0_1079;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12708 (main.1.sm_70.ptx:11321) xor.b32 %r13845, %r6037, 108;
GPGPU-Sim PTX: 546 (potential) branch divergence @  PC=0x12790 (main.1.sm_70.ptx:11340) @%p4751 bra BB0_1091;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x127f8 (main.1.sm_70.ptx:11356) shfl.sync.idx.b32 %r2501|%p1733, %r13854, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 547 (potential) branch divergence @  PC=0x12818 (main.1.sm_70.ptx:11360) @%p4751 bra BB0_1093;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12880 (main.1.sm_70.ptx:11376) shfl.sync.idx.b32 %r2505|%p1737, %r13854, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 548 (potential) branch divergence @  PC=0x128a0 (main.1.sm_70.ptx:11380) @%p4751 bra BB0_1095;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12908 (main.1.sm_70.ptx:11396) shfl.sync.idx.b32 %r2509|%p1741, %r13854, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 549 (potential) branch divergence @  PC=0x12928 (main.1.sm_70.ptx:11400) @%p4751 bra BB0_1097;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12990 (main.1.sm_70.ptx:11416) add.s32 %r24872, %r24872, 1;
GPGPU-Sim PTX: 550 (potential) branch divergence @  PC=0x129a0 (main.1.sm_70.ptx:11418) @%p4755 bra BB0_1089;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x129a8 (main.1.sm_70.ptx:11420) xor.b32 %r13917, %r6037, 109;
GPGPU-Sim PTX: 551 (potential) branch divergence @  PC=0x12a30 (main.1.sm_70.ptx:11439) @%p4757 bra BB0_1101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a98 (main.1.sm_70.ptx:11455) shfl.sync.idx.b32 %r2524|%p1749, %r13926, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 552 (potential) branch divergence @  PC=0x12ab8 (main.1.sm_70.ptx:11459) @%p4757 bra BB0_1103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12b20 (main.1.sm_70.ptx:11475) shfl.sync.idx.b32 %r2528|%p1753, %r13926, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 553 (potential) branch divergence @  PC=0x12b40 (main.1.sm_70.ptx:11479) @%p4757 bra BB0_1105;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12ba8 (main.1.sm_70.ptx:11495) shfl.sync.idx.b32 %r2532|%p1757, %r13926, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 554 (potential) branch divergence @  PC=0x12bc8 (main.1.sm_70.ptx:11499) @%p4757 bra BB0_1107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12c30 (main.1.sm_70.ptx:11515) add.s32 %r24873, %r24873, 1;
GPGPU-Sim PTX: 555 (potential) branch divergence @  PC=0x12c40 (main.1.sm_70.ptx:11517) @%p4761 bra BB0_1099;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12c48 (main.1.sm_70.ptx:11519) xor.b32 %r13989, %r6037, 110;
GPGPU-Sim PTX: 556 (potential) branch divergence @  PC=0x12cd0 (main.1.sm_70.ptx:11538) @%p4763 bra BB0_1111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d38 (main.1.sm_70.ptx:11554) shfl.sync.idx.b32 %r2547|%p1765, %r13998, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 557 (potential) branch divergence @  PC=0x12d58 (main.1.sm_70.ptx:11558) @%p4763 bra BB0_1113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12dc0 (main.1.sm_70.ptx:11574) shfl.sync.idx.b32 %r2551|%p1769, %r13998, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 558 (potential) branch divergence @  PC=0x12de0 (main.1.sm_70.ptx:11578) @%p4763 bra BB0_1115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12e48 (main.1.sm_70.ptx:11594) shfl.sync.idx.b32 %r2555|%p1773, %r13998, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 559 (potential) branch divergence @  PC=0x12e68 (main.1.sm_70.ptx:11598) @%p4763 bra BB0_1117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12ed0 (main.1.sm_70.ptx:11614) add.s32 %r24874, %r24874, 1;
GPGPU-Sim PTX: 560 (potential) branch divergence @  PC=0x12ee0 (main.1.sm_70.ptx:11616) @%p4767 bra BB0_1109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12ee8 (main.1.sm_70.ptx:11618) xor.b32 %r14061, %r6037, 111;
GPGPU-Sim PTX: 561 (potential) branch divergence @  PC=0x12f70 (main.1.sm_70.ptx:11637) @%p4769 bra BB0_1121;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12fd8 (main.1.sm_70.ptx:11653) shfl.sync.idx.b32 %r2570|%p1781, %r14070, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 562 (potential) branch divergence @  PC=0x12ff8 (main.1.sm_70.ptx:11657) @%p4769 bra BB0_1123;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13060 (main.1.sm_70.ptx:11673) shfl.sync.idx.b32 %r2574|%p1785, %r14070, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 563 (potential) branch divergence @  PC=0x13080 (main.1.sm_70.ptx:11677) @%p4769 bra BB0_1125;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x130e8 (main.1.sm_70.ptx:11693) shfl.sync.idx.b32 %r2578|%p1789, %r14070, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 564 (potential) branch divergence @  PC=0x13108 (main.1.sm_70.ptx:11697) @%p4769 bra BB0_1127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13170 (main.1.sm_70.ptx:11713) add.s32 %r24875, %r24875, 1;
GPGPU-Sim PTX: 565 (potential) branch divergence @  PC=0x13180 (main.1.sm_70.ptx:11715) @%p4773 bra BB0_1119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13188 (main.1.sm_70.ptx:11717) xor.b32 %r14133, %r6037, 112;
GPGPU-Sim PTX: 566 (potential) branch divergence @  PC=0x13210 (main.1.sm_70.ptx:11736) @%p4775 bra BB0_1131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13278 (main.1.sm_70.ptx:11752) shfl.sync.idx.b32 %r2593|%p1797, %r14142, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 567 (potential) branch divergence @  PC=0x13298 (main.1.sm_70.ptx:11756) @%p4775 bra BB0_1133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13300 (main.1.sm_70.ptx:11772) shfl.sync.idx.b32 %r2597|%p1801, %r14142, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 568 (potential) branch divergence @  PC=0x13320 (main.1.sm_70.ptx:11776) @%p4775 bra BB0_1135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13388 (main.1.sm_70.ptx:11792) shfl.sync.idx.b32 %r2601|%p1805, %r14142, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 569 (potential) branch divergence @  PC=0x133a8 (main.1.sm_70.ptx:11796) @%p4775 bra BB0_1137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13410 (main.1.sm_70.ptx:11812) add.s32 %r24876, %r24876, 1;
GPGPU-Sim PTX: 570 (potential) branch divergence @  PC=0x13420 (main.1.sm_70.ptx:11814) @%p4779 bra BB0_1129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13428 (main.1.sm_70.ptx:11816) xor.b32 %r14205, %r6037, 113;
GPGPU-Sim PTX: 571 (potential) branch divergence @  PC=0x134b0 (main.1.sm_70.ptx:11835) @%p4781 bra BB0_1141;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13518 (main.1.sm_70.ptx:11851) shfl.sync.idx.b32 %r2616|%p1813, %r14214, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 572 (potential) branch divergence @  PC=0x13538 (main.1.sm_70.ptx:11855) @%p4781 bra BB0_1143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x135a0 (main.1.sm_70.ptx:11871) shfl.sync.idx.b32 %r2620|%p1817, %r14214, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 573 (potential) branch divergence @  PC=0x135c0 (main.1.sm_70.ptx:11875) @%p4781 bra BB0_1145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13628 (main.1.sm_70.ptx:11891) shfl.sync.idx.b32 %r2624|%p1821, %r14214, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 574 (potential) branch divergence @  PC=0x13648 (main.1.sm_70.ptx:11895) @%p4781 bra BB0_1147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x136b0 (main.1.sm_70.ptx:11911) add.s32 %r24877, %r24877, 1;
GPGPU-Sim PTX: 575 (potential) branch divergence @  PC=0x136c0 (main.1.sm_70.ptx:11913) @%p4785 bra BB0_1139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x136c8 (main.1.sm_70.ptx:11915) xor.b32 %r14277, %r6037, 114;
GPGPU-Sim PTX: 576 (potential) branch divergence @  PC=0x13750 (main.1.sm_70.ptx:11934) @%p4787 bra BB0_1151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x137b8 (main.1.sm_70.ptx:11950) shfl.sync.idx.b32 %r2639|%p1829, %r14286, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 577 (potential) branch divergence @  PC=0x137d8 (main.1.sm_70.ptx:11954) @%p4787 bra BB0_1153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13840 (main.1.sm_70.ptx:11970) shfl.sync.idx.b32 %r2643|%p1833, %r14286, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 578 (potential) branch divergence @  PC=0x13860 (main.1.sm_70.ptx:11974) @%p4787 bra BB0_1155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x138c8 (main.1.sm_70.ptx:11990) shfl.sync.idx.b32 %r2647|%p1837, %r14286, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 579 (potential) branch divergence @  PC=0x138e8 (main.1.sm_70.ptx:11994) @%p4787 bra BB0_1157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13950 (main.1.sm_70.ptx:12010) add.s32 %r24878, %r24878, 1;
GPGPU-Sim PTX: 580 (potential) branch divergence @  PC=0x13960 (main.1.sm_70.ptx:12012) @%p4791 bra BB0_1149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13968 (main.1.sm_70.ptx:12014) xor.b32 %r14349, %r6037, 115;
GPGPU-Sim PTX: 581 (potential) branch divergence @  PC=0x139f0 (main.1.sm_70.ptx:12033) @%p4793 bra BB0_1161;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a58 (main.1.sm_70.ptx:12049) shfl.sync.idx.b32 %r2662|%p1845, %r14358, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 582 (potential) branch divergence @  PC=0x13a78 (main.1.sm_70.ptx:12053) @%p4793 bra BB0_1163;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13ae0 (main.1.sm_70.ptx:12069) shfl.sync.idx.b32 %r2666|%p1849, %r14358, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 583 (potential) branch divergence @  PC=0x13b00 (main.1.sm_70.ptx:12073) @%p4793 bra BB0_1165;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b68 (main.1.sm_70.ptx:12089) shfl.sync.idx.b32 %r2670|%p1853, %r14358, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 584 (potential) branch divergence @  PC=0x13b88 (main.1.sm_70.ptx:12093) @%p4793 bra BB0_1167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13bf0 (main.1.sm_70.ptx:12109) add.s32 %r24879, %r24879, 1;
GPGPU-Sim PTX: 585 (potential) branch divergence @  PC=0x13c00 (main.1.sm_70.ptx:12111) @%p4797 bra BB0_1159;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13c08 (main.1.sm_70.ptx:12113) xor.b32 %r14421, %r6037, 116;
GPGPU-Sim PTX: 586 (potential) branch divergence @  PC=0x13c90 (main.1.sm_70.ptx:12132) @%p4799 bra BB0_1171;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13cf8 (main.1.sm_70.ptx:12148) shfl.sync.idx.b32 %r2685|%p1861, %r14430, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 587 (potential) branch divergence @  PC=0x13d18 (main.1.sm_70.ptx:12152) @%p4799 bra BB0_1173;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13d80 (main.1.sm_70.ptx:12168) shfl.sync.idx.b32 %r2689|%p1865, %r14430, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 588 (potential) branch divergence @  PC=0x13da0 (main.1.sm_70.ptx:12172) @%p4799 bra BB0_1175;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13e08 (main.1.sm_70.ptx:12188) shfl.sync.idx.b32 %r2693|%p1869, %r14430, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 589 (potential) branch divergence @  PC=0x13e28 (main.1.sm_70.ptx:12192) @%p4799 bra BB0_1177;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13e90 (main.1.sm_70.ptx:12208) add.s32 %r24880, %r24880, 1;
GPGPU-Sim PTX: 590 (potential) branch divergence @  PC=0x13ea0 (main.1.sm_70.ptx:12210) @%p4803 bra BB0_1169;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13ea8 (main.1.sm_70.ptx:12212) xor.b32 %r14493, %r6037, 117;
GPGPU-Sim PTX: 591 (potential) branch divergence @  PC=0x13f30 (main.1.sm_70.ptx:12231) @%p4805 bra BB0_1181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13f98 (main.1.sm_70.ptx:12247) shfl.sync.idx.b32 %r2708|%p1877, %r14502, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 592 (potential) branch divergence @  PC=0x13fb8 (main.1.sm_70.ptx:12251) @%p4805 bra BB0_1183;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14020 (main.1.sm_70.ptx:12267) shfl.sync.idx.b32 %r2712|%p1881, %r14502, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 593 (potential) branch divergence @  PC=0x14040 (main.1.sm_70.ptx:12271) @%p4805 bra BB0_1185;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x140a8 (main.1.sm_70.ptx:12287) shfl.sync.idx.b32 %r2716|%p1885, %r14502, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 594 (potential) branch divergence @  PC=0x140c8 (main.1.sm_70.ptx:12291) @%p4805 bra BB0_1187;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14130 (main.1.sm_70.ptx:12307) add.s32 %r24881, %r24881, 1;
GPGPU-Sim PTX: 595 (potential) branch divergence @  PC=0x14140 (main.1.sm_70.ptx:12309) @%p4809 bra BB0_1179;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14148 (main.1.sm_70.ptx:12311) xor.b32 %r14565, %r6037, 118;
GPGPU-Sim PTX: 596 (potential) branch divergence @  PC=0x141d0 (main.1.sm_70.ptx:12330) @%p4811 bra BB0_1191;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14238 (main.1.sm_70.ptx:12346) shfl.sync.idx.b32 %r2731|%p1893, %r14574, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 597 (potential) branch divergence @  PC=0x14258 (main.1.sm_70.ptx:12350) @%p4811 bra BB0_1193;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x142c0 (main.1.sm_70.ptx:12366) shfl.sync.idx.b32 %r2735|%p1897, %r14574, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 598 (potential) branch divergence @  PC=0x142e0 (main.1.sm_70.ptx:12370) @%p4811 bra BB0_1195;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14348 (main.1.sm_70.ptx:12386) shfl.sync.idx.b32 %r2739|%p1901, %r14574, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 599 (potential) branch divergence @  PC=0x14368 (main.1.sm_70.ptx:12390) @%p4811 bra BB0_1197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x143d0 (main.1.sm_70.ptx:12406) add.s32 %r24882, %r24882, 1;
GPGPU-Sim PTX: 600 (potential) branch divergence @  PC=0x143e0 (main.1.sm_70.ptx:12408) @%p4815 bra BB0_1189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x143e8 (main.1.sm_70.ptx:12410) xor.b32 %r14637, %r6037, 119;
GPGPU-Sim PTX: 601 (potential) branch divergence @  PC=0x14470 (main.1.sm_70.ptx:12429) @%p4817 bra BB0_1201;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x144d8 (main.1.sm_70.ptx:12445) shfl.sync.idx.b32 %r2754|%p1909, %r14646, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 602 (potential) branch divergence @  PC=0x144f8 (main.1.sm_70.ptx:12449) @%p4817 bra BB0_1203;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14560 (main.1.sm_70.ptx:12465) shfl.sync.idx.b32 %r2758|%p1913, %r14646, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 603 (potential) branch divergence @  PC=0x14580 (main.1.sm_70.ptx:12469) @%p4817 bra BB0_1205;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x145e8 (main.1.sm_70.ptx:12485) shfl.sync.idx.b32 %r2762|%p1917, %r14646, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 604 (potential) branch divergence @  PC=0x14608 (main.1.sm_70.ptx:12489) @%p4817 bra BB0_1207;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14670 (main.1.sm_70.ptx:12505) add.s32 %r24883, %r24883, 1;
GPGPU-Sim PTX: 605 (potential) branch divergence @  PC=0x14680 (main.1.sm_70.ptx:12507) @%p4821 bra BB0_1199;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14688 (main.1.sm_70.ptx:12509) xor.b32 %r14709, %r6037, 120;
GPGPU-Sim PTX: 606 (potential) branch divergence @  PC=0x14710 (main.1.sm_70.ptx:12528) @%p4823 bra BB0_1211;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14778 (main.1.sm_70.ptx:12544) shfl.sync.idx.b32 %r2777|%p1925, %r14718, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 607 (potential) branch divergence @  PC=0x14798 (main.1.sm_70.ptx:12548) @%p4823 bra BB0_1213;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14800 (main.1.sm_70.ptx:12564) shfl.sync.idx.b32 %r2781|%p1929, %r14718, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 608 (potential) branch divergence @  PC=0x14820 (main.1.sm_70.ptx:12568) @%p4823 bra BB0_1215;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14888 (main.1.sm_70.ptx:12584) shfl.sync.idx.b32 %r2785|%p1933, %r14718, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 609 (potential) branch divergence @  PC=0x148a8 (main.1.sm_70.ptx:12588) @%p4823 bra BB0_1217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14910 (main.1.sm_70.ptx:12604) add.s32 %r24884, %r24884, 1;
GPGPU-Sim PTX: 610 (potential) branch divergence @  PC=0x14920 (main.1.sm_70.ptx:12606) @%p4827 bra BB0_1209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14928 (main.1.sm_70.ptx:12608) xor.b32 %r14781, %r6037, 121;
GPGPU-Sim PTX: 611 (potential) branch divergence @  PC=0x149b0 (main.1.sm_70.ptx:12627) @%p4829 bra BB0_1221;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14a18 (main.1.sm_70.ptx:12643) shfl.sync.idx.b32 %r2800|%p1941, %r14790, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 612 (potential) branch divergence @  PC=0x14a38 (main.1.sm_70.ptx:12647) @%p4829 bra BB0_1223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14aa0 (main.1.sm_70.ptx:12663) shfl.sync.idx.b32 %r2804|%p1945, %r14790, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 613 (potential) branch divergence @  PC=0x14ac0 (main.1.sm_70.ptx:12667) @%p4829 bra BB0_1225;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14b28 (main.1.sm_70.ptx:12683) shfl.sync.idx.b32 %r2808|%p1949, %r14790, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 614 (potential) branch divergence @  PC=0x14b48 (main.1.sm_70.ptx:12687) @%p4829 bra BB0_1227;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14bb0 (main.1.sm_70.ptx:12703) add.s32 %r24885, %r24885, 1;
GPGPU-Sim PTX: 615 (potential) branch divergence @  PC=0x14bc0 (main.1.sm_70.ptx:12705) @%p4833 bra BB0_1219;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14bc8 (main.1.sm_70.ptx:12707) xor.b32 %r14853, %r6037, 122;
GPGPU-Sim PTX: 616 (potential) branch divergence @  PC=0x14c50 (main.1.sm_70.ptx:12726) @%p4835 bra BB0_1231;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14cb8 (main.1.sm_70.ptx:12742) shfl.sync.idx.b32 %r2823|%p1957, %r14862, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 617 (potential) branch divergence @  PC=0x14cd8 (main.1.sm_70.ptx:12746) @%p4835 bra BB0_1233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d40 (main.1.sm_70.ptx:12762) shfl.sync.idx.b32 %r2827|%p1961, %r14862, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 618 (potential) branch divergence @  PC=0x14d60 (main.1.sm_70.ptx:12766) @%p4835 bra BB0_1235;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14dc8 (main.1.sm_70.ptx:12782) shfl.sync.idx.b32 %r2831|%p1965, %r14862, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 619 (potential) branch divergence @  PC=0x14de8 (main.1.sm_70.ptx:12786) @%p4835 bra BB0_1237;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14e50 (main.1.sm_70.ptx:12802) add.s32 %r24886, %r24886, 1;
GPGPU-Sim PTX: 620 (potential) branch divergence @  PC=0x14e60 (main.1.sm_70.ptx:12804) @%p4839 bra BB0_1229;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14e68 (main.1.sm_70.ptx:12806) xor.b32 %r14925, %r6037, 123;
GPGPU-Sim PTX: 621 (potential) branch divergence @  PC=0x14ef0 (main.1.sm_70.ptx:12825) @%p4841 bra BB0_1241;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14f58 (main.1.sm_70.ptx:12841) shfl.sync.idx.b32 %r2846|%p1973, %r14934, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 622 (potential) branch divergence @  PC=0x14f78 (main.1.sm_70.ptx:12845) @%p4841 bra BB0_1243;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14fe0 (main.1.sm_70.ptx:12861) shfl.sync.idx.b32 %r2850|%p1977, %r14934, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 623 (potential) branch divergence @  PC=0x15000 (main.1.sm_70.ptx:12865) @%p4841 bra BB0_1245;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15068 (main.1.sm_70.ptx:12881) shfl.sync.idx.b32 %r2854|%p1981, %r14934, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 624 (potential) branch divergence @  PC=0x15088 (main.1.sm_70.ptx:12885) @%p4841 bra BB0_1247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150f0 (main.1.sm_70.ptx:12901) add.s32 %r24887, %r24887, 1;
GPGPU-Sim PTX: 625 (potential) branch divergence @  PC=0x15100 (main.1.sm_70.ptx:12903) @%p4845 bra BB0_1239;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15108 (main.1.sm_70.ptx:12905) xor.b32 %r14997, %r6037, 124;
GPGPU-Sim PTX: 626 (potential) branch divergence @  PC=0x15190 (main.1.sm_70.ptx:12924) @%p4847 bra BB0_1251;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x151f8 (main.1.sm_70.ptx:12940) shfl.sync.idx.b32 %r2869|%p1989, %r15006, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 627 (potential) branch divergence @  PC=0x15218 (main.1.sm_70.ptx:12944) @%p4847 bra BB0_1253;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15280 (main.1.sm_70.ptx:12960) shfl.sync.idx.b32 %r2873|%p1993, %r15006, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 628 (potential) branch divergence @  PC=0x152a0 (main.1.sm_70.ptx:12964) @%p4847 bra BB0_1255;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15308 (main.1.sm_70.ptx:12980) shfl.sync.idx.b32 %r2877|%p1997, %r15006, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 629 (potential) branch divergence @  PC=0x15328 (main.1.sm_70.ptx:12984) @%p4847 bra BB0_1257;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15390 (main.1.sm_70.ptx:13000) add.s32 %r24888, %r24888, 1;
GPGPU-Sim PTX: 630 (potential) branch divergence @  PC=0x153a0 (main.1.sm_70.ptx:13002) @%p4851 bra BB0_1249;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x153a8 (main.1.sm_70.ptx:13004) xor.b32 %r15069, %r6037, 125;
GPGPU-Sim PTX: 631 (potential) branch divergence @  PC=0x15430 (main.1.sm_70.ptx:13023) @%p4853 bra BB0_1261;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15498 (main.1.sm_70.ptx:13039) shfl.sync.idx.b32 %r2892|%p2005, %r15078, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 632 (potential) branch divergence @  PC=0x154b8 (main.1.sm_70.ptx:13043) @%p4853 bra BB0_1263;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15520 (main.1.sm_70.ptx:13059) shfl.sync.idx.b32 %r2896|%p2009, %r15078, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 633 (potential) branch divergence @  PC=0x15540 (main.1.sm_70.ptx:13063) @%p4853 bra BB0_1265;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x155a8 (main.1.sm_70.ptx:13079) shfl.sync.idx.b32 %r2900|%p2013, %r15078, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 634 (potential) branch divergence @  PC=0x155c8 (main.1.sm_70.ptx:13083) @%p4853 bra BB0_1267;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15630 (main.1.sm_70.ptx:13099) add.s32 %r24889, %r24889, 1;
GPGPU-Sim PTX: 635 (potential) branch divergence @  PC=0x15640 (main.1.sm_70.ptx:13101) @%p4857 bra BB0_1259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15648 (main.1.sm_70.ptx:13103) xor.b32 %r15141, %r6037, 126;
GPGPU-Sim PTX: 636 (potential) branch divergence @  PC=0x156d0 (main.1.sm_70.ptx:13122) @%p4859 bra BB0_1271;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15738 (main.1.sm_70.ptx:13138) shfl.sync.idx.b32 %r2915|%p2021, %r15150, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 637 (potential) branch divergence @  PC=0x15758 (main.1.sm_70.ptx:13142) @%p4859 bra BB0_1273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x157c0 (main.1.sm_70.ptx:13158) shfl.sync.idx.b32 %r2919|%p2025, %r15150, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 638 (potential) branch divergence @  PC=0x157e0 (main.1.sm_70.ptx:13162) @%p4859 bra BB0_1275;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15848 (main.1.sm_70.ptx:13178) shfl.sync.idx.b32 %r2923|%p2029, %r15150, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 639 (potential) branch divergence @  PC=0x15868 (main.1.sm_70.ptx:13182) @%p4859 bra BB0_1277;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x158d0 (main.1.sm_70.ptx:13198) add.s32 %r24890, %r24890, 1;
GPGPU-Sim PTX: 640 (potential) branch divergence @  PC=0x158e0 (main.1.sm_70.ptx:13200) @%p4863 bra BB0_1269;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x158e8 (main.1.sm_70.ptx:13202) xor.b32 %r15213, %r6037, 127;
GPGPU-Sim PTX: 641 (potential) branch divergence @  PC=0x15970 (main.1.sm_70.ptx:13221) @%p4865 bra BB0_1281;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x159d8 (main.1.sm_70.ptx:13237) shfl.sync.idx.b32 %r2938|%p2037, %r15222, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 642 (potential) branch divergence @  PC=0x159f8 (main.1.sm_70.ptx:13241) @%p4865 bra BB0_1283;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15a60 (main.1.sm_70.ptx:13257) shfl.sync.idx.b32 %r2942|%p2041, %r15222, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 643 (potential) branch divergence @  PC=0x15a80 (main.1.sm_70.ptx:13261) @%p4865 bra BB0_1285;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15ae8 (main.1.sm_70.ptx:13277) shfl.sync.idx.b32 %r2946|%p2045, %r15222, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 644 (potential) branch divergence @  PC=0x15b08 (main.1.sm_70.ptx:13281) @%p4865 bra BB0_1287;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15b70 (main.1.sm_70.ptx:13297) add.s32 %r24891, %r24891, 1;
GPGPU-Sim PTX: 645 (potential) branch divergence @  PC=0x15b80 (main.1.sm_70.ptx:13299) @%p4869 bra BB0_1279;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15b88 (main.1.sm_70.ptx:13301) xor.b32 %r15285, %r6037, 128;
GPGPU-Sim PTX: 646 (potential) branch divergence @  PC=0x15c10 (main.1.sm_70.ptx:13320) @%p4871 bra BB0_1291;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15c78 (main.1.sm_70.ptx:13336) shfl.sync.idx.b32 %r2961|%p2053, %r15294, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 647 (potential) branch divergence @  PC=0x15c98 (main.1.sm_70.ptx:13340) @%p4871 bra BB0_1293;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15d00 (main.1.sm_70.ptx:13356) shfl.sync.idx.b32 %r2965|%p2057, %r15294, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 648 (potential) branch divergence @  PC=0x15d20 (main.1.sm_70.ptx:13360) @%p4871 bra BB0_1295;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15d88 (main.1.sm_70.ptx:13376) shfl.sync.idx.b32 %r2969|%p2061, %r15294, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 649 (potential) branch divergence @  PC=0x15da8 (main.1.sm_70.ptx:13380) @%p4871 bra BB0_1297;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15e10 (main.1.sm_70.ptx:13396) add.s32 %r24892, %r24892, 1;
GPGPU-Sim PTX: 650 (potential) branch divergence @  PC=0x15e20 (main.1.sm_70.ptx:13398) @%p4875 bra BB0_1289;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15e28 (main.1.sm_70.ptx:13400) xor.b32 %r15357, %r6037, 129;
GPGPU-Sim PTX: 651 (potential) branch divergence @  PC=0x15eb0 (main.1.sm_70.ptx:13419) @%p4877 bra BB0_1301;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15f18 (main.1.sm_70.ptx:13435) shfl.sync.idx.b32 %r2984|%p2069, %r15366, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 652 (potential) branch divergence @  PC=0x15f38 (main.1.sm_70.ptx:13439) @%p4877 bra BB0_1303;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15fa0 (main.1.sm_70.ptx:13455) shfl.sync.idx.b32 %r2988|%p2073, %r15366, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 653 (potential) branch divergence @  PC=0x15fc0 (main.1.sm_70.ptx:13459) @%p4877 bra BB0_1305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16028 (main.1.sm_70.ptx:13475) shfl.sync.idx.b32 %r2992|%p2077, %r15366, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 654 (potential) branch divergence @  PC=0x16048 (main.1.sm_70.ptx:13479) @%p4877 bra BB0_1307;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x160b0 (main.1.sm_70.ptx:13495) add.s32 %r24893, %r24893, 1;
GPGPU-Sim PTX: 655 (potential) branch divergence @  PC=0x160c0 (main.1.sm_70.ptx:13497) @%p4881 bra BB0_1299;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x160c8 (main.1.sm_70.ptx:13499) xor.b32 %r15429, %r6037, 130;
GPGPU-Sim PTX: 656 (potential) branch divergence @  PC=0x16150 (main.1.sm_70.ptx:13518) @%p4883 bra BB0_1311;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x161b8 (main.1.sm_70.ptx:13534) shfl.sync.idx.b32 %r3007|%p2085, %r15438, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 657 (potential) branch divergence @  PC=0x161d8 (main.1.sm_70.ptx:13538) @%p4883 bra BB0_1313;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16240 (main.1.sm_70.ptx:13554) shfl.sync.idx.b32 %r3011|%p2089, %r15438, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 658 (potential) branch divergence @  PC=0x16260 (main.1.sm_70.ptx:13558) @%p4883 bra BB0_1315;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x162c8 (main.1.sm_70.ptx:13574) shfl.sync.idx.b32 %r3015|%p2093, %r15438, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 659 (potential) branch divergence @  PC=0x162e8 (main.1.sm_70.ptx:13578) @%p4883 bra BB0_1317;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16350 (main.1.sm_70.ptx:13594) add.s32 %r24894, %r24894, 1;
GPGPU-Sim PTX: 660 (potential) branch divergence @  PC=0x16360 (main.1.sm_70.ptx:13596) @%p4887 bra BB0_1309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16368 (main.1.sm_70.ptx:13598) xor.b32 %r15501, %r6037, 131;
GPGPU-Sim PTX: 661 (potential) branch divergence @  PC=0x163f0 (main.1.sm_70.ptx:13617) @%p4889 bra BB0_1321;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16458 (main.1.sm_70.ptx:13633) shfl.sync.idx.b32 %r3030|%p2101, %r15510, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 662 (potential) branch divergence @  PC=0x16478 (main.1.sm_70.ptx:13637) @%p4889 bra BB0_1323;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x164e0 (main.1.sm_70.ptx:13653) shfl.sync.idx.b32 %r3034|%p2105, %r15510, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 663 (potential) branch divergence @  PC=0x16500 (main.1.sm_70.ptx:13657) @%p4889 bra BB0_1325;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16568 (main.1.sm_70.ptx:13673) shfl.sync.idx.b32 %r3038|%p2109, %r15510, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 664 (potential) branch divergence @  PC=0x16588 (main.1.sm_70.ptx:13677) @%p4889 bra BB0_1327;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x165f0 (main.1.sm_70.ptx:13693) add.s32 %r24895, %r24895, 1;
GPGPU-Sim PTX: 665 (potential) branch divergence @  PC=0x16600 (main.1.sm_70.ptx:13695) @%p4893 bra BB0_1319;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16608 (main.1.sm_70.ptx:13697) xor.b32 %r15573, %r6037, 132;
GPGPU-Sim PTX: 666 (potential) branch divergence @  PC=0x16690 (main.1.sm_70.ptx:13716) @%p4895 bra BB0_1331;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x166f8 (main.1.sm_70.ptx:13732) shfl.sync.idx.b32 %r3053|%p2117, %r15582, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 667 (potential) branch divergence @  PC=0x16718 (main.1.sm_70.ptx:13736) @%p4895 bra BB0_1333;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16780 (main.1.sm_70.ptx:13752) shfl.sync.idx.b32 %r3057|%p2121, %r15582, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 668 (potential) branch divergence @  PC=0x167a0 (main.1.sm_70.ptx:13756) @%p4895 bra BB0_1335;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16808 (main.1.sm_70.ptx:13772) shfl.sync.idx.b32 %r3061|%p2125, %r15582, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 669 (potential) branch divergence @  PC=0x16828 (main.1.sm_70.ptx:13776) @%p4895 bra BB0_1337;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16890 (main.1.sm_70.ptx:13792) add.s32 %r24896, %r24896, 1;
GPGPU-Sim PTX: 670 (potential) branch divergence @  PC=0x168a0 (main.1.sm_70.ptx:13794) @%p4899 bra BB0_1329;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x168a8 (main.1.sm_70.ptx:13796) xor.b32 %r15645, %r6037, 133;
GPGPU-Sim PTX: 671 (potential) branch divergence @  PC=0x16930 (main.1.sm_70.ptx:13815) @%p4901 bra BB0_1341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16998 (main.1.sm_70.ptx:13831) shfl.sync.idx.b32 %r3076|%p2133, %r15654, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 672 (potential) branch divergence @  PC=0x169b8 (main.1.sm_70.ptx:13835) @%p4901 bra BB0_1343;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16a20 (main.1.sm_70.ptx:13851) shfl.sync.idx.b32 %r3080|%p2137, %r15654, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 673 (potential) branch divergence @  PC=0x16a40 (main.1.sm_70.ptx:13855) @%p4901 bra BB0_1345;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16aa8 (main.1.sm_70.ptx:13871) shfl.sync.idx.b32 %r3084|%p2141, %r15654, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 674 (potential) branch divergence @  PC=0x16ac8 (main.1.sm_70.ptx:13875) @%p4901 bra BB0_1347;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b30 (main.1.sm_70.ptx:13891) add.s32 %r24897, %r24897, 1;
GPGPU-Sim PTX: 675 (potential) branch divergence @  PC=0x16b40 (main.1.sm_70.ptx:13893) @%p4905 bra BB0_1339;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b48 (main.1.sm_70.ptx:13895) xor.b32 %r15717, %r6037, 134;
GPGPU-Sim PTX: 676 (potential) branch divergence @  PC=0x16bd0 (main.1.sm_70.ptx:13914) @%p4907 bra BB0_1351;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16c38 (main.1.sm_70.ptx:13930) shfl.sync.idx.b32 %r3099|%p2149, %r15726, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 677 (potential) branch divergence @  PC=0x16c58 (main.1.sm_70.ptx:13934) @%p4907 bra BB0_1353;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16cc0 (main.1.sm_70.ptx:13950) shfl.sync.idx.b32 %r3103|%p2153, %r15726, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 678 (potential) branch divergence @  PC=0x16ce0 (main.1.sm_70.ptx:13954) @%p4907 bra BB0_1355;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d48 (main.1.sm_70.ptx:13970) shfl.sync.idx.b32 %r3107|%p2157, %r15726, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 679 (potential) branch divergence @  PC=0x16d68 (main.1.sm_70.ptx:13974) @%p4907 bra BB0_1357;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16dd0 (main.1.sm_70.ptx:13990) add.s32 %r24898, %r24898, 1;
GPGPU-Sim PTX: 680 (potential) branch divergence @  PC=0x16de0 (main.1.sm_70.ptx:13992) @%p4911 bra BB0_1349;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16de8 (main.1.sm_70.ptx:13994) xor.b32 %r15789, %r6037, 135;
GPGPU-Sim PTX: 681 (potential) branch divergence @  PC=0x16e70 (main.1.sm_70.ptx:14013) @%p4913 bra BB0_1361;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16ed8 (main.1.sm_70.ptx:14029) shfl.sync.idx.b32 %r3122|%p2165, %r15798, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 682 (potential) branch divergence @  PC=0x16ef8 (main.1.sm_70.ptx:14033) @%p4913 bra BB0_1363;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f60 (main.1.sm_70.ptx:14049) shfl.sync.idx.b32 %r3126|%p2169, %r15798, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 683 (potential) branch divergence @  PC=0x16f80 (main.1.sm_70.ptx:14053) @%p4913 bra BB0_1365;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16fe8 (main.1.sm_70.ptx:14069) shfl.sync.idx.b32 %r3130|%p2173, %r15798, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 684 (potential) branch divergence @  PC=0x17008 (main.1.sm_70.ptx:14073) @%p4913 bra BB0_1367;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17070 (main.1.sm_70.ptx:14089) add.s32 %r24899, %r24899, 1;
GPGPU-Sim PTX: 685 (potential) branch divergence @  PC=0x17080 (main.1.sm_70.ptx:14091) @%p4917 bra BB0_1359;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17088 (main.1.sm_70.ptx:14093) xor.b32 %r15861, %r6037, 136;
GPGPU-Sim PTX: 686 (potential) branch divergence @  PC=0x17110 (main.1.sm_70.ptx:14112) @%p4919 bra BB0_1371;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17178 (main.1.sm_70.ptx:14128) shfl.sync.idx.b32 %r3145|%p2181, %r15870, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 687 (potential) branch divergence @  PC=0x17198 (main.1.sm_70.ptx:14132) @%p4919 bra BB0_1373;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17200 (main.1.sm_70.ptx:14148) shfl.sync.idx.b32 %r3149|%p2185, %r15870, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 688 (potential) branch divergence @  PC=0x17220 (main.1.sm_70.ptx:14152) @%p4919 bra BB0_1375;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17288 (main.1.sm_70.ptx:14168) shfl.sync.idx.b32 %r3153|%p2189, %r15870, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 689 (potential) branch divergence @  PC=0x172a8 (main.1.sm_70.ptx:14172) @%p4919 bra BB0_1377;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17310 (main.1.sm_70.ptx:14188) add.s32 %r24900, %r24900, 1;
GPGPU-Sim PTX: 690 (potential) branch divergence @  PC=0x17320 (main.1.sm_70.ptx:14190) @%p4923 bra BB0_1369;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17328 (main.1.sm_70.ptx:14192) xor.b32 %r15933, %r6037, 137;
GPGPU-Sim PTX: 691 (potential) branch divergence @  PC=0x173b0 (main.1.sm_70.ptx:14211) @%p4925 bra BB0_1381;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17418 (main.1.sm_70.ptx:14227) shfl.sync.idx.b32 %r3168|%p2197, %r15942, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 692 (potential) branch divergence @  PC=0x17438 (main.1.sm_70.ptx:14231) @%p4925 bra BB0_1383;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x174a0 (main.1.sm_70.ptx:14247) shfl.sync.idx.b32 %r3172|%p2201, %r15942, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 693 (potential) branch divergence @  PC=0x174c0 (main.1.sm_70.ptx:14251) @%p4925 bra BB0_1385;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17528 (main.1.sm_70.ptx:14267) shfl.sync.idx.b32 %r3176|%p2205, %r15942, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 694 (potential) branch divergence @  PC=0x17548 (main.1.sm_70.ptx:14271) @%p4925 bra BB0_1387;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x175b0 (main.1.sm_70.ptx:14287) add.s32 %r24901, %r24901, 1;
GPGPU-Sim PTX: 695 (potential) branch divergence @  PC=0x175c0 (main.1.sm_70.ptx:14289) @%p4929 bra BB0_1379;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x175c8 (main.1.sm_70.ptx:14291) xor.b32 %r16005, %r6037, 138;
GPGPU-Sim PTX: 696 (potential) branch divergence @  PC=0x17650 (main.1.sm_70.ptx:14310) @%p4931 bra BB0_1391;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x176b8 (main.1.sm_70.ptx:14326) shfl.sync.idx.b32 %r3191|%p2213, %r16014, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 697 (potential) branch divergence @  PC=0x176d8 (main.1.sm_70.ptx:14330) @%p4931 bra BB0_1393;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17740 (main.1.sm_70.ptx:14346) shfl.sync.idx.b32 %r3195|%p2217, %r16014, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 698 (potential) branch divergence @  PC=0x17760 (main.1.sm_70.ptx:14350) @%p4931 bra BB0_1395;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x177c8 (main.1.sm_70.ptx:14366) shfl.sync.idx.b32 %r3199|%p2221, %r16014, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 699 (potential) branch divergence @  PC=0x177e8 (main.1.sm_70.ptx:14370) @%p4931 bra BB0_1397;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17850 (main.1.sm_70.ptx:14386) add.s32 %r24902, %r24902, 1;
GPGPU-Sim PTX: 700 (potential) branch divergence @  PC=0x17860 (main.1.sm_70.ptx:14388) @%p4935 bra BB0_1389;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17868 (main.1.sm_70.ptx:14390) xor.b32 %r16077, %r6037, 139;
GPGPU-Sim PTX: 701 (potential) branch divergence @  PC=0x178f0 (main.1.sm_70.ptx:14409) @%p4937 bra BB0_1401;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17958 (main.1.sm_70.ptx:14425) shfl.sync.idx.b32 %r3214|%p2229, %r16086, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 702 (potential) branch divergence @  PC=0x17978 (main.1.sm_70.ptx:14429) @%p4937 bra BB0_1403;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x179e0 (main.1.sm_70.ptx:14445) shfl.sync.idx.b32 %r3218|%p2233, %r16086, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 703 (potential) branch divergence @  PC=0x17a00 (main.1.sm_70.ptx:14449) @%p4937 bra BB0_1405;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a68 (main.1.sm_70.ptx:14465) shfl.sync.idx.b32 %r3222|%p2237, %r16086, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 704 (potential) branch divergence @  PC=0x17a88 (main.1.sm_70.ptx:14469) @%p4937 bra BB0_1407;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17af0 (main.1.sm_70.ptx:14485) add.s32 %r24903, %r24903, 1;
GPGPU-Sim PTX: 705 (potential) branch divergence @  PC=0x17b00 (main.1.sm_70.ptx:14487) @%p4941 bra BB0_1399;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17b08 (main.1.sm_70.ptx:14489) xor.b32 %r16149, %r6037, 140;
GPGPU-Sim PTX: 706 (potential) branch divergence @  PC=0x17b90 (main.1.sm_70.ptx:14508) @%p4943 bra BB0_1411;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17bf8 (main.1.sm_70.ptx:14524) shfl.sync.idx.b32 %r3237|%p2245, %r16158, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 707 (potential) branch divergence @  PC=0x17c18 (main.1.sm_70.ptx:14528) @%p4943 bra BB0_1413;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17c80 (main.1.sm_70.ptx:14544) shfl.sync.idx.b32 %r3241|%p2249, %r16158, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 708 (potential) branch divergence @  PC=0x17ca0 (main.1.sm_70.ptx:14548) @%p4943 bra BB0_1415;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17d08 (main.1.sm_70.ptx:14564) shfl.sync.idx.b32 %r3245|%p2253, %r16158, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 709 (potential) branch divergence @  PC=0x17d28 (main.1.sm_70.ptx:14568) @%p4943 bra BB0_1417;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17d90 (main.1.sm_70.ptx:14584) add.s32 %r24904, %r24904, 1;
GPGPU-Sim PTX: 710 (potential) branch divergence @  PC=0x17da0 (main.1.sm_70.ptx:14586) @%p4947 bra BB0_1409;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17da8 (main.1.sm_70.ptx:14588) xor.b32 %r16221, %r6037, 141;
GPGPU-Sim PTX: 711 (potential) branch divergence @  PC=0x17e30 (main.1.sm_70.ptx:14607) @%p4949 bra BB0_1421;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17e98 (main.1.sm_70.ptx:14623) shfl.sync.idx.b32 %r3260|%p2261, %r16230, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 712 (potential) branch divergence @  PC=0x17eb8 (main.1.sm_70.ptx:14627) @%p4949 bra BB0_1423;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17f20 (main.1.sm_70.ptx:14643) shfl.sync.idx.b32 %r3264|%p2265, %r16230, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 713 (potential) branch divergence @  PC=0x17f40 (main.1.sm_70.ptx:14647) @%p4949 bra BB0_1425;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17fa8 (main.1.sm_70.ptx:14663) shfl.sync.idx.b32 %r3268|%p2269, %r16230, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 714 (potential) branch divergence @  PC=0x17fc8 (main.1.sm_70.ptx:14667) @%p4949 bra BB0_1427;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18030 (main.1.sm_70.ptx:14683) add.s32 %r24905, %r24905, 1;
GPGPU-Sim PTX: 715 (potential) branch divergence @  PC=0x18040 (main.1.sm_70.ptx:14685) @%p4953 bra BB0_1419;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18048 (main.1.sm_70.ptx:14687) xor.b32 %r16293, %r6037, 142;
GPGPU-Sim PTX: 716 (potential) branch divergence @  PC=0x180d0 (main.1.sm_70.ptx:14706) @%p4955 bra BB0_1431;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18138 (main.1.sm_70.ptx:14722) shfl.sync.idx.b32 %r3283|%p2277, %r16302, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 717 (potential) branch divergence @  PC=0x18158 (main.1.sm_70.ptx:14726) @%p4955 bra BB0_1433;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x181c0 (main.1.sm_70.ptx:14742) shfl.sync.idx.b32 %r3287|%p2281, %r16302, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 718 (potential) branch divergence @  PC=0x181e0 (main.1.sm_70.ptx:14746) @%p4955 bra BB0_1435;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18248 (main.1.sm_70.ptx:14762) shfl.sync.idx.b32 %r3291|%p2285, %r16302, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 719 (potential) branch divergence @  PC=0x18268 (main.1.sm_70.ptx:14766) @%p4955 bra BB0_1437;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x182d0 (main.1.sm_70.ptx:14782) add.s32 %r24906, %r24906, 1;
GPGPU-Sim PTX: 720 (potential) branch divergence @  PC=0x182e0 (main.1.sm_70.ptx:14784) @%p4959 bra BB0_1429;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x182e8 (main.1.sm_70.ptx:14786) xor.b32 %r16365, %r6037, 143;
GPGPU-Sim PTX: 721 (potential) branch divergence @  PC=0x18370 (main.1.sm_70.ptx:14805) @%p4961 bra BB0_1441;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x183d8 (main.1.sm_70.ptx:14821) shfl.sync.idx.b32 %r3306|%p2293, %r16374, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 722 (potential) branch divergence @  PC=0x183f8 (main.1.sm_70.ptx:14825) @%p4961 bra BB0_1443;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18460 (main.1.sm_70.ptx:14841) shfl.sync.idx.b32 %r3310|%p2297, %r16374, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 723 (potential) branch divergence @  PC=0x18480 (main.1.sm_70.ptx:14845) @%p4961 bra BB0_1445;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x184e8 (main.1.sm_70.ptx:14861) shfl.sync.idx.b32 %r3314|%p2301, %r16374, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 724 (potential) branch divergence @  PC=0x18508 (main.1.sm_70.ptx:14865) @%p4961 bra BB0_1447;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18570 (main.1.sm_70.ptx:14881) add.s32 %r24907, %r24907, 1;
GPGPU-Sim PTX: 725 (potential) branch divergence @  PC=0x18580 (main.1.sm_70.ptx:14883) @%p4965 bra BB0_1439;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18588 (main.1.sm_70.ptx:14885) xor.b32 %r16437, %r6037, 144;
GPGPU-Sim PTX: 726 (potential) branch divergence @  PC=0x18610 (main.1.sm_70.ptx:14904) @%p4967 bra BB0_1451;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18678 (main.1.sm_70.ptx:14920) shfl.sync.idx.b32 %r3329|%p2309, %r16446, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 727 (potential) branch divergence @  PC=0x18698 (main.1.sm_70.ptx:14924) @%p4967 bra BB0_1453;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18700 (main.1.sm_70.ptx:14940) shfl.sync.idx.b32 %r3333|%p2313, %r16446, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 728 (potential) branch divergence @  PC=0x18720 (main.1.sm_70.ptx:14944) @%p4967 bra BB0_1455;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18788 (main.1.sm_70.ptx:14960) shfl.sync.idx.b32 %r3337|%p2317, %r16446, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 729 (potential) branch divergence @  PC=0x187a8 (main.1.sm_70.ptx:14964) @%p4967 bra BB0_1457;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18810 (main.1.sm_70.ptx:14980) add.s32 %r24908, %r24908, 1;
GPGPU-Sim PTX: 730 (potential) branch divergence @  PC=0x18820 (main.1.sm_70.ptx:14982) @%p4971 bra BB0_1449;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18828 (main.1.sm_70.ptx:14984) xor.b32 %r16509, %r6037, 145;
GPGPU-Sim PTX: 731 (potential) branch divergence @  PC=0x188b0 (main.1.sm_70.ptx:15003) @%p4973 bra BB0_1461;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18918 (main.1.sm_70.ptx:15019) shfl.sync.idx.b32 %r3352|%p2325, %r16518, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 732 (potential) branch divergence @  PC=0x18938 (main.1.sm_70.ptx:15023) @%p4973 bra BB0_1463;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x189a0 (main.1.sm_70.ptx:15039) shfl.sync.idx.b32 %r3356|%p2329, %r16518, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 733 (potential) branch divergence @  PC=0x189c0 (main.1.sm_70.ptx:15043) @%p4973 bra BB0_1465;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18a28 (main.1.sm_70.ptx:15059) shfl.sync.idx.b32 %r3360|%p2333, %r16518, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 734 (potential) branch divergence @  PC=0x18a48 (main.1.sm_70.ptx:15063) @%p4973 bra BB0_1467;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18ab0 (main.1.sm_70.ptx:15079) add.s32 %r24909, %r24909, 1;
GPGPU-Sim PTX: 735 (potential) branch divergence @  PC=0x18ac0 (main.1.sm_70.ptx:15081) @%p4977 bra BB0_1459;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18ac8 (main.1.sm_70.ptx:15083) xor.b32 %r16581, %r6037, 146;
GPGPU-Sim PTX: 736 (potential) branch divergence @  PC=0x18b50 (main.1.sm_70.ptx:15102) @%p4979 bra BB0_1471;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18bb8 (main.1.sm_70.ptx:15118) shfl.sync.idx.b32 %r3375|%p2341, %r16590, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 737 (potential) branch divergence @  PC=0x18bd8 (main.1.sm_70.ptx:15122) @%p4979 bra BB0_1473;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18c40 (main.1.sm_70.ptx:15138) shfl.sync.idx.b32 %r3379|%p2345, %r16590, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 738 (potential) branch divergence @  PC=0x18c60 (main.1.sm_70.ptx:15142) @%p4979 bra BB0_1475;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18cc8 (main.1.sm_70.ptx:15158) shfl.sync.idx.b32 %r3383|%p2349, %r16590, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 739 (potential) branch divergence @  PC=0x18ce8 (main.1.sm_70.ptx:15162) @%p4979 bra BB0_1477;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18d50 (main.1.sm_70.ptx:15178) add.s32 %r24910, %r24910, 1;
GPGPU-Sim PTX: 740 (potential) branch divergence @  PC=0x18d60 (main.1.sm_70.ptx:15180) @%p4983 bra BB0_1469;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18d68 (main.1.sm_70.ptx:15182) xor.b32 %r16653, %r6037, 147;
GPGPU-Sim PTX: 741 (potential) branch divergence @  PC=0x18df0 (main.1.sm_70.ptx:15201) @%p4985 bra BB0_1481;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18e58 (main.1.sm_70.ptx:15217) shfl.sync.idx.b32 %r3398|%p2357, %r16662, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 742 (potential) branch divergence @  PC=0x18e78 (main.1.sm_70.ptx:15221) @%p4985 bra BB0_1483;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18ee0 (main.1.sm_70.ptx:15237) shfl.sync.idx.b32 %r3402|%p2361, %r16662, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 743 (potential) branch divergence @  PC=0x18f00 (main.1.sm_70.ptx:15241) @%p4985 bra BB0_1485;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18f68 (main.1.sm_70.ptx:15257) shfl.sync.idx.b32 %r3406|%p2365, %r16662, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 744 (potential) branch divergence @  PC=0x18f88 (main.1.sm_70.ptx:15261) @%p4985 bra BB0_1487;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18ff0 (main.1.sm_70.ptx:15277) add.s32 %r24911, %r24911, 1;
GPGPU-Sim PTX: 745 (potential) branch divergence @  PC=0x19000 (main.1.sm_70.ptx:15279) @%p4989 bra BB0_1479;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19008 (main.1.sm_70.ptx:15281) xor.b32 %r16725, %r6037, 148;
GPGPU-Sim PTX: 746 (potential) branch divergence @  PC=0x19090 (main.1.sm_70.ptx:15300) @%p4991 bra BB0_1491;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190f8 (main.1.sm_70.ptx:15316) shfl.sync.idx.b32 %r3421|%p2373, %r16734, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 747 (potential) branch divergence @  PC=0x19118 (main.1.sm_70.ptx:15320) @%p4991 bra BB0_1493;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19180 (main.1.sm_70.ptx:15336) shfl.sync.idx.b32 %r3425|%p2377, %r16734, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 748 (potential) branch divergence @  PC=0x191a0 (main.1.sm_70.ptx:15340) @%p4991 bra BB0_1495;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19208 (main.1.sm_70.ptx:15356) shfl.sync.idx.b32 %r3429|%p2381, %r16734, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 749 (potential) branch divergence @  PC=0x19228 (main.1.sm_70.ptx:15360) @%p4991 bra BB0_1497;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19290 (main.1.sm_70.ptx:15376) add.s32 %r24912, %r24912, 1;
GPGPU-Sim PTX: 750 (potential) branch divergence @  PC=0x192a0 (main.1.sm_70.ptx:15378) @%p4995 bra BB0_1489;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x192a8 (main.1.sm_70.ptx:15380) xor.b32 %r16797, %r6037, 149;
GPGPU-Sim PTX: 751 (potential) branch divergence @  PC=0x19330 (main.1.sm_70.ptx:15399) @%p4997 bra BB0_1501;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19398 (main.1.sm_70.ptx:15415) shfl.sync.idx.b32 %r3444|%p2389, %r16806, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 752 (potential) branch divergence @  PC=0x193b8 (main.1.sm_70.ptx:15419) @%p4997 bra BB0_1503;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19420 (main.1.sm_70.ptx:15435) shfl.sync.idx.b32 %r3448|%p2393, %r16806, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 753 (potential) branch divergence @  PC=0x19440 (main.1.sm_70.ptx:15439) @%p4997 bra BB0_1505;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x194a8 (main.1.sm_70.ptx:15455) shfl.sync.idx.b32 %r3452|%p2397, %r16806, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 754 (potential) branch divergence @  PC=0x194c8 (main.1.sm_70.ptx:15459) @%p4997 bra BB0_1507;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19530 (main.1.sm_70.ptx:15475) add.s32 %r24913, %r24913, 1;
GPGPU-Sim PTX: 755 (potential) branch divergence @  PC=0x19540 (main.1.sm_70.ptx:15477) @%p5001 bra BB0_1499;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19548 (main.1.sm_70.ptx:15479) xor.b32 %r16869, %r6037, 150;
GPGPU-Sim PTX: 756 (potential) branch divergence @  PC=0x195d0 (main.1.sm_70.ptx:15498) @%p5003 bra BB0_1511;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19638 (main.1.sm_70.ptx:15514) shfl.sync.idx.b32 %r3467|%p2405, %r16878, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 757 (potential) branch divergence @  PC=0x19658 (main.1.sm_70.ptx:15518) @%p5003 bra BB0_1513;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x196c0 (main.1.sm_70.ptx:15534) shfl.sync.idx.b32 %r3471|%p2409, %r16878, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 758 (potential) branch divergence @  PC=0x196e0 (main.1.sm_70.ptx:15538) @%p5003 bra BB0_1515;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19748 (main.1.sm_70.ptx:15554) shfl.sync.idx.b32 %r3475|%p2413, %r16878, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 759 (potential) branch divergence @  PC=0x19768 (main.1.sm_70.ptx:15558) @%p5003 bra BB0_1517;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x197d0 (main.1.sm_70.ptx:15574) add.s32 %r24914, %r24914, 1;
GPGPU-Sim PTX: 760 (potential) branch divergence @  PC=0x197e0 (main.1.sm_70.ptx:15576) @%p5007 bra BB0_1509;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x197e8 (main.1.sm_70.ptx:15578) xor.b32 %r16941, %r6037, 151;
GPGPU-Sim PTX: 761 (potential) branch divergence @  PC=0x19870 (main.1.sm_70.ptx:15597) @%p5009 bra BB0_1521;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x198d8 (main.1.sm_70.ptx:15613) shfl.sync.idx.b32 %r3490|%p2421, %r16950, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 762 (potential) branch divergence @  PC=0x198f8 (main.1.sm_70.ptx:15617) @%p5009 bra BB0_1523;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19960 (main.1.sm_70.ptx:15633) shfl.sync.idx.b32 %r3494|%p2425, %r16950, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 763 (potential) branch divergence @  PC=0x19980 (main.1.sm_70.ptx:15637) @%p5009 bra BB0_1525;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x199e8 (main.1.sm_70.ptx:15653) shfl.sync.idx.b32 %r3498|%p2429, %r16950, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 764 (potential) branch divergence @  PC=0x19a08 (main.1.sm_70.ptx:15657) @%p5009 bra BB0_1527;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19a70 (main.1.sm_70.ptx:15673) add.s32 %r24915, %r24915, 1;
GPGPU-Sim PTX: 765 (potential) branch divergence @  PC=0x19a80 (main.1.sm_70.ptx:15675) @%p5013 bra BB0_1519;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19a88 (main.1.sm_70.ptx:15677) xor.b32 %r17013, %r6037, 152;
GPGPU-Sim PTX: 766 (potential) branch divergence @  PC=0x19b10 (main.1.sm_70.ptx:15696) @%p5015 bra BB0_1531;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b78 (main.1.sm_70.ptx:15712) shfl.sync.idx.b32 %r3513|%p2437, %r17022, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 767 (potential) branch divergence @  PC=0x19b98 (main.1.sm_70.ptx:15716) @%p5015 bra BB0_1533;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c00 (main.1.sm_70.ptx:15732) shfl.sync.idx.b32 %r3517|%p2441, %r17022, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 768 (potential) branch divergence @  PC=0x19c20 (main.1.sm_70.ptx:15736) @%p5015 bra BB0_1535;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c88 (main.1.sm_70.ptx:15752) shfl.sync.idx.b32 %r3521|%p2445, %r17022, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 769 (potential) branch divergence @  PC=0x19ca8 (main.1.sm_70.ptx:15756) @%p5015 bra BB0_1537;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19d10 (main.1.sm_70.ptx:15772) add.s32 %r24916, %r24916, 1;
GPGPU-Sim PTX: 770 (potential) branch divergence @  PC=0x19d20 (main.1.sm_70.ptx:15774) @%p5019 bra BB0_1529;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19d28 (main.1.sm_70.ptx:15776) xor.b32 %r17085, %r6037, 153;
GPGPU-Sim PTX: 771 (potential) branch divergence @  PC=0x19db0 (main.1.sm_70.ptx:15795) @%p5021 bra BB0_1541;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e18 (main.1.sm_70.ptx:15811) shfl.sync.idx.b32 %r3536|%p2453, %r17094, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 772 (potential) branch divergence @  PC=0x19e38 (main.1.sm_70.ptx:15815) @%p5021 bra BB0_1543;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19ea0 (main.1.sm_70.ptx:15831) shfl.sync.idx.b32 %r3540|%p2457, %r17094, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 773 (potential) branch divergence @  PC=0x19ec0 (main.1.sm_70.ptx:15835) @%p5021 bra BB0_1545;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f28 (main.1.sm_70.ptx:15851) shfl.sync.idx.b32 %r3544|%p2461, %r17094, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 774 (potential) branch divergence @  PC=0x19f48 (main.1.sm_70.ptx:15855) @%p5021 bra BB0_1547;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19fb0 (main.1.sm_70.ptx:15871) add.s32 %r24917, %r24917, 1;
GPGPU-Sim PTX: 775 (potential) branch divergence @  PC=0x19fc0 (main.1.sm_70.ptx:15873) @%p5025 bra BB0_1539;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19fc8 (main.1.sm_70.ptx:15875) xor.b32 %r17157, %r6037, 154;
GPGPU-Sim PTX: 776 (potential) branch divergence @  PC=0x1a050 (main.1.sm_70.ptx:15894) @%p5027 bra BB0_1551;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0b8 (main.1.sm_70.ptx:15910) shfl.sync.idx.b32 %r3559|%p2469, %r17166, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 777 (potential) branch divergence @  PC=0x1a0d8 (main.1.sm_70.ptx:15914) @%p5027 bra BB0_1553;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a140 (main.1.sm_70.ptx:15930) shfl.sync.idx.b32 %r3563|%p2473, %r17166, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 778 (potential) branch divergence @  PC=0x1a160 (main.1.sm_70.ptx:15934) @%p5027 bra BB0_1555;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a1c8 (main.1.sm_70.ptx:15950) shfl.sync.idx.b32 %r3567|%p2477, %r17166, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 779 (potential) branch divergence @  PC=0x1a1e8 (main.1.sm_70.ptx:15954) @%p5027 bra BB0_1557;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a250 (main.1.sm_70.ptx:15970) add.s32 %r24918, %r24918, 1;
GPGPU-Sim PTX: 780 (potential) branch divergence @  PC=0x1a260 (main.1.sm_70.ptx:15972) @%p5031 bra BB0_1549;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a268 (main.1.sm_70.ptx:15974) xor.b32 %r17229, %r6037, 155;
GPGPU-Sim PTX: 781 (potential) branch divergence @  PC=0x1a2f0 (main.1.sm_70.ptx:15993) @%p5033 bra BB0_1561;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a358 (main.1.sm_70.ptx:16009) shfl.sync.idx.b32 %r3582|%p2485, %r17238, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 782 (potential) branch divergence @  PC=0x1a378 (main.1.sm_70.ptx:16013) @%p5033 bra BB0_1563;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a3e0 (main.1.sm_70.ptx:16029) shfl.sync.idx.b32 %r3586|%p2489, %r17238, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 783 (potential) branch divergence @  PC=0x1a400 (main.1.sm_70.ptx:16033) @%p5033 bra BB0_1565;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a468 (main.1.sm_70.ptx:16049) shfl.sync.idx.b32 %r3590|%p2493, %r17238, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 784 (potential) branch divergence @  PC=0x1a488 (main.1.sm_70.ptx:16053) @%p5033 bra BB0_1567;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a4f0 (main.1.sm_70.ptx:16069) add.s32 %r24919, %r24919, 1;
GPGPU-Sim PTX: 785 (potential) branch divergence @  PC=0x1a500 (main.1.sm_70.ptx:16071) @%p5037 bra BB0_1559;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a508 (main.1.sm_70.ptx:16073) xor.b32 %r17301, %r6037, 156;
GPGPU-Sim PTX: 786 (potential) branch divergence @  PC=0x1a590 (main.1.sm_70.ptx:16092) @%p5039 bra BB0_1571;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a5f8 (main.1.sm_70.ptx:16108) shfl.sync.idx.b32 %r3605|%p2501, %r17310, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 787 (potential) branch divergence @  PC=0x1a618 (main.1.sm_70.ptx:16112) @%p5039 bra BB0_1573;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a680 (main.1.sm_70.ptx:16128) shfl.sync.idx.b32 %r3609|%p2505, %r17310, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 788 (potential) branch divergence @  PC=0x1a6a0 (main.1.sm_70.ptx:16132) @%p5039 bra BB0_1575;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a708 (main.1.sm_70.ptx:16148) shfl.sync.idx.b32 %r3613|%p2509, %r17310, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 789 (potential) branch divergence @  PC=0x1a728 (main.1.sm_70.ptx:16152) @%p5039 bra BB0_1577;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a790 (main.1.sm_70.ptx:16168) add.s32 %r24920, %r24920, 1;
GPGPU-Sim PTX: 790 (potential) branch divergence @  PC=0x1a7a0 (main.1.sm_70.ptx:16170) @%p5043 bra BB0_1569;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a7a8 (main.1.sm_70.ptx:16172) xor.b32 %r17373, %r6037, 157;
GPGPU-Sim PTX: 791 (potential) branch divergence @  PC=0x1a830 (main.1.sm_70.ptx:16191) @%p5045 bra BB0_1581;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a898 (main.1.sm_70.ptx:16207) shfl.sync.idx.b32 %r3628|%p2517, %r17382, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 792 (potential) branch divergence @  PC=0x1a8b8 (main.1.sm_70.ptx:16211) @%p5045 bra BB0_1583;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a920 (main.1.sm_70.ptx:16227) shfl.sync.idx.b32 %r3632|%p2521, %r17382, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 793 (potential) branch divergence @  PC=0x1a940 (main.1.sm_70.ptx:16231) @%p5045 bra BB0_1585;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a9a8 (main.1.sm_70.ptx:16247) shfl.sync.idx.b32 %r3636|%p2525, %r17382, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 794 (potential) branch divergence @  PC=0x1a9c8 (main.1.sm_70.ptx:16251) @%p5045 bra BB0_1587;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa30 (main.1.sm_70.ptx:16267) add.s32 %r24921, %r24921, 1;
GPGPU-Sim PTX: 795 (potential) branch divergence @  PC=0x1aa40 (main.1.sm_70.ptx:16269) @%p5049 bra BB0_1579;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa48 (main.1.sm_70.ptx:16271) xor.b32 %r17445, %r6037, 158;
GPGPU-Sim PTX: 796 (potential) branch divergence @  PC=0x1aad0 (main.1.sm_70.ptx:16290) @%p5051 bra BB0_1591;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ab38 (main.1.sm_70.ptx:16306) shfl.sync.idx.b32 %r3651|%p2533, %r17454, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 797 (potential) branch divergence @  PC=0x1ab58 (main.1.sm_70.ptx:16310) @%p5051 bra BB0_1593;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1abc0 (main.1.sm_70.ptx:16326) shfl.sync.idx.b32 %r3655|%p2537, %r17454, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 798 (potential) branch divergence @  PC=0x1abe0 (main.1.sm_70.ptx:16330) @%p5051 bra BB0_1595;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac48 (main.1.sm_70.ptx:16346) shfl.sync.idx.b32 %r3659|%p2541, %r17454, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 799 (potential) branch divergence @  PC=0x1ac68 (main.1.sm_70.ptx:16350) @%p5051 bra BB0_1597;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1acd0 (main.1.sm_70.ptx:16366) add.s32 %r24922, %r24922, 1;
GPGPU-Sim PTX: 800 (potential) branch divergence @  PC=0x1ace0 (main.1.sm_70.ptx:16368) @%p5055 bra BB0_1589;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ace8 (main.1.sm_70.ptx:16370) xor.b32 %r17517, %r6037, 159;
GPGPU-Sim PTX: 801 (potential) branch divergence @  PC=0x1ad70 (main.1.sm_70.ptx:16389) @%p5057 bra BB0_1601;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1add8 (main.1.sm_70.ptx:16405) shfl.sync.idx.b32 %r3674|%p2549, %r17526, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 802 (potential) branch divergence @  PC=0x1adf8 (main.1.sm_70.ptx:16409) @%p5057 bra BB0_1603;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae60 (main.1.sm_70.ptx:16425) shfl.sync.idx.b32 %r3678|%p2553, %r17526, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 803 (potential) branch divergence @  PC=0x1ae80 (main.1.sm_70.ptx:16429) @%p5057 bra BB0_1605;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aee8 (main.1.sm_70.ptx:16445) shfl.sync.idx.b32 %r3682|%p2557, %r17526, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 804 (potential) branch divergence @  PC=0x1af08 (main.1.sm_70.ptx:16449) @%p5057 bra BB0_1607;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af70 (main.1.sm_70.ptx:16465) add.s32 %r24923, %r24923, 1;
GPGPU-Sim PTX: 805 (potential) branch divergence @  PC=0x1af80 (main.1.sm_70.ptx:16467) @%p5061 bra BB0_1599;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af88 (main.1.sm_70.ptx:16469) xor.b32 %r17589, %r6037, 160;
GPGPU-Sim PTX: 806 (potential) branch divergence @  PC=0x1b010 (main.1.sm_70.ptx:16488) @%p5063 bra BB0_1611;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b078 (main.1.sm_70.ptx:16504) shfl.sync.idx.b32 %r3697|%p2565, %r17598, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 807 (potential) branch divergence @  PC=0x1b098 (main.1.sm_70.ptx:16508) @%p5063 bra BB0_1613;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b100 (main.1.sm_70.ptx:16524) shfl.sync.idx.b32 %r3701|%p2569, %r17598, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 808 (potential) branch divergence @  PC=0x1b120 (main.1.sm_70.ptx:16528) @%p5063 bra BB0_1615;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b188 (main.1.sm_70.ptx:16544) shfl.sync.idx.b32 %r3705|%p2573, %r17598, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 809 (potential) branch divergence @  PC=0x1b1a8 (main.1.sm_70.ptx:16548) @%p5063 bra BB0_1617;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b210 (main.1.sm_70.ptx:16564) add.s32 %r24924, %r24924, 1;
GPGPU-Sim PTX: 810 (potential) branch divergence @  PC=0x1b220 (main.1.sm_70.ptx:16566) @%p5067 bra BB0_1609;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b228 (main.1.sm_70.ptx:16568) xor.b32 %r17661, %r6037, 161;
GPGPU-Sim PTX: 811 (potential) branch divergence @  PC=0x1b2b0 (main.1.sm_70.ptx:16587) @%p5069 bra BB0_1621;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b318 (main.1.sm_70.ptx:16603) shfl.sync.idx.b32 %r3720|%p2581, %r17670, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 812 (potential) branch divergence @  PC=0x1b338 (main.1.sm_70.ptx:16607) @%p5069 bra BB0_1623;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b3a0 (main.1.sm_70.ptx:16623) shfl.sync.idx.b32 %r3724|%p2585, %r17670, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 813 (potential) branch divergence @  PC=0x1b3c0 (main.1.sm_70.ptx:16627) @%p5069 bra BB0_1625;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b428 (main.1.sm_70.ptx:16643) shfl.sync.idx.b32 %r3728|%p2589, %r17670, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 814 (potential) branch divergence @  PC=0x1b448 (main.1.sm_70.ptx:16647) @%p5069 bra BB0_1627;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b4b0 (main.1.sm_70.ptx:16663) add.s32 %r24925, %r24925, 1;
GPGPU-Sim PTX: 815 (potential) branch divergence @  PC=0x1b4c0 (main.1.sm_70.ptx:16665) @%p5073 bra BB0_1619;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b4c8 (main.1.sm_70.ptx:16667) xor.b32 %r17733, %r6037, 162;
GPGPU-Sim PTX: 816 (potential) branch divergence @  PC=0x1b550 (main.1.sm_70.ptx:16686) @%p5075 bra BB0_1631;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b5b8 (main.1.sm_70.ptx:16702) shfl.sync.idx.b32 %r3743|%p2597, %r17742, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 817 (potential) branch divergence @  PC=0x1b5d8 (main.1.sm_70.ptx:16706) @%p5075 bra BB0_1633;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b640 (main.1.sm_70.ptx:16722) shfl.sync.idx.b32 %r3747|%p2601, %r17742, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 818 (potential) branch divergence @  PC=0x1b660 (main.1.sm_70.ptx:16726) @%p5075 bra BB0_1635;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b6c8 (main.1.sm_70.ptx:16742) shfl.sync.idx.b32 %r3751|%p2605, %r17742, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 819 (potential) branch divergence @  PC=0x1b6e8 (main.1.sm_70.ptx:16746) @%p5075 bra BB0_1637;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b750 (main.1.sm_70.ptx:16762) add.s32 %r24926, %r24926, 1;
GPGPU-Sim PTX: 820 (potential) branch divergence @  PC=0x1b760 (main.1.sm_70.ptx:16764) @%p5079 bra BB0_1629;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b768 (main.1.sm_70.ptx:16766) xor.b32 %r17805, %r6037, 163;
GPGPU-Sim PTX: 821 (potential) branch divergence @  PC=0x1b7f0 (main.1.sm_70.ptx:16785) @%p5081 bra BB0_1641;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b858 (main.1.sm_70.ptx:16801) shfl.sync.idx.b32 %r3766|%p2613, %r17814, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 822 (potential) branch divergence @  PC=0x1b878 (main.1.sm_70.ptx:16805) @%p5081 bra BB0_1643;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8e0 (main.1.sm_70.ptx:16821) shfl.sync.idx.b32 %r3770|%p2617, %r17814, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 823 (potential) branch divergence @  PC=0x1b900 (main.1.sm_70.ptx:16825) @%p5081 bra BB0_1645;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b968 (main.1.sm_70.ptx:16841) shfl.sync.idx.b32 %r3774|%p2621, %r17814, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 824 (potential) branch divergence @  PC=0x1b988 (main.1.sm_70.ptx:16845) @%p5081 bra BB0_1647;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b9f0 (main.1.sm_70.ptx:16861) add.s32 %r24927, %r24927, 1;
GPGPU-Sim PTX: 825 (potential) branch divergence @  PC=0x1ba00 (main.1.sm_70.ptx:16863) @%p5085 bra BB0_1639;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ba08 (main.1.sm_70.ptx:16865) xor.b32 %r17877, %r6037, 164;
GPGPU-Sim PTX: 826 (potential) branch divergence @  PC=0x1ba90 (main.1.sm_70.ptx:16884) @%p5087 bra BB0_1651;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1baf8 (main.1.sm_70.ptx:16900) shfl.sync.idx.b32 %r3789|%p2629, %r17886, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 827 (potential) branch divergence @  PC=0x1bb18 (main.1.sm_70.ptx:16904) @%p5087 bra BB0_1653;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb80 (main.1.sm_70.ptx:16920) shfl.sync.idx.b32 %r3793|%p2633, %r17886, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 828 (potential) branch divergence @  PC=0x1bba0 (main.1.sm_70.ptx:16924) @%p5087 bra BB0_1655;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bc08 (main.1.sm_70.ptx:16940) shfl.sync.idx.b32 %r3797|%p2637, %r17886, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 829 (potential) branch divergence @  PC=0x1bc28 (main.1.sm_70.ptx:16944) @%p5087 bra BB0_1657;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bc90 (main.1.sm_70.ptx:16960) add.s32 %r24928, %r24928, 1;
GPGPU-Sim PTX: 830 (potential) branch divergence @  PC=0x1bca0 (main.1.sm_70.ptx:16962) @%p5091 bra BB0_1649;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bca8 (main.1.sm_70.ptx:16964) xor.b32 %r17949, %r6037, 165;
GPGPU-Sim PTX: 831 (potential) branch divergence @  PC=0x1bd30 (main.1.sm_70.ptx:16983) @%p5093 bra BB0_1661;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bd98 (main.1.sm_70.ptx:16999) shfl.sync.idx.b32 %r3812|%p2645, %r17958, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 832 (potential) branch divergence @  PC=0x1bdb8 (main.1.sm_70.ptx:17003) @%p5093 bra BB0_1663;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be20 (main.1.sm_70.ptx:17019) shfl.sync.idx.b32 %r3816|%p2649, %r17958, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 833 (potential) branch divergence @  PC=0x1be40 (main.1.sm_70.ptx:17023) @%p5093 bra BB0_1665;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bea8 (main.1.sm_70.ptx:17039) shfl.sync.idx.b32 %r3820|%p2653, %r17958, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 834 (potential) branch divergence @  PC=0x1bec8 (main.1.sm_70.ptx:17043) @%p5093 bra BB0_1667;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bf30 (main.1.sm_70.ptx:17059) add.s32 %r24929, %r24929, 1;
GPGPU-Sim PTX: 835 (potential) branch divergence @  PC=0x1bf40 (main.1.sm_70.ptx:17061) @%p5097 bra BB0_1659;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bf48 (main.1.sm_70.ptx:17063) xor.b32 %r18021, %r6037, 166;
GPGPU-Sim PTX: 836 (potential) branch divergence @  PC=0x1bfd0 (main.1.sm_70.ptx:17082) @%p5099 bra BB0_1671;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c038 (main.1.sm_70.ptx:17098) shfl.sync.idx.b32 %r3835|%p2661, %r18030, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 837 (potential) branch divergence @  PC=0x1c058 (main.1.sm_70.ptx:17102) @%p5099 bra BB0_1673;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0c0 (main.1.sm_70.ptx:17118) shfl.sync.idx.b32 %r3839|%p2665, %r18030, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 838 (potential) branch divergence @  PC=0x1c0e0 (main.1.sm_70.ptx:17122) @%p5099 bra BB0_1675;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c148 (main.1.sm_70.ptx:17138) shfl.sync.idx.b32 %r3843|%p2669, %r18030, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 839 (potential) branch divergence @  PC=0x1c168 (main.1.sm_70.ptx:17142) @%p5099 bra BB0_1677;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c1d0 (main.1.sm_70.ptx:17158) add.s32 %r24930, %r24930, 1;
GPGPU-Sim PTX: 840 (potential) branch divergence @  PC=0x1c1e0 (main.1.sm_70.ptx:17160) @%p5103 bra BB0_1669;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c1e8 (main.1.sm_70.ptx:17162) xor.b32 %r18093, %r6037, 167;
GPGPU-Sim PTX: 841 (potential) branch divergence @  PC=0x1c270 (main.1.sm_70.ptx:17181) @%p5105 bra BB0_1681;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c2d8 (main.1.sm_70.ptx:17197) shfl.sync.idx.b32 %r3858|%p2677, %r18102, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 842 (potential) branch divergence @  PC=0x1c2f8 (main.1.sm_70.ptx:17201) @%p5105 bra BB0_1683;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c360 (main.1.sm_70.ptx:17217) shfl.sync.idx.b32 %r3862|%p2681, %r18102, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 843 (potential) branch divergence @  PC=0x1c380 (main.1.sm_70.ptx:17221) @%p5105 bra BB0_1685;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c3e8 (main.1.sm_70.ptx:17237) shfl.sync.idx.b32 %r3866|%p2685, %r18102, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 844 (potential) branch divergence @  PC=0x1c408 (main.1.sm_70.ptx:17241) @%p5105 bra BB0_1687;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c470 (main.1.sm_70.ptx:17257) add.s32 %r24931, %r24931, 1;
GPGPU-Sim PTX: 845 (potential) branch divergence @  PC=0x1c480 (main.1.sm_70.ptx:17259) @%p5109 bra BB0_1679;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c488 (main.1.sm_70.ptx:17261) xor.b32 %r18165, %r6037, 168;
GPGPU-Sim PTX: 846 (potential) branch divergence @  PC=0x1c510 (main.1.sm_70.ptx:17280) @%p5111 bra BB0_1691;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c578 (main.1.sm_70.ptx:17296) shfl.sync.idx.b32 %r3881|%p2693, %r18174, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 847 (potential) branch divergence @  PC=0x1c598 (main.1.sm_70.ptx:17300) @%p5111 bra BB0_1693;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c600 (main.1.sm_70.ptx:17316) shfl.sync.idx.b32 %r3885|%p2697, %r18174, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 848 (potential) branch divergence @  PC=0x1c620 (main.1.sm_70.ptx:17320) @%p5111 bra BB0_1695;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c688 (main.1.sm_70.ptx:17336) shfl.sync.idx.b32 %r3889|%p2701, %r18174, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 849 (potential) branch divergence @  PC=0x1c6a8 (main.1.sm_70.ptx:17340) @%p5111 bra BB0_1697;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c710 (main.1.sm_70.ptx:17356) add.s32 %r24932, %r24932, 1;
GPGPU-Sim PTX: 850 (potential) branch divergence @  PC=0x1c720 (main.1.sm_70.ptx:17358) @%p5115 bra BB0_1689;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c728 (main.1.sm_70.ptx:17360) xor.b32 %r18237, %r6037, 169;
GPGPU-Sim PTX: 851 (potential) branch divergence @  PC=0x1c7b0 (main.1.sm_70.ptx:17379) @%p5117 bra BB0_1701;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c818 (main.1.sm_70.ptx:17395) shfl.sync.idx.b32 %r3904|%p2709, %r18246, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 852 (potential) branch divergence @  PC=0x1c838 (main.1.sm_70.ptx:17399) @%p5117 bra BB0_1703;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8a0 (main.1.sm_70.ptx:17415) shfl.sync.idx.b32 %r3908|%p2713, %r18246, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 853 (potential) branch divergence @  PC=0x1c8c0 (main.1.sm_70.ptx:17419) @%p5117 bra BB0_1705;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c928 (main.1.sm_70.ptx:17435) shfl.sync.idx.b32 %r3912|%p2717, %r18246, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 854 (potential) branch divergence @  PC=0x1c948 (main.1.sm_70.ptx:17439) @%p5117 bra BB0_1707;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c9b0 (main.1.sm_70.ptx:17455) add.s32 %r24933, %r24933, 1;
GPGPU-Sim PTX: 855 (potential) branch divergence @  PC=0x1c9c0 (main.1.sm_70.ptx:17457) @%p5121 bra BB0_1699;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c9c8 (main.1.sm_70.ptx:17459) xor.b32 %r18309, %r6037, 170;
GPGPU-Sim PTX: 856 (potential) branch divergence @  PC=0x1ca50 (main.1.sm_70.ptx:17478) @%p5123 bra BB0_1711;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cab8 (main.1.sm_70.ptx:17494) shfl.sync.idx.b32 %r3927|%p2725, %r18318, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 857 (potential) branch divergence @  PC=0x1cad8 (main.1.sm_70.ptx:17498) @%p5123 bra BB0_1713;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cb40 (main.1.sm_70.ptx:17514) shfl.sync.idx.b32 %r3931|%p2729, %r18318, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 858 (potential) branch divergence @  PC=0x1cb60 (main.1.sm_70.ptx:17518) @%p5123 bra BB0_1715;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cbc8 (main.1.sm_70.ptx:17534) shfl.sync.idx.b32 %r3935|%p2733, %r18318, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 859 (potential) branch divergence @  PC=0x1cbe8 (main.1.sm_70.ptx:17538) @%p5123 bra BB0_1717;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cc50 (main.1.sm_70.ptx:17554) add.s32 %r24934, %r24934, 1;
GPGPU-Sim PTX: 860 (potential) branch divergence @  PC=0x1cc60 (main.1.sm_70.ptx:17556) @%p5127 bra BB0_1709;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cc68 (main.1.sm_70.ptx:17558) xor.b32 %r18381, %r6037, 171;
GPGPU-Sim PTX: 861 (potential) branch divergence @  PC=0x1ccf0 (main.1.sm_70.ptx:17577) @%p5129 bra BB0_1721;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cd58 (main.1.sm_70.ptx:17593) shfl.sync.idx.b32 %r3950|%p2741, %r18390, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 862 (potential) branch divergence @  PC=0x1cd78 (main.1.sm_70.ptx:17597) @%p5129 bra BB0_1723;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cde0 (main.1.sm_70.ptx:17613) shfl.sync.idx.b32 %r3954|%p2745, %r18390, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 863 (potential) branch divergence @  PC=0x1ce00 (main.1.sm_70.ptx:17617) @%p5129 bra BB0_1725;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ce68 (main.1.sm_70.ptx:17633) shfl.sync.idx.b32 %r3958|%p2749, %r18390, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 864 (potential) branch divergence @  PC=0x1ce88 (main.1.sm_70.ptx:17637) @%p5129 bra BB0_1727;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cef0 (main.1.sm_70.ptx:17653) add.s32 %r24935, %r24935, 1;
GPGPU-Sim PTX: 865 (potential) branch divergence @  PC=0x1cf00 (main.1.sm_70.ptx:17655) @%p5133 bra BB0_1719;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cf08 (main.1.sm_70.ptx:17657) xor.b32 %r18453, %r6037, 172;
GPGPU-Sim PTX: 866 (potential) branch divergence @  PC=0x1cf90 (main.1.sm_70.ptx:17676) @%p5135 bra BB0_1731;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cff8 (main.1.sm_70.ptx:17692) shfl.sync.idx.b32 %r3973|%p2757, %r18462, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 867 (potential) branch divergence @  PC=0x1d018 (main.1.sm_70.ptx:17696) @%p5135 bra BB0_1733;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d080 (main.1.sm_70.ptx:17712) shfl.sync.idx.b32 %r3977|%p2761, %r18462, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 868 (potential) branch divergence @  PC=0x1d0a0 (main.1.sm_70.ptx:17716) @%p5135 bra BB0_1735;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d108 (main.1.sm_70.ptx:17732) shfl.sync.idx.b32 %r3981|%p2765, %r18462, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 869 (potential) branch divergence @  PC=0x1d128 (main.1.sm_70.ptx:17736) @%p5135 bra BB0_1737;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d190 (main.1.sm_70.ptx:17752) add.s32 %r24936, %r24936, 1;
GPGPU-Sim PTX: 870 (potential) branch divergence @  PC=0x1d1a0 (main.1.sm_70.ptx:17754) @%p5139 bra BB0_1729;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d1a8 (main.1.sm_70.ptx:17756) xor.b32 %r18525, %r6037, 173;
GPGPU-Sim PTX: 871 (potential) branch divergence @  PC=0x1d230 (main.1.sm_70.ptx:17775) @%p5141 bra BB0_1741;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d298 (main.1.sm_70.ptx:17791) shfl.sync.idx.b32 %r3996|%p2773, %r18534, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 872 (potential) branch divergence @  PC=0x1d2b8 (main.1.sm_70.ptx:17795) @%p5141 bra BB0_1743;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d320 (main.1.sm_70.ptx:17811) shfl.sync.idx.b32 %r4000|%p2777, %r18534, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 873 (potential) branch divergence @  PC=0x1d340 (main.1.sm_70.ptx:17815) @%p5141 bra BB0_1745;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d3a8 (main.1.sm_70.ptx:17831) shfl.sync.idx.b32 %r4004|%p2781, %r18534, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 874 (potential) branch divergence @  PC=0x1d3c8 (main.1.sm_70.ptx:17835) @%p5141 bra BB0_1747;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d430 (main.1.sm_70.ptx:17851) add.s32 %r24937, %r24937, 1;
GPGPU-Sim PTX: 875 (potential) branch divergence @  PC=0x1d440 (main.1.sm_70.ptx:17853) @%p5145 bra BB0_1739;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d448 (main.1.sm_70.ptx:17855) xor.b32 %r18597, %r6037, 174;
GPGPU-Sim PTX: 876 (potential) branch divergence @  PC=0x1d4d0 (main.1.sm_70.ptx:17874) @%p5147 bra BB0_1751;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d538 (main.1.sm_70.ptx:17890) shfl.sync.idx.b32 %r4019|%p2789, %r18606, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 877 (potential) branch divergence @  PC=0x1d558 (main.1.sm_70.ptx:17894) @%p5147 bra BB0_1753;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d5c0 (main.1.sm_70.ptx:17910) shfl.sync.idx.b32 %r4023|%p2793, %r18606, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 878 (potential) branch divergence @  PC=0x1d5e0 (main.1.sm_70.ptx:17914) @%p5147 bra BB0_1755;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d648 (main.1.sm_70.ptx:17930) shfl.sync.idx.b32 %r4027|%p2797, %r18606, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 879 (potential) branch divergence @  PC=0x1d668 (main.1.sm_70.ptx:17934) @%p5147 bra BB0_1757;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d6d0 (main.1.sm_70.ptx:17950) add.s32 %r24938, %r24938, 1;
GPGPU-Sim PTX: 880 (potential) branch divergence @  PC=0x1d6e0 (main.1.sm_70.ptx:17952) @%p5151 bra BB0_1749;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d6e8 (main.1.sm_70.ptx:17954) xor.b32 %r18669, %r6037, 175;
GPGPU-Sim PTX: 881 (potential) branch divergence @  PC=0x1d770 (main.1.sm_70.ptx:17973) @%p5153 bra BB0_1761;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d7d8 (main.1.sm_70.ptx:17989) shfl.sync.idx.b32 %r4042|%p2805, %r18678, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 882 (potential) branch divergence @  PC=0x1d7f8 (main.1.sm_70.ptx:17993) @%p5153 bra BB0_1763;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d860 (main.1.sm_70.ptx:18009) shfl.sync.idx.b32 %r4046|%p2809, %r18678, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 883 (potential) branch divergence @  PC=0x1d880 (main.1.sm_70.ptx:18013) @%p5153 bra BB0_1765;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8e8 (main.1.sm_70.ptx:18029) shfl.sync.idx.b32 %r4050|%p2813, %r18678, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 884 (potential) branch divergence @  PC=0x1d908 (main.1.sm_70.ptx:18033) @%p5153 bra BB0_1767;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d970 (main.1.sm_70.ptx:18049) add.s32 %r24939, %r24939, 1;
GPGPU-Sim PTX: 885 (potential) branch divergence @  PC=0x1d980 (main.1.sm_70.ptx:18051) @%p5157 bra BB0_1759;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d988 (main.1.sm_70.ptx:18053) xor.b32 %r18741, %r6037, 176;
GPGPU-Sim PTX: 886 (potential) branch divergence @  PC=0x1da10 (main.1.sm_70.ptx:18072) @%p5159 bra BB0_1771;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da78 (main.1.sm_70.ptx:18088) shfl.sync.idx.b32 %r4065|%p2821, %r18750, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 887 (potential) branch divergence @  PC=0x1da98 (main.1.sm_70.ptx:18092) @%p5159 bra BB0_1773;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1db00 (main.1.sm_70.ptx:18108) shfl.sync.idx.b32 %r4069|%p2825, %r18750, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 888 (potential) branch divergence @  PC=0x1db20 (main.1.sm_70.ptx:18112) @%p5159 bra BB0_1775;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1db88 (main.1.sm_70.ptx:18128) shfl.sync.idx.b32 %r4073|%p2829, %r18750, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 889 (potential) branch divergence @  PC=0x1dba8 (main.1.sm_70.ptx:18132) @%p5159 bra BB0_1777;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dc10 (main.1.sm_70.ptx:18148) add.s32 %r24940, %r24940, 1;
GPGPU-Sim PTX: 890 (potential) branch divergence @  PC=0x1dc20 (main.1.sm_70.ptx:18150) @%p5163 bra BB0_1769;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dc28 (main.1.sm_70.ptx:18152) xor.b32 %r18813, %r6037, 177;
GPGPU-Sim PTX: 891 (potential) branch divergence @  PC=0x1dcb0 (main.1.sm_70.ptx:18171) @%p5165 bra BB0_1781;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dd18 (main.1.sm_70.ptx:18187) shfl.sync.idx.b32 %r4088|%p2837, %r18822, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 892 (potential) branch divergence @  PC=0x1dd38 (main.1.sm_70.ptx:18191) @%p5165 bra BB0_1783;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dda0 (main.1.sm_70.ptx:18207) shfl.sync.idx.b32 %r4092|%p2841, %r18822, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 893 (potential) branch divergence @  PC=0x1ddc0 (main.1.sm_70.ptx:18211) @%p5165 bra BB0_1785;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1de28 (main.1.sm_70.ptx:18227) shfl.sync.idx.b32 %r4096|%p2845, %r18822, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 894 (potential) branch divergence @  PC=0x1de48 (main.1.sm_70.ptx:18231) @%p5165 bra BB0_1787;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1deb0 (main.1.sm_70.ptx:18247) add.s32 %r24941, %r24941, 1;
GPGPU-Sim PTX: 895 (potential) branch divergence @  PC=0x1dec0 (main.1.sm_70.ptx:18249) @%p5169 bra BB0_1779;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dec8 (main.1.sm_70.ptx:18251) xor.b32 %r18885, %r6037, 178;
GPGPU-Sim PTX: 896 (potential) branch divergence @  PC=0x1df50 (main.1.sm_70.ptx:18270) @%p5171 bra BB0_1791;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dfb8 (main.1.sm_70.ptx:18286) shfl.sync.idx.b32 %r4111|%p2853, %r18894, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 897 (potential) branch divergence @  PC=0x1dfd8 (main.1.sm_70.ptx:18290) @%p5171 bra BB0_1793;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e040 (main.1.sm_70.ptx:18306) shfl.sync.idx.b32 %r4115|%p2857, %r18894, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 898 (potential) branch divergence @  PC=0x1e060 (main.1.sm_70.ptx:18310) @%p5171 bra BB0_1795;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e0c8 (main.1.sm_70.ptx:18326) shfl.sync.idx.b32 %r4119|%p2861, %r18894, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 899 (potential) branch divergence @  PC=0x1e0e8 (main.1.sm_70.ptx:18330) @%p5171 bra BB0_1797;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e150 (main.1.sm_70.ptx:18346) add.s32 %r24942, %r24942, 1;
GPGPU-Sim PTX: 900 (potential) branch divergence @  PC=0x1e160 (main.1.sm_70.ptx:18348) @%p5175 bra BB0_1789;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e168 (main.1.sm_70.ptx:18350) xor.b32 %r18957, %r6037, 179;
GPGPU-Sim PTX: 901 (potential) branch divergence @  PC=0x1e1f0 (main.1.sm_70.ptx:18369) @%p5177 bra BB0_1801;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e258 (main.1.sm_70.ptx:18385) shfl.sync.idx.b32 %r4134|%p2869, %r18966, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 902 (potential) branch divergence @  PC=0x1e278 (main.1.sm_70.ptx:18389) @%p5177 bra BB0_1803;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e2e0 (main.1.sm_70.ptx:18405) shfl.sync.idx.b32 %r4138|%p2873, %r18966, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 903 (potential) branch divergence @  PC=0x1e300 (main.1.sm_70.ptx:18409) @%p5177 bra BB0_1805;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e368 (main.1.sm_70.ptx:18425) shfl.sync.idx.b32 %r4142|%p2877, %r18966, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 904 (potential) branch divergence @  PC=0x1e388 (main.1.sm_70.ptx:18429) @%p5177 bra BB0_1807;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e3f0 (main.1.sm_70.ptx:18445) add.s32 %r24943, %r24943, 1;
GPGPU-Sim PTX: 905 (potential) branch divergence @  PC=0x1e400 (main.1.sm_70.ptx:18447) @%p5181 bra BB0_1799;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e408 (main.1.sm_70.ptx:18449) xor.b32 %r19029, %r6037, 180;
GPGPU-Sim PTX: 906 (potential) branch divergence @  PC=0x1e490 (main.1.sm_70.ptx:18468) @%p5183 bra BB0_1811;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e4f8 (main.1.sm_70.ptx:18484) shfl.sync.idx.b32 %r4157|%p2885, %r19038, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 907 (potential) branch divergence @  PC=0x1e518 (main.1.sm_70.ptx:18488) @%p5183 bra BB0_1813;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e580 (main.1.sm_70.ptx:18504) shfl.sync.idx.b32 %r4161|%p2889, %r19038, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 908 (potential) branch divergence @  PC=0x1e5a0 (main.1.sm_70.ptx:18508) @%p5183 bra BB0_1815;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e608 (main.1.sm_70.ptx:18524) shfl.sync.idx.b32 %r4165|%p2893, %r19038, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 909 (potential) branch divergence @  PC=0x1e628 (main.1.sm_70.ptx:18528) @%p5183 bra BB0_1817;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e690 (main.1.sm_70.ptx:18544) add.s32 %r24944, %r24944, 1;
GPGPU-Sim PTX: 910 (potential) branch divergence @  PC=0x1e6a0 (main.1.sm_70.ptx:18546) @%p5187 bra BB0_1809;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e6a8 (main.1.sm_70.ptx:18548) xor.b32 %r19101, %r6037, 181;
GPGPU-Sim PTX: 911 (potential) branch divergence @  PC=0x1e730 (main.1.sm_70.ptx:18567) @%p5189 bra BB0_1821;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e798 (main.1.sm_70.ptx:18583) shfl.sync.idx.b32 %r4180|%p2901, %r19110, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 912 (potential) branch divergence @  PC=0x1e7b8 (main.1.sm_70.ptx:18587) @%p5189 bra BB0_1823;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e820 (main.1.sm_70.ptx:18603) shfl.sync.idx.b32 %r4184|%p2905, %r19110, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 913 (potential) branch divergence @  PC=0x1e840 (main.1.sm_70.ptx:18607) @%p5189 bra BB0_1825;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8a8 (main.1.sm_70.ptx:18623) shfl.sync.idx.b32 %r4188|%p2909, %r19110, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 914 (potential) branch divergence @  PC=0x1e8c8 (main.1.sm_70.ptx:18627) @%p5189 bra BB0_1827;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e930 (main.1.sm_70.ptx:18643) add.s32 %r24945, %r24945, 1;
GPGPU-Sim PTX: 915 (potential) branch divergence @  PC=0x1e940 (main.1.sm_70.ptx:18645) @%p5193 bra BB0_1819;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e948 (main.1.sm_70.ptx:18647) xor.b32 %r19173, %r6037, 182;
GPGPU-Sim PTX: 916 (potential) branch divergence @  PC=0x1e9d0 (main.1.sm_70.ptx:18666) @%p5195 bra BB0_1831;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea38 (main.1.sm_70.ptx:18682) shfl.sync.idx.b32 %r4203|%p2917, %r19182, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 917 (potential) branch divergence @  PC=0x1ea58 (main.1.sm_70.ptx:18686) @%p5195 bra BB0_1833;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eac0 (main.1.sm_70.ptx:18702) shfl.sync.idx.b32 %r4207|%p2921, %r19182, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 918 (potential) branch divergence @  PC=0x1eae0 (main.1.sm_70.ptx:18706) @%p5195 bra BB0_1835;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eb48 (main.1.sm_70.ptx:18722) shfl.sync.idx.b32 %r4211|%p2925, %r19182, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 919 (potential) branch divergence @  PC=0x1eb68 (main.1.sm_70.ptx:18726) @%p5195 bra BB0_1837;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ebd0 (main.1.sm_70.ptx:18742) add.s32 %r24946, %r24946, 1;
GPGPU-Sim PTX: 920 (potential) branch divergence @  PC=0x1ebe0 (main.1.sm_70.ptx:18744) @%p5199 bra BB0_1829;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ebe8 (main.1.sm_70.ptx:18746) xor.b32 %r19245, %r6037, 183;
GPGPU-Sim PTX: 921 (potential) branch divergence @  PC=0x1ec70 (main.1.sm_70.ptx:18765) @%p5201 bra BB0_1841;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ecd8 (main.1.sm_70.ptx:18781) shfl.sync.idx.b32 %r4226|%p2933, %r19254, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 922 (potential) branch divergence @  PC=0x1ecf8 (main.1.sm_70.ptx:18785) @%p5201 bra BB0_1843;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ed60 (main.1.sm_70.ptx:18801) shfl.sync.idx.b32 %r4230|%p2937, %r19254, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 923 (potential) branch divergence @  PC=0x1ed80 (main.1.sm_70.ptx:18805) @%p5201 bra BB0_1845;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ede8 (main.1.sm_70.ptx:18821) shfl.sync.idx.b32 %r4234|%p2941, %r19254, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 924 (potential) branch divergence @  PC=0x1ee08 (main.1.sm_70.ptx:18825) @%p5201 bra BB0_1847;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ee70 (main.1.sm_70.ptx:18841) add.s32 %r24947, %r24947, 1;
GPGPU-Sim PTX: 925 (potential) branch divergence @  PC=0x1ee80 (main.1.sm_70.ptx:18843) @%p5205 bra BB0_1839;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ee88 (main.1.sm_70.ptx:18845) xor.b32 %r19317, %r6037, 184;
GPGPU-Sim PTX: 926 (potential) branch divergence @  PC=0x1ef10 (main.1.sm_70.ptx:18864) @%p5207 bra BB0_1851;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ef78 (main.1.sm_70.ptx:18880) shfl.sync.idx.b32 %r4249|%p2949, %r19326, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 927 (potential) branch divergence @  PC=0x1ef98 (main.1.sm_70.ptx:18884) @%p5207 bra BB0_1853;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f000 (main.1.sm_70.ptx:18900) shfl.sync.idx.b32 %r4253|%p2953, %r19326, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 928 (potential) branch divergence @  PC=0x1f020 (main.1.sm_70.ptx:18904) @%p5207 bra BB0_1855;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f088 (main.1.sm_70.ptx:18920) shfl.sync.idx.b32 %r4257|%p2957, %r19326, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 929 (potential) branch divergence @  PC=0x1f0a8 (main.1.sm_70.ptx:18924) @%p5207 bra BB0_1857;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f110 (main.1.sm_70.ptx:18940) add.s32 %r24948, %r24948, 1;
GPGPU-Sim PTX: 930 (potential) branch divergence @  PC=0x1f120 (main.1.sm_70.ptx:18942) @%p5211 bra BB0_1849;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f128 (main.1.sm_70.ptx:18944) xor.b32 %r19389, %r6037, 185;
GPGPU-Sim PTX: 931 (potential) branch divergence @  PC=0x1f1b0 (main.1.sm_70.ptx:18963) @%p5213 bra BB0_1861;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f218 (main.1.sm_70.ptx:18979) shfl.sync.idx.b32 %r4272|%p2965, %r19398, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 932 (potential) branch divergence @  PC=0x1f238 (main.1.sm_70.ptx:18983) @%p5213 bra BB0_1863;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f2a0 (main.1.sm_70.ptx:18999) shfl.sync.idx.b32 %r4276|%p2969, %r19398, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 933 (potential) branch divergence @  PC=0x1f2c0 (main.1.sm_70.ptx:19003) @%p5213 bra BB0_1865;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f328 (main.1.sm_70.ptx:19019) shfl.sync.idx.b32 %r4280|%p2973, %r19398, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 934 (potential) branch divergence @  PC=0x1f348 (main.1.sm_70.ptx:19023) @%p5213 bra BB0_1867;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f3b0 (main.1.sm_70.ptx:19039) add.s32 %r24949, %r24949, 1;
GPGPU-Sim PTX: 935 (potential) branch divergence @  PC=0x1f3c0 (main.1.sm_70.ptx:19041) @%p5217 bra BB0_1859;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f3c8 (main.1.sm_70.ptx:19043) xor.b32 %r19461, %r6037, 186;
GPGPU-Sim PTX: 936 (potential) branch divergence @  PC=0x1f450 (main.1.sm_70.ptx:19062) @%p5219 bra BB0_1871;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f4b8 (main.1.sm_70.ptx:19078) shfl.sync.idx.b32 %r4295|%p2981, %r19470, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 937 (potential) branch divergence @  PC=0x1f4d8 (main.1.sm_70.ptx:19082) @%p5219 bra BB0_1873;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f540 (main.1.sm_70.ptx:19098) shfl.sync.idx.b32 %r4299|%p2985, %r19470, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 938 (potential) branch divergence @  PC=0x1f560 (main.1.sm_70.ptx:19102) @%p5219 bra BB0_1875;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f5c8 (main.1.sm_70.ptx:19118) shfl.sync.idx.b32 %r4303|%p2989, %r19470, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 939 (potential) branch divergence @  PC=0x1f5e8 (main.1.sm_70.ptx:19122) @%p5219 bra BB0_1877;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f650 (main.1.sm_70.ptx:19138) add.s32 %r24950, %r24950, 1;
GPGPU-Sim PTX: 940 (potential) branch divergence @  PC=0x1f660 (main.1.sm_70.ptx:19140) @%p5223 bra BB0_1869;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f668 (main.1.sm_70.ptx:19142) xor.b32 %r19533, %r6037, 187;
GPGPU-Sim PTX: 941 (potential) branch divergence @  PC=0x1f6f0 (main.1.sm_70.ptx:19161) @%p5225 bra BB0_1881;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f758 (main.1.sm_70.ptx:19177) shfl.sync.idx.b32 %r4318|%p2997, %r19542, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 942 (potential) branch divergence @  PC=0x1f778 (main.1.sm_70.ptx:19181) @%p5225 bra BB0_1883;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f7e0 (main.1.sm_70.ptx:19197) shfl.sync.idx.b32 %r4322|%p3001, %r19542, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 943 (potential) branch divergence @  PC=0x1f800 (main.1.sm_70.ptx:19201) @%p5225 bra BB0_1885;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f868 (main.1.sm_70.ptx:19217) shfl.sync.idx.b32 %r4326|%p3005, %r19542, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 944 (potential) branch divergence @  PC=0x1f888 (main.1.sm_70.ptx:19221) @%p5225 bra BB0_1887;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f8f0 (main.1.sm_70.ptx:19237) add.s32 %r24951, %r24951, 1;
GPGPU-Sim PTX: 945 (potential) branch divergence @  PC=0x1f900 (main.1.sm_70.ptx:19239) @%p5229 bra BB0_1879;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f908 (main.1.sm_70.ptx:19241) xor.b32 %r19605, %r6037, 188;
GPGPU-Sim PTX: 946 (potential) branch divergence @  PC=0x1f990 (main.1.sm_70.ptx:19260) @%p5231 bra BB0_1891;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f9f8 (main.1.sm_70.ptx:19276) shfl.sync.idx.b32 %r4341|%p3013, %r19614, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 947 (potential) branch divergence @  PC=0x1fa18 (main.1.sm_70.ptx:19280) @%p5231 bra BB0_1893;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fa80 (main.1.sm_70.ptx:19296) shfl.sync.idx.b32 %r4345|%p3017, %r19614, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 948 (potential) branch divergence @  PC=0x1faa0 (main.1.sm_70.ptx:19300) @%p5231 bra BB0_1895;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fb08 (main.1.sm_70.ptx:19316) shfl.sync.idx.b32 %r4349|%p3021, %r19614, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 949 (potential) branch divergence @  PC=0x1fb28 (main.1.sm_70.ptx:19320) @%p5231 bra BB0_1897;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fb90 (main.1.sm_70.ptx:19336) add.s32 %r24952, %r24952, 1;
GPGPU-Sim PTX: 950 (potential) branch divergence @  PC=0x1fba0 (main.1.sm_70.ptx:19338) @%p5235 bra BB0_1889;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fba8 (main.1.sm_70.ptx:19340) xor.b32 %r19677, %r6037, 189;
GPGPU-Sim PTX: 951 (potential) branch divergence @  PC=0x1fc30 (main.1.sm_70.ptx:19359) @%p5237 bra BB0_1901;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fc98 (main.1.sm_70.ptx:19375) shfl.sync.idx.b32 %r4364|%p3029, %r19686, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 952 (potential) branch divergence @  PC=0x1fcb8 (main.1.sm_70.ptx:19379) @%p5237 bra BB0_1903;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fd20 (main.1.sm_70.ptx:19395) shfl.sync.idx.b32 %r4368|%p3033, %r19686, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 953 (potential) branch divergence @  PC=0x1fd40 (main.1.sm_70.ptx:19399) @%p5237 bra BB0_1905;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fda8 (main.1.sm_70.ptx:19415) shfl.sync.idx.b32 %r4372|%p3037, %r19686, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 954 (potential) branch divergence @  PC=0x1fdc8 (main.1.sm_70.ptx:19419) @%p5237 bra BB0_1907;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fe30 (main.1.sm_70.ptx:19435) add.s32 %r24953, %r24953, 1;
GPGPU-Sim PTX: 955 (potential) branch divergence @  PC=0x1fe40 (main.1.sm_70.ptx:19437) @%p5241 bra BB0_1899;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fe48 (main.1.sm_70.ptx:19439) xor.b32 %r19749, %r6037, 190;
GPGPU-Sim PTX: 956 (potential) branch divergence @  PC=0x1fed0 (main.1.sm_70.ptx:19458) @%p5243 bra BB0_1911;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff38 (main.1.sm_70.ptx:19474) shfl.sync.idx.b32 %r4387|%p3045, %r19758, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 957 (potential) branch divergence @  PC=0x1ff58 (main.1.sm_70.ptx:19478) @%p5243 bra BB0_1913;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ffc0 (main.1.sm_70.ptx:19494) shfl.sync.idx.b32 %r4391|%p3049, %r19758, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 958 (potential) branch divergence @  PC=0x1ffe0 (main.1.sm_70.ptx:19498) @%p5243 bra BB0_1915;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20048 (main.1.sm_70.ptx:19514) shfl.sync.idx.b32 %r4395|%p3053, %r19758, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 959 (potential) branch divergence @  PC=0x20068 (main.1.sm_70.ptx:19518) @%p5243 bra BB0_1917;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x200d0 (main.1.sm_70.ptx:19534) add.s32 %r24954, %r24954, 1;
GPGPU-Sim PTX: 960 (potential) branch divergence @  PC=0x200e0 (main.1.sm_70.ptx:19536) @%p5247 bra BB0_1909;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x200e8 (main.1.sm_70.ptx:19538) xor.b32 %r19821, %r6037, 191;
GPGPU-Sim PTX: 961 (potential) branch divergence @  PC=0x20170 (main.1.sm_70.ptx:19557) @%p5249 bra BB0_1921;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x201d8 (main.1.sm_70.ptx:19573) shfl.sync.idx.b32 %r4410|%p3061, %r19830, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 962 (potential) branch divergence @  PC=0x201f8 (main.1.sm_70.ptx:19577) @%p5249 bra BB0_1923;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20260 (main.1.sm_70.ptx:19593) shfl.sync.idx.b32 %r4414|%p3065, %r19830, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 963 (potential) branch divergence @  PC=0x20280 (main.1.sm_70.ptx:19597) @%p5249 bra BB0_1925;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x202e8 (main.1.sm_70.ptx:19613) shfl.sync.idx.b32 %r4418|%p3069, %r19830, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 964 (potential) branch divergence @  PC=0x20308 (main.1.sm_70.ptx:19617) @%p5249 bra BB0_1927;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20370 (main.1.sm_70.ptx:19633) add.s32 %r24955, %r24955, 1;
GPGPU-Sim PTX: 965 (potential) branch divergence @  PC=0x20380 (main.1.sm_70.ptx:19635) @%p5253 bra BB0_1919;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20388 (main.1.sm_70.ptx:19637) xor.b32 %r19893, %r6037, 192;
GPGPU-Sim PTX: 966 (potential) branch divergence @  PC=0x20410 (main.1.sm_70.ptx:19656) @%p5255 bra BB0_1931;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20478 (main.1.sm_70.ptx:19672) shfl.sync.idx.b32 %r4433|%p3077, %r19902, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 967 (potential) branch divergence @  PC=0x20498 (main.1.sm_70.ptx:19676) @%p5255 bra BB0_1933;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20500 (main.1.sm_70.ptx:19692) shfl.sync.idx.b32 %r4437|%p3081, %r19902, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 968 (potential) branch divergence @  PC=0x20520 (main.1.sm_70.ptx:19696) @%p5255 bra BB0_1935;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20588 (main.1.sm_70.ptx:19712) shfl.sync.idx.b32 %r4441|%p3085, %r19902, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 969 (potential) branch divergence @  PC=0x205a8 (main.1.sm_70.ptx:19716) @%p5255 bra BB0_1937;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20610 (main.1.sm_70.ptx:19732) add.s32 %r24956, %r24956, 1;
GPGPU-Sim PTX: 970 (potential) branch divergence @  PC=0x20620 (main.1.sm_70.ptx:19734) @%p5259 bra BB0_1929;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20628 (main.1.sm_70.ptx:19736) xor.b32 %r19965, %r6037, 193;
GPGPU-Sim PTX: 971 (potential) branch divergence @  PC=0x206b0 (main.1.sm_70.ptx:19755) @%p5261 bra BB0_1941;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20718 (main.1.sm_70.ptx:19771) shfl.sync.idx.b32 %r4456|%p3093, %r19974, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 972 (potential) branch divergence @  PC=0x20738 (main.1.sm_70.ptx:19775) @%p5261 bra BB0_1943;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x207a0 (main.1.sm_70.ptx:19791) shfl.sync.idx.b32 %r4460|%p3097, %r19974, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 973 (potential) branch divergence @  PC=0x207c0 (main.1.sm_70.ptx:19795) @%p5261 bra BB0_1945;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20828 (main.1.sm_70.ptx:19811) shfl.sync.idx.b32 %r4464|%p3101, %r19974, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 974 (potential) branch divergence @  PC=0x20848 (main.1.sm_70.ptx:19815) @%p5261 bra BB0_1947;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208b0 (main.1.sm_70.ptx:19831) add.s32 %r24957, %r24957, 1;
GPGPU-Sim PTX: 975 (potential) branch divergence @  PC=0x208c0 (main.1.sm_70.ptx:19833) @%p5265 bra BB0_1939;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208c8 (main.1.sm_70.ptx:19835) xor.b32 %r20037, %r6037, 194;
GPGPU-Sim PTX: 976 (potential) branch divergence @  PC=0x20950 (main.1.sm_70.ptx:19854) @%p5267 bra BB0_1951;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x209b8 (main.1.sm_70.ptx:19870) shfl.sync.idx.b32 %r4479|%p3109, %r20046, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 977 (potential) branch divergence @  PC=0x209d8 (main.1.sm_70.ptx:19874) @%p5267 bra BB0_1953;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20a40 (main.1.sm_70.ptx:19890) shfl.sync.idx.b32 %r4483|%p3113, %r20046, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 978 (potential) branch divergence @  PC=0x20a60 (main.1.sm_70.ptx:19894) @%p5267 bra BB0_1955;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20ac8 (main.1.sm_70.ptx:19910) shfl.sync.idx.b32 %r4487|%p3117, %r20046, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 979 (potential) branch divergence @  PC=0x20ae8 (main.1.sm_70.ptx:19914) @%p5267 bra BB0_1957;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20b50 (main.1.sm_70.ptx:19930) add.s32 %r24958, %r24958, 1;
GPGPU-Sim PTX: 980 (potential) branch divergence @  PC=0x20b60 (main.1.sm_70.ptx:19932) @%p5271 bra BB0_1949;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20b68 (main.1.sm_70.ptx:19934) xor.b32 %r20109, %r6037, 195;
GPGPU-Sim PTX: 981 (potential) branch divergence @  PC=0x20bf0 (main.1.sm_70.ptx:19953) @%p5273 bra BB0_1961;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20c58 (main.1.sm_70.ptx:19969) shfl.sync.idx.b32 %r4502|%p3125, %r20118, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 982 (potential) branch divergence @  PC=0x20c78 (main.1.sm_70.ptx:19973) @%p5273 bra BB0_1963;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20ce0 (main.1.sm_70.ptx:19989) shfl.sync.idx.b32 %r4506|%p3129, %r20118, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 983 (potential) branch divergence @  PC=0x20d00 (main.1.sm_70.ptx:19993) @%p5273 bra BB0_1965;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20d68 (main.1.sm_70.ptx:20009) shfl.sync.idx.b32 %r4510|%p3133, %r20118, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 984 (potential) branch divergence @  PC=0x20d88 (main.1.sm_70.ptx:20013) @%p5273 bra BB0_1967;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20df0 (main.1.sm_70.ptx:20029) add.s32 %r24959, %r24959, 1;
GPGPU-Sim PTX: 985 (potential) branch divergence @  PC=0x20e00 (main.1.sm_70.ptx:20031) @%p5277 bra BB0_1959;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20e08 (main.1.sm_70.ptx:20033) xor.b32 %r20181, %r6037, 196;
GPGPU-Sim PTX: 986 (potential) branch divergence @  PC=0x20e90 (main.1.sm_70.ptx:20052) @%p5279 bra BB0_1971;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20ef8 (main.1.sm_70.ptx:20068) shfl.sync.idx.b32 %r4525|%p3141, %r20190, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 987 (potential) branch divergence @  PC=0x20f18 (main.1.sm_70.ptx:20072) @%p5279 bra BB0_1973;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20f80 (main.1.sm_70.ptx:20088) shfl.sync.idx.b32 %r4529|%p3145, %r20190, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 988 (potential) branch divergence @  PC=0x20fa0 (main.1.sm_70.ptx:20092) @%p5279 bra BB0_1975;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21008 (main.1.sm_70.ptx:20108) shfl.sync.idx.b32 %r4533|%p3149, %r20190, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 989 (potential) branch divergence @  PC=0x21028 (main.1.sm_70.ptx:20112) @%p5279 bra BB0_1977;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21090 (main.1.sm_70.ptx:20128) add.s32 %r24960, %r24960, 1;
GPGPU-Sim PTX: 990 (potential) branch divergence @  PC=0x210a0 (main.1.sm_70.ptx:20130) @%p5283 bra BB0_1969;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210a8 (main.1.sm_70.ptx:20132) xor.b32 %r20253, %r6037, 197;
GPGPU-Sim PTX: 991 (potential) branch divergence @  PC=0x21130 (main.1.sm_70.ptx:20151) @%p5285 bra BB0_1981;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21198 (main.1.sm_70.ptx:20167) shfl.sync.idx.b32 %r4548|%p3157, %r20262, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 992 (potential) branch divergence @  PC=0x211b8 (main.1.sm_70.ptx:20171) @%p5285 bra BB0_1983;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21220 (main.1.sm_70.ptx:20187) shfl.sync.idx.b32 %r4552|%p3161, %r20262, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 993 (potential) branch divergence @  PC=0x21240 (main.1.sm_70.ptx:20191) @%p5285 bra BB0_1985;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x212a8 (main.1.sm_70.ptx:20207) shfl.sync.idx.b32 %r4556|%p3165, %r20262, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 994 (potential) branch divergence @  PC=0x212c8 (main.1.sm_70.ptx:20211) @%p5285 bra BB0_1987;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21330 (main.1.sm_70.ptx:20227) add.s32 %r24961, %r24961, 1;
GPGPU-Sim PTX: 995 (potential) branch divergence @  PC=0x21340 (main.1.sm_70.ptx:20229) @%p5289 bra BB0_1979;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21348 (main.1.sm_70.ptx:20231) xor.b32 %r20325, %r6037, 198;
GPGPU-Sim PTX: 996 (potential) branch divergence @  PC=0x213d0 (main.1.sm_70.ptx:20250) @%p5291 bra BB0_1991;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21438 (main.1.sm_70.ptx:20266) shfl.sync.idx.b32 %r4571|%p3173, %r20334, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 997 (potential) branch divergence @  PC=0x21458 (main.1.sm_70.ptx:20270) @%p5291 bra BB0_1993;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x214c0 (main.1.sm_70.ptx:20286) shfl.sync.idx.b32 %r4575|%p3177, %r20334, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 998 (potential) branch divergence @  PC=0x214e0 (main.1.sm_70.ptx:20290) @%p5291 bra BB0_1995;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21548 (main.1.sm_70.ptx:20306) shfl.sync.idx.b32 %r4579|%p3181, %r20334, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 999 (potential) branch divergence @  PC=0x21568 (main.1.sm_70.ptx:20310) @%p5291 bra BB0_1997;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x215d0 (main.1.sm_70.ptx:20326) add.s32 %r24962, %r24962, 1;
GPGPU-Sim PTX: 1000 (potential) branch divergence @  PC=0x215e0 (main.1.sm_70.ptx:20328) @%p5295 bra BB0_1989;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x215e8 (main.1.sm_70.ptx:20330) xor.b32 %r20397, %r6037, 199;
GPGPU-Sim PTX: 1001 (potential) branch divergence @  PC=0x21670 (main.1.sm_70.ptx:20349) @%p5297 bra BB0_2001;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x216d8 (main.1.sm_70.ptx:20365) shfl.sync.idx.b32 %r4594|%p3189, %r20406, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1002 (potential) branch divergence @  PC=0x216f8 (main.1.sm_70.ptx:20369) @%p5297 bra BB0_2003;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21760 (main.1.sm_70.ptx:20385) shfl.sync.idx.b32 %r4598|%p3193, %r20406, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1003 (potential) branch divergence @  PC=0x21780 (main.1.sm_70.ptx:20389) @%p5297 bra BB0_2005;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x217e8 (main.1.sm_70.ptx:20405) shfl.sync.idx.b32 %r4602|%p3197, %r20406, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1004 (potential) branch divergence @  PC=0x21808 (main.1.sm_70.ptx:20409) @%p5297 bra BB0_2007;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21870 (main.1.sm_70.ptx:20425) add.s32 %r24963, %r24963, 1;
GPGPU-Sim PTX: 1005 (potential) branch divergence @  PC=0x21880 (main.1.sm_70.ptx:20427) @%p5301 bra BB0_1999;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21888 (main.1.sm_70.ptx:20429) xor.b32 %r20469, %r6037, 200;
GPGPU-Sim PTX: 1006 (potential) branch divergence @  PC=0x21910 (main.1.sm_70.ptx:20448) @%p5303 bra BB0_2011;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21978 (main.1.sm_70.ptx:20464) shfl.sync.idx.b32 %r4617|%p3205, %r20478, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1007 (potential) branch divergence @  PC=0x21998 (main.1.sm_70.ptx:20468) @%p5303 bra BB0_2013;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a00 (main.1.sm_70.ptx:20484) shfl.sync.idx.b32 %r4621|%p3209, %r20478, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1008 (potential) branch divergence @  PC=0x21a20 (main.1.sm_70.ptx:20488) @%p5303 bra BB0_2015;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a88 (main.1.sm_70.ptx:20504) shfl.sync.idx.b32 %r4625|%p3213, %r20478, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1009 (potential) branch divergence @  PC=0x21aa8 (main.1.sm_70.ptx:20508) @%p5303 bra BB0_2017;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21b10 (main.1.sm_70.ptx:20524) add.s32 %r24964, %r24964, 1;
GPGPU-Sim PTX: 1010 (potential) branch divergence @  PC=0x21b20 (main.1.sm_70.ptx:20526) @%p5307 bra BB0_2009;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21b28 (main.1.sm_70.ptx:20528) xor.b32 %r20541, %r6037, 201;
GPGPU-Sim PTX: 1011 (potential) branch divergence @  PC=0x21bb0 (main.1.sm_70.ptx:20547) @%p5309 bra BB0_2021;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21c18 (main.1.sm_70.ptx:20563) shfl.sync.idx.b32 %r4640|%p3221, %r20550, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1012 (potential) branch divergence @  PC=0x21c38 (main.1.sm_70.ptx:20567) @%p5309 bra BB0_2023;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21ca0 (main.1.sm_70.ptx:20583) shfl.sync.idx.b32 %r4644|%p3225, %r20550, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1013 (potential) branch divergence @  PC=0x21cc0 (main.1.sm_70.ptx:20587) @%p5309 bra BB0_2025;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21d28 (main.1.sm_70.ptx:20603) shfl.sync.idx.b32 %r4648|%p3229, %r20550, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1014 (potential) branch divergence @  PC=0x21d48 (main.1.sm_70.ptx:20607) @%p5309 bra BB0_2027;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21db0 (main.1.sm_70.ptx:20623) add.s32 %r24965, %r24965, 1;
GPGPU-Sim PTX: 1015 (potential) branch divergence @  PC=0x21dc0 (main.1.sm_70.ptx:20625) @%p5313 bra BB0_2019;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21dc8 (main.1.sm_70.ptx:20627) xor.b32 %r20613, %r6037, 202;
GPGPU-Sim PTX: 1016 (potential) branch divergence @  PC=0x21e50 (main.1.sm_70.ptx:20646) @%p5315 bra BB0_2031;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21eb8 (main.1.sm_70.ptx:20662) shfl.sync.idx.b32 %r4663|%p3237, %r20622, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1017 (potential) branch divergence @  PC=0x21ed8 (main.1.sm_70.ptx:20666) @%p5315 bra BB0_2033;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21f40 (main.1.sm_70.ptx:20682) shfl.sync.idx.b32 %r4667|%p3241, %r20622, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1018 (potential) branch divergence @  PC=0x21f60 (main.1.sm_70.ptx:20686) @%p5315 bra BB0_2035;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21fc8 (main.1.sm_70.ptx:20702) shfl.sync.idx.b32 %r4671|%p3245, %r20622, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1019 (potential) branch divergence @  PC=0x21fe8 (main.1.sm_70.ptx:20706) @%p5315 bra BB0_2037;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22050 (main.1.sm_70.ptx:20722) add.s32 %r24966, %r24966, 1;
GPGPU-Sim PTX: 1020 (potential) branch divergence @  PC=0x22060 (main.1.sm_70.ptx:20724) @%p5319 bra BB0_2029;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22068 (main.1.sm_70.ptx:20726) xor.b32 %r20685, %r6037, 203;
GPGPU-Sim PTX: 1021 (potential) branch divergence @  PC=0x220f0 (main.1.sm_70.ptx:20745) @%p5321 bra BB0_2041;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22158 (main.1.sm_70.ptx:20761) shfl.sync.idx.b32 %r4686|%p3253, %r20694, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1022 (potential) branch divergence @  PC=0x22178 (main.1.sm_70.ptx:20765) @%p5321 bra BB0_2043;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x221e0 (main.1.sm_70.ptx:20781) shfl.sync.idx.b32 %r4690|%p3257, %r20694, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1023 (potential) branch divergence @  PC=0x22200 (main.1.sm_70.ptx:20785) @%p5321 bra BB0_2045;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22268 (main.1.sm_70.ptx:20801) shfl.sync.idx.b32 %r4694|%p3261, %r20694, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1024 (potential) branch divergence @  PC=0x22288 (main.1.sm_70.ptx:20805) @%p5321 bra BB0_2047;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x222f0 (main.1.sm_70.ptx:20821) add.s32 %r24967, %r24967, 1;
GPGPU-Sim PTX: 1025 (potential) branch divergence @  PC=0x22300 (main.1.sm_70.ptx:20823) @%p5325 bra BB0_2039;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22308 (main.1.sm_70.ptx:20825) xor.b32 %r20757, %r6037, 204;
GPGPU-Sim PTX: 1026 (potential) branch divergence @  PC=0x22390 (main.1.sm_70.ptx:20844) @%p5327 bra BB0_2051;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x223f8 (main.1.sm_70.ptx:20860) shfl.sync.idx.b32 %r4709|%p3269, %r20766, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1027 (potential) branch divergence @  PC=0x22418 (main.1.sm_70.ptx:20864) @%p5327 bra BB0_2053;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22480 (main.1.sm_70.ptx:20880) shfl.sync.idx.b32 %r4713|%p3273, %r20766, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1028 (potential) branch divergence @  PC=0x224a0 (main.1.sm_70.ptx:20884) @%p5327 bra BB0_2055;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22508 (main.1.sm_70.ptx:20900) shfl.sync.idx.b32 %r4717|%p3277, %r20766, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1029 (potential) branch divergence @  PC=0x22528 (main.1.sm_70.ptx:20904) @%p5327 bra BB0_2057;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22590 (main.1.sm_70.ptx:20920) add.s32 %r24968, %r24968, 1;
GPGPU-Sim PTX: 1030 (potential) branch divergence @  PC=0x225a0 (main.1.sm_70.ptx:20922) @%p5331 bra BB0_2049;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x225a8 (main.1.sm_70.ptx:20924) xor.b32 %r20829, %r6037, 205;
GPGPU-Sim PTX: 1031 (potential) branch divergence @  PC=0x22630 (main.1.sm_70.ptx:20943) @%p5333 bra BB0_2061;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22698 (main.1.sm_70.ptx:20959) shfl.sync.idx.b32 %r4732|%p3285, %r20838, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1032 (potential) branch divergence @  PC=0x226b8 (main.1.sm_70.ptx:20963) @%p5333 bra BB0_2063;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22720 (main.1.sm_70.ptx:20979) shfl.sync.idx.b32 %r4736|%p3289, %r20838, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1033 (potential) branch divergence @  PC=0x22740 (main.1.sm_70.ptx:20983) @%p5333 bra BB0_2065;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x227a8 (main.1.sm_70.ptx:20999) shfl.sync.idx.b32 %r4740|%p3293, %r20838, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1034 (potential) branch divergence @  PC=0x227c8 (main.1.sm_70.ptx:21003) @%p5333 bra BB0_2067;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22830 (main.1.sm_70.ptx:21019) add.s32 %r24969, %r24969, 1;
GPGPU-Sim PTX: 1035 (potential) branch divergence @  PC=0x22840 (main.1.sm_70.ptx:21021) @%p5337 bra BB0_2059;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22848 (main.1.sm_70.ptx:21023) xor.b32 %r20901, %r6037, 206;
GPGPU-Sim PTX: 1036 (potential) branch divergence @  PC=0x228d0 (main.1.sm_70.ptx:21042) @%p5339 bra BB0_2071;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22938 (main.1.sm_70.ptx:21058) shfl.sync.idx.b32 %r4755|%p3301, %r20910, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1037 (potential) branch divergence @  PC=0x22958 (main.1.sm_70.ptx:21062) @%p5339 bra BB0_2073;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x229c0 (main.1.sm_70.ptx:21078) shfl.sync.idx.b32 %r4759|%p3305, %r20910, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1038 (potential) branch divergence @  PC=0x229e0 (main.1.sm_70.ptx:21082) @%p5339 bra BB0_2075;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a48 (main.1.sm_70.ptx:21098) shfl.sync.idx.b32 %r4763|%p3309, %r20910, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1039 (potential) branch divergence @  PC=0x22a68 (main.1.sm_70.ptx:21102) @%p5339 bra BB0_2077;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22ad0 (main.1.sm_70.ptx:21118) add.s32 %r24970, %r24970, 1;
GPGPU-Sim PTX: 1040 (potential) branch divergence @  PC=0x22ae0 (main.1.sm_70.ptx:21120) @%p5343 bra BB0_2069;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22ae8 (main.1.sm_70.ptx:21122) xor.b32 %r20973, %r6037, 207;
GPGPU-Sim PTX: 1041 (potential) branch divergence @  PC=0x22b70 (main.1.sm_70.ptx:21141) @%p5345 bra BB0_2081;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22bd8 (main.1.sm_70.ptx:21157) shfl.sync.idx.b32 %r4778|%p3317, %r20982, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1042 (potential) branch divergence @  PC=0x22bf8 (main.1.sm_70.ptx:21161) @%p5345 bra BB0_2083;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22c60 (main.1.sm_70.ptx:21177) shfl.sync.idx.b32 %r4782|%p3321, %r20982, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1043 (potential) branch divergence @  PC=0x22c80 (main.1.sm_70.ptx:21181) @%p5345 bra BB0_2085;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22ce8 (main.1.sm_70.ptx:21197) shfl.sync.idx.b32 %r4786|%p3325, %r20982, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1044 (potential) branch divergence @  PC=0x22d08 (main.1.sm_70.ptx:21201) @%p5345 bra BB0_2087;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22d70 (main.1.sm_70.ptx:21217) add.s32 %r24971, %r24971, 1;
GPGPU-Sim PTX: 1045 (potential) branch divergence @  PC=0x22d80 (main.1.sm_70.ptx:21219) @%p5349 bra BB0_2079;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22d88 (main.1.sm_70.ptx:21221) xor.b32 %r21045, %r6037, 208;
GPGPU-Sim PTX: 1046 (potential) branch divergence @  PC=0x22e10 (main.1.sm_70.ptx:21240) @%p5351 bra BB0_2091;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22e78 (main.1.sm_70.ptx:21256) shfl.sync.idx.b32 %r4801|%p3333, %r21054, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1047 (potential) branch divergence @  PC=0x22e98 (main.1.sm_70.ptx:21260) @%p5351 bra BB0_2093;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22f00 (main.1.sm_70.ptx:21276) shfl.sync.idx.b32 %r4805|%p3337, %r21054, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1048 (potential) branch divergence @  PC=0x22f20 (main.1.sm_70.ptx:21280) @%p5351 bra BB0_2095;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22f88 (main.1.sm_70.ptx:21296) shfl.sync.idx.b32 %r4809|%p3341, %r21054, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1049 (potential) branch divergence @  PC=0x22fa8 (main.1.sm_70.ptx:21300) @%p5351 bra BB0_2097;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23010 (main.1.sm_70.ptx:21316) add.s32 %r24972, %r24972, 1;
GPGPU-Sim PTX: 1050 (potential) branch divergence @  PC=0x23020 (main.1.sm_70.ptx:21318) @%p5355 bra BB0_2089;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23028 (main.1.sm_70.ptx:21320) xor.b32 %r21117, %r6037, 209;
GPGPU-Sim PTX: 1051 (potential) branch divergence @  PC=0x230b0 (main.1.sm_70.ptx:21339) @%p5357 bra BB0_2101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23118 (main.1.sm_70.ptx:21355) shfl.sync.idx.b32 %r4824|%p3349, %r21126, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1052 (potential) branch divergence @  PC=0x23138 (main.1.sm_70.ptx:21359) @%p5357 bra BB0_2103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x231a0 (main.1.sm_70.ptx:21375) shfl.sync.idx.b32 %r4828|%p3353, %r21126, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1053 (potential) branch divergence @  PC=0x231c0 (main.1.sm_70.ptx:21379) @%p5357 bra BB0_2105;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23228 (main.1.sm_70.ptx:21395) shfl.sync.idx.b32 %r4832|%p3357, %r21126, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1054 (potential) branch divergence @  PC=0x23248 (main.1.sm_70.ptx:21399) @%p5357 bra BB0_2107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x232b0 (main.1.sm_70.ptx:21415) add.s32 %r24973, %r24973, 1;
GPGPU-Sim PTX: 1055 (potential) branch divergence @  PC=0x232c0 (main.1.sm_70.ptx:21417) @%p5361 bra BB0_2099;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x232c8 (main.1.sm_70.ptx:21419) xor.b32 %r21189, %r6037, 210;
GPGPU-Sim PTX: 1056 (potential) branch divergence @  PC=0x23350 (main.1.sm_70.ptx:21438) @%p5363 bra BB0_2111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x233b8 (main.1.sm_70.ptx:21454) shfl.sync.idx.b32 %r4847|%p3365, %r21198, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1057 (potential) branch divergence @  PC=0x233d8 (main.1.sm_70.ptx:21458) @%p5363 bra BB0_2113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23440 (main.1.sm_70.ptx:21474) shfl.sync.idx.b32 %r4851|%p3369, %r21198, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1058 (potential) branch divergence @  PC=0x23460 (main.1.sm_70.ptx:21478) @%p5363 bra BB0_2115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x234c8 (main.1.sm_70.ptx:21494) shfl.sync.idx.b32 %r4855|%p3373, %r21198, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1059 (potential) branch divergence @  PC=0x234e8 (main.1.sm_70.ptx:21498) @%p5363 bra BB0_2117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23550 (main.1.sm_70.ptx:21514) add.s32 %r24974, %r24974, 1;
GPGPU-Sim PTX: 1060 (potential) branch divergence @  PC=0x23560 (main.1.sm_70.ptx:21516) @%p5367 bra BB0_2109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23568 (main.1.sm_70.ptx:21518) xor.b32 %r21261, %r6037, 211;
GPGPU-Sim PTX: 1061 (potential) branch divergence @  PC=0x235f0 (main.1.sm_70.ptx:21537) @%p5369 bra BB0_2121;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23658 (main.1.sm_70.ptx:21553) shfl.sync.idx.b32 %r4870|%p3381, %r21270, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1062 (potential) branch divergence @  PC=0x23678 (main.1.sm_70.ptx:21557) @%p5369 bra BB0_2123;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x236e0 (main.1.sm_70.ptx:21573) shfl.sync.idx.b32 %r4874|%p3385, %r21270, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1063 (potential) branch divergence @  PC=0x23700 (main.1.sm_70.ptx:21577) @%p5369 bra BB0_2125;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23768 (main.1.sm_70.ptx:21593) shfl.sync.idx.b32 %r4878|%p3389, %r21270, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1064 (potential) branch divergence @  PC=0x23788 (main.1.sm_70.ptx:21597) @%p5369 bra BB0_2127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x237f0 (main.1.sm_70.ptx:21613) add.s32 %r24975, %r24975, 1;
GPGPU-Sim PTX: 1065 (potential) branch divergence @  PC=0x23800 (main.1.sm_70.ptx:21615) @%p5373 bra BB0_2119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23808 (main.1.sm_70.ptx:21617) xor.b32 %r21333, %r6037, 212;
GPGPU-Sim PTX: 1066 (potential) branch divergence @  PC=0x23890 (main.1.sm_70.ptx:21636) @%p5375 bra BB0_2131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238f8 (main.1.sm_70.ptx:21652) shfl.sync.idx.b32 %r4893|%p3397, %r21342, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1067 (potential) branch divergence @  PC=0x23918 (main.1.sm_70.ptx:21656) @%p5375 bra BB0_2133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23980 (main.1.sm_70.ptx:21672) shfl.sync.idx.b32 %r4897|%p3401, %r21342, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1068 (potential) branch divergence @  PC=0x239a0 (main.1.sm_70.ptx:21676) @%p5375 bra BB0_2135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23a08 (main.1.sm_70.ptx:21692) shfl.sync.idx.b32 %r4901|%p3405, %r21342, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1069 (potential) branch divergence @  PC=0x23a28 (main.1.sm_70.ptx:21696) @%p5375 bra BB0_2137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23a90 (main.1.sm_70.ptx:21712) add.s32 %r24976, %r24976, 1;
GPGPU-Sim PTX: 1070 (potential) branch divergence @  PC=0x23aa0 (main.1.sm_70.ptx:21714) @%p5379 bra BB0_2129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23aa8 (main.1.sm_70.ptx:21716) xor.b32 %r21405, %r6037, 213;
GPGPU-Sim PTX: 1071 (potential) branch divergence @  PC=0x23b30 (main.1.sm_70.ptx:21735) @%p5381 bra BB0_2141;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23b98 (main.1.sm_70.ptx:21751) shfl.sync.idx.b32 %r4916|%p3413, %r21414, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1072 (potential) branch divergence @  PC=0x23bb8 (main.1.sm_70.ptx:21755) @%p5381 bra BB0_2143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23c20 (main.1.sm_70.ptx:21771) shfl.sync.idx.b32 %r4920|%p3417, %r21414, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1073 (potential) branch divergence @  PC=0x23c40 (main.1.sm_70.ptx:21775) @%p5381 bra BB0_2145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23ca8 (main.1.sm_70.ptx:21791) shfl.sync.idx.b32 %r4924|%p3421, %r21414, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1074 (potential) branch divergence @  PC=0x23cc8 (main.1.sm_70.ptx:21795) @%p5381 bra BB0_2147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23d30 (main.1.sm_70.ptx:21811) add.s32 %r24977, %r24977, 1;
GPGPU-Sim PTX: 1075 (potential) branch divergence @  PC=0x23d40 (main.1.sm_70.ptx:21813) @%p5385 bra BB0_2139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23d48 (main.1.sm_70.ptx:21815) xor.b32 %r21477, %r6037, 214;
GPGPU-Sim PTX: 1076 (potential) branch divergence @  PC=0x23dd0 (main.1.sm_70.ptx:21834) @%p5387 bra BB0_2151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23e38 (main.1.sm_70.ptx:21850) shfl.sync.idx.b32 %r4939|%p3429, %r21486, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1077 (potential) branch divergence @  PC=0x23e58 (main.1.sm_70.ptx:21854) @%p5387 bra BB0_2153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23ec0 (main.1.sm_70.ptx:21870) shfl.sync.idx.b32 %r4943|%p3433, %r21486, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1078 (potential) branch divergence @  PC=0x23ee0 (main.1.sm_70.ptx:21874) @%p5387 bra BB0_2155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23f48 (main.1.sm_70.ptx:21890) shfl.sync.idx.b32 %r4947|%p3437, %r21486, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1079 (potential) branch divergence @  PC=0x23f68 (main.1.sm_70.ptx:21894) @%p5387 bra BB0_2157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23fd0 (main.1.sm_70.ptx:21910) add.s32 %r24978, %r24978, 1;
GPGPU-Sim PTX: 1080 (potential) branch divergence @  PC=0x23fe0 (main.1.sm_70.ptx:21912) @%p5391 bra BB0_2149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23fe8 (main.1.sm_70.ptx:21914) xor.b32 %r21549, %r6037, 215;
GPGPU-Sim PTX: 1081 (potential) branch divergence @  PC=0x24070 (main.1.sm_70.ptx:21933) @%p5393 bra BB0_2161;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x240d8 (main.1.sm_70.ptx:21949) shfl.sync.idx.b32 %r4962|%p3445, %r21558, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1082 (potential) branch divergence @  PC=0x240f8 (main.1.sm_70.ptx:21953) @%p5393 bra BB0_2163;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24160 (main.1.sm_70.ptx:21969) shfl.sync.idx.b32 %r4966|%p3449, %r21558, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1083 (potential) branch divergence @  PC=0x24180 (main.1.sm_70.ptx:21973) @%p5393 bra BB0_2165;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x241e8 (main.1.sm_70.ptx:21989) shfl.sync.idx.b32 %r4970|%p3453, %r21558, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1084 (potential) branch divergence @  PC=0x24208 (main.1.sm_70.ptx:21993) @%p5393 bra BB0_2167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24270 (main.1.sm_70.ptx:22009) add.s32 %r24979, %r24979, 1;
GPGPU-Sim PTX: 1085 (potential) branch divergence @  PC=0x24280 (main.1.sm_70.ptx:22011) @%p5397 bra BB0_2159;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24288 (main.1.sm_70.ptx:22013) xor.b32 %r21621, %r6037, 216;
GPGPU-Sim PTX: 1086 (potential) branch divergence @  PC=0x24310 (main.1.sm_70.ptx:22032) @%p5399 bra BB0_2171;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24378 (main.1.sm_70.ptx:22048) shfl.sync.idx.b32 %r4985|%p3461, %r21630, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1087 (potential) branch divergence @  PC=0x24398 (main.1.sm_70.ptx:22052) @%p5399 bra BB0_2173;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24400 (main.1.sm_70.ptx:22068) shfl.sync.idx.b32 %r4989|%p3465, %r21630, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1088 (potential) branch divergence @  PC=0x24420 (main.1.sm_70.ptx:22072) @%p5399 bra BB0_2175;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24488 (main.1.sm_70.ptx:22088) shfl.sync.idx.b32 %r4993|%p3469, %r21630, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1089 (potential) branch divergence @  PC=0x244a8 (main.1.sm_70.ptx:22092) @%p5399 bra BB0_2177;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24510 (main.1.sm_70.ptx:22108) add.s32 %r24980, %r24980, 1;
GPGPU-Sim PTX: 1090 (potential) branch divergence @  PC=0x24520 (main.1.sm_70.ptx:22110) @%p5403 bra BB0_2169;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24528 (main.1.sm_70.ptx:22112) xor.b32 %r21693, %r6037, 217;
GPGPU-Sim PTX: 1091 (potential) branch divergence @  PC=0x245b0 (main.1.sm_70.ptx:22131) @%p5405 bra BB0_2181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24618 (main.1.sm_70.ptx:22147) shfl.sync.idx.b32 %r5008|%p3477, %r21702, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1092 (potential) branch divergence @  PC=0x24638 (main.1.sm_70.ptx:22151) @%p5405 bra BB0_2183;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x246a0 (main.1.sm_70.ptx:22167) shfl.sync.idx.b32 %r5012|%p3481, %r21702, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1093 (potential) branch divergence @  PC=0x246c0 (main.1.sm_70.ptx:22171) @%p5405 bra BB0_2185;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24728 (main.1.sm_70.ptx:22187) shfl.sync.idx.b32 %r5016|%p3485, %r21702, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1094 (potential) branch divergence @  PC=0x24748 (main.1.sm_70.ptx:22191) @%p5405 bra BB0_2187;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x247b0 (main.1.sm_70.ptx:22207) add.s32 %r24981, %r24981, 1;
GPGPU-Sim PTX: 1095 (potential) branch divergence @  PC=0x247c0 (main.1.sm_70.ptx:22209) @%p5409 bra BB0_2179;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x247c8 (main.1.sm_70.ptx:22211) xor.b32 %r21765, %r6037, 218;
GPGPU-Sim PTX: 1096 (potential) branch divergence @  PC=0x24850 (main.1.sm_70.ptx:22230) @%p5411 bra BB0_2191;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x248b8 (main.1.sm_70.ptx:22246) shfl.sync.idx.b32 %r5031|%p3493, %r21774, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1097 (potential) branch divergence @  PC=0x248d8 (main.1.sm_70.ptx:22250) @%p5411 bra BB0_2193;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24940 (main.1.sm_70.ptx:22266) shfl.sync.idx.b32 %r5035|%p3497, %r21774, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1098 (potential) branch divergence @  PC=0x24960 (main.1.sm_70.ptx:22270) @%p5411 bra BB0_2195;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x249c8 (main.1.sm_70.ptx:22286) shfl.sync.idx.b32 %r5039|%p3501, %r21774, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1099 (potential) branch divergence @  PC=0x249e8 (main.1.sm_70.ptx:22290) @%p5411 bra BB0_2197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a50 (main.1.sm_70.ptx:22306) add.s32 %r24982, %r24982, 1;
GPGPU-Sim PTX: 1100 (potential) branch divergence @  PC=0x24a60 (main.1.sm_70.ptx:22308) @%p5415 bra BB0_2189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a68 (main.1.sm_70.ptx:22310) xor.b32 %r21837, %r6037, 219;
GPGPU-Sim PTX: 1101 (potential) branch divergence @  PC=0x24af0 (main.1.sm_70.ptx:22329) @%p5417 bra BB0_2201;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b58 (main.1.sm_70.ptx:22345) shfl.sync.idx.b32 %r5054|%p3509, %r21846, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1102 (potential) branch divergence @  PC=0x24b78 (main.1.sm_70.ptx:22349) @%p5417 bra BB0_2203;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24be0 (main.1.sm_70.ptx:22365) shfl.sync.idx.b32 %r5058|%p3513, %r21846, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1103 (potential) branch divergence @  PC=0x24c00 (main.1.sm_70.ptx:22369) @%p5417 bra BB0_2205;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c68 (main.1.sm_70.ptx:22385) shfl.sync.idx.b32 %r5062|%p3517, %r21846, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1104 (potential) branch divergence @  PC=0x24c88 (main.1.sm_70.ptx:22389) @%p5417 bra BB0_2207;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24cf0 (main.1.sm_70.ptx:22405) add.s32 %r24983, %r24983, 1;
GPGPU-Sim PTX: 1105 (potential) branch divergence @  PC=0x24d00 (main.1.sm_70.ptx:22407) @%p5421 bra BB0_2199;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24d08 (main.1.sm_70.ptx:22409) xor.b32 %r21909, %r6037, 220;
GPGPU-Sim PTX: 1106 (potential) branch divergence @  PC=0x24d90 (main.1.sm_70.ptx:22428) @%p5423 bra BB0_2211;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24df8 (main.1.sm_70.ptx:22444) shfl.sync.idx.b32 %r5077|%p3525, %r21918, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1107 (potential) branch divergence @  PC=0x24e18 (main.1.sm_70.ptx:22448) @%p5423 bra BB0_2213;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e80 (main.1.sm_70.ptx:22464) shfl.sync.idx.b32 %r5081|%p3529, %r21918, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1108 (potential) branch divergence @  PC=0x24ea0 (main.1.sm_70.ptx:22468) @%p5423 bra BB0_2215;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24f08 (main.1.sm_70.ptx:22484) shfl.sync.idx.b32 %r5085|%p3533, %r21918, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1109 (potential) branch divergence @  PC=0x24f28 (main.1.sm_70.ptx:22488) @%p5423 bra BB0_2217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24f90 (main.1.sm_70.ptx:22504) add.s32 %r24984, %r24984, 1;
GPGPU-Sim PTX: 1110 (potential) branch divergence @  PC=0x24fa0 (main.1.sm_70.ptx:22506) @%p5427 bra BB0_2209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24fa8 (main.1.sm_70.ptx:22508) xor.b32 %r21981, %r6037, 221;
GPGPU-Sim PTX: 1111 (potential) branch divergence @  PC=0x25030 (main.1.sm_70.ptx:22527) @%p5429 bra BB0_2221;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25098 (main.1.sm_70.ptx:22543) shfl.sync.idx.b32 %r5100|%p3541, %r21990, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1112 (potential) branch divergence @  PC=0x250b8 (main.1.sm_70.ptx:22547) @%p5429 bra BB0_2223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25120 (main.1.sm_70.ptx:22563) shfl.sync.idx.b32 %r5104|%p3545, %r21990, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1113 (potential) branch divergence @  PC=0x25140 (main.1.sm_70.ptx:22567) @%p5429 bra BB0_2225;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x251a8 (main.1.sm_70.ptx:22583) shfl.sync.idx.b32 %r5108|%p3549, %r21990, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1114 (potential) branch divergence @  PC=0x251c8 (main.1.sm_70.ptx:22587) @%p5429 bra BB0_2227;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25230 (main.1.sm_70.ptx:22603) add.s32 %r24985, %r24985, 1;
GPGPU-Sim PTX: 1115 (potential) branch divergence @  PC=0x25240 (main.1.sm_70.ptx:22605) @%p5433 bra BB0_2219;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25248 (main.1.sm_70.ptx:22607) xor.b32 %r22053, %r6037, 222;
GPGPU-Sim PTX: 1116 (potential) branch divergence @  PC=0x252d0 (main.1.sm_70.ptx:22626) @%p5435 bra BB0_2231;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25338 (main.1.sm_70.ptx:22642) shfl.sync.idx.b32 %r5123|%p3557, %r22062, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1117 (potential) branch divergence @  PC=0x25358 (main.1.sm_70.ptx:22646) @%p5435 bra BB0_2233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x253c0 (main.1.sm_70.ptx:22662) shfl.sync.idx.b32 %r5127|%p3561, %r22062, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1118 (potential) branch divergence @  PC=0x253e0 (main.1.sm_70.ptx:22666) @%p5435 bra BB0_2235;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25448 (main.1.sm_70.ptx:22682) shfl.sync.idx.b32 %r5131|%p3565, %r22062, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1119 (potential) branch divergence @  PC=0x25468 (main.1.sm_70.ptx:22686) @%p5435 bra BB0_2237;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x254d0 (main.1.sm_70.ptx:22702) add.s32 %r24986, %r24986, 1;
GPGPU-Sim PTX: 1120 (potential) branch divergence @  PC=0x254e0 (main.1.sm_70.ptx:22704) @%p5439 bra BB0_2229;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x254e8 (main.1.sm_70.ptx:22706) xor.b32 %r22125, %r6037, 223;
GPGPU-Sim PTX: 1121 (potential) branch divergence @  PC=0x25570 (main.1.sm_70.ptx:22725) @%p5441 bra BB0_2241;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x255d8 (main.1.sm_70.ptx:22741) shfl.sync.idx.b32 %r5146|%p3573, %r22134, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1122 (potential) branch divergence @  PC=0x255f8 (main.1.sm_70.ptx:22745) @%p5441 bra BB0_2243;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25660 (main.1.sm_70.ptx:22761) shfl.sync.idx.b32 %r5150|%p3577, %r22134, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1123 (potential) branch divergence @  PC=0x25680 (main.1.sm_70.ptx:22765) @%p5441 bra BB0_2245;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x256e8 (main.1.sm_70.ptx:22781) shfl.sync.idx.b32 %r5154|%p3581, %r22134, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1124 (potential) branch divergence @  PC=0x25708 (main.1.sm_70.ptx:22785) @%p5441 bra BB0_2247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25770 (main.1.sm_70.ptx:22801) add.s32 %r24987, %r24987, 1;
GPGPU-Sim PTX: 1125 (potential) branch divergence @  PC=0x25780 (main.1.sm_70.ptx:22803) @%p5445 bra BB0_2239;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25788 (main.1.sm_70.ptx:22805) xor.b32 %r22197, %r6037, 224;
GPGPU-Sim PTX: 1126 (potential) branch divergence @  PC=0x25810 (main.1.sm_70.ptx:22824) @%p5447 bra BB0_2251;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25878 (main.1.sm_70.ptx:22840) shfl.sync.idx.b32 %r5169|%p3589, %r22206, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1127 (potential) branch divergence @  PC=0x25898 (main.1.sm_70.ptx:22844) @%p5447 bra BB0_2253;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25900 (main.1.sm_70.ptx:22860) shfl.sync.idx.b32 %r5173|%p3593, %r22206, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1128 (potential) branch divergence @  PC=0x25920 (main.1.sm_70.ptx:22864) @%p5447 bra BB0_2255;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25988 (main.1.sm_70.ptx:22880) shfl.sync.idx.b32 %r5177|%p3597, %r22206, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1129 (potential) branch divergence @  PC=0x259a8 (main.1.sm_70.ptx:22884) @%p5447 bra BB0_2257;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25a10 (main.1.sm_70.ptx:22900) add.s32 %r24988, %r24988, 1;
GPGPU-Sim PTX: 1130 (potential) branch divergence @  PC=0x25a20 (main.1.sm_70.ptx:22902) @%p5451 bra BB0_2249;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25a28 (main.1.sm_70.ptx:22904) xor.b32 %r22269, %r6037, 225;
GPGPU-Sim PTX: 1131 (potential) branch divergence @  PC=0x25ab0 (main.1.sm_70.ptx:22923) @%p5453 bra BB0_2261;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25b18 (main.1.sm_70.ptx:22939) shfl.sync.idx.b32 %r5192|%p3605, %r22278, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1132 (potential) branch divergence @  PC=0x25b38 (main.1.sm_70.ptx:22943) @%p5453 bra BB0_2263;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25ba0 (main.1.sm_70.ptx:22959) shfl.sync.idx.b32 %r5196|%p3609, %r22278, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1133 (potential) branch divergence @  PC=0x25bc0 (main.1.sm_70.ptx:22963) @%p5453 bra BB0_2265;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c28 (main.1.sm_70.ptx:22979) shfl.sync.idx.b32 %r5200|%p3613, %r22278, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1134 (potential) branch divergence @  PC=0x25c48 (main.1.sm_70.ptx:22983) @%p5453 bra BB0_2267;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25cb0 (main.1.sm_70.ptx:22999) add.s32 %r24989, %r24989, 1;
GPGPU-Sim PTX: 1135 (potential) branch divergence @  PC=0x25cc0 (main.1.sm_70.ptx:23001) @%p5457 bra BB0_2259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25cc8 (main.1.sm_70.ptx:23003) xor.b32 %r22341, %r6037, 226;
GPGPU-Sim PTX: 1136 (potential) branch divergence @  PC=0x25d50 (main.1.sm_70.ptx:23022) @%p5459 bra BB0_2271;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25db8 (main.1.sm_70.ptx:23038) shfl.sync.idx.b32 %r5215|%p3621, %r22350, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1137 (potential) branch divergence @  PC=0x25dd8 (main.1.sm_70.ptx:23042) @%p5459 bra BB0_2273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25e40 (main.1.sm_70.ptx:23058) shfl.sync.idx.b32 %r5219|%p3625, %r22350, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1138 (potential) branch divergence @  PC=0x25e60 (main.1.sm_70.ptx:23062) @%p5459 bra BB0_2275;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25ec8 (main.1.sm_70.ptx:23078) shfl.sync.idx.b32 %r5223|%p3629, %r22350, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1139 (potential) branch divergence @  PC=0x25ee8 (main.1.sm_70.ptx:23082) @%p5459 bra BB0_2277;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25f50 (main.1.sm_70.ptx:23098) add.s32 %r24990, %r24990, 1;
GPGPU-Sim PTX: 1140 (potential) branch divergence @  PC=0x25f60 (main.1.sm_70.ptx:23100) @%p5463 bra BB0_2269;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25f68 (main.1.sm_70.ptx:23102) xor.b32 %r22413, %r6037, 227;
GPGPU-Sim PTX: 1141 (potential) branch divergence @  PC=0x25ff0 (main.1.sm_70.ptx:23121) @%p5465 bra BB0_2281;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26058 (main.1.sm_70.ptx:23137) shfl.sync.idx.b32 %r5238|%p3637, %r22422, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1142 (potential) branch divergence @  PC=0x26078 (main.1.sm_70.ptx:23141) @%p5465 bra BB0_2283;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x260e0 (main.1.sm_70.ptx:23157) shfl.sync.idx.b32 %r5242|%p3641, %r22422, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1143 (potential) branch divergence @  PC=0x26100 (main.1.sm_70.ptx:23161) @%p5465 bra BB0_2285;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26168 (main.1.sm_70.ptx:23177) shfl.sync.idx.b32 %r5246|%p3645, %r22422, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1144 (potential) branch divergence @  PC=0x26188 (main.1.sm_70.ptx:23181) @%p5465 bra BB0_2287;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x261f0 (main.1.sm_70.ptx:23197) add.s32 %r24991, %r24991, 1;
GPGPU-Sim PTX: 1145 (potential) branch divergence @  PC=0x26200 (main.1.sm_70.ptx:23199) @%p5469 bra BB0_2279;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26208 (main.1.sm_70.ptx:23201) xor.b32 %r22485, %r6037, 228;
GPGPU-Sim PTX: 1146 (potential) branch divergence @  PC=0x26290 (main.1.sm_70.ptx:23220) @%p5471 bra BB0_2291;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x262f8 (main.1.sm_70.ptx:23236) shfl.sync.idx.b32 %r5261|%p3653, %r22494, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1147 (potential) branch divergence @  PC=0x26318 (main.1.sm_70.ptx:23240) @%p5471 bra BB0_2293;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26380 (main.1.sm_70.ptx:23256) shfl.sync.idx.b32 %r5265|%p3657, %r22494, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1148 (potential) branch divergence @  PC=0x263a0 (main.1.sm_70.ptx:23260) @%p5471 bra BB0_2295;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26408 (main.1.sm_70.ptx:23276) shfl.sync.idx.b32 %r5269|%p3661, %r22494, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1149 (potential) branch divergence @  PC=0x26428 (main.1.sm_70.ptx:23280) @%p5471 bra BB0_2297;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26490 (main.1.sm_70.ptx:23296) add.s32 %r24992, %r24992, 1;
GPGPU-Sim PTX: 1150 (potential) branch divergence @  PC=0x264a0 (main.1.sm_70.ptx:23298) @%p5475 bra BB0_2289;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x264a8 (main.1.sm_70.ptx:23300) xor.b32 %r22557, %r6037, 229;
GPGPU-Sim PTX: 1151 (potential) branch divergence @  PC=0x26530 (main.1.sm_70.ptx:23319) @%p5477 bra BB0_2301;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26598 (main.1.sm_70.ptx:23335) shfl.sync.idx.b32 %r5284|%p3669, %r22566, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1152 (potential) branch divergence @  PC=0x265b8 (main.1.sm_70.ptx:23339) @%p5477 bra BB0_2303;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26620 (main.1.sm_70.ptx:23355) shfl.sync.idx.b32 %r5288|%p3673, %r22566, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1153 (potential) branch divergence @  PC=0x26640 (main.1.sm_70.ptx:23359) @%p5477 bra BB0_2305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x266a8 (main.1.sm_70.ptx:23375) shfl.sync.idx.b32 %r5292|%p3677, %r22566, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1154 (potential) branch divergence @  PC=0x266c8 (main.1.sm_70.ptx:23379) @%p5477 bra BB0_2307;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26730 (main.1.sm_70.ptx:23395) add.s32 %r24993, %r24993, 1;
GPGPU-Sim PTX: 1155 (potential) branch divergence @  PC=0x26740 (main.1.sm_70.ptx:23397) @%p5481 bra BB0_2299;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26748 (main.1.sm_70.ptx:23399) xor.b32 %r22629, %r6037, 230;
GPGPU-Sim PTX: 1156 (potential) branch divergence @  PC=0x267d0 (main.1.sm_70.ptx:23418) @%p5483 bra BB0_2311;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26838 (main.1.sm_70.ptx:23434) shfl.sync.idx.b32 %r5307|%p3685, %r22638, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1157 (potential) branch divergence @  PC=0x26858 (main.1.sm_70.ptx:23438) @%p5483 bra BB0_2313;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268c0 (main.1.sm_70.ptx:23454) shfl.sync.idx.b32 %r5311|%p3689, %r22638, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1158 (potential) branch divergence @  PC=0x268e0 (main.1.sm_70.ptx:23458) @%p5483 bra BB0_2315;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26948 (main.1.sm_70.ptx:23474) shfl.sync.idx.b32 %r5315|%p3693, %r22638, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1159 (potential) branch divergence @  PC=0x26968 (main.1.sm_70.ptx:23478) @%p5483 bra BB0_2317;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x269d0 (main.1.sm_70.ptx:23494) add.s32 %r24994, %r24994, 1;
GPGPU-Sim PTX: 1160 (potential) branch divergence @  PC=0x269e0 (main.1.sm_70.ptx:23496) @%p5487 bra BB0_2309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x269e8 (main.1.sm_70.ptx:23498) xor.b32 %r22701, %r6037, 231;
GPGPU-Sim PTX: 1161 (potential) branch divergence @  PC=0x26a78 (main.1.sm_70.ptx:23518) @%p5489 bra BB0_2321;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26ae0 (main.1.sm_70.ptx:23534) shfl.sync.idx.b32 %r5331|%p3701, %r22710, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1162 (potential) branch divergence @  PC=0x26b00 (main.1.sm_70.ptx:23538) @%p5489 bra BB0_2323;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26b68 (main.1.sm_70.ptx:23554) shfl.sync.idx.b32 %r5335|%p3705, %r22710, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1163 (potential) branch divergence @  PC=0x26b88 (main.1.sm_70.ptx:23558) @%p5489 bra BB0_2325;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26bf0 (main.1.sm_70.ptx:23574) shfl.sync.idx.b32 %r5339|%p3709, %r22710, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1164 (potential) branch divergence @  PC=0x26c10 (main.1.sm_70.ptx:23578) @%p5489 bra BB0_2327;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26c78 (main.1.sm_70.ptx:23594) add.s32 %r24995, %r24995, 1;
GPGPU-Sim PTX: 1165 (potential) branch divergence @  PC=0x26c88 (main.1.sm_70.ptx:23596) @%p5493 bra BB0_2319;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26c90 (main.1.sm_70.ptx:23598) xor.b32 %r22773, %r6037, 232;
GPGPU-Sim PTX: 1166 (potential) branch divergence @  PC=0x26d20 (main.1.sm_70.ptx:23618) @%p5495 bra BB0_2331;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26d88 (main.1.sm_70.ptx:23634) shfl.sync.idx.b32 %r5356|%p3717, %r22784, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1167 (potential) branch divergence @  PC=0x26da8 (main.1.sm_70.ptx:23638) @%p5495 bra BB0_2333;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e10 (main.1.sm_70.ptx:23654) shfl.sync.idx.b32 %r5360|%p3721, %r22784, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1168 (potential) branch divergence @  PC=0x26e30 (main.1.sm_70.ptx:23658) @%p5495 bra BB0_2335;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e98 (main.1.sm_70.ptx:23674) shfl.sync.idx.b32 %r5364|%p3725, %r22784, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1169 (potential) branch divergence @  PC=0x26eb8 (main.1.sm_70.ptx:23678) @%p5495 bra BB0_2337;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26f20 (main.1.sm_70.ptx:23694) add.s32 %r24996, %r24996, 1;
GPGPU-Sim PTX: 1170 (potential) branch divergence @  PC=0x26f38 (main.1.sm_70.ptx:23697) @%p5499 bra BB0_2329;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26f40 (main.1.sm_70.ptx:23699) xor.b32 %r22847, %r6037, 233;
GPGPU-Sim PTX: 1171 (potential) branch divergence @  PC=0x26fd0 (main.1.sm_70.ptx:23719) @%p5501 bra BB0_2341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27038 (main.1.sm_70.ptx:23735) shfl.sync.idx.b32 %r5382|%p3733, %r22858, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1172 (potential) branch divergence @  PC=0x27058 (main.1.sm_70.ptx:23739) @%p5501 bra BB0_2343;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x270c0 (main.1.sm_70.ptx:23755) shfl.sync.idx.b32 %r5386|%p3737, %r22858, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1173 (potential) branch divergence @  PC=0x270e0 (main.1.sm_70.ptx:23759) @%p5501 bra BB0_2345;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27148 (main.1.sm_70.ptx:23775) shfl.sync.idx.b32 %r5390|%p3741, %r22858, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1174 (potential) branch divergence @  PC=0x27168 (main.1.sm_70.ptx:23779) @%p5501 bra BB0_2347;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x271d0 (main.1.sm_70.ptx:23795) add.s32 %r24998, %r24998, 1;
GPGPU-Sim PTX: 1175 (potential) branch divergence @  PC=0x271e8 (main.1.sm_70.ptx:23798) @%p5505 bra BB0_2339;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x271f0 (main.1.sm_70.ptx:23800) xor.b32 %r22921, %r6037, 234;
GPGPU-Sim PTX: 1176 (potential) branch divergence @  PC=0x27280 (main.1.sm_70.ptx:23820) @%p5507 bra BB0_2351;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x272e8 (main.1.sm_70.ptx:23836) shfl.sync.idx.b32 %r5408|%p3749, %r22932, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1177 (potential) branch divergence @  PC=0x27308 (main.1.sm_70.ptx:23840) @%p5507 bra BB0_2353;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27370 (main.1.sm_70.ptx:23856) shfl.sync.idx.b32 %r5412|%p3753, %r22932, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1178 (potential) branch divergence @  PC=0x27390 (main.1.sm_70.ptx:23860) @%p5507 bra BB0_2355;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x273f8 (main.1.sm_70.ptx:23876) shfl.sync.idx.b32 %r5416|%p3757, %r22932, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1179 (potential) branch divergence @  PC=0x27418 (main.1.sm_70.ptx:23880) @%p5507 bra BB0_2357;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27480 (main.1.sm_70.ptx:23896) add.s32 %r25000, %r25000, 1;
GPGPU-Sim PTX: 1180 (potential) branch divergence @  PC=0x27498 (main.1.sm_70.ptx:23899) @%p5511 bra BB0_2349;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x274a0 (main.1.sm_70.ptx:23901) xor.b32 %r22995, %r6037, 235;
GPGPU-Sim PTX: 1181 (potential) branch divergence @  PC=0x27530 (main.1.sm_70.ptx:23921) @%p5513 bra BB0_2361;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27598 (main.1.sm_70.ptx:23937) shfl.sync.idx.b32 %r5434|%p3765, %r23006, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1182 (potential) branch divergence @  PC=0x275b8 (main.1.sm_70.ptx:23941) @%p5513 bra BB0_2363;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27620 (main.1.sm_70.ptx:23957) shfl.sync.idx.b32 %r5438|%p3769, %r23006, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1183 (potential) branch divergence @  PC=0x27640 (main.1.sm_70.ptx:23961) @%p5513 bra BB0_2365;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x276a8 (main.1.sm_70.ptx:23977) shfl.sync.idx.b32 %r5442|%p3773, %r23006, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1184 (potential) branch divergence @  PC=0x276c8 (main.1.sm_70.ptx:23981) @%p5513 bra BB0_2367;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27730 (main.1.sm_70.ptx:23997) add.s32 %r25002, %r25002, 1;
GPGPU-Sim PTX: 1185 (potential) branch divergence @  PC=0x27748 (main.1.sm_70.ptx:24000) @%p5517 bra BB0_2359;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27750 (main.1.sm_70.ptx:24002) xor.b32 %r23069, %r6037, 236;
GPGPU-Sim PTX: 1186 (potential) branch divergence @  PC=0x277e0 (main.1.sm_70.ptx:24022) @%p5519 bra BB0_2371;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27848 (main.1.sm_70.ptx:24038) shfl.sync.idx.b32 %r5460|%p3781, %r23080, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1187 (potential) branch divergence @  PC=0x27868 (main.1.sm_70.ptx:24042) @%p5519 bra BB0_2373;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x278d0 (main.1.sm_70.ptx:24058) shfl.sync.idx.b32 %r5464|%p3785, %r23080, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1188 (potential) branch divergence @  PC=0x278f0 (main.1.sm_70.ptx:24062) @%p5519 bra BB0_2375;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27958 (main.1.sm_70.ptx:24078) shfl.sync.idx.b32 %r5468|%p3789, %r23080, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1189 (potential) branch divergence @  PC=0x27978 (main.1.sm_70.ptx:24082) @%p5519 bra BB0_2377;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x279e0 (main.1.sm_70.ptx:24098) add.s32 %r25004, %r25004, 1;
GPGPU-Sim PTX: 1190 (potential) branch divergence @  PC=0x279f8 (main.1.sm_70.ptx:24101) @%p5523 bra BB0_2369;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a00 (main.1.sm_70.ptx:24103) xor.b32 %r23143, %r6037, 237;
GPGPU-Sim PTX: 1191 (potential) branch divergence @  PC=0x27a90 (main.1.sm_70.ptx:24123) @%p5525 bra BB0_2381;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27af8 (main.1.sm_70.ptx:24139) shfl.sync.idx.b32 %r5486|%p3797, %r23154, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1192 (potential) branch divergence @  PC=0x27b18 (main.1.sm_70.ptx:24143) @%p5525 bra BB0_2383;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27b80 (main.1.sm_70.ptx:24159) shfl.sync.idx.b32 %r5490|%p3801, %r23154, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1193 (potential) branch divergence @  PC=0x27ba0 (main.1.sm_70.ptx:24163) @%p5525 bra BB0_2385;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27c08 (main.1.sm_70.ptx:24179) shfl.sync.idx.b32 %r5494|%p3805, %r23154, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1194 (potential) branch divergence @  PC=0x27c28 (main.1.sm_70.ptx:24183) @%p5525 bra BB0_2387;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27c90 (main.1.sm_70.ptx:24199) add.s32 %r25006, %r25006, 1;
GPGPU-Sim PTX: 1195 (potential) branch divergence @  PC=0x27ca8 (main.1.sm_70.ptx:24202) @%p5529 bra BB0_2379;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27cb0 (main.1.sm_70.ptx:24204) xor.b32 %r23217, %r6037, 238;
GPGPU-Sim PTX: 1196 (potential) branch divergence @  PC=0x27d40 (main.1.sm_70.ptx:24224) @%p5531 bra BB0_2391;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27da8 (main.1.sm_70.ptx:24240) shfl.sync.idx.b32 %r5512|%p3813, %r23228, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1197 (potential) branch divergence @  PC=0x27dc8 (main.1.sm_70.ptx:24244) @%p5531 bra BB0_2393;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27e30 (main.1.sm_70.ptx:24260) shfl.sync.idx.b32 %r5516|%p3817, %r23228, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1198 (potential) branch divergence @  PC=0x27e50 (main.1.sm_70.ptx:24264) @%p5531 bra BB0_2395;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27eb8 (main.1.sm_70.ptx:24280) shfl.sync.idx.b32 %r5520|%p3821, %r23228, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1199 (potential) branch divergence @  PC=0x27ed8 (main.1.sm_70.ptx:24284) @%p5531 bra BB0_2397;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f40 (main.1.sm_70.ptx:24300) add.s32 %r25008, %r25008, 1;
GPGPU-Sim PTX: 1200 (potential) branch divergence @  PC=0x27f58 (main.1.sm_70.ptx:24303) @%p5535 bra BB0_2389;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f60 (main.1.sm_70.ptx:24305) xor.b32 %r23291, %r6037, 239;
GPGPU-Sim PTX: 1201 (potential) branch divergence @  PC=0x27ff0 (main.1.sm_70.ptx:24325) @%p5537 bra BB0_2401;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28058 (main.1.sm_70.ptx:24341) shfl.sync.idx.b32 %r5538|%p3829, %r23302, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1202 (potential) branch divergence @  PC=0x28078 (main.1.sm_70.ptx:24345) @%p5537 bra BB0_2403;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280e0 (main.1.sm_70.ptx:24361) shfl.sync.idx.b32 %r5542|%p3833, %r23302, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1203 (potential) branch divergence @  PC=0x28100 (main.1.sm_70.ptx:24365) @%p5537 bra BB0_2405;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28168 (main.1.sm_70.ptx:24381) shfl.sync.idx.b32 %r5546|%p3837, %r23302, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1204 (potential) branch divergence @  PC=0x28188 (main.1.sm_70.ptx:24385) @%p5537 bra BB0_2407;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x281f0 (main.1.sm_70.ptx:24401) add.s32 %r25010, %r25010, 1;
GPGPU-Sim PTX: 1205 (potential) branch divergence @  PC=0x28208 (main.1.sm_70.ptx:24404) @%p5541 bra BB0_2399;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28210 (main.1.sm_70.ptx:24406) xor.b32 %r23365, %r6037, 240;
GPGPU-Sim PTX: 1206 (potential) branch divergence @  PC=0x282a0 (main.1.sm_70.ptx:24426) @%p5543 bra BB0_2411;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28308 (main.1.sm_70.ptx:24442) shfl.sync.idx.b32 %r5564|%p3845, %r23376, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1207 (potential) branch divergence @  PC=0x28328 (main.1.sm_70.ptx:24446) @%p5543 bra BB0_2413;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28390 (main.1.sm_70.ptx:24462) shfl.sync.idx.b32 %r5568|%p3849, %r23376, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1208 (potential) branch divergence @  PC=0x283b0 (main.1.sm_70.ptx:24466) @%p5543 bra BB0_2415;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28418 (main.1.sm_70.ptx:24482) shfl.sync.idx.b32 %r5572|%p3853, %r23376, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1209 (potential) branch divergence @  PC=0x28438 (main.1.sm_70.ptx:24486) @%p5543 bra BB0_2417;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x284a0 (main.1.sm_70.ptx:24502) add.s32 %r25012, %r25012, 1;
GPGPU-Sim PTX: 1210 (potential) branch divergence @  PC=0x284b8 (main.1.sm_70.ptx:24505) @%p5547 bra BB0_2409;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x284c0 (main.1.sm_70.ptx:24507) xor.b32 %r23439, %r6037, 241;
GPGPU-Sim PTX: 1211 (potential) branch divergence @  PC=0x28550 (main.1.sm_70.ptx:24527) @%p5549 bra BB0_2421;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x285b8 (main.1.sm_70.ptx:24543) shfl.sync.idx.b32 %r5590|%p3861, %r23450, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1212 (potential) branch divergence @  PC=0x285d8 (main.1.sm_70.ptx:24547) @%p5549 bra BB0_2423;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28640 (main.1.sm_70.ptx:24563) shfl.sync.idx.b32 %r5594|%p3865, %r23450, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1213 (potential) branch divergence @  PC=0x28660 (main.1.sm_70.ptx:24567) @%p5549 bra BB0_2425;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x286c8 (main.1.sm_70.ptx:24583) shfl.sync.idx.b32 %r5598|%p3869, %r23450, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1214 (potential) branch divergence @  PC=0x286e8 (main.1.sm_70.ptx:24587) @%p5549 bra BB0_2427;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28750 (main.1.sm_70.ptx:24603) add.s32 %r25014, %r25014, 1;
GPGPU-Sim PTX: 1215 (potential) branch divergence @  PC=0x28768 (main.1.sm_70.ptx:24606) @%p5553 bra BB0_2419;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28770 (main.1.sm_70.ptx:24608) xor.b32 %r23513, %r6037, 242;
GPGPU-Sim PTX: 1216 (potential) branch divergence @  PC=0x28800 (main.1.sm_70.ptx:24628) @%p5555 bra BB0_2431;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28868 (main.1.sm_70.ptx:24644) shfl.sync.idx.b32 %r5616|%p3877, %r23524, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1217 (potential) branch divergence @  PC=0x28888 (main.1.sm_70.ptx:24648) @%p5555 bra BB0_2433;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288f0 (main.1.sm_70.ptx:24664) shfl.sync.idx.b32 %r5620|%p3881, %r23524, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1218 (potential) branch divergence @  PC=0x28910 (main.1.sm_70.ptx:24668) @%p5555 bra BB0_2435;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28978 (main.1.sm_70.ptx:24684) shfl.sync.idx.b32 %r5624|%p3885, %r23524, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1219 (potential) branch divergence @  PC=0x28998 (main.1.sm_70.ptx:24688) @%p5555 bra BB0_2437;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28a00 (main.1.sm_70.ptx:24704) add.s32 %r25016, %r25016, 1;
GPGPU-Sim PTX: 1220 (potential) branch divergence @  PC=0x28a18 (main.1.sm_70.ptx:24707) @%p5559 bra BB0_2429;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28a20 (main.1.sm_70.ptx:24709) xor.b32 %r23587, %r6037, 243;
GPGPU-Sim PTX: 1221 (potential) branch divergence @  PC=0x28ab0 (main.1.sm_70.ptx:24729) @%p5561 bra BB0_2441;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28b18 (main.1.sm_70.ptx:24745) shfl.sync.idx.b32 %r5642|%p3893, %r23598, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1222 (potential) branch divergence @  PC=0x28b38 (main.1.sm_70.ptx:24749) @%p5561 bra BB0_2443;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28ba0 (main.1.sm_70.ptx:24765) shfl.sync.idx.b32 %r5646|%p3897, %r23598, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1223 (potential) branch divergence @  PC=0x28bc0 (main.1.sm_70.ptx:24769) @%p5561 bra BB0_2445;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28c28 (main.1.sm_70.ptx:24785) shfl.sync.idx.b32 %r5650|%p3901, %r23598, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1224 (potential) branch divergence @  PC=0x28c48 (main.1.sm_70.ptx:24789) @%p5561 bra BB0_2447;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28cb0 (main.1.sm_70.ptx:24805) add.s32 %r25018, %r25018, 1;
GPGPU-Sim PTX: 1225 (potential) branch divergence @  PC=0x28cc8 (main.1.sm_70.ptx:24808) @%p5565 bra BB0_2439;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28cd0 (main.1.sm_70.ptx:24810) xor.b32 %r23661, %r6037, 244;
GPGPU-Sim PTX: 1226 (potential) branch divergence @  PC=0x28d60 (main.1.sm_70.ptx:24830) @%p5567 bra BB0_2451;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28dc8 (main.1.sm_70.ptx:24846) shfl.sync.idx.b32 %r5668|%p3909, %r23672, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1227 (potential) branch divergence @  PC=0x28de8 (main.1.sm_70.ptx:24850) @%p5567 bra BB0_2453;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28e50 (main.1.sm_70.ptx:24866) shfl.sync.idx.b32 %r5672|%p3913, %r23672, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1228 (potential) branch divergence @  PC=0x28e70 (main.1.sm_70.ptx:24870) @%p5567 bra BB0_2455;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28ed8 (main.1.sm_70.ptx:24886) shfl.sync.idx.b32 %r5676|%p3917, %r23672, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1229 (potential) branch divergence @  PC=0x28ef8 (main.1.sm_70.ptx:24890) @%p5567 bra BB0_2457;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28f60 (main.1.sm_70.ptx:24906) add.s32 %r25020, %r25020, 1;
GPGPU-Sim PTX: 1230 (potential) branch divergence @  PC=0x28f78 (main.1.sm_70.ptx:24909) @%p5571 bra BB0_2449;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28f80 (main.1.sm_70.ptx:24911) xor.b32 %r23735, %r6037, 245;
GPGPU-Sim PTX: 1231 (potential) branch divergence @  PC=0x29010 (main.1.sm_70.ptx:24931) @%p5573 bra BB0_2461;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29078 (main.1.sm_70.ptx:24947) shfl.sync.idx.b32 %r5694|%p3925, %r23746, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1232 (potential) branch divergence @  PC=0x29098 (main.1.sm_70.ptx:24951) @%p5573 bra BB0_2463;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29100 (main.1.sm_70.ptx:24967) shfl.sync.idx.b32 %r5698|%p3929, %r23746, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1233 (potential) branch divergence @  PC=0x29120 (main.1.sm_70.ptx:24971) @%p5573 bra BB0_2465;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29188 (main.1.sm_70.ptx:24987) shfl.sync.idx.b32 %r5702|%p3933, %r23746, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1234 (potential) branch divergence @  PC=0x291a8 (main.1.sm_70.ptx:24991) @%p5573 bra BB0_2467;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29210 (main.1.sm_70.ptx:25007) add.s32 %r25022, %r25022, 1;
GPGPU-Sim PTX: 1235 (potential) branch divergence @  PC=0x29228 (main.1.sm_70.ptx:25010) @%p5577 bra BB0_2459;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29230 (main.1.sm_70.ptx:25012) xor.b32 %r23809, %r6037, 246;
GPGPU-Sim PTX: 1236 (potential) branch divergence @  PC=0x292c0 (main.1.sm_70.ptx:25032) @%p5579 bra BB0_2471;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29328 (main.1.sm_70.ptx:25048) shfl.sync.idx.b32 %r5720|%p3941, %r23820, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1237 (potential) branch divergence @  PC=0x29348 (main.1.sm_70.ptx:25052) @%p5579 bra BB0_2473;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x293b0 (main.1.sm_70.ptx:25068) shfl.sync.idx.b32 %r5724|%p3945, %r23820, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1238 (potential) branch divergence @  PC=0x293d0 (main.1.sm_70.ptx:25072) @%p5579 bra BB0_2475;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29438 (main.1.sm_70.ptx:25088) shfl.sync.idx.b32 %r5728|%p3949, %r23820, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1239 (potential) branch divergence @  PC=0x29458 (main.1.sm_70.ptx:25092) @%p5579 bra BB0_2477;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x294c0 (main.1.sm_70.ptx:25108) add.s32 %r25024, %r25024, 1;
GPGPU-Sim PTX: 1240 (potential) branch divergence @  PC=0x294d8 (main.1.sm_70.ptx:25111) @%p5583 bra BB0_2469;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x294e0 (main.1.sm_70.ptx:25113) xor.b32 %r23883, %r6037, 247;
GPGPU-Sim PTX: 1241 (potential) branch divergence @  PC=0x29570 (main.1.sm_70.ptx:25133) @%p5585 bra BB0_2481;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x295d8 (main.1.sm_70.ptx:25149) shfl.sync.idx.b32 %r5746|%p3957, %r23894, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1242 (potential) branch divergence @  PC=0x295f8 (main.1.sm_70.ptx:25153) @%p5585 bra BB0_2483;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29660 (main.1.sm_70.ptx:25169) shfl.sync.idx.b32 %r5750|%p3961, %r23894, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1243 (potential) branch divergence @  PC=0x29680 (main.1.sm_70.ptx:25173) @%p5585 bra BB0_2485;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x296e8 (main.1.sm_70.ptx:25189) shfl.sync.idx.b32 %r5754|%p3965, %r23894, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1244 (potential) branch divergence @  PC=0x29708 (main.1.sm_70.ptx:25193) @%p5585 bra BB0_2487;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29770 (main.1.sm_70.ptx:25209) add.s32 %r25026, %r25026, 1;
GPGPU-Sim PTX: 1245 (potential) branch divergence @  PC=0x29788 (main.1.sm_70.ptx:25212) @%p5589 bra BB0_2479;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29790 (main.1.sm_70.ptx:25214) xor.b32 %r23957, %r6037, 248;
GPGPU-Sim PTX: 1246 (potential) branch divergence @  PC=0x29820 (main.1.sm_70.ptx:25234) @%p5591 bra BB0_2491;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29888 (main.1.sm_70.ptx:25250) shfl.sync.idx.b32 %r5772|%p3973, %r23968, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1247 (potential) branch divergence @  PC=0x298a8 (main.1.sm_70.ptx:25254) @%p5591 bra BB0_2493;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29910 (main.1.sm_70.ptx:25270) shfl.sync.idx.b32 %r5776|%p3977, %r23968, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1248 (potential) branch divergence @  PC=0x29930 (main.1.sm_70.ptx:25274) @%p5591 bra BB0_2495;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29998 (main.1.sm_70.ptx:25290) shfl.sync.idx.b32 %r5780|%p3981, %r23968, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1249 (potential) branch divergence @  PC=0x299b8 (main.1.sm_70.ptx:25294) @%p5591 bra BB0_2497;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29a20 (main.1.sm_70.ptx:25310) add.s32 %r25028, %r25028, 1;
GPGPU-Sim PTX: 1250 (potential) branch divergence @  PC=0x29a38 (main.1.sm_70.ptx:25313) @%p5595 bra BB0_2489;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29a40 (main.1.sm_70.ptx:25315) xor.b32 %r24031, %r6037, 249;
GPGPU-Sim PTX: 1251 (potential) branch divergence @  PC=0x29ad0 (main.1.sm_70.ptx:25335) @%p5597 bra BB0_2501;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29b38 (main.1.sm_70.ptx:25351) shfl.sync.idx.b32 %r5798|%p3989, %r24042, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1252 (potential) branch divergence @  PC=0x29b58 (main.1.sm_70.ptx:25355) @%p5597 bra BB0_2503;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29bc0 (main.1.sm_70.ptx:25371) shfl.sync.idx.b32 %r5802|%p3993, %r24042, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1253 (potential) branch divergence @  PC=0x29be0 (main.1.sm_70.ptx:25375) @%p5597 bra BB0_2505;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29c48 (main.1.sm_70.ptx:25391) shfl.sync.idx.b32 %r5806|%p3997, %r24042, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1254 (potential) branch divergence @  PC=0x29c68 (main.1.sm_70.ptx:25395) @%p5597 bra BB0_2507;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29cd0 (main.1.sm_70.ptx:25411) add.s32 %r25030, %r25030, 1;
GPGPU-Sim PTX: 1255 (potential) branch divergence @  PC=0x29ce8 (main.1.sm_70.ptx:25414) @%p5601 bra BB0_2499;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29cf0 (main.1.sm_70.ptx:25416) xor.b32 %r24105, %r6037, 250;
GPGPU-Sim PTX: 1256 (potential) branch divergence @  PC=0x29d80 (main.1.sm_70.ptx:25436) @%p5603 bra BB0_2511;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29de8 (main.1.sm_70.ptx:25452) shfl.sync.idx.b32 %r5824|%p4005, %r24116, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1257 (potential) branch divergence @  PC=0x29e08 (main.1.sm_70.ptx:25456) @%p5603 bra BB0_2513;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29e70 (main.1.sm_70.ptx:25472) shfl.sync.idx.b32 %r5828|%p4009, %r24116, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1258 (potential) branch divergence @  PC=0x29e90 (main.1.sm_70.ptx:25476) @%p5603 bra BB0_2515;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29ef8 (main.1.sm_70.ptx:25492) shfl.sync.idx.b32 %r5832|%p4013, %r24116, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1259 (potential) branch divergence @  PC=0x29f18 (main.1.sm_70.ptx:25496) @%p5603 bra BB0_2517;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29f80 (main.1.sm_70.ptx:25512) add.s32 %r25032, %r25032, 1;
GPGPU-Sim PTX: 1260 (potential) branch divergence @  PC=0x29f98 (main.1.sm_70.ptx:25515) @%p5607 bra BB0_2509;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29fa0 (main.1.sm_70.ptx:25517) xor.b32 %r24179, %r6037, 251;
GPGPU-Sim PTX: 1261 (potential) branch divergence @  PC=0x2a030 (main.1.sm_70.ptx:25537) @%p5609 bra BB0_2521;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a098 (main.1.sm_70.ptx:25553) shfl.sync.idx.b32 %r5850|%p4021, %r24190, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1262 (potential) branch divergence @  PC=0x2a0b8 (main.1.sm_70.ptx:25557) @%p5609 bra BB0_2523;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a120 (main.1.sm_70.ptx:25573) shfl.sync.idx.b32 %r5854|%p4025, %r24190, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1263 (potential) branch divergence @  PC=0x2a140 (main.1.sm_70.ptx:25577) @%p5609 bra BB0_2525;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a1a8 (main.1.sm_70.ptx:25593) shfl.sync.idx.b32 %r5858|%p4029, %r24190, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1264 (potential) branch divergence @  PC=0x2a1c8 (main.1.sm_70.ptx:25597) @%p5609 bra BB0_2527;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a230 (main.1.sm_70.ptx:25613) add.s32 %r25034, %r25034, 1;
GPGPU-Sim PTX: 1265 (potential) branch divergence @  PC=0x2a248 (main.1.sm_70.ptx:25616) @%p5613 bra BB0_2519;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a250 (main.1.sm_70.ptx:25618) xor.b32 %r24253, %r6037, 252;
GPGPU-Sim PTX: 1266 (potential) branch divergence @  PC=0x2a2e0 (main.1.sm_70.ptx:25638) @%p5615 bra BB0_2531;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a348 (main.1.sm_70.ptx:25654) shfl.sync.idx.b32 %r5876|%p4037, %r24264, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1267 (potential) branch divergence @  PC=0x2a368 (main.1.sm_70.ptx:25658) @%p5615 bra BB0_2533;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a3d0 (main.1.sm_70.ptx:25674) shfl.sync.idx.b32 %r5880|%p4041, %r24264, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1268 (potential) branch divergence @  PC=0x2a3f0 (main.1.sm_70.ptx:25678) @%p5615 bra BB0_2535;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a458 (main.1.sm_70.ptx:25694) shfl.sync.idx.b32 %r5884|%p4045, %r24264, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1269 (potential) branch divergence @  PC=0x2a478 (main.1.sm_70.ptx:25698) @%p5615 bra BB0_2537;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a4e0 (main.1.sm_70.ptx:25714) add.s32 %r25036, %r25036, 1;
GPGPU-Sim PTX: 1270 (potential) branch divergence @  PC=0x2a4f8 (main.1.sm_70.ptx:25717) @%p5619 bra BB0_2529;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a500 (main.1.sm_70.ptx:25719) xor.b32 %r24327, %r6037, 253;
GPGPU-Sim PTX: 1271 (potential) branch divergence @  PC=0x2a590 (main.1.sm_70.ptx:25739) @%p5621 bra BB0_2541;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a5f8 (main.1.sm_70.ptx:25755) shfl.sync.idx.b32 %r5902|%p4053, %r24338, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1272 (potential) branch divergence @  PC=0x2a618 (main.1.sm_70.ptx:25759) @%p5621 bra BB0_2543;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a680 (main.1.sm_70.ptx:25775) shfl.sync.idx.b32 %r5906|%p4057, %r24338, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1273 (potential) branch divergence @  PC=0x2a6a0 (main.1.sm_70.ptx:25779) @%p5621 bra BB0_2545;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a708 (main.1.sm_70.ptx:25795) shfl.sync.idx.b32 %r5910|%p4061, %r24338, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1274 (potential) branch divergence @  PC=0x2a728 (main.1.sm_70.ptx:25799) @%p5621 bra BB0_2547;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a790 (main.1.sm_70.ptx:25815) add.s32 %r25038, %r25038, 1;
GPGPU-Sim PTX: 1275 (potential) branch divergence @  PC=0x2a7a8 (main.1.sm_70.ptx:25818) @%p5625 bra BB0_2539;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a7b0 (main.1.sm_70.ptx:25820) xor.b32 %r24401, %r6037, 254;
GPGPU-Sim PTX: 1276 (potential) branch divergence @  PC=0x2a840 (main.1.sm_70.ptx:25840) @%p5627 bra BB0_2551;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8a8 (main.1.sm_70.ptx:25856) shfl.sync.idx.b32 %r5928|%p4069, %r24412, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1277 (potential) branch divergence @  PC=0x2a8c8 (main.1.sm_70.ptx:25860) @%p5627 bra BB0_2553;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a930 (main.1.sm_70.ptx:25876) shfl.sync.idx.b32 %r5932|%p4073, %r24412, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1278 (potential) branch divergence @  PC=0x2a950 (main.1.sm_70.ptx:25880) @%p5627 bra BB0_2555;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a9b8 (main.1.sm_70.ptx:25896) shfl.sync.idx.b32 %r5936|%p4077, %r24412, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1279 (potential) branch divergence @  PC=0x2a9d8 (main.1.sm_70.ptx:25900) @%p5627 bra BB0_2557;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa40 (main.1.sm_70.ptx:25916) add.s32 %r25040, %r25040, 1;
GPGPU-Sim PTX: 1280 (potential) branch divergence @  PC=0x2aa58 (main.1.sm_70.ptx:25919) @%p5631 bra BB0_2549;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa60 (main.1.sm_70.ptx:25921) xor.b32 %r24475, %r6037, 255;
GPGPU-Sim PTX: 1281 (potential) branch divergence @  PC=0x2aaf0 (main.1.sm_70.ptx:25941) @%p5633 bra BB0_2561;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ab58 (main.1.sm_70.ptx:25957) shfl.sync.idx.b32 %r5954|%p4085, %r24486, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1282 (potential) branch divergence @  PC=0x2ab78 (main.1.sm_70.ptx:25961) @%p5633 bra BB0_2563;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2abe0 (main.1.sm_70.ptx:25977) shfl.sync.idx.b32 %r5958|%p4089, %r24486, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1283 (potential) branch divergence @  PC=0x2ac00 (main.1.sm_70.ptx:25981) @%p5633 bra BB0_2565;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ac68 (main.1.sm_70.ptx:25997) shfl.sync.idx.b32 %r5962|%p4093, %r24486, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1284 (potential) branch divergence @  PC=0x2ac88 (main.1.sm_70.ptx:26001) @%p5633 bra BB0_2567;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2acf0 (main.1.sm_70.ptx:26017) add.s32 %r25042, %r25042, 1;
GPGPU-Sim PTX: 1285 (potential) branch divergence @  PC=0x2ad20 (main.1.sm_70.ptx:26023) @%p5637 bra BB0_2559;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad28 (main.1.sm_70.ptx:26025) mov.u64 %rd11798, keccakf_rndc;
GPGPU-Sim PTX: 1286 (potential) branch divergence @  PC=0x2b600 (main.1.sm_70.ptx:26513) @%p5638 bra BB0_2569;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b608 (main.1.sm_70.ptx:26515) ld.param.u64 %rd7668, [_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j_param_2];
GPGPU-Sim PTX: 1287 (potential) branch divergence @  PC=0x2b788 (main.1.sm_70.ptx:26567) @%p5657 bra BB0_2572;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b7d8 (main.1.sm_70.ptx:26582) ld.param.u64 %rd7669, [_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j_param_2];
GPGPU-Sim PTX: 1288 (potential) branch divergence @  PC=0x2b8b8 (main.1.sm_70.ptx:26614) @%p5676 bra BB0_2574;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b908 (main.1.sm_70.ptx:26629) ld.param.u64 %rd7670, [_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j_param_2];
GPGPU-Sim PTX: 1289 (potential) branch divergence @  PC=0x2b9e8 (main.1.sm_70.ptx:26661) @%p5695 bra BB0_2576;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ba38 (main.1.sm_70.ptx:26676) ld.param.u64 %rd7671, [_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j_param_2];
GPGPU-Sim PTX: 1290 (potential) branch divergence @  PC=0x2bb18 (main.1.sm_70.ptx:26708) @%p5714 bra BB0_2578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb68 (main.1.sm_70.ptx:26723) mov.u32 %r24761, %ntid.x;
GPGPU-Sim PTX: 1291 (potential) branch divergence @  PC=0x2bbe8 (main.1.sm_70.ptx:26745) @!%p4097 bra BB0_2580;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc78 (main.1.sm_70.ptx:26777) ret;
GPGPU-Sim PTX: 1292 (potential) branch divergence @  PC=0x2bbf0 (main.1.sm_70.ptx:26746) bra.uni BB0_2579;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bbf8 (main.1.sm_70.ptx:26749) mov.u32 %r24762, %ctaid.x;
GPGPU-Sim PTX: ... end of reconvergence points for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'.
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: CTA/core = 3, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 1: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 1 
gpu_sim_cycle = 450577
gpu_sim_insn = 60357512
gpu_ipc =     133.9560
gpu_tot_sim_cycle = 450577
gpu_tot_sim_insn = 60357512
gpu_tot_ipc =     133.9560
gpu_tot_issued_cta = 4
gpu_occupancy = 12.4736% 
gpu_tot_occupancy = 12.4736% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0152
partiton_level_parallism_total  =       0.0152
partiton_level_parallism_util =       1.3455
partiton_level_parallism_util_total  =       1.3455
L2_BW  =       0.5497 GB/Sec
L2_BW_total  =       0.5497 GB/Sec
gpu_total_sim_rate=36250

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17922, Miss = 1060, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17922, Miss = 1066, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17922, Miss = 1078, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17924, Miss = 1078, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 71690
	L1D_total_cache_misses = 4282
	L1D_total_cache_miss_rate = 0.0597
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 67408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 973
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 2048
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 69634
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 2048

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94050, 94014, 94014, 94014, 94014, 94014, 94014, 94014, 
gpgpu_n_tot_thrd_icount = 99424512
gpgpu_n_tot_w_icount = 3107016
gpgpu_n_stall_shd_mem = 40794
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 2048
gpgpu_n_mem_read_global = 2214
gpgpu_n_mem_write_global = 2576
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1052672
gpgpu_n_store_insn = 17432
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 49152
gpgpu_n_param_mem_insn = 8192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 38274
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2520
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:853771	W0_Idle:45139	W0_Scoreboard:3194978	W1:144	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:1572864	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1435584
single_issue_nums: WS0:752256	WS1:752112	WS2:752112	WS3:752112	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17712 {8:2214,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20864 {8:2568,40:8,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 81920 {40:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 88560 {40:2214,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 20608 {8:2576,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 16384 {8:2048,}
maxmflatency = 1313 
max_icnt2mem_latency = 526 
maxmrqlatency = 52 
max_icnt2sh_latency = 122 
averagemflatency = 541 
avg_icnt2mem_latency = 70 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 6 
mrq_lat_table:200 	108 	223 	363 	916 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2091 	683 	4048 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2308 	0 	0 	2301 	339 	409 	997 	461 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5329 	528 	412 	183 	270 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	6 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      7592      6277         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      7578      6265         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:    441456      6626         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      7553      6237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      7541      6224         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7526      6212         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      7513      6199         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7501      6185         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      6069      5863         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      6056      5851         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6044      5836         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      6032      5823         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6017      5811         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      6004      5799         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5992      5784         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5980      5771         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5965      5655         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5952      5642         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5939      5630         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5927      5617         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5914      5603         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5900      5590         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5887      5578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5875      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6172      5759         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      6160      5747         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      6147      5732         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      6133      5719         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      6120      5707         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      6108      5695         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      6096      5680         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6081      5667         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2052/66 = 31.090910
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 4
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1500      1677    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1446      1675    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1433      1861    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1437      1667    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1435      1665    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1429      1664    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1424      1649    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1419      1644    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1654      1606    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1650      1599    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1647      1590    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1648      1581    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1646      1572    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1644      1564    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1642      1553    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1687      1544    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:       1710      1536    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:       1783      1527    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:       1802      1518    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:       1788      1509    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:       1782      1500    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:       1782      1490    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:       1776      1480    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:       1768      1472    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:       1813      1569    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:       1813      1560    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:       1811      1551    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:       1809      1542    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:       1807      1532    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:       1824      1523    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:       1823      1513    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:       1819      1504    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        966       953       214         0         0         0       215         0       197         0         0         0       224         0         0         0
dram[1]:        950       954       225         0         0         0       244         0       187         0         0         0       202         0         0         0
dram[2]:        952      1313       190         0         0         0       231         0       196         0         0         0       189         0         0         0
dram[3]:        954       953       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[4]:        956       951       208         0         0         0       227         0       230         0         0         0       224         0         0         0
dram[5]:        958       953       187         0         0         0       189         0       218         0         0         0       187         0         0         0
dram[6]:        960       951       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[7]:        949       951       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[8]:        951       954       216         0         0         0       224         0       187         0         0         0       203         0         0         0
dram[9]:        953       953       189         0         0         0       188         0       205         0         0         0       204         0         0         0
dram[10]:        955       951       187         0         0         0       188         0       197         0         0         0       187         0         0         0
dram[11]:        949       953       198         0         0         0       193         0       189         0         0         0       196         0         0         0
dram[12]:        951       950       216         0         0         0       192         0       187         0         0         0       198         0         0         0
dram[13]:        953       952       202         0         0         0       187         0       207         0         0         0       188         0         0         0
dram[14]:        955       951       214         0         0         0       188         0       207         0         0         0       187         0         0         0
dram[15]:        949       950       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[16]:        951       952         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        953       950         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        955       949         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        949       946         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        951       943         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        953       942         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        955       941         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        949       938         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        951       935         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        953       934         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        955       933         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        949       930         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        951       927         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        953       926         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        955       925         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        950       922         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338331 n_nop=338265 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=199 dram_eff=0.3216
bk0: 32a 338290i bk1: 32a 338290i bk2: 0a 338331i bk3: 0a 338331i bk4: 0a 338331i bk5: 0a 338331i bk6: 0a 338331i bk7: 0a 338331i bk8: 0a 338331i bk9: 0a 338331i bk10: 0a 338331i bk11: 0a 338331i bk12: 0a 338331i bk13: 0a 338331i bk14: 0a 338331i bk15: 0a 338331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 338331 
util_bw = 64 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 338185 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 338331 
n_nop = 338265 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00187982
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338331 n_nop=338265 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=196 dram_eff=0.3265
bk0: 32a 338289i bk1: 32a 338289i bk2: 0a 338331i bk3: 0a 338331i bk4: 0a 338331i bk5: 0a 338331i bk6: 0a 338331i bk7: 0a 338331i bk8: 0a 338331i bk9: 0a 338331i bk10: 0a 338331i bk11: 0a 338331i bk12: 0a 338331i bk13: 0a 338331i bk14: 0a 338331i bk15: 0a 338331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 338331 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 338183 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 338331 
n_nop = 338265 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001903 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00190346
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338331 n_nop=338257 n_act=4 n_pre=2 n_ref_event=0 n_req=68 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=4 bw_util=0.000201
n_activity=275 dram_eff=0.2473
bk0: 32a 338247i bk1: 32a 338287i bk2: 0a 338331i bk3: 0a 338331i bk4: 0a 338331i bk5: 0a 338331i bk6: 0a 338331i bk7: 0a 338331i bk8: 0a 338331i bk9: 0a 338331i bk10: 0a 338331i bk11: 0a 338331i bk12: 0a 338331i bk13: 0a 338331i bk14: 0a 338331i bk15: 0a 338331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941176
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.048128
Bank_Level_Parallism_Col = 1.037500
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.106250
GrpLevelPara = 1.037500 

BW Util details:
bwutil = 0.000201 
total_CMD = 338331 
util_bw = 68 
Wasted_Col = 95 
Wasted_Row = 24 
Idle = 338144 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 18 
WTRc_limit = 5 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 5 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 338331 
n_nop = 338257 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 4 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 68 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000201 
Either_Row_CoL_Bus_Util = 0.000219 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00256554
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338331 n_nop=338265 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=196 dram_eff=0.3265
bk0: 32a 338289i bk1: 32a 338289i bk2: 0a 338331i bk3: 0a 338331i bk4: 0a 338331i bk5: 0a 338331i bk6: 0a 338331i bk7: 0a 338331i bk8: 0a 338331i bk9: 0a 338331i bk10: 0a 338331i bk11: 0a 338331i bk12: 0a 338331i bk13: 0a 338331i bk14: 0a 338331i bk15: 0a 338331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 338331 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 338183 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 338331 
n_nop = 338265 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00200395
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338331 n_nop=338265 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=196 dram_eff=0.3265
bk0: 32a 338289i bk1: 32a 338289i bk2: 0a 338331i bk3: 0a 338331i bk4: 0a 338331i bk5: 0a 338331i bk6: 0a 338331i bk7: 0a 338331i bk8: 0a 338331i bk9: 0a 338331i bk10: 0a 338331i bk11: 0a 338331i bk12: 0a 338331i bk13: 0a 338331i bk14: 0a 338331i bk15: 0a 338331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 338331 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 338183 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 338331 
n_nop = 338265 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00204829
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338331 n_nop=338265 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=196 dram_eff=0.3265
bk0: 32a 338289i bk1: 32a 338289i bk2: 0a 338331i bk3: 0a 338331i bk4: 0a 338331i bk5: 0a 338331i bk6: 0a 338331i bk7: 0a 338331i bk8: 0a 338331i bk9: 0a 338331i bk10: 0a 338331i bk11: 0a 338331i bk12: 0a 338331i bk13: 0a 338331i bk14: 0a 338331i bk15: 0a 338331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 338331 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 338183 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 338331 
n_nop = 338265 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00209558
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338331 n_nop=338265 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=196 dram_eff=0.3265
bk0: 32a 338289i bk1: 32a 338289i bk2: 0a 338331i bk3: 0a 338331i bk4: 0a 338331i bk5: 0a 338331i bk6: 0a 338331i bk7: 0a 338331i bk8: 0a 338331i bk9: 0a 338331i bk10: 0a 338331i bk11: 0a 338331i bk12: 0a 338331i bk13: 0a 338331i bk14: 0a 338331i bk15: 0a 338331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 338331 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 338183 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 338331 
n_nop = 338265 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00211036
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338331 n_nop=338265 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=196 dram_eff=0.3265
bk0: 32a 338289i bk1: 32a 338289i bk2: 0a 338331i bk3: 0a 338331i bk4: 0a 338331i bk5: 0a 338331i bk6: 0a 338331i bk7: 0a 338331i bk8: 0a 338331i bk9: 0a 338331i bk10: 0a 338331i bk11: 0a 338331i bk12: 0a 338331i bk13: 0a 338331i bk14: 0a 338331i bk15: 0a 338331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 338331 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 338183 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 338331 
n_nop = 338265 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00230543
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338331 n_nop=338265 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=196 dram_eff=0.3265
bk0: 32a 338289i bk1: 32a 338290i bk2: 0a 338331i bk3: 0a 338331i bk4: 0a 338331i bk5: 0a 338331i bk6: 0a 338331i bk7: 0a 338331i bk8: 0a 338331i bk9: 0a 338331i bk10: 0a 338331i bk11: 0a 338331i bk12: 0a 338331i bk13: 0a 338331i bk14: 0a 338331i bk15: 0a 338331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 338331 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 338184 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 338331 
n_nop = 338265 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00221972
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338331 n_nop=338265 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=196 dram_eff=0.3265
bk0: 32a 338289i bk1: 32a 338290i bk2: 0a 338331i bk3: 0a 338331i bk4: 0a 338331i bk5: 0a 338331i bk6: 0a 338331i bk7: 0a 338331i bk8: 0a 338331i bk9: 0a 338331i bk10: 0a 338331i bk11: 0a 338331i bk12: 0a 338331i bk13: 0a 338331i bk14: 0a 338331i bk15: 0a 338331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 338331 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 338184 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 338331 
n_nop = 338265 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00222268
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338331 n_nop=338265 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=196 dram_eff=0.3265
bk0: 32a 338289i bk1: 32a 338290i bk2: 0a 338331i bk3: 0a 338331i bk4: 0a 338331i bk5: 0a 338331i bk6: 0a 338331i bk7: 0a 338331i bk8: 0a 338331i bk9: 0a 338331i bk10: 0a 338331i bk11: 0a 338331i bk12: 0a 338331i bk13: 0a 338331i bk14: 0a 338331i bk15: 0a 338331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 338331 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 338184 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 338331 
n_nop = 338265 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00221972
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338331 n_nop=338265 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=196 dram_eff=0.3265
bk0: 32a 338289i bk1: 32a 338290i bk2: 0a 338331i bk3: 0a 338331i bk4: 0a 338331i bk5: 0a 338331i bk6: 0a 338331i bk7: 0a 338331i bk8: 0a 338331i bk9: 0a 338331i bk10: 0a 338331i bk11: 0a 338331i bk12: 0a 338331i bk13: 0a 338331i bk14: 0a 338331i bk15: 0a 338331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 338331 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 338184 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 338331 
n_nop = 338265 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00222268
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338331 n_nop=338265 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=196 dram_eff=0.3265
bk0: 32a 338289i bk1: 32a 338289i bk2: 0a 338331i bk3: 0a 338331i bk4: 0a 338331i bk5: 0a 338331i bk6: 0a 338331i bk7: 0a 338331i bk8: 0a 338331i bk9: 0a 338331i bk10: 0a 338331i bk11: 0a 338331i bk12: 0a 338331i bk13: 0a 338331i bk14: 0a 338331i bk15: 0a 338331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 338331 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 338183 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 338331 
n_nop = 338265 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00221972
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338331 n_nop=338265 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=196 dram_eff=0.3265
bk0: 32a 338289i bk1: 32a 338289i bk2: 0a 338331i bk3: 0a 338331i bk4: 0a 338331i bk5: 0a 338331i bk6: 0a 338331i bk7: 0a 338331i bk8: 0a 338331i bk9: 0a 338331i bk10: 0a 338331i bk11: 0a 338331i bk12: 0a 338331i bk13: 0a 338331i bk14: 0a 338331i bk15: 0a 338331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 338331 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 338183 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 338331 
n_nop = 338265 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00226405
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338331 n_nop=338265 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=196 dram_eff=0.3265
bk0: 32a 338289i bk1: 32a 338289i bk2: 0a 338331i bk3: 0a 338331i bk4: 0a 338331i bk5: 0a 338331i bk6: 0a 338331i bk7: 0a 338331i bk8: 0a 338331i bk9: 0a 338331i bk10: 0a 338331i bk11: 0a 338331i bk12: 0a 338331i bk13: 0a 338331i bk14: 0a 338331i bk15: 0a 338331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 338331 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 338183 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 338331 
n_nop = 338265 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00222268
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338331 n_nop=338265 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=196 dram_eff=0.3265
bk0: 32a 338289i bk1: 32a 338289i bk2: 0a 338331i bk3: 0a 338331i bk4: 0a 338331i bk5: 0a 338331i bk6: 0a 338331i bk7: 0a 338331i bk8: 0a 338331i bk9: 0a 338331i bk10: 0a 338331i bk11: 0a 338331i bk12: 0a 338331i bk13: 0a 338331i bk14: 0a 338331i bk15: 0a 338331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 338331 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 338183 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 338331 
n_nop = 338265 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00225519
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338331 n_nop=338265 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=196 dram_eff=0.3265
bk0: 32a 338289i bk1: 32a 338289i bk2: 0a 338331i bk3: 0a 338331i bk4: 0a 338331i bk5: 0a 338331i bk6: 0a 338331i bk7: 0a 338331i bk8: 0a 338331i bk9: 0a 338331i bk10: 0a 338331i bk11: 0a 338331i bk12: 0a 338331i bk13: 0a 338331i bk14: 0a 338331i bk15: 0a 338331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 338331 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 338183 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 338331 
n_nop = 338265 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00222859
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338331 n_nop=338265 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=196 dram_eff=0.3265
bk0: 32a 338289i bk1: 32a 338290i bk2: 0a 338331i bk3: 0a 338331i bk4: 0a 338331i bk5: 0a 338331i bk6: 0a 338331i bk7: 0a 338331i bk8: 0a 338331i bk9: 0a 338331i bk10: 0a 338331i bk11: 0a 338331i bk12: 0a 338331i bk13: 0a 338331i bk14: 0a 338331i bk15: 0a 338331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 338331 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 338184 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 338331 
n_nop = 338265 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00221972
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338331 n_nop=338265 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=196 dram_eff=0.3265
bk0: 32a 338289i bk1: 32a 338289i bk2: 0a 338331i bk3: 0a 338331i bk4: 0a 338331i bk5: 0a 338331i bk6: 0a 338331i bk7: 0a 338331i bk8: 0a 338331i bk9: 0a 338331i bk10: 0a 338331i bk11: 0a 338331i bk12: 0a 338331i bk13: 0a 338331i bk14: 0a 338331i bk15: 0a 338331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 338331 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 338183 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 338331 
n_nop = 338265 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0022345
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338331 n_nop=338265 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=196 dram_eff=0.3265
bk0: 32a 338289i bk1: 32a 338289i bk2: 0a 338331i bk3: 0a 338331i bk4: 0a 338331i bk5: 0a 338331i bk6: 0a 338331i bk7: 0a 338331i bk8: 0a 338331i bk9: 0a 338331i bk10: 0a 338331i bk11: 0a 338331i bk12: 0a 338331i bk13: 0a 338331i bk14: 0a 338331i bk15: 0a 338331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 338331 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 338183 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 338331 
n_nop = 338265 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00230248
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338331 n_nop=338265 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=196 dram_eff=0.3265
bk0: 32a 338289i bk1: 32a 338289i bk2: 0a 338331i bk3: 0a 338331i bk4: 0a 338331i bk5: 0a 338331i bk6: 0a 338331i bk7: 0a 338331i bk8: 0a 338331i bk9: 0a 338331i bk10: 0a 338331i bk11: 0a 338331i bk12: 0a 338331i bk13: 0a 338331i bk14: 0a 338331i bk15: 0a 338331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 338331 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 338183 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 338331 
n_nop = 338265 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00230543
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338331 n_nop=338265 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=196 dram_eff=0.3265
bk0: 32a 338289i bk1: 32a 338290i bk2: 0a 338331i bk3: 0a 338331i bk4: 0a 338331i bk5: 0a 338331i bk6: 0a 338331i bk7: 0a 338331i bk8: 0a 338331i bk9: 0a 338331i bk10: 0a 338331i bk11: 0a 338331i bk12: 0a 338331i bk13: 0a 338331i bk14: 0a 338331i bk15: 0a 338331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 338331 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 338184 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 338331 
n_nop = 338265 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00226405
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338331 n_nop=338265 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=196 dram_eff=0.3265
bk0: 32a 338289i bk1: 32a 338289i bk2: 0a 338331i bk3: 0a 338331i bk4: 0a 338331i bk5: 0a 338331i bk6: 0a 338331i bk7: 0a 338331i bk8: 0a 338331i bk9: 0a 338331i bk10: 0a 338331i bk11: 0a 338331i bk12: 0a 338331i bk13: 0a 338331i bk14: 0a 338331i bk15: 0a 338331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 338331 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 338183 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 338331 
n_nop = 338265 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00226405
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338331 n_nop=338265 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=196 dram_eff=0.3265
bk0: 32a 338289i bk1: 32a 338289i bk2: 0a 338331i bk3: 0a 338331i bk4: 0a 338331i bk5: 0a 338331i bk6: 0a 338331i bk7: 0a 338331i bk8: 0a 338331i bk9: 0a 338331i bk10: 0a 338331i bk11: 0a 338331i bk12: 0a 338331i bk13: 0a 338331i bk14: 0a 338331i bk15: 0a 338331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 338331 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 338183 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 338331 
n_nop = 338265 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00230543
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338331 n_nop=338265 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=196 dram_eff=0.3265
bk0: 32a 338289i bk1: 32a 338289i bk2: 0a 338331i bk3: 0a 338331i bk4: 0a 338331i bk5: 0a 338331i bk6: 0a 338331i bk7: 0a 338331i bk8: 0a 338331i bk9: 0a 338331i bk10: 0a 338331i bk11: 0a 338331i bk12: 0a 338331i bk13: 0a 338331i bk14: 0a 338331i bk15: 0a 338331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 338331 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 338183 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 338331 
n_nop = 338265 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00230543
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338331 n_nop=338265 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=196 dram_eff=0.3265
bk0: 32a 338289i bk1: 32a 338289i bk2: 0a 338331i bk3: 0a 338331i bk4: 0a 338331i bk5: 0a 338331i bk6: 0a 338331i bk7: 0a 338331i bk8: 0a 338331i bk9: 0a 338331i bk10: 0a 338331i bk11: 0a 338331i bk12: 0a 338331i bk13: 0a 338331i bk14: 0a 338331i bk15: 0a 338331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 338331 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 338183 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 338331 
n_nop = 338265 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00230543
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338331 n_nop=338265 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=196 dram_eff=0.3265
bk0: 32a 338289i bk1: 32a 338289i bk2: 0a 338331i bk3: 0a 338331i bk4: 0a 338331i bk5: 0a 338331i bk6: 0a 338331i bk7: 0a 338331i bk8: 0a 338331i bk9: 0a 338331i bk10: 0a 338331i bk11: 0a 338331i bk12: 0a 338331i bk13: 0a 338331i bk14: 0a 338331i bk15: 0a 338331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 338331 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 338183 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 338331 
n_nop = 338265 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0022611
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338331 n_nop=338265 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=196 dram_eff=0.3265
bk0: 32a 338289i bk1: 32a 338289i bk2: 0a 338331i bk3: 0a 338331i bk4: 0a 338331i bk5: 0a 338331i bk6: 0a 338331i bk7: 0a 338331i bk8: 0a 338331i bk9: 0a 338331i bk10: 0a 338331i bk11: 0a 338331i bk12: 0a 338331i bk13: 0a 338331i bk14: 0a 338331i bk15: 0a 338331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 338331 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 338183 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 338331 
n_nop = 338265 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00221972
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338331 n_nop=338265 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=196 dram_eff=0.3265
bk0: 32a 338289i bk1: 32a 338289i bk2: 0a 338331i bk3: 0a 338331i bk4: 0a 338331i bk5: 0a 338331i bk6: 0a 338331i bk7: 0a 338331i bk8: 0a 338331i bk9: 0a 338331i bk10: 0a 338331i bk11: 0a 338331i bk12: 0a 338331i bk13: 0a 338331i bk14: 0a 338331i bk15: 0a 338331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 338331 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 338183 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 338331 
n_nop = 338265 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00226405
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338331 n_nop=338265 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=196 dram_eff=0.3265
bk0: 32a 338289i bk1: 32a 338289i bk2: 0a 338331i bk3: 0a 338331i bk4: 0a 338331i bk5: 0a 338331i bk6: 0a 338331i bk7: 0a 338331i bk8: 0a 338331i bk9: 0a 338331i bk10: 0a 338331i bk11: 0a 338331i bk12: 0a 338331i bk13: 0a 338331i bk14: 0a 338331i bk15: 0a 338331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 338331 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 338183 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 338331 
n_nop = 338265 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00226405
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338331 n_nop=338265 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=196 dram_eff=0.3265
bk0: 32a 338289i bk1: 32a 338289i bk2: 0a 338331i bk3: 0a 338331i bk4: 0a 338331i bk5: 0a 338331i bk6: 0a 338331i bk7: 0a 338331i bk8: 0a 338331i bk9: 0a 338331i bk10: 0a 338331i bk11: 0a 338331i bk12: 0a 338331i bk13: 0a 338331i bk14: 0a 338331i bk15: 0a 338331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 338331 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 338183 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 338331 
n_nop = 338265 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0022611
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338331 n_nop=338265 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=196 dram_eff=0.3265
bk0: 32a 338289i bk1: 32a 338289i bk2: 0a 338331i bk3: 0a 338331i bk4: 0a 338331i bk5: 0a 338331i bk6: 0a 338331i bk7: 0a 338331i bk8: 0a 338331i bk9: 0a 338331i bk10: 0a 338331i bk11: 0a 338331i bk12: 0a 338331i bk13: 0a 338331i bk14: 0a 338331i bk15: 0a 338331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 338331 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 338183 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 338331 
n_nop = 338265 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00221972

========= L2 cache stats =========
L2_cache_bank[0]: Access = 168, Miss = 64, Miss_rate = 0.381, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 176, Miss = 72, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 164, Miss = 64, Miss_rate = 0.390, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 40, Miss = 32, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 46, Miss = 32, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 48, Miss = 32, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 49, Miss = 32, Miss_rate = 0.653, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 49, Miss = 32, Miss_rate = 0.653, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 50, Miss = 32, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 50, Miss = 32, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 50, Miss = 32, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 34, Miss = 32, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 34, Miss = 32, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 34, Miss = 32, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 34, Miss = 32, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 34, Miss = 32, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 38, Miss = 32, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 38, Miss = 32, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 38, Miss = 32, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4278
L2_total_cache_misses = 2568
L2_total_cache_miss_rate = 0.6003
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 166
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 1536
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2214
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 2048
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6838
icnt_total_pkts_simt_to_mem=6838
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6838
Req_Network_cycles = 450577
Req_Network_injected_packets_per_cycle =       0.0152 
Req_Network_conflicts_per_cycle =       0.0087
Req_Network_conflicts_per_cycle_util =       0.7739
Req_Bank_Level_Parallism =       1.3455
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0104
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0002

Reply_Network_injected_packets_num = 6838
Reply_Network_cycles = 450577
Reply_Network_injected_packets_per_cycle =        0.0152
Reply_Network_conflicts_per_cycle =        0.0202
Reply_Network_conflicts_per_cycle_util =       1.8910
Reply_Bank_Level_Parallism =       1.4225
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0011
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0002
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 27 min, 45 sec (1665 sec)
gpgpu_simulation_rate = 36250 (inst/sec)
gpgpu_simulation_rate = 270 (cycle/sec)
gpgpu_silicon_slowdown = 4192592x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd367e1a1c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd367e1a10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd367e1a08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd367e1a00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd367e1a18..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 2: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 2 
gpu_sim_cycle = 449965
gpu_sim_insn = 60357608
gpu_ipc =     134.1385
gpu_tot_sim_cycle = 900542
gpu_tot_sim_insn = 120715120
gpu_tot_ipc =     134.0472
gpu_tot_issued_cta = 8
gpu_occupancy = 12.4734% 
gpu_tot_occupancy = 12.4735% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0152
partiton_level_parallism_total  =       0.0152
partiton_level_parallism_util =       1.2706
partiton_level_parallism_util_total  =       1.3070
L2_BW  =       0.5515 GB/Sec
L2_BW_total  =       0.5506 GB/Sec
gpu_total_sim_rate=37074

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17922, Miss = 1060, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17922, Miss = 1066, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17922, Miss = 1078, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17924, Miss = 1078, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17922, Miss = 1068, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17924, Miss = 1078, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17922, Miss = 1074, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17922, Miss = 1076, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 143380
	L1D_total_cache_misses = 8578
	L1D_total_cache_miss_rate = 0.0598
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 134802
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2457
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2009
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 4096
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 139268
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 4096

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94050, 94014, 94014, 94014, 94014, 94014, 94014, 94014, 
gpgpu_n_tot_thrd_icount = 198849120
gpgpu_n_tot_w_icount = 6214035
gpgpu_n_stall_shd_mem = 81588
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 4096
gpgpu_n_mem_read_global = 4440
gpgpu_n_mem_write_global = 5152
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2105344
gpgpu_n_store_insn = 34864
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 98304
gpgpu_n_param_mem_insn = 16384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 76548
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5040
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1653488	W0_Idle:88268	W0_Scoreboard:6407016	W1:288	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:3145728	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2871168
single_issue_nums: WS0:1504512	WS1:1504224	WS2:1504224	WS3:1504224	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 35520 {8:4440,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41728 {8:5136,40:16,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 163840 {40:4096,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 177600 {40:4440,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 41216 {8:5152,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 32768 {8:4096,}
maxmflatency = 1313 
max_icnt2mem_latency = 526 
maxmrqlatency = 52 
max_icnt2sh_latency = 122 
averagemflatency = 547 
avg_icnt2mem_latency = 72 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 7 
mrq_lat_table:485 	318 	669 	1062 	1321 	249 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4175 	1297 	8034 	182 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4616 	0 	0 	4713 	606 	698 	1898 	1111 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	10362 	1080 	904 	489 	532 	321 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	14 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      7592      6277         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      7578      6265         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:    441456      6626         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      7553      6237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      7541      6224         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7526      6212         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      7513      6199         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7501      6185         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      6069      5863         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      6056      5851         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6044      5836         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      6032      5823         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6017      5811         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      6004      5799         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5992      5784         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5980      5771         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5965      5655         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5952      5642         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5939      5630         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5927      5617         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5914      5603         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5900      5590         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5887      5578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5875      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6172      5759         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      6160      5747         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      6147      5732         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      6133      5719         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      6120      5707         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      6108      5695         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      6096      5680         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6081      5667         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 14.400000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4104/68 = 60.352940
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4096
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1486      1691    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1430      1689    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1424      1877    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1425      1682    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1424      1680    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1422      1679    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1419      1669    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1415      1660    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1674      1613    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1670      1605    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1668      1596    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1669      1586    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1666      1577    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1664      1569    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1688      1558    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1742      1549    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:       1814      1541    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:       1838      1532    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:       1844      1522    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:       1834      1514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:       1828      1505    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:       1825      1494    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:       1819      1485    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:       1811      1477    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:       1841      1573    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:       1841      1565    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:       1837      1555    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:       1836      1546    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:       1836      1537    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:       1842      1528    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:       1841      1518    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:       1842      1509    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1034      1027       214         0         0         0       215         0       197         0         0         0       224         0         0         0
dram[1]:       1036      1029       225         0         0         0       244         0       187         0         0         0       202         0         0         0
dram[2]:       1038      1313       190         0         0         0       231         0       196         0         0         0       189         0         0         0
dram[3]:       1026      1026       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[4]:       1028      1028       208         0         0         0       227         0       230         0         0         0       224         0         0         0
dram[5]:       1029      1027       187         0         0         0       189         0       218         0         0         0       187         0         0         0
dram[6]:       1031      1027       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[7]:       1033      1026       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[8]:       1035      1028       216         0         0         0       224         0       187         0         0         0       203         0         0         0
dram[9]:       1026      1027       189         0         0         0       188         0       205         0         0         0       204         0         0         0
dram[10]:       1028      1026       187         0         0         0       188         0       197         0         0         0       187         0         0         0
dram[11]:       1027      1026       198         0         0         0       193         0       189         0         0         0       196         0         0         0
dram[12]:       1029      1023       216         0         0         0       192         0       187         0         0         0       198         0         0         0
dram[13]:       1026      1020       202         0         0         0       187         0       207         0         0         0       188         0         0         0
dram[14]:       1028      1017       214         0         0         0       188         0       207         0         0         0       187         0         0         0
dram[15]:       1027      1019       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[16]:       1029      1015       242         0         0         0       302         0       261         0         0         0       235         0         0         0
dram[17]:       1026      1011       189         0         0         0       196         0       206         0         0         0       189         0         0         0
dram[18]:       1028      1007       189         0         0         0       189         0       187         0         0         0       187         0         0         0
dram[19]:       1027      1009       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[20]:       1029      1005       203         0         0         0       208         0       240         0         0         0       202         0         0         0
dram[21]:       1026      1002       253         0         0         0       257         0       211         0         0         0       249         0         0         0
dram[22]:       1028       999       201         0         0         0       239         0       242         0         0         0       226         0         0         0
dram[23]:       1027       998       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[24]:       1029       995       198         0         0         0       205         0       232         0         0         0       221         0         0         0
dram[25]:       1026       992       245         0         0         0       214         0       230         0         0         0       245         0         0         0
dram[26]:       1028       989       188         0         0         0       202         0       221         0         0         0       201         0         0         0
dram[27]:       1027       991       247         0         0         0       251         0       187         0         0         0       228         0         0         0
dram[28]:       1029       987       227         0         0         0       231         0       197         0         0         0       233         0         0         0
dram[29]:       1026       984       190         0         0         0       187         0       234         0         0         0       209         0         0         0
dram[30]:       1028       981       231         0         0         0       216         0       201         0         0         0       244         0         0         0
dram[31]:       1025       980       228         0         0         0       207         0       187         0         0         0       221         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=676202 n_nop=676072 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001893
n_activity=384 dram_eff=0.3333
bk0: 64a 676134i bk1: 64a 676132i bk2: 0a 676202i bk3: 0a 676202i bk4: 0a 676202i bk5: 0a 676202i bk6: 0a 676202i bk7: 0a 676202i bk8: 0a 676202i bk9: 0a 676202i bk10: 0a 676202i bk11: 0a 676202i bk12: 0a 676202i bk13: 0a 676202i bk14: 0a 676202i bk15: 0a 676202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 676202 
util_bw = 128 
Wasted_Col = 138 
Wasted_Row = 0 
Idle = 675936 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 114 
rwq = 0 
CCDLc_limit_alone = 114 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 676202 
n_nop = 676072 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00122744
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=676202 n_nop=676072 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001893
n_activity=376 dram_eff=0.3404
bk0: 64a 676133i bk1: 64a 676130i bk2: 0a 676202i bk3: 0a 676202i bk4: 0a 676202i bk5: 0a 676202i bk6: 0a 676202i bk7: 0a 676202i bk8: 0a 676202i bk9: 0a 676202i bk10: 0a 676202i bk11: 0a 676202i bk12: 0a 676202i bk13: 0a 676202i bk14: 0a 676202i bk15: 0a 676202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 676202 
util_bw = 128 
Wasted_Col = 141 
Wasted_Row = 0 
Idle = 675933 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 117 
rwq = 0 
CCDLc_limit_alone = 117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 676202 
n_nop = 676072 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001236 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00123632
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=676202 n_nop=676056 n_act=6 n_pre=4 n_ref_event=0 n_req=136 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.0002011
n_activity=544 dram_eff=0.25
bk0: 64a 676044i bk1: 64a 676123i bk2: 0a 676202i bk3: 0a 676202i bk4: 0a 676202i bk5: 0a 676202i bk6: 0a 676202i bk7: 0a 676202i bk8: 0a 676202i bk9: 0a 676202i bk10: 0a 676202i bk11: 0a 676202i bk12: 0a 676202i bk13: 0a 676202i bk14: 0a 676202i bk15: 0a 676202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.976562
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.024725
Bank_Level_Parallism_Col = 1.019293
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.093248
GrpLevelPara = 1.019293 

BW Util details:
bwutil = 0.000201 
total_CMD = 676202 
util_bw = 136 
Wasted_Col = 180 
Wasted_Row = 48 
Idle = 675838 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 27 
WTRc_limit = 10 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 10 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 676202 
n_nop = 676056 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 136 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000201 
Either_Row_CoL_Bus_Util = 0.000216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00215616
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=676202 n_nop=676072 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001893
n_activity=374 dram_eff=0.3422
bk0: 64a 676132i bk1: 64a 676130i bk2: 0a 676202i bk3: 0a 676202i bk4: 0a 676202i bk5: 0a 676202i bk6: 0a 676202i bk7: 0a 676202i bk8: 0a 676202i bk9: 0a 676202i bk10: 0a 676202i bk11: 0a 676202i bk12: 0a 676202i bk13: 0a 676202i bk14: 0a 676202i bk15: 0a 676202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 676202 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 675932 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 676202 
n_nop = 676072 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00131617
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=676202 n_nop=676072 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001893
n_activity=374 dram_eff=0.3422
bk0: 64a 676132i bk1: 64a 676130i bk2: 0a 676202i bk3: 0a 676202i bk4: 0a 676202i bk5: 0a 676202i bk6: 0a 676202i bk7: 0a 676202i bk8: 0a 676202i bk9: 0a 676202i bk10: 0a 676202i bk11: 0a 676202i bk12: 0a 676202i bk13: 0a 676202i bk14: 0a 676202i bk15: 0a 676202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 676202 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 675932 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 676202 
n_nop = 676072 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00136054
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=676202 n_nop=676072 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001893
n_activity=374 dram_eff=0.3422
bk0: 64a 676132i bk1: 64a 676130i bk2: 0a 676202i bk3: 0a 676202i bk4: 0a 676202i bk5: 0a 676202i bk6: 0a 676202i bk7: 0a 676202i bk8: 0a 676202i bk9: 0a 676202i bk10: 0a 676202i bk11: 0a 676202i bk12: 0a 676202i bk13: 0a 676202i bk14: 0a 676202i bk15: 0a 676202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 676202 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 675932 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 676202 
n_nop = 676072 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001445 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00144483
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=676202 n_nop=676072 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001893
n_activity=374 dram_eff=0.3422
bk0: 64a 676132i bk1: 64a 676130i bk2: 0a 676202i bk3: 0a 676202i bk4: 0a 676202i bk5: 0a 676202i bk6: 0a 676202i bk7: 0a 676202i bk8: 0a 676202i bk9: 0a 676202i bk10: 0a 676202i bk11: 0a 676202i bk12: 0a 676202i bk13: 0a 676202i bk14: 0a 676202i bk15: 0a 676202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 676202 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 675932 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 676202 
n_nop = 676072 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001497 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00149659
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=676202 n_nop=676072 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001893
n_activity=371 dram_eff=0.345
bk0: 64a 676132i bk1: 64a 676130i bk2: 0a 676202i bk3: 0a 676202i bk4: 0a 676202i bk5: 0a 676202i bk6: 0a 676202i bk7: 0a 676202i bk8: 0a 676202i bk9: 0a 676202i bk10: 0a 676202i bk11: 0a 676202i bk12: 0a 676202i bk13: 0a 676202i bk14: 0a 676202i bk15: 0a 676202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 676202 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 675932 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 676202 
n_nop = 676072 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0015942
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=676202 n_nop=676072 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001893
n_activity=368 dram_eff=0.3478
bk0: 64a 676131i bk1: 64a 676131i bk2: 0a 676202i bk3: 0a 676202i bk4: 0a 676202i bk5: 0a 676202i bk6: 0a 676202i bk7: 0a 676202i bk8: 0a 676202i bk9: 0a 676202i bk10: 0a 676202i bk11: 0a 676202i bk12: 0a 676202i bk13: 0a 676202i bk14: 0a 676202i bk15: 0a 676202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 676202 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 675932 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 676202 
n_nop = 676072 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169032
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=676202 n_nop=676072 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001893
n_activity=368 dram_eff=0.3478
bk0: 64a 676130i bk1: 64a 676131i bk2: 0a 676202i bk3: 0a 676202i bk4: 0a 676202i bk5: 0a 676202i bk6: 0a 676202i bk7: 0a 676202i bk8: 0a 676202i bk9: 0a 676202i bk10: 0a 676202i bk11: 0a 676202i bk12: 0a 676202i bk13: 0a 676202i bk14: 0a 676202i bk15: 0a 676202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 676202 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 675931 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 676202 
n_nop = 676072 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171251
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=676202 n_nop=676072 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001893
n_activity=368 dram_eff=0.3478
bk0: 64a 676130i bk1: 64a 676132i bk2: 0a 676202i bk3: 0a 676202i bk4: 0a 676202i bk5: 0a 676202i bk6: 0a 676202i bk7: 0a 676202i bk8: 0a 676202i bk9: 0a 676202i bk10: 0a 676202i bk11: 0a 676202i bk12: 0a 676202i bk13: 0a 676202i bk14: 0a 676202i bk15: 0a 676202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 676202 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 675932 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 676202 
n_nop = 676072 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171103
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=676202 n_nop=676072 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001893
n_activity=368 dram_eff=0.3478
bk0: 64a 676130i bk1: 64a 676132i bk2: 0a 676202i bk3: 0a 676202i bk4: 0a 676202i bk5: 0a 676202i bk6: 0a 676202i bk7: 0a 676202i bk8: 0a 676202i bk9: 0a 676202i bk10: 0a 676202i bk11: 0a 676202i bk12: 0a 676202i bk13: 0a 676202i bk14: 0a 676202i bk15: 0a 676202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 676202 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 675932 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 676202 
n_nop = 676072 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0016918
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=676202 n_nop=676072 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001893
n_activity=368 dram_eff=0.3478
bk0: 64a 676131i bk1: 64a 676130i bk2: 0a 676202i bk3: 0a 676202i bk4: 0a 676202i bk5: 0a 676202i bk6: 0a 676202i bk7: 0a 676202i bk8: 0a 676202i bk9: 0a 676202i bk10: 0a 676202i bk11: 0a 676202i bk12: 0a 676202i bk13: 0a 676202i bk14: 0a 676202i bk15: 0a 676202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 676202 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 675931 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 676202 
n_nop = 676072 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169032
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=676202 n_nop=676072 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001893
n_activity=368 dram_eff=0.3478
bk0: 64a 676130i bk1: 64a 676130i bk2: 0a 676202i bk3: 0a 676202i bk4: 0a 676202i bk5: 0a 676202i bk6: 0a 676202i bk7: 0a 676202i bk8: 0a 676202i bk9: 0a 676202i bk10: 0a 676202i bk11: 0a 676202i bk12: 0a 676202i bk13: 0a 676202i bk14: 0a 676202i bk15: 0a 676202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 676202 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 675930 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 676202 
n_nop = 676072 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00173321
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=676202 n_nop=676072 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001893
n_activity=368 dram_eff=0.3478
bk0: 64a 676130i bk1: 64a 676131i bk2: 0a 676202i bk3: 0a 676202i bk4: 0a 676202i bk5: 0a 676202i bk6: 0a 676202i bk7: 0a 676202i bk8: 0a 676202i bk9: 0a 676202i bk10: 0a 676202i bk11: 0a 676202i bk12: 0a 676202i bk13: 0a 676202i bk14: 0a 676202i bk15: 0a 676202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 676202 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 675931 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 676202 
n_nop = 676072 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169328
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=676202 n_nop=676072 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001893
n_activity=368 dram_eff=0.3478
bk0: 64a 676130i bk1: 64a 676130i bk2: 0a 676202i bk3: 0a 676202i bk4: 0a 676202i bk5: 0a 676202i bk6: 0a 676202i bk7: 0a 676202i bk8: 0a 676202i bk9: 0a 676202i bk10: 0a 676202i bk11: 0a 676202i bk12: 0a 676202i bk13: 0a 676202i bk14: 0a 676202i bk15: 0a 676202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 676202 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 675930 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 676202 
n_nop = 676072 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172434
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=676202 n_nop=676072 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001893
n_activity=368 dram_eff=0.3478
bk0: 64a 676131i bk1: 64a 676130i bk2: 0a 676202i bk3: 0a 676202i bk4: 0a 676202i bk5: 0a 676202i bk6: 0a 676202i bk7: 0a 676202i bk8: 0a 676202i bk9: 0a 676202i bk10: 0a 676202i bk11: 0a 676202i bk12: 0a 676202i bk13: 0a 676202i bk14: 0a 676202i bk15: 0a 676202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 676202 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 675931 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 676202 
n_nop = 676072 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0016992
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=676202 n_nop=676072 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001893
n_activity=368 dram_eff=0.3478
bk0: 64a 676130i bk1: 64a 676132i bk2: 0a 676202i bk3: 0a 676202i bk4: 0a 676202i bk5: 0a 676202i bk6: 0a 676202i bk7: 0a 676202i bk8: 0a 676202i bk9: 0a 676202i bk10: 0a 676202i bk11: 0a 676202i bk12: 0a 676202i bk13: 0a 676202i bk14: 0a 676202i bk15: 0a 676202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 676202 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 675932 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 676202 
n_nop = 676072 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00168884
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=676202 n_nop=676072 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001893
n_activity=368 dram_eff=0.3478
bk0: 64a 676130i bk1: 64a 676130i bk2: 0a 676202i bk3: 0a 676202i bk4: 0a 676202i bk5: 0a 676202i bk6: 0a 676202i bk7: 0a 676202i bk8: 0a 676202i bk9: 0a 676202i bk10: 0a 676202i bk11: 0a 676202i bk12: 0a 676202i bk13: 0a 676202i bk14: 0a 676202i bk15: 0a 676202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 676202 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 675930 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 676202 
n_nop = 676072 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00170363
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=676202 n_nop=676072 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001893
n_activity=368 dram_eff=0.3478
bk0: 64a 676130i bk1: 64a 676130i bk2: 0a 676202i bk3: 0a 676202i bk4: 0a 676202i bk5: 0a 676202i bk6: 0a 676202i bk7: 0a 676202i bk8: 0a 676202i bk9: 0a 676202i bk10: 0a 676202i bk11: 0a 676202i bk12: 0a 676202i bk13: 0a 676202i bk14: 0a 676202i bk15: 0a 676202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 676202 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 675930 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 676202 
n_nop = 676072 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00177166
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=676202 n_nop=676072 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001893
n_activity=368 dram_eff=0.3478
bk0: 64a 676130i bk1: 64a 676130i bk2: 0a 676202i bk3: 0a 676202i bk4: 0a 676202i bk5: 0a 676202i bk6: 0a 676202i bk7: 0a 676202i bk8: 0a 676202i bk9: 0a 676202i bk10: 0a 676202i bk11: 0a 676202i bk12: 0a 676202i bk13: 0a 676202i bk14: 0a 676202i bk15: 0a 676202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 676202 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 675930 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 676202 
n_nop = 676072 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00177462
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=676202 n_nop=676072 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001893
n_activity=368 dram_eff=0.3478
bk0: 64a 676130i bk1: 64a 676132i bk2: 0a 676202i bk3: 0a 676202i bk4: 0a 676202i bk5: 0a 676202i bk6: 0a 676202i bk7: 0a 676202i bk8: 0a 676202i bk9: 0a 676202i bk10: 0a 676202i bk11: 0a 676202i bk12: 0a 676202i bk13: 0a 676202i bk14: 0a 676202i bk15: 0a 676202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 676202 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 675932 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 676202 
n_nop = 676072 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00173321
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=676202 n_nop=676072 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001893
n_activity=368 dram_eff=0.3478
bk0: 64a 676130i bk1: 64a 676130i bk2: 0a 676202i bk3: 0a 676202i bk4: 0a 676202i bk5: 0a 676202i bk6: 0a 676202i bk7: 0a 676202i bk8: 0a 676202i bk9: 0a 676202i bk10: 0a 676202i bk11: 0a 676202i bk12: 0a 676202i bk13: 0a 676202i bk14: 0a 676202i bk15: 0a 676202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 676202 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 675930 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 676202 
n_nop = 676072 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00173321
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=676202 n_nop=676072 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001893
n_activity=368 dram_eff=0.3478
bk0: 64a 676130i bk1: 64a 676130i bk2: 0a 676202i bk3: 0a 676202i bk4: 0a 676202i bk5: 0a 676202i bk6: 0a 676202i bk7: 0a 676202i bk8: 0a 676202i bk9: 0a 676202i bk10: 0a 676202i bk11: 0a 676202i bk12: 0a 676202i bk13: 0a 676202i bk14: 0a 676202i bk15: 0a 676202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 676202 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 675930 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 676202 
n_nop = 676072 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00177462
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=676202 n_nop=676072 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001893
n_activity=368 dram_eff=0.3478
bk0: 64a 676130i bk1: 64a 676130i bk2: 0a 676202i bk3: 0a 676202i bk4: 0a 676202i bk5: 0a 676202i bk6: 0a 676202i bk7: 0a 676202i bk8: 0a 676202i bk9: 0a 676202i bk10: 0a 676202i bk11: 0a 676202i bk12: 0a 676202i bk13: 0a 676202i bk14: 0a 676202i bk15: 0a 676202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 676202 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 675930 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 676202 
n_nop = 676072 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00177462
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=676202 n_nop=676072 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001893
n_activity=368 dram_eff=0.3478
bk0: 64a 676130i bk1: 64a 676130i bk2: 0a 676202i bk3: 0a 676202i bk4: 0a 676202i bk5: 0a 676202i bk6: 0a 676202i bk7: 0a 676202i bk8: 0a 676202i bk9: 0a 676202i bk10: 0a 676202i bk11: 0a 676202i bk12: 0a 676202i bk13: 0a 676202i bk14: 0a 676202i bk15: 0a 676202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 676202 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 675930 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 676202 
n_nop = 676072 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00177462
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=676202 n_nop=676072 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001893
n_activity=368 dram_eff=0.3478
bk0: 64a 676130i bk1: 64a 676131i bk2: 0a 676202i bk3: 0a 676202i bk4: 0a 676202i bk5: 0a 676202i bk6: 0a 676202i bk7: 0a 676202i bk8: 0a 676202i bk9: 0a 676202i bk10: 0a 676202i bk11: 0a 676202i bk12: 0a 676202i bk13: 0a 676202i bk14: 0a 676202i bk15: 0a 676202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 676202 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 675931 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 676202 
n_nop = 676072 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001732 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00173173
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=676202 n_nop=676072 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001893
n_activity=368 dram_eff=0.3478
bk0: 64a 676131i bk1: 64a 676130i bk2: 0a 676202i bk3: 0a 676202i bk4: 0a 676202i bk5: 0a 676202i bk6: 0a 676202i bk7: 0a 676202i bk8: 0a 676202i bk9: 0a 676202i bk10: 0a 676202i bk11: 0a 676202i bk12: 0a 676202i bk13: 0a 676202i bk14: 0a 676202i bk15: 0a 676202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 676202 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 675931 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 676202 
n_nop = 676072 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169032
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=676202 n_nop=676072 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001893
n_activity=368 dram_eff=0.3478
bk0: 64a 676130i bk1: 64a 676130i bk2: 0a 676202i bk3: 0a 676202i bk4: 0a 676202i bk5: 0a 676202i bk6: 0a 676202i bk7: 0a 676202i bk8: 0a 676202i bk9: 0a 676202i bk10: 0a 676202i bk11: 0a 676202i bk12: 0a 676202i bk13: 0a 676202i bk14: 0a 676202i bk15: 0a 676202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 676202 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 675930 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 676202 
n_nop = 676072 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00173321
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=676202 n_nop=676072 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001893
n_activity=368 dram_eff=0.3478
bk0: 64a 676130i bk1: 64a 676130i bk2: 0a 676202i bk3: 0a 676202i bk4: 0a 676202i bk5: 0a 676202i bk6: 0a 676202i bk7: 0a 676202i bk8: 0a 676202i bk9: 0a 676202i bk10: 0a 676202i bk11: 0a 676202i bk12: 0a 676202i bk13: 0a 676202i bk14: 0a 676202i bk15: 0a 676202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 676202 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 675930 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 676202 
n_nop = 676072 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00173321
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=676202 n_nop=676072 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001893
n_activity=368 dram_eff=0.3478
bk0: 64a 676130i bk1: 64a 676131i bk2: 0a 676202i bk3: 0a 676202i bk4: 0a 676202i bk5: 0a 676202i bk6: 0a 676202i bk7: 0a 676202i bk8: 0a 676202i bk9: 0a 676202i bk10: 0a 676202i bk11: 0a 676202i bk12: 0a 676202i bk13: 0a 676202i bk14: 0a 676202i bk15: 0a 676202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 676202 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 675931 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 676202 
n_nop = 676072 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001732 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00173173
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=676202 n_nop=676072 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001893
n_activity=368 dram_eff=0.3478
bk0: 64a 676131i bk1: 64a 676130i bk2: 0a 676202i bk3: 0a 676202i bk4: 0a 676202i bk5: 0a 676202i bk6: 0a 676202i bk7: 0a 676202i bk8: 0a 676202i bk9: 0a 676202i bk10: 0a 676202i bk11: 0a 676202i bk12: 0a 676202i bk13: 0a 676202i bk14: 0a 676202i bk15: 0a 676202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 676202 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 675931 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 676202 
n_nop = 676072 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169032

========= L2 cache stats =========
L2_cache_bank[0]: Access = 210, Miss = 96, Miss_rate = 0.457, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 224, Miss = 112, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 196, Miss = 96, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 205, Miss = 96, Miss_rate = 0.468, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 216, Miss = 96, Miss_rate = 0.444, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 222, Miss = 96, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 224, Miss = 96, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 225, Miss = 96, Miss_rate = 0.427, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 225, Miss = 96, Miss_rate = 0.427, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 226, Miss = 96, Miss_rate = 0.425, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 226, Miss = 96, Miss_rate = 0.425, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 226, Miss = 96, Miss_rate = 0.425, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 197, Miss = 96, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 197, Miss = 96, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 197, Miss = 96, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 197, Miss = 96, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 197, Miss = 96, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 201, Miss = 96, Miss_rate = 0.478, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 201, Miss = 96, Miss_rate = 0.478, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 204, Miss = 96, Miss_rate = 0.471, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 8568
L2_total_cache_misses = 5136
L2_total_cache_miss_rate = 0.5994
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 344
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3072
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 3072
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 256
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 768
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4440
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 4096
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13688
icnt_total_pkts_simt_to_mem=13688
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 13688
Req_Network_cycles = 900542
Req_Network_injected_packets_per_cycle =       0.0152 
Req_Network_conflicts_per_cycle =       0.0088
Req_Network_conflicts_per_cycle_util =       0.7547
Req_Bank_Level_Parallism =       1.3070
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0109
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0002

Reply_Network_injected_packets_num = 13688
Reply_Network_cycles = 900542
Reply_Network_injected_packets_per_cycle =        0.0152
Reply_Network_conflicts_per_cycle =        0.0243
Reply_Network_conflicts_per_cycle_util =       2.1982
Reply_Bank_Level_Parallism =       1.3737
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0013
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0002
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 54 min, 16 sec (3256 sec)
gpgpu_simulation_rate = 37074 (inst/sec)
gpgpu_simulation_rate = 276 (cycle/sec)
gpgpu_silicon_slowdown = 4101449x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd367e1a1c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd367e1a10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd367e1a08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd367e1a00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd367e1a18..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 3: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 3 
gpu_sim_cycle = 451201
gpu_sim_insn = 60357128
gpu_ipc =     133.7699
gpu_tot_sim_cycle = 1351743
gpu_tot_sim_insn = 181072248
gpu_tot_ipc =     133.9547
gpu_tot_issued_cta = 12
gpu_occupancy = 12.4735% 
gpu_tot_occupancy = 12.4735% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0152
partiton_level_parallism_total  =       0.0152
partiton_level_parallism_util =       1.3022
partiton_level_parallism_util_total  =       1.3054
L2_BW  =       0.5493 GB/Sec
L2_BW_total  =       0.5502 GB/Sec
gpu_total_sim_rate=37342

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17922, Miss = 1060, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17922, Miss = 1066, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17922, Miss = 1078, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17924, Miss = 1078, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17922, Miss = 1068, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17924, Miss = 1078, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17922, Miss = 1074, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17922, Miss = 1076, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17922, Miss = 1066, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17924, Miss = 1068, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17924, Miss = 1080, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17922, Miss = 1076, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 215072
	L1D_total_cache_misses = 12868
	L1D_total_cache_miss_rate = 0.0598
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 202204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2988
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 6144
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 208904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 24
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 6144

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94050, 94014, 94014, 94014, 94014, 94014, 94014, 94014, 
gpgpu_n_tot_thrd_icount = 298273248
gpgpu_n_tot_w_icount = 9321039
gpgpu_n_stall_shd_mem = 122384
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 6144
gpgpu_n_mem_read_global = 6658
gpgpu_n_mem_write_global = 7728
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3158016
gpgpu_n_store_insn = 52296
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 147456
gpgpu_n_param_mem_insn = 24576
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 114824
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7560
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2505423	W0_Idle:132618	W0_Scoreboard:9601367	W1:432	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:4718592	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4306752
single_issue_nums: WS0:2256768	WS1:2256336	WS2:2256336	WS3:2256336	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 53264 {8:6658,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 62592 {8:7704,40:24,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 245760 {40:6144,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 266320 {40:6658,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 61824 {8:7728,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 49152 {8:6144,}
maxmflatency = 1313 
max_icnt2mem_latency = 526 
maxmrqlatency = 52 
max_icnt2sh_latency = 126 
averagemflatency = 545 
avg_icnt2mem_latency = 72 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 7 
mrq_lat_table:684 	420 	897 	1426 	2251 	478 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6261 	1994 	12077 	198 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6873 	51 	0 	7019 	944 	1107 	2895 	1572 	69 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	15677 	1610 	1286 	655 	848 	454 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	25 	18 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      7592      6277      7592      6277         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      7578      6265      7578      6265         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:    441456      6626      7565      6626         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      7553      6237      7553      6237         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      7541      6224      7541      6224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7526      6212      7526      6212         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      7513      6199      7513      6199         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7501      6185      7501      6185         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      6069      5863      6069      5863         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      6056      5851      6056      5851         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6044      5836      6044      5836         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      6032      5823      6032      5823         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6017      5811      6017      5811         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      6004      5799      6004      5799         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5992      5784      5992      5784         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5980      5771      5980      5771         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5965      5655      5965      5655         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5952      5642      5952      5642         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5939      5630      5939      5630         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5927      5617      5927      5617         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5914      5603      5914      5603         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5900      5590      5900      5590         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5887      5578      5887      5578         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5875      5566      5875      5566         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6172      5759      6172      5759         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      6160      5747      6160      5747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      6147      5732      6147      5732         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      6133      5719      6133      5719         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      6120      5707      6120      5707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      6108      5695      6108      5695         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      6096      5680      6096      5680         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6081      5667      6081      5667         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 15.200000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 6156/132 = 46.636364
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 6144
min_bank_accesses = 0!
chip skew: 192/192 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 12
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2014      2185       656       886    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1922      2182       652       879    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1833      2369       643      1061    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1918      2175       639       871    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1917      2173       639       876    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1915      2173       629       876    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1912      2161       624       855    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1909      2152       620       850    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2167      2105       857       810    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2163      2097       852       801    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2161      2088       847       794    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       2161      2078       851       783    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       2159      2069       851       778    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       2157      2064       845       779    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       2181      2051       845       764    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       2235      2041       890       747    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:       2308      2033       923       554    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:       2331      2023       985       544    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:       2337      2014      1003       535    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:       2326      2005       989       526    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:       2321      1995       986       518    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:       2318      1985       990       508    none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:       2312      1975       978       499    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:       2304      1967       970       491    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:       2335      2064      1017       588    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:       2334      2055      1024       580    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:       2331      2045      1013       570    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:       2328      2036      1017       561    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:       2328      2027      1014       552    none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:       2334      2018      1026       544    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:       2334      2007      1034       534    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:       2335      1998      1026       526    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1034      1027       524       953         0         0       215       203       197       200         0         0       224       214         0         0
dram[1]:       1036      1029       514       945         0         0       244       187       187       187         0         0       202       187         0         0
dram[2]:       1038      1313       505      1310         0         0       231       187       196       187         0         0       189       187         0         0
dram[3]:       1026      1026       497       925         0         0       187       187       187       187         0         0       187       187         0         0
dram[4]:       1028      1028       489       916         0         0       227       204       230       232         0         0       224       228         0         0
dram[5]:       1029      1027       479       908         0         0       189       245       218       188         0         0       187       187         0         0
dram[6]:       1031      1027       469       899         0         0       187       187       187       187         0         0       187       187         0         0
dram[7]:       1033      1026       461       889         0         0       187       187       187       187         0         0       187       187         0         0
dram[8]:       1035      1028       810       667         0         0       224       201       187       202         0         0       203       204         0         0
dram[9]:       1026      1027       800       659         0         0       188       187       205       187         0         0       204       187         0         0
dram[10]:       1028      1026       792       649         0         0       188       215       197       188         0         0       187       192         0         0
dram[11]:       1027      1026       784       639         0         0       193       187       189       187         0         0       196       187         0         0
dram[12]:       1029      1023       774       631         0         0       192       206       187       188         0         0       198       197         0         0
dram[13]:       1026      1020       764       623         0         0       187       311       207       211         0         0       188       258         0         0
dram[14]:       1028      1017       756       613         0         0       188       253       207       241         0         0       187       222         0         0
dram[15]:       1027      1019       748       603         0         0       187       187       187       187         0         0       187       187         0         0
dram[16]:       1029      1015       738       617         0         0       302         0       261         0         0         0       235         0         0         0
dram[17]:       1026      1011       728       607         0         0       196         0       206         0         0         0       189         0         0         0
dram[18]:       1028      1007       719       597         0         0       189         0       187         0         0         0       187         0         0         0
dram[19]:       1027      1009       711       589         0         0       187         0       187         0         0         0       187         0         0         0
dram[20]:       1029      1005       702       581         0         0       208         0       240         0         0         0       202         0         0         0
dram[21]:       1026      1002       692       571         0         0       257         0       211         0         0         0       249         0         0         0
dram[22]:       1028       999       683       561         0         0       239         0       242         0         0         0       226         0         0         0
dram[23]:       1027       998       675       553         0         0       187         0       187         0         0         0       187         0         0         0
dram[24]:       1029       995       880       614         0         0       205         0       232         0         0         0       221         0         0         0
dram[25]:       1026       992       872       606         0         0       214         0       230         0         0         0       245         0         0         0
dram[26]:       1028       989       863       597         0         0       202         0       221         0         0         0       201         0         0         0
dram[27]:       1027       991       854       588         0         0       251         0       187         0         0         0       228         0         0         0
dram[28]:       1029       987       844       579         0         0       231         0       197         0         0         0       233         0         0         0
dram[29]:       1026       984       836       569         0         0       187         0       234         0         0         0       209         0         0         0
dram[30]:       1028       981       828       561         0         0       216         0       201         0         0         0       244         0         0         0
dram[31]:       1025       980       818       553         0         0       207         0       187         0         0         0       221         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1015001 n_nop=1014805 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=582 dram_eff=0.3299
bk0: 64a 1014933i bk1: 64a 1014931i bk2: 32a 1014960i bk3: 32a 1014961i bk4: 0a 1015001i bk5: 0a 1015001i bk6: 0a 1015001i bk7: 0a 1015001i bk8: 0a 1015001i bk9: 0a 1015001i bk10: 0a 1015001i bk11: 0a 1015001i bk12: 0a 1015001i bk13: 0a 1015001i bk14: 0a 1015001i bk15: 0a 1015001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1015001 
util_bw = 192 
Wasted_Col = 219 
Wasted_Row = 0 
Idle = 1014590 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 171 
rwq = 0 
CCDLc_limit_alone = 171 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1015001 
n_nop = 1014805 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0014463
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1015001 n_nop=1014805 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=572 dram_eff=0.3357
bk0: 64a 1014932i bk1: 64a 1014929i bk2: 32a 1014959i bk3: 32a 1014960i bk4: 0a 1015001i bk5: 0a 1015001i bk6: 0a 1015001i bk7: 0a 1015001i bk8: 0a 1015001i bk9: 0a 1015001i bk10: 0a 1015001i bk11: 0a 1015001i bk12: 0a 1015001i bk13: 0a 1015001i bk14: 0a 1015001i bk15: 0a 1015001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1015001 
util_bw = 192 
Wasted_Col = 224 
Wasted_Row = 0 
Idle = 1014585 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 176 
rwq = 0 
CCDLc_limit_alone = 176 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1015001 
n_nop = 1014805 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00145911
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1015001 n_nop=1014785 n_act=8 n_pre=4 n_ref_event=0 n_req=204 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=12 bw_util=0.000201
n_activity=759 dram_eff=0.2688
bk0: 64a 1014843i bk1: 64a 1014922i bk2: 32a 1014959i bk3: 32a 1014960i bk4: 0a 1015001i bk5: 0a 1015001i bk6: 0a 1015001i bk7: 0a 1015001i bk8: 0a 1015001i bk9: 0a 1015001i bk10: 0a 1015001i bk11: 0a 1015001i bk12: 0a 1015001i bk13: 0a 1015001i bk14: 0a 1015001i bk15: 0a 1015001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960784
Row_Buffer_Locality_read = 0.973958
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.017476
Bank_Level_Parallism_Col = 1.013044
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.071739
GrpLevelPara = 1.013044 

BW Util details:
bwutil = 0.000201 
total_CMD = 1015001 
util_bw = 204 
Wasted_Col = 263 
Wasted_Row = 48 
Idle = 1014486 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 27 
WTRc_limit = 15 
RTWc_limit = 0 
CCDLc_limit = 178 
rwq = 0 
CCDLc_limit_alone = 178 
WTRc_limit_alone = 15 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1015001 
n_nop = 1014785 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 12 
n_act = 8 
n_pre = 4 
n_ref = 0 
n_req = 204 
total_req = 204 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 204 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000201 
Either_Row_CoL_Bus_Util = 0.000213 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00209458
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1015001 n_nop=1014805 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=570 dram_eff=0.3368
bk0: 64a 1014931i bk1: 64a 1014929i bk2: 32a 1014959i bk3: 32a 1014960i bk4: 0a 1015001i bk5: 0a 1015001i bk6: 0a 1015001i bk7: 0a 1015001i bk8: 0a 1015001i bk9: 0a 1015001i bk10: 0a 1015001i bk11: 0a 1015001i bk12: 0a 1015001i bk13: 0a 1015001i bk14: 0a 1015001i bk15: 0a 1015001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1015001 
util_bw = 192 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 1014584 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1015001 
n_nop = 1014805 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00154581
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1015001 n_nop=1014805 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=570 dram_eff=0.3368
bk0: 64a 1014931i bk1: 64a 1014929i bk2: 32a 1014959i bk3: 32a 1014960i bk4: 0a 1015001i bk5: 0a 1015001i bk6: 0a 1015001i bk7: 0a 1015001i bk8: 0a 1015001i bk9: 0a 1015001i bk10: 0a 1015001i bk11: 0a 1015001i bk12: 0a 1015001i bk13: 0a 1015001i bk14: 0a 1015001i bk15: 0a 1015001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1015001 
util_bw = 192 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 1014584 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1015001 
n_nop = 1014805 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00159901
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1015001 n_nop=1014805 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=570 dram_eff=0.3368
bk0: 64a 1014931i bk1: 64a 1014929i bk2: 32a 1014959i bk3: 32a 1014960i bk4: 0a 1015001i bk5: 0a 1015001i bk6: 0a 1015001i bk7: 0a 1015001i bk8: 0a 1015001i bk9: 0a 1015001i bk10: 0a 1015001i bk11: 0a 1015001i bk12: 0a 1015001i bk13: 0a 1015001i bk14: 0a 1015001i bk15: 0a 1015001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1015001 
util_bw = 192 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 1014584 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1015001 
n_nop = 1014805 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001663 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00166305
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1015001 n_nop=1014805 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=570 dram_eff=0.3368
bk0: 64a 1014931i bk1: 64a 1014929i bk2: 32a 1014959i bk3: 32a 1014960i bk4: 0a 1015001i bk5: 0a 1015001i bk6: 0a 1015001i bk7: 0a 1015001i bk8: 0a 1015001i bk9: 0a 1015001i bk10: 0a 1015001i bk11: 0a 1015001i bk12: 0a 1015001i bk13: 0a 1015001i bk14: 0a 1015001i bk15: 0a 1015001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1015001 
util_bw = 192 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 1014584 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1015001 
n_nop = 1014805 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171231
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1015001 n_nop=1014805 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=567 dram_eff=0.3386
bk0: 64a 1014931i bk1: 64a 1014929i bk2: 32a 1014959i bk3: 32a 1014959i bk4: 0a 1015001i bk5: 0a 1015001i bk6: 0a 1015001i bk7: 0a 1015001i bk8: 0a 1015001i bk9: 0a 1015001i bk10: 0a 1015001i bk11: 0a 1015001i bk12: 0a 1015001i bk13: 0a 1015001i bk14: 0a 1015001i bk15: 0a 1015001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1015001 
util_bw = 192 
Wasted_Col = 226 
Wasted_Row = 0 
Idle = 1014583 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 178 
rwq = 0 
CCDLc_limit_alone = 178 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1015001 
n_nop = 1014805 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00181675
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1015001 n_nop=1014805 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=564 dram_eff=0.3404
bk0: 64a 1014930i bk1: 64a 1014930i bk2: 32a 1014959i bk3: 32a 1014960i bk4: 0a 1015001i bk5: 0a 1015001i bk6: 0a 1015001i bk7: 0a 1015001i bk8: 0a 1015001i bk9: 0a 1015001i bk10: 0a 1015001i bk11: 0a 1015001i bk12: 0a 1015001i bk13: 0a 1015001i bk14: 0a 1015001i bk15: 0a 1015001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1015001 
util_bw = 192 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 1014584 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1015001 
n_nop = 1014805 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00186601
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1015001 n_nop=1014805 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=564 dram_eff=0.3404
bk0: 64a 1014929i bk1: 64a 1014930i bk2: 32a 1014959i bk3: 32a 1014960i bk4: 0a 1015001i bk5: 0a 1015001i bk6: 0a 1015001i bk7: 0a 1015001i bk8: 0a 1015001i bk9: 0a 1015001i bk10: 0a 1015001i bk11: 0a 1015001i bk12: 0a 1015001i bk13: 0a 1015001i bk14: 0a 1015001i bk15: 0a 1015001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1015001 
util_bw = 192 
Wasted_Col = 226 
Wasted_Row = 0 
Idle = 1014583 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 178 
rwq = 0 
CCDLc_limit_alone = 178 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1015001 
n_nop = 1014805 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001882 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00188177
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1015001 n_nop=1014805 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=564 dram_eff=0.3404
bk0: 64a 1014929i bk1: 64a 1014931i bk2: 32a 1014959i bk3: 32a 1014960i bk4: 0a 1015001i bk5: 0a 1015001i bk6: 0a 1015001i bk7: 0a 1015001i bk8: 0a 1015001i bk9: 0a 1015001i bk10: 0a 1015001i bk11: 0a 1015001i bk12: 0a 1015001i bk13: 0a 1015001i bk14: 0a 1015001i bk15: 0a 1015001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1015001 
util_bw = 192 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 1014584 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1015001 
n_nop = 1014805 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0018798
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1015001 n_nop=1014805 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=564 dram_eff=0.3404
bk0: 64a 1014929i bk1: 64a 1014931i bk2: 32a 1014959i bk3: 32a 1014960i bk4: 0a 1015001i bk5: 0a 1015001i bk6: 0a 1015001i bk7: 0a 1015001i bk8: 0a 1015001i bk9: 0a 1015001i bk10: 0a 1015001i bk11: 0a 1015001i bk12: 0a 1015001i bk13: 0a 1015001i bk14: 0a 1015001i bk15: 0a 1015001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1015001 
util_bw = 192 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 1014584 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1015001 
n_nop = 1014805 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00186798
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1015001 n_nop=1014805 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=564 dram_eff=0.3404
bk0: 64a 1014930i bk1: 64a 1014929i bk2: 32a 1014959i bk3: 32a 1014959i bk4: 0a 1015001i bk5: 0a 1015001i bk6: 0a 1015001i bk7: 0a 1015001i bk8: 0a 1015001i bk9: 0a 1015001i bk10: 0a 1015001i bk11: 0a 1015001i bk12: 0a 1015001i bk13: 0a 1015001i bk14: 0a 1015001i bk15: 0a 1015001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1015001 
util_bw = 192 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 1014582 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 179 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1015001 
n_nop = 1014805 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00186601
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1015001 n_nop=1014805 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=564 dram_eff=0.3404
bk0: 64a 1014929i bk1: 64a 1014929i bk2: 32a 1014959i bk3: 32a 1014959i bk4: 0a 1015001i bk5: 0a 1015001i bk6: 0a 1015001i bk7: 0a 1015001i bk8: 0a 1015001i bk9: 0a 1015001i bk10: 0a 1015001i bk11: 0a 1015001i bk12: 0a 1015001i bk13: 0a 1015001i bk14: 0a 1015001i bk15: 0a 1015001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1015001 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1014581 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1015001 
n_nop = 1014805 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00190936
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1015001 n_nop=1014805 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=564 dram_eff=0.3404
bk0: 64a 1014929i bk1: 64a 1014930i bk2: 32a 1014959i bk3: 32a 1014959i bk4: 0a 1015001i bk5: 0a 1015001i bk6: 0a 1015001i bk7: 0a 1015001i bk8: 0a 1015001i bk9: 0a 1015001i bk10: 0a 1015001i bk11: 0a 1015001i bk12: 0a 1015001i bk13: 0a 1015001i bk14: 0a 1015001i bk15: 0a 1015001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1015001 
util_bw = 192 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 1014582 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 179 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1015001 
n_nop = 1014805 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00186896
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1015001 n_nop=1014805 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=564 dram_eff=0.3404
bk0: 64a 1014929i bk1: 64a 1014929i bk2: 32a 1014959i bk3: 32a 1014959i bk4: 0a 1015001i bk5: 0a 1015001i bk6: 0a 1015001i bk7: 0a 1015001i bk8: 0a 1015001i bk9: 0a 1015001i bk10: 0a 1015001i bk11: 0a 1015001i bk12: 0a 1015001i bk13: 0a 1015001i bk14: 0a 1015001i bk15: 0a 1015001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1015001 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1014581 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1015001 
n_nop = 1014805 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00190049
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1015001 n_nop=1014805 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=564 dram_eff=0.3404
bk0: 64a 1014930i bk1: 64a 1014929i bk2: 32a 1014959i bk3: 32a 1014959i bk4: 0a 1015001i bk5: 0a 1015001i bk6: 0a 1015001i bk7: 0a 1015001i bk8: 0a 1015001i bk9: 0a 1015001i bk10: 0a 1015001i bk11: 0a 1015001i bk12: 0a 1015001i bk13: 0a 1015001i bk14: 0a 1015001i bk15: 0a 1015001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1015001 
util_bw = 192 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 1014582 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 179 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1015001 
n_nop = 1014805 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00187488
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1015001 n_nop=1014805 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=564 dram_eff=0.3404
bk0: 64a 1014929i bk1: 64a 1014931i bk2: 32a 1014959i bk3: 32a 1014960i bk4: 0a 1015001i bk5: 0a 1015001i bk6: 0a 1015001i bk7: 0a 1015001i bk8: 0a 1015001i bk9: 0a 1015001i bk10: 0a 1015001i bk11: 0a 1015001i bk12: 0a 1015001i bk13: 0a 1015001i bk14: 0a 1015001i bk15: 0a 1015001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1015001 
util_bw = 192 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 1014584 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1015001 
n_nop = 1014805 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00186502
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1015001 n_nop=1014805 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=564 dram_eff=0.3404
bk0: 64a 1014929i bk1: 64a 1014929i bk2: 32a 1014959i bk3: 32a 1014959i bk4: 0a 1015001i bk5: 0a 1015001i bk6: 0a 1015001i bk7: 0a 1015001i bk8: 0a 1015001i bk9: 0a 1015001i bk10: 0a 1015001i bk11: 0a 1015001i bk12: 0a 1015001i bk13: 0a 1015001i bk14: 0a 1015001i bk15: 0a 1015001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1015001 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1014581 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1015001 
n_nop = 1014805 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0018798
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1015001 n_nop=1014805 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=564 dram_eff=0.3404
bk0: 64a 1014929i bk1: 64a 1014929i bk2: 32a 1014959i bk3: 32a 1014959i bk4: 0a 1015001i bk5: 0a 1015001i bk6: 0a 1015001i bk7: 0a 1015001i bk8: 0a 1015001i bk9: 0a 1015001i bk10: 0a 1015001i bk11: 0a 1015001i bk12: 0a 1015001i bk13: 0a 1015001i bk14: 0a 1015001i bk15: 0a 1015001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1015001 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1014581 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1015001 
n_nop = 1014805 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001948 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00194778
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1015001 n_nop=1014805 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=564 dram_eff=0.3404
bk0: 64a 1014929i bk1: 64a 1014929i bk2: 32a 1014959i bk3: 32a 1014959i bk4: 0a 1015001i bk5: 0a 1015001i bk6: 0a 1015001i bk7: 0a 1015001i bk8: 0a 1015001i bk9: 0a 1015001i bk10: 0a 1015001i bk11: 0a 1015001i bk12: 0a 1015001i bk13: 0a 1015001i bk14: 0a 1015001i bk15: 0a 1015001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1015001 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1014581 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1015001 
n_nop = 1014805 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00195074
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1015001 n_nop=1014805 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=564 dram_eff=0.3404
bk0: 64a 1014929i bk1: 64a 1014931i bk2: 32a 1014959i bk3: 32a 1014960i bk4: 0a 1015001i bk5: 0a 1015001i bk6: 0a 1015001i bk7: 0a 1015001i bk8: 0a 1015001i bk9: 0a 1015001i bk10: 0a 1015001i bk11: 0a 1015001i bk12: 0a 1015001i bk13: 0a 1015001i bk14: 0a 1015001i bk15: 0a 1015001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1015001 
util_bw = 192 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 1014584 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1015001 
n_nop = 1014805 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00190936
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1015001 n_nop=1014805 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=564 dram_eff=0.3404
bk0: 64a 1014929i bk1: 64a 1014929i bk2: 32a 1014959i bk3: 32a 1014959i bk4: 0a 1015001i bk5: 0a 1015001i bk6: 0a 1015001i bk7: 0a 1015001i bk8: 0a 1015001i bk9: 0a 1015001i bk10: 0a 1015001i bk11: 0a 1015001i bk12: 0a 1015001i bk13: 0a 1015001i bk14: 0a 1015001i bk15: 0a 1015001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1015001 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1014581 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1015001 
n_nop = 1014805 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00190936
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1015001 n_nop=1014805 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=564 dram_eff=0.3404
bk0: 64a 1014929i bk1: 64a 1014929i bk2: 32a 1014959i bk3: 32a 1014959i bk4: 0a 1015001i bk5: 0a 1015001i bk6: 0a 1015001i bk7: 0a 1015001i bk8: 0a 1015001i bk9: 0a 1015001i bk10: 0a 1015001i bk11: 0a 1015001i bk12: 0a 1015001i bk13: 0a 1015001i bk14: 0a 1015001i bk15: 0a 1015001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1015001 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1014581 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1015001 
n_nop = 1014805 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00195074
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1015001 n_nop=1014805 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=564 dram_eff=0.3404
bk0: 64a 1014929i bk1: 64a 1014929i bk2: 32a 1014959i bk3: 32a 1014959i bk4: 0a 1015001i bk5: 0a 1015001i bk6: 0a 1015001i bk7: 0a 1015001i bk8: 0a 1015001i bk9: 0a 1015001i bk10: 0a 1015001i bk11: 0a 1015001i bk12: 0a 1015001i bk13: 0a 1015001i bk14: 0a 1015001i bk15: 0a 1015001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1015001 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1014581 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1015001 
n_nop = 1014805 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00195074
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1015001 n_nop=1014805 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=564 dram_eff=0.3404
bk0: 64a 1014929i bk1: 64a 1014929i bk2: 32a 1014959i bk3: 32a 1014959i bk4: 0a 1015001i bk5: 0a 1015001i bk6: 0a 1015001i bk7: 0a 1015001i bk8: 0a 1015001i bk9: 0a 1015001i bk10: 0a 1015001i bk11: 0a 1015001i bk12: 0a 1015001i bk13: 0a 1015001i bk14: 0a 1015001i bk15: 0a 1015001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1015001 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1014581 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1015001 
n_nop = 1014805 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00195074
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1015001 n_nop=1014805 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=564 dram_eff=0.3404
bk0: 64a 1014929i bk1: 64a 1014930i bk2: 32a 1014959i bk3: 32a 1014959i bk4: 0a 1015001i bk5: 0a 1015001i bk6: 0a 1015001i bk7: 0a 1015001i bk8: 0a 1015001i bk9: 0a 1015001i bk10: 0a 1015001i bk11: 0a 1015001i bk12: 0a 1015001i bk13: 0a 1015001i bk14: 0a 1015001i bk15: 0a 1015001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1015001 
util_bw = 192 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 1014582 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 179 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1015001 
n_nop = 1014805 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00190739
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1015001 n_nop=1014805 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=564 dram_eff=0.3404
bk0: 64a 1014930i bk1: 64a 1014929i bk2: 32a 1014959i bk3: 32a 1014959i bk4: 0a 1015001i bk5: 0a 1015001i bk6: 0a 1015001i bk7: 0a 1015001i bk8: 0a 1015001i bk9: 0a 1015001i bk10: 0a 1015001i bk11: 0a 1015001i bk12: 0a 1015001i bk13: 0a 1015001i bk14: 0a 1015001i bk15: 0a 1015001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1015001 
util_bw = 192 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 1014582 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 179 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1015001 
n_nop = 1014805 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00186601
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1015001 n_nop=1014805 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=564 dram_eff=0.3404
bk0: 64a 1014929i bk1: 64a 1014929i bk2: 32a 1014959i bk3: 32a 1014959i bk4: 0a 1015001i bk5: 0a 1015001i bk6: 0a 1015001i bk7: 0a 1015001i bk8: 0a 1015001i bk9: 0a 1015001i bk10: 0a 1015001i bk11: 0a 1015001i bk12: 0a 1015001i bk13: 0a 1015001i bk14: 0a 1015001i bk15: 0a 1015001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1015001 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1014581 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1015001 
n_nop = 1014805 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00190936
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1015001 n_nop=1014805 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=564 dram_eff=0.3404
bk0: 64a 1014929i bk1: 64a 1014929i bk2: 32a 1014959i bk3: 32a 1014959i bk4: 0a 1015001i bk5: 0a 1015001i bk6: 0a 1015001i bk7: 0a 1015001i bk8: 0a 1015001i bk9: 0a 1015001i bk10: 0a 1015001i bk11: 0a 1015001i bk12: 0a 1015001i bk13: 0a 1015001i bk14: 0a 1015001i bk15: 0a 1015001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1015001 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1014581 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1015001 
n_nop = 1014805 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00190936
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1015001 n_nop=1014805 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=564 dram_eff=0.3404
bk0: 64a 1014929i bk1: 64a 1014930i bk2: 32a 1014959i bk3: 32a 1014959i bk4: 0a 1015001i bk5: 0a 1015001i bk6: 0a 1015001i bk7: 0a 1015001i bk8: 0a 1015001i bk9: 0a 1015001i bk10: 0a 1015001i bk11: 0a 1015001i bk12: 0a 1015001i bk13: 0a 1015001i bk14: 0a 1015001i bk15: 0a 1015001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1015001 
util_bw = 192 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 1014582 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 179 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1015001 
n_nop = 1014805 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00190739
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1015001 n_nop=1014805 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=564 dram_eff=0.3404
bk0: 64a 1014930i bk1: 64a 1014929i bk2: 32a 1014959i bk3: 32a 1014959i bk4: 0a 1015001i bk5: 0a 1015001i bk6: 0a 1015001i bk7: 0a 1015001i bk8: 0a 1015001i bk9: 0a 1015001i bk10: 0a 1015001i bk11: 0a 1015001i bk12: 0a 1015001i bk13: 0a 1015001i bk14: 0a 1015001i bk15: 0a 1015001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1015001 
util_bw = 192 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 1014582 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 179 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1015001 
n_nop = 1014805 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00186601

========= L2 cache stats =========
L2_cache_bank[0]: Access = 254, Miss = 128, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 272, Miss = 152, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 228, Miss = 128, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 241, Miss = 128, Miss_rate = 0.531, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 268, Miss = 128, Miss_rate = 0.478, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 272, Miss = 128, Miss_rate = 0.471, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 274, Miss = 128, Miss_rate = 0.467, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 274, Miss = 128, Miss_rate = 0.467, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 276, Miss = 128, Miss_rate = 0.464, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 276, Miss = 128, Miss_rate = 0.464, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 276, Miss = 128, Miss_rate = 0.464, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 231, Miss = 128, Miss_rate = 0.554, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 231, Miss = 128, Miss_rate = 0.554, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 231, Miss = 128, Miss_rate = 0.554, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 231, Miss = 128, Miss_rate = 0.554, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 231, Miss = 128, Miss_rate = 0.554, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 239, Miss = 128, Miss_rate = 0.536, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 239, Miss = 128, Miss_rate = 0.536, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 242, Miss = 128, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 12850
L2_total_cache_misses = 7704
L2_total_cache_miss_rate = 0.5995
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 514
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4608
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 24
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 23
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4608
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 384
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 1152
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6658
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 48
	L2_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 6144
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=20530
icnt_total_pkts_simt_to_mem=20530
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 20530
Req_Network_cycles = 1351743
Req_Network_injected_packets_per_cycle =       0.0152 
Req_Network_conflicts_per_cycle =       0.0088
Req_Network_conflicts_per_cycle_util =       0.7523
Req_Bank_Level_Parallism =       1.3054
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0108
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0002

Reply_Network_injected_packets_num = 20530
Reply_Network_cycles = 1351743
Reply_Network_injected_packets_per_cycle =        0.0152
Reply_Network_conflicts_per_cycle =        0.0232
Reply_Network_conflicts_per_cycle_util =       2.0963
Reply_Bank_Level_Parallism =       1.3706
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0012
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0002
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 20 min, 49 sec (4849 sec)
gpgpu_simulation_rate = 37342 (inst/sec)
gpgpu_simulation_rate = 278 (cycle/sec)
gpgpu_silicon_slowdown = 4071942x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd367e1a1c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd367e1a10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd367e1a08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd367e1a00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd367e1a18..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 4: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 4 
gpu_sim_cycle = 454831
gpu_sim_insn = 60357608
gpu_ipc =     132.7034
gpu_tot_sim_cycle = 1806574
gpu_tot_sim_insn = 241429856
gpu_tot_ipc =     133.6396
gpu_tot_issued_cta = 16
gpu_occupancy = 12.4738% 
gpu_tot_occupancy = 12.4736% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0151
partiton_level_parallism_total  =       0.0152
partiton_level_parallism_util =       1.3710
partiton_level_parallism_util_total  =       1.3212
L2_BW  =       0.5454 GB/Sec
L2_BW_total  =       0.5490 GB/Sec
gpu_total_sim_rate=37419

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17922, Miss = 1060, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17922, Miss = 1066, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17922, Miss = 1078, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17924, Miss = 1078, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17922, Miss = 1068, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17924, Miss = 1078, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17922, Miss = 1074, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17922, Miss = 1076, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17922, Miss = 1066, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17924, Miss = 1068, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17924, Miss = 1080, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17922, Miss = 1076, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17922, Miss = 1068, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 17922, Miss = 1076, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 17922, Miss = 1076, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 17922, Miss = 1076, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 286760
	L1D_total_cache_misses = 17164
	L1D_total_cache_miss_rate = 0.0599
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 269596
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4916
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4024
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 8192
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 278536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 8192

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94050, 94014, 94014, 94014, 94014, 94014, 94014, 94014, 
gpgpu_n_tot_thrd_icount = 397697856
gpgpu_n_tot_w_icount = 12428058
gpgpu_n_stall_shd_mem = 163176
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 8192
gpgpu_n_mem_read_global = 8882
gpgpu_n_mem_write_global = 10304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4210688
gpgpu_n_store_insn = 69728
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 196608
gpgpu_n_param_mem_insn = 32768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 153096
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10080
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3463791	W0_Idle:174017	W0_Scoreboard:12763796	W1:576	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:6291456	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5742336
single_issue_nums: WS0:3009024	WS1:3008448	WS2:3008448	WS3:3008448	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 71056 {8:8882,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 83456 {8:10272,40:32,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 327680 {40:8192,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 355280 {40:8882,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 82432 {8:10304,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 65536 {8:8192,}
maxmflatency = 1313 
max_icnt2mem_latency = 526 
maxmrqlatency = 52 
max_icnt2sh_latency = 126 
averagemflatency = 547 
avg_icnt2mem_latency = 72 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 7 
mrq_lat_table:992 	634 	1322 	2134 	2648 	478 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8342 	2609 	16063 	364 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8989 	243 	0 	9429 	1211 	1396 	3796 	2222 	92 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	20841 	2165 	1716 	903 	1092 	661 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31 	24 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      7592      6277      7592      6277         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      7578      6265      7578      6265         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:    441456      6626      7565      6626         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      7553      6237      7553      6237         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      7541      6224      7541      6224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7526      6212      7526      6212         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      7513      6199      7513      6199         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7501      6185      7501      6185         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      6069      5863      6069      5863         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      6056      5851      6056      5851         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6044      5836      6044      5836         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      6032      5823      6032      5823         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6017      5811      6017      5811         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      6004      5799      6004      5799         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5992      5784      5992      5784         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5980      5771      5980      5771         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5965      5655      5965      5655         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5952      5642      5952      5642         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5939      5630      5939      5630         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5927      5617      5927      5617         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5914      5603      5914      5603         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5900      5590      5900      5590         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5887      5578      5887      5578         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5875      5566      5875      5566         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6172      5759      6172      5759         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      6160      5747      6160      5747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      6147      5732      6147      5732         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      6133      5719      6133      5719         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      6120      5707      6120      5707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      6108      5695      6108      5695         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      6096      5680      6096      5680         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6081      5667      6081      5667         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 8208/132 = 62.181820
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 8192
min_bank_accesses = 0!
chip skew: 256/256 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 16
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2535      2683       538       797    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2420      2681       536       793    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2206      2867       531       978    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2416      2672       528       786    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2415      2671       528       788    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2413      2670       523       787    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2411      2659       521       775    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2408      2649       517       765    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2666      2603       777       717    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2662      2595       773       709    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2660      2586       770       700    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       2659      2575       771       690    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       2657      2566       770       683    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       2655      2561       766       679    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       2680      2548       791       667    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       2733      2537       845       654    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:       2806      2529       920       648    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:       2829      2519       941       639    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:       2836      2510       946       629    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:       2824      2501       937       620    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:       2820      2493       932       614    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:       2816      2481       930       604    none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:       2810      2470       921       594    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:       2801      2462       914       585    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:       2833      2560       945       683    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:       2831      2549       947       673    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:       2829      2539       941       664    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:       2827      2530       942       655    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:       2827      2523       940       654    none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:       2831      2512       944       646    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:       2832      2500       947       628    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:       2832      2491       947       619    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1034      1027       524       953         0         0       215       203       197       200         0         0       224       214         0         0
dram[1]:       1036      1029       514       945         0         0       244       187       187       187         0         0       202       187         0         0
dram[2]:       1038      1313       505      1310         0         0       231       187       196       187         0         0       189       187         0         0
dram[3]:       1026      1026       497       925         0         0       187       187       187       187         0         0       187       187         0         0
dram[4]:       1028      1028       489       916         0         0       227       204       230       232         0         0       224       228         0         0
dram[5]:       1029      1027       479       908         0         0       189       245       218       188         0         0       187       187         0         0
dram[6]:       1031      1027       469       899         0         0       187       187       187       187         0         0       187       187         0         0
dram[7]:       1033      1026       461       889         0         0       187       187       187       187         0         0       187       187         0         0
dram[8]:       1035      1028       810       667         0         0       224       201       187       202         0         0       203       204         0         0
dram[9]:       1026      1027       800       659         0         0       188       187       205       187         0         0       204       187         0         0
dram[10]:       1028      1026       792       649         0         0       188       215       197       188         0         0       187       192         0         0
dram[11]:       1027      1026       784       639         0         0       193       187       189       187         0         0       196       187         0         0
dram[12]:       1029      1023       774       631         0         0       192       206       187       188         0         0       198       197         0         0
dram[13]:       1026      1020       764       623         0         0       187       311       207       211         0         0       188       258         0         0
dram[14]:       1028      1017       756       613         0         0       188       253       207       241         0         0       187       222         0         0
dram[15]:       1027      1019       748       603         0         0       187       187       187       187         0         0       187       187         0         0
dram[16]:       1029      1015       738       633         0         0       302       200       261       223         0         0       235       221         0         0
dram[17]:       1026      1011       728       624         0         0       196       219       206       213         0         0       189       187         0         0
dram[18]:       1028      1007       719       613         0         0       189       187       187       187         0         0       187       187         0         0
dram[19]:       1027      1009       716       605         0         0       187       188       187       187         0         0       187       187         0         0
dram[20]:       1029      1005       721       597         0         0       208       256       240       201         0         0       202       237         0         0
dram[21]:       1026      1002       726       587         0         0       257       245       211       187         0         0       249       194         0         0
dram[22]:       1028       999       731       577         0         0       239       232       242       191         0         0       226       189         0         0
dram[23]:       1027       998       736       569         0         0       187       187       187       187         0         0       187       187         0         0
dram[24]:       1029       995       927       630         0         0       205       232       232       225         0         0       221       196         0         0
dram[25]:       1026       992       932       621         0         0       214       187       230       188         0         0       245       187         0         0
dram[26]:       1028       989       937       613         0         0       202       198       221       205         0         0       201       214         0         0
dram[27]:       1027       991       942       604         0         0       251       187       187       187         0         0       228       187         0         0
dram[28]:       1029       987       947       595         0         0       231       253       197       256         0         0       233       257         0         0
dram[29]:       1026       984       952       585         0         0       187       244       234       237         0         0       209       284         0         0
dram[30]:       1028       981       957       577         0         0       216       187       201       188         0         0       244       187         0         0
dram[31]:       1025       980       930       570         0         0       207       187       187       187         0         0       221       187         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356526 n_nop=1356266 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=777 dram_eff=0.3295
bk0: 64a 1356458i bk1: 64a 1356456i bk2: 64a 1356459i bk3: 64a 1356457i bk4: 0a 1356526i bk5: 0a 1356526i bk6: 0a 1356526i bk7: 0a 1356526i bk8: 0a 1356526i bk9: 0a 1356526i bk10: 0a 1356526i bk11: 0a 1356526i bk12: 0a 1356526i bk13: 0a 1356526i bk14: 0a 1356526i bk15: 0a 1356526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356526 
util_bw = 256 
Wasted_Col = 274 
Wasted_Row = 0 
Idle = 1355996 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 226 
rwq = 0 
CCDLc_limit_alone = 226 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356526 
n_nop = 1356266 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00122298
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356526 n_nop=1356266 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=762 dram_eff=0.336
bk0: 64a 1356457i bk1: 64a 1356454i bk2: 64a 1356458i bk3: 64a 1356455i bk4: 0a 1356526i bk5: 0a 1356526i bk6: 0a 1356526i bk7: 0a 1356526i bk8: 0a 1356526i bk9: 0a 1356526i bk10: 0a 1356526i bk11: 0a 1356526i bk12: 0a 1356526i bk13: 0a 1356526i bk14: 0a 1356526i bk15: 0a 1356526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356526 
util_bw = 256 
Wasted_Col = 280 
Wasted_Row = 0 
Idle = 1355990 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 232 
rwq = 0 
CCDLc_limit_alone = 232 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356526 
n_nop = 1356266 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00123109
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356526 n_nop=1356242 n_act=8 n_pre=4 n_ref_event=0 n_req=272 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.0002005
n_activity=972 dram_eff=0.2798
bk0: 64a 1356368i bk1: 64a 1356447i bk2: 64a 1356458i bk3: 64a 1356450i bk4: 0a 1356526i bk5: 0a 1356526i bk6: 0a 1356526i bk7: 0a 1356526i bk8: 0a 1356526i bk9: 0a 1356526i bk10: 0a 1356526i bk11: 0a 1356526i bk12: 0a 1356526i bk13: 0a 1356526i bk14: 0a 1356526i bk15: 0a 1356526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = 0.812500
Bank_Level_Parallism = 1.013975
Bank_Level_Parallism_Col = 1.010187
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.062818
GrpLevelPara = 1.010187 

BW Util details:
bwutil = 0.000201 
total_CMD = 1356526 
util_bw = 272 
Wasted_Col = 324 
Wasted_Row = 48 
Idle = 1355882 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 27 
WTRc_limit = 20 
RTWc_limit = 0 
CCDLc_limit = 234 
rwq = 0 
CCDLc_limit_alone = 234 
WTRc_limit_alone = 20 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356526 
n_nop = 1356242 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 8 
n_pre = 4 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 272 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000201 
Either_Row_CoL_Bus_Util = 0.000209 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00176849
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356526 n_nop=1356266 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=757 dram_eff=0.3382
bk0: 64a 1356456i bk1: 64a 1356454i bk2: 64a 1356457i bk3: 64a 1356455i bk4: 0a 1356526i bk5: 0a 1356526i bk6: 0a 1356526i bk7: 0a 1356526i bk8: 0a 1356526i bk9: 0a 1356526i bk10: 0a 1356526i bk11: 0a 1356526i bk12: 0a 1356526i bk13: 0a 1356526i bk14: 0a 1356526i bk15: 0a 1356526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356526 
util_bw = 256 
Wasted_Col = 282 
Wasted_Row = 0 
Idle = 1355988 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 234 
rwq = 0 
CCDLc_limit_alone = 234 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356526 
n_nop = 1356266 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0013107
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356526 n_nop=1356266 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=756 dram_eff=0.3386
bk0: 64a 1356456i bk1: 64a 1356454i bk2: 64a 1356457i bk3: 64a 1356455i bk4: 0a 1356526i bk5: 0a 1356526i bk6: 0a 1356526i bk7: 0a 1356526i bk8: 0a 1356526i bk9: 0a 1356526i bk10: 0a 1356526i bk11: 0a 1356526i bk12: 0a 1356526i bk13: 0a 1356526i bk14: 0a 1356526i bk15: 0a 1356526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356526 
util_bw = 256 
Wasted_Col = 282 
Wasted_Row = 0 
Idle = 1355988 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 234 
rwq = 0 
CCDLc_limit_alone = 234 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356526 
n_nop = 1356266 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00136157
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356526 n_nop=1356266 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=756 dram_eff=0.3386
bk0: 64a 1356456i bk1: 64a 1356454i bk2: 64a 1356458i bk3: 64a 1356455i bk4: 0a 1356526i bk5: 0a 1356526i bk6: 0a 1356526i bk7: 0a 1356526i bk8: 0a 1356526i bk9: 0a 1356526i bk10: 0a 1356526i bk11: 0a 1356526i bk12: 0a 1356526i bk13: 0a 1356526i bk14: 0a 1356526i bk15: 0a 1356526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356526 
util_bw = 256 
Wasted_Col = 281 
Wasted_Row = 0 
Idle = 1355989 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 233 
rwq = 0 
CCDLc_limit_alone = 233 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356526 
n_nop = 1356266 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00143823
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356526 n_nop=1356266 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=755 dram_eff=0.3391
bk0: 64a 1356456i bk1: 64a 1356454i bk2: 64a 1356458i bk3: 64a 1356455i bk4: 0a 1356526i bk5: 0a 1356526i bk6: 0a 1356526i bk7: 0a 1356526i bk8: 0a 1356526i bk9: 0a 1356526i bk10: 0a 1356526i bk11: 0a 1356526i bk12: 0a 1356526i bk13: 0a 1356526i bk14: 0a 1356526i bk15: 0a 1356526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356526 
util_bw = 256 
Wasted_Col = 281 
Wasted_Row = 0 
Idle = 1355989 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 233 
rwq = 0 
CCDLc_limit_alone = 233 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356526 
n_nop = 1356266 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001497 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00149721
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356526 n_nop=1356266 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=748 dram_eff=0.3422
bk0: 64a 1356456i bk1: 64a 1356454i bk2: 64a 1356458i bk3: 64a 1356454i bk4: 0a 1356526i bk5: 0a 1356526i bk6: 0a 1356526i bk7: 0a 1356526i bk8: 0a 1356526i bk9: 0a 1356526i bk10: 0a 1356526i bk11: 0a 1356526i bk12: 0a 1356526i bk13: 0a 1356526i bk14: 0a 1356526i bk15: 0a 1356526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356526 
util_bw = 256 
Wasted_Col = 282 
Wasted_Row = 0 
Idle = 1355988 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 234 
rwq = 0 
CCDLc_limit_alone = 234 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356526 
n_nop = 1356266 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00157535
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356526 n_nop=1356266 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356455i bk1: 64a 1356455i bk2: 64a 1356455i bk3: 64a 1356455i bk4: 0a 1356526i bk5: 0a 1356526i bk6: 0a 1356526i bk7: 0a 1356526i bk8: 0a 1356526i bk9: 0a 1356526i bk10: 0a 1356526i bk11: 0a 1356526i bk12: 0a 1356526i bk13: 0a 1356526i bk14: 0a 1356526i bk15: 0a 1356526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356526 
util_bw = 256 
Wasted_Col = 284 
Wasted_Row = 0 
Idle = 1355986 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 236 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356526 
n_nop = 1356266 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00168519
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356526 n_nop=1356266 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356454i bk1: 64a 1356455i bk2: 64a 1356454i bk3: 64a 1356455i bk4: 0a 1356526i bk5: 0a 1356526i bk6: 0a 1356526i bk7: 0a 1356526i bk8: 0a 1356526i bk9: 0a 1356526i bk10: 0a 1356526i bk11: 0a 1356526i bk12: 0a 1356526i bk13: 0a 1356526i bk14: 0a 1356526i bk15: 0a 1356526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356526 
util_bw = 256 
Wasted_Col = 286 
Wasted_Row = 0 
Idle = 1355984 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 238 
rwq = 0 
CCDLc_limit_alone = 238 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356526 
n_nop = 1356266 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017073
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356526 n_nop=1356266 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356454i bk1: 64a 1356456i bk2: 64a 1356454i bk3: 64a 1356456i bk4: 0a 1356526i bk5: 0a 1356526i bk6: 0a 1356526i bk7: 0a 1356526i bk8: 0a 1356526i bk9: 0a 1356526i bk10: 0a 1356526i bk11: 0a 1356526i bk12: 0a 1356526i bk13: 0a 1356526i bk14: 0a 1356526i bk15: 0a 1356526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356526 
util_bw = 256 
Wasted_Col = 284 
Wasted_Row = 0 
Idle = 1355986 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 236 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356526 
n_nop = 1356266 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00170583
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356526 n_nop=1356266 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356454i bk1: 64a 1356456i bk2: 64a 1356454i bk3: 64a 1356456i bk4: 0a 1356526i bk5: 0a 1356526i bk6: 0a 1356526i bk7: 0a 1356526i bk8: 0a 1356526i bk9: 0a 1356526i bk10: 0a 1356526i bk11: 0a 1356526i bk12: 0a 1356526i bk13: 0a 1356526i bk14: 0a 1356526i bk15: 0a 1356526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356526 
util_bw = 256 
Wasted_Col = 284 
Wasted_Row = 0 
Idle = 1355986 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 236 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356526 
n_nop = 1356266 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00168666
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356526 n_nop=1356266 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356455i bk1: 64a 1356454i bk2: 64a 1356455i bk3: 64a 1356454i bk4: 0a 1356526i bk5: 0a 1356526i bk6: 0a 1356526i bk7: 0a 1356526i bk8: 0a 1356526i bk9: 0a 1356526i bk10: 0a 1356526i bk11: 0a 1356526i bk12: 0a 1356526i bk13: 0a 1356526i bk14: 0a 1356526i bk15: 0a 1356526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356526 
util_bw = 256 
Wasted_Col = 286 
Wasted_Row = 0 
Idle = 1355984 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 238 
rwq = 0 
CCDLc_limit_alone = 238 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356526 
n_nop = 1356266 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00168519
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356526 n_nop=1356266 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356454i bk1: 64a 1356454i bk2: 64a 1356454i bk3: 64a 1356454i bk4: 0a 1356526i bk5: 0a 1356526i bk6: 0a 1356526i bk7: 0a 1356526i bk8: 0a 1356526i bk9: 0a 1356526i bk10: 0a 1356526i bk11: 0a 1356526i bk12: 0a 1356526i bk13: 0a 1356526i bk14: 0a 1356526i bk15: 0a 1356526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356526 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1355982 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356526 
n_nop = 1356266 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172794
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356526 n_nop=1356266 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356454i bk1: 64a 1356455i bk2: 64a 1356454i bk3: 64a 1356455i bk4: 0a 1356526i bk5: 0a 1356526i bk6: 0a 1356526i bk7: 0a 1356526i bk8: 0a 1356526i bk9: 0a 1356526i bk10: 0a 1356526i bk11: 0a 1356526i bk12: 0a 1356526i bk13: 0a 1356526i bk14: 0a 1356526i bk15: 0a 1356526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356526 
util_bw = 256 
Wasted_Col = 286 
Wasted_Row = 0 
Idle = 1355984 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 238 
rwq = 0 
CCDLc_limit_alone = 238 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356526 
n_nop = 1356266 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00168814
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356526 n_nop=1356266 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356454i bk1: 64a 1356454i bk2: 64a 1356454i bk3: 64a 1356454i bk4: 0a 1356526i bk5: 0a 1356526i bk6: 0a 1356526i bk7: 0a 1356526i bk8: 0a 1356526i bk9: 0a 1356526i bk10: 0a 1356526i bk11: 0a 1356526i bk12: 0a 1356526i bk13: 0a 1356526i bk14: 0a 1356526i bk15: 0a 1356526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356526 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1355982 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356526 
n_nop = 1356266 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017191
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356526 n_nop=1356266 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356455i bk1: 64a 1356454i bk2: 64a 1356455i bk3: 64a 1356454i bk4: 0a 1356526i bk5: 0a 1356526i bk6: 0a 1356526i bk7: 0a 1356526i bk8: 0a 1356526i bk9: 0a 1356526i bk10: 0a 1356526i bk11: 0a 1356526i bk12: 0a 1356526i bk13: 0a 1356526i bk14: 0a 1356526i bk15: 0a 1356526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356526 
util_bw = 256 
Wasted_Col = 286 
Wasted_Row = 0 
Idle = 1355984 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 238 
rwq = 0 
CCDLc_limit_alone = 238 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356526 
n_nop = 1356266 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169403
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356526 n_nop=1356266 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356454i bk1: 64a 1356456i bk2: 64a 1356454i bk3: 64a 1356456i bk4: 0a 1356526i bk5: 0a 1356526i bk6: 0a 1356526i bk7: 0a 1356526i bk8: 0a 1356526i bk9: 0a 1356526i bk10: 0a 1356526i bk11: 0a 1356526i bk12: 0a 1356526i bk13: 0a 1356526i bk14: 0a 1356526i bk15: 0a 1356526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356526 
util_bw = 256 
Wasted_Col = 284 
Wasted_Row = 0 
Idle = 1355986 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 236 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356526 
n_nop = 1356266 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00168371
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356526 n_nop=1356266 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356454i bk1: 64a 1356454i bk2: 64a 1356454i bk3: 64a 1356454i bk4: 0a 1356526i bk5: 0a 1356526i bk6: 0a 1356526i bk7: 0a 1356526i bk8: 0a 1356526i bk9: 0a 1356526i bk10: 0a 1356526i bk11: 0a 1356526i bk12: 0a 1356526i bk13: 0a 1356526i bk14: 0a 1356526i bk15: 0a 1356526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356526 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1355982 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356526 
n_nop = 1356266 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169846
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356526 n_nop=1356266 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356454i bk1: 64a 1356454i bk2: 64a 1356454i bk3: 64a 1356454i bk4: 0a 1356526i bk5: 0a 1356526i bk6: 0a 1356526i bk7: 0a 1356526i bk8: 0a 1356526i bk9: 0a 1356526i bk10: 0a 1356526i bk11: 0a 1356526i bk12: 0a 1356526i bk13: 0a 1356526i bk14: 0a 1356526i bk15: 0a 1356526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356526 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1355982 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356526 
n_nop = 1356266 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176628
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356526 n_nop=1356266 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356454i bk1: 64a 1356454i bk2: 64a 1356454i bk3: 64a 1356454i bk4: 0a 1356526i bk5: 0a 1356526i bk6: 0a 1356526i bk7: 0a 1356526i bk8: 0a 1356526i bk9: 0a 1356526i bk10: 0a 1356526i bk11: 0a 1356526i bk12: 0a 1356526i bk13: 0a 1356526i bk14: 0a 1356526i bk15: 0a 1356526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356526 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1355982 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356526 
n_nop = 1356266 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176923
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356526 n_nop=1356266 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356454i bk1: 64a 1356456i bk2: 64a 1356454i bk3: 64a 1356456i bk4: 0a 1356526i bk5: 0a 1356526i bk6: 0a 1356526i bk7: 0a 1356526i bk8: 0a 1356526i bk9: 0a 1356526i bk10: 0a 1356526i bk11: 0a 1356526i bk12: 0a 1356526i bk13: 0a 1356526i bk14: 0a 1356526i bk15: 0a 1356526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356526 
util_bw = 256 
Wasted_Col = 284 
Wasted_Row = 0 
Idle = 1355986 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 236 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356526 
n_nop = 1356266 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172794
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356526 n_nop=1356266 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356454i bk1: 64a 1356454i bk2: 64a 1356454i bk3: 64a 1356454i bk4: 0a 1356526i bk5: 0a 1356526i bk6: 0a 1356526i bk7: 0a 1356526i bk8: 0a 1356526i bk9: 0a 1356526i bk10: 0a 1356526i bk11: 0a 1356526i bk12: 0a 1356526i bk13: 0a 1356526i bk14: 0a 1356526i bk15: 0a 1356526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356526 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1355982 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356526 
n_nop = 1356266 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172794
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356526 n_nop=1356266 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356454i bk1: 64a 1356454i bk2: 64a 1356454i bk3: 64a 1356454i bk4: 0a 1356526i bk5: 0a 1356526i bk6: 0a 1356526i bk7: 0a 1356526i bk8: 0a 1356526i bk9: 0a 1356526i bk10: 0a 1356526i bk11: 0a 1356526i bk12: 0a 1356526i bk13: 0a 1356526i bk14: 0a 1356526i bk15: 0a 1356526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356526 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1355982 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356526 
n_nop = 1356266 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176923
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356526 n_nop=1356266 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356454i bk1: 64a 1356454i bk2: 64a 1356454i bk3: 64a 1356454i bk4: 0a 1356526i bk5: 0a 1356526i bk6: 0a 1356526i bk7: 0a 1356526i bk8: 0a 1356526i bk9: 0a 1356526i bk10: 0a 1356526i bk11: 0a 1356526i bk12: 0a 1356526i bk13: 0a 1356526i bk14: 0a 1356526i bk15: 0a 1356526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356526 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1355982 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356526 
n_nop = 1356266 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176923
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356526 n_nop=1356266 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356454i bk1: 64a 1356454i bk2: 64a 1356454i bk3: 64a 1356454i bk4: 0a 1356526i bk5: 0a 1356526i bk6: 0a 1356526i bk7: 0a 1356526i bk8: 0a 1356526i bk9: 0a 1356526i bk10: 0a 1356526i bk11: 0a 1356526i bk12: 0a 1356526i bk13: 0a 1356526i bk14: 0a 1356526i bk15: 0a 1356526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356526 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1355982 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356526 
n_nop = 1356266 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176923
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356526 n_nop=1356266 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356454i bk1: 64a 1356455i bk2: 64a 1356454i bk3: 64a 1356455i bk4: 0a 1356526i bk5: 0a 1356526i bk6: 0a 1356526i bk7: 0a 1356526i bk8: 0a 1356526i bk9: 0a 1356526i bk10: 0a 1356526i bk11: 0a 1356526i bk12: 0a 1356526i bk13: 0a 1356526i bk14: 0a 1356526i bk15: 0a 1356526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356526 
util_bw = 256 
Wasted_Col = 286 
Wasted_Row = 0 
Idle = 1355984 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 238 
rwq = 0 
CCDLc_limit_alone = 238 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356526 
n_nop = 1356266 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172647
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356526 n_nop=1356266 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356455i bk1: 64a 1356454i bk2: 64a 1356455i bk3: 64a 1356454i bk4: 0a 1356526i bk5: 0a 1356526i bk6: 0a 1356526i bk7: 0a 1356526i bk8: 0a 1356526i bk9: 0a 1356526i bk10: 0a 1356526i bk11: 0a 1356526i bk12: 0a 1356526i bk13: 0a 1356526i bk14: 0a 1356526i bk15: 0a 1356526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356526 
util_bw = 256 
Wasted_Col = 286 
Wasted_Row = 0 
Idle = 1355984 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 238 
rwq = 0 
CCDLc_limit_alone = 238 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356526 
n_nop = 1356266 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00168519
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356526 n_nop=1356266 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356454i bk1: 64a 1356454i bk2: 64a 1356454i bk3: 64a 1356454i bk4: 0a 1356526i bk5: 0a 1356526i bk6: 0a 1356526i bk7: 0a 1356526i bk8: 0a 1356526i bk9: 0a 1356526i bk10: 0a 1356526i bk11: 0a 1356526i bk12: 0a 1356526i bk13: 0a 1356526i bk14: 0a 1356526i bk15: 0a 1356526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356526 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1355982 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356526 
n_nop = 1356266 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172794
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356526 n_nop=1356266 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356454i bk1: 64a 1356454i bk2: 64a 1356454i bk3: 64a 1356454i bk4: 0a 1356526i bk5: 0a 1356526i bk6: 0a 1356526i bk7: 0a 1356526i bk8: 0a 1356526i bk9: 0a 1356526i bk10: 0a 1356526i bk11: 0a 1356526i bk12: 0a 1356526i bk13: 0a 1356526i bk14: 0a 1356526i bk15: 0a 1356526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356526 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1355982 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356526 
n_nop = 1356266 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172794
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356526 n_nop=1356266 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356454i bk1: 64a 1356455i bk2: 64a 1356454i bk3: 64a 1356455i bk4: 0a 1356526i bk5: 0a 1356526i bk6: 0a 1356526i bk7: 0a 1356526i bk8: 0a 1356526i bk9: 0a 1356526i bk10: 0a 1356526i bk11: 0a 1356526i bk12: 0a 1356526i bk13: 0a 1356526i bk14: 0a 1356526i bk15: 0a 1356526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356526 
util_bw = 256 
Wasted_Col = 286 
Wasted_Row = 0 
Idle = 1355984 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 238 
rwq = 0 
CCDLc_limit_alone = 238 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356526 
n_nop = 1356266 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172647
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356526 n_nop=1356266 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356455i bk1: 64a 1356454i bk2: 64a 1356455i bk3: 64a 1356454i bk4: 0a 1356526i bk5: 0a 1356526i bk6: 0a 1356526i bk7: 0a 1356526i bk8: 0a 1356526i bk9: 0a 1356526i bk10: 0a 1356526i bk11: 0a 1356526i bk12: 0a 1356526i bk13: 0a 1356526i bk14: 0a 1356526i bk15: 0a 1356526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356526 
util_bw = 256 
Wasted_Col = 286 
Wasted_Row = 0 
Idle = 1355984 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 238 
rwq = 0 
CCDLc_limit_alone = 238 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356526 
n_nop = 1356266 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00168519

========= L2 cache stats =========
L2_cache_bank[0]: Access = 294, Miss = 160, Miss_rate = 0.544, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 264, Miss = 160, Miss_rate = 0.606, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 282, Miss = 160, Miss_rate = 0.567, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 304, Miss = 160, Miss_rate = 0.526, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 316, Miss = 160, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 320, Miss = 160, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 322, Miss = 160, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 322, Miss = 160, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 324, Miss = 160, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 324, Miss = 160, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 324, Miss = 160, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 266, Miss = 160, Miss_rate = 0.602, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 266, Miss = 160, Miss_rate = 0.602, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 266, Miss = 160, Miss_rate = 0.602, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 266, Miss = 160, Miss_rate = 0.602, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 266, Miss = 160, Miss_rate = 0.602, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 274, Miss = 160, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 274, Miss = 160, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 280, Miss = 160, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 17138
L2_total_cache_misses = 10272
L2_total_cache_miss_rate = 0.5994
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 690
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6144
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 31
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 6144
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8882
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 8192
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=27378
icnt_total_pkts_simt_to_mem=27378
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 27378
Req_Network_cycles = 1806574
Req_Network_injected_packets_per_cycle =       0.0152 
Req_Network_conflicts_per_cycle =       0.0088
Req_Network_conflicts_per_cycle_util =       0.7632
Req_Bank_Level_Parallism =       1.3212
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0109
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0002

Reply_Network_injected_packets_num = 27378
Reply_Network_cycles = 1806574
Reply_Network_injected_packets_per_cycle =        0.0152
Reply_Network_conflicts_per_cycle =        0.0236
Reply_Network_conflicts_per_cycle_util =       2.1699
Reply_Bank_Level_Parallism =       1.3905
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0013
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0002
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 47 min, 32 sec (6452 sec)
gpgpu_simulation_rate = 37419 (inst/sec)
gpgpu_simulation_rate = 280 (cycle/sec)
gpgpu_silicon_slowdown = 4042857x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd367e1a1c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd367e1a10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd367e1a08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd367e1a00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd367e1a18..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 5: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 5 
gpu_sim_cycle = 454862
gpu_sim_insn = 60357224
gpu_ipc =     132.6935
gpu_tot_sim_cycle = 2261436
gpu_tot_sim_insn = 301787080
gpu_tot_ipc =     133.4493
gpu_tot_issued_cta = 20
gpu_occupancy = 12.4735% 
gpu_tot_occupancy = 12.4736% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0150
partiton_level_parallism_total  =       0.0151
partiton_level_parallism_util =       1.1785
partiton_level_parallism_util_total  =       1.2900
L2_BW  =       0.5447 GB/Sec
L2_BW_total  =       0.5481 GB/Sec
gpu_total_sim_rate=37433

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17922, Miss = 1060, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17922, Miss = 1066, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17922, Miss = 1078, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17924, Miss = 1078, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17922, Miss = 1068, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17924, Miss = 1078, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17922, Miss = 1074, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17922, Miss = 1076, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17922, Miss = 1066, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17924, Miss = 1068, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17924, Miss = 1080, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17922, Miss = 1076, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17922, Miss = 1068, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 17922, Miss = 1076, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 17922, Miss = 1076, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 17922, Miss = 1076, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 17922, Miss = 1066, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 17922, Miss = 1066, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 17922, Miss = 1078, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 17924, Miss = 1078, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 358450
	L1D_total_cache_misses = 21452
	L1D_total_cache_miss_rate = 0.0598
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 336998
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6171
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5001
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 10240
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 348170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 40
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 10240

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94050, 94014, 94014, 94014, 94014, 94014, 94014, 94014, 
gpgpu_n_tot_thrd_icount = 497122080
gpgpu_n_tot_w_icount = 15535065
gpgpu_n_stall_shd_mem = 203970
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 10240
gpgpu_n_mem_read_global = 11098
gpgpu_n_mem_write_global = 12880
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5263360
gpgpu_n_store_insn = 87160
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 245760
gpgpu_n_param_mem_insn = 40960
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 191370
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12600
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4314546	W0_Idle:217495	W0_Scoreboard:15959619	W1:720	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:7864320	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7177920
single_issue_nums: WS0:3761280	WS1:3760560	WS2:3760560	WS3:3760560	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 88784 {8:11098,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 104320 {8:12840,40:40,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 409600 {40:10240,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 443920 {40:11098,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 103040 {8:12880,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 81920 {8:10240,}
maxmflatency = 1313 
max_icnt2mem_latency = 526 
maxmrqlatency = 52 
max_icnt2sh_latency = 126 
averagemflatency = 546 
avg_icnt2mem_latency = 72 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 7 
mrq_lat_table:1191 	736 	1550 	2498 	3578 	707 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10435 	3297 	20106 	380 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	11297 	243 	0 	11733 	1549 	1805 	4793 	2683 	115 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	26197 	2638 	2118 	1079 	1409 	777 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	43 	33 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      7592      6277      7592      6277      7592      6277         0         0         0         0         0         0         0         0         0         0 
dram[1]:      7578      6265      7578      6265      7578      6265         0         0         0         0         0         0         0         0         0         0 
dram[2]:    441456      6626      7565      6626      7565      6626         0         0         0         0         0         0         0         0         0         0 
dram[3]:      7553      6237      7553      6237      7553      6237         0         0         0         0         0         0         0         0         0         0 
dram[4]:      7541      6224      7541      6224      7541      6224         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7526      6212      7526      6212      7526      6212         0         0         0         0         0         0         0         0         0         0 
dram[6]:      7513      6199      7513      6199      7513      6199         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7501      6185      7501      6185      7501      6185         0         0         0         0         0         0         0         0         0         0 
dram[8]:      6069      5863      6069      5863      6069      5863         0         0         0         0         0         0         0         0         0         0 
dram[9]:      6056      5851      6056      5851      6056      5851         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6044      5836      6044      5836      6044      5836         0         0         0         0         0         0         0         0         0         0 
dram[11]:      6032      5823      6032      5823      6032      5823         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6017      5811      6017      5811      6017      5811         0         0         0         0         0         0         0         0         0         0 
dram[13]:      6004      5799      6004      5799      6004      5799         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5992      5784      5992      5784      5992      5784         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5980      5771      5980      5771      5980      5771         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5965      5655      5965      5655      5965      5655         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5952      5642      5952      5642      5952      5642         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5939      5630      5939      5630      5939      5630         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5927      5617      5927      5617      5927      5617         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5914      5603      5914      5603      5914      5603         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5900      5590      5900      5590      5900      5590         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5887      5578      5887      5578      5887      5578         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5875      5566      5875      5566      5875      5566         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6172      5759      6172      5759      6172      5759         0         0         0         0         0         0         0         0         0         0 
dram[25]:      6160      5747      6160      5747      6160      5747         0         0         0         0         0         0         0         0         0         0 
dram[26]:      6147      5732      6147      5732      6147      5732         0         0         0         0         0         0         0         0         0         0 
dram[27]:      6133      5719      6133      5719      6133      5719         0         0         0         0         0         0         0         0         0         0 
dram[28]:      6120      5707      6120      5707      6120      5707         0         0         0         0         0         0         0         0         0         0 
dram[29]:      6108      5695      6108      5695      6108      5695         0         0         0         0         0         0         0         0         0         0 
dram[30]:      6096      5680      6096      5680      6096      5680         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6081      5667      6081      5667      6081      5667         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.799999 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 10260/196 = 52.346939
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
total dram reads = 10240
min_bank_accesses = 0!
chip skew: 320/320 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 20
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3058      3176       634       797       465       694    none      none      none      none      none      none      none      none      none      none  
dram[1]:       2912      3173       629       793       460       692    none      none      none      none      none      none      none      none      none      none  
dram[2]:       2538      3359       624       978       456       874    none      none      none      none      none      none      none      none      none      none  
dram[3]:       2908      3165       622       786       452       684    none      none      none      none      none      none      none      none      none      none  
dram[4]:       2908      3163       623       788       448       681    none      none      none      none      none      none      none      none      none      none  
dram[5]:       2907      3162       617       787       442       680    none      none      none      none      none      none      none      none      none      none  
dram[6]:       2905      3151       614       775       437       668    none      none      none      none      none      none      none      none      none      none  
dram[7]:       2901      3141       611       765       433       663    none      none      none      none      none      none      none      none      none      none  
dram[8]:       3159      3095       872       717       669       622    none      none      none      none      none      none      none      none      none      none  
dram[9]:       3155      3087       867       709       664       614    none      none      none      none      none      none      none      none      none      none  
dram[10]:       3154      3078       865       700       660       605    none      none      none      none      none      none      none      none      none      none  
dram[11]:       3152      3067       865       690       662       596    none      none      none      none      none      none      none      none      none      none  
dram[12]:       3151      3058       864       683       660       588    none      none      none      none      none      none      none      none      none      none  
dram[13]:       3148      3054       866       679       657       580    none      none      none      none      none      none      none      none      none      none  
dram[14]:       3174      3040       885       667       656       570    none      none      none      none      none      none      none      none      none      none  
dram[15]:       3225      3029       938       654       703       560    none      none      none      none      none      none      none      none      none      none  
dram[16]:       3299      3021       920       648       725       554    none      none      none      none      none      none      none      none      none      none  
dram[17]:       3322      3011       941       639       797       544    none      none      none      none      none      none      none      none      none      none  
dram[18]:       3329      3001       946       629       816       535    none      none      none      none      none      none      none      none      none      none  
dram[19]:       3317      2992       937       620       802       526    none      none      none      none      none      none      none      none      none      none  
dram[20]:       3313      2984       932       614       796       518    none      none      none      none      none      none      none      none      none      none  
dram[21]:       3309      2971       930       604       795       508    none      none      none      none      none      none      none      none      none      none  
dram[22]:       3303      2961       921       594       789       499    none      none      none      none      none      none      none      none      none      none  
dram[23]:       3294      2953       914       585       783       491    none      none      none      none      none      none      none      none      none      none  
dram[24]:       3326      3050       945       683       829       588    none      none      none      none      none      none      none      none      none      none  
dram[25]:       3323      3039       947       673       827       580    none      none      none      none      none      none      none      none      none      none  
dram[26]:       3321      3030       941       664       825       570    none      none      none      none      none      none      none      none      none      none  
dram[27]:       3319      3020       942       655       823       561    none      none      none      none      none      none      none      none      none      none  
dram[28]:       3320      3013       940       654       821       552    none      none      none      none      none      none      none      none      none      none  
dram[29]:       3324      3002       944       646       839       544    none      none      none      none      none      none      none      none      none      none  
dram[30]:       3325      2990       947       628       837       534    none      none      none      none      none      none      none      none      none      none  
dram[31]:       3325      2980       947       619       834       526    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1034      1027       524       953       524       953       215       203       200       200         0         0       224       214         0         0
dram[1]:       1036      1029       514       945       514       945       244       187       187       187         0         0       202       187         0         0
dram[2]:       1038      1313       505      1310       505      1310       231       187       196       187         0         0       189       187         0         0
dram[3]:       1026      1026       497       925       497       925       187       187       187       187         0         0       187       187         0         0
dram[4]:       1028      1028       489       916       489       916       227       204       230       232         0         0       224       228         0         0
dram[5]:       1029      1027       479       908       479       908       189       245       218       188         0         0       187       187         0         0
dram[6]:       1031      1027       469       899       469       899       187       187       187       187         0         0       187       187         0         0
dram[7]:       1033      1026       461       889       461       889       187       187       187       187         0         0       187       187         0         0
dram[8]:       1035      1028       810       667       810       667       224       201       190       202         0         0       203       204         0         0
dram[9]:       1026      1027       800       659       800       659       188       187       205       187         0         0       224       187         0         0
dram[10]:       1028      1026       792       649       792       649       196       215       222       188         0         0       222       192         0         0
dram[11]:       1027      1026       784       639       784       639       193       187       189       187         0         0       196       187         0         0
dram[12]:       1029      1023       774       631       774       631       196       206       224       188         0         0       216       197         0         0
dram[13]:       1026      1020       764       623       764       623       213       311       218       211         0         0       219       258         0         0
dram[14]:       1028      1017       756       613       756       613       224       253       216       241         0         0       195       222         0         0
dram[15]:       1027      1019       748       603       748       603       187       187       188       187         0         0       187       187         0         0
dram[16]:       1029      1015       738       633       738       617       302       200       261       223         0         0       235       221         0         0
dram[17]:       1026      1011       728       624       728       607       196       219       206       213         0         0       189       187         0         0
dram[18]:       1028      1007       719       613       719       597       189       187       187       187         0         0       187       187         0         0
dram[19]:       1027      1009       716       605       711       589       187       188       187       187         0         0       187       187         0         0
dram[20]:       1029      1005       721       597       702       581       208       256       240       201         0         0       202       237         0         0
dram[21]:       1026      1002       726       587       692       571       257       245       211       187         0         0       249       194         0         0
dram[22]:       1028       999       731       577       683       561       239       232       242       191         0         0       226       189         0         0
dram[23]:       1027       998       736       569       675       553       187       187       187       187         0         0       187       187         0         0
dram[24]:       1029       995       927       630       880       614       205       232       232       225         0         0       221       196         0         0
dram[25]:       1026       992       932       621       872       606       214       187       230       188         0         0       245       187         0         0
dram[26]:       1028       989       937       613       863       597       202       198       221       205         0         0       201       214         0         0
dram[27]:       1027       991       942       604       854       588       251       187       187       187         0         0       228       187         0         0
dram[28]:       1029       987       947       595       844       579       231       253       197       256         0         0       233       257         0         0
dram[29]:       1026       984       952       585       836       569       187       244       234       237         0         0       209       284         0         0
dram[30]:       1028       981       957       577       828       561       216       187       201       188         0         0       244       187         0         0
dram[31]:       1025       980       930       570       818       553       207       187       187       187         0         0       221       187         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698074 n_nop=1697748 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001884
n_activity=975 dram_eff=0.3282
bk0: 64a 1698006i bk1: 64a 1698004i bk2: 64a 1698007i bk3: 64a 1698005i bk4: 32a 1698033i bk5: 32a 1698034i bk6: 0a 1698074i bk7: 0a 1698074i bk8: 0a 1698074i bk9: 0a 1698074i bk10: 0a 1698074i bk11: 0a 1698074i bk12: 0a 1698074i bk13: 0a 1698074i bk14: 0a 1698074i bk15: 0a 1698074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1698074 
util_bw = 320 
Wasted_Col = 355 
Wasted_Row = 0 
Idle = 1697399 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 283 
rwq = 0 
CCDLc_limit_alone = 283 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1698074 
n_nop = 1697748 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00135271
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698074 n_nop=1697748 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001884
n_activity=958 dram_eff=0.334
bk0: 64a 1698005i bk1: 64a 1698002i bk2: 64a 1698006i bk3: 64a 1698003i bk4: 32a 1698032i bk5: 32a 1698033i bk6: 0a 1698074i bk7: 0a 1698074i bk8: 0a 1698074i bk9: 0a 1698074i bk10: 0a 1698074i bk11: 0a 1698074i bk12: 0a 1698074i bk13: 0a 1698074i bk14: 0a 1698074i bk15: 0a 1698074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1698074 
util_bw = 320 
Wasted_Col = 363 
Wasted_Row = 0 
Idle = 1697391 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 291 
rwq = 0 
CCDLc_limit_alone = 291 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1698074 
n_nop = 1697748 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00136331
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698074 n_nop=1697720 n_act=10 n_pre=4 n_ref_event=0 n_req=340 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=20 bw_util=0.0002002
n_activity=1187 dram_eff=0.2864
bk0: 64a 1697916i bk1: 64a 1697995i bk2: 64a 1698006i bk3: 64a 1697998i bk4: 32a 1698032i bk5: 32a 1698033i bk6: 0a 1698074i bk7: 0a 1698074i bk8: 0a 1698074i bk9: 0a 1698074i bk10: 0a 1698074i bk11: 0a 1698074i bk12: 0a 1698074i bk13: 0a 1698074i bk14: 0a 1698074i bk15: 0a 1698074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.978125
Row_Buffer_Locality_write = 0.850000
Bank_Level_Parallism = 1.011321
Bank_Level_Parallism_Col = 1.008130
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.055556
GrpLevelPara = 1.008130 

BW Util details:
bwutil = 0.000200 
total_CMD = 1698074 
util_bw = 340 
Wasted_Col = 407 
Wasted_Row = 48 
Idle = 1697279 

BW Util Bottlenecks: 
RCDc_limit = 83 
RCDWRc_limit = 27 
WTRc_limit = 25 
RTWc_limit = 0 
CCDLc_limit = 293 
rwq = 0 
CCDLc_limit_alone = 293 
WTRc_limit_alone = 25 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1698074 
n_nop = 1697720 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 20 
n_act = 10 
n_pre = 4 
n_ref = 0 
n_req = 340 
total_req = 340 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 340 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000200 
Either_Row_CoL_Bus_Util = 0.000208 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00180616
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698074 n_nop=1697748 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001884
n_activity=953 dram_eff=0.3358
bk0: 64a 1698004i bk1: 64a 1698002i bk2: 64a 1698005i bk3: 64a 1698003i bk4: 32a 1698032i bk5: 32a 1698033i bk6: 0a 1698074i bk7: 0a 1698074i bk8: 0a 1698074i bk9: 0a 1698074i bk10: 0a 1698074i bk11: 0a 1698074i bk12: 0a 1698074i bk13: 0a 1698074i bk14: 0a 1698074i bk15: 0a 1698074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1698074 
util_bw = 320 
Wasted_Col = 365 
Wasted_Row = 0 
Idle = 1697389 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 293 
rwq = 0 
CCDLc_limit_alone = 293 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1698074 
n_nop = 1697748 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00144693
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698074 n_nop=1697748 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001884
n_activity=952 dram_eff=0.3361
bk0: 64a 1698004i bk1: 64a 1698002i bk2: 64a 1698005i bk3: 64a 1698003i bk4: 32a 1698032i bk5: 32a 1698033i bk6: 0a 1698074i bk7: 0a 1698074i bk8: 0a 1698074i bk9: 0a 1698074i bk10: 0a 1698074i bk11: 0a 1698074i bk12: 0a 1698074i bk13: 0a 1698074i bk14: 0a 1698074i bk15: 0a 1698074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1698074 
util_bw = 320 
Wasted_Col = 365 
Wasted_Row = 0 
Idle = 1697389 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 293 
rwq = 0 
CCDLc_limit_alone = 293 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1698074 
n_nop = 1697748 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0015017
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698074 n_nop=1697748 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001884
n_activity=952 dram_eff=0.3361
bk0: 64a 1698004i bk1: 64a 1698002i bk2: 64a 1698006i bk3: 64a 1698003i bk4: 32a 1698032i bk5: 32a 1698033i bk6: 0a 1698074i bk7: 0a 1698074i bk8: 0a 1698074i bk9: 0a 1698074i bk10: 0a 1698074i bk11: 0a 1698074i bk12: 0a 1698074i bk13: 0a 1698074i bk14: 0a 1698074i bk15: 0a 1698074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1698074 
util_bw = 320 
Wasted_Col = 364 
Wasted_Row = 0 
Idle = 1697390 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 292 
rwq = 0 
CCDLc_limit_alone = 292 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1698074 
n_nop = 1697748 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00156766
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698074 n_nop=1697748 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001884
n_activity=951 dram_eff=0.3365
bk0: 64a 1698004i bk1: 64a 1698002i bk2: 64a 1698006i bk3: 64a 1698003i bk4: 32a 1698032i bk5: 32a 1698033i bk6: 0a 1698074i bk7: 0a 1698074i bk8: 0a 1698074i bk9: 0a 1698074i bk10: 0a 1698074i bk11: 0a 1698074i bk12: 0a 1698074i bk13: 0a 1698074i bk14: 0a 1698074i bk15: 0a 1698074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1698074 
util_bw = 320 
Wasted_Col = 364 
Wasted_Row = 0 
Idle = 1697390 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 292 
rwq = 0 
CCDLc_limit_alone = 292 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1698074 
n_nop = 1697748 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0016236
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698074 n_nop=1697748 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001884
n_activity=944 dram_eff=0.339
bk0: 64a 1698004i bk1: 64a 1698002i bk2: 64a 1698006i bk3: 64a 1698002i bk4: 32a 1698032i bk5: 32a 1698032i bk6: 0a 1698074i bk7: 0a 1698074i bk8: 0a 1698074i bk9: 0a 1698074i bk10: 0a 1698074i bk11: 0a 1698074i bk12: 0a 1698074i bk13: 0a 1698074i bk14: 0a 1698074i bk15: 0a 1698074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1698074 
util_bw = 320 
Wasted_Col = 366 
Wasted_Row = 0 
Idle = 1697388 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 294 
rwq = 0 
CCDLc_limit_alone = 294 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1698074 
n_nop = 1697748 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00170958
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698074 n_nop=1697748 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001884
n_activity=932 dram_eff=0.3433
bk0: 64a 1698003i bk1: 64a 1698003i bk2: 64a 1698003i bk3: 64a 1698003i bk4: 32a 1698032i bk5: 32a 1698033i bk6: 0a 1698074i bk7: 0a 1698074i bk8: 0a 1698074i bk9: 0a 1698074i bk10: 0a 1698074i bk11: 0a 1698074i bk12: 0a 1698074i bk13: 0a 1698074i bk14: 0a 1698074i bk15: 0a 1698074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1698074 
util_bw = 320 
Wasted_Col = 367 
Wasted_Row = 0 
Idle = 1697387 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 295 
rwq = 0 
CCDLc_limit_alone = 295 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1698074 
n_nop = 1697748 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017885
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698074 n_nop=1697748 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001884
n_activity=932 dram_eff=0.3433
bk0: 64a 1698002i bk1: 64a 1698003i bk2: 64a 1698002i bk3: 64a 1698003i bk4: 32a 1698032i bk5: 32a 1698033i bk6: 0a 1698074i bk7: 0a 1698074i bk8: 0a 1698074i bk9: 0a 1698074i bk10: 0a 1698074i bk11: 0a 1698074i bk12: 0a 1698074i bk13: 0a 1698074i bk14: 0a 1698074i bk15: 0a 1698074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1698074 
util_bw = 320 
Wasted_Col = 369 
Wasted_Row = 0 
Idle = 1697385 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 297 
rwq = 0 
CCDLc_limit_alone = 297 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1698074 
n_nop = 1697748 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00180675
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698074 n_nop=1697748 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001884
n_activity=932 dram_eff=0.3433
bk0: 64a 1698002i bk1: 64a 1698004i bk2: 64a 1698002i bk3: 64a 1698004i bk4: 32a 1698032i bk5: 32a 1698033i bk6: 0a 1698074i bk7: 0a 1698074i bk8: 0a 1698074i bk9: 0a 1698074i bk10: 0a 1698074i bk11: 0a 1698074i bk12: 0a 1698074i bk13: 0a 1698074i bk14: 0a 1698074i bk15: 0a 1698074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1698074 
util_bw = 320 
Wasted_Col = 367 
Wasted_Row = 0 
Idle = 1697387 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 295 
rwq = 0 
CCDLc_limit_alone = 295 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1698074 
n_nop = 1697748 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00180499
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698074 n_nop=1697748 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001884
n_activity=932 dram_eff=0.3433
bk0: 64a 1698002i bk1: 64a 1698004i bk2: 64a 1698002i bk3: 64a 1698004i bk4: 32a 1698032i bk5: 32a 1698033i bk6: 0a 1698074i bk7: 0a 1698074i bk8: 0a 1698074i bk9: 0a 1698074i bk10: 0a 1698074i bk11: 0a 1698074i bk12: 0a 1698074i bk13: 0a 1698074i bk14: 0a 1698074i bk15: 0a 1698074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1698074 
util_bw = 320 
Wasted_Col = 367 
Wasted_Row = 0 
Idle = 1697387 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 295 
rwq = 0 
CCDLc_limit_alone = 295 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1698074 
n_nop = 1697748 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00179026
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698074 n_nop=1697748 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001884
n_activity=932 dram_eff=0.3433
bk0: 64a 1698003i bk1: 64a 1698002i bk2: 64a 1698003i bk3: 64a 1698002i bk4: 32a 1698032i bk5: 32a 1698032i bk6: 0a 1698074i bk7: 0a 1698074i bk8: 0a 1698074i bk9: 0a 1698074i bk10: 0a 1698074i bk11: 0a 1698074i bk12: 0a 1698074i bk13: 0a 1698074i bk14: 0a 1698074i bk15: 0a 1698074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1698074 
util_bw = 320 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 1697384 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1698074 
n_nop = 1697748 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017885
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698074 n_nop=1697748 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001884
n_activity=932 dram_eff=0.3433
bk0: 64a 1698002i bk1: 64a 1698002i bk2: 64a 1698002i bk3: 64a 1698002i bk4: 32a 1698032i bk5: 32a 1698032i bk6: 0a 1698074i bk7: 0a 1698074i bk8: 0a 1698074i bk9: 0a 1698074i bk10: 0a 1698074i bk11: 0a 1698074i bk12: 0a 1698074i bk13: 0a 1698074i bk14: 0a 1698074i bk15: 0a 1698074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1698074 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1697382 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1698074 
n_nop = 1697748 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00183149
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698074 n_nop=1697748 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001884
n_activity=932 dram_eff=0.3433
bk0: 64a 1698002i bk1: 64a 1698003i bk2: 64a 1698002i bk3: 64a 1698003i bk4: 32a 1698032i bk5: 32a 1698032i bk6: 0a 1698074i bk7: 0a 1698074i bk8: 0a 1698074i bk9: 0a 1698074i bk10: 0a 1698074i bk11: 0a 1698074i bk12: 0a 1698074i bk13: 0a 1698074i bk14: 0a 1698074i bk15: 0a 1698074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1698074 
util_bw = 320 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 1697384 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1698074 
n_nop = 1697748 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00179144
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698074 n_nop=1697748 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001884
n_activity=932 dram_eff=0.3433
bk0: 64a 1698002i bk1: 64a 1698002i bk2: 64a 1698002i bk3: 64a 1698002i bk4: 32a 1698032i bk5: 32a 1698032i bk6: 0a 1698074i bk7: 0a 1698074i bk8: 0a 1698074i bk9: 0a 1698074i bk10: 0a 1698074i bk11: 0a 1698074i bk12: 0a 1698074i bk13: 0a 1698074i bk14: 0a 1698074i bk15: 0a 1698074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1698074 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1697382 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1698074 
n_nop = 1697748 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00182265
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698074 n_nop=1697748 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001884
n_activity=932 dram_eff=0.3433
bk0: 64a 1698003i bk1: 64a 1698002i bk2: 64a 1698003i bk3: 64a 1698002i bk4: 32a 1698032i bk5: 32a 1698032i bk6: 0a 1698074i bk7: 0a 1698074i bk8: 0a 1698074i bk9: 0a 1698074i bk10: 0a 1698074i bk11: 0a 1698074i bk12: 0a 1698074i bk13: 0a 1698074i bk14: 0a 1698074i bk15: 0a 1698074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1698074 
util_bw = 320 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 1697384 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1698074 
n_nop = 1697748 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00179733
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698074 n_nop=1697748 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001884
n_activity=932 dram_eff=0.3433
bk0: 64a 1698002i bk1: 64a 1698004i bk2: 64a 1698002i bk3: 64a 1698004i bk4: 32a 1698032i bk5: 32a 1698033i bk6: 0a 1698074i bk7: 0a 1698074i bk8: 0a 1698074i bk9: 0a 1698074i bk10: 0a 1698074i bk11: 0a 1698074i bk12: 0a 1698074i bk13: 0a 1698074i bk14: 0a 1698074i bk15: 0a 1698074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1698074 
util_bw = 320 
Wasted_Col = 367 
Wasted_Row = 0 
Idle = 1697387 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 295 
rwq = 0 
CCDLc_limit_alone = 295 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1698074 
n_nop = 1697748 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00178732
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698074 n_nop=1697748 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001884
n_activity=932 dram_eff=0.3433
bk0: 64a 1698002i bk1: 64a 1698002i bk2: 64a 1698002i bk3: 64a 1698002i bk4: 32a 1698032i bk5: 32a 1698032i bk6: 0a 1698074i bk7: 0a 1698074i bk8: 0a 1698074i bk9: 0a 1698074i bk10: 0a 1698074i bk11: 0a 1698074i bk12: 0a 1698074i bk13: 0a 1698074i bk14: 0a 1698074i bk15: 0a 1698074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1698074 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1697382 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1698074 
n_nop = 1697748 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00180204
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698074 n_nop=1697748 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001884
n_activity=932 dram_eff=0.3433
bk0: 64a 1698002i bk1: 64a 1698002i bk2: 64a 1698002i bk3: 64a 1698002i bk4: 32a 1698032i bk5: 32a 1698032i bk6: 0a 1698074i bk7: 0a 1698074i bk8: 0a 1698074i bk9: 0a 1698074i bk10: 0a 1698074i bk11: 0a 1698074i bk12: 0a 1698074i bk13: 0a 1698074i bk14: 0a 1698074i bk15: 0a 1698074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1698074 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1697382 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1698074 
n_nop = 1697748 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00186977
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698074 n_nop=1697748 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001884
n_activity=932 dram_eff=0.3433
bk0: 64a 1698002i bk1: 64a 1698002i bk2: 64a 1698002i bk3: 64a 1698002i bk4: 32a 1698032i bk5: 32a 1698032i bk6: 0a 1698074i bk7: 0a 1698074i bk8: 0a 1698074i bk9: 0a 1698074i bk10: 0a 1698074i bk11: 0a 1698074i bk12: 0a 1698074i bk13: 0a 1698074i bk14: 0a 1698074i bk15: 0a 1698074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1698074 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1697382 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1698074 
n_nop = 1697748 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00187271
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698074 n_nop=1697748 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001884
n_activity=932 dram_eff=0.3433
bk0: 64a 1698002i bk1: 64a 1698004i bk2: 64a 1698002i bk3: 64a 1698004i bk4: 32a 1698032i bk5: 32a 1698033i bk6: 0a 1698074i bk7: 0a 1698074i bk8: 0a 1698074i bk9: 0a 1698074i bk10: 0a 1698074i bk11: 0a 1698074i bk12: 0a 1698074i bk13: 0a 1698074i bk14: 0a 1698074i bk15: 0a 1698074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1698074 
util_bw = 320 
Wasted_Col = 367 
Wasted_Row = 0 
Idle = 1697387 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 295 
rwq = 0 
CCDLc_limit_alone = 295 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1698074 
n_nop = 1697748 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00183149
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698074 n_nop=1697748 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001884
n_activity=932 dram_eff=0.3433
bk0: 64a 1698002i bk1: 64a 1698002i bk2: 64a 1698002i bk3: 64a 1698002i bk4: 32a 1698032i bk5: 32a 1698032i bk6: 0a 1698074i bk7: 0a 1698074i bk8: 0a 1698074i bk9: 0a 1698074i bk10: 0a 1698074i bk11: 0a 1698074i bk12: 0a 1698074i bk13: 0a 1698074i bk14: 0a 1698074i bk15: 0a 1698074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1698074 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1697382 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1698074 
n_nop = 1697748 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00183149
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698074 n_nop=1697748 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001884
n_activity=932 dram_eff=0.3433
bk0: 64a 1698002i bk1: 64a 1698002i bk2: 64a 1698002i bk3: 64a 1698002i bk4: 32a 1698032i bk5: 32a 1698032i bk6: 0a 1698074i bk7: 0a 1698074i bk8: 0a 1698074i bk9: 0a 1698074i bk10: 0a 1698074i bk11: 0a 1698074i bk12: 0a 1698074i bk13: 0a 1698074i bk14: 0a 1698074i bk15: 0a 1698074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1698074 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1697382 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1698074 
n_nop = 1697748 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00187271
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698074 n_nop=1697748 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001884
n_activity=932 dram_eff=0.3433
bk0: 64a 1698002i bk1: 64a 1698002i bk2: 64a 1698002i bk3: 64a 1698002i bk4: 32a 1698032i bk5: 32a 1698032i bk6: 0a 1698074i bk7: 0a 1698074i bk8: 0a 1698074i bk9: 0a 1698074i bk10: 0a 1698074i bk11: 0a 1698074i bk12: 0a 1698074i bk13: 0a 1698074i bk14: 0a 1698074i bk15: 0a 1698074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1698074 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1697382 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1698074 
n_nop = 1697748 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00187271
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698074 n_nop=1697748 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001884
n_activity=932 dram_eff=0.3433
bk0: 64a 1698002i bk1: 64a 1698002i bk2: 64a 1698002i bk3: 64a 1698002i bk4: 32a 1698032i bk5: 32a 1698032i bk6: 0a 1698074i bk7: 0a 1698074i bk8: 0a 1698074i bk9: 0a 1698074i bk10: 0a 1698074i bk11: 0a 1698074i bk12: 0a 1698074i bk13: 0a 1698074i bk14: 0a 1698074i bk15: 0a 1698074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1698074 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1697382 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1698074 
n_nop = 1697748 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00187271
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698074 n_nop=1697748 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001884
n_activity=932 dram_eff=0.3433
bk0: 64a 1698002i bk1: 64a 1698003i bk2: 64a 1698002i bk3: 64a 1698003i bk4: 32a 1698032i bk5: 32a 1698032i bk6: 0a 1698074i bk7: 0a 1698074i bk8: 0a 1698074i bk9: 0a 1698074i bk10: 0a 1698074i bk11: 0a 1698074i bk12: 0a 1698074i bk13: 0a 1698074i bk14: 0a 1698074i bk15: 0a 1698074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1698074 
util_bw = 320 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 1697384 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1698074 
n_nop = 1697748 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001830 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00182972
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698074 n_nop=1697748 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001884
n_activity=932 dram_eff=0.3433
bk0: 64a 1698003i bk1: 64a 1698002i bk2: 64a 1698003i bk3: 64a 1698002i bk4: 32a 1698032i bk5: 32a 1698032i bk6: 0a 1698074i bk7: 0a 1698074i bk8: 0a 1698074i bk9: 0a 1698074i bk10: 0a 1698074i bk11: 0a 1698074i bk12: 0a 1698074i bk13: 0a 1698074i bk14: 0a 1698074i bk15: 0a 1698074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1698074 
util_bw = 320 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 1697384 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1698074 
n_nop = 1697748 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017885
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698074 n_nop=1697748 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001884
n_activity=932 dram_eff=0.3433
bk0: 64a 1698002i bk1: 64a 1698002i bk2: 64a 1698002i bk3: 64a 1698002i bk4: 32a 1698032i bk5: 32a 1698032i bk6: 0a 1698074i bk7: 0a 1698074i bk8: 0a 1698074i bk9: 0a 1698074i bk10: 0a 1698074i bk11: 0a 1698074i bk12: 0a 1698074i bk13: 0a 1698074i bk14: 0a 1698074i bk15: 0a 1698074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1698074 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1697382 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1698074 
n_nop = 1697748 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00183149
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698074 n_nop=1697748 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001884
n_activity=932 dram_eff=0.3433
bk0: 64a 1698002i bk1: 64a 1698002i bk2: 64a 1698002i bk3: 64a 1698002i bk4: 32a 1698032i bk5: 32a 1698032i bk6: 0a 1698074i bk7: 0a 1698074i bk8: 0a 1698074i bk9: 0a 1698074i bk10: 0a 1698074i bk11: 0a 1698074i bk12: 0a 1698074i bk13: 0a 1698074i bk14: 0a 1698074i bk15: 0a 1698074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1698074 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1697382 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1698074 
n_nop = 1697748 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00183149
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698074 n_nop=1697748 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001884
n_activity=932 dram_eff=0.3433
bk0: 64a 1698002i bk1: 64a 1698003i bk2: 64a 1698002i bk3: 64a 1698003i bk4: 32a 1698032i bk5: 32a 1698032i bk6: 0a 1698074i bk7: 0a 1698074i bk8: 0a 1698074i bk9: 0a 1698074i bk10: 0a 1698074i bk11: 0a 1698074i bk12: 0a 1698074i bk13: 0a 1698074i bk14: 0a 1698074i bk15: 0a 1698074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1698074 
util_bw = 320 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 1697384 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1698074 
n_nop = 1697748 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001830 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00182972
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698074 n_nop=1697748 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001884
n_activity=932 dram_eff=0.3433
bk0: 64a 1698003i bk1: 64a 1698002i bk2: 64a 1698003i bk3: 64a 1698002i bk4: 32a 1698032i bk5: 32a 1698032i bk6: 0a 1698074i bk7: 0a 1698074i bk8: 0a 1698074i bk9: 0a 1698074i bk10: 0a 1698074i bk11: 0a 1698074i bk12: 0a 1698074i bk13: 0a 1698074i bk14: 0a 1698074i bk15: 0a 1698074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1698074 
util_bw = 320 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 1697384 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1698074 
n_nop = 1697748 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017885

========= L2 cache stats =========
L2_cache_bank[0]: Access = 464, Miss = 224, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 496, Miss = 264, Miss_rate = 0.532, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 424, Miss = 224, Miss_rate = 0.528, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 446, Miss = 224, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 344, Miss = 192, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 362, Miss = 192, Miss_rate = 0.530, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 368, Miss = 192, Miss_rate = 0.522, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 371, Miss = 192, Miss_rate = 0.518, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 371, Miss = 192, Miss_rate = 0.518, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 374, Miss = 192, Miss_rate = 0.513, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 374, Miss = 192, Miss_rate = 0.513, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 374, Miss = 192, Miss_rate = 0.513, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 300, Miss = 192, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 300, Miss = 192, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 300, Miss = 192, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 300, Miss = 192, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 300, Miss = 192, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 312, Miss = 192, Miss_rate = 0.615, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 312, Miss = 192, Miss_rate = 0.615, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 318, Miss = 192, Miss_rate = 0.604, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 21418
L2_total_cache_misses = 12840
L2_total_cache_miss_rate = 0.5995
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 858
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2560
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7680
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 39
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 7680
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 640
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 1920
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 11098
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 80
	L2_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 10240
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=34218
icnt_total_pkts_simt_to_mem=34218
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 34218
Req_Network_cycles = 2261436
Req_Network_injected_packets_per_cycle =       0.0151 
Req_Network_conflicts_per_cycle =       0.0087
Req_Network_conflicts_per_cycle_util =       0.7442
Req_Bank_Level_Parallism =       1.2900
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0108
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0002

Reply_Network_injected_packets_num = 34218
Reply_Network_cycles = 2261436
Reply_Network_injected_packets_per_cycle =        0.0151
Reply_Network_conflicts_per_cycle =        0.0230
Reply_Network_conflicts_per_cycle_util =       2.0634
Reply_Bank_Level_Parallism =       1.3559
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0012
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0002
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 14 min, 22 sec (8062 sec)
gpgpu_simulation_rate = 37433 (inst/sec)
gpgpu_simulation_rate = 280 (cycle/sec)
gpgpu_silicon_slowdown = 4042857x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd367e1a1c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd367e1a10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd367e1a08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd367e1a00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd367e1a18..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 6: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 6 
gpu_sim_cycle = 455895
gpu_sim_insn = 60357512
gpu_ipc =     132.3934
gpu_tot_sim_cycle = 2717331
gpu_tot_sim_insn = 362144592
gpu_tot_ipc =     133.2722
gpu_tot_issued_cta = 24
gpu_occupancy = 12.4738% 
gpu_tot_occupancy = 12.4736% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0150
partiton_level_parallism_total  =       0.0151
partiton_level_parallism_util =       1.2878
partiton_level_parallism_util_total  =       1.2896
L2_BW  =       0.5443 GB/Sec
L2_BW_total  =       0.5475 GB/Sec
gpu_total_sim_rate=37388

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17922, Miss = 1060, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17922, Miss = 1066, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17922, Miss = 1078, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17924, Miss = 1078, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17922, Miss = 1068, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17924, Miss = 1078, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17922, Miss = 1074, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17922, Miss = 1076, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17922, Miss = 1066, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17924, Miss = 1068, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17924, Miss = 1080, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17922, Miss = 1076, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17922, Miss = 1068, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 17922, Miss = 1076, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 17922, Miss = 1076, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 17922, Miss = 1076, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 17922, Miss = 1066, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 17922, Miss = 1066, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 17922, Miss = 1078, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 17924, Miss = 1078, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 17922, Miss = 1068, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 17924, Miss = 1078, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 17922, Miss = 1076, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 17922, Miss = 1076, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 430140
	L1D_total_cache_misses = 25750
	L1D_total_cache_miss_rate = 0.0599
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 404390
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7375
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6039
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 12288
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 417804
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 48
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 12288

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94050, 94014, 94014, 94014, 94014, 94014, 94014, 94014, 
gpgpu_n_tot_thrd_icount = 596546592
gpgpu_n_tot_w_icount = 18642081
gpgpu_n_stall_shd_mem = 244764
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 12288
gpgpu_n_mem_read_global = 13324
gpgpu_n_mem_write_global = 15456
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6316032
gpgpu_n_store_insn = 104592
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 294912
gpgpu_n_param_mem_insn = 49152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 229644
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 15120
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5277423	W0_Idle:259497	W0_Scoreboard:19121124	W1:864	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:9437184	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8613504
single_issue_nums: WS0:4513536	WS1:4512672	WS2:4512672	WS3:4512672	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 106592 {8:13324,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 125184 {8:15408,40:48,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 491520 {40:12288,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 532960 {40:13324,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 123648 {8:15456,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 98304 {8:12288,}
maxmflatency = 1313 
max_icnt2mem_latency = 526 
maxmrqlatency = 52 
max_icnt2sh_latency = 126 
averagemflatency = 547 
avg_icnt2mem_latency = 72 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 7 
mrq_lat_table:1498 	951 	1975 	3206 	3975 	707 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12518 	3912 	24092 	546 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	13605 	243 	0 	14145 	1816 	2094 	5694 	3333 	138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	31299 	3183 	2590 	1353 	1659 	984 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	51 	40 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      7592      6277      7592      6277      7592      6277         0         0         0         0         0         0         0         0         0         0 
dram[1]:      7578      6265      7578      6265      7578      6265         0         0         0         0         0         0         0         0         0         0 
dram[2]:    441456      6626      7565      6626      7565      6626         0         0         0         0         0         0         0         0         0         0 
dram[3]:      7553      6237      7553      6237      7553      6237         0         0         0         0         0         0         0         0         0         0 
dram[4]:      7541      6224      7541      6224      7541      6224         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7526      6212      7526      6212      7526      6212         0         0         0         0         0         0         0         0         0         0 
dram[6]:      7513      6199      7513      6199      7513      6199         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7501      6185      7501      6185      7501      6185         0         0         0         0         0         0         0         0         0         0 
dram[8]:      6069      5863      6069      5863      6069      5863         0         0         0         0         0         0         0         0         0         0 
dram[9]:      6056      5851      6056      5851      6056      5851         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6044      5836      6044      5836      6044      5836         0         0         0         0         0         0         0         0         0         0 
dram[11]:      6032      5823      6032      5823      6032      5823         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6017      5811      6017      5811      6017      5811         0         0         0         0         0         0         0         0         0         0 
dram[13]:      6004      5799      6004      5799      6004      5799         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5992      5784      5992      5784      5992      5784         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5980      5771      5980      5771      5980      5771         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5965      5655      5965      5655      5965      5655         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5952      5642      5952      5642      5952      5642         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5939      5630      5939      5630      5939      5630         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5927      5617      5927      5617      5927      5617         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5914      5603      5914      5603      5914      5603         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5900      5590      5900      5590      5900      5590         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5887      5578      5887      5578      5887      5578         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5875      5566      5875      5566      5875      5566         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6172      5759      6172      5759      6172      5759         0         0         0         0         0         0         0         0         0         0 
dram[25]:      6160      5747      6160      5747      6160      5747         0         0         0         0         0         0         0         0         0         0 
dram[26]:      6147      5732      6147      5732      6147      5732         0         0         0         0         0         0         0         0         0         0 
dram[27]:      6133      5719      6133      5719      6133      5719         0         0         0         0         0         0         0         0         0         0 
dram[28]:      6120      5707      6120      5707      6120      5707         0         0         0         0         0         0         0         0         0         0 
dram[29]:      6108      5695      6108      5695      6108      5695         0         0         0         0         0         0         0         0         0         0 
dram[30]:      6096      5680      6096      5680      6096      5680         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6081      5667      6081      5667      6081      5667         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 17.600000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 12312/196 = 62.816326
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
total dram reads = 12288
min_bank_accesses = 0!
chip skew: 384/384 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 24
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3585      3674       634       797       442       701    none      none      none      none      none      none      none      none      none      none  
dram[1]:       3410      3672       629       793       440       700    none      none      none      none      none      none      none      none      none      none  
dram[2]:       2845      3857       624       978       437       885    none      none      none      none      none      none      none      none      none      none  
dram[3]:       3406      3662       622       786       435       693    none      none      none      none      none      none      none      none      none      none  
dram[4]:       3406      3661       623       788       433       691    none      none      none      none      none      none      none      none      none      none  
dram[5]:       3405      3660       617       787       430       689    none      none      none      none      none      none      none      none      none      none  
dram[6]:       3403      3649       614       775       427       682    none      none      none      none      none      none      none      none      none      none  
dram[7]:       3398      3639       611       765       424       671    none      none      none      none      none      none      none      none      none      none  
dram[8]:       3658      3593       872       717       682       623    none      none      none      none      none      none      none      none      none      none  
dram[9]:       3653      3585       867       709       679       615    none      none      none      none      none      none      none      none      none      none  
dram[10]:       3653      3575       865       700       677       606    none      none      none      none      none      none      none      none      none      none  
dram[11]:       3651      3565       865       690       677       596    none      none      none      none      none      none      none      none      none      none  
dram[12]:       3650      3555       864       683       674       588    none      none      none      none      none      none      none      none      none      none  
dram[13]:       3646      3550       866       679       672       580    none      none      none      none      none      none      none      none      none      none  
dram[14]:       3672      3536       885       667       696       570    none      none      none      none      none      none      none      none      none      none  
dram[15]:       3723      3525       938       654       751       560    none      none      none      none      none      none      none      none      none      none  
dram[16]:       3798      3517      1014       648       821       554    none      none      none      none      none      none      none      none      none      none  
dram[17]:       3820      3507      1035       639       847       544    none      none      none      none      none      none      none      none      none      none  
dram[18]:       3827      3497      1040       629       853       535    none      none      none      none      none      none      none      none      none      none  
dram[19]:       3815      3488      1030       620       843       526    none      none      none      none      none      none      none      none      none      none  
dram[20]:       3811      3479      1028       614       837       518    none      none      none      none      none      none      none      none      none      none  
dram[21]:       3808      3467      1027       604       833       508    none      none      none      none      none      none      none      none      none      none  
dram[22]:       3801      3456      1015       594       827       499    none      none      none      none      none      none      none      none      none      none  
dram[23]:       3792      3448      1007       585       820       491    none      none      none      none      none      none      none      none      none      none  
dram[24]:       3825      3545      1039       683       850       588    none      none      none      none      none      none      none      none      none      none  
dram[25]:       3821      3534      1041       673       849       580    none      none      none      none      none      none      none      none      none      none  
dram[26]:       3820      3524      1038       664       847       570    none      none      none      none      none      none      none      none      none      none  
dram[27]:       3817      3514      1035       655       845       561    none      none      none      none      none      none      none      none      none      none  
dram[28]:       3820      3506      1040       654       843       552    none      none      none      none      none      none      none      none      none      none  
dram[29]:       3823      3495      1046       646       851       544    none      none      none      none      none      none      none      none      none      none  
dram[30]:       3823      3483      1041       628       849       535    none      none      none      none      none      none      none      none      none      none  
dram[31]:       3822      3474      1040       619       851       526    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1034      1027       524       953       524       953       215       203       200       200         0         0       224       214         0         0
dram[1]:       1036      1029       514       945       514       945       244       187       187       187         0         0       202       187         0         0
dram[2]:       1038      1313       505      1310       505      1310       231       187       196       187         0         0       189       187         0         0
dram[3]:       1026      1026       497       925       497       925       187       187       187       187         0         0       187       187         0         0
dram[4]:       1028      1028       489       916       489       916       227       204       230       232         0         0       224       228         0         0
dram[5]:       1029      1027       479       908       479       908       189       245       218       188         0         0       187       187         0         0
dram[6]:       1031      1027       469       899       469       899       187       187       187       187         0         0       187       187         0         0
dram[7]:       1033      1026       461       889       461       889       187       187       187       187         0         0       187       187         0         0
dram[8]:       1035      1028       810       667       810       667       224       201       190       202         0         0       203       204         0         0
dram[9]:       1026      1027       800       659       800       659       188       187       205       187         0         0       224       187         0         0
dram[10]:       1028      1026       792       649       792       649       196       215       222       188         0         0       222       192         0         0
dram[11]:       1027      1026       784       639       784       639       193       187       189       187         0         0       196       187         0         0
dram[12]:       1029      1023       774       631       774       631       196       206       224       188         0         0       216       197         0         0
dram[13]:       1026      1020       764       623       764       623       213       311       218       211         0         0       219       258         0         0
dram[14]:       1028      1017       756       613       756       613       224       253       216       241         0         0       195       222         0         0
dram[15]:       1027      1019       748       603       748       603       187       187       188       187         0         0       187       187         0         0
dram[16]:       1029      1015       738       633       738       633       302       200       261       223         0         0       235       221         0         0
dram[17]:       1026      1011       728       624       728       624       218       219       213       213         0         0       189       187         0         0
dram[18]:       1028      1007       719       613       719       613       189       187       187       187         0         0       187       187         0         0
dram[19]:       1027      1009       716       605       716       605       187       188       187       187         0         0       187       187         0         0
dram[20]:       1029      1005       721       597       721       597       216       256       240       201         0         0       228       237         0         0
dram[21]:       1026      1002       726       587       726       587       257       245       211       187         0         0       249       194         0         0
dram[22]:       1028       999       731       577       731       577       239       232       242       191         0         0       226       189         0         0
dram[23]:       1027       998       736       569       736       569       197       187       201       187         0         0       189       187         0         0
dram[24]:       1029       995       927       630       927       630       265       232       232       225         0         0       255       196         0         0
dram[25]:       1026       992       932       621       932       621       214       187       230       188         0         0       245       187         0         0
dram[26]:       1028       989       937       613       937       613       210       198       221       205         0         0       214       214         0         0
dram[27]:       1027       991       942       604       942       604       251       187       187       187         0         0       228       187         0         0
dram[28]:       1029       987       947       595       947       595       250       253       257       256         0         0       254       257         0         0
dram[29]:       1026       984       952       585       952       585       255       244       239       237         0         0       286       284         0         0
dram[30]:       1028       981       957       577       957       577       216       187       201       188         0         0       244       187         0         0
dram[31]:       1025       980       930       570       930       570       207       187       187       187         0         0       221       187         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040398 n_nop=2040008 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1170 dram_eff=0.3282
bk0: 64a 2040330i bk1: 64a 2040328i bk2: 64a 2040331i bk3: 64a 2040329i bk4: 64a 2040331i bk5: 64a 2040329i bk6: 0a 2040398i bk7: 0a 2040398i bk8: 0a 2040398i bk9: 0a 2040398i bk10: 0a 2040398i bk11: 0a 2040398i bk12: 0a 2040398i bk13: 0a 2040398i bk14: 0a 2040398i bk15: 0a 2040398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2040398 
util_bw = 384 
Wasted_Col = 410 
Wasted_Row = 0 
Idle = 2039604 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 338 
rwq = 0 
CCDLc_limit_alone = 338 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2040398 
n_nop = 2040008 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00121937
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040398 n_nop=2040008 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1148 dram_eff=0.3345
bk0: 64a 2040329i bk1: 64a 2040326i bk2: 64a 2040330i bk3: 64a 2040327i bk4: 64a 2040330i bk5: 64a 2040327i bk6: 0a 2040398i bk7: 0a 2040398i bk8: 0a 2040398i bk9: 0a 2040398i bk10: 0a 2040398i bk11: 0a 2040398i bk12: 0a 2040398i bk13: 0a 2040398i bk14: 0a 2040398i bk15: 0a 2040398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2040398 
util_bw = 384 
Wasted_Col = 419 
Wasted_Row = 0 
Idle = 2039595 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 347 
rwq = 0 
CCDLc_limit_alone = 347 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2040398 
n_nop = 2040008 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00122721
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040398 n_nop=2039976 n_act=10 n_pre=4 n_ref_event=0 n_req=408 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=24 bw_util=0.0002
n_activity=1400 dram_eff=0.2914
bk0: 64a 2040240i bk1: 64a 2040319i bk2: 64a 2040330i bk3: 64a 2040322i bk4: 64a 2040330i bk5: 64a 2040322i bk6: 0a 2040398i bk7: 0a 2040398i bk8: 0a 2040398i bk9: 0a 2040398i bk10: 0a 2040398i bk11: 0a 2040398i bk12: 0a 2040398i bk13: 0a 2040398i bk14: 0a 2040398i bk15: 0a 2040398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975490
Row_Buffer_Locality_read = 0.981771
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.009740
Bank_Level_Parallism_Col = 1.006920
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.051903
GrpLevelPara = 1.006920 

BW Util details:
bwutil = 0.000200 
total_CMD = 2040398 
util_bw = 408 
Wasted_Col = 468 
Wasted_Row = 48 
Idle = 2039474 

BW Util Bottlenecks: 
RCDc_limit = 83 
RCDWRc_limit = 27 
WTRc_limit = 30 
RTWc_limit = 0 
CCDLc_limit = 349 
rwq = 0 
CCDLc_limit_alone = 349 
WTRc_limit_alone = 30 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2040398 
n_nop = 2039976 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 24 
n_act = 10 
n_pre = 4 
n_ref = 0 
n_req = 408 
total_req = 408 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 408 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000200 
Either_Row_CoL_Bus_Util = 0.000207 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00163694
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040398 n_nop=2040008 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1140 dram_eff=0.3368
bk0: 64a 2040328i bk1: 64a 2040326i bk2: 64a 2040329i bk3: 64a 2040327i bk4: 64a 2040329i bk5: 64a 2040327i bk6: 0a 2040398i bk7: 0a 2040398i bk8: 0a 2040398i bk9: 0a 2040398i bk10: 0a 2040398i bk11: 0a 2040398i bk12: 0a 2040398i bk13: 0a 2040398i bk14: 0a 2040398i bk15: 0a 2040398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2040398 
util_bw = 384 
Wasted_Col = 422 
Wasted_Row = 0 
Idle = 2039592 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 350 
rwq = 0 
CCDLc_limit_alone = 350 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2040398 
n_nop = 2040008 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00130661
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040398 n_nop=2040008 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1138 dram_eff=0.3374
bk0: 64a 2040328i bk1: 64a 2040326i bk2: 64a 2040329i bk3: 64a 2040327i bk4: 64a 2040329i bk5: 64a 2040327i bk6: 0a 2040398i bk7: 0a 2040398i bk8: 0a 2040398i bk9: 0a 2040398i bk10: 0a 2040398i bk11: 0a 2040398i bk12: 0a 2040398i bk13: 0a 2040398i bk14: 0a 2040398i bk15: 0a 2040398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2040398 
util_bw = 384 
Wasted_Col = 422 
Wasted_Row = 0 
Idle = 2039592 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 350 
rwq = 0 
CCDLc_limit_alone = 350 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2040398 
n_nop = 2040008 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00135954
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040398 n_nop=2040008 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1138 dram_eff=0.3374
bk0: 64a 2040328i bk1: 64a 2040326i bk2: 64a 2040330i bk3: 64a 2040327i bk4: 64a 2040330i bk5: 64a 2040327i bk6: 0a 2040398i bk7: 0a 2040398i bk8: 0a 2040398i bk9: 0a 2040398i bk10: 0a 2040398i bk11: 0a 2040398i bk12: 0a 2040398i bk13: 0a 2040398i bk14: 0a 2040398i bk15: 0a 2040398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2040398 
util_bw = 384 
Wasted_Col = 420 
Wasted_Row = 0 
Idle = 2039594 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 348 
rwq = 0 
CCDLc_limit_alone = 348 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2040398 
n_nop = 2040008 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00143354
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040398 n_nop=2040008 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1136 dram_eff=0.338
bk0: 64a 2040328i bk1: 64a 2040326i bk2: 64a 2040330i bk3: 64a 2040327i bk4: 64a 2040330i bk5: 64a 2040327i bk6: 0a 2040398i bk7: 0a 2040398i bk8: 0a 2040398i bk9: 0a 2040398i bk10: 0a 2040398i bk11: 0a 2040398i bk12: 0a 2040398i bk13: 0a 2040398i bk14: 0a 2040398i bk15: 0a 2040398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2040398 
util_bw = 384 
Wasted_Col = 420 
Wasted_Row = 0 
Idle = 2039594 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 348 
rwq = 0 
CCDLc_limit_alone = 348 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2040398 
n_nop = 2040008 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00149481
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040398 n_nop=2040008 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1125 dram_eff=0.3413
bk0: 64a 2040328i bk1: 64a 2040326i bk2: 64a 2040330i bk3: 64a 2040326i bk4: 64a 2040330i bk5: 64a 2040326i bk6: 0a 2040398i bk7: 0a 2040398i bk8: 0a 2040398i bk9: 0a 2040398i bk10: 0a 2040398i bk11: 0a 2040398i bk12: 0a 2040398i bk13: 0a 2040398i bk14: 0a 2040398i bk15: 0a 2040398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2040398 
util_bw = 384 
Wasted_Col = 422 
Wasted_Row = 0 
Idle = 2039592 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 350 
rwq = 0 
CCDLc_limit_alone = 350 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2040398 
n_nop = 2040008 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00156636
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040398 n_nop=2040008 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1104 dram_eff=0.3478
bk0: 64a 2040327i bk1: 64a 2040327i bk2: 64a 2040327i bk3: 64a 2040327i bk4: 64a 2040327i bk5: 64a 2040327i bk6: 0a 2040398i bk7: 0a 2040398i bk8: 0a 2040398i bk9: 0a 2040398i bk10: 0a 2040398i bk11: 0a 2040398i bk12: 0a 2040398i bk13: 0a 2040398i bk14: 0a 2040398i bk15: 0a 2040398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2040398 
util_bw = 384 
Wasted_Col = 426 
Wasted_Row = 0 
Idle = 2039588 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 354 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2040398 
n_nop = 2040008 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00168055
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040398 n_nop=2040008 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1104 dram_eff=0.3478
bk0: 64a 2040326i bk1: 64a 2040327i bk2: 64a 2040326i bk3: 64a 2040327i bk4: 64a 2040326i bk5: 64a 2040327i bk6: 0a 2040398i bk7: 0a 2040398i bk8: 0a 2040398i bk9: 0a 2040398i bk10: 0a 2040398i bk11: 0a 2040398i bk12: 0a 2040398i bk13: 0a 2040398i bk14: 0a 2040398i bk15: 0a 2040398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2040398 
util_bw = 384 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 2039585 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 357 
rwq = 0 
CCDLc_limit_alone = 357 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2040398 
n_nop = 2040008 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00170261
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040398 n_nop=2040008 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1104 dram_eff=0.3478
bk0: 64a 2040326i bk1: 64a 2040328i bk2: 64a 2040326i bk3: 64a 2040328i bk4: 64a 2040326i bk5: 64a 2040328i bk6: 0a 2040398i bk7: 0a 2040398i bk8: 0a 2040398i bk9: 0a 2040398i bk10: 0a 2040398i bk11: 0a 2040398i bk12: 0a 2040398i bk13: 0a 2040398i bk14: 0a 2040398i bk15: 0a 2040398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2040398 
util_bw = 384 
Wasted_Col = 426 
Wasted_Row = 0 
Idle = 2039588 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 354 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2040398 
n_nop = 2040008 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00170114
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040398 n_nop=2040008 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1104 dram_eff=0.3478
bk0: 64a 2040326i bk1: 64a 2040328i bk2: 64a 2040326i bk3: 64a 2040328i bk4: 64a 2040326i bk5: 64a 2040328i bk6: 0a 2040398i bk7: 0a 2040398i bk8: 0a 2040398i bk9: 0a 2040398i bk10: 0a 2040398i bk11: 0a 2040398i bk12: 0a 2040398i bk13: 0a 2040398i bk14: 0a 2040398i bk15: 0a 2040398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2040398 
util_bw = 384 
Wasted_Col = 426 
Wasted_Row = 0 
Idle = 2039588 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 354 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2040398 
n_nop = 2040008 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00168202
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040398 n_nop=2040008 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1104 dram_eff=0.3478
bk0: 64a 2040327i bk1: 64a 2040326i bk2: 64a 2040327i bk3: 64a 2040326i bk4: 64a 2040327i bk5: 64a 2040326i bk6: 0a 2040398i bk7: 0a 2040398i bk8: 0a 2040398i bk9: 0a 2040398i bk10: 0a 2040398i bk11: 0a 2040398i bk12: 0a 2040398i bk13: 0a 2040398i bk14: 0a 2040398i bk15: 0a 2040398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2040398 
util_bw = 384 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 2039585 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 357 
rwq = 0 
CCDLc_limit_alone = 357 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2040398 
n_nop = 2040008 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00168055
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040398 n_nop=2040008 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1104 dram_eff=0.3478
bk0: 64a 2040326i bk1: 64a 2040326i bk2: 64a 2040326i bk3: 64a 2040326i bk4: 64a 2040326i bk5: 64a 2040326i bk6: 0a 2040398i bk7: 0a 2040398i bk8: 0a 2040398i bk9: 0a 2040398i bk10: 0a 2040398i bk11: 0a 2040398i bk12: 0a 2040398i bk13: 0a 2040398i bk14: 0a 2040398i bk15: 0a 2040398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2040398 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2039582 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2040398 
n_nop = 2040008 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172319
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040398 n_nop=2040008 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1104 dram_eff=0.3478
bk0: 64a 2040326i bk1: 64a 2040327i bk2: 64a 2040326i bk3: 64a 2040327i bk4: 64a 2040326i bk5: 64a 2040327i bk6: 0a 2040398i bk7: 0a 2040398i bk8: 0a 2040398i bk9: 0a 2040398i bk10: 0a 2040398i bk11: 0a 2040398i bk12: 0a 2040398i bk13: 0a 2040398i bk14: 0a 2040398i bk15: 0a 2040398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2040398 
util_bw = 384 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 2039585 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 357 
rwq = 0 
CCDLc_limit_alone = 357 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2040398 
n_nop = 2040008 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001683 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0016835
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040398 n_nop=2040008 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1104 dram_eff=0.3478
bk0: 64a 2040326i bk1: 64a 2040326i bk2: 64a 2040326i bk3: 64a 2040326i bk4: 64a 2040326i bk5: 64a 2040326i bk6: 0a 2040398i bk7: 0a 2040398i bk8: 0a 2040398i bk9: 0a 2040398i bk10: 0a 2040398i bk11: 0a 2040398i bk12: 0a 2040398i bk13: 0a 2040398i bk14: 0a 2040398i bk15: 0a 2040398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2040398 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2039582 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2040398 
n_nop = 2040008 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171437
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040398 n_nop=2040008 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1104 dram_eff=0.3478
bk0: 64a 2040327i bk1: 64a 2040326i bk2: 64a 2040327i bk3: 64a 2040326i bk4: 64a 2040327i bk5: 64a 2040326i bk6: 0a 2040398i bk7: 0a 2040398i bk8: 0a 2040398i bk9: 0a 2040398i bk10: 0a 2040398i bk11: 0a 2040398i bk12: 0a 2040398i bk13: 0a 2040398i bk14: 0a 2040398i bk15: 0a 2040398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2040398 
util_bw = 384 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 2039585 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 357 
rwq = 0 
CCDLc_limit_alone = 357 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2040398 
n_nop = 2040008 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00168938
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040398 n_nop=2040008 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1104 dram_eff=0.3478
bk0: 64a 2040326i bk1: 64a 2040328i bk2: 64a 2040326i bk3: 64a 2040328i bk4: 64a 2040326i bk5: 64a 2040328i bk6: 0a 2040398i bk7: 0a 2040398i bk8: 0a 2040398i bk9: 0a 2040398i bk10: 0a 2040398i bk11: 0a 2040398i bk12: 0a 2040398i bk13: 0a 2040398i bk14: 0a 2040398i bk15: 0a 2040398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2040398 
util_bw = 384 
Wasted_Col = 426 
Wasted_Row = 0 
Idle = 2039588 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 354 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2040398 
n_nop = 2040008 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00167908
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040398 n_nop=2040008 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1104 dram_eff=0.3478
bk0: 64a 2040326i bk1: 64a 2040326i bk2: 64a 2040326i bk3: 64a 2040326i bk4: 64a 2040326i bk5: 64a 2040326i bk6: 0a 2040398i bk7: 0a 2040398i bk8: 0a 2040398i bk9: 0a 2040398i bk10: 0a 2040398i bk11: 0a 2040398i bk12: 0a 2040398i bk13: 0a 2040398i bk14: 0a 2040398i bk15: 0a 2040398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2040398 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2039582 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2040398 
n_nop = 2040008 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169379
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040398 n_nop=2040008 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1104 dram_eff=0.3478
bk0: 64a 2040326i bk1: 64a 2040326i bk2: 64a 2040326i bk3: 64a 2040326i bk4: 64a 2040326i bk5: 64a 2040326i bk6: 0a 2040398i bk7: 0a 2040398i bk8: 0a 2040398i bk9: 0a 2040398i bk10: 0a 2040398i bk11: 0a 2040398i bk12: 0a 2040398i bk13: 0a 2040398i bk14: 0a 2040398i bk15: 0a 2040398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2040398 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2039582 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2040398 
n_nop = 2040008 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001761 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176142
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040398 n_nop=2040008 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1104 dram_eff=0.3478
bk0: 64a 2040326i bk1: 64a 2040326i bk2: 64a 2040326i bk3: 64a 2040326i bk4: 64a 2040326i bk5: 64a 2040326i bk6: 0a 2040398i bk7: 0a 2040398i bk8: 0a 2040398i bk9: 0a 2040398i bk10: 0a 2040398i bk11: 0a 2040398i bk12: 0a 2040398i bk13: 0a 2040398i bk14: 0a 2040398i bk15: 0a 2040398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2040398 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2039582 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2040398 
n_nop = 2040008 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176436
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040398 n_nop=2040008 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1104 dram_eff=0.3478
bk0: 64a 2040326i bk1: 64a 2040328i bk2: 64a 2040326i bk3: 64a 2040328i bk4: 64a 2040326i bk5: 64a 2040328i bk6: 0a 2040398i bk7: 0a 2040398i bk8: 0a 2040398i bk9: 0a 2040398i bk10: 0a 2040398i bk11: 0a 2040398i bk12: 0a 2040398i bk13: 0a 2040398i bk14: 0a 2040398i bk15: 0a 2040398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2040398 
util_bw = 384 
Wasted_Col = 426 
Wasted_Row = 0 
Idle = 2039588 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 354 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2040398 
n_nop = 2040008 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172319
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040398 n_nop=2040008 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1104 dram_eff=0.3478
bk0: 64a 2040326i bk1: 64a 2040326i bk2: 64a 2040326i bk3: 64a 2040326i bk4: 64a 2040326i bk5: 64a 2040326i bk6: 0a 2040398i bk7: 0a 2040398i bk8: 0a 2040398i bk9: 0a 2040398i bk10: 0a 2040398i bk11: 0a 2040398i bk12: 0a 2040398i bk13: 0a 2040398i bk14: 0a 2040398i bk15: 0a 2040398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2040398 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2039582 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2040398 
n_nop = 2040008 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172319
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040398 n_nop=2040008 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1104 dram_eff=0.3478
bk0: 64a 2040326i bk1: 64a 2040326i bk2: 64a 2040326i bk3: 64a 2040326i bk4: 64a 2040326i bk5: 64a 2040326i bk6: 0a 2040398i bk7: 0a 2040398i bk8: 0a 2040398i bk9: 0a 2040398i bk10: 0a 2040398i bk11: 0a 2040398i bk12: 0a 2040398i bk13: 0a 2040398i bk14: 0a 2040398i bk15: 0a 2040398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2040398 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2039582 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2040398 
n_nop = 2040008 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176436
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040398 n_nop=2040008 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1104 dram_eff=0.3478
bk0: 64a 2040326i bk1: 64a 2040326i bk2: 64a 2040326i bk3: 64a 2040326i bk4: 64a 2040326i bk5: 64a 2040326i bk6: 0a 2040398i bk7: 0a 2040398i bk8: 0a 2040398i bk9: 0a 2040398i bk10: 0a 2040398i bk11: 0a 2040398i bk12: 0a 2040398i bk13: 0a 2040398i bk14: 0a 2040398i bk15: 0a 2040398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2040398 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2039582 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2040398 
n_nop = 2040008 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176436
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040398 n_nop=2040008 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1104 dram_eff=0.3478
bk0: 64a 2040326i bk1: 64a 2040326i bk2: 64a 2040326i bk3: 64a 2040326i bk4: 64a 2040326i bk5: 64a 2040326i bk6: 0a 2040398i bk7: 0a 2040398i bk8: 0a 2040398i bk9: 0a 2040398i bk10: 0a 2040398i bk11: 0a 2040398i bk12: 0a 2040398i bk13: 0a 2040398i bk14: 0a 2040398i bk15: 0a 2040398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2040398 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2039582 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2040398 
n_nop = 2040008 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176436
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040398 n_nop=2040008 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1104 dram_eff=0.3478
bk0: 64a 2040326i bk1: 64a 2040327i bk2: 64a 2040326i bk3: 64a 2040327i bk4: 64a 2040326i bk5: 64a 2040327i bk6: 0a 2040398i bk7: 0a 2040398i bk8: 0a 2040398i bk9: 0a 2040398i bk10: 0a 2040398i bk11: 0a 2040398i bk12: 0a 2040398i bk13: 0a 2040398i bk14: 0a 2040398i bk15: 0a 2040398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2040398 
util_bw = 384 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 2039585 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 357 
rwq = 0 
CCDLc_limit_alone = 357 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2040398 
n_nop = 2040008 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172172
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040398 n_nop=2040008 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1104 dram_eff=0.3478
bk0: 64a 2040327i bk1: 64a 2040326i bk2: 64a 2040327i bk3: 64a 2040326i bk4: 64a 2040327i bk5: 64a 2040326i bk6: 0a 2040398i bk7: 0a 2040398i bk8: 0a 2040398i bk9: 0a 2040398i bk10: 0a 2040398i bk11: 0a 2040398i bk12: 0a 2040398i bk13: 0a 2040398i bk14: 0a 2040398i bk15: 0a 2040398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2040398 
util_bw = 384 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 2039585 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 357 
rwq = 0 
CCDLc_limit_alone = 357 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2040398 
n_nop = 2040008 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00168055
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040398 n_nop=2040008 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1104 dram_eff=0.3478
bk0: 64a 2040326i bk1: 64a 2040326i bk2: 64a 2040326i bk3: 64a 2040326i bk4: 64a 2040326i bk5: 64a 2040326i bk6: 0a 2040398i bk7: 0a 2040398i bk8: 0a 2040398i bk9: 0a 2040398i bk10: 0a 2040398i bk11: 0a 2040398i bk12: 0a 2040398i bk13: 0a 2040398i bk14: 0a 2040398i bk15: 0a 2040398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2040398 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2039582 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2040398 
n_nop = 2040008 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172319
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040398 n_nop=2040008 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1104 dram_eff=0.3478
bk0: 64a 2040326i bk1: 64a 2040326i bk2: 64a 2040326i bk3: 64a 2040326i bk4: 64a 2040326i bk5: 64a 2040326i bk6: 0a 2040398i bk7: 0a 2040398i bk8: 0a 2040398i bk9: 0a 2040398i bk10: 0a 2040398i bk11: 0a 2040398i bk12: 0a 2040398i bk13: 0a 2040398i bk14: 0a 2040398i bk15: 0a 2040398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2040398 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2039582 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2040398 
n_nop = 2040008 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172319
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040398 n_nop=2040008 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1104 dram_eff=0.3478
bk0: 64a 2040326i bk1: 64a 2040327i bk2: 64a 2040326i bk3: 64a 2040327i bk4: 64a 2040326i bk5: 64a 2040327i bk6: 0a 2040398i bk7: 0a 2040398i bk8: 0a 2040398i bk9: 0a 2040398i bk10: 0a 2040398i bk11: 0a 2040398i bk12: 0a 2040398i bk13: 0a 2040398i bk14: 0a 2040398i bk15: 0a 2040398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2040398 
util_bw = 384 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 2039585 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 357 
rwq = 0 
CCDLc_limit_alone = 357 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2040398 
n_nop = 2040008 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172172
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2040398 n_nop=2040008 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1104 dram_eff=0.3478
bk0: 64a 2040327i bk1: 64a 2040326i bk2: 64a 2040327i bk3: 64a 2040326i bk4: 64a 2040327i bk5: 64a 2040326i bk6: 0a 2040398i bk7: 0a 2040398i bk8: 0a 2040398i bk9: 0a 2040398i bk10: 0a 2040398i bk11: 0a 2040398i bk12: 0a 2040398i bk13: 0a 2040398i bk14: 0a 2040398i bk15: 0a 2040398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2040398 
util_bw = 384 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 2039585 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 357 
rwq = 0 
CCDLc_limit_alone = 357 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2040398 
n_nop = 2040008 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00168055

========= L2 cache stats =========
L2_cache_bank[0]: Access = 506, Miss = 256, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 544, Miss = 304, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 460, Miss = 256, Miss_rate = 0.557, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 487, Miss = 256, Miss_rate = 0.526, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 520, Miss = 256, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 538, Miss = 256, Miss_rate = 0.476, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 544, Miss = 256, Miss_rate = 0.471, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 547, Miss = 256, Miss_rate = 0.468, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 547, Miss = 256, Miss_rate = 0.468, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 550, Miss = 256, Miss_rate = 0.465, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 550, Miss = 256, Miss_rate = 0.465, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 550, Miss = 256, Miss_rate = 0.465, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 463, Miss = 256, Miss_rate = 0.553, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 463, Miss = 256, Miss_rate = 0.553, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 463, Miss = 256, Miss_rate = 0.553, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 463, Miss = 256, Miss_rate = 0.553, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 463, Miss = 256, Miss_rate = 0.553, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 475, Miss = 256, Miss_rate = 0.539, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 475, Miss = 256, Miss_rate = 0.539, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 484, Miss = 256, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 25708
L2_total_cache_misses = 15408
L2_total_cache_miss_rate = 0.5993
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1036
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9216
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 47
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 9216
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 768
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 2304
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13324
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 96
	L2_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 12288
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=41068
icnt_total_pkts_simt_to_mem=41068
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 41068
Req_Network_cycles = 2717331
Req_Network_injected_packets_per_cycle =       0.0151 
Req_Network_conflicts_per_cycle =       0.0087
Req_Network_conflicts_per_cycle_util =       0.7449
Req_Bank_Level_Parallism =       1.2896
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0109
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0002

Reply_Network_injected_packets_num = 41068
Reply_Network_cycles = 2717331
Reply_Network_injected_packets_per_cycle =        0.0151
Reply_Network_conflicts_per_cycle =        0.0234
Reply_Network_conflicts_per_cycle_util =       2.1091
Reply_Bank_Level_Parallism =       1.3613
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0013
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0002
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 41 min, 26 sec (9686 sec)
gpgpu_simulation_rate = 37388 (inst/sec)
gpgpu_simulation_rate = 280 (cycle/sec)
gpgpu_silicon_slowdown = 4042857x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd367e1a1c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd367e1a10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd367e1a08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd367e1a00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd367e1a18..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
