
Loading design for application trce from file shiftrrl00_shiftrrl0.ncd.
Design name: topshiftrRL00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Fri Sep 06 01:59:31 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o shiftrRL00_shiftrRL0.twr -gui shiftrRL00_shiftrRL0.ncd shiftrRL00_shiftrRL0.prf 
Design file:     shiftrrl00_shiftrrl0.ncd
Preference file: shiftrrl00_shiftrrl0.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "SR00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 463.389ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SR00/D01/sdiv[4]  (from SR00/sclk +)
   Destination:    FF         Data in        SR00/D01/sdiv[21]  (to SR00/sclk +)

   Delay:              17.214ns  (41.5% logic, 58.5% route), 20 logic levels.

 Constraint Details:

     17.214ns physical path delay SR00/D01/SLICE_10 to SR00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 463.389ns

 Physical Path Details:

      Data path SR00/D01/SLICE_10 to SR00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C14C.CLK to     R10C14C.Q1 SR00/D01/SLICE_10 (from SR00/sclk)
ROUTE         2     1.854     R10C14C.Q1 to      R9C15B.B0 SR00/D01/sdiv[4]
CTOF_DEL    ---     0.495      R9C15B.B0 to      R9C15B.F0 SR00/D01/SLICE_37
ROUTE         2     1.390      R9C15B.F0 to      R9C16C.A1 SR00/D01/un1_oscout_0_sqmuxa_1_i_a2_15_8
CTOF_DEL    ---     0.495      R9C16C.A1 to      R9C16C.F1 SR00/D01/SLICE_24
ROUTE         3     0.981      R9C16C.F1 to      R9C17B.A1 SR00/D01/N_78
CTOF_DEL    ---     0.495      R9C17B.A1 to      R9C17B.F1 SR00/D01/SLICE_29
ROUTE         2     0.995      R9C17B.F1 to     R10C17D.A1 SR00/D01/N_79
CTOF_DEL    ---     0.495     R10C17D.A1 to     R10C17D.F1 SR00/D01/SLICE_30
ROUTE         4     1.360     R10C17D.F1 to      R9C18A.B1 SR00/D01/N_80
CTOF_DEL    ---     0.495      R9C18A.B1 to      R9C18A.F1 SR00/D01/SLICE_20
ROUTE         1     0.693      R9C18A.F1 to      R9C18A.B0 SR00/D01/un1_sdiv77_i_0_0
CTOF_DEL    ---     0.495      R9C18A.B0 to      R9C18A.F0 SR00/D01/SLICE_20
ROUTE         1     1.460      R9C18A.F0 to      R9C15A.D0 SR00/D01/un1_sdiv77_i_0_1
CTOF_DEL    ---     0.495      R9C15A.D0 to      R9C15A.F0 SR00/D01/SLICE_26
ROUTE         1     1.336      R9C15A.F0 to     R10C14A.B0 SR00/D01/N_10
C0TOFCO_DE  ---     1.023     R10C14A.B0 to    R10C14A.FCO SR00/D01/SLICE_0
ROUTE         1     0.000    R10C14A.FCO to    R10C14B.FCI SR00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.162    R10C14B.FCI to    R10C14B.FCO SR00/D01/SLICE_11
ROUTE         1     0.000    R10C14B.FCO to    R10C14C.FCI SR00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.162    R10C14C.FCI to    R10C14C.FCO SR00/D01/SLICE_10
ROUTE         1     0.000    R10C14C.FCO to    R10C14D.FCI SR00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.162    R10C14D.FCI to    R10C14D.FCO SR00/D01/SLICE_9
ROUTE         1     0.000    R10C14D.FCO to    R10C15A.FCI SR00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.162    R10C15A.FCI to    R10C15A.FCO SR00/D01/SLICE_8
ROUTE         1     0.000    R10C15A.FCO to    R10C15B.FCI SR00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.162    R10C15B.FCI to    R10C15B.FCO SR00/D01/SLICE_7
ROUTE         1     0.000    R10C15B.FCO to    R10C15C.FCI SR00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.162    R10C15C.FCI to    R10C15C.FCO SR00/D01/SLICE_6
ROUTE         1     0.000    R10C15C.FCO to    R10C15D.FCI SR00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.162    R10C15D.FCI to    R10C15D.FCO SR00/D01/SLICE_5
ROUTE         1     0.000    R10C15D.FCO to    R10C16A.FCI SR00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.162    R10C16A.FCI to    R10C16A.FCO SR00/D01/SLICE_4
ROUTE         1     0.000    R10C16A.FCO to    R10C16B.FCI SR00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.162    R10C16B.FCI to    R10C16B.FCO SR00/D01/SLICE_3
ROUTE         1     0.000    R10C16B.FCO to    R10C16C.FCI SR00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.162    R10C16C.FCI to    R10C16C.FCO SR00/D01/SLICE_2
ROUTE         1     0.000    R10C16C.FCO to    R10C16D.FCI SR00/D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.585    R10C16D.FCI to     R10C16D.F0 SR00/D01/SLICE_1
ROUTE         1     0.000     R10C16D.F0 to    R10C16D.DI0 SR00/D01/un1_sdiv[22] (to SR00/sclk)
                  --------
                   17.214   (41.5% logic, 58.5% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.432        OSC.OSC to    R10C14C.CLK SR00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.432        OSC.OSC to    R10C16D.CLK SR00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 463.493ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SR00/D01/sdiv[4]  (from SR00/sclk +)
   Destination:    FF         Data in        SR00/D01/sdiv[20]  (to SR00/sclk +)

   Delay:              17.110ns  (41.2% logic, 58.8% route), 19 logic levels.

 Constraint Details:

     17.110ns physical path delay SR00/D01/SLICE_10 to SR00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 463.493ns

 Physical Path Details:

      Data path SR00/D01/SLICE_10 to SR00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C14C.CLK to     R10C14C.Q1 SR00/D01/SLICE_10 (from SR00/sclk)
ROUTE         2     1.854     R10C14C.Q1 to      R9C15B.B0 SR00/D01/sdiv[4]
CTOF_DEL    ---     0.495      R9C15B.B0 to      R9C15B.F0 SR00/D01/SLICE_37
ROUTE         2     1.390      R9C15B.F0 to      R9C16C.A1 SR00/D01/un1_oscout_0_sqmuxa_1_i_a2_15_8
CTOF_DEL    ---     0.495      R9C16C.A1 to      R9C16C.F1 SR00/D01/SLICE_24
ROUTE         3     0.981      R9C16C.F1 to      R9C17B.A1 SR00/D01/N_78
CTOF_DEL    ---     0.495      R9C17B.A1 to      R9C17B.F1 SR00/D01/SLICE_29
ROUTE         2     0.995      R9C17B.F1 to     R10C17D.A1 SR00/D01/N_79
CTOF_DEL    ---     0.495     R10C17D.A1 to     R10C17D.F1 SR00/D01/SLICE_30
ROUTE         4     1.360     R10C17D.F1 to      R9C18A.B1 SR00/D01/N_80
CTOF_DEL    ---     0.495      R9C18A.B1 to      R9C18A.F1 SR00/D01/SLICE_20
ROUTE         1     0.693      R9C18A.F1 to      R9C18A.B0 SR00/D01/un1_sdiv77_i_0_0
CTOF_DEL    ---     0.495      R9C18A.B0 to      R9C18A.F0 SR00/D01/SLICE_20
ROUTE         1     1.460      R9C18A.F0 to      R9C15A.D0 SR00/D01/un1_sdiv77_i_0_1
CTOF_DEL    ---     0.495      R9C15A.D0 to      R9C15A.F0 SR00/D01/SLICE_26
ROUTE         1     1.336      R9C15A.F0 to     R10C14A.B0 SR00/D01/N_10
C0TOFCO_DE  ---     1.023     R10C14A.B0 to    R10C14A.FCO SR00/D01/SLICE_0
ROUTE         1     0.000    R10C14A.FCO to    R10C14B.FCI SR00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.162    R10C14B.FCI to    R10C14B.FCO SR00/D01/SLICE_11
ROUTE         1     0.000    R10C14B.FCO to    R10C14C.FCI SR00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.162    R10C14C.FCI to    R10C14C.FCO SR00/D01/SLICE_10
ROUTE         1     0.000    R10C14C.FCO to    R10C14D.FCI SR00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.162    R10C14D.FCI to    R10C14D.FCO SR00/D01/SLICE_9
ROUTE         1     0.000    R10C14D.FCO to    R10C15A.FCI SR00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.162    R10C15A.FCI to    R10C15A.FCO SR00/D01/SLICE_8
ROUTE         1     0.000    R10C15A.FCO to    R10C15B.FCI SR00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.162    R10C15B.FCI to    R10C15B.FCO SR00/D01/SLICE_7
ROUTE         1     0.000    R10C15B.FCO to    R10C15C.FCI SR00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.162    R10C15C.FCI to    R10C15C.FCO SR00/D01/SLICE_6
ROUTE         1     0.000    R10C15C.FCO to    R10C15D.FCI SR00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.162    R10C15D.FCI to    R10C15D.FCO SR00/D01/SLICE_5
ROUTE         1     0.000    R10C15D.FCO to    R10C16A.FCI SR00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.162    R10C16A.FCI to    R10C16A.FCO SR00/D01/SLICE_4
ROUTE         1     0.000    R10C16A.FCO to    R10C16B.FCI SR00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.162    R10C16B.FCI to    R10C16B.FCO SR00/D01/SLICE_3
ROUTE         1     0.000    R10C16B.FCO to    R10C16C.FCI SR00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.643    R10C16C.FCI to     R10C16C.F1 SR00/D01/SLICE_2
ROUTE         1     0.000     R10C16C.F1 to    R10C16C.DI1 SR00/D01/un1_sdiv[21] (to SR00/sclk)
                  --------
                   17.110   (41.2% logic, 58.8% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.432        OSC.OSC to    R10C14C.CLK SR00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.432        OSC.OSC to    R10C16C.CLK SR00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 463.551ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SR00/D01/sdiv[4]  (from SR00/sclk +)
   Destination:    FF         Data in        SR00/D01/sdiv[19]  (to SR00/sclk +)

   Delay:              17.052ns  (41.0% logic, 59.0% route), 19 logic levels.

 Constraint Details:

     17.052ns physical path delay SR00/D01/SLICE_10 to SR00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 463.551ns

 Physical Path Details:

      Data path SR00/D01/SLICE_10 to SR00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C14C.CLK to     R10C14C.Q1 SR00/D01/SLICE_10 (from SR00/sclk)
ROUTE         2     1.854     R10C14C.Q1 to      R9C15B.B0 SR00/D01/sdiv[4]
CTOF_DEL    ---     0.495      R9C15B.B0 to      R9C15B.F0 SR00/D01/SLICE_37
ROUTE         2     1.390      R9C15B.F0 to      R9C16C.A1 SR00/D01/un1_oscout_0_sqmuxa_1_i_a2_15_8
CTOF_DEL    ---     0.495      R9C16C.A1 to      R9C16C.F1 SR00/D01/SLICE_24
ROUTE         3     0.981      R9C16C.F1 to      R9C17B.A1 SR00/D01/N_78
CTOF_DEL    ---     0.495      R9C17B.A1 to      R9C17B.F1 SR00/D01/SLICE_29
ROUTE         2     0.995      R9C17B.F1 to     R10C17D.A1 SR00/D01/N_79
CTOF_DEL    ---     0.495     R10C17D.A1 to     R10C17D.F1 SR00/D01/SLICE_30
ROUTE         4     1.360     R10C17D.F1 to      R9C18A.B1 SR00/D01/N_80
CTOF_DEL    ---     0.495      R9C18A.B1 to      R9C18A.F1 SR00/D01/SLICE_20
ROUTE         1     0.693      R9C18A.F1 to      R9C18A.B0 SR00/D01/un1_sdiv77_i_0_0
CTOF_DEL    ---     0.495      R9C18A.B0 to      R9C18A.F0 SR00/D01/SLICE_20
ROUTE         1     1.460      R9C18A.F0 to      R9C15A.D0 SR00/D01/un1_sdiv77_i_0_1
CTOF_DEL    ---     0.495      R9C15A.D0 to      R9C15A.F0 SR00/D01/SLICE_26
ROUTE         1     1.336      R9C15A.F0 to     R10C14A.B0 SR00/D01/N_10
C0TOFCO_DE  ---     1.023     R10C14A.B0 to    R10C14A.FCO SR00/D01/SLICE_0
ROUTE         1     0.000    R10C14A.FCO to    R10C14B.FCI SR00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.162    R10C14B.FCI to    R10C14B.FCO SR00/D01/SLICE_11
ROUTE         1     0.000    R10C14B.FCO to    R10C14C.FCI SR00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.162    R10C14C.FCI to    R10C14C.FCO SR00/D01/SLICE_10
ROUTE         1     0.000    R10C14C.FCO to    R10C14D.FCI SR00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.162    R10C14D.FCI to    R10C14D.FCO SR00/D01/SLICE_9
ROUTE         1     0.000    R10C14D.FCO to    R10C15A.FCI SR00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.162    R10C15A.FCI to    R10C15A.FCO SR00/D01/SLICE_8
ROUTE         1     0.000    R10C15A.FCO to    R10C15B.FCI SR00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.162    R10C15B.FCI to    R10C15B.FCO SR00/D01/SLICE_7
ROUTE         1     0.000    R10C15B.FCO to    R10C15C.FCI SR00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.162    R10C15C.FCI to    R10C15C.FCO SR00/D01/SLICE_6
ROUTE         1     0.000    R10C15C.FCO to    R10C15D.FCI SR00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.162    R10C15D.FCI to    R10C15D.FCO SR00/D01/SLICE_5
ROUTE         1     0.000    R10C15D.FCO to    R10C16A.FCI SR00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.162    R10C16A.FCI to    R10C16A.FCO SR00/D01/SLICE_4
ROUTE         1     0.000    R10C16A.FCO to    R10C16B.FCI SR00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.162    R10C16B.FCI to    R10C16B.FCO SR00/D01/SLICE_3
ROUTE         1     0.000    R10C16B.FCO to    R10C16C.FCI SR00/D01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.585    R10C16C.FCI to     R10C16C.F0 SR00/D01/SLICE_2
ROUTE         1     0.000     R10C16C.F0 to    R10C16C.DI0 SR00/D01/un1_sdiv[20] (to SR00/sclk)
                  --------
                   17.052   (41.0% logic, 59.0% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.432        OSC.OSC to    R10C14C.CLK SR00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.432        OSC.OSC to    R10C16C.CLK SR00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 463.646ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SR00/D01/sdiv[2]  (from SR00/sclk +)
   Destination:    FF         Data in        SR00/D01/sdiv[21]  (to SR00/sclk +)

   Delay:              16.957ns  (42.1% logic, 57.9% route), 20 logic levels.

 Constraint Details:

     16.957ns physical path delay SR00/D01/SLICE_11 to SR00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 463.646ns

 Physical Path Details:

      Data path SR00/D01/SLICE_11 to SR00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C14B.CLK to     R10C14B.Q1 SR00/D01/SLICE_11 (from SR00/sclk)
ROUTE         2     1.597     R10C14B.Q1 to      R9C15B.C0 SR00/D01/sdiv[2]
CTOF_DEL    ---     0.495      R9C15B.C0 to      R9C15B.F0 SR00/D01/SLICE_37
ROUTE         2     1.390      R9C15B.F0 to      R9C16C.A1 SR00/D01/un1_oscout_0_sqmuxa_1_i_a2_15_8
CTOF_DEL    ---     0.495      R9C16C.A1 to      R9C16C.F1 SR00/D01/SLICE_24
ROUTE         3     0.981      R9C16C.F1 to      R9C17B.A1 SR00/D01/N_78
CTOF_DEL    ---     0.495      R9C17B.A1 to      R9C17B.F1 SR00/D01/SLICE_29
ROUTE         2     0.995      R9C17B.F1 to     R10C17D.A1 SR00/D01/N_79
CTOF_DEL    ---     0.495     R10C17D.A1 to     R10C17D.F1 SR00/D01/SLICE_30
ROUTE         4     1.360     R10C17D.F1 to      R9C18A.B1 SR00/D01/N_80
CTOF_DEL    ---     0.495      R9C18A.B1 to      R9C18A.F1 SR00/D01/SLICE_20
ROUTE         1     0.693      R9C18A.F1 to      R9C18A.B0 SR00/D01/un1_sdiv77_i_0_0
CTOF_DEL    ---     0.495      R9C18A.B0 to      R9C18A.F0 SR00/D01/SLICE_20
ROUTE         1     1.460      R9C18A.F0 to      R9C15A.D0 SR00/D01/un1_sdiv77_i_0_1
CTOF_DEL    ---     0.495      R9C15A.D0 to      R9C15A.F0 SR00/D01/SLICE_26
ROUTE         1     1.336      R9C15A.F0 to     R10C14A.B0 SR00/D01/N_10
C0TOFCO_DE  ---     1.023     R10C14A.B0 to    R10C14A.FCO SR00/D01/SLICE_0
ROUTE         1     0.000    R10C14A.FCO to    R10C14B.FCI SR00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.162    R10C14B.FCI to    R10C14B.FCO SR00/D01/SLICE_11
ROUTE         1     0.000    R10C14B.FCO to    R10C14C.FCI SR00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.162    R10C14C.FCI to    R10C14C.FCO SR00/D01/SLICE_10
ROUTE         1     0.000    R10C14C.FCO to    R10C14D.FCI SR00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.162    R10C14D.FCI to    R10C14D.FCO SR00/D01/SLICE_9
ROUTE         1     0.000    R10C14D.FCO to    R10C15A.FCI SR00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.162    R10C15A.FCI to    R10C15A.FCO SR00/D01/SLICE_8
ROUTE         1     0.000    R10C15A.FCO to    R10C15B.FCI SR00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.162    R10C15B.FCI to    R10C15B.FCO SR00/D01/SLICE_7
ROUTE         1     0.000    R10C15B.FCO to    R10C15C.FCI SR00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.162    R10C15C.FCI to    R10C15C.FCO SR00/D01/SLICE_6
ROUTE         1     0.000    R10C15C.FCO to    R10C15D.FCI SR00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.162    R10C15D.FCI to    R10C15D.FCO SR00/D01/SLICE_5
ROUTE         1     0.000    R10C15D.FCO to    R10C16A.FCI SR00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.162    R10C16A.FCI to    R10C16A.FCO SR00/D01/SLICE_4
ROUTE         1     0.000    R10C16A.FCO to    R10C16B.FCI SR00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.162    R10C16B.FCI to    R10C16B.FCO SR00/D01/SLICE_3
ROUTE         1     0.000    R10C16B.FCO to    R10C16C.FCI SR00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.162    R10C16C.FCI to    R10C16C.FCO SR00/D01/SLICE_2
ROUTE         1     0.000    R10C16C.FCO to    R10C16D.FCI SR00/D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.585    R10C16D.FCI to     R10C16D.F0 SR00/D01/SLICE_1
ROUTE         1     0.000     R10C16D.F0 to    R10C16D.DI0 SR00/D01/un1_sdiv[22] (to SR00/sclk)
                  --------
                   16.957   (42.1% logic, 57.9% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.432        OSC.OSC to    R10C14B.CLK SR00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.432        OSC.OSC to    R10C16D.CLK SR00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 463.655ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SR00/D01/sdiv[4]  (from SR00/sclk +)
   Destination:    FF         Data in        SR00/D01/sdiv[18]  (to SR00/sclk +)

   Delay:              16.948ns  (40.6% logic, 59.4% route), 18 logic levels.

 Constraint Details:

     16.948ns physical path delay SR00/D01/SLICE_10 to SR00/D01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 463.655ns

 Physical Path Details:

      Data path SR00/D01/SLICE_10 to SR00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C14C.CLK to     R10C14C.Q1 SR00/D01/SLICE_10 (from SR00/sclk)
ROUTE         2     1.854     R10C14C.Q1 to      R9C15B.B0 SR00/D01/sdiv[4]
CTOF_DEL    ---     0.495      R9C15B.B0 to      R9C15B.F0 SR00/D01/SLICE_37
ROUTE         2     1.390      R9C15B.F0 to      R9C16C.A1 SR00/D01/un1_oscout_0_sqmuxa_1_i_a2_15_8
CTOF_DEL    ---     0.495      R9C16C.A1 to      R9C16C.F1 SR00/D01/SLICE_24
ROUTE         3     0.981      R9C16C.F1 to      R9C17B.A1 SR00/D01/N_78
CTOF_DEL    ---     0.495      R9C17B.A1 to      R9C17B.F1 SR00/D01/SLICE_29
ROUTE         2     0.995      R9C17B.F1 to     R10C17D.A1 SR00/D01/N_79
CTOF_DEL    ---     0.495     R10C17D.A1 to     R10C17D.F1 SR00/D01/SLICE_30
ROUTE         4     1.360     R10C17D.F1 to      R9C18A.B1 SR00/D01/N_80
CTOF_DEL    ---     0.495      R9C18A.B1 to      R9C18A.F1 SR00/D01/SLICE_20
ROUTE         1     0.693      R9C18A.F1 to      R9C18A.B0 SR00/D01/un1_sdiv77_i_0_0
CTOF_DEL    ---     0.495      R9C18A.B0 to      R9C18A.F0 SR00/D01/SLICE_20
ROUTE         1     1.460      R9C18A.F0 to      R9C15A.D0 SR00/D01/un1_sdiv77_i_0_1
CTOF_DEL    ---     0.495      R9C15A.D0 to      R9C15A.F0 SR00/D01/SLICE_26
ROUTE         1     1.336      R9C15A.F0 to     R10C14A.B0 SR00/D01/N_10
C0TOFCO_DE  ---     1.023     R10C14A.B0 to    R10C14A.FCO SR00/D01/SLICE_0
ROUTE         1     0.000    R10C14A.FCO to    R10C14B.FCI SR00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.162    R10C14B.FCI to    R10C14B.FCO SR00/D01/SLICE_11
ROUTE         1     0.000    R10C14B.FCO to    R10C14C.FCI SR00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.162    R10C14C.FCI to    R10C14C.FCO SR00/D01/SLICE_10
ROUTE         1     0.000    R10C14C.FCO to    R10C14D.FCI SR00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.162    R10C14D.FCI to    R10C14D.FCO SR00/D01/SLICE_9
ROUTE         1     0.000    R10C14D.FCO to    R10C15A.FCI SR00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.162    R10C15A.FCI to    R10C15A.FCO SR00/D01/SLICE_8
ROUTE         1     0.000    R10C15A.FCO to    R10C15B.FCI SR00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.162    R10C15B.FCI to    R10C15B.FCO SR00/D01/SLICE_7
ROUTE         1     0.000    R10C15B.FCO to    R10C15C.FCI SR00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.162    R10C15C.FCI to    R10C15C.FCO SR00/D01/SLICE_6
ROUTE         1     0.000    R10C15C.FCO to    R10C15D.FCI SR00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.162    R10C15D.FCI to    R10C15D.FCO SR00/D01/SLICE_5
ROUTE         1     0.000    R10C15D.FCO to    R10C16A.FCI SR00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.162    R10C16A.FCI to    R10C16A.FCO SR00/D01/SLICE_4
ROUTE         1     0.000    R10C16A.FCO to    R10C16B.FCI SR00/D01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.643    R10C16B.FCI to     R10C16B.F1 SR00/D01/SLICE_3
ROUTE         1     0.000     R10C16B.F1 to    R10C16B.DI1 SR00/D01/un1_sdiv[19] (to SR00/sclk)
                  --------
                   16.948   (40.6% logic, 59.4% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.432        OSC.OSC to    R10C14C.CLK SR00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.432        OSC.OSC to    R10C16B.CLK SR00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 463.694ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SR00/D01/sdiv[9]  (from SR00/sclk +)
   Destination:    FF         Data in        SR00/D01/sdiv[21]  (to SR00/sclk +)

   Delay:              16.909ns  (45.2% logic, 54.8% route), 21 logic levels.

 Constraint Details:

     16.909ns physical path delay SR00/D01/SLICE_7 to SR00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 463.694ns

 Physical Path Details:

      Data path SR00/D01/SLICE_7 to SR00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C15B.CLK to     R10C15B.Q0 SR00/D01/SLICE_7 (from SR00/sclk)
ROUTE         2     0.993     R10C15B.Q0 to      R9C15D.A1 SR00/D01/sdiv[9]
CTOF_DEL    ---     0.495      R9C15D.A1 to      R9C15D.F1 SR00/D01/SLICE_32
ROUTE         1     0.436      R9C15D.F1 to      R9C15D.C0 SR00/D01/un1_oscout_0_sqmuxa_1_i_a2_15_0
CTOF_DEL    ---     0.495      R9C15D.C0 to      R9C15D.F0 SR00/D01/SLICE_32
ROUTE         2     1.015      R9C15D.F0 to      R9C16C.B1 SR00/D01/un1_oscout_0_sqmuxa_1_i_a2_15_9
CTOF_DEL    ---     0.495      R9C16C.B1 to      R9C16C.F1 SR00/D01/SLICE_24
ROUTE         3     0.981      R9C16C.F1 to      R9C17B.A1 SR00/D01/N_78
CTOF_DEL    ---     0.495      R9C17B.A1 to      R9C17B.F1 SR00/D01/SLICE_29
ROUTE         2     0.995      R9C17B.F1 to     R10C17D.A1 SR00/D01/N_79
CTOF_DEL    ---     0.495     R10C17D.A1 to     R10C17D.F1 SR00/D01/SLICE_30
ROUTE         4     1.360     R10C17D.F1 to      R9C18A.B1 SR00/D01/N_80
CTOF_DEL    ---     0.495      R9C18A.B1 to      R9C18A.F1 SR00/D01/SLICE_20
ROUTE         1     0.693      R9C18A.F1 to      R9C18A.B0 SR00/D01/un1_sdiv77_i_0_0
CTOF_DEL    ---     0.495      R9C18A.B0 to      R9C18A.F0 SR00/D01/SLICE_20
ROUTE         1     1.460      R9C18A.F0 to      R9C15A.D0 SR00/D01/un1_sdiv77_i_0_1
CTOF_DEL    ---     0.495      R9C15A.D0 to      R9C15A.F0 SR00/D01/SLICE_26
ROUTE         1     1.336      R9C15A.F0 to     R10C14A.B0 SR00/D01/N_10
C0TOFCO_DE  ---     1.023     R10C14A.B0 to    R10C14A.FCO SR00/D01/SLICE_0
ROUTE         1     0.000    R10C14A.FCO to    R10C14B.FCI SR00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.162    R10C14B.FCI to    R10C14B.FCO SR00/D01/SLICE_11
ROUTE         1     0.000    R10C14B.FCO to    R10C14C.FCI SR00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.162    R10C14C.FCI to    R10C14C.FCO SR00/D01/SLICE_10
ROUTE         1     0.000    R10C14C.FCO to    R10C14D.FCI SR00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.162    R10C14D.FCI to    R10C14D.FCO SR00/D01/SLICE_9
ROUTE         1     0.000    R10C14D.FCO to    R10C15A.FCI SR00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.162    R10C15A.FCI to    R10C15A.FCO SR00/D01/SLICE_8
ROUTE         1     0.000    R10C15A.FCO to    R10C15B.FCI SR00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.162    R10C15B.FCI to    R10C15B.FCO SR00/D01/SLICE_7
ROUTE         1     0.000    R10C15B.FCO to    R10C15C.FCI SR00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.162    R10C15C.FCI to    R10C15C.FCO SR00/D01/SLICE_6
ROUTE         1     0.000    R10C15C.FCO to    R10C15D.FCI SR00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.162    R10C15D.FCI to    R10C15D.FCO SR00/D01/SLICE_5
ROUTE         1     0.000    R10C15D.FCO to    R10C16A.FCI SR00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.162    R10C16A.FCI to    R10C16A.FCO SR00/D01/SLICE_4
ROUTE         1     0.000    R10C16A.FCO to    R10C16B.FCI SR00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.162    R10C16B.FCI to    R10C16B.FCO SR00/D01/SLICE_3
ROUTE         1     0.000    R10C16B.FCO to    R10C16C.FCI SR00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.162    R10C16C.FCI to    R10C16C.FCO SR00/D01/SLICE_2
ROUTE         1     0.000    R10C16C.FCO to    R10C16D.FCI SR00/D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.585    R10C16D.FCI to     R10C16D.F0 SR00/D01/SLICE_1
ROUTE         1     0.000     R10C16D.F0 to    R10C16D.DI0 SR00/D01/un1_sdiv[22] (to SR00/sclk)
                  --------
                   16.909   (45.2% logic, 54.8% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.432        OSC.OSC to    R10C15B.CLK SR00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.432        OSC.OSC to    R10C16D.CLK SR00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 463.713ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SR00/D01/sdiv[4]  (from SR00/sclk +)
   Destination:    FF         Data in        SR00/D01/sdiv[17]  (to SR00/sclk +)

   Delay:              16.890ns  (40.4% logic, 59.6% route), 18 logic levels.

 Constraint Details:

     16.890ns physical path delay SR00/D01/SLICE_10 to SR00/D01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 463.713ns

 Physical Path Details:

      Data path SR00/D01/SLICE_10 to SR00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C14C.CLK to     R10C14C.Q1 SR00/D01/SLICE_10 (from SR00/sclk)
ROUTE         2     1.854     R10C14C.Q1 to      R9C15B.B0 SR00/D01/sdiv[4]
CTOF_DEL    ---     0.495      R9C15B.B0 to      R9C15B.F0 SR00/D01/SLICE_37
ROUTE         2     1.390      R9C15B.F0 to      R9C16C.A1 SR00/D01/un1_oscout_0_sqmuxa_1_i_a2_15_8
CTOF_DEL    ---     0.495      R9C16C.A1 to      R9C16C.F1 SR00/D01/SLICE_24
ROUTE         3     0.981      R9C16C.F1 to      R9C17B.A1 SR00/D01/N_78
CTOF_DEL    ---     0.495      R9C17B.A1 to      R9C17B.F1 SR00/D01/SLICE_29
ROUTE         2     0.995      R9C17B.F1 to     R10C17D.A1 SR00/D01/N_79
CTOF_DEL    ---     0.495     R10C17D.A1 to     R10C17D.F1 SR00/D01/SLICE_30
ROUTE         4     1.360     R10C17D.F1 to      R9C18A.B1 SR00/D01/N_80
CTOF_DEL    ---     0.495      R9C18A.B1 to      R9C18A.F1 SR00/D01/SLICE_20
ROUTE         1     0.693      R9C18A.F1 to      R9C18A.B0 SR00/D01/un1_sdiv77_i_0_0
CTOF_DEL    ---     0.495      R9C18A.B0 to      R9C18A.F0 SR00/D01/SLICE_20
ROUTE         1     1.460      R9C18A.F0 to      R9C15A.D0 SR00/D01/un1_sdiv77_i_0_1
CTOF_DEL    ---     0.495      R9C15A.D0 to      R9C15A.F0 SR00/D01/SLICE_26
ROUTE         1     1.336      R9C15A.F0 to     R10C14A.B0 SR00/D01/N_10
C0TOFCO_DE  ---     1.023     R10C14A.B0 to    R10C14A.FCO SR00/D01/SLICE_0
ROUTE         1     0.000    R10C14A.FCO to    R10C14B.FCI SR00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.162    R10C14B.FCI to    R10C14B.FCO SR00/D01/SLICE_11
ROUTE         1     0.000    R10C14B.FCO to    R10C14C.FCI SR00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.162    R10C14C.FCI to    R10C14C.FCO SR00/D01/SLICE_10
ROUTE         1     0.000    R10C14C.FCO to    R10C14D.FCI SR00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.162    R10C14D.FCI to    R10C14D.FCO SR00/D01/SLICE_9
ROUTE         1     0.000    R10C14D.FCO to    R10C15A.FCI SR00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.162    R10C15A.FCI to    R10C15A.FCO SR00/D01/SLICE_8
ROUTE         1     0.000    R10C15A.FCO to    R10C15B.FCI SR00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.162    R10C15B.FCI to    R10C15B.FCO SR00/D01/SLICE_7
ROUTE         1     0.000    R10C15B.FCO to    R10C15C.FCI SR00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.162    R10C15C.FCI to    R10C15C.FCO SR00/D01/SLICE_6
ROUTE         1     0.000    R10C15C.FCO to    R10C15D.FCI SR00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.162    R10C15D.FCI to    R10C15D.FCO SR00/D01/SLICE_5
ROUTE         1     0.000    R10C15D.FCO to    R10C16A.FCI SR00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.162    R10C16A.FCI to    R10C16A.FCO SR00/D01/SLICE_4
ROUTE         1     0.000    R10C16A.FCO to    R10C16B.FCI SR00/D01/un1_sdiv_cry_16
FCITOF0_DE  ---     0.585    R10C16B.FCI to     R10C16B.F0 SR00/D01/SLICE_3
ROUTE         1     0.000     R10C16B.F0 to    R10C16B.DI0 SR00/D01/un1_sdiv[18] (to SR00/sclk)
                  --------
                   16.890   (40.4% logic, 59.6% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.432        OSC.OSC to    R10C14C.CLK SR00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.432        OSC.OSC to    R10C16B.CLK SR00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 463.750ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SR00/D01/sdiv[2]  (from SR00/sclk +)
   Destination:    FF         Data in        SR00/D01/sdiv[20]  (to SR00/sclk +)

   Delay:              16.853ns  (41.8% logic, 58.2% route), 19 logic levels.

 Constraint Details:

     16.853ns physical path delay SR00/D01/SLICE_11 to SR00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 463.750ns

 Physical Path Details:

      Data path SR00/D01/SLICE_11 to SR00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C14B.CLK to     R10C14B.Q1 SR00/D01/SLICE_11 (from SR00/sclk)
ROUTE         2     1.597     R10C14B.Q1 to      R9C15B.C0 SR00/D01/sdiv[2]
CTOF_DEL    ---     0.495      R9C15B.C0 to      R9C15B.F0 SR00/D01/SLICE_37
ROUTE         2     1.390      R9C15B.F0 to      R9C16C.A1 SR00/D01/un1_oscout_0_sqmuxa_1_i_a2_15_8
CTOF_DEL    ---     0.495      R9C16C.A1 to      R9C16C.F1 SR00/D01/SLICE_24
ROUTE         3     0.981      R9C16C.F1 to      R9C17B.A1 SR00/D01/N_78
CTOF_DEL    ---     0.495      R9C17B.A1 to      R9C17B.F1 SR00/D01/SLICE_29
ROUTE         2     0.995      R9C17B.F1 to     R10C17D.A1 SR00/D01/N_79
CTOF_DEL    ---     0.495     R10C17D.A1 to     R10C17D.F1 SR00/D01/SLICE_30
ROUTE         4     1.360     R10C17D.F1 to      R9C18A.B1 SR00/D01/N_80
CTOF_DEL    ---     0.495      R9C18A.B1 to      R9C18A.F1 SR00/D01/SLICE_20
ROUTE         1     0.693      R9C18A.F1 to      R9C18A.B0 SR00/D01/un1_sdiv77_i_0_0
CTOF_DEL    ---     0.495      R9C18A.B0 to      R9C18A.F0 SR00/D01/SLICE_20
ROUTE         1     1.460      R9C18A.F0 to      R9C15A.D0 SR00/D01/un1_sdiv77_i_0_1
CTOF_DEL    ---     0.495      R9C15A.D0 to      R9C15A.F0 SR00/D01/SLICE_26
ROUTE         1     1.336      R9C15A.F0 to     R10C14A.B0 SR00/D01/N_10
C0TOFCO_DE  ---     1.023     R10C14A.B0 to    R10C14A.FCO SR00/D01/SLICE_0
ROUTE         1     0.000    R10C14A.FCO to    R10C14B.FCI SR00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.162    R10C14B.FCI to    R10C14B.FCO SR00/D01/SLICE_11
ROUTE         1     0.000    R10C14B.FCO to    R10C14C.FCI SR00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.162    R10C14C.FCI to    R10C14C.FCO SR00/D01/SLICE_10
ROUTE         1     0.000    R10C14C.FCO to    R10C14D.FCI SR00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.162    R10C14D.FCI to    R10C14D.FCO SR00/D01/SLICE_9
ROUTE         1     0.000    R10C14D.FCO to    R10C15A.FCI SR00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.162    R10C15A.FCI to    R10C15A.FCO SR00/D01/SLICE_8
ROUTE         1     0.000    R10C15A.FCO to    R10C15B.FCI SR00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.162    R10C15B.FCI to    R10C15B.FCO SR00/D01/SLICE_7
ROUTE         1     0.000    R10C15B.FCO to    R10C15C.FCI SR00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.162    R10C15C.FCI to    R10C15C.FCO SR00/D01/SLICE_6
ROUTE         1     0.000    R10C15C.FCO to    R10C15D.FCI SR00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.162    R10C15D.FCI to    R10C15D.FCO SR00/D01/SLICE_5
ROUTE         1     0.000    R10C15D.FCO to    R10C16A.FCI SR00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.162    R10C16A.FCI to    R10C16A.FCO SR00/D01/SLICE_4
ROUTE         1     0.000    R10C16A.FCO to    R10C16B.FCI SR00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.162    R10C16B.FCI to    R10C16B.FCO SR00/D01/SLICE_3
ROUTE         1     0.000    R10C16B.FCO to    R10C16C.FCI SR00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.643    R10C16C.FCI to     R10C16C.F1 SR00/D01/SLICE_2
ROUTE         1     0.000     R10C16C.F1 to    R10C16C.DI1 SR00/D01/un1_sdiv[21] (to SR00/sclk)
                  --------
                   16.853   (41.8% logic, 58.2% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.432        OSC.OSC to    R10C14B.CLK SR00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.432        OSC.OSC to    R10C16C.CLK SR00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 463.798ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SR00/D01/sdiv[9]  (from SR00/sclk +)
   Destination:    FF         Data in        SR00/D01/sdiv[20]  (to SR00/sclk +)

   Delay:              16.805ns  (44.8% logic, 55.2% route), 20 logic levels.

 Constraint Details:

     16.805ns physical path delay SR00/D01/SLICE_7 to SR00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 463.798ns

 Physical Path Details:

      Data path SR00/D01/SLICE_7 to SR00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C15B.CLK to     R10C15B.Q0 SR00/D01/SLICE_7 (from SR00/sclk)
ROUTE         2     0.993     R10C15B.Q0 to      R9C15D.A1 SR00/D01/sdiv[9]
CTOF_DEL    ---     0.495      R9C15D.A1 to      R9C15D.F1 SR00/D01/SLICE_32
ROUTE         1     0.436      R9C15D.F1 to      R9C15D.C0 SR00/D01/un1_oscout_0_sqmuxa_1_i_a2_15_0
CTOF_DEL    ---     0.495      R9C15D.C0 to      R9C15D.F0 SR00/D01/SLICE_32
ROUTE         2     1.015      R9C15D.F0 to      R9C16C.B1 SR00/D01/un1_oscout_0_sqmuxa_1_i_a2_15_9
CTOF_DEL    ---     0.495      R9C16C.B1 to      R9C16C.F1 SR00/D01/SLICE_24
ROUTE         3     0.981      R9C16C.F1 to      R9C17B.A1 SR00/D01/N_78
CTOF_DEL    ---     0.495      R9C17B.A1 to      R9C17B.F1 SR00/D01/SLICE_29
ROUTE         2     0.995      R9C17B.F1 to     R10C17D.A1 SR00/D01/N_79
CTOF_DEL    ---     0.495     R10C17D.A1 to     R10C17D.F1 SR00/D01/SLICE_30
ROUTE         4     1.360     R10C17D.F1 to      R9C18A.B1 SR00/D01/N_80
CTOF_DEL    ---     0.495      R9C18A.B1 to      R9C18A.F1 SR00/D01/SLICE_20
ROUTE         1     0.693      R9C18A.F1 to      R9C18A.B0 SR00/D01/un1_sdiv77_i_0_0
CTOF_DEL    ---     0.495      R9C18A.B0 to      R9C18A.F0 SR00/D01/SLICE_20
ROUTE         1     1.460      R9C18A.F0 to      R9C15A.D0 SR00/D01/un1_sdiv77_i_0_1
CTOF_DEL    ---     0.495      R9C15A.D0 to      R9C15A.F0 SR00/D01/SLICE_26
ROUTE         1     1.336      R9C15A.F0 to     R10C14A.B0 SR00/D01/N_10
C0TOFCO_DE  ---     1.023     R10C14A.B0 to    R10C14A.FCO SR00/D01/SLICE_0
ROUTE         1     0.000    R10C14A.FCO to    R10C14B.FCI SR00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.162    R10C14B.FCI to    R10C14B.FCO SR00/D01/SLICE_11
ROUTE         1     0.000    R10C14B.FCO to    R10C14C.FCI SR00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.162    R10C14C.FCI to    R10C14C.FCO SR00/D01/SLICE_10
ROUTE         1     0.000    R10C14C.FCO to    R10C14D.FCI SR00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.162    R10C14D.FCI to    R10C14D.FCO SR00/D01/SLICE_9
ROUTE         1     0.000    R10C14D.FCO to    R10C15A.FCI SR00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.162    R10C15A.FCI to    R10C15A.FCO SR00/D01/SLICE_8
ROUTE         1     0.000    R10C15A.FCO to    R10C15B.FCI SR00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.162    R10C15B.FCI to    R10C15B.FCO SR00/D01/SLICE_7
ROUTE         1     0.000    R10C15B.FCO to    R10C15C.FCI SR00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.162    R10C15C.FCI to    R10C15C.FCO SR00/D01/SLICE_6
ROUTE         1     0.000    R10C15C.FCO to    R10C15D.FCI SR00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.162    R10C15D.FCI to    R10C15D.FCO SR00/D01/SLICE_5
ROUTE         1     0.000    R10C15D.FCO to    R10C16A.FCI SR00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.162    R10C16A.FCI to    R10C16A.FCO SR00/D01/SLICE_4
ROUTE         1     0.000    R10C16A.FCO to    R10C16B.FCI SR00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.162    R10C16B.FCI to    R10C16B.FCO SR00/D01/SLICE_3
ROUTE         1     0.000    R10C16B.FCO to    R10C16C.FCI SR00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.643    R10C16C.FCI to     R10C16C.F1 SR00/D01/SLICE_2
ROUTE         1     0.000     R10C16C.F1 to    R10C16C.DI1 SR00/D01/un1_sdiv[21] (to SR00/sclk)
                  --------
                   16.805   (44.8% logic, 55.2% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.432        OSC.OSC to    R10C15B.CLK SR00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.432        OSC.OSC to    R10C16C.CLK SR00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 463.808ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SR00/D01/sdiv[2]  (from SR00/sclk +)
   Destination:    FF         Data in        SR00/D01/sdiv[19]  (to SR00/sclk +)

   Delay:              16.795ns  (41.6% logic, 58.4% route), 19 logic levels.

 Constraint Details:

     16.795ns physical path delay SR00/D01/SLICE_11 to SR00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 463.808ns

 Physical Path Details:

      Data path SR00/D01/SLICE_11 to SR00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C14B.CLK to     R10C14B.Q1 SR00/D01/SLICE_11 (from SR00/sclk)
ROUTE         2     1.597     R10C14B.Q1 to      R9C15B.C0 SR00/D01/sdiv[2]
CTOF_DEL    ---     0.495      R9C15B.C0 to      R9C15B.F0 SR00/D01/SLICE_37
ROUTE         2     1.390      R9C15B.F0 to      R9C16C.A1 SR00/D01/un1_oscout_0_sqmuxa_1_i_a2_15_8
CTOF_DEL    ---     0.495      R9C16C.A1 to      R9C16C.F1 SR00/D01/SLICE_24
ROUTE         3     0.981      R9C16C.F1 to      R9C17B.A1 SR00/D01/N_78
CTOF_DEL    ---     0.495      R9C17B.A1 to      R9C17B.F1 SR00/D01/SLICE_29
ROUTE         2     0.995      R9C17B.F1 to     R10C17D.A1 SR00/D01/N_79
CTOF_DEL    ---     0.495     R10C17D.A1 to     R10C17D.F1 SR00/D01/SLICE_30
ROUTE         4     1.360     R10C17D.F1 to      R9C18A.B1 SR00/D01/N_80
CTOF_DEL    ---     0.495      R9C18A.B1 to      R9C18A.F1 SR00/D01/SLICE_20
ROUTE         1     0.693      R9C18A.F1 to      R9C18A.B0 SR00/D01/un1_sdiv77_i_0_0
CTOF_DEL    ---     0.495      R9C18A.B0 to      R9C18A.F0 SR00/D01/SLICE_20
ROUTE         1     1.460      R9C18A.F0 to      R9C15A.D0 SR00/D01/un1_sdiv77_i_0_1
CTOF_DEL    ---     0.495      R9C15A.D0 to      R9C15A.F0 SR00/D01/SLICE_26
ROUTE         1     1.336      R9C15A.F0 to     R10C14A.B0 SR00/D01/N_10
C0TOFCO_DE  ---     1.023     R10C14A.B0 to    R10C14A.FCO SR00/D01/SLICE_0
ROUTE         1     0.000    R10C14A.FCO to    R10C14B.FCI SR00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.162    R10C14B.FCI to    R10C14B.FCO SR00/D01/SLICE_11
ROUTE         1     0.000    R10C14B.FCO to    R10C14C.FCI SR00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.162    R10C14C.FCI to    R10C14C.FCO SR00/D01/SLICE_10
ROUTE         1     0.000    R10C14C.FCO to    R10C14D.FCI SR00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.162    R10C14D.FCI to    R10C14D.FCO SR00/D01/SLICE_9
ROUTE         1     0.000    R10C14D.FCO to    R10C15A.FCI SR00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.162    R10C15A.FCI to    R10C15A.FCO SR00/D01/SLICE_8
ROUTE         1     0.000    R10C15A.FCO to    R10C15B.FCI SR00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.162    R10C15B.FCI to    R10C15B.FCO SR00/D01/SLICE_7
ROUTE         1     0.000    R10C15B.FCO to    R10C15C.FCI SR00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.162    R10C15C.FCI to    R10C15C.FCO SR00/D01/SLICE_6
ROUTE         1     0.000    R10C15C.FCO to    R10C15D.FCI SR00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.162    R10C15D.FCI to    R10C15D.FCO SR00/D01/SLICE_5
ROUTE         1     0.000    R10C15D.FCO to    R10C16A.FCI SR00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.162    R10C16A.FCI to    R10C16A.FCO SR00/D01/SLICE_4
ROUTE         1     0.000    R10C16A.FCO to    R10C16B.FCI SR00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.162    R10C16B.FCI to    R10C16B.FCO SR00/D01/SLICE_3
ROUTE         1     0.000    R10C16B.FCO to    R10C16C.FCI SR00/D01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.585    R10C16C.FCI to     R10C16C.F0 SR00/D01/SLICE_2
ROUTE         1     0.000     R10C16C.F0 to    R10C16C.DI0 SR00/D01/un1_sdiv[20] (to SR00/sclk)
                  --------
                   16.795   (41.6% logic, 58.4% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.432        OSC.OSC to    R10C14B.CLK SR00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.432        OSC.OSC to    R10C16C.CLK SR00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.

Report:   57.537MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SR00/sclk" 2.080000 MHz  |             |             |
;                                       |    2.080 MHz|   57.537 MHz|  20  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: SR00/D01/SLICE_16.Q0   Loads: 14
   No transfer within this clock domain is found

Clock Domain: SR00/sclk   Source: SR00/D00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "SR00/sclk" 2.080000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 4616 paths, 1 nets, and 236 connections (75.88% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Fri Sep 06 01:59:31 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o shiftrRL00_shiftrRL0.twr -gui shiftrRL00_shiftrRL0.ncd shiftrRL00_shiftrRL0.prf 
Design file:     shiftrrl00_shiftrrl0.ncd
Preference file: shiftrrl00_shiftrrl0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "SR00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SR00/D01/sdiv[21]  (from SR00/sclk +)
   Destination:    FF         Data in        SR00/D01/sdiv[21]  (to SR00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SR00/D01/SLICE_1 to SR00/D01/SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SR00/D01/SLICE_1 to SR00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C16D.CLK to     R10C16D.Q0 SR00/D01/SLICE_1 (from SR00/sclk)
ROUTE         6     0.132     R10C16D.Q0 to     R10C16D.A0 SR00/D01/sdiv[21]
CTOF_DEL    ---     0.101     R10C16D.A0 to     R10C16D.F0 SR00/D01/SLICE_1
ROUTE         1     0.000     R10C16D.F0 to    R10C16D.DI0 SR00/D01/un1_sdiv[22] (to SR00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R10C16D.CLK SR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R10C16D.CLK SR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SR00/D01/sdiv[15]  (from SR00/sclk +)
   Destination:    FF         Data in        SR00/D01/sdiv[15]  (to SR00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SR00/D01/SLICE_4 to SR00/D01/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SR00/D01/SLICE_4 to SR00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C16A.CLK to     R10C16A.Q0 SR00/D01/SLICE_4 (from SR00/sclk)
ROUTE         6     0.132     R10C16A.Q0 to     R10C16A.A0 SR00/D01/sdiv[15]
CTOF_DEL    ---     0.101     R10C16A.A0 to     R10C16A.F0 SR00/D01/SLICE_4
ROUTE         1     0.000     R10C16A.F0 to    R10C16A.DI0 SR00/D01/un1_sdiv[16] (to SR00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R10C16A.CLK SR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R10C16A.CLK SR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SR00/D01/sdiv[8]  (from SR00/sclk +)
   Destination:    FF         Data in        SR00/D01/sdiv[8]  (to SR00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SR00/D01/SLICE_8 to SR00/D01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SR00/D01/SLICE_8 to SR00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C15A.CLK to     R10C15A.Q1 SR00/D01/SLICE_8 (from SR00/sclk)
ROUTE         2     0.132     R10C15A.Q1 to     R10C15A.A1 SR00/D01/sdiv[8]
CTOF_DEL    ---     0.101     R10C15A.A1 to     R10C15A.F1 SR00/D01/SLICE_8
ROUTE         1     0.000     R10C15A.F1 to    R10C15A.DI1 SR00/D01/un1_sdiv[9] (to SR00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R10C15A.CLK SR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R10C15A.CLK SR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SR00/D01/sdiv[9]  (from SR00/sclk +)
   Destination:    FF         Data in        SR00/D01/sdiv[9]  (to SR00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SR00/D01/SLICE_7 to SR00/D01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SR00/D01/SLICE_7 to SR00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C15B.CLK to     R10C15B.Q0 SR00/D01/SLICE_7 (from SR00/sclk)
ROUTE         2     0.132     R10C15B.Q0 to     R10C15B.A0 SR00/D01/sdiv[9]
CTOF_DEL    ---     0.101     R10C15B.A0 to     R10C15B.F0 SR00/D01/SLICE_7
ROUTE         1     0.000     R10C15B.F0 to    R10C15B.DI0 SR00/D01/un1_sdiv[10] (to SR00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R10C15B.CLK SR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R10C15B.CLK SR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SR00/D01/sdiv[16]  (from SR00/sclk +)
   Destination:    FF         Data in        SR00/D01/sdiv[16]  (to SR00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SR00/D01/SLICE_4 to SR00/D01/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SR00/D01/SLICE_4 to SR00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C16A.CLK to     R10C16A.Q1 SR00/D01/SLICE_4 (from SR00/sclk)
ROUTE         4     0.132     R10C16A.Q1 to     R10C16A.A1 SR00/D01/sdiv[16]
CTOF_DEL    ---     0.101     R10C16A.A1 to     R10C16A.F1 SR00/D01/SLICE_4
ROUTE         1     0.000     R10C16A.F1 to    R10C16A.DI1 SR00/D01/un1_sdiv[17] (to SR00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R10C16A.CLK SR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R10C16A.CLK SR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SR00/D01/sdiv[7]  (from SR00/sclk +)
   Destination:    FF         Data in        SR00/D01/sdiv[7]  (to SR00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SR00/D01/SLICE_8 to SR00/D01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SR00/D01/SLICE_8 to SR00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C15A.CLK to     R10C15A.Q0 SR00/D01/SLICE_8 (from SR00/sclk)
ROUTE         2     0.132     R10C15A.Q0 to     R10C15A.A0 SR00/D01/sdiv[7]
CTOF_DEL    ---     0.101     R10C15A.A0 to     R10C15A.F0 SR00/D01/SLICE_8
ROUTE         1     0.000     R10C15A.F0 to    R10C15A.DI0 SR00/D01/un1_sdiv[8] (to SR00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R10C15A.CLK SR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R10C15A.CLK SR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SR00/D01/sdiv[0]  (from SR00/sclk +)
   Destination:    FF         Data in        SR00/D01/sdiv[0]  (to SR00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SR00/D01/SLICE_0 to SR00/D01/SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SR00/D01/SLICE_0 to SR00/D01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C14A.CLK to     R10C14A.Q1 SR00/D01/SLICE_0 (from SR00/sclk)
ROUTE         2     0.132     R10C14A.Q1 to     R10C14A.A1 SR00/D01/sdiv[0]
CTOF_DEL    ---     0.101     R10C14A.A1 to     R10C14A.F1 SR00/D01/SLICE_0
ROUTE         1     0.000     R10C14A.F1 to    R10C14A.DI1 SR00/D01/un1_sdiv[1] (to SR00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R10C14A.CLK SR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R10C14A.CLK SR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SR00/D01/sdiv[1]  (from SR00/sclk +)
   Destination:    FF         Data in        SR00/D01/sdiv[1]  (to SR00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SR00/D01/SLICE_11 to SR00/D01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SR00/D01/SLICE_11 to SR00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C14B.CLK to     R10C14B.Q0 SR00/D01/SLICE_11 (from SR00/sclk)
ROUTE         2     0.132     R10C14B.Q0 to     R10C14B.A0 SR00/D01/sdiv[1]
CTOF_DEL    ---     0.101     R10C14B.A0 to     R10C14B.F0 SR00/D01/SLICE_11
ROUTE         1     0.000     R10C14B.F0 to    R10C14B.DI0 SR00/D01/un1_sdiv[2] (to SR00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R10C14B.CLK SR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R10C14B.CLK SR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SR00/D01/sdiv[11]  (from SR00/sclk +)
   Destination:    FF         Data in        SR00/D01/sdiv[11]  (to SR00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SR00/D01/SLICE_6 to SR00/D01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SR00/D01/SLICE_6 to SR00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C15C.CLK to     R10C15C.Q0 SR00/D01/SLICE_6 (from SR00/sclk)
ROUTE         2     0.132     R10C15C.Q0 to     R10C15C.A0 SR00/D01/sdiv[11]
CTOF_DEL    ---     0.101     R10C15C.A0 to     R10C15C.F0 SR00/D01/SLICE_6
ROUTE         1     0.000     R10C15C.F0 to    R10C15C.DI0 SR00/D01/un1_sdiv[12] (to SR00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R10C15C.CLK SR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R10C15C.CLK SR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SR00/D01/sdiv[4]  (from SR00/sclk +)
   Destination:    FF         Data in        SR00/D01/sdiv[4]  (to SR00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SR00/D01/SLICE_10 to SR00/D01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SR00/D01/SLICE_10 to SR00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C14C.CLK to     R10C14C.Q1 SR00/D01/SLICE_10 (from SR00/sclk)
ROUTE         2     0.132     R10C14C.Q1 to     R10C14C.A1 SR00/D01/sdiv[4]
CTOF_DEL    ---     0.101     R10C14C.A1 to     R10C14C.F1 SR00/D01/SLICE_10
ROUTE         1     0.000     R10C14C.F1 to    R10C14C.DI1 SR00/D01/un1_sdiv[5] (to SR00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R10C14C.CLK SR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SR00/D00/OSCInst0 to SR00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R10C14C.CLK SR00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SR00/sclk" 2.080000 MHz  |             |             |
;                                       |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: SR00/D01/SLICE_16.Q0   Loads: 14
   No transfer within this clock domain is found

Clock Domain: SR00/sclk   Source: SR00/D00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "SR00/sclk" 2.080000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 4616 paths, 1 nets, and 236 connections (75.88% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

