

================================================================
== Vitis HLS Report for 'SgdLR'
================================================================
* Date:           Tue Dec 17 15:07:17 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.541 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  13897126|  13899894|  0.139 sec|  0.139 sec|  13897127|  13899895|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------+---------------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |                                     |                           |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
        |               Instance              |           Module          |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
        +-------------------------------------+---------------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |grp_SgdLR_Pipeline_LABEL_CP_fu_56    |SgdLR_Pipeline_LABEL_CP    |      2252|      2252|  22.520 us|  22.520 us|      2252|      2252|       no|
        |grp_dataflow_parent_loop_proc_fu_64  |dataflow_parent_loop_proc  |  13897123|  13897123|  0.139 sec|  0.139 sec|  13897123|  13897123|       no|
        |grp_SgdLR_Pipeline_STREAM_OUT_fu_78  |SgdLR_Pipeline_STREAM_OUT  |       514|       514|   5.140 us|   5.140 us|       514|       514|       no|
        +-------------------------------------+---------------------------+----------+----------+-----------+-----------+----------+----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        6|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        6|     6|     1570|     3984|    0|
|Memory               |        6|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      157|    -|
|Register             |        -|     -|       11|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       12|     6|     1581|     4147|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+---------------------------+---------+----+------+------+-----+
    |               Instance              |           Module          | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------+---------------------------+---------+----+------+------+-----+
    |grp_SgdLR_Pipeline_LABEL_CP_fu_56    |SgdLR_Pipeline_LABEL_CP    |        0|   0|    55|   194|    0|
    |grp_SgdLR_Pipeline_STREAM_OUT_fu_78  |SgdLR_Pipeline_STREAM_OUT  |        0|   0|   480|   378|    0|
    |grp_dataflow_parent_loop_proc_fu_64  |dataflow_parent_loop_proc  |        6|   6|  1035|  3412|    0|
    +-------------------------------------+---------------------------+---------+----+------+------+-----+
    |Total                                |                           |        6|   6|  1570|  3984|    0|
    +-------------------------------------+---------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |            Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |label_local_V_U  |label_local_V_RAM_AUTO_1R1W  |        4|  0|   0|    0|  4500|    8|     1|        36000|
    |theta_local_V_U  |theta_local_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-----------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                             |        6|  0|   0|    0|  5524|   40|     2|        68768|
    +-----------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------------+----------+----+---+----+------------+------------+
    |                     Variable Name                    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state6_on_subcall_done                       |       and|   0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc_fu_64_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc_fu_64_ap_ready  |        or|   0|  0|   2|           1|           1|
    +------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                 |          |   0|  0|   6|           3|           3|
    +------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  37|          7|    1|          7|
    |label_local_V_address0  |  14|          3|   13|         39|
    |label_local_V_ce0       |  14|          3|    1|          3|
    |label_local_V_ce1       |   9|          2|    1|          2|
    |label_local_V_we0       |   9|          2|    1|          2|
    |label_local_V_we1       |   9|          2|    1|          2|
    |theta_local_V_address0  |  14|          3|   10|         30|
    |theta_local_V_address1  |  14|          3|   10|         30|
    |theta_local_V_ce0       |  14|          3|    1|          3|
    |theta_local_V_ce1       |  14|          3|    1|          3|
    |theta_local_V_we0       |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 157|         33|   41|        123|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+---+----+-----+-----------+
    |                           Name                           | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                 |  6|   0|    6|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc_fu_64_ap_done   |  1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc_fu_64_ap_ready  |  1|   0|    1|          0|
    |grp_SgdLR_Pipeline_LABEL_CP_fu_56_ap_start_reg            |  1|   0|    1|          0|
    |grp_SgdLR_Pipeline_STREAM_OUT_fu_78_ap_start_reg          |  1|   0|    1|          0|
    |grp_dataflow_parent_loop_proc_fu_64_ap_start_reg          |  1|   0|    1|          0|
    +----------------------------------------------------------+---+----+-----+-----------+
    |Total                                                     | 11|   0|   11|          0|
    +----------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|         SgdLR|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|         SgdLR|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|         SgdLR|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|         SgdLR|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|         SgdLR|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|         SgdLR|  return value|
|data_address0     |  out|   18|   ap_memory|          data|         array|
|data_ce0          |  out|    1|   ap_memory|          data|         array|
|data_q0           |   in|  512|   ap_memory|          data|         array|
|label_r_address0  |  out|   11|   ap_memory|       label_r|         array|
|label_r_ce0       |  out|    1|   ap_memory|       label_r|         array|
|label_r_q0        |   in|   32|   ap_memory|       label_r|         array|
|theta_address0    |  out|    6|   ap_memory|         theta|         array|
|theta_ce0         |  out|    1|   ap_memory|         theta|         array|
|theta_we0         |  out|    1|   ap_memory|         theta|         array|
|theta_d0          |  out|  512|   ap_memory|         theta|         array|
|readLabels        |   in|    1|     ap_none|    readLabels|        scalar|
|writeOutput       |   in|    1|     ap_none|   writeOutput|        scalar|
+------------------+-----+-----+------------+--------------+--------------+

