#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001b41dcee480 .scope module, "counter_tb" "counter_tb" 2 1;
 .timescale 0 0;
v000001b41dd47c70_0 .net "A0", 0 0, v000001b41dceaab0_0;  1 drivers
v000001b41dd48990_0 .net "A1", 0 0, v000001b41dceb0f0_0;  1 drivers
v000001b41dd48030_0 .net "A2", 0 0, v000001b41dceb7d0_0;  1 drivers
v000001b41dd485d0_0 .net "A3", 0 0, v000001b41dceb5f0_0;  1 drivers
v000001b41dd48a30_0 .var "clk", 0 0;
v000001b41dd488f0_0 .var "e", 0 0;
v000001b41dd480d0_0 .var "rst", 0 0;
S_000001b41dcf83d0 .scope module, "uut" "counter" 2 8, 3 1 0, S_000001b41dcee480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "e";
    .port_info 3 /OUTPUT 1 "A0";
    .port_info 4 /OUTPUT 1 "A1";
    .port_info 5 /OUTPUT 1 "A2";
    .port_info 6 /OUTPUT 1 "A3";
L_000001b41dcea410 .functor AND 1, v000001b41dceb5f0_0, v000001b41dceb0f0_0, C4<1>, C4<1>;
L_000001b41dcea020 .functor NOT 1, v000001b41dceaab0_0, C4<0>, C4<0>, C4<0>;
L_000001b41dcea090 .functor AND 1, v000001b41dd48a30_0, v000001b41dd488f0_0, C4<1>, C4<1>;
L_000001b41dcea3a0 .functor OR 1, L_000001b41dcea410, v000001b41dd480d0_0, C4<0>, C4<0>;
L_000001b41dcea4f0 .functor NOT 1, v000001b41dceb0f0_0, C4<0>, C4<0>, C4<0>;
L_000001b41dcea560 .functor NOT 1, v000001b41dceaab0_0, C4<0>, C4<0>, C4<0>;
L_000001b41dcea100 .functor AND 1, L_000001b41dcea560, v000001b41dd488f0_0, C4<1>, C4<1>;
L_000001b41dcea170 .functor OR 1, L_000001b41dcea410, v000001b41dd480d0_0, C4<0>, C4<0>;
L_000001b41dcea250 .functor NOT 1, v000001b41dceb7d0_0, C4<0>, C4<0>, C4<0>;
L_000001b41dcea5d0 .functor NOT 1, v000001b41dceb0f0_0, C4<0>, C4<0>, C4<0>;
L_000001b41dcea640 .functor AND 1, L_000001b41dcea5d0, v000001b41dd488f0_0, C4<1>, C4<1>;
L_000001b41dd4a6c0 .functor OR 1, L_000001b41dcea410, v000001b41dd480d0_0, C4<0>, C4<0>;
L_000001b41dd49a80 .functor NOT 1, v000001b41dceb5f0_0, C4<0>, C4<0>, C4<0>;
L_000001b41dd4a1f0 .functor NOT 1, v000001b41dceb7d0_0, C4<0>, C4<0>, C4<0>;
L_000001b41dd49fc0 .functor AND 1, L_000001b41dd4a1f0, v000001b41dd488f0_0, C4<1>, C4<1>;
L_000001b41dd49e00 .functor OR 1, L_000001b41dcea410, v000001b41dd480d0_0, C4<0>, C4<0>;
v000001b41dceaf10_0 .net "A0", 0 0, v000001b41dceaab0_0;  alias, 1 drivers
v000001b41dceae70_0 .net "A1", 0 0, v000001b41dceb0f0_0;  alias, 1 drivers
v000001b41dceb690_0 .net "A2", 0 0, v000001b41dceb7d0_0;  alias, 1 drivers
v000001b41dceafb0_0 .net "A3", 0 0, v000001b41dceb5f0_0;  alias, 1 drivers
v000001b41dceb870_0 .net *"_ivl_10", 0 0, L_000001b41dcea560;  1 drivers
v000001b41dd48fd0_0 .net *"_ivl_18", 0 0, L_000001b41dcea5d0;  1 drivers
v000001b41dd48350_0 .net *"_ivl_26", 0 0, L_000001b41dd4a1f0;  1 drivers
v000001b41dd49070_0 .net "clk", 0 0, v000001b41dd48a30_0;  1 drivers
v000001b41dd49570_0 .net "e", 0 0, v000001b41dd488f0_0;  1 drivers
v000001b41dd48df0_0 .net "rst", 0 0, v000001b41dd480d0_0;  1 drivers
v000001b41dd47a90_0 .net "y", 0 0, L_000001b41dcea410;  1 drivers
S_000001b41dcf8560 .scope module, "ff_0" "d_ff" 3 8, 4 1 0, S_000001b41dcf83d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "Q";
v000001b41dceb050_0 .net "D", 0 0, L_000001b41dcea020;  1 drivers
v000001b41dceaab0_0 .var "Q", 0 0;
v000001b41dceb410_0 .net "clk", 0 0, L_000001b41dcea090;  1 drivers
v000001b41dceb370_0 .net "rst", 0 0, L_000001b41dcea3a0;  1 drivers
E_000001b41ddea8a0 .event posedge, v000001b41dceb410_0;
S_000001b41dcf86f0 .scope module, "ff_1" "d_ff" 3 9, 4 1 0, S_000001b41dcf83d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "Q";
v000001b41dceb4b0_0 .net "D", 0 0, L_000001b41dcea4f0;  1 drivers
v000001b41dceb0f0_0 .var "Q", 0 0;
v000001b41dceb2d0_0 .net "clk", 0 0, L_000001b41dcea100;  1 drivers
v000001b41dceb550_0 .net "rst", 0 0, L_000001b41dcea170;  1 drivers
E_000001b41ddea9a0 .event posedge, v000001b41dceb2d0_0;
S_000001b41dcf4130 .scope module, "ff_2" "d_ff" 3 10, 4 1 0, S_000001b41dcf83d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "Q";
v000001b41dceab50_0 .net "D", 0 0, L_000001b41dcea250;  1 drivers
v000001b41dceb7d0_0 .var "Q", 0 0;
v000001b41dceb230_0 .net "clk", 0 0, L_000001b41dcea640;  1 drivers
v000001b41dcead30_0 .net "rst", 0 0, L_000001b41dd4a6c0;  1 drivers
E_000001b41ddeaae0 .event posedge, v000001b41dceb230_0;
S_000001b41dcf42c0 .scope module, "ff_3" "d_ff" 3 11, 4 1 0, S_000001b41dcf83d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "Q";
v000001b41dceadd0_0 .net "D", 0 0, L_000001b41dd49a80;  1 drivers
v000001b41dceb5f0_0 .var "Q", 0 0;
v000001b41dceb190_0 .net "clk", 0 0, L_000001b41dd49fc0;  1 drivers
v000001b41dceb730_0 .net "rst", 0 0, L_000001b41dd49e00;  1 drivers
E_000001b41ddeb020 .event posedge, v000001b41dceb190_0;
    .scope S_000001b41dcf8560;
T_0 ;
    %wait E_000001b41ddea8a0;
    %load/vec4 v000001b41dceb370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b41dceaab0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b41dceb050_0;
    %assign/vec4 v000001b41dceaab0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001b41dcf86f0;
T_1 ;
    %wait E_000001b41ddea9a0;
    %load/vec4 v000001b41dceb550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b41dceb0f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001b41dceb4b0_0;
    %assign/vec4 v000001b41dceb0f0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001b41dcf4130;
T_2 ;
    %wait E_000001b41ddeaae0;
    %load/vec4 v000001b41dcead30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b41dceb7d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001b41dceab50_0;
    %assign/vec4 v000001b41dceb7d0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001b41dcf42c0;
T_3 ;
    %wait E_000001b41ddeb020;
    %load/vec4 v000001b41dceb730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b41dceb5f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001b41dceadd0_0;
    %assign/vec4 v000001b41dceb5f0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001b41dcee480;
T_4 ;
    %delay 5, 0;
    %load/vec4 v000001b41dd48a30_0;
    %inv;
    %store/vec4 v000001b41dd48a30_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000001b41dcee480;
T_5 ;
    %vpi_call 2 20 "$monitor", "time= %t  A3 = %b  A2 = %b  A1= %b  A0 = %b", $time, v000001b41dd485d0_0, v000001b41dd48030_0, v000001b41dd48990_0, v000001b41dd47c70_0 {0 0 0};
    %vpi_call 2 21 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001b41dcee480 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b41dd48a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b41dd480d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b41dd488f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b41dd480d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b41dd488f0_0, 0, 1;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "counter_tb.v";
    "counter.v";
    "d_ff.v";
