# MIPS-Multicycle-Processor
Implementation of a complete MIPS Multicycle processor using Verilog

# Datapath
![Screenshot 2024-03-19 140213](https://github.com/Hariharan112/MIPS-Multicycle-Processor/assets/108989885/5a57c1ec-0e48-48ff-af30-60463e9eefb2)

# FSM State Diagram
![Screenshot 2024-03-19 140249](https://github.com/Hariharan112/MIPS-Multicycle-Processor/assets/108989885/6752c79a-a2e3-47a4-b77b-f67bbfdcd887)


# TO DO
  1. Main controller
  2. Wrapper module for Multicycle processor
  3. Initialize memory and instructions
