// Seed: 393107759
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = 1;
  wire id_7;
  assign id_5 = id_5;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign (weak1, weak0) id_2 = id_1 ? 1 : 1'b0;
  logic [7:0] id_4 = id_4;
  assign id_2 = 1 == id_1;
  assign id_2 = 1;
  assign id_4[1] = 1;
  integer id_5;
  assign id_4 = id_3;
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_2
  );
endmodule
