<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta name="google-site-verification" content="sbuKKm4GQjc3p4Ip4-Gj5jHHeN4foToPmC5oig07oE4" />
    <meta name="description" content="The portfolio site of Shota Suzuki from Takeuchi Laboratory, Department of Electrical Engineering and Information Systems, Graduate School of Engineering, The University of Tokyo. Researching novel memory-centric computing systems. Includes publications, CV, and contact information.">
    <meta name="keywords" content="Shota Suzuki, æ±äº¬å¤§å­¦, The University of Tokyo, Graduate School of Engineering, Department of Electrical Engineering and Information Systems, Takeuchi Laboratory, Memory, Computing Systems, Publications, CV, Contact">
    <meta name="author" content="Shota Suzuki">
    <link rel="icon" href="data:image/svg+xml,<svg xmlns=%22http://www.w3.org/2000/svg%22 viewBox=%220 0 100 100%22><text y=%22.9em%22 font-size=%2290%22>ðŸŽ“</text></svg>">
    <title>Shota Suzuki - Graduate School of Engineering, The University of Tokyo</title>
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.5.1/css/all.min.css">
    <link rel="stylesheet" href="../style.css">
    <link rel="canonical" href="https://suzuki-shota3518.github.io/en/">
    <link rel="alternate" hreflang="ja" href="https://suzuki-shota3518.github.io/" />
    <link rel="alternate" hreflang="en" href="https://suzuki-shota3518.github.io/en/" />
</head>
<body>

<div class="container">
    <div class="lang-switch">
        <a href="../">JP</a> / <a href="./" class="active">EN</a>
    </div>

    <header>
        <img src="../profile.jpg" alt="Profile Picture" class="profile-image">

        <h1>Shota Suzuki</h1>
        <p class="affiliation">
            Master's Student at Takeuchi Laboratory<br>Department of Electrical Engineering and Information Systems, Graduate School of Engineering, The University of Tokyo
        </p>

        <div class="social-links">
            <a href="mailto:shota.suzuki@co-design.t.u-tokyo.ac.jp">
                <i class="fas fa-envelope"></i> Email
            </a>
            <!-- <a href="https://github.com/suzuki-shota3518" target="_blank">
                <i class="fab fa-github"></i> GitHub
            </a> -->
            <a href="https://scholar.google.com/citations?user=lIZ2QwoAAAAJ&hl=en" target="_blank">
                <i class="fas fa-graduation-cap"></i> Google Scholar
            </a>
            <a href="https://www.facebook.com/profile.php?id=100080443118319" target="_blank">
                <i class="fab fa-facebook"></i> Facebook
            </a>
            <a href="https://www.linkedin.com/in/shota-suzuki-112913280/" target="_blank">
                <i class="fab fa-linkedin"></i> LinkedIn
            </a>
        </div>
    </header>

    <section id="about">
        <h2>About Me</h2>
        <p>
            I am conducting research on novel memory-centric computing systems. I tackle challenges by leveraging knowledge from a wide range of fields, including algorithms, architecture, circuits, and devices.<br>
            Areas of expertise: Large Language Models, Computer Architecture, Computation-in-Memory, Resistive Random-Access Memory (ReRAM)
        </p>
    </section>

    <section id="news">
        <h2>News</h2>
        <ul>
            <!-- <li>
                <span class="date">Apr 1, 2026</span>
                Enrolled in the Ph.D. program at Graduate School of Engineering, The University of Tokyo.
            </li> -->
            <li>
                <span class="date">Jan 7, 2026</span>
                Paper accepted for publication in the Japanese Journal of Applied Physics (JJAP).
            </li>
            <li>
                <span class="date">Dec 3, 2025</span>
                Presented two papers at the Design Gaia 2025 (in Japanese).
            </li>
            <li>
                <span class="date">Sep 18, 2025</span>
                Presented a paper at the International Conference on Solid State Devices and Materials (SSDM).
            </li>
            <li>
                <span class="date">Jun 8, 2025</span>
                Presented a paper at the IEEE Silicon Nanoelectronics Workshop (SNW).
            </li>
            <li>
                <span class="date">Aug 7, 2024</span>
                Presented a paper at the 8th cross-disciplinary Workshop on Computing Systems, infrastructures, and Programming (xSIG 2024) and received the Best Research Award.
            </li>
            <li>
                <span class="date">Apr 1, 2024</span>
                Enrolled in the Master's Program at Graduate School of Engineering, The University of Tokyo.
            </li>
        </ul>
    </section>

    <section id="cv">
        <h2>Education</h2>
        <ul>
            <!-- <li><span class="date">Apr 2026 - Present</span> <strong>Ph.D in Electrical Engineering and Information Systems</strong>, The University of Tokyo</li> -->
            <li>
                <span class="date">Apr 2024 - Present</span>
                <strong>M.Eng. in Electrical Engineering and Information Systems</strong>, Graduate School of Engineering, <span class="nobreak">The University of Tokyo</span>
                <span class="description">Advisor: Prof. Ken Takeuchi</span>
            </li>
            <li>
                <span class="date">Apr 2022 - Mar 2024</span>
                <strong>B.Eng. in Electrical and Electronic Engineering</strong>, Faculty of Engineering, The University of Tokyo
                <span class="description">Thesis Advisors: Prof. Shuichi Sakai and Prof. Hidetsugu Irie<br>Graduation Thesis: &ldquo;Microarchitecture Design of Dynamic Approximate Architecture Based on Execution Time,&rdquo; <span class="nobreak">(in Japanese)</span></span>
            </li>
            <li>
                <span class="date">Apr 2020 - Mar 2022</span>
                <strong>Bachelor's Program in Science I</strong>, College of Arts and Sciences, The University of Tokyo
            </li>
        </ul>
    </section>

    <section id="experience">
        <h2>Work Experience</h2>
        <ul>
            <li>
                <span class="date">Oct 2022 - Sep 2025</span>
                <strong>Part-time Engineer</strong>, TOWN, Inc.<br>
                <span class="description">Responsible for building and operating cloud infrastructure using AWS and automating tests using Serverspec. Participated in a project to automate server construction using Microsoft Azure OpenAI.</span>
            </li>
            <li>
                <span class="date">Feb 2025 - Jul 2025</span>
                <strong>Teaching Assistant</strong>, The University of Tokyo<br>
                <span class="description">Assisted in teaching the course &ldquo;Prototyping Experience to Shape Ideas - Prototype Design in the AI Era&rdquo; for first- and second-year undergraduate students.</span>
            </li>
            <li>
                <span class="date">Oct 2024 - Dec 2024</span>
                <strong>Teaching Assistant</strong>, The University of Tokyo<br>
                <span class="description">Assisted in teaching the laboratory course &ldquo;Approximate Computing for Machine Learning Applications&rdquo; for third-year undergraduate students.</span>
            </li>
            <li>
                <span class="date">Aug 2024 - Sep 2024</span>
                <strong>Research Internship</strong>, University of Leoben<br>
                <span class="description">Conducted a research internship on the analysis of X-ray diffraction spectra using neural networks. Applied through IAESTE.<br>Mentor: Assoc. Prof. Ernst GamsjÃ¤ger</span>
            </li>
            <li>
                <span class="date">Feb 2024 - Jul 2024</span>
                <strong>Teaching Assistant</strong>, The University of Tokyo<br>
                <span class="description">Assisted in teaching the course &ldquo;Prototyping Experience to Shape Ideas - From Robots to Home Appliances&rdquo; for first- and second-year undergraduate students.</span>
            </li>
            <li>
                <span class="date">May 2024 - May 2024</span>
                <strong>Teaching Assistant</strong>, The University of Tokyo<br>
                <span class="description">Assisted in teaching the laboratory course &ldquo;Analog Circuits&rdquo; for third-year undergraduate students.</span>
            </li>
            <li>
                <span class="date">Mar 2024 - May 2024</span>
                <strong>Teaching Assistant</strong>, The University of Tokyo<br>
                <span class="description">Assisted in teaching the course &ldquo;VLSI Architecture&rdquo; for fourth-year undergraduate students.</span>
            </li>
            <li>
                <span class="date">Feb 2023 - Jul 2023</span>
                <strong>Teaching Assistant</strong>, The University of Tokyo<br>
                <span class="description">Assisted in teaching the course &ldquo;Prototyping Experience to Shape Ideas - From Robots to Home Appliances&rdquo; for first- and second-year undergraduate students.</span>
            </li>
            <li>
                <span class="date">Feb 2022 - Jul 2022</span>
                <strong>Teaching Assistant</strong>, The University of Tokyo<br>
                <span class="description">Assisted in teaching the course &ldquo;Prototyping Experience to Shape Ideas - From Robots to Home Appliances&rdquo; for first- and second-year undergraduate students.</span>
            </li>
        </ul>
    </section>

    <section id="publications">
        <h2>Publications</h2>

        <h3>Refereed</h3>

        <h4>Journal Articles</h4>
        <ul>
            <li>
                <strong>Shota Suzuki</strong>, Naoko Misawa, Chihiro Matsui, and Ken Takeuchi, &ldquo;Mapping strategy of quantized KV cache of LLMs into mixture of SLC and MLC ReRAM among various quantization methods,&rdquo;
                <em>Japanese Journal of Applied Physics (JJAP)</em>, <b>(in press)</b>.
                [<a href="https://doi.org/10.35848/1347-4065/ae33cb">Preprint PDF</a>]
            </li>
            <li>
                Yuya Degawa, <strong>Shota Suzuki</strong>, Junichiro Kadomoto, Hidetsugu Irie, and Shuichi Sakai, &ldquo;Cycle-Oriented Dynamic Approximation: Architectural Framework to Meet Performance Requirements,&rdquo;
                <em>IEEE Computer Architecture Letters</em>, vol. 23, no. 2, pp. 211-214, August 6, 2024.
                [<a href="https://doi.org/10.1109/LCA.2024.3439318">PDF</a>]
            </li>
        </ul>

        <h4>International Conferences</h4>
        <ul>
            <li>
                <strong>Shota Suzuki</strong>, Naoko Misawa, Chihiro Matsui, and Ken Takeuchi, &ldquo;Hybrid SLC/MLC ReRAM for Quantized KV Cache in Transformer-based LLM,&rdquo;
                <em>International Conference on Solid State Devices and Materials (SSDM) Poster Late News</em>, September 17, 2025, pp. 755-756.
                [<a href="https://doi.org/10.7567/SSDM.2025.PS-02-31">PDF</a>]
            </li>
            <li>
                <strong>Shota Suzuki</strong>, Naoko Misawa, Chihiro Matsui, and Ken Takeuchi, &ldquo;Observation of State Change in 40nm TaO<sub>X</sub> ReRAM Cells during Read-disturb,&rdquo;
                <em>IEEE Silicon Nanoelectronics Workshop (SNW)</em>, June 8, 2025, pp. 26-27.
                [<a href="https://doi.org/10.23919/SNW65111.2025.11097277">PDF</a>]
            </li>
        </ul>

        <h4>Domestic Conferences</h4>
        <ul>
            <li>
                <strong>Shota Suzuki</strong>, Yuya Degawa, Tomohiro Yoshita, Junichiro Kadomoto, Hidetsugu Irie, and Shuichi Sakai, &ldquo;RTL Design and Soft Processor Implementation of an Architecture for Cycle-oriented Dynamic Approximation,&rdquo;
                <em>The 8th cross-disciplinary Workshop on Computing Systems, Infrastructures, and Programming (xSIG 2024)</em>, August 7, 2024, pp. 1-14, <strong>(Best Research Award)</strong>.
            </li>
        </ul>

        <h3>Non-Refereed</h3>

        <h4>Domestic Conferences / Workshops</h4>
        <ul>
            <li>
                <strong>Shota Suzuki</strong>, Naoko Misawa, Chihiro Matsui, and Ken Takeuchi, &ldquo;Investigation of ReRAM Mapping Techniques for Storing Quantized KV Cache in LLMs,&rdquo;
                <em>IEICE Technical Report</em>, vol. 125, no. 260, VLD2025-59, pp. 227-232, December 3, 2025.
            </li>
            <li>
                <strong>Shota Suzuki</strong>, Naoko Misawa, Chihiro Matsui, and Ken Takeuchi, &ldquo;Changes in Read Current and RTN Frequency due to Read-disturb in 40nm TaO<sub>X</sub> ReRAM,&rdquo;
                <em>IEICE Technical Report</em>, vol. 125, no. 261, ICD2025-50, pp. 74-79, December 2, 2025.
            </li>
            <li>
                Daichi Mikubo, <strong>Shota Suzuki</strong>, Shu Sugita, Junichiro Kadomoto, and Hidetsugu Irie, &ldquo;Acceleration of speech feature extraction using an architecture with dynamically controllable computational precision,&rdquo;
                <em>The 24th Forum on Information Technology (FIT 2025)</em>, September 4, 2025, CC-002.
            </li>
            <li>
                Yifan Wang, Adil Padiyal, Daqi Lin, <strong>Shota Suzuki</strong>, Chihiro Matsui, and Ken Takeuchi, &ldquo;A Design for Digital-CiM INT8 Transformer Accelerator with Pipeline,&rdquo;
                <em>The 72nd JSAP Spring Meeting</em>, March 14, 2025, 16a-K306-5.
            </li>
        </ul>

        <!-- <h4>Preprints</h4>
        <ul>
            <li>
                <strong>Taro Yamada</strong>. &ldquo;Title of Preprint,&rdquo;.
                <em>arXiv preprint arXiv:2501.XXXXX</em>, 2025.
            </li>
        </ul> -->

    </section>

    <section id="awards">
        <h2>Awards & Grants</h2>
        <ul>
            <li>
                <span class="date">Aug 2024</span>
                <strong>Best Research Award</strong>, The 8th cross-disciplinary Workshop on Computing Systems, Infrastructures, and Programming (xSIG 2024)
            </li>
        </ul>
    </section>
</div>

</body>
</html>