

================================================================
== Vivado HLS Report for 'myFuncAccel4'
================================================================
* Date:           Tue Nov 12 18:14:46 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        2b
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.974|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  433|  433|  433|  433|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  431|  431|        36|          4|          1|   100|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    337|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     20|    1686|   3498|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    575|    -|
|Register         |        0|      -|    3363|    512|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     20|    5049|   4922|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      9|       4|      9|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+---------------------------------------------+---------+-------+-----+-----+-----+
    |                    Instance                    |                    Module                   | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------------------------------------+---------------------------------------------+---------+-------+-----+-----+-----+
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U1  |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U2  |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U3  |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U4  |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fcmp_32ns_32ns_1_2_1_U11           |myFuncAccel4_fcmp_32ns_32ns_1_2_1            |        0|      0|   66|  239|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U5   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U6   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U7   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U8   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    |myFuncAccel4_fpext_32ns_64_2_1_U10              |myFuncAccel4_fpext_32ns_64_2_1               |        0|      0|  100|  138|    0|
    |myFuncAccel4_fptrunc_64ns_32_2_1_U9             |myFuncAccel4_fptrunc_64ns_32_2_1             |        0|      0|  128|  277|    0|
    +------------------------------------------------+---------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                           |                                             |        0|     20| 1686| 3498|    0|
    +------------------------------------------------+---------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln50_1_fu_585_p2              |     +    |      0|  0|  10|           2|           2|
    |add_ln50_2_fu_597_p2              |     +    |      0|  0|  12|           3|           3|
    |add_ln50_fu_579_p2                |     +    |      0|  0|  10|           2|           2|
    |i_fu_356_p2                       |     +    |      0|  0|  39|          32|           1|
    |and_ln50_1_fu_422_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln50_2_fu_466_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln50_3_fu_471_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln50_4_fu_515_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln50_5_fu_520_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln50_6_fu_564_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln50_7_fu_569_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln50_fu_417_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_00001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_00001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state37_io               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_673                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op298_write_state33  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op299_write_state33  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op312_write_state35  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op313_write_state35  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op315_write_state36  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op316_write_state36  |    and   |      0|  0|   2|           1|           1|
    |my_input_0_load_A                 |    and   |      0|  0|   2|           1|           1|
    |my_input_0_load_B                 |    and   |      0|  0|   2|           1|           1|
    |my_output_1_load_A                |    and   |      0|  0|   2|           1|           1|
    |my_output_1_load_B                |    and   |      0|  0|   2|           1|           1|
    |icmp_ln31_fu_351_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln50_1_fu_405_p2             |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln50_2_fu_371_p2             |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln50_3_fu_345_p2             |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln50_4_fu_448_p2             |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln50_5_fu_454_p2             |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln50_6_fu_497_p2             |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln50_7_fu_503_p2             |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln50_8_fu_546_p2             |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln50_9_fu_552_p2             |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln50_fu_399_p2               |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln52_fu_603_p2               |   icmp   |      0|  0|   9|           3|           4|
    |my_input_0_state_cmp_full         |   icmp   |      0|  0|   8|           2|           1|
    |my_output_1_state_cmp_full        |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state33_io               |    or    |      0|  0|   2|           1|           1|
    |ap_block_state34_io               |    or    |      0|  0|   2|           1|           1|
    |ap_block_state35_io               |    or    |      0|  0|   2|           1|           1|
    |ap_block_state36_io               |    or    |      0|  0|   2|           1|           1|
    |ap_block_state38                  |    or    |      0|  0|   2|           1|           1|
    |or_ln50_1_fu_377_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln50_2_fu_460_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln50_3_fu_509_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln50_4_fu_558_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln50_fu_411_p2                 |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 337|         272|         101|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter8                  |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_232_p4             |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter7_phi_ln56_reg_239    |  15|          3|   64|        192|
    |ap_phi_reg_pp0_iter8_phi_ln56_1_reg_251  |  15|          3|   64|        192|
    |grp_fu_263_p0                            |  27|          5|   32|        160|
    |grp_fu_263_p1                            |  27|          5|   32|        160|
    |grp_fu_268_p0                            |  27|          5|   32|        160|
    |grp_fu_268_p1                            |  27|          5|   32|        160|
    |grp_fu_273_p0                            |  27|          5|   32|        160|
    |grp_fu_273_p1                            |  27|          5|   32|        160|
    |grp_fu_278_p0                            |  27|          5|   32|        160|
    |grp_fu_278_p1                            |  27|          5|   32|        160|
    |grp_fu_283_p0                            |  27|          5|   32|        160|
    |grp_fu_289_p0                            |  27|          5|   32|        160|
    |grp_fu_295_p0                            |  27|          5|   32|        160|
    |grp_fu_301_p0                            |  27|          5|   32|        160|
    |grp_fu_319_p0                            |  15|          3|   64|        192|
    |grp_fu_325_p0                            |  15|          3|   32|         96|
    |grp_fu_328_p0                            |  27|          5|   32|        160|
    |i_0_reg_228                              |   9|          2|   32|         64|
    |my_input_0_data_out                      |   9|          2|   32|         64|
    |my_input_0_state                         |  15|          3|    2|          6|
    |my_input_TDATA_blk_n                     |   9|          2|    1|          2|
    |my_output_1_data_in                      |  33|          6|   32|        192|
    |my_output_1_data_out                     |   9|          2|   32|         64|
    |my_output_1_state                        |  15|          3|    2|          6|
    |my_output_TDATA_blk_n                    |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 575|        110|  808|       3225|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |add_ln50_1_reg_946                       |   2|   0|    2|          0|
    |add_ln50_reg_941                         |   2|   0|    2|          0|
    |ap_CS_fsm                                |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_phi_ln56_1_reg_251  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_phi_ln56_reg_239    |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_phi_ln56_1_reg_251  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_phi_ln56_reg_239    |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_phi_ln56_1_reg_251  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_phi_ln56_reg_239    |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter4_phi_ln56_1_reg_251  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter4_phi_ln56_reg_239    |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter5_phi_ln56_1_reg_251  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter5_phi_ln56_reg_239    |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter6_phi_ln56_1_reg_251  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter6_phi_ln56_reg_239    |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter7_phi_ln56_1_reg_251  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter7_phi_ln56_reg_239    |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter8_phi_ln56_1_reg_251  |  64|   0|   64|          0|
    |bitcast_ln50_1_reg_619                   |  32|   0|   32|          0|
    |i_0_reg_228                              |  32|   0|   32|          0|
    |i_reg_633                                |  32|   0|   32|          0|
    |icmp_ln31_reg_629                        |   1|   0|    1|          0|
    |icmp_ln50_3_reg_624                      |   1|   0|    1|          0|
    |icmp_ln52_reg_951                        |   1|   0|    1|          0|
    |icmp_ln52_reg_951_pp0_iter8_reg          |   1|   0|    1|          0|
    |my_input_0_payload_A                     |  32|   0|   32|          0|
    |my_input_0_payload_B                     |  32|   0|   32|          0|
    |my_input_0_sel_rd                        |   1|   0|    1|          0|
    |my_input_0_sel_wr                        |   1|   0|    1|          0|
    |my_input_0_state                         |   2|   0|    2|          0|
    |my_output_1_payload_A                    |  32|   0|   32|          0|
    |my_output_1_payload_B                    |  32|   0|   32|          0|
    |my_output_1_sel_rd                       |   1|   0|    1|          0|
    |my_output_1_sel_wr                       |   1|   0|    1|          0|
    |my_output_1_state                        |   2|   0|    2|          0|
    |or_ln50_1_reg_651                        |   1|   0|    1|          0|
    |reg_332                                  |  32|   0|   32|          0|
    |tmp_1_0_1_reg_778                        |  32|   0|   32|          0|
    |tmp_1_0_2_reg_798                        |  32|   0|   32|          0|
    |tmp_1_0_3_reg_818                        |  32|   0|   32|          0|
    |tmp_1_1_1_reg_783                        |  32|   0|   32|          0|
    |tmp_1_1_2_reg_803                        |  32|   0|   32|          0|
    |tmp_1_1_3_reg_823                        |  32|   0|   32|          0|
    |tmp_1_1_reg_748                          |  32|   0|   32|          0|
    |tmp_1_2_1_reg_788                        |  32|   0|   32|          0|
    |tmp_1_2_2_reg_808                        |  32|   0|   32|          0|
    |tmp_1_2_3_reg_828                        |  32|   0|   32|          0|
    |tmp_1_2_reg_758                          |  32|   0|   32|          0|
    |tmp_1_3_1_reg_793                        |  32|   0|   32|          0|
    |tmp_1_3_2_reg_813                        |  32|   0|   32|          0|
    |tmp_1_3_3_reg_833                        |  32|   0|   32|          0|
    |tmp_1_3_reg_768                          |  32|   0|   32|          0|
    |tmp_1_reg_838                            |  32|   0|   32|          0|
    |tmp_2_0_1_reg_858                        |  32|   0|   32|          0|
    |tmp_2_0_2_reg_878                        |  32|   0|   32|          0|
    |tmp_2_0_3_reg_898                        |  32|   0|   32|          0|
    |tmp_2_1_1_reg_863                        |  32|   0|   32|          0|
    |tmp_2_1_2_reg_883                        |  32|   0|   32|          0|
    |tmp_2_1_3_reg_905                        |  32|   0|   32|          0|
    |tmp_2_1_3_reg_905_pp0_iter6_reg          |  32|   0|   32|          0|
    |tmp_2_1_reg_843                          |  32|   0|   32|          0|
    |tmp_2_2_1_reg_868                        |  32|   0|   32|          0|
    |tmp_2_2_2_reg_888                        |  32|   0|   32|          0|
    |tmp_2_2_3_reg_912                        |  32|   0|   32|          0|
    |tmp_2_2_reg_848                          |  32|   0|   32|          0|
    |tmp_2_3_1_reg_873                        |  32|   0|   32|          0|
    |tmp_2_3_2_reg_893                        |  32|   0|   32|          0|
    |tmp_2_3_3_reg_919                        |  32|   0|   32|          0|
    |tmp_2_3_3_reg_919_pp0_iter6_reg          |  32|   0|   32|          0|
    |tmp_2_3_reg_853                          |  32|   0|   32|          0|
    |tmp_4_reg_926                            |   1|   0|    1|          0|
    |tmp_7_reg_931                            |   1|   0|    1|          0|
    |tmp_9_reg_936                            |   1|   0|    1|          0|
    |tmp_s_reg_738                            |  32|   0|   32|          0|
    |icmp_ln31_reg_629                        |  64|  32|    1|          0|
    |or_ln50_1_reg_651                        |  64|  32|    1|          0|
    |tmp_1_0_1_reg_778                        |  64|  32|   32|          0|
    |tmp_1_0_2_reg_798                        |  64|  32|   32|          0|
    |tmp_1_0_3_reg_818                        |  64|  32|   32|          0|
    |tmp_1_1_1_reg_783                        |  64|  32|   32|          0|
    |tmp_1_1_2_reg_803                        |  64|  32|   32|          0|
    |tmp_1_1_3_reg_823                        |  64|  32|   32|          0|
    |tmp_1_2_1_reg_788                        |  64|  32|   32|          0|
    |tmp_1_2_2_reg_808                        |  64|  32|   32|          0|
    |tmp_1_2_3_reg_828                        |  64|  32|   32|          0|
    |tmp_1_3_1_reg_793                        |  64|  32|   32|          0|
    |tmp_1_3_2_reg_813                        |  64|  32|   32|          0|
    |tmp_1_3_3_reg_833                        |  64|  32|   32|          0|
    |tmp_2_0_3_reg_898                        |  64|  32|   32|          0|
    |tmp_2_2_3_reg_912                        |  64|  32|   32|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |3363| 512| 2789|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | myFuncAccel4 | return value |
|ap_rst_n          |  in |    1| ap_ctrl_hs | myFuncAccel4 | return value |
|ap_start          |  in |    1| ap_ctrl_hs | myFuncAccel4 | return value |
|ap_done           | out |    1| ap_ctrl_hs | myFuncAccel4 | return value |
|ap_idle           | out |    1| ap_ctrl_hs | myFuncAccel4 | return value |
|ap_ready          | out |    1| ap_ctrl_hs | myFuncAccel4 | return value |
|size              |  in |   32|   ap_none  |     size     |    scalar    |
|dim               |  in |   32|   ap_none  |      dim     |    scalar    |
|threshold         |  in |   32|   ap_none  |   threshold  |    scalar    |
|data0_0           |  in |   32|  ap_stable |    data0_0   |    pointer   |
|data0_1           |  in |   32|  ap_stable |    data0_1   |    pointer   |
|data0_2           |  in |   32|  ap_stable |    data0_2   |    pointer   |
|data0_3           |  in |   32|  ap_stable |    data0_3   |    pointer   |
|data0_4           |  in |   32|  ap_stable |    data0_4   |    pointer   |
|data0_5           |  in |   32|  ap_stable |    data0_5   |    pointer   |
|data0_6           |  in |   32|  ap_stable |    data0_6   |    pointer   |
|data0_7           |  in |   32|  ap_stable |    data0_7   |    pointer   |
|data0_8           |  in |   32|  ap_stable |    data0_8   |    pointer   |
|data0_9           |  in |   32|  ap_stable |    data0_9   |    pointer   |
|data0_10          |  in |   32|  ap_stable |   data0_10   |    pointer   |
|data0_11          |  in |   32|  ap_stable |   data0_11   |    pointer   |
|data0_12          |  in |   32|  ap_stable |   data0_12   |    pointer   |
|data0_13          |  in |   32|  ap_stable |   data0_13   |    pointer   |
|data0_14          |  in |   32|  ap_stable |   data0_14   |    pointer   |
|data0_15          |  in |   32|  ap_stable |   data0_15   |    pointer   |
|my_input_TDATA    |  in |   32|    axis    |   my_input   |    pointer   |
|my_input_TVALID   |  in |    1|    axis    |   my_input   |    pointer   |
|my_input_TREADY   | out |    1|    axis    |   my_input   |    pointer   |
|my_output_TDATA   | out |   32|    axis    |   my_output  |    pointer   |
|my_output_TVALID  | out |    1|    axis    |   my_output  |    pointer   |
|my_output_TREADY  |  in |    1|    axis    |   my_output  |    pointer   |
+------------------+-----+-----+------------+--------------+--------------+

