

================================================================
== Vivado HLS Report for 'pixel_pack'
================================================================
* Date:           Fri Oct 11 11:41:24 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        pixel_pack
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3cg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|     1.884|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         8|          4|          4|     ?|    yes   |
        |- Loop 2  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        |- Loop 3  |    ?|    ?|         6|          4|          4|     ?|    yes   |
        |- Loop 4  |    ?|    ?|         3|          2|          2|     ?|    yes   |
        |- Loop 5  |    ?|    ?|         3|          2|          2|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    242|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|      82|    120|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    923|    -|
|Register         |        -|      -|     986|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    1068|   1285|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+---------------------------+---------+-------+----+-----+
    |           Instance          |           Module          | BRAM_18K| DSP48E| FF | LUT |
    +-----------------------------+---------------------------+---------+-------+----+-----+
    |pixel_pack_AXILiteS_s_axi_U  |pixel_pack_AXILiteS_s_axi  |        0|      0|  82|  120|
    +-----------------------------+---------------------------+---------+-------+----+-----+
    |Total                        |                           |        0|      0|  82|  120|
    +-----------------------------+---------------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |out_c1_V_fu_650_p2                     |     +    |      0|  0|  16|           9|           9|
    |out_c2_V_fu_684_p2                     |     +    |      0|  0|  16|           9|           9|
    |ap_block_pp0_stage0_11001              |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001              |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001              |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001              |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_01001              |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_11001              |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001              |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001              |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage1_01001              |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage2_11001              |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage3_11001              |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_01001              |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_01001              |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_11001              |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage1_01001              |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage2_01001              |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage3_01001              |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11_pp2_stage1_iter0      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state12_pp2_stage2_iter0      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state13_pp2_stage3_iter0      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state14_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state14_pp2_stage0_iter1      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state15_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state21_pp4_stage1_iter0      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state22_pp4_stage2_iter0      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state23_pp4_stage3_iter0      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state24_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state24_pp4_stage0_iter1      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state25_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1049                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1051                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1067                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1079                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1109                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1111                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1122                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1130                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1144                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1749                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1753                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1760                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1764                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_873                       |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op113_read_state11        |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op127_read_state12        |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op140_read_state13        |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op153_read_state14        |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op191_read_state21        |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op207_read_state22        |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op221_read_state23        |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op235_read_state24        |    and   |      0|  0|   2|           1|           1|
    |stream_in_24_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_24_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_in_24_last_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_24_last_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_in_24_user_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_24_user_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_out_32_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_32_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_32_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_32_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_32_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_32_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_in_24_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_24_last_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_24_user_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_32_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_32_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_32_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp2_stage1_11001              |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001              |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage1_11001              |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage2_11001              |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage3_11001              |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6                        |    or    |      0|  0|   2|           1|           1|
    |user_2_1_fu_743_p2                     |    or    |      0|  0|   2|           1|           1|
    |user_2_fu_809_p2                       |    or    |      0|  0|   2|           1|           1|
    |user_3_1_fu_615_p2                     |    or    |      0|  0|   2|           1|           1|
    |user_3_fu_835_p2                       |    or    |      0|  0|   2|           1|           1|
    |user_s_fu_783_p2                       |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                          |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                          |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                          |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                          |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp4                          |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp2_iter1                |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1                |    xor   |      0|  0|   2|           2|           1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      0|  0| 242|         113|         110|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  97|         20|    1|         20|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                  |  15|          3|    1|          3|
    |ap_enable_reg_pp3_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1                  |  15|          3|    1|          3|
    |ap_phi_mux_last_2_3_phi_fu_573_p4        |  15|          3|    1|          3|
    |ap_phi_mux_last_6_3_phi_fu_321_p4        |  15|          3|    1|          3|
    |ap_phi_mux_p_0467_2_3_phi_fu_307_p4      |  15|          3|   32|         96|
    |ap_phi_mux_p_0467_s_phi_fu_196_p4        |   9|          2|   32|         64|
    |ap_phi_mux_p_067_2_3_phi_fu_549_p4       |  15|          3|    4|         12|
    |ap_phi_mux_p_067_s_phi_fu_384_p4         |   9|          2|    4|          8|
    |ap_phi_mux_p_071_2_3_phi_fu_537_p4       |  15|          3|    4|         12|
    |ap_phi_mux_p_071_s_phi_fu_372_p4         |   9|          2|    4|          8|
    |ap_phi_mux_p_087_2_3_phi_fu_561_p4       |  15|          3|   96|        288|
    |ap_phi_mux_p_087_s_phi_fu_396_p4         |   9|          2|   96|        192|
    |ap_phi_mux_user_1_3_phi_fu_334_p4        |  15|          3|    1|          3|
    |ap_phi_reg_pp2_iter0_p_0467_2_1_reg_249  |   9|          2|   32|         64|
    |ap_phi_reg_pp2_iter0_p_0467_2_reg_215    |   9|          2|   32|         64|
    |ap_phi_reg_pp2_iter0_user_1_1_reg_260    |   9|          2|    1|          2|
    |ap_phi_reg_pp2_iter0_user_1_reg_226      |   9|          2|    1|          2|
    |ap_phi_reg_pp2_iter1_p_0467_2_2_reg_282  |  15|          3|   32|         96|
    |ap_phi_reg_pp2_iter1_user_1_2_reg_292    |  15|          3|    1|          3|
    |ap_phi_reg_pp4_iter0_p_067_2_1_reg_470   |   9|          2|    4|          8|
    |ap_phi_reg_pp4_iter0_p_067_2_reg_426     |   9|          2|    4|          8|
    |ap_phi_reg_pp4_iter0_p_071_2_1_reg_459   |   9|          2|    4|          8|
    |ap_phi_reg_pp4_iter0_p_071_2_reg_415     |   9|          2|    4|          8|
    |ap_phi_reg_pp4_iter0_p_087_2_1_reg_481   |   9|          2|   96|        192|
    |ap_phi_reg_pp4_iter0_p_087_2_reg_437     |   9|          2|   96|        192|
    |ap_phi_reg_pp4_iter1_p_067_2_2_reg_513   |  15|          3|    4|         12|
    |ap_phi_reg_pp4_iter1_p_071_2_2_reg_503   |  15|          3|    4|         12|
    |ap_phi_reg_pp4_iter1_p_087_2_2_reg_523   |  15|          3|   96|        288|
    |delayed_last_1_reg_179                   |   9|          2|    1|          2|
    |delayed_last_2_reg_343                   |   9|          2|    1|          2|
    |delayed_last_3_reg_167                   |   9|          2|    1|          2|
    |delayed_last_reg_355                     |   9|          2|    1|          2|
    |last_2_1_reg_448                         |  15|          3|    1|          3|
    |last_2_2_reg_492                         |  15|          3|    1|          3|
    |last_2_reg_404                           |  15|          3|    1|          3|
    |last_6_1_reg_238                         |  15|          3|    1|          3|
    |last_6_2_reg_271                         |  15|          3|    1|          3|
    |last_6_reg_204                           |  15|          3|    1|          3|
    |p_0467_2_3_reg_302                       |  15|          3|   32|         96|
    |p_067_2_3_reg_545                        |  15|          3|    4|         12|
    |p_071_2_3_reg_533                        |  15|          3|    4|         12|
    |p_087_2_3_reg_557                        |  15|          3|   96|        288|
    |stream_in_24_TDATA_blk_n                 |   9|          2|    1|          2|
    |stream_in_24_data_V_0_data_out           |   9|          2|   24|         48|
    |stream_in_24_data_V_0_state              |  15|          3|    2|          6|
    |stream_in_24_last_V_0_data_out           |   9|          2|    1|          2|
    |stream_in_24_last_V_0_state              |  15|          3|    2|          6|
    |stream_in_24_user_V_0_data_out           |   9|          2|    1|          2|
    |stream_in_24_user_V_0_state              |  15|          3|    2|          6|
    |stream_out_32_TDATA_blk_n                |   9|          2|    1|          2|
    |stream_out_32_data_V_1_data_in           |  41|          8|   32|        256|
    |stream_out_32_data_V_1_data_out          |   9|          2|   32|         64|
    |stream_out_32_data_V_1_state             |  15|          3|    2|          6|
    |stream_out_32_last_V_1_data_in           |  33|          6|    1|          6|
    |stream_out_32_last_V_1_data_out          |   9|          2|    1|          2|
    |stream_out_32_last_V_1_state             |  15|          3|    2|          6|
    |stream_out_32_user_V_1_data_in           |  41|          8|    1|          8|
    |stream_out_32_user_V_1_data_out          |   9|          2|    1|          2|
    |stream_out_32_user_V_1_state             |  15|          3|    2|          6|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 923|        190|  946|       2544|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |alpha_V_0_data_reg                       |   8|   0|    8|          0|
    |alpha_V_0_vld_reg                        |   0|   0|    1|          1|
    |alpha_V_read_reg_1069                    |   8|   0|    8|          0|
    |ap_CS_fsm                                |  19|   0|   19|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                  |   1|   0|    1|          0|
    |ap_phi_reg_pp2_iter0_p_0467_2_1_reg_249  |  32|   0|   32|          0|
    |ap_phi_reg_pp2_iter0_p_0467_2_reg_215    |  32|   0|   32|          0|
    |ap_phi_reg_pp2_iter0_user_1_1_reg_260    |   1|   0|    1|          0|
    |ap_phi_reg_pp2_iter0_user_1_reg_226      |   1|   0|    1|          0|
    |ap_phi_reg_pp2_iter1_p_0467_2_2_reg_282  |  32|   0|   32|          0|
    |ap_phi_reg_pp2_iter1_user_1_2_reg_292    |   1|   0|    1|          0|
    |ap_phi_reg_pp4_iter0_p_067_2_1_reg_470   |   4|   0|    4|          0|
    |ap_phi_reg_pp4_iter0_p_067_2_reg_426     |   4|   0|    4|          0|
    |ap_phi_reg_pp4_iter0_p_071_2_1_reg_459   |   4|   0|    4|          0|
    |ap_phi_reg_pp4_iter0_p_071_2_reg_415     |   4|   0|    4|          0|
    |ap_phi_reg_pp4_iter0_p_087_2_1_reg_481   |  96|   0|   96|          0|
    |ap_phi_reg_pp4_iter0_p_087_2_reg_437     |  96|   0|   96|          0|
    |ap_phi_reg_pp4_iter1_p_067_2_2_reg_513   |   4|   0|    4|          0|
    |ap_phi_reg_pp4_iter1_p_071_2_2_reg_503   |   4|   0|    4|          0|
    |ap_phi_reg_pp4_iter1_p_087_2_2_reg_523   |  96|   0|   96|          0|
    |delayed_last_1_reg_179                   |   1|   0|    1|          0|
    |delayed_last_1_reg_179_pp2_iter1_reg     |   1|   0|    1|          0|
    |delayed_last_2_reg_343                   |   1|   0|    1|          0|
    |delayed_last_2_reg_343_pp4_iter1_reg     |   1|   0|    1|          0|
    |delayed_last_3_reg_167                   |   1|   0|    1|          0|
    |delayed_last_3_reg_167_pp2_iter1_reg     |   1|   0|    1|          0|
    |delayed_last_reg_355                     |   1|   0|    1|          0|
    |delayed_last_reg_355_pp4_iter1_reg       |   1|   0|    1|          0|
    |last_2_1_reg_448                         |   1|   0|    1|          0|
    |last_2_2_reg_492                         |   1|   0|    1|          0|
    |last_2_reg_404                           |   1|   0|    1|          0|
    |last_6_1_reg_238                         |   1|   0|    1|          0|
    |last_6_2_reg_271                         |   1|   0|    1|          0|
    |last_6_reg_204                           |   1|   0|    1|          0|
    |mode_0_data_reg                          |  32|   0|   32|          0|
    |mode_0_vld_reg                           |   0|   0|    1|          1|
    |p_0467_2_3_reg_302                       |  32|   0|   32|          0|
    |p_0467_s_reg_192                         |  32|   0|   32|          0|
    |p_067_2_3_reg_545                        |   4|   0|    4|          0|
    |p_067_s_reg_380                          |   4|   0|    4|          0|
    |p_071_2_3_reg_533                        |   4|   0|    4|          0|
    |p_071_s_reg_368                          |   4|   0|    4|          0|
    |p_087_2_3_reg_557                        |  96|   0|   96|          0|
    |p_087_s_reg_392                          |  96|   0|   96|          0|
    |p_Result_29_1_reg_1213                   |  32|   0|   32|          0|
    |p_Result_29_2_reg_1228                   |  32|   0|   32|          0|
    |stream_in_24_data_V_0_payload_A          |  24|   0|   24|          0|
    |stream_in_24_data_V_0_payload_B          |  24|   0|   24|          0|
    |stream_in_24_data_V_0_sel_rd             |   1|   0|    1|          0|
    |stream_in_24_data_V_0_sel_wr             |   1|   0|    1|          0|
    |stream_in_24_data_V_0_state              |   2|   0|    2|          0|
    |stream_in_24_last_V_0_payload_A          |   1|   0|    1|          0|
    |stream_in_24_last_V_0_payload_B          |   1|   0|    1|          0|
    |stream_in_24_last_V_0_sel_rd             |   1|   0|    1|          0|
    |stream_in_24_last_V_0_sel_wr             |   1|   0|    1|          0|
    |stream_in_24_last_V_0_state              |   2|   0|    2|          0|
    |stream_in_24_user_V_0_payload_A          |   1|   0|    1|          0|
    |stream_in_24_user_V_0_payload_B          |   1|   0|    1|          0|
    |stream_in_24_user_V_0_sel_rd             |   1|   0|    1|          0|
    |stream_in_24_user_V_0_sel_wr             |   1|   0|    1|          0|
    |stream_in_24_user_V_0_state              |   2|   0|    2|          0|
    |stream_out_32_data_V_1_payload_A         |  32|   0|   32|          0|
    |stream_out_32_data_V_1_payload_B         |  32|   0|   32|          0|
    |stream_out_32_data_V_1_sel_rd            |   1|   0|    1|          0|
    |stream_out_32_data_V_1_sel_wr            |   1|   0|    1|          0|
    |stream_out_32_data_V_1_state             |   2|   0|    2|          0|
    |stream_out_32_last_V_1_payload_A         |   1|   0|    1|          0|
    |stream_out_32_last_V_1_payload_B         |   1|   0|    1|          0|
    |stream_out_32_last_V_1_sel_rd            |   1|   0|    1|          0|
    |stream_out_32_last_V_1_sel_wr            |   1|   0|    1|          0|
    |stream_out_32_last_V_1_state             |   2|   0|    2|          0|
    |stream_out_32_user_V_1_payload_A         |   1|   0|    1|          0|
    |stream_out_32_user_V_1_payload_B         |   1|   0|    1|          0|
    |stream_out_32_user_V_1_sel_rd            |   1|   0|    1|          0|
    |stream_out_32_user_V_1_sel_wr            |   1|   0|    1|          0|
    |stream_out_32_user_V_1_state             |   2|   0|    2|          0|
    |tmp_28_reg_1218                          |   1|   0|    1|          0|
    |tmp_29_reg_1223                          |   1|   0|    1|          0|
    |tmp_30_reg_1233                          |   1|   0|    1|          0|
    |tmp_31_reg_1238                          |   1|   0|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 986|   0|  988|          2|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   |     Source Object    |    C Type    |
+------------------------+-----+-----+--------------+----------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|     s_axi    |       AXILiteS       |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_none |      pixel_pack      | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |      pixel_pack      | return value |
|control                 |  in |    1| ap_ctrl_none |      pixel_pack      | return value |
|ap_rst_n_control        |  in |    1| ap_ctrl_none |      pixel_pack      | return value |
|stream_in_24_TDATA      |  in |   24|     axis     |  stream_in_24_data_V |    pointer   |
|stream_in_24_TVALID     |  in |    1|     axis     |  stream_in_24_last_V |    pointer   |
|stream_in_24_TREADY     | out |    1|     axis     |  stream_in_24_last_V |    pointer   |
|stream_in_24_TLAST      |  in |    1|     axis     |  stream_in_24_last_V |    pointer   |
|stream_in_24_TUSER      |  in |    1|     axis     |  stream_in_24_user_V |    pointer   |
|stream_out_32_TDATA     | out |   32|     axis     | stream_out_32_data_V |    pointer   |
|stream_out_32_TVALID    | out |    1|     axis     | stream_out_32_last_V |    pointer   |
|stream_out_32_TREADY    |  in |    1|     axis     | stream_out_32_last_V |    pointer   |
|stream_out_32_TLAST     | out |    1|     axis     | stream_out_32_last_V |    pointer   |
|stream_out_32_TUSER     | out |    1|     axis     | stream_out_32_user_V |    pointer   |
+------------------------+-----+-----+--------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3
  * Pipeline-1: initiation interval (II) = 2, depth = 3
  * Pipeline-2: initiation interval (II) = 4, depth = 6
  * Pipeline-3: initiation interval (II) = 1, depth = 2
  * Pipeline-4: initiation interval (II) = 4, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 5
  Pipeline-0 : II = 2, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 2, D = 3, States = { 7 8 9 }
  Pipeline-2 : II = 4, D = 6, States = { 10 11 12 13 14 15 }
  Pipeline-3 : II = 1, D = 2, States = { 17 18 }
  Pipeline-4 : II = 4, D = 8, States = { 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	6  / (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4)
	3  / (mode_read == 4)
	7  / (mode_read == 3)
	10  / (mode_read == 2)
	17  / (mode_read == 1)
	20  / (mode_read == 0)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / (stream_in_24_last_V_10)
	3  / (!stream_in_24_last_V_10)
6 --> 
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	6  / (stream_in_24_last_V_9)
	7  / (!stream_in_24_last_V_9)
10 --> 
	11  / true
11 --> 
	16  / (delayed_last_1)
	12  / (!delayed_last_1)
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	10  / true
16 --> 
	6  / true
17 --> 
	18  / true
18 --> 
	19  / (stream_in_24_last_V_4)
	17  / (!stream_in_24_last_V_4)
19 --> 
	6  / true
20 --> 
	21  / true
21 --> 
	28  / (delayed_last)
	22  / (!delayed_last)
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	20  / true
28 --> 
	6  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 29 [2/2] (1.00ns)   --->   "%alpha_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %alpha_V)"   --->   Operation 29 'read' 'alpha_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [2/2] (1.00ns)   --->   "%mode_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %mode)"   --->   Operation 30 'read' 'mode_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 1.88>
ST_2 : Operation 31 [1/2] (1.00ns)   --->   "%alpha_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %alpha_V)"   --->   Operation 31 'read' 'alpha_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 32 [1/2] (1.00ns)   --->   "%mode_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %mode)"   --->   Operation 32 'read' 'mode_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %stream_in_24_data_V), !map !94"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_24_user_V), !map !100"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_24_last_V), !map !104"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stream_out_32_data_V), !map !108"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_out_32_user_V), !map !112"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_out_32_last_V), !map !116"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mode), !map !120"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %alpha_V), !map !126"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @pixel_pack_str) nounwind"   --->   Operation 41 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pixel_pack/pixel_pack.cpp:30]   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecClockDomain([8 x i8]* @p_str2, [1 x i8]* @p_str1) nounwind" [pixel_pack/pixel_pack.cpp:32]   --->   Operation 43 'specclockdomain' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %mode, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [8 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pixel_pack/pixel_pack.cpp:33]   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %alpha_V, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [8 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pixel_pack/pixel_pack.cpp:34]   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pixel_pack/pixel_pack.cpp:35]   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pixel_pack/pixel_pack.cpp:36]   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.88ns)   --->   "switch i32 %mode_read, label %.loopexit [
    i32 0, label %.preheader823.preheader
    i32 1, label %.preheader817.preheader
    i32 2, label %.preheader815.preheader
    i32 3, label %.preheader813.preheader
    i32 4, label %.preheader.preheader
  ]" [pixel_pack/pixel_pack.cpp:40]   --->   Operation 48 'switch' <Predicate = true> <Delay = 0.88>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "br label %.preheader" [pixel_pack/pixel_pack.cpp:121]   --->   Operation 49 'br' <Predicate = (mode_read == 4)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br label %.preheader813" [pixel_pack/pixel_pack.cpp:104]   --->   Operation 50 'br' <Predicate = (mode_read == 3)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.75ns)   --->   "br label %.preheader815" [pixel_pack/pixel_pack.cpp:82]   --->   Operation 51 'br' <Predicate = (mode_read == 2)> <Delay = 0.75>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br label %.preheader817" [pixel_pack/pixel_pack.cpp:68]   --->   Operation 52 'br' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.75ns)   --->   "br label %.preheader823" [pixel_pack/pixel_pack.cpp:42]   --->   Operation 53 'br' <Predicate = (mode_read == 0)> <Delay = 0.75>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (0.00ns)   --->   "%empty_28 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 54 'read' 'empty_28' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.90>
ST_4 : Operation 55 [1/2] (0.00ns)   --->   "%empty_28 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 55 'read' 'empty_28' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%stream_in_24_data_V_11 = extractvalue { i24, i1, i1 } %empty_28, 0"   --->   Operation 56 'extractvalue' 'stream_in_24_data_V_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node user_3_1)   --->   "%stream_in_24_user_V_11 = extractvalue { i24, i1, i1 } %empty_28, 1"   --->   Operation 57 'extractvalue' 'stream_in_24_user_V_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%empty_29 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 58 'read' 'empty_29' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%stream_in_24_data_V_12 = extractvalue { i24, i1, i1 } %empty_29, 0"   --->   Operation 59 'extractvalue' 'stream_in_24_data_V_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node user_3_1)   --->   "%stream_in_24_user_V_12 = extractvalue { i24, i1, i1 } %empty_29, 1"   --->   Operation 60 'extractvalue' 'stream_in_24_user_V_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%stream_in_24_last_V_10 = extractvalue { i24, i1, i1 } %empty_29, 2"   --->   Operation 61 'extractvalue' 'stream_in_24_last_V_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.33ns) (out node of the LUT)   --->   "%user_3_1 = or i1 %stream_in_24_user_V_11, %stream_in_24_user_V_12" [pixel_pack/pixel_pack.cpp:126]   --->   Operation 62 'or' 'user_3_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_s_30 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %stream_in_24_data_V_11, i32 8, i32 15)" [pixel_pack/pixel_pack.cpp:132]   --->   Operation 63 'partselect' 'p_Result_s_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp = zext i8 %p_Result_s_30 to i9" [pixel_pack/pixel_pack.cpp:132]   --->   Operation 64 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %stream_in_24_data_V_12, i32 8, i32 15)" [pixel_pack/pixel_pack.cpp:132]   --->   Operation 65 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_1 = zext i8 %p_Result_1 to i9" [pixel_pack/pixel_pack.cpp:132]   --->   Operation 66 'zext' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.90ns)   --->   "%out_c1_V = add i9 %tmp, %tmp_1" [pixel_pack/pixel_pack.cpp:132]   --->   Operation 67 'add' 'out_c1_V' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_3 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %stream_in_24_data_V_11, i32 16, i32 23)" [pixel_pack/pixel_pack.cpp:134]   --->   Operation 68 'partselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_3 = zext i8 %p_Result_3 to i9" [pixel_pack/pixel_pack.cpp:134]   --->   Operation 69 'zext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_4 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %stream_in_24_data_V_12, i32 16, i32 23)" [pixel_pack/pixel_pack.cpp:134]   --->   Operation 70 'partselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_4 = zext i8 %p_Result_4 to i9" [pixel_pack/pixel_pack.cpp:134]   --->   Operation 71 'zext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.90ns)   --->   "%out_c2_V = add i9 %tmp_3, %tmp_4" [pixel_pack/pixel_pack.cpp:134]   --->   Operation 72 'add' 'out_c2_V' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i24 %stream_in_24_data_V_11 to i8" [pixel_pack/pixel_pack.cpp:136]   --->   Operation 73 'trunc' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_6 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %out_c1_V, i32 1, i32 8)" [pixel_pack/pixel_pack.cpp:137]   --->   Operation 74 'partselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i24 %stream_in_24_data_V_12 to i8" [pixel_pack/pixel_pack.cpp:138]   --->   Operation 75 'trunc' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_8 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %out_c2_V, i32 1, i32 8)" [pixel_pack/pixel_pack.cpp:139]   --->   Operation 76 'partselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%p_Result_2 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %p_Result_8, i8 %tmp_12, i8 %p_Result_6, i8 %tmp_11)" [pixel_pack/pixel_pack.cpp:139]   --->   Operation 77 'bitconcatenate' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_Result_2, i1 %user_3_1, i1 %stream_in_24_last_V_10)" [pixel_pack/pixel_pack.cpp:139]   --->   Operation 78 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %stream_in_24_last_V_10, label %.loopexit.loopexit, label %.preheader" [pixel_pack/pixel_pack.cpp:121]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)" [pixel_pack/pixel_pack.cpp:121]   --->   Operation 80 'specregionbegin' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [pixel_pack/pixel_pack.cpp:122]   --->   Operation 81 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_Result_2, i1 %user_3_1, i1 %stream_in_24_last_V_10)" [pixel_pack/pixel_pack.cpp:139]   --->   Operation 82 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_9)" [pixel_pack/pixel_pack.cpp:144]   --->   Operation 83 'specregionend' 'empty_31' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 84 'br' <Predicate = (mode_read == 4)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 85 'br' <Predicate = (mode_read == 3)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "ret void" [pixel_pack/pixel_pack.cpp:147]   --->   Operation 86 'ret' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 87 [2/2] (0.00ns)   --->   "%empty_25 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 87 'read' 'empty_25' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 3> <Delay = 0.33>
ST_8 : Operation 88 [1/2] (0.00ns)   --->   "%empty_25 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 88 'read' 'empty_25' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%stream_in_24_data_V_9 = extractvalue { i24, i1, i1 } %empty_25, 0"   --->   Operation 89 'extractvalue' 'stream_in_24_data_V_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node user_2_1)   --->   "%stream_in_24_user_V_9 = extractvalue { i24, i1, i1 } %empty_25, 1"   --->   Operation 90 'extractvalue' 'stream_in_24_user_V_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i24 %stream_in_24_data_V_9 to i16"   --->   Operation 91 'trunc' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%empty_26 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 92 'read' 'empty_26' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%stream_in_24_data_V_10 = extractvalue { i24, i1, i1 } %empty_26, 0"   --->   Operation 93 'extractvalue' 'stream_in_24_data_V_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node user_2_1)   --->   "%stream_in_24_user_V_10 = extractvalue { i24, i1, i1 } %empty_26, 1"   --->   Operation 94 'extractvalue' 'stream_in_24_user_V_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%stream_in_24_last_V_9 = extractvalue { i24, i1, i1 } %empty_26, 2"   --->   Operation 95 'extractvalue' 'stream_in_24_last_V_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.33ns) (out node of the LUT)   --->   "%user_2_1 = or i1 %stream_in_24_user_V_9, %stream_in_24_user_V_10" [pixel_pack/pixel_pack.cpp:109]   --->   Operation 96 'or' 'user_2_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i24 %stream_in_24_data_V_10 to i16"   --->   Operation 97 'trunc' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%p_Result_35_1 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_10, i16 %tmp_8)" [pixel_pack/pixel_pack.cpp:111]   --->   Operation 98 'bitconcatenate' 'p_Result_35_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_Result_35_1, i1 %user_2_1, i1 %stream_in_24_last_V_9)" [pixel_pack/pixel_pack.cpp:111]   --->   Operation 99 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %stream_in_24_last_V_9, label %.loopexit.loopexit69, label %.preheader813" [pixel_pack/pixel_pack.cpp:104]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [pixel_pack/pixel_pack.cpp:104]   --->   Operation 101 'specregionbegin' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [pixel_pack/pixel_pack.cpp:105]   --->   Operation 102 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_Result_35_1, i1 %user_2_1, i1 %stream_in_24_last_V_9)" [pixel_pack/pixel_pack.cpp:111]   --->   Operation 103 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_7)" [pixel_pack/pixel_pack.cpp:118]   --->   Operation 104 'specregionend' 'empty_27' <Predicate = true> <Delay = 0.00>

State 10 <SV = 2> <Delay = 0.66>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%delayed_last_3 = phi i1 [ %last_6_3, %._crit_edge848 ], [ false, %.preheader815.preheader ]"   --->   Operation 105 'phi' 'delayed_last_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%delayed_last_1 = phi i1 [ %delayed_last_3, %._crit_edge848 ], [ false, %.preheader815.preheader ]"   --->   Operation 106 'phi' 'delayed_last_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [2/2] (0.00ns)   --->   "%empty_20 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 107 'read' 'empty_20' <Predicate = (!delayed_last_1 & !delayed_last_3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 11 <SV = 3> <Delay = 1.08>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%p_0467_s = phi i32 [ %p_0467_2_3, %._crit_edge848 ], [ undef, %.preheader815.preheader ]" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 108 'phi' 'p_0467_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %delayed_last_1, label %.loopexit.loopexit70, label %6" [pixel_pack/pixel_pack.cpp:82]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [pixel_pack/pixel_pack.cpp:82]   --->   Operation 110 'specregionbegin' 'tmp_6' <Predicate = (!delayed_last_1)> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [pixel_pack/pixel_pack.cpp:83]   --->   Operation 111 'specpipeline' <Predicate = (!delayed_last_1)> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.75ns)   --->   "br i1 %delayed_last_3, label %._crit_edge847.0, label %7" [pixel_pack/pixel_pack.cpp:88]   --->   Operation 112 'br' <Predicate = (!delayed_last_1)> <Delay = 0.75>
ST_11 : Operation 113 [1/2] (0.00ns)   --->   "%empty_20 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 113 'read' 'empty_20' <Predicate = (!delayed_last_1 & !delayed_last_3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%stream_in_24_data_V_5 = extractvalue { i24, i1, i1 } %empty_20, 0"   --->   Operation 114 'extractvalue' 'stream_in_24_data_V_5' <Predicate = (!delayed_last_1 & !delayed_last_3)> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%stream_in_24_user_V_5 = extractvalue { i24, i1, i1 } %empty_20, 1"   --->   Operation 115 'extractvalue' 'stream_in_24_user_V_5' <Predicate = (!delayed_last_1 & !delayed_last_3)> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%stream_in_24_last_V_5 = extractvalue { i24, i1, i1 } %empty_20, 2"   --->   Operation 116 'extractvalue' 'stream_in_24_last_V_5' <Predicate = (!delayed_last_1 & !delayed_last_3)> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i24 %stream_in_24_data_V_5 to i8" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 117 'trunc' 'tmp_15' <Predicate = (!delayed_last_1 & !delayed_last_3)> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%p_Result_9 = call i32 @llvm.part.set.i32.i8(i32 %p_0467_s, i8 %tmp_15, i32 0, i32 7)" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 118 'partset' 'p_Result_9' <Predicate = (!delayed_last_1 & !delayed_last_3)> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.75ns)   --->   "br label %._crit_edge847.0" [pixel_pack/pixel_pack.cpp:93]   --->   Operation 119 'br' <Predicate = (!delayed_last_1 & !delayed_last_3)> <Delay = 0.75>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%last_6 = phi i1 [ %stream_in_24_last_V_5, %7 ], [ %delayed_last_3, %6 ]"   --->   Operation 120 'phi' 'last_6' <Predicate = (!delayed_last_1)> <Delay = 0.00>
ST_11 : Operation 121 [2/2] (0.00ns)   --->   "%empty_21 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 121 'read' 'empty_21' <Predicate = (!delayed_last_1 & !last_6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_6)" [pixel_pack/pixel_pack.cpp:101]   --->   Operation 122 'specregionend' 'empty_24' <Predicate = (!delayed_last_1)> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "br label %.preheader815" [pixel_pack/pixel_pack.cpp:101]   --->   Operation 123 'br' <Predicate = (!delayed_last_1)> <Delay = 0.00>

State 12 <SV = 4> <Delay = 1.08>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%p_0467_2 = phi i32 [ %p_Result_9, %7 ], [ %p_0467_s, %6 ]" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 124 'phi' 'p_0467_2' <Predicate = (!delayed_last_1)> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%user_1 = phi i1 [ %stream_in_24_user_V_5, %7 ], [ false, %6 ]"   --->   Operation 125 'phi' 'user_1' <Predicate = (!delayed_last_1)> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.75ns)   --->   "br i1 %last_6, label %._crit_edge847.1, label %8" [pixel_pack/pixel_pack.cpp:88]   --->   Operation 126 'br' <Predicate = (!delayed_last_1)> <Delay = 0.75>
ST_12 : Operation 127 [1/2] (0.00ns)   --->   "%empty_21 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 127 'read' 'empty_21' <Predicate = (!delayed_last_1 & !last_6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%stream_in_24_data_V_6 = extractvalue { i24, i1, i1 } %empty_21, 0"   --->   Operation 128 'extractvalue' 'stream_in_24_data_V_6' <Predicate = (!delayed_last_1 & !last_6)> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node user_s)   --->   "%stream_in_24_user_V_6 = extractvalue { i24, i1, i1 } %empty_21, 1"   --->   Operation 129 'extractvalue' 'stream_in_24_user_V_6' <Predicate = (!delayed_last_1 & !last_6)> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%stream_in_24_last_V_6 = extractvalue { i24, i1, i1 } %empty_21, 2"   --->   Operation 130 'extractvalue' 'stream_in_24_last_V_6' <Predicate = (!delayed_last_1 & !last_6)> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.33ns) (out node of the LUT)   --->   "%user_s = or i1 %stream_in_24_user_V_6, %user_1" [pixel_pack/pixel_pack.cpp:89]   --->   Operation 131 'or' 'user_s' <Predicate = (!delayed_last_1 & !last_6)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_18 = trunc i24 %stream_in_24_data_V_6 to i8" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 132 'trunc' 'tmp_18' <Predicate = (!delayed_last_1 & !last_6)> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%p_Result_33_1 = call i32 @llvm.part.set.i32.i8(i32 %p_0467_2, i8 %tmp_18, i32 8, i32 15)" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 133 'partset' 'p_Result_33_1' <Predicate = (!delayed_last_1 & !last_6)> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (0.75ns)   --->   "br label %._crit_edge847.1" [pixel_pack/pixel_pack.cpp:93]   --->   Operation 134 'br' <Predicate = (!delayed_last_1 & !last_6)> <Delay = 0.75>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%last_6_1 = phi i1 [ %stream_in_24_last_V_6, %8 ], [ %last_6, %._crit_edge847.0 ]"   --->   Operation 135 'phi' 'last_6_1' <Predicate = (!delayed_last_1)> <Delay = 0.00>
ST_12 : Operation 136 [2/2] (0.00ns)   --->   "%empty_22 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 136 'read' 'empty_22' <Predicate = (!delayed_last_1 & !last_6_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 13 <SV = 5> <Delay = 1.08>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%p_0467_2_1 = phi i32 [ %p_Result_33_1, %8 ], [ %p_0467_2, %._crit_edge847.0 ]" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 137 'phi' 'p_0467_2_1' <Predicate = (!delayed_last_1)> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%user_1_1 = phi i1 [ %user_s, %8 ], [ %user_1, %._crit_edge847.0 ]" [pixel_pack/pixel_pack.cpp:89]   --->   Operation 138 'phi' 'user_1_1' <Predicate = (!delayed_last_1)> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.75ns)   --->   "br i1 %last_6_1, label %._crit_edge847.2, label %9" [pixel_pack/pixel_pack.cpp:88]   --->   Operation 139 'br' <Predicate = (!delayed_last_1)> <Delay = 0.75>
ST_13 : Operation 140 [1/2] (0.00ns)   --->   "%empty_22 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 140 'read' 'empty_22' <Predicate = (!delayed_last_1 & !last_6_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%stream_in_24_data_V_7 = extractvalue { i24, i1, i1 } %empty_22, 0"   --->   Operation 141 'extractvalue' 'stream_in_24_data_V_7' <Predicate = (!delayed_last_1 & !last_6_1)> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node user_2)   --->   "%stream_in_24_user_V_7 = extractvalue { i24, i1, i1 } %empty_22, 1"   --->   Operation 142 'extractvalue' 'stream_in_24_user_V_7' <Predicate = (!delayed_last_1 & !last_6_1)> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%stream_in_24_last_V_7 = extractvalue { i24, i1, i1 } %empty_22, 2"   --->   Operation 143 'extractvalue' 'stream_in_24_last_V_7' <Predicate = (!delayed_last_1 & !last_6_1)> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.33ns) (out node of the LUT)   --->   "%user_2 = or i1 %stream_in_24_user_V_7, %user_1_1" [pixel_pack/pixel_pack.cpp:89]   --->   Operation 144 'or' 'user_2' <Predicate = (!delayed_last_1 & !last_6_1)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i24 %stream_in_24_data_V_7 to i8" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 145 'trunc' 'tmp_21' <Predicate = (!delayed_last_1 & !last_6_1)> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%p_Result_33_2 = call i32 @llvm.part.set.i32.i8(i32 %p_0467_2_1, i8 %tmp_21, i32 16, i32 23)" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 146 'partset' 'p_Result_33_2' <Predicate = (!delayed_last_1 & !last_6_1)> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.75ns)   --->   "br label %._crit_edge847.2" [pixel_pack/pixel_pack.cpp:93]   --->   Operation 147 'br' <Predicate = (!delayed_last_1 & !last_6_1)> <Delay = 0.75>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%last_6_2 = phi i1 [ %stream_in_24_last_V_7, %9 ], [ %last_6_1, %._crit_edge847.1 ]"   --->   Operation 148 'phi' 'last_6_2' <Predicate = (!delayed_last_1)> <Delay = 0.00>
ST_13 : Operation 149 [2/2] (0.00ns)   --->   "%empty_23 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 149 'read' 'empty_23' <Predicate = (!delayed_last_1 & !last_6_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 14 <SV = 6> <Delay = 1.08>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%p_0467_2_2 = phi i32 [ %p_Result_33_2, %9 ], [ %p_0467_2_1, %._crit_edge847.1 ]" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 150 'phi' 'p_0467_2_2' <Predicate = (!delayed_last_1)> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%user_1_2 = phi i1 [ %user_2, %9 ], [ %user_1_1, %._crit_edge847.1 ]" [pixel_pack/pixel_pack.cpp:89]   --->   Operation 151 'phi' 'user_1_2' <Predicate = (!delayed_last_1)> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (0.75ns)   --->   "br i1 %last_6_2, label %._crit_edge847.3, label %10" [pixel_pack/pixel_pack.cpp:88]   --->   Operation 152 'br' <Predicate = (!delayed_last_1)> <Delay = 0.75>
ST_14 : Operation 153 [1/2] (0.00ns)   --->   "%empty_23 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 153 'read' 'empty_23' <Predicate = (!delayed_last_1 & !last_6_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%stream_in_24_data_V_8 = extractvalue { i24, i1, i1 } %empty_23, 0"   --->   Operation 154 'extractvalue' 'stream_in_24_data_V_8' <Predicate = (!delayed_last_1 & !last_6_2)> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node user_3)   --->   "%stream_in_24_user_V_8 = extractvalue { i24, i1, i1 } %empty_23, 1"   --->   Operation 155 'extractvalue' 'stream_in_24_user_V_8' <Predicate = (!delayed_last_1 & !last_6_2)> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%stream_in_24_last_V_8 = extractvalue { i24, i1, i1 } %empty_23, 2"   --->   Operation 156 'extractvalue' 'stream_in_24_last_V_8' <Predicate = (!delayed_last_1 & !last_6_2)> <Delay = 0.00>
ST_14 : Operation 157 [1/1] (0.33ns) (out node of the LUT)   --->   "%user_3 = or i1 %stream_in_24_user_V_8, %user_1_2" [pixel_pack/pixel_pack.cpp:89]   --->   Operation 157 'or' 'user_3' <Predicate = (!delayed_last_1 & !last_6_2)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i24 %stream_in_24_data_V_8 to i8" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 158 'trunc' 'tmp_24' <Predicate = (!delayed_last_1 & !last_6_2)> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%p_Result_33_3 = call i32 @llvm.part.set.i32.i8(i32 %p_0467_2_2, i8 %tmp_24, i32 24, i32 31)" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 159 'partset' 'p_Result_33_3' <Predicate = (!delayed_last_1 & !last_6_2)> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (0.75ns)   --->   "br label %._crit_edge847.3" [pixel_pack/pixel_pack.cpp:93]   --->   Operation 160 'br' <Predicate = (!delayed_last_1 & !last_6_2)> <Delay = 0.75>
ST_14 : Operation 161 [1/1] (0.00ns)   --->   "%p_0467_2_3 = phi i32 [ %p_Result_33_3, %10 ], [ %p_0467_2_2, %._crit_edge847.2 ]" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 161 'phi' 'p_0467_2_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%last_6_3 = phi i1 [ %stream_in_24_last_V_8, %10 ], [ %last_6_2, %._crit_edge847.2 ]"   --->   Operation 162 'phi' 'last_6_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%user_1_3 = phi i1 [ %user_3, %10 ], [ %user_1_2, %._crit_edge847.2 ]" [pixel_pack/pixel_pack.cpp:89]   --->   Operation 163 'phi' 'user_1_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 164 [1/1] (0.00ns)   --->   "br i1 %delayed_last_3, label %._crit_edge848, label %11" [pixel_pack/pixel_pack.cpp:95]   --->   Operation 164 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 165 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_0467_2_3, i1 %user_1_3, i1 %last_6_3)" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 165 'write' <Predicate = (!delayed_last_3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 15 <SV = 7> <Delay = 0.00>
ST_15 : Operation 166 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_0467_2_3, i1 %user_1_3, i1 %last_6_3)" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 166 'write' <Predicate = (!delayed_last_3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "br label %._crit_edge848" [pixel_pack/pixel_pack.cpp:100]   --->   Operation 167 'br' <Predicate = (!delayed_last_3)> <Delay = 0.00>

State 16 <SV = 4> <Delay = 0.00>
ST_16 : Operation 168 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 2> <Delay = 0.00>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "%empty_18 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 169 'read' 'empty_18' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_17 : Operation 170 [1/1] (0.00ns)   --->   "%stream_in_24_data_V_4 = extractvalue { i24, i1, i1 } %empty_18, 0"   --->   Operation 170 'extractvalue' 'stream_in_24_data_V_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 171 [1/1] (0.00ns)   --->   "%stream_in_24_user_V_4 = extractvalue { i24, i1, i1 } %empty_18, 1"   --->   Operation 171 'extractvalue' 'stream_in_24_user_V_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 172 [1/1] (0.00ns)   --->   "%stream_in_24_last_V_4 = extractvalue { i24, i1, i1 } %empty_18, 2"   --->   Operation 172 'extractvalue' 'stream_in_24_last_V_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 173 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i8.i24(i8 %alpha_V_read, i24 %stream_in_24_data_V_4)" [pixel_pack/pixel_pack.cpp:72]   --->   Operation 173 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 174 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_Result_s, i1 %stream_in_24_user_V_4, i1 %stream_in_24_last_V_4)" [pixel_pack/pixel_pack.cpp:72]   --->   Operation 174 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_17 : Operation 175 [1/1] (0.00ns)   --->   "br i1 %stream_in_24_last_V_4, label %.loopexit.loopexit71, label %.preheader817" [pixel_pack/pixel_pack.cpp:68]   --->   Operation 175 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 3> <Delay = 0.00>
ST_18 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [pixel_pack/pixel_pack.cpp:68]   --->   Operation 176 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [pixel_pack/pixel_pack.cpp:69]   --->   Operation 177 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 178 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_Result_s, i1 %stream_in_24_user_V_4, i1 %stream_in_24_last_V_4)" [pixel_pack/pixel_pack.cpp:72]   --->   Operation 178 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_18 : Operation 179 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_5)" [pixel_pack/pixel_pack.cpp:79]   --->   Operation 179 'specregionend' 'empty_19' <Predicate = true> <Delay = 0.00>

State 19 <SV = 4> <Delay = 0.00>
ST_19 : Operation 180 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 180 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 2> <Delay = 0.66>
ST_20 : Operation 181 [1/1] (0.00ns)   --->   "%delayed_last_2 = phi i1 [ %last_2_3, %.loopexit820 ], [ false, %.preheader823.preheader ]"   --->   Operation 181 'phi' 'delayed_last_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 182 [1/1] (0.00ns)   --->   "%delayed_last = phi i1 [ %delayed_last_2, %.loopexit820 ], [ false, %.preheader823.preheader ]"   --->   Operation 182 'phi' 'delayed_last' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 183 [2/2] (0.00ns)   --->   "%empty = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 183 'read' 'empty' <Predicate = (!delayed_last & !delayed_last_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 21 <SV = 3> <Delay = 1.08>
ST_21 : Operation 184 [1/1] (0.00ns)   --->   "%p_071_s = phi i4 [ %p_071_2_3, %.loopexit820 ], [ undef, %.preheader823.preheader ]" [pixel_pack/pixel_pack.cpp:51]   --->   Operation 184 'phi' 'p_071_s' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 185 [1/1] (0.00ns)   --->   "%p_067_s = phi i4 [ %p_067_2_3, %.loopexit820 ], [ undef, %.preheader823.preheader ]" [pixel_pack/pixel_pack.cpp:52]   --->   Operation 185 'phi' 'p_067_s' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 186 [1/1] (0.00ns)   --->   "%p_087_s = phi i96 [ %p_087_2_3, %.loopexit820 ], [ undef, %.preheader823.preheader ]" [pixel_pack/pixel_pack.cpp:50]   --->   Operation 186 'phi' 'p_087_s' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 187 [1/1] (0.00ns)   --->   "br i1 %delayed_last, label %.loopexit.loopexit72, label %1" [pixel_pack/pixel_pack.cpp:42]   --->   Operation 187 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [pixel_pack/pixel_pack.cpp:42]   --->   Operation 188 'specregionbegin' 'tmp_2' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_21 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [pixel_pack/pixel_pack.cpp:43]   --->   Operation 189 'specpipeline' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_21 : Operation 190 [1/1] (0.75ns)   --->   "br i1 %delayed_last_2, label %._crit_edge.0, label %2" [pixel_pack/pixel_pack.cpp:49]   --->   Operation 190 'br' <Predicate = (!delayed_last)> <Delay = 0.75>
ST_21 : Operation 191 [1/2] (0.00ns)   --->   "%empty = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 191 'read' 'empty' <Predicate = (!delayed_last & !delayed_last_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_21 : Operation 192 [1/1] (0.00ns)   --->   "%stream_in_24_data_V_s = extractvalue { i24, i1, i1 } %empty, 0"   --->   Operation 192 'extractvalue' 'stream_in_24_data_V_s' <Predicate = (!delayed_last & !delayed_last_2)> <Delay = 0.00>
ST_21 : Operation 193 [1/1] (0.00ns)   --->   "%stream_in_24_user_V_s = extractvalue { i24, i1, i1 } %empty, 1"   --->   Operation 193 'extractvalue' 'stream_in_24_user_V_s' <Predicate = (!delayed_last & !delayed_last_2)> <Delay = 0.00>
ST_21 : Operation 194 [1/1] (0.00ns)   --->   "%stream_in_24_last_V_s = extractvalue { i24, i1, i1 } %empty, 2"   --->   Operation 194 'extractvalue' 'stream_in_24_last_V_s' <Predicate = (!delayed_last & !delayed_last_2)> <Delay = 0.00>
ST_21 : Operation 195 [1/1] (0.00ns)   --->   "%p_Result_7 = call i96 @llvm.part.set.i96.i24(i96 %p_087_s, i24 %stream_in_24_data_V_s, i32 0, i32 23)" [pixel_pack/pixel_pack.cpp:50]   --->   Operation 195 'partset' 'p_Result_7' <Predicate = (!delayed_last & !delayed_last_2)> <Delay = 0.00>
ST_21 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_13 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_071_s, i32 0, i1 %stream_in_24_user_V_s)" [pixel_pack/pixel_pack.cpp:51]   --->   Operation 196 'bitset' 'tmp_13' <Predicate = (!delayed_last & !delayed_last_2)> <Delay = 0.00>
ST_21 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_14 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_067_s, i32 0, i1 %stream_in_24_last_V_s)" [pixel_pack/pixel_pack.cpp:52]   --->   Operation 197 'bitset' 'tmp_14' <Predicate = (!delayed_last & !delayed_last_2)> <Delay = 0.00>
ST_21 : Operation 198 [1/1] (0.75ns)   --->   "br label %._crit_edge.0" [pixel_pack/pixel_pack.cpp:55]   --->   Operation 198 'br' <Predicate = (!delayed_last & !delayed_last_2)> <Delay = 0.75>
ST_21 : Operation 199 [1/1] (0.00ns)   --->   "%last_2 = phi i1 [ %stream_in_24_last_V_s, %2 ], [ %delayed_last_2, %1 ]"   --->   Operation 199 'phi' 'last_2' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_21 : Operation 200 [2/2] (0.00ns)   --->   "%empty_14 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 200 'read' 'empty_14' <Predicate = (!delayed_last & !last_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_21 : Operation 201 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_2)" [pixel_pack/pixel_pack.cpp:65]   --->   Operation 201 'specregionend' 'empty_17' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_21 : Operation 202 [1/1] (0.00ns)   --->   "br label %.preheader823" [pixel_pack/pixel_pack.cpp:65]   --->   Operation 202 'br' <Predicate = (!delayed_last)> <Delay = 0.00>

State 22 <SV = 4> <Delay = 1.08>
ST_22 : Operation 203 [1/1] (0.00ns)   --->   "%p_071_2 = phi i4 [ %tmp_13, %2 ], [ %p_071_s, %1 ]" [pixel_pack/pixel_pack.cpp:51]   --->   Operation 203 'phi' 'p_071_2' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_22 : Operation 204 [1/1] (0.00ns)   --->   "%p_067_2 = phi i4 [ %tmp_14, %2 ], [ %p_067_s, %1 ]" [pixel_pack/pixel_pack.cpp:52]   --->   Operation 204 'phi' 'p_067_2' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_22 : Operation 205 [1/1] (0.00ns)   --->   "%p_087_2 = phi i96 [ %p_Result_7, %2 ], [ %p_087_s, %1 ]" [pixel_pack/pixel_pack.cpp:50]   --->   Operation 205 'phi' 'p_087_2' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_22 : Operation 206 [1/1] (0.75ns)   --->   "br i1 %last_2, label %._crit_edge.1, label %3" [pixel_pack/pixel_pack.cpp:49]   --->   Operation 206 'br' <Predicate = (!delayed_last)> <Delay = 0.75>
ST_22 : Operation 207 [1/2] (0.00ns)   --->   "%empty_14 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 207 'read' 'empty_14' <Predicate = (!delayed_last & !last_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_22 : Operation 208 [1/1] (0.00ns)   --->   "%stream_in_24_data_V_1 = extractvalue { i24, i1, i1 } %empty_14, 0"   --->   Operation 208 'extractvalue' 'stream_in_24_data_V_1' <Predicate = (!delayed_last & !last_2)> <Delay = 0.00>
ST_22 : Operation 209 [1/1] (0.00ns)   --->   "%stream_in_24_user_V_1 = extractvalue { i24, i1, i1 } %empty_14, 1"   --->   Operation 209 'extractvalue' 'stream_in_24_user_V_1' <Predicate = (!delayed_last & !last_2)> <Delay = 0.00>
ST_22 : Operation 210 [1/1] (0.00ns)   --->   "%stream_in_24_last_V_1 = extractvalue { i24, i1, i1 } %empty_14, 2"   --->   Operation 210 'extractvalue' 'stream_in_24_last_V_1' <Predicate = (!delayed_last & !last_2)> <Delay = 0.00>
ST_22 : Operation 211 [1/1] (0.00ns)   --->   "%p_Result_26_1 = call i96 @llvm.part.set.i96.i24(i96 %p_087_2, i24 %stream_in_24_data_V_1, i32 24, i32 47)" [pixel_pack/pixel_pack.cpp:50]   --->   Operation 211 'partset' 'p_Result_26_1' <Predicate = (!delayed_last & !last_2)> <Delay = 0.00>
ST_22 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_16 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_071_2, i32 1, i1 %stream_in_24_user_V_1)" [pixel_pack/pixel_pack.cpp:51]   --->   Operation 212 'bitset' 'tmp_16' <Predicate = (!delayed_last & !last_2)> <Delay = 0.00>
ST_22 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_17 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_067_2, i32 1, i1 %stream_in_24_last_V_1)" [pixel_pack/pixel_pack.cpp:52]   --->   Operation 213 'bitset' 'tmp_17' <Predicate = (!delayed_last & !last_2)> <Delay = 0.00>
ST_22 : Operation 214 [1/1] (0.75ns)   --->   "br label %._crit_edge.1" [pixel_pack/pixel_pack.cpp:55]   --->   Operation 214 'br' <Predicate = (!delayed_last & !last_2)> <Delay = 0.75>
ST_22 : Operation 215 [1/1] (0.00ns)   --->   "%last_2_1 = phi i1 [ %stream_in_24_last_V_1, %3 ], [ %last_2, %._crit_edge.0 ]"   --->   Operation 215 'phi' 'last_2_1' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_22 : Operation 216 [2/2] (0.00ns)   --->   "%empty_15 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 216 'read' 'empty_15' <Predicate = (!delayed_last & !last_2_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 23 <SV = 5> <Delay = 1.08>
ST_23 : Operation 217 [1/1] (0.00ns)   --->   "%p_071_2_1 = phi i4 [ %tmp_16, %3 ], [ %p_071_2, %._crit_edge.0 ]" [pixel_pack/pixel_pack.cpp:51]   --->   Operation 217 'phi' 'p_071_2_1' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_23 : Operation 218 [1/1] (0.00ns)   --->   "%p_067_2_1 = phi i4 [ %tmp_17, %3 ], [ %p_067_2, %._crit_edge.0 ]" [pixel_pack/pixel_pack.cpp:52]   --->   Operation 218 'phi' 'p_067_2_1' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_23 : Operation 219 [1/1] (0.00ns)   --->   "%p_087_2_1 = phi i96 [ %p_Result_26_1, %3 ], [ %p_087_2, %._crit_edge.0 ]" [pixel_pack/pixel_pack.cpp:50]   --->   Operation 219 'phi' 'p_087_2_1' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_23 : Operation 220 [1/1] (0.75ns)   --->   "br i1 %last_2_1, label %._crit_edge.2, label %4" [pixel_pack/pixel_pack.cpp:49]   --->   Operation 220 'br' <Predicate = (!delayed_last)> <Delay = 0.75>
ST_23 : Operation 221 [1/2] (0.00ns)   --->   "%empty_15 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 221 'read' 'empty_15' <Predicate = (!delayed_last & !last_2_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_23 : Operation 222 [1/1] (0.00ns)   --->   "%stream_in_24_data_V_2 = extractvalue { i24, i1, i1 } %empty_15, 0"   --->   Operation 222 'extractvalue' 'stream_in_24_data_V_2' <Predicate = (!delayed_last & !last_2_1)> <Delay = 0.00>
ST_23 : Operation 223 [1/1] (0.00ns)   --->   "%stream_in_24_user_V_2 = extractvalue { i24, i1, i1 } %empty_15, 1"   --->   Operation 223 'extractvalue' 'stream_in_24_user_V_2' <Predicate = (!delayed_last & !last_2_1)> <Delay = 0.00>
ST_23 : Operation 224 [1/1] (0.00ns)   --->   "%stream_in_24_last_V_2 = extractvalue { i24, i1, i1 } %empty_15, 2"   --->   Operation 224 'extractvalue' 'stream_in_24_last_V_2' <Predicate = (!delayed_last & !last_2_1)> <Delay = 0.00>
ST_23 : Operation 225 [1/1] (0.00ns)   --->   "%p_Result_26_2 = call i96 @llvm.part.set.i96.i24(i96 %p_087_2_1, i24 %stream_in_24_data_V_2, i32 48, i32 71)" [pixel_pack/pixel_pack.cpp:50]   --->   Operation 225 'partset' 'p_Result_26_2' <Predicate = (!delayed_last & !last_2_1)> <Delay = 0.00>
ST_23 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_19 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_071_2_1, i32 2, i1 %stream_in_24_user_V_2)" [pixel_pack/pixel_pack.cpp:51]   --->   Operation 226 'bitset' 'tmp_19' <Predicate = (!delayed_last & !last_2_1)> <Delay = 0.00>
ST_23 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_20 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_067_2_1, i32 2, i1 %stream_in_24_last_V_2)" [pixel_pack/pixel_pack.cpp:52]   --->   Operation 227 'bitset' 'tmp_20' <Predicate = (!delayed_last & !last_2_1)> <Delay = 0.00>
ST_23 : Operation 228 [1/1] (0.75ns)   --->   "br label %._crit_edge.2" [pixel_pack/pixel_pack.cpp:55]   --->   Operation 228 'br' <Predicate = (!delayed_last & !last_2_1)> <Delay = 0.75>
ST_23 : Operation 229 [1/1] (0.00ns)   --->   "%last_2_2 = phi i1 [ %stream_in_24_last_V_2, %4 ], [ %last_2_1, %._crit_edge.1 ]"   --->   Operation 229 'phi' 'last_2_2' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_23 : Operation 230 [2/2] (0.00ns)   --->   "%empty_16 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 230 'read' 'empty_16' <Predicate = (!delayed_last & !last_2_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 24 <SV = 6> <Delay = 0.75>
ST_24 : Operation 231 [1/1] (0.00ns)   --->   "%p_071_2_2 = phi i4 [ %tmp_19, %4 ], [ %p_071_2_1, %._crit_edge.1 ]" [pixel_pack/pixel_pack.cpp:51]   --->   Operation 231 'phi' 'p_071_2_2' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_24 : Operation 232 [1/1] (0.00ns)   --->   "%p_067_2_2 = phi i4 [ %tmp_20, %4 ], [ %p_067_2_1, %._crit_edge.1 ]" [pixel_pack/pixel_pack.cpp:52]   --->   Operation 232 'phi' 'p_067_2_2' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_24 : Operation 233 [1/1] (0.00ns)   --->   "%p_087_2_2 = phi i96 [ %p_Result_26_2, %4 ], [ %p_087_2_1, %._crit_edge.1 ]" [pixel_pack/pixel_pack.cpp:50]   --->   Operation 233 'phi' 'p_087_2_2' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_24 : Operation 234 [1/1] (0.75ns)   --->   "br i1 %last_2_2, label %._crit_edge.3, label %5" [pixel_pack/pixel_pack.cpp:49]   --->   Operation 234 'br' <Predicate = (!delayed_last)> <Delay = 0.75>
ST_24 : Operation 235 [1/2] (0.00ns)   --->   "%empty_16 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 235 'read' 'empty_16' <Predicate = (!delayed_last & !last_2_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_24 : Operation 236 [1/1] (0.00ns)   --->   "%stream_in_24_data_V_3 = extractvalue { i24, i1, i1 } %empty_16, 0"   --->   Operation 236 'extractvalue' 'stream_in_24_data_V_3' <Predicate = (!delayed_last & !last_2_2)> <Delay = 0.00>
ST_24 : Operation 237 [1/1] (0.00ns)   --->   "%stream_in_24_user_V_3 = extractvalue { i24, i1, i1 } %empty_16, 1"   --->   Operation 237 'extractvalue' 'stream_in_24_user_V_3' <Predicate = (!delayed_last & !last_2_2)> <Delay = 0.00>
ST_24 : Operation 238 [1/1] (0.00ns)   --->   "%stream_in_24_last_V_3 = extractvalue { i24, i1, i1 } %empty_16, 2"   --->   Operation 238 'extractvalue' 'stream_in_24_last_V_3' <Predicate = (!delayed_last & !last_2_2)> <Delay = 0.00>
ST_24 : Operation 239 [1/1] (0.00ns)   --->   "%p_Result_26_3 = call i96 @llvm.part.set.i96.i24(i96 %p_087_2_2, i24 %stream_in_24_data_V_3, i32 72, i32 95)" [pixel_pack/pixel_pack.cpp:50]   --->   Operation 239 'partset' 'p_Result_26_3' <Predicate = (!delayed_last & !last_2_2)> <Delay = 0.00>
ST_24 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_22 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_071_2_2, i32 3, i1 %stream_in_24_user_V_3)" [pixel_pack/pixel_pack.cpp:51]   --->   Operation 240 'bitset' 'tmp_22' <Predicate = (!delayed_last & !last_2_2)> <Delay = 0.00>
ST_24 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_23 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_067_2_2, i32 3, i1 %stream_in_24_last_V_3)" [pixel_pack/pixel_pack.cpp:52]   --->   Operation 241 'bitset' 'tmp_23' <Predicate = (!delayed_last & !last_2_2)> <Delay = 0.00>
ST_24 : Operation 242 [1/1] (0.75ns)   --->   "br label %._crit_edge.3" [pixel_pack/pixel_pack.cpp:55]   --->   Operation 242 'br' <Predicate = (!delayed_last & !last_2_2)> <Delay = 0.75>
ST_24 : Operation 243 [1/1] (0.00ns)   --->   "%p_071_2_3 = phi i4 [ %tmp_22, %5 ], [ %p_071_2_2, %._crit_edge.2 ]" [pixel_pack/pixel_pack.cpp:51]   --->   Operation 243 'phi' 'p_071_2_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 244 [1/1] (0.00ns)   --->   "%p_067_2_3 = phi i4 [ %tmp_23, %5 ], [ %p_067_2_2, %._crit_edge.2 ]" [pixel_pack/pixel_pack.cpp:52]   --->   Operation 244 'phi' 'p_067_2_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 245 [1/1] (0.00ns)   --->   "%p_087_2_3 = phi i96 [ %p_Result_26_3, %5 ], [ %p_087_2_2, %._crit_edge.2 ]" [pixel_pack/pixel_pack.cpp:50]   --->   Operation 245 'phi' 'p_087_2_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 246 [1/1] (0.00ns)   --->   "%last_2_3 = phi i1 [ %stream_in_24_last_V_3, %5 ], [ %last_2_2, %._crit_edge.2 ]"   --->   Operation 246 'phi' 'last_2_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 247 [1/1] (0.00ns)   --->   "br i1 %delayed_last_2, label %.loopexit820, label %.preheader819.preheader" [pixel_pack/pixel_pack.cpp:57]   --->   Operation 247 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_25 = trunc i96 %p_087_2_3 to i32" [pixel_pack/pixel_pack.cpp:59]   --->   Operation 248 'trunc' 'tmp_25' <Predicate = (!delayed_last_2)> <Delay = 0.00>
ST_24 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_26 = trunc i4 %p_071_2_3 to i1" [pixel_pack/pixel_pack.cpp:60]   --->   Operation 249 'trunc' 'tmp_26' <Predicate = (!delayed_last_2)> <Delay = 0.00>
ST_24 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_067_2_3, i32 1)" [pixel_pack/pixel_pack.cpp:61]   --->   Operation 250 'bitselect' 'tmp_27' <Predicate = (!delayed_last_2)> <Delay = 0.00>
ST_24 : Operation 251 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %tmp_25, i1 %tmp_26, i1 %tmp_27)" [pixel_pack/pixel_pack.cpp:59]   --->   Operation 251 'write' <Predicate = (!delayed_last_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_24 : Operation 252 [1/1] (0.00ns)   --->   "%p_Result_29_1 = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %p_087_2_3, i32 32, i32 63)" [pixel_pack/pixel_pack.cpp:59]   --->   Operation 252 'partselect' 'p_Result_29_1' <Predicate = (!delayed_last_2)> <Delay = 0.00>
ST_24 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_071_2_3, i32 1)" [pixel_pack/pixel_pack.cpp:60]   --->   Operation 253 'bitselect' 'tmp_28' <Predicate = (!delayed_last_2)> <Delay = 0.00>
ST_24 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_067_2_3, i32 2)" [pixel_pack/pixel_pack.cpp:61]   --->   Operation 254 'bitselect' 'tmp_29' <Predicate = (!delayed_last_2)> <Delay = 0.00>
ST_24 : Operation 255 [1/1] (0.00ns)   --->   "%p_Result_29_2 = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %p_087_2_3, i32 64, i32 95)" [pixel_pack/pixel_pack.cpp:59]   --->   Operation 255 'partselect' 'p_Result_29_2' <Predicate = (!delayed_last_2)> <Delay = 0.00>
ST_24 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_071_2_3, i32 2)" [pixel_pack/pixel_pack.cpp:60]   --->   Operation 256 'bitselect' 'tmp_30' <Predicate = (!delayed_last_2)> <Delay = 0.00>
ST_24 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_067_2_3, i32 3)" [pixel_pack/pixel_pack.cpp:61]   --->   Operation 257 'bitselect' 'tmp_31' <Predicate = (!delayed_last_2)> <Delay = 0.00>

State 25 <SV = 7> <Delay = 0.00>
ST_25 : Operation 258 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %tmp_25, i1 %tmp_26, i1 %tmp_27)" [pixel_pack/pixel_pack.cpp:59]   --->   Operation 258 'write' <Predicate = (!delayed_last_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_25 : Operation 259 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_Result_29_1, i1 %tmp_28, i1 %tmp_29)" [pixel_pack/pixel_pack.cpp:59]   --->   Operation 259 'write' <Predicate = (!delayed_last_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 26 <SV = 8> <Delay = 0.00>
ST_26 : Operation 260 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_Result_29_1, i1 %tmp_28, i1 %tmp_29)" [pixel_pack/pixel_pack.cpp:59]   --->   Operation 260 'write' <Predicate = (!delayed_last_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_26 : Operation 261 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_Result_29_2, i1 %tmp_30, i1 %tmp_31)" [pixel_pack/pixel_pack.cpp:59]   --->   Operation 261 'write' <Predicate = (!delayed_last_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 27 <SV = 9> <Delay = 0.00>
ST_27 : Operation 262 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_Result_29_2, i1 %tmp_30, i1 %tmp_31)" [pixel_pack/pixel_pack.cpp:59]   --->   Operation 262 'write' <Predicate = (!delayed_last_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_27 : Operation 263 [1/1] (0.00ns)   --->   "br label %.loopexit820"   --->   Operation 263 'br' <Predicate = (!delayed_last_2)> <Delay = 0.00>

State 28 <SV = 4> <Delay = 0.00>
ST_28 : Operation 264 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 264 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ stream_in_24_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_24_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_24_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_32_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_32_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_32_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mode]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ alpha_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
alpha_V_read           (read           ) [ 00000000000000000110000000000]
mode_read              (read           ) [ 00111111111111111111111111111]
StgValue_33            (specbitsmap    ) [ 00000000000000000000000000000]
StgValue_34            (specbitsmap    ) [ 00000000000000000000000000000]
StgValue_35            (specbitsmap    ) [ 00000000000000000000000000000]
StgValue_36            (specbitsmap    ) [ 00000000000000000000000000000]
StgValue_37            (specbitsmap    ) [ 00000000000000000000000000000]
StgValue_38            (specbitsmap    ) [ 00000000000000000000000000000]
StgValue_39            (specbitsmap    ) [ 00000000000000000000000000000]
StgValue_40            (specbitsmap    ) [ 00000000000000000000000000000]
StgValue_41            (spectopmodule  ) [ 00000000000000000000000000000]
StgValue_42            (specinterface  ) [ 00000000000000000000000000000]
StgValue_43            (specclockdomain) [ 00000000000000000000000000000]
StgValue_44            (specinterface  ) [ 00000000000000000000000000000]
StgValue_45            (specinterface  ) [ 00000000000000000000000000000]
StgValue_46            (specinterface  ) [ 00000000000000000000000000000]
StgValue_47            (specinterface  ) [ 00000000000000000000000000000]
StgValue_48            (switch         ) [ 00000000000000000000000000000]
StgValue_49            (br             ) [ 00000000000000000000000000000]
StgValue_50            (br             ) [ 00000000000000000000000000000]
StgValue_51            (br             ) [ 00100000001111110000000000000]
StgValue_52            (br             ) [ 00000000000000000000000000000]
StgValue_53            (br             ) [ 00100000000000000000111111110]
empty_28               (read           ) [ 00000000000000000000000000000]
stream_in_24_data_V_11 (extractvalue   ) [ 00000000000000000000000000000]
stream_in_24_user_V_11 (extractvalue   ) [ 00000000000000000000000000000]
empty_29               (read           ) [ 00000000000000000000000000000]
stream_in_24_data_V_12 (extractvalue   ) [ 00000000000000000000000000000]
stream_in_24_user_V_12 (extractvalue   ) [ 00000000000000000000000000000]
stream_in_24_last_V_10 (extractvalue   ) [ 00010100000000000000000000000]
user_3_1               (or             ) [ 00010100000000000000000000000]
p_Result_s_30          (partselect     ) [ 00000000000000000000000000000]
tmp                    (zext           ) [ 00000000000000000000000000000]
p_Result_1             (partselect     ) [ 00000000000000000000000000000]
tmp_1                  (zext           ) [ 00000000000000000000000000000]
out_c1_V               (add            ) [ 00000000000000000000000000000]
p_Result_3             (partselect     ) [ 00000000000000000000000000000]
tmp_3                  (zext           ) [ 00000000000000000000000000000]
p_Result_4             (partselect     ) [ 00000000000000000000000000000]
tmp_4                  (zext           ) [ 00000000000000000000000000000]
out_c2_V               (add            ) [ 00000000000000000000000000000]
tmp_11                 (trunc          ) [ 00000000000000000000000000000]
p_Result_6             (partselect     ) [ 00000000000000000000000000000]
tmp_12                 (trunc          ) [ 00000000000000000000000000000]
p_Result_8             (partselect     ) [ 00000000000000000000000000000]
p_Result_2             (bitconcatenate ) [ 00010100000000000000000000000]
StgValue_79            (br             ) [ 00000000000000000000000000000]
tmp_9                  (specregionbegin) [ 00000000000000000000000000000]
StgValue_81            (specpipeline   ) [ 00000000000000000000000000000]
StgValue_82            (write          ) [ 00000000000000000000000000000]
empty_31               (specregionend  ) [ 00000000000000000000000000000]
StgValue_84            (br             ) [ 00000000000000000000000000000]
StgValue_85            (br             ) [ 00000000000000000000000000000]
StgValue_86            (ret            ) [ 00000000000000000000000000000]
empty_25               (read           ) [ 00000000000000000000000000000]
stream_in_24_data_V_9  (extractvalue   ) [ 00000000000000000000000000000]
stream_in_24_user_V_9  (extractvalue   ) [ 00000000000000000000000000000]
tmp_8                  (trunc          ) [ 00000000000000000000000000000]
empty_26               (read           ) [ 00000000000000000000000000000]
stream_in_24_data_V_10 (extractvalue   ) [ 00000000000000000000000000000]
stream_in_24_user_V_10 (extractvalue   ) [ 00000000000000000000000000000]
stream_in_24_last_V_9  (extractvalue   ) [ 00000001010000000000000000000]
user_2_1               (or             ) [ 00000001010000000000000000000]
tmp_10                 (trunc          ) [ 00000000000000000000000000000]
p_Result_35_1          (bitconcatenate ) [ 00000001010000000000000000000]
StgValue_100           (br             ) [ 00000000000000000000000000000]
tmp_7                  (specregionbegin) [ 00000000000000000000000000000]
StgValue_102           (specpipeline   ) [ 00000000000000000000000000000]
StgValue_103           (write          ) [ 00000000000000000000000000000]
empty_27               (specregionend  ) [ 00000000000000000000000000000]
delayed_last_3         (phi            ) [ 00100000001111110000000000000]
delayed_last_1         (phi            ) [ 00000000001111110000000000000]
p_0467_s               (phi            ) [ 00000000001110010000000000000]
StgValue_109           (br             ) [ 00000000000000000000000000000]
tmp_6                  (specregionbegin) [ 00000000000000000000000000000]
StgValue_111           (specpipeline   ) [ 00000000000000000000000000000]
StgValue_112           (br             ) [ 00000000001111110000000000000]
empty_20               (read           ) [ 00000000000000000000000000000]
stream_in_24_data_V_5  (extractvalue   ) [ 00000000000000000000000000000]
stream_in_24_user_V_5  (extractvalue   ) [ 00000000001111110000000000000]
stream_in_24_last_V_5  (extractvalue   ) [ 00000000000000000000000000000]
tmp_15                 (trunc          ) [ 00000000000000000000000000000]
p_Result_9             (partset        ) [ 00000000001111110000000000000]
StgValue_119           (br             ) [ 00000000001111110000000000000]
last_6                 (phi            ) [ 00000000001111110000000000000]
empty_24               (specregionend  ) [ 00000000000000000000000000000]
StgValue_123           (br             ) [ 00100000001111110000000000000]
p_0467_2               (phi            ) [ 00000000000011000000000000000]
user_1                 (phi            ) [ 00000000000011000000000000000]
StgValue_126           (br             ) [ 00000000001111110000000000000]
empty_21               (read           ) [ 00000000000000000000000000000]
stream_in_24_data_V_6  (extractvalue   ) [ 00000000000000000000000000000]
stream_in_24_user_V_6  (extractvalue   ) [ 00000000000000000000000000000]
stream_in_24_last_V_6  (extractvalue   ) [ 00000000000000000000000000000]
user_s                 (or             ) [ 00000000001111110000000000000]
tmp_18                 (trunc          ) [ 00000000000000000000000000000]
p_Result_33_1          (partset        ) [ 00000000001111110000000000000]
StgValue_134           (br             ) [ 00000000001111110000000000000]
last_6_1               (phi            ) [ 00000000001111110000000000000]
p_0467_2_1             (phi            ) [ 00000000001001100000000000000]
user_1_1               (phi            ) [ 00000000001001100000000000000]
StgValue_139           (br             ) [ 00000000001111110000000000000]
empty_22               (read           ) [ 00000000000000000000000000000]
stream_in_24_data_V_7  (extractvalue   ) [ 00000000000000000000000000000]
stream_in_24_user_V_7  (extractvalue   ) [ 00000000000000000000000000000]
stream_in_24_last_V_7  (extractvalue   ) [ 00000000000000000000000000000]
user_2                 (or             ) [ 00000000001111110000000000000]
tmp_21                 (trunc          ) [ 00000000000000000000000000000]
p_Result_33_2          (partset        ) [ 00000000001111110000000000000]
StgValue_147           (br             ) [ 00000000001111110000000000000]
last_6_2               (phi            ) [ 00000000001101110000000000000]
p_0467_2_2             (phi            ) [ 00000000001000100000000000000]
user_1_2               (phi            ) [ 00000000001000100000000000000]
StgValue_152           (br             ) [ 00000000000000000000000000000]
empty_23               (read           ) [ 00000000000000000000000000000]
stream_in_24_data_V_8  (extractvalue   ) [ 00000000000000000000000000000]
stream_in_24_user_V_8  (extractvalue   ) [ 00000000000000000000000000000]
stream_in_24_last_V_8  (extractvalue   ) [ 00000000000000000000000000000]
user_3                 (or             ) [ 00000000000000000000000000000]
tmp_24                 (trunc          ) [ 00000000000000000000000000000]
p_Result_33_3          (partset        ) [ 00000000000000000000000000000]
StgValue_160           (br             ) [ 00000000000000000000000000000]
p_0467_2_3             (phi            ) [ 00100000001100010000000000000]
last_6_3               (phi            ) [ 00100000001100110000000000000]
user_1_3               (phi            ) [ 00000000000100010000000000000]
StgValue_164           (br             ) [ 00000000000000000000000000000]
StgValue_166           (write          ) [ 00000000000000000000000000000]
StgValue_167           (br             ) [ 00000000000000000000000000000]
StgValue_168           (br             ) [ 00000000000000000000000000000]
empty_18               (read           ) [ 00000000000000000000000000000]
stream_in_24_data_V_4  (extractvalue   ) [ 00000000000000000000000000000]
stream_in_24_user_V_4  (extractvalue   ) [ 00000000000000000110000000000]
stream_in_24_last_V_4  (extractvalue   ) [ 00000000000000000110000000000]
p_Result_s             (bitconcatenate ) [ 00000000000000000110000000000]
StgValue_175           (br             ) [ 00000000000000000000000000000]
tmp_5                  (specregionbegin) [ 00000000000000000000000000000]
StgValue_177           (specpipeline   ) [ 00000000000000000000000000000]
StgValue_178           (write          ) [ 00000000000000000000000000000]
empty_19               (specregionend  ) [ 00000000000000000000000000000]
StgValue_180           (br             ) [ 00000000000000000000000000000]
delayed_last_2         (phi            ) [ 00100000000000000000111111110]
delayed_last           (phi            ) [ 00000000000000000000111111110]
p_071_s                (phi            ) [ 00000000000000000000111101110]
p_067_s                (phi            ) [ 00000000000000000000111101110]
p_087_s                (phi            ) [ 00000000000000000000111101110]
StgValue_187           (br             ) [ 00000000000000000000000000000]
tmp_2                  (specregionbegin) [ 00000000000000000000000000000]
StgValue_189           (specpipeline   ) [ 00000000000000000000000000000]
StgValue_190           (br             ) [ 00000000000000000000111111110]
empty                  (read           ) [ 00000000000000000000000000000]
stream_in_24_data_V_s  (extractvalue   ) [ 00000000000000000000000000000]
stream_in_24_user_V_s  (extractvalue   ) [ 00000000000000000000000000000]
stream_in_24_last_V_s  (extractvalue   ) [ 00000000000000000000000000000]
p_Result_7             (partset        ) [ 00000000000000000000111111110]
tmp_13                 (bitset         ) [ 00000000000000000000111111110]
tmp_14                 (bitset         ) [ 00000000000000000000111111110]
StgValue_198           (br             ) [ 00000000000000000000111111110]
last_2                 (phi            ) [ 00000000000000000000111111110]
empty_17               (specregionend  ) [ 00000000000000000000000000000]
StgValue_202           (br             ) [ 00100000000000000000111111110]
p_071_2                (phi            ) [ 00000000000000000000001100000]
p_067_2                (phi            ) [ 00000000000000000000001100000]
p_087_2                (phi            ) [ 00000000000000000000001100000]
StgValue_206           (br             ) [ 00000000000000000000111111110]
empty_14               (read           ) [ 00000000000000000000000000000]
stream_in_24_data_V_1  (extractvalue   ) [ 00000000000000000000000000000]
stream_in_24_user_V_1  (extractvalue   ) [ 00000000000000000000000000000]
stream_in_24_last_V_1  (extractvalue   ) [ 00000000000000000000000000000]
p_Result_26_1          (partset        ) [ 00000000000000000000111111110]
tmp_16                 (bitset         ) [ 00000000000000000000111111110]
tmp_17                 (bitset         ) [ 00000000000000000000111111110]
StgValue_214           (br             ) [ 00000000000000000000111111110]
last_2_1               (phi            ) [ 00000000000000000000111111110]
p_071_2_1              (phi            ) [ 00000000000000000000100110000]
p_067_2_1              (phi            ) [ 00000000000000000000100110000]
p_087_2_1              (phi            ) [ 00000000000000000000100110000]
StgValue_220           (br             ) [ 00000000000000000000111111110]
empty_15               (read           ) [ 00000000000000000000000000000]
stream_in_24_data_V_2  (extractvalue   ) [ 00000000000000000000000000000]
stream_in_24_user_V_2  (extractvalue   ) [ 00000000000000000000000000000]
stream_in_24_last_V_2  (extractvalue   ) [ 00000000000000000000000000000]
p_Result_26_2          (partset        ) [ 00000000000000000000111111110]
tmp_19                 (bitset         ) [ 00000000000000000000111111110]
tmp_20                 (bitset         ) [ 00000000000000000000111111110]
StgValue_228           (br             ) [ 00000000000000000000111111110]
last_2_2               (phi            ) [ 00000000000000000000111111110]
p_071_2_2              (phi            ) [ 00000000000000000000100010000]
p_067_2_2              (phi            ) [ 00000000000000000000100010000]
p_087_2_2              (phi            ) [ 00000000000000000000100010000]
StgValue_234           (br             ) [ 00000000000000000000000000000]
empty_16               (read           ) [ 00000000000000000000000000000]
stream_in_24_data_V_3  (extractvalue   ) [ 00000000000000000000000000000]
stream_in_24_user_V_3  (extractvalue   ) [ 00000000000000000000000000000]
stream_in_24_last_V_3  (extractvalue   ) [ 00000000000000000000000000000]
p_Result_26_3          (partset        ) [ 00000000000000000000000000000]
tmp_22                 (bitset         ) [ 00000000000000000000000000000]
tmp_23                 (bitset         ) [ 00000000000000000000000000000]
StgValue_242           (br             ) [ 00000000000000000000000000000]
p_071_2_3              (phi            ) [ 00100000000000000000111101110]
p_067_2_3              (phi            ) [ 00100000000000000000111101110]
p_087_2_3              (phi            ) [ 00100000000000000000111101110]
last_2_3               (phi            ) [ 00100000000000000000111111110]
StgValue_247           (br             ) [ 00000000000000000000000000000]
tmp_25                 (trunc          ) [ 00000000000000000000010001000]
tmp_26                 (trunc          ) [ 00000000000000000000010001000]
tmp_27                 (bitselect      ) [ 00000000000000000000010001000]
p_Result_29_1          (partselect     ) [ 00000000000000000000011001100]
tmp_28                 (bitselect      ) [ 00000000000000000000011001100]
tmp_29                 (bitselect      ) [ 00000000000000000000011001100]
p_Result_29_2          (partselect     ) [ 00000000000000000000011101110]
tmp_30                 (bitselect      ) [ 00000000000000000000011101110]
tmp_31                 (bitselect      ) [ 00000000000000000000011101110]
StgValue_258           (write          ) [ 00000000000000000000000000000]
StgValue_260           (write          ) [ 00000000000000000000000000000]
StgValue_262           (write          ) [ 00000000000000000000000000000]
StgValue_263           (br             ) [ 00000000000000000000000000000]
StgValue_264           (br             ) [ 00000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_in_24_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_24_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_in_24_user_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_24_user_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_in_24_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_24_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stream_out_32_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_32_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_out_32_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_32_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stream_out_32_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_32_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mode">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="alpha_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixel_pack_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecClockDomain"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i24P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i32.i8"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i24"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i96.i24"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i4.i4.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="grp_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_V_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mode_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="26" slack="0"/>
<pin id="146" dir="0" index="1" bw="24" slack="0"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="0" index="3" bw="1" slack="0"/>
<pin id="149" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_28/3 empty_29/4 empty_25/7 empty_26/8 empty_20/10 empty_21/11 empty_22/12 empty_23/13 empty_18/17 empty/20 empty_14/21 empty_15/22 empty_16/23 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_write_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="1" slack="0"/>
<pin id="158" dir="0" index="3" bw="1" slack="0"/>
<pin id="159" dir="0" index="4" bw="32" slack="0"/>
<pin id="160" dir="0" index="5" bw="1" slack="0"/>
<pin id="161" dir="0" index="6" bw="1" slack="0"/>
<pin id="162" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_78/4 StgValue_99/8 StgValue_165/14 StgValue_174/17 StgValue_251/24 StgValue_259/25 StgValue_261/26 "/>
</bind>
</comp>

<comp id="167" class="1005" name="delayed_last_3_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="delayed_last_3 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="delayed_last_3_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="1" slack="1"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="delayed_last_3/10 "/>
</bind>
</comp>

<comp id="179" class="1005" name="delayed_last_1_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="delayed_last_1 (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="delayed_last_1_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="1" slack="1"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="delayed_last_1/10 "/>
</bind>
</comp>

<comp id="192" class="1005" name="p_0467_s_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_0467_s (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_0467_s_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="1" slack="2"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0467_s/11 "/>
</bind>
</comp>

<comp id="204" class="1005" name="last_6_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_6 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="last_6_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="1" slack="1"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last_6/11 "/>
</bind>
</comp>

<comp id="215" class="1005" name="p_0467_2_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_0467_2 (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_0467_2_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="32" slack="1"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0467_2/12 "/>
</bind>
</comp>

<comp id="226" class="1005" name="user_1_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="user_1 (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="user_1_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="1" slack="1"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="user_1/12 "/>
</bind>
</comp>

<comp id="238" class="1005" name="last_6_1_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_6_1 (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="last_6_1_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="1" slack="1"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last_6_1/12 "/>
</bind>
</comp>

<comp id="249" class="1005" name="p_0467_2_1_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_0467_2_1 (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_0467_2_1_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="32" slack="1"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0467_2_1/13 "/>
</bind>
</comp>

<comp id="260" class="1005" name="user_1_1_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="1"/>
<pin id="262" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="user_1_1 (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="user_1_1_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="1" slack="1"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="user_1_1/13 "/>
</bind>
</comp>

<comp id="271" class="1005" name="last_6_2_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_6_2 (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="last_6_2_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="1" slack="1"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last_6_2/13 "/>
</bind>
</comp>

<comp id="282" class="1005" name="p_0467_2_2_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="284" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0467_2_2 (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="p_0467_2_2_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="1"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="32" slack="1"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0467_2_2/14 "/>
</bind>
</comp>

<comp id="292" class="1005" name="user_1_2_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="294" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="user_1_2 (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="user_1_2_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="1" slack="1"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="user_1_2/14 "/>
</bind>
</comp>

<comp id="302" class="1005" name="p_0467_2_3_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_0467_2_3 (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="p_0467_2_3_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="32" slack="0"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0467_2_3/14 "/>
</bind>
</comp>

<comp id="316" class="1005" name="last_6_3_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_6_3 (phireg) "/>
</bind>
</comp>

<comp id="321" class="1004" name="last_6_3_phi_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="1" slack="1"/>
<pin id="325" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last_6_3/14 "/>
</bind>
</comp>

<comp id="330" class="1005" name="user_1_3_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="1"/>
<pin id="332" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="user_1_3 (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="user_1_3_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="1" slack="0"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="user_1_3/14 "/>
</bind>
</comp>

<comp id="343" class="1005" name="delayed_last_2_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="delayed_last_2 (phireg) "/>
</bind>
</comp>

<comp id="347" class="1004" name="delayed_last_2_phi_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="1"/>
<pin id="349" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="2" bw="1" slack="1"/>
<pin id="351" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="delayed_last_2/20 "/>
</bind>
</comp>

<comp id="355" class="1005" name="delayed_last_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="1"/>
<pin id="357" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="delayed_last (phireg) "/>
</bind>
</comp>

<comp id="359" class="1004" name="delayed_last_phi_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="1" slack="1"/>
<pin id="363" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="delayed_last/20 "/>
</bind>
</comp>

<comp id="368" class="1005" name="p_071_s_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="1"/>
<pin id="370" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_071_s (phireg) "/>
</bind>
</comp>

<comp id="372" class="1004" name="p_071_s_phi_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="4" slack="1"/>
<pin id="374" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="1" slack="2"/>
<pin id="376" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_071_s/21 "/>
</bind>
</comp>

<comp id="380" class="1005" name="p_067_s_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="1"/>
<pin id="382" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_067_s (phireg) "/>
</bind>
</comp>

<comp id="384" class="1004" name="p_067_s_phi_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="1"/>
<pin id="386" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="1" slack="2"/>
<pin id="388" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_067_s/21 "/>
</bind>
</comp>

<comp id="392" class="1005" name="p_087_s_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="96" slack="1"/>
<pin id="394" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="p_087_s (phireg) "/>
</bind>
</comp>

<comp id="396" class="1004" name="p_087_s_phi_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="96" slack="1"/>
<pin id="398" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="2" bw="1" slack="2"/>
<pin id="400" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_087_s/21 "/>
</bind>
</comp>

<comp id="404" class="1005" name="last_2_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="1"/>
<pin id="406" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_2 (phireg) "/>
</bind>
</comp>

<comp id="407" class="1004" name="last_2_phi_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="410" dir="0" index="2" bw="1" slack="1"/>
<pin id="411" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="412" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last_2/21 "/>
</bind>
</comp>

<comp id="415" class="1005" name="p_071_2_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="4" slack="1"/>
<pin id="417" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_071_2 (phireg) "/>
</bind>
</comp>

<comp id="418" class="1004" name="p_071_2_phi_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="4" slack="1"/>
<pin id="420" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="421" dir="0" index="2" bw="4" slack="1"/>
<pin id="422" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="423" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_071_2/22 "/>
</bind>
</comp>

<comp id="426" class="1005" name="p_067_2_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="1"/>
<pin id="428" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_067_2 (phireg) "/>
</bind>
</comp>

<comp id="429" class="1004" name="p_067_2_phi_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="4" slack="1"/>
<pin id="431" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="432" dir="0" index="2" bw="4" slack="1"/>
<pin id="433" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="434" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_067_2/22 "/>
</bind>
</comp>

<comp id="437" class="1005" name="p_087_2_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="96" slack="1"/>
<pin id="439" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="p_087_2 (phireg) "/>
</bind>
</comp>

<comp id="440" class="1004" name="p_087_2_phi_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="96" slack="1"/>
<pin id="442" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="443" dir="0" index="2" bw="96" slack="1"/>
<pin id="444" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="445" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_087_2/22 "/>
</bind>
</comp>

<comp id="448" class="1005" name="last_2_1_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="1"/>
<pin id="450" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_2_1 (phireg) "/>
</bind>
</comp>

<comp id="451" class="1004" name="last_2_1_phi_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="454" dir="0" index="2" bw="1" slack="1"/>
<pin id="455" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="456" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last_2_1/22 "/>
</bind>
</comp>

<comp id="459" class="1005" name="p_071_2_1_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="4" slack="1"/>
<pin id="461" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_071_2_1 (phireg) "/>
</bind>
</comp>

<comp id="462" class="1004" name="p_071_2_1_phi_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="4" slack="1"/>
<pin id="464" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="465" dir="0" index="2" bw="4" slack="1"/>
<pin id="466" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="467" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_071_2_1/23 "/>
</bind>
</comp>

<comp id="470" class="1005" name="p_067_2_1_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="4" slack="1"/>
<pin id="472" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_067_2_1 (phireg) "/>
</bind>
</comp>

<comp id="473" class="1004" name="p_067_2_1_phi_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="4" slack="1"/>
<pin id="475" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="476" dir="0" index="2" bw="4" slack="1"/>
<pin id="477" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="478" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_067_2_1/23 "/>
</bind>
</comp>

<comp id="481" class="1005" name="p_087_2_1_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="96" slack="1"/>
<pin id="483" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="p_087_2_1 (phireg) "/>
</bind>
</comp>

<comp id="484" class="1004" name="p_087_2_1_phi_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="96" slack="1"/>
<pin id="486" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="487" dir="0" index="2" bw="96" slack="1"/>
<pin id="488" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="489" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_087_2_1/23 "/>
</bind>
</comp>

<comp id="492" class="1005" name="last_2_2_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="1"/>
<pin id="494" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_2_2 (phireg) "/>
</bind>
</comp>

<comp id="495" class="1004" name="last_2_2_phi_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="498" dir="0" index="2" bw="1" slack="1"/>
<pin id="499" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="500" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last_2_2/23 "/>
</bind>
</comp>

<comp id="503" class="1005" name="p_071_2_2_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="505" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_071_2_2 (phireg) "/>
</bind>
</comp>

<comp id="506" class="1004" name="p_071_2_2_phi_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="4" slack="1"/>
<pin id="508" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="509" dir="0" index="2" bw="4" slack="1"/>
<pin id="510" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="511" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_071_2_2/24 "/>
</bind>
</comp>

<comp id="513" class="1005" name="p_067_2_2_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="515" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_067_2_2 (phireg) "/>
</bind>
</comp>

<comp id="516" class="1004" name="p_067_2_2_phi_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="4" slack="1"/>
<pin id="518" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="519" dir="0" index="2" bw="4" slack="1"/>
<pin id="520" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="521" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_067_2_2/24 "/>
</bind>
</comp>

<comp id="523" class="1005" name="p_087_2_2_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="96" slack="2147483647"/>
<pin id="525" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_087_2_2 (phireg) "/>
</bind>
</comp>

<comp id="526" class="1004" name="p_087_2_2_phi_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="96" slack="1"/>
<pin id="528" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="529" dir="0" index="2" bw="96" slack="1"/>
<pin id="530" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="531" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_087_2_2/24 "/>
</bind>
</comp>

<comp id="533" class="1005" name="p_071_2_3_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="4" slack="1"/>
<pin id="535" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_071_2_3 (phireg) "/>
</bind>
</comp>

<comp id="537" class="1004" name="p_071_2_3_phi_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="4" slack="0"/>
<pin id="539" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="540" dir="0" index="2" bw="4" slack="0"/>
<pin id="541" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="542" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_071_2_3/24 "/>
</bind>
</comp>

<comp id="545" class="1005" name="p_067_2_3_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="4" slack="1"/>
<pin id="547" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_067_2_3 (phireg) "/>
</bind>
</comp>

<comp id="549" class="1004" name="p_067_2_3_phi_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="4" slack="0"/>
<pin id="551" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="552" dir="0" index="2" bw="4" slack="0"/>
<pin id="553" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="554" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_067_2_3/24 "/>
</bind>
</comp>

<comp id="557" class="1005" name="p_087_2_3_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="96" slack="1"/>
<pin id="559" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="p_087_2_3 (phireg) "/>
</bind>
</comp>

<comp id="561" class="1004" name="p_087_2_3_phi_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="96" slack="0"/>
<pin id="563" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="564" dir="0" index="2" bw="96" slack="0"/>
<pin id="565" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="566" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_087_2_3/24 "/>
</bind>
</comp>

<comp id="569" class="1005" name="last_2_3_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="1"/>
<pin id="571" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_2_3 (phireg) "/>
</bind>
</comp>

<comp id="573" class="1004" name="last_2_3_phi_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="576" dir="0" index="2" bw="1" slack="1"/>
<pin id="577" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="578" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last_2_3/24 "/>
</bind>
</comp>

<comp id="581" class="1004" name="grp_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="26" slack="0"/>
<pin id="583" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stream_in_24_data_V_11/4 stream_in_24_data_V_9/8 stream_in_24_data_V_5/11 stream_in_24_data_V_6/12 stream_in_24_data_V_7/13 stream_in_24_data_V_8/14 stream_in_24_data_V_4/17 stream_in_24_data_V_s/21 stream_in_24_data_V_1/22 stream_in_24_data_V_2/23 stream_in_24_data_V_3/24 "/>
</bind>
</comp>

<comp id="585" class="1004" name="grp_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="26" slack="0"/>
<pin id="587" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stream_in_24_data_V_12/4 stream_in_24_data_V_10/8 "/>
</bind>
</comp>

<comp id="589" class="1004" name="grp_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="26" slack="0"/>
<pin id="591" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stream_in_24_last_V_10/4 stream_in_24_last_V_9/8 stream_in_24_last_V_5/11 stream_in_24_last_V_6/12 stream_in_24_last_V_7/13 stream_in_24_last_V_8/14 stream_in_24_last_V_4/17 stream_in_24_last_V_s/21 stream_in_24_last_V_1/22 stream_in_24_last_V_2/23 stream_in_24_last_V_3/24 "/>
</bind>
</comp>

<comp id="602" class="1004" name="grp_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="26" slack="0"/>
<pin id="604" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stream_in_24_user_V_5/11 stream_in_24_user_V_4/17 stream_in_24_user_V_s/21 stream_in_24_user_V_1/22 stream_in_24_user_V_2/23 stream_in_24_user_V_3/24 "/>
</bind>
</comp>

<comp id="607" class="1004" name="stream_in_24_user_V_11_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="26" slack="0"/>
<pin id="609" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stream_in_24_user_V_11/4 "/>
</bind>
</comp>

<comp id="611" class="1004" name="stream_in_24_user_V_12_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="26" slack="0"/>
<pin id="613" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stream_in_24_user_V_12/4 "/>
</bind>
</comp>

<comp id="615" class="1004" name="user_3_1_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="user_3_1/4 "/>
</bind>
</comp>

<comp id="622" class="1004" name="p_Result_s_30_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="0"/>
<pin id="624" dir="0" index="1" bw="24" slack="0"/>
<pin id="625" dir="0" index="2" bw="5" slack="0"/>
<pin id="626" dir="0" index="3" bw="5" slack="0"/>
<pin id="627" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s_30/4 "/>
</bind>
</comp>

<comp id="632" class="1004" name="tmp_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="0"/>
<pin id="634" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="636" class="1004" name="p_Result_1_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="0"/>
<pin id="638" dir="0" index="1" bw="24" slack="0"/>
<pin id="639" dir="0" index="2" bw="5" slack="0"/>
<pin id="640" dir="0" index="3" bw="5" slack="0"/>
<pin id="641" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/4 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_1_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="8" slack="0"/>
<pin id="648" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="650" class="1004" name="out_c1_V_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="8" slack="0"/>
<pin id="652" dir="0" index="1" bw="8" slack="0"/>
<pin id="653" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_c1_V/4 "/>
</bind>
</comp>

<comp id="656" class="1004" name="p_Result_3_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="8" slack="0"/>
<pin id="658" dir="0" index="1" bw="24" slack="0"/>
<pin id="659" dir="0" index="2" bw="6" slack="0"/>
<pin id="660" dir="0" index="3" bw="6" slack="0"/>
<pin id="661" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3/4 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_3_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="8" slack="0"/>
<pin id="668" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="670" class="1004" name="p_Result_4_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="0"/>
<pin id="672" dir="0" index="1" bw="24" slack="0"/>
<pin id="673" dir="0" index="2" bw="6" slack="0"/>
<pin id="674" dir="0" index="3" bw="6" slack="0"/>
<pin id="675" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4/4 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp_4_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="8" slack="0"/>
<pin id="682" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="684" class="1004" name="out_c2_V_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="8" slack="0"/>
<pin id="686" dir="0" index="1" bw="8" slack="0"/>
<pin id="687" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_c2_V/4 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tmp_11_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="24" slack="0"/>
<pin id="692" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="694" class="1004" name="p_Result_6_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="8" slack="0"/>
<pin id="696" dir="0" index="1" bw="9" slack="0"/>
<pin id="697" dir="0" index="2" bw="1" slack="0"/>
<pin id="698" dir="0" index="3" bw="5" slack="0"/>
<pin id="699" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_6/4 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_12_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="24" slack="0"/>
<pin id="706" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="708" class="1004" name="p_Result_8_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="0"/>
<pin id="710" dir="0" index="1" bw="9" slack="0"/>
<pin id="711" dir="0" index="2" bw="1" slack="0"/>
<pin id="712" dir="0" index="3" bw="5" slack="0"/>
<pin id="713" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_8/4 "/>
</bind>
</comp>

<comp id="718" class="1004" name="p_Result_2_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="0"/>
<pin id="720" dir="0" index="1" bw="8" slack="0"/>
<pin id="721" dir="0" index="2" bw="8" slack="0"/>
<pin id="722" dir="0" index="3" bw="8" slack="0"/>
<pin id="723" dir="0" index="4" bw="8" slack="0"/>
<pin id="724" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_2/4 "/>
</bind>
</comp>

<comp id="731" class="1004" name="stream_in_24_user_V_9_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="26" slack="0"/>
<pin id="733" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stream_in_24_user_V_9/8 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp_8_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="24" slack="0"/>
<pin id="737" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/8 "/>
</bind>
</comp>

<comp id="739" class="1004" name="stream_in_24_user_V_10_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="26" slack="0"/>
<pin id="741" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stream_in_24_user_V_10/8 "/>
</bind>
</comp>

<comp id="743" class="1004" name="user_2_1_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="0"/>
<pin id="745" dir="0" index="1" bw="1" slack="0"/>
<pin id="746" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="user_2_1/8 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp_10_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="24" slack="0"/>
<pin id="752" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="754" class="1004" name="p_Result_35_1_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="0"/>
<pin id="756" dir="0" index="1" bw="16" slack="0"/>
<pin id="757" dir="0" index="2" bw="16" slack="0"/>
<pin id="758" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_35_1/8 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp_15_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="24" slack="0"/>
<pin id="765" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/11 "/>
</bind>
</comp>

<comp id="767" class="1004" name="p_Result_9_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="0"/>
<pin id="769" dir="0" index="1" bw="32" slack="0"/>
<pin id="770" dir="0" index="2" bw="8" slack="0"/>
<pin id="771" dir="0" index="3" bw="1" slack="0"/>
<pin id="772" dir="0" index="4" bw="4" slack="0"/>
<pin id="773" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_9/11 "/>
</bind>
</comp>

<comp id="779" class="1004" name="stream_in_24_user_V_6_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="26" slack="0"/>
<pin id="781" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stream_in_24_user_V_6/12 "/>
</bind>
</comp>

<comp id="783" class="1004" name="user_s_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="1" slack="0"/>
<pin id="786" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="user_s/12 "/>
</bind>
</comp>

<comp id="789" class="1004" name="tmp_18_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="24" slack="0"/>
<pin id="791" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/12 "/>
</bind>
</comp>

<comp id="793" class="1004" name="p_Result_33_1_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="0"/>
<pin id="795" dir="0" index="1" bw="32" slack="0"/>
<pin id="796" dir="0" index="2" bw="8" slack="0"/>
<pin id="797" dir="0" index="3" bw="5" slack="0"/>
<pin id="798" dir="0" index="4" bw="5" slack="0"/>
<pin id="799" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_33_1/12 "/>
</bind>
</comp>

<comp id="805" class="1004" name="stream_in_24_user_V_7_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="26" slack="0"/>
<pin id="807" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stream_in_24_user_V_7/13 "/>
</bind>
</comp>

<comp id="809" class="1004" name="user_2_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="0"/>
<pin id="811" dir="0" index="1" bw="1" slack="0"/>
<pin id="812" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="user_2/13 "/>
</bind>
</comp>

<comp id="815" class="1004" name="tmp_21_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="24" slack="0"/>
<pin id="817" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/13 "/>
</bind>
</comp>

<comp id="819" class="1004" name="p_Result_33_2_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="0"/>
<pin id="821" dir="0" index="1" bw="32" slack="0"/>
<pin id="822" dir="0" index="2" bw="8" slack="0"/>
<pin id="823" dir="0" index="3" bw="6" slack="0"/>
<pin id="824" dir="0" index="4" bw="6" slack="0"/>
<pin id="825" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_33_2/13 "/>
</bind>
</comp>

<comp id="831" class="1004" name="stream_in_24_user_V_8_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="26" slack="0"/>
<pin id="833" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stream_in_24_user_V_8/14 "/>
</bind>
</comp>

<comp id="835" class="1004" name="user_3_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="0"/>
<pin id="837" dir="0" index="1" bw="1" slack="0"/>
<pin id="838" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="user_3/14 "/>
</bind>
</comp>

<comp id="842" class="1004" name="tmp_24_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="24" slack="0"/>
<pin id="844" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_24/14 "/>
</bind>
</comp>

<comp id="846" class="1004" name="p_Result_33_3_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="0"/>
<pin id="848" dir="0" index="1" bw="32" slack="0"/>
<pin id="849" dir="0" index="2" bw="8" slack="0"/>
<pin id="850" dir="0" index="3" bw="6" slack="0"/>
<pin id="851" dir="0" index="4" bw="6" slack="0"/>
<pin id="852" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_33_3/14 "/>
</bind>
</comp>

<comp id="859" class="1004" name="p_Result_s_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="0"/>
<pin id="861" dir="0" index="1" bw="8" slack="1"/>
<pin id="862" dir="0" index="2" bw="24" slack="0"/>
<pin id="863" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/17 "/>
</bind>
</comp>

<comp id="867" class="1004" name="p_Result_7_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="96" slack="0"/>
<pin id="869" dir="0" index="1" bw="96" slack="0"/>
<pin id="870" dir="0" index="2" bw="24" slack="0"/>
<pin id="871" dir="0" index="3" bw="1" slack="0"/>
<pin id="872" dir="0" index="4" bw="6" slack="0"/>
<pin id="873" dir="1" index="5" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_7/21 "/>
</bind>
</comp>

<comp id="879" class="1004" name="tmp_13_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="4" slack="0"/>
<pin id="881" dir="0" index="1" bw="4" slack="0"/>
<pin id="882" dir="0" index="2" bw="1" slack="0"/>
<pin id="883" dir="0" index="3" bw="1" slack="0"/>
<pin id="884" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_13/21 "/>
</bind>
</comp>

<comp id="889" class="1004" name="tmp_14_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="4" slack="0"/>
<pin id="891" dir="0" index="1" bw="4" slack="0"/>
<pin id="892" dir="0" index="2" bw="1" slack="0"/>
<pin id="893" dir="0" index="3" bw="1" slack="0"/>
<pin id="894" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_14/21 "/>
</bind>
</comp>

<comp id="899" class="1004" name="p_Result_26_1_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="96" slack="0"/>
<pin id="901" dir="0" index="1" bw="96" slack="0"/>
<pin id="902" dir="0" index="2" bw="24" slack="0"/>
<pin id="903" dir="0" index="3" bw="6" slack="0"/>
<pin id="904" dir="0" index="4" bw="7" slack="0"/>
<pin id="905" dir="1" index="5" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_26_1/22 "/>
</bind>
</comp>

<comp id="911" class="1004" name="tmp_16_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="4" slack="0"/>
<pin id="913" dir="0" index="1" bw="4" slack="0"/>
<pin id="914" dir="0" index="2" bw="1" slack="0"/>
<pin id="915" dir="0" index="3" bw="1" slack="0"/>
<pin id="916" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_16/22 "/>
</bind>
</comp>

<comp id="921" class="1004" name="tmp_17_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="4" slack="0"/>
<pin id="923" dir="0" index="1" bw="4" slack="0"/>
<pin id="924" dir="0" index="2" bw="1" slack="0"/>
<pin id="925" dir="0" index="3" bw="1" slack="0"/>
<pin id="926" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_17/22 "/>
</bind>
</comp>

<comp id="931" class="1004" name="p_Result_26_2_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="96" slack="0"/>
<pin id="933" dir="0" index="1" bw="96" slack="0"/>
<pin id="934" dir="0" index="2" bw="24" slack="0"/>
<pin id="935" dir="0" index="3" bw="7" slack="0"/>
<pin id="936" dir="0" index="4" bw="8" slack="0"/>
<pin id="937" dir="1" index="5" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_26_2/23 "/>
</bind>
</comp>

<comp id="943" class="1004" name="tmp_19_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="4" slack="0"/>
<pin id="945" dir="0" index="1" bw="4" slack="0"/>
<pin id="946" dir="0" index="2" bw="3" slack="0"/>
<pin id="947" dir="0" index="3" bw="1" slack="0"/>
<pin id="948" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_19/23 "/>
</bind>
</comp>

<comp id="953" class="1004" name="tmp_20_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="4" slack="0"/>
<pin id="955" dir="0" index="1" bw="4" slack="0"/>
<pin id="956" dir="0" index="2" bw="3" slack="0"/>
<pin id="957" dir="0" index="3" bw="1" slack="0"/>
<pin id="958" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_20/23 "/>
</bind>
</comp>

<comp id="963" class="1004" name="p_Result_26_3_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="96" slack="0"/>
<pin id="965" dir="0" index="1" bw="96" slack="0"/>
<pin id="966" dir="0" index="2" bw="24" slack="0"/>
<pin id="967" dir="0" index="3" bw="8" slack="0"/>
<pin id="968" dir="0" index="4" bw="8" slack="0"/>
<pin id="969" dir="1" index="5" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_26_3/24 "/>
</bind>
</comp>

<comp id="976" class="1004" name="tmp_22_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="4" slack="0"/>
<pin id="978" dir="0" index="1" bw="4" slack="0"/>
<pin id="979" dir="0" index="2" bw="3" slack="0"/>
<pin id="980" dir="0" index="3" bw="1" slack="0"/>
<pin id="981" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_22/24 "/>
</bind>
</comp>

<comp id="987" class="1004" name="tmp_23_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="4" slack="0"/>
<pin id="989" dir="0" index="1" bw="4" slack="0"/>
<pin id="990" dir="0" index="2" bw="3" slack="0"/>
<pin id="991" dir="0" index="3" bw="1" slack="0"/>
<pin id="992" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_23/24 "/>
</bind>
</comp>

<comp id="998" class="1004" name="tmp_25_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="96" slack="0"/>
<pin id="1000" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_25/24 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="tmp_26_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="4" slack="0"/>
<pin id="1005" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_26/24 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="tmp_27_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="0"/>
<pin id="1010" dir="0" index="1" bw="4" slack="0"/>
<pin id="1011" dir="0" index="2" bw="1" slack="0"/>
<pin id="1012" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/24 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="p_Result_29_1_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="32" slack="0"/>
<pin id="1019" dir="0" index="1" bw="96" slack="0"/>
<pin id="1020" dir="0" index="2" bw="7" slack="0"/>
<pin id="1021" dir="0" index="3" bw="7" slack="0"/>
<pin id="1022" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_29_1/24 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="tmp_28_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="1" slack="0"/>
<pin id="1029" dir="0" index="1" bw="4" slack="0"/>
<pin id="1030" dir="0" index="2" bw="1" slack="0"/>
<pin id="1031" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/24 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="tmp_29_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="1" slack="0"/>
<pin id="1037" dir="0" index="1" bw="4" slack="0"/>
<pin id="1038" dir="0" index="2" bw="3" slack="0"/>
<pin id="1039" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/24 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="p_Result_29_2_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="32" slack="0"/>
<pin id="1045" dir="0" index="1" bw="96" slack="0"/>
<pin id="1046" dir="0" index="2" bw="8" slack="0"/>
<pin id="1047" dir="0" index="3" bw="8" slack="0"/>
<pin id="1048" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_29_2/24 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="tmp_30_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="1" slack="0"/>
<pin id="1055" dir="0" index="1" bw="4" slack="0"/>
<pin id="1056" dir="0" index="2" bw="3" slack="0"/>
<pin id="1057" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_30/24 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="tmp_31_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="1" slack="0"/>
<pin id="1063" dir="0" index="1" bw="4" slack="0"/>
<pin id="1064" dir="0" index="2" bw="3" slack="0"/>
<pin id="1065" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_31/24 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="alpha_V_read_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="8" slack="1"/>
<pin id="1071" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="alpha_V_read "/>
</bind>
</comp>

<comp id="1074" class="1005" name="mode_read_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="32" slack="1"/>
<pin id="1076" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="mode_read "/>
</bind>
</comp>

<comp id="1078" class="1005" name="stream_in_24_last_V_10_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="1" slack="1"/>
<pin id="1080" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="stream_in_24_last_V_10 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="user_3_1_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="1" slack="1"/>
<pin id="1085" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="user_3_1 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="p_Result_2_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="32" slack="1"/>
<pin id="1090" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="stream_in_24_last_V_9_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="1" slack="1"/>
<pin id="1095" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="stream_in_24_last_V_9 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="user_2_1_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="1" slack="1"/>
<pin id="1100" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="user_2_1 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="p_Result_35_1_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="32" slack="1"/>
<pin id="1105" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_35_1 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="stream_in_24_user_V_5_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="1" slack="1"/>
<pin id="1110" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="stream_in_24_user_V_5 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="p_Result_9_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="32" slack="1"/>
<pin id="1115" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_9 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="user_s_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="1" slack="1"/>
<pin id="1120" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="user_s "/>
</bind>
</comp>

<comp id="1123" class="1005" name="p_Result_33_1_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="32" slack="1"/>
<pin id="1125" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_33_1 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="user_2_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="1" slack="1"/>
<pin id="1130" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="user_2 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="p_Result_33_2_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="32" slack="1"/>
<pin id="1135" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_33_2 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="stream_in_24_user_V_4_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="1" slack="1"/>
<pin id="1140" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="stream_in_24_user_V_4 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="stream_in_24_last_V_4_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="1" slack="1"/>
<pin id="1145" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="stream_in_24_last_V_4 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="p_Result_s_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="32" slack="1"/>
<pin id="1150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1153" class="1005" name="p_Result_7_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="96" slack="1"/>
<pin id="1155" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_7 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="tmp_13_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="4" slack="1"/>
<pin id="1160" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1163" class="1005" name="tmp_14_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="4" slack="1"/>
<pin id="1165" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="p_Result_26_1_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="96" slack="1"/>
<pin id="1170" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_26_1 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="tmp_16_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="4" slack="1"/>
<pin id="1175" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="tmp_17_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="4" slack="1"/>
<pin id="1180" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="p_Result_26_2_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="96" slack="1"/>
<pin id="1185" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_26_2 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="tmp_19_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="4" slack="1"/>
<pin id="1190" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="tmp_20_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="4" slack="1"/>
<pin id="1195" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="tmp_25_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="32" slack="1"/>
<pin id="1200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="tmp_26_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="1" slack="1"/>
<pin id="1205" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="tmp_27_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="1" slack="1"/>
<pin id="1210" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="1213" class="1005" name="p_Result_29_1_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="32" slack="1"/>
<pin id="1215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_29_1 "/>
</bind>
</comp>

<comp id="1218" class="1005" name="tmp_28_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="1" slack="1"/>
<pin id="1220" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="1223" class="1005" name="tmp_29_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="1" slack="1"/>
<pin id="1225" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="1228" class="1005" name="p_Result_29_2_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="32" slack="2"/>
<pin id="1230" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_29_2 "/>
</bind>
</comp>

<comp id="1233" class="1005" name="tmp_30_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="1" slack="2"/>
<pin id="1235" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="tmp_31_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="1" slack="2"/>
<pin id="1240" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="136"><net_src comp="16" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="18" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="56" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="152"><net_src comp="2" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="163"><net_src comp="72" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="6" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="166"><net_src comp="10" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="170"><net_src comp="86" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="178"><net_src comp="171" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="182"><net_src comp="86" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="167" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="179" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="191"><net_src comp="183" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="195"><net_src comp="88" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="203"><net_src comp="196" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="213"><net_src comp="167" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="214"><net_src comp="207" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="224"><net_src comp="192" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="225"><net_src comp="218" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="229"><net_src comp="86" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="237"><net_src comp="230" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="247"><net_src comp="204" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="248"><net_src comp="241" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="258"><net_src comp="215" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="259"><net_src comp="252" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="269"><net_src comp="226" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="270"><net_src comp="263" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="280"><net_src comp="238" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="281"><net_src comp="274" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="291"><net_src comp="249" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="301"><net_src comp="260" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="305"><net_src comp="302" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="154" pin=4"/></net>

<net id="313"><net_src comp="285" pin="4"/><net_sink comp="307" pin=2"/></net>

<net id="314"><net_src comp="307" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="315"><net_src comp="307" pin="4"/><net_sink comp="154" pin=4"/></net>

<net id="319"><net_src comp="316" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="154" pin=6"/></net>

<net id="327"><net_src comp="271" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="328"><net_src comp="321" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="329"><net_src comp="321" pin="4"/><net_sink comp="154" pin=6"/></net>

<net id="333"><net_src comp="330" pin="1"/><net_sink comp="154" pin=5"/></net>

<net id="340"><net_src comp="295" pin="4"/><net_sink comp="334" pin=2"/></net>

<net id="341"><net_src comp="334" pin="4"/><net_sink comp="154" pin=5"/></net>

<net id="342"><net_src comp="334" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="346"><net_src comp="86" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="353"><net_src comp="343" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="354"><net_src comp="347" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="358"><net_src comp="86" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="343" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="355" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="367"><net_src comp="359" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="371"><net_src comp="102" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="378"><net_src comp="368" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="379"><net_src comp="372" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="383"><net_src comp="102" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="390"><net_src comp="380" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="391"><net_src comp="384" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="395"><net_src comp="104" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="402"><net_src comp="392" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="403"><net_src comp="396" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="413"><net_src comp="343" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="414"><net_src comp="407" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="424"><net_src comp="368" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="425"><net_src comp="418" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="435"><net_src comp="380" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="436"><net_src comp="429" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="446"><net_src comp="392" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="447"><net_src comp="440" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="457"><net_src comp="404" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="458"><net_src comp="451" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="468"><net_src comp="415" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="469"><net_src comp="462" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="479"><net_src comp="426" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="480"><net_src comp="473" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="490"><net_src comp="437" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="491"><net_src comp="484" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="501"><net_src comp="448" pin="1"/><net_sink comp="495" pin=2"/></net>

<net id="502"><net_src comp="495" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="512"><net_src comp="459" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="522"><net_src comp="470" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="532"><net_src comp="481" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="536"><net_src comp="533" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="543"><net_src comp="506" pin="4"/><net_sink comp="537" pin=2"/></net>

<net id="544"><net_src comp="537" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="548"><net_src comp="545" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="555"><net_src comp="516" pin="4"/><net_sink comp="549" pin=2"/></net>

<net id="556"><net_src comp="549" pin="4"/><net_sink comp="545" pin=0"/></net>

<net id="560"><net_src comp="557" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="567"><net_src comp="526" pin="4"/><net_sink comp="561" pin=2"/></net>

<net id="568"><net_src comp="561" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="572"><net_src comp="569" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="579"><net_src comp="492" pin="1"/><net_sink comp="573" pin=2"/></net>

<net id="580"><net_src comp="573" pin="4"/><net_sink comp="569" pin=0"/></net>

<net id="584"><net_src comp="144" pin="4"/><net_sink comp="581" pin=0"/></net>

<net id="588"><net_src comp="144" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="592"><net_src comp="144" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="154" pin=6"/></net>

<net id="594"><net_src comp="589" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="595"><net_src comp="589" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="596"><net_src comp="589" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="597"><net_src comp="589" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="598"><net_src comp="589" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="599"><net_src comp="589" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="600"><net_src comp="589" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="601"><net_src comp="589" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="605"><net_src comp="144" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="154" pin=5"/></net>

<net id="610"><net_src comp="144" pin="4"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="144" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="619"><net_src comp="607" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="611" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="621"><net_src comp="615" pin="2"/><net_sink comp="154" pin=5"/></net>

<net id="628"><net_src comp="58" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="581" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="630"><net_src comp="60" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="631"><net_src comp="62" pin="0"/><net_sink comp="622" pin=3"/></net>

<net id="635"><net_src comp="622" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="642"><net_src comp="58" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="585" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="644"><net_src comp="60" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="645"><net_src comp="62" pin="0"/><net_sink comp="636" pin=3"/></net>

<net id="649"><net_src comp="636" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="654"><net_src comp="632" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="646" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="662"><net_src comp="58" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="581" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="664"><net_src comp="64" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="665"><net_src comp="66" pin="0"/><net_sink comp="656" pin=3"/></net>

<net id="669"><net_src comp="656" pin="4"/><net_sink comp="666" pin=0"/></net>

<net id="676"><net_src comp="58" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="677"><net_src comp="585" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="678"><net_src comp="64" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="679"><net_src comp="66" pin="0"/><net_sink comp="670" pin=3"/></net>

<net id="683"><net_src comp="670" pin="4"/><net_sink comp="680" pin=0"/></net>

<net id="688"><net_src comp="666" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="680" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="693"><net_src comp="581" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="700"><net_src comp="68" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="701"><net_src comp="650" pin="2"/><net_sink comp="694" pin=1"/></net>

<net id="702"><net_src comp="40" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="703"><net_src comp="60" pin="0"/><net_sink comp="694" pin=3"/></net>

<net id="707"><net_src comp="585" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="714"><net_src comp="68" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="684" pin="2"/><net_sink comp="708" pin=1"/></net>

<net id="716"><net_src comp="40" pin="0"/><net_sink comp="708" pin=2"/></net>

<net id="717"><net_src comp="60" pin="0"/><net_sink comp="708" pin=3"/></net>

<net id="725"><net_src comp="70" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="726"><net_src comp="708" pin="4"/><net_sink comp="718" pin=1"/></net>

<net id="727"><net_src comp="704" pin="1"/><net_sink comp="718" pin=2"/></net>

<net id="728"><net_src comp="694" pin="4"/><net_sink comp="718" pin=3"/></net>

<net id="729"><net_src comp="690" pin="1"/><net_sink comp="718" pin=4"/></net>

<net id="730"><net_src comp="718" pin="5"/><net_sink comp="154" pin=4"/></net>

<net id="734"><net_src comp="144" pin="4"/><net_sink comp="731" pin=0"/></net>

<net id="738"><net_src comp="581" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="742"><net_src comp="144" pin="4"/><net_sink comp="739" pin=0"/></net>

<net id="747"><net_src comp="731" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="739" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="749"><net_src comp="743" pin="2"/><net_sink comp="154" pin=5"/></net>

<net id="753"><net_src comp="585" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="759"><net_src comp="82" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="760"><net_src comp="750" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="761"><net_src comp="735" pin="1"/><net_sink comp="754" pin=2"/></net>

<net id="762"><net_src comp="754" pin="3"/><net_sink comp="154" pin=4"/></net>

<net id="766"><net_src comp="581" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="774"><net_src comp="92" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="775"><net_src comp="196" pin="4"/><net_sink comp="767" pin=1"/></net>

<net id="776"><net_src comp="763" pin="1"/><net_sink comp="767" pin=2"/></net>

<net id="777"><net_src comp="28" pin="0"/><net_sink comp="767" pin=3"/></net>

<net id="778"><net_src comp="94" pin="0"/><net_sink comp="767" pin=4"/></net>

<net id="782"><net_src comp="144" pin="4"/><net_sink comp="779" pin=0"/></net>

<net id="787"><net_src comp="779" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="230" pin="4"/><net_sink comp="783" pin=1"/></net>

<net id="792"><net_src comp="581" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="800"><net_src comp="92" pin="0"/><net_sink comp="793" pin=0"/></net>

<net id="801"><net_src comp="218" pin="4"/><net_sink comp="793" pin=1"/></net>

<net id="802"><net_src comp="789" pin="1"/><net_sink comp="793" pin=2"/></net>

<net id="803"><net_src comp="60" pin="0"/><net_sink comp="793" pin=3"/></net>

<net id="804"><net_src comp="62" pin="0"/><net_sink comp="793" pin=4"/></net>

<net id="808"><net_src comp="144" pin="4"/><net_sink comp="805" pin=0"/></net>

<net id="813"><net_src comp="805" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="263" pin="4"/><net_sink comp="809" pin=1"/></net>

<net id="818"><net_src comp="581" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="826"><net_src comp="92" pin="0"/><net_sink comp="819" pin=0"/></net>

<net id="827"><net_src comp="252" pin="4"/><net_sink comp="819" pin=1"/></net>

<net id="828"><net_src comp="815" pin="1"/><net_sink comp="819" pin=2"/></net>

<net id="829"><net_src comp="64" pin="0"/><net_sink comp="819" pin=3"/></net>

<net id="830"><net_src comp="66" pin="0"/><net_sink comp="819" pin=4"/></net>

<net id="834"><net_src comp="144" pin="4"/><net_sink comp="831" pin=0"/></net>

<net id="839"><net_src comp="831" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="295" pin="4"/><net_sink comp="835" pin=1"/></net>

<net id="841"><net_src comp="835" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="845"><net_src comp="581" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="853"><net_src comp="92" pin="0"/><net_sink comp="846" pin=0"/></net>

<net id="854"><net_src comp="285" pin="4"/><net_sink comp="846" pin=1"/></net>

<net id="855"><net_src comp="842" pin="1"/><net_sink comp="846" pin=2"/></net>

<net id="856"><net_src comp="48" pin="0"/><net_sink comp="846" pin=3"/></net>

<net id="857"><net_src comp="96" pin="0"/><net_sink comp="846" pin=4"/></net>

<net id="858"><net_src comp="846" pin="5"/><net_sink comp="307" pin=0"/></net>

<net id="864"><net_src comp="98" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="865"><net_src comp="581" pin="1"/><net_sink comp="859" pin=2"/></net>

<net id="866"><net_src comp="859" pin="3"/><net_sink comp="154" pin=4"/></net>

<net id="874"><net_src comp="108" pin="0"/><net_sink comp="867" pin=0"/></net>

<net id="875"><net_src comp="396" pin="4"/><net_sink comp="867" pin=1"/></net>

<net id="876"><net_src comp="581" pin="1"/><net_sink comp="867" pin=2"/></net>

<net id="877"><net_src comp="28" pin="0"/><net_sink comp="867" pin=3"/></net>

<net id="878"><net_src comp="66" pin="0"/><net_sink comp="867" pin=4"/></net>

<net id="885"><net_src comp="110" pin="0"/><net_sink comp="879" pin=0"/></net>

<net id="886"><net_src comp="372" pin="4"/><net_sink comp="879" pin=1"/></net>

<net id="887"><net_src comp="28" pin="0"/><net_sink comp="879" pin=2"/></net>

<net id="888"><net_src comp="602" pin="1"/><net_sink comp="879" pin=3"/></net>

<net id="895"><net_src comp="110" pin="0"/><net_sink comp="889" pin=0"/></net>

<net id="896"><net_src comp="384" pin="4"/><net_sink comp="889" pin=1"/></net>

<net id="897"><net_src comp="28" pin="0"/><net_sink comp="889" pin=2"/></net>

<net id="898"><net_src comp="589" pin="1"/><net_sink comp="889" pin=3"/></net>

<net id="906"><net_src comp="108" pin="0"/><net_sink comp="899" pin=0"/></net>

<net id="907"><net_src comp="440" pin="4"/><net_sink comp="899" pin=1"/></net>

<net id="908"><net_src comp="581" pin="1"/><net_sink comp="899" pin=2"/></net>

<net id="909"><net_src comp="48" pin="0"/><net_sink comp="899" pin=3"/></net>

<net id="910"><net_src comp="112" pin="0"/><net_sink comp="899" pin=4"/></net>

<net id="917"><net_src comp="110" pin="0"/><net_sink comp="911" pin=0"/></net>

<net id="918"><net_src comp="418" pin="4"/><net_sink comp="911" pin=1"/></net>

<net id="919"><net_src comp="40" pin="0"/><net_sink comp="911" pin=2"/></net>

<net id="920"><net_src comp="602" pin="1"/><net_sink comp="911" pin=3"/></net>

<net id="927"><net_src comp="110" pin="0"/><net_sink comp="921" pin=0"/></net>

<net id="928"><net_src comp="429" pin="4"/><net_sink comp="921" pin=1"/></net>

<net id="929"><net_src comp="40" pin="0"/><net_sink comp="921" pin=2"/></net>

<net id="930"><net_src comp="589" pin="1"/><net_sink comp="921" pin=3"/></net>

<net id="938"><net_src comp="108" pin="0"/><net_sink comp="931" pin=0"/></net>

<net id="939"><net_src comp="484" pin="4"/><net_sink comp="931" pin=1"/></net>

<net id="940"><net_src comp="581" pin="1"/><net_sink comp="931" pin=2"/></net>

<net id="941"><net_src comp="114" pin="0"/><net_sink comp="931" pin=3"/></net>

<net id="942"><net_src comp="116" pin="0"/><net_sink comp="931" pin=4"/></net>

<net id="949"><net_src comp="110" pin="0"/><net_sink comp="943" pin=0"/></net>

<net id="950"><net_src comp="462" pin="4"/><net_sink comp="943" pin=1"/></net>

<net id="951"><net_src comp="50" pin="0"/><net_sink comp="943" pin=2"/></net>

<net id="952"><net_src comp="602" pin="1"/><net_sink comp="943" pin=3"/></net>

<net id="959"><net_src comp="110" pin="0"/><net_sink comp="953" pin=0"/></net>

<net id="960"><net_src comp="473" pin="4"/><net_sink comp="953" pin=1"/></net>

<net id="961"><net_src comp="50" pin="0"/><net_sink comp="953" pin=2"/></net>

<net id="962"><net_src comp="589" pin="1"/><net_sink comp="953" pin=3"/></net>

<net id="970"><net_src comp="108" pin="0"/><net_sink comp="963" pin=0"/></net>

<net id="971"><net_src comp="526" pin="4"/><net_sink comp="963" pin=1"/></net>

<net id="972"><net_src comp="581" pin="1"/><net_sink comp="963" pin=2"/></net>

<net id="973"><net_src comp="118" pin="0"/><net_sink comp="963" pin=3"/></net>

<net id="974"><net_src comp="120" pin="0"/><net_sink comp="963" pin=4"/></net>

<net id="975"><net_src comp="963" pin="5"/><net_sink comp="561" pin=0"/></net>

<net id="982"><net_src comp="110" pin="0"/><net_sink comp="976" pin=0"/></net>

<net id="983"><net_src comp="506" pin="4"/><net_sink comp="976" pin=1"/></net>

<net id="984"><net_src comp="52" pin="0"/><net_sink comp="976" pin=2"/></net>

<net id="985"><net_src comp="602" pin="1"/><net_sink comp="976" pin=3"/></net>

<net id="986"><net_src comp="976" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="993"><net_src comp="110" pin="0"/><net_sink comp="987" pin=0"/></net>

<net id="994"><net_src comp="516" pin="4"/><net_sink comp="987" pin=1"/></net>

<net id="995"><net_src comp="52" pin="0"/><net_sink comp="987" pin=2"/></net>

<net id="996"><net_src comp="589" pin="1"/><net_sink comp="987" pin=3"/></net>

<net id="997"><net_src comp="987" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="1001"><net_src comp="561" pin="4"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="154" pin=4"/></net>

<net id="1006"><net_src comp="537" pin="4"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="154" pin=5"/></net>

<net id="1013"><net_src comp="122" pin="0"/><net_sink comp="1008" pin=0"/></net>

<net id="1014"><net_src comp="549" pin="4"/><net_sink comp="1008" pin=1"/></net>

<net id="1015"><net_src comp="40" pin="0"/><net_sink comp="1008" pin=2"/></net>

<net id="1016"><net_src comp="1008" pin="3"/><net_sink comp="154" pin=6"/></net>

<net id="1023"><net_src comp="124" pin="0"/><net_sink comp="1017" pin=0"/></net>

<net id="1024"><net_src comp="561" pin="4"/><net_sink comp="1017" pin=1"/></net>

<net id="1025"><net_src comp="126" pin="0"/><net_sink comp="1017" pin=2"/></net>

<net id="1026"><net_src comp="128" pin="0"/><net_sink comp="1017" pin=3"/></net>

<net id="1032"><net_src comp="122" pin="0"/><net_sink comp="1027" pin=0"/></net>

<net id="1033"><net_src comp="537" pin="4"/><net_sink comp="1027" pin=1"/></net>

<net id="1034"><net_src comp="40" pin="0"/><net_sink comp="1027" pin=2"/></net>

<net id="1040"><net_src comp="122" pin="0"/><net_sink comp="1035" pin=0"/></net>

<net id="1041"><net_src comp="549" pin="4"/><net_sink comp="1035" pin=1"/></net>

<net id="1042"><net_src comp="50" pin="0"/><net_sink comp="1035" pin=2"/></net>

<net id="1049"><net_src comp="124" pin="0"/><net_sink comp="1043" pin=0"/></net>

<net id="1050"><net_src comp="561" pin="4"/><net_sink comp="1043" pin=1"/></net>

<net id="1051"><net_src comp="130" pin="0"/><net_sink comp="1043" pin=2"/></net>

<net id="1052"><net_src comp="120" pin="0"/><net_sink comp="1043" pin=3"/></net>

<net id="1058"><net_src comp="122" pin="0"/><net_sink comp="1053" pin=0"/></net>

<net id="1059"><net_src comp="537" pin="4"/><net_sink comp="1053" pin=1"/></net>

<net id="1060"><net_src comp="50" pin="0"/><net_sink comp="1053" pin=2"/></net>

<net id="1066"><net_src comp="122" pin="0"/><net_sink comp="1061" pin=0"/></net>

<net id="1067"><net_src comp="549" pin="4"/><net_sink comp="1061" pin=1"/></net>

<net id="1068"><net_src comp="52" pin="0"/><net_sink comp="1061" pin=2"/></net>

<net id="1072"><net_src comp="132" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="1077"><net_src comp="138" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1081"><net_src comp="589" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="154" pin=6"/></net>

<net id="1086"><net_src comp="615" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="154" pin=5"/></net>

<net id="1091"><net_src comp="718" pin="5"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="154" pin=4"/></net>

<net id="1096"><net_src comp="589" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="154" pin=6"/></net>

<net id="1101"><net_src comp="743" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="154" pin=5"/></net>

<net id="1106"><net_src comp="754" pin="3"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="154" pin=4"/></net>

<net id="1111"><net_src comp="602" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="1116"><net_src comp="767" pin="5"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="1121"><net_src comp="783" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="1126"><net_src comp="793" pin="5"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="1131"><net_src comp="809" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="1136"><net_src comp="819" pin="5"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="1141"><net_src comp="602" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="154" pin=5"/></net>

<net id="1146"><net_src comp="589" pin="1"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="154" pin=6"/></net>

<net id="1151"><net_src comp="859" pin="3"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="154" pin=4"/></net>

<net id="1156"><net_src comp="867" pin="5"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="1161"><net_src comp="879" pin="4"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1166"><net_src comp="889" pin="4"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="1171"><net_src comp="899" pin="5"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="1176"><net_src comp="911" pin="4"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="1181"><net_src comp="921" pin="4"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="1186"><net_src comp="931" pin="5"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="1191"><net_src comp="943" pin="4"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="1196"><net_src comp="953" pin="4"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="1201"><net_src comp="998" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="154" pin=4"/></net>

<net id="1206"><net_src comp="1003" pin="1"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="154" pin=5"/></net>

<net id="1211"><net_src comp="1008" pin="3"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="154" pin=6"/></net>

<net id="1216"><net_src comp="1017" pin="4"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="154" pin=4"/></net>

<net id="1221"><net_src comp="1027" pin="3"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="154" pin=5"/></net>

<net id="1226"><net_src comp="1035" pin="3"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="154" pin=6"/></net>

<net id="1231"><net_src comp="1043" pin="4"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="154" pin=4"/></net>

<net id="1236"><net_src comp="1053" pin="3"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="154" pin=5"/></net>

<net id="1241"><net_src comp="1061" pin="3"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="154" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_out_32_data_V | {5 9 15 18 25 26 27 }
	Port: stream_out_32_user_V | {5 9 15 18 25 26 27 }
	Port: stream_out_32_last_V | {5 9 15 18 25 26 27 }
 - Input state : 
	Port: pixel_pack : stream_in_24_data_V | {3 4 7 8 10 11 12 13 17 20 21 22 23 }
	Port: pixel_pack : stream_in_24_user_V | {3 4 7 8 10 11 12 13 17 20 21 22 23 }
	Port: pixel_pack : stream_in_24_last_V | {3 4 7 8 10 11 12 13 17 20 21 22 23 }
	Port: pixel_pack : mode | {1 }
	Port: pixel_pack : alpha_V | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		user_3_1 : 1
		p_Result_s_30 : 1
		tmp : 2
		p_Result_1 : 1
		tmp_1 : 2
		out_c1_V : 3
		p_Result_3 : 1
		tmp_3 : 2
		p_Result_4 : 1
		tmp_4 : 2
		out_c2_V : 3
		tmp_11 : 1
		p_Result_6 : 4
		tmp_12 : 1
		p_Result_8 : 4
		p_Result_2 : 5
		StgValue_78 : 6
		StgValue_79 : 1
	State 5
		empty_31 : 1
	State 6
	State 7
	State 8
		tmp_8 : 1
		user_2_1 : 1
		tmp_10 : 1
		p_Result_35_1 : 2
		StgValue_99 : 3
		StgValue_100 : 1
	State 9
		empty_27 : 1
	State 10
	State 11
		tmp_15 : 1
		p_Result_9 : 2
		last_6 : 1
		empty_24 : 1
	State 12
		user_s : 1
		tmp_18 : 1
		p_Result_33_1 : 2
		last_6_1 : 1
	State 13
		user_2 : 1
		tmp_21 : 1
		p_Result_33_2 : 2
		last_6_2 : 1
	State 14
		user_3 : 1
		tmp_24 : 1
		p_Result_33_3 : 2
		p_0467_2_3 : 3
		last_6_3 : 1
		user_1_3 : 1
		StgValue_165 : 4
	State 15
	State 16
	State 17
		p_Result_s : 1
		StgValue_174 : 2
		StgValue_175 : 1
	State 18
		empty_19 : 1
	State 19
	State 20
	State 21
		p_Result_7 : 1
		tmp_13 : 1
		tmp_14 : 1
		last_2 : 1
		empty_17 : 1
	State 22
		p_Result_26_1 : 1
		tmp_16 : 1
		tmp_17 : 1
		last_2_1 : 1
	State 23
		p_Result_26_2 : 1
		tmp_19 : 1
		tmp_20 : 1
		last_2_2 : 1
	State 24
		p_Result_26_3 : 1
		tmp_22 : 1
		tmp_23 : 1
		p_071_2_3 : 2
		p_067_2_3 : 2
		p_087_2_3 : 2
		last_2_3 : 1
		tmp_25 : 3
		tmp_26 : 3
		tmp_27 : 3
		StgValue_251 : 4
		p_Result_29_1 : 3
		tmp_28 : 3
		tmp_29 : 3
		p_Result_29_2 : 3
		tmp_30 : 3
		tmp_31 : 3
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|    add   |        out_c1_V_fu_650        |    0    |    15   |
|          |        out_c2_V_fu_684        |    0    |    15   |
|----------|-------------------------------|---------|---------|
|          |        user_3_1_fu_615        |    0    |    2    |
|          |        user_2_1_fu_743        |    0    |    2    |
|    or    |         user_s_fu_783         |    0    |    2    |
|          |         user_2_fu_809         |    0    |    2    |
|          |         user_3_fu_835         |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |        grp_read_fu_132        |    0    |    0    |
|   read   |        grp_read_fu_138        |    0    |    0    |
|          |        grp_read_fu_144        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |        grp_write_fu_154       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |           grp_fu_581          |    0    |    0    |
|          |           grp_fu_585          |    0    |    0    |
|          |           grp_fu_589          |    0    |    0    |
|          |           grp_fu_602          |    0    |    0    |
|          | stream_in_24_user_V_11_fu_607 |    0    |    0    |
|extractvalue| stream_in_24_user_V_12_fu_611 |    0    |    0    |
|          |  stream_in_24_user_V_9_fu_731 |    0    |    0    |
|          | stream_in_24_user_V_10_fu_739 |    0    |    0    |
|          |  stream_in_24_user_V_6_fu_779 |    0    |    0    |
|          |  stream_in_24_user_V_7_fu_805 |    0    |    0    |
|          |  stream_in_24_user_V_8_fu_831 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |      p_Result_s_30_fu_622     |    0    |    0    |
|          |       p_Result_1_fu_636       |    0    |    0    |
|          |       p_Result_3_fu_656       |    0    |    0    |
|partselect|       p_Result_4_fu_670       |    0    |    0    |
|          |       p_Result_6_fu_694       |    0    |    0    |
|          |       p_Result_8_fu_708       |    0    |    0    |
|          |     p_Result_29_1_fu_1017     |    0    |    0    |
|          |     p_Result_29_2_fu_1043     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |           tmp_fu_632          |    0    |    0    |
|   zext   |          tmp_1_fu_646         |    0    |    0    |
|          |          tmp_3_fu_666         |    0    |    0    |
|          |          tmp_4_fu_680         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         tmp_11_fu_690         |    0    |    0    |
|          |         tmp_12_fu_704         |    0    |    0    |
|          |          tmp_8_fu_735         |    0    |    0    |
|          |         tmp_10_fu_750         |    0    |    0    |
|   trunc  |         tmp_15_fu_763         |    0    |    0    |
|          |         tmp_18_fu_789         |    0    |    0    |
|          |         tmp_21_fu_815         |    0    |    0    |
|          |         tmp_24_fu_842         |    0    |    0    |
|          |         tmp_25_fu_998         |    0    |    0    |
|          |         tmp_26_fu_1003        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       p_Result_2_fu_718       |    0    |    0    |
|bitconcatenate|      p_Result_35_1_fu_754     |    0    |    0    |
|          |       p_Result_s_fu_859       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       p_Result_9_fu_767       |    0    |    0    |
|          |      p_Result_33_1_fu_793     |    0    |    0    |
|          |      p_Result_33_2_fu_819     |    0    |    0    |
|  partset |      p_Result_33_3_fu_846     |    0    |    0    |
|          |       p_Result_7_fu_867       |    0    |    0    |
|          |      p_Result_26_1_fu_899     |    0    |    0    |
|          |      p_Result_26_2_fu_931     |    0    |    0    |
|          |      p_Result_26_3_fu_963     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         tmp_13_fu_879         |    0    |    0    |
|          |         tmp_14_fu_889         |    0    |    0    |
|          |         tmp_16_fu_911         |    0    |    0    |
|  bitset  |         tmp_17_fu_921         |    0    |    0    |
|          |         tmp_19_fu_943         |    0    |    0    |
|          |         tmp_20_fu_953         |    0    |    0    |
|          |         tmp_22_fu_976         |    0    |    0    |
|          |         tmp_23_fu_987         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         tmp_27_fu_1008        |    0    |    0    |
|          |         tmp_28_fu_1027        |    0    |    0    |
| bitselect|         tmp_29_fu_1035        |    0    |    0    |
|          |         tmp_30_fu_1053        |    0    |    0    |
|          |         tmp_31_fu_1061        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    40   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|     alpha_V_read_reg_1069     |    8   |
|     delayed_last_1_reg_179    |    1   |
|     delayed_last_2_reg_343    |    1   |
|     delayed_last_3_reg_167    |    1   |
|      delayed_last_reg_355     |    1   |
|        last_2_1_reg_448       |    1   |
|        last_2_2_reg_492       |    1   |
|        last_2_3_reg_569       |    1   |
|         last_2_reg_404        |    1   |
|        last_6_1_reg_238       |    1   |
|        last_6_2_reg_271       |    1   |
|        last_6_3_reg_316       |    1   |
|         last_6_reg_204        |    1   |
|       mode_read_reg_1074      |   32   |
|       p_0467_2_1_reg_249      |   32   |
|       p_0467_2_2_reg_282      |   32   |
|       p_0467_2_3_reg_302      |   32   |
|        p_0467_2_reg_215       |   32   |
|        p_0467_s_reg_192       |   32   |
|       p_067_2_1_reg_470       |    4   |
|       p_067_2_2_reg_513       |    4   |
|       p_067_2_3_reg_545       |    4   |
|        p_067_2_reg_426        |    4   |
|        p_067_s_reg_380        |    4   |
|       p_071_2_1_reg_459       |    4   |
|       p_071_2_2_reg_503       |    4   |
|       p_071_2_3_reg_533       |    4   |
|        p_071_2_reg_415        |    4   |
|        p_071_s_reg_368        |    4   |
|       p_087_2_1_reg_481       |   96   |
|       p_087_2_2_reg_523       |   96   |
|       p_087_2_3_reg_557       |   96   |
|        p_087_2_reg_437        |   96   |
|        p_087_s_reg_392        |   96   |
|     p_Result_26_1_reg_1168    |   96   |
|     p_Result_26_2_reg_1183    |   96   |
|     p_Result_29_1_reg_1213    |   32   |
|     p_Result_29_2_reg_1228    |   32   |
|      p_Result_2_reg_1088      |   32   |
|     p_Result_33_1_reg_1123    |   32   |
|     p_Result_33_2_reg_1133    |   32   |
|     p_Result_35_1_reg_1103    |   32   |
|      p_Result_7_reg_1153      |   96   |
|      p_Result_9_reg_1113      |   32   |
|      p_Result_s_reg_1148      |   32   |
|stream_in_24_last_V_10_reg_1078|    1   |
| stream_in_24_last_V_4_reg_1143|    1   |
| stream_in_24_last_V_9_reg_1093|    1   |
| stream_in_24_user_V_4_reg_1138|    1   |
| stream_in_24_user_V_5_reg_1108|    1   |
|        tmp_13_reg_1158        |    4   |
|        tmp_14_reg_1163        |    4   |
|        tmp_16_reg_1173        |    4   |
|        tmp_17_reg_1178        |    4   |
|        tmp_19_reg_1188        |    4   |
|        tmp_20_reg_1193        |    4   |
|        tmp_25_reg_1198        |   32   |
|        tmp_26_reg_1203        |    1   |
|        tmp_27_reg_1208        |    1   |
|        tmp_28_reg_1218        |    1   |
|        tmp_29_reg_1223        |    1   |
|        tmp_30_reg_1233        |    1   |
|        tmp_31_reg_1238        |    1   |
|        user_1_1_reg_260       |    1   |
|        user_1_2_reg_292       |    1   |
|        user_1_3_reg_330       |    1   |
|         user_1_reg_226        |    1   |
|       user_2_1_reg_1098       |    1   |
|        user_2_reg_1128        |    1   |
|       user_3_1_reg_1083       |    1   |
|        user_s_reg_1118        |    1   |
+-------------------------------+--------+
|             Total             |  1351  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_write_fu_154    |  p4  |  12  |  32  |   384  ||    53   |
|    grp_write_fu_154    |  p5  |  12  |   1  |   12   ||    53   |
|    grp_write_fu_154    |  p6  |  10  |   1  |   10   ||    47   |
| delayed_last_3_reg_167 |  p0  |   2  |   1  |    2   ||    9    |
| delayed_last_1_reg_179 |  p0  |   2  |   1  |    2   ||    9    |
|    p_0467_s_reg_192    |  p0  |   2  |  32  |   64   ||    9    |
|     user_1_reg_226     |  p0  |   2  |   1  |    2   ||    9    |
| delayed_last_2_reg_343 |  p0  |   2  |   1  |    2   ||    9    |
|  delayed_last_reg_355  |  p0  |   2  |   1  |    2   ||    9    |
|     p_071_s_reg_368    |  p0  |   2  |   4  |    8   ||    9    |
|     p_067_s_reg_380    |  p0  |   2  |   4  |    8   ||    9    |
|     p_087_s_reg_392    |  p0  |   2  |  96  |   192  ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   688  ||  12.241 ||   234   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   40   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   234  |
|  Register |    -   |  1351  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |  1351  |   274  |
+-----------+--------+--------+--------+
