{
  "Top": "k2mm",
  "RtlTop": "k2mm",
  "RtlPrefix": "",
  "RtlSubPrefix": "k2mm_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu9eg",
    "Package": "-ffvb1156",
    "Speed": "-2-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "alpha": {
      "index": "0",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "alpha",
          "name": "alpha",
          "usage": "data",
          "direction": "in"
        }]
    },
    "beta": {
      "index": "1",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "beta",
          "name": "beta",
          "usage": "data",
          "direction": "in"
        }]
    },
    "A": {
      "index": "2",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "A_0_address0",
          "name": "A_0_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_0_ce0",
          "name": "A_0_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_0_q0",
          "name": "A_0_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_1_address0",
          "name": "A_1_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_1_ce0",
          "name": "A_1_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_1_q0",
          "name": "A_1_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "B": {
      "index": "3",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "B_0_address0",
          "name": "B_0_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "B_0_ce0",
          "name": "B_0_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "B_0_q0",
          "name": "B_0_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "B_1_address0",
          "name": "B_1_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "B_1_ce0",
          "name": "B_1_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "B_1_q0",
          "name": "B_1_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "C": {
      "index": "4",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "C_0_address0",
          "name": "C_0_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_0_ce0",
          "name": "C_0_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_0_q0",
          "name": "C_0_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "C_1_address0",
          "name": "C_1_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_1_ce0",
          "name": "C_1_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_1_q0",
          "name": "C_1_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "D": {
      "index": "5",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "D_0_address0",
          "name": "D_0_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "D_0_ce0",
          "name": "D_0_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "D_0_q0",
          "name": "D_0_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "D_1_address0",
          "name": "D_1_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "D_1_ce0",
          "name": "D_1_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "D_1_q0",
          "name": "D_1_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "E_out": {
      "index": "6",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "E_out_0",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "E_out_1",
          "name": "",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_resource k2mm -core RAM_1P A",
      "set_directive_resource k2mm -core RAM_1P B",
      "set_directive_resource k2mm -core RAM_1P C",
      "set_directive_resource k2mm -core RAM_1P D",
      "set_directive_interface k2mm -mode ap_fifo E_out",
      "set_directive_pipeline k2mm\/lprd_2",
      "set_directive_pipeline k2mm\/lpwr_2",
      "set_directive_array_partition k2mm -type cyclic -dim 2 -factor 2 A",
      "set_directive_array_partition k2mm -type cyclic -dim 2 -factor 2 B",
      "set_directive_array_partition k2mm -type cyclic -dim 2 -factor 2 C",
      "set_directive_array_partition k2mm -type cyclic -dim 2 -factor 2 D",
      "set_directive_array_partition k2mm -type cyclic -dim 2 -factor 2 E_out",
      "set_directive_array_partition k2mm -type cyclic -dim 2 -factor 2 buff_A",
      "set_directive_array_partition k2mm -type cyclic -dim 2 -factor 2 buff_B",
      "set_directive_array_partition k2mm -type cyclic -dim 2 -factor 2 buff_C",
      "set_directive_array_partition k2mm -type cyclic -dim 2 -factor 2 buff_D",
      "set_directive_array_partition k2mm -type cyclic -dim 2 -factor 2 buff_E_out",
      "set_directive_array_partition k2mm -type cyclic -dim 2 -factor 2 tmp1",
      "set_directive_array_partition k2mm -type cyclic -dim 2 -factor 2 tmp2",
      "set_directive_unroll k2mm\/lprd_2 -factor 2",
      "set_directive_unroll k2mm\/lpwr_2 -factor 2",
      "set_directive_pipeline k2mm\/lp2",
      "set_directive_unroll k2mm\/lp2 -factor 1",
      "set_directive_unroll k2mm\/lp8 -factor 2",
      "set_directive_top k2mm -name k2mm"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "k2mm"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "23079",
    "Latency": "23078"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "k2mm",
    "Version": "1.0",
    "DisplayName": "K2mm",
    "Revision": "2113848172",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_k2mm_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/src\/k2mm.c"],
    "Vhdl": [
      "impl\/vhdl\/k2mm_buff_A_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/k2mm_buff_B_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/k2mm_buff_D_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/k2mm_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/k2mm_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/k2mm_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/k2mm_k2mm_Pipeline_lp1_lp2.vhd",
      "impl\/vhdl\/k2mm_k2mm_Pipeline_lp4_lp5.vhd",
      "impl\/vhdl\/k2mm_k2mm_Pipeline_lp7_lp8.vhd",
      "impl\/vhdl\/k2mm_k2mm_Pipeline_lprd_1_lprd_2.vhd",
      "impl\/vhdl\/k2mm_k2mm_Pipeline_lpwr_1_lpwr_2.vhd",
      "impl\/vhdl\/k2mm_tmp2_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/k2mm.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/k2mm_buff_A_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/k2mm_buff_A_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/k2mm_buff_B_RAM_AUTO_1R1W.v",
      "impl\/verilog\/k2mm_buff_D_RAM_AUTO_1R1W.v",
      "impl\/verilog\/k2mm_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/k2mm_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/k2mm_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/k2mm_k2mm_Pipeline_lp1_lp2.v",
      "impl\/verilog\/k2mm_k2mm_Pipeline_lp4_lp5.v",
      "impl\/verilog\/k2mm_k2mm_Pipeline_lp7_lp8.v",
      "impl\/verilog\/k2mm_k2mm_Pipeline_lprd_1_lprd_2.v",
      "impl\/verilog\/k2mm_k2mm_Pipeline_lpwr_1_lpwr_2.v",
      "impl\/verilog\/k2mm_tmp2_RAM_AUTO_1R1W.v",
      "impl\/verilog\/k2mm.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/k2mm_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/k2mm_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/k2mm.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "k2mm_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name k2mm_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "k2mm_fmul_32ns_32ns_32_3_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name k2mm_fmul_32ns_32ns_32_3_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "alpha": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"alpha": "DATA"},
      "ports": ["alpha"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "alpha"
        }]
    },
    "beta": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"beta": "DATA"},
      "ports": ["beta"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "beta"
        }]
    },
    "A_0_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"A_0_address0": "DATA"},
      "ports": ["A_0_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_0_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"A_0_q0": "DATA"},
      "ports": ["A_0_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_1_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"A_1_address0": "DATA"},
      "ports": ["A_1_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_1_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"A_1_q0": "DATA"},
      "ports": ["A_1_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "B_0_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"B_0_address0": "DATA"},
      "ports": ["B_0_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "B"
        }]
    },
    "B_0_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"B_0_q0": "DATA"},
      "ports": ["B_0_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "B"
        }]
    },
    "B_1_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"B_1_address0": "DATA"},
      "ports": ["B_1_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "B"
        }]
    },
    "B_1_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"B_1_q0": "DATA"},
      "ports": ["B_1_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "B"
        }]
    },
    "C_0_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"C_0_address0": "DATA"},
      "ports": ["C_0_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_0_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"C_0_q0": "DATA"},
      "ports": ["C_0_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_1_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"C_1_address0": "DATA"},
      "ports": ["C_1_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_1_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"C_1_q0": "DATA"},
      "ports": ["C_1_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "D_0_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"D_0_address0": "DATA"},
      "ports": ["D_0_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "D"
        }]
    },
    "D_0_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"D_0_q0": "DATA"},
      "ports": ["D_0_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "D"
        }]
    },
    "D_1_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"D_1_address0": "DATA"},
      "ports": ["D_1_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "D"
        }]
    },
    "D_1_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"D_1_q0": "DATA"},
      "ports": ["D_1_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "D"
        }]
    },
    "E_out_0": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "E_out_0_",
      "portMap": {
        "E_out_0_din": "WR_DATA",
        "E_out_0_full_n": "FULL_N",
        "E_out_0_write": "WR_EN"
      },
      "ports": [
        "E_out_0_din",
        "E_out_0_full_n",
        "E_out_0_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "E_out"
        }]
    },
    "E_out_1": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "E_out_1_",
      "portMap": {
        "E_out_1_din": "WR_DATA",
        "E_out_1_full_n": "FULL_N",
        "E_out_1_write": "WR_EN"
      },
      "ports": [
        "E_out_1_din",
        "E_out_1_full_n",
        "E_out_1_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "E_out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "alpha": {
      "dir": "in",
      "width": "32"
    },
    "beta": {
      "dir": "in",
      "width": "32"
    },
    "A_0_address0": {
      "dir": "out",
      "width": "11"
    },
    "A_0_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_0_q0": {
      "dir": "in",
      "width": "32"
    },
    "A_1_address0": {
      "dir": "out",
      "width": "11"
    },
    "A_1_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_1_q0": {
      "dir": "in",
      "width": "32"
    },
    "B_0_address0": {
      "dir": "out",
      "width": "11"
    },
    "B_0_ce0": {
      "dir": "out",
      "width": "1"
    },
    "B_0_q0": {
      "dir": "in",
      "width": "32"
    },
    "B_1_address0": {
      "dir": "out",
      "width": "11"
    },
    "B_1_ce0": {
      "dir": "out",
      "width": "1"
    },
    "B_1_q0": {
      "dir": "in",
      "width": "32"
    },
    "C_0_address0": {
      "dir": "out",
      "width": "11"
    },
    "C_0_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_0_q0": {
      "dir": "in",
      "width": "32"
    },
    "C_1_address0": {
      "dir": "out",
      "width": "11"
    },
    "C_1_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_1_q0": {
      "dir": "in",
      "width": "32"
    },
    "D_0_address0": {
      "dir": "out",
      "width": "11"
    },
    "D_0_ce0": {
      "dir": "out",
      "width": "1"
    },
    "D_0_q0": {
      "dir": "in",
      "width": "32"
    },
    "D_1_address0": {
      "dir": "out",
      "width": "11"
    },
    "D_1_ce0": {
      "dir": "out",
      "width": "1"
    },
    "D_1_q0": {
      "dir": "in",
      "width": "32"
    },
    "E_out_0_din": {
      "dir": "out",
      "width": "32"
    },
    "E_out_0_full_n": {
      "dir": "in",
      "width": "1"
    },
    "E_out_0_write": {
      "dir": "out",
      "width": "1"
    },
    "E_out_1_din": {
      "dir": "out",
      "width": "32"
    },
    "E_out_1_full_n": {
      "dir": "in",
      "width": "1"
    },
    "E_out_1_write": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "k2mm",
      "Instances": [
        {
          "ModuleName": "k2mm_Pipeline_lprd_1_lprd_2",
          "InstanceName": "grp_k2mm_Pipeline_lprd_1_lprd_2_fu_1136"
        },
        {
          "ModuleName": "k2mm_Pipeline_lp1_lp2",
          "InstanceName": "grp_k2mm_Pipeline_lp1_lp2_fu_1688"
        },
        {
          "ModuleName": "k2mm_Pipeline_lp4_lp5",
          "InstanceName": "grp_k2mm_Pipeline_lp4_lp5_fu_1826"
        },
        {
          "ModuleName": "k2mm_Pipeline_lp7_lp8",
          "InstanceName": "grp_k2mm_Pipeline_lp7_lp8_fu_1962"
        },
        {
          "ModuleName": "k2mm_Pipeline_lpwr_1_lpwr_2",
          "InstanceName": "grp_k2mm_Pipeline_lpwr_1_lpwr_2_fu_1974"
        }
      ]
    },
    "Info": {
      "k2mm_Pipeline_lprd_1_lprd_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "k2mm_Pipeline_lp1_lp2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "k2mm_Pipeline_lp4_lp5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "k2mm_Pipeline_lp7_lp8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "k2mm_Pipeline_lpwr_1_lpwr_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "k2mm": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "k2mm_Pipeline_lprd_1_lprd_2": {
        "Latency": {
          "LatencyBest": "2050",
          "LatencyAvg": "2050",
          "LatencyWorst": "2050",
          "PipelineII": "2050",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.797"
        },
        "Loops": [{
            "Name": "lprd_1_lprd_2",
            "TripCount": "2048",
            "Latency": "2048",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "51",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "155",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "k2mm_Pipeline_lp1_lp2": {
        "Latency": {
          "LatencyBest": "8457",
          "LatencyAvg": "8457",
          "LatencyWorst": "8457",
          "PipelineII": "8457",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "lp1_lp2",
            "TripCount": "4096",
            "Latency": "8455",
            "PipelineII": "2",
            "PipelineDepth": "266"
          }],
        "Area": {
          "DSP": "96",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "3",
          "FF": "18997",
          "AVAIL_FF": "548160",
          "UTIL_FF": "3",
          "LUT": "11796",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "k2mm_Pipeline_lp4_lp5": {
        "Latency": {
          "LatencyBest": "8454",
          "LatencyAvg": "8454",
          "LatencyWorst": "8454",
          "PipelineII": "8454",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "lp4_lp5",
            "TripCount": "4096",
            "Latency": "8452",
            "PipelineII": "2",
            "PipelineDepth": "263"
          }],
        "Area": {
          "FF": "12852",
          "AVAIL_FF": "548160",
          "UTIL_FF": "2",
          "LUT": "8179",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "k2mm_Pipeline_lp7_lp8": {
        "Latency": {
          "LatencyBest": "2058",
          "LatencyAvg": "2058",
          "LatencyWorst": "2058",
          "PipelineII": "2058",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "lp7_lp8",
            "TripCount": "2048",
            "Latency": "2056",
            "PipelineII": "1",
            "PipelineDepth": "10"
          }],
        "Area": {
          "FF": "376",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "187",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "k2mm_Pipeline_lpwr_1_lpwr_2": {
        "Latency": {
          "LatencyBest": "2050",
          "LatencyAvg": "2050",
          "LatencyWorst": "2050",
          "PipelineII": "2050",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.873"
        },
        "Loops": [{
            "Name": "lpwr_1_lpwr_2",
            "TripCount": "2048",
            "Latency": "2048",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "29",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "177",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "k2mm": {
        "Latency": {
          "LatencyBest": "23078",
          "LatencyAvg": "23078",
          "LatencyWorst": "23078",
          "PipelineII": "23079",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Area": {
          "BRAM_18K": "520",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "28",
          "DSP": "256",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "10",
          "FF": "43680",
          "AVAIL_FF": "548160",
          "UTIL_FF": "7",
          "LUT": "45085",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "16",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-12-02 12:52:54 EST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2.2"
  }
}
