ARM GAS  /tmp/cchydLPt.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** 
   2:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   3:Core/Src/stm32f1xx_hal_msp.c **** /**
   4:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   6:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   7:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   8:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   9:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
  10:Core/Src/stm32f1xx_hal_msp.c ****   *
  11:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  12:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  13:Core/Src/stm32f1xx_hal_msp.c ****   *
  14:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  15:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  16:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  17:Core/Src/stm32f1xx_hal_msp.c ****   *
  18:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f1xx_hal_msp.c ****   */
  20:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f1xx_hal_msp.c **** 
  22:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f1xx_hal_msp.c **** 
  26:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f1xx_hal_msp.c **** 
  28:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f1xx_hal_msp.c **** 
  31:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/cchydLPt.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f1xx_hal_msp.c **** 
  36:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f1xx_hal_msp.c **** 
  38:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f1xx_hal_msp.c **** 
  41:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f1xx_hal_msp.c **** 
  43:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f1xx_hal_msp.c **** 
  46:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f1xx_hal_msp.c **** 
  48:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f1xx_hal_msp.c **** 
  51:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f1xx_hal_msp.c **** 
  53:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f1xx_hal_msp.c **** 
  56:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f1xx_hal_msp.c **** 
  58:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f1xx_hal_msp.c **** 
  60:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f1xx_hal_msp.c **** /**
  62:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f1xx_hal_msp.c ****   */
  64:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 65 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f1xx_hal_msp.c **** 
  67:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32f1xx_hal_msp.c **** 
  69:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32f1xx_hal_msp.c **** 
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 71 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 71 3 view .LVU2
  38              		.loc 1 71 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 71 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
ARM GAS  /tmp/cchydLPt.s 			page 3


  45 000e 02F00102 		and	r2, r2, #1
  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 71 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 72 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 72 3 view .LVU8
  54              		.loc 1 72 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 72 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 72 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32f1xx_hal_msp.c **** 
  74:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32f1xx_hal_msp.c **** 
  76:Core/Src/stm32f1xx_hal_msp.c ****   /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  77:Core/Src/stm32f1xx_hal_msp.c ****   */
  78:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_DISABLE();
  66              		.loc 1 78 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 78 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 78 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 78 3 view .LVU16
  76 0030 43F08063 		orr	r3, r3, #67108864
  77              	.LVL2:
  78              		.loc 1 78 3 view .LVU17
  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 78 3 view .LVU18
  79:Core/Src/stm32f1xx_hal_msp.c **** 
  80:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  81:Core/Src/stm32f1xx_hal_msp.c **** 
  82:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  83:Core/Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 83 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
  88              	.L4:
  89 003a 00BF     		.align	2
ARM GAS  /tmp/cchydLPt.s 			page 4


  90              	.L3:
  91 003c 00100240 		.word	1073876992
  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE65:
  96              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_TIM_Encoder_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 102              		.fpu softvfp
 104              	HAL_TIM_Encoder_MspInit:
 105              	.LVL3:
 106              	.LFB66:
  84:Core/Src/stm32f1xx_hal_msp.c **** 
  85:Core/Src/stm32f1xx_hal_msp.c **** /**
  86:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Encoder MSP Initialization
  87:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  88:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_encoder: TIM_Encoder handle pointer
  89:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  90:Core/Src/stm32f1xx_hal_msp.c **** */
  91:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
  92:Core/Src/stm32f1xx_hal_msp.c **** {
 107              		.loc 1 92 1 is_stmt 1 view -0
 108              		.cfi_startproc
 109              		@ args = 0, pretend = 0, frame = 24
 110              		@ frame_needed = 0, uses_anonymous_args = 0
 111              		.loc 1 92 1 is_stmt 0 view .LVU21
 112 0000 00B5     		push	{lr}
 113              	.LCFI2:
 114              		.cfi_def_cfa_offset 4
 115              		.cfi_offset 14, -4
 116 0002 87B0     		sub	sp, sp, #28
 117              	.LCFI3:
 118              		.cfi_def_cfa_offset 32
  93:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 119              		.loc 1 93 3 is_stmt 1 view .LVU22
 120              		.loc 1 93 20 is_stmt 0 view .LVU23
 121 0004 0023     		movs	r3, #0
 122 0006 0293     		str	r3, [sp, #8]
 123 0008 0393     		str	r3, [sp, #12]
 124 000a 0493     		str	r3, [sp, #16]
 125 000c 0593     		str	r3, [sp, #20]
  94:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_encoder->Instance==TIM1)
 126              		.loc 1 94 3 is_stmt 1 view .LVU24
 127              		.loc 1 94 18 is_stmt 0 view .LVU25
 128 000e 0268     		ldr	r2, [r0]
 129              		.loc 1 94 5 view .LVU26
 130 0010 114B     		ldr	r3, .L9
 131 0012 9A42     		cmp	r2, r3
 132 0014 02D0     		beq	.L8
 133              	.LVL4:
 134              	.L5:
  95:Core/Src/stm32f1xx_hal_msp.c ****   {
  96:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
  97:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/cchydLPt.s 			page 5


  98:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
  99:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 100:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 102:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 104:Core/Src/stm32f1xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 105:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> TIM1_CH2
 106:Core/Src/stm32f1xx_hal_msp.c ****     */
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 109:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 110:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 111:Core/Src/stm32f1xx_hal_msp.c **** 
 112:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 113:Core/Src/stm32f1xx_hal_msp.c **** 
 114:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 115:Core/Src/stm32f1xx_hal_msp.c **** 
 116:Core/Src/stm32f1xx_hal_msp.c ****   }
 117:Core/Src/stm32f1xx_hal_msp.c **** 
 118:Core/Src/stm32f1xx_hal_msp.c **** }
 135              		.loc 1 118 1 view .LVU27
 136 0016 07B0     		add	sp, sp, #28
 137              	.LCFI4:
 138              		.cfi_remember_state
 139              		.cfi_def_cfa_offset 4
 140              		@ sp needed
 141 0018 5DF804FB 		ldr	pc, [sp], #4
 142              	.LVL5:
 143              	.L8:
 144              	.LCFI5:
 145              		.cfi_restore_state
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 146              		.loc 1 100 5 is_stmt 1 view .LVU28
 147              	.LBB5:
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 148              		.loc 1 100 5 view .LVU29
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 149              		.loc 1 100 5 view .LVU30
 150 001c 03F56443 		add	r3, r3, #58368
 151 0020 9A69     		ldr	r2, [r3, #24]
 152 0022 42F40062 		orr	r2, r2, #2048
 153 0026 9A61     		str	r2, [r3, #24]
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 154              		.loc 1 100 5 view .LVU31
 155 0028 9A69     		ldr	r2, [r3, #24]
 156 002a 02F40062 		and	r2, r2, #2048
 157 002e 0092     		str	r2, [sp]
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 158              		.loc 1 100 5 view .LVU32
 159 0030 009A     		ldr	r2, [sp]
 160              	.LBE5:
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 161              		.loc 1 100 5 view .LVU33
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 162              		.loc 1 102 5 view .LVU34
 163              	.LBB6:
ARM GAS  /tmp/cchydLPt.s 			page 6


 102:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 164              		.loc 1 102 5 view .LVU35
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 165              		.loc 1 102 5 view .LVU36
 166 0032 9A69     		ldr	r2, [r3, #24]
 167 0034 42F00402 		orr	r2, r2, #4
 168 0038 9A61     		str	r2, [r3, #24]
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 169              		.loc 1 102 5 view .LVU37
 170 003a 9B69     		ldr	r3, [r3, #24]
 171 003c 03F00403 		and	r3, r3, #4
 172 0040 0193     		str	r3, [sp, #4]
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 173              		.loc 1 102 5 view .LVU38
 174 0042 019B     		ldr	r3, [sp, #4]
 175              	.LBE6:
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 176              		.loc 1 102 5 view .LVU39
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 177              		.loc 1 107 5 view .LVU40
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 178              		.loc 1 107 25 is_stmt 0 view .LVU41
 179 0044 4FF44073 		mov	r3, #768
 180 0048 0293     		str	r3, [sp, #8]
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 181              		.loc 1 108 5 is_stmt 1 view .LVU42
 109:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 182              		.loc 1 109 5 view .LVU43
 109:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 183              		.loc 1 109 26 is_stmt 0 view .LVU44
 184 004a 0123     		movs	r3, #1
 185 004c 0493     		str	r3, [sp, #16]
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 186              		.loc 1 110 5 is_stmt 1 view .LVU45
 187 004e 02A9     		add	r1, sp, #8
 188 0050 0248     		ldr	r0, .L9+4
 189              	.LVL6:
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 190              		.loc 1 110 5 is_stmt 0 view .LVU46
 191 0052 FFF7FEFF 		bl	HAL_GPIO_Init
 192              	.LVL7:
 193              		.loc 1 118 1 view .LVU47
 194 0056 DEE7     		b	.L5
 195              	.L10:
 196              		.align	2
 197              	.L9:
 198 0058 002C0140 		.word	1073818624
 199 005c 00080140 		.word	1073809408
 200              		.cfi_endproc
 201              	.LFE66:
 203              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 204              		.align	1
 205              		.global	HAL_TIM_Base_MspInit
 206              		.syntax unified
 207              		.thumb
 208              		.thumb_func
 209              		.fpu softvfp
ARM GAS  /tmp/cchydLPt.s 			page 7


 211              	HAL_TIM_Base_MspInit:
 212              	.LVL8:
 213              	.LFB67:
 119:Core/Src/stm32f1xx_hal_msp.c **** 
 120:Core/Src/stm32f1xx_hal_msp.c **** /**
 121:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 122:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 123:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 124:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 125:Core/Src/stm32f1xx_hal_msp.c **** */
 126:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 127:Core/Src/stm32f1xx_hal_msp.c **** {
 214              		.loc 1 127 1 is_stmt 1 view -0
 215              		.cfi_startproc
 216              		@ args = 0, pretend = 0, frame = 8
 217              		@ frame_needed = 0, uses_anonymous_args = 0
 128:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 218              		.loc 1 128 3 view .LVU49
 219              		.loc 1 128 15 is_stmt 0 view .LVU50
 220 0000 0368     		ldr	r3, [r0]
 221              		.loc 1 128 5 view .LVU51
 222 0002 B3F1804F 		cmp	r3, #1073741824
 223 0006 00D0     		beq	.L17
 224 0008 7047     		bx	lr
 225              	.L17:
 127:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 226              		.loc 1 127 1 view .LVU52
 227 000a 00B5     		push	{lr}
 228              	.LCFI6:
 229              		.cfi_def_cfa_offset 4
 230              		.cfi_offset 14, -4
 231 000c 83B0     		sub	sp, sp, #12
 232              	.LCFI7:
 233              		.cfi_def_cfa_offset 16
 129:Core/Src/stm32f1xx_hal_msp.c ****   {
 130:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 131:Core/Src/stm32f1xx_hal_msp.c **** 
 132:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 133:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 134:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 234              		.loc 1 134 5 is_stmt 1 view .LVU53
 235              	.LBB7:
 236              		.loc 1 134 5 view .LVU54
 237              		.loc 1 134 5 view .LVU55
 238 000e 03F50433 		add	r3, r3, #135168
 239 0012 DA69     		ldr	r2, [r3, #28]
 240 0014 42F00102 		orr	r2, r2, #1
 241 0018 DA61     		str	r2, [r3, #28]
 242              		.loc 1 134 5 view .LVU56
 243 001a DB69     		ldr	r3, [r3, #28]
 244 001c 03F00103 		and	r3, r3, #1
 245 0020 0193     		str	r3, [sp, #4]
 246              		.loc 1 134 5 view .LVU57
 247 0022 019B     		ldr	r3, [sp, #4]
 248              	.LBE7:
 249              		.loc 1 134 5 view .LVU58
 135:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
ARM GAS  /tmp/cchydLPt.s 			page 8


 136:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 250              		.loc 1 136 5 view .LVU59
 251 0024 0022     		movs	r2, #0
 252 0026 1146     		mov	r1, r2
 253 0028 1C20     		movs	r0, #28
 254              	.LVL9:
 255              		.loc 1 136 5 is_stmt 0 view .LVU60
 256 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 257              	.LVL10:
 137:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 258              		.loc 1 137 5 is_stmt 1 view .LVU61
 259 002e 1C20     		movs	r0, #28
 260 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 261              	.LVL11:
 138:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 139:Core/Src/stm32f1xx_hal_msp.c **** 
 140:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 141:Core/Src/stm32f1xx_hal_msp.c **** 
 142:Core/Src/stm32f1xx_hal_msp.c ****   }
 143:Core/Src/stm32f1xx_hal_msp.c **** 
 144:Core/Src/stm32f1xx_hal_msp.c **** }
 262              		.loc 1 144 1 is_stmt 0 view .LVU62
 263 0034 03B0     		add	sp, sp, #12
 264              	.LCFI8:
 265              		.cfi_def_cfa_offset 4
 266              		@ sp needed
 267 0036 5DF804FB 		ldr	pc, [sp], #4
 268              		.cfi_endproc
 269              	.LFE67:
 271              		.section	.text.HAL_TIM_IC_MspInit,"ax",%progbits
 272              		.align	1
 273              		.global	HAL_TIM_IC_MspInit
 274              		.syntax unified
 275              		.thumb
 276              		.thumb_func
 277              		.fpu softvfp
 279              	HAL_TIM_IC_MspInit:
 280              	.LVL12:
 281              	.LFB68:
 145:Core/Src/stm32f1xx_hal_msp.c **** 
 146:Core/Src/stm32f1xx_hal_msp.c **** /**
 147:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_IC MSP Initialization
 148:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 149:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_ic: TIM_IC handle pointer
 150:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 151:Core/Src/stm32f1xx_hal_msp.c **** */
 152:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
 153:Core/Src/stm32f1xx_hal_msp.c **** {
 282              		.loc 1 153 1 is_stmt 1 view -0
 283              		.cfi_startproc
 284              		@ args = 0, pretend = 0, frame = 24
 285              		@ frame_needed = 0, uses_anonymous_args = 0
 286              		.loc 1 153 1 is_stmt 0 view .LVU64
 287 0000 00B5     		push	{lr}
 288              	.LCFI9:
 289              		.cfi_def_cfa_offset 4
 290              		.cfi_offset 14, -4
ARM GAS  /tmp/cchydLPt.s 			page 9


 291 0002 87B0     		sub	sp, sp, #28
 292              	.LCFI10:
 293              		.cfi_def_cfa_offset 32
 154:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 294              		.loc 1 154 3 is_stmt 1 view .LVU65
 295              		.loc 1 154 20 is_stmt 0 view .LVU66
 296 0004 0023     		movs	r3, #0
 297 0006 0293     		str	r3, [sp, #8]
 298 0008 0393     		str	r3, [sp, #12]
 299 000a 0493     		str	r3, [sp, #16]
 300 000c 0593     		str	r3, [sp, #20]
 155:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_ic->Instance==TIM3)
 301              		.loc 1 155 3 is_stmt 1 view .LVU67
 302              		.loc 1 155 13 is_stmt 0 view .LVU68
 303 000e 0268     		ldr	r2, [r0]
 304              		.loc 1 155 5 view .LVU69
 305 0010 104B     		ldr	r3, .L22
 306 0012 9A42     		cmp	r2, r3
 307 0014 02D0     		beq	.L21
 308              	.LVL13:
 309              	.L18:
 156:Core/Src/stm32f1xx_hal_msp.c ****   {
 157:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 158:Core/Src/stm32f1xx_hal_msp.c **** 
 159:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 160:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 161:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 162:Core/Src/stm32f1xx_hal_msp.c **** 
 163:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 164:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 165:Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> TIM3_CH1
 166:Core/Src/stm32f1xx_hal_msp.c ****     */
 167:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 168:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 169:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 170:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 171:Core/Src/stm32f1xx_hal_msp.c **** 
 172:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 173:Core/Src/stm32f1xx_hal_msp.c **** 
 174:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 175:Core/Src/stm32f1xx_hal_msp.c **** 
 176:Core/Src/stm32f1xx_hal_msp.c ****   }
 177:Core/Src/stm32f1xx_hal_msp.c **** 
 178:Core/Src/stm32f1xx_hal_msp.c **** }
 310              		.loc 1 178 1 view .LVU70
 311 0016 07B0     		add	sp, sp, #28
 312              	.LCFI11:
 313              		.cfi_remember_state
 314              		.cfi_def_cfa_offset 4
 315              		@ sp needed
 316 0018 5DF804FB 		ldr	pc, [sp], #4
 317              	.LVL14:
 318              	.L21:
 319              	.LCFI12:
 320              		.cfi_restore_state
 161:Core/Src/stm32f1xx_hal_msp.c **** 
 321              		.loc 1 161 5 is_stmt 1 view .LVU71
ARM GAS  /tmp/cchydLPt.s 			page 10


 322              	.LBB8:
 161:Core/Src/stm32f1xx_hal_msp.c **** 
 323              		.loc 1 161 5 view .LVU72
 161:Core/Src/stm32f1xx_hal_msp.c **** 
 324              		.loc 1 161 5 view .LVU73
 325 001c 03F50333 		add	r3, r3, #134144
 326 0020 DA69     		ldr	r2, [r3, #28]
 327 0022 42F00202 		orr	r2, r2, #2
 328 0026 DA61     		str	r2, [r3, #28]
 161:Core/Src/stm32f1xx_hal_msp.c **** 
 329              		.loc 1 161 5 view .LVU74
 330 0028 DA69     		ldr	r2, [r3, #28]
 331 002a 02F00202 		and	r2, r2, #2
 332 002e 0092     		str	r2, [sp]
 161:Core/Src/stm32f1xx_hal_msp.c **** 
 333              		.loc 1 161 5 view .LVU75
 334 0030 009A     		ldr	r2, [sp]
 335              	.LBE8:
 161:Core/Src/stm32f1xx_hal_msp.c **** 
 336              		.loc 1 161 5 view .LVU76
 163:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 337              		.loc 1 163 5 view .LVU77
 338              	.LBB9:
 163:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 339              		.loc 1 163 5 view .LVU78
 163:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 340              		.loc 1 163 5 view .LVU79
 341 0032 9A69     		ldr	r2, [r3, #24]
 342 0034 42F00402 		orr	r2, r2, #4
 343 0038 9A61     		str	r2, [r3, #24]
 163:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 344              		.loc 1 163 5 view .LVU80
 345 003a 9B69     		ldr	r3, [r3, #24]
 346 003c 03F00403 		and	r3, r3, #4
 347 0040 0193     		str	r3, [sp, #4]
 163:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 348              		.loc 1 163 5 view .LVU81
 349 0042 019B     		ldr	r3, [sp, #4]
 350              	.LBE9:
 163:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 351              		.loc 1 163 5 view .LVU82
 167:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 352              		.loc 1 167 5 view .LVU83
 167:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 353              		.loc 1 167 25 is_stmt 0 view .LVU84
 354 0044 4023     		movs	r3, #64
 355 0046 0293     		str	r3, [sp, #8]
 168:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 356              		.loc 1 168 5 is_stmt 1 view .LVU85
 169:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 357              		.loc 1 169 5 view .LVU86
 170:Core/Src/stm32f1xx_hal_msp.c **** 
 358              		.loc 1 170 5 view .LVU87
 359 0048 02A9     		add	r1, sp, #8
 360 004a 0348     		ldr	r0, .L22+4
 361              	.LVL15:
 170:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/cchydLPt.s 			page 11


 362              		.loc 1 170 5 is_stmt 0 view .LVU88
 363 004c FFF7FEFF 		bl	HAL_GPIO_Init
 364              	.LVL16:
 365              		.loc 1 178 1 view .LVU89
 366 0050 E1E7     		b	.L18
 367              	.L23:
 368 0052 00BF     		.align	2
 369              	.L22:
 370 0054 00040040 		.word	1073742848
 371 0058 00080140 		.word	1073809408
 372              		.cfi_endproc
 373              	.LFE68:
 375              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 376              		.align	1
 377              		.global	HAL_TIM_Encoder_MspDeInit
 378              		.syntax unified
 379              		.thumb
 380              		.thumb_func
 381              		.fpu softvfp
 383              	HAL_TIM_Encoder_MspDeInit:
 384              	.LVL17:
 385              	.LFB69:
 179:Core/Src/stm32f1xx_hal_msp.c **** 
 180:Core/Src/stm32f1xx_hal_msp.c **** /**
 181:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Encoder MSP De-Initialization
 182:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 183:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_encoder: TIM_Encoder handle pointer
 184:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 185:Core/Src/stm32f1xx_hal_msp.c **** */
 186:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* htim_encoder)
 187:Core/Src/stm32f1xx_hal_msp.c **** {
 386              		.loc 1 187 1 is_stmt 1 view -0
 387              		.cfi_startproc
 388              		@ args = 0, pretend = 0, frame = 0
 389              		@ frame_needed = 0, uses_anonymous_args = 0
 390              		.loc 1 187 1 is_stmt 0 view .LVU91
 391 0000 08B5     		push	{r3, lr}
 392              	.LCFI13:
 393              		.cfi_def_cfa_offset 8
 394              		.cfi_offset 3, -8
 395              		.cfi_offset 14, -4
 188:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_encoder->Instance==TIM1)
 396              		.loc 1 188 3 is_stmt 1 view .LVU92
 397              		.loc 1 188 18 is_stmt 0 view .LVU93
 398 0002 0268     		ldr	r2, [r0]
 399              		.loc 1 188 5 view .LVU94
 400 0004 074B     		ldr	r3, .L28
 401 0006 9A42     		cmp	r2, r3
 402 0008 00D0     		beq	.L27
 403              	.LVL18:
 404              	.L24:
 189:Core/Src/stm32f1xx_hal_msp.c ****   {
 190:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 191:Core/Src/stm32f1xx_hal_msp.c **** 
 192:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 193:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 194:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
ARM GAS  /tmp/cchydLPt.s 			page 12


 195:Core/Src/stm32f1xx_hal_msp.c **** 
 196:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 197:Core/Src/stm32f1xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 198:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> TIM1_CH2
 199:Core/Src/stm32f1xx_hal_msp.c ****     */
 200:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8|GPIO_PIN_9);
 201:Core/Src/stm32f1xx_hal_msp.c **** 
 202:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 203:Core/Src/stm32f1xx_hal_msp.c **** 
 204:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 205:Core/Src/stm32f1xx_hal_msp.c ****   }
 206:Core/Src/stm32f1xx_hal_msp.c **** 
 207:Core/Src/stm32f1xx_hal_msp.c **** }
 405              		.loc 1 207 1 view .LVU95
 406 000a 08BD     		pop	{r3, pc}
 407              	.LVL19:
 408              	.L27:
 194:Core/Src/stm32f1xx_hal_msp.c **** 
 409              		.loc 1 194 5 is_stmt 1 view .LVU96
 410 000c 064A     		ldr	r2, .L28+4
 411 000e 9369     		ldr	r3, [r2, #24]
 412 0010 23F40063 		bic	r3, r3, #2048
 413 0014 9361     		str	r3, [r2, #24]
 200:Core/Src/stm32f1xx_hal_msp.c **** 
 414              		.loc 1 200 5 view .LVU97
 415 0016 4FF44071 		mov	r1, #768
 416 001a 0448     		ldr	r0, .L28+8
 417              	.LVL20:
 200:Core/Src/stm32f1xx_hal_msp.c **** 
 418              		.loc 1 200 5 is_stmt 0 view .LVU98
 419 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 420              	.LVL21:
 421              		.loc 1 207 1 view .LVU99
 422 0020 F3E7     		b	.L24
 423              	.L29:
 424 0022 00BF     		.align	2
 425              	.L28:
 426 0024 002C0140 		.word	1073818624
 427 0028 00100240 		.word	1073876992
 428 002c 00080140 		.word	1073809408
 429              		.cfi_endproc
 430              	.LFE69:
 432              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 433              		.align	1
 434              		.global	HAL_TIM_Base_MspDeInit
 435              		.syntax unified
 436              		.thumb
 437              		.thumb_func
 438              		.fpu softvfp
 440              	HAL_TIM_Base_MspDeInit:
 441              	.LVL22:
 442              	.LFB70:
 208:Core/Src/stm32f1xx_hal_msp.c **** 
 209:Core/Src/stm32f1xx_hal_msp.c **** /**
 210:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 211:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 212:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
ARM GAS  /tmp/cchydLPt.s 			page 13


 213:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 214:Core/Src/stm32f1xx_hal_msp.c **** */
 215:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 216:Core/Src/stm32f1xx_hal_msp.c **** {
 443              		.loc 1 216 1 is_stmt 1 view -0
 444              		.cfi_startproc
 445              		@ args = 0, pretend = 0, frame = 0
 446              		@ frame_needed = 0, uses_anonymous_args = 0
 447              		.loc 1 216 1 is_stmt 0 view .LVU101
 448 0000 08B5     		push	{r3, lr}
 449              	.LCFI14:
 450              		.cfi_def_cfa_offset 8
 451              		.cfi_offset 3, -8
 452              		.cfi_offset 14, -4
 217:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 453              		.loc 1 217 3 is_stmt 1 view .LVU102
 454              		.loc 1 217 15 is_stmt 0 view .LVU103
 455 0002 0368     		ldr	r3, [r0]
 456              		.loc 1 217 5 view .LVU104
 457 0004 B3F1804F 		cmp	r3, #1073741824
 458 0008 00D0     		beq	.L33
 459              	.LVL23:
 460              	.L30:
 218:Core/Src/stm32f1xx_hal_msp.c ****   {
 219:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 220:Core/Src/stm32f1xx_hal_msp.c **** 
 221:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 222:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 223:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 224:Core/Src/stm32f1xx_hal_msp.c **** 
 225:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 226:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 227:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 228:Core/Src/stm32f1xx_hal_msp.c **** 
 229:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 230:Core/Src/stm32f1xx_hal_msp.c ****   }
 231:Core/Src/stm32f1xx_hal_msp.c **** 
 232:Core/Src/stm32f1xx_hal_msp.c **** }
 461              		.loc 1 232 1 view .LVU105
 462 000a 08BD     		pop	{r3, pc}
 463              	.LVL24:
 464              	.L33:
 223:Core/Src/stm32f1xx_hal_msp.c **** 
 465              		.loc 1 223 5 is_stmt 1 view .LVU106
 466 000c 044A     		ldr	r2, .L34
 467 000e D369     		ldr	r3, [r2, #28]
 468 0010 23F00103 		bic	r3, r3, #1
 469 0014 D361     		str	r3, [r2, #28]
 226:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 470              		.loc 1 226 5 view .LVU107
 471 0016 1C20     		movs	r0, #28
 472              	.LVL25:
 226:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 473              		.loc 1 226 5 is_stmt 0 view .LVU108
 474 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 475              	.LVL26:
 476              		.loc 1 232 1 view .LVU109
ARM GAS  /tmp/cchydLPt.s 			page 14


 477 001c F5E7     		b	.L30
 478              	.L35:
 479 001e 00BF     		.align	2
 480              	.L34:
 481 0020 00100240 		.word	1073876992
 482              		.cfi_endproc
 483              	.LFE70:
 485              		.section	.text.HAL_TIM_IC_MspDeInit,"ax",%progbits
 486              		.align	1
 487              		.global	HAL_TIM_IC_MspDeInit
 488              		.syntax unified
 489              		.thumb
 490              		.thumb_func
 491              		.fpu softvfp
 493              	HAL_TIM_IC_MspDeInit:
 494              	.LVL27:
 495              	.LFB71:
 233:Core/Src/stm32f1xx_hal_msp.c **** 
 234:Core/Src/stm32f1xx_hal_msp.c **** /**
 235:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_IC MSP De-Initialization
 236:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 237:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_ic: TIM_IC handle pointer
 238:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 239:Core/Src/stm32f1xx_hal_msp.c **** */
 240:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef* htim_ic)
 241:Core/Src/stm32f1xx_hal_msp.c **** {
 496              		.loc 1 241 1 is_stmt 1 view -0
 497              		.cfi_startproc
 498              		@ args = 0, pretend = 0, frame = 0
 499              		@ frame_needed = 0, uses_anonymous_args = 0
 500              		.loc 1 241 1 is_stmt 0 view .LVU111
 501 0000 08B5     		push	{r3, lr}
 502              	.LCFI15:
 503              		.cfi_def_cfa_offset 8
 504              		.cfi_offset 3, -8
 505              		.cfi_offset 14, -4
 242:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_ic->Instance==TIM3)
 506              		.loc 1 242 3 is_stmt 1 view .LVU112
 507              		.loc 1 242 13 is_stmt 0 view .LVU113
 508 0002 0268     		ldr	r2, [r0]
 509              		.loc 1 242 5 view .LVU114
 510 0004 064B     		ldr	r3, .L40
 511 0006 9A42     		cmp	r2, r3
 512 0008 00D0     		beq	.L39
 513              	.LVL28:
 514              	.L36:
 243:Core/Src/stm32f1xx_hal_msp.c ****   {
 244:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 245:Core/Src/stm32f1xx_hal_msp.c **** 
 246:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 247:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 248:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 249:Core/Src/stm32f1xx_hal_msp.c **** 
 250:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 251:Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> TIM3_CH1
 252:Core/Src/stm32f1xx_hal_msp.c ****     */
 253:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6);
ARM GAS  /tmp/cchydLPt.s 			page 15


 254:Core/Src/stm32f1xx_hal_msp.c **** 
 255:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 256:Core/Src/stm32f1xx_hal_msp.c **** 
 257:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 258:Core/Src/stm32f1xx_hal_msp.c ****   }
 259:Core/Src/stm32f1xx_hal_msp.c **** 
 260:Core/Src/stm32f1xx_hal_msp.c **** }
 515              		.loc 1 260 1 view .LVU115
 516 000a 08BD     		pop	{r3, pc}
 517              	.LVL29:
 518              	.L39:
 248:Core/Src/stm32f1xx_hal_msp.c **** 
 519              		.loc 1 248 5 is_stmt 1 view .LVU116
 520 000c 054A     		ldr	r2, .L40+4
 521 000e D369     		ldr	r3, [r2, #28]
 522 0010 23F00203 		bic	r3, r3, #2
 523 0014 D361     		str	r3, [r2, #28]
 253:Core/Src/stm32f1xx_hal_msp.c **** 
 524              		.loc 1 253 5 view .LVU117
 525 0016 4021     		movs	r1, #64
 526 0018 0348     		ldr	r0, .L40+8
 527              	.LVL30:
 253:Core/Src/stm32f1xx_hal_msp.c **** 
 528              		.loc 1 253 5 is_stmt 0 view .LVU118
 529 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 530              	.LVL31:
 531              		.loc 1 260 1 view .LVU119
 532 001e F4E7     		b	.L36
 533              	.L41:
 534              		.align	2
 535              	.L40:
 536 0020 00040040 		.word	1073742848
 537 0024 00100240 		.word	1073876992
 538 0028 00080140 		.word	1073809408
 539              		.cfi_endproc
 540              	.LFE71:
 542              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 543              		.align	1
 544              		.global	HAL_UART_MspInit
 545              		.syntax unified
 546              		.thumb
 547              		.thumb_func
 548              		.fpu softvfp
 550              	HAL_UART_MspInit:
 551              	.LVL32:
 552              	.LFB72:
 261:Core/Src/stm32f1xx_hal_msp.c **** 
 262:Core/Src/stm32f1xx_hal_msp.c **** /**
 263:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 264:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 265:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 266:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 267:Core/Src/stm32f1xx_hal_msp.c **** */
 268:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 269:Core/Src/stm32f1xx_hal_msp.c **** {
 553              		.loc 1 269 1 is_stmt 1 view -0
 554              		.cfi_startproc
ARM GAS  /tmp/cchydLPt.s 			page 16


 555              		@ args = 0, pretend = 0, frame = 24
 556              		@ frame_needed = 0, uses_anonymous_args = 0
 557              		.loc 1 269 1 is_stmt 0 view .LVU121
 558 0000 10B5     		push	{r4, lr}
 559              	.LCFI16:
 560              		.cfi_def_cfa_offset 8
 561              		.cfi_offset 4, -8
 562              		.cfi_offset 14, -4
 563 0002 86B0     		sub	sp, sp, #24
 564              	.LCFI17:
 565              		.cfi_def_cfa_offset 32
 270:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 566              		.loc 1 270 3 is_stmt 1 view .LVU122
 567              		.loc 1 270 20 is_stmt 0 view .LVU123
 568 0004 0023     		movs	r3, #0
 569 0006 0293     		str	r3, [sp, #8]
 570 0008 0393     		str	r3, [sp, #12]
 571 000a 0493     		str	r3, [sp, #16]
 572 000c 0593     		str	r3, [sp, #20]
 271:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 573              		.loc 1 271 3 is_stmt 1 view .LVU124
 574              		.loc 1 271 11 is_stmt 0 view .LVU125
 575 000e 0268     		ldr	r2, [r0]
 576              		.loc 1 271 5 view .LVU126
 577 0010 1A4B     		ldr	r3, .L46
 578 0012 9A42     		cmp	r2, r3
 579 0014 01D0     		beq	.L45
 580              	.LVL33:
 581              	.L42:
 272:Core/Src/stm32f1xx_hal_msp.c ****   {
 273:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 274:Core/Src/stm32f1xx_hal_msp.c **** 
 275:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 276:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 277:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 278:Core/Src/stm32f1xx_hal_msp.c **** 
 279:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 280:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 281:Core/Src/stm32f1xx_hal_msp.c ****     PB6     ------> USART1_TX
 282:Core/Src/stm32f1xx_hal_msp.c ****     PB7     ------> USART1_RX
 283:Core/Src/stm32f1xx_hal_msp.c ****     */
 284:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 285:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 286:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 287:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 288:Core/Src/stm32f1xx_hal_msp.c **** 
 289:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7;
 290:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 291:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 292:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 293:Core/Src/stm32f1xx_hal_msp.c **** 
 294:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_AFIO_REMAP_USART1_ENABLE();
 295:Core/Src/stm32f1xx_hal_msp.c **** 
 296:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 297:Core/Src/stm32f1xx_hal_msp.c **** 
 298:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 299:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/cchydLPt.s 			page 17


 300:Core/Src/stm32f1xx_hal_msp.c ****   }
 301:Core/Src/stm32f1xx_hal_msp.c **** 
 302:Core/Src/stm32f1xx_hal_msp.c **** }
 582              		.loc 1 302 1 view .LVU127
 583 0016 06B0     		add	sp, sp, #24
 584              	.LCFI18:
 585              		.cfi_remember_state
 586              		.cfi_def_cfa_offset 8
 587              		@ sp needed
 588 0018 10BD     		pop	{r4, pc}
 589              	.LVL34:
 590              	.L45:
 591              	.LCFI19:
 592              		.cfi_restore_state
 277:Core/Src/stm32f1xx_hal_msp.c **** 
 593              		.loc 1 277 5 is_stmt 1 view .LVU128
 594              	.LBB10:
 277:Core/Src/stm32f1xx_hal_msp.c **** 
 595              		.loc 1 277 5 view .LVU129
 277:Core/Src/stm32f1xx_hal_msp.c **** 
 596              		.loc 1 277 5 view .LVU130
 597 001a 03F55843 		add	r3, r3, #55296
 598 001e 9A69     		ldr	r2, [r3, #24]
 599 0020 42F48042 		orr	r2, r2, #16384
 600 0024 9A61     		str	r2, [r3, #24]
 277:Core/Src/stm32f1xx_hal_msp.c **** 
 601              		.loc 1 277 5 view .LVU131
 602 0026 9A69     		ldr	r2, [r3, #24]
 603 0028 02F48042 		and	r2, r2, #16384
 604 002c 0092     		str	r2, [sp]
 277:Core/Src/stm32f1xx_hal_msp.c **** 
 605              		.loc 1 277 5 view .LVU132
 606 002e 009A     		ldr	r2, [sp]
 607              	.LBE10:
 277:Core/Src/stm32f1xx_hal_msp.c **** 
 608              		.loc 1 277 5 view .LVU133
 279:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 609              		.loc 1 279 5 view .LVU134
 610              	.LBB11:
 279:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 611              		.loc 1 279 5 view .LVU135
 279:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 612              		.loc 1 279 5 view .LVU136
 613 0030 9A69     		ldr	r2, [r3, #24]
 614 0032 42F00802 		orr	r2, r2, #8
 615 0036 9A61     		str	r2, [r3, #24]
 279:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 616              		.loc 1 279 5 view .LVU137
 617 0038 9B69     		ldr	r3, [r3, #24]
 618 003a 03F00803 		and	r3, r3, #8
 619 003e 0193     		str	r3, [sp, #4]
 279:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 620              		.loc 1 279 5 view .LVU138
 621 0040 019B     		ldr	r3, [sp, #4]
 622              	.LBE11:
 279:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 623              		.loc 1 279 5 view .LVU139
ARM GAS  /tmp/cchydLPt.s 			page 18


 284:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 624              		.loc 1 284 5 view .LVU140
 284:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 625              		.loc 1 284 25 is_stmt 0 view .LVU141
 626 0042 4023     		movs	r3, #64
 627 0044 0293     		str	r3, [sp, #8]
 285:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 628              		.loc 1 285 5 is_stmt 1 view .LVU142
 285:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 629              		.loc 1 285 26 is_stmt 0 view .LVU143
 630 0046 0223     		movs	r3, #2
 631 0048 0393     		str	r3, [sp, #12]
 286:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 632              		.loc 1 286 5 is_stmt 1 view .LVU144
 286:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 633              		.loc 1 286 27 is_stmt 0 view .LVU145
 634 004a 0323     		movs	r3, #3
 635 004c 0593     		str	r3, [sp, #20]
 287:Core/Src/stm32f1xx_hal_msp.c **** 
 636              		.loc 1 287 5 is_stmt 1 view .LVU146
 637 004e 0C4C     		ldr	r4, .L46+4
 638 0050 02A9     		add	r1, sp, #8
 639 0052 2046     		mov	r0, r4
 640              	.LVL35:
 287:Core/Src/stm32f1xx_hal_msp.c **** 
 641              		.loc 1 287 5 is_stmt 0 view .LVU147
 642 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 643              	.LVL36:
 289:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 644              		.loc 1 289 5 is_stmt 1 view .LVU148
 289:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 645              		.loc 1 289 25 is_stmt 0 view .LVU149
 646 0058 8023     		movs	r3, #128
 647 005a 0293     		str	r3, [sp, #8]
 290:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 648              		.loc 1 290 5 is_stmt 1 view .LVU150
 290:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 649              		.loc 1 290 26 is_stmt 0 view .LVU151
 650 005c 0023     		movs	r3, #0
 651 005e 0393     		str	r3, [sp, #12]
 291:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 652              		.loc 1 291 5 is_stmt 1 view .LVU152
 291:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 653              		.loc 1 291 26 is_stmt 0 view .LVU153
 654 0060 0493     		str	r3, [sp, #16]
 292:Core/Src/stm32f1xx_hal_msp.c **** 
 655              		.loc 1 292 5 is_stmt 1 view .LVU154
 656 0062 02A9     		add	r1, sp, #8
 657 0064 2046     		mov	r0, r4
 658 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 659              	.LVL37:
 294:Core/Src/stm32f1xx_hal_msp.c **** 
 660              		.loc 1 294 5 view .LVU155
 661              	.LBB12:
 294:Core/Src/stm32f1xx_hal_msp.c **** 
 662              		.loc 1 294 5 view .LVU156
 663 006a 064A     		ldr	r2, .L46+8
ARM GAS  /tmp/cchydLPt.s 			page 19


 664 006c 5368     		ldr	r3, [r2, #4]
 665              	.LVL38:
 294:Core/Src/stm32f1xx_hal_msp.c **** 
 666              		.loc 1 294 5 view .LVU157
 294:Core/Src/stm32f1xx_hal_msp.c **** 
 667              		.loc 1 294 5 view .LVU158
 668 006e 43F0E063 		orr	r3, r3, #117440512
 669              	.LVL39:
 294:Core/Src/stm32f1xx_hal_msp.c **** 
 670              		.loc 1 294 5 is_stmt 0 view .LVU159
 671 0072 43F00403 		orr	r3, r3, #4
 672              	.LVL40:
 294:Core/Src/stm32f1xx_hal_msp.c **** 
 673              		.loc 1 294 5 is_stmt 1 view .LVU160
 674 0076 5360     		str	r3, [r2, #4]
 675              	.LBE12:
 294:Core/Src/stm32f1xx_hal_msp.c **** 
 676              		.loc 1 294 5 view .LVU161
 677              		.loc 1 302 1 is_stmt 0 view .LVU162
 678 0078 CDE7     		b	.L42
 679              	.L47:
 680 007a 00BF     		.align	2
 681              	.L46:
 682 007c 00380140 		.word	1073821696
 683 0080 000C0140 		.word	1073810432
 684 0084 00000140 		.word	1073807360
 685              		.cfi_endproc
 686              	.LFE72:
 688              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 689              		.align	1
 690              		.global	HAL_UART_MspDeInit
 691              		.syntax unified
 692              		.thumb
 693              		.thumb_func
 694              		.fpu softvfp
 696              	HAL_UART_MspDeInit:
 697              	.LVL41:
 698              	.LFB73:
 303:Core/Src/stm32f1xx_hal_msp.c **** 
 304:Core/Src/stm32f1xx_hal_msp.c **** /**
 305:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 306:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 307:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 308:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 309:Core/Src/stm32f1xx_hal_msp.c **** */
 310:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 311:Core/Src/stm32f1xx_hal_msp.c **** {
 699              		.loc 1 311 1 is_stmt 1 view -0
 700              		.cfi_startproc
 701              		@ args = 0, pretend = 0, frame = 0
 702              		@ frame_needed = 0, uses_anonymous_args = 0
 703              		.loc 1 311 1 is_stmt 0 view .LVU164
 704 0000 08B5     		push	{r3, lr}
 705              	.LCFI20:
 706              		.cfi_def_cfa_offset 8
 707              		.cfi_offset 3, -8
 708              		.cfi_offset 14, -4
ARM GAS  /tmp/cchydLPt.s 			page 20


 312:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 709              		.loc 1 312 3 is_stmt 1 view .LVU165
 710              		.loc 1 312 11 is_stmt 0 view .LVU166
 711 0002 0268     		ldr	r2, [r0]
 712              		.loc 1 312 5 view .LVU167
 713 0004 064B     		ldr	r3, .L52
 714 0006 9A42     		cmp	r2, r3
 715 0008 00D0     		beq	.L51
 716              	.LVL42:
 717              	.L48:
 313:Core/Src/stm32f1xx_hal_msp.c ****   {
 314:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 315:Core/Src/stm32f1xx_hal_msp.c **** 
 316:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 317:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 318:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 319:Core/Src/stm32f1xx_hal_msp.c **** 
 320:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 321:Core/Src/stm32f1xx_hal_msp.c ****     PB6     ------> USART1_TX
 322:Core/Src/stm32f1xx_hal_msp.c ****     PB7     ------> USART1_RX
 323:Core/Src/stm32f1xx_hal_msp.c ****     */
 324:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6|GPIO_PIN_7);
 325:Core/Src/stm32f1xx_hal_msp.c **** 
 326:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 327:Core/Src/stm32f1xx_hal_msp.c **** 
 328:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 329:Core/Src/stm32f1xx_hal_msp.c ****   }
 330:Core/Src/stm32f1xx_hal_msp.c **** 
 331:Core/Src/stm32f1xx_hal_msp.c **** }
 718              		.loc 1 331 1 view .LVU168
 719 000a 08BD     		pop	{r3, pc}
 720              	.LVL43:
 721              	.L51:
 318:Core/Src/stm32f1xx_hal_msp.c **** 
 722              		.loc 1 318 5 is_stmt 1 view .LVU169
 723 000c 054A     		ldr	r2, .L52+4
 724 000e 9369     		ldr	r3, [r2, #24]
 725 0010 23F48043 		bic	r3, r3, #16384
 726 0014 9361     		str	r3, [r2, #24]
 324:Core/Src/stm32f1xx_hal_msp.c **** 
 727              		.loc 1 324 5 view .LVU170
 728 0016 C021     		movs	r1, #192
 729 0018 0348     		ldr	r0, .L52+8
 730              	.LVL44:
 324:Core/Src/stm32f1xx_hal_msp.c **** 
 731              		.loc 1 324 5 is_stmt 0 view .LVU171
 732 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 733              	.LVL45:
 734              		.loc 1 331 1 view .LVU172
 735 001e F4E7     		b	.L48
 736              	.L53:
 737              		.align	2
 738              	.L52:
 739 0020 00380140 		.word	1073821696
 740 0024 00100240 		.word	1073876992
 741 0028 000C0140 		.word	1073810432
 742              		.cfi_endproc
ARM GAS  /tmp/cchydLPt.s 			page 21


 743              	.LFE73:
 745              		.text
 746              	.Letext0:
 747              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 748              		.file 3 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 749              		.file 4 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 750              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 751              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 752              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 753              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 754              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /tmp/cchydLPt.s 			page 22


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
     /tmp/cchydLPt.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cchydLPt.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cchydLPt.s:91     .text.HAL_MspInit:000000000000003c $d
     /tmp/cchydLPt.s:97     .text.HAL_TIM_Encoder_MspInit:0000000000000000 $t
     /tmp/cchydLPt.s:104    .text.HAL_TIM_Encoder_MspInit:0000000000000000 HAL_TIM_Encoder_MspInit
     /tmp/cchydLPt.s:198    .text.HAL_TIM_Encoder_MspInit:0000000000000058 $d
     /tmp/cchydLPt.s:204    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/cchydLPt.s:211    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/cchydLPt.s:272    .text.HAL_TIM_IC_MspInit:0000000000000000 $t
     /tmp/cchydLPt.s:279    .text.HAL_TIM_IC_MspInit:0000000000000000 HAL_TIM_IC_MspInit
     /tmp/cchydLPt.s:370    .text.HAL_TIM_IC_MspInit:0000000000000054 $d
     /tmp/cchydLPt.s:376    .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 $t
     /tmp/cchydLPt.s:383    .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 HAL_TIM_Encoder_MspDeInit
     /tmp/cchydLPt.s:426    .text.HAL_TIM_Encoder_MspDeInit:0000000000000024 $d
     /tmp/cchydLPt.s:433    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/cchydLPt.s:440    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/cchydLPt.s:481    .text.HAL_TIM_Base_MspDeInit:0000000000000020 $d
     /tmp/cchydLPt.s:486    .text.HAL_TIM_IC_MspDeInit:0000000000000000 $t
     /tmp/cchydLPt.s:493    .text.HAL_TIM_IC_MspDeInit:0000000000000000 HAL_TIM_IC_MspDeInit
     /tmp/cchydLPt.s:536    .text.HAL_TIM_IC_MspDeInit:0000000000000020 $d
     /tmp/cchydLPt.s:543    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/cchydLPt.s:550    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/cchydLPt.s:682    .text.HAL_UART_MspInit:000000000000007c $d
     /tmp/cchydLPt.s:689    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/cchydLPt.s:696    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/cchydLPt.s:739    .text.HAL_UART_MspDeInit:0000000000000020 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
