   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gpio.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.NVIC_EnableIRQ,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv4-sp-d16
  24              	NVIC_EnableIRQ:
  25              	.LFB108:
  26              		.file 1 "C:\\Users\\HP\\source\\repos\\TP3-LABmicros\\projectsTP3\\FSKprueba\\CMSIS/core_cm4.h"
   1:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**************************************************************************//**
   2:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  * @file     core_cm4.h
   3:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  * @version  V4.30
   5:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  * @date     20. October 2015
   6:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  ******************************************************************************/
   7:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
   9:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    All rights reserved.
  10:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  11:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  12:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    - Redistributions of source code must retain the above copyright
  13:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  14:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  15:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  16:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****      documentation and/or other materials provided with the distribution.
  17:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****      to endorse or promote products derived from this software without
  19:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****      specific prior written permission.
  20:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    *
  21:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    ---------------------------------------------------------------------------*/
  33:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
  34:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
  35:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #if   defined ( __ICCARM__ )
  36:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  39:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #endif
  40:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
  41:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  42:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  43:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
  44:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #include <stdint.h>
  45:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
  46:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #ifdef __cplusplus
  47:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  extern "C" {
  48:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #endif
  49:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
  50:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
  51:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
  54:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  56:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
  57:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****      Unions are used for effective representation of core registers.
  59:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
  60:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  62:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
  63:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
  64:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
  65:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /*******************************************************************************
  66:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  *                 CMSIS definitions
  67:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  ******************************************************************************/
  68:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
  69:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \ingroup Cortex_M4
  70:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   @{
  71:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
  72:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
  73:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /*  CMSIS CM4 definitions */
  74:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  77:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
  79:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define __CORTEX_M                (0x04U)                                      /*!< Cortex-M Core *
  80:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
  81:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
  82:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #if   defined ( __CC_ARM )
  83:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define __STATIC_INLINE  static __inline
  86:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
  87:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define __STATIC_INLINE  static __inline
  91:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
  92:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #elif defined ( __GNUC__ )
  93:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define __STATIC_INLINE  static inline
  96:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
  97:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #elif defined ( __ICCARM__ )
  98:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define __STATIC_INLINE  static inline
 101:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 102:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #elif defined ( __TMS470__ )
 103:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define __STATIC_INLINE  static inline
 105:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 106:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #elif defined ( __TASKING__ )
 107:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define __STATIC_INLINE  static inline
 110:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 111:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #elif defined ( __CSMC__ )
 112:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define __packed
 113:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define __STATIC_INLINE  static inline
 116:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 117:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #else
 118:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #error Unknown compiler
 119:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #endif
 120:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 121:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 123:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** */
 124:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #if defined ( __CC_ARM )
 125:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #if defined __TARGET_FPU_VFP
 126:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 127:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****       #define __FPU_USED       1U
 128:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #else
 129:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****       #define __FPU_USED       0U
 131:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #endif
 132:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #else
 133:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #define __FPU_USED         0U
 134:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #endif
 135:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 136:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 137:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #if defined __ARM_PCS_VFP
 138:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 139:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****       #define __FPU_USED       1U
 140:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #else
 141:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 142:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****       #define __FPU_USED       0U
 143:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #endif
 144:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #else
 145:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #define __FPU_USED         0U
 146:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #endif
 147:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 148:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #elif defined ( __GNUC__ )
 149:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 150:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 151:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****       #define __FPU_USED       1U
 152:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #else
 153:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****       #define __FPU_USED       0U
 155:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #endif
 156:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #else
 157:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #define __FPU_USED         0U
 158:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #endif
 159:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 160:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #elif defined ( __ICCARM__ )
 161:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #if defined __ARMVFP__
 162:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 163:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****       #define __FPU_USED       1U
 164:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #else
 165:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 166:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****       #define __FPU_USED       0U
 167:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #endif
 168:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #else
 169:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #define __FPU_USED         0U
 170:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #endif
 171:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 172:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #elif defined ( __TMS470__ )
 173:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 174:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 175:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****       #define __FPU_USED       1U
 176:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #else
 177:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 178:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****       #define __FPU_USED       0U
 179:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #endif
 180:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #else
 181:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #define __FPU_USED         0U
 182:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #endif
 183:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 184:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #elif defined ( __TASKING__ )
 185:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #if defined __FPU_VFP__
 186:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 187:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****       #define __FPU_USED       1U
 188:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #else
 189:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 190:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****       #define __FPU_USED       0U
 191:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #endif
 192:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #else
 193:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #define __FPU_USED         0U
 194:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #endif
 195:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 196:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #elif defined ( __CSMC__ )
 197:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 198:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 199:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****       #define __FPU_USED       1U
 200:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #else
 201:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 202:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****       #define __FPU_USED       0U
 203:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #endif
 204:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #else
 205:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #define __FPU_USED         0U
 206:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #endif
 207:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 208:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #endif
 209:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 210:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 211:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 212:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
 213:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 214:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #ifdef __cplusplus
 215:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** }
 216:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #endif
 217:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 218:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 219:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 220:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #ifndef __CMSIS_GENERIC
 221:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 222:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 223:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 224:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 225:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #ifdef __cplusplus
 226:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  extern "C" {
 227:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #endif
 228:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 229:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* check device defines and use defaults */
 230:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 231:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #ifndef __CM4_REV
 232:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #define __CM4_REV               0x0000U
 233:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 234:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #endif
 235:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 236:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #ifndef __FPU_PRESENT
 237:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #define __FPU_PRESENT             0U
 238:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 239:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #endif
 240:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 241:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #ifndef __MPU_PRESENT
 242:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #define __MPU_PRESENT             0U
 243:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 244:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #endif
 245:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 246:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 247:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #define __NVIC_PRIO_BITS          4U
 248:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 249:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #endif
 250:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 251:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 252:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 253:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 254:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #endif
 255:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #endif
 256:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 257:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 258:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
 259:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 260:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 261:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 262:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     \li to specify the access to peripheral variables.
 263:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 264:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** */
 265:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #ifdef __cplusplus
 266:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 267:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #else
 268:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 269:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #endif
 270:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 271:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 272:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 273:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* following defines should be used for structure members */
 274:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 275:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 276:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 277:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 278:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /*@} end of group Cortex_M4 */
 279:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 280:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 281:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 282:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /*******************************************************************************
 283:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  *                 Register Abstraction
 284:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   Core Register contain:
 285:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   - Core Register
 286:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   - Core NVIC Register
 287:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   - Core SCB Register
 288:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   - Core SysTick Register
 289:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   - Core Debug Register
 290:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   - Core MPU Register
 291:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   - Core FPU Register
 292:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  ******************************************************************************/
 293:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
 294:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 295:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 296:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** */
 297:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 298:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
 299:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \ingroup    CMSIS_core_register
 300:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 301:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief      Core Register type definitions.
 302:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   @{
 303:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
 304:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 305:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
 306:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 307:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
 308:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** typedef union
 309:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** {
 310:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   struct
 311:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   {
 312:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 313:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 314:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 315:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 316:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 317:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 318:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 319:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 320:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 321:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 322:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** } APSR_Type;
 323:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 324:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* APSR Register Definitions */
 325:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 326:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 327:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 328:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 329:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 330:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 331:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 332:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 333:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 334:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 335:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 336:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 337:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 338:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 339:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 340:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 341:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 342:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 343:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 344:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
 345:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 346:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
 347:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** typedef union
 348:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** {
 349:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   struct
 350:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   {
 351:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 352:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 353:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 354:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 355:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** } IPSR_Type;
 356:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 357:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* IPSR Register Definitions */
 358:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 359:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 360:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 361:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 362:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
 363:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 364:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
 365:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** typedef union
 366:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** {
 367:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   struct
 368:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   {
 369:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 370:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 371:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 372:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 373:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 374:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 375:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 376:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 377:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 378:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 379:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 380:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 381:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 382:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** } xPSR_Type;
 383:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 384:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* xPSR Register Definitions */
 385:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 386:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 387:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 388:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 389:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 390:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 391:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 392:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 393:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 394:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 395:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 396:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 397:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 398:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 399:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 400:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 401:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 402:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 403:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 404:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 405:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 406:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 407:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 408:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 409:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 410:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 411:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 412:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 413:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
 414:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 415:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
 416:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** typedef union
 417:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** {
 418:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   struct
 419:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   {
 420:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 421:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 422:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 423:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 424:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 425:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 426:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** } CONTROL_Type;
 427:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 428:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* CONTROL Register Definitions */
 429:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 430:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 431:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 432:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 433:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 434:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 435:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 436:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 437:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 438:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /*@} end of group CMSIS_CORE */
 439:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 440:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 441:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
 442:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \ingroup    CMSIS_core_register
 443:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 444:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 445:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   @{
 446:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
 447:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 448:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
 449:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 450:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
 451:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** typedef struct
 452:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** {
 453:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 454:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED0[24U];
 455:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 456:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RSERVED1[24U];
 457:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 458:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED2[24U];
 459:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 460:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED3[24U];
 461:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 462:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED4[56U];
 463:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 464:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED5[644U];
 465:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 466:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** }  NVIC_Type;
 467:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 468:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 469:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 470:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 471:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 472:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 473:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 474:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 475:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
 476:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \ingroup  CMSIS_core_register
 477:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 478:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 479:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   @{
 480:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
 481:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 482:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
 483:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 484:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
 485:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** typedef struct
 486:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** {
 487:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 488:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 489:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 490:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 491:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 492:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 493:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 494:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 495:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 496:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 497:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 498:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 499:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 500:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 501:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 502:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 503:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 504:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 505:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 506:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED0[5U];
 507:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 508:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** } SCB_Type;
 509:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 510:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* SCB CPUID Register Definitions */
 511:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 512:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 513:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 514:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 515:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 516:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 517:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 518:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 519:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 520:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 521:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 522:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 523:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 524:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 525:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 526:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 527:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 528:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 529:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 530:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 531:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 532:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 533:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 534:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 535:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 536:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 537:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 538:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 539:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 540:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 541:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 542:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 543:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 544:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 545:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 546:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 547:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 548:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 549:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 550:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 551:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 552:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 553:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 554:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 555:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 556:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 557:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 558:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 559:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 560:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 561:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 562:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 563:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 564:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 565:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 566:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 567:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 568:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 569:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 570:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 571:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 572:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 573:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 574:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 575:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 576:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 577:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 578:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 579:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 580:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 581:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 582:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 583:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* SCB System Control Register Definitions */
 584:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 585:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 586:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 587:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 588:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 589:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 590:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 591:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 592:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 593:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 594:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 595:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 596:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 597:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 598:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 599:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 600:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 601:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 602:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 603:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 604:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 605:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 606:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 607:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 608:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 609:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 610:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 611:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 612:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 613:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 614:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 615:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 616:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 617:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 618:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 619:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 620:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 621:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 622:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 623:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 624:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 625:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 626:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 627:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 628:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 629:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 630:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 631:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 632:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 633:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 634:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 635:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 636:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 637:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 638:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 639:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 640:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 641:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 642:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 643:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 644:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 645:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 646:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 647:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 648:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 649:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 650:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 651:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 652:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 653:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 654:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 655:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 656:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 657:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 658:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 659:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 660:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 661:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 662:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 663:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 664:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 665:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 666:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 667:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 668:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 669:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 670:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 671:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 672:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 673:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 674:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 675:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 676:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 677:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 678:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 679:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 680:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 681:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 682:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 683:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 684:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 685:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 686:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 687:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 688:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 689:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 690:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 691:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /*@} end of group CMSIS_SCB */
 692:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 693:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 694:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
 695:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \ingroup  CMSIS_core_register
 696:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 697:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 698:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   @{
 699:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
 700:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 701:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
 702:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 703:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
 704:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** typedef struct
 705:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** {
 706:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED0[1U];
 707:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 708:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 709:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** } SCnSCB_Type;
 710:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 711:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 712:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 713:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 714:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 715:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* Auxiliary Control Register Definitions */
 716:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 717:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 718:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 719:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 720:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 721:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 722:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 723:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 724:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 725:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 726:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 727:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 728:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 729:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 730:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 731:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 732:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 733:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 734:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
 735:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \ingroup  CMSIS_core_register
 736:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 737:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 738:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   @{
 739:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
 740:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 741:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
 742:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 743:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
 744:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** typedef struct
 745:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** {
 746:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 747:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 748:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 749:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 750:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** } SysTick_Type;
 751:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 752:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 753:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 754:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 755:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 756:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 757:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 758:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 759:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 760:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 761:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 762:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 763:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 764:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 765:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* SysTick Reload Register Definitions */
 766:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 767:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 768:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 769:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* SysTick Current Register Definitions */
 770:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 771:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 772:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 773:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* SysTick Calibration Register Definitions */
 774:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 775:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 776:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 777:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 778:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 779:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 780:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 781:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 782:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 783:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 784:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 785:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 786:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
 787:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \ingroup  CMSIS_core_register
 788:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 789:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 790:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   @{
 791:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
 792:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 793:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
 794:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 795:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
 796:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** typedef struct
 797:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** {
 798:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __OM  union
 799:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   {
 800:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 801:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 802:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 803:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 804:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED0[864U];
 805:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 806:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED1[15U];
 807:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 808:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED2[15U];
 809:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 810:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED3[29U];
 811:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 812:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 813:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 814:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED4[43U];
 815:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 816:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 817:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED5[6U];
 818:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 819:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 820:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 821:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 822:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 823:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 824:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 825:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 826:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 827:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 828:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 829:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 830:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** } ITM_Type;
 831:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 832:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 833:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 834:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 835:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 836:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* ITM Trace Control Register Definitions */
 837:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 838:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 839:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 840:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 841:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 842:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 843:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 844:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 845:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 846:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 847:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 848:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 849:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 850:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 851:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 852:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 853:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 854:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 855:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 856:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 857:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 858:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 859:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 860:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 861:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 862:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 863:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 864:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* ITM Integration Write Register Definitions */
 865:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 866:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 867:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 868:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* ITM Integration Read Register Definitions */
 869:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 870:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 871:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 872:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 873:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 874:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 875:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 876:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 880:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 881:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 882:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 883:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 885:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 886:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 887:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 888:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 889:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
 890:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \ingroup  CMSIS_core_register
 891:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 892:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   @{
 894:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
 895:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 896:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
 897:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
 899:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** typedef struct
 900:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** {
 901:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED0[1U];
 913:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED1[1U];
 917:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED2[1U];
 921:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** } DWT_Type;
 925:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 926:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* DWT Control Register Definitions */
 927:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 930:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 933:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 936:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 938:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 939:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 940:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 942:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 943:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 944:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 945:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 948:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 949:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 951:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 954:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 957:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 960:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 963:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 966:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 969:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 972:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 975:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 978:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 981:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 985:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 989:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 993:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 995:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 996:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
 997:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 999:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1000:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1001:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1005:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* DWT Comparator Function Register Definitions */
1006:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1008:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1009:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1012:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1015:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1018:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1021:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1024:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1027:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1030:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1033:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1035:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1036:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
1037:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \ingroup  CMSIS_core_register
1038:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   @{
1041:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
1042:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1043:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
1044:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
1046:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** typedef struct
1047:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** {
1048:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED0[2U];
1051:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1052:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED1[55U];
1053:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1054:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED2[131U];
1055:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1056:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1057:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1058:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED3[759U];
1059:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1060:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED4[1U];
1063:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1065:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED5[39U];
1067:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED7[8U];
1070:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** } TPI_Type;
1073:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1074:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1078:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1082:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1086:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1089:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1092:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1095:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1099:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1102:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1106:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1109:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1110:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1111:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1113:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1114:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1115:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1116:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1119:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1120:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1122:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1125:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1128:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1130:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1131:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1132:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1133:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1134:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1135:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1136:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1137:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1138:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1139:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1140:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1141:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1142:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1143:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1144:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1145:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1146:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1147:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1148:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1149:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1150:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1151:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1152:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1153:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1154:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1155:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1156:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1157:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1158:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1159:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1160:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1161:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1162:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* TPI DEVID Register Definitions */
1163:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1164:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1165:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1166:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1167:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1168:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1169:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1170:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1171:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1172:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1173:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1174:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1175:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1176:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1177:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1178:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1179:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1180:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1181:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1182:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1183:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1184:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1185:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1186:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1187:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1188:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1189:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1190:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1191:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #if (__MPU_PRESENT == 1U)
1192:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
1193:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \ingroup  CMSIS_core_register
1194:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1195:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1196:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   @{
1197:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
1198:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1199:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
1200:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1201:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
1202:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** typedef struct
1203:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** {
1204:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1205:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1206:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1207:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1208:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1209:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1210:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1211:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1212:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1213:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1214:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1215:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** } MPU_Type;
1216:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1217:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* MPU Type Register Definitions */
1218:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1219:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1220:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1221:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1222:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1223:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1224:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1225:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1226:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1227:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* MPU Control Register Definitions */
1228:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1229:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1230:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1231:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1232:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1233:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1234:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1235:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1236:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1237:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* MPU Region Number Register Definitions */
1238:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1239:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1240:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1241:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* MPU Region Base Address Register Definitions */
1242:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1243:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1244:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1245:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1246:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1247:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1248:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1249:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1250:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1251:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1252:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1253:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1254:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1255:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1256:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1257:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1258:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1259:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1260:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1261:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1262:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1263:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1264:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1265:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1266:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1267:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1268:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1269:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1270:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1271:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1272:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1273:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1274:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1275:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1276:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1277:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1278:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1279:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1280:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1281:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1282:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /*@} end of group CMSIS_MPU */
1283:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #endif
1284:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1285:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1286:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #if (__FPU_PRESENT == 1U)
1287:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
1288:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \ingroup  CMSIS_core_register
1289:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1290:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1291:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   @{
1292:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
1293:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1294:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
1295:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1296:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
1297:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** typedef struct
1298:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** {
1299:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****         uint32_t RESERVED0[1U];
1300:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1301:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1302:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1303:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1304:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1305:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** } FPU_Type;
1306:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1307:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1308:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1309:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1310:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1311:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1312:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1313:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1314:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1315:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1316:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1317:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1318:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1319:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1320:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1321:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1322:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1323:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1324:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1325:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1326:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1327:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1328:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1329:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1330:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1331:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1332:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1333:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1334:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1335:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1336:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1337:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1338:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1339:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1340:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1341:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1342:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1343:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1344:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1345:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1346:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1347:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1348:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1349:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1350:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1351:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1352:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1353:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1354:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1355:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1356:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1357:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1358:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1359:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1360:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1361:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1362:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1363:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1364:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1365:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1366:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1367:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1368:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1369:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1370:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1371:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1372:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1373:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1374:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1375:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1376:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1377:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1378:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1379:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1380:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1381:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1382:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1383:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1384:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1385:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1386:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1387:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1388:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1389:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1390:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /*@} end of group CMSIS_FPU */
1391:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #endif
1392:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1393:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1394:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
1395:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \ingroup  CMSIS_core_register
1396:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1397:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1398:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   @{
1399:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
1400:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1401:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
1402:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1403:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
1404:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** typedef struct
1405:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** {
1406:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1407:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1408:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1409:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1410:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** } CoreDebug_Type;
1411:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1412:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1413:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1414:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1415:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1416:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1417:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1418:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1419:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1420:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1421:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1422:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1423:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1424:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1425:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1426:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1427:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1428:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1429:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1430:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1431:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1432:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1433:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1434:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1435:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1436:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1437:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1438:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1439:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1440:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1441:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1442:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1443:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1444:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1445:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1446:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1447:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1448:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1449:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1450:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1451:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1452:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1453:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1454:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1455:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1456:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1457:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1458:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1459:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1460:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1461:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1462:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1463:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1464:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1465:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1466:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1467:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1468:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1469:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1470:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1471:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1472:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1473:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1474:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1475:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1476:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1477:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1478:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1479:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1480:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1481:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1482:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1483:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1484:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1485:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1486:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1487:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1488:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1489:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1490:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1491:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1492:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1493:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1494:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1495:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1496:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1497:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1498:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1499:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
1500:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \ingroup    CMSIS_core_register
1501:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1502:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1503:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   @{
1504:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
1505:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1506:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
1507:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1508:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \param[in] field  Name of the register bit field.
1509:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \param[in] value  Value of the bit field.
1510:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \return           Masked and shifted value.
1511:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** */
1512:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1513:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1514:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
1515:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1516:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \param[in] field  Name of the register bit field.
1517:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \param[in] value  Value of register.
1518:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \return           Masked and shifted bit field value.
1519:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** */
1520:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1521:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1522:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1523:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1524:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1525:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
1526:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \ingroup    CMSIS_core_register
1527:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1528:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1529:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   @{
1530:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
1531:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1532:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1533:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1534:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1535:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1536:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1537:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1538:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1539:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1540:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1541:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1542:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1543:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1544:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1545:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1546:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1547:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1548:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1549:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1550:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1551:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #if (__MPU_PRESENT == 1U)
1552:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1553:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1554:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #endif
1555:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1556:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #if (__FPU_PRESENT == 1U)
1557:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1558:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1559:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** #endif
1560:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1561:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /*@} */
1562:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1563:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1564:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1565:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /*******************************************************************************
1566:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  *                Hardware Abstraction Layer
1567:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   Core Function Interface contains:
1568:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   - Core NVIC Functions
1569:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   - Core SysTick Functions
1570:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   - Core Debug Functions
1571:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   - Core Register Access Functions
1572:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  ******************************************************************************/
1573:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
1574:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1575:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** */
1576:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1577:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1578:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1579:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1580:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
1581:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1582:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1583:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1584:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   @{
1585:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
1586:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1587:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
1588:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief   Set Priority Grouping
1589:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1590:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1591:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****            Only values from 0..7 are used.
1592:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****            In case of a conflict between priority grouping and available
1593:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1594:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1595:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
1596:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1597:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** {
1598:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   uint32_t reg_value;
1599:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1600:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1601:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1602:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1603:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   reg_value  =  (reg_value                                   |
1604:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1605:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1606:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   SCB->AIRCR =  reg_value;
1607:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** }
1608:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1609:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1610:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
1611:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief   Get Priority Grouping
1612:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1613:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1614:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
1615:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1616:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** {
1617:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1618:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** }
1619:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1620:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** 
1621:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** /**
1622:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \brief   Enable External Interrupt
1623:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
1624:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1625:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****  */
1626:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1627:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** {
  27              		.loc 1 1627 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 83B0     		sub	sp, sp, #12
  36              		.cfi_def_cfa_offset 16
  37 0004 00AF     		add	r7, sp, #0
  38              		.cfi_def_cfa_register 7
  39 0006 0346     		mov	r3, r0
  40 0008 FB71     		strb	r3, [r7, #7]
1628:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
  41              		.loc 1 1628 0
  42 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  43 000c 03F01F02 		and	r2, r3, #31
  44 0010 0749     		ldr	r1, .L2
  45 0012 97F90730 		ldrsb	r3, [r7, #7]
  46 0016 5B09     		lsrs	r3, r3, #5
  47 0018 0120     		movs	r0, #1
  48 001a 00FA02F2 		lsl	r2, r0, r2
  49 001e 41F82320 		str	r2, [r1, r3, lsl #2]
1629:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\core_cm4.h **** }
  50              		.loc 1 1629 0
  51 0022 00BF     		nop
  52 0024 0C37     		adds	r7, r7, #12
  53              		.cfi_def_cfa_offset 4
  54 0026 BD46     		mov	sp, r7
  55              		.cfi_def_cfa_register 13
  56              		@ sp needed
  57 0028 5DF8047B 		ldr	r7, [sp], #4
  58              		.cfi_restore 7
  59              		.cfi_def_cfa_offset 0
  60 002c 7047     		bx	lr
  61              	.L3:
  62 002e 00BF     		.align	2
  63              	.L2:
  64 0030 00E100E0 		.word	-536813312
  65              		.cfi_endproc
  66              	.LFE108:
  68              		.global	p2irqFunctions
  69              		.section	.bss.p2irqFunctions,"aw",%nobits
  70              		.align	2
  73              	p2irqFunctions:
  74 0000 00000000 		.space	640
  74      00000000 
  74      00000000 
  74      00000000 
  74      00000000 
  75              		.section	.rodata
  76              		.align	2
  77              	.LC0:
  78 0000 3B       		.byte	59
  79 0001 3C       		.byte	60
  80 0002 3D       		.byte	61
  81 0003 3E       		.byte	62
  82 0004 3F       		.byte	63
  83 0005 000000   		.align	2
  84              	.LC1:
  85 0008 00900440 		.word	1074040832
  86 000c 00A00440 		.word	1074044928
  87 0010 00B00440 		.word	1074049024
  88 0014 00C00440 		.word	1074053120
  89 0018 00D00440 		.word	1074057216
  90              		.section	.text.gpioIRQ,"ax",%progbits
  91              		.align	1
  92              		.global	gpioIRQ
  93              		.syntax unified
  94              		.thumb
  95              		.thumb_func
  96              		.fpu fpv4-sp-d16
  98              	gpioIRQ:
  99              	.LFB123:
 100              		.file 2 "../source/gpio.c"
   1:../source/gpio.c **** /*
   2:../source/gpio.c ****  * gpio.c
   3:../source/gpio.c ****  *
   4:../source/gpio.c ****  *  Created on: 23 ago. 2019
   5:../source/gpio.c ****  *      Author: g5
   6:../source/gpio.c ****  */
   7:../source/gpio.c **** 
   8:../source/gpio.c **** #include "gpio.h"
   9:../source/gpio.c **** 
  10:../source/gpio.c **** //#include "core_cm4.h"
  11:../source/gpio.c **** 
  12:../source/gpio.c **** //Caracteristicas de los puertos
  13:../source/gpio.c **** #ifndef NUMBER_OF_PORTS
  14:../source/gpio.c **** #define NUMBER_OF_PORTS 5
  15:../source/gpio.c **** #define NUMBER_OF_PINS_PORT 32
  16:../source/gpio.c **** #endif //NUMBER_OF_PORTS
  17:../source/gpio.c **** 
  18:../source/gpio.c **** // Mux consts
  19:../source/gpio.c **** #ifndef GPIO_MUX
  20:../source/gpio.c **** #define GPIO_MUX     001
  21:../source/gpio.c **** #endif // GPIO_MUX
  22:../source/gpio.c **** 
  23:../source/gpio.c **** //Struct Types
  24:../source/gpio.c **** #ifndef GPIO_STRUCT
  25:../source/gpio.c **** #define GPIO_STRUCT 1
  26:../source/gpio.c **** #define PORT_STRUCT 2
  27:../source/gpio.c **** #endif //GPIO_STRUCT
  28:../source/gpio.c **** 
  29:../source/gpio.c **** //#define NO_IRQ_PIN -1
  30:../source/gpio.c **** 
  31:../source/gpio.c **** //Globals
  32:../source/gpio.c **** pinIrqFun_t p2irqFunctions[NUMBER_OF_PORTS][NUMBER_OF_PINS_PORT];
  33:../source/gpio.c **** //uint8_t pinsIRQenable[NUMBER_OF_PORTS][NUMBERS_OF_PINS_PORT];
  34:../source/gpio.c **** //_Bool arraysInitialize = false;
  35:../source/gpio.c **** 
  36:../source/gpio.c **** //void initializeGPIOirq(void);
  37:../source/gpio.c **** 
  38:../source/gpio.c **** _Bool isPinValid(pin_t pin);
  39:../source/gpio.c **** 
  40:../source/gpio.c **** 
  41:../source/gpio.c **** 
  42:../source/gpio.c **** void setPCRpullEnable(PORT_Type * portPointer, uint8_t numPin);
  43:../source/gpio.c **** 
  44:../source/gpio.c **** void setPCRpullUp(PORT_Type * portPointer, uint8_t numPin);
  45:../source/gpio.c **** 
  46:../source/gpio.c **** void setPCRpullDown(PORT_Type * portPointer, uint8_t numPin);
  47:../source/gpio.c **** 
  48:../source/gpio.c **** void setGPIOdataOut(GPIO_Type * gpioPortPointer, uint8_t numPin, _Bool value);
  49:../source/gpio.c **** 
  50:../source/gpio.c **** 
  51:../source/gpio.c **** 
  52:../source/gpio.c **** void setGPIOddr(GPIO_Type * p2port, uint8_t numPin, uint32_t mode);
  53:../source/gpio.c **** 
  54:../source/gpio.c **** void gpioMode (pin_t pin, uint8_t mode);
  55:../source/gpio.c **** 
  56:../source/gpio.c **** void gpioWrite (pin_t pin, _Bool value);
  57:../source/gpio.c **** 
  58:../source/gpio.c **** void gpioToggle (pin_t pin);
  59:../source/gpio.c **** 
  60:../source/gpio.c **** 
  61:../source/gpio.c **** _Bool gpioRead (pin_t pin);
  62:../source/gpio.c **** 
  63:../source/gpio.c **** void clockGating(uint8_t port, uint8_t numPin);
  64:../source/gpio.c **** 
  65:../source/gpio.c **** //void add2PinsIRQenable(uint8_t port, uint8_t numPin);
  66:../source/gpio.c **** 
  67:../source/gpio.c **** //void removeFromPinsIRQenable(uint8_t port, uint8_t numPin);
  68:../source/gpio.c **** 
  69:../source/gpio.c **** _Bool gpioIRQ (pin_t pin, uint8_t irqMode, pinIrqFun_t irqFun);
  70:../source/gpio.c **** 
  71:../source/gpio.c **** void PORTX_IRQHandler(uint8_t port);
  72:../source/gpio.c **** //Sobrescritura de Handler para la interrupcin generada por el puerto A.
  73:../source/gpio.c **** void PORTA_IRQHandler(void);
  74:../source/gpio.c **** 
  75:../source/gpio.c **** void PORTB_IRQHandler(void);
  76:../source/gpio.c **** void PORTC_IRQHandler(void);
  77:../source/gpio.c **** void PORTD_IRQHandler(void);
  78:../source/gpio.c **** void PORTE_IRQHandler(void);
  79:../source/gpio.c **** 
  80:../source/gpio.c **** 
  81:../source/gpio.c **** _Bool gpioIRQ (pin_t pin, uint8_t irqMode, pinIrqFun_t irqFun)
  82:../source/gpio.c **** {
 101              		.loc 2 82 0
 102              		.cfi_startproc
 103              		@ args = 0, pretend = 0, frame = 40
 104              		@ frame_needed = 1, uses_anonymous_args = 0
 105 0000 B0B5     		push	{r4, r5, r7, lr}
 106              		.cfi_def_cfa_offset 16
 107              		.cfi_offset 4, -16
 108              		.cfi_offset 5, -12
 109              		.cfi_offset 7, -8
 110              		.cfi_offset 14, -4
 111 0002 8AB0     		sub	sp, sp, #40
 112              		.cfi_def_cfa_offset 56
 113 0004 00AF     		add	r7, sp, #0
 114              		.cfi_def_cfa_register 7
 115 0006 0346     		mov	r3, r0
 116 0008 3A60     		str	r2, [r7]
 117 000a FB71     		strb	r3, [r7, #7]
 118 000c 0B46     		mov	r3, r1
 119 000e BB71     		strb	r3, [r7, #6]
  83:../source/gpio.c **** 	_Bool succeed = false;
 120              		.loc 2 83 0
 121 0010 0023     		movs	r3, #0
 122 0012 87F82730 		strb	r3, [r7, #39]
  84:../source/gpio.c **** 	uint8_t port;
  85:../source/gpio.c **** 	uint8_t numPin;
  86:../source/gpio.c **** 	IRQn_Type p2portsIRQ[] = PORT_IRQS;
 123              		.loc 2 86 0
 124 0016 274A     		ldr	r2, .L8
 125 0018 07F12003 		add	r3, r7, #32
 126 001c 92E80300 		ldm	r2, {r0, r1}
 127 0020 1860     		str	r0, [r3]
 128 0022 0433     		adds	r3, r3, #4
 129 0024 1970     		strb	r1, [r3]
  87:../source/gpio.c **** 	PORT_Type * portPointer[] = PORT_BASE_PTRS;
 130              		.loc 2 87 0
 131 0026 244B     		ldr	r3, .L8+4
 132 0028 07F10C04 		add	r4, r7, #12
 133 002c 1D46     		mov	r5, r3
 134 002e 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 135 0030 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 136 0032 2B68     		ldr	r3, [r5]
 137 0034 2360     		str	r3, [r4]
  88:../source/gpio.c **** 	if(isPinValid(pin))
 138              		.loc 2 88 0
 139 0036 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 140 0038 1846     		mov	r0, r3
 141 003a FFF7FEFF 		bl	isPinValid
 142 003e 0346     		mov	r3, r0
 143 0040 002B     		cmp	r3, #0
 144 0042 30D0     		beq	.L5
  89:../source/gpio.c **** 	{
  90:../source/gpio.c **** 
  91:../source/gpio.c **** 		port = PIN2PORT(pin);
 145              		.loc 2 91 0
 146 0044 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 147 0046 5B09     		lsrs	r3, r3, #5
 148 0048 87F82630 		strb	r3, [r7, #38]
  92:../source/gpio.c **** 		numPin = PIN2NUM(pin);
 149              		.loc 2 92 0
 150 004c FB79     		ldrb	r3, [r7, #7]
 151 004e 03F01F03 		and	r3, r3, #31
 152 0052 87F82530 		strb	r3, [r7, #37]
  93:../source/gpio.c **** 
  94:../source/gpio.c **** 
  95:../source/gpio.c **** 		if (irqMode != GPIO_IRQ_CANT_MODES)
 153              		.loc 2 95 0
 154 0056 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 155 0058 042B     		cmp	r3, #4
 156 005a 1AD0     		beq	.L6
  96:../source/gpio.c **** 		{
  97:../source/gpio.c **** 			setPCRirqc(portPointer[port], numPin, irqMode);
 157              		.loc 2 97 0
 158 005c 97F82630 		ldrb	r3, [r7, #38]	@ zero_extendqisi2
 159 0060 9B00     		lsls	r3, r3, #2
 160 0062 07F12802 		add	r2, r7, #40
 161 0066 1344     		add	r3, r3, r2
 162 0068 53F81C3C 		ldr	r3, [r3, #-28]
 163 006c BA79     		ldrb	r2, [r7, #6]	@ zero_extendqisi2
 164 006e 97F82510 		ldrb	r1, [r7, #37]	@ zero_extendqisi2
 165 0072 1846     		mov	r0, r3
 166 0074 FFF7FEFF 		bl	setPCRirqc
  98:../source/gpio.c **** 			p2irqFunctions[port][numPin] = irqFun;
 167              		.loc 2 98 0
 168 0078 97F82620 		ldrb	r2, [r7, #38]	@ zero_extendqisi2
 169 007c 97F82530 		ldrb	r3, [r7, #37]	@ zero_extendqisi2
 170 0080 0E49     		ldr	r1, .L8+8
 171 0082 5201     		lsls	r2, r2, #5
 172 0084 1344     		add	r3, r3, r2
 173 0086 3A68     		ldr	r2, [r7]
 174 0088 41F82320 		str	r2, [r1, r3, lsl #2]
  99:../source/gpio.c **** 
 100:../source/gpio.c **** 			succeed = true;
 175              		.loc 2 100 0
 176 008c 0123     		movs	r3, #1
 177 008e 87F82730 		strb	r3, [r7, #39]
 178              	.L6:
 101:../source/gpio.c **** 		}
 102:../source/gpio.c **** 		//NVIC_EnableIRQ(p2portsIRQ[port]);
 103:../source/gpio.c **** 		NVIC_EnableIRQ(p2portsIRQ[port]);
 179              		.loc 2 103 0
 180 0092 97F82630 		ldrb	r3, [r7, #38]	@ zero_extendqisi2
 181 0096 07F12802 		add	r2, r7, #40
 182 009a 1344     		add	r3, r3, r2
 183 009c 13F9083C 		ldrsb	r3, [r3, #-8]
 184 00a0 1846     		mov	r0, r3
 185 00a2 FFF7FEFF 		bl	NVIC_EnableIRQ
 186              	.L5:
 104:../source/gpio.c **** 	}
 105:../source/gpio.c **** 
 106:../source/gpio.c **** 	return succeed;
 187              		.loc 2 106 0
 188 00a6 97F82730 		ldrb	r3, [r7, #39]	@ zero_extendqisi2
 107:../source/gpio.c **** }
 189              		.loc 2 107 0
 190 00aa 1846     		mov	r0, r3
 191 00ac 2837     		adds	r7, r7, #40
 192              		.cfi_def_cfa_offset 16
 193 00ae BD46     		mov	sp, r7
 194              		.cfi_def_cfa_register 13
 195              		@ sp needed
 196 00b0 B0BD     		pop	{r4, r5, r7, pc}
 197              	.L9:
 198 00b2 00BF     		.align	2
 199              	.L8:
 200 00b4 00000000 		.word	.LC0
 201 00b8 08000000 		.word	.LC1
 202 00bc 00000000 		.word	p2irqFunctions
 203              		.cfi_endproc
 204              	.LFE123:
 206              		.section	.text.PORTX_IRQHandler,"ax",%progbits
 207              		.align	1
 208              		.global	PORTX_IRQHandler
 209              		.syntax unified
 210              		.thumb
 211              		.thumb_func
 212              		.fpu fpv4-sp-d16
 214              	PORTX_IRQHandler:
 215              	.LFB124:
 108:../source/gpio.c **** 
 109:../source/gpio.c **** void PORTX_IRQHandler(uint8_t port)
 110:../source/gpio.c **** {
 216              		.loc 2 110 0
 217              		.cfi_startproc
 218              		@ args = 0, pretend = 0, frame = 40
 219              		@ frame_needed = 1, uses_anonymous_args = 0
 220 0000 B0B5     		push	{r4, r5, r7, lr}
 221              		.cfi_def_cfa_offset 16
 222              		.cfi_offset 4, -16
 223              		.cfi_offset 5, -12
 224              		.cfi_offset 7, -8
 225              		.cfi_offset 14, -4
 226 0002 8AB0     		sub	sp, sp, #40
 227              		.cfi_def_cfa_offset 56
 228 0004 00AF     		add	r7, sp, #0
 229              		.cfi_def_cfa_register 7
 230 0006 0346     		mov	r3, r0
 231 0008 FB71     		strb	r3, [r7, #7]
 111:../source/gpio.c **** 	_Bool irqFounded = false;
 232              		.loc 2 111 0
 233 000a 0023     		movs	r3, #0
 234 000c 87F82730 		strb	r3, [r7, #39]
 112:../source/gpio.c **** 	int i;
 113:../source/gpio.c **** 	uint32_t actualPCR; //variable auxiliar
 114:../source/gpio.c **** 	PORT_Type * portPointer[] = PORT_BASE_PTRS;
 235              		.loc 2 114 0
 236 0010 284B     		ldr	r3, .L16
 237 0012 07F10804 		add	r4, r7, #8
 238 0016 1D46     		mov	r5, r3
 239 0018 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 240 001a 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 241 001c 2B68     		ldr	r3, [r5]
 242 001e 2360     		str	r3, [r4]
 115:../source/gpio.c **** 	for(i = 0; (i < NUMBER_OF_PINS_PORT) && (!irqFounded); i++)
 243              		.loc 2 115 0
 244 0020 0023     		movs	r3, #0
 245 0022 3B62     		str	r3, [r7, #32]
 246 0024 37E0     		b	.L11
 247              	.L14:
 116:../source/gpio.c **** 	{
 117:../source/gpio.c **** 		if( ((portPointer[port])->PCR[i]) & PORT_PCR_ISF_MASK )  //si i es el numero de pin a atender, pr
 248              		.loc 2 117 0
 249 0026 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 250 0028 9B00     		lsls	r3, r3, #2
 251 002a 07F12802 		add	r2, r7, #40
 252 002e 1344     		add	r3, r3, r2
 253 0030 53F8203C 		ldr	r3, [r3, #-32]
 254 0034 3A6A     		ldr	r2, [r7, #32]
 255 0036 53F82230 		ldr	r3, [r3, r2, lsl #2]
 256 003a 03F08073 		and	r3, r3, #16777216
 257 003e 002B     		cmp	r3, #0
 258 0040 26D0     		beq	.L12
 118:../source/gpio.c **** 		{
 119:../source/gpio.c **** 			irqFounded = true;
 259              		.loc 2 119 0
 260 0042 0123     		movs	r3, #1
 261 0044 87F82730 		strb	r3, [r7, #39]
 120:../source/gpio.c **** 			p2irqFunctions[port][i]();   //Realizo la rutina preparada por el programador
 262              		.loc 2 120 0
 263 0048 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 264 004a 1B49     		ldr	r1, .L16+4
 265 004c 5A01     		lsls	r2, r3, #5
 266 004e 3B6A     		ldr	r3, [r7, #32]
 267 0050 1344     		add	r3, r3, r2
 268 0052 51F82330 		ldr	r3, [r1, r3, lsl #2]
 269 0056 9847     		blx	r3
 270              	.LVL0:
 121:../source/gpio.c **** 			//a continuacin escribo "1 to clear" (w1c).
 122:../source/gpio.c **** 			actualPCR = portPointer[port]->PCR[i]; //obtengo el antiguo PCR para luego actualizarlo
 271              		.loc 2 122 0
 272 0058 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 273 005a 9B00     		lsls	r3, r3, #2
 274 005c 07F12802 		add	r2, r7, #40
 275 0060 1344     		add	r3, r3, r2
 276 0062 53F8203C 		ldr	r3, [r3, #-32]
 277 0066 3A6A     		ldr	r2, [r7, #32]
 278 0068 53F82230 		ldr	r3, [r3, r2, lsl #2]
 279 006c FB61     		str	r3, [r7, #28]
 123:../source/gpio.c **** 			actualPCR = actualPCR & (~PORT_PCR_ISF_MASK);
 280              		.loc 2 123 0
 281 006e FB69     		ldr	r3, [r7, #28]
 282 0070 23F08073 		bic	r3, r3, #16777216
 283 0074 FB61     		str	r3, [r7, #28]
 124:../source/gpio.c **** 			portPointer[port]->PCR[i] = actualPCR | PORT_PCR_ISF(HIGH); //write 1 (HIGH) to clear.
 284              		.loc 2 124 0
 285 0076 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 286 0078 9B00     		lsls	r3, r3, #2
 287 007a 07F12802 		add	r2, r7, #40
 288 007e 1344     		add	r3, r3, r2
 289 0080 53F8203C 		ldr	r3, [r3, #-32]
 290 0084 FA69     		ldr	r2, [r7, #28]
 291 0086 42F08071 		orr	r1, r2, #16777216
 292 008a 3A6A     		ldr	r2, [r7, #32]
 293 008c 43F82210 		str	r1, [r3, r2, lsl #2]
 294              	.L12:
 115:../source/gpio.c **** 	{
 295              		.loc 2 115 0 discriminator 2
 296 0090 3B6A     		ldr	r3, [r7, #32]
 297 0092 0133     		adds	r3, r3, #1
 298 0094 3B62     		str	r3, [r7, #32]
 299              	.L11:
 115:../source/gpio.c **** 	{
 300              		.loc 2 115 0 is_stmt 0 discriminator 1
 301 0096 3B6A     		ldr	r3, [r7, #32]
 302 0098 1F2B     		cmp	r3, #31
 303 009a 06DC     		bgt	.L15
 115:../source/gpio.c **** 	{
 304              		.loc 2 115 0 discriminator 3
 305 009c 97F82730 		ldrb	r3, [r7, #39]
 306 00a0 83F00103 		eor	r3, r3, #1
 307 00a4 DBB2     		uxtb	r3, r3
 308 00a6 002B     		cmp	r3, #0
 309 00a8 BDD1     		bne	.L14
 310              	.L15:
 125:../source/gpio.c **** 		}
 126:../source/gpio.c **** 	}
 127:../source/gpio.c **** }
 311              		.loc 2 127 0 is_stmt 1
 312 00aa 00BF     		nop
 313 00ac 2837     		adds	r7, r7, #40
 314              		.cfi_def_cfa_offset 16
 315 00ae BD46     		mov	sp, r7
 316              		.cfi_def_cfa_register 13
 317              		@ sp needed
 318 00b0 B0BD     		pop	{r4, r5, r7, pc}
 319              	.L17:
 320 00b2 00BF     		.align	2
 321              	.L16:
 322 00b4 08000000 		.word	.LC1
 323 00b8 00000000 		.word	p2irqFunctions
 324              		.cfi_endproc
 325              	.LFE124:
 327              		.section	.text.PORTA_IRQHandler,"ax",%progbits
 328              		.align	1
 329              		.global	PORTA_IRQHandler
 330              		.syntax unified
 331              		.thumb
 332              		.thumb_func
 333              		.fpu fpv4-sp-d16
 335              	PORTA_IRQHandler:
 336              	.LFB125:
 128:../source/gpio.c **** void PORTA_IRQHandler(void)
 129:../source/gpio.c **** {
 337              		.loc 2 129 0
 338              		.cfi_startproc
 339              		@ args = 0, pretend = 0, frame = 0
 340              		@ frame_needed = 1, uses_anonymous_args = 0
 341 0000 80B5     		push	{r7, lr}
 342              		.cfi_def_cfa_offset 8
 343              		.cfi_offset 7, -8
 344              		.cfi_offset 14, -4
 345 0002 00AF     		add	r7, sp, #0
 346              		.cfi_def_cfa_register 7
 130:../source/gpio.c **** 	PORTX_IRQHandler(PA);
 347              		.loc 2 130 0
 348 0004 0020     		movs	r0, #0
 349 0006 FFF7FEFF 		bl	PORTX_IRQHandler
 131:../source/gpio.c **** }
 350              		.loc 2 131 0
 351 000a 00BF     		nop
 352 000c 80BD     		pop	{r7, pc}
 353              		.cfi_endproc
 354              	.LFE125:
 356              		.section	.text.PORTB_IRQHandler,"ax",%progbits
 357              		.align	1
 358              		.global	PORTB_IRQHandler
 359              		.syntax unified
 360              		.thumb
 361              		.thumb_func
 362              		.fpu fpv4-sp-d16
 364              	PORTB_IRQHandler:
 365              	.LFB126:
 132:../source/gpio.c **** void PORTB_IRQHandler(void)
 133:../source/gpio.c **** {
 366              		.loc 2 133 0
 367              		.cfi_startproc
 368              		@ args = 0, pretend = 0, frame = 0
 369              		@ frame_needed = 1, uses_anonymous_args = 0
 370 0000 80B5     		push	{r7, lr}
 371              		.cfi_def_cfa_offset 8
 372              		.cfi_offset 7, -8
 373              		.cfi_offset 14, -4
 374 0002 00AF     		add	r7, sp, #0
 375              		.cfi_def_cfa_register 7
 134:../source/gpio.c **** 	PORTX_IRQHandler(PB);
 376              		.loc 2 134 0
 377 0004 0120     		movs	r0, #1
 378 0006 FFF7FEFF 		bl	PORTX_IRQHandler
 135:../source/gpio.c **** }
 379              		.loc 2 135 0
 380 000a 00BF     		nop
 381 000c 80BD     		pop	{r7, pc}
 382              		.cfi_endproc
 383              	.LFE126:
 385              		.section	.text.PORTC_IRQHandler,"ax",%progbits
 386              		.align	1
 387              		.global	PORTC_IRQHandler
 388              		.syntax unified
 389              		.thumb
 390              		.thumb_func
 391              		.fpu fpv4-sp-d16
 393              	PORTC_IRQHandler:
 394              	.LFB127:
 136:../source/gpio.c **** void PORTC_IRQHandler(void)
 137:../source/gpio.c **** {
 395              		.loc 2 137 0
 396              		.cfi_startproc
 397              		@ args = 0, pretend = 0, frame = 0
 398              		@ frame_needed = 1, uses_anonymous_args = 0
 399 0000 80B5     		push	{r7, lr}
 400              		.cfi_def_cfa_offset 8
 401              		.cfi_offset 7, -8
 402              		.cfi_offset 14, -4
 403 0002 00AF     		add	r7, sp, #0
 404              		.cfi_def_cfa_register 7
 138:../source/gpio.c **** 	PORTX_IRQHandler(PC);
 405              		.loc 2 138 0
 406 0004 0220     		movs	r0, #2
 407 0006 FFF7FEFF 		bl	PORTX_IRQHandler
 139:../source/gpio.c **** }
 408              		.loc 2 139 0
 409 000a 00BF     		nop
 410 000c 80BD     		pop	{r7, pc}
 411              		.cfi_endproc
 412              	.LFE127:
 414              		.section	.text.PORTD_IRQHandler,"ax",%progbits
 415              		.align	1
 416              		.global	PORTD_IRQHandler
 417              		.syntax unified
 418              		.thumb
 419              		.thumb_func
 420              		.fpu fpv4-sp-d16
 422              	PORTD_IRQHandler:
 423              	.LFB128:
 140:../source/gpio.c **** void PORTD_IRQHandler(void)
 141:../source/gpio.c **** {
 424              		.loc 2 141 0
 425              		.cfi_startproc
 426              		@ args = 0, pretend = 0, frame = 0
 427              		@ frame_needed = 1, uses_anonymous_args = 0
 428 0000 80B5     		push	{r7, lr}
 429              		.cfi_def_cfa_offset 8
 430              		.cfi_offset 7, -8
 431              		.cfi_offset 14, -4
 432 0002 00AF     		add	r7, sp, #0
 433              		.cfi_def_cfa_register 7
 142:../source/gpio.c **** 	PORTX_IRQHandler(PD);
 434              		.loc 2 142 0
 435 0004 0320     		movs	r0, #3
 436 0006 FFF7FEFF 		bl	PORTX_IRQHandler
 143:../source/gpio.c **** }
 437              		.loc 2 143 0
 438 000a 00BF     		nop
 439 000c 80BD     		pop	{r7, pc}
 440              		.cfi_endproc
 441              	.LFE128:
 443              		.section	.text.PORTE_IRQHandler,"ax",%progbits
 444              		.align	1
 445              		.global	PORTE_IRQHandler
 446              		.syntax unified
 447              		.thumb
 448              		.thumb_func
 449              		.fpu fpv4-sp-d16
 451              	PORTE_IRQHandler:
 452              	.LFB129:
 144:../source/gpio.c **** void PORTE_IRQHandler(void)
 145:../source/gpio.c **** {
 453              		.loc 2 145 0
 454              		.cfi_startproc
 455              		@ args = 0, pretend = 0, frame = 0
 456              		@ frame_needed = 1, uses_anonymous_args = 0
 457 0000 80B5     		push	{r7, lr}
 458              		.cfi_def_cfa_offset 8
 459              		.cfi_offset 7, -8
 460              		.cfi_offset 14, -4
 461 0002 00AF     		add	r7, sp, #0
 462              		.cfi_def_cfa_register 7
 146:../source/gpio.c **** 	PORTX_IRQHandler(PE);
 463              		.loc 2 146 0
 464 0004 0420     		movs	r0, #4
 465 0006 FFF7FEFF 		bl	PORTX_IRQHandler
 147:../source/gpio.c **** }
 466              		.loc 2 147 0
 467 000a 00BF     		nop
 468 000c 80BD     		pop	{r7, pc}
 469              		.cfi_endproc
 470              	.LFE129:
 472              		.section	.rodata
 473              		.align	2
 474              	.LC2:
 475 001c 00F00F40 		.word	1074786304
 476 0020 40F00F40 		.word	1074786368
 477 0024 80F00F40 		.word	1074786432
 478 0028 C0F00F40 		.word	1074786496
 479 002c 00F10F40 		.word	1074786560
 480              		.section	.text.gpioMode,"ax",%progbits
 481              		.align	1
 482              		.global	gpioMode
 483              		.syntax unified
 484              		.thumb
 485              		.thumb_func
 486              		.fpu fpv4-sp-d16
 488              	gpioMode:
 489              	.LFB130:
 148:../source/gpio.c **** 
 149:../source/gpio.c **** 
 150:../source/gpio.c **** 
 151:../source/gpio.c **** 
 152:../source/gpio.c **** /**
 153:../source/gpio.c **** * @brief Configures the specified pin to behave either as an input or an output
 154:../source/gpio.c ****  * @param pin the pin whose mode you wish to set (according PORTNUM2PIN)
 155:../source/gpio.c ****  * @param mode INPUT, OUTPUT, INPUT_PULLUP or INPUT_PULLDOWN.
 156:../source/gpio.c ****  */
 157:../source/gpio.c **** void gpioMode (pin_t pin, uint8_t mode)
 158:../source/gpio.c **** {
 490              		.loc 2 158 0
 491              		.cfi_startproc
 492              		@ args = 0, pretend = 0, frame = 56
 493              		@ frame_needed = 1, uses_anonymous_args = 0
 494 0000 B0B5     		push	{r4, r5, r7, lr}
 495              		.cfi_def_cfa_offset 16
 496              		.cfi_offset 4, -16
 497              		.cfi_offset 5, -12
 498              		.cfi_offset 7, -8
 499              		.cfi_offset 14, -4
 500 0002 8EB0     		sub	sp, sp, #56
 501              		.cfi_def_cfa_offset 72
 502 0004 00AF     		add	r7, sp, #0
 503              		.cfi_def_cfa_register 7
 504 0006 0346     		mov	r3, r0
 505 0008 0A46     		mov	r2, r1
 506 000a FB71     		strb	r3, [r7, #7]
 507 000c 1346     		mov	r3, r2
 508 000e BB71     		strb	r3, [r7, #6]
 159:../source/gpio.c **** 	uint8_t port = PIN2PORT(pin);
 509              		.loc 2 159 0
 510 0010 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 511 0012 5B09     		lsrs	r3, r3, #5
 512 0014 87F83730 		strb	r3, [r7, #55]
 160:../source/gpio.c **** 	uint8_t numPin = PIN2NUM(pin);
 513              		.loc 2 160 0
 514 0018 FB79     		ldrb	r3, [r7, #7]
 515 001a 03F01F03 		and	r3, r3, #31
 516 001e 87F83630 		strb	r3, [r7, #54]
 161:../source/gpio.c **** 	PORT_Type * portPointer[] = PORT_BASE_PTRS;
 517              		.loc 2 161 0
 518 0022 364B     		ldr	r3, .L30
 519 0024 07F12004 		add	r4, r7, #32
 520 0028 1D46     		mov	r5, r3
 521 002a 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 522 002c 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 523 002e 2B68     		ldr	r3, [r5]
 524 0030 2360     		str	r3, [r4]
 162:../source/gpio.c **** 	GPIO_Type * gpioPortPointer[] = GPIO_BASE_PTRS;
 525              		.loc 2 162 0
 526 0032 334B     		ldr	r3, .L30+4
 527 0034 07F10C04 		add	r4, r7, #12
 528 0038 1D46     		mov	r5, r3
 529 003a 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 530 003c 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 531 003e 2B68     		ldr	r3, [r5]
 532 0040 2360     		str	r3, [r4]
 163:../source/gpio.c **** 	if (isPinValid(pin))  //procedo a configurar el pin siempre que este pertenezca a algunos de los p
 533              		.loc 2 163 0
 534 0042 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 535 0044 1846     		mov	r0, r3
 536 0046 FFF7FEFF 		bl	isPinValid
 537 004a 0346     		mov	r3, r0
 538 004c 002B     		cmp	r3, #0
 539 004e 51D0     		beq	.L29
 164:../source/gpio.c **** 	{
 165:../source/gpio.c **** 		//clockGating(port, numPin);
 166:../source/gpio.c **** 
 167:../source/gpio.c **** 		setPCRmux(portPointer[port], numPin, GPIO_MUX); //configuro el pin como GPIO modificando el mux d
 540              		.loc 2 167 0
 541 0050 97F83730 		ldrb	r3, [r7, #55]	@ zero_extendqisi2
 542 0054 9B00     		lsls	r3, r3, #2
 543 0056 07F13802 		add	r2, r7, #56
 544 005a 1344     		add	r3, r3, r2
 545 005c 53F8183C 		ldr	r3, [r3, #-24]
 546 0060 97F83610 		ldrb	r1, [r7, #54]	@ zero_extendqisi2
 547 0064 0122     		movs	r2, #1
 548 0066 1846     		mov	r0, r3
 549 0068 FFF7FEFF 		bl	setPCRmux
 168:../source/gpio.c **** 
 169:../source/gpio.c **** 		if(mode == INPUT_PULLUP || mode == INPUT_PULLDOWN) //se modifica el PCR en caso de que el usuario
 550              		.loc 2 169 0
 551 006c BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 552 006e 022B     		cmp	r3, #2
 553 0070 02D0     		beq	.L25
 554              		.loc 2 169 0 is_stmt 0 discriminator 1
 555 0072 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 556 0074 032B     		cmp	r3, #3
 557 0076 2FD1     		bne	.L26
 558              	.L25:
 170:../source/gpio.c **** 		{
 171:../source/gpio.c **** 			setPCRpullEnable(portPointer[port], numPin);
 559              		.loc 2 171 0 is_stmt 1
 560 0078 97F83730 		ldrb	r3, [r7, #55]	@ zero_extendqisi2
 561 007c 9B00     		lsls	r3, r3, #2
 562 007e 07F13802 		add	r2, r7, #56
 563 0082 1344     		add	r3, r3, r2
 564 0084 53F8183C 		ldr	r3, [r3, #-24]
 565 0088 97F83620 		ldrb	r2, [r7, #54]	@ zero_extendqisi2
 566 008c 1146     		mov	r1, r2
 567 008e 1846     		mov	r0, r3
 568 0090 FFF7FEFF 		bl	setPCRpullEnable
 172:../source/gpio.c **** 			if (mode == INPUT_PULLUP)
 569              		.loc 2 172 0
 570 0094 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 571 0096 022B     		cmp	r3, #2
 572 0098 0ED1     		bne	.L27
 173:../source/gpio.c **** 			{
 174:../source/gpio.c **** 				setPCRpullUp(portPointer[port], numPin);
 573              		.loc 2 174 0
 574 009a 97F83730 		ldrb	r3, [r7, #55]	@ zero_extendqisi2
 575 009e 9B00     		lsls	r3, r3, #2
 576 00a0 07F13802 		add	r2, r7, #56
 577 00a4 1344     		add	r3, r3, r2
 578 00a6 53F8183C 		ldr	r3, [r3, #-24]
 579 00aa 97F83620 		ldrb	r2, [r7, #54]	@ zero_extendqisi2
 580 00ae 1146     		mov	r1, r2
 581 00b0 1846     		mov	r0, r3
 582 00b2 FFF7FEFF 		bl	setPCRpullUp
 583 00b6 0DE0     		b	.L28
 584              	.L27:
 175:../source/gpio.c **** 			}
 176:../source/gpio.c **** 			else
 177:../source/gpio.c **** 			{
 178:../source/gpio.c **** 				setPCRpullDown(portPointer[port], numPin);
 585              		.loc 2 178 0
 586 00b8 97F83730 		ldrb	r3, [r7, #55]	@ zero_extendqisi2
 587 00bc 9B00     		lsls	r3, r3, #2
 588 00be 07F13802 		add	r2, r7, #56
 589 00c2 1344     		add	r3, r3, r2
 590 00c4 53F8183C 		ldr	r3, [r3, #-24]
 591 00c8 97F83620 		ldrb	r2, [r7, #54]	@ zero_extendqisi2
 592 00cc 1146     		mov	r1, r2
 593 00ce 1846     		mov	r0, r3
 594 00d0 FFF7FEFF 		bl	setPCRpullDown
 595              	.L28:
 179:../source/gpio.c **** 			}
 180:../source/gpio.c **** 			mode = INPUT;
 596              		.loc 2 180 0
 597 00d4 0023     		movs	r3, #0
 598 00d6 BB71     		strb	r3, [r7, #6]
 599              	.L26:
 181:../source/gpio.c **** 
 182:../source/gpio.c **** 		}
 183:../source/gpio.c **** 		setGPIOddr(gpioPortPointer[port], numPin, (uint32_t) mode); //configuro el pin como entrada o sal
 600              		.loc 2 183 0
 601 00d8 97F83730 		ldrb	r3, [r7, #55]	@ zero_extendqisi2
 602 00dc 9B00     		lsls	r3, r3, #2
 603 00de 07F13802 		add	r2, r7, #56
 604 00e2 1344     		add	r3, r3, r2
 605 00e4 53F82C3C 		ldr	r3, [r3, #-44]
 606 00e8 BA79     		ldrb	r2, [r7, #6]	@ zero_extendqisi2
 607 00ea 97F83610 		ldrb	r1, [r7, #54]	@ zero_extendqisi2
 608 00ee 1846     		mov	r0, r3
 609 00f0 FFF7FEFF 		bl	setGPIOddr
 610              	.L29:
 184:../source/gpio.c **** 		//clockGating(port, numPin);
 185:../source/gpio.c **** 	}
 186:../source/gpio.c **** }
 611              		.loc 2 186 0
 612 00f4 00BF     		nop
 613 00f6 3837     		adds	r7, r7, #56
 614              		.cfi_def_cfa_offset 16
 615 00f8 BD46     		mov	sp, r7
 616              		.cfi_def_cfa_register 13
 617              		@ sp needed
 618 00fa B0BD     		pop	{r4, r5, r7, pc}
 619              	.L31:
 620              		.align	2
 621              	.L30:
 622 00fc 08000000 		.word	.LC1
 623 0100 1C000000 		.word	.LC2
 624              		.cfi_endproc
 625              	.LFE130:
 627              		.section	.text.clockGating,"ax",%progbits
 628              		.align	1
 629              		.global	clockGating
 630              		.syntax unified
 631              		.thumb
 632              		.thumb_func
 633              		.fpu fpv4-sp-d16
 635              	clockGating:
 636              	.LFB131:
 187:../source/gpio.c **** 
 188:../source/gpio.c **** 
 189:../source/gpio.c **** void clockGating(uint8_t port, uint8_t numPin)
 190:../source/gpio.c **** {
 637              		.loc 2 190 0
 638              		.cfi_startproc
 639              		@ args = 0, pretend = 0, frame = 16
 640              		@ frame_needed = 1, uses_anonymous_args = 0
 641              		@ link register save eliminated.
 642 0000 80B4     		push	{r7}
 643              		.cfi_def_cfa_offset 4
 644              		.cfi_offset 7, -4
 645 0002 85B0     		sub	sp, sp, #20
 646              		.cfi_def_cfa_offset 24
 647 0004 00AF     		add	r7, sp, #0
 648              		.cfi_def_cfa_register 7
 649 0006 0346     		mov	r3, r0
 650 0008 0A46     		mov	r2, r1
 651 000a FB71     		strb	r3, [r7, #7]
 652 000c 1346     		mov	r3, r2
 653 000e BB71     		strb	r3, [r7, #6]
 191:../source/gpio.c **** 
 192:../source/gpio.c **** 	SIM_Type * sim = SIM;
 654              		.loc 2 192 0
 655 0010 364B     		ldr	r3, .L41
 656 0012 FB60     		str	r3, [r7, #12]
 193:../source/gpio.c **** 	switch(port)
 657              		.loc 2 193 0
 658 0014 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 659 0016 042B     		cmp	r3, #4
 660 0018 61D8     		bhi	.L40
 661 001a 01A2     		adr	r2, .L35
 662 001c 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 663              		.p2align 2
 664              	.L35:
 665 0020 35000000 		.word	.L34+1
 666 0024 57000000 		.word	.L36+1
 667 0028 79000000 		.word	.L37+1
 668 002c 9B000000 		.word	.L38+1
 669 0030 BD000000 		.word	.L39+1
 670              		.p2align 1
 671              	.L34:
 194:../source/gpio.c **** 	{
 195:../source/gpio.c **** 		case PA:
 196:../source/gpio.c **** 			sim->SCGC5 |= SIM_SCGC5_PORTA(numPin<<1);
 672              		.loc 2 196 0
 673 0034 FB68     		ldr	r3, [r7, #12]
 674 0036 03F58153 		add	r3, r3, #4128
 675 003a 1833     		adds	r3, r3, #24
 676 003c 1A68     		ldr	r2, [r3]
 677 003e BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 678 0040 5B00     		lsls	r3, r3, #1
 679 0042 5B02     		lsls	r3, r3, #9
 680 0044 03F40073 		and	r3, r3, #512
 681 0048 1A43     		orrs	r2, r2, r3
 682 004a FB68     		ldr	r3, [r7, #12]
 683 004c 03F58153 		add	r3, r3, #4128
 684 0050 1833     		adds	r3, r3, #24
 685 0052 1A60     		str	r2, [r3]
 197:../source/gpio.c **** 			break;
 686              		.loc 2 197 0
 687 0054 43E0     		b	.L33
 688              	.L36:
 198:../source/gpio.c **** 		case PB:
 199:../source/gpio.c **** 			sim->SCGC5 |= SIM_SCGC5_PORTB(numPin<<1);
 689              		.loc 2 199 0
 690 0056 FB68     		ldr	r3, [r7, #12]
 691 0058 03F58153 		add	r3, r3, #4128
 692 005c 1833     		adds	r3, r3, #24
 693 005e 1A68     		ldr	r2, [r3]
 694 0060 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 695 0062 5B00     		lsls	r3, r3, #1
 696 0064 9B02     		lsls	r3, r3, #10
 697 0066 03F48063 		and	r3, r3, #1024
 698 006a 1A43     		orrs	r2, r2, r3
 699 006c FB68     		ldr	r3, [r7, #12]
 700 006e 03F58153 		add	r3, r3, #4128
 701 0072 1833     		adds	r3, r3, #24
 702 0074 1A60     		str	r2, [r3]
 200:../source/gpio.c **** 			break;
 703              		.loc 2 200 0
 704 0076 32E0     		b	.L33
 705              	.L37:
 201:../source/gpio.c **** 		case PC:
 202:../source/gpio.c **** 			sim->SCGC5 |= SIM_SCGC5_PORTC(numPin<<1);
 706              		.loc 2 202 0
 707 0078 FB68     		ldr	r3, [r7, #12]
 708 007a 03F58153 		add	r3, r3, #4128
 709 007e 1833     		adds	r3, r3, #24
 710 0080 1A68     		ldr	r2, [r3]
 711 0082 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 712 0084 5B00     		lsls	r3, r3, #1
 713 0086 DB02     		lsls	r3, r3, #11
 714 0088 03F40063 		and	r3, r3, #2048
 715 008c 1A43     		orrs	r2, r2, r3
 716 008e FB68     		ldr	r3, [r7, #12]
 717 0090 03F58153 		add	r3, r3, #4128
 718 0094 1833     		adds	r3, r3, #24
 719 0096 1A60     		str	r2, [r3]
 203:../source/gpio.c **** 			break;
 720              		.loc 2 203 0
 721 0098 21E0     		b	.L33
 722              	.L38:
 204:../source/gpio.c **** 		case PD:
 205:../source/gpio.c **** 			sim->SCGC5 |= SIM_SCGC5_PORTD(numPin<<1);
 723              		.loc 2 205 0
 724 009a FB68     		ldr	r3, [r7, #12]
 725 009c 03F58153 		add	r3, r3, #4128
 726 00a0 1833     		adds	r3, r3, #24
 727 00a2 1A68     		ldr	r2, [r3]
 728 00a4 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 729 00a6 5B00     		lsls	r3, r3, #1
 730 00a8 1B03     		lsls	r3, r3, #12
 731 00aa 03F48053 		and	r3, r3, #4096
 732 00ae 1A43     		orrs	r2, r2, r3
 733 00b0 FB68     		ldr	r3, [r7, #12]
 734 00b2 03F58153 		add	r3, r3, #4128
 735 00b6 1833     		adds	r3, r3, #24
 736 00b8 1A60     		str	r2, [r3]
 206:../source/gpio.c **** 			break;
 737              		.loc 2 206 0
 738 00ba 10E0     		b	.L33
 739              	.L39:
 207:../source/gpio.c **** 		case PE:
 208:../source/gpio.c **** 			sim->SCGC5 |= SIM_SCGC5_PORTE(numPin<<1);
 740              		.loc 2 208 0
 741 00bc FB68     		ldr	r3, [r7, #12]
 742 00be 03F58153 		add	r3, r3, #4128
 743 00c2 1833     		adds	r3, r3, #24
 744 00c4 1A68     		ldr	r2, [r3]
 745 00c6 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 746 00c8 5B00     		lsls	r3, r3, #1
 747 00ca 5B03     		lsls	r3, r3, #13
 748 00cc 03F40053 		and	r3, r3, #8192
 749 00d0 1A43     		orrs	r2, r2, r3
 750 00d2 FB68     		ldr	r3, [r7, #12]
 751 00d4 03F58153 		add	r3, r3, #4128
 752 00d8 1833     		adds	r3, r3, #24
 753 00da 1A60     		str	r2, [r3]
 209:../source/gpio.c **** 			break;
 754              		.loc 2 209 0
 755 00dc 00BF     		nop
 756              	.L33:
 757              	.L40:
 210:../source/gpio.c **** 	}
 211:../source/gpio.c **** }
 758              		.loc 2 211 0
 759 00de 00BF     		nop
 760 00e0 1437     		adds	r7, r7, #20
 761              		.cfi_def_cfa_offset 4
 762 00e2 BD46     		mov	sp, r7
 763              		.cfi_def_cfa_register 13
 764              		@ sp needed
 765 00e4 5DF8047B 		ldr	r7, [sp], #4
 766              		.cfi_restore 7
 767              		.cfi_def_cfa_offset 0
 768 00e8 7047     		bx	lr
 769              	.L42:
 770 00ea 00BF     		.align	2
 771              	.L41:
 772 00ec 00700440 		.word	1074032640
 773              		.cfi_endproc
 774              	.LFE131:
 776              		.section	.text.gpioWrite,"ax",%progbits
 777              		.align	1
 778              		.global	gpioWrite
 779              		.syntax unified
 780              		.thumb
 781              		.thumb_func
 782              		.fpu fpv4-sp-d16
 784              	gpioWrite:
 785              	.LFB132:
 212:../source/gpio.c **** 
 213:../source/gpio.c **** 
 214:../source/gpio.c **** /**
 215:../source/gpio.c ****  * @brief Write a HIGH or a LOW value to a digital pin
 216:../source/gpio.c ****  * @param pin the pin to write (according PORTNUM2PIN)
 217:../source/gpio.c ****  * @param val Desired value (HIGH or LOW)
 218:../source/gpio.c ****  */
 219:../source/gpio.c **** void gpioWrite (pin_t pin, _Bool value)
 220:../source/gpio.c **** {
 786              		.loc 2 220 0
 787              		.cfi_startproc
 788              		@ args = 0, pretend = 0, frame = 40
 789              		@ frame_needed = 1, uses_anonymous_args = 0
 790 0000 B0B5     		push	{r4, r5, r7, lr}
 791              		.cfi_def_cfa_offset 16
 792              		.cfi_offset 4, -16
 793              		.cfi_offset 5, -12
 794              		.cfi_offset 7, -8
 795              		.cfi_offset 14, -4
 796 0002 8AB0     		sub	sp, sp, #40
 797              		.cfi_def_cfa_offset 56
 798 0004 00AF     		add	r7, sp, #0
 799              		.cfi_def_cfa_register 7
 800 0006 0346     		mov	r3, r0
 801 0008 0A46     		mov	r2, r1
 802 000a FB71     		strb	r3, [r7, #7]
 803 000c 1346     		mov	r3, r2
 804 000e BB71     		strb	r3, [r7, #6]
 221:../source/gpio.c **** 	uint8_t port = PIN2PORT(pin);
 805              		.loc 2 221 0
 806 0010 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 807 0012 5B09     		lsrs	r3, r3, #5
 808 0014 87F82730 		strb	r3, [r7, #39]
 222:../source/gpio.c **** 	uint8_t numPin = PIN2NUM(pin);
 809              		.loc 2 222 0
 810 0018 FB79     		ldrb	r3, [r7, #7]
 811 001a 03F01F03 		and	r3, r3, #31
 812 001e 87F82630 		strb	r3, [r7, #38]
 223:../source/gpio.c **** 	GPIO_Type * gpioPortPointer[] = GPIO_BASE_PTRS;
 813              		.loc 2 223 0
 814 0022 164B     		ldr	r3, .L46
 815 0024 07F10C04 		add	r4, r7, #12
 816 0028 1D46     		mov	r5, r3
 817 002a 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 818 002c 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 819 002e 2B68     		ldr	r3, [r5]
 820 0030 2360     		str	r3, [r4]
 224:../source/gpio.c **** 	uint32_t maskPin = (uint32_t)(1 << numPin);
 821              		.loc 2 224 0
 822 0032 97F82630 		ldrb	r3, [r7, #38]	@ zero_extendqisi2
 823 0036 0122     		movs	r2, #1
 824 0038 02FA03F3 		lsl	r3, r2, r3
 825 003c 3B62     		str	r3, [r7, #32]
 225:../source/gpio.c **** 	//gpioPortPointer = (GPIO_Type *)getStructAccess(GPIO_STRUCT, port);
 226:../source/gpio.c **** 	if((gpioPortPointer[port]->PDDR) & maskPin)  //Si es un pin de output
 826              		.loc 2 226 0
 827 003e 97F82730 		ldrb	r3, [r7, #39]	@ zero_extendqisi2
 828 0042 9B00     		lsls	r3, r3, #2
 829 0044 07F12802 		add	r2, r7, #40
 830 0048 1344     		add	r3, r3, r2
 831 004a 53F81C3C 		ldr	r3, [r3, #-28]
 832 004e 5A69     		ldr	r2, [r3, #20]
 833 0050 3B6A     		ldr	r3, [r7, #32]
 834 0052 1340     		ands	r3, r3, r2
 835 0054 002B     		cmp	r3, #0
 836 0056 0DD0     		beq	.L45
 227:../source/gpio.c **** 	{
 228:../source/gpio.c **** 		setGPIOdataOut(gpioPortPointer[port], numPin, value);
 837              		.loc 2 228 0
 838 0058 97F82730 		ldrb	r3, [r7, #39]	@ zero_extendqisi2
 839 005c 9B00     		lsls	r3, r3, #2
 840 005e 07F12802 		add	r2, r7, #40
 841 0062 1344     		add	r3, r3, r2
 842 0064 53F81C3C 		ldr	r3, [r3, #-28]
 843 0068 BA79     		ldrb	r2, [r7, #6]	@ zero_extendqisi2
 844 006a 97F82610 		ldrb	r1, [r7, #38]	@ zero_extendqisi2
 845 006e 1846     		mov	r0, r3
 846 0070 FFF7FEFF 		bl	setGPIOdataOut
 847              	.L45:
 229:../source/gpio.c **** 
 230:../source/gpio.c **** 	}
 231:../source/gpio.c **** }
 848              		.loc 2 231 0
 849 0074 00BF     		nop
 850 0076 2837     		adds	r7, r7, #40
 851              		.cfi_def_cfa_offset 16
 852 0078 BD46     		mov	sp, r7
 853              		.cfi_def_cfa_register 13
 854              		@ sp needed
 855 007a B0BD     		pop	{r4, r5, r7, pc}
 856              	.L47:
 857              		.align	2
 858              	.L46:
 859 007c 1C000000 		.word	.LC2
 860              		.cfi_endproc
 861              	.LFE132:
 863              		.section	.text.gpioToggle,"ax",%progbits
 864              		.align	1
 865              		.global	gpioToggle
 866              		.syntax unified
 867              		.thumb
 868              		.thumb_func
 869              		.fpu fpv4-sp-d16
 871              	gpioToggle:
 872              	.LFB133:
 232:../source/gpio.c **** 
 233:../source/gpio.c **** /**
 234:../source/gpio.c ****  * @brief Toggle the value of a digital pin (HIGH<->LOW)
 235:../source/gpio.c ****  * @param pin the pin to toggle (according PORTNUM2PIN)
 236:../source/gpio.c ****  */
 237:../source/gpio.c **** void gpioToggle (pin_t pin)
 238:../source/gpio.c **** {
 873              		.loc 2 238 0
 874              		.cfi_startproc
 875              		@ args = 0, pretend = 0, frame = 40
 876              		@ frame_needed = 1, uses_anonymous_args = 0
 877              		@ link register save eliminated.
 878 0000 B0B4     		push	{r4, r5, r7}
 879              		.cfi_def_cfa_offset 12
 880              		.cfi_offset 4, -12
 881              		.cfi_offset 5, -8
 882              		.cfi_offset 7, -4
 883 0002 8BB0     		sub	sp, sp, #44
 884              		.cfi_def_cfa_offset 56
 885 0004 00AF     		add	r7, sp, #0
 886              		.cfi_def_cfa_register 7
 887 0006 0346     		mov	r3, r0
 888 0008 FB71     		strb	r3, [r7, #7]
 239:../source/gpio.c **** 	uint8_t port = PIN2PORT(pin);
 889              		.loc 2 239 0
 890 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 891 000c 5B09     		lsrs	r3, r3, #5
 892 000e 87F82730 		strb	r3, [r7, #39]
 240:../source/gpio.c **** 	uint8_t numPin = PIN2NUM(pin);
 893              		.loc 2 240 0
 894 0012 FB79     		ldrb	r3, [r7, #7]
 895 0014 03F01F03 		and	r3, r3, #31
 896 0018 87F82630 		strb	r3, [r7, #38]
 241:../source/gpio.c **** 	GPIO_Type * gpioPortPointer[] = GPIO_BASE_PTRS;
 897              		.loc 2 241 0
 898 001c 1E4B     		ldr	r3, .L49
 899 001e 07F10804 		add	r4, r7, #8
 900 0022 1D46     		mov	r5, r3
 901 0024 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 902 0026 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 903 0028 2B68     		ldr	r3, [r5]
 904 002a 2360     		str	r3, [r4]
 242:../source/gpio.c **** 	//gpioPortPointer = (GPIO_Type *)getStructAccess(GPIO_STRUCT, port);
 243:../source/gpio.c **** 	uint32_t mask2write = ((uint32_t)(1<<numPin));
 905              		.loc 2 243 0
 906 002c 97F82630 		ldrb	r3, [r7, #38]	@ zero_extendqisi2
 907 0030 0122     		movs	r2, #1
 908 0032 02FA03F3 		lsl	r3, r2, r3
 909 0036 3B62     		str	r3, [r7, #32]
 244:../source/gpio.c **** 	uint32_t mask2delete = ~mask2write;
 910              		.loc 2 244 0
 911 0038 3B6A     		ldr	r3, [r7, #32]
 912 003a DB43     		mvns	r3, r3
 913 003c FB61     		str	r3, [r7, #28]
 245:../source/gpio.c **** 	gpioPortPointer[port]->PTOR = gpioPortPointer[port]->PTOR & mask2delete;
 914              		.loc 2 245 0
 915 003e 97F82730 		ldrb	r3, [r7, #39]	@ zero_extendqisi2
 916 0042 9B00     		lsls	r3, r3, #2
 917 0044 07F12802 		add	r2, r7, #40
 918 0048 1344     		add	r3, r3, r2
 919 004a 53F8203C 		ldr	r3, [r3, #-32]
 920 004e D968     		ldr	r1, [r3, #12]
 921 0050 97F82730 		ldrb	r3, [r7, #39]	@ zero_extendqisi2
 922 0054 9B00     		lsls	r3, r3, #2
 923 0056 07F12802 		add	r2, r7, #40
 924 005a 1344     		add	r3, r3, r2
 925 005c 53F8203C 		ldr	r3, [r3, #-32]
 926 0060 FA69     		ldr	r2, [r7, #28]
 927 0062 0A40     		ands	r2, r2, r1
 928 0064 DA60     		str	r2, [r3, #12]
 246:../source/gpio.c **** 	gpioPortPointer[port]->PTOR = gpioPortPointer[port]->PTOR | mask2write;
 929              		.loc 2 246 0
 930 0066 97F82730 		ldrb	r3, [r7, #39]	@ zero_extendqisi2
 931 006a 9B00     		lsls	r3, r3, #2
 932 006c 07F12802 		add	r2, r7, #40
 933 0070 1344     		add	r3, r3, r2
 934 0072 53F8203C 		ldr	r3, [r3, #-32]
 935 0076 D968     		ldr	r1, [r3, #12]
 936 0078 97F82730 		ldrb	r3, [r7, #39]	@ zero_extendqisi2
 937 007c 9B00     		lsls	r3, r3, #2
 938 007e 07F12802 		add	r2, r7, #40
 939 0082 1344     		add	r3, r3, r2
 940 0084 53F8203C 		ldr	r3, [r3, #-32]
 941 0088 3A6A     		ldr	r2, [r7, #32]
 942 008a 0A43     		orrs	r2, r2, r1
 943 008c DA60     		str	r2, [r3, #12]
 247:../source/gpio.c **** }
 944              		.loc 2 247 0
 945 008e 00BF     		nop
 946 0090 2C37     		adds	r7, r7, #44
 947              		.cfi_def_cfa_offset 12
 948 0092 BD46     		mov	sp, r7
 949              		.cfi_def_cfa_register 13
 950              		@ sp needed
 951 0094 B0BC     		pop	{r4, r5, r7}
 952              		.cfi_restore 7
 953              		.cfi_restore 5
 954              		.cfi_restore 4
 955              		.cfi_def_cfa_offset 0
 956 0096 7047     		bx	lr
 957              	.L50:
 958              		.align	2
 959              	.L49:
 960 0098 1C000000 		.word	.LC2
 961              		.cfi_endproc
 962              	.LFE133:
 964              		.section	.text.gpioRead,"ax",%progbits
 965              		.align	1
 966              		.global	gpioRead
 967              		.syntax unified
 968              		.thumb
 969              		.thumb_func
 970              		.fpu fpv4-sp-d16
 972              	gpioRead:
 973              	.LFB134:
 248:../source/gpio.c **** 
 249:../source/gpio.c **** /**
 250:../source/gpio.c ****  * @brief Reads the value from a specified digital pin, either HIGH or LOW.
 251:../source/gpio.c ****  * @param pin the pin to read (according PORTNUM2PIN)
 252:../source/gpio.c ****  * @return HIGH or LOW
 253:../source/gpio.c ****  */
 254:../source/gpio.c **** _Bool gpioRead (pin_t pin)
 255:../source/gpio.c **** {
 974              		.loc 2 255 0
 975              		.cfi_startproc
 976              		@ args = 0, pretend = 0, frame = 40
 977              		@ frame_needed = 1, uses_anonymous_args = 0
 978              		@ link register save eliminated.
 979 0000 B0B4     		push	{r4, r5, r7}
 980              		.cfi_def_cfa_offset 12
 981              		.cfi_offset 4, -12
 982              		.cfi_offset 5, -8
 983              		.cfi_offset 7, -4
 984 0002 8BB0     		sub	sp, sp, #44
 985              		.cfi_def_cfa_offset 56
 986 0004 00AF     		add	r7, sp, #0
 987              		.cfi_def_cfa_register 7
 988 0006 0346     		mov	r3, r0
 989 0008 FB71     		strb	r3, [r7, #7]
 256:../source/gpio.c **** 	uint8_t port = PIN2PORT(pin);
 990              		.loc 2 256 0
 991 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 992 000c 5B09     		lsrs	r3, r3, #5
 993 000e 87F82730 		strb	r3, [r7, #39]
 257:../source/gpio.c **** 	uint8_t numPin = PIN2NUM(pin);
 994              		.loc 2 257 0
 995 0012 FB79     		ldrb	r3, [r7, #7]
 996 0014 03F01F03 		and	r3, r3, #31
 997 0018 87F82630 		strb	r3, [r7, #38]
 258:../source/gpio.c **** 	GPIO_Type * gpioPortPointer[] = GPIO_BASE_PTRS;
 998              		.loc 2 258 0
 999 001c 114B     		ldr	r3, .L53
 1000 001e 07F10C04 		add	r4, r7, #12
 1001 0022 1D46     		mov	r5, r3
 1002 0024 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 1003 0026 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 1004 0028 2B68     		ldr	r3, [r5]
 1005 002a 2360     		str	r3, [r4]
 259:../source/gpio.c **** 	//gpioPortPointer = (GPIO_Type *)getStructAccess(GPIO_STRUCT, port);
 260:../source/gpio.c **** 	uint32_t mask2read = (uint32_t)(1<<numPin);
 1006              		.loc 2 260 0
 1007 002c 97F82630 		ldrb	r3, [r7, #38]	@ zero_extendqisi2
 1008 0030 0122     		movs	r2, #1
 1009 0032 02FA03F3 		lsl	r3, r2, r3
 1010 0036 3B62     		str	r3, [r7, #32]
 261:../source/gpio.c **** 	return ((gpioPortPointer[port]->PDIR) & mask2read);
 1011              		.loc 2 261 0
 1012 0038 97F82730 		ldrb	r3, [r7, #39]	@ zero_extendqisi2
 1013 003c 9B00     		lsls	r3, r3, #2
 1014 003e 07F12802 		add	r2, r7, #40
 1015 0042 1344     		add	r3, r3, r2
 1016 0044 53F81C3C 		ldr	r3, [r3, #-28]
 1017 0048 1A69     		ldr	r2, [r3, #16]
 1018 004a 3B6A     		ldr	r3, [r7, #32]
 1019 004c 1340     		ands	r3, r3, r2
 1020 004e 002B     		cmp	r3, #0
 1021 0050 14BF     		ite	ne
 1022 0052 0123     		movne	r3, #1
 1023 0054 0023     		moveq	r3, #0
 1024 0056 DBB2     		uxtb	r3, r3
 262:../source/gpio.c **** 
 263:../source/gpio.c **** }
 1025              		.loc 2 263 0
 1026 0058 1846     		mov	r0, r3
 1027 005a 2C37     		adds	r7, r7, #44
 1028              		.cfi_def_cfa_offset 12
 1029 005c BD46     		mov	sp, r7
 1030              		.cfi_def_cfa_register 13
 1031              		@ sp needed
 1032 005e B0BC     		pop	{r4, r5, r7}
 1033              		.cfi_restore 7
 1034              		.cfi_restore 5
 1035              		.cfi_restore 4
 1036              		.cfi_def_cfa_offset 0
 1037 0060 7047     		bx	lr
 1038              	.L54:
 1039 0062 00BF     		.align	2
 1040              	.L53:
 1041 0064 1C000000 		.word	.LC2
 1042              		.cfi_endproc
 1043              	.LFE134:
 1045              		.section	.text.isPinValid,"ax",%progbits
 1046              		.align	1
 1047              		.global	isPinValid
 1048              		.syntax unified
 1049              		.thumb
 1050              		.thumb_func
 1051              		.fpu fpv4-sp-d16
 1053              	isPinValid:
 1054              	.LFB135:
 264:../source/gpio.c **** 
 265:../source/gpio.c **** 
 266:../source/gpio.c **** _Bool isPinValid(pin_t pin)
 267:../source/gpio.c **** {
 1055              		.loc 2 267 0
 1056              		.cfi_startproc
 1057              		@ args = 0, pretend = 0, frame = 16
 1058              		@ frame_needed = 1, uses_anonymous_args = 0
 1059              		@ link register save eliminated.
 1060 0000 80B4     		push	{r7}
 1061              		.cfi_def_cfa_offset 4
 1062              		.cfi_offset 7, -4
 1063 0002 85B0     		sub	sp, sp, #20
 1064              		.cfi_def_cfa_offset 24
 1065 0004 00AF     		add	r7, sp, #0
 1066              		.cfi_def_cfa_register 7
 1067 0006 0346     		mov	r3, r0
 1068 0008 FB71     		strb	r3, [r7, #7]
 268:../source/gpio.c **** 	_Bool ret = false;
 1069              		.loc 2 268 0
 1070 000a 0023     		movs	r3, #0
 1071 000c FB73     		strb	r3, [r7, #15]
 269:../source/gpio.c **** 	if((pin >= PORTNUM2PIN(PA,0)) && (pin <= PORTNUM2PIN(PE,31)))
 1072              		.loc 2 269 0
 1073 000e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1074 0010 9F2B     		cmp	r3, #159
 1075 0012 01D8     		bhi	.L56
 270:../source/gpio.c **** 	{
 271:../source/gpio.c **** 		ret = true;
 1076              		.loc 2 271 0
 1077 0014 0123     		movs	r3, #1
 1078 0016 FB73     		strb	r3, [r7, #15]
 1079              	.L56:
 272:../source/gpio.c **** 	}
 273:../source/gpio.c **** 
 274:../source/gpio.c **** 	return ret;
 1080              		.loc 2 274 0
 1081 0018 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 275:../source/gpio.c **** }
 1082              		.loc 2 275 0
 1083 001a 1846     		mov	r0, r3
 1084 001c 1437     		adds	r7, r7, #20
 1085              		.cfi_def_cfa_offset 4
 1086 001e BD46     		mov	sp, r7
 1087              		.cfi_def_cfa_register 13
 1088              		@ sp needed
 1089 0020 5DF8047B 		ldr	r7, [sp], #4
 1090              		.cfi_restore 7
 1091              		.cfi_def_cfa_offset 0
 1092 0024 7047     		bx	lr
 1093              		.cfi_endproc
 1094              	.LFE135:
 1096              		.section	.text.setPCRmux,"ax",%progbits
 1097              		.align	1
 1098              		.global	setPCRmux
 1099              		.syntax unified
 1100              		.thumb
 1101              		.thumb_func
 1102              		.fpu fpv4-sp-d16
 1104              	setPCRmux:
 1105              	.LFB136:
 276:../source/gpio.c **** 
 277:../source/gpio.c **** void setPCRmux(PORT_Type * p2port, uint8_t numPin, uint8_t mux)
 278:../source/gpio.c **** {
 1106              		.loc 2 278 0
 1107              		.cfi_startproc
 1108              		@ args = 0, pretend = 0, frame = 16
 1109              		@ frame_needed = 1, uses_anonymous_args = 0
 1110              		@ link register save eliminated.
 1111 0000 80B4     		push	{r7}
 1112              		.cfi_def_cfa_offset 4
 1113              		.cfi_offset 7, -4
 1114 0002 85B0     		sub	sp, sp, #20
 1115              		.cfi_def_cfa_offset 24
 1116 0004 00AF     		add	r7, sp, #0
 1117              		.cfi_def_cfa_register 7
 1118 0006 7860     		str	r0, [r7, #4]
 1119 0008 0B46     		mov	r3, r1
 1120 000a FB70     		strb	r3, [r7, #3]
 1121 000c 1346     		mov	r3, r2
 1122 000e BB70     		strb	r3, [r7, #2]
 279:../source/gpio.c **** 	uint32_t actualPCR = (p2port->PCR)[numPin]; //obtengo el antiguo PCR para luego actualizarlo
 1123              		.loc 2 279 0
 1124 0010 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 1125 0012 7B68     		ldr	r3, [r7, #4]
 1126 0014 53F82230 		ldr	r3, [r3, r2, lsl #2]
 1127 0018 FB60     		str	r3, [r7, #12]
 280:../source/gpio.c **** 	actualPCR = (actualPCR) & (~PORT_PCR_MUX_MASK); //elimino el contenido anterior del mux del PCR
 1128              		.loc 2 280 0
 1129 001a FB68     		ldr	r3, [r7, #12]
 1130 001c 23F4E063 		bic	r3, r3, #1792
 1131 0020 FB60     		str	r3, [r7, #12]
 281:../source/gpio.c **** 	actualPCR = actualPCR | PORT_PCR_MUX(mux); //ingreso el mux con el contenido deseado por el usuari
 1132              		.loc 2 281 0
 1133 0022 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 1134 0024 1B02     		lsls	r3, r3, #8
 1135 0026 03F4E063 		and	r3, r3, #1792
 1136 002a FA68     		ldr	r2, [r7, #12]
 1137 002c 1343     		orrs	r3, r3, r2
 1138 002e FB60     		str	r3, [r7, #12]
 282:../source/gpio.c **** 	(p2port->PCR)[numPin] = actualPCR; //finalmente actualizo el PCR
 1139              		.loc 2 282 0
 1140 0030 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 1141 0032 7B68     		ldr	r3, [r7, #4]
 1142 0034 F968     		ldr	r1, [r7, #12]
 1143 0036 43F82210 		str	r1, [r3, r2, lsl #2]
 283:../source/gpio.c **** 
 284:../source/gpio.c **** }
 1144              		.loc 2 284 0
 1145 003a 00BF     		nop
 1146 003c 1437     		adds	r7, r7, #20
 1147              		.cfi_def_cfa_offset 4
 1148 003e BD46     		mov	sp, r7
 1149              		.cfi_def_cfa_register 13
 1150              		@ sp needed
 1151 0040 5DF8047B 		ldr	r7, [sp], #4
 1152              		.cfi_restore 7
 1153              		.cfi_def_cfa_offset 0
 1154 0044 7047     		bx	lr
 1155              		.cfi_endproc
 1156              	.LFE136:
 1158              		.section	.text.setPassiveFilter,"ax",%progbits
 1159              		.align	1
 1160              		.global	setPassiveFilter
 1161              		.syntax unified
 1162              		.thumb
 1163              		.thumb_func
 1164              		.fpu fpv4-sp-d16
 1166              	setPassiveFilter:
 1167              	.LFB137:
 285:../source/gpio.c **** 
 286:../source/gpio.c **** void setPassiveFilter(pin_t pin)
 287:../source/gpio.c **** {
 1168              		.loc 2 287 0
 1169              		.cfi_startproc
 1170              		@ args = 0, pretend = 0, frame = 40
 1171              		@ frame_needed = 1, uses_anonymous_args = 0
 1172              		@ link register save eliminated.
 1173 0000 B0B4     		push	{r4, r5, r7}
 1174              		.cfi_def_cfa_offset 12
 1175              		.cfi_offset 4, -12
 1176              		.cfi_offset 5, -8
 1177              		.cfi_offset 7, -4
 1178 0002 8BB0     		sub	sp, sp, #44
 1179              		.cfi_def_cfa_offset 56
 1180 0004 00AF     		add	r7, sp, #0
 1181              		.cfi_def_cfa_register 7
 1182 0006 0346     		mov	r3, r0
 1183 0008 FB71     		strb	r3, [r7, #7]
 288:../source/gpio.c **** 	uint8_t port = PIN2PORT(pin);
 1184              		.loc 2 288 0
 1185 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1186 000c 5B09     		lsrs	r3, r3, #5
 1187 000e 87F82730 		strb	r3, [r7, #39]
 289:../source/gpio.c **** 	uint8_t numPin = PIN2NUM(pin);
 1188              		.loc 2 289 0
 1189 0012 FB79     		ldrb	r3, [r7, #7]
 1190 0014 03F01F03 		and	r3, r3, #31
 1191 0018 87F82630 		strb	r3, [r7, #38]
 290:../source/gpio.c **** 	PORT_Type * portPointer[] = PORT_BASE_PTRS;
 1192              		.loc 2 290 0
 1193 001c 144B     		ldr	r3, .L60
 1194 001e 07F10C04 		add	r4, r7, #12
 1195 0022 1D46     		mov	r5, r3
 1196 0024 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 1197 0026 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 1198 0028 2B68     		ldr	r3, [r5]
 1199 002a 2360     		str	r3, [r4]
 291:../source/gpio.c **** 	uint32_t maskPFE = (HIGH << PORT_PCR_PFE_SHIFT);
 1200              		.loc 2 291 0
 1201 002c 1023     		movs	r3, #16
 1202 002e 3B62     		str	r3, [r7, #32]
 292:../source/gpio.c **** 	(portPointer[port]->PCR)[numPin] = ((portPointer[port]->PCR)[numPin] | maskPFE);
 1203              		.loc 2 292 0
 1204 0030 97F82730 		ldrb	r3, [r7, #39]	@ zero_extendqisi2
 1205 0034 9B00     		lsls	r3, r3, #2
 1206 0036 07F12802 		add	r2, r7, #40
 1207 003a 1344     		add	r3, r3, r2
 1208 003c 53F81C3C 		ldr	r3, [r3, #-28]
 1209 0040 97F82620 		ldrb	r2, [r7, #38]	@ zero_extendqisi2
 1210 0044 53F82200 		ldr	r0, [r3, r2, lsl #2]
 1211 0048 97F82730 		ldrb	r3, [r7, #39]	@ zero_extendqisi2
 1212 004c 9B00     		lsls	r3, r3, #2
 1213 004e 07F12802 		add	r2, r7, #40
 1214 0052 1344     		add	r3, r3, r2
 1215 0054 53F81C3C 		ldr	r3, [r3, #-28]
 1216 0058 97F82620 		ldrb	r2, [r7, #38]	@ zero_extendqisi2
 1217 005c 396A     		ldr	r1, [r7, #32]
 1218 005e 0143     		orrs	r1, r1, r0
 1219 0060 43F82210 		str	r1, [r3, r2, lsl #2]
 293:../source/gpio.c **** }
 1220              		.loc 2 293 0
 1221 0064 00BF     		nop
 1222 0066 2C37     		adds	r7, r7, #44
 1223              		.cfi_def_cfa_offset 12
 1224 0068 BD46     		mov	sp, r7
 1225              		.cfi_def_cfa_register 13
 1226              		@ sp needed
 1227 006a B0BC     		pop	{r4, r5, r7}
 1228              		.cfi_restore 7
 1229              		.cfi_restore 5
 1230              		.cfi_restore 4
 1231              		.cfi_def_cfa_offset 0
 1232 006c 7047     		bx	lr
 1233              	.L61:
 1234 006e 00BF     		.align	2
 1235              	.L60:
 1236 0070 08000000 		.word	.LC1
 1237              		.cfi_endproc
 1238              	.LFE137:
 1240              		.section	.text.setPCRpullEnable,"ax",%progbits
 1241              		.align	1
 1242              		.global	setPCRpullEnable
 1243              		.syntax unified
 1244              		.thumb
 1245              		.thumb_func
 1246              		.fpu fpv4-sp-d16
 1248              	setPCRpullEnable:
 1249              	.LFB138:
 294:../source/gpio.c **** 
 295:../source/gpio.c **** void setPCRpullEnable(PORT_Type * portPointer, uint8_t numPin)
 296:../source/gpio.c **** {
 1250              		.loc 2 296 0
 1251              		.cfi_startproc
 1252              		@ args = 0, pretend = 0, frame = 16
 1253              		@ frame_needed = 1, uses_anonymous_args = 0
 1254              		@ link register save eliminated.
 1255 0000 80B4     		push	{r7}
 1256              		.cfi_def_cfa_offset 4
 1257              		.cfi_offset 7, -4
 1258 0002 85B0     		sub	sp, sp, #20
 1259              		.cfi_def_cfa_offset 24
 1260 0004 00AF     		add	r7, sp, #0
 1261              		.cfi_def_cfa_register 7
 1262 0006 7860     		str	r0, [r7, #4]
 1263 0008 0B46     		mov	r3, r1
 1264 000a FB70     		strb	r3, [r7, #3]
 297:../source/gpio.c **** 	uint32_t maskPE = (HIGH << PORT_PCR_PE_SHIFT);
 1265              		.loc 2 297 0
 1266 000c 0223     		movs	r3, #2
 1267 000e FB60     		str	r3, [r7, #12]
 298:../source/gpio.c **** 	(portPointer->PCR)[numPin] = ((portPointer->PCR)[numPin] | maskPE);
 1268              		.loc 2 298 0
 1269 0010 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 1270 0012 7B68     		ldr	r3, [r7, #4]
 1271 0014 53F82210 		ldr	r1, [r3, r2, lsl #2]
 1272 0018 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 1273 001a FB68     		ldr	r3, [r7, #12]
 1274 001c 1943     		orrs	r1, r1, r3
 1275 001e 7B68     		ldr	r3, [r7, #4]
 1276 0020 43F82210 		str	r1, [r3, r2, lsl #2]
 299:../source/gpio.c **** }
 1277              		.loc 2 299 0
 1278 0024 00BF     		nop
 1279 0026 1437     		adds	r7, r7, #20
 1280              		.cfi_def_cfa_offset 4
 1281 0028 BD46     		mov	sp, r7
 1282              		.cfi_def_cfa_register 13
 1283              		@ sp needed
 1284 002a 5DF8047B 		ldr	r7, [sp], #4
 1285              		.cfi_restore 7
 1286              		.cfi_def_cfa_offset 0
 1287 002e 7047     		bx	lr
 1288              		.cfi_endproc
 1289              	.LFE138:
 1291              		.section	.text.setPCRpullUp,"ax",%progbits
 1292              		.align	1
 1293              		.global	setPCRpullUp
 1294              		.syntax unified
 1295              		.thumb
 1296              		.thumb_func
 1297              		.fpu fpv4-sp-d16
 1299              	setPCRpullUp:
 1300              	.LFB139:
 300:../source/gpio.c **** void setPCRpullUp(PORT_Type * portPointer, uint8_t numPin)
 301:../source/gpio.c **** {
 1301              		.loc 2 301 0
 1302              		.cfi_startproc
 1303              		@ args = 0, pretend = 0, frame = 16
 1304              		@ frame_needed = 1, uses_anonymous_args = 0
 1305              		@ link register save eliminated.
 1306 0000 80B4     		push	{r7}
 1307              		.cfi_def_cfa_offset 4
 1308              		.cfi_offset 7, -4
 1309 0002 85B0     		sub	sp, sp, #20
 1310              		.cfi_def_cfa_offset 24
 1311 0004 00AF     		add	r7, sp, #0
 1312              		.cfi_def_cfa_register 7
 1313 0006 7860     		str	r0, [r7, #4]
 1314 0008 0B46     		mov	r3, r1
 1315 000a FB70     		strb	r3, [r7, #3]
 302:../source/gpio.c **** 	uint32_t maskPE = (HIGH << PORT_PCR_PS_SHIFT);
 1316              		.loc 2 302 0
 1317 000c 0123     		movs	r3, #1
 1318 000e FB60     		str	r3, [r7, #12]
 303:../source/gpio.c **** 	(portPointer->PCR)[numPin] = ((portPointer->PCR)[numPin] | maskPE);
 1319              		.loc 2 303 0
 1320 0010 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 1321 0012 7B68     		ldr	r3, [r7, #4]
 1322 0014 53F82210 		ldr	r1, [r3, r2, lsl #2]
 1323 0018 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 1324 001a FB68     		ldr	r3, [r7, #12]
 1325 001c 1943     		orrs	r1, r1, r3
 1326 001e 7B68     		ldr	r3, [r7, #4]
 1327 0020 43F82210 		str	r1, [r3, r2, lsl #2]
 304:../source/gpio.c **** }
 1328              		.loc 2 304 0
 1329 0024 00BF     		nop
 1330 0026 1437     		adds	r7, r7, #20
 1331              		.cfi_def_cfa_offset 4
 1332 0028 BD46     		mov	sp, r7
 1333              		.cfi_def_cfa_register 13
 1334              		@ sp needed
 1335 002a 5DF8047B 		ldr	r7, [sp], #4
 1336              		.cfi_restore 7
 1337              		.cfi_def_cfa_offset 0
 1338 002e 7047     		bx	lr
 1339              		.cfi_endproc
 1340              	.LFE139:
 1342              		.section	.text.setPCRpullDown,"ax",%progbits
 1343              		.align	1
 1344              		.global	setPCRpullDown
 1345              		.syntax unified
 1346              		.thumb
 1347              		.thumb_func
 1348              		.fpu fpv4-sp-d16
 1350              	setPCRpullDown:
 1351              	.LFB140:
 305:../source/gpio.c **** void setPCRpullDown(PORT_Type * portPointer, uint8_t numPin)
 306:../source/gpio.c **** {
 1352              		.loc 2 306 0
 1353              		.cfi_startproc
 1354              		@ args = 0, pretend = 0, frame = 16
 1355              		@ frame_needed = 1, uses_anonymous_args = 0
 1356              		@ link register save eliminated.
 1357 0000 80B4     		push	{r7}
 1358              		.cfi_def_cfa_offset 4
 1359              		.cfi_offset 7, -4
 1360 0002 85B0     		sub	sp, sp, #20
 1361              		.cfi_def_cfa_offset 24
 1362 0004 00AF     		add	r7, sp, #0
 1363              		.cfi_def_cfa_register 7
 1364 0006 7860     		str	r0, [r7, #4]
 1365 0008 0B46     		mov	r3, r1
 1366 000a FB70     		strb	r3, [r7, #3]
 307:../source/gpio.c **** 	uint32_t maskPE = (HIGH << PORT_PCR_PE_SHIFT);
 1367              		.loc 2 307 0
 1368 000c 0223     		movs	r3, #2
 1369 000e FB60     		str	r3, [r7, #12]
 308:../source/gpio.c **** 	(portPointer->PCR)[numPin] = ((portPointer->PCR)[numPin] & (~maskPE));
 1370              		.loc 2 308 0
 1371 0010 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 1372 0012 7B68     		ldr	r3, [r7, #4]
 1373 0014 53F82210 		ldr	r1, [r3, r2, lsl #2]
 1374 0018 FB68     		ldr	r3, [r7, #12]
 1375 001a DB43     		mvns	r3, r3
 1376 001c FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 1377 001e 1940     		ands	r1, r1, r3
 1378 0020 7B68     		ldr	r3, [r7, #4]
 1379 0022 43F82210 		str	r1, [r3, r2, lsl #2]
 309:../source/gpio.c **** }
 1380              		.loc 2 309 0
 1381 0026 00BF     		nop
 1382 0028 1437     		adds	r7, r7, #20
 1383              		.cfi_def_cfa_offset 4
 1384 002a BD46     		mov	sp, r7
 1385              		.cfi_def_cfa_register 13
 1386              		@ sp needed
 1387 002c 5DF8047B 		ldr	r7, [sp], #4
 1388              		.cfi_restore 7
 1389              		.cfi_def_cfa_offset 0
 1390 0030 7047     		bx	lr
 1391              		.cfi_endproc
 1392              	.LFE140:
 1394              		.section	.text.setGPIOddr,"ax",%progbits
 1395              		.align	1
 1396              		.global	setGPIOddr
 1397              		.syntax unified
 1398              		.thumb
 1399              		.thumb_func
 1400              		.fpu fpv4-sp-d16
 1402              	setGPIOddr:
 1403              	.LFB141:
 310:../source/gpio.c **** 
 311:../source/gpio.c **** 
 312:../source/gpio.c **** void setGPIOddr(GPIO_Type * p2port, uint8_t numPin, uint32_t mode)
 313:../source/gpio.c **** {
 1404              		.loc 2 313 0
 1405              		.cfi_startproc
 1406              		@ args = 0, pretend = 0, frame = 24
 1407              		@ frame_needed = 1, uses_anonymous_args = 0
 1408              		@ link register save eliminated.
 1409 0000 80B4     		push	{r7}
 1410              		.cfi_def_cfa_offset 4
 1411              		.cfi_offset 7, -4
 1412 0002 87B0     		sub	sp, sp, #28
 1413              		.cfi_def_cfa_offset 32
 1414 0004 00AF     		add	r7, sp, #0
 1415              		.cfi_def_cfa_register 7
 1416 0006 F860     		str	r0, [r7, #12]
 1417 0008 0B46     		mov	r3, r1
 1418 000a 7A60     		str	r2, [r7, #4]
 1419 000c FB72     		strb	r3, [r7, #11]
 314:../source/gpio.c **** 	uint32_t maskDDR = (mode << numPin);  //mode es 1 o 0 dependiendo si es INPUT o OUTPUT
 1420              		.loc 2 314 0
 1421 000e FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 1422 0010 7A68     		ldr	r2, [r7, #4]
 1423 0012 02FA03F3 		lsl	r3, r2, r3
 1424 0016 7B61     		str	r3, [r7, #20]
 315:../source/gpio.c **** 	p2port->PDDR = ((p2port->PDDR) | maskDDR);
 1425              		.loc 2 315 0
 1426 0018 FB68     		ldr	r3, [r7, #12]
 1427 001a 5A69     		ldr	r2, [r3, #20]
 1428 001c 7B69     		ldr	r3, [r7, #20]
 1429 001e 1A43     		orrs	r2, r2, r3
 1430 0020 FB68     		ldr	r3, [r7, #12]
 1431 0022 5A61     		str	r2, [r3, #20]
 316:../source/gpio.c **** 
 317:../source/gpio.c **** }
 1432              		.loc 2 317 0
 1433 0024 00BF     		nop
 1434 0026 1C37     		adds	r7, r7, #28
 1435              		.cfi_def_cfa_offset 4
 1436 0028 BD46     		mov	sp, r7
 1437              		.cfi_def_cfa_register 13
 1438              		@ sp needed
 1439 002a 5DF8047B 		ldr	r7, [sp], #4
 1440              		.cfi_restore 7
 1441              		.cfi_def_cfa_offset 0
 1442 002e 7047     		bx	lr
 1443              		.cfi_endproc
 1444              	.LFE141:
 1446              		.section	.text.setGPIOdataOut,"ax",%progbits
 1447              		.align	1
 1448              		.global	setGPIOdataOut
 1449              		.syntax unified
 1450              		.thumb
 1451              		.thumb_func
 1452              		.fpu fpv4-sp-d16
 1454              	setGPIOdataOut:
 1455              	.LFB142:
 318:../source/gpio.c **** 
 319:../source/gpio.c **** void setGPIOdataOut(GPIO_Type * gpioPortPointer, uint8_t numPin, _Bool value)
 320:../source/gpio.c **** {
 1456              		.loc 2 320 0
 1457              		.cfi_startproc
 1458              		@ args = 0, pretend = 0, frame = 16
 1459              		@ frame_needed = 1, uses_anonymous_args = 0
 1460              		@ link register save eliminated.
 1461 0000 80B4     		push	{r7}
 1462              		.cfi_def_cfa_offset 4
 1463              		.cfi_offset 7, -4
 1464 0002 85B0     		sub	sp, sp, #20
 1465              		.cfi_def_cfa_offset 24
 1466 0004 00AF     		add	r7, sp, #0
 1467              		.cfi_def_cfa_register 7
 1468 0006 7860     		str	r0, [r7, #4]
 1469 0008 0B46     		mov	r3, r1
 1470 000a FB70     		strb	r3, [r7, #3]
 1471 000c 1346     		mov	r3, r2
 1472 000e BB70     		strb	r3, [r7, #2]
 321:../source/gpio.c **** 	uint32_t maskDataOut = (uint32_t)(value << numPin);
 1473              		.loc 2 321 0
 1474 0010 BA78     		ldrb	r2, [r7, #2]	@ zero_extendqisi2
 1475 0012 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1476 0014 02FA03F3 		lsl	r3, r2, r3
 1477 0018 FB60     		str	r3, [r7, #12]
 322:../source/gpio.c **** 	uint32_t mask2delete = ~((uint32_t)(1 << numPin));
 1478              		.loc 2 322 0
 1479 001a FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1480 001c 0122     		movs	r2, #1
 1481 001e 02FA03F3 		lsl	r3, r2, r3
 1482 0022 DB43     		mvns	r3, r3
 1483 0024 BB60     		str	r3, [r7, #8]
 323:../source/gpio.c **** 	gpioPortPointer->PDOR = (gpioPortPointer->PDOR & mask2delete);
 1484              		.loc 2 323 0
 1485 0026 7B68     		ldr	r3, [r7, #4]
 1486 0028 1A68     		ldr	r2, [r3]
 1487 002a BB68     		ldr	r3, [r7, #8]
 1488 002c 1A40     		ands	r2, r2, r3
 1489 002e 7B68     		ldr	r3, [r7, #4]
 1490 0030 1A60     		str	r2, [r3]
 324:../source/gpio.c **** 	gpioPortPointer->PDOR = (gpioPortPointer->PDOR | maskDataOut);
 1491              		.loc 2 324 0
 1492 0032 7B68     		ldr	r3, [r7, #4]
 1493 0034 1A68     		ldr	r2, [r3]
 1494 0036 FB68     		ldr	r3, [r7, #12]
 1495 0038 1A43     		orrs	r2, r2, r3
 1496 003a 7B68     		ldr	r3, [r7, #4]
 1497 003c 1A60     		str	r2, [r3]
 325:../source/gpio.c **** }
 1498              		.loc 2 325 0
 1499 003e 00BF     		nop
 1500 0040 1437     		adds	r7, r7, #20
 1501              		.cfi_def_cfa_offset 4
 1502 0042 BD46     		mov	sp, r7
 1503              		.cfi_def_cfa_register 13
 1504              		@ sp needed
 1505 0044 5DF8047B 		ldr	r7, [sp], #4
 1506              		.cfi_restore 7
 1507              		.cfi_def_cfa_offset 0
 1508 0048 7047     		bx	lr
 1509              		.cfi_endproc
 1510              	.LFE142:
 1512              		.section	.text.setPCRirqc,"ax",%progbits
 1513              		.align	1
 1514              		.global	setPCRirqc
 1515              		.syntax unified
 1516              		.thumb
 1517              		.thumb_func
 1518              		.fpu fpv4-sp-d16
 1520              	setPCRirqc:
 1521              	.LFB143:
 326:../source/gpio.c **** 
 327:../source/gpio.c **** void setPCRirqc(PORT_Type * p2port, uint8_t numPin, uint8_t irqMode)
 328:../source/gpio.c **** {
 1522              		.loc 2 328 0
 1523              		.cfi_startproc
 1524              		@ args = 0, pretend = 0, frame = 16
 1525              		@ frame_needed = 1, uses_anonymous_args = 0
 1526              		@ link register save eliminated.
 1527 0000 80B4     		push	{r7}
 1528              		.cfi_def_cfa_offset 4
 1529              		.cfi_offset 7, -4
 1530 0002 85B0     		sub	sp, sp, #20
 1531              		.cfi_def_cfa_offset 24
 1532 0004 00AF     		add	r7, sp, #0
 1533              		.cfi_def_cfa_register 7
 1534 0006 7860     		str	r0, [r7, #4]
 1535 0008 0B46     		mov	r3, r1
 1536 000a FB70     		strb	r3, [r7, #3]
 1537 000c 1346     		mov	r3, r2
 1538 000e BB70     		strb	r3, [r7, #2]
 329:../source/gpio.c **** 	uint32_t actualPCR = (p2port->PCR)[numPin]; //obtengo el antiguo PCR para luego actualizarlo
 1539              		.loc 2 329 0
 1540 0010 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 1541 0012 7B68     		ldr	r3, [r7, #4]
 1542 0014 53F82230 		ldr	r3, [r3, r2, lsl #2]
 1543 0018 FB60     		str	r3, [r7, #12]
 330:../source/gpio.c **** 	actualPCR = actualPCR & (~PORT_PCR_IRQC_MASK);
 1544              		.loc 2 330 0
 1545 001a FB68     		ldr	r3, [r7, #12]
 1546 001c 23F47023 		bic	r3, r3, #983040
 1547 0020 FB60     		str	r3, [r7, #12]
 331:../source/gpio.c **** 	actualPCR = actualPCR | PORT_PCR_IRQC(irqMode);
 1548              		.loc 2 331 0
 1549 0022 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 1550 0024 1B04     		lsls	r3, r3, #16
 1551 0026 03F47023 		and	r3, r3, #983040
 1552 002a FA68     		ldr	r2, [r7, #12]
 1553 002c 1343     		orrs	r3, r3, r2
 1554 002e FB60     		str	r3, [r7, #12]
 332:../source/gpio.c **** 	(p2port->PCR)[numPin] = actualPCR; //finalmente actualizo el PCR
 1555              		.loc 2 332 0
 1556 0030 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 1557 0032 7B68     		ldr	r3, [r7, #4]
 1558 0034 F968     		ldr	r1, [r7, #12]
 1559 0036 43F82210 		str	r1, [r3, r2, lsl #2]
 333:../source/gpio.c **** }
 1560              		.loc 2 333 0
 1561 003a 00BF     		nop
 1562 003c 1437     		adds	r7, r7, #20
 1563              		.cfi_def_cfa_offset 4
 1564 003e BD46     		mov	sp, r7
 1565              		.cfi_def_cfa_register 13
 1566              		@ sp needed
 1567 0040 5DF8047B 		ldr	r7, [sp], #4
 1568              		.cfi_restore 7
 1569              		.cfi_def_cfa_offset 0
 1570 0044 7047     		bx	lr
 1571              		.cfi_endproc
 1572              	.LFE143:
 1574              		.text
 1575              	.Letext0:
 1576              		.file 3 "c:\\nxp\\mcuxpressoide_10.2.0_759\\ide\\tools\\redlib\\include\\sys\\libconfig-arm.h"
 1577              		.file 4 "c:\\nxp\\mcuxpressoide_10.2.0_759\\ide\\tools\\redlib\\include\\stdint.h"
 1578              		.file 5 "C:\\Users\\HP\\source\\repos\\TP3-LABmicros\\projectsTP3\\FSKprueba\\CMSIS/MK64F12.h"
 1579              		.file 6 "C:\\Users\\HP\\source\\repos\\TP3-LABmicros\\projectsTP3\\FSKprueba\\CMSIS/system_MK64F12
 1580              		.file 7 "../source/gpio.h"
DEFINED SYMBOLS
                            *ABS*:00000000 gpio.c
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:18     .text.NVIC_EnableIRQ:00000000 $t
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:24     .text.NVIC_EnableIRQ:00000000 NVIC_EnableIRQ
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:64     .text.NVIC_EnableIRQ:00000030 $d
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:73     .bss.p2irqFunctions:00000000 p2irqFunctions
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:70     .bss.p2irqFunctions:00000000 $d
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:76     .rodata:00000000 $d
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:91     .text.gpioIRQ:00000000 $t
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:98     .text.gpioIRQ:00000000 gpioIRQ
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:1053   .text.isPinValid:00000000 isPinValid
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:1520   .text.setPCRirqc:00000000 setPCRirqc
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:200    .text.gpioIRQ:000000b4 $d
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:207    .text.PORTX_IRQHandler:00000000 $t
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:214    .text.PORTX_IRQHandler:00000000 PORTX_IRQHandler
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:322    .text.PORTX_IRQHandler:000000b4 $d
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:328    .text.PORTA_IRQHandler:00000000 $t
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:335    .text.PORTA_IRQHandler:00000000 PORTA_IRQHandler
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:357    .text.PORTB_IRQHandler:00000000 $t
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:364    .text.PORTB_IRQHandler:00000000 PORTB_IRQHandler
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:386    .text.PORTC_IRQHandler:00000000 $t
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:393    .text.PORTC_IRQHandler:00000000 PORTC_IRQHandler
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:415    .text.PORTD_IRQHandler:00000000 $t
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:422    .text.PORTD_IRQHandler:00000000 PORTD_IRQHandler
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:444    .text.PORTE_IRQHandler:00000000 $t
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:451    .text.PORTE_IRQHandler:00000000 PORTE_IRQHandler
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:481    .text.gpioMode:00000000 $t
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:488    .text.gpioMode:00000000 gpioMode
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:1104   .text.setPCRmux:00000000 setPCRmux
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:1248   .text.setPCRpullEnable:00000000 setPCRpullEnable
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:1299   .text.setPCRpullUp:00000000 setPCRpullUp
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:1350   .text.setPCRpullDown:00000000 setPCRpullDown
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:1402   .text.setGPIOddr:00000000 setGPIOddr
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:622    .text.gpioMode:000000fc $d
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:628    .text.clockGating:00000000 $t
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:635    .text.clockGating:00000000 clockGating
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:665    .text.clockGating:00000020 $d
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:670    .text.clockGating:00000034 $t
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:772    .text.clockGating:000000ec $d
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:777    .text.gpioWrite:00000000 $t
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:784    .text.gpioWrite:00000000 gpioWrite
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:1454   .text.setGPIOdataOut:00000000 setGPIOdataOut
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:859    .text.gpioWrite:0000007c $d
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:864    .text.gpioToggle:00000000 $t
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:871    .text.gpioToggle:00000000 gpioToggle
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:960    .text.gpioToggle:00000098 $d
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:965    .text.gpioRead:00000000 $t
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:972    .text.gpioRead:00000000 gpioRead
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:1041   .text.gpioRead:00000064 $d
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:1046   .text.isPinValid:00000000 $t
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:1097   .text.setPCRmux:00000000 $t
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:1159   .text.setPassiveFilter:00000000 $t
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:1166   .text.setPassiveFilter:00000000 setPassiveFilter
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:1236   .text.setPassiveFilter:00000070 $d
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:1241   .text.setPCRpullEnable:00000000 $t
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:1292   .text.setPCRpullUp:00000000 $t
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:1343   .text.setPCRpullDown:00000000 $t
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:1395   .text.setGPIOddr:00000000 $t
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:1447   .text.setGPIOdataOut:00000000 $t
C:\Users\HP\AppData\Local\Temp\ccgHtFWo.s:1513   .text.setPCRirqc:00000000 $t
                           .group:00000000 wm4.0.33db8b643112917ec54934b4f2c2f387
                           .group:00000000 wm4.redlib_version.h.16.f905717e4b3a91dcbdbb631865150df4
                           .group:00000000 wm4.libconfigarm.h.18.1ad1d24f96d0dc8c4cf52dc19b0aa2c7
                           .group:00000000 wm4.stdint.h.30.079ac5d9930c76ab215c1ab68adcbe08
                           .group:00000000 wm4.stdbool.h.15.fddf1cb2402fd739d8e2516677869231
                           .group:00000000 wm4.MK64F12.h.105.e884e5c80776532d2ec0f5c21e2ea7cb
                           .group:00000000 wm4.core_cm4.h.42.42f38327ee0970d80f60117e6a3ba2b0
                           .group:00000000 wm4.cmsis_gcc.h.36.39970cb43ce4b53c82644a1f9bc2eab9
                           .group:00000000 wm4.core_cm4.h.223.7b48c9958ef5573320c4765074c8b0ce
                           .group:00000000 wm4.system_MK64F12.h.109.c6d21568e03be21b21c922eb7345d6e3
                           .group:00000000 wm4.MK64F12.h.475.cafa8e1e521f96f0b72de286863a6df7
                           .group:00000000 wm4.gpio.h.31.2c1daf520f2f2f60b95a89a8b3fffa6e

NO UNDEFINED SYMBOLS
