<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-failed">
description: nested replication operator simulation test
rc: 10 (means success: 0)
should_fail: 0
tags: 11.4.12.1
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-11
top_module: 
type: simulation parsing
mode: simulation
files: <a href="../../../tests/chapter-11/11.4.12.1--nested_repl_op-sim.sv.html" target="file-frame">tests/chapter-11/11.4.12.1--nested_repl_op-sim.sv</a>
defines: 
time_elapsed: 1.208s
ram usage: 41560 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpetan4yxf/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/tests/chapter-11 <a href="../../../tests/chapter-11/11.4.12.1--nested_repl_op-sim.sv.html" target="file-frame">tests/chapter-11/11.4.12.1--nested_repl_op-sim.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../tests/chapter-11/11.4.12.1--nested_repl_op-sim.sv.html#l-7" target="file-frame">tests/chapter-11/11.4.12.1--nested_repl_op-sim.sv:7</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../tests/chapter-11/11.4.12.1--nested_repl_op-sim.sv.html#l-7" target="file-frame">tests/chapter-11/11.4.12.1--nested_repl_op-sim.sv:7</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../tests/chapter-11/11.4.12.1--nested_repl_op-sim.sv.html#l-7" target="file-frame">tests/chapter-11/11.4.12.1--nested_repl_op-sim.sv:7</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
design: (work@top), id:36
|vpiName:work@top
|uhdmallPackages:
\_package: builtin, id:37, parent:work@top
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:38
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:39
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:40
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:41
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallModules:
\_module: work@top, id:42, file:<a href="../../../tests/chapter-11/11.4.12.1--nested_repl_op-sim.sv.html" target="file-frame">tests/chapter-11/11.4.12.1--nested_repl_op-sim.sv</a>, line:7, parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiProcess:
  \_initial: , id:0
    |vpiStmt:
    \_begin: , id:1, line:15
      |vpiFullName:work@top
      |vpiStmt:
      \_assignment: , id:10, line:16
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (a), id:2, line:16
          |vpiName:a
          |vpiFullName:work@top.a
        |vpiRhs:
        \_operation: , id:3, line:16
          |vpiOpType:33
          |vpiOperand:
          \_operation: , id:4, line:16
            |vpiOpType:34
            |vpiOperand:
            \_constant: , id:5, line:16
              |vpiConstType:7
              |vpiSize:32
              |INT:3
            |vpiOperand:
            \_operation: , id:7, line:16
              |vpiOperand:
              \_ref_obj: (b), id:6, line:16
                |vpiName:b
              |vpiOperand:
              \_unsupported_expr: , id:8, line:7
          |vpiOperand:
          \_ref_obj: (d), id:9, line:16
            |vpiName:d
      |vpiStmt:
      \_sys_func_call: ($display), id:11, line:17
        |vpiName:$display
        |vpiArgument:
        \_constant: , id:12, line:17
          |vpiConstType:6
          |vpiSize:37
          |STRING:&#34;:assert: (0b1001100110011111 == %d)&#34;
        |vpiArgument:
        \_ref_obj: (a), id:13, line:17
          |vpiName:a
  |vpiNet:
  \_logic_net: (a), id:43, line:9
    |vpiName:a
    |vpiFullName:work@top.a
  |vpiNet:
  \_logic_net: (b), id:44, line:11
    |vpiName:b
    |vpiFullName:work@top.b
  |vpiNet:
  \_logic_net: (c), id:45, line:12
    |vpiName:c
    |vpiFullName:work@top.c
  |vpiNet:
  \_logic_net: (d), id:46, line:13
    |vpiName:d
    |vpiFullName:work@top.d
|uhdmtopModules:
\_module: work@top (work@top), id:47, file:<a href="../../../tests/chapter-11/11.4.12.1--nested_repl_op-sim.sv.html" target="file-frame">tests/chapter-11/11.4.12.1--nested_repl_op-sim.sv</a>, line:7
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiNet:
  \_logic_net: (a), id:17, line:9, parent:work@top
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiRange:
    \_range: , id:16
      |vpiLeftRange:
      \_constant: , id:14
        |INT:15
      |vpiRightRange:
      \_constant: , id:15
        |INT:0
  |vpiRegArray:
  \_array_var: , id:18
    |vpiReg:
    \_logic_var: (b), id:22, line:11
      |vpiName:b
      |vpiRange:
      \_range: , id:21
        |vpiLeftRange:
        \_constant: , id:19
          |INT:1
        |vpiRightRange:
        \_constant: , id:20
          |INT:0
      |vpiExpr:
      \_constant: , id:23, line:11
        |vpiConstType:3
        |vpiSize:2
        |BIN:2&#39;b10
  |vpiRegArray:
  \_array_var: , id:24
    |vpiReg:
    \_logic_var: (c), id:28, line:12
      |vpiName:c
      |vpiRange:
      \_range: , id:27
        |vpiLeftRange:
        \_constant: , id:25
          |INT:1
        |vpiRightRange:
        \_constant: , id:26
          |INT:0
      |vpiExpr:
      \_constant: , id:29, line:12
        |vpiConstType:3
        |vpiSize:2
        |BIN:2&#39;b01
  |vpiRegArray:
  \_array_var: , id:30
    |vpiReg:
    \_logic_var: (d), id:34, line:13
      |vpiName:d
      |vpiRange:
      \_range: , id:33
        |vpiLeftRange:
        \_constant: , id:31
          |INT:3
        |vpiRightRange:
        \_constant: , id:32
          |INT:0
      |vpiExpr:
      \_constant: , id:35, line:13
        |vpiConstType:3
        |vpiSize:4
        |BIN:4&#39;b1111

Object: work_top of type 32 @ 7
Object:  of type 24 @ 0
Object: work_top of type 4 @ 15
Object:  of type 3 @ 16
Object:  of type 39 @ 16
Object:  of type 39 @ 16
Object:  of type 7 @ 16
Object:  of type 39 @ 16
%Error: 	! Encountered unhandled operation: 0
%Error: Internal Error: ../V3Ast.cpp:341: Null item passed to setOp1p
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 10

</pre>
</body>