Analysis & Synthesis report for Lab7_Part_a
Thu Mar 12 08:25:38 2020
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Source assignments for altsyncram:out_table_rtl_0|altsyncram_ph71:auto_generated
 14. Source assignments for altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated
 15. Parameter Settings for Inferred Entity Instance: altsyncram:out_table_rtl_0
 16. Parameter Settings for Inferred Entity Instance: altsyncram:offset_rtl_0
 17. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 18. altsyncram Parameter Settings by Entity Instance
 19. lpm_mult Parameter Settings by Entity Instance
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Mar 12 08:25:38 2020           ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Standard Edition ;
; Revision Name                      ; Lab7_Part_a                                     ;
; Top-level Entity Name              ; Lab7_Part_a                                     ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 313                                             ;
;     Total combinational functions  ; 309                                             ;
;     Dedicated logic registers      ; 87                                              ;
; Total registers                    ; 87                                              ;
; Total pins                         ; 22                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 801,088                                         ;
; Embedded Multiplier 9-bit elements ; 2                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; Lab7_Part_a        ; Lab7_Part_a        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                             ;
+--------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                 ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                ; Library ;
+--------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------+---------+
; Lab7_Part_a.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/asb0034/Desktop/Lab 7/Lab7_Part_c/Lab7_Part_a.v                                    ;         ;
; uah_fight_song_8_offset.txt                      ; yes             ; Auto-Found File                                       ; C:/Users/asb0034/Desktop/Lab 7/Lab7_Part_c/uah_fight_song_8_offset.txt                      ;         ;
; altsyncram.tdf                                   ; yes             ; Megafunction                                          ; c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf                            ;         ;
; stratix_ram_block.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                     ;         ;
; lpm_mux.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_mux.inc                               ;         ;
; lpm_decode.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_decode.inc                            ;         ;
; aglobal161.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga/16.1/quartus/libraries/megafunctions/aglobal161.inc                            ;         ;
; a_rdenreg.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                             ;         ;
; altrom.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga/16.1/quartus/libraries/megafunctions/altrom.inc                                ;         ;
; altram.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga/16.1/quartus/libraries/megafunctions/altram.inc                                ;         ;
; altdpram.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga/16.1/quartus/libraries/megafunctions/altdpram.inc                              ;         ;
; db/altsyncram_ph71.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/asb0034/Desktop/Lab 7/Lab7_Part_c/db/altsyncram_ph71.tdf                           ;         ;
; db/lab7_part_a.ram1_lab7_part_a_3c24f847.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/asb0034/Desktop/Lab 7/Lab7_Part_c/db/lab7_part_a.ram1_lab7_part_a_3c24f847.hdl.mif ;         ;
; db/altsyncram_fh81.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/asb0034/Desktop/Lab 7/Lab7_Part_c/db/altsyncram_fh81.tdf                           ;         ;
; db/lab7_part_a.ram0_lab7_part_a_3c24f847.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/asb0034/Desktop/Lab 7/Lab7_Part_c/db/lab7_part_a.ram0_lab7_part_a_3c24f847.hdl.mif ;         ;
; db/mux_oob.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/asb0034/Desktop/Lab 7/Lab7_Part_c/db/mux_oob.tdf                                   ;         ;
; lpm_mult.tdf                                     ; yes             ; Megafunction                                          ; c:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_mult.tdf                              ;         ;
; lpm_add_sub.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.inc                           ;         ;
; multcore.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga/16.1/quartus/libraries/megafunctions/multcore.inc                              ;         ;
; bypassff.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga/16.1/quartus/libraries/megafunctions/bypassff.inc                              ;         ;
; altshift.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga/16.1/quartus/libraries/megafunctions/altshift.inc                              ;         ;
; db/mult_36t.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/asb0034/Desktop/Lab 7/Lab7_Part_c/db/mult_36t.tdf                                  ;         ;
+--------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 313       ;
;                                             ;           ;
; Total combinational functions               ; 309       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 98        ;
;     -- 3 input functions                    ; 89        ;
;     -- <=2 input functions                  ; 122       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 162       ;
;     -- arithmetic mode                      ; 147       ;
;                                             ;           ;
; Total registers                             ; 87        ;
;     -- Dedicated logic registers            ; 87        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 22        ;
; Total memory bits                           ; 801088    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 2         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 207       ;
; Total fan-out                               ; 2841      ;
; Average fan-out                             ; 5.06      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                   ;
+----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                              ; Entity Name     ; Library Name ;
+----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------+-----------------+--------------+
; |Lab7_Part_a                           ; 309 (229)           ; 87 (83)                   ; 801088      ; 2            ; 0       ; 1         ; 22   ; 0            ; |Lab7_Part_a                                                                     ; Lab7_Part_a     ; work         ;
;    |altsyncram:offset_rtl_0|           ; 80 (0)              ; 4 (0)                     ; 800288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7_Part_a|altsyncram:offset_rtl_0                                             ; altsyncram      ; work         ;
;       |altsyncram_fh81:auto_generated| ; 80 (0)              ; 4 (4)                     ; 800288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7_Part_a|altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated              ; altsyncram_fh81 ; work         ;
;          |mux_oob:mux2|                ; 80 (80)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7_Part_a|altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|mux_oob:mux2 ; mux_oob         ; work         ;
;    |altsyncram:out_table_rtl_0|        ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7_Part_a|altsyncram:out_table_rtl_0                                          ; altsyncram      ; work         ;
;       |altsyncram_ph71:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7_Part_a|altsyncram:out_table_rtl_0|altsyncram_ph71:auto_generated           ; altsyncram_ph71 ; work         ;
;    |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab7_Part_a|lpm_mult:Mult0                                                      ; lpm_mult        ; work         ;
;       |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab7_Part_a|lpm_mult:Mult0|mult_36t:auto_generated                              ; mult_36t        ; work         ;
+----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                           ;
+----------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------+
; Name                                                                 ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                              ;
+----------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------+
; altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 100036       ; 8            ; --           ; --           ; 800288 ; db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif ;
; altsyncram:out_table_rtl_0|altsyncram_ph71:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800    ; db/Lab7_Part_a.ram1_Lab7_Part_a_3c24f847.hdl.mif ;
+----------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; DtoA_convert.ge[-28]                  ; Stuck at GND due to stuck port data_in ;
; DtoA_convert.ge[-27]                  ; Stuck at GND due to stuck port data_in ;
; DtoA_convert.ge[-26]                  ; Stuck at GND due to stuck port data_in ;
; DtoA_convert.ge[-25]                  ; Stuck at GND due to stuck port data_in ;
; DtoA_convert.ge[-24]                  ; Stuck at GND due to stuck port data_in ;
; DtoA_convert.ge[-23]                  ; Stuck at GND due to stuck port data_in ;
; DtoA_convert.ge[-22]                  ; Stuck at GND due to stuck port data_in ;
; DtoA_convert.ge[-21]                  ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 8 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 87    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 24    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 23    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------+
; Registers Packed Into Inferred Megafunctions ;
+-------------------+-----------------+--------+
; Register Name     ; Megafunction    ; Type   ;
+-------------------+-----------------+--------+
; wave_out1[-14..1] ; out_table_rtl_0 ; RAM    ;
; wave_out2[-6..1]  ; offset_rtl_0    ; RAM    ;
+-------------------+-----------------+--------+


+----------------------------------------------------------------------------------+
; Source assignments for altsyncram:out_table_rtl_0|altsyncram_ph71:auto_generated ;
+---------------------------------+--------------------+------+--------------------+
; Assignment                      ; Value              ; From ; To                 ;
+---------------------------------+--------------------+------+--------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                  ;
+---------------------------------+--------------------+------+--------------------+


+-------------------------------------------------------------------------------+
; Source assignments for altsyncram:offset_rtl_0|altsyncram_fh81:auto_generated ;
+---------------------------------+--------------------+------+-----------------+
; Assignment                      ; Value              ; From ; To              ;
+---------------------------------+--------------------+------+-----------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -               ;
+---------------------------------+--------------------+------+-----------------+


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:out_table_rtl_0                            ;
+------------------------------------+--------------------------------------------------+----------------+
; Parameter Name                     ; Value                                            ; Type           ;
+------------------------------------+--------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped        ;
; OPERATION_MODE                     ; ROM                                              ; Untyped        ;
; WIDTH_A                            ; 16                                               ; Untyped        ;
; WIDTHAD_A                          ; 6                                                ; Untyped        ;
; NUMWORDS_A                         ; 50                                               ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped        ;
; WIDTH_B                            ; 1                                                ; Untyped        ;
; WIDTHAD_B                          ; 1                                                ; Untyped        ;
; NUMWORDS_B                         ; 1                                                ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                           ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped        ;
; BYTE_SIZE                          ; 8                                                ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped        ;
; INIT_FILE                          ; db/Lab7_Part_a.ram1_Lab7_Part_a_3c24f847.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                     ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ph71                                  ; Untyped        ;
+------------------------------------+--------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:offset_rtl_0                               ;
+------------------------------------+--------------------------------------------------+----------------+
; Parameter Name                     ; Value                                            ; Type           ;
+------------------------------------+--------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped        ;
; OPERATION_MODE                     ; ROM                                              ; Untyped        ;
; WIDTH_A                            ; 8                                                ; Untyped        ;
; WIDTHAD_A                          ; 17                                               ; Untyped        ;
; NUMWORDS_A                         ; 100036                                           ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped        ;
; WIDTH_B                            ; 1                                                ; Untyped        ;
; WIDTHAD_B                          ; 1                                                ; Untyped        ;
; NUMWORDS_B                         ; 1                                                ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                           ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped        ;
; BYTE_SIZE                          ; 8                                                ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped        ;
; INIT_FILE                          ; db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                     ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_fh81                                  ; Untyped        ;
+------------------------------------+--------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                       ;
+-------------------------------------------+----------------------------+
; Name                                      ; Value                      ;
+-------------------------------------------+----------------------------+
; Number of entity instances                ; 2                          ;
; Entity Instance                           ; altsyncram:out_table_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                        ;
;     -- WIDTH_A                            ; 16                         ;
;     -- NUMWORDS_A                         ; 50                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED               ;
;     -- WIDTH_B                            ; 1                          ;
;     -- NUMWORDS_B                         ; 1                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ;
; Entity Instance                           ; altsyncram:offset_rtl_0    ;
;     -- OPERATION_MODE                     ; ROM                        ;
;     -- WIDTH_A                            ; 8                          ;
;     -- NUMWORDS_A                         ; 100036                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED               ;
;     -- WIDTH_B                            ; 1                          ;
;     -- NUMWORDS_B                         ; 1                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ;
+-------------------------------------------+----------------------------+


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 1              ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16             ;
;     -- LPM_WIDTHB                     ; 16             ;
;     -- LPM_WIDTHP                     ; 32             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 22                          ;
; cycloneiii_ff         ; 87                          ;
;     ENA               ; 23                          ;
;     SLD               ; 24                          ;
;     plain             ; 40                          ;
; cycloneiii_lcell_comb ; 309                         ;
;     arith             ; 147                         ;
;         2 data inputs ; 78                          ;
;         3 data inputs ; 69                          ;
;     normal            ; 162                         ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 39                          ;
;         3 data inputs ; 20                          ;
;         4 data inputs ; 98                          ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_ram_block  ; 120                         ;
;                       ;                             ;
; Max LUT depth         ; 4.30                        ;
; Average LUT depth     ; 3.15                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition
    Info: Processing started: Thu Mar 12 08:23:27 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab7_Part_a -c Lab7_Part_a
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file lab7_part_a.v
    Info (12023): Found entity 1: Lab7_Part_a File: C:/Users/asb0034/Desktop/Lab 7/Lab7_Part_c/Lab7_Part_a.v Line: 7
Info (12127): Elaborating entity "Lab7_Part_a" for the top level hierarchy
Warning (10030): Net "out_table.data_a" at Lab7_Part_a.v(16) has no driver or initial value, using a default initial value '0' File: C:/Users/asb0034/Desktop/Lab 7/Lab7_Part_c/Lab7_Part_a.v Line: 16
Warning (10030): Net "out_table.waddr_a" at Lab7_Part_a.v(16) has no driver or initial value, using a default initial value '0' File: C:/Users/asb0034/Desktop/Lab 7/Lab7_Part_c/Lab7_Part_a.v Line: 16
Warning (10030): Net "offset.data_a" at Lab7_Part_a.v(17) has no driver or initial value, using a default initial value '0' File: C:/Users/asb0034/Desktop/Lab 7/Lab7_Part_c/Lab7_Part_a.v Line: 17
Warning (10030): Net "offset.waddr_a" at Lab7_Part_a.v(17) has no driver or initial value, using a default initial value '0' File: C:/Users/asb0034/Desktop/Lab 7/Lab7_Part_c/Lab7_Part_a.v Line: 17
Warning (10030): Net "out_table.we_a" at Lab7_Part_a.v(16) has no driver or initial value, using a default initial value '0' File: C:/Users/asb0034/Desktop/Lab 7/Lab7_Part_c/Lab7_Part_a.v Line: 16
Warning (10030): Net "offset.we_a" at Lab7_Part_a.v(17) has no driver or initial value, using a default initial value '0' File: C:/Users/asb0034/Desktop/Lab 7/Lab7_Part_c/Lab7_Part_a.v Line: 17
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "out_table_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Lab7_Part_a.ram1_Lab7_Part_a_3c24f847.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "offset_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 17
        Info (286033): Parameter NUMWORDS_A set to 100036
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: C:/Users/asb0034/Desktop/Lab 7/Lab7_Part_c/Lab7_Part_a.v Line: 190
Info (12130): Elaborated megafunction instantiation "altsyncram:out_table_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:out_table_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Lab7_Part_a.ram1_Lab7_Part_a_3c24f847.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ph71.tdf
    Info (12023): Found entity 1: altsyncram_ph71 File: C:/Users/asb0034/Desktop/Lab 7/Lab7_Part_c/db/altsyncram_ph71.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "altsyncram:offset_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:offset_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "100036"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Lab7_Part_a.ram0_Lab7_Part_a_3c24f847.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fh81.tdf
    Info (12023): Found entity 1: altsyncram_fh81 File: C:/Users/asb0034/Desktop/Lab 7/Lab7_Part_c/db/altsyncram_fh81.tdf Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_oob.tdf
    Info (12023): Found entity 1: mux_oob File: C:/Users/asb0034/Desktop/Lab 7/Lab7_Part_c/db/mux_oob.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0" File: C:/Users/asb0034/Desktop/Lab 7/Lab7_Part_c/Lab7_Part_a.v Line: 190
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter: File: C:/Users/asb0034/Desktop/Lab 7/Lab7_Part_c/Lab7_Part_a.v Line: 190
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_36t.tdf
    Info (12023): Found entity 1: mult_36t File: C:/Users/asb0034/Desktop/Lab 7/Lab7_Part_c/db/mult_36t.tdf Line: 29
Info (286030): Timing-Driven Synthesis is running
Warning (20013): Ignored 24 assignments for entity "lab7_a" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity lab7_a -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab7_a -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab7_a -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab7_a -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab7_a -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab7_a -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lab7_a -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab7_a -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab7_a -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab7_a -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab7_a -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab7_a -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab7_a -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab7_a -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab7_a -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab7_a -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab7_a -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab7_a -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab7_a -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab7_a -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab7_a -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab7_a -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab7_a -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab7_a -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 20 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "freq[0]" File: C:/Users/asb0034/Desktop/Lab 7/Lab7_Part_c/Lab7_Part_a.v Line: 7
    Warning (15610): No output dependent on input pin "freq[1]" File: C:/Users/asb0034/Desktop/Lab 7/Lab7_Part_c/Lab7_Part_a.v Line: 7
    Warning (15610): No output dependent on input pin "freq[2]" File: C:/Users/asb0034/Desktop/Lab 7/Lab7_Part_c/Lab7_Part_a.v Line: 7
    Warning (15610): No output dependent on input pin "freq[3]" File: C:/Users/asb0034/Desktop/Lab 7/Lab7_Part_c/Lab7_Part_a.v Line: 7
    Warning (15610): No output dependent on input pin "freq[4]" File: C:/Users/asb0034/Desktop/Lab 7/Lab7_Part_c/Lab7_Part_a.v Line: 7
    Warning (15610): No output dependent on input pin "freq[5]" File: C:/Users/asb0034/Desktop/Lab 7/Lab7_Part_c/Lab7_Part_a.v Line: 7
    Warning (15610): No output dependent on input pin "freq[6]" File: C:/Users/asb0034/Desktop/Lab 7/Lab7_Part_c/Lab7_Part_a.v Line: 7
    Warning (15610): No output dependent on input pin "freq[7]" File: C:/Users/asb0034/Desktop/Lab 7/Lab7_Part_c/Lab7_Part_a.v Line: 7
    Warning (15610): No output dependent on input pin "freq[8]" File: C:/Users/asb0034/Desktop/Lab 7/Lab7_Part_c/Lab7_Part_a.v Line: 7
    Warning (15610): No output dependent on input pin "freq[9]" File: C:/Users/asb0034/Desktop/Lab 7/Lab7_Part_c/Lab7_Part_a.v Line: 7
    Warning (15610): No output dependent on input pin "freq[10]" File: C:/Users/asb0034/Desktop/Lab 7/Lab7_Part_c/Lab7_Part_a.v Line: 7
    Warning (15610): No output dependent on input pin "freq[11]" File: C:/Users/asb0034/Desktop/Lab 7/Lab7_Part_c/Lab7_Part_a.v Line: 7
    Warning (15610): No output dependent on input pin "vol[0]" File: C:/Users/asb0034/Desktop/Lab 7/Lab7_Part_c/Lab7_Part_a.v Line: 7
    Warning (15610): No output dependent on input pin "vol[1]" File: C:/Users/asb0034/Desktop/Lab 7/Lab7_Part_c/Lab7_Part_a.v Line: 7
    Warning (15610): No output dependent on input pin "vol[2]" File: C:/Users/asb0034/Desktop/Lab 7/Lab7_Part_c/Lab7_Part_a.v Line: 7
    Warning (15610): No output dependent on input pin "vol[3]" File: C:/Users/asb0034/Desktop/Lab 7/Lab7_Part_c/Lab7_Part_a.v Line: 7
    Warning (15610): No output dependent on input pin "vol[4]" File: C:/Users/asb0034/Desktop/Lab 7/Lab7_Part_c/Lab7_Part_a.v Line: 7
    Warning (15610): No output dependent on input pin "vol[5]" File: C:/Users/asb0034/Desktop/Lab 7/Lab7_Part_c/Lab7_Part_a.v Line: 7
    Warning (15610): No output dependent on input pin "vol[6]" File: C:/Users/asb0034/Desktop/Lab 7/Lab7_Part_c/Lab7_Part_a.v Line: 7
    Warning (15610): No output dependent on input pin "vol[7]" File: C:/Users/asb0034/Desktop/Lab 7/Lab7_Part_c/Lab7_Part_a.v Line: 7
Info (21057): Implemented 480 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 336 logic cells
    Info (21064): Implemented 120 RAM segments
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings
    Info: Peak virtual memory: 702 megabytes
    Info: Processing ended: Thu Mar 12 08:25:38 2020
    Info: Elapsed time: 00:02:11
    Info: Total CPU time (on all processors): 00:02:23


