Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Jan 27 17:13:58 2022
| Host         : LAPTOP-67MV0354 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file controlador_control_sets_placed.rpt
| Design       : controlador
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            2 |
| No           | No                    | Yes                    |              11 |            5 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             203 |           78 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------+---------------------------------------------------------+------------------+------------------+----------------+
|        Clock Signal        |                      Enable Signal                      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------------+---------------------------------------------------------+------------------+------------------+----------------+
|  reloj_12meg/inst/clk_out1 |                                                         |                  |                2 |              6 |
|  reloj_12meg/inst/clk_out1 | interfaz_audio/FSMD/data_1                              | reset_IBUF       |                3 |              8 |
|  reloj_12meg/inst/clk_out1 | interfaz_audio/FSMD/data_2                              | reset_IBUF       |                5 |              8 |
|  reloj_12meg/inst/clk_out1 | interfaz_audio/FSMD/sample                              | reset_IBUF       |                4 |              8 |
|  reloj_12meg/inst/clk_out1 | interfaz_audio/U_pwm/sample_request                     | reset_IBUF       |                4 |              8 |
|  reloj_12meg/inst/clk_out1 | filtro/R0_next                                          | reset_IBUF       |                2 |              8 |
|  reloj_12meg/inst/clk_out1 | filtro/R1_next                                          | reset_IBUF       |                3 |              8 |
|  reloj_12meg/inst/clk_out1 | filtro/R2_next                                          | reset_IBUF       |                2 |              8 |
|  reloj_12meg/inst/clk_out1 | filtro/r_out_next                                       | reset_IBUF       |                5 |              8 |
|  reloj_12meg/inst/clk_out1 | interfaz_audio/enable_generator/current_state_reg[8][0] | reset_IBUF       |                3 |              9 |
|  reloj_12meg/inst/clk_out1 |                                                         | reset_IBUF       |                5 |             11 |
|  reloj_12meg/inst/clk_out1 | interfaz_audio/FSMD/escritura_reg_reg[0][0]             | reset_IBUF       |                6 |             19 |
|  reloj_12meg/inst/clk_out1 | interfaz_audio/U_pwm/E[0]                               | reset_IBUF       |               10 |             19 |
|  reloj_12meg/inst/clk_out1 | interfaz_audio/U_pwm/lectura_reg_reg[0][0]              | reset_IBUF       |                9 |             19 |
|  reloj_12meg/inst/clk_out1 | interfaz_audio/enable_generator/count_reg[31]           | reset_IBUF       |                9 |             33 |
|  reloj_12meg/inst/clk_out1 | interfaz_audio/U_pwm/X0_reg[7][0]                       | reset_IBUF       |               13 |             40 |
+----------------------------+---------------------------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 6      |                     1 |
| 8      |                     8 |
| 9      |                     1 |
| 11     |                     1 |
| 16+    |                     5 |
+--------+-----------------------+


