<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>triSYCL implementation of SYCL: Class Hierarchy</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">triSYCL implementation of SYCL
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">Class Hierarchy</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock">
<p><a href="hierarchy.html">Go to the textual class hierarchy</a></p>
</div><table border="0" cellspacing="10" cellpadding="0">
<tr><td><img src="inherit_graph_0.png" border="0" usemap="#aAccessorMixIn" alt=""/>
<map name="aAccessorMixIn" id="aAccessorMixIn">
<area shape="rect" href="classAccessorMixIn.html" title=" " alt="" coords="5,13,115,39"/>
<area shape="rect" href="group__execution.html#classtrisycl_1_1facade_1_1accessor" title="SYCL accessor facade providing multi&#45;dimensional access features." alt="" coords="163,5,328,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_1.png" border="0" usemap="#abool" alt=""/>
<map name="abool" id="abool">
<area shape="rect" href="classbool.html" title=" " alt="" coords="5,5,52,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_2.png" border="0" usemap="#aboost_1_1equality__comparable" alt=""/>
<map name="aboost_1_1equality__comparable" id="aboost_1_1equality__comparable">
<area shape="rect" title=" " alt="" coords="5,173,187,199"/>
<area shape="rect" href="group__parallelism.html" title=" " alt="" coords="273,5,400,47"/>
<area shape="rect" href="group__parallelism.html" title=" " alt="" coords="262,71,411,98"/>
<area shape="rect" href="group__parallelism.html#structtrisycl_1_1group" title="A group index used in a parallel_for_workitem to specify a work_group." alt="" coords="241,122,432,149"/>
<area shape="rect" href="group__parallelism.html#structtrisycl_1_1h__item" title="h_item&lt;int dimensions&gt; identifies an instance of a group::parallel_for_work_item function object exec..." alt="" coords="238,173,435,199"/>
<area shape="rect" href="group__parallelism.html#classtrisycl_1_1item" title="A SYCL item stores information on a work&#45;item with some more context such as the definition range and..." alt="" coords="249,224,424,265"/>
<area shape="rect" href="group__parallelism.html#structtrisycl_1_1nd__item" title="A SYCL nd_item stores information on a work&#45;item within a work&#45;group, with some more context such as ..." alt="" coords="235,290,439,317"/>
<area shape="rect" href="group__parallelism.html#structtrisycl_1_1nd__range" title="A ND&#45;range, made by a global and local range, to specify work&#45;group and work&#45;item organization." alt="" coords="273,341,400,383"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_3.png" border="0" usemap="#aboost_1_1fibers_1_1algo_1_1algorithm" alt=""/>
<map name="aboost_1_1fibers_1_1algo_1_1algorithm" id="aboost_1_1fibers_1_1algo_1_1algorithm">
<area shape="rect" title=" " alt="" coords="5,39,132,80"/>
<area shape="rect" href="classtrisycl_1_1detail_1_1pooled__shared__work.html" title=" " alt="" coords="180,5,323,47"/>
<area shape="rect" href="classtrisycl_1_1detail_1_1pooled__work__stealing.html" title=" " alt="" coords="180,71,323,112"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_4.png" border="0" usemap="#adetail_1_1debug_3_01buffer_3_01T_00_011_00_01buffer__allocator_3_01std_1_1remove__const__t_3_01T_01_4_01_4_01_4_01_4" alt=""/>
<map name="adetail_1_1debug_3_01buffer_3_01T_00_011_00_01buffer__allocator_3_01std_1_1remove__const__t_3_01T_01_4_01_4_01_4_01_4" id="adetail_1_1debug_3_01buffer_3_01T_00_011_00_01buffer__allocator_3_01std_1_1remove__const__t_3_01T_01_4_01_4_01_4_01_4">
<area shape="rect" href="classdetail_1_1debug_3_01buffer_3_01T_00_011_00_01buffer__allocator_3_01std_1_1remove__const__t_3_01T_01_4_01_4_01_4_01_4.html" title=" " alt="" coords="14,5,187,76"/>
<area shape="rect" href="group__data.html#classtrisycl_1_1buffer" title="A SYCL buffer is a multidimensional variable length array (Ã  la C99 VLA or even Fortran before) that ..." alt="" coords="244,79,409,120"/>
<area shape="rect" title=" " alt="" coords="5,101,196,215"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_5.png" border="0" usemap="#adetail_1_1debug_3_01buffer__waiter_3_01T_00_011_00_01buffer__allocator_3_01std_1_1remove__const__t_3_01T_01_4_01_4_01_4_01_4" alt=""/>
<map name="adetail_1_1debug_3_01buffer__waiter_3_01T_00_011_00_01buffer__allocator_3_01std_1_1remove__const__t_3_01T_01_4_01_4_01_4_01_4" id="adetail_1_1debug_3_01buffer__waiter_3_01T_00_011_00_01buffer__allocator_3_01std_1_1remove__const__t_3_01T_01_4_01_4_01_4_01_4">
<area shape="rect" href="classdetail_1_1debug_3_01buffer__waiter_3_01T_00_011_00_01buffer__allocator_3_01std_1_1remove__ced304ddc047a8cabb638d52c96e3ea66.html" title=" " alt="" coords="25,5,183,76"/>
<area shape="rect" href="group__data.html#classtrisycl_1_1detail_1_1buffer__waiter" title="A helper class to wait for the final buffer destruction if the conditions for blocking are met." alt="" coords="251,65,413,121"/>
<area shape="rect" href="classdetail_1_1shared__ptr__implementation_3_01buffer__waiter_3_01T_00_011_00_01buffer__allocato7b497b9dd7ebde82483da44589505eb8.html" title=" " alt="" coords="5,101,203,186"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_6.png" border="0" usemap="#afriend" alt=""/>
<map name="afriend" id="afriend">
<area shape="rect" href="classfriend.html" title=" " alt="" coords="5,5,60,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_7.png" border="0" usemap="#aGtk_1_1ApplicationWindow" alt=""/>
<map name="aGtk_1_1ApplicationWindow" id="aGtk_1_1ApplicationWindow">
<area shape="rect" title=" " alt="" coords="5,13,168,39"/>
<area shape="rect" href="structtrisycl_1_1vendor_1_1xilinx_1_1graphics_1_1frame__grid.html" title="An application window displaying a grid of tiles." alt="" coords="216,5,364,47"/>
<area shape="rect" href="structtrisycl_1_1vendor_1_1xilinx_1_1graphics_1_1image__grid.html" title="An application window displaying a grid of tiled images." alt="" coords="412,5,563,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_8.png" border="0" usemap="#aLayout" alt=""/>
<map name="aLayout" id="aLayout">
<area shape="rect" href="classLayout.html" title=" " alt="" coords="5,20,67,47"/>
<area shape="rect" href="group__aie.html#structtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1geography" title="Some geographic information about the AI Engine array." alt="" coords="115,5,265,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_9.png" border="0" usemap="#ashared__ptr_3_01detail_1_1accessor_3_01Buffer_1_1value__type_00_01Dimensions_00_01AccessMode_00_01Target_01_4_01_4" alt=""/>
<map name="ashared__ptr_3_01detail_1_1accessor_3_01Buffer_1_1value__type_00_01Dimensions_00_01AccessMode_00_01Target_01_4_01_4" id="ashared__ptr_3_01detail_1_1accessor_3_01Buffer_1_1value__type_00_01Dimensions_00_01AccessMode_00_01Target_01_4_01_4">
<area shape="rect" href="classstd_1_1shared__ptr_3_01detail_1_1accessor_3_01Buffer_1_1value__type_00_01Dimensions_00_01AccessMode_00_01Target_01_4_01_4.html" title=" " alt="" coords="5,5,175,76"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_10.png" border="0" usemap="#ashared__ptr_3_01detail_1_1accessor_3_01DataType_00_01Dimensions_00_01AccessMode_00_01Target_01_4_01_4" alt=""/>
<map name="ashared__ptr_3_01detail_1_1accessor_3_01DataType_00_01Dimensions_00_01AccessMode_00_01Target_01_4_01_4" id="ashared__ptr_3_01detail_1_1accessor_3_01DataType_00_01Dimensions_00_01AccessMode_00_01Target_01_4_01_4">
<area shape="rect" href="classstd_1_1shared__ptr_3_01detail_1_1accessor_3_01DataType_00_01Dimensions_00_01AccessMode_00_01Target_01_4_01_4.html" title=" " alt="" coords="5,5,188,76"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_11.png" border="0" usemap="#ashared__ptr_3_01detail_1_1accessor_3_01DataType_00_01Dimensions_00_07std_1_1is__const__v_3_01DataType_01_4_01_04_01access_1_1mode_1_1read_01_1access_1_1mode_1_1read__write_08_00_01access_1_1target_1_1global__buffer_01_4_01_4" alt=""/>
<map name="ashared__ptr_3_01detail_1_1accessor_3_01DataType_00_01Dimensions_00_07std_1_1is__const__v_3_01DataType_01_4_01_04_01access_1_1mode_1_1read_01_1access_1_1mode_1_1read__write_08_00_01access_1_1target_1_1global__buffer_01_4_01_4" id="ashared__ptr_3_01detail_1_1accessor_3_01DataType_00_01Dimensions_00_07std_1_1is__const__v_3_01DataType_01_4_01_04_01access_1_1mode_1_1read_01_1access_1_1mode_1_1read__write_08_00_01access_1_1target_1_1global__buffer_01_4_01_4">
<area shape="rect" href="classstd_1_1shared__ptr_3_01detail_1_1accessor_3_01DataType_00_01Dimensions_00_07std_1_1is__cons2521ddca8b1df7ab78e9954276624121.html" title=" " alt="" coords="5,5,204,120"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_12.png" border="0" usemap="#ashared__ptr_3_01detail_1_1context_01_4" alt=""/>
<map name="ashared__ptr_3_01detail_1_1context_01_4" id="ashared__ptr_3_01detail_1_1context_01_4">
<area shape="rect" href="classstd_1_1shared__ptr_3_01detail_1_1context_01_4.html" title=" " alt="" coords="5,5,132,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_13.png" border="0" usemap="#ashared__ptr_3_01detail_1_1device_01_4" alt=""/>
<map name="ashared__ptr_3_01detail_1_1device_01_4" id="ashared__ptr_3_01detail_1_1device_01_4">
<area shape="rect" href="classstd_1_1shared__ptr_3_01detail_1_1device_01_4.html" title=" " alt="" coords="5,5,132,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_14.png" border="0" usemap="#ashared__ptr_3_01detail_1_1device_3_01empty__device__scope_00_01_1_1trisycl_1_1vendor_1_1trisycl_1_1scope_1_1empty__platform__scope_01_4_01_4" alt=""/>
<map name="ashared__ptr_3_01detail_1_1device_3_01empty__device__scope_00_01_1_1trisycl_1_1vendor_1_1trisycl_1_1scope_1_1empty__platform__scope_01_4_01_4" id="ashared__ptr_3_01detail_1_1device_3_01empty__device__scope_00_01_1_1trisycl_1_1vendor_1_1trisycl_1_1scope_1_1empty__platform__scope_01_4_01_4">
<area shape="rect" href="classstd_1_1shared__ptr_3_01detail_1_1device_3_01empty__device__scope_00_01_1_1trisycl_1_1vendor3a666f1f17b86126143e141cc2a22a26.html" title=" " alt="" coords="5,5,212,91"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_15.png" border="0" usemap="#ashared__ptr_3_01detail_1_1device_3_01Layout_01_4_01_4" alt=""/>
<map name="ashared__ptr_3_01detail_1_1device_3_01Layout_01_4_01_4" id="ashared__ptr_3_01detail_1_1device_3_01Layout_01_4_01_4">
<area shape="rect" href="classstd_1_1shared__ptr_3_01detail_1_1device_3_01Layout_01_4_01_4.html" title=" " alt="" coords="5,5,148,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_16.png" border="0" usemap="#ashared__ptr_3_01detail_1_1event_01_4" alt=""/>
<map name="ashared__ptr_3_01detail_1_1event_01_4" id="ashared__ptr_3_01detail_1_1event_01_4">
<area shape="rect" href="classstd_1_1shared__ptr_3_01detail_1_1event_01_4.html" title=" " alt="" coords="5,5,132,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_17.png" border="0" usemap="#ashared__ptr_3_01detail_1_1kernel_01_4" alt=""/>
<map name="ashared__ptr_3_01detail_1_1kernel_01_4" id="ashared__ptr_3_01detail_1_1kernel_01_4">
<area shape="rect" href="classstd_1_1shared__ptr_3_01detail_1_1kernel_01_4.html" title=" " alt="" coords="5,5,132,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_18.png" border="0" usemap="#ashared__ptr_3_01detail_1_1platform_01_4" alt=""/>
<map name="ashared__ptr_3_01detail_1_1platform_01_4" id="ashared__ptr_3_01detail_1_1platform_01_4">
<area shape="rect" href="classstd_1_1shared__ptr_3_01detail_1_1platform_01_4.html" title=" " alt="" coords="5,5,132,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_19.png" border="0" usemap="#ashared__ptr_3_01detail_1_1platform_3_01empty__platform__scope_01_4_01_4" alt=""/>
<map name="ashared__ptr_3_01detail_1_1platform_3_01empty__platform__scope_01_4_01_4" id="ashared__ptr_3_01detail_1_1platform_3_01empty__platform__scope_01_4_01_4">
<area shape="rect" href="classstd_1_1shared__ptr_3_01detail_1_1platform_3_01empty__platform__scope_01_4_01_4.html" title=" " alt="" coords="5,5,184,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_20.png" border="0" usemap="#ashared__ptr_3_01detail_1_1program_01_4" alt=""/>
<map name="ashared__ptr_3_01detail_1_1program_01_4" id="ashared__ptr_3_01detail_1_1program_01_4">
<area shape="rect" href="classstd_1_1shared__ptr_3_01detail_1_1program_01_4.html" title=" " alt="" coords="5,5,132,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_21.png" border="0" usemap="#ashared__ptr_3_01detail_1_1queue_01_4" alt=""/>
<map name="ashared__ptr_3_01detail_1_1queue_01_4" id="ashared__ptr_3_01detail_1_1queue_01_4">
<area shape="rect" href="classstd_1_1shared__ptr_3_01detail_1_1queue_01_4.html" title=" " alt="" coords="5,5,132,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_22.png" border="0" usemap="#ashared__ptr_3_01detail_1_1queue_3_01Device_00_01empty__queue__scope_01_4_01_4" alt=""/>
<map name="ashared__ptr_3_01detail_1_1queue_3_01Device_00_01empty__queue__scope_01_4_01_4" id="ashared__ptr_3_01detail_1_1queue_3_01Device_00_01empty__queue__scope_01_4_01_4">
<area shape="rect" href="classstd_1_1shared__ptr_3_01detail_1_1queue_3_01Device_00_01empty__queue__scope_01_4_01_4.html" title=" " alt="" coords="5,5,168,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_23.png" border="0" usemap="#ashared__ptr_3_01detail_1_1sycl__2__2_1_1pipe_3_01data__type_01_4_01_4" alt=""/>
<map name="ashared__ptr_3_01detail_1_1sycl__2__2_1_1pipe_3_01data__type_01_4_01_4" id="ashared__ptr_3_01detail_1_1sycl__2__2_1_1pipe_3_01data__type_01_4_01_4">
<area shape="rect" href="classstd_1_1shared__ptr_3_01detail_1_1sycl__2__2_1_1pipe_3_01data__type_01_4_01_4.html" title=" " alt="" coords="5,5,156,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_24.png" border="0" usemap="#ashared__ptr_3_01detail_1_1sycl__2__2_1_1pipe_3_01int_01_4_01_4" alt=""/>
<map name="ashared__ptr_3_01detail_1_1sycl__2__2_1_1pipe_3_01int_01_4_01_4" id="ashared__ptr_3_01detail_1_1sycl__2__2_1_1pipe_3_01int_01_4_01_4">
<area shape="rect" href="classstd_1_1shared__ptr_3_01detail_1_1sycl__2__2_1_1pipe_3_01int_01_4_01_4.html" title=" " alt="" coords="5,5,169,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_25.png" border="0" usemap="#ashared__ptr_3_01detail_1_1sycl__2__2_1_1pipe_3_01T_01_4_01_4" alt=""/>
<map name="ashared__ptr_3_01detail_1_1sycl__2__2_1_1pipe_3_01T_01_4_01_4" id="ashared__ptr_3_01detail_1_1sycl__2__2_1_1pipe_3_01T_01_4_01_4">
<area shape="rect" href="classstd_1_1shared__ptr_3_01detail_1_1sycl__2__2_1_1pipe_3_01T_01_4_01_4.html" title=" " alt="" coords="5,5,164,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_26.png" border="0" usemap="#ashared__ptr_3_01detail_1_1tile__infrastructure_3_01geo_01_4_01_4" alt=""/>
<map name="ashared__ptr_3_01detail_1_1tile__infrastructure_3_01geo_01_4_01_4" id="ashared__ptr_3_01detail_1_1tile__infrastructure_3_01geo_01_4_01_4">
<area shape="rect" href="classstd_1_1shared__ptr_3_01detail_1_1tile__infrastructure_3_01geo_01_4_01_4.html" title=" " alt="" coords="5,5,136,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_27.png" border="0" usemap="#ashared__ptr_3_01detail_1_1tile__infrastructure_3_01Geography_01_4_01_4" alt=""/>
<map name="ashared__ptr_3_01detail_1_1tile__infrastructure_3_01Geography_01_4_01_4" id="ashared__ptr_3_01detail_1_1tile__infrastructure_3_01Geography_01_4_01_4">
<area shape="rect" href="classstd_1_1shared__ptr_3_01detail_1_1tile__infrastructure_3_01Geography_01_4_01_4.html" title=" " alt="" coords="5,5,136,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_28.png" border="0" usemap="#ashared__ptr_3_01detail_1_1tile__infrastructure_3_01trisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1geography_01_4_01_4" alt=""/>
<map name="ashared__ptr_3_01detail_1_1tile__infrastructure_3_01trisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1geography_01_4_01_4" id="ashared__ptr_3_01detail_1_1tile__infrastructure_3_01trisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1geography_01_4_01_4">
<area shape="rect" href="classstd_1_1shared__ptr_3_01detail_1_1tile__infrastructure_3_01trisycl_1_1vendor_1_1xilinx_1_1acccb1026bc075ef376c05d103ab03925c.html" title=" " alt="" coords="5,5,180,76"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_29.png" border="0" usemap="#ashared__ptr_3_01ImplementationDetail_01_4" alt=""/>
<map name="ashared__ptr_3_01ImplementationDetail_01_4" id="ashared__ptr_3_01ImplementationDetail_01_4">
<area shape="rect" href="classstd_1_1shared__ptr_3_01ImplementationDetail_01_4.html" title=" " alt="" coords="5,5,189,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_30.png" border="0" usemap="#ashared__ptr_3_01trisycl_1_1detail_1_1sycl__2__2_1_1pipe_3_01DataType_01_4_01_4" alt=""/>
<map name="ashared__ptr_3_01trisycl_1_1detail_1_1sycl__2__2_1_1pipe_3_01DataType_01_4_01_4" id="ashared__ptr_3_01trisycl_1_1detail_1_1sycl__2__2_1_1pipe_3_01DataType_01_4_01_4">
<area shape="rect" href="classstd_1_1shared__ptr_3_01trisycl_1_1detail_1_1sycl__2__2_1_1pipe_3_01DataType_01_4_01_4.html" title=" " alt="" coords="5,5,144,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_31.png" border="0" usemap="#astatic_01constexpr_01bool" alt=""/>
<map name="astatic_01constexpr_01bool" id="astatic_01constexpr_01bool">
<area shape="rect" href="classstatic_01constexpr_01bool.html" title=" " alt="" coords="5,5,148,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_32.png" border="0" usemap="#astatic_01constexpr_01size__t" alt=""/>
<map name="astatic_01constexpr_01size__t" id="astatic_01constexpr_01size__t">
<area shape="rect" href="classstatic_01constexpr_01size__t.html" title=" " alt="" coords="5,5,160,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_33.png" border="0" usemap="#astd_1_1array" alt=""/>
<map name="astd_1_1array" id="astd_1_1array">
<area shape="rect" title=" " alt="" coords="74,514,151,541"/>
<area shape="rect" href="group__helpers.html" title=" " alt="" coords="268,273,479,344"/>
<area shape="rect" href="group__helpers.html" title=" " alt="" coords="299,543,448,599"/>
<area shape="rect" href="group__helpers.html" title=" " alt="" coords="288,463,459,519"/>
<area shape="rect" href="group__helpers.html" title=" " alt="" coords="290,623,457,679"/>
<area shape="rect" href="group__helpers.html" title=" " alt="" coords="288,783,459,839"/>
<area shape="rect" href="group__helpers.html#structtrisycl_1_1detail_1_1small__array" title="Define a multi&#45;dimensional index, used for example to locate a work item or a buffer element." alt="" coords="274,703,473,759"/>
<area shape="rect" href="classtrisycl_1_1detail_1_1vec.html" title=" " alt="" coords="581,136,706,177"/>
<area shape="rect" href="classtrisycl_1_1detail_1_1vec.html" title=" " alt="" coords="581,201,706,243"/>
<area shape="rect" href="classtrisycl_1_1detail_1_1vec.html" title=" " alt="" coords="581,267,706,308"/>
<area shape="rect" href="classtrisycl_1_1detail_1_1vec.html" title=" " alt="" coords="581,332,706,373"/>
<area shape="rect" href="classtrisycl_1_1detail_1_1vec.html" title=" " alt="" coords="581,397,706,439"/>
<area shape="rect" href="classtrisycl_1_1detail_1_1vec.html" title=" " alt="" coords="581,5,706,47"/>
<area shape="rect" href="classtrisycl_1_1detail_1_1vec.html" title="forward declaration to use in the detail class" alt="" coords="547,71,740,112"/>
<area shape="rect" href="group__vector.html#classtrisycl_1_1vec_3_01DataType_00_011_01_4" title=" " alt="" coords="813,143,994,170"/>
<area shape="rect" href="group__vector.html#classtrisycl_1_1vec_3_01DataType_00_0116_01_4" title=" " alt="" coords="824,201,983,243"/>
<area shape="rect" href="group__vector.html#classtrisycl_1_1vec_3_01DataType_00_012_01_4" title=" " alt="" coords="813,274,994,301"/>
<area shape="rect" href="group__vector.html#classtrisycl_1_1vec_3_01DataType_00_013_01_4" title=" " alt="" coords="813,339,994,366"/>
<area shape="rect" href="group__vector.html#classtrisycl_1_1vec_3_01DataType_00_014_01_4" title=" " alt="" coords="813,405,994,431"/>
<area shape="rect" href="group__vector.html#classtrisycl_1_1vec_3_01DataType_00_018_01_4" title=" " alt="" coords="813,13,994,39"/>
<area shape="rect" href="group__helpers.html" title=" " alt="" coords="568,543,719,599"/>
<area shape="rect" href="group__parallelism.html#classtrisycl_1_1id" title="Define a multi&#45;dimensional index, used for example to locate a work item." alt="" coords="819,547,987,574"/>
<area shape="rect" href="group__helpers.html" title=" " alt="" coords="568,463,719,519"/>
<area shape="rect" href="group__parallelism.html#classtrisycl_1_1range" title="A SYCL range defines a multi&#45;dimensional index range that can be used to define launch parallel compu..." alt="" coords="808,478,999,505"/>
<area shape="rect" href="group__helpers.html" title=" " alt="" coords="527,623,760,679"/>
<area shape="rect" href="group__parallelism.html" title=" " alt="" coords="819,598,987,625"/>
<area shape="rect" href="group__parallelism.html" title=" " alt="" coords="839,649,967,675"/>
<area shape="rect" href="group__parallelism.html" title=" " alt="" coords="850,699,957,726"/>
<area shape="rect" href="group__helpers.html" title=" " alt="" coords="560,784,727,855"/>
<area shape="rect" href="group__parallelism.html" title=" " alt="" coords="828,831,979,858"/>
<area shape="rect" href="group__parallelism.html" title=" " alt="" coords="839,781,967,807"/>
<area shape="rect" href="group__helpers.html#structtrisycl_1_1detail_1_1small__array__sycl" title="A small array to implement SYCL objects like id, range, item... with 1, 2 or 3 elements (or even more..." alt="" coords="560,703,727,759"/>
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="10,281,215,337"/>
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="40,761,185,803"/>
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="40,448,185,489"/>
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="17,696,209,737"/>
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="37,383,189,424"/>
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="5,827,220,868"/>
<area shape="rect" title=" " alt="" coords="40,565,185,607"/>
<area shape="rect" href="group__helpers.html#structtrisycl_1_1detail_1_1small__array__tag" title="Tag to define simply inheritance from small_array." alt="" coords="45,631,180,672"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_34.png" border="0" usemap="#astd_1_1false__type" alt=""/>
<map name="astd_1_1false__type" id="astd_1_1false__type">
<area shape="rect" title=" " alt="" coords="5,42,113,69"/>
<area shape="rect" href="structtrisycl_1_1detail_1_1is__range.html" title="A type trait to check if a type it a sycl::range or not." alt="" coords="184,5,299,47"/>
<area shape="rect" href="structtrisycl_1_1is__wrapper.html" title=" " alt="" coords="161,71,321,98"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_35.png" border="0" usemap="#astd_1_1future" alt=""/>
<map name="astd_1_1future" id="astd_1_1future">
<area shape="rect" title=" " alt="" coords="5,20,87,47"/>
<area shape="rect" href="structtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1queue_1_1queue__waiter.html" title="Provide a wait() function that actually can throw an exception instead of ignoring it by the std::fut..." alt="" coords="135,5,335,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_36.png" border="0" usemap="#astd_1_1hash_3_01trisycl_1_1buffer_3_01T_00_01Dimensions_00_01Allocator_01_4_01_4" alt=""/>
<map name="astd_1_1hash_3_01trisycl_1_1buffer_3_01T_00_01Dimensions_00_01Allocator_01_4_01_4" id="astd_1_1hash_3_01trisycl_1_1buffer_3_01T_00_01Dimensions_00_01Allocator_01_4_01_4">
<area shape="rect" href="structstd_1_1hash_3_01trisycl_1_1buffer_3_01T_00_01Dimensions_00_01Allocator_01_4_01_4.html" title=" " alt="" coords="5,5,168,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_37.png" border="0" usemap="#astd_1_1hash_3_01trisycl_1_1context_01_4" alt=""/>
<map name="astd_1_1hash_3_01trisycl_1_1context_01_4" id="astd_1_1hash_3_01trisycl_1_1context_01_4">
<area shape="rect" href="structstd_1_1hash_3_01trisycl_1_1context_01_4.html" title=" " alt="" coords="5,5,128,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_38.png" border="0" usemap="#astd_1_1hash_3_01trisycl_1_1device_01_4" alt=""/>
<map name="astd_1_1hash_3_01trisycl_1_1device_01_4" id="astd_1_1hash_3_01trisycl_1_1device_01_4">
<area shape="rect" href="structstd_1_1hash_3_01trisycl_1_1device_01_4.html" title=" " alt="" coords="5,5,128,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_39.png" border="0" usemap="#astd_1_1hash_3_01trisycl_1_1event_01_4" alt=""/>
<map name="astd_1_1hash_3_01trisycl_1_1event_01_4" id="astd_1_1hash_3_01trisycl_1_1event_01_4">
<area shape="rect" href="structstd_1_1hash_3_01trisycl_1_1event_01_4.html" title=" " alt="" coords="5,5,128,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_40.png" border="0" usemap="#astd_1_1hash_3_01trisycl_1_1kernel_01_4" alt=""/>
<map name="astd_1_1hash_3_01trisycl_1_1kernel_01_4" id="astd_1_1hash_3_01trisycl_1_1kernel_01_4">
<area shape="rect" href="structstd_1_1hash_3_01trisycl_1_1kernel_01_4.html" title=" " alt="" coords="5,5,128,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_41.png" border="0" usemap="#astd_1_1hash_3_01trisycl_1_1platform_01_4" alt=""/>
<map name="astd_1_1hash_3_01trisycl_1_1platform_01_4" id="astd_1_1hash_3_01trisycl_1_1platform_01_4">
<area shape="rect" href="structstd_1_1hash_3_01trisycl_1_1platform_01_4.html" title=" " alt="" coords="5,5,128,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_42.png" border="0" usemap="#astd_1_1hash_3_01trisycl_1_1queue_01_4" alt=""/>
<map name="astd_1_1hash_3_01trisycl_1_1queue_01_4" id="astd_1_1hash_3_01trisycl_1_1queue_01_4">
<area shape="rect" href="structstd_1_1hash_3_01trisycl_1_1queue_01_4.html" title=" " alt="" coords="5,5,128,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_43.png" border="0" usemap="#astd_1_1integral__constant" alt=""/>
<map name="astd_1_1integral__constant" id="astd_1_1integral__constant">
<area shape="rect" title=" " alt="" coords="5,35,152,61"/>
<area shape="rect" href="structstd_1_1tuple__size_3_01T_01_4.html" title="Export the dimension as its tuple size." alt="" coords="208,5,347,32"/>
<area shape="rect" href="structstd_1_1tuple__size_3_01trisycl_1_1vec_3_01T_00_01Size_01_4_01_4.html" title="The std::tuple_size specialization for vec." alt="" coords="200,57,355,98"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_44.png" border="0" usemap="#astd_1_1true__type" alt=""/>
<map name="astd_1_1true__type" id="astd_1_1true__type">
<area shape="rect" title=" " alt="" coords="5,13,108,39"/>
<area shape="rect" href="structtrisycl_1_1detail_1_1is__range_3_01range_3_01Dimensions_01_4_01_4.html" title="Return true if template instantiating match a sycl::range." alt="" coords="156,5,367,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_45.png" border="0" usemap="#astd_1_1tuple__element_3_01I_00_01T_01_4" alt=""/>
<map name="astd_1_1tuple__element_3_01I_00_01T_01_4" id="astd_1_1tuple__element_3_01I_00_01T_01_4">
<area shape="rect" href="structstd_1_1tuple__element_3_01I_00_01T_01_4.html" title="Each tuple element type is the same, the one of any small_array heir element." alt="" coords="5,5,135,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_46.png" border="0" usemap="#astd_1_1tuple__element_3_01I_00_01trisycl_1_1vec_3_01T_00_01Size_01_4_01_4" alt=""/>
<map name="astd_1_1tuple__element_3_01I_00_01trisycl_1_1vec_3_01T_00_01Size_01_4_01_4" id="astd_1_1tuple__element_3_01I_00_01trisycl_1_1vec_3_01T_00_01Size_01_4_01_4">
<area shape="rect" href="structstd_1_1tuple__element_3_01I_00_01trisycl_1_1vec_3_01T_00_01Size_01_4_01_4.html" title="The std::tuple_element specialization for vec." alt="" coords="5,5,137,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_47.png" border="0" usemap="#astd_1_1vector" alt=""/>
<map name="astd_1_1vector" id="astd_1_1vector">
<area shape="rect" title=" " alt="" coords="5,5,89,32"/>
<area shape="rect" href="group__error__handling.html#structtrisycl_1_1exception__list" title="Exception list to store several exceptions." alt="" coords="137,5,283,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_48.png" border="0" usemap="#atrisycl_1_1detail_1_1address__space__base_3_01T_00_01AS_01_4" alt=""/>
<map name="atrisycl_1_1detail_1_1address__space__base_3_01T_00_01AS_01_4" id="atrisycl_1_1detail_1_1address__space__base_3_01T_00_01AS_01_4">
<area shape="rect" href="group__address__spaces.html#structtrisycl_1_1detail_1_1address__space__base" title="Implementation of the base infrastructure to wrap something in an OpenCL address space." alt="" coords="5,67,160,108"/>
<area shape="rect" href="group__address__spaces.html#structtrisycl_1_1detail_1_1address__space__object" title="Implementation of an object type with an OpenCL address space." alt="" coords="213,5,374,47"/>
<area shape="rect" href="group__address__spaces.html#structtrisycl_1_1detail_1_1address__space__variable" title="Implementation of a variable with an OpenCL address space." alt="" coords="208,71,379,112"/>
<area shape="rect" href="group__address__spaces.html#structtrisycl_1_1detail_1_1address__space__array" title="Implementation of an array variable with an OpenCL address space." alt="" coords="448,37,603,79"/>
<area shape="rect" href="group__address__spaces.html#structtrisycl_1_1detail_1_1address__space__fundamental" title="Implementation of a fundamental type with an OpenCL address space." alt="" coords="427,103,624,144"/>
<area shape="rect" href="group__address__spaces.html#structtrisycl_1_1detail_1_1address__space__ptr" title="Implementation for an OpenCL address space pointer." alt="" coords="672,103,823,144"/>
<area shape="rect" title=" " alt="" coords="31,13,135,39"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_49.png" border="0" usemap="#atrisycl_1_1detail_1_1alignment_3_01T_01_4" alt=""/>
<map name="atrisycl_1_1detail_1_1alignment_3_01T_01_4" id="atrisycl_1_1detail_1_1alignment_3_01T_01_4">
<area shape="rect" href="classtrisycl_1_1detail_1_1alignment.html" title=" " alt="" coords="5,5,197,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_50.png" border="0" usemap="#atrisycl_1_1detail_1_1alignment_3_1_1trisycl_1_1vec_3_01DataType_00_01NumElements_01_4_01_4" alt=""/>
<map name="atrisycl_1_1detail_1_1alignment_3_1_1trisycl_1_1vec_3_01DataType_00_01NumElements_01_4_01_4" id="atrisycl_1_1detail_1_1alignment_3_1_1trisycl_1_1vec_3_01DataType_00_01NumElements_01_4_01_4">
<area shape="rect" href="classtrisycl_1_1detail_1_1alignment_3_1_1trisycl_1_1vec_3_01DataType_00_01NumElements_01_4_01_4.html" title=" " alt="" coords="5,5,180,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_51.png" border="0" usemap="#atrisycl_1_1detail_1_1bool__pack_3_8_8_8_01_4" alt=""/>
<map name="atrisycl_1_1detail_1_1bool__pack_3_8_8_8_01_4" id="atrisycl_1_1detail_1_1bool__pack_3_8_8_8_01_4">
<area shape="rect" href="structtrisycl_1_1detail_1_1bool__pack.html" title=" " alt="" coords="5,5,133,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_52.png" border="0" usemap="#atrisycl_1_1detail_1_1cache_3_01cl__command__queue_00_01trisycl_1_1detail_1_1opencl__queue_01_4" alt=""/>
<map name="atrisycl_1_1detail_1_1cache_3_01cl__command__queue_00_01trisycl_1_1detail_1_1opencl__queue_01_4" id="atrisycl_1_1detail_1_1cache_3_01cl__command__queue_00_01trisycl_1_1detail_1_1opencl__queue_01_4">
<area shape="rect" href="classtrisycl_1_1detail_1_1cache.html" title=" " alt="" coords="5,5,199,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_53.png" border="0" usemap="#atrisycl_1_1detail_1_1cache_3_01cl__context_00_01trisycl_1_1detail_1_1opencl__context_01_4" alt=""/>
<map name="atrisycl_1_1detail_1_1cache_3_01cl__context_00_01trisycl_1_1detail_1_1opencl__context_01_4" id="atrisycl_1_1detail_1_1cache_3_01cl__context_00_01trisycl_1_1detail_1_1opencl__context_01_4">
<area shape="rect" href="classtrisycl_1_1detail_1_1cache.html" title=" " alt="" coords="5,5,175,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_54.png" border="0" usemap="#atrisycl_1_1detail_1_1cache_3_01cl__device__id_00_01trisycl_1_1detail_1_1opencl__device_01_4" alt=""/>
<map name="atrisycl_1_1detail_1_1cache_3_01cl__device__id_00_01trisycl_1_1detail_1_1opencl__device_01_4" id="atrisycl_1_1detail_1_1cache_3_01cl__device__id_00_01trisycl_1_1detail_1_1opencl__device_01_4">
<area shape="rect" href="classtrisycl_1_1detail_1_1cache.html" title=" " alt="" coords="5,5,169,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_55.png" border="0" usemap="#atrisycl_1_1detail_1_1cache_3_01cl__event_00_01trisycl_1_1detail_1_1opencl__event_01_4" alt=""/>
<map name="atrisycl_1_1detail_1_1cache_3_01cl__event_00_01trisycl_1_1detail_1_1opencl__event_01_4" id="atrisycl_1_1detail_1_1cache_3_01cl__event_00_01trisycl_1_1detail_1_1opencl__event_01_4">
<area shape="rect" href="classtrisycl_1_1detail_1_1cache.html" title=" " alt="" coords="5,5,171,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_56.png" border="0" usemap="#atrisycl_1_1detail_1_1cache_3_01cl__kernel_00_01trisycl_1_1detail_1_1opencl__kernel_01_4" alt=""/>
<map name="atrisycl_1_1detail_1_1cache_3_01cl__kernel_00_01trisycl_1_1detail_1_1opencl__kernel_01_4" id="atrisycl_1_1detail_1_1cache_3_01cl__kernel_00_01trisycl_1_1detail_1_1opencl__kernel_01_4">
<area shape="rect" href="classtrisycl_1_1detail_1_1cache.html" title=" " alt="" coords="5,5,159,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_57.png" border="0" usemap="#atrisycl_1_1detail_1_1cache_3_01cl__platform__id_00_01trisycl_1_1detail_1_1opencl__platform_01_4" alt=""/>
<map name="atrisycl_1_1detail_1_1cache_3_01cl__platform__id_00_01trisycl_1_1detail_1_1opencl__platform_01_4" id="atrisycl_1_1detail_1_1cache_3_01cl__platform__id_00_01trisycl_1_1detail_1_1opencl__platform_01_4">
<area shape="rect" href="classtrisycl_1_1detail_1_1cache.html" title=" " alt="" coords="5,5,179,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_58.png" border="0" usemap="#atrisycl_1_1detail_1_1cache_3_01Key_00_01Value_01_4" alt=""/>
<map name="atrisycl_1_1detail_1_1cache_3_01Key_00_01Value_01_4" id="atrisycl_1_1detail_1_1cache_3_01Key_00_01Value_01_4">
<area shape="rect" href="classtrisycl_1_1detail_1_1cache.html" title="A simple thread safe cache mechanism to cache std::shared_ptr of values indexed by keys." alt="" coords="5,5,144,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_59.png" border="0" usemap="#atrisycl_1_1detail_1_1container__element__aspect_3_01Accessor_1_1value__type_01_4" alt=""/>
<map name="atrisycl_1_1detail_1_1container__element__aspect_3_01Accessor_1_1value__type_01_4" id="atrisycl_1_1detail_1_1container__element__aspect_3_01Accessor_1_1value__type_01_4">
<area shape="rect" href="group__helpers.html" title=" " alt="" coords="5,5,192,61"/>
<area shape="rect" href="group__device__runtime.html#classtrisycl_1_1drt_1_1accessor" title="SYCL accessor seen from a device perspective." alt="" coords="240,13,381,54"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_60.png" border="0" usemap="#atrisycl_1_1detail_1_1container__element__aspect_3_01Buffer_1_1value__type_01_4" alt=""/>
<map name="atrisycl_1_1detail_1_1container__element__aspect_3_01Buffer_1_1value__type_01_4" id="atrisycl_1_1detail_1_1container__element__aspect_3_01Buffer_1_1value__type_01_4">
<area shape="rect" href="group__helpers.html" title=" " alt="" coords="262,445,430,501"/>
<area shape="rect" href="group__data.html" title=" " alt="" coords="569,372,749,457"/>
<area shape="rect" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1accessor.html" title="Create a SYCL&#45;like device view of an AI Engine CGRA with some layout." alt="" coords="851,387,995,443"/>
<area shape="rect" href="group__helpers.html" title=" " alt="" coords="245,1853,447,1894"/>
<area shape="rect" href="group__data.html" title=" " alt="" coords="562,1882,757,1953"/>
<area shape="rect" href="group__data.html#classtrisycl_1_1accessor" title="The accessor abstracts the way buffer or pipe data are accessed inside a kernel in a multidimensional..." alt="" coords="578,1784,741,1840"/>
<area shape="rect" href="group__old__data.html#classtrisycl_1_1host__accessor" title="SYCL 2020 host_accessor." alt="" coords="837,1889,1008,1945"/>
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="277,2634,415,2675"/>
<area shape="rect" href="group__old__data.html#classtrisycl_1_1detail_1_1sycl__2__2_1_1pipe" title="Implement a pipe object." alt="" coords="595,2634,723,2675"/>
<area shape="rect" href="group__old__data.html#classtrisycl_1_1sycl__2__2_1_1pipe" title="A SYCL pipe." alt="" coords="597,2561,722,2602"/>
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="277,2474,415,2515"/>
<area shape="rect" href="group__execution.html#classtrisycl_1_1queue" title="SYCL queue, similar to the OpenCL queue concept." alt="" coords="609,2408,709,2435"/>
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="261,1240,431,1296"/>
<area shape="rect" href="group__old__data.html" title=" " alt="" coords="580,1287,739,1343"/>
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="243,1605,449,1646"/>
<area shape="rect" href="group__old__data.html" title=" " alt="" coords="590,1565,729,1606"/>
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="247,2699,445,2741"/>
<area shape="rect" href="group__old__data.html#classtrisycl_1_1sycl__2__2_1_1static__pipe" title="A SYCL static&#45;scoped pipe equivalent to an OpenCL program&#45;scoped pipe." alt="" coords="572,2739,747,2781"/>
<area shape="rect" href="classtrisycl_1_1property__list.html" title="SYCL property list." alt="" coords="278,2343,414,2369"/>
<area shape="rect" title=" " alt="" coords="5,1175,152,1201"/>
<area shape="rect" href="structtrisycl_1_1detail_1_1shared__ptr__implementation.html" title=" " alt="" coords="200,1670,492,1829"/>
<area shape="rect" href="structtrisycl_1_1detail_1_1shared__ptr__implementation.html" title=" " alt="" coords="247,760,445,816"/>
<area shape="rect" href="structtrisycl_1_1detail_1_1shared__ptr__implementation.html" title=" " alt="" coords="249,920,443,976"/>
<area shape="rect" href="structtrisycl_1_1detail_1_1shared__ptr__implementation.html" title=" " alt="" coords="253,1000,439,1056"/>
<area shape="rect" href="structtrisycl_1_1detail_1_1shared__ptr__implementation.html" title=" " alt="" coords="235,1080,457,1136"/>
<area shape="rect" href="structtrisycl_1_1detail_1_1shared__ptr__implementation.html" title=" " alt="" coords="219,1919,473,2004"/>
<area shape="rect" href="structtrisycl_1_1detail_1_1shared__ptr__implementation.html" title=" " alt="" coords="251,1160,441,1216"/>
<area shape="rect" href="structtrisycl_1_1detail_1_1shared__ptr__implementation.html" title=" " alt="" coords="245,1429,447,1485"/>
<area shape="rect" href="structtrisycl_1_1detail_1_1shared__ptr__implementation.html" title=" " alt="" coords="245,2028,447,2084"/>
<area shape="rect" href="structtrisycl_1_1detail_1_1shared__ptr__implementation.html" title=" " alt="" coords="251,2393,441,2449"/>
<area shape="rect" href="structtrisycl_1_1detail_1_1shared__ptr__implementation.html" title=" " alt="" coords="259,2539,433,2610"/>
<area shape="rect" href="structtrisycl_1_1detail_1_1shared__ptr__implementation.html" title=" " alt="" coords="255,2765,437,2835"/>
<area shape="rect" href="structtrisycl_1_1detail_1_1shared__ptr__implementation.html" title=" " alt="" coords="210,2108,482,2223"/>
<area shape="rect" href="structtrisycl_1_1detail_1_1shared__ptr__implementation.html" title=" " alt="" coords="223,2247,469,2318"/>
<area shape="rect" href="structtrisycl_1_1detail_1_1shared__ptr__implementation.html" title=" " alt="" coords="245,5,447,91"/>
<area shape="rect" href="structtrisycl_1_1detail_1_1shared__ptr__implementation.html" title=" " alt="" coords="209,321,483,421"/>
<area shape="rect" href="structtrisycl_1_1detail_1_1shared__ptr__implementation.html" title=" " alt="" coords="251,115,441,186"/>
<area shape="rect" href="structtrisycl_1_1detail_1_1shared__ptr__implementation.html" title=" " alt="" coords="255,211,437,296"/>
<area shape="rect" href="structtrisycl_1_1detail_1_1shared__ptr__implementation.html" title=" " alt="" coords="255,1320,437,1405"/>
<area shape="rect" href="structtrisycl_1_1detail_1_1shared__ptr__implementation.html" title=" " alt="" coords="251,1510,441,1581"/>
<area shape="rect" href="structtrisycl_1_1detail_1_1shared__ptr__implementation.html" title=" " alt="" coords="239,525,453,640"/>
<area shape="rect" href="structtrisycl_1_1detail_1_1shared__ptr__implementation.html" title=" " alt="" coords="251,665,441,735"/>
<area shape="rect" href="structtrisycl_1_1detail_1_1shared__ptr__implementation.html" title="Provide an implementation as shared_ptr with total ordering and hashing to be used with algorithms an..." alt="" coords="249,840,443,896"/>
<area shape="rect" href="group__execution.html#classtrisycl_1_1context" title="SYCL context." alt="" coords="605,775,713,801"/>
<area shape="rect" href="group__execution.html" title=" " alt="" coords="575,927,744,969"/>
<area shape="rect" href="group__execution.html#classtrisycl_1_1device" title="SYCL device." alt="" coords="871,935,974,961"/>
<area shape="rect" href="classtrisycl_1_1event.html" title="SYCL event." alt="" coords="611,1015,708,1041"/>
<area shape="rect" href="group__execution.html#classtrisycl_1_1facade_1_1device" title="SYCL device." alt="" coords="560,1080,759,1136"/>
<area shape="rect" href="group__execution.html#classtrisycl_1_1kernel" title="SYCL kernel." alt="" coords="609,1175,709,1201"/>
<area shape="rect" href="group__execution.html#classtrisycl_1_1platform" title="Abstract the OpenCL platform." alt="" coords="603,1444,715,1471"/>
<area shape="rect" href="classtrisycl_1_1program.html" title="SYCL program." alt="" coords="603,2043,715,2069"/>
<area shape="rect" href="group__vendor__trisycl__scope.html#classtrisycl_1_1vendor_1_1trisycl_1_1scope_1_1device" title="A conceptual device implementing some device&#45;scoped storage and based on a platform with platform&#45;sco..." alt="" coords="553,2137,766,2193"/>
<area shape="rect" href="group__vendor__trisycl__scope.html#classtrisycl_1_1vendor_1_1trisycl_1_1scope_1_1platform" title="A conceptual platform implementing some platform&#45;scoped storage." alt="" coords="540,2262,779,2303"/>
<area shape="rect" href="group__vendor__trisycl__scope.html#classtrisycl_1_1vendor_1_1trisycl_1_1scope_1_1queue" title="A conceptual queue implementing some queue&#45;scoped storage constructed from a device with some device&#45;..." alt="" coords="577,20,742,76"/>
<area shape="rect" href="group__execution.html" title=" " alt="" coords="572,123,747,179"/>
<area shape="rect" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1device.html" title="Create a SYCL&#45;like device view of an AI Engine CGRA with some layout." alt="" coords="827,130,1019,171"/>
<area shape="rect" href="group__execution.html" title=" " alt="" coords="549,218,770,289"/>
<area shape="rect" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1tile__infrastructure" title="The AI Engine tile infrastructure common to all the tiles." alt="" coords="827,225,1018,281"/>
<area shape="rect" href="group__execution.html" title=" " alt="" coords="564,525,755,640"/>
<area shape="rect" href="group__aie.html" title=" " alt="" coords="827,547,1018,618"/>
<area shape="rect" href="group__execution.html" title=" " alt="" coords="552,665,767,735"/>
<area shape="rect" href="group__aie.html" title=" " alt="" coords="827,672,1018,728"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_61.png" border="0" usemap="#atrisycl_1_1detail_1_1container__element__aspect_3_01T_01_4" alt=""/>
<map name="atrisycl_1_1detail_1_1container__element__aspect_3_01T_01_4" id="atrisycl_1_1detail_1_1container__element__aspect_3_01T_01_4">
<area shape="rect" href="group__helpers.html#structtrisycl_1_1detail_1_1container__element__aspect" title="A mix&#45;in to add some container element aspects." alt="" coords="5,5,163,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_62.png" border="0" usemap="#atrisycl_1_1detail_1_1context" alt=""/>
<map name="atrisycl_1_1detail_1_1context" id="atrisycl_1_1detail_1_1context">
<area shape="rect" href="group__execution.html#classtrisycl_1_1detail_1_1context" title=" " alt="" coords="10,74,157,101"/>
<area shape="rect" href="group__execution.html#classtrisycl_1_1detail_1_1host__context" title="SYCL host context." alt="" coords="216,5,345,47"/>
<area shape="rect" href="classtrisycl_1_1detail_1_1opencl__context.html" title="SYCL OpenCL context." alt="" coords="209,71,352,112"/>
<area shape="rect" href="structtrisycl_1_1detail_1_1singleton.html" title=" " alt="" coords="5,5,161,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_63.png" border="0" usemap="#atrisycl_1_1detail_1_1debug_3_01axi__stream__switch_3_01axi__ss__geo_01_4_01_4" alt=""/>
<map name="atrisycl_1_1detail_1_1debug_3_01axi__stream__switch_3_01axi__ss__geo_01_4_01_4" id="atrisycl_1_1detail_1_1debug_3_01axi__stream__switch_3_01axi__ss__geo_01_4_01_4">
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="5,5,177,61"/>
<area shape="rect" href="group__aie.html" title=" " alt="" coords="225,5,383,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_64.png" border="0" usemap="#atrisycl_1_1detail_1_1debug_3_01axi__stream__switch_3_01AXIStreamGeography_01_4_01_4" alt=""/>
<map name="atrisycl_1_1detail_1_1debug_3_01axi__stream__switch_3_01AXIStreamGeography_01_4_01_4" id="atrisycl_1_1detail_1_1debug_3_01axi__stream__switch_3_01AXIStreamGeography_01_4_01_4">
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="5,5,224,61"/>
<area shape="rect" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch" title="An AXI stream switch parameterized with some geographic layout." alt="" coords="272,5,489,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_65.png" border="0" usemap="#atrisycl_1_1detail_1_1debug_3_01communicator__port_01_4" alt=""/>
<map name="atrisycl_1_1detail_1_1debug_3_01communicator__port_01_4" id="atrisycl_1_1detail_1_1debug_3_01communicator__port_01_4">
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="55,137,213,179"/>
<area shape="rect" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html" title="Abstract interface for a communication port." alt="" coords="334,137,537,179"/>
<area shape="rect" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html" title="A router input port with routing skills." alt="" coords="608,5,813,76"/>
<area shape="rect" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1fifo__channel.html" title="A FIFO channel connection." alt="" coords="630,100,791,141"/>
<area shape="rect" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html" title="A router input port directing to an AIE core input or a BLI input." alt="" coords="627,166,794,222"/>
<area shape="rect" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html" title="Receiving DMA." alt="" coords="620,246,801,302"/>
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="5,253,263,295"/>
<area shape="rect" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma.html" title=" " alt="" coords="311,246,560,302"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_66.png" border="0" usemap="#atrisycl_1_1detail_1_1debug_3_01detail_1_1event_01_4" alt=""/>
<map name="atrisycl_1_1detail_1_1debug_3_01detail_1_1event_01_4" id="atrisycl_1_1detail_1_1debug_3_01detail_1_1event_01_4">
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="5,67,144,108"/>
<area shape="rect" href="structtrisycl_1_1detail_1_1event.html" title=" " alt="" coords="202,74,338,101"/>
<area shape="rect" href="classtrisycl_1_1detail_1_1host__event.html" title=" " alt="" coords="403,5,532,47"/>
<area shape="rect" href="classtrisycl_1_1detail_1_1opencl__event.html" title=" " alt="" coords="396,71,539,112"/>
<area shape="rect" href="structtrisycl_1_1detail_1_1singleton.html" title=" " alt="" coords="192,5,348,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_67.png" border="0" usemap="#atrisycl_1_1detail_1_1debug_3_01detail_1_1kernel_01_4" alt=""/>
<map name="atrisycl_1_1detail_1_1debug_3_01detail_1_1kernel_01_4" id="atrisycl_1_1detail_1_1debug_3_01detail_1_1kernel_01_4">
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="5,5,144,47"/>
<area shape="rect" href="group__execution.html#classtrisycl_1_1detail_1_1kernel" title="Abstract SYCL kernel." alt="" coords="192,13,331,39"/>
<area shape="rect" href="classtrisycl_1_1detail_1_1opencl__kernel.html" title="An abstraction of the OpenCL kernel." alt="" coords="379,35,521,76"/>
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="192,64,331,105"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_68.png" border="0" usemap="#atrisycl_1_1detail_1_1debug_3_01detail_1_1program_01_4" alt=""/>
<map name="atrisycl_1_1detail_1_1debug_3_01detail_1_1program_01_4" id="atrisycl_1_1detail_1_1debug_3_01detail_1_1program_01_4">
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="5,5,144,47"/>
<area shape="rect" href="classtrisycl_1_1detail_1_1program.html" title=" " alt="" coords="192,13,343,39"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_69.png" border="0" usemap="#atrisycl_1_1detail_1_1debug_3_01detail_1_1queue_01_4" alt=""/>
<map name="atrisycl_1_1detail_1_1debug_3_01detail_1_1queue_01_4" id="atrisycl_1_1detail_1_1debug_3_01detail_1_1queue_01_4">
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="5,64,144,105"/>
<area shape="rect" href="structtrisycl_1_1detail_1_1queue.html" title="Some implementation details about the SYCL queue." alt="" coords="192,71,331,98"/>
<area shape="rect" href="classtrisycl_1_1detail_1_1host__queue.html" title="Some implementation details about the SYCL queue." alt="" coords="385,19,515,60"/>
<area shape="rect" href="classtrisycl_1_1detail_1_1opencl__queue.html" title="Some implementation details about the SYCL queue." alt="" coords="379,97,521,139"/>
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="192,5,331,47"/>
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="192,123,331,164"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_70.png" border="0" usemap="#atrisycl_1_1detail_1_1debug_3_01detail_1_1sycl__2__2_1_1pipe__accessor_3_01DataType_00_01AccessMode_00_01Target_01_4_01_4" alt=""/>
<map name="atrisycl_1_1detail_1_1debug_3_01detail_1_1sycl__2__2_1_1pipe__accessor_3_01DataType_00_01AccessMode_00_01Target_01_4_01_4" id="atrisycl_1_1detail_1_1debug_3_01detail_1_1sycl__2__2_1_1pipe__accessor_3_01DataType_00_01AccessMode_00_01Target_01_4_01_4">
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="5,53,243,124"/>
<area shape="rect" href="group__old__data.html" title=" " alt="" coords="291,5,499,76"/>
<area shape="rect" href="group__old__data.html" title=" " alt="" coords="310,100,479,171"/>
<area shape="rect" href="group__old__data.html#classtrisycl_1_1accessor_3_01DataType_00_011_00_01AccessMode_00_01access_1_1target_1_1blocking__pipe_01_4" title="The pipe accessor abstracts the way pipe data are accessed inside a kernel." alt="" coords="547,13,755,69"/>
<area shape="rect" href="group__old__data.html#classtrisycl_1_1accessor_3_01DataType_00_011_00_01AccessMode_00_01access_1_1target_1_1pipe_01_4" title="The pipe accessor abstracts the way pipe data are accessed inside a kernel." alt="" coords="559,107,743,163"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_71.png" border="0" usemap="#atrisycl_1_1detail_1_1debug_3_01detail_1_1sycl__2__2_1_1pipe__accessor_3_01T_00_01AccessMode_00_01Target_01_4_01_4" alt=""/>
<map name="atrisycl_1_1detail_1_1debug_3_01detail_1_1sycl__2__2_1_1pipe__accessor_3_01T_00_01AccessMode_00_01Target_01_4_01_4" id="atrisycl_1_1detail_1_1debug_3_01detail_1_1sycl__2__2_1_1pipe__accessor_3_01T_00_01AccessMode_00_01Target_01_4_01_4">
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="5,5,192,76"/>
<area shape="rect" href="group__old__data.html#classtrisycl_1_1detail_1_1sycl__2__2_1_1pipe__accessor" title="The accessor abstracts the way pipe data are accessed inside a kernel." alt="" coords="240,13,411,69"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_72.png" border="0" usemap="#atrisycl_1_1detail_1_1debug_3_01detail_1_1sycl__2__2_1_1pipe__reservation_3_01PipeAccessor_01_4_01_4" alt=""/>
<map name="atrisycl_1_1detail_1_1debug_3_01detail_1_1sycl__2__2_1_1pipe__reservation_3_01PipeAccessor_01_4_01_4" id="atrisycl_1_1detail_1_1debug_3_01detail_1_1sycl__2__2_1_1pipe__reservation_3_01PipeAccessor_01_4_01_4">
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="5,5,216,61"/>
<area shape="rect" href="group__old__data.html#classtrisycl_1_1detail_1_1sycl__2__2_1_1pipe__reservation" title="The implementation of the pipe reservation station." alt="" coords="264,5,417,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_73.png" border="0" usemap="#atrisycl_1_1detail_1_1debug_3_01handler_01_4" alt=""/>
<map name="atrisycl_1_1detail_1_1debug_3_01handler_01_4" id="atrisycl_1_1detail_1_1debug_3_01handler_01_4">
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="5,5,144,47"/>
<area shape="rect" href="group__execution.html#classtrisycl_1_1handler" title="Command group handler class." alt="" coords="192,13,299,39"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_74.png" border="0" usemap="#atrisycl_1_1detail_1_1debug_3_01pipe_3_01value__type_01_4_01_4" alt=""/>
<map name="atrisycl_1_1detail_1_1debug_3_01pipe_3_01value__type_01_4_01_4" id="atrisycl_1_1detail_1_1debug_3_01pipe_3_01value__type_01_4_01_4">
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="5,5,163,47"/>
<area shape="rect" href="group__old__data.html" title=" " alt="" coords="211,5,380,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_75.png" border="0" usemap="#atrisycl_1_1detail_1_1debug_3_01sending__dma_3_01AXIStreamSwitch_01_4_01_4" alt=""/>
<map name="atrisycl_1_1detail_1_1debug_3_01sending__dma_3_01AXIStreamSwitch_01_4_01_4" id="atrisycl_1_1detail_1_1debug_3_01sending__dma_3_01AXIStreamSwitch_01_4_01_4">
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="5,13,256,54"/>
<area shape="rect" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma.html" title=" " alt="" coords="304,5,547,61"/>
<area shape="rect" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1sending__dma.html" title="Sending DMA." alt="" coords="595,5,763,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_76.png" border="0" usemap="#atrisycl_1_1detail_1_1debug_3_01SpecializedDMA_01_4" alt=""/>
<map name="atrisycl_1_1detail_1_1debug_3_01SpecializedDMA_01_4" id="atrisycl_1_1detail_1_1debug_3_01SpecializedDMA_01_4">
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="5,13,148,54"/>
<area shape="rect" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma.html" title="Generic DMA." alt="" coords="196,5,431,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_77.png" border="0" usemap="#atrisycl_1_1detail_1_1debug_3_01T_01_4" alt=""/>
<map name="atrisycl_1_1detail_1_1debug_3_01T_01_4" id="atrisycl_1_1detail_1_1debug_3_01T_01_4">
<area shape="rect" href="group__debug__trace.html#structtrisycl_1_1detail_1_1debug" title="Class used to trace the construction, copy&#45;construction, move&#45;construction and destruction of classes..." alt="" coords="5,5,176,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_78.png" border="0" usemap="#atrisycl_1_1detail_1_1device" alt=""/>
<map name="atrisycl_1_1detail_1_1device" id="atrisycl_1_1detail_1_1device">
<area shape="rect" href="group__execution.html#classtrisycl_1_1detail_1_1device" title="An abstract class representing various models of SYCL devices." alt="" coords="12,74,155,101"/>
<area shape="rect" href="classtrisycl_1_1detail_1_1host__device.html" title="SYCL host device." alt="" coords="216,5,345,47"/>
<area shape="rect" href="classtrisycl_1_1detail_1_1opencl__device.html" title="SYCL OpenCL device." alt="" coords="209,71,352,112"/>
<area shape="rect" href="structtrisycl_1_1detail_1_1singleton.html" title=" " alt="" coords="5,5,161,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_79.png" border="0" usemap="#atrisycl_1_1detail_1_1display__vector_3_01T_01_4" alt=""/>
<map name="atrisycl_1_1detail_1_1display__vector_3_01T_01_4" id="atrisycl_1_1detail_1_1display__vector_3_01T_01_4">
<area shape="rect" href="group__debug__trace.html#structtrisycl_1_1detail_1_1display__vector" title="Class used to display a vector&#45;like type of classes that inherit from it." alt="" coords="5,5,151,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_80.png" border="0" usemap="#atrisycl_1_1detail_1_1expand__to__vector_3_01V_00_01Tuple_00_01expansion_01_4" alt=""/>
<map name="atrisycl_1_1detail_1_1expand__to__vector_3_01V_00_01Tuple_00_01expansion_01_4" id="atrisycl_1_1detail_1_1expand__to__vector_3_01V_00_01Tuple_00_01expansion_01_4">
<area shape="rect" href="group__array__tuple__helpers.html#structtrisycl_1_1detail_1_1expand__to__vector" title="Allows optional expansion of a 1&#45;element tuple to a V::dimension tuple to replicate scalar values in ..." alt="" coords="5,5,152,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_81.png" border="0" usemap="#atrisycl_1_1detail_1_1expand__to__vector_3_01V_00_01Tuple_00_01true_01_4" alt=""/>
<map name="atrisycl_1_1detail_1_1expand__to__vector_3_01V_00_01Tuple_00_01true_01_4" id="atrisycl_1_1detail_1_1expand__to__vector_3_01V_00_01Tuple_00_01true_01_4">
<area shape="rect" href="group__array__tuple__helpers.html#structtrisycl_1_1detail_1_1expand__to__vector_3_01V_00_01Tuple_00_01true_01_4" title="Specialization in the case we ask for expansion." alt="" coords="5,5,152,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_82.png" border="0" usemap="#atrisycl_1_1detail_1_1fiber__pool" alt=""/>
<map name="atrisycl_1_1detail_1_1fiber__pool" id="atrisycl_1_1detail_1_1fiber__pool">
<area shape="rect" href="classtrisycl_1_1detail_1_1fiber__pool.html" title=" " alt="" coords="5,5,165,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_83.png" border="0" usemap="#atrisycl_1_1detail_1_1ocl__type_3_01T_00_01access_1_1address__space_1_1constant__space_01_4" alt=""/>
<map name="atrisycl_1_1detail_1_1ocl__type_3_01T_00_01access_1_1address__space_1_1constant__space_01_4" id="atrisycl_1_1detail_1_1ocl__type_3_01T_00_01access_1_1address__space_1_1constant__space_01_4">
<area shape="rect" href="group__address__spaces.html#structtrisycl_1_1detail_1_1ocl__type_3_01T_00_01access_1_1address__space_1_1constant__space_01_4" title="Add an attribute for __constant address space." alt="" coords="5,5,181,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_84.png" border="0" usemap="#atrisycl_1_1detail_1_1ocl__type_3_01T_00_01access_1_1address__space_1_1global__space_01_4" alt=""/>
<map name="atrisycl_1_1detail_1_1ocl__type_3_01T_00_01access_1_1address__space_1_1global__space_01_4" id="atrisycl_1_1detail_1_1ocl__type_3_01T_00_01access_1_1address__space_1_1global__space_01_4">
<area shape="rect" href="group__address__spaces.html#structtrisycl_1_1detail_1_1ocl__type_3_01T_00_01access_1_1address__space_1_1global__space_01_4" title="Add an attribute for __global address space." alt="" coords="5,5,181,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_85.png" border="0" usemap="#atrisycl_1_1detail_1_1ocl__type_3_01T_00_01access_1_1address__space_1_1local__space_01_4" alt=""/>
<map name="atrisycl_1_1detail_1_1ocl__type_3_01T_00_01access_1_1address__space_1_1local__space_01_4" id="atrisycl_1_1detail_1_1ocl__type_3_01T_00_01access_1_1address__space_1_1local__space_01_4">
<area shape="rect" href="group__address__spaces.html#structtrisycl_1_1detail_1_1ocl__type_3_01T_00_01access_1_1address__space_1_1local__space_01_4" title="Add an attribute for __local address space." alt="" coords="5,5,181,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_86.png" border="0" usemap="#atrisycl_1_1detail_1_1ocl__type_3_01T_00_01access_1_1address__space_1_1private__space_01_4" alt=""/>
<map name="atrisycl_1_1detail_1_1ocl__type_3_01T_00_01access_1_1address__space_1_1private__space_01_4" id="atrisycl_1_1detail_1_1ocl__type_3_01T_00_01access_1_1address__space_1_1private__space_01_4">
<area shape="rect" href="group__address__spaces.html#structtrisycl_1_1detail_1_1ocl__type_3_01T_00_01access_1_1address__space_1_1private__space_01_4" title="Add an attribute for __private address space." alt="" coords="5,5,181,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_87.png" border="0" usemap="#atrisycl_1_1detail_1_1ocl__type_3_01T_00_01AS_01_4" alt=""/>
<map name="atrisycl_1_1detail_1_1ocl__type_3_01T_00_01AS_01_4" id="atrisycl_1_1detail_1_1ocl__type_3_01T_00_01AS_01_4">
<area shape="rect" href="group__address__spaces.html#structtrisycl_1_1detail_1_1ocl__type" title="Generate a type with some real OpenCL 2 attribute if we are on an OpenCL device." alt="" coords="5,5,127,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_88.png" border="0" usemap="#atrisycl_1_1detail_1_1parallel__for__iterate_3_010_00_01Range_00_01ParallelForFunctor_00_01Id_01_4" alt=""/>
<map name="atrisycl_1_1detail_1_1parallel__for__iterate_3_010_00_01Range_00_01ParallelForFunctor_00_01Id_01_4" id="atrisycl_1_1detail_1_1parallel__for__iterate_3_010_00_01Range_00_01ParallelForFunctor_00_01Id_01_4">
<area shape="rect" href="group__parallelism.html#structtrisycl_1_1detail_1_1parallel__for__iterate_3_010_00_01Range_00_01ParallelForFunctor_00_01Id_01_4" title="Stop the recursion when level reaches 0 by simply calling the kernel functor with the constructed id." alt="" coords="5,5,168,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_89.png" border="0" usemap="#atrisycl_1_1detail_1_1parallel__for__iterate_3_01level_00_01Range_00_01ParallelForFunctor_00_01Id_01_4" alt=""/>
<map name="atrisycl_1_1detail_1_1parallel__for__iterate_3_01level_00_01Range_00_01ParallelForFunctor_00_01Id_01_4" id="atrisycl_1_1detail_1_1parallel__for__iterate_3_01level_00_01Range_00_01ParallelForFunctor_00_01Id_01_4">
<area shape="rect" href="group__parallelism.html#structtrisycl_1_1detail_1_1parallel__for__iterate" title="A recursive multi&#45;dimensional iterator that ends up calling f." alt="" coords="5,5,181,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_90.png" border="0" usemap="#atrisycl_1_1detail_1_1platform" alt=""/>
<map name="atrisycl_1_1detail_1_1platform" id="atrisycl_1_1detail_1_1platform">
<area shape="rect" href="group__execution.html#classtrisycl_1_1detail_1_1platform" title="An abstract class representing various models of SYCL platforms." alt="" coords="8,74,159,101"/>
<area shape="rect" href="group__execution.html#classtrisycl_1_1detail_1_1host__platform" title="SYCL host platform." alt="" coords="216,5,345,47"/>
<area shape="rect" href="group__execution.html#classtrisycl_1_1detail_1_1opencl__platform" title="SYCL OpenCL platform." alt="" coords="209,71,352,112"/>
<area shape="rect" href="structtrisycl_1_1detail_1_1singleton.html" title=" " alt="" coords="5,5,161,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_91.png" border="0" usemap="#atrisycl_1_1detail_1_1pooled__shared__work_1_1pool__ctx" alt=""/>
<map name="atrisycl_1_1detail_1_1pooled__shared__work_1_1pool__ctx" id="atrisycl_1_1detail_1_1pooled__shared__work_1_1pool__ctx">
<area shape="rect" href="structtrisycl_1_1detail_1_1pooled__shared__work_1_1pool__ctx.html" title="Shared storage among the working threads." alt="" coords="5,5,165,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_92.png" border="0" usemap="#atrisycl_1_1detail_1_1pooled__work__stealing_1_1pool__ctx" alt=""/>
<map name="atrisycl_1_1detail_1_1pooled__work__stealing_1_1pool__ctx" id="atrisycl_1_1detail_1_1pooled__work__stealing_1_1pool__ctx">
<area shape="rect" href="structtrisycl_1_1detail_1_1pooled__work__stealing_1_1pool__ctx.html" title="Shared storage among the working threads." alt="" coords="5,5,172,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_93.png" border="0" usemap="#atrisycl_1_1detail_1_1property" alt=""/>
<map name="atrisycl_1_1detail_1_1property" id="atrisycl_1_1detail_1_1property">
<area shape="rect" href="classtrisycl_1_1detail_1_1property.html" title=" " alt="" coords="5,13,156,39"/>
<area shape="rect" href="classtrisycl_1_1property_1_1queue_1_1enable__profiling.html" title=" " alt="" coords="204,5,359,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_94.png" border="0" usemap="#atrisycl_1_1detail_1_1singleton_3_01T_01_4" alt=""/>
<map name="atrisycl_1_1detail_1_1singleton_3_01T_01_4" id="atrisycl_1_1detail_1_1singleton_3_01T_01_4">
<area shape="rect" href="structtrisycl_1_1detail_1_1singleton.html" title="Provide a singleton factory." alt="" coords="5,5,193,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_95.png" border="0" usemap="#atrisycl_1_1detail_1_1sycl__2__2_1_1reserve__id_3_01T_01_4" alt=""/>
<map name="atrisycl_1_1detail_1_1sycl__2__2_1_1reserve__id_3_01T_01_4" id="atrisycl_1_1detail_1_1sycl__2__2_1_1reserve__id_3_01T_01_4">
<area shape="rect" href="group__old__data.html#structtrisycl_1_1detail_1_1sycl__2__2_1_1reserve__id" title="A private description of a reservation station." alt="" coords="5,5,156,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_96.png" border="0" usemap="#atrisycl_1_1detail_1_1Ts" alt=""/>
<map name="atrisycl_1_1detail_1_1Ts" id="atrisycl_1_1detail_1_1Ts">
<area shape="rect" href="classtrisycl_1_1detail_1_1Ts.html" title=" " alt="" coords="5,13,123,39"/>
<area shape="rect" href="group__helpers.html#structtrisycl_1_1detail_1_1overloaded" title="Helper type for the visitor to do pattern matching on invocables https://en.cppreference...." alt="" coords="171,5,337,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_97.png" border="0" usemap="#atrisycl_1_1device__selector" alt=""/>
<map name="atrisycl_1_1device__selector" id="atrisycl_1_1device__selector">
<area shape="rect" href="group__execution.html#classtrisycl_1_1device__selector" title="The SYCL heuristics to select a device." alt="" coords="5,13,161,39"/>
<area shape="rect" href="group__execution.html#classtrisycl_1_1device__type__selector" title="A device selector by device_type." alt="" coords="209,5,344,47"/>
<area shape="rect" href="group__execution.html#classtrisycl_1_1device__typename__selector" title="Select a device by template device_type parameter." alt="" coords="392,5,560,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_98.png" border="0" usemap="#atrisycl_1_1drt_1_1code_1_1program" alt=""/>
<map name="atrisycl_1_1drt_1_1code_1_1program" id="atrisycl_1_1drt_1_1code_1_1program">
<area shape="rect" href="structtrisycl_1_1drt_1_1code_1_1program.html" title="A binary program containing some kernels." alt="" coords="5,5,121,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_99.png" border="0" usemap="#atrisycl_1_1elem" alt=""/>
<map name="atrisycl_1_1elem" id="atrisycl_1_1elem">
<area shape="rect" href="group__vector.html#structtrisycl_1_1elem" title="Series of values to specify named swizzle indexes." alt="" coords="5,5,99,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_100.png" border="0" usemap="#atrisycl_1_1error__handler" alt=""/>
<map name="atrisycl_1_1error__handler" id="atrisycl_1_1error__handler">
<area shape="rect" href="group__error__handling.html#structtrisycl_1_1error__handler" title="User supplied error handler to call a user&#45;provided function when an error happens from a SYCL object..." alt="" coords="5,13,145,39"/>
<area shape="rect" href="structtrisycl_1_1trisycl_1_1default__error__handler.html" title=" " alt="" coords="193,5,340,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_101.png" border="0" usemap="#atrisycl_1_1exception" alt=""/>
<map name="atrisycl_1_1exception" id="atrisycl_1_1exception">
<area shape="rect" href="group__error__handling.html#classtrisycl_1_1exception" title="Encapsulate a SYCL error information." alt="" coords="5,217,127,243"/>
<area shape="rect" href="group__error__handling.html#structtrisycl_1_1async__exception" title="An error stored in an exception_list for asynchronous errors." alt="" coords="175,141,337,167"/>
<area shape="rect" href="group__error__handling.html#classtrisycl_1_1cl__exception" title="Returns the OpenCL error code encapsulated in the exception." alt="" coords="187,191,325,218"/>
<area shape="rect" href="group__error__handling.html#classtrisycl_1_1device__error" title="The SYCL device will trigger this exception on error." alt="" coords="188,242,324,269"/>
<area shape="rect" href="group__error__handling.html#classtrisycl_1_1runtime__error" title=" " alt="" coords="185,589,327,615"/>
<area shape="rect" href="group__error__handling.html#classtrisycl_1_1compile__program__error" title="Error while compiling the SYCL kernel to a SYCL device." alt="" coords="391,5,555,47"/>
<area shape="rect" href="group__error__handling.html#classtrisycl_1_1feature__not__supported" title="Exception thrown when an optional feature or extension is used in a kernel but its not available on t..." alt="" coords="407,71,538,112"/>
<area shape="rect" href="group__error__handling.html#classtrisycl_1_1invalid__object__error" title="Error regarding any memory objects being used inside the kernel." alt="" coords="401,136,545,177"/>
<area shape="rect" href="group__error__handling.html#classtrisycl_1_1link__program__error" title="Error while linking the SYCL kernel to a SYCL device." alt="" coords="403,201,542,243"/>
<area shape="rect" href="group__error__handling.html#classtrisycl_1_1memory__allocation__error" title="Error on memory allocation on the SYCL device for a SYCL kernel." alt="" coords="385,267,560,308"/>
<area shape="rect" href="group__error__handling.html#classtrisycl_1_1platform__error" title="The SYCL platform will trigger this exception on error." alt="" coords="400,333,545,359"/>
<area shape="rect" href="group__error__handling.html#classtrisycl_1_1profiling__error" title="The SYCL runtime will trigger this error if there is an error when profiling info is enabled." alt="" coords="417,384,528,425"/>
<area shape="rect" href="group__error__handling.html#classtrisycl_1_1accessor__error" title="Error regarding the trisycl::accessor objects defined." alt="" coords="397,450,548,477"/>
<area shape="rect" href="group__error__handling.html#classtrisycl_1_1event__error" title="Error regarding associated trisycl::event objects." alt="" coords="407,501,538,527"/>
<area shape="rect" href="group__error__handling.html#classtrisycl_1_1invalid__parameter__error" title="Error regarding parameters to the SYCL kernel, it may apply to any captured parameters to the kernel ..." alt="" coords="389,552,556,593"/>
<area shape="rect" href="group__error__handling.html#classtrisycl_1_1kernel__error" title="Error that occurred before or while enqueuing the SYCL kernel." alt="" coords="406,618,539,645"/>
<area shape="rect" href="group__error__handling.html#classtrisycl_1_1nd__range__error" title="Error regarding the trisycl::nd_range specified for the SYCL kernel." alt="" coords="397,669,548,695"/>
<area shape="rect" href="group__error__handling.html#classtrisycl_1_1non__cl__error" title="Exception for an OpenCL operation requested in a non OpenCL area." alt="" coords="405,719,541,746"/>
<area shape="rect" href="group__error__handling.html#classtrisycl_1_1pipe__error" title="A failing pipe error will trigger this exception on error." alt="" coords="411,770,534,797"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_102.png" border="0" usemap="#atrisycl_1_1half" alt=""/>
<map name="atrisycl_1_1half" id="atrisycl_1_1half">
<area shape="rect" href="classtrisycl_1_1half.html" title=" " alt="" coords="5,5,92,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_103.png" border="0" usemap="#atrisycl_1_1image_3_01Dimensions_01_4" alt=""/>
<map name="atrisycl_1_1image_3_01Dimensions_01_4" id="atrisycl_1_1image_3_01Dimensions_01_4">
<area shape="rect" href="group__data.html#structtrisycl_1_1image" title=" " alt="" coords="5,5,199,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_104.png" border="0" usemap="#atrisycl_1_1info_1_1param__traits_3_01T_00_01Param_01_4" alt=""/>
<map name="atrisycl_1_1info_1_1param__traits_3_01T_00_01Param_01_4" id="atrisycl_1_1info_1_1param__traits_3_01T_00_01Param_01_4">
<area shape="rect" href="structtrisycl_1_1info_1_1param__traits.html" title="Implement a meta&#45;function from (T, value) to T&#39; to express the return type value of an OpenCL functio..." alt="" coords="5,5,140,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_105.png" border="0" usemap="#atrisycl_1_1mixin_1_1accessor_3_01T_00_01Dimensions_01_4" alt=""/>
<map name="atrisycl_1_1mixin_1_1accessor_3_01T_00_01Dimensions_01_4" id="atrisycl_1_1mixin_1_1accessor_3_01T_00_01Dimensions_01_4">
<area shape="rect" href="group__execution.html#classtrisycl_1_1mixin_1_1accessor" title="SYCL accessor mixin providing multi&#45;dimensional access features." alt="" coords="5,15,163,57"/>
<area shape="rect" href="group__execution.html" title=" " alt="" coords="211,15,456,57"/>
<area shape="rect" href="group__data.html" title=" " alt="" coords="511,5,705,61"/>
<area shape="rect" href="group__data.html#classtrisycl_1_1detail_1_1accessor" title="The buffer accessor abstracts the way buffer data are accessed inside a kernel in a multidimensional ..." alt="" coords="527,165,689,221"/>
<area shape="rect" href="group__data.html#classtrisycl_1_1detail_1_1accessor_3_01T_00_01Dimensions_00_01Mode_00_01access_1_1target_1_1local_01_4" title="The local accessor specialization abstracts the way local memory is allocated to a kernel to be share..." alt="" coords="760,45,921,101"/>
<area shape="rect" href="group__execution.html" title=" " alt="" coords="529,297,687,338"/>
<area shape="rect" href="group__data.html#classtrisycl_1_1detail_1_1buffer" title="A SYCL buffer is a multidimensional variable length array (Ã  la C99 VLA or even Fortran before) that ..." alt="" coords="772,297,909,338"/>
<area shape="rect" href="group__data.html#classtrisycl_1_1detail_1_1accessor__base" title="The buffer accessor base is here mainly to be accessed from the task without dependency on the buffer..." alt="" coords="237,85,429,112"/>
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="504,85,712,141"/>
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="240,143,427,199"/>
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="539,362,677,403"/>
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="264,421,403,462"/>
<area shape="rect" href="structtrisycl_1_1detail_1_1task.html" title="The abstraction to represent SYCL tasks executing inside command_group." alt="" coords="543,428,673,455"/>
<area shape="rect" title=" " alt="" coords="267,237,399,278"/>
<area shape="rect" href="group__data.html#structtrisycl_1_1detail_1_1buffer__base" title="Factorize some template independent buffer aspects in a base class." alt="" coords="522,245,694,272"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_106.png" border="0" usemap="#atrisycl_1_1mixin_1_1accessor_3_01T_00_01Dimensions_01_4_1_1track__index_3_01N_01_4" alt=""/>
<map name="atrisycl_1_1mixin_1_1accessor_3_01T_00_01Dimensions_01_4_1_1track__index_3_01N_01_4" id="atrisycl_1_1mixin_1_1accessor_3_01T_00_01Dimensions_01_4_1_1track__index_3_01N_01_4">
<area shape="rect" href="structtrisycl_1_1mixin_1_1accessor_1_1track__index.html" title="Proxy object to transform an expression like accessor[i1][i2][i3] into the implementation mdpsan(i1,..." alt="" coords="5,5,172,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_107.png" border="0" usemap="#atrisycl_1_1pipe_3_01Name_00_01T_00_01MinCapacity_00_01SizeT_01_4" alt=""/>
<map name="atrisycl_1_1pipe_3_01Name_00_01T_00_01MinCapacity_00_01SizeT_01_4" id="atrisycl_1_1pipe_3_01Name_00_01T_00_01MinCapacity_00_01SizeT_01_4">
<area shape="rect" href="group__data.html#classtrisycl_1_1pipe" title="SYCL pipe object." alt="" coords="5,5,171,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_108.png" border="0" usemap="#atrisycl_1_1sycl__2__2_1_1pipe__reservation_3_01PipeAccessor_01_4" alt=""/>
<map name="atrisycl_1_1sycl__2__2_1_1pipe__reservation_3_01PipeAccessor_01_4" id="atrisycl_1_1sycl__2__2_1_1pipe__reservation_3_01PipeAccessor_01_4">
<area shape="rect" href="group__old__data.html#structtrisycl_1_1sycl__2__2_1_1pipe__reservation" title="The pipe reservation station allows to reserve an array&#45;like view inside the pipe for ordered race&#45;fr..." alt="" coords="5,5,228,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_109.png" border="0" usemap="#atrisycl_1_1vec_3_01int_00_012_01_4" alt=""/>
<map name="atrisycl_1_1vec_3_01int_00_012_01_4" id="atrisycl_1_1vec_3_01int_00_012_01_4">
<area shape="rect" href="classtrisycl_1_1vec.html" title=" " alt="" coords="5,5,144,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_110.png" border="0" usemap="#atrisycl_1_1vec_3_01typename_00_01int_01_4" alt=""/>
<map name="atrisycl_1_1vec_3_01typename_00_01int_01_4" id="atrisycl_1_1vec_3_01typename_00_01int_01_4">
<area shape="rect" href="classtrisycl_1_1vec.html" title="forward declaration to use in the detail class" alt="" coords="5,5,164,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_111.png" border="0" usemap="#atrisycl_1_1vendor_1_1trisycl_1_1pipe_1_1cout" alt=""/>
<map name="atrisycl_1_1vendor_1_1trisycl_1_1pipe_1_1cout" id="atrisycl_1_1vendor_1_1trisycl_1_1pipe_1_1cout">
<area shape="rect" href="group__data.html#classtrisycl_1_1vendor_1_1trisycl_1_1pipe_1_1cout" title="triSYCL extension for SYCL pipe object sending data to std::cout" alt="" coords="5,5,152,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_112.png" border="0" usemap="#atrisycl_1_1vendor_1_1trisycl_1_1random_1_1xorshift_3_01Nbits_01_4" alt=""/>
<map name="atrisycl_1_1vendor_1_1trisycl_1_1random_1_1xorshift_3_01Nbits_01_4" id="atrisycl_1_1vendor_1_1trisycl_1_1random_1_1xorshift_3_01Nbits_01_4">
<area shape="rect" href="structtrisycl_1_1vendor_1_1trisycl_1_1random_1_1xorshift.html" title="A possible implementation of the xorshift RNGs from." alt="" coords="5,5,184,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_113.png" border="0" usemap="#atrisycl_1_1vendor_1_1trisycl_1_1scope_1_1detail_1_1device_3_01DeviceStorage_00_01ScopedPlatform_01_4" alt=""/>
<map name="atrisycl_1_1vendor_1_1trisycl_1_1scope_1_1detail_1_1device_3_01DeviceStorage_00_01ScopedPlatform_01_4" id="atrisycl_1_1vendor_1_1trisycl_1_1scope_1_1detail_1_1device_3_01DeviceStorage_00_01ScopedPlatform_01_4">
<area shape="rect" href="group__vendor__trisycl__scope.html#classtrisycl_1_1vendor_1_1trisycl_1_1scope_1_1detail_1_1device" title="A conceptual device implementing some device&#45;scoped storage and based on a platform with platform&#45;sco..." alt="" coords="5,5,239,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_114.png" border="0" usemap="#atrisycl_1_1vendor_1_1trisycl_1_1scope_1_1detail_1_1platform_3_01PlatformStorage_01_4" alt=""/>
<map name="atrisycl_1_1vendor_1_1trisycl_1_1scope_1_1detail_1_1platform_3_01PlatformStorage_01_4" id="atrisycl_1_1vendor_1_1trisycl_1_1scope_1_1detail_1_1platform_3_01PlatformStorage_01_4">
<area shape="rect" href="group__vendor__trisycl__scope.html#classtrisycl_1_1vendor_1_1trisycl_1_1scope_1_1detail_1_1platform" title="A conceptual platform implementing some platform&#45;scoped storage." alt="" coords="5,5,164,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_115.png" border="0" usemap="#atrisycl_1_1vendor_1_1trisycl_1_1scope_1_1detail_1_1queue_3_01Device_00_01QueueStorage_01_4" alt=""/>
<map name="atrisycl_1_1vendor_1_1trisycl_1_1scope_1_1detail_1_1queue_3_01Device_00_01QueueStorage_01_4" id="atrisycl_1_1vendor_1_1trisycl_1_1scope_1_1detail_1_1queue_3_01Device_00_01QueueStorage_01_4">
<area shape="rect" href="group__vendor__trisycl__scope.html#classtrisycl_1_1vendor_1_1trisycl_1_1scope_1_1detail_1_1queue" title="A conceptual queue implementing some queue&#45;scoped storage constructed from a device with some device&#45;..." alt="" coords="5,5,184,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_116.png" border="0" usemap="#atrisycl_1_1vendor_1_1trisycl_1_1scope_1_1detail_1_1storage__type__trait_3_01ScopedType_00_01StorageType_01_4" alt=""/>
<map name="atrisycl_1_1vendor_1_1trisycl_1_1scope_1_1detail_1_1storage__type__trait_3_01ScopedType_00_01StorageType_01_4" id="atrisycl_1_1vendor_1_1trisycl_1_1scope_1_1detail_1_1storage__type__trait_3_01ScopedType_00_01StorageType_01_4">
<area shape="rect" href="structtrisycl_1_1vendor_1_1trisycl_1_1scope_1_1detail_1_1storage__type__trait.html" title=" " alt="" coords="5,5,176,76"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_117.png" border="0" usemap="#atrisycl_1_1vendor_1_1trisycl_1_1scope_1_1detail_1_1storage__type__trait_3_01ScopedType_00_01typename_01ScopedType_1_1storage__type_01_4" alt=""/>
<map name="atrisycl_1_1vendor_1_1trisycl_1_1scope_1_1detail_1_1storage__type__trait_3_01ScopedType_00_01typename_01ScopedType_1_1storage__type_01_4" id="atrisycl_1_1vendor_1_1trisycl_1_1scope_1_1detail_1_1storage__type__trait_3_01ScopedType_00_01typename_01ScopedType_1_1storage__type_01_4">
<area shape="rect" href="structtrisycl_1_1vendor_1_1trisycl_1_1scope_1_1detail_1_1storage__type__trait_3_01ScopedType_00_45dbd26b181f54f4fa0bbc89596620fa.html" title=" " alt="" coords="5,5,260,76"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_118.png" border="0" usemap="#atrisycl_1_1vendor_1_1trisycl_1_1scope_1_1empty__device__scope" alt=""/>
<map name="atrisycl_1_1vendor_1_1trisycl_1_1scope_1_1empty__device__scope" id="atrisycl_1_1vendor_1_1trisycl_1_1scope_1_1empty__device__scope">
<area shape="rect" href="group__vendor__trisycl__scope.html#structtrisycl_1_1vendor_1_1trisycl_1_1scope_1_1empty__device__scope" title="An empty device scope to make compilation errors clearer." alt="" coords="5,5,201,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_119.png" border="0" usemap="#atrisycl_1_1vendor_1_1trisycl_1_1scope_1_1empty__platform__scope" alt=""/>
<map name="atrisycl_1_1vendor_1_1trisycl_1_1scope_1_1empty__platform__scope" id="atrisycl_1_1vendor_1_1trisycl_1_1scope_1_1empty__platform__scope">
<area shape="rect" href="group__vendor__trisycl__scope.html#structtrisycl_1_1vendor_1_1trisycl_1_1scope_1_1empty__platform__scope" title="An empty platform scope to make compilation errors clearer." alt="" coords="5,5,211,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_120.png" border="0" usemap="#atrisycl_1_1vendor_1_1trisycl_1_1scope_1_1empty__queue__scope" alt=""/>
<map name="atrisycl_1_1vendor_1_1trisycl_1_1scope_1_1empty__queue__scope" id="atrisycl_1_1vendor_1_1trisycl_1_1scope_1_1empty__queue__scope">
<area shape="rect" href="group__vendor__trisycl__scope.html#structtrisycl_1_1vendor_1_1trisycl_1_1scope_1_1empty__queue__scope" title="An empty queue scope to make compilation errors clearer." alt="" coords="5,5,199,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_121.png" border="0" usemap="#atrisycl_1_1vendor_1_1trisycl_1_1scope_1_1queue_3_01Device_00_01QueueStorage_01_4_1_1command__group_3_01CGH_01_4" alt=""/>
<map name="atrisycl_1_1vendor_1_1trisycl_1_1scope_1_1queue_3_01Device_00_01QueueStorage_01_4_1_1command__group_3_01CGH_01_4" id="atrisycl_1_1vendor_1_1trisycl_1_1scope_1_1queue_3_01Device_00_01QueueStorage_01_4_1_1command__group_3_01CGH_01_4">
<area shape="rect" href="structtrisycl_1_1vendor_1_1trisycl_1_1scope_1_1queue_1_1command__group.html" title="The command group redefining some member functions to be able to pass the scope and so on to the kern..." alt="" coords="5,5,192,76"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_122.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet" alt=""/>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet" id="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">
<area shape="rect" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet" title=" " alt="" coords="5,5,160,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_123.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet_1_1shutdown__t" alt=""/>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet_1_1shutdown__t" id="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet_1_1shutdown__t">
<area shape="rect" href="structtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet_1_1shutdown__t.html" title="Marker type used to signal network shutdown." alt="" coords="5,5,160,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_124.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_3_01AXIStreamGeography_01_4_1_1input__port" alt=""/>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_3_01AXIStreamGeography_01_4_1_1input__port" id="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_3_01AXIStreamGeography_01_4_1_1input__port">
<area shape="rect" href="structtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1input__port.html" title=" " alt="" coords="5,5,211,76"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_125.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_3_01AXIStreamGeography_01_4_1_1output__port" alt=""/>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_3_01AXIStreamGeography_01_4_1_1output__port" id="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_3_01AXIStreamGeography_01_4_1_1output__port">
<area shape="rect" href="structtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1output__port.html" title=" " alt="" coords="5,5,211,76"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_126.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1cascade__stream_3_01Geography_01_4" alt=""/>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1cascade__stream_3_01Geography_01_4" id="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1cascade__stream_3_01Geography_01_4">
<area shape="rect" href="group__aie.html#structtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1cascade__stream" title="Implementation of the cascade stream infrastructure between AI Engine tiles." alt="" coords="5,5,192,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_127.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1cascade__stream_3_01trisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1geography_01_4" alt=""/>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1cascade__stream_3_01trisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1geography_01_4" id="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1cascade__stream_3_01trisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1geography_01_4">
<area shape="rect" href="group__aie.html" title=" " alt="" coords="5,5,192,76"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_128.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1connection" alt=""/>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1connection" id="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1connection">
<area shape="rect" href="structtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1connection.html" title="A connection between some AXI Stream Switch." alt="" coords="5,5,160,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_129.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1connection_1_1base" alt=""/>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1connection_1_1base" id="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1connection_1_1base">
<area shape="rect" href="structtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1connection_1_1base.html" title="Base class of connection port." alt="" coords="5,53,196,94"/>
<area shape="rect" href="structtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1connection_1_1input.html" title="Abstract an input port." alt="" coords="244,5,399,61"/>
<area shape="rect" href="structtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1connection_1_1output.html" title="Abstract an output port." alt="" coords="244,85,399,141"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_130.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1detail_1_1device_3_01Layout_01_4" alt=""/>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1detail_1_1device_3_01Layout_01_4" id="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1detail_1_1device_3_01Layout_01_4">
<area shape="rect" href="structtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1detail_1_1device.html" title="Create a SYCL&#45;like device view of an AI Engine CGRA with some layout." alt="" coords="5,5,173,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_131.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1detail_1_1tile__infrastructure_3_01Geography_01_4" alt=""/>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1detail_1_1tile__infrastructure_3_01Geography_01_4" id="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1detail_1_1tile__infrastructure_3_01Geography_01_4">
<area shape="rect" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1detail_1_1tile__infrastructure" title="The AI Engine tile infrastructure common to all the tiles." alt="" coords="5,5,197,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_132.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma__dsl_3_01Tile_00_01DMA_00_01LockRef_01_4" alt=""/>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma__dsl_3_01Tile_00_01DMA_00_01LockRef_01_4" id="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma__dsl_3_01Tile_00_01DMA_00_01LockRef_01_4">
<area shape="rect" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma__dsl" title="Implement a small DSL to chain DMA &amp; locking operations like allowed by the hardware." alt="" coords="5,5,160,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_133.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1geography_3_01Layout_01_4_1_1core__axi__stream__switch" alt=""/>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1geography_3_01Layout_01_4_1_1core__axi__stream__switch" id="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1geography_3_01Layout_01_4_1_1core__axi__stream__switch">
<area shape="rect" href="structtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1geography_1_1core__axi__stream__switch.html" title=" " alt="" coords="5,5,240,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_134.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1geography_3_01Layout_01_4_1_1shim__axi__stream__switch" alt=""/>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1geography_3_01Layout_01_4_1_1shim__axi__stream__switch" id="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1geography_3_01Layout_01_4_1_1shim__axi__stream__switch">
<area shape="rect" href="structtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1geography_1_1shim__axi__stream__switch.html" title=" " alt="" coords="5,5,243,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_135.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1layout_1_1full" alt=""/>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1layout_1_1full" id="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1layout_1_1full">
<area shape="rect" href="group__aie.html#structtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1layout_1_1full" title="Describe the layout of a &quot;big&quot; AI Engine array." alt="" coords="5,166,156,207"/>
<area shape="rect" href="group__aie.html" title=" " alt="" coords="213,5,371,61"/>
<area shape="rect" href="group__aie.html" title=" " alt="" coords="213,85,371,141"/>
<area shape="rect" href="group__aie.html#structtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1layout_1_1one__pe" title="Describe the layout of a tiny AI Engine with only 1 tile." alt="" coords="204,166,380,207"/>
<area shape="rect" href="group__aie.html#structtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1layout_1_1size" title="Fully specify the size of an AI Engine layout." alt="" coords="213,232,371,288"/>
<area shape="rect" href="group__aie.html#structtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1layout_1_1small" title="Describe the layout of a small AI Engine array with only a few PE." alt="" coords="209,313,375,354"/>
<area shape="rect" href="structtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1layout_1_1vc1902.html" title="Describe the layout of a Versal VC1902 device." alt="" coords="428,13,604,54"/>
<area shape="rect" href="group__aie.html#structtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1layout_1_1ve1152" title=" " alt="" coords="428,93,604,134"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_136.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1lock__unit" alt=""/>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1lock__unit" id="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1lock__unit">
<area shape="rect" href="group__aie.html#structtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1lock__unit" title="The lock infrastructure used by AI Engine memory modules and shim tiles." alt="" coords="5,5,148,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_137.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1lock__unit_1_1locking__device" alt=""/>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1lock__unit_1_1locking__device" id="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1lock__unit_1_1locking__device">
<area shape="rect" href="structtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1lock__unit_1_1locking__device.html" title="The individual locking system." alt="" coords="5,5,148,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_138.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1memory__base" alt=""/>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1memory__base" id="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1memory__base">
<area shape="rect" href="group__aie.html#structtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1memory__base" title="The AI Engine Memory Module infrastructure of a tile common to all the tiles." alt="" coords="5,13,179,54"/>
<area shape="rect" href="group__aie.html#structtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1memory" title="The AI Engine Memory Module infrastructure of a tile." alt="" coords="227,5,401,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_139.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1memory__infrastructure" alt=""/>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1memory__infrastructure" id="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1memory__infrastructure">
<area shape="rect" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1memory__infrastructure" title="The AI Engine memory infrastructure common to all the tiles." alt="" coords="5,5,227,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_140.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port" alt=""/>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port" id="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port">
<area shape="rect" href="structtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port.html" title="Abstraction of a communication port." alt="" coords="5,5,148,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_141.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port_1_1shim" alt=""/>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port_1_1shim" id="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port_1_1shim">
<area shape="rect" href="structtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port_1_1shim.html" title="Abstraction of a communication port inside a shim tile." alt="" coords="5,5,155,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_142.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port_1_1tile" alt=""/>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port_1_1tile" id="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port_1_1tile">
<area shape="rect" href="structtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port_1_1tile.html" title="Abstraction of a communication port inside a tile." alt="" coords="5,5,148,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_143.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1program_3_01AIEDevice_00_01Tile_00_01Memory_01_4" alt=""/>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1program_3_01AIEDevice_00_01Tile_00_01Memory_01_4" id="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1program_3_01AIEDevice_00_01Tile_00_01Memory_01_4">
<area shape="rect" href="group__aie.html#structtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1program" title="Define an AI Engine CGRA program with its code and memory per core." alt="" coords="5,5,189,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_144.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1queue_3_01AIEDevice_01_4" alt=""/>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1queue_3_01AIEDevice_01_4" id="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1queue_3_01AIEDevice_01_4">
<area shape="rect" href="group__aie.html#structtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1queue" title="The AI Engine minimal queue." alt="" coords="5,5,217,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_145.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1shim__tile_3_01AIEDevice_01_4" alt=""/>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1shim__tile_3_01AIEDevice_01_4" id="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1shim__tile_3_01AIEDevice_01_4">
<area shape="rect" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1shim__tile" title="The AI Engine shim tile infrastructure." alt="" coords="5,5,148,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_146.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1shim__tile_3_01trisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1detail_1_1device_01_4" alt=""/>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1shim__tile_3_01trisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1detail_1_1device_01_4" id="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1shim__tile_3_01trisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1detail_1_1device_01_4">
<area shape="rect" href="group__aie.html" title=" " alt="" coords="5,5,185,76"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_147.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1tile__base_3_01AIE__Program_01_4" alt=""/>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1tile__base_3_01AIE__Program_01_4" id="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1tile__base_3_01AIE__Program_01_4">
<area shape="rect" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1tile__base" title="The AI Engine tile infrastructure common to all the tiles." alt="" coords="5,5,148,61"/>
<area shape="rect" href="group__aie.html#structtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1tile" title="The AI Engine tile infrastructure defining the program of a tile." alt="" coords="196,5,339,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_148.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1tile__base_3_01trisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1program_01_4" alt=""/>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1tile__base_3_01trisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1program_01_4" id="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1tile__base_3_01trisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1program_01_4">
<area shape="rect" href="group__aie.html" title=" " alt="" coords="5,5,160,76"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_149.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1tile__infrastructure_3_01Geography_01_4_1_1cgh__t" alt=""/>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1tile__infrastructure_3_01Geography_01_4_1_1cgh__t" id="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1tile__infrastructure_3_01Geography_01_4_1_1cgh__t">
<area shape="rect" href="structtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1tile__infrastructure_1_1cgh__t.html" title=" " alt="" coords="5,5,196,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_150.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1debug_1_1bsp__checker_3_01Geography_01_4" alt=""/>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1debug_1_1bsp__checker_3_01Geography_01_4" id="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1debug_1_1bsp__checker_3_01Geography_01_4">
<area shape="rect" href="group__acap__debug.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1debug_1_1bsp__checker" title="Verify that an SPMD program has a bulk&#45;synchronous behaviour across all the tiles of the CGRA." alt="" coords="5,5,188,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_151.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1graphics_1_1application" alt=""/>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1graphics_1_1application" id="atrisycl_1_1vendor_1_1xilinx_1_1graphics_1_1application">
<area shape="rect" href="structtrisycl_1_1vendor_1_1xilinx_1_1graphics_1_1application.html" title="A graphics application running in a separate thread to display images in a grid of tiles." alt="" coords="5,5,155,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_152.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1graphics_1_1palette" alt=""/>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1graphics_1_1palette" id="atrisycl_1_1vendor_1_1xilinx_1_1graphics_1_1palette">
<area shape="rect" href="structtrisycl_1_1vendor_1_1xilinx_1_1graphics_1_1palette.html" title="Color palette to project a linear data space to an RGB color space." alt="" coords="5,5,148,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_153.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1latex_1_1context" alt=""/>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1latex_1_1context" id="atrisycl_1_1vendor_1_1xilinx_1_1latex_1_1context">
<area shape="rect" href="classtrisycl_1_1vendor_1_1xilinx_1_1latex_1_1context.html" title=" " alt="" coords="5,5,148,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_154.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1partition_1_1block_3_01ElmInEachPhyMem_00_01PDim_01_4" alt=""/>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1partition_1_1block_3_01ElmInEachPhyMem_00_01PDim_01_4" id="atrisycl_1_1vendor_1_1xilinx_1_1partition_1_1block_3_01ElmInEachPhyMem_00_01PDim_01_4">
<area shape="rect" href="structtrisycl_1_1vendor_1_1xilinx_1_1partition_1_1block.html" title="Represent a block partition." alt="" coords="5,5,196,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_155.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1partition_1_1complete_3_01PDim_01_4" alt=""/>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1partition_1_1complete_3_01PDim_01_4" id="atrisycl_1_1vendor_1_1xilinx_1_1partition_1_1complete_3_01PDim_01_4">
<area shape="rect" href="structtrisycl_1_1vendor_1_1xilinx_1_1partition_1_1complete.html" title="Represent a complete partition." alt="" coords="5,5,148,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_156.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1partition_1_1cyclic_3_01PhyMemNum_00_01PDim_01_4" alt=""/>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1partition_1_1cyclic_3_01PhyMemNum_00_01PDim_01_4" id="atrisycl_1_1vendor_1_1xilinx_1_1partition_1_1cyclic_3_01PhyMemNum_00_01PDim_01_4">
<area shape="rect" href="structtrisycl_1_1vendor_1_1xilinx_1_1partition_1_1cyclic.html" title="Represent a cyclic partition." alt="" coords="5,5,220,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_157.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1partition_1_1none" alt=""/>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1partition_1_1none" id="atrisycl_1_1vendor_1_1xilinx_1_1partition_1_1none">
<area shape="rect" href="structtrisycl_1_1vendor_1_1xilinx_1_1partition_1_1none.html" title="Represent a none partition." alt="" coords="5,5,148,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_158.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1partition__array_3_01ValueType_00_01Size_00_01PartitionType_01_4" alt=""/>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1partition__array_3_01ValueType_00_01Size_00_01PartitionType_01_4" id="atrisycl_1_1vendor_1_1xilinx_1_1partition__array_3_01ValueType_00_01Size_00_01PartitionType_01_4">
<area shape="rect" href="group__Xilinx.html#structtrisycl_1_1vendor_1_1xilinx_1_1partition__array" title="Define an array class with partition feature." alt="" coords="5,5,193,61"/>
</map>
</td></tr>
</table>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Jun 9 2023 11:27:40 for triSYCL implementation of SYCL by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4
</small></address>
</body>
</html>
