
	.version 2.3
	.target sm_20
	.address_size 64
	// compiled with /usr/local/cuda/open64/lib//be
	// nvopencc 4.0 built on 2011-05-12

	.visible .func _Z10set_resultRK14TextureAddressP10MatchCoordiiii (.param .u64 __cudaparmf1__Z10set_resultRK14TextureAddressP10MatchCoordiiii, .param .u64 __cudaparmf2__Z10set_resultRK14TextureAddressP10MatchCoordiiii, .param .s32 __cudaparmf3__Z10set_resultRK14TextureAddressP10MatchCoordiiii, .param .s32 __cudaparmf4__Z10set_resultRK14TextureAddressP10MatchCoordiiii, .param .s32 __cudaparmf5__Z10set_resultRK14TextureAddressP10MatchCoordiiii, .param .s32 __cudaparmf6__Z10set_resultRK14TextureAddressP10MatchCoordiiii)

	.visible .func (.param .s32 __cudaretf__Z6getRefi) _Z6getRefi (.param .s32 __cudaparmf1__Z6getRefi)

	.visible .func (.param .s32 __cudaretf__Z2rcc) _Z2rcc (.param .s32 __cudaparmf1__Z2rcc)

	//-----------------------------------------------------------
	// Compiling /tmp/tmpxft_000012b7_00000000-13_mummergpu.compute_20.cpp3.i (/tmp/ccBI#.RUUD3U)
	//-----------------------------------------------------------

	//-----------------------------------------------------------
	// Options:
	//-----------------------------------------------------------
	//  Target:ptx, ISA:sm_20, Endian:little, Pointer Size:64
	//  -O3	(Optimization level)
	//  -g0	(Debug level)
	//  -m2	(Report advisories)
	//-----------------------------------------------------------

	.file	1	"<command-line>"
	.file	2	"/tmp/tmpxft_000012b7_00000000-12_mummergpu.compute_20.cudafe2.gpu"
	.file	3	"common.cu"
	.file	4	"mummergpu.h"
	.file	5	"/usr/lib/gcc/x86_64-linux-gnu/4.4.7/include/stddef.h"
	.file	6	"/usr/local/cuda/include/crt/device_runtime.h"
	.file	7	"/usr/local/cuda/include/host_defines.h"
	.file	8	"/usr/local/cuda/include/builtin_types.h"
	.file	9	"/usr/local/cuda/include/device_types.h"
	.file	10	"/usr/local/cuda/include/driver_types.h"
	.file	11	"/usr/local/cuda/include/surface_types.h"
	.file	12	"/usr/local/cuda/include/texture_types.h"
	.file	13	"/usr/local/cuda/include/vector_types.h"
	.file	14	"/usr/local/cuda/include/device_launch_parameters.h"
	.file	15	"/usr/local/cuda/include/crt/storage_class.h"
	.file	16	"/usr/include/x86_64-linux-gnu/bits/types.h"
	.file	17	"/usr/include/x86_64-linux-gnu/bits/types/clock_t.h"
	.file	18	"mummergpu_kernel.cu"
	.file	19	"/usr/local/cuda/include/common_functions.h"
	.file	20	"/usr/local/cuda/include/math_functions.h"
	.file	21	"/usr/local/cuda/include/math_constants.h"
	.file	22	"/usr/local/cuda/include/device_functions.h"
	.file	23	"/usr/local/cuda/include/sm_11_atomic_functions.h"
	.file	24	"/usr/local/cuda/include/sm_12_atomic_functions.h"
	.file	25	"/usr/local/cuda/include/sm_13_double_functions.h"
	.file	26	"/usr/local/cuda/include/sm_20_atomic_functions.h"
	.file	27	"/usr/local/cuda/include/sm_20_intrinsics.h"
	.file	28	"/usr/local/cuda/include/surface_functions.h"
	.file	29	"/usr/local/cuda/include/texture_fetch_functions.h"
	.file	30	"/usr/local/cuda/include/math_functions_dbl_ptx3.h"


	.visible .func _Z10set_resultRK14TextureAddressP10MatchCoordiiii (.param .u64 __cudaparmf1__Z10set_resultRK14TextureAddressP10MatchCoordiiii, .param .u64 __cudaparmf2__Z10set_resultRK14TextureAddressP10MatchCoordiiii, .param .s32 __cudaparmf3__Z10set_resultRK14TextureAddressP10MatchCoordiiii, .param .s32 __cudaparmf4__Z10set_resultRK14TextureAddressP10MatchCoordiiii, .param .s32 __cudaparmf5__Z10set_resultRK14TextureAddressP10MatchCoordiiii, .param .s32 __cudaparmf6__Z10set_resultRK14TextureAddressP10MatchCoordiiii)
	{
	.reg .u32 %r<18>;
	.reg .u64 %rd<6>;
	.reg .pred %p<3>;
	.loc	18	26	0
$LDWbegin__Z10set_resultRK14TextureAddressP10MatchCoordiiii:
	ld.param.u64 	%rd1, [__cudaparmf1__Z10set_resultRK14TextureAddressP10MatchCoordiiii];
	mov.s64 	%rd2, %rd1;
	ld.param.u64 	%rd3, [__cudaparmf2__Z10set_resultRK14TextureAddressP10MatchCoordiiii];
	mov.s64 	%rd4, %rd3;
	ld.param.u32 	%r1, [__cudaparmf3__Z10set_resultRK14TextureAddressP10MatchCoordiiii];
	mov.s32 	%r2, %r1;
	ld.param.u32 	%r3, [__cudaparmf4__Z10set_resultRK14TextureAddressP10MatchCoordiiii];
	mov.s32 	%r4, %r3;
	ld.param.u32 	%r5, [__cudaparmf5__Z10set_resultRK14TextureAddressP10MatchCoordiiii];
	mov.s32 	%r6, %r5;
	ld.param.u32 	%r7, [__cudaparmf6__Z10set_resultRK14TextureAddressP10MatchCoordiiii];
	mov.s32 	%r8, %r7;
	setp.le.s32 	%p1, %r4, %r6;
	@%p1 bra 	$Lt_0_1026;
	.loc	18	35	0
	or.b32 	%r2, %r2, %r8;
	ld.v2.u16 	{%r9,%r10}, [%rd2+0];
	.loc	18	36	0
	and.b32 	%r11, %r10, 31;
	shl.b32 	%r12, %r9, 5;
	add.s32 	%r13, %r11, %r12;
	shr.u32 	%r14, %r10, 5;
	shl.b32 	%r15, %r14, 17;
	add.s32 	%r16, %r13, %r15;
	st.u32 	[%rd4+0], %r16;
	.loc	18	37	0
	st.s16 	[%rd4+4], %r2;
$Lt_0_1026:
	.loc	18	39	0
	ret;
$LDWend__Z10set_resultRK14TextureAddressP10MatchCoordiiii:
	} // _Z10set_resultRK14TextureAddressP10MatchCoordiiii
	.global .texref reftex;

	.visible .func (.param .s32 __cudaretf__Z6getRefi) _Z6getRefi (.param .s32 __cudaparmf1__Z6getRefi)
	{
	.reg .u32 %r<16>;
	.reg .f32 %f<10>;
	.loc	18	41	0
$LDWbegin__Z6getRefi:
	ld.param.u32 	%r1, [__cudaparmf1__Z6getRefi];
	mov.s32 	%r2, %r1;
	.loc	18	47	0
	shr.s32 	%r3, %r2, 2;
	and.b32 	%r4, %r3, 65535;
	cvt.rn.f32.s32 	%f1, %r4;
	mov.f32 	%f2, %f1;
	and.b32 	%r5, %r2, 3;
	shr.s32 	%r6, %r2, 18;
	shl.b32 	%r7, %r6, 2;
	add.s32 	%r8, %r5, %r7;
	cvt.rn.f32.s32 	%f3, %r8;
	mov.f32 	%f4, %f3;
	mov.f32 	%f5, 0f00000000;     	// 0
	mov.f32 	%f6, %f5;
	mov.f32 	%f7, 0f00000000;     	// 0
	mov.f32 	%f8, %f7;
	tex.2d.v4.s32.f32 {%r9,%r10,%r11,%r12},[reftex,{%f2,%f4,%f6,%f8}];
	mov.s32 	%r13, %r9;
	cvt.s8.s32 	%r14, %r13;
	st.param.s32 	[__cudaretf__Z6getRefi], %r14;
	ret;
$LDWend__Z6getRefi:
	} // _Z6getRefi

	.visible .func (.param .s32 __cudaretf__Z2rcc) _Z2rcc (.param .s32 __cudaparmf1__Z2rcc)
	{
	.reg .u32 %r<11>;
	.reg .pred %p<7>;
	.loc	18	50	0
$LDWbegin__Z2rcc:
	ld.param.u32 	%r1, [__cudaparmf1__Z2rcc];
	cvt.s8.s32 	%r2, %r1;
	.loc	18	52	0
	mov.u32 	%r3, 65;
	setp.eq.s32 	%p1, %r2, %r3;
	@%p1 bra 	$Lt_2_258;
	mov.u32 	%r4, 67;
	setp.eq.s32 	%p2, %r2, %r4;
	@%p2 bra 	$Lt_2_514;
	mov.u32 	%r5, 71;
	setp.eq.s32 	%p3, %r2, %r5;
	@%p3 bra 	$Lt_2_770;
	mov.u32 	%r6, 84;
	setp.eq.s32 	%p4, %r2, %r6;
	@%p4 bra 	$Lt_2_1026;
	mov.u32 	%r7, 113;
	setp.eq.s32 	%p5, %r2, %r7;
	@%p5 bra 	$Lt_2_1282;
	bra.uni 	$Lt_2_1538;
$Lt_2_258:
	.loc	18	54	0
	mov.s32 	%r8, 84;
	bra.uni 	$LBB13__Z2rcc;
$Lt_2_514:
	.loc	18	55	0
	mov.s32 	%r8, 71;
	bra.uni 	$LBB13__Z2rcc;
$Lt_2_770:
	.loc	18	56	0
	mov.s32 	%r8, 67;
	bra.uni 	$LBB13__Z2rcc;
$Lt_2_1026:
	.loc	18	57	0
	mov.s32 	%r8, 65;
	bra.uni 	$LBB13__Z2rcc;
$Lt_2_1282:
	.loc	18	58	0
	mov.s32 	%r8, 0;
	bra.uni 	$LBB13__Z2rcc;
$Lt_2_1538:
	.loc	18	59	0
	mov.s32 	%r8, %r2;
$LBB13__Z2rcc:
	mov.s32 	%r9, %r8;
	st.param.s32 	[__cudaretf__Z2rcc], %r9;
	ret;
$LDWend__Z2rcc:
	} // _Z2rcc
	.global .texref nodetex;
	.global .texref childrentex;

	.entry _Z15mummergpuKernelP10MatchCoordPcPKiS3_ii (
		.param .u64 __cudaparm__Z15mummergpuKernelP10MatchCoordPcPKiS3_ii_match_coords,
		.param .u64 __cudaparm__Z15mummergpuKernelP10MatchCoordPcPKiS3_ii___val_paramqueries,
		.param .u64 __cudaparm__Z15mummergpuKernelP10MatchCoordPcPKiS3_ii_queryAddrs,
		.param .u64 __cudaparm__Z15mummergpuKernelP10MatchCoordPcPKiS3_ii_queryLengths,
		.param .s32 __cudaparm__Z15mummergpuKernelP10MatchCoordPcPKiS3_ii_numQueries,
		.param .s32 __cudaparm__Z15mummergpuKernelP10MatchCoordPcPKiS3_ii_min_match_len)
	{
	.reg .u32 %r<116>;
	.reg .u64 %rd<27>;
	.reg .f32 %f<34>;
	.reg .pred %p<23>;
	.local .align 4 .b8 __cuda_local_var_41227_22_non_const_prev_16[4];
	.local .align 16 .b8 __cuda_local_var_41226_16_non_const_node_32[16];
	.loc	18	73	0
$LDWbegin__Z15mummergpuKernelP10MatchCoordPcPKiS3_ii:
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mul24.lo.u32 	%r3, %r1, %r2;
	mov.u32 	%r4, %tid.x;
	add.u32 	%r5, %r4, %r3;
	ld.param.s32 	%r6, [__cudaparm__Z15mummergpuKernelP10MatchCoordPcPKiS3_ii_numQueries];
	setp.gt.s32 	%p1, %r6, %r5;
	@%p1 bra 	$Lt_3_34562;
	bra.uni 	$LBB50__Z15mummergpuKernelP10MatchCoordPcPKiS3_ii;
$Lt_3_34562:
	.loc	18	79	0
	cvt.s64.s32 	%rd1, %r5;
	mul.wide.s32 	%rd2, %r5, 4;
	ld.param.u64 	%rd3, [__cudaparm__Z15mummergpuKernelP10MatchCoordPcPKiS3_ii_queryLengths];
	add.u64 	%rd4, %rd3, %rd2;
	ld.global.s32 	%r7, [%rd4+0];
	.loc	18	83	0
	mov.u32 	%r8, 0;
	.loc	18	88	0
	ld.param.u64 	%rd5, [__cudaparm__Z15mummergpuKernelP10MatchCoordPcPKiS3_ii_queryAddrs];
	add.u64 	%rd6, %rd5, %rd2;
	ld.global.s32 	%r9, [%rd6+0];
	.loc	18	89	0
	cvt.s64.s32 	%rd7, %r9;
	ld.param.s32 	%r10, [__cudaparm__Z15mummergpuKernelP10MatchCoordPcPKiS3_ii_min_match_len];
	ld.param.u64 	%rd8, [__cudaparm__Z15mummergpuKernelP10MatchCoordPcPKiS3_ii_match_coords];
	mul.wide.s32 	%rd9, %r9, 8;
	add.u64 	%rd10, %rd8, %rd9;
	add.u32 	%r11, %r10, 1;
	mul24.lo.u32 	%r12, %r5, %r11;
	cvt.u64.u32 	%rd11, %r12;
	mul.wide.u32 	%rd12, %r12, 8;
	sub.u64 	%rd13, %rd10, %rd12;
	sub.s32 	%r13, %r7, %r10;
	mov.u32 	%r14, 0;
	setp.lt.s32 	%p2, %r13, %r14;
	@%p2 bra 	$LBB50__Z15mummergpuKernelP10MatchCoordPcPKiS3_ii;
	add.s32 	%r15, %r13, 1;
	mov.s32 	%r16, %r15;
	mov.u64 	%rd14, 0;
	ld.param.u64 	%rd15, [__cudaparm__Z15mummergpuKernelP10MatchCoordPcPKiS3_ii___val_paramqueries];
	add.s64 	%rd16, %rd7, %rd15;
	mov.s32 	%r17, 0;
	mov.s32 	%r18, 0;
	mov.s32 	%r19, 0;
	mov.s32 	%r20, %r16;
$Lt_3_35586:
 //<loop> Loop body line 89, nesting depth: 1, estimated iterations: unknown
	mov.s32 	%r21, 0;
	set.le.u32.s32 	%r22, %r18, %r21;
	neg.s32 	%r23, %r22;
	mov.u32 	%r24, 0;
	set.eq.u32.u32 	%r25, %r8, %r24;
	neg.s32 	%r26, %r25;
	or.b32 	%r27, %r23, %r26;
	mov.u32 	%r28, 0;
	setp.eq.s32 	%p3, %r27, %r28;
	@%p3 bra 	$Lt_3_35842;
	.loc	18	106	0
	mov.u32 	%r29, 0;
	and.b32 	%r30, %r8, -65536;
	or.b32 	%r31, %r30, 0;
	mov.u32 	%r32, 1;
	and.b32 	%r33, %r31, 65535;
	or.b32 	%r8, %r33, 65536;
	mov.s32 	%r18, 1;
	mov.s32 	%r19, 0;
$Lt_3_35842:
	.loc	18	111	0
	cvt.s64.s32 	%rd17, %r18;
	add.s64 	%rd18, %rd16, %rd14;
	add.s64 	%rd19, %rd17, %rd18;
	ld.global.s8 	%r34, [%rd19+0];
	mov.u32 	%r35, 0;
	setp.eq.s32 	%p4, %r34, %r35;
	@%p4 bra 	$Lt_3_40962;
$Lt_3_36866:
	.loc	18	121	0
	mov.u32 	%r36, %r8;
	shr.u32 	%r37, %r36, 16;
	shl.b32 	%r38, %r8, 16;
	shr.u32 	%r39, %r38, 16;
	cvt.rn.f32.u32 	%f1, %r39;
	mov.f32 	%f2, %f1;
	cvt.rn.f32.u32 	%f3, %r37;
	mov.f32 	%f4, %f3;
	mov.f32 	%f5, 0f00000000;     	// 0
	mov.f32 	%f6, %f5;
	mov.f32 	%f7, 0f00000000;     	// 0
	mov.f32 	%f8, %f7;
	tex.2d.v4.u32.f32 {%r40,%r41,%r42,%r43},[childrentex,{%f2,%f4,%f6,%f8}];
	mov.s32 	%r44, %r40;
	mov.s32 	%r45, %r41;
	mov.s32 	%r46, %r42;
	mov.s32 	%r47, %r43;
	.loc	18	122	0
	mov.s32 	%r48, %r8;
	.loc	18	124	0
	mov.u32 	%r49, 65;
	setp.eq.s32 	%p5, %r34, %r49;
	@%p5 bra 	$Lt_3_258;
	mov.u32 	%r50, 67;
	setp.eq.s32 	%p6, %r34, %r50;
	@%p6 bra 	$Lt_3_770;
	mov.u32 	%r51, 71;
	setp.eq.s32 	%p7, %r34, %r51;
	@%p7 bra 	$Lt_3_1026;
	mov.u32 	%r52, 84;
	setp.eq.s32 	%p8, %r34, %r52;
	@%p8 bra 	$Lt_3_1282;
	bra.uni 	$Lt_3_1538;
$Lt_3_258:
	.loc	18	126	0
	mov.s32 	%r8, %r44;
	bra.uni 	$Lt_3_514;
$Lt_3_770:
	.loc	18	127	0
	mov.s32 	%r8, %r45;
	bra.uni 	$Lt_3_514;
$Lt_3_1026:
	.loc	18	128	0
	mov.s32 	%r8, %r46;
	bra.uni 	$Lt_3_514;
$Lt_3_1282:
	.loc	18	129	0
	mov.s32 	%r8, %r47;
	bra.uni 	$Lt_3_514;
$Lt_3_1538:
	.loc	18	130	0
	mov.u32 	%r8, 0;
$Lt_3_514:
	.loc	18	131	0
	mov.u32 	%r53, 0;
	setp.ne.u32 	%p9, %r8, %r53;
	@%p9 bra 	$Lt_3_37122;
	.loc	18	139	0
	st.local.u32 	[__cuda_local_var_41227_22_non_const_prev_16+0], %r48;
	mov.s32 	%r54, %r39;
	mov.s32 	%r55, %r37;
	setp.ge.s32 	%p10, %r10, %r18;
	@%p10 bra 	$Lt_3_37634;
	.loc	18	36	0
	mul.lo.u64 	%rd20, %rd14, 8;
	add.u64 	%rd21, %rd13, %rd20;
	and.b32 	%r56, %r37, 31;
	shl.b32 	%r57, %r39, 5;
	add.s32 	%r58, %r56, %r57;
	shr.u32 	%r59, %r37, 5;
	shl.b32 	%r60, %r59, 17;
	add.s32 	%r61, %r58, %r60;
	st.global.u32 	[%rd21+0], %r61;
	.loc	18	37	0
	mov.s32 	%r62, 0;
	st.global.s16 	[%rd21+4], %r62;
$Lt_3_37634:
	.loc	18	142	0
	sub.s32 	%r18, %r18, 1;
	.loc	18	145	0
	mov.s32 	%r19, 0;
	bra.uni 	$Lt_3_2306;
$Lt_3_37122:
	.loc	18	151	0
	cvt.u16.u32 	%r63, %r8;
	cvt.rn.f32.u32 	%f9, %r63;
	mov.f32 	%f10, %f9;
	shr.u32 	%r64, %r8, 16;
	cvt.rn.f32.u32 	%f11, %r64;
	mov.f32 	%f12, %f11;
	mov.f32 	%f13, 0f00000000;    	// 0
	mov.f32 	%f14, %f13;
	mov.f32 	%f15, 0f00000000;    	// 0
	mov.f32 	%f16, %f15;
	tex.2d.v4.u32.f32 {%r65,%r66,%r67,%r68},[nodetex,{%f10,%f12,%f14,%f16}];
	mov.s32 	%r69, %r65;
	mov.s32 	%r70, %r66;
	st.local.u32 	[__cuda_local_var_41226_16_non_const_node_32+0], %r69;
	st.local.u32 	[__cuda_local_var_41226_16_non_const_node_32+4], %r70;
	ld.local.s32 	%r71, [__cuda_local_var_41226_16_non_const_node_32+4];
	ld.local.s32 	%r72, [__cuda_local_var_41226_16_non_const_node_32+0];
	mov.u32 	%r73, 0;
	setp.eq.s32 	%p11, %r19, %r73;
	@%p11 bra 	$Lt_3_38402;
	sub.s32 	%r74, %r71, %r72;
	add.s32 	%r75, %r74, 1;
	setp.lt.s32 	%p12, %r19, %r75;
	@%p12 bra 	$Lt_3_38914;
	.loc	18	163	0
	add.s32 	%r76, %r71, 1;
	.loc	18	164	0
	add.s32 	%r77, %r74, %r18;
	add.s32 	%r18, %r77, 1;
	.loc	18	165	0
	sub.s32 	%r78, %r19, %r74;
	sub.s32 	%r19, %r78, 1;
	bra.uni 	$Lt_3_38658;
$Lt_3_38914:
	.loc	18	172	0
	add.s32 	%r18, %r18, %r19;
	.loc	18	173	0
	add.s32 	%r76, %r72, %r19;
	.loc	18	174	0
	mov.s32 	%r19, 0;
$Lt_3_38658:
	cvt.s64.s32 	%rd17, %r18;
	bra.uni 	$Lt_3_38146;
$Lt_3_38402:
	.loc	18	180	0
	add.s32 	%r18, %r18, 1;
	add.s64 	%rd17, %rd17, 1;
	.loc	18	181	0
	add.s32 	%r76, %r72, 1;
$Lt_3_38146:
	.loc	18	184	0
	add.u64 	%rd22, %rd17, %rd18;
	ld.global.s8 	%r34, [%rd22+0];
	.loc	18	186	0
	mov.s32 	%r79, 0;
	setp.ne.s32 	%p13, %r34, %r79;
	setp.lt.s32 	%p14, %r71, %r76;
	@%p14 bra 	$Lt_3_41218;
	@!%p13 bra 	$Lt_3_41218;
$L_3_33538:
	.loc	18	47	0
	shr.s32 	%r80, %r76, 2;
	and.b32 	%r81, %r80, 65535;
	cvt.rn.f32.s32 	%f17, %r81;
	mov.f32 	%f18, %f17;
	and.b32 	%r82, %r76, 3;
	shr.s32 	%r83, %r76, 18;
	shl.b32 	%r84, %r83, 2;
	add.s32 	%r85, %r82, %r84;
	cvt.rn.f32.s32 	%f19, %r85;
	mov.f32 	%f20, %f19;
	mov.f32 	%f21, 0f00000000;    	// 0
	mov.f32 	%f22, %f21;
	mov.f32 	%f23, 0f00000000;    	// 0
	mov.f32 	%f24, %f23;
	tex.2d.v4.s32.f32 {%r86,%r87,%r88,%r89},[reftex,{%f18,%f20,%f22,%f24}];
	mov.s32 	%r90, %r86;
	.loc	18	188	0
	cvt.s8.s32 	%r91, %r90;
	setp.eq.s32 	%p15, %r34, %r91;
	@%p15 bra 	$Lt_3_39170;
	st.local.u32 	[__cuda_local_var_41227_22_non_const_prev_16+0], %r48;
	bra.uni 	$Lt_3_36354;
$Lt_3_39170:
	.loc	18	199	0
	add.s32 	%r18, %r18, 1;
	add.s64 	%rd17, %rd17, 1;
	.loc	18	200	0
	add.s32 	%r76, %r76, 1;
	.loc	18	201	0
	add.u64 	%rd23, %rd17, %rd18;
	ld.global.s8 	%r34, [%rd23+0];
	.loc	18	186	0
	setp.lt.s32 	%p16, %r71, %r76;
	@%p16 bra 	$Lt_3_41730;
	mov.s32 	%r92, 0;
	setp.ne.s32 	%p17, %r34, %r92;
	mov.pred 	%p13, %p17;
	mov.pred 	%p18, %p19;
	@%p17 bra 	$L_3_33538;
	bra.uni 	$Lt_3_41218;
$Lt_3_41730:
	mov.s32 	%r93, 0;
	setp.ne.s32 	%p13, %r34, %r93;
$Lt_3_41218:
$L_3_33794:
	.loc	18	201	0
	@%p13 bra 	$Lt_3_36866;
	st.local.u32 	[__cuda_local_var_41227_22_non_const_prev_16+0], %r48;
	bra.uni 	$Lt_3_36354;
$Lt_3_40962:
	ld.local.u32 	%r48, [__cuda_local_var_41227_22_non_const_prev_16+0];
	ld.local.s32 	%r72, [__cuda_local_var_41226_16_non_const_node_32+0];
	mov.s32 	%r76, 0;
$Lt_3_36354:
$Lt_3_2562:
	.loc	18	209	0
	sub.s32 	%r94, %r76, %r72;
	setp.ge.s32 	%p20, %r10, %r18;
	@%p20 bra 	$Lt_3_39938;
	.loc	18	36	0
	mov.u32 	%r95, %r8;
	shr.u32 	%r96, %r95, 16;
	mul.lo.u64 	%rd24, %rd14, 8;
	add.u64 	%rd25, %rd13, %rd24;
	and.b32 	%r97, %r96, 31;
	shl.b32 	%r98, %r8, 16;
	shr.u32 	%r99, %r98, 16;
	shl.b32 	%r100, %r99, 5;
	add.s32 	%r101, %r97, %r100;
	shr.u32 	%r102, %r96, 5;
	shl.b32 	%r103, %r102, 17;
	add.s32 	%r104, %r101, %r103;
	st.global.u32 	[%rd25+0], %r104;
	.loc	18	37	0
	st.global.s16 	[%rd25+4], %r94;
$Lt_3_39938:
	.loc	18	212	0
	mov.s32 	%r19, %r94;
	.loc	18	213	0
	sub.s32 	%r105, %r18, %r94;
	sub.s32 	%r18, %r105, 1;
	shl.b32 	%r106, %r48, 16;
	shr.u32 	%r54, %r106, 16;
	mov.u32 	%r107, %r48;
	shr.u32 	%r55, %r107, 16;
$Lt_3_2306:
	.loc	18	217	0
	cvt.rn.f32.u32 	%f25, %r54;
	mov.f32 	%f26, %f25;
	cvt.rn.f32.u32 	%f27, %r55;
	mov.f32 	%f28, %f27;
	mov.f32 	%f29, 0f00000000;    	// 0
	mov.f32 	%f30, %f29;
	mov.f32 	%f31, 0f00000000;    	// 0
	mov.f32 	%f32, %f31;
	tex.2d.v4.u32.f32 {%r108,%r109,%r110,%r111},[nodetex,{%f26,%f28,%f30,%f32}];
	mov.s32 	%r112, %r108;
	mov.s32 	%r113, %r109;
	mov.s32 	%r114, %r111;
	st.local.u32 	[__cuda_local_var_41226_16_non_const_node_32+0], %r112;
	st.local.u32 	[__cuda_local_var_41226_16_non_const_node_32+4], %r113;
	.loc	18	218	0
	mov.s32 	%r8, %r114;
	add.s32 	%r17, %r17, 1;
	add.u64 	%rd14, %rd14, 1;
	setp.ne.s32 	%p21, %r15, %r17;
	@%p21 bra 	$Lt_3_35586;
$LBB50__Z15mummergpuKernelP10MatchCoordPcPKiS3_ii:
	.loc	18	226	0
	exit;
$LDWend__Z15mummergpuKernelP10MatchCoordPcPKiS3_ii:
	} // _Z15mummergpuKernelP10MatchCoordPcPKiS3_ii

	.entry _Z17mummergpuRCKernelP10MatchCoordPcPKiS3_ii (
		.param .u64 __cudaparm__Z17mummergpuRCKernelP10MatchCoordPcPKiS3_ii_match_coords,
		.param .u64 __cudaparm__Z17mummergpuRCKernelP10MatchCoordPcPKiS3_ii___val_paramqueries,
		.param .u64 __cudaparm__Z17mummergpuRCKernelP10MatchCoordPcPKiS3_ii_queryAddrs,
		.param .u64 __cudaparm__Z17mummergpuRCKernelP10MatchCoordPcPKiS3_ii_queryLengths,
		.param .s32 __cudaparm__Z17mummergpuRCKernelP10MatchCoordPcPKiS3_ii_numQueries,
		.param .s32 __cudaparm__Z17mummergpuRCKernelP10MatchCoordPcPKiS3_ii_min_match_len)
	{
	.reg .u32 %r<140>;
	.reg .u64 %rd<24>;
	.reg .f32 %f<34>;
	.reg .pred %p<38>;
	.local .align 4 .b8 __cuda_local_var_41380_19_non_const_cur_16[4];
	.local .align 4 .b8 __cuda_local_var_41395_22_non_const_prev_20[4];
	.local .align 16 .b8 __cuda_local_var_41394_16_non_const_node_32[16];
	.loc	18	241	0
$LDWbegin__Z17mummergpuRCKernelP10MatchCoordPcPKiS3_ii:
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mul24.lo.u32 	%r3, %r1, %r2;
	mov.u32 	%r4, %tid.x;
	add.u32 	%r5, %r4, %r3;
	ld.param.s32 	%r6, [__cudaparm__Z17mummergpuRCKernelP10MatchCoordPcPKiS3_ii_numQueries];
	setp.gt.s32 	%p1, %r6, %r5;
	@%p1 bra 	$Lt_4_39938;
	bra.uni 	$LBB86__Z17mummergpuRCKernelP10MatchCoordPcPKiS3_ii;
$Lt_4_39938:
	.loc	18	246	0
	cvt.s64.s32 	%rd1, %r5;
	mul.wide.s32 	%rd2, %r5, 4;
	ld.param.u64 	%rd3, [__cudaparm__Z17mummergpuRCKernelP10MatchCoordPcPKiS3_ii_queryLengths];
	add.u64 	%rd4, %rd3, %rd2;
	ld.global.s32 	%r7, [%rd4+0];
	.loc	18	259	0
	ld.param.u64 	%rd5, [__cudaparm__Z17mummergpuRCKernelP10MatchCoordPcPKiS3_ii_queryAddrs];
	add.u64 	%rd6, %rd5, %rd2;
	ld.global.s32 	%r8, [%rd6+0];
	.loc	18	260	0
	cvt.s64.s32 	%rd7, %r8;
	ld.param.s32 	%r9, [__cudaparm__Z17mummergpuRCKernelP10MatchCoordPcPKiS3_ii_min_match_len];
	ld.param.u64 	%rd8, [__cudaparm__Z17mummergpuRCKernelP10MatchCoordPcPKiS3_ii_match_coords];
	mul.wide.s32 	%rd9, %r8, 8;
	add.u64 	%rd10, %rd8, %rd9;
	add.u32 	%r10, %r9, 1;
	mul24.lo.u32 	%r11, %r5, %r10;
	cvt.u64.u32 	%rd11, %r11;
	mul.wide.u32 	%rd12, %r11, 8;
	sub.u64 	%rd13, %rd10, %rd12;
	.loc	18	263	0
	mov.s32 	%r12, %r7;
	setp.lt.s32 	%p2, %r7, %r9;
	@%p2 bra 	$LBB86__Z17mummergpuRCKernelP10MatchCoordPcPKiS3_ii;
	ld.param.u64 	%rd14, [__cudaparm__Z17mummergpuRCKernelP10MatchCoordPcPKiS3_ii___val_paramqueries];
	add.u64 	%rd15, %rd7, %rd14;
	add.u64 	%rd16, %rd15, 1;
	sub.s32 	%r13, %r7, %r9;
	add.s32 	%r14, %r13, 1;
	sub.s32 	%r15, %r9, 1;
	ld.local.u32 	%r16, [__cuda_local_var_41380_19_non_const_cur_16+0];
	mov.s32 	%r17, 0;
	mov.s32 	%r18, 0;
	mov.s32 	%r19, %r14;
$Lt_4_40962:
 //<loop> Loop body line 263, nesting depth: 1, estimated iterations: unknown
	mov.s32 	%r20, 0;
	set.le.u32.s32 	%r21, %r17, %r20;
	neg.s32 	%r22, %r21;
	mov.u32 	%r23, 0;
	set.eq.u32.u32 	%r24, %r16, %r23;
	neg.s32 	%r25, %r24;
	or.b32 	%r26, %r22, %r25;
	mov.u32 	%r27, 0;
	setp.eq.s32 	%p3, %r26, %r27;
	@%p3 bra 	$Lt_4_41218;
	.loc	18	281	0
	mov.u32 	%r28, 0;
	and.b32 	%r29, %r16, -65536;
	or.b32 	%r30, %r29, 0;
	mov.u32 	%r31, 1;
	and.b32 	%r32, %r30, 65535;
	or.b32 	%r16, %r32, 65536;
	mov.s32 	%r17, 1;
	mov.s32 	%r18, 0;
$Lt_4_41218:
	.loc	18	286	0
	sub.s32 	%r33, %r12, %r17;
	cvt.u64.s32 	%rd17, %r33;
	add.s64 	%rd18, %rd17, %rd15;
	ld.global.s8 	%r34, [%rd18+1];
	.loc	18	52	0
	mov.u32 	%r35, 65;
	setp.eq.s32 	%p4, %r34, %r35;
	@%p4 bra 	$Lt_4_7682;
	mov.u32 	%r36, 67;
	setp.eq.s32 	%p5, %r34, %r36;
	@%p5 bra 	$Lt_4_7938;
	mov.u32 	%r37, 71;
	setp.eq.s32 	%p6, %r34, %r37;
	@%p6 bra 	$Lt_4_8194;
	mov.u32 	%r38, 84;
	setp.eq.s32 	%p7, %r34, %r38;
	@%p7 bra 	$Lt_4_8450;
	mov.u32 	%r39, 113;
	setp.eq.s32 	%p8, %r34, %r39;
	@%p8 bra 	$Lt_4_8706;
	bra.uni 	$Lt_4_8962;
$Lt_4_7682:
	.loc	18	54	0
	mov.s32 	%r40, 84;
	bra.uni 	$LDWendi__Z2rcc_184_29;
$Lt_4_7938:
	.loc	18	55	0
	mov.s32 	%r40, 71;
	bra.uni 	$LDWendi__Z2rcc_184_29;
$Lt_4_8194:
	.loc	18	56	0
	mov.s32 	%r40, 67;
	bra.uni 	$LDWendi__Z2rcc_184_29;
$Lt_4_8450:
	.loc	18	57	0
	mov.s32 	%r40, 65;
	bra.uni 	$LDWendi__Z2rcc_184_29;
$Lt_4_8706:
	.loc	18	58	0
	mov.s32 	%r40, 0;
	bra.uni 	$LDWendi__Z2rcc_184_29;
$Lt_4_8962:
	.loc	18	59	0
	mov.s32 	%r40, %r34;
$LDWendi__Z2rcc_184_29:
	.loc	18	286	0
	mov.s32 	%r41, %r40;
	mov.u32 	%r42, 0;
	setp.eq.s32 	%p9, %r40, %r42;
	@%p9 bra 	$Lt_4_46338;
$Lt_4_42242:
	.loc	18	296	0
	mov.u32 	%r43, %r16;
	shr.u32 	%r44, %r43, 16;
	shl.b32 	%r45, %r16, 16;
	shr.u32 	%r46, %r45, 16;
	cvt.rn.f32.u32 	%f1, %r46;
	mov.f32 	%f2, %f1;
	cvt.rn.f32.u32 	%f3, %r44;
	mov.f32 	%f4, %f3;
	mov.f32 	%f5, 0f00000000;     	// 0
	mov.f32 	%f6, %f5;
	mov.f32 	%f7, 0f00000000;     	// 0
	mov.f32 	%f8, %f7;
	tex.2d.v4.u32.f32 {%r47,%r48,%r49,%r50},[childrentex,{%f2,%f4,%f6,%f8}];
	mov.s32 	%r51, %r47;
	mov.s32 	%r52, %r48;
	mov.s32 	%r53, %r49;
	mov.s32 	%r54, %r50;
	.loc	18	297	0
	mov.s32 	%r55, %r16;
	.loc	18	299	0
	mov.u32 	%r56, 65;
	setp.eq.s32 	%p10, %r41, %r56;
	@%p10 bra 	$Lt_4_258;
	mov.u32 	%r57, 67;
	setp.eq.s32 	%p11, %r41, %r57;
	@%p11 bra 	$Lt_4_770;
	mov.u32 	%r58, 71;
	setp.eq.s32 	%p12, %r41, %r58;
	@%p12 bra 	$Lt_4_1026;
	mov.u32 	%r59, 84;
	setp.eq.s32 	%p13, %r41, %r59;
	@%p13 bra 	$Lt_4_1282;
	bra.uni 	$Lt_4_1538;
$Lt_4_258:
	.loc	18	301	0
	mov.s32 	%r16, %r51;
	bra.uni 	$Lt_4_514;
$Lt_4_770:
	.loc	18	302	0
	mov.s32 	%r16, %r52;
	bra.uni 	$Lt_4_514;
$Lt_4_1026:
	.loc	18	303	0
	mov.s32 	%r16, %r53;
	bra.uni 	$Lt_4_514;
$Lt_4_1282:
	.loc	18	304	0
	mov.s32 	%r16, %r54;
	bra.uni 	$Lt_4_514;
$Lt_4_1538:
	.loc	18	305	0
	mov.u32 	%r16, 0;
$Lt_4_514:
	.loc	18	306	0
	mov.u32 	%r60, 0;
	setp.ne.u32 	%p14, %r16, %r60;
	@%p14 bra 	$Lt_4_42498;
	.loc	18	314	0
	st.local.u32 	[__cuda_local_var_41395_22_non_const_prev_20+0], %r55;
	mov.s32 	%r61, %r46;
	mov.s32 	%r62, %r44;
	setp.ge.s32 	%p15, %r9, %r17;
	@%p15 bra 	$Lt_4_43010;
	.loc	18	36	0
	and.b32 	%r63, %r44, 31;
	shl.b32 	%r64, %r46, 5;
	add.s32 	%r65, %r63, %r64;
	shr.u32 	%r66, %r44, 5;
	shl.b32 	%r67, %r66, 17;
	add.s32 	%r68, %r65, %r67;
	st.global.u32 	[%rd13+0], %r68;
	.loc	18	37	0
	mov.s32 	%r69, -32768;
	st.global.s16 	[%rd13+4], %r69;
$Lt_4_43010:
	.loc	18	317	0
	sub.s32 	%r17, %r17, 1;
	.loc	18	320	0
	mov.s32 	%r18, 0;
	bra.uni 	$Lt_4_2306;
$Lt_4_42498:
	.loc	18	326	0
	cvt.u16.u32 	%r70, %r16;
	cvt.rn.f32.u32 	%f9, %r70;
	mov.f32 	%f10, %f9;
	shr.u32 	%r71, %r16, 16;
	cvt.rn.f32.u32 	%f11, %r71;
	mov.f32 	%f12, %f11;
	mov.f32 	%f13, 0f00000000;    	// 0
	mov.f32 	%f14, %f13;
	mov.f32 	%f15, 0f00000000;    	// 0
	mov.f32 	%f16, %f15;
	tex.2d.v4.u32.f32 {%r72,%r73,%r74,%r75},[nodetex,{%f10,%f12,%f14,%f16}];
	mov.s32 	%r76, %r72;
	mov.s32 	%r77, %r73;
	st.local.u32 	[__cuda_local_var_41394_16_non_const_node_32+0], %r76;
	st.local.u32 	[__cuda_local_var_41394_16_non_const_node_32+4], %r77;
	ld.local.s32 	%r78, [__cuda_local_var_41394_16_non_const_node_32+4];
	ld.local.s32 	%r79, [__cuda_local_var_41394_16_non_const_node_32+0];
	mov.u32 	%r80, 0;
	setp.eq.s32 	%p16, %r18, %r80;
	@%p16 bra 	$Lt_4_43778;
	sub.s32 	%r81, %r78, %r79;
	add.s32 	%r82, %r81, 1;
	setp.lt.s32 	%p17, %r18, %r82;
	@%p17 bra 	$Lt_4_44290;
	.loc	18	338	0
	add.s32 	%r83, %r78, 1;
	.loc	18	339	0
	add.s32 	%r84, %r81, %r17;
	add.s32 	%r17, %r84, 1;
	.loc	18	340	0
	sub.s32 	%r85, %r18, %r81;
	sub.s32 	%r18, %r85, 1;
	bra.uni 	$Lt_4_43522;
$Lt_4_44290:
	.loc	18	347	0
	add.s32 	%r17, %r17, %r18;
	.loc	18	348	0
	add.s32 	%r83, %r79, %r18;
	.loc	18	349	0
	mov.s32 	%r18, 0;
	bra.uni 	$Lt_4_43522;
$Lt_4_43778:
	.loc	18	355	0
	add.s32 	%r17, %r17, 1;
	.loc	18	356	0
	add.s32 	%r83, %r79, 1;
$Lt_4_43522:
	.loc	18	359	0
	sub.s32 	%r86, %r12, %r17;
	cvt.u64.s32 	%rd19, %r86;
	add.u64 	%rd20, %rd19, %rd15;
	ld.global.s8 	%r87, [%rd20+1];
	.loc	18	52	0
	mov.u32 	%r88, 65;
	setp.eq.s32 	%p18, %r87, %r88;
	@%p18 bra 	$Lt_4_5378;
	mov.u32 	%r89, 67;
	setp.eq.s32 	%p19, %r87, %r89;
	@%p19 bra 	$Lt_4_5634;
	mov.u32 	%r90, 71;
	setp.eq.s32 	%p20, %r87, %r90;
	@%p20 bra 	$Lt_4_5890;
	mov.u32 	%r91, 84;
	setp.eq.s32 	%p21, %r87, %r91;
	@%p21 bra 	$Lt_4_6146;
	mov.u32 	%r92, 113;
	setp.eq.s32 	%p22, %r87, %r92;
	@%p22 bra 	$Lt_4_6402;
	bra.uni 	$Lt_4_6658;
$Lt_4_5378:
	.loc	18	54	0
	mov.s32 	%r93, 84;
	bra.uni 	$LDWendi__Z2rcc_184_20;
$Lt_4_5634:
	.loc	18	55	0
	mov.s32 	%r93, 71;
	bra.uni 	$LDWendi__Z2rcc_184_20;
$Lt_4_5890:
	.loc	18	56	0
	mov.s32 	%r93, 67;
	bra.uni 	$LDWendi__Z2rcc_184_20;
$Lt_4_6146:
	.loc	18	57	0
	mov.s32 	%r93, 65;
	bra.uni 	$LDWendi__Z2rcc_184_20;
$Lt_4_6402:
	.loc	18	58	0
	mov.s32 	%r93, 0;
	bra.uni 	$LDWendi__Z2rcc_184_20;
$Lt_4_6658:
	.loc	18	59	0
	mov.s32 	%r93, %r87;
$LDWendi__Z2rcc_184_20:
	.loc	18	359	0
	mov.s32 	%r41, %r93;
	.loc	18	361	0
	mov.s32 	%r94, 0;
	setp.ne.s32 	%p23, %r93, %r94;
	setp.lt.s32 	%p24, %r78, %r83;
	@%p24 bra 	$Lt_4_46594;
	@!%p23 bra 	$Lt_4_46594;
$L_4_38914:
	.loc	18	47	0
	shr.s32 	%r95, %r83, 2;
	and.b32 	%r96, %r95, 65535;
	cvt.rn.f32.s32 	%f17, %r96;
	mov.f32 	%f18, %f17;
	and.b32 	%r97, %r83, 3;
	shr.s32 	%r98, %r83, 18;
	shl.b32 	%r99, %r98, 2;
	add.s32 	%r100, %r97, %r99;
	cvt.rn.f32.s32 	%f19, %r100;
	mov.f32 	%f20, %f19;
	mov.f32 	%f21, 0f00000000;    	// 0
	mov.f32 	%f22, %f21;
	mov.f32 	%f23, 0f00000000;    	// 0
	mov.f32 	%f24, %f23;
	tex.2d.v4.s32.f32 {%r101,%r102,%r103,%r104},[reftex,{%f18,%f20,%f22,%f24}];
	mov.s32 	%r105, %r101;
	.loc	18	363	0
	cvt.s8.s32 	%r106, %r105;
	setp.eq.s32 	%p25, %r41, %r106;
	@%p25 bra 	$Lt_4_44546;
	st.local.u32 	[__cuda_local_var_41395_22_non_const_prev_20+0], %r55;
	bra.uni 	$Lt_4_41730;
$Lt_4_44546:
	.loc	18	374	0
	add.s32 	%r17, %r17, 1;
	.loc	18	375	0
	add.s32 	%r83, %r83, 1;
	.loc	18	376	0
	sub.s32 	%r107, %r12, %r17;
	cvt.u64.s32 	%rd21, %r107;
	add.u64 	%rd22, %rd21, %rd15;
	ld.global.s8 	%r108, [%rd22+1];
	.loc	18	52	0
	mov.u32 	%r109, 65;
	setp.eq.s32 	%p26, %r108, %r109;
	@%p26 bra 	$Lt_4_3074;
	mov.u32 	%r110, 67;
	setp.eq.s32 	%p27, %r108, %r110;
	@%p27 bra 	$Lt_4_3330;
	mov.u32 	%r111, 71;
	setp.eq.s32 	%p28, %r108, %r111;
	@%p28 bra 	$Lt_4_3586;
	mov.u32 	%r112, 84;
	setp.eq.s32 	%p29, %r108, %r112;
	@%p29 bra 	$Lt_4_3842;
	mov.u32 	%r113, 113;
	setp.eq.s32 	%p30, %r108, %r113;
	@%p30 bra 	$Lt_4_4098;
	bra.uni 	$Lt_4_4354;
$Lt_4_3074:
	.loc	18	54	0
	mov.s32 	%r114, 84;
	bra.uni 	$LDWendi__Z2rcc_184_11;
$Lt_4_3330:
	.loc	18	55	0
	mov.s32 	%r114, 71;
	bra.uni 	$LDWendi__Z2rcc_184_11;
$Lt_4_3586:
	.loc	18	56	0
	mov.s32 	%r114, 67;
	bra.uni 	$LDWendi__Z2rcc_184_11;
$Lt_4_3842:
	.loc	18	57	0
	mov.s32 	%r114, 65;
	bra.uni 	$LDWendi__Z2rcc_184_11;
$Lt_4_4098:
	.loc	18	58	0
	mov.s32 	%r114, 0;
	bra.uni 	$LDWendi__Z2rcc_184_11;
$Lt_4_4354:
	.loc	18	59	0
	mov.s32 	%r114, %r108;
$LDWendi__Z2rcc_184_11:
	.loc	18	376	0
	mov.s32 	%r41, %r114;
	.loc	18	361	0
	setp.lt.s32 	%p31, %r78, %r83;
	@%p31 bra 	$Lt_4_47106;
	mov.s32 	%r115, 0;
	setp.ne.s32 	%p32, %r41, %r115;
	mov.pred 	%p23, %p32;
	mov.pred 	%p33, %p34;
	@%p32 bra 	$L_4_38914;
	bra.uni 	$Lt_4_46594;
$Lt_4_47106:
	mov.s32 	%r116, 0;
	setp.ne.s32 	%p23, %r41, %r116;
$Lt_4_46594:
$L_4_39170:
	.loc	18	376	0
	@%p23 bra 	$Lt_4_42242;
	st.local.u32 	[__cuda_local_var_41395_22_non_const_prev_20+0], %r55;
	bra.uni 	$Lt_4_41730;
$Lt_4_46338:
	ld.local.u32 	%r55, [__cuda_local_var_41395_22_non_const_prev_20+0];
	ld.local.s32 	%r79, [__cuda_local_var_41394_16_non_const_node_32+0];
	mov.s32 	%r83, 0;
$Lt_4_41730:
$Lt_4_2562:
	.loc	18	384	0
	sub.s32 	%r117, %r83, %r79;
	setp.ge.s32 	%p35, %r9, %r17;
	@%p35 bra 	$Lt_4_45314;
	.loc	18	36	0
	mov.u32 	%r118, %r16;
	shr.u32 	%r119, %r118, 16;
	and.b32 	%r120, %r119, 31;
	shl.b32 	%r121, %r16, 16;
	shr.u32 	%r122, %r121, 16;
	shl.b32 	%r123, %r122, 5;
	add.s32 	%r124, %r120, %r123;
	shr.u32 	%r125, %r119, 5;
	shl.b32 	%r126, %r125, 17;
	add.s32 	%r127, %r124, %r126;
	st.global.u32 	[%rd13+0], %r127;
	.loc	18	37	0
	or.b32 	%r128, %r117, 32768;
	st.global.s16 	[%rd13+4], %r128;
$Lt_4_45314:
	.loc	18	387	0
	mov.s32 	%r18, %r117;
	.loc	18	388	0
	sub.s32 	%r129, %r17, %r117;
	sub.s32 	%r17, %r129, 1;
	shl.b32 	%r130, %r55, 16;
	shr.u32 	%r61, %r130, 16;
	mov.u32 	%r131, %r55;
	shr.u32 	%r62, %r131, 16;
$Lt_4_2306:
	.loc	18	392	0
	cvt.rn.f32.u32 	%f25, %r61;
	mov.f32 	%f26, %f25;
	cvt.rn.f32.u32 	%f27, %r62;
	mov.f32 	%f28, %f27;
	mov.f32 	%f29, 0f00000000;    	// 0
	mov.f32 	%f30, %f29;
	mov.f32 	%f31, 0f00000000;    	// 0
	mov.f32 	%f32, %f31;
	tex.2d.v4.u32.f32 {%r132,%r133,%r134,%r135},[nodetex,{%f26,%f28,%f30,%f32}];
	mov.s32 	%r136, %r132;
	mov.s32 	%r137, %r133;
	mov.s32 	%r138, %r135;
	st.local.u32 	[__cuda_local_var_41394_16_non_const_node_32+0], %r136;
	st.local.u32 	[__cuda_local_var_41394_16_non_const_node_32+4], %r137;
	.loc	18	393	0
	mov.s32 	%r16, %r138;
	.loc	18	263	0
	add.u64 	%rd13, %rd13, 8;
	sub.s32 	%r12, %r12, 1;
	setp.ne.s32 	%p36, %r15, %r12;
	@%p36 bra 	$Lt_4_40962;
$LBB86__Z17mummergpuRCKernelP10MatchCoordPcPKiS3_ii:
	.loc	18	401	0
	exit;
$LDWend__Z17mummergpuRCKernelP10MatchCoordPcPKiS3_ii:
	} // _Z17mummergpuRCKernelP10MatchCoordPcPKiS3_ii

