<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab_end_term.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="lab_end_term.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="lab_end_term.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="lab_end_term.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab_end_term.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="lab_end_term.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="lab_end_term.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="lab_end_term.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="lab_end_term.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="lab_end_term.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="lab_end_term.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab_end_term.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="lab_end_term.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="lab_end_term.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="lab_end_term.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="lab_end_term.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="lab_end_term.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="lab_end_term.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="lab_end_term.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="lab_end_term.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="lab_end_term_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="lab_end_term_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab_end_term_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab_end_term_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab_end_term_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="lab_end_term_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab_end_term_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab_end_term_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="lab_end_term_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="lab_end_term_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab_end_term_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab_end_term_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab_end_term_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="lab_end_term_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="lab_end_term_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab_end_term_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab_end_test_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="lab_end_test_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="lab_end_test_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab_end_test_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1492750243" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1492750242">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492750436" xil_pn:in_ck="-2001138892198454425" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1492750436">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="lab_end_term.v"/>
      <outfile xil_pn:name="lab_end_test_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1492750440" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6662430809480880838" xil_pn:start_ts="1492750439">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492750440" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2692225002055887096" xil_pn:start_ts="1492750440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492750249" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2991885894769323140" xil_pn:start_ts="1492750249">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492750440" xil_pn:in_ck="-2001138892198454425" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1492750440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="lab_end_term.v"/>
      <outfile xil_pn:name="lab_end_test_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1492750442" xil_pn:in_ck="-2001138892198454425" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7528391750586438733" xil_pn:start_ts="1492750440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="lab_end_test_test_beh.prj"/>
      <outfile xil_pn:name="lab_end_test_test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1492751118" xil_pn:in_ck="4072539726680862365" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5503545075438571402" xil_pn:start_ts="1492751118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="lab_end_test_test_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1492750708" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1492750708">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492750708" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1782844602951038703" xil_pn:start_ts="1492750708">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492750708" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2991885894769323140" xil_pn:start_ts="1492750708">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492750708" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1492750708">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492750708" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8664338019203914771" xil_pn:start_ts="1492750708">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492750708" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5609353907947751920" xil_pn:start_ts="1492750708">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492750708" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8935547443295794106" xil_pn:start_ts="1492750708">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492750722" xil_pn:in_ck="5374698941031767328" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="7058982155842521227" xil_pn:start_ts="1492750708">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="lab_end_term.lso"/>
      <outfile xil_pn:name="lab_end_term.ngc"/>
      <outfile xil_pn:name="lab_end_term.ngr"/>
      <outfile xil_pn:name="lab_end_term.prj"/>
      <outfile xil_pn:name="lab_end_term.stx"/>
      <outfile xil_pn:name="lab_end_term.syr"/>
      <outfile xil_pn:name="lab_end_term.xst"/>
      <outfile xil_pn:name="lab_end_term_stx_beh.prj"/>
      <outfile xil_pn:name="lab_end_term_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1492750722" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7498469734670482882" xil_pn:start_ts="1492750722">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492750730" xil_pn:in_ck="5429275417666752706" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4534252817490966947" xil_pn:start_ts="1492750722">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="lab_end_term.bld"/>
      <outfile xil_pn:name="lab_end_term.ngd"/>
      <outfile xil_pn:name="lab_end_term_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1492750747" xil_pn:in_ck="5429275417666752707" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="304711778406361947" xil_pn:start_ts="1492750730">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="lab_end_term.pcf"/>
      <outfile xil_pn:name="lab_end_term_map.map"/>
      <outfile xil_pn:name="lab_end_term_map.mrp"/>
      <outfile xil_pn:name="lab_end_term_map.ncd"/>
      <outfile xil_pn:name="lab_end_term_map.ngm"/>
      <outfile xil_pn:name="lab_end_term_map.xrpt"/>
      <outfile xil_pn:name="lab_end_term_summary.xml"/>
      <outfile xil_pn:name="lab_end_term_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1492750764" xil_pn:in_ck="3287621130515319132" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="417176447551133118" xil_pn:start_ts="1492750747">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="lab_end_term.ncd"/>
      <outfile xil_pn:name="lab_end_term.pad"/>
      <outfile xil_pn:name="lab_end_term.par"/>
      <outfile xil_pn:name="lab_end_term.ptwx"/>
      <outfile xil_pn:name="lab_end_term.unroutes"/>
      <outfile xil_pn:name="lab_end_term.xpi"/>
      <outfile xil_pn:name="lab_end_term_pad.csv"/>
      <outfile xil_pn:name="lab_end_term_pad.txt"/>
      <outfile xil_pn:name="lab_end_term_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1492750764" xil_pn:in_ck="5429275417666752575" xil_pn:name="TRAN_XPower_spartan6" xil_pn:prop_ck="1949643303204221642" xil_pn:start_ts="1492750764">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492750764" xil_pn:in_ck="5429275417666752575" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1492750757">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="lab_end_term.twr"/>
      <outfile xil_pn:name="lab_end_term.twx"/>
    </transform>
  </transforms>

</generated_project>
