#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Apr 19 22:08:05 2021
# Process ID: 4692
# Current directory: C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/1.barrelShifter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16876 C:\Users\GAO\Desktop\Computer-Orgnization-ARM-\Project\1.barrelShifter\barrelShifter.xpr
# Log file: C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/1.barrelShifter/vivado.log
# Journal file: C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/1.barrelShifter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/1.barrelShifter/barrelShifter.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/GAO/Desktop/Computer-Orgnization/Project/1.barrelShifter' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/1.barrelShifter/barrelShifter.gen/sources_1', nor could it be found using path 'C:/Users/GAO/Desktop/Computer-Orgnization/Project/1.barrelShifter/barrelShifter.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1109.855 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/1.barrelShifter/barrelShifter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_barrelShifter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/1.barrelShifter/barrelShifter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_barrelShifter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/1.barrelShifter/barrelShifter.srcs/sources_1/new/barrelShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrelShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/1.barrelShifter/barrelShifter.srcs/sim_1/new/tb_barrelShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_barrelShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/1.barrelShifter/barrelShifter.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/1.barrelShifter/barrelShifter.sim/sim_1/behav/xsim'
"xelab -wto 422350fbba2b4e1aaf2dcc160b7d8dbc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_barrelShifter_behav xil_defaultlib.tb_barrelShifter xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 422350fbba2b4e1aaf2dcc160b7d8dbc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_barrelShifter_behav xil_defaultlib.tb_barrelShifter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'clk' on this module [C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/1.barrelShifter/barrelShifter.srcs/sim_1/new/tb_barrelShifter.v:122]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/1.barrelShifter/barrelShifter.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/1.barrelShifter/barrelShifter.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/1.barrelShifter/barrelShifter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_barrelShifter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/1.barrelShifter/barrelShifter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_barrelShifter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/1.barrelShifter/barrelShifter.srcs/sim_1/new/tb_barrelShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_barrelShifter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/1.barrelShifter/barrelShifter.sim/sim_1/behav/xsim'
"xelab -wto 422350fbba2b4e1aaf2dcc160b7d8dbc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_barrelShifter_behav xil_defaultlib.tb_barrelShifter xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 422350fbba2b4e1aaf2dcc160b7d8dbc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_barrelShifter_behav xil_defaultlib.tb_barrelShifter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.barrelShifter
Compiling module xil_defaultlib.tb_barrelShifter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_barrelShifter_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/1.barrelShifter/barrelShifter.sim/sim_1/behav/xsim/xsim.dir/tb_barrelShifter_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/1.barrelShifter/barrelShifter.sim/sim_1/behav/xsim/xsim.dir/tb_barrelShifter_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Apr 19 22:10:38 2021. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 116.277 ; gain = 23.250
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 19 22:10:38 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1109.855 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/1.barrelShifter/barrelShifter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_barrelShifter_behav -key {Behavioral:sim_1:Functional:tb_barrelShifter} -tclbatch {tb_barrelShifter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_barrelShifter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_barrelShifter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1109.855 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1109.855 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 19 22:11:06 2021...
