verilog xil_defaultlib --include "../../../../TP1.srcs/sources_1/bd/design_tp1/ipshared/ec67/hdl" --include "../../../../TP1.srcs/sources_1/bd/design_tp1/ipshared/6b56/hdl" \
"../../../bd/design_tp1/ip/design_tp1_processing_system7_0_0/sim/design_tp1_processing_system7_0_0.v" \
"../../../bd/design_tp1/ip/design_tp1_xbar_0/sim/design_tp1_xbar_0.v" \
"../../../bd/design_tp1/ip/design_tp1_xlconcat_0_0/sim/design_tp1_xlconcat_0_0.v" \
"../../../bd/design_tp1/ip/design_tp1_xlconstant_0_0/sim/design_tp1_xlconstant_0_0.v" \
"c:/Users/Utilisateur/Documents/Cours/Architect/TP1/TP1.srcs/sources_1/bd/design_tp1/ip/design_tp1_hardware_accelerator_0_0/design_tp1_hardware_accelerator_0_0_sim_netlist.v" \
"../../../bd/design_tp1/ip/design_tp1_auto_pc_0/design_tp1_auto_pc_0_sim_netlist.v" \
"../../../bd/design_tp1/ip/design_tp1_auto_us_0/design_tp1_auto_us_0_sim_netlist.v" \
"../../../bd/design_tp1/ip/design_tp1_auto_us_1/design_tp1_auto_us_1_sim_netlist.v" \
"../../../bd/design_tp1/ip/design_tp1_auto_pc_1/design_tp1_auto_pc_1_sim_netlist.v" \

verilog xil_defaultlib "glbl.v"

nosort
