From 4c8899ae10c1bc84340aecf03c3b624b9bbcc6c9 Mon Sep 17 00:00:00 2001
From: Seif Mazareeb <seif@marvell.com>
Date: Tue, 26 Jun 2012 13:30:52 +0300
Subject: [PATCH 187/609] AXP: fixing ERRATA implmention typo

Signed-off-by: Seif Mazareeb <seif@marvell.com>
---
 arch/arm/mm/cache-v7.S                |    4 ++--
 arch/arm/mm/proc-sheeva_pj4bv7.S      |    8 ++++----
 arch/arm/plat-armada/linux_oss/mvOs.h |    4 ++--
 3 files changed, 8 insertions(+), 8 deletions(-)

--- a/arch/arm/mm/cache-v7.S
+++ b/arch/arm/mm/cache-v7.S
@@ -189,7 +189,7 @@ ENTRY(v7_coherent_user_range)
 	ALT_UP(W(nop))
 #endif
 1:
-#if defined SHEEVA_ERRATA_ARM_CPU_6043 || defined SHEEVA_ERRATA_ARM_CPU_6076
+#if defined CONFIG_SHEEVA_ERRATA_ARM_CPU_6043 || defined CONFIG_SHEEVA_ERRATA_ARM_CPU_6076
 	USER(  mcr     p15, 0, r12, c7, c14, 1 )       @ clean & invalidate D line to the point of unification
 #else
 	USER(	mcr	p15, 0, r12, c7, c11, 1	)	@ clean D line to the point of unification
@@ -317,7 +317,7 @@ v7_dma_clean_range:
 	ALT_UP(W(nop))
 #endif
 1:
-#if defined SHEEVA_ERRATA_ARM_CPU_6043 || defined SHEEVA_ERRATA_ARM_CPU_6076
+#if defined CONFIG_SHEEVA_ERRATA_ARM_CPU_6043 || defined CONFIG_SHEEVA_ERRATA_ARM_CPU_6076
 	mcr     p15, 0, r12, c7, c14, 1         @ clean & invalidate D line to the point of unification
 #else
 	mcr	p15, 0, r0, c7, c10, 1		@ clean D / U line
--- a/arch/arm/mm/proc-sheeva_pj4bv7.S
+++ b/arch/arm/mm/proc-sheeva_pj4bv7.S
@@ -110,7 +110,7 @@ ENTRY(cpu_pj4bv7_dcache_clean_area)
 #ifndef TLB_CAN_READ_FROM_L1_CACHE
 	dcache_line_size r2, r3
 1:
-#ifdef SHEEVA_ERRATA_ARM_CPU_6043 || defined SHEEVA_ERRATA_ARM_CPU_6076
+#ifdef CONFIG_SHEEVA_ERRATA_ARM_CPU_6043 || defined CONFIG_SHEEVA_ERRATA_ARM_CPU_6076
 	mcr     p15, 0, r0, c7, c14, 1          @ clean & invalidate D entry
 #else
 	mcr	p15, 0, r0, c7, c10, 1		@ clean D entry
@@ -230,7 +230,7 @@ str	r1, [r0]			@ linux version
        str     r3, [r0, #20]
        str     r3, [r0, #24]
        str     r3, [r0, #28]
-#ifdef SHEEVA_ERRATA_ARM_CPU_6043 || defined SHEEVA_ERRATA_ARM_CPU_6076
+#ifdef CONFIG_SHEEVA_ERRATA_ARM_CPU_6043 || defined CONFIG_SHEEVA_ERRATA_ARM_CPU_6076
         mcr     p15, 0, r0, c7, c14, 1          @ clean & invalidate D entry
 #else
         mcr     p15, 0, r0, c7, c10, 1          @ flush_pte
@@ -244,13 +244,13 @@ str	r1, [r0]			@ linux version
        str     r3, [r0, #20]
        str     r3, [r0, #24]
        str     r3, [r0, #28]
-#ifdef SHEEVA_ERRATA_ARM_CPU_6043 || defined SHEEVA_ERRATA_ARM_CPU_6076
+#ifdef CONFIG_SHEEVA_ERRATA_ARM_CPU_6043 || defined CONFIG_SHEEVA_ERRATA_ARM_CPU_6076
         mcr     p15, 0, r0, c7, c14, 1          @ clean & invalidate D entry
 #else
         mcr     p15, 0, r0, c7, c10, 1          @ flush_pte
 #endif
 #else
-#ifdef SHEEVA_ERRATA_ARM_CPU_6043 || defined SHEEVA_ERRATA_ARM_CPU_6076
+#ifdef CONFIG_SHEEVA_ERRATA_ARM_CPU_6043 || defined CONFIG_SHEEVA_ERRATA_ARM_CPU_6076
         mcr     p15, 0, r0, c7, c14, 1          @ clean & invalidate D entry
 #else
         mcr     p15, 0, r0, c7, c10, 1          @ flush_pte
--- a/arch/arm/plat-armada/linux_oss/mvOs.h
+++ b/arch/arm/plat-armada/linux_oss/mvOs.h
@@ -259,13 +259,13 @@ static inline void mvOsBridgeReorderWA(v
 #define CPU_I_CACHE_LINE_SIZE   32    /* 2do: replace 32 with linux core macro */
 #define CPU_D_CACHE_LINE_SIZE   32    /* 2do: replace 32 with linux core macro */
 
-#if defined(SHEEVA_ERRATA_ARM_CPU_4413)
+#if defined(CONFIG_SHEEVA_ERRATA_ARM_CPU_4413)
 #define	 DSBWA_4413(x)	dmb() 		/* replaced dsb() for optimization */
 #else
 #define  DSBWA_4413(x)
 #endif
 
-#if defined(SHEEVA_ERRATA_ARM_CPU_4611)
+#if defined(CONFIG_SHEEVA_ERRATA_ARM_CPU_4611)
 #define	 DSBWA_4611(x)	dmb()		/* replaced dsb() for optimization */
 #else
 #define  DSBWA_4611(x)
