TimeQuest Timing Analyzer report for mux
Wed May 15 16:53:05 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'c'
 12. Slow Model Hold: 'c'
 13. Slow Model Recovery: 'c'
 14. Slow Model Removal: 'c'
 15. Slow Model Minimum Pulse Width: 'c'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'c'
 26. Fast Model Hold: 'c'
 27. Fast Model Recovery: 'c'
 28. Fast Model Removal: 'c'
 29. Fast Model Minimum Pulse Width: 'c'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Setup Transfers
 40. Hold Transfers
 41. Recovery Transfers
 42. Removal Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; mux                                                               ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5Q208C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; c          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { c }   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-----------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                   ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 457.25 MHz ; 340.02 MHz      ; c          ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; c     ; -1.187 ; -4.685        ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; c     ; 0.499 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; c     ; -4.519 ; -24.207       ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; c     ; 2.342 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; c     ; -1.941 ; -36.073               ;
+-------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'c'                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.187 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 2.227      ;
; -1.155 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 2.195      ;
; -1.101 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 2.141      ;
; -1.069 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 2.109      ;
; -1.016 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 2.056      ;
; -1.015 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 2.055      ;
; -0.984 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 2.024      ;
; -0.983 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 2.023      ;
; -0.930 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 1.970      ;
; -0.929 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 1.969      ;
; -0.504 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 1.544      ;
; -0.503 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 1.543      ;
; -0.451 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 1.491      ;
; -0.451 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 1.491      ;
; -0.023 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 1.063      ;
; -0.002 ; output_tact:inst10|inst3                                                                                  ; output_tact:inst10|inst5                                                                                  ; c            ; c           ; 1.000        ; 0.000      ; 1.042      ;
; 0.235  ; output_tact:inst10|inst4                                                                                  ; output_tact:inst10|inst4                                                                                  ; c            ; c           ; 1.000        ; 0.000      ; 0.805      ;
; 0.235  ; output_tact:inst10|inst3                                                                                  ; output_tact:inst10|inst3                                                                                  ; c            ; c           ; 1.000        ; 0.000      ; 0.805      ;
; 0.235  ; output_tact:inst10|inst5                                                                                  ; output_tact:inst10|inst5                                                                                  ; c            ; c           ; 1.000        ; 0.000      ; 0.805      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'c'                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; output_tact:inst10|inst4                                                                                  ; output_tact:inst10|inst4                                                                                  ; c            ; c           ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; output_tact:inst10|inst3                                                                                  ; output_tact:inst10|inst3                                                                                  ; c            ; c           ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; output_tact:inst10|inst5                                                                                  ; output_tact:inst10|inst5                                                                                  ; c            ; c           ; 0.000        ; 0.000      ; 0.805      ;
; 0.736 ; output_tact:inst10|inst3                                                                                  ; output_tact:inst10|inst5                                                                                  ; c            ; c           ; 0.000        ; 0.000      ; 1.042      ;
; 0.757 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 1.063      ;
; 1.185 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 1.491      ;
; 1.185 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 1.491      ;
; 1.237 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 1.543      ;
; 1.238 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 1.544      ;
; 1.663 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 1.969      ;
; 1.664 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 1.970      ;
; 1.717 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 2.023      ;
; 1.718 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 2.024      ;
; 1.749 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 2.055      ;
; 1.750 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 2.056      ;
; 1.803 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 2.109      ;
; 1.835 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 2.141      ;
; 1.889 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 2.195      ;
; 1.921 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 2.227      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'c'                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.519 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                           ; c            ; c           ; 1.000        ; -2.389     ; 3.170      ;
; -4.519 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                           ; c            ; c           ; 1.000        ; -2.389     ; 3.170      ;
; -4.519 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                           ; c            ; c           ; 1.000        ; -2.389     ; 3.170      ;
; -4.486 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                           ; c            ; c           ; 1.000        ; -2.389     ; 3.137      ;
; -4.486 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                           ; c            ; c           ; 1.000        ; -2.389     ; 3.137      ;
; -4.486 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                           ; c            ; c           ; 1.000        ; -2.389     ; 3.137      ;
; -4.334 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                           ; c            ; c           ; 1.000        ; -2.389     ; 2.985      ;
; -4.334 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                           ; c            ; c           ; 1.000        ; -2.389     ; 2.985      ;
; -4.334 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                           ; c            ; c           ; 1.000        ; -2.389     ; 2.985      ;
; -4.151 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                           ; c            ; c           ; 1.000        ; -2.389     ; 2.802      ;
; -4.151 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                           ; c            ; c           ; 1.000        ; -2.389     ; 2.802      ;
; -4.151 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                           ; c            ; c           ; 1.000        ; -2.389     ; 2.802      ;
; -3.997 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                           ; c            ; c           ; 1.000        ; -2.389     ; 2.648      ;
; -3.997 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                           ; c            ; c           ; 1.000        ; -2.389     ; 2.648      ;
; -3.997 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                           ; c            ; c           ; 1.000        ; -2.389     ; 2.648      ;
; -2.130 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 3.170      ;
; -2.130 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 3.170      ;
; -2.130 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 3.170      ;
; -2.130 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 3.170      ;
; -2.130 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 3.170      ;
; -2.097 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 3.137      ;
; -2.097 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 3.137      ;
; -2.097 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 3.137      ;
; -2.097 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 3.137      ;
; -2.097 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 3.137      ;
; -1.945 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 2.985      ;
; -1.945 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 2.985      ;
; -1.945 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 2.985      ;
; -1.945 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 2.985      ;
; -1.945 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 2.985      ;
; -1.762 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 2.802      ;
; -1.762 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 2.802      ;
; -1.762 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 2.802      ;
; -1.762 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 2.802      ;
; -1.762 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 2.802      ;
; -1.608 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 2.648      ;
; -1.608 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 2.648      ;
; -1.608 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 2.648      ;
; -1.608 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 2.648      ;
; -1.608 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 2.648      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'c'                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.342 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 2.648      ;
; 2.342 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 2.648      ;
; 2.342 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 2.648      ;
; 2.342 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 2.648      ;
; 2.342 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 2.648      ;
; 2.496 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 2.802      ;
; 2.496 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 2.802      ;
; 2.496 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 2.802      ;
; 2.496 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 2.802      ;
; 2.496 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 2.802      ;
; 2.679 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 2.985      ;
; 2.679 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 2.985      ;
; 2.679 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 2.985      ;
; 2.679 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 2.985      ;
; 2.679 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 2.985      ;
; 2.831 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 3.137      ;
; 2.831 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 3.137      ;
; 2.831 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 3.137      ;
; 2.831 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 3.137      ;
; 2.831 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 3.137      ;
; 2.864 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 3.170      ;
; 2.864 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 3.170      ;
; 2.864 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 3.170      ;
; 2.864 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 3.170      ;
; 2.864 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 3.170      ;
; 4.731 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                           ; c            ; c           ; 0.000        ; -2.389     ; 2.648      ;
; 4.731 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                           ; c            ; c           ; 0.000        ; -2.389     ; 2.648      ;
; 4.731 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                           ; c            ; c           ; 0.000        ; -2.389     ; 2.648      ;
; 4.885 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                           ; c            ; c           ; 0.000        ; -2.389     ; 2.802      ;
; 4.885 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                           ; c            ; c           ; 0.000        ; -2.389     ; 2.802      ;
; 4.885 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                           ; c            ; c           ; 0.000        ; -2.389     ; 2.802      ;
; 5.068 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                           ; c            ; c           ; 0.000        ; -2.389     ; 2.985      ;
; 5.068 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                           ; c            ; c           ; 0.000        ; -2.389     ; 2.985      ;
; 5.068 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                           ; c            ; c           ; 0.000        ; -2.389     ; 2.985      ;
; 5.220 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                           ; c            ; c           ; 0.000        ; -2.389     ; 3.137      ;
; 5.220 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                           ; c            ; c           ; 0.000        ; -2.389     ; 3.137      ;
; 5.220 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                           ; c            ; c           ; 0.000        ; -2.389     ; 3.137      ;
; 5.253 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                           ; c            ; c           ; 0.000        ; -2.389     ; 3.170      ;
; 5.253 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                           ; c            ; c           ; 0.000        ; -2.389     ; 3.170      ;
; 5.253 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                           ; c            ; c           ; 0.000        ; -2.389     ; 3.170      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'c'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; c     ; Rise       ; c                                                                                                         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                                           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                                           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; output_tact:inst10|inst3                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; output_tact:inst10|inst3                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; output_tact:inst10|inst4                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; output_tact:inst10|inst4                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; output_tact:inst10|inst5                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; output_tact:inst10|inst5                                                                                  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; c|combout                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; c|combout                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; c~clkctrl|inclk[0]                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; c~clkctrl|inclk[0]                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; c~clkctrl|outclk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; c~clkctrl|outclk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst10|inst2|LPM_MUX_component|auto_generated|result_node[0]|combout                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst10|inst2|LPM_MUX_component|auto_generated|result_node[0]|combout                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst10|inst2|LPM_MUX_component|auto_generated|result_node[0]|datad                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst10|inst2|LPM_MUX_component|auto_generated|result_node[0]|datad                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst10|inst2|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|inclk[0]                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst10|inst2|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|inclk[0]                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst10|inst2|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|outclk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst10|inst2|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|outclk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst10|inst3|clk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst10|inst3|clk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst10|inst4|clk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst10|inst4|clk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst10|inst5|clk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst10|inst5|clk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst11|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst11|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst11|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst11|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst11|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst11|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst11|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst11|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst11|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst11|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst3|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst3|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst3|datad                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; inst3|datad                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[0]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[0]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[1]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[1]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[2]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[2]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst8|LPM_SHIFTREG_component|dffs[0]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; inst8|LPM_SHIFTREG_component|dffs[0]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst8|LPM_SHIFTREG_component|dffs[10]|clk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; inst8|LPM_SHIFTREG_component|dffs[10]|clk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst8|LPM_SHIFTREG_component|dffs[11]|clk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; inst8|LPM_SHIFTREG_component|dffs[11]|clk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst8|LPM_SHIFTREG_component|dffs[1]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; inst8|LPM_SHIFTREG_component|dffs[1]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst8|LPM_SHIFTREG_component|dffs[2]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; inst8|LPM_SHIFTREG_component|dffs[2]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst8|LPM_SHIFTREG_component|dffs[3]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; inst8|LPM_SHIFTREG_component|dffs[3]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst8|LPM_SHIFTREG_component|dffs[4]|clk                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; load      ; c          ; 4.237 ; 4.237 ; Fall       ; c               ;
; speed     ; c          ; 5.395 ; 5.395 ; Fall       ; c               ;
; start     ; c          ; 4.553 ; 4.553 ; Fall       ; c               ;
; stop      ; c          ; 3.030 ; 3.030 ; Fall       ; c               ;
; x[*]      ; c          ; 5.070 ; 5.070 ; Fall       ; c               ;
;  x[0]     ; c          ; 4.963 ; 4.963 ; Fall       ; c               ;
;  x[1]     ; c          ; 4.907 ; 4.907 ; Fall       ; c               ;
;  x[2]     ; c          ; 4.219 ; 4.219 ; Fall       ; c               ;
;  x[3]     ; c          ; 4.200 ; 4.200 ; Fall       ; c               ;
;  x[4]     ; c          ; 3.893 ; 3.893 ; Fall       ; c               ;
;  x[5]     ; c          ; 4.216 ; 4.216 ; Fall       ; c               ;
;  x[6]     ; c          ; 4.689 ; 4.689 ; Fall       ; c               ;
;  x[7]     ; c          ; 4.697 ; 4.697 ; Fall       ; c               ;
;  x[8]     ; c          ; 4.477 ; 4.477 ; Fall       ; c               ;
;  x[9]     ; c          ; 4.716 ; 4.716 ; Fall       ; c               ;
;  x[10]    ; c          ; 5.070 ; 5.070 ; Fall       ; c               ;
;  x[11]    ; c          ; 4.374 ; 4.374 ; Fall       ; c               ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; load      ; c          ; -3.971 ; -3.971 ; Fall       ; c               ;
; speed     ; c          ; -5.129 ; -5.129 ; Fall       ; c               ;
; start     ; c          ; -4.287 ; -4.287 ; Fall       ; c               ;
; stop      ; c          ; -2.764 ; -2.764 ; Fall       ; c               ;
; x[*]      ; c          ; -3.627 ; -3.627 ; Fall       ; c               ;
;  x[0]     ; c          ; -4.071 ; -4.071 ; Fall       ; c               ;
;  x[1]     ; c          ; -4.473 ; -4.473 ; Fall       ; c               ;
;  x[2]     ; c          ; -3.953 ; -3.953 ; Fall       ; c               ;
;  x[3]     ; c          ; -3.934 ; -3.934 ; Fall       ; c               ;
;  x[4]     ; c          ; -3.627 ; -3.627 ; Fall       ; c               ;
;  x[5]     ; c          ; -3.950 ; -3.950 ; Fall       ; c               ;
;  x[6]     ; c          ; -4.423 ; -4.423 ; Fall       ; c               ;
;  x[7]     ; c          ; -4.431 ; -4.431 ; Fall       ; c               ;
;  x[8]     ; c          ; -4.211 ; -4.211 ; Fall       ; c               ;
;  x[9]     ; c          ; -4.450 ; -4.450 ; Fall       ; c               ;
;  x[10]    ; c          ; -4.804 ; -4.804 ; Fall       ; c               ;
;  x[11]    ; c          ; -4.108 ; -4.108 ; Fall       ; c               ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; c_M         ; c          ; 6.654  ; 6.654  ; Rise       ; c               ;
; c_M         ; c          ; 9.758  ; 9.758  ; Fall       ; c               ;
; d_s[*]      ; c          ; 7.193  ; 7.193  ; Fall       ; c               ;
;  d_s[0]     ; c          ; 7.189  ; 7.189  ; Fall       ; c               ;
;  d_s[1]     ; c          ; 7.193  ; 7.193  ; Fall       ; c               ;
;  d_s[2]     ; c          ; 6.905  ; 6.905  ; Fall       ; c               ;
; data[*]     ; c          ; 9.696  ; 9.696  ; Fall       ; c               ;
;  data[1]    ; c          ; 7.699  ; 7.699  ; Fall       ; c               ;
;  data[2]    ; c          ; 7.348  ; 7.348  ; Fall       ; c               ;
;  data[3]    ; c          ; 7.282  ; 7.282  ; Fall       ; c               ;
;  data[4]    ; c          ; 7.636  ; 7.636  ; Fall       ; c               ;
;  data[5]    ; c          ; 6.914  ; 6.914  ; Fall       ; c               ;
;  data[6]    ; c          ; 7.623  ; 7.623  ; Fall       ; c               ;
;  data[7]    ; c          ; 7.367  ; 7.367  ; Fall       ; c               ;
;  data[8]    ; c          ; 7.288  ; 7.288  ; Fall       ; c               ;
;  data[9]    ; c          ; 7.326  ; 7.326  ; Fall       ; c               ;
;  data[10]   ; c          ; 6.912  ; 6.912  ; Fall       ; c               ;
;  data[11]   ; c          ; 7.615  ; 7.615  ; Fall       ; c               ;
;  data[12]   ; c          ; 7.693  ; 7.693  ; Fall       ; c               ;
;  data[13]   ; c          ; 9.696  ; 9.696  ; Fall       ; c               ;
; ready       ; c          ; 10.716 ; 10.716 ; Fall       ; c               ;
; serial_code ; c          ; 16.437 ; 16.437 ; Fall       ; c               ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; c_M         ; c          ; 6.654  ; 6.654  ; Rise       ; c               ;
; c_M         ; c          ; 6.654  ; 6.654  ; Fall       ; c               ;
; d_s[*]      ; c          ; 6.905  ; 6.905  ; Fall       ; c               ;
;  d_s[0]     ; c          ; 7.189  ; 7.189  ; Fall       ; c               ;
;  d_s[1]     ; c          ; 7.193  ; 7.193  ; Fall       ; c               ;
;  d_s[2]     ; c          ; 6.905  ; 6.905  ; Fall       ; c               ;
; data[*]     ; c          ; 6.912  ; 6.912  ; Fall       ; c               ;
;  data[1]    ; c          ; 7.699  ; 7.699  ; Fall       ; c               ;
;  data[2]    ; c          ; 7.348  ; 7.348  ; Fall       ; c               ;
;  data[3]    ; c          ; 7.282  ; 7.282  ; Fall       ; c               ;
;  data[4]    ; c          ; 7.636  ; 7.636  ; Fall       ; c               ;
;  data[5]    ; c          ; 6.914  ; 6.914  ; Fall       ; c               ;
;  data[6]    ; c          ; 7.623  ; 7.623  ; Fall       ; c               ;
;  data[7]    ; c          ; 7.367  ; 7.367  ; Fall       ; c               ;
;  data[8]    ; c          ; 7.288  ; 7.288  ; Fall       ; c               ;
;  data[9]    ; c          ; 7.326  ; 7.326  ; Fall       ; c               ;
;  data[10]   ; c          ; 6.912  ; 6.912  ; Fall       ; c               ;
;  data[11]   ; c          ; 7.615  ; 7.615  ; Fall       ; c               ;
;  data[12]   ; c          ; 7.693  ; 7.693  ; Fall       ; c               ;
;  data[13]   ; c          ; 8.963  ; 8.963  ; Fall       ; c               ;
; ready       ; c          ; 10.348 ; 10.348 ; Fall       ; c               ;
; serial_code ; c          ; 10.568 ; 10.568 ; Fall       ; c               ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------+
; Fast Model Setup Summary      ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; c     ; 0.273 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; c     ; 0.215 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Fast Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; c     ; -1.180 ; -4.450        ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; c     ; 0.874 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; c     ; -1.380 ; -24.380               ;
+-------+--------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'c'                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.273 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 0.759      ;
; 0.292 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 0.740      ;
; 0.308 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 0.724      ;
; 0.327 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 0.705      ;
; 0.343 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 0.689      ;
; 0.343 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 0.689      ;
; 0.362 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 0.670      ;
; 0.362 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 0.670      ;
; 0.378 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 0.654      ;
; 0.378 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 0.654      ;
; 0.502 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 0.530      ;
; 0.502 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 0.530      ;
; 0.516 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 0.516      ;
; 0.516 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 0.516      ;
; 0.633 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 0.399      ;
; 0.643 ; output_tact:inst10|inst3                                                                                  ; output_tact:inst10|inst5                                                                                  ; c            ; c           ; 1.000        ; 0.000      ; 0.389      ;
; 0.665 ; output_tact:inst10|inst4                                                                                  ; output_tact:inst10|inst4                                                                                  ; c            ; c           ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; output_tact:inst10|inst3                                                                                  ; output_tact:inst10|inst3                                                                                  ; c            ; c           ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; output_tact:inst10|inst5                                                                                  ; output_tact:inst10|inst5                                                                                  ; c            ; c           ; 1.000        ; 0.000      ; 0.367      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'c'                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; output_tact:inst10|inst4                                                                                  ; output_tact:inst10|inst4                                                                                  ; c            ; c           ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; output_tact:inst10|inst3                                                                                  ; output_tact:inst10|inst3                                                                                  ; c            ; c           ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; output_tact:inst10|inst5                                                                                  ; output_tact:inst10|inst5                                                                                  ; c            ; c           ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; output_tact:inst10|inst3                                                                                  ; output_tact:inst10|inst5                                                                                  ; c            ; c           ; 0.000        ; 0.000      ; 0.389      ;
; 0.247 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 0.399      ;
; 0.364 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 0.516      ;
; 0.378 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 0.530      ;
; 0.502 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 0.654      ;
; 0.502 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 0.654      ;
; 0.518 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 0.670      ;
; 0.537 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 0.689      ;
; 0.537 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 0.689      ;
; 0.553 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 0.705      ;
; 0.572 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 0.724      ;
; 0.588 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 0.740      ;
; 0.607 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 0.759      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'c'                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.180 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                           ; c            ; c           ; 1.000        ; -0.998     ; 1.214      ;
; -1.180 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                           ; c            ; c           ; 1.000        ; -0.998     ; 1.214      ;
; -1.180 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                           ; c            ; c           ; 1.000        ; -0.998     ; 1.214      ;
; -1.165 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                           ; c            ; c           ; 1.000        ; -0.998     ; 1.199      ;
; -1.165 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                           ; c            ; c           ; 1.000        ; -0.998     ; 1.199      ;
; -1.165 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                           ; c            ; c           ; 1.000        ; -0.998     ; 1.199      ;
; -1.098 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                           ; c            ; c           ; 1.000        ; -0.998     ; 1.132      ;
; -1.098 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                           ; c            ; c           ; 1.000        ; -0.998     ; 1.132      ;
; -1.098 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                           ; c            ; c           ; 1.000        ; -0.998     ; 1.132      ;
; -1.041 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                           ; c            ; c           ; 1.000        ; -0.998     ; 1.075      ;
; -1.041 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                           ; c            ; c           ; 1.000        ; -0.998     ; 1.075      ;
; -1.041 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                           ; c            ; c           ; 1.000        ; -0.998     ; 1.075      ;
; -0.992 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                           ; c            ; c           ; 1.000        ; -0.998     ; 1.026      ;
; -0.992 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                           ; c            ; c           ; 1.000        ; -0.998     ; 1.026      ;
; -0.992 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                           ; c            ; c           ; 1.000        ; -0.998     ; 1.026      ;
; -0.182 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 1.214      ;
; -0.182 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 1.214      ;
; -0.182 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 1.214      ;
; -0.182 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 1.214      ;
; -0.182 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 1.214      ;
; -0.167 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 1.199      ;
; -0.167 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 1.199      ;
; -0.167 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 1.199      ;
; -0.167 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 1.199      ;
; -0.167 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 1.199      ;
; -0.100 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 1.132      ;
; -0.100 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 1.132      ;
; -0.100 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 1.132      ;
; -0.100 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 1.132      ;
; -0.100 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 1.132      ;
; -0.043 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 1.075      ;
; -0.043 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 1.075      ;
; -0.043 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 1.075      ;
; -0.043 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 1.075      ;
; -0.043 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 1.075      ;
; 0.006  ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 1.026      ;
; 0.006  ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 1.026      ;
; 0.006  ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 1.026      ;
; 0.006  ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 1.026      ;
; 0.006  ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 1.026      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'c'                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.874 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 1.026      ;
; 0.874 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 1.026      ;
; 0.874 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 1.026      ;
; 0.874 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 1.026      ;
; 0.874 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 1.026      ;
; 0.923 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 1.075      ;
; 0.923 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 1.075      ;
; 0.923 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 1.075      ;
; 0.923 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 1.075      ;
; 0.923 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 1.075      ;
; 0.980 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 1.132      ;
; 0.980 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 1.132      ;
; 0.980 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 1.132      ;
; 0.980 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 1.132      ;
; 0.980 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 1.132      ;
; 1.047 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 1.199      ;
; 1.047 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 1.199      ;
; 1.047 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 1.199      ;
; 1.047 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 1.199      ;
; 1.047 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 1.199      ;
; 1.062 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 1.214      ;
; 1.062 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 1.214      ;
; 1.062 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 1.214      ;
; 1.062 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 1.214      ;
; 1.062 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 1.214      ;
; 1.872 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                           ; c            ; c           ; 0.000        ; -0.998     ; 1.026      ;
; 1.872 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                           ; c            ; c           ; 0.000        ; -0.998     ; 1.026      ;
; 1.872 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                           ; c            ; c           ; 0.000        ; -0.998     ; 1.026      ;
; 1.921 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                           ; c            ; c           ; 0.000        ; -0.998     ; 1.075      ;
; 1.921 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                           ; c            ; c           ; 0.000        ; -0.998     ; 1.075      ;
; 1.921 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                           ; c            ; c           ; 0.000        ; -0.998     ; 1.075      ;
; 1.978 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                           ; c            ; c           ; 0.000        ; -0.998     ; 1.132      ;
; 1.978 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                           ; c            ; c           ; 0.000        ; -0.998     ; 1.132      ;
; 1.978 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                           ; c            ; c           ; 0.000        ; -0.998     ; 1.132      ;
; 2.045 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                           ; c            ; c           ; 0.000        ; -0.998     ; 1.199      ;
; 2.045 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                           ; c            ; c           ; 0.000        ; -0.998     ; 1.199      ;
; 2.045 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                           ; c            ; c           ; 0.000        ; -0.998     ; 1.199      ;
; 2.060 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                           ; c            ; c           ; 0.000        ; -0.998     ; 1.214      ;
; 2.060 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                           ; c            ; c           ; 0.000        ; -0.998     ; 1.214      ;
; 2.060 ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                           ; c            ; c           ; 0.000        ; -0.998     ; 1.214      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'c'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; c     ; Rise       ; c                                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; output_tact:inst10|inst3                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; output_tact:inst10|inst3                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; output_tact:inst10|inst4                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; output_tact:inst10|inst4                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; output_tact:inst10|inst5                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; output_tact:inst10|inst5                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; c|combout                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; c|combout                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; c~clkctrl|inclk[0]                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; c~clkctrl|inclk[0]                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; c~clkctrl|outclk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; c~clkctrl|outclk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst10|inst2|LPM_MUX_component|auto_generated|result_node[0]|combout                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst10|inst2|LPM_MUX_component|auto_generated|result_node[0]|combout                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst10|inst2|LPM_MUX_component|auto_generated|result_node[0]|datad                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst10|inst2|LPM_MUX_component|auto_generated|result_node[0]|datad                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst10|inst2|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|inclk[0]                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst10|inst2|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|inclk[0]                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst10|inst2|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|outclk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst10|inst2|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|outclk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst10|inst3|clk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst10|inst3|clk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst10|inst4|clk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst10|inst4|clk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst10|inst5|clk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst10|inst5|clk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst11|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst11|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst11|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst11|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst11|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst11|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst11|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst11|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst11|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst11|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst3|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst3|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst3|datad                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; inst3|datad                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[0]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[0]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[1]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[1]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[2]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; inst7|LPM_SHIFTREG_component|dffs[2]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst8|LPM_SHIFTREG_component|dffs[0]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; inst8|LPM_SHIFTREG_component|dffs[0]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst8|LPM_SHIFTREG_component|dffs[10]|clk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; inst8|LPM_SHIFTREG_component|dffs[10]|clk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst8|LPM_SHIFTREG_component|dffs[11]|clk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; inst8|LPM_SHIFTREG_component|dffs[11]|clk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst8|LPM_SHIFTREG_component|dffs[1]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; inst8|LPM_SHIFTREG_component|dffs[1]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst8|LPM_SHIFTREG_component|dffs[2]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; inst8|LPM_SHIFTREG_component|dffs[2]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst8|LPM_SHIFTREG_component|dffs[3]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; inst8|LPM_SHIFTREG_component|dffs[3]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst8|LPM_SHIFTREG_component|dffs[4]|clk                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; load      ; c          ; 2.093 ; 2.093 ; Fall       ; c               ;
; speed     ; c          ; 2.689 ; 2.689 ; Fall       ; c               ;
; start     ; c          ; 2.323 ; 2.323 ; Fall       ; c               ;
; stop      ; c          ; 1.700 ; 1.700 ; Fall       ; c               ;
; x[*]      ; c          ; 2.563 ; 2.563 ; Fall       ; c               ;
;  x[0]     ; c          ; 2.563 ; 2.563 ; Fall       ; c               ;
;  x[1]     ; c          ; 2.424 ; 2.424 ; Fall       ; c               ;
;  x[2]     ; c          ; 1.981 ; 1.981 ; Fall       ; c               ;
;  x[3]     ; c          ; 2.013 ; 2.013 ; Fall       ; c               ;
;  x[4]     ; c          ; 1.912 ; 1.912 ; Fall       ; c               ;
;  x[5]     ; c          ; 1.974 ; 1.974 ; Fall       ; c               ;
;  x[6]     ; c          ; 2.129 ; 2.129 ; Fall       ; c               ;
;  x[7]     ; c          ; 2.150 ; 2.150 ; Fall       ; c               ;
;  x[8]     ; c          ; 2.052 ; 2.052 ; Fall       ; c               ;
;  x[9]     ; c          ; 2.155 ; 2.155 ; Fall       ; c               ;
;  x[10]    ; c          ; 2.255 ; 2.255 ; Fall       ; c               ;
;  x[11]    ; c          ; 2.053 ; 2.053 ; Fall       ; c               ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; load      ; c          ; -1.973 ; -1.973 ; Fall       ; c               ;
; speed     ; c          ; -2.569 ; -2.569 ; Fall       ; c               ;
; start     ; c          ; -2.203 ; -2.203 ; Fall       ; c               ;
; stop      ; c          ; -1.580 ; -1.580 ; Fall       ; c               ;
; x[*]      ; c          ; -1.792 ; -1.792 ; Fall       ; c               ;
;  x[0]     ; c          ; -1.955 ; -1.955 ; Fall       ; c               ;
;  x[1]     ; c          ; -2.161 ; -2.161 ; Fall       ; c               ;
;  x[2]     ; c          ; -1.861 ; -1.861 ; Fall       ; c               ;
;  x[3]     ; c          ; -1.893 ; -1.893 ; Fall       ; c               ;
;  x[4]     ; c          ; -1.792 ; -1.792 ; Fall       ; c               ;
;  x[5]     ; c          ; -1.854 ; -1.854 ; Fall       ; c               ;
;  x[6]     ; c          ; -2.009 ; -2.009 ; Fall       ; c               ;
;  x[7]     ; c          ; -2.030 ; -2.030 ; Fall       ; c               ;
;  x[8]     ; c          ; -1.932 ; -1.932 ; Fall       ; c               ;
;  x[9]     ; c          ; -2.035 ; -2.035 ; Fall       ; c               ;
;  x[10]    ; c          ; -2.135 ; -2.135 ; Fall       ; c               ;
;  x[11]    ; c          ; -1.933 ; -1.933 ; Fall       ; c               ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; c_M         ; c          ; 2.800 ; 2.800 ; Rise       ; c               ;
; c_M         ; c          ; 3.939 ; 3.939 ; Fall       ; c               ;
; d_s[*]      ; c          ; 3.181 ; 3.181 ; Fall       ; c               ;
;  d_s[0]     ; c          ; 3.173 ; 3.173 ; Fall       ; c               ;
;  d_s[1]     ; c          ; 3.181 ; 3.181 ; Fall       ; c               ;
;  d_s[2]     ; c          ; 3.111 ; 3.111 ; Fall       ; c               ;
; data[*]     ; c          ; 4.238 ; 4.238 ; Fall       ; c               ;
;  data[1]    ; c          ; 3.639 ; 3.639 ; Fall       ; c               ;
;  data[2]    ; c          ; 3.505 ; 3.505 ; Fall       ; c               ;
;  data[3]    ; c          ; 3.443 ; 3.443 ; Fall       ; c               ;
;  data[4]    ; c          ; 3.643 ; 3.643 ; Fall       ; c               ;
;  data[5]    ; c          ; 3.346 ; 3.346 ; Fall       ; c               ;
;  data[6]    ; c          ; 3.638 ; 3.638 ; Fall       ; c               ;
;  data[7]    ; c          ; 3.556 ; 3.556 ; Fall       ; c               ;
;  data[8]    ; c          ; 3.453 ; 3.453 ; Fall       ; c               ;
;  data[9]    ; c          ; 3.480 ; 3.480 ; Fall       ; c               ;
;  data[10]   ; c          ; 3.345 ; 3.345 ; Fall       ; c               ;
;  data[11]   ; c          ; 3.639 ; 3.639 ; Fall       ; c               ;
;  data[12]   ; c          ; 3.633 ; 3.633 ; Fall       ; c               ;
;  data[13]   ; c          ; 4.238 ; 4.238 ; Fall       ; c               ;
; ready       ; c          ; 4.614 ; 4.614 ; Fall       ; c               ;
; serial_code ; c          ; 6.477 ; 6.477 ; Fall       ; c               ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; c_M         ; c          ; 2.800 ; 2.800 ; Rise       ; c               ;
; c_M         ; c          ; 2.800 ; 2.800 ; Fall       ; c               ;
; d_s[*]      ; c          ; 3.111 ; 3.111 ; Fall       ; c               ;
;  d_s[0]     ; c          ; 3.173 ; 3.173 ; Fall       ; c               ;
;  d_s[1]     ; c          ; 3.181 ; 3.181 ; Fall       ; c               ;
;  d_s[2]     ; c          ; 3.111 ; 3.111 ; Fall       ; c               ;
; data[*]     ; c          ; 3.345 ; 3.345 ; Fall       ; c               ;
;  data[1]    ; c          ; 3.639 ; 3.639 ; Fall       ; c               ;
;  data[2]    ; c          ; 3.505 ; 3.505 ; Fall       ; c               ;
;  data[3]    ; c          ; 3.443 ; 3.443 ; Fall       ; c               ;
;  data[4]    ; c          ; 3.643 ; 3.643 ; Fall       ; c               ;
;  data[5]    ; c          ; 3.346 ; 3.346 ; Fall       ; c               ;
;  data[6]    ; c          ; 3.638 ; 3.638 ; Fall       ; c               ;
;  data[7]    ; c          ; 3.556 ; 3.556 ; Fall       ; c               ;
;  data[8]    ; c          ; 3.453 ; 3.453 ; Fall       ; c               ;
;  data[9]    ; c          ; 3.480 ; 3.480 ; Fall       ; c               ;
;  data[10]   ; c          ; 3.345 ; 3.345 ; Fall       ; c               ;
;  data[11]   ; c          ; 3.639 ; 3.639 ; Fall       ; c               ;
;  data[12]   ; c          ; 3.633 ; 3.633 ; Fall       ; c               ;
;  data[13]   ; c          ; 4.038 ; 4.038 ; Fall       ; c               ;
; ready       ; c          ; 4.475 ; 4.475 ; Fall       ; c               ;
; serial_code ; c          ; 4.595 ; 4.595 ; Fall       ; c               ;
+-------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.187 ; 0.215 ; -4.519   ; 0.874   ; -1.941              ;
;  c               ; -1.187 ; 0.215 ; -4.519   ; 0.874   ; -1.941              ;
; Design-wide TNS  ; -4.685 ; 0.0   ; -24.207  ; 0.0     ; -36.073             ;
;  c               ; -4.685 ; 0.000 ; -24.207  ; 0.000   ; -36.073             ;
+------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; load      ; c          ; 4.237 ; 4.237 ; Fall       ; c               ;
; speed     ; c          ; 5.395 ; 5.395 ; Fall       ; c               ;
; start     ; c          ; 4.553 ; 4.553 ; Fall       ; c               ;
; stop      ; c          ; 3.030 ; 3.030 ; Fall       ; c               ;
; x[*]      ; c          ; 5.070 ; 5.070 ; Fall       ; c               ;
;  x[0]     ; c          ; 4.963 ; 4.963 ; Fall       ; c               ;
;  x[1]     ; c          ; 4.907 ; 4.907 ; Fall       ; c               ;
;  x[2]     ; c          ; 4.219 ; 4.219 ; Fall       ; c               ;
;  x[3]     ; c          ; 4.200 ; 4.200 ; Fall       ; c               ;
;  x[4]     ; c          ; 3.893 ; 3.893 ; Fall       ; c               ;
;  x[5]     ; c          ; 4.216 ; 4.216 ; Fall       ; c               ;
;  x[6]     ; c          ; 4.689 ; 4.689 ; Fall       ; c               ;
;  x[7]     ; c          ; 4.697 ; 4.697 ; Fall       ; c               ;
;  x[8]     ; c          ; 4.477 ; 4.477 ; Fall       ; c               ;
;  x[9]     ; c          ; 4.716 ; 4.716 ; Fall       ; c               ;
;  x[10]    ; c          ; 5.070 ; 5.070 ; Fall       ; c               ;
;  x[11]    ; c          ; 4.374 ; 4.374 ; Fall       ; c               ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; load      ; c          ; -1.973 ; -1.973 ; Fall       ; c               ;
; speed     ; c          ; -2.569 ; -2.569 ; Fall       ; c               ;
; start     ; c          ; -2.203 ; -2.203 ; Fall       ; c               ;
; stop      ; c          ; -1.580 ; -1.580 ; Fall       ; c               ;
; x[*]      ; c          ; -1.792 ; -1.792 ; Fall       ; c               ;
;  x[0]     ; c          ; -1.955 ; -1.955 ; Fall       ; c               ;
;  x[1]     ; c          ; -2.161 ; -2.161 ; Fall       ; c               ;
;  x[2]     ; c          ; -1.861 ; -1.861 ; Fall       ; c               ;
;  x[3]     ; c          ; -1.893 ; -1.893 ; Fall       ; c               ;
;  x[4]     ; c          ; -1.792 ; -1.792 ; Fall       ; c               ;
;  x[5]     ; c          ; -1.854 ; -1.854 ; Fall       ; c               ;
;  x[6]     ; c          ; -2.009 ; -2.009 ; Fall       ; c               ;
;  x[7]     ; c          ; -2.030 ; -2.030 ; Fall       ; c               ;
;  x[8]     ; c          ; -1.932 ; -1.932 ; Fall       ; c               ;
;  x[9]     ; c          ; -2.035 ; -2.035 ; Fall       ; c               ;
;  x[10]    ; c          ; -2.135 ; -2.135 ; Fall       ; c               ;
;  x[11]    ; c          ; -1.933 ; -1.933 ; Fall       ; c               ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; c_M         ; c          ; 6.654  ; 6.654  ; Rise       ; c               ;
; c_M         ; c          ; 9.758  ; 9.758  ; Fall       ; c               ;
; d_s[*]      ; c          ; 7.193  ; 7.193  ; Fall       ; c               ;
;  d_s[0]     ; c          ; 7.189  ; 7.189  ; Fall       ; c               ;
;  d_s[1]     ; c          ; 7.193  ; 7.193  ; Fall       ; c               ;
;  d_s[2]     ; c          ; 6.905  ; 6.905  ; Fall       ; c               ;
; data[*]     ; c          ; 9.696  ; 9.696  ; Fall       ; c               ;
;  data[1]    ; c          ; 7.699  ; 7.699  ; Fall       ; c               ;
;  data[2]    ; c          ; 7.348  ; 7.348  ; Fall       ; c               ;
;  data[3]    ; c          ; 7.282  ; 7.282  ; Fall       ; c               ;
;  data[4]    ; c          ; 7.636  ; 7.636  ; Fall       ; c               ;
;  data[5]    ; c          ; 6.914  ; 6.914  ; Fall       ; c               ;
;  data[6]    ; c          ; 7.623  ; 7.623  ; Fall       ; c               ;
;  data[7]    ; c          ; 7.367  ; 7.367  ; Fall       ; c               ;
;  data[8]    ; c          ; 7.288  ; 7.288  ; Fall       ; c               ;
;  data[9]    ; c          ; 7.326  ; 7.326  ; Fall       ; c               ;
;  data[10]   ; c          ; 6.912  ; 6.912  ; Fall       ; c               ;
;  data[11]   ; c          ; 7.615  ; 7.615  ; Fall       ; c               ;
;  data[12]   ; c          ; 7.693  ; 7.693  ; Fall       ; c               ;
;  data[13]   ; c          ; 9.696  ; 9.696  ; Fall       ; c               ;
; ready       ; c          ; 10.716 ; 10.716 ; Fall       ; c               ;
; serial_code ; c          ; 16.437 ; 16.437 ; Fall       ; c               ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; c_M         ; c          ; 2.800 ; 2.800 ; Rise       ; c               ;
; c_M         ; c          ; 2.800 ; 2.800 ; Fall       ; c               ;
; d_s[*]      ; c          ; 3.111 ; 3.111 ; Fall       ; c               ;
;  d_s[0]     ; c          ; 3.173 ; 3.173 ; Fall       ; c               ;
;  d_s[1]     ; c          ; 3.181 ; 3.181 ; Fall       ; c               ;
;  d_s[2]     ; c          ; 3.111 ; 3.111 ; Fall       ; c               ;
; data[*]     ; c          ; 3.345 ; 3.345 ; Fall       ; c               ;
;  data[1]    ; c          ; 3.639 ; 3.639 ; Fall       ; c               ;
;  data[2]    ; c          ; 3.505 ; 3.505 ; Fall       ; c               ;
;  data[3]    ; c          ; 3.443 ; 3.443 ; Fall       ; c               ;
;  data[4]    ; c          ; 3.643 ; 3.643 ; Fall       ; c               ;
;  data[5]    ; c          ; 3.346 ; 3.346 ; Fall       ; c               ;
;  data[6]    ; c          ; 3.638 ; 3.638 ; Fall       ; c               ;
;  data[7]    ; c          ; 3.556 ; 3.556 ; Fall       ; c               ;
;  data[8]    ; c          ; 3.453 ; 3.453 ; Fall       ; c               ;
;  data[9]    ; c          ; 3.480 ; 3.480 ; Fall       ; c               ;
;  data[10]   ; c          ; 3.345 ; 3.345 ; Fall       ; c               ;
;  data[11]   ; c          ; 3.639 ; 3.639 ; Fall       ; c               ;
;  data[12]   ; c          ; 3.633 ; 3.633 ; Fall       ; c               ;
;  data[13]   ; c          ; 4.038 ; 4.038 ; Fall       ; c               ;
; ready       ; c          ; 4.475 ; 4.475 ; Fall       ; c               ;
; serial_code ; c          ; 4.595 ; 4.595 ; Fall       ; c               ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; c          ; c        ; 0        ; 0        ; 0        ; 19       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; c          ; c        ; 0        ; 0        ; 0        ; 19       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; c          ; c        ; 0        ; 0        ; 0        ; 40       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; c          ; c        ; 0        ; 0        ; 0        ; 40       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 56    ; 56   ;
; Unconstrained Output Ports      ; 19    ; 19   ;
; Unconstrained Output Port Paths ; 54    ; 54   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed May 15 16:53:04 2024
Info: Command: quartus_sta mux -c mux
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'mux.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name c c
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.187
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.187        -4.685 c 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 c 
Info (332146): Worst-case recovery slack is -4.519
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.519       -24.207 c 
Info (332146): Worst-case removal slack is 2.342
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.342         0.000 c 
Info (332146): Worst-case minimum pulse width slack is -1.941
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.941       -36.073 c 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 0.273
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.273         0.000 c 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 c 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case recovery slack is -1.180
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.180        -4.450 c 
Info (332146): Worst-case removal slack is 0.874
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.874         0.000 c 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -24.380 c 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4532 megabytes
    Info: Processing ended: Wed May 15 16:53:05 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


