// Seed: 1342472583
module module_0 (
    output tri0 id_0,
    input wand id_1,
    output wand id_2,
    input tri0 id_3,
    input wand id_4,
    input tri1 id_5,
    output tri1 id_6,
    input wor id_7,
    input supply0 id_8,
    input wor id_9,
    output wor id_10,
    output tri0 id_11,
    input supply0 id_12,
    input tri id_13,
    output tri0 id_14,
    input supply0 id_15,
    output supply1 id_16
);
  assign id_6 = id_5;
endmodule
module module_1 (
    input  tri1  id_0,
    input  tri1  id_1,
    input  tri   id_2,
    input  wire  id_3,
    output logic id_4,
    output wor   id_5
);
  always_ff id_4 <= 1;
  module_0(
      id_5,
      id_0,
      id_5,
      id_1,
      id_0,
      id_3,
      id_5,
      id_3,
      id_2,
      id_1,
      id_5,
      id_5,
      id_1,
      id_3,
      id_5,
      id_0,
      id_5
  );
endmodule
