// For Unicorn Engine. AUTO-GENERATED FILE, DO NOT EDIT

pub const s390xConst = enum(c_int) {

// S390X CPU

	CPU_S390X_Z900 = 0,
	CPU_S390X_Z900_2 = 1,
	CPU_S390X_Z900_3 = 2,
	CPU_S390X_Z800 = 3,
	CPU_S390X_Z990 = 4,
	CPU_S390X_Z990_2 = 5,
	CPU_S390X_Z990_3 = 6,
	CPU_S390X_Z890 = 7,
	CPU_S390X_Z990_4 = 8,
	CPU_S390X_Z890_2 = 9,
	CPU_S390X_Z990_5 = 10,
	CPU_S390X_Z890_3 = 11,
	CPU_S390X_Z9EC = 12,
	CPU_S390X_Z9EC_2 = 13,
	CPU_S390X_Z9BC = 14,
	CPU_S390X_Z9EC_3 = 15,
	CPU_S390X_Z9BC_2 = 16,
	CPU_S390X_Z10EC = 17,
	CPU_S390X_Z10EC_2 = 18,
	CPU_S390X_Z10BC = 19,
	CPU_S390X_Z10EC_3 = 20,
	CPU_S390X_Z10BC_2 = 21,
	CPU_S390X_Z196 = 22,
	CPU_S390X_Z196_2 = 23,
	CPU_S390X_Z114 = 24,
	CPU_S390X_ZEC12 = 25,
	CPU_S390X_ZEC12_2 = 26,
	CPU_S390X_ZBC12 = 27,
	CPU_S390X_Z13 = 28,
	CPU_S390X_Z13_2 = 29,
	CPU_S390X_Z13S = 30,
	CPU_S390X_Z14 = 31,
	CPU_S390X_Z14_2 = 32,
	CPU_S390X_Z14ZR1 = 33,
	CPU_S390X_GEN15A = 34,
	CPU_S390X_GEN15B = 35,
	CPU_S390X_QEMU = 36,
	CPU_S390X_MAX = 37,
	CPU_S390X_ENDING = 38,

// S390X registers

	S390X_REG_INVALID = 0,

// General purpose registers
	S390X_REG_R0 = 1,
	S390X_REG_R1 = 2,
	S390X_REG_R2 = 3,
	S390X_REG_R3 = 4,
	S390X_REG_R4 = 5,
	S390X_REG_R5 = 6,
	S390X_REG_R6 = 7,
	S390X_REG_R7 = 8,
	S390X_REG_R8 = 9,
	S390X_REG_R9 = 10,
	S390X_REG_R10 = 11,
	S390X_REG_R11 = 12,
	S390X_REG_R12 = 13,
	S390X_REG_R13 = 14,
	S390X_REG_R14 = 15,
	S390X_REG_R15 = 16,

// Floating point registers
	S390X_REG_F0 = 17,
	S390X_REG_F1 = 18,
	S390X_REG_F2 = 19,
	S390X_REG_F3 = 20,
	S390X_REG_F4 = 21,
	S390X_REG_F5 = 22,
	S390X_REG_F6 = 23,
	S390X_REG_F7 = 24,
	S390X_REG_F8 = 25,
	S390X_REG_F9 = 26,
	S390X_REG_F10 = 27,
	S390X_REG_F11 = 28,
	S390X_REG_F12 = 29,
	S390X_REG_F13 = 30,
	S390X_REG_F14 = 31,
	S390X_REG_F15 = 32,

// Not real registers, low half of vr16-vr31
	S390X_REG_F16 = 33,
	S390X_REG_F17 = 34,
	S390X_REG_F18 = 35,
	S390X_REG_F19 = 36,
	S390X_REG_F20 = 37,
	S390X_REG_F21 = 38,
	S390X_REG_F22 = 39,
	S390X_REG_F23 = 40,
	S390X_REG_F24 = 41,
	S390X_REG_F25 = 42,
	S390X_REG_F26 = 43,
	S390X_REG_F27 = 44,
	S390X_REG_F28 = 45,
	S390X_REG_F29 = 46,
	S390X_REG_F30 = 47,
	S390X_REG_F31 = 48,

// Access registers
	S390X_REG_A0 = 49,
	S390X_REG_A1 = 50,
	S390X_REG_A2 = 51,
	S390X_REG_A3 = 52,
	S390X_REG_A4 = 53,
	S390X_REG_A5 = 54,
	S390X_REG_A6 = 55,
	S390X_REG_A7 = 56,
	S390X_REG_A8 = 57,
	S390X_REG_A9 = 58,
	S390X_REG_A10 = 59,
	S390X_REG_A11 = 60,
	S390X_REG_A12 = 61,
	S390X_REG_A13 = 62,
	S390X_REG_A14 = 63,
	S390X_REG_A15 = 64,
	S390X_REG_PC = 65,
	S390X_REG_PSWM = 66,

// pseudo registers, high half of vr16-vr31
	S390X_REG_F0_HI = 67,
	S390X_REG_F1_HI = 68,
	S390X_REG_F2_HI = 69,
	S390X_REG_F3_HI = 70,
	S390X_REG_F4_HI = 71,
	S390X_REG_F5_HI = 72,
	S390X_REG_F6_HI = 73,
	S390X_REG_F7_HI = 74,
	S390X_REG_F8_HI = 75,
	S390X_REG_F9_HI = 76,
	S390X_REG_F10_HI = 77,
	S390X_REG_F11_HI = 78,
	S390X_REG_F12_HI = 79,
	S390X_REG_F13_HI = 80,
	S390X_REG_F14_HI = 81,
	S390X_REG_F15_HI = 82,
	S390X_REG_F16_HI = 83,
	S390X_REG_F17_HI = 84,
	S390X_REG_F18_HI = 85,
	S390X_REG_F19_HI = 86,
	S390X_REG_F20_HI = 87,
	S390X_REG_F21_HI = 88,
	S390X_REG_F22_HI = 89,
	S390X_REG_F23_HI = 90,
	S390X_REG_F24_HI = 91,
	S390X_REG_F25_HI = 92,
	S390X_REG_F26_HI = 93,
	S390X_REG_F27_HI = 94,
	S390X_REG_F28_HI = 95,
	S390X_REG_F29_HI = 96,
	S390X_REG_F30_HI = 97,
	S390X_REG_F31_HI = 98,

// float control register
	S390X_REG_FPC = 99,

// control registers
	S390X_REG_CR0 = 100,
	S390X_REG_CR1 = 101,
	S390X_REG_CR2 = 102,
	S390X_REG_CR3 = 103,
	S390X_REG_CR4 = 104,
	S390X_REG_CR5 = 105,
	S390X_REG_CR6 = 106,
	S390X_REG_CR7 = 107,
	S390X_REG_CR8 = 108,
	S390X_REG_CR9 = 109,
	S390X_REG_CR10 = 110,
	S390X_REG_CR11 = 111,
	S390X_REG_CR12 = 112,
	S390X_REG_CR13 = 113,
	S390X_REG_CR14 = 114,
	S390X_REG_CR15 = 115,
	S390X_REG_ENDING = 116,

// Alias registers

};
