digraph Project {
  // Introduction
  node[shape=record];

  // Blocks
  subgraph "cluster HardwareWorkFlow" { label = "Hardware WorkFlow";
    subgraph "cluster BackEnd" { label = "Back-End";
      Planning_SLH[label="Planning Switch Level of Hardware \n(magic)"];
      Placing_SLH[label="Placing Switch Level of Hardware \n(graywolf)"];
      Timing_SLH[label="Timing Switch Level of Hardware \n(sta)"];
      Routing_SLH[label="Routing Switch Level of Hardware \n(qrouter)"];
      Simulating_WLH[label="Simulating Switch Level of Hardware \n(irsim)"];
      Verifying_LVS[label="Verifying Switch Level of Hardware LVS \n(netgen)"];
      Checking_DRC[label="Checking Switch Level of Hardware DRC \n(magic)"];
      Printing_GDS[label="Printing Switch Level of Hardware GDS \n(magic)"];
    }

    subgraph "cluster FrontEnd" { label = "Front-End";
      Modeling_SLH[label="Modeling System Level of Hardware \n(Vi)"];
      Simulating_SLH[label="Simulating System Level of Hardware \n(Verilator)"];
      Verifying_SLH[label="Verifying System Level of Hardware \n(OSVVM / UVM)"];
      Describing_RTL[label="Describing Register Transfer Level of Hardware \n(Vi)"];
      Simulating_RTL[label="Simulating Register Transfer Level of Hardware \n(GHDL / Icarus Verilog)"];
      Synthesizing_RTL[label="Synthesizing Register Transfer Level of Hardware \n(Yosys)"];
      Optimizing_RTL[label="Optimizing Register Transfer Level of Hardware \n(ABC)"];
      Verifying_RTL[label="Verifying Register Transfer Level of Hardware \n(SymbiYosys-OSVVM / SymbiYosys-UVM)"];
    }
  }

  // Sequence
  Planning_SLH -> Placing_SLH;
  Placing_SLH -> Timing_SLH;
  Timing_SLH -> Routing_SLH;
  Routing_SLH -> Simulating_WLH;
  Simulating_WLH -> Verifying_LVS;
  Verifying_LVS -> Checking_DRC;
  Checking_DRC -> Printing_GDS;

  Modeling_SLH -> Simulating_SLH;
  Simulating_SLH -> Verifying_SLH;
  Verifying_SLH -> Describing_RTL;
  Describing_RTL -> Simulating_RTL;
  Simulating_RTL -> Synthesizing_RTL;
  Synthesizing_RTL -> Optimizing_RTL;
  Optimizing_RTL -> Verifying_RTL;

  // Feedback
  Verifying_LVS -> Planning_SLH;
  Checking_DRC -> Planning_SLH;

  Verifying_SLH -> Modeling_SLH;
  Verifying_RTL -> Modeling_SLH;
}
