-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLTx/full_tx_raw_src_CosLookUpTableGen.vhd
-- Created: 2024-08-31 20:20:58
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: full_tx_raw_src_CosLookUpTableGen
-- Source Path: HDLTx/full_tx/full_ofdm_modulator/frequency_upshift/NCO/WaveformGen/CosLookUpTableGen
-- Hierarchy Level: 5
-- Model version: 4.99
-- 
-- Cos Look Up Table Generation Component
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.full_tx_raw_src_full_tx_pac.ALL;

ENTITY full_tx_raw_src_CosLookUpTableGen IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb                               :   IN    std_logic;
        lutaddr                           :   IN    std_logic;  -- ufix1
        lutCosine                         :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
        );
END full_tx_raw_src_CosLookUpTableGen;


ARCHITECTURE rtl OF full_tx_raw_src_CosLookUpTableGen IS

  -- Constants
  CONSTANT DirectLookupTable_data         : vector_of_signed16(0 TO 1) := 
    (to_signed(16#4000#, 16), to_signed(16#3B21#, 16));  -- sfix16 [2]

  -- Signals
  SIGNAL lutaddrInReg                     : std_logic := '0';  -- ufix1
  SIGNAL DirectLookupTable_cast           : signed(31 DOWNTO 0);  -- int32
  SIGNAL lutCosineout                     : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL lutCosineoutreg1                 : signed(15 DOWNTO 0) := to_signed(16#0000#, 16);  -- sfix16_En14
  SIGNAL lutCosine_tmp                    : signed(15 DOWNTO 0);  -- sfix16_En14

BEGIN
  -- Look up tale address input register
  LUTaddrRegister_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        lutaddrInReg <= lutaddr;
      END IF;
    END IF;
  END PROCESS LUTaddrRegister_process;


  -- Octant Cosine wave table
  DirectLookupTable_cast <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & lutaddrInReg;
  lutCosineout <= DirectLookupTable_data(to_integer(DirectLookupTable_cast));

  -- Cos lookup table output register
  LUTCosineoutResetRegister_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        lutCosineoutreg1 <= lutCosineout;
      END IF;
    END IF;
  END PROCESS LUTCosineoutResetRegister_process;


  LUTCosineoutRegister_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        lutCosine_tmp <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        lutCosine_tmp <= lutCosineoutreg1;
      END IF;
    END IF;
  END PROCESS LUTCosineoutRegister_process;


  lutCosine <= std_logic_vector(lutCosine_tmp);

END rtl;

