Fitter report for usbtomipi_v3
Tue Sep 20 21:30:03 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Fitter RAM Summary
 27. |top|buffered_ram:tx_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_jur1:auto_generated|ALTSYNCRAM
 28. Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Tue Sep 20 21:30:03 2016           ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Revision Name                      ; usbtomipi_v3                                    ;
; Top-level Entity Name              ; top                                             ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE10F17C8                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 1,320 / 10,320 ( 13 % )                         ;
;     Total combinational functions  ; 1,128 / 10,320 ( 11 % )                         ;
;     Dedicated logic registers      ; 721 / 10,320 ( 7 % )                            ;
; Total registers                    ; 721                                             ;
; Total pins                         ; 70 / 180 ( 39 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 8,448 / 423,936 ( 2 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                                  ;
; Total PLLs                         ; 2 / 2 ( 100 % )                                 ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Option                                                                     ; Setting             ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Device                                                                     ; EP4CE10F17C8        ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                   ; 0.0                                   ;
; Device I/O Standard                                                        ; 3.3-V LVTTL         ;                                       ;
; Reserve all unused pins                                                    ; As input tri-stated ; As input tri-stated with weak pull-up ;
; Use smart compilation                                                      ; Off                 ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                                    ;
; Enable compact report table                                                ; Off                 ; Off                                   ;
; Auto Merge PLLs                                                            ; On                  ; On                                    ;
; Router Timing Optimization Level                                           ; Normal              ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                 ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                 ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                 ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths           ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                  ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation  ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                 ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation  ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                 ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                 ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal              ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                 ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically       ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically       ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                   ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                 ; Off                                   ;
; PCI I/O                                                                    ; Off                 ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                 ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                 ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                ; Auto                                  ;
; Auto Delay Chains                                                          ; On                  ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                 ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                 ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                 ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                 ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                 ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                 ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                 ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit            ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal              ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                ; Auto                                  ;
; Auto Global Clock                                                          ; On                  ; On                                    ;
; Auto Global Register Control Signals                                       ; On                  ; On                                    ;
; Synchronizer Identification                                                ; Auto                ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                  ; On                                    ;
; Optimize Design for Metastability                                          ; On                  ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                 ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                 ; Off                                   ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.31        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  30.8%      ;
+----------------------------+-------------+


+----------------------------------------------+
; I/O Assignment Warnings                      ;
+----------------+-----------------------------+
; Pin Name       ; Reason                      ;
+----------------+-----------------------------+
; OE             ; Missing drive strength      ;
; V_1P8_EN       ; Missing drive strength      ;
; USB_XTALIN     ; Missing drive strength      ;
; USB_IFCLK      ; Missing drive strength      ;
; USB_SLOE       ; Missing drive strength      ;
; USB_SLWR       ; Missing drive strength      ;
; USB_SLRD       ; Missing drive strength      ;
; USB_PKEND      ; Missing drive strength      ;
; USB_FIFOADR[0] ; Missing drive strength      ;
; USB_FIFOADR[1] ; Missing drive strength      ;
; IO_DB[24]      ; Missing drive strength      ;
; IO_DB[25]      ; Missing drive strength      ;
; IO_DB[26]      ; Missing drive strength      ;
; IO_DB[27]      ; Missing drive strength      ;
; IO_DB[28]      ; Missing drive strength      ;
; IO_DB[29]      ; Missing drive strength      ;
; IO_DB[30]      ; Missing drive strength      ;
; IO_DB[31]      ; Missing drive strength      ;
; USB_DB[0]      ; Missing drive strength      ;
; USB_DB[1]      ; Missing drive strength      ;
; USB_DB[2]      ; Missing drive strength      ;
; USB_DB[3]      ; Missing drive strength      ;
; USB_DB[4]      ; Missing drive strength      ;
; USB_DB[5]      ; Missing drive strength      ;
; USB_DB[6]      ; Missing drive strength      ;
; USB_DB[7]      ; Missing drive strength      ;
; USB_DB[8]      ; Missing drive strength      ;
; USB_DB[9]      ; Missing drive strength      ;
; USB_DB[10]     ; Missing drive strength      ;
; USB_DB[11]     ; Missing drive strength      ;
; USB_DB[12]     ; Missing drive strength      ;
; USB_DB[13]     ; Missing drive strength      ;
; USB_DB[14]     ; Missing drive strength      ;
; USB_DB[15]     ; Missing drive strength      ;
; IO_DB[24]      ; Missing location assignment ;
; IO_DB[25]      ; Missing location assignment ;
; IO_DB[26]      ; Missing location assignment ;
; IO_DB[27]      ; Missing location assignment ;
; IO_DB[28]      ; Missing location assignment ;
; IO_DB[29]      ; Missing location assignment ;
; IO_DB[30]      ; Missing location assignment ;
; IO_DB[31]      ; Missing location assignment ;
+----------------+-----------------------------+


+------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                      ;
+----------+----------------+--------------+--------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To   ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+--------------+---------------+----------------+
; Location ;                ;              ; CLK3         ; PIN_M1        ; QSF Assignment ;
; Location ;                ;              ; FLASH_ASDO   ; PIN_C1        ; QSF Assignment ;
; Location ;                ;              ; FLASH_DATA0  ; PIN_H2        ; QSF Assignment ;
; Location ;                ;              ; FLASH_DCLK   ; PIN_H1        ; QSF Assignment ;
; Location ;                ;              ; FLASH_NCS    ; PIN_D2        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_A[0]   ; PIN_L2        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_A[10]  ; PIN_N1        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_A[11]  ; PIN_L4        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_A[12]  ; PIN_P3        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_A[1]   ; PIN_L1        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_A[2]   ; PIN_K2        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_A[3]   ; PIN_K1        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_A[4]   ; PIN_J1        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_A[5]   ; PIN_J2        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_A[6]   ; PIN_K6        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_A[7]   ; PIN_J6        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_A[8]   ; PIN_K5        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_A[9]   ; PIN_L3        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_BA[0]  ; PIN_P1        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_BA[1]  ; PIN_N2        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_CKE    ; PIN_R1        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_CLK    ; PIN_T2        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_DQM[0] ; PIN_T4        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_DQM[1] ; PIN_N3        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_DQM[2] ; PIN_L11       ; QSF Assignment ;
; Location ;                ;              ; SDRAM_DQM[3] ; PIN_L10       ; QSF Assignment ;
; Location ;                ;              ; SDRAM_D[0]   ; PIN_R8        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_D[10]  ; PIN_T10       ; QSF Assignment ;
; Location ;                ;              ; SDRAM_D[11]  ; PIN_R10       ; QSF Assignment ;
; Location ;                ;              ; SDRAM_D[12]  ; PIN_T11       ; QSF Assignment ;
; Location ;                ;              ; SDRAM_D[13]  ; PIN_R11       ; QSF Assignment ;
; Location ;                ;              ; SDRAM_D[14]  ; PIN_T12       ; QSF Assignment ;
; Location ;                ;              ; SDRAM_D[15]  ; PIN_R12       ; QSF Assignment ;
; Location ;                ;              ; SDRAM_D[16]  ; PIN_P9        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_D[17]  ; PIN_N8        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_D[18]  ; PIN_P8        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_D[19]  ; PIN_L8        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_D[1]   ; PIN_T8        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_D[20]  ; PIN_M8        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_D[21]  ; PIN_K8        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_D[22]  ; PIN_N6        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_D[23]  ; PIN_P6        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_D[24]  ; PIN_N5        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_D[25]  ; PIN_L6        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_D[26]  ; PIN_M6        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_D[27]  ; PIN_M7        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_D[28]  ; PIN_L7        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_D[29]  ; PIN_L9        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_D[2]   ; PIN_T7        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_D[30]  ; PIN_K9        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_D[31]  ; PIN_M9        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_D[3]   ; PIN_R7        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_D[4]   ; PIN_T6        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_D[5]   ; PIN_R6        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_D[6]   ; PIN_T5        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_D[7]   ; PIN_R5        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_D[8]   ; PIN_T9        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_D[9]   ; PIN_R9        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_NCAS   ; PIN_T3        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_NCS[0] ; PIN_P2        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_NCS[1] ; PIN_M12       ; QSF Assignment ;
; Location ;                ;              ; SDRAM_NRAS   ; PIN_R3        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_NWE    ; PIN_R4        ; QSF Assignment ;
; Location ;                ;              ; USB_CLKOUT   ; PIN_E15       ; QSF Assignment ;
; Location ;                ;              ; USB_FLAGA    ; PIN_P16       ; QSF Assignment ;
; Location ;                ;              ; USB_FLAGD    ; PIN_L16       ; QSF Assignment ;
; Location ;                ;              ; USB_INT[0]   ; PIN_F16       ; QSF Assignment ;
; Location ;                ;              ; USB_INT[1]   ; PIN_G15       ; QSF Assignment ;
; Location ;                ;              ; USB_INT[2]   ; PIN_J15       ; QSF Assignment ;
+----------+----------------+--------------+--------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2075 ) ; 0.00 % ( 0 / 2075 )        ; 0.00 % ( 0 / 2075 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2075 ) ; 0.00 % ( 0 / 2075 )        ; 0.00 % ( 0 / 2075 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 2069 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 6 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/HWorks/USBToMIPI/FPGA/prj/output_files/usbtomipi_v3.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 1,320 / 10,320 ( 13 % )  ;
;     -- Combinational with no register       ; 599                      ;
;     -- Register only                        ; 192                      ;
;     -- Combinational with a register        ; 529                      ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 515                      ;
;     -- 3 input functions                    ; 246                      ;
;     -- <=2 input functions                  ; 367                      ;
;     -- Register only                        ; 192                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 1042                     ;
;     -- arithmetic mode                      ; 86                       ;
;                                             ;                          ;
; Total registers*                            ; 721 / 11,172 ( 6 % )     ;
;     -- Dedicated logic registers            ; 721 / 10,320 ( 7 % )     ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )          ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 106 / 645 ( 16 % )       ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 70 / 180 ( 39 % )        ;
;     -- Clock pins                           ; 3 / 3 ( 100 % )          ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )            ;
;                                             ;                          ;
; Global signals                              ; 3                        ;
; M9Ks                                        ; 2 / 46 ( 4 % )           ;
; Total block memory bits                     ; 8,448 / 423,936 ( 2 % )  ;
; Total block memory implementation bits      ; 18,432 / 423,936 ( 4 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )           ;
; PLLs                                        ; 2 / 2 ( 100 % )          ;
; Global clocks                               ; 3 / 10 ( 30 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 5.2% / 5.1% / 5.2%       ;
; Peak interconnect usage (total/H/V)         ; 13.4% / 12.7% / 14.4%    ;
; Maximum fan-out                             ; 635                      ;
; Highest non-global fan-out                  ; 119                      ;
; Total fan-out                               ; 6302                     ;
; Average fan-out                             ; 2.85                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 1320 / 10320 ( 13 % ) ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 599                   ; 0                              ;
;     -- Register only                        ; 192                   ; 0                              ;
;     -- Combinational with a register        ; 529                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 515                   ; 0                              ;
;     -- 3 input functions                    ; 246                   ; 0                              ;
;     -- <=2 input functions                  ; 367                   ; 0                              ;
;     -- Register only                        ; 192                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 1042                  ; 0                              ;
;     -- arithmetic mode                      ; 86                    ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 721                   ; 0                              ;
;     -- Dedicated logic registers            ; 721 / 10320 ( 7 % )   ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 106 / 645 ( 16 % )    ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 70                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )        ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 8448                  ; 0                              ;
; Total RAM block bits                        ; 18432                 ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )         ; 2 / 2 ( 100 % )                ;
; M9K                                         ; 2 / 46 ( 4 % )        ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 0 / 12 ( 0 % )        ; 4 / 12 ( 33 % )                ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 782                   ; 2                              ;
;     -- Registered Input Connections         ; 724                   ; 0                              ;
;     -- Output Connections                   ; 58                    ; 726                            ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 6307                  ; 734                            ;
;     -- Registered Connections               ; 3303                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 112                   ; 728                            ;
;     -- hard_block:auto_generated_inst       ; 728                   ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 4                     ; 2                              ;
;     -- Output Ports                         ; 10                    ; 3                              ;
;     -- Bidir Ports                          ; 56                    ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                 ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLK1      ; M16   ; 5        ; 34           ; 12           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; CLK2      ; M2    ; 2        ; 0            ; 11           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; USB_FLAGB ; M15   ; 5        ; 34           ; 12           ; 14           ; 21                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; USB_FLAGC ; E16   ; 6        ; 34           ; 12           ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; OE             ; D4    ; 1        ; 0            ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USB_FIFOADR[0] ; J16   ; 5        ; 34           ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USB_FIFOADR[1] ; K15   ; 5        ; 34           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USB_IFCLK      ; B14   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USB_PKEND      ; K16   ; 5        ; 34           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USB_SLOE       ; G16   ; 6        ; 34           ; 17           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USB_SLRD       ; N16   ; 5        ; 34           ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USB_SLWR       ; P15   ; 5        ; 34           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USB_XTALIN     ; R16   ; 5        ; 34           ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; V_1P8_EN       ; E5    ; 1        ; 0            ; 23           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------------------------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                               ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------------------------------------+
; IO_DB[0]   ; A8    ; 8        ; 16           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; p1_o_io_dir[0] (inverted)                         ;
; IO_DB[10]  ; C6    ; 8        ; 9            ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; p1_o_io_dir[10] (inverted)                        ;
; IO_DB[11]  ; A6    ; 8        ; 9            ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; p1_o_io_dir[11] (inverted)                        ;
; IO_DB[12]  ; B6    ; 8        ; 9            ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; p1_o_io_dir[12] (inverted)                        ;
; IO_DB[13]  ; E7    ; 8        ; 7            ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; p1_o_io_dir[13] (inverted)                        ;
; IO_DB[14]  ; E6    ; 8        ; 7            ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; p1_o_io_dir[14] (inverted)                        ;
; IO_DB[15]  ; A5    ; 8        ; 7            ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; p1_o_io_dir[15] (inverted)                        ;
; IO_DB[16]  ; C3    ; 8        ; 1            ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; p1_o_io_dir[16] (inverted)                        ;
; IO_DB[17]  ; D3    ; 8        ; 1            ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; p1_o_io_dir[17] (inverted)                        ;
; IO_DB[18]  ; B10   ; 7        ; 21           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; p1_o_io_dir[18] (inverted)                        ;
; IO_DB[19]  ; C9    ; 7        ; 18           ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; p1_o_io_dir[19] (inverted)                        ;
; IO_DB[1]   ; B8    ; 8        ; 16           ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; p1_o_io_dir[1] (inverted)                         ;
; IO_DB[20]  ; D9    ; 7        ; 18           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; p1_o_io_dir[20] (inverted)                        ;
; IO_DB[21]  ; E9    ; 7        ; 18           ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; p1_o_io_dir[21] (inverted)                        ;
; IO_DB[22]  ; A9    ; 7        ; 16           ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; p1_o_io_dir[22] (inverted)                        ;
; IO_DB[23]  ; B9    ; 7        ; 16           ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; p1_o_io_dir[23] (inverted)                        ;
; IO_DB[24]  ; A12   ; 7        ; 25           ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; p1_o_io_dir[24] (inverted)                        ;
; IO_DB[25]  ; F10   ; 7        ; 23           ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; p1_o_io_dir[25] (inverted)                        ;
; IO_DB[26]  ; F9    ; 7        ; 23           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; p1_o_io_dir[26] (inverted)                        ;
; IO_DB[27]  ; F11   ; 7        ; 23           ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; p1_o_io_dir[27] (inverted)                        ;
; IO_DB[28]  ; A11   ; 7        ; 25           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; p1_o_io_dir[28] (inverted)                        ;
; IO_DB[29]  ; B12   ; 7        ; 25           ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; p1_o_io_dir[29] (inverted)                        ;
; IO_DB[2]   ; C8    ; 8        ; 13           ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; p1_o_io_dir[2] (inverted)                         ;
; IO_DB[30]  ; B11   ; 7        ; 25           ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; p1_o_io_dir[30] (inverted)                        ;
; IO_DB[31]  ; C11   ; 7        ; 23           ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; p1_o_io_dir[31] (inverted)                        ;
; IO_DB[3]   ; D8    ; 8        ; 13           ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; p1_o_io_dir[3] (inverted)                         ;
; IO_DB[4]   ; E8    ; 8        ; 13           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; p1_o_io_dir[4] (inverted)                         ;
; IO_DB[5]   ; F8    ; 8        ; 13           ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; p1_o_io_dir[5] (inverted)                         ;
; IO_DB[6]   ; A7    ; 8        ; 11           ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; p1_o_io_dir[6] (inverted)                         ;
; IO_DB[7]   ; B7    ; 8        ; 11           ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; p1_o_io_dir[7] (inverted)                         ;
; IO_DB[8]   ; F6    ; 8        ; 11           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; p1_o_io_dir[8] (inverted)                         ;
; IO_DB[9]   ; F7    ; 8        ; 11           ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; p1_o_io_dir[9] (inverted)                         ;
; SCLK[0]    ; A2    ; 8        ; 5            ; 24           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                 ;
; SCLK[1]    ; A4    ; 8        ; 5            ; 24           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                 ;
; SCLK[2]    ; D5    ; 8        ; 3            ; 24           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                 ;
; SCLK[3]    ; A3    ; 8        ; 3            ; 24           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                 ;
; SDA[0]     ; B5    ; 8        ; 5            ; 24           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                 ;
; SDA[1]     ; B4    ; 8        ; 5            ; 24           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                 ;
; SDA[2]     ; D6    ; 8        ; 3            ; 24           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                 ;
; SDA[3]     ; B3    ; 8        ; 3            ; 24           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                 ;
; USB_DB[0]  ; B16   ; 6        ; 34           ; 18           ; 0            ; 17                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; usb_slavefifo:u_usb_slavefifo|tx_st.00 (inverted) ;
; USB_DB[10] ; J12   ; 5        ; 34           ; 11           ; 7            ; 10                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; usb_slavefifo:u_usb_slavefifo|tx_st.00 (inverted) ;
; USB_DB[11] ; L14   ; 5        ; 34           ; 7            ; 7            ; 9                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; usb_slavefifo:u_usb_slavefifo|tx_st.00 (inverted) ;
; USB_DB[12] ; K11   ; 5        ; 34           ; 6            ; 14           ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; usb_slavefifo:u_usb_slavefifo|tx_st.00 (inverted) ;
; USB_DB[13] ; L13   ; 5        ; 34           ; 8            ; 21           ; 5                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; usb_slavefifo:u_usb_slavefifo|tx_st.00 (inverted) ;
; USB_DB[14] ; N14   ; 5        ; 34           ; 4            ; 21           ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; usb_slavefifo:u_usb_slavefifo|tx_st.00 (inverted) ;
; USB_DB[15] ; N15   ; 5        ; 34           ; 7            ; 14           ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; usb_slavefifo:u_usb_slavefifo|tx_st.00 (inverted) ;
; USB_DB[1]  ; C15   ; 6        ; 34           ; 20           ; 0            ; 15                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; usb_slavefifo:u_usb_slavefifo|tx_st.00 (inverted) ;
; USB_DB[2]  ; C16   ; 6        ; 34           ; 20           ; 7            ; 13                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; usb_slavefifo:u_usb_slavefifo|tx_st.00 (inverted) ;
; USB_DB[3]  ; D15   ; 6        ; 34           ; 19           ; 0            ; 10                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; usb_slavefifo:u_usb_slavefifo|tx_st.00 (inverted) ;
; USB_DB[4]  ; D16   ; 6        ; 34           ; 19           ; 7            ; 9                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; usb_slavefifo:u_usb_slavefifo|tx_st.00 (inverted) ;
; USB_DB[5]  ; F13   ; 6        ; 34           ; 17           ; 0            ; 7                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; usb_slavefifo:u_usb_slavefifo|tx_st.00 (inverted) ;
; USB_DB[6]  ; F14   ; 6        ; 34           ; 19           ; 14           ; 8                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; usb_slavefifo:u_usb_slavefifo|tx_st.00 (inverted) ;
; USB_DB[7]  ; F15   ; 6        ; 34           ; 18           ; 14           ; 8                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; usb_slavefifo:u_usb_slavefifo|tx_st.00 (inverted) ;
; USB_DB[8]  ; J13   ; 5        ; 34           ; 11           ; 0            ; 15                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; usb_slavefifo:u_usb_slavefifo|tx_st.00 (inverted) ;
; USB_DB[9]  ; J14   ; 5        ; 34           ; 10           ; 0            ; 13                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; usb_slavefifo:u_usb_slavefifo|tx_st.00 (inverted) ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                     ;
+----------+-----------------------+-------------------+------------------+---------------------------+
; Location ; Pin Name              ; Reserved As       ; User Signal Name ; Pin Type                  ;
+----------+-----------------------+-------------------+------------------+---------------------------+
; F4       ; nSTATUS               ; -                 ; -                ; Dedicated Programming Pin ;
; H5       ; nCONFIG               ; -                 ; -                ; Dedicated Programming Pin ;
; J3       ; nCE                   ; -                 ; -                ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R7n, DEV_OE    ; Use as regular IO ; USB_FIFOADR[0]   ; Dual Purpose Pin          ;
; H14      ; CONF_DONE             ; -                 ; -                ; Dedicated Programming Pin ;
; H13      ; MSEL0                 ; -                 ; -                ; Dedicated Programming Pin ;
; H12      ; MSEL1                 ; -                 ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL2                 ; -                 ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL3                 ; -                 ; -                ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R4n, INIT_DONE ; Use as regular IO ; USB_SLOE         ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R3p, CLKUSR    ; Use as regular IO ; USB_DB[7]        ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T10n, DATA2    ; Use as regular IO ; IO_DB[4]         ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3    ; Use as regular IO ; IO_DB[5]         ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4     ; Use as regular IO ; IO_DB[7]         ; Dual Purpose Pin          ;
; E7       ; DATA5                 ; Use as regular IO ; IO_DB[13]        ; Dual Purpose Pin          ;
; E6       ; DATA6                 ; Use as regular IO ; IO_DB[14]        ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T6n, DATA7     ; Use as regular IO ; IO_DB[15]        ; Dual Purpose Pin          ;
+----------+-----------------------+-------------------+------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 2 / 17 ( 12 % )   ; 3.3V          ; --           ;
; 2        ; 1 / 19 ( 5 % )    ; 3.3V          ; --           ;
; 3        ; 0 / 26 ( 0 % )    ; 3.3V          ; --           ;
; 4        ; 0 / 27 ( 0 % )    ; 3.3V          ; --           ;
; 5        ; 16 / 25 ( 64 % )  ; 3.3V          ; --           ;
; 6        ; 10 / 14 ( 71 % )  ; 3.3V          ; --           ;
; 7        ; 15 / 26 ( 58 % )  ; 3.3V          ; --           ;
; 8        ; 26 / 26 ( 100 % ) ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                             ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; SCLK[0]        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 200        ; 8        ; SCLK[3]        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 196        ; 8        ; SCLK[1]        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 192        ; 8        ; IO_DB[15]      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 188        ; 8        ; IO_DB[11]      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 183        ; 8        ; IO_DB[6]       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 177        ; 8        ; IO_DB[0]       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 175        ; 7        ; IO_DB[22]      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 168        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A11      ; 161        ; 7        ; IO_DB[28]      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 159        ; 7        ; IO_DB[24]      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A13      ; 153        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A14      ; 155        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A15      ; 167        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; SDA[3]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 197        ; 8        ; SDA[1]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 195        ; 8        ; SDA[0]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 189        ; 8        ; IO_DB[12]      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 184        ; 8        ; IO_DB[7]       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 178        ; 8        ; IO_DB[1]       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 176        ; 7        ; IO_DB[23]      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 169        ; 7        ; IO_DB[18]      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 162        ; 7        ; IO_DB[30]      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ; 160        ; 7        ; IO_DB[29]      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ; 154        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B14      ; 156        ; 7        ; USB_IFCLK      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; USB_DB[0]      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 5          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C2       ; 4          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 202        ; 8        ; IO_DB[16]      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; IO_DB[10]      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; IO_DB[2]       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 172        ; 7        ; IO_DB[19]      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; IO_DB[31]      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C15      ; 147        ; 6        ; USB_DB[1]      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ; 146        ; 6        ; USB_DB[2]      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 8          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D2       ; 7          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D3       ; 203        ; 8        ; IO_DB[17]      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D4       ; 0          ; 1        ; OE             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D5       ; 198        ; 8        ; SCLK[2]        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D6       ; 199        ; 8        ; SDA[2]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; IO_DB[3]       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 173        ; 7        ; IO_DB[20]      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D12      ; 152        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D15      ; 144        ; 6        ; USB_DB[3]      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 143        ; 6        ; USB_DB[4]      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 24         ; 1        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; V_1P8_EN       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E6       ; 191        ; 8        ; IO_DB[14]      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E7       ; 190        ; 8        ; IO_DB[13]      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E8       ; 181        ; 8        ; IO_DB[4]       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E9       ; 174        ; 7        ; IO_DB[21]      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E10      ; 158        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E11      ; 157        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E12      ;            ;          ; GNDA2          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; USB_FLAGC      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 12         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F2       ; 11         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ; 6          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F6       ; 185        ; 8        ; IO_DB[8]       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F7       ; 186        ; 8        ; IO_DB[9]       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F8       ; 182        ; 8        ; IO_DB[5]       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ; 165        ; 7        ; IO_DB[26]      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F10      ; 164        ; 7        ; IO_DB[25]      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F11      ; 166        ; 7        ; IO_DB[27]      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F12      ;            ; --       ; VCCA2          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; USB_DB[5]      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F14      ; 142        ; 6        ; USB_DB[6]      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F15      ; 140        ; 6        ; USB_DB[7]      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F16      ; 139        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G2       ; 13         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G6       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G12      ; 132        ; 6        ; ^MSEL2         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G16      ; 136        ; 6        ; USB_SLOE       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 15         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; --       ; Off          ;
; H2       ; 16         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H3       ; 19         ; 1        ; #TCK           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J2       ; 27         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J3       ; 22         ; 1        ; ^nCE           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO           ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J12      ; 123        ; 5        ; USB_DB[10]     ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J13      ; 124        ; 5        ; USB_DB[8]      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J14      ; 122        ; 5        ; USB_DB[9]      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 121        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J16      ; 120        ; 5        ; USB_FIFOADR[0] ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 33         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K2       ; 32         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K6       ; 30         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K7       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K9       ; 76         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K10      ; 87         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K11      ; 110        ; 5        ; USB_DB[12]     ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K12      ; 105        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; USB_FIFOADR[1] ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 118        ; 5        ; USB_PKEND      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 35         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L2       ; 34         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L3       ; 36         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L7       ; 65         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L8       ; 68         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L9       ; 77         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L10      ; 88         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L11      ; 99         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L12      ; 104        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L13      ; 114        ; 5        ; USB_DB[13]     ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L14      ; 113        ; 5        ; USB_DB[11]     ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 116        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L16      ; 115        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M1       ; 26         ; 2        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; CLK2           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M7       ; 59         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M8       ; 69         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M9       ; 78         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M10      ; 93         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M11      ; 100        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M12      ; 103        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; USB_FLAGB      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M16      ; 125        ; 5        ; CLK1           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N1       ; 38         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N2       ; 37         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N3       ; 45         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N6       ; 56         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N9       ; 79         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N12      ; 101        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N13      ; 102        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N14      ; 106        ; 5        ; USB_DB[14]     ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 112        ; 5        ; USB_DB[15]     ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 111        ; 5        ; USB_SLRD       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 44         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P2       ; 43         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P3       ; 46         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P9       ; 89         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P15      ; 107        ; 5        ; USB_SLWR       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 108        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R1       ; 42         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R4       ; 53         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R5       ; 61         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R6       ; 63         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R7       ; 66         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R8       ; 72         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R9       ; 74         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R10      ; 80         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R11      ; 83         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R12      ; 85         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R13      ; 91         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R14      ; 97         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R15      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; USB_XTALIN     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T3       ; 48         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T4       ; 54         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T5       ; 62         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T6       ; 64         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T7       ; 67         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T8       ; 73         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T9       ; 75         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T10      ; 81         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T11      ; 84         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T12      ; 86         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T13      ; 92         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T14      ; 95         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T15      ; 96         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                               ;
+-------------------------------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; Name                          ; clk_gen:main_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|pll1 ; mipi_clkpll:mipi_clk_gen|altpll:altpll_component|mipi_clkpll_altpll:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; SDC pin name                  ; main_clk_gen|altpll_component|auto_generated|pll1                               ; mipi_clk_gen|altpll_component|auto_generated|pll1                                       ;
; PLL mode                      ; Normal                                                                          ; Normal                                                                                  ;
; Compensate clock              ; clock0                                                                          ; clock0                                                                                  ;
; Compensated input/output pins ; --                                                                              ; --                                                                                      ;
; Switchover type               ; --                                                                              ; --                                                                                      ;
; Input frequency 0             ; 48.0 MHz                                                                        ; 26.0 MHz                                                                                ;
; Input frequency 1             ; --                                                                              ; --                                                                                      ;
; Nominal PFD frequency         ; 48.0 MHz                                                                        ; 26.0 MHz                                                                                ;
; Nominal VCO frequency         ; 576.0 MHz                                                                       ; 624.0 MHz                                                                               ;
; VCO post scale K counter      ; 2                                                                               ; 2                                                                                       ;
; VCO frequency control         ; Auto                                                                            ; Auto                                                                                    ;
; VCO phase shift step          ; 217 ps                                                                          ; 200 ps                                                                                  ;
; VCO multiply                  ; --                                                                              ; --                                                                                      ;
; VCO divide                    ; --                                                                              ; --                                                                                      ;
; Freq min lock                 ; 25.0 MHz                                                                        ; 12.5 MHz                                                                                ;
; Freq max lock                 ; 54.18 MHz                                                                       ; 27.09 MHz                                                                               ;
; M VCO Tap                     ; 0                                                                               ; 0                                                                                       ;
; M Initial                     ; 1                                                                               ; 1                                                                                       ;
; M value                       ; 12                                                                              ; 24                                                                                      ;
; N value                       ; 1                                                                               ; 1                                                                                       ;
; Charge pump current           ; setting 1                                                                       ; setting 1                                                                               ;
; Loop filter resistance        ; setting 27                                                                      ; setting 24                                                                              ;
; Loop filter capacitance       ; setting 0                                                                       ; setting 0                                                                               ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                              ; 450 kHz to 980 kHz                                                                      ;
; Bandwidth type                ; Medium                                                                          ; Medium                                                                                  ;
; Real time reconfigurable      ; Off                                                                             ; Off                                                                                     ;
; Scan chain MIF file           ; --                                                                              ; --                                                                                      ;
; Preserve PLL counter order    ; Off                                                                             ; Off                                                                                     ;
; PLL location                  ; PLL_2                                                                           ; PLL_1                                                                                   ;
; Inclk0 signal                 ; CLK1                                                                            ; CLK2                                                                                    ;
; Inclk1 signal                 ; --                                                                              ; --                                                                                      ;
; Inclk0 signal type            ; Dedicated Pin                                                                   ; Dedicated Pin                                                                           ;
; Inclk1 signal type            ; --                                                                              ; --                                                                                      ;
+-------------------------------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+
; Name                                                                                                ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                             ;
+-----------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+
; clk_gen:main_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0]         ; clock0       ; 1    ; 1   ; 48.0 MHz         ; 0 (0 ps)    ; 3.75 (217 ps)    ; 50/50      ; C0      ; 12            ; 6/6 Even   ; --            ; 1       ; 0       ; main_clk_gen|altpll_component|auto_generated|pll1|clk[0] ;
; clk_gen:main_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[1]         ; clock1       ; 1    ; 2   ; 24.0 MHz         ; 0 (0 ps)    ; 1.88 (217 ps)    ; 50/50      ; C1      ; 24            ; 12/12 Even ; --            ; 1       ; 0       ; main_clk_gen|altpll_component|auto_generated|pll1|clk[1] ;
; mipi_clkpll:mipi_clk_gen|altpll:altpll_component|mipi_clkpll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 2    ; 1   ; 52.0 MHz         ; 0 (0 ps)    ; 3.75 (200 ps)    ; 50/50      ; C0      ; 12            ; 6/6 Even   ; --            ; 1       ; 0       ; mipi_clk_gen|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                       ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                     ; Library Name ;
+--------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                             ; 1320 (79)   ; 721 (66)                  ; 0 (0)         ; 8448        ; 2    ; 0            ; 0       ; 0         ; 70   ; 0            ; 599 (13)     ; 192 (64)          ; 529 (5)          ; |top                                                                                                                                    ; work         ;
;    |buffered_ram:tx_buffer|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|buffered_ram:tx_buffer                                                                                                             ; work         ;
;       |altsyncram:buffered_ram_altsyncram|       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|buffered_ram:tx_buffer|altsyncram:buffered_ram_altsyncram                                                                          ; work         ;
;          |altsyncram_jur1:auto_generated|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|buffered_ram:tx_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_jur1:auto_generated                                           ; work         ;
;    |clk_gen:main_clk_gen|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|clk_gen:main_clk_gen                                                                                                               ; work         ;
;       |altpll:altpll_component|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|clk_gen:main_clk_gen|altpll:altpll_component                                                                                       ; work         ;
;          |clk_gen_altpll:auto_generated|         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|clk_gen:main_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated                                                         ; work         ;
;    |mipi_clkpll:mipi_clk_gen|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|mipi_clkpll:mipi_clk_gen                                                                                                           ; work         ;
;       |altpll:altpll_component|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|mipi_clkpll:mipi_clk_gen|altpll:altpll_component                                                                                   ; work         ;
;          |mipi_clkpll_altpll:auto_generated|     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|mipi_clkpll:mipi_clk_gen|altpll:altpll_component|mipi_clkpll_altpll:auto_generated                                                 ; work         ;
;    |pkt_decode:u_cmd_decode|                     ; 1203 (813)  ; 632 (555)                 ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 571 (272)    ; 128 (124)         ; 504 (403)        ; |top|pkt_decode:u_cmd_decode                                                                                                            ; work         ;
;       |atoi:atoi_u|                              ; 22 (22)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 8 (8)            ; |top|pkt_decode:u_cmd_decode|atoi:atoi_u                                                                                                ; work         ;
;       |itoa:itoa_u|                              ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; |top|pkt_decode:u_cmd_decode|itoa:itoa_u                                                                                                ; work         ;
;       |mipi:mipi_u|                              ; 366 (363)   ; 77 (76)                   ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 269 (267)    ; 4 (4)             ; 93 (92)          ; |top|pkt_decode:u_cmd_decode|mipi:mipi_u                                                                                                ; work         ;
;          |buffered_ram_tdp:mipi_buffer|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer                                                                   ; work         ;
;             |altsyncram:buffered_ram_altsyncram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram                                ; work         ;
;                |altsyncram_23u1:auto_generated|  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated ; work         ;
;          |parity:parity_u|                       ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |top|pkt_decode:u_cmd_decode|mipi:mipi_u|parity:parity_u                                                                                ; work         ;
;    |usb_slavefifo:u_usb_slavefifo|               ; 38 (38)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 23 (23)          ; |top|usb_slavefifo:u_usb_slavefifo                                                                                                      ; work         ;
+--------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                            ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; OE             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; V_1P8_EN       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USB_XTALIN     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USB_IFCLK      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USB_SLOE       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USB_SLWR       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USB_SLRD       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USB_PKEND      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USB_FIFOADR[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USB_FIFOADR[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SCLK[0]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SCLK[1]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SCLK[2]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SCLK[3]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDA[0]         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDA[1]         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDA[2]         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDA[3]         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; IO_DB[0]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; IO_DB[1]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; IO_DB[2]       ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; IO_DB[3]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; IO_DB[4]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; IO_DB[5]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; IO_DB[6]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; IO_DB[7]       ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; IO_DB[8]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; IO_DB[9]       ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; IO_DB[10]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; IO_DB[11]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; IO_DB[12]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; IO_DB[13]      ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; IO_DB[14]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; IO_DB[15]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; IO_DB[16]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; IO_DB[17]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; IO_DB[18]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; IO_DB[19]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; IO_DB[20]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; IO_DB[21]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; IO_DB[22]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; IO_DB[23]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; IO_DB[24]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; IO_DB[25]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; IO_DB[26]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; IO_DB[27]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; IO_DB[28]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; IO_DB[29]      ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; IO_DB[30]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; IO_DB[31]      ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; USB_DB[0]      ; Bidir    ; (6) 1314 ps   ; (6) 1314 ps   ; --                    ; --  ; --   ;
; USB_DB[1]      ; Bidir    ; (6) 1314 ps   ; (6) 1314 ps   ; --                    ; --  ; --   ;
; USB_DB[2]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; USB_DB[3]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; USB_DB[4]      ; Bidir    ; (6) 1314 ps   ; (6) 1314 ps   ; --                    ; --  ; --   ;
; USB_DB[5]      ; Bidir    ; (6) 1314 ps   ; (6) 1314 ps   ; --                    ; --  ; --   ;
; USB_DB[6]      ; Bidir    ; (6) 1314 ps   ; (6) 1314 ps   ; --                    ; --  ; --   ;
; USB_DB[7]      ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; USB_DB[8]      ; Bidir    ; (6) 1314 ps   ; (5) 1119 ps   ; --                    ; --  ; --   ;
; USB_DB[9]      ; Bidir    ; (5) 1119 ps   ; (5) 1119 ps   ; --                    ; --  ; --   ;
; USB_DB[10]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; USB_DB[11]     ; Bidir    ; (6) 1314 ps   ; (5) 1119 ps   ; --                    ; --  ; --   ;
; USB_DB[12]     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; USB_DB[13]     ; Bidir    ; (6) 1314 ps   ; (6) 1314 ps   ; --                    ; --  ; --   ;
; USB_DB[14]     ; Bidir    ; (6) 1314 ps   ; (5) 1119 ps   ; --                    ; --  ; --   ;
; USB_DB[15]     ; Bidir    ; (5) 1119 ps   ; (6) 1314 ps   ; --                    ; --  ; --   ;
; USB_FLAGB      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; USB_FLAGC      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; CLK1           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; CLK2           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                               ;
+----------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                            ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------+-------------------+---------+
; SCLK[0]                                                        ;                   ;         ;
; SCLK[1]                                                        ;                   ;         ;
; SCLK[2]                                                        ;                   ;         ;
; SCLK[3]                                                        ;                   ;         ;
; SDA[0]                                                         ;                   ;         ;
; SDA[1]                                                         ;                   ;         ;
; SDA[2]                                                         ;                   ;         ;
; SDA[3]                                                         ;                   ;         ;
; IO_DB[0]                                                       ;                   ;         ;
;      - pkt_decode:u_cmd_decode|o_io_db~0                       ; 0                 ; 6       ;
; IO_DB[1]                                                       ;                   ;         ;
;      - pkt_decode:u_cmd_decode|o_io_db~3                       ; 0                 ; 6       ;
; IO_DB[2]                                                       ;                   ;         ;
;      - pkt_decode:u_cmd_decode|o_io_db~5                       ; 1                 ; 6       ;
; IO_DB[3]                                                       ;                   ;         ;
;      - pkt_decode:u_cmd_decode|o_io_db~7                       ; 0                 ; 6       ;
; IO_DB[4]                                                       ;                   ;         ;
;      - pkt_decode:u_cmd_decode|o_io_db~9                       ; 0                 ; 6       ;
; IO_DB[5]                                                       ;                   ;         ;
;      - pkt_decode:u_cmd_decode|o_io_db~11                      ; 0                 ; 6       ;
; IO_DB[6]                                                       ;                   ;         ;
;      - pkt_decode:u_cmd_decode|o_io_db~13                      ; 0                 ; 6       ;
; IO_DB[7]                                                       ;                   ;         ;
;      - pkt_decode:u_cmd_decode|o_io_db~15                      ; 1                 ; 6       ;
; IO_DB[8]                                                       ;                   ;         ;
;      - pkt_decode:u_cmd_decode|o_io_db~17                      ; 0                 ; 6       ;
; IO_DB[9]                                                       ;                   ;         ;
;      - pkt_decode:u_cmd_decode|o_io_db~19                      ; 1                 ; 6       ;
; IO_DB[10]                                                      ;                   ;         ;
;      - pkt_decode:u_cmd_decode|o_io_db~21                      ; 0                 ; 6       ;
; IO_DB[11]                                                      ;                   ;         ;
;      - pkt_decode:u_cmd_decode|o_io_db~23                      ; 0                 ; 6       ;
; IO_DB[12]                                                      ;                   ;         ;
;      - pkt_decode:u_cmd_decode|o_io_db~25                      ; 0                 ; 6       ;
; IO_DB[13]                                                      ;                   ;         ;
;      - pkt_decode:u_cmd_decode|o_io_db~27                      ; 1                 ; 6       ;
; IO_DB[14]                                                      ;                   ;         ;
;      - pkt_decode:u_cmd_decode|o_io_db~29                      ; 0                 ; 6       ;
; IO_DB[15]                                                      ;                   ;         ;
;      - pkt_decode:u_cmd_decode|o_io_db~31                      ; 0                 ; 6       ;
; IO_DB[16]                                                      ;                   ;         ;
;      - pkt_decode:u_cmd_decode|o_io_db~33                      ; 0                 ; 6       ;
; IO_DB[17]                                                      ;                   ;         ;
;      - pkt_decode:u_cmd_decode|o_io_db~35                      ; 0                 ; 6       ;
; IO_DB[18]                                                      ;                   ;         ;
;      - pkt_decode:u_cmd_decode|o_io_db~37                      ; 0                 ; 6       ;
; IO_DB[19]                                                      ;                   ;         ;
;      - pkt_decode:u_cmd_decode|o_io_db~39                      ; 0                 ; 6       ;
; IO_DB[20]                                                      ;                   ;         ;
;      - pkt_decode:u_cmd_decode|o_io_db~41                      ; 0                 ; 6       ;
; IO_DB[21]                                                      ;                   ;         ;
;      - pkt_decode:u_cmd_decode|o_io_db~43                      ; 0                 ; 6       ;
; IO_DB[22]                                                      ;                   ;         ;
;      - pkt_decode:u_cmd_decode|o_io_db~45                      ; 0                 ; 6       ;
; IO_DB[23]                                                      ;                   ;         ;
;      - pkt_decode:u_cmd_decode|o_io_db~47                      ; 0                 ; 6       ;
; IO_DB[24]                                                      ;                   ;         ;
;      - pkt_decode:u_cmd_decode|o_io_db~49                      ; 0                 ; 6       ;
; IO_DB[25]                                                      ;                   ;         ;
;      - pkt_decode:u_cmd_decode|o_io_db~51                      ; 0                 ; 6       ;
; IO_DB[26]                                                      ;                   ;         ;
;      - pkt_decode:u_cmd_decode|o_io_db~53                      ; 0                 ; 6       ;
; IO_DB[27]                                                      ;                   ;         ;
;      - pkt_decode:u_cmd_decode|o_io_db~55                      ; 0                 ; 6       ;
; IO_DB[28]                                                      ;                   ;         ;
;      - pkt_decode:u_cmd_decode|o_io_db~57                      ; 0                 ; 6       ;
; IO_DB[29]                                                      ;                   ;         ;
;      - pkt_decode:u_cmd_decode|o_io_db~59                      ; 1                 ; 6       ;
; IO_DB[30]                                                      ;                   ;         ;
;      - pkt_decode:u_cmd_decode|o_io_db~61                      ; 0                 ; 6       ;
; IO_DB[31]                                                      ;                   ;         ;
;      - pkt_decode:u_cmd_decode|o_io_db~63                      ; 1                 ; 6       ;
; USB_DB[0]                                                      ;                   ;         ;
;      - pkt_decode:u_cmd_decode|always0~0                       ; 1                 ; 6       ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|always1~0           ; 1                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector42~0                    ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector41~0                    ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|Add1~0              ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector39~0                    ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector1~1                     ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector38~0                    ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector22~0                    ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|Add1~1              ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|Add1~2              ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|Add1~3              ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector147~0                   ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector146~0                   ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector145~0                   ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector144~0                   ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector167~0                   ; 0                 ; 6       ;
; USB_DB[1]                                                      ;                   ;         ;
;      - pkt_decode:u_cmd_decode|always0~0                       ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|always1~0           ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|always1~1           ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector41~0                    ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|Add1~0              ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector39~0                    ; 1                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector1~1                     ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector37~0                    ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector21~0                    ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|Add1~1              ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|Add1~4              ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector146~0                   ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector145~0                   ; 1                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector144~0                   ; 1                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector166~0                   ; 0                 ; 6       ;
; USB_DB[2]                                                      ;                   ;         ;
;      - pkt_decode:u_cmd_decode|always0~0                       ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|always1~0           ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|always1~1           ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|Add1~0              ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector39~0                    ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector1~5                     ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector36~0                    ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector20~0                    ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|Add1~3              ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector2~0                     ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector145~1                   ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector144~0                   ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector165~0                   ; 0                 ; 6       ;
; USB_DB[3]                                                      ;                   ;         ;
;      - pkt_decode:u_cmd_decode|always0~1                       ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector1~0                     ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|always1~1           ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector39~1                    ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector1~4                     ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector35~0                    ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector19~0                    ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|Add1~4              ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector144~1                   ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector164~0                   ; 0                 ; 6       ;
; USB_DB[4]                                                      ;                   ;         ;
;      - pkt_decode:u_cmd_decode|always0~1                       ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|always1~0           ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|char_offset[1][0]~1 ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector1~5                     ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector34~0                    ; 1                 ; 6       ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|always1~2           ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector18~0                    ; 1                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector2~1                     ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector163~0                   ; 1                 ; 6       ;
; USB_DB[5]                                                      ;                   ;         ;
;      - pkt_decode:u_cmd_decode|always0~0                       ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|always1~1           ; 1                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector1~5                     ; 1                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector33~0                    ; 1                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector17~0                    ; 1                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector2~0                     ; 1                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector162~0                   ; 1                 ; 6       ;
; USB_DB[6]                                                      ;                   ;         ;
;      - pkt_decode:u_cmd_decode|always0~1                       ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector1~0                     ; 1                 ; 6       ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|char_offset[1][0]~1 ; 1                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector1~4                     ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector32~0                    ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|always1~2           ; 1                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector16~0                    ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector161~0                   ; 0                 ; 6       ;
; USB_DB[7]                                                      ;                   ;         ;
;      - pkt_decode:u_cmd_decode|always0~1                       ; 1                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector1~0                     ; 1                 ; 6       ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|char_offset[1][0]~1 ; 1                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector1~4                     ; 1                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector31~0                    ; 1                 ; 6       ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|always1~2           ; 1                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector15~0                    ; 1                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector160~0                   ; 1                 ; 6       ;
; USB_DB[8]                                                      ;                   ;         ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|always0~0           ; 1                 ; 5       ;
;      - pkt_decode:u_cmd_decode|Selector151~0                   ; 1                 ; 5       ;
;      - pkt_decode:u_cmd_decode|Selector46~0                    ; 1                 ; 5       ;
;      - pkt_decode:u_cmd_decode|Selector45~0                    ; 1                 ; 5       ;
;      - pkt_decode:u_cmd_decode|Selector44~0                    ; 1                 ; 5       ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|Add0~0              ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector150~0                   ; 1                 ; 5       ;
;      - pkt_decode:u_cmd_decode|Selector1~3                     ; 1                 ; 5       ;
;      - pkt_decode:u_cmd_decode|Selector30~0                    ; 1                 ; 5       ;
;      - pkt_decode:u_cmd_decode|Selector14~0                    ; 1                 ; 5       ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|Add0~2              ; 1                 ; 5       ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|Add0~3              ; 1                 ; 5       ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|Add0~5              ; 1                 ; 5       ;
;      - pkt_decode:u_cmd_decode|Selector2~1                     ; 1                 ; 5       ;
;      - pkt_decode:u_cmd_decode|Selector159~0                   ; 1                 ; 5       ;
; USB_DB[9]                                                      ;                   ;         ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|always0~0           ; 1                 ; 5       ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|always0~2           ; 0                 ; 5       ;
;      - pkt_decode:u_cmd_decode|Selector45~0                    ; 0                 ; 5       ;
;      - pkt_decode:u_cmd_decode|Selector44~0                    ; 0                 ; 5       ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|Add0~0              ; 1                 ; 5       ;
;      - pkt_decode:u_cmd_decode|Selector150~0                   ; 0                 ; 5       ;
;      - pkt_decode:u_cmd_decode|Selector1~3                     ; 0                 ; 5       ;
;      - pkt_decode:u_cmd_decode|Selector29~0                    ; 0                 ; 5       ;
;      - pkt_decode:u_cmd_decode|Selector13~0                    ; 0                 ; 5       ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|Add0~3              ; 0                 ; 5       ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|Add0~4              ; 0                 ; 5       ;
;      - pkt_decode:u_cmd_decode|Selector2~0                     ; 0                 ; 5       ;
;      - pkt_decode:u_cmd_decode|Selector158~0                   ; 0                 ; 5       ;
; USB_DB[10]                                                     ;                   ;         ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|always0~0           ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|always0~2           ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector44~1                    ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|Add0~0              ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector1~5                     ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector28~0                    ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector12~0                    ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|Add0~5              ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector2~1                     ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector157~0                   ; 0                 ; 6       ;
; USB_DB[11]                                                     ;                   ;         ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|always0~1           ; 1                 ; 5       ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|always0~2           ; 1                 ; 5       ;
;      - pkt_decode:u_cmd_decode|Selector43~0                    ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector1~2                     ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector27~0                    ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector11~0                    ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|Add0~6              ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector148~0                   ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector156~0                   ; 0                 ; 6       ;
; USB_DB[12]                                                     ;                   ;         ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|always0~1           ; 1                 ; 6       ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|always0~3           ; 1                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector1~4                     ; 1                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector26~0                    ; 1                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector10~0                    ; 1                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector155~0                   ; 1                 ; 6       ;
; USB_DB[13]                                                     ;                   ;         ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|always0~3           ; 1                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector1~2                     ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector25~0                    ; 1                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector9~0                     ; 1                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector154~0                   ; 1                 ; 6       ;
; USB_DB[14]                                                     ;                   ;         ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|always0~1           ; 1                 ; 5       ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|always0~3           ; 1                 ; 5       ;
;      - pkt_decode:u_cmd_decode|Selector1~2                     ; 0                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector24~0                    ; 1                 ; 5       ;
;      - pkt_decode:u_cmd_decode|Selector8~0                     ; 1                 ; 5       ;
;      - pkt_decode:u_cmd_decode|Selector153~0                   ; 1                 ; 5       ;
; USB_DB[15]                                                     ;                   ;         ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|always0~0           ; 0                 ; 5       ;
;      - pkt_decode:u_cmd_decode|atoi:atoi_u|always0~2           ; 0                 ; 5       ;
;      - pkt_decode:u_cmd_decode|Selector1~2                     ; 1                 ; 6       ;
;      - pkt_decode:u_cmd_decode|Selector23~0                    ; 0                 ; 5       ;
;      - pkt_decode:u_cmd_decode|Selector7~0                     ; 0                 ; 5       ;
;      - pkt_decode:u_cmd_decode|Selector152~0                   ; 0                 ; 5       ;
; USB_FLAGB                                                      ;                   ;         ;
; USB_FLAGC                                                      ;                   ;         ;
; CLK1                                                           ;                   ;         ;
; CLK2                                                           ;                   ;         ;
+----------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLK1                                                                                                ; PIN_M16            ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; CLK2                                                                                                ; PIN_M2             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Equal1~2                                                                                            ; LCCOMB_X28_Y17_N16 ; 96      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; clk_gen:main_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0]         ; PLL_2              ; 635     ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; mipi_clkpll:mipi_clk_gen|altpll:altpll_component|mipi_clkpll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1              ; 89      ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; p1_o_io_dir[0]                                                                                      ; FF_X19_Y23_N23     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; p1_o_io_dir[10]                                                                                     ; FF_X16_Y21_N11     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; p1_o_io_dir[11]                                                                                     ; FF_X16_Y21_N7      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; p1_o_io_dir[12]                                                                                     ; FF_X16_Y21_N27     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; p1_o_io_dir[13]                                                                                     ; FF_X16_Y21_N15     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; p1_o_io_dir[14]                                                                                     ; FF_X17_Y20_N27     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; p1_o_io_dir[15]                                                                                     ; FF_X17_Y20_N15     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; p1_o_io_dir[16]                                                                                     ; FF_X17_Y20_N19     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; p1_o_io_dir[17]                                                                                     ; FF_X17_Y20_N7      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; p1_o_io_dir[18]                                                                                     ; FF_X22_Y21_N9      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; p1_o_io_dir[19]                                                                                     ; FF_X18_Y20_N3      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; p1_o_io_dir[1]                                                                                      ; FF_X19_Y23_N3      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; p1_o_io_dir[20]                                                                                     ; FF_X22_Y21_N15     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; p1_o_io_dir[21]                                                                                     ; FF_X22_Y21_N19     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; p1_o_io_dir[22]                                                                                     ; FF_X24_Y21_N29     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; p1_o_io_dir[23]                                                                                     ; FF_X24_Y21_N23     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; p1_o_io_dir[24]                                                                                     ; FF_X26_Y21_N17     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; p1_o_io_dir[25]                                                                                     ; FF_X24_Y21_N11     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; p1_o_io_dir[26]                                                                                     ; FF_X24_Y21_N7      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; p1_o_io_dir[27]                                                                                     ; FF_X26_Y21_N3      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; p1_o_io_dir[28]                                                                                     ; FF_X26_Y21_N7      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; p1_o_io_dir[29]                                                                                     ; FF_X26_Y21_N27     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; p1_o_io_dir[2]                                                                                      ; FF_X19_Y20_N13     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; p1_o_io_dir[30]                                                                                     ; FF_X26_Y21_N15     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; p1_o_io_dir[31]                                                                                     ; FF_X22_Y21_N13     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; p1_o_io_dir[3]                                                                                      ; FF_X19_Y23_N13     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; p1_o_io_dir[4]                                                                                      ; FF_X18_Y20_N1      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; p1_o_io_dir[5]                                                                                      ; FF_X19_Y23_N7      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; p1_o_io_dir[6]                                                                                      ; FF_X16_Y20_N3      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; p1_o_io_dir[7]                                                                                      ; FF_X16_Y20_N23     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; p1_o_io_dir[8]                                                                                      ; FF_X16_Y20_N27     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; p1_o_io_dir[9]                                                                                      ; FF_X16_Y20_N31     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; pkt_decode:u_cmd_decode|Equal22~5                                                                   ; LCCOMB_X25_Y13_N24 ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pkt_decode:u_cmd_decode|always3~4                                                                   ; LCCOMB_X26_Y14_N20 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pkt_decode:u_cmd_decode|always3~5                                                                   ; LCCOMB_X28_Y16_N0  ; 82      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pkt_decode:u_cmd_decode|m_mipi_div[0]~2                                                             ; LCCOMB_X29_Y16_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|Equal1~2                                                        ; LCCOMB_X17_Y14_N2  ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_cnt[1]~7                                                    ; LCCOMB_X17_Y14_N0  ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|comb~0                                                          ; LCCOMB_X19_Y14_N0  ; 5       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_raddr[3]~3                                             ; LCCOMB_X18_Y17_N4  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_upaddr[2]~8                                            ; LCCOMB_X18_Y18_N10 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_buf_wr~0                                                   ; LCCOMB_X16_Y17_N28 ; 6       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_cmd[7]~0                                                   ; LCCOMB_X14_Y15_N10 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|num[0]~14                                                       ; LCCOMB_X17_Y16_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_cnt[2]~7                                                     ; LCCOMB_X17_Y16_N22 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_data[6]~7                                                    ; LCCOMB_X17_Y16_N16 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|st.100                                                          ; FF_X18_Y18_N19     ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|st_turns[0]~9                                                   ; LCCOMB_X18_Y17_N2  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pkt_decode:u_cmd_decode|mipi_cus_mode~0                                                             ; LCCOMB_X21_Y17_N14 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pkt_decode:u_cmd_decode|mipi_cus_nbit[0]~1                                                          ; LCCOMB_X21_Y14_N12 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pkt_decode:u_cmd_decode|mipi_div_set                                                                ; FF_X25_Y14_N23     ; 18      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; pkt_decode:u_cmd_decode|o_io_db[0]~2                                                                ; LCCOMB_X25_Y20_N8  ; 72      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pkt_decode:u_cmd_decode|proc_io_mask[31]~0                                                          ; LCCOMB_X23_Y15_N28 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pkt_decode:u_cmd_decode|proc_io_start                                                               ; FF_X25_Y13_N17     ; 67      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pkt_decode:u_cmd_decode|proc_mipi_cmd[7]~1                                                          ; LCCOMB_X21_Y14_N24 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pkt_decode:u_cmd_decode|proc_mipi_set~1                                                             ; LCCOMB_X28_Y14_N12 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pkt_decode:u_cmd_decode|rx_ch_addr[7]~3                                                             ; LCCOMB_X29_Y16_N26 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pkt_decode:u_cmd_decode|rx_ch_addr[7]~4                                                             ; LCCOMB_X29_Y16_N20 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pkt_decode:u_cmd_decode|rx_msg_data[75]~3                                                           ; LCCOMB_X25_Y17_N0  ; 104     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pkt_decode:u_cmd_decode|rx_msg_mode[14]~0                                                           ; LCCOMB_X31_Y16_N16 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pkt_decode:u_cmd_decode|rx_msg_type[10]~0                                                           ; LCCOMB_X31_Y15_N10 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pkt_decode:u_cmd_decode|rx_st.100                                                                   ; FF_X31_Y15_N5      ; 27      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; pkt_decode:u_cmd_decode|rx_st.101                                                                   ; FF_X31_Y15_N1      ; 119     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pkt_decode:u_cmd_decode|tx_buf_addr~10                                                              ; LCCOMB_X26_Y13_N30 ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pkt_decode:u_cmd_decode|tx_msg_addr[4]~2                                                            ; LCCOMB_X23_Y13_N12 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pkt_decode:u_cmd_decode|tx_msg_addr[6]~1                                                            ; LCCOMB_X23_Y13_N18 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pkt_decode:u_cmd_decode|tx_msg_data[92]~80                                                          ; LCCOMB_X22_Y18_N6  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; pkt_decode:u_cmd_decode|tx_msg_data[92]~81                                                          ; LCCOMB_X25_Y12_N22 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pkt_decode:u_cmd_decode|tx_msg_pf[9]~2                                                              ; LCCOMB_X25_Y13_N10 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pkt_decode:u_cmd_decode|tx_st.000                                                                   ; FF_X25_Y12_N13     ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pkt_decode:u_cmd_decode|tx_st.100                                                                   ; FF_X25_Y12_N19     ; 36      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pkt_decode:u_cmd_decode|tx_st.101                                                                   ; FF_X23_Y13_N23     ; 115     ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; pkt_decode:u_cmd_decode|tx_st.111                                                                   ; FF_X23_Y13_N29     ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pkt_decode:u_cmd_decode|tx_vd                                                                       ; FF_X26_Y13_N25     ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; usb_slavefifo:u_usb_slavefifo|tx_cache_addr[0]~10                                                   ; LCCOMB_X32_Y13_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; usb_slavefifo:u_usb_slavefifo|tx_delay_cnt[5]~10                                                    ; LCCOMB_X32_Y12_N28 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; usb_slavefifo:u_usb_slavefifo|tx_delay_cnt[5]~11                                                    ; LCCOMB_X32_Y13_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; usb_slavefifo:u_usb_slavefifo|tx_st.00                                                              ; FF_X32_Y13_N27     ; 27      ; Output enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk_gen:main_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0]         ; PLL_2    ; 635     ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; clk_gen:main_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[1]         ; PLL_2    ; 1       ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; mipi_clkpll:mipi_clk_gen|altpll:altpll_component|mipi_clkpll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1    ; 89      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
+-----------------------------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------+----------------+----------------------+------------------------+------------------------+---------------+
; Name                                                                                                                                          ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                 ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; Fits in MLABs ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------+----------------+----------------------+------------------------+------------------------+---------------+
; buffered_ram:tx_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_jur1:auto_generated|ALTSYNCRAM                                           ; M9K  ; Simple Dual Port ; Single Clock ; 512          ; 16           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 8192 ; 512                         ; 16                          ; 512                         ; 16                          ; 8192                ; 1    ; ./tx_buf_512x16.mif ; M9K_X27_Y13_N0 ; Old data             ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|ALTSYNCRAM ; M9K  ; True Dual Port   ; Dual Clocks  ; 32           ; 8            ; 32           ; 8            ; yes                    ; yes                     ; yes                    ; yes                     ; 256  ; 32                          ; 8                           ; 32                          ; 8                           ; 256                 ; 1    ; None                ; M9K_X15_Y14_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------+----------------+----------------------+------------------------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |top|buffered_ram:tx_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_jur1:auto_generated|ALTSYNCRAM                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0101010001010011) (52123) (21587) (5453)    ;(0011000000110000) (30060) (12336) (3030)   ;(0011010100110000) (32460) (13616) (3530)   ;(0011000100110000) (30460) (12592) (3130)   ;(0101000000100000) (50040) (20512) (5020)   ;(0111011101101111) (73557) (30575) (776F)   ;(0111001001100101) (71145) (29285) (7265)   ;(0101011000100000) (53040) (22048) (5620)   ;
;8;(0110110001100001) (66141) (27745) (6C61)    ;(0110010101110101) (62565) (25973) (6575)   ;(0100011000100000) (43040) (17952) (4620)   ;(0100011101010000) (43520) (18256) (4750)   ;(0010000001000001) (20101) (8257) (2041)   ;(0100111101001001) (47511) (20297) (4F49)   ;(0100001000100000) (41040) (16928) (4220)   ;(0110000101101111) (60557) (24943) (616F)   ;
;16;(0110010001110010) (62162) (25714) (6472)    ;(0100100100100000) (44440) (18720) (4920)   ;(0011000001000100) (30104) (12356) (3044)   ;(0010000000110001) (20061) (8241) (2031)   ;(0000101000001101) (5015) (2573) (A0D)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;24;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;32;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;40;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;48;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;56;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;64;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;72;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;80;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;88;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;96;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;104;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;112;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;120;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;128;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;136;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;144;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;152;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;160;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;168;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;176;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;184;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;192;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;200;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;208;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;216;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;224;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;232;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;240;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;248;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;256;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;264;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;272;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;280;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;288;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;296;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;304;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;312;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;320;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;328;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;336;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;344;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;352;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;360;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;368;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;376;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;384;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;392;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;400;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;408;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;416;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;424;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;432;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;440;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;448;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;456;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;464;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;472;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;480;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;488;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;496;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;504;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 1,732 / 32,401 ( 5 % ) ;
; C16 interconnects     ; 46 / 1,326 ( 3 % )     ;
; C4 interconnects      ; 1,089 / 21,816 ( 5 % ) ;
; Direct links          ; 227 / 32,401 ( < 1 % ) ;
; Global clocks         ; 3 / 10 ( 30 % )        ;
; Local interconnects   ; 727 / 10,320 ( 7 % )   ;
; R24 interconnects     ; 56 / 1,289 ( 4 % )     ;
; R4 interconnects      ; 1,300 / 28,186 ( 5 % ) ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.45) ; Number of LABs  (Total = 106) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 9                             ;
; 2                                           ; 6                             ;
; 3                                           ; 2                             ;
; 4                                           ; 1                             ;
; 5                                           ; 1                             ;
; 6                                           ; 0                             ;
; 7                                           ; 0                             ;
; 8                                           ; 1                             ;
; 9                                           ; 2                             ;
; 10                                          ; 3                             ;
; 11                                          ; 2                             ;
; 12                                          ; 2                             ;
; 13                                          ; 5                             ;
; 14                                          ; 10                            ;
; 15                                          ; 15                            ;
; 16                                          ; 47                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.84) ; Number of LABs  (Total = 106) ;
+------------------------------------+-------------------------------+
; 1 Clock                            ; 93                            ;
; 1 Clock enable                     ; 40                            ;
; 1 Sync. clear                      ; 7                             ;
; 1 Sync. load                       ; 16                            ;
; 2 Clock enables                    ; 36                            ;
; 2 Clocks                           ; 3                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.90) ; Number of LABs  (Total = 106) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 7                             ;
; 2                                            ; 4                             ;
; 3                                            ; 0                             ;
; 4                                            ; 4                             ;
; 5                                            ; 1                             ;
; 6                                            ; 2                             ;
; 7                                            ; 0                             ;
; 8                                            ; 0                             ;
; 9                                            ; 0                             ;
; 10                                           ; 2                             ;
; 11                                           ; 0                             ;
; 12                                           ; 0                             ;
; 13                                           ; 1                             ;
; 14                                           ; 3                             ;
; 15                                           ; 3                             ;
; 16                                           ; 3                             ;
; 17                                           ; 4                             ;
; 18                                           ; 5                             ;
; 19                                           ; 3                             ;
; 20                                           ; 9                             ;
; 21                                           ; 5                             ;
; 22                                           ; 8                             ;
; 23                                           ; 4                             ;
; 24                                           ; 9                             ;
; 25                                           ; 6                             ;
; 26                                           ; 4                             ;
; 27                                           ; 3                             ;
; 28                                           ; 2                             ;
; 29                                           ; 8                             ;
; 30                                           ; 6                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.70) ; Number of LABs  (Total = 106) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 17                            ;
; 2                                               ; 10                            ;
; 3                                               ; 7                             ;
; 4                                               ; 3                             ;
; 5                                               ; 2                             ;
; 6                                               ; 1                             ;
; 7                                               ; 9                             ;
; 8                                               ; 11                            ;
; 9                                               ; 14                            ;
; 10                                              ; 5                             ;
; 11                                              ; 4                             ;
; 12                                              ; 4                             ;
; 13                                              ; 4                             ;
; 14                                              ; 3                             ;
; 15                                              ; 2                             ;
; 16                                              ; 1                             ;
; 17                                              ; 3                             ;
; 18                                              ; 2                             ;
; 19                                              ; 2                             ;
; 20                                              ; 0                             ;
; 21                                              ; 1                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 13.31) ; Number of LABs  (Total = 106) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 5                             ;
; 3                                            ; 3                             ;
; 4                                            ; 9                             ;
; 5                                            ; 3                             ;
; 6                                            ; 3                             ;
; 7                                            ; 0                             ;
; 8                                            ; 2                             ;
; 9                                            ; 1                             ;
; 10                                           ; 4                             ;
; 11                                           ; 10                            ;
; 12                                           ; 9                             ;
; 13                                           ; 3                             ;
; 14                                           ; 12                            ;
; 15                                           ; 4                             ;
; 16                                           ; 5                             ;
; 17                                           ; 4                             ;
; 18                                           ; 3                             ;
; 19                                           ; 6                             ;
; 20                                           ; 3                             ;
; 21                                           ; 3                             ;
; 22                                           ; 4                             ;
; 23                                           ; 4                             ;
; 24                                           ; 1                             ;
; 25                                           ; 3                             ;
; 26                                           ; 1                             ;
; 27                                           ; 0                             ;
; 28                                           ; 0                             ;
; 29                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 11    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 19    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 62           ; 0            ; 62           ; 0            ; 0            ; 70        ; 62           ; 0            ; 70        ; 70        ; 32           ; 0            ; 0            ; 0            ; 60           ; 32           ; 0            ; 60           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 70        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 8            ; 70           ; 8            ; 70           ; 70           ; 0         ; 8            ; 70           ; 0         ; 0         ; 38           ; 70           ; 70           ; 70           ; 10           ; 38           ; 70           ; 10           ; 70           ; 70           ; 70           ; 70           ; 70           ; 70           ; 70           ; 70           ; 70           ; 0         ; 70           ; 70           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; OE                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; V_1P8_EN           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USB_XTALIN         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USB_IFCLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USB_SLOE           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USB_SLWR           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USB_SLRD           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USB_PKEND          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USB_FIFOADR[0]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USB_FIFOADR[1]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SCLK[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SCLK[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SCLK[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SCLK[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDA[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDA[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDA[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDA[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO_DB[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO_DB[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO_DB[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO_DB[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO_DB[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO_DB[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO_DB[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO_DB[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO_DB[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO_DB[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO_DB[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO_DB[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO_DB[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO_DB[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO_DB[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO_DB[15]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO_DB[16]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO_DB[17]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO_DB[18]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO_DB[19]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO_DB[20]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO_DB[21]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO_DB[22]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO_DB[23]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO_DB[24]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO_DB[25]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO_DB[26]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO_DB[27]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO_DB[28]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO_DB[29]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO_DB[30]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO_DB[31]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USB_DB[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USB_DB[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USB_DB[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USB_DB[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USB_DB[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USB_DB[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USB_DB[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USB_DB[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USB_DB[8]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USB_DB[9]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USB_DB[10]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USB_DB[11]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USB_DB[12]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USB_DB[13]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USB_DB[14]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USB_DB[15]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USB_FLAGB          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USB_FLAGC          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK1               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK2               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                 ; Destination Clock(s)                                                                        ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-------------------+
; I/O                                                                                             ; clk_gen:main_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] ; 247.6             ;
; clk_gen:main_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0],I/O ; clk_gen:main_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] ; 62.6              ;
; clk_gen:main_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0]     ; I/O                                                                                         ; 47.0              ;
+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------------------+
; Source Register                                                                                                                           ; Destination Register                          ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------------------+
; USB_FLAGB                                                                                                                                 ; usb_slavefifo:u_usb_slavefifo|prev_f_empty    ; 4.486             ;
; USB_FLAGC                                                                                                                                 ; USB_SLOE                                      ; 4.470             ;
; usb_slavefifo:u_usb_slavefifo|prev_f_empty                                                                                                ; pkt_decode:u_cmd_decode|rx_st.100             ; 2.629             ;
; usb_slavefifo:u_usb_slavefifo|tx_st.00                                                                                                    ; USB_DB[8]                                     ; 2.522             ;
; usb_slavefifo:u_usb_slavefifo|tx_st.01                                                                                                    ; usb_slavefifo:u_usb_slavefifo|tx_st.10        ; 2.491             ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_data[7]                                                                                            ; SDA[0]                                        ; 2.107             ;
; USB_DB[5]                                                                                                                                 ; pkt_decode:u_cmd_decode|rx_msg_ch_addr[5]     ; 2.070             ;
; pkt_decode:u_cmd_decode|rx_st.111                                                                                                         ; pkt_decode:u_cmd_decode|rx_st.111             ; 1.991             ;
; pkt_decode:u_cmd_decode|rx_st.011                                                                                                         ; pkt_decode:u_cmd_decode|rx_st.111             ; 1.991             ;
; pkt_decode:u_cmd_decode|rx_st.100                                                                                                         ; pkt_decode:u_cmd_decode|rx_st.111             ; 1.991             ;
; USB_DB[1]                                                                                                                                 ; pkt_decode:u_cmd_decode|rx_msg_mode[1]        ; 1.959             ;
; pkt_decode:u_cmd_decode|rx_msg_addr[6]                                                                                                    ; pkt_decode:u_cmd_decode|mipi_cus_ssc          ; 1.942             ;
; pkt_decode:u_cmd_decode|rx_msg_addr[5]                                                                                                    ; pkt_decode:u_cmd_decode|mipi_cus_ssc          ; 1.942             ;
; pkt_decode:u_cmd_decode|rx_msg_addr[4]                                                                                                    ; pkt_decode:u_cmd_decode|mipi_cus_ssc          ; 1.942             ;
; pkt_decode:u_cmd_decode|rx_msg_addr[7]                                                                                                    ; pkt_decode:u_cmd_decode|mipi_cus_ssc          ; 1.942             ;
; pkt_decode:u_cmd_decode|rx_msg_addr[2]                                                                                                    ; pkt_decode:u_cmd_decode|mipi_cus_ssc          ; 1.942             ;
; pkt_decode:u_cmd_decode|rx_msg_addr[3]                                                                                                    ; pkt_decode:u_cmd_decode|mipi_cus_ssc          ; 1.942             ;
; USB_DB[2]                                                                                                                                 ; pkt_decode:u_cmd_decode|rx_msg_mode[2]        ; 1.941             ;
; USB_DB[3]                                                                                                                                 ; pkt_decode:u_cmd_decode|mipi_buf_wdata[7]     ; 1.940             ;
; USB_DB[10]                                                                                                                                ; pkt_decode:u_cmd_decode|rx_msg_type[10]       ; 1.924             ;
; USB_DB[0]                                                                                                                                 ; pkt_decode:u_cmd_decode|mipi_buf_wdata[5]     ; 1.903             ;
; pkt_decode:u_cmd_decode|rx_st.101                                                                                                         ; pkt_decode:u_cmd_decode|rx_st.000             ; 1.869             ;
; pkt_decode:u_cmd_decode|rx_st.000                                                                                                         ; pkt_decode:u_cmd_decode|rx_st.000             ; 1.869             ;
; pkt_decode:u_cmd_decode|rx_st.010                                                                                                         ; pkt_decode:u_cmd_decode|rx_st.000             ; 1.869             ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|st.001                                                                                                ; SDA[0]                                        ; 1.796             ;
; USB_DB[6]                                                                                                                                 ; pkt_decode:u_cmd_decode|rx_msg_mode[6]        ; 1.792             ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_data[6]                                                                                            ; SDA[0]                                        ; 1.780             ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|st.010                                                                                                ; SDA[0]                                        ; 1.777             ;
; USB_DB[7]                                                                                                                                 ; pkt_decode:u_cmd_decode|rx_msg_mode[7]        ; 1.744             ;
; USB_DB[8]                                                                                                                                 ; pkt_decode:u_cmd_decode|mipi_buf_wdata[1]     ; 1.710             ;
; buffered_ram:tx_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_jur1:auto_generated|q_b[5]                                           ; USB_DB[5]                                     ; 1.677             ;
; USB_DB[4]                                                                                                                                 ; pkt_decode:u_cmd_decode|rx_msg_ch_addr[4]     ; 1.672             ;
; USB_DB[13]                                                                                                                                ; pkt_decode:u_cmd_decode|rx_msg_type[13]       ; 1.612             ;
; USB_DB[11]                                                                                                                                ; pkt_decode:u_cmd_decode|rx_msg_type[11]       ; 1.607             ;
; buffered_ram:tx_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_jur1:auto_generated|q_b[8]                                           ; USB_DB[8]                                     ; 1.589             ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|parity:parity_u|t_parity                                                                              ; SDA[0]                                        ; 1.575             ;
; USB_DB[9]                                                                                                                                 ; pkt_decode:u_cmd_decode|mipi_buf_wdata[1]     ; 1.563             ;
; USB_DB[15]                                                                                                                                ; pkt_decode:u_cmd_decode|rx_msg_type[15]       ; 1.525             ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_cnt[0]                                                                                             ; SDA[0]                                        ; 1.440             ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_cnt[2]                                                                                             ; SDA[0]                                        ; 1.436             ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_cnt[1]                                                                                             ; SDA[0]                                        ; 1.432             ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|sf_cnt[3]                                                                                             ; SDA[0]                                        ; 1.398             ;
; buffered_ram:tx_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_jur1:auto_generated|q_b[9]                                           ; USB_DB[9]                                     ; 1.357             ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|st.011                                                                                                ; SDA[0]                                        ; 1.353             ;
; pkt_decode:u_cmd_decode|mipi_cus_mode                                                                                                     ; SDA[0]                                        ; 1.353             ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|st.101                                                                                                ; SDA[0]                                        ; 1.353             ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|mipi_op                                                                                               ; SDA[0]                                        ; 1.353             ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|st.100                                                                                                ; SDA[0]                                        ; 1.353             ;
; buffered_ram:tx_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_jur1:auto_generated|q_b[10]                                          ; USB_DB[10]                                    ; 1.344             ;
; buffered_ram:tx_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_jur1:auto_generated|q_b[3]                                           ; USB_DB[3]                                     ; 1.342             ;
; usb_slavefifo:u_usb_slavefifo|tx_st.11                                                                                                    ; usb_slavefifo:u_usb_slavefifo|tx_delay_cnt[0] ; 1.299             ;
; pkt_decode:u_cmd_decode|rx_msg_addr[1]                                                                                                    ; pkt_decode:u_cmd_decode|m_mipi_div_set        ; 1.289             ;
; pkt_decode:u_cmd_decode|rx_msg_addr[0]                                                                                                    ; pkt_decode:u_cmd_decode|m_mipi_div_set        ; 1.289             ;
; USB_DB[12]                                                                                                                                ; pkt_decode:u_cmd_decode|rx_msg_type[12]       ; 1.249             ;
; USB_DB[14]                                                                                                                                ; pkt_decode:u_cmd_decode|rx_msg_type[14]       ; 1.247             ;
; buffered_ram:tx_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_jur1:auto_generated|q_b[0]                                           ; USB_DB[0]                                     ; 1.211             ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_cnt[7]                                                                                            ; SDA[0]                                        ; 1.209             ;
; buffered_ram:tx_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_jur1:auto_generated|q_b[13]                                          ; USB_DB[13]                                    ; 1.192             ;
; usb_slavefifo:u_usb_slavefifo|tx_delay_cnt[6]                                                                                             ; usb_slavefifo:u_usb_slavefifo|tx_st.10        ; 1.189             ;
; usb_slavefifo:u_usb_slavefifo|tx_delay_cnt[5]                                                                                             ; usb_slavefifo:u_usb_slavefifo|tx_st.10        ; 1.189             ;
; usb_slavefifo:u_usb_slavefifo|tx_delay_cnt[4]                                                                                             ; usb_slavefifo:u_usb_slavefifo|tx_st.10        ; 1.189             ;
; usb_slavefifo:u_usb_slavefifo|tx_st.10                                                                                                    ; usb_slavefifo:u_usb_slavefifo|tx_st.10        ; 1.189             ;
; usb_slavefifo:u_usb_slavefifo|tx_delay_cnt[2]                                                                                             ; usb_slavefifo:u_usb_slavefifo|tx_st.10        ; 1.189             ;
; usb_slavefifo:u_usb_slavefifo|tx_delay_cnt[1]                                                                                             ; usb_slavefifo:u_usb_slavefifo|tx_st.10        ; 1.189             ;
; usb_slavefifo:u_usb_slavefifo|tx_delay_cnt[3]                                                                                             ; usb_slavefifo:u_usb_slavefifo|tx_st.10        ; 1.189             ;
; usb_slavefifo:u_usb_slavefifo|tx_delay_cnt[7]                                                                                             ; usb_slavefifo:u_usb_slavefifo|tx_st.10        ; 1.189             ;
; pkt_decode:u_cmd_decode|tx_eop                                                                                                            ; usb_slavefifo:u_usb_slavefifo|tx_st.10        ; 1.189             ;
; usb_slavefifo:u_usb_slavefifo|tx_delay_cnt[0]                                                                                             ; usb_slavefifo:u_usb_slavefifo|tx_st.10        ; 1.189             ;
; buffered_ram:tx_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_jur1:auto_generated|q_b[12]                                          ; USB_DB[12]                                    ; 1.146             ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|clk_div[7]                                                                                            ; SDA[0]                                        ; 1.085             ;
; buffered_ram:tx_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_jur1:auto_generated|q_b[7]                                           ; USB_DB[7]                                     ; 1.072             ;
; buffered_ram:tx_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_jur1:auto_generated|q_b[15]                                          ; USB_DB[15]                                    ; 1.058             ;
; buffered_ram:tx_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_jur1:auto_generated|q_b[1]                                           ; USB_DB[1]                                     ; 1.058             ;
; buffered_ram:tx_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_jur1:auto_generated|q_b[4]                                           ; USB_DB[4]                                     ; 1.051             ;
; buffered_ram:tx_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_jur1:auto_generated|q_b[2]                                           ; USB_DB[2]                                     ; 1.020             ;
; pkt_decode:u_cmd_decode|rx_msg_type[0]                                                                                                    ; pkt_decode:u_cmd_decode|mipi_cus_ssc          ; 0.971             ;
; pkt_decode:u_cmd_decode|rx_msg_type[1]                                                                                                    ; pkt_decode:u_cmd_decode|mipi_cus_ssc          ; 0.971             ;
; pkt_decode:u_cmd_decode|rx_msg_type[2]                                                                                                    ; pkt_decode:u_cmd_decode|mipi_cus_ssc          ; 0.971             ;
; pkt_decode:u_cmd_decode|rx_msg_type[3]                                                                                                    ; pkt_decode:u_cmd_decode|mipi_cus_ssc          ; 0.971             ;
; pkt_decode:u_cmd_decode|rx_msg_type[4]                                                                                                    ; pkt_decode:u_cmd_decode|mipi_cus_ssc          ; 0.971             ;
; pkt_decode:u_cmd_decode|rx_msg_type[5]                                                                                                    ; pkt_decode:u_cmd_decode|mipi_cus_ssc          ; 0.971             ;
; pkt_decode:u_cmd_decode|rx_msg_type[6]                                                                                                    ; pkt_decode:u_cmd_decode|mipi_cus_ssc          ; 0.971             ;
; pkt_decode:u_cmd_decode|rx_msg_type[7]                                                                                                    ; pkt_decode:u_cmd_decode|mipi_cus_ssc          ; 0.971             ;
; pkt_decode:u_cmd_decode|rx_msg_type[12]                                                                                                   ; pkt_decode:u_cmd_decode|mipi_cus_ssc          ; 0.971             ;
; pkt_decode:u_cmd_decode|rx_msg_type[13]                                                                                                   ; pkt_decode:u_cmd_decode|mipi_cus_ssc          ; 0.971             ;
; pkt_decode:u_cmd_decode|rx_msg_type[10]                                                                                                   ; pkt_decode:u_cmd_decode|mipi_cus_ssc          ; 0.971             ;
; pkt_decode:u_cmd_decode|rx_msg_type[11]                                                                                                   ; pkt_decode:u_cmd_decode|mipi_cus_ssc          ; 0.971             ;
; pkt_decode:u_cmd_decode|rx_msg_type[14]                                                                                                   ; pkt_decode:u_cmd_decode|mipi_cus_ssc          ; 0.971             ;
; pkt_decode:u_cmd_decode|rx_msg_type[15]                                                                                                   ; pkt_decode:u_cmd_decode|mipi_cus_ssc          ; 0.971             ;
; pkt_decode:u_cmd_decode|rx_msg_type[9]                                                                                                    ; pkt_decode:u_cmd_decode|mipi_cus_ssc          ; 0.971             ;
; pkt_decode:u_cmd_decode|rx_msg_type[8]                                                                                                    ; pkt_decode:u_cmd_decode|mipi_cus_ssc          ; 0.971             ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|q_b[1] ; SDA[0]                                        ; 0.862             ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|q_b[2] ; SDA[0]                                        ; 0.862             ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|q_b[0] ; SDA[0]                                        ; 0.862             ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|q_b[3] ; SDA[0]                                        ; 0.862             ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|q_b[6] ; SDA[0]                                        ; 0.862             ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|q_b[5] ; SDA[0]                                        ; 0.862             ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|q_b[7] ; SDA[0]                                        ; 0.862             ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|buffered_ram_tdp:mipi_buffer|altsyncram:buffered_ram_altsyncram|altsyncram_23u1:auto_generated|q_b[4] ; SDA[0]                                        ; 0.862             ;
; pkt_decode:u_cmd_decode|mipi:mipi_u|st.110                                                                                                ; SDA[0]                                        ; 0.862             ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device EP4CE10F17C8 for design "usbtomipi_v3"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "clk_gen:main_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: D:/HWorks/USBToMIPI/FPGA/prj/db/clk_gen_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for clk_gen:main_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] port File: D:/HWorks/USBToMIPI/FPGA/prj/db/clk_gen_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for clk_gen:main_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[1] port File: D:/HWorks/USBToMIPI/FPGA/prj/db/clk_gen_altpll.v Line: 51
Info (15535): Implemented PLL "mipi_clkpll:mipi_clk_gen|altpll:altpll_component|mipi_clkpll_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: D:/HWorks/USBToMIPI/FPGA/prj/db/mipi_clkpll_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for mipi_clkpll:mipi_clk_gen|altpll:altpll_component|mipi_clkpll_altpll:auto_generated|wire_pll1_clk[0] port File: D:/HWorks/USBToMIPI/FPGA/prj/db/mipi_clkpll_altpll.v Line: 44
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 8 pins of 70 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (176353): Automatically promoted node clk_gen:main_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2) File: D:/HWorks/USBToMIPI/FPGA/prj/db/clk_gen_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
    Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL2E0
Info (176353): Automatically promoted node clk_gen:main_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_2) File: D:/HWorks/USBToMIPI/FPGA/prj/db/clk_gen_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176353): Automatically promoted node mipi_clkpll:mipi_clk_gen|altpll:altpll_component|mipi_clkpll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: D:/HWorks/USBToMIPI/FPGA/prj/db/mipi_clkpll_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (332104): Reading SDC File: '../sdc/clocks.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {main_clk_gen|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {clk_gen:main_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0]} {main_clk_gen|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {main_clk_gen|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {clk_gen:main_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[1]} {main_clk_gen|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {mipi_clk_gen|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {mipi_clkpll:mipi_clk_gen|altpll:altpll_component|mipi_clkpll_altpll:auto_generated|wire_pll1_clk[0]} {mipi_clk_gen|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at clocks.sdc(80): mipi_clkpll:mipi_clk_gen|altpll:altpll_component|mipi_clkpll_altpll:auto_generated|wire_pll1_clk[1] could not be matched with a clock File: D:/HWorks/USBToMIPI/FPGA/sdc/clocks.sdc Line: 80
Warning (332054): Assignment set_clock_groups is accepted but has some problems at clocks.sdc(80): Argument -group with value [get_clocks {mipi_clkpll:mipi_clk_gen|altpll:altpll_component|mipi_clkpll_altpll:auto_generated|wire_pll1_clk[1]}] contains zero elements File: D:/HWorks/USBToMIPI/FPGA/sdc/clocks.sdc Line: 80
    Info (332050): set_clock_groups -exclusive -group [get_clocks {clk_gen:main_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0]}] -group [get_clocks {mipi_clkpll:mipi_clk_gen|altpll:altpll_component|mipi_clkpll_altpll:auto_generated|wire_pll1_clk[1]}] File: D:/HWorks/USBToMIPI/FPGA/sdc/clocks.sdc Line: 80
Info (332104): Reading SDC File: '../sdc/usb_phy.sdc'
Info (332104): Reading SDC File: '../sdc/mipi.sdc'
Warning (332174): Ignored filter at mipi.sdc(4): mipi_clkpll:mipi_clk_gen|altpll:altpll_component|mipi_clkpll_altpll:auto_generated|wire_pll1_clk[1] could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/HWorks/USBToMIPI/FPGA/sdc/mipi.sdc Line: 4
Warning (332049): Ignored set_false_path at mipi.sdc(4): Argument <from> is not an object ID File: D:/HWorks/USBToMIPI/FPGA/sdc/mipi.sdc Line: 4
    Info (332050): set_false_path -from { mipi_clkpll:mipi_clk_gen|altpll:altpll_component|mipi_clkpll_altpll:auto_generated|wire_pll1_clk[1] } -to [get_ports {SCLK[*]}] File: D:/HWorks/USBToMIPI/FPGA/sdc/mipi.sdc Line: 4
Warning (332049): Ignored set_output_delay at mipi.sdc(5): Argument -clock is not an object ID File: D:/HWorks/USBToMIPI/FPGA/sdc/mipi.sdc Line: 5
    Info (332050): set_output_delay -clock { mipi_clkpll:mipi_clk_gen|altpll:altpll_component|mipi_clkpll_altpll:auto_generated|wire_pll1_clk[1] } -max 1 [get_ports {SDA[*]}] File: D:/HWorks/USBToMIPI/FPGA/sdc/mipi.sdc Line: 5
Warning (332049): Ignored set_output_delay at mipi.sdc(6): Argument -clock is not an object ID File: D:/HWorks/USBToMIPI/FPGA/sdc/mipi.sdc Line: 6
    Info (332050): set_output_delay -clock { mipi_clkpll:mipi_clk_gen|altpll:altpll_component|mipi_clkpll_altpll:auto_generated|wire_pll1_clk[1] } -min -5 [get_ports {SDA[*]}]  File: D:/HWorks/USBToMIPI/FPGA/sdc/mipi.sdc Line: 6
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 5 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.833         CLK1
    Info (332111):   38.462         CLK2
    Info (332111):   20.833 clk_gen:main_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0]
    Info (332111):   41.666 clk_gen:main_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[1]
    Info (332111):   19.231 mipi_clkpll:mipi_clk_gen|altpll:altpll_component|mipi_clkpll_altpll:auto_generated|wire_pll1_clk[0]
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 0 output, 8 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  18 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  9 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  4 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  19 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 26 total pin(s) used --  0 pins available
Warning (15064): PLL "clk_gen:main_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|pll1" output port clk[1] feeds output pin "USB_XTALIN~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: D:/HWorks/USBToMIPI/FPGA/prj/db/clk_gen_altpll.v Line: 51
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "CLK3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FLASH_ASDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FLASH_DATA0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FLASH_DCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FLASH_NCS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQM[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQM[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQM[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQM[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_D[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_NCAS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_NCS[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_NCS[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_NRAS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_NWE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_CLKOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_FLAGA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_FLAGD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_INT[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_INT[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_INT[2]" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170089): 8e+02 ns of routing delay (approximately 2.6% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (11888): Total time spent on timing analysis during the Fitter is 1.16 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 60 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin SCLK[0] uses I/O standard 3.3-V LVTTL at A2 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 55
    Info (169178): Pin SCLK[1] uses I/O standard 3.3-V LVTTL at A4 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 55
    Info (169178): Pin SCLK[2] uses I/O standard 3.3-V LVTTL at D5 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 55
    Info (169178): Pin SCLK[3] uses I/O standard 3.3-V LVTTL at A3 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 55
    Info (169178): Pin SDA[0] uses I/O standard 3.3-V LVTTL at B5 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 56
    Info (169178): Pin SDA[1] uses I/O standard 3.3-V LVTTL at B4 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 56
    Info (169178): Pin SDA[2] uses I/O standard 3.3-V LVTTL at D6 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 56
    Info (169178): Pin SDA[3] uses I/O standard 3.3-V LVTTL at B3 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 56
    Info (169178): Pin IO_DB[0] uses I/O standard 3.3-V LVTTL at A8 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 53
    Info (169178): Pin IO_DB[1] uses I/O standard 3.3-V LVTTL at B8 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 53
    Info (169178): Pin IO_DB[2] uses I/O standard 3.3-V LVTTL at C8 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 53
    Info (169178): Pin IO_DB[3] uses I/O standard 3.3-V LVTTL at D8 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 53
    Info (169178): Pin IO_DB[4] uses I/O standard 3.3-V LVTTL at E8 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 53
    Info (169178): Pin IO_DB[5] uses I/O standard 3.3-V LVTTL at F8 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 53
    Info (169178): Pin IO_DB[6] uses I/O standard 3.3-V LVTTL at A7 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 53
    Info (169178): Pin IO_DB[7] uses I/O standard 3.3-V LVTTL at B7 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 53
    Info (169178): Pin IO_DB[8] uses I/O standard 3.3-V LVTTL at F6 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 53
    Info (169178): Pin IO_DB[9] uses I/O standard 3.3-V LVTTL at F7 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 53
    Info (169178): Pin IO_DB[10] uses I/O standard 3.3-V LVTTL at C6 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 53
    Info (169178): Pin IO_DB[11] uses I/O standard 3.3-V LVTTL at A6 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 53
    Info (169178): Pin IO_DB[12] uses I/O standard 3.3-V LVTTL at B6 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 53
    Info (169178): Pin IO_DB[13] uses I/O standard 3.3-V LVTTL at E7 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 53
    Info (169178): Pin IO_DB[14] uses I/O standard 3.3-V LVTTL at E6 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 53
    Info (169178): Pin IO_DB[15] uses I/O standard 3.3-V LVTTL at A5 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 53
    Info (169178): Pin IO_DB[16] uses I/O standard 3.3-V LVTTL at C3 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 53
    Info (169178): Pin IO_DB[17] uses I/O standard 3.3-V LVTTL at D3 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 53
    Info (169178): Pin IO_DB[18] uses I/O standard 3.3-V LVTTL at B10 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 53
    Info (169178): Pin IO_DB[19] uses I/O standard 3.3-V LVTTL at C9 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 53
    Info (169178): Pin IO_DB[20] uses I/O standard 3.3-V LVTTL at D9 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 53
    Info (169178): Pin IO_DB[21] uses I/O standard 3.3-V LVTTL at E9 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 53
    Info (169178): Pin IO_DB[22] uses I/O standard 3.3-V LVTTL at A9 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 53
    Info (169178): Pin IO_DB[23] uses I/O standard 3.3-V LVTTL at B9 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 53
    Info (169178): Pin IO_DB[24] uses I/O standard 3.3-V LVTTL at A12 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 53
    Info (169178): Pin IO_DB[25] uses I/O standard 3.3-V LVTTL at F10 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 53
    Info (169178): Pin IO_DB[26] uses I/O standard 3.3-V LVTTL at F9 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 53
    Info (169178): Pin IO_DB[27] uses I/O standard 3.3-V LVTTL at F11 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 53
    Info (169178): Pin IO_DB[28] uses I/O standard 3.3-V LVTTL at A11 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 53
    Info (169178): Pin IO_DB[29] uses I/O standard 3.3-V LVTTL at B12 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 53
    Info (169178): Pin IO_DB[30] uses I/O standard 3.3-V LVTTL at B11 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 53
    Info (169178): Pin IO_DB[31] uses I/O standard 3.3-V LVTTL at C11 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 53
    Info (169178): Pin USB_DB[0] uses I/O standard 3.3-V LVTTL at B16 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 62
    Info (169178): Pin USB_DB[1] uses I/O standard 3.3-V LVTTL at C15 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 62
    Info (169178): Pin USB_DB[2] uses I/O standard 3.3-V LVTTL at C16 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 62
    Info (169178): Pin USB_DB[3] uses I/O standard 3.3-V LVTTL at D15 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 62
    Info (169178): Pin USB_DB[4] uses I/O standard 3.3-V LVTTL at D16 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 62
    Info (169178): Pin USB_DB[5] uses I/O standard 3.3-V LVTTL at F13 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 62
    Info (169178): Pin USB_DB[6] uses I/O standard 3.3-V LVTTL at F14 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 62
    Info (169178): Pin USB_DB[7] uses I/O standard 3.3-V LVTTL at F15 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 62
    Info (169178): Pin USB_DB[8] uses I/O standard 3.3-V LVTTL at J13 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 62
    Info (169178): Pin USB_DB[9] uses I/O standard 3.3-V LVTTL at J14 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 62
    Info (169178): Pin USB_DB[10] uses I/O standard 3.3-V LVTTL at J12 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 62
    Info (169178): Pin USB_DB[11] uses I/O standard 3.3-V LVTTL at L14 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 62
    Info (169178): Pin USB_DB[12] uses I/O standard 3.3-V LVTTL at K11 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 62
    Info (169178): Pin USB_DB[13] uses I/O standard 3.3-V LVTTL at L13 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 62
    Info (169178): Pin USB_DB[14] uses I/O standard 3.3-V LVTTL at N14 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 62
    Info (169178): Pin USB_DB[15] uses I/O standard 3.3-V LVTTL at N15 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 62
    Info (169178): Pin USB_FLAGB uses I/O standard 3.3-V LVTTL at M15 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 59
    Info (169178): Pin USB_FLAGC uses I/O standard 3.3-V LVTTL at E16 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 60
    Info (169178): Pin CLK1 uses I/O standard 3.3-V LVTTL at M16 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 47
    Info (169178): Pin CLK2 uses I/O standard 3.3-V LVTTL at M2 File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 48
Warning (169064): Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin SCLK[0] has a permanently enabled output enable File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 55
    Info (169065): Pin SCLK[1] has a permanently enabled output enable File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 55
    Info (169065): Pin SCLK[2] has a permanently enabled output enable File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 55
    Info (169065): Pin SCLK[3] has a permanently enabled output enable File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 55
    Info (169065): Pin SDA[0] has a permanently enabled output enable File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 56
    Info (169065): Pin SDA[1] has a permanently enabled output enable File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 56
    Info (169065): Pin SDA[2] has a permanently enabled output enable File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 56
    Info (169065): Pin SDA[3] has a permanently enabled output enable File: D:/HWorks/USBToMIPI/FPGA/src/top.v Line: 56
Info (144001): Generated suppressed messages file D:/HWorks/USBToMIPI/FPGA/prj/output_files/usbtomipi_v3.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 82 warnings
    Info: Peak virtual memory: 1384 megabytes
    Info: Processing ended: Tue Sep 20 21:30:04 2016
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:16


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/HWorks/USBToMIPI/FPGA/prj/output_files/usbtomipi_v3.fit.smsg.


