Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Sep 21 18:33:21 2022
| Host         : LAPTOP-M3DNELKA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_top_timing_summary_routed.rpt -pb fpga_top_timing_summary_routed.pb -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     2           
LUTAR-1    Warning           LUT drives async reset alert    5           
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (2)
6. checking no_output_delay (188)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Series_recombination_loop/FFT_RESET_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clk_mic_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (188)
---------------------------------
 There are 188 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.726      -47.197                    231                26257        0.022        0.000                      0                26257        2.783        0.000                       0                 12996  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_100M              {0.000 5.000}        10.000          100.000         
  clk_sys_clk_wiz_0   {0.000 3.333}        6.667           150.000         
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100M                                                                                                                                                                3.000        0.000                       0                     1  
  clk_sys_clk_wiz_0        -0.726      -47.197                    231                25217        0.022        0.000                      0                25217        2.783        0.000                       0                 12992  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_sys_clk_wiz_0  clk_sys_clk_wiz_0        0.231        0.000                      0                 1040        0.684        0.000                      0                 1040  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_sys_clk_wiz_0                       
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_sys_clk_wiz_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100M
  To Clock:  clk_100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0

Setup :          231  Failing Endpoints,  Worst Slack       -0.726ns,  Total Violation      -47.197ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.783ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 inputs/count2_reg[1]_rep__11/C
                            (rising edge-triggered cell FDPE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            inputs/byte_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_sys_clk_wiz_0 rise@6.667ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.315ns  (logic 2.269ns (31.018%)  route 5.046ns (68.982%))
  Logic Levels:           9  (LUT3=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 5.159 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.550    -0.917    inputs/clk_sys
    SLICE_X42Y23         FDPE                                         r  inputs/count2_reg[1]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDPE (Prop_fdpe_C_Q)         0.478    -0.439 r  inputs/count2_reg[1]_rep__11/Q
                         net (fo=120, routed)         1.607     1.169    inputs/count2_reg[1]_rep__11_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.295     1.464 r  inputs/byte_out[15]_i_1664/O
                         net (fo=1, routed)           0.000     1.464    inputs/byte_out[15]_i_1664_n_0
    SLICE_X56Y23         MUXF7 (Prop_muxf7_I1_O)      0.214     1.678 r  inputs/byte_out_reg[15]_i_770/O
                         net (fo=1, routed)           0.000     1.678    inputs/byte_out_reg[15]_i_770_n_0
    SLICE_X56Y23         MUXF8 (Prop_muxf8_I1_O)      0.088     1.766 r  inputs/byte_out_reg[15]_i_323/O
                         net (fo=1, routed)           1.414     3.180    inputs/byte_out_reg[15]_i_323_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I3_O)        0.319     3.499 r  inputs/byte_out[15]_i_116/O
                         net (fo=1, routed)           0.000     3.499    inputs/byte_out[15]_i_116_n_0
    SLICE_X44Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     3.716 r  inputs/byte_out_reg[15]_i_60/O
                         net (fo=1, routed)           0.000     3.716    inputs/byte_out_reg[15]_i_60_n_0
    SLICE_X44Y31         MUXF8 (Prop_muxf8_I1_O)      0.094     3.810 r  inputs/byte_out_reg[15]_i_32/O
                         net (fo=9, routed)           0.721     4.531    inputs/byte_out_reg[15]_i_32_n_0
    SLICE_X36Y28         LUT3 (Prop_lut3_I2_O)        0.316     4.847 r  inputs/byte_out[14]_i_19/O
                         net (fo=6, routed)           0.659     5.506    inputs/byte_out[14]_i_19_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I5_O)        0.124     5.630 r  inputs/byte_out[12]_i_5/O
                         net (fo=3, routed)           0.644     6.275    inputs/byte_out[12]_i_5_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.124     6.399 r  inputs/byte_out[0]_i_1/O
                         net (fo=1, routed)           0.000     6.399    inputs/byte_out[0]_i_1_n_0
    SLICE_X37Y35         FDCE                                         r  inputs/byte_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.667    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.247    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.043 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.624    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.715 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.443     5.159    inputs/clk_sys
    SLICE_X37Y35         FDCE                                         r  inputs/byte_out_reg[0]/C
                         clock pessimism              0.564     5.722    
                         clock uncertainty           -0.080     5.642    
    SLICE_X37Y35         FDCE (Setup_fdce_C_D)        0.031     5.673    inputs/byte_out_reg[0]
  -------------------------------------------------------------------
                         required time                          5.673    
                         arrival time                          -6.399    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.693ns  (required time - arrival time)
  Source:                 inputs/count2_reg[1]_rep__11/C
                            (rising edge-triggered cell FDPE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            inputs/byte_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_sys_clk_wiz_0 rise@6.667ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.281ns  (logic 2.532ns (34.777%)  route 4.749ns (65.223%))
  Logic Levels:           9  (LUT6=4 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 5.156 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.550    -0.917    inputs/clk_sys
    SLICE_X42Y23         FDPE                                         r  inputs/count2_reg[1]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDPE (Prop_fdpe_C_Q)         0.478    -0.439 r  inputs/count2_reg[1]_rep__11/Q
                         net (fo=120, routed)         1.607     1.169    inputs/count2_reg[1]_rep__11_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.295     1.464 r  inputs/byte_out[15]_i_1664/O
                         net (fo=1, routed)           0.000     1.464    inputs/byte_out[15]_i_1664_n_0
    SLICE_X56Y23         MUXF7 (Prop_muxf7_I1_O)      0.214     1.678 r  inputs/byte_out_reg[15]_i_770/O
                         net (fo=1, routed)           0.000     1.678    inputs/byte_out_reg[15]_i_770_n_0
    SLICE_X56Y23         MUXF8 (Prop_muxf8_I1_O)      0.088     1.766 r  inputs/byte_out_reg[15]_i_323/O
                         net (fo=1, routed)           1.414     3.180    inputs/byte_out_reg[15]_i_323_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I3_O)        0.319     3.499 r  inputs/byte_out[15]_i_116/O
                         net (fo=1, routed)           0.000     3.499    inputs/byte_out[15]_i_116_n_0
    SLICE_X44Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     3.716 r  inputs/byte_out_reg[15]_i_60/O
                         net (fo=1, routed)           0.000     3.716    inputs/byte_out_reg[15]_i_60_n_0
    SLICE_X44Y31         MUXF8 (Prop_muxf8_I1_O)      0.094     3.810 r  inputs/byte_out_reg[15]_i_32/O
                         net (fo=9, routed)           0.897     4.707    inputs/byte_out_reg[15]_i_32_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I5_O)        0.316     5.023 r  inputs/byte_out[15]_i_15/O
                         net (fo=1, routed)           0.000     5.023    inputs/byte_out[15]_i_15_n_0
    SLICE_X40Y31         MUXF7 (Prop_muxf7_I0_O)      0.212     5.235 r  inputs/byte_out_reg[15]_i_6/O
                         net (fo=1, routed)           0.830     6.065    inputs/byte_out_reg[15]_i_6_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I4_O)        0.299     6.364 r  inputs/byte_out[15]_i_1/O
                         net (fo=1, routed)           0.000     6.364    inputs/byte_out[15]_i_1_n_0
    SLICE_X39Y32         FDCE                                         r  inputs/byte_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.667    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.247    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.043 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.624    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.715 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.440     5.156    inputs/clk_sys
    SLICE_X39Y32         FDCE                                         r  inputs/byte_out_reg[15]/C
                         clock pessimism              0.564     5.719    
                         clock uncertainty           -0.080     5.639    
    SLICE_X39Y32         FDCE (Setup_fdce_C_D)        0.032     5.671    inputs/byte_out_reg[15]
  -------------------------------------------------------------------
                         required time                          5.671    
                         arrival time                          -6.364    
  -------------------------------------------------------------------
                         slack                                 -0.693    

Slack (VIOLATED) :        -0.642ns  (required time - arrival time)
  Source:                 inputs/count2_reg[1]_rep__11/C
                            (rising edge-triggered cell FDPE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            inputs/byte_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_sys_clk_wiz_0 rise@6.667ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.233ns  (logic 2.269ns (31.371%)  route 4.964ns (68.629%))
  Logic Levels:           9  (LUT3=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 5.160 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.550    -0.917    inputs/clk_sys
    SLICE_X42Y23         FDPE                                         r  inputs/count2_reg[1]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDPE (Prop_fdpe_C_Q)         0.478    -0.439 r  inputs/count2_reg[1]_rep__11/Q
                         net (fo=120, routed)         1.607     1.169    inputs/count2_reg[1]_rep__11_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.295     1.464 r  inputs/byte_out[15]_i_1664/O
                         net (fo=1, routed)           0.000     1.464    inputs/byte_out[15]_i_1664_n_0
    SLICE_X56Y23         MUXF7 (Prop_muxf7_I1_O)      0.214     1.678 r  inputs/byte_out_reg[15]_i_770/O
                         net (fo=1, routed)           0.000     1.678    inputs/byte_out_reg[15]_i_770_n_0
    SLICE_X56Y23         MUXF8 (Prop_muxf8_I1_O)      0.088     1.766 r  inputs/byte_out_reg[15]_i_323/O
                         net (fo=1, routed)           1.414     3.180    inputs/byte_out_reg[15]_i_323_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I3_O)        0.319     3.499 r  inputs/byte_out[15]_i_116/O
                         net (fo=1, routed)           0.000     3.499    inputs/byte_out[15]_i_116_n_0
    SLICE_X44Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     3.716 r  inputs/byte_out_reg[15]_i_60/O
                         net (fo=1, routed)           0.000     3.716    inputs/byte_out_reg[15]_i_60_n_0
    SLICE_X44Y31         MUXF8 (Prop_muxf8_I1_O)      0.094     3.810 r  inputs/byte_out_reg[15]_i_32/O
                         net (fo=9, routed)           0.721     4.531    inputs/byte_out_reg[15]_i_32_n_0
    SLICE_X36Y28         LUT3 (Prop_lut3_I2_O)        0.316     4.847 r  inputs/byte_out[14]_i_19/O
                         net (fo=6, routed)           0.800     5.647    inputs/byte_out[14]_i_19_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.124     5.771 r  inputs/byte_out[2]_i_5/O
                         net (fo=1, routed)           0.421     6.192    inputs/byte_out[2]_i_5_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I4_O)        0.124     6.316 r  inputs/byte_out[2]_i_1/O
                         net (fo=1, routed)           0.000     6.316    inputs/byte_out[2]_i_1_n_0
    SLICE_X36Y37         FDCE                                         r  inputs/byte_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.667    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.247    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.043 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.624    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.715 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.444     5.160    inputs/clk_sys
    SLICE_X36Y37         FDCE                                         r  inputs/byte_out_reg[2]/C
                         clock pessimism              0.564     5.723    
                         clock uncertainty           -0.080     5.643    
    SLICE_X36Y37         FDCE (Setup_fdce_C_D)        0.031     5.674    inputs/byte_out_reg[2]
  -------------------------------------------------------------------
                         required time                          5.674    
                         arrival time                          -6.316    
  -------------------------------------------------------------------
                         slack                                 -0.642    

Slack (VIOLATED) :        -0.639ns  (required time - arrival time)
  Source:                 inputs/count2_reg[1]_rep__11/C
                            (rising edge-triggered cell FDPE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            inputs/byte_out_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_sys_clk_wiz_0 rise@6.667ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.229ns  (logic 2.269ns (31.389%)  route 4.960ns (68.611%))
  Logic Levels:           9  (LUT3=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 5.159 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.550    -0.917    inputs/clk_sys
    SLICE_X42Y23         FDPE                                         r  inputs/count2_reg[1]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDPE (Prop_fdpe_C_Q)         0.478    -0.439 r  inputs/count2_reg[1]_rep__11/Q
                         net (fo=120, routed)         1.607     1.169    inputs/count2_reg[1]_rep__11_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.295     1.464 r  inputs/byte_out[15]_i_1664/O
                         net (fo=1, routed)           0.000     1.464    inputs/byte_out[15]_i_1664_n_0
    SLICE_X56Y23         MUXF7 (Prop_muxf7_I1_O)      0.214     1.678 r  inputs/byte_out_reg[15]_i_770/O
                         net (fo=1, routed)           0.000     1.678    inputs/byte_out_reg[15]_i_770_n_0
    SLICE_X56Y23         MUXF8 (Prop_muxf8_I1_O)      0.088     1.766 r  inputs/byte_out_reg[15]_i_323/O
                         net (fo=1, routed)           1.414     3.180    inputs/byte_out_reg[15]_i_323_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I3_O)        0.319     3.499 r  inputs/byte_out[15]_i_116/O
                         net (fo=1, routed)           0.000     3.499    inputs/byte_out[15]_i_116_n_0
    SLICE_X44Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     3.716 r  inputs/byte_out_reg[15]_i_60/O
                         net (fo=1, routed)           0.000     3.716    inputs/byte_out_reg[15]_i_60_n_0
    SLICE_X44Y31         MUXF8 (Prop_muxf8_I1_O)      0.094     3.810 r  inputs/byte_out_reg[15]_i_32/O
                         net (fo=9, routed)           0.721     4.531    inputs/byte_out_reg[15]_i_32_n_0
    SLICE_X36Y28         LUT3 (Prop_lut3_I2_O)        0.316     4.847 r  inputs/byte_out[14]_i_19/O
                         net (fo=6, routed)           0.804     5.651    inputs/byte_out[14]_i_19_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.124     5.775 r  inputs/byte_out[10]_i_5/O
                         net (fo=1, routed)           0.413     6.188    inputs/byte_out[10]_i_5_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.124     6.312 r  inputs/byte_out[10]_i_1/O
                         net (fo=1, routed)           0.000     6.312    inputs/byte_out[10]_i_1_n_0
    SLICE_X37Y35         FDCE                                         r  inputs/byte_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.667    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.247    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.043 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.624    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.715 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.443     5.159    inputs/clk_sys
    SLICE_X37Y35         FDCE                                         r  inputs/byte_out_reg[10]/C
                         clock pessimism              0.564     5.722    
                         clock uncertainty           -0.080     5.642    
    SLICE_X37Y35         FDCE (Setup_fdce_C_D)        0.031     5.673    inputs/byte_out_reg[10]
  -------------------------------------------------------------------
                         required time                          5.673    
                         arrival time                          -6.312    
  -------------------------------------------------------------------
                         slack                                 -0.639    

Slack (VIOLATED) :        -0.582ns  (required time - arrival time)
  Source:                 inputs/count2_reg[1]_rep__11/C
                            (rising edge-triggered cell FDPE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            inputs/byte_out_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_sys_clk_wiz_0 rise@6.667ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 2.269ns (31.647%)  route 4.901ns (68.353%))
  Logic Levels:           9  (LUT3=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 5.159 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.550    -0.917    inputs/clk_sys
    SLICE_X42Y23         FDPE                                         r  inputs/count2_reg[1]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDPE (Prop_fdpe_C_Q)         0.478    -0.439 r  inputs/count2_reg[1]_rep__11/Q
                         net (fo=120, routed)         1.607     1.169    inputs/count2_reg[1]_rep__11_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.295     1.464 r  inputs/byte_out[15]_i_1664/O
                         net (fo=1, routed)           0.000     1.464    inputs/byte_out[15]_i_1664_n_0
    SLICE_X56Y23         MUXF7 (Prop_muxf7_I1_O)      0.214     1.678 r  inputs/byte_out_reg[15]_i_770/O
                         net (fo=1, routed)           0.000     1.678    inputs/byte_out_reg[15]_i_770_n_0
    SLICE_X56Y23         MUXF8 (Prop_muxf8_I1_O)      0.088     1.766 r  inputs/byte_out_reg[15]_i_323/O
                         net (fo=1, routed)           1.414     3.180    inputs/byte_out_reg[15]_i_323_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I3_O)        0.319     3.499 r  inputs/byte_out[15]_i_116/O
                         net (fo=1, routed)           0.000     3.499    inputs/byte_out[15]_i_116_n_0
    SLICE_X44Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     3.716 r  inputs/byte_out_reg[15]_i_60/O
                         net (fo=1, routed)           0.000     3.716    inputs/byte_out_reg[15]_i_60_n_0
    SLICE_X44Y31         MUXF8 (Prop_muxf8_I1_O)      0.094     3.810 r  inputs/byte_out_reg[15]_i_32/O
                         net (fo=9, routed)           0.721     4.531    inputs/byte_out_reg[15]_i_32_n_0
    SLICE_X36Y28         LUT3 (Prop_lut3_I2_O)        0.316     4.847 r  inputs/byte_out[14]_i_19/O
                         net (fo=6, routed)           0.514     5.362    inputs/byte_out[14]_i_19_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I5_O)        0.124     5.486 r  inputs/byte_out[14]_i_5/O
                         net (fo=1, routed)           0.643     6.129    inputs/byte_out[14]_i_5_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.253 r  inputs/byte_out[14]_i_1/O
                         net (fo=1, routed)           0.000     6.253    inputs/byte_out[14]_i_1_n_0
    SLICE_X37Y36         FDCE                                         r  inputs/byte_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.667    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.247    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.043 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.624    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.715 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.443     5.159    inputs/clk_sys
    SLICE_X37Y36         FDCE                                         r  inputs/byte_out_reg[14]/C
                         clock pessimism              0.564     5.722    
                         clock uncertainty           -0.080     5.642    
    SLICE_X37Y36         FDCE (Setup_fdce_C_D)        0.029     5.671    inputs/byte_out_reg[14]
  -------------------------------------------------------------------
                         required time                          5.671    
                         arrival time                          -6.253    
  -------------------------------------------------------------------
                         slack                                 -0.582    

Slack (VIOLATED) :        -0.565ns  (required time - arrival time)
  Source:                 inputs/count2_reg[1]_rep__11/C
                            (rising edge-triggered cell FDPE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            inputs/byte_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_sys_clk_wiz_0 rise@6.667ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.129ns  (logic 2.269ns (31.829%)  route 4.860ns (68.171%))
  Logic Levels:           9  (LUT3=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 5.159 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.550    -0.917    inputs/clk_sys
    SLICE_X42Y23         FDPE                                         r  inputs/count2_reg[1]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDPE (Prop_fdpe_C_Q)         0.478    -0.439 r  inputs/count2_reg[1]_rep__11/Q
                         net (fo=120, routed)         1.607     1.169    inputs/count2_reg[1]_rep__11_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.295     1.464 r  inputs/byte_out[15]_i_1664/O
                         net (fo=1, routed)           0.000     1.464    inputs/byte_out[15]_i_1664_n_0
    SLICE_X56Y23         MUXF7 (Prop_muxf7_I1_O)      0.214     1.678 r  inputs/byte_out_reg[15]_i_770/O
                         net (fo=1, routed)           0.000     1.678    inputs/byte_out_reg[15]_i_770_n_0
    SLICE_X56Y23         MUXF8 (Prop_muxf8_I1_O)      0.088     1.766 r  inputs/byte_out_reg[15]_i_323/O
                         net (fo=1, routed)           1.414     3.180    inputs/byte_out_reg[15]_i_323_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I3_O)        0.319     3.499 r  inputs/byte_out[15]_i_116/O
                         net (fo=1, routed)           0.000     3.499    inputs/byte_out[15]_i_116_n_0
    SLICE_X44Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     3.716 r  inputs/byte_out_reg[15]_i_60/O
                         net (fo=1, routed)           0.000     3.716    inputs/byte_out_reg[15]_i_60_n_0
    SLICE_X44Y31         MUXF8 (Prop_muxf8_I1_O)      0.094     3.810 r  inputs/byte_out_reg[15]_i_32/O
                         net (fo=9, routed)           0.721     4.531    inputs/byte_out_reg[15]_i_32_n_0
    SLICE_X36Y28         LUT3 (Prop_lut3_I2_O)        0.316     4.847 r  inputs/byte_out[14]_i_19/O
                         net (fo=6, routed)           0.687     5.535    inputs/byte_out[14]_i_19_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.124     5.659 r  inputs/byte_out[6]_i_5/O
                         net (fo=1, routed)           0.429     6.088    inputs/byte_out[6]_i_5_n_0
    SLICE_X34Y37         LUT6 (Prop_lut6_I4_O)        0.124     6.212 r  inputs/byte_out[6]_i_1/O
                         net (fo=1, routed)           0.000     6.212    inputs/byte_out[6]_i_1_n_0
    SLICE_X34Y37         FDCE                                         r  inputs/byte_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.667    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.247    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.043 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.624    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.715 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.443     5.159    inputs/clk_sys
    SLICE_X34Y37         FDCE                                         r  inputs/byte_out_reg[6]/C
                         clock pessimism              0.492     5.650    
                         clock uncertainty           -0.080     5.570    
    SLICE_X34Y37         FDCE (Setup_fdce_C_D)        0.077     5.647    inputs/byte_out_reg[6]
  -------------------------------------------------------------------
                         required time                          5.647    
                         arrival time                          -6.212    
  -------------------------------------------------------------------
                         slack                                 -0.565    

Slack (VIOLATED) :        -0.561ns  (required time - arrival time)
  Source:                 inputs/count2_reg[1]_rep__11/C
                            (rising edge-triggered cell FDPE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            inputs/byte_out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_sys_clk_wiz_0 rise@6.667ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.148ns  (logic 2.269ns (31.741%)  route 4.879ns (68.259%))
  Logic Levels:           9  (LUT3=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 5.159 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.550    -0.917    inputs/clk_sys
    SLICE_X42Y23         FDPE                                         r  inputs/count2_reg[1]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDPE (Prop_fdpe_C_Q)         0.478    -0.439 r  inputs/count2_reg[1]_rep__11/Q
                         net (fo=120, routed)         1.607     1.169    inputs/count2_reg[1]_rep__11_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.295     1.464 r  inputs/byte_out[15]_i_1664/O
                         net (fo=1, routed)           0.000     1.464    inputs/byte_out[15]_i_1664_n_0
    SLICE_X56Y23         MUXF7 (Prop_muxf7_I1_O)      0.214     1.678 r  inputs/byte_out_reg[15]_i_770/O
                         net (fo=1, routed)           0.000     1.678    inputs/byte_out_reg[15]_i_770_n_0
    SLICE_X56Y23         MUXF8 (Prop_muxf8_I1_O)      0.088     1.766 r  inputs/byte_out_reg[15]_i_323/O
                         net (fo=1, routed)           1.414     3.180    inputs/byte_out_reg[15]_i_323_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I3_O)        0.319     3.499 r  inputs/byte_out[15]_i_116/O
                         net (fo=1, routed)           0.000     3.499    inputs/byte_out[15]_i_116_n_0
    SLICE_X44Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     3.716 r  inputs/byte_out_reg[15]_i_60/O
                         net (fo=1, routed)           0.000     3.716    inputs/byte_out_reg[15]_i_60_n_0
    SLICE_X44Y31         MUXF8 (Prop_muxf8_I1_O)      0.094     3.810 r  inputs/byte_out_reg[15]_i_32/O
                         net (fo=9, routed)           0.721     4.531    inputs/byte_out_reg[15]_i_32_n_0
    SLICE_X36Y28         LUT3 (Prop_lut3_I2_O)        0.316     4.847 r  inputs/byte_out[14]_i_19/O
                         net (fo=6, routed)           0.659     5.506    inputs/byte_out[14]_i_19_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I5_O)        0.124     5.630 r  inputs/byte_out[12]_i_5/O
                         net (fo=3, routed)           0.478     6.108    inputs/byte_out[12]_i_5_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.124     6.232 r  inputs/byte_out[12]_i_1/O
                         net (fo=1, routed)           0.000     6.232    inputs/byte_out[12]_i_1_n_0
    SLICE_X37Y35         FDCE                                         r  inputs/byte_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.667    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.247    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.043 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.624    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.715 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.443     5.159    inputs/clk_sys
    SLICE_X37Y35         FDCE                                         r  inputs/byte_out_reg[12]/C
                         clock pessimism              0.564     5.722    
                         clock uncertainty           -0.080     5.642    
    SLICE_X37Y35         FDCE (Setup_fdce_C_D)        0.029     5.671    inputs/byte_out_reg[12]
  -------------------------------------------------------------------
                         required time                          5.671    
                         arrival time                          -6.232    
  -------------------------------------------------------------------
                         slack                                 -0.561    

Slack (VIOLATED) :        -0.545ns  (required time - arrival time)
  Source:                 inputs/count2_reg[1]_rep__11/C
                            (rising edge-triggered cell FDPE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            inputs/byte_out_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_sys_clk_wiz_0 rise@6.667ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.062ns  (logic 2.558ns (36.224%)  route 4.504ns (63.776%))
  Logic Levels:           9  (LUT6=4 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 5.158 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.550    -0.917    inputs/clk_sys
    SLICE_X42Y23         FDPE                                         r  inputs/count2_reg[1]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDPE (Prop_fdpe_C_Q)         0.478    -0.439 r  inputs/count2_reg[1]_rep__11/Q
                         net (fo=120, routed)         1.708     1.269    inputs/count2_reg[1]_rep__11_n_0
    SLICE_X34Y12         LUT6 (Prop_lut6_I2_O)        0.295     1.564 r  inputs/byte_out[15]_i_1483/O
                         net (fo=1, routed)           0.000     1.564    inputs/byte_out[15]_i_1483_n_0
    SLICE_X34Y12         MUXF7 (Prop_muxf7_I0_O)      0.209     1.773 r  inputs/byte_out_reg[15]_i_680/O
                         net (fo=1, routed)           0.000     1.773    inputs/byte_out_reg[15]_i_680_n_0
    SLICE_X34Y12         MUXF8 (Prop_muxf8_I1_O)      0.088     1.861 r  inputs/byte_out_reg[15]_i_278/O
                         net (fo=1, routed)           0.924     2.785    inputs/byte_out_reg[15]_i_278_n_0
    SLICE_X33Y21         LUT6 (Prop_lut6_I1_O)        0.319     3.104 r  inputs/byte_out[15]_i_105/O
                         net (fo=1, routed)           0.000     3.104    inputs/byte_out[15]_i_105_n_0
    SLICE_X33Y21         MUXF7 (Prop_muxf7_I0_O)      0.238     3.342 r  inputs/byte_out_reg[15]_i_55/O
                         net (fo=1, routed)           0.000     3.342    inputs/byte_out_reg[15]_i_55_n_0
    SLICE_X33Y21         MUXF8 (Prop_muxf8_I0_O)      0.104     3.446 r  inputs/byte_out_reg[15]_i_30/O
                         net (fo=9, routed)           1.183     4.629    inputs/byte_out_reg[15]_i_30_n_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I1_O)        0.316     4.945 r  inputs/byte_out[11]_i_14/O
                         net (fo=1, routed)           0.000     4.945    inputs/byte_out[11]_i_14_n_0
    SLICE_X35Y35         MUXF7 (Prop_muxf7_I0_O)      0.212     5.157 r  inputs/byte_out_reg[11]_i_6/O
                         net (fo=1, routed)           0.689     5.846    inputs/byte_out_reg[11]_i_6_n_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I4_O)        0.299     6.145 r  inputs/byte_out[11]_i_1/O
                         net (fo=1, routed)           0.000     6.145    inputs/byte_out[11]_i_1_n_0
    SLICE_X35Y35         FDCE                                         r  inputs/byte_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.667    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.247    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.043 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.624    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.715 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.442     5.158    inputs/clk_sys
    SLICE_X35Y35         FDCE                                         r  inputs/byte_out_reg[11]/C
                         clock pessimism              0.492     5.649    
                         clock uncertainty           -0.080     5.569    
    SLICE_X35Y35         FDCE (Setup_fdce_C_D)        0.031     5.600    inputs/byte_out_reg[11]
  -------------------------------------------------------------------
                         required time                          5.600    
                         arrival time                          -6.145    
  -------------------------------------------------------------------
                         slack                                 -0.545    

Slack (VIOLATED) :        -0.539ns  (required time - arrival time)
  Source:                 inputs/count2_reg[1]_rep__11/C
                            (rising edge-triggered cell FDPE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            inputs/byte_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_sys_clk_wiz_0 rise@6.667ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.129ns  (logic 2.269ns (31.829%)  route 4.860ns (68.171%))
  Logic Levels:           9  (LUT3=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 5.158 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.550    -0.917    inputs/clk_sys
    SLICE_X42Y23         FDPE                                         r  inputs/count2_reg[1]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDPE (Prop_fdpe_C_Q)         0.478    -0.439 r  inputs/count2_reg[1]_rep__11/Q
                         net (fo=120, routed)         1.607     1.169    inputs/count2_reg[1]_rep__11_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.295     1.464 r  inputs/byte_out[15]_i_1664/O
                         net (fo=1, routed)           0.000     1.464    inputs/byte_out[15]_i_1664_n_0
    SLICE_X56Y23         MUXF7 (Prop_muxf7_I1_O)      0.214     1.678 r  inputs/byte_out_reg[15]_i_770/O
                         net (fo=1, routed)           0.000     1.678    inputs/byte_out_reg[15]_i_770_n_0
    SLICE_X56Y23         MUXF8 (Prop_muxf8_I1_O)      0.088     1.766 r  inputs/byte_out_reg[15]_i_323/O
                         net (fo=1, routed)           1.414     3.180    inputs/byte_out_reg[15]_i_323_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I3_O)        0.319     3.499 r  inputs/byte_out[15]_i_116/O
                         net (fo=1, routed)           0.000     3.499    inputs/byte_out[15]_i_116_n_0
    SLICE_X44Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     3.716 r  inputs/byte_out_reg[15]_i_60/O
                         net (fo=1, routed)           0.000     3.716    inputs/byte_out_reg[15]_i_60_n_0
    SLICE_X44Y31         MUXF8 (Prop_muxf8_I1_O)      0.094     3.810 r  inputs/byte_out_reg[15]_i_32/O
                         net (fo=9, routed)           0.721     4.531    inputs/byte_out_reg[15]_i_32_n_0
    SLICE_X36Y28         LUT3 (Prop_lut3_I2_O)        0.316     4.847 r  inputs/byte_out[14]_i_19/O
                         net (fo=6, routed)           0.684     5.532    inputs/byte_out[14]_i_19_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.124     5.656 r  inputs/byte_out[4]_i_5/O
                         net (fo=1, routed)           0.432     6.088    inputs/byte_out[4]_i_5_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I4_O)        0.124     6.212 r  inputs/byte_out[4]_i_1/O
                         net (fo=1, routed)           0.000     6.212    inputs/byte_out[4]_i_1_n_0
    SLICE_X39Y34         FDCE                                         r  inputs/byte_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.667    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.247    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.043 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.624    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.715 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.442     5.158    inputs/clk_sys
    SLICE_X39Y34         FDCE                                         r  inputs/byte_out_reg[4]/C
                         clock pessimism              0.564     5.721    
                         clock uncertainty           -0.080     5.641    
    SLICE_X39Y34         FDCE (Setup_fdce_C_D)        0.032     5.673    inputs/byte_out_reg[4]
  -------------------------------------------------------------------
                         required time                          5.673    
                         arrival time                          -6.212    
  -------------------------------------------------------------------
                         slack                                 -0.539    

Slack (VIOLATED) :        -0.533ns  (required time - arrival time)
  Source:                 inputs/count2_reg[1]_rep__8/C
                            (rising edge-triggered cell FDPE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            inputs/byte_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_sys_clk_wiz_0 rise@6.667ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 2.108ns (29.968%)  route 4.926ns (70.032%))
  Logic Levels:           9  (LUT3=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 5.158 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.563    -0.904    inputs/clk_sys
    SLICE_X15Y33         FDPE                                         r  inputs/count2_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDPE (Prop_fdpe_C_Q)         0.456    -0.448 r  inputs/count2_reg[1]_rep__8/Q
                         net (fo=120, routed)         1.592     1.145    inputs/count2_reg[1]_rep__8_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I2_O)        0.124     1.269 r  inputs/byte_out[15]_i_911/O
                         net (fo=1, routed)           0.000     1.269    inputs/byte_out[15]_i_911_n_0
    SLICE_X13Y21         MUXF7 (Prop_muxf7_I0_O)      0.212     1.481 r  inputs/byte_out_reg[15]_i_394/O
                         net (fo=1, routed)           0.000     1.481    inputs/byte_out_reg[15]_i_394_n_0
    SLICE_X13Y21         MUXF8 (Prop_muxf8_I1_O)      0.094     1.575 r  inputs/byte_out_reg[15]_i_135/O
                         net (fo=1, routed)           1.266     2.841    inputs/byte_out_reg[15]_i_135_n_0
    SLICE_X30Y30         LUT6 (Prop_lut6_I3_O)        0.316     3.157 r  inputs/byte_out[15]_i_69/O
                         net (fo=1, routed)           0.000     3.157    inputs/byte_out[15]_i_69_n_0
    SLICE_X30Y30         MUXF7 (Prop_muxf7_I0_O)      0.241     3.398 r  inputs/byte_out_reg[15]_i_37/O
                         net (fo=1, routed)           0.000     3.398    inputs/byte_out_reg[15]_i_37_n_0
    SLICE_X30Y30         MUXF8 (Prop_muxf8_I0_O)      0.098     3.496 r  inputs/byte_out_reg[15]_i_21/O
                         net (fo=9, routed)           0.568     4.064    inputs/byte_out_reg[15]_i_21_n_0
    SLICE_X31Y30         LUT3 (Prop_lut3_I0_O)        0.319     4.383 r  inputs/byte_out[14]_i_14/O
                         net (fo=6, routed)           0.928     5.311    inputs/byte_out[14]_i_14_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I3_O)        0.124     5.435 r  inputs/byte_out[12]_i_4/O
                         net (fo=3, routed)           0.571     6.007    inputs/byte_out[12]_i_4_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.131 r  inputs/byte_out[8]_i_1/O
                         net (fo=1, routed)           0.000     6.131    inputs/byte_out[8]_i_1_n_0
    SLICE_X39Y34         FDCE                                         r  inputs/byte_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.667    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.247    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.043 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.624    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.715 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.442     5.158    inputs/clk_sys
    SLICE_X39Y34         FDCE                                         r  inputs/byte_out_reg[8]/C
                         clock pessimism              0.492     5.649    
                         clock uncertainty           -0.080     5.569    
    SLICE_X39Y34         FDCE (Setup_fdce_C_D)        0.029     5.598    inputs/byte_out_reg[8]
  -------------------------------------------------------------------
                         required time                          5.598    
                         arrival time                          -6.131    
  -------------------------------------------------------------------
                         slack                                 -0.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final4_S_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/step2i_S_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.279ns (54.760%)  route 0.230ns (45.240%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.591    -0.556    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X2Y95          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final4_S_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164    -0.392 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final4_S_reg[4]/Q
                         net (fo=1, routed)           0.230    -0.162    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final4_S[4]
    SLICE_X2Y101         LUT2 (Prop_lut2_I1_O)        0.045    -0.117 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/step2i_S[7]_i_5/O
                         net (fo=1, routed)           0.000    -0.117    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/step2i_S[7]_i_5_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.047 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/step2i_S_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.047    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/step2i[4]
    SLICE_X2Y101         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/step2i_S_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.949    -0.706    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X2Y101         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/step2i_S_reg[4]/C
                         clock pessimism              0.503    -0.203    
    SLICE_X2Y101         FDCE (Hold_fdce_C_D)         0.134    -0.069    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/step2i_S_reg[4]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 inputs/shift_reg_buffer_reg[7400]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            inputs/shift_reg_buffer_reg[5352]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.001%)  route 0.230ns (61.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.558    -0.589    inputs/clk_sys
    SLICE_X36Y58         FDCE                                         r  inputs/shift_reg_buffer_reg[7400]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  inputs/shift_reg_buffer_reg[7400]/Q
                         net (fo=2, routed)           0.230    -0.218    inputs/shift_reg_buffer[7400]
    SLICE_X31Y57         FDCE                                         r  inputs/shift_reg_buffer_reg[5352]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.826    -0.828    inputs/clk_sys
    SLICE_X31Y57         FDCE                                         r  inputs/shift_reg_buffer_reg[5352]/C
                         clock pessimism              0.503    -0.325    
    SLICE_X31Y57         FDCE (Hold_fdce_C_D)         0.076    -0.249    inputs/shift_reg_buffer_reg[5352]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 inputs/shift_reg_buffer_reg[5536]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            inputs/shift_reg_buffer_reg[3488]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.148ns (46.886%)  route 0.168ns (53.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.559    -0.588    inputs/clk_sys
    SLICE_X34Y51         FDCE                                         r  inputs/shift_reg_buffer_reg[5536]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDCE (Prop_fdce_C_Q)         0.148    -0.440 r  inputs/shift_reg_buffer_reg[5536]/Q
                         net (fo=2, routed)           0.168    -0.272    inputs/shift_reg_buffer[5536]
    SLICE_X36Y51         FDCE                                         r  inputs/shift_reg_buffer_reg[3488]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.828    -0.826    inputs/clk_sys
    SLICE_X36Y51         FDCE                                         r  inputs/shift_reg_buffer_reg[3488]/C
                         clock pessimism              0.503    -0.323    
    SLICE_X36Y51         FDCE (Hold_fdce_C_D)         0.017    -0.306    inputs/shift_reg_buffer_reg[3488]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 inputs/shift_reg_buffer_reg[5677]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            inputs/shift_reg_buffer_reg[3629]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.698%)  route 0.203ns (61.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.561    -0.586    inputs/clk_sys
    SLICE_X44Y50         FDCE                                         r  inputs/shift_reg_buffer_reg[5677]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDCE (Prop_fdce_C_Q)         0.128    -0.458 r  inputs/shift_reg_buffer_reg[5677]/Q
                         net (fo=2, routed)           0.203    -0.255    inputs/shift_reg_buffer[5677]
    SLICE_X43Y45         FDCE                                         r  inputs/shift_reg_buffer_reg[3629]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.835    -0.820    inputs/clk_sys
    SLICE_X43Y45         FDCE                                         r  inputs/shift_reg_buffer_reg[3629]/C
                         clock pessimism              0.508    -0.312    
    SLICE_X43Y45         FDCE (Hold_fdce_C_D)         0.018    -0.294    inputs/shift_reg_buffer_reg[3629]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 inputs/shift_reg_buffer_reg[7236]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            inputs/shift_reg_buffer_reg[5188]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.941%)  route 0.227ns (58.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.563    -0.584    inputs/clk_sys
    SLICE_X12Y52         FDCE                                         r  inputs/shift_reg_buffer_reg[7236]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.420 r  inputs/shift_reg_buffer_reg[7236]/Q
                         net (fo=2, routed)           0.227    -0.193    inputs/shift_reg_buffer[7236]
    SLICE_X14Y48         FDCE                                         r  inputs/shift_reg_buffer_reg[5188]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.839    -0.816    inputs/clk_sys
    SLICE_X14Y48         FDCE                                         r  inputs/shift_reg_buffer_reg[5188]/C
                         clock pessimism              0.508    -0.308    
    SLICE_X14Y48         FDCE (Hold_fdce_C_D)         0.076    -0.232    inputs/shift_reg_buffer_reg[5188]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 inputs/shift_reg_buffer_reg[5731]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            inputs/shift_reg_buffer_reg[3683]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.876%)  route 0.210ns (62.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.560    -0.587    inputs/clk_sys
    SLICE_X41Y50         FDCE                                         r  inputs/shift_reg_buffer_reg[5731]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDCE (Prop_fdce_C_Q)         0.128    -0.459 r  inputs/shift_reg_buffer_reg[5731]/Q
                         net (fo=2, routed)           0.210    -0.249    inputs/shift_reg_buffer[5731]
    SLICE_X41Y47         FDCE                                         r  inputs/shift_reg_buffer_reg[3683]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.836    -0.819    inputs/clk_sys
    SLICE_X41Y47         FDCE                                         r  inputs/shift_reg_buffer_reg[3683]/C
                         clock pessimism              0.508    -0.311    
    SLICE_X41Y47         FDCE (Hold_fdce_C_D)         0.018    -0.293    inputs/shift_reg_buffer_reg[3683]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 inputs/shift_reg_buffer_reg[5332]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            inputs/shift_reg_buffer_reg[3284]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.795%)  route 0.171ns (57.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.559    -0.588    inputs/clk_sys
    SLICE_X36Y55         FDCE                                         r  inputs/shift_reg_buffer_reg[5332]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.128    -0.460 r  inputs/shift_reg_buffer_reg[5332]/Q
                         net (fo=2, routed)           0.171    -0.289    inputs/shift_reg_buffer[5332]
    SLICE_X35Y54         FDCE                                         r  inputs/shift_reg_buffer_reg[3284]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.826    -0.828    inputs/clk_sys
    SLICE_X35Y54         FDCE                                         r  inputs/shift_reg_buffer_reg[3284]/C
                         clock pessimism              0.503    -0.325    
    SLICE_X35Y54         FDCE (Hold_fdce_C_D)        -0.008    -0.333    inputs/shift_reg_buffer_reg[3284]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 inputs/shift_reg_buffer_reg[3290]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            inputs/shift_reg_buffer_reg[1242]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.641%)  route 0.195ns (54.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.558    -0.589    inputs/clk_sys
    SLICE_X34Y53         FDCE                                         r  inputs/shift_reg_buffer_reg[3290]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDCE (Prop_fdce_C_Q)         0.164    -0.425 r  inputs/shift_reg_buffer_reg[3290]/Q
                         net (fo=2, routed)           0.195    -0.230    inputs/shift_reg_buffer[3290]
    SLICE_X36Y53         FDCE                                         r  inputs/shift_reg_buffer_reg[1242]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.827    -0.827    inputs/clk_sys
    SLICE_X36Y53         FDCE                                         r  inputs/shift_reg_buffer_reg[1242]/C
                         clock pessimism              0.503    -0.324    
    SLICE_X36Y53         FDCE (Hold_fdce_C_D)         0.047    -0.277    inputs/shift_reg_buffer_reg[1242]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 inputs/shift_reg_buffer_reg[7877]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            inputs/shift_reg_buffer_reg[5829]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.842%)  route 0.232ns (62.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.563    -0.584    inputs/clk_sys
    SLICE_X55Y51         FDCE                                         r  inputs/shift_reg_buffer_reg[7877]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.443 r  inputs/shift_reg_buffer_reg[7877]/Q
                         net (fo=2, routed)           0.232    -0.212    inputs/shift_reg_buffer[7877]
    SLICE_X53Y49         FDCE                                         r  inputs/shift_reg_buffer_reg[5829]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.840    -0.815    inputs/clk_sys
    SLICE_X53Y49         FDCE                                         r  inputs/shift_reg_buffer_reg[5829]/C
                         clock pessimism              0.508    -0.307    
    SLICE_X53Y49         FDCE (Hold_fdce_C_D)         0.047    -0.260    inputs/shift_reg_buffer_reg[5829]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 inputs/shift_reg_buffer_reg[7373]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            inputs/shift_reg_buffer_reg[5325]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.756%)  route 0.243ns (63.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.558    -0.589    inputs/clk_sys
    SLICE_X36Y58         FDCE                                         r  inputs/shift_reg_buffer_reg[7373]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  inputs/shift_reg_buffer_reg[7373]/Q
                         net (fo=2, routed)           0.243    -0.206    inputs/shift_reg_buffer[7373]
    SLICE_X33Y57         FDCE                                         r  inputs/shift_reg_buffer_reg[5325]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.826    -0.828    inputs/clk_sys
    SLICE_X33Y57         FDCE                                         r  inputs/shift_reg_buffer_reg[5325]/C
                         clock pessimism              0.503    -0.325    
    SLICE_X33Y57         FDCE (Hold_fdce_C_D)         0.071    -0.254    inputs/shift_reg_buffer_reg[5325]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys_clk_wiz_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X0Y41      Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/mult1_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X0Y39      Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/mult2_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X0Y40      Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/mult3_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X0Y37      Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/mult4_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X0Y44      Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/mult1_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X1Y44      Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/mult2_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X1Y46      Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/mult3_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X1Y45      Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/mult4_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         6.667       2.980      DSP48_X1Y38      Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         6.667       2.980      DSP48_X0Y36      Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.333       2.833      SLICE_X38Y83     clk_mic_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.333       2.833      SLICE_X38Y83     clk_mic_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.333       2.833      SLICE_X42Y83     clock_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.333       2.833      SLICE_X42Y83     clock_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.333       2.833      SLICE_X42Y85     clock_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.333       2.833      SLICE_X42Y85     clock_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.333       2.833      SLICE_X40Y85     clock_count_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.333       2.833      SLICE_X40Y85     clock_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.333       2.833      SLICE_X42Y85     clock_count_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.333       2.833      SLICE_X42Y85     clock_count_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.333       2.833      SLICE_X38Y83     clk_mic_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.333       2.833      SLICE_X38Y83     clk_mic_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.333       2.833      SLICE_X42Y83     clock_count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.333       2.833      SLICE_X42Y83     clock_count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.333       2.833      SLICE_X42Y85     clock_count_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.333       2.833      SLICE_X42Y85     clock_count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.333       2.833      SLICE_X40Y85     clock_count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.333       2.833      SLICE_X40Y85     clock_count_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.333       2.833      SLICE_X42Y85     clock_count_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.333       2.833      SLICE_X42Y85     clock_count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   CLOCK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_sys_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.684ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            inputs/count2_reg[0]_rep__11/PRE
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_sys_clk_wiz_0 rise@6.667ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.702ns  (logic 0.642ns (11.259%)  route 5.060ns (88.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 5.156 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.734    -0.733    Series_recombination_loop/clk_sys
    SLICE_X34Y102        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.215 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           1.342     1.128    Series_recombination_loop/FFT_RESETs
    SLICE_X36Y82         LUT2 (Prop_lut2_I1_O)        0.124     1.252 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=118, routed)         3.718     4.970    inputs/hold_reg[1]_0
    SLICE_X11Y27         FDPE                                         f  inputs/count2_reg[0]_rep__11/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.667    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.247    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.043 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.624    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.715 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.440     5.156    inputs/clk_sys
    SLICE_X11Y27         FDPE                                         r  inputs/count2_reg[0]_rep__11/C
                         clock pessimism              0.485     5.640    
                         clock uncertainty           -0.080     5.560    
    SLICE_X11Y27         FDPE (Recov_fdpe_C_PRE)     -0.359     5.201    inputs/count2_reg[0]_rep__11
  -------------------------------------------------------------------
                         required time                          5.201    
                         arrival time                          -4.970    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[12]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_sys_clk_wiz_0 rise@6.667ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 0.671ns (12.343%)  route 4.765ns (87.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 5.216 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.734    -0.733    Series_recombination_loop/clk_sys
    SLICE_X34Y102        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.215 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.996     0.782    Series_recombination_loop/FFT_RESETs
    SLICE_X30Y103        LUT2 (Prop_lut2_I1_O)        0.153     0.935 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=587, routed)         3.769     4.704    DFTBD_RAMs/ADDRESS1_reg[4]_0
    SLICE_X7Y61          FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.667    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.247    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.043 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.624    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.715 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.501     5.216    DFTBD_RAMs/clk_sys
    SLICE_X7Y61          FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[12]/C
                         clock pessimism              0.493     5.708    
                         clock uncertainty           -0.080     5.628    
    SLICE_X7Y61          FDCE (Recov_fdce_C_CLR)     -0.612     5.016    DFTBD_RAMs/DFTBD12_reg[12]
  -------------------------------------------------------------------
                         required time                          5.016    
                         arrival time                          -4.704    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[13]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_sys_clk_wiz_0 rise@6.667ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 0.671ns (12.343%)  route 4.765ns (87.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 5.216 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.734    -0.733    Series_recombination_loop/clk_sys
    SLICE_X34Y102        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.215 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.996     0.782    Series_recombination_loop/FFT_RESETs
    SLICE_X30Y103        LUT2 (Prop_lut2_I1_O)        0.153     0.935 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=587, routed)         3.769     4.704    DFTBD_RAMs/ADDRESS1_reg[4]_0
    SLICE_X7Y61          FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.667    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.247    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.043 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.624    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.715 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.501     5.216    DFTBD_RAMs/clk_sys
    SLICE_X7Y61          FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[13]/C
                         clock pessimism              0.493     5.708    
                         clock uncertainty           -0.080     5.628    
    SLICE_X7Y61          FDCE (Recov_fdce_C_CLR)     -0.612     5.016    DFTBD_RAMs/DFTBD12_reg[13]
  -------------------------------------------------------------------
                         required time                          5.016    
                         arrival time                          -4.704    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[14]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_sys_clk_wiz_0 rise@6.667ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 0.671ns (12.343%)  route 4.765ns (87.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 5.216 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.734    -0.733    Series_recombination_loop/clk_sys
    SLICE_X34Y102        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.215 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.996     0.782    Series_recombination_loop/FFT_RESETs
    SLICE_X30Y103        LUT2 (Prop_lut2_I1_O)        0.153     0.935 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=587, routed)         3.769     4.704    DFTBD_RAMs/ADDRESS1_reg[4]_0
    SLICE_X7Y61          FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.667    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.247    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.043 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.624    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.715 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.501     5.216    DFTBD_RAMs/clk_sys
    SLICE_X7Y61          FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[14]/C
                         clock pessimism              0.493     5.708    
                         clock uncertainty           -0.080     5.628    
    SLICE_X7Y61          FDCE (Recov_fdce_C_CLR)     -0.612     5.016    DFTBD_RAMs/DFTBD12_reg[14]
  -------------------------------------------------------------------
                         required time                          5.016    
                         arrival time                          -4.704    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[15]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_sys_clk_wiz_0 rise@6.667ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 0.671ns (12.343%)  route 4.765ns (87.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 5.216 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.734    -0.733    Series_recombination_loop/clk_sys
    SLICE_X34Y102        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.215 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.996     0.782    Series_recombination_loop/FFT_RESETs
    SLICE_X30Y103        LUT2 (Prop_lut2_I1_O)        0.153     0.935 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=587, routed)         3.769     4.704    DFTBD_RAMs/ADDRESS1_reg[4]_0
    SLICE_X7Y61          FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.667    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.247    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.043 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.624    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.715 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.501     5.216    DFTBD_RAMs/clk_sys
    SLICE_X7Y61          FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[15]/C
                         clock pessimism              0.493     5.708    
                         clock uncertainty           -0.080     5.628    
    SLICE_X7Y61          FDCE (Recov_fdce_C_CLR)     -0.612     5.016    DFTBD_RAMs/DFTBD12_reg[15]
  -------------------------------------------------------------------
                         required time                          5.016    
                         arrival time                          -4.704    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[0]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_sys_clk_wiz_0 rise@6.667ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.437ns  (logic 0.671ns (12.342%)  route 4.766ns (87.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 5.218 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.734    -0.733    Series_recombination_loop/clk_sys
    SLICE_X34Y102        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.215 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.996     0.782    Series_recombination_loop/FFT_RESETs
    SLICE_X30Y103        LUT2 (Prop_lut2_I1_O)        0.153     0.935 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=587, routed)         3.770     4.704    DFTBD_RAMs/ADDRESS1_reg[4]_0
    SLICE_X7Y58          FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.667    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.247    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.043 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.624    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.715 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.503     5.218    DFTBD_RAMs/clk_sys
    SLICE_X7Y58          FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[0]/C
                         clock pessimism              0.493     5.710    
                         clock uncertainty           -0.080     5.630    
    SLICE_X7Y58          FDCE (Recov_fdce_C_CLR)     -0.612     5.018    DFTBD_RAMs/DFTBD12_reg[0]
  -------------------------------------------------------------------
                         required time                          5.018    
                         arrival time                          -4.704    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[1]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_sys_clk_wiz_0 rise@6.667ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.437ns  (logic 0.671ns (12.342%)  route 4.766ns (87.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 5.218 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.734    -0.733    Series_recombination_loop/clk_sys
    SLICE_X34Y102        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.215 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.996     0.782    Series_recombination_loop/FFT_RESETs
    SLICE_X30Y103        LUT2 (Prop_lut2_I1_O)        0.153     0.935 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=587, routed)         3.770     4.704    DFTBD_RAMs/ADDRESS1_reg[4]_0
    SLICE_X7Y58          FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.667    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.247    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.043 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.624    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.715 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.503     5.218    DFTBD_RAMs/clk_sys
    SLICE_X7Y58          FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[1]/C
                         clock pessimism              0.493     5.710    
                         clock uncertainty           -0.080     5.630    
    SLICE_X7Y58          FDCE (Recov_fdce_C_CLR)     -0.612     5.018    DFTBD_RAMs/DFTBD12_reg[1]
  -------------------------------------------------------------------
                         required time                          5.018    
                         arrival time                          -4.704    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[2]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_sys_clk_wiz_0 rise@6.667ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.437ns  (logic 0.671ns (12.342%)  route 4.766ns (87.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 5.218 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.734    -0.733    Series_recombination_loop/clk_sys
    SLICE_X34Y102        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.215 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.996     0.782    Series_recombination_loop/FFT_RESETs
    SLICE_X30Y103        LUT2 (Prop_lut2_I1_O)        0.153     0.935 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=587, routed)         3.770     4.704    DFTBD_RAMs/ADDRESS1_reg[4]_0
    SLICE_X7Y58          FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.667    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.247    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.043 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.624    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.715 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.503     5.218    DFTBD_RAMs/clk_sys
    SLICE_X7Y58          FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[2]/C
                         clock pessimism              0.493     5.710    
                         clock uncertainty           -0.080     5.630    
    SLICE_X7Y58          FDCE (Recov_fdce_C_CLR)     -0.612     5.018    DFTBD_RAMs/DFTBD12_reg[2]
  -------------------------------------------------------------------
                         required time                          5.018    
                         arrival time                          -4.704    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[3]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_sys_clk_wiz_0 rise@6.667ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.437ns  (logic 0.671ns (12.342%)  route 4.766ns (87.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 5.218 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.734    -0.733    Series_recombination_loop/clk_sys
    SLICE_X34Y102        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.215 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.996     0.782    Series_recombination_loop/FFT_RESETs
    SLICE_X30Y103        LUT2 (Prop_lut2_I1_O)        0.153     0.935 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=587, routed)         3.770     4.704    DFTBD_RAMs/ADDRESS1_reg[4]_0
    SLICE_X7Y58          FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.667    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.247    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.043 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.624    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.715 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.503     5.218    DFTBD_RAMs/clk_sys
    SLICE_X7Y58          FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[3]/C
                         clock pessimism              0.493     5.710    
                         clock uncertainty           -0.080     5.630    
    SLICE_X7Y58          FDCE (Recov_fdce_C_CLR)     -0.612     5.018    DFTBD_RAMs/DFTBD12_reg[3]
  -------------------------------------------------------------------
                         required time                          5.018    
                         arrival time                          -4.704    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[16]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_sys_clk_wiz_0 rise@6.667ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.433ns  (logic 0.671ns (12.350%)  route 4.762ns (87.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 5.215 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.734    -0.733    Series_recombination_loop/clk_sys
    SLICE_X34Y102        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.215 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.996     0.782    Series_recombination_loop/FFT_RESETs
    SLICE_X30Y103        LUT2 (Prop_lut2_I1_O)        0.153     0.935 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=587, routed)         3.766     4.701    DFTBD_RAMs/ADDRESS1_reg[4]_0
    SLICE_X7Y62          FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.667    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.247    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.043 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.624    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.715 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.500     5.215    DFTBD_RAMs/clk_sys
    SLICE_X7Y62          FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[16]/C
                         clock pessimism              0.493     5.707    
                         clock uncertainty           -0.080     5.627    
    SLICE_X7Y62          FDCE (Recov_fdce_C_CLR)     -0.612     5.015    DFTBD_RAMs/DFTBD12_reg[16]
  -------------------------------------------------------------------
                         required time                          5.015    
                         arrival time                          -4.701    
  -------------------------------------------------------------------
                         slack                                  0.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[6]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.746%)  route 0.669ns (78.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.642    -0.505    Series_recombination_loop/clk_sys
    SLICE_X31Y101        FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          0.314    -0.049    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X32Y100        LUT2 (Prop_lut2_I1_O)        0.045    -0.004 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         0.355     0.351    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/AR[0]
    SLICE_X37Y101        FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.915    -0.740    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X37Y101        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[6]/C
                         clock pessimism              0.499    -0.241    
    SLICE_X37Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.333    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[6]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[9]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.186ns (21.032%)  route 0.698ns (78.968%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.642    -0.505    Series_recombination_loop/clk_sys
    SLICE_X31Y101        FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          0.314    -0.049    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X32Y100        LUT2 (Prop_lut2_I1_O)        0.045    -0.004 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         0.384     0.380    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/AR[0]
    SLICE_X39Y100        FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.915    -0.740    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X39Y100        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[9]/C
                         clock pessimism              0.499    -0.241    
    SLICE_X39Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.333    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[9]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/Pouts_reg[10]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.186ns (20.734%)  route 0.711ns (79.266%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.642    -0.505    Series_recombination_loop/clk_sys
    SLICE_X31Y101        FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          0.314    -0.049    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X32Y100        LUT2 (Prop_lut2_I1_O)        0.045    -0.004 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         0.397     0.392    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/AR[0]
    SLICE_X41Y100        FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/Pouts_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.915    -0.740    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X41Y100        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/Pouts_reg[10]/C
                         clock pessimism              0.499    -0.241    
    SLICE_X41Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.333    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/Pouts_reg[10]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/Pouts_reg[11]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.186ns (20.734%)  route 0.711ns (79.266%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.642    -0.505    Series_recombination_loop/clk_sys
    SLICE_X31Y101        FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          0.314    -0.049    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X32Y100        LUT2 (Prop_lut2_I1_O)        0.045    -0.004 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         0.397     0.392    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/AR[0]
    SLICE_X41Y100        FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/Pouts_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.915    -0.740    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X41Y100        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/Pouts_reg[11]/C
                         clock pessimism              0.499    -0.241    
    SLICE_X41Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.333    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/Pouts_reg[11]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTSIs_reg[41]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.186ns (26.287%)  route 0.522ns (73.713%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.642    -0.505    Series_recombination_loop/clk_sys
    SLICE_X31Y101        FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          0.314    -0.049    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X32Y100        LUT2 (Prop_lut2_I1_O)        0.045    -0.004 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         0.207     0.203    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X33Y100        FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTSIs_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.915    -0.740    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X33Y100        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTSIs_reg[41]/C
                         clock pessimism              0.251    -0.489    
    SLICE_X33Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.581    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTSIs_reg[41]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[25]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.186ns (20.623%)  route 0.716ns (79.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.642    -0.505    Series_recombination_loop/clk_sys
    SLICE_X31Y101        FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          0.314    -0.049    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X32Y100        LUT2 (Prop_lut2_I1_O)        0.045    -0.004 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         0.402     0.397    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/AR[0]
    SLICE_X12Y96         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.831    -0.823    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X12Y96         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[25]/C
                         clock pessimism              0.503    -0.320    
    SLICE_X12Y96         FDCE (Remov_fdce_C_CLR)     -0.067    -0.387    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[25]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                           0.397    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[26]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.186ns (20.623%)  route 0.716ns (79.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.642    -0.505    Series_recombination_loop/clk_sys
    SLICE_X31Y101        FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          0.314    -0.049    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X32Y100        LUT2 (Prop_lut2_I1_O)        0.045    -0.004 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         0.402     0.397    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/AR[0]
    SLICE_X12Y96         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.831    -0.823    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X12Y96         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[26]/C
                         clock pessimism              0.503    -0.320    
    SLICE_X12Y96         FDCE (Remov_fdce_C_CLR)     -0.067    -0.387    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[26]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                           0.397    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[27]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.186ns (20.623%)  route 0.716ns (79.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.642    -0.505    Series_recombination_loop/clk_sys
    SLICE_X31Y101        FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          0.314    -0.049    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X32Y100        LUT2 (Prop_lut2_I1_O)        0.045    -0.004 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         0.402     0.397    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/AR[0]
    SLICE_X12Y96         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.831    -0.823    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X12Y96         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[27]/C
                         clock pessimism              0.503    -0.320    
    SLICE_X12Y96         FDCE (Remov_fdce_C_CLR)     -0.067    -0.387    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[27]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                           0.397    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[28]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.186ns (20.623%)  route 0.716ns (79.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.642    -0.505    Series_recombination_loop/clk_sys
    SLICE_X31Y101        FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          0.314    -0.049    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X32Y100        LUT2 (Prop_lut2_I1_O)        0.045    -0.004 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         0.402     0.397    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/AR[0]
    SLICE_X12Y96         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.831    -0.823    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X12Y96         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[28]/C
                         clock pessimism              0.503    -0.320    
    SLICE_X12Y96         FDCE (Remov_fdce_C_CLR)     -0.067    -0.387    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[28]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                           0.397    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[31]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.186ns (20.623%)  route 0.716ns (79.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.642    -0.505    Series_recombination_loop/clk_sys
    SLICE_X31Y101        FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          0.314    -0.049    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X32Y100        LUT2 (Prop_lut2_I1_O)        0.045    -0.004 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         0.402     0.397    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/AR[0]
    SLICE_X12Y96         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.831    -0.823    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X12Y96         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[31]/C
                         clock pessimism              0.503    -0.320    
    SLICE_X12Y96         FDCE (Remov_fdce_C_CLR)     -0.067    -0.387    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[31]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                           0.397    
  -------------------------------------------------------------------
                         slack                                  0.785    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/read_en_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.728ns  (logic 0.609ns (35.234%)  route 1.119ns (64.766%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X36Y82         FDCE (Prop_fdce_C_Q)         0.459     0.459 f  inputs/read_en_reg/Q
                         net (fo=7, routed)           0.535     0.994    inputs/read_en
    SLICE_X36Y82         LUT2 (Prop_lut2_I1_O)        0.150     1.144 f  inputs/read_en_i_1/O
                         net (fo=1, routed)           0.584     1.728    inputs/read_en_i_1_n_0
    SLICE_X36Y82         FDCE                                         f  inputs/read_en_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[2048]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.711ns  (logic 0.583ns (34.066%)  route 1.128ns (65.934%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X36Y82         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  inputs/read_en_reg/Q
                         net (fo=7, routed)           1.128     1.587    inputs/read_en
    SLICE_X42Y80         LUT3 (Prop_lut3_I1_O)        0.124     1.711 r  inputs/Mic_shift_reg_input[2048]_i_1/O
                         net (fo=1, routed)           0.000     1.711    inputs/Mic_shift_reg_input[2048]_i_1_n_0
    SLICE_X42Y80         FDCE                                         r  inputs/Mic_shift_reg_input_reg[2048]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/Mic_shift_reg_input_reg[2048]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.973ns  (logic 0.000ns (0.000%)  route 0.973ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11359, unset)        0.973     0.973    inputs/rst
    SLICE_X42Y80         FDCE                                         f  inputs/Mic_shift_reg_input_reg[2048]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/start_count_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.973ns  (logic 0.000ns (0.000%)  route 0.973ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11359, unset)        0.973     0.973    inputs/rst
    SLICE_X32Y71         LDCE                                         f  inputs/start_count_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputs/Mic_shift_reg_input_reg[2048]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[2048]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.212ns (54.738%)  route 0.175ns (45.262%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDCE                         0.000     0.000 r  inputs/Mic_shift_reg_input_reg[2048]/C
    SLICE_X42Y80         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  inputs/Mic_shift_reg_input_reg[2048]/Q
                         net (fo=2, routed)           0.175     0.342    inputs/p_0_in__0[2047]
    SLICE_X42Y80         LUT3 (Prop_lut3_I0_O)        0.045     0.387 r  inputs/Mic_shift_reg_input[2048]_i_1/O
                         net (fo=1, routed)           0.000     0.387    inputs/Mic_shift_reg_input[2048]_i_1_n_0
    SLICE_X42Y80         FDCE                                         r  inputs/Mic_shift_reg_input_reg[2048]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/Mic_shift_reg_input_reg[2048]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11359, unset)        0.410     0.410    inputs/rst
    SLICE_X42Y80         FDCE                                         f  inputs/Mic_shift_reg_input_reg[2048]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/start_count_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11359, unset)        0.410     0.410    inputs/rst
    SLICE_X32Y71         LDCE                                         f  inputs/start_count_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/read_en_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.573ns  (logic 0.188ns (32.784%)  route 0.385ns (67.216%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X36Y82         FDCE (Prop_fdce_C_Q)         0.146     0.146 f  inputs/read_en_reg/Q
                         net (fo=7, routed)           0.198     0.344    inputs/read_en
    SLICE_X36Y82         LUT2 (Prop_lut2_I1_O)        0.042     0.386 f  inputs/read_en_i_1/O
                         net (fo=1, routed)           0.187     0.573    inputs/read_en_i_1_n_0
    SLICE_X36Y82         FDCE                                         f  inputs/read_en_reg/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_sys_clk_wiz_0
  To Clock:  

Max Delay           188 Endpoints
Min Delay           188 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Series_recombination_loop/Write_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            write_flag
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.734    -0.733    Series_recombination_loop/clk_sys
    SLICE_X30Y103        FDRE                                         r  Series_recombination_loop/Write_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.215 r  Series_recombination_loop/Write_flag_reg/Q
                         net (fo=1, unset)            0.973     0.758    write_flag
                                                                      r  write_flag (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            outI[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.392ns  (logic 0.419ns (30.101%)  route 0.973ns (69.899%))
  Logic Levels:           0  
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.808    -0.659    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X3Y100         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.419    -0.240 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[0]/Q
                         net (fo=0)                   0.973     0.733    outI[0]
                                                                      r  outI[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            outI[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.392ns  (logic 0.419ns (30.101%)  route 0.973ns (69.899%))
  Logic Levels:           0  
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.808    -0.659    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X3Y102         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.419    -0.240 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[10]/Q
                         net (fo=0)                   0.973     0.733    outI[10]
                                                                      r  outI[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            outI[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.392ns  (logic 0.419ns (30.101%)  route 0.973ns (69.899%))
  Logic Levels:           0  
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.808    -0.659    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X3Y102         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.419    -0.240 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[11]/Q
                         net (fo=0)                   0.973     0.733    outI[11]
                                                                      r  outI[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            outI[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.392ns  (logic 0.419ns (30.101%)  route 0.973ns (69.899%))
  Logic Levels:           0  
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.808    -0.659    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X3Y100         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.419    -0.240 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[1]/Q
                         net (fo=0)                   0.973     0.733    outI[1]
                                                                      r  outI[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            outI[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.392ns  (logic 0.419ns (30.101%)  route 0.973ns (69.899%))
  Logic Levels:           0  
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.808    -0.659    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X3Y100         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.419    -0.240 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[2]/Q
                         net (fo=0)                   0.973     0.733    outI[2]
                                                                      r  outI[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            outI[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.392ns  (logic 0.419ns (30.101%)  route 0.973ns (69.899%))
  Logic Levels:           0  
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.808    -0.659    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X3Y100         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.419    -0.240 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[3]/Q
                         net (fo=0)                   0.973     0.733    outI[3]
                                                                      r  outI[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            outI[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.392ns  (logic 0.419ns (30.101%)  route 0.973ns (69.899%))
  Logic Levels:           0  
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.808    -0.659    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X3Y101         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.419    -0.240 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[4]/Q
                         net (fo=0)                   0.973     0.733    outI[4]
                                                                      r  outI[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            outI[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.392ns  (logic 0.419ns (30.101%)  route 0.973ns (69.899%))
  Logic Levels:           0  
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.808    -0.659    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X3Y101         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.419    -0.240 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[5]/Q
                         net (fo=0)                   0.973     0.733    outI[5]
                                                                      r  outI[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            outI[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.392ns  (logic 0.419ns (30.101%)  route 0.973ns (69.899%))
  Logic Levels:           0  
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.808    -0.659    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X3Y101         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.419    -0.240 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[6]/Q
                         net (fo=0)                   0.973     0.733    outI[6]
                                                                      r  outI[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            order_out[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.434    -1.518    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X28Y96         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.337    -1.181 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[2]/Q
                         net (fo=0)                   0.924    -0.256    order_out[0][2]
                                                                      r  order_out[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            order_out[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.434    -1.518    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X28Y96         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.337    -1.181 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[4]/Q
                         net (fo=0)                   0.924    -0.256    order_out[0][4]
                                                                      r  order_out[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            order_out[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.434    -1.518    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X28Y96         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.337    -1.181 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[6]/Q
                         net (fo=0)                   0.924    -0.256    order_out[0][6]
                                                                      r  order_out[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            order_out[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.436    -1.516    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X49Y89         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_fdre_C_Q)         0.337    -1.179 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[4]/Q
                         net (fo=0)                   0.924    -0.254    order_out[1][4]
                                                                      r  order_out[1][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            order_out[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.436    -1.516    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X49Y89         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_fdre_C_Q)         0.337    -1.179 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[6]/Q
                         net (fo=0)                   0.924    -0.254    order_out[1][6]
                                                                      r  order_out[1][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            order_out[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.291ns  (logic 0.367ns (28.420%)  route 0.924ns (71.580%))
  Logic Levels:           0  
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.434    -1.518    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X28Y96         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.367    -1.151 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[0]/Q
                         net (fo=0)                   0.924    -0.226    order_out[0][0]
                                                                      r  order_out[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            order_out[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.291ns  (logic 0.367ns (28.420%)  route 0.924ns (71.580%))
  Logic Levels:           0  
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.434    -1.518    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X28Y96         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.367    -1.151 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[1]/Q
                         net (fo=0)                   0.924    -0.226    order_out[0][1]
                                                                      r  order_out[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            order_out[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.291ns  (logic 0.367ns (28.420%)  route 0.924ns (71.580%))
  Logic Levels:           0  
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.434    -1.518    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X28Y96         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.367    -1.151 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[3]/Q
                         net (fo=0)                   0.924    -0.226    order_out[0][3]
                                                                      r  order_out[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            order_out[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.291ns  (logic 0.367ns (28.420%)  route 0.924ns (71.580%))
  Logic Levels:           0  
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.434    -1.518    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X28Y96         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.367    -1.151 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[5]/Q
                         net (fo=0)                   0.924    -0.226    order_out[0][5]
                                                                      r  order_out[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            order_out[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.291ns  (logic 0.367ns (28.420%)  route 0.924ns (71.580%))
  Logic Levels:           0  
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.436    -1.516    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X49Y89         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_fdre_C_Q)         0.367    -1.149 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[3]/Q
                         net (fo=0)                   0.924    -0.224    order_out[1][3]
                                                                      r  order_out[1][3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CLOCK/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138     7.787 f  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     8.316    CLOCK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.345 f  CLOCK/inst/clkf_buf/O
                         net (fo=1, routed)           0.813     9.158    CLOCK/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  CLOCK/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CLOCK/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    CLOCK/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  CLOCK/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_sys_clk_wiz_0

Max Delay         15435 Endpoints
Min Delay         15435 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.659ns  (logic 0.124ns (1.862%)  route 6.535ns (98.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11359, unset)        0.973     0.973    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[40]_i_1/O
                         net (fo=161, routed)         5.562     6.659    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[0]_0[0]
    SLICE_X40Y113        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.601    -1.350    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X40Y113        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.659ns  (logic 0.124ns (1.862%)  route 6.535ns (98.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11359, unset)        0.973     0.973    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[40]_i_1/O
                         net (fo=161, routed)         5.562     6.659    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[0]_0[0]
    SLICE_X40Y113        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.601    -1.350    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X40Y113        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.659ns  (logic 0.124ns (1.862%)  route 6.535ns (98.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11359, unset)        0.973     0.973    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[40]_i_1/O
                         net (fo=161, routed)         5.562     6.659    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[0]_0[0]
    SLICE_X40Y113        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.601    -1.350    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X40Y113        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.630ns  (logic 0.124ns (1.870%)  route 6.506ns (98.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11359, unset)        0.973     0.973    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[40]_i_1/O
                         net (fo=161, routed)         5.533     6.630    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[0]_0[0]
    SLICE_X49Y114        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.604    -1.347    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X49Y114        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.630ns  (logic 0.124ns (1.870%)  route 6.506ns (98.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11359, unset)        0.973     0.973    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[40]_i_1/O
                         net (fo=161, routed)         5.533     6.630    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[0]_0[0]
    SLICE_X49Y114        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.604    -1.347    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X49Y114        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.490ns  (logic 0.124ns (1.911%)  route 6.366ns (98.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11359, unset)        0.973     0.973    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[40]_i_1/O
                         net (fo=161, routed)         5.393     6.490    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[0]_0[0]
    SLICE_X49Y115        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.603    -1.348    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X49Y115        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.490ns  (logic 0.124ns (1.911%)  route 6.366ns (98.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11359, unset)        0.973     0.973    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[40]_i_1/O
                         net (fo=161, routed)         5.393     6.490    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[0]_0[0]
    SLICE_X49Y115        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.603    -1.348    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X49Y115        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.490ns  (logic 0.124ns (1.911%)  route 6.366ns (98.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11359, unset)        0.973     0.973    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[40]_i_1/O
                         net (fo=161, routed)         5.393     6.490    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[0]_0[0]
    SLICE_X49Y115        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.603    -1.348    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X49Y115        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.379ns  (logic 0.124ns (1.944%)  route 6.255ns (98.056%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11359, unset)        0.973     0.973    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[40]_i_1/O
                         net (fo=161, routed)         5.282     6.379    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[0]_0[0]
    SLICE_X40Y114        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.601    -1.350    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X40Y114        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.379ns  (logic 0.124ns (1.944%)  route 6.255ns (98.056%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11359, unset)        0.973     0.973    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[40]_i_1/O
                         net (fo=161, routed)         5.282     6.379    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[0]_0[0]
    SLICE_X40Y114        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       1.601    -1.350    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X40Y114        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/start_count_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.203ns (67.483%)  route 0.098ns (32.517%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X32Y71         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=7, routed)           0.098     0.256    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X33Y71         LUT3 (Prop_lut3_I1_O)        0.045     0.301 r  inputs/start_count[0]_P_i_1/O
                         net (fo=1, routed)           0.000     0.301    inputs/plusOp[0]
    SLICE_X33Y71         FDPE                                         r  inputs/start_count_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.816    -0.839    inputs/clk_sys
    SLICE_X33Y71         FDPE                                         r  inputs/start_count_reg[0]_P/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11359, unset)        0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X3Y100         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.949    -0.706    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X3Y100         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[10]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11359, unset)        0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X3Y102         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.949    -0.706    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X3Y102         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[11]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11359, unset)        0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X3Y102         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.949    -0.706    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X3Y102         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[12]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11359, unset)        0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X3Y103         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.948    -0.707    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X3Y103         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[13]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11359, unset)        0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X3Y103         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.948    -0.707    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X3Y103         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[14]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11359, unset)        0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X3Y103         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.948    -0.707    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X3Y103         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[15]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11359, unset)        0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X3Y103         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.948    -0.707    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X3Y103         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[16]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11359, unset)        0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X3Y104         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.948    -0.707    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X3Y104         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[17]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11359, unset)        0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X3Y104         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12990, routed)       0.948    -0.707    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X3Y104         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[17]/C





