
---------- Begin Simulation Statistics ----------
host_inst_rate                                 262447                       # Simulator instruction rate (inst/s)
host_mem_usage                                 403464                       # Number of bytes of host memory used
host_seconds                                    76.21                       # Real time elapsed on the host
host_tick_rate                              312090325                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.023783                       # Number of seconds simulated
sim_ticks                                 23783219000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            2853252                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 37387.292413                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 25037.363513                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2364119                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    18287358500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.171430                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               489133                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            175456                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   7853595000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.109936                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          313675                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1670212                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 56313.634257                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 43814.300454                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1193566                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   26841668514                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.285381                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              476646                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           267709                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   9154428494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.125096                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         208937                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 53892.402824                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   6.807507                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           50573                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   2725500488                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             4523464                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 46728.109654                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 32544.265141                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 3557685                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     45129027014                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.213504                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                965779                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             443165                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  17008023494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.115534                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           522612                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997727                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.672415                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            4523464                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 46728.109654                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 32544.265141                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                3557685                       # number of overall hits
system.cpu.dcache.overall_miss_latency    45129027014                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.213504                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               965779                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            443165                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  17008023494                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.115534                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          522612                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 521588                       # number of replacements
system.cpu.dcache.sampled_refs                 522612                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.672415                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3557685                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500273785000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   208529                       # number of writebacks
system.cpu.dtb.data_accesses                        2                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            2                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        2                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            2                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11749572                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 61767.857143                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 59722.222222                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11749516                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        3459000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   56                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      3225000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses              54                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               213627.563636                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11749572                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 61767.857143                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 59722.222222                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11749516                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         3459000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    56                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      3225000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses               54                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.105755                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             54.146555                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11749572                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 61767.857143                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 59722.222222                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11749516                       # number of overall hits
system.cpu.icache.overall_miss_latency        3459000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   56                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      3225000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses              54                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                     55                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 54.146555                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11749516                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 2                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 82621.717481                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     22913811396                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                277334                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                   208937                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     104335.213476                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 94632.721479                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                       136868                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           7519334500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.344932                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      72069                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                   11815                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      5702000000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.288384                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 60254                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     313732                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       108529.842342                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  104718.589566                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         270220                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             4722350500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.138692                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        43512                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     10980                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        3406391000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.103684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   32529                       # number of ReadReq MSHR misses
system.l2.Writeback_accesses                   208529                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       208529                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.091973                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      522669                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        105914.337132                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   98168.748585                       # average overall mshr miss latency
system.l2.demand_hits                          407088                       # number of demand (read+write) hits
system.l2.demand_miss_latency             12241685000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.221136                       # miss rate for demand accesses
system.l2.demand_misses                        115581                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      22795                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         9108391000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.177518                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    92783                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.313299                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.345453                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5133.087866                       # Average occupied blocks per context
system.l2.occ_blocks::1                   5659.899070                       # Average occupied blocks per context
system.l2.overall_accesses                     522669                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       105914.337132                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  86519.134209                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         407088                       # number of overall hits
system.l2.overall_miss_latency            12241685000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.221136                       # miss rate for overall accesses
system.l2.overall_misses                       115581                       # number of overall misses
system.l2.overall_mshr_hits                     22795                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       32022202396                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.708129                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  370117                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.451751                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        125286                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher       132068                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       477372                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           295299                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        49989                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         358057                       # number of replacements
system.l2.sampled_refs                         369085                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10792.986936                       # Cycle average of tags in use
system.l2.total_refs                           403031                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           202721                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2247102                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2245642                       # DTB hits
system.switch_cpus.dtb.data_misses               1460                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1411189                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1410550                       # DTB read hits
system.switch_cpus.dtb.read_misses                639                       # DTB read misses
system.switch_cpus.dtb.write_accesses          835913                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              835092                       # DTB write hits
system.switch_cpus.dtb.write_misses               821                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10001463                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10001461                       # ITB hits
system.switch_cpus.itb.fetch_misses                 2                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 33531226                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2768258                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits          55521                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups        56769                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect          524                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted        56566                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups          56887                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches        53216                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       985872                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     11243064                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.889466                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.382916                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      9646605     85.80%     85.80% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       125465      1.12%     86.92% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       114096      1.01%     87.93% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3        94958      0.84%     88.78% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4        77945      0.69%     89.47% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        79314      0.71%     90.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        65199      0.58%     90.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        53610      0.48%     91.23% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       985872      8.77%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     11243064                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10000321                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1723297                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2766884                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts          523                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10000321                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      2667242                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.403520                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.403520                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      5197425                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            1                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved          321                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     17201879                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3680945                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      2305052                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       566539                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts            8                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        59641                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3378482                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3373657                       # DTB hits
system.switch_cpus_1.dtb.data_misses             4825                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2497026                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2494958                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             2068                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        881456                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            878699                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2757                       # DTB write misses
system.switch_cpus_1.fetch.Branches             56887                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1748109                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             4117909                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         5032                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             17236686                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        467874                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.004053                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1748109                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches        55521                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.228103                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     11809603                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.459548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.002294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        9439805     79.93%     79.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          29032      0.25%     80.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          28799      0.24%     80.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         108372      0.92%     81.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4          79973      0.68%     82.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          61967      0.52%     82.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          91495      0.77%     83.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         115037      0.97%     84.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1855123     15.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     11809603                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               2225608                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches          54566                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop                 324                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.877745                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4001026                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1107757                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6758108                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11257622                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.836743                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5654800                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.802099                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11262582                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts          525                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        987485                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2922168                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       681201                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1112549                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     12685846                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2893269                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       302810                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     12319341                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        19615                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         1681                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       566539                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        44304                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1088351                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads            0                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      1198846                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores        68945                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect           54                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect          471                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.712494                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.712494                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      3158067     25.02%     25.02% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult          212      0.00%     25.02% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     25.02% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      2808190     22.25%     47.27% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     47.27% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     47.27% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      2390711     18.94%     66.21% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv       250678      1.99%     68.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     68.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2904316     23.01%     91.21% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1109980      8.79%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     12622154                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt      1010186                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.080033                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           17      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         1337      0.13%      0.13% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.13% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.13% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       747412     73.99%     74.12% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv       246452     24.40%     98.52% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     98.52% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead         4090      0.40%     98.92% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        10878      1.08%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     11809603                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.068804                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.587002                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      6774674     57.37%     57.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1589913     13.46%     70.83% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1359515     11.51%     82.34% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       984884      8.34%     90.68% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       563897      4.77%     95.46% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       244262      2.07%     97.52% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       182951      1.55%     99.07% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        92101      0.78%     99.85% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        17406      0.15%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     11809603                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.899321                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         12685522                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        12622154                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      2685309                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        22227                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      1180092                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1748111                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1748109                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               2                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2922168                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1112549                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               14035211                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3398990                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8590499                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       165576                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      4141291                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1853947                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         7995                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     23267536                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     14884390                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     13168794                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1846710                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       566539                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1856072                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      4578154                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      6294264                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 21883                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
