Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.57 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.57 secs
 
--> Reading design: Extra1LP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Extra1LP.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Extra1LP"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : Extra1LP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Extra1LP.v" in library work
Module <Extra1LP> compiled
No errors in compilation
Analysis of file <"Extra1LP.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Extra1LP> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Extra1LP>.
Module <Extra1LP> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Extra1LP>.
    Related source file is "Extra1LP.v".
WARNING:Xst:1780 - Signal <res2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Cdelay2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <A>.
    Found 32-bit register for signal <B>.
    Found 32-bit register for signal <C>.
    Found 32-bit register for signal <Cdelay1>.
    Found 32-bit register for signal <res1>.
    Found 32-bit adder for signal <res1$add0000> created at line 73.
    Found 36-bit register for signal <result>.
    Found 32-bit adder carry out for signal <result$addsub0000> created at line 78.
    Summary:
	inferred 196 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <Extra1LP> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit adder carry out                                : 1
# Registers                                            : 6
 32-bit register                                       : 5
 36-bit register                                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <res1_0> (without init value) has a constant value of 0 in block <Extra1LP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <res1_1> (without init value) has a constant value of 0 in block <Extra1LP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <result_33> (without init value) has a constant value of 0 in block <Extra1LP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <result_34> (without init value) has a constant value of 0 in block <Extra1LP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <result_35> (without init value) has a constant value of 0 in block <Extra1LP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <result<35:33>> (without init value) have a constant value of 0 in block <Extra1LP>.
WARNING:Xst:2677 - Node <A_30> of sequential type is unconnected in block <Extra1LP>.
WARNING:Xst:2677 - Node <A_31> of sequential type is unconnected in block <Extra1LP>.
WARNING:Xst:2677 - Node <B_30> of sequential type is unconnected in block <Extra1LP>.
WARNING:Xst:2677 - Node <B_31> of sequential type is unconnected in block <Extra1LP>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 30-bit adder                                          : 1
 32-bit adder carry out                                : 1
# Registers                                            : 189
 Flip-Flops                                            : 189

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <res1_0> (without init value) has a constant value of 0 in block <Extra1LP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <res1_1> (without init value) has a constant value of 0 in block <Extra1LP>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Extra1LP> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Extra1LP, actual ratio is 10.

Final Macro Processing ...

Processing Unit <Extra1LP> :
	Found 2-bit shift register for signal <Cdelay1_2>.
	Found 2-bit shift register for signal <Cdelay1_3>.
	Found 2-bit shift register for signal <Cdelay1_4>.
	Found 2-bit shift register for signal <Cdelay1_5>.
	Found 2-bit shift register for signal <Cdelay1_6>.
	Found 2-bit shift register for signal <Cdelay1_7>.
	Found 2-bit shift register for signal <Cdelay1_8>.
	Found 2-bit shift register for signal <Cdelay1_9>.
	Found 2-bit shift register for signal <Cdelay1_10>.
	Found 2-bit shift register for signal <Cdelay1_11>.
	Found 2-bit shift register for signal <Cdelay1_12>.
	Found 2-bit shift register for signal <Cdelay1_13>.
	Found 2-bit shift register for signal <Cdelay1_14>.
	Found 2-bit shift register for signal <Cdelay1_15>.
	Found 2-bit shift register for signal <Cdelay1_16>.
	Found 2-bit shift register for signal <Cdelay1_17>.
	Found 2-bit shift register for signal <Cdelay1_18>.
	Found 2-bit shift register for signal <Cdelay1_19>.
	Found 2-bit shift register for signal <Cdelay1_20>.
	Found 2-bit shift register for signal <Cdelay1_21>.
	Found 2-bit shift register for signal <Cdelay1_22>.
	Found 2-bit shift register for signal <Cdelay1_23>.
	Found 2-bit shift register for signal <Cdelay1_24>.
	Found 2-bit shift register for signal <Cdelay1_25>.
	Found 2-bit shift register for signal <Cdelay1_26>.
	Found 2-bit shift register for signal <Cdelay1_27>.
	Found 2-bit shift register for signal <Cdelay1_28>.
	Found 2-bit shift register for signal <Cdelay1_29>.
	Found 2-bit shift register for signal <Cdelay1_30>.
	Found 2-bit shift register for signal <Cdelay1_31>.
	Found 3-bit shift register for signal <result_0>.
	Found 3-bit shift register for signal <result_1>.
Unit <Extra1LP> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 121
 Flip-Flops                                            : 121
# Shift Registers                                      : 32
 2-bit shift register                                  : 30
 3-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Extra1LP.ngr
Top Level Output File Name         : Extra1LP
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 133

Cell Usage :
# BELS                             : 181
#      GND                         : 1
#      LUT2                        : 60
#      MUXCY                       : 59
#      VCC                         : 1
#      XORCY                       : 60
# FlipFlops/Latches                : 153
#      FD                          : 153
# Shift Registers                  : 32
#      SRL16                       : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 128
#      IBUF                        : 92
#      OBUF                        : 36
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       84  out of    960     8%  
 Number of Slice Flip Flops:            153  out of   1920     7%  
 Number of 4 input LUTs:                 92  out of   1920     4%  
    Number used as logic:                60
    Number used as Shift registers:      32
 Number of IOs:                         133
 Number of bonded IOBs:                 129  out of     83   155% (*) 
 Number of GCLKs:                         1  out of     24     4%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 185   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.118ns (Maximum Frequency: 195.389MHz)
   Minimum input arrival time before clock: 2.059ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.118ns (frequency: 195.389MHz)
  Total number of paths / destination ports: 2852 / 93
-------------------------------------------------------------------------
Delay:               5.118ns (Levels of Logic = 31)
  Source:            A_0 (FF)
  Destination:       res1_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: A_0 to res1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.595  A_0 (A_0)
     LUT2:I0->O            1   0.704   0.000  Madd_res1_add0000_Madd_lut<0> (Madd_res1_add0000_Madd_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Madd_res1_add0000_Madd_cy<0> (Madd_res1_add0000_Madd_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Madd_res1_add0000_Madd_cy<1> (Madd_res1_add0000_Madd_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Madd_res1_add0000_Madd_cy<2> (Madd_res1_add0000_Madd_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Madd_res1_add0000_Madd_cy<3> (Madd_res1_add0000_Madd_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Madd_res1_add0000_Madd_cy<4> (Madd_res1_add0000_Madd_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Madd_res1_add0000_Madd_cy<5> (Madd_res1_add0000_Madd_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Madd_res1_add0000_Madd_cy<6> (Madd_res1_add0000_Madd_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Madd_res1_add0000_Madd_cy<7> (Madd_res1_add0000_Madd_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Madd_res1_add0000_Madd_cy<8> (Madd_res1_add0000_Madd_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Madd_res1_add0000_Madd_cy<9> (Madd_res1_add0000_Madd_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Madd_res1_add0000_Madd_cy<10> (Madd_res1_add0000_Madd_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Madd_res1_add0000_Madd_cy<11> (Madd_res1_add0000_Madd_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Madd_res1_add0000_Madd_cy<12> (Madd_res1_add0000_Madd_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Madd_res1_add0000_Madd_cy<13> (Madd_res1_add0000_Madd_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Madd_res1_add0000_Madd_cy<14> (Madd_res1_add0000_Madd_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Madd_res1_add0000_Madd_cy<15> (Madd_res1_add0000_Madd_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Madd_res1_add0000_Madd_cy<16> (Madd_res1_add0000_Madd_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Madd_res1_add0000_Madd_cy<17> (Madd_res1_add0000_Madd_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Madd_res1_add0000_Madd_cy<18> (Madd_res1_add0000_Madd_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Madd_res1_add0000_Madd_cy<19> (Madd_res1_add0000_Madd_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Madd_res1_add0000_Madd_cy<20> (Madd_res1_add0000_Madd_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Madd_res1_add0000_Madd_cy<21> (Madd_res1_add0000_Madd_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Madd_res1_add0000_Madd_cy<22> (Madd_res1_add0000_Madd_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Madd_res1_add0000_Madd_cy<23> (Madd_res1_add0000_Madd_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Madd_res1_add0000_Madd_cy<24> (Madd_res1_add0000_Madd_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Madd_res1_add0000_Madd_cy<25> (Madd_res1_add0000_Madd_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Madd_res1_add0000_Madd_cy<26> (Madd_res1_add0000_Madd_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Madd_res1_add0000_Madd_cy<27> (Madd_res1_add0000_Madd_cy<27>)
     MUXCY:CI->O           0   0.059   0.000  Madd_res1_add0000_Madd_cy<28> (Madd_res1_add0000_Madd_cy<28>)
     XORCY:CI->O           1   0.804   0.000  Madd_res1_add0000_Madd_xor<29> (res1_add0000<29>)
     FD:D                      0.308          res1_31
    ----------------------------------------
    Total                      5.118ns (4.523ns logic, 0.595ns route)
                                       (88.4% logic, 11.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 92 / 92
-------------------------------------------------------------------------
Offset:              2.059ns (Levels of Logic = 1)
  Source:            C_in<2> (PAD)
  Destination:       Mshreg_Cdelay1_2 (FF)
  Destination Clock: clk rising

  Data Path: C_in<2> to Mshreg_Cdelay1_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  C_in_2_IBUF (C_in_2_IBUF)
     SRL16:D                   0.421          Mshreg_Cdelay1_2
    ----------------------------------------
    Total                      2.059ns (1.639ns logic, 0.420ns route)
                                       (79.6% logic, 20.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 33 / 33
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            result_32 (FF)
  Destination:       Q<32> (PAD)
  Source Clock:      clk rising

  Data Path: result_32 to Q<32>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.420  result_32 (result_32)
     OBUF:I->O                 3.272          Q_32_OBUF (Q<32>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.66 secs
 
--> 

Total memory usage is 4496700 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :    0 (   0 filtered)

