

================================================================
== Vivado HLS Report for 'init_exp_table'
================================================================
* Date:           Mon Mar  1 23:37:52 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.355|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  34817|  34817|  34817|  34817|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  34816|  34816|        34|          -|          -|  1024|    no    |
        +----------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 36 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation.h:201]   --->   Operation 36 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.10>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%i_assign = phi i11 [ 0, %0 ], [ %i, %_ifconv ]"   --->   Operation 37 'phi' 'i_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.88ns)   --->   "%tmp = icmp eq i11 %i_assign, -1024" [firmware/nnet_utils/nnet_activation.h:201]   --->   Operation 38 'icmp' 'tmp' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.63ns)   --->   "%i = add i11 %i_assign, 1" [firmware/nnet_utils/nnet_activation.h:201]   --->   Operation 40 'add' 'i' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %_ifconv" [firmware/nnet_utils/nnet_activation.h:201]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i11 %i_assign to i10" [firmware/nnet_utils/nnet_activation.h:201]   --->   Operation 42 'trunc' 'tmp_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_V_3 = call i17 @_ssdm_op_BitConcatenate.i17.i10.i7(i10 %tmp_12, i7 0) nounwind" [firmware/nnet_utils/nnet_activation.h:186->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 43 'bitconcatenate' 'tmp_V_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.10ns)   --->   "%tmp_V = sub i17 0, %tmp_V_3" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 44 'sub' 'tmp_V' <Predicate = (!tmp)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation.h:207]   --->   Operation 45 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.17>
ST_3 : Operation 46 [1/1] (2.43ns)   --->   "%tmp_i = icmp eq i17 %tmp_V_3, 0" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 46 'icmp' 'tmp_i' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %i_assign, i32 9)" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 47 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.78ns)   --->   "%tmp_V_4 = select i1 %p_Result_9, i17 %tmp_V, i17 %tmp_V_3" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 48 'select' 'tmp_V_4' <Predicate = true> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_s = call i17 @llvm.part.select.i17(i17 %tmp_V_4, i32 16, i32 0) nounwind" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 49 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%p_Result_10 = call i32 @_ssdm_op_BitConcatenate.i32.i15.i17(i15 -1, i17 %p_Result_s) nounwind" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 50 'bitconcatenate' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_10, i1 true) nounwind" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 51 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.33>
ST_4 : Operation 52 [1/1] (2.55ns)   --->   "%tmp_2_i = sub nsw i32 17, %l" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 52 'sub' 'tmp_2_i' <Predicate = (!tmp_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i32 %tmp_2_i to i17" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 53 'trunc' 'tmp_14' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i32 %tmp_2_i to i5" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 54 'trunc' 'tmp_16' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.78ns)   --->   "%tmp_17 = sub i5 10, %tmp_16" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 55 'sub' 'tmp_17' <Predicate = (!tmp_i)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.66>
ST_5 : Operation 56 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 %tmp_2_i, -24" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 56 'add' 'lsb_index' <Predicate = (!tmp_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_15 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 57 'partselect' 'tmp_15' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node tmp_5_i)   --->   "%tmp_18 = zext i5 %tmp_17 to i17" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 58 'zext' 'tmp_18' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node tmp_5_i)   --->   "%tmp_19 = lshr i17 -1, %tmp_18" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 59 'lshr' 'tmp_19' <Predicate = (!tmp_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node tmp_5_i)   --->   "%p_Result_5 = and i17 %tmp_V_4, %tmp_19" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 60 'and' 'p_Result_5' <Predicate = (!tmp_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (2.66ns) (out node of the LUT)   --->   "%tmp_5_i = icmp ne i17 %p_Result_5, 0" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 61 'icmp' 'tmp_5_i' <Predicate = (!tmp_i)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (2.55ns)   --->   "%tmp_11_i = add nsw i32 %tmp_2_i, -25" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 62 'add' 'tmp_11_i' <Predicate = (!tmp_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (2.55ns)   --->   "%tmp_14_i = sub i32 25, %tmp_2_i" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 63 'sub' 'tmp_14_i' <Predicate = (!tmp_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.60>
ST_6 : Operation 64 [1/1] (2.47ns)   --->   "%icmp = icmp sgt i31 %tmp_15, 0" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 64 'icmp' 'icmp' <Predicate = (!tmp_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node tmp_6_i)   --->   "%a = and i1 %icmp, %tmp_5_i" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 65 'and' 'a' <Predicate = (!tmp_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node tmp_6_i)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 66 'bitselect' 'tmp_21' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node tmp_6_i)   --->   "%rev = xor i1 %tmp_21, true" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 67 'xor' 'rev' <Predicate = (!tmp_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (2.10ns)   --->   "%tmp_8_i = add i17 %tmp_14, -24" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 68 'add' 'tmp_8_i' <Predicate = (!tmp_i)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node tmp_6_i)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i17.i17(i17 %tmp_V_4, i17 %tmp_8_i) nounwind" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 69 'bitselect' 'p_Result_4' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node tmp_6_i)   --->   "%tmp_i_29 = and i1 %p_Result_4, %rev" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 70 'and' 'tmp_i_29' <Predicate = (!tmp_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node tmp_6_i)   --->   "%tmp_9_i = or i1 %tmp_i_29, %a" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 71 'or' 'tmp_9_i' <Predicate = (!tmp_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_6_i = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %tmp_9_i) nounwind" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 72 'bitconcatenate' 'tmp_6_i' <Predicate = (!tmp_i)> <Delay = 0.97>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%m = zext i17 %tmp_V_4 to i64" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 73 'zext' 'm' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%m_cast_i = zext i17 %tmp_V_4 to i32" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 74 'zext' 'm_cast_i' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (2.47ns)   --->   "%tmp_10_i = icmp sgt i32 %lsb_index, 0" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 75 'icmp' 'tmp_10_i' <Predicate = (!tmp_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [2/2] (3.60ns)   --->   "%tmp_13_i = lshr i32 %m_cast_i, %tmp_11_i" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 76 'lshr' 'tmp_13_i' <Predicate = (!tmp_i)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_15_i = zext i32 %tmp_14_i to i64" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 77 'zext' 'tmp_15_i' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_6 : Operation 78 [2/2] (3.60ns)   --->   "%tmp_16_i = shl i64 %m, %tmp_15_i" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 78 'shl' 'tmp_16_i' <Predicate = (!tmp_i)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.60>
ST_7 : Operation 79 [1/2] (3.60ns)   --->   "%tmp_13_i = lshr i32 %m_cast_i, %tmp_11_i" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 79 'lshr' 'tmp_13_i' <Predicate = (!tmp_i)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/2] (3.60ns)   --->   "%tmp_16_i = shl i64 %m, %tmp_15_i" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 80 'shl' 'tmp_16_i' <Predicate = (!tmp_i)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.52>
ST_8 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%tmp_13_cast_i = zext i32 %tmp_13_i to i64" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 81 'zext' 'tmp_13_cast_i' <Predicate = (tmp_10_i & !tmp_i)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %tmp_10_i, i64 %tmp_13_cast_i, i64 %tmp_16_i" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 82 'select' 'm_1' <Predicate = (!tmp_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%tmp_17_i = zext i32 %tmp_6_i to i64" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 83 'zext' 'tmp_17_i' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (3.52ns) (out node of the LUT)   --->   "%m_2 = add i64 %m_1, %tmp_17_i" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 84 'add' 'm_2' <Predicate = (!tmp_i)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%m_5 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_2, i32 1, i32 63)" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 85 'partselect' 'm_5' <Predicate = (!tmp_i)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.61>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%m_6 = zext i63 %m_5 to i64" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 86 'zext' 'm_6' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_3_trunc_i)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_2, i32 25)" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 87 'bitselect' 'tmp_22' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_3_trunc_i)   --->   "%tmp_23_cast_i_cast_c = select i1 %tmp_22, i8 127, i8 126" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 88 'select' 'tmp_23_cast_i_cast_c' <Predicate = (!tmp_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_3_trunc_i)   --->   "%tmp_29 = trunc i32 %tmp_2_i to i8" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 89 'trunc' 'tmp_29' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (1.91ns) (out node of the LUT)   --->   "%p_Repl2_3_trunc_i = add i8 %tmp_29, %tmp_23_cast_i_cast_c" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 90 'add' 'p_Repl2_3_trunc_i' <Predicate = (!tmp_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_20_i = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_9, i8 %p_Repl2_3_trunc_i) nounwind" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 91 'bitconcatenate' 'tmp_20_i' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%p_Result_11 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_6, i9 %tmp_20_i, i32 23, i32 31) nounwind" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 92 'partset' 'p_Result_11' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_34 = trunc i64 %p_Result_11 to i32" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 93 'trunc' 'tmp_34' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_19_i = bitcast i32 %tmp_34 to float" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 94 'bitcast' 'tmp_19_i' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.69ns)   --->   "%x = select i1 %tmp_i, float 0.000000e+00, float %tmp_19_i" [firmware/nnet_utils/nnet_activation.h:187->firmware/nnet_utils/nnet_activation.h:203]   --->   Operation 95 'select' 'x' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.35>
ST_10 : Operation 96 [18/18] (4.35ns)   --->   "%v_assign = call float @llvm.exp.f32(float %x) nounwind" [/home/filipe/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->firmware/nnet_utils/nnet_activation.h:178->firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 96 'fexp' 'v_assign' <Predicate = true> <Delay = 4.35> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.35>
ST_11 : Operation 97 [17/18] (4.35ns)   --->   "%v_assign = call float @llvm.exp.f32(float %x) nounwind" [/home/filipe/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->firmware/nnet_utils/nnet_activation.h:178->firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 97 'fexp' 'v_assign' <Predicate = true> <Delay = 4.35> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.35>
ST_12 : Operation 98 [16/18] (4.35ns)   --->   "%v_assign = call float @llvm.exp.f32(float %x) nounwind" [/home/filipe/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->firmware/nnet_utils/nnet_activation.h:178->firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 98 'fexp' 'v_assign' <Predicate = true> <Delay = 4.35> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.35>
ST_13 : Operation 99 [15/18] (4.35ns)   --->   "%v_assign = call float @llvm.exp.f32(float %x) nounwind" [/home/filipe/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->firmware/nnet_utils/nnet_activation.h:178->firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 99 'fexp' 'v_assign' <Predicate = true> <Delay = 4.35> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.35>
ST_14 : Operation 100 [14/18] (4.35ns)   --->   "%v_assign = call float @llvm.exp.f32(float %x) nounwind" [/home/filipe/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->firmware/nnet_utils/nnet_activation.h:178->firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 100 'fexp' 'v_assign' <Predicate = true> <Delay = 4.35> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.35>
ST_15 : Operation 101 [13/18] (4.35ns)   --->   "%v_assign = call float @llvm.exp.f32(float %x) nounwind" [/home/filipe/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->firmware/nnet_utils/nnet_activation.h:178->firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 101 'fexp' 'v_assign' <Predicate = true> <Delay = 4.35> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.35>
ST_16 : Operation 102 [12/18] (4.35ns)   --->   "%v_assign = call float @llvm.exp.f32(float %x) nounwind" [/home/filipe/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->firmware/nnet_utils/nnet_activation.h:178->firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 102 'fexp' 'v_assign' <Predicate = true> <Delay = 4.35> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.35>
ST_17 : Operation 103 [11/18] (4.35ns)   --->   "%v_assign = call float @llvm.exp.f32(float %x) nounwind" [/home/filipe/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->firmware/nnet_utils/nnet_activation.h:178->firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 103 'fexp' 'v_assign' <Predicate = true> <Delay = 4.35> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.35>
ST_18 : Operation 104 [10/18] (4.35ns)   --->   "%v_assign = call float @llvm.exp.f32(float %x) nounwind" [/home/filipe/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->firmware/nnet_utils/nnet_activation.h:178->firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 104 'fexp' 'v_assign' <Predicate = true> <Delay = 4.35> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.35>
ST_19 : Operation 105 [9/18] (4.35ns)   --->   "%v_assign = call float @llvm.exp.f32(float %x) nounwind" [/home/filipe/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->firmware/nnet_utils/nnet_activation.h:178->firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 105 'fexp' 'v_assign' <Predicate = true> <Delay = 4.35> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.35>
ST_20 : Operation 106 [8/18] (4.35ns)   --->   "%v_assign = call float @llvm.exp.f32(float %x) nounwind" [/home/filipe/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->firmware/nnet_utils/nnet_activation.h:178->firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 106 'fexp' 'v_assign' <Predicate = true> <Delay = 4.35> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.35>
ST_21 : Operation 107 [7/18] (4.35ns)   --->   "%v_assign = call float @llvm.exp.f32(float %x) nounwind" [/home/filipe/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->firmware/nnet_utils/nnet_activation.h:178->firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 107 'fexp' 'v_assign' <Predicate = true> <Delay = 4.35> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.35>
ST_22 : Operation 108 [6/18] (4.35ns)   --->   "%v_assign = call float @llvm.exp.f32(float %x) nounwind" [/home/filipe/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->firmware/nnet_utils/nnet_activation.h:178->firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 108 'fexp' 'v_assign' <Predicate = true> <Delay = 4.35> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.35>
ST_23 : Operation 109 [5/18] (4.35ns)   --->   "%v_assign = call float @llvm.exp.f32(float %x) nounwind" [/home/filipe/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->firmware/nnet_utils/nnet_activation.h:178->firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 109 'fexp' 'v_assign' <Predicate = true> <Delay = 4.35> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.35>
ST_24 : Operation 110 [4/18] (4.35ns)   --->   "%v_assign = call float @llvm.exp.f32(float %x) nounwind" [/home/filipe/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->firmware/nnet_utils/nnet_activation.h:178->firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 110 'fexp' 'v_assign' <Predicate = true> <Delay = 4.35> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.35>
ST_25 : Operation 111 [3/18] (4.35ns)   --->   "%v_assign = call float @llvm.exp.f32(float %x) nounwind" [/home/filipe/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->firmware/nnet_utils/nnet_activation.h:178->firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 111 'fexp' 'v_assign' <Predicate = true> <Delay = 4.35> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.35>
ST_26 : Operation 112 [2/18] (4.35ns)   --->   "%v_assign = call float @llvm.exp.f32(float %x) nounwind" [/home/filipe/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->firmware/nnet_utils/nnet_activation.h:178->firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 112 'fexp' 'v_assign' <Predicate = true> <Delay = 4.35> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.35>
ST_27 : Operation 113 [1/18] (4.35ns)   --->   "%v_assign = call float @llvm.exp.f32(float %x) nounwind" [/home/filipe/Xilinx/Vivado/2018.3/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->firmware/nnet_utils/nnet_activation.h:178->firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 113 'fexp' 'v_assign' <Predicate = true> <Delay = 4.35> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 17> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.69>
ST_28 : Operation 114 [3/3] (3.69ns)   --->   "%d_assign = fpext float %v_assign to double" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 114 'fpext' 'd_assign' <Predicate = true> <Delay = 3.69> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.69>
ST_29 : Operation 115 [2/3] (3.69ns)   --->   "%d_assign = fpext float %v_assign to double" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 115 'fpext' 'd_assign' <Predicate = true> <Delay = 3.69> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.69>
ST_30 : Operation 116 [1/3] (3.69ns)   --->   "%d_assign = fpext float %v_assign to double" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 116 'fpext' 'd_assign' <Predicate = true> <Delay = 3.69> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 117 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 117 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_35 = trunc i64 %ireg_V to i63" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 118 'trunc' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 119 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 120 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 120 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_40 = trunc i64 %ireg_V to i52" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 121 'trunc' 'tmp_40' <Predicate = true> <Delay = 0.00>

State 31 <SV = 30> <Delay = 4.23>
ST_31 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_s = zext i11 %exp_tmp_V to i12" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 122 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_23 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_40)" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 123 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 124 [1/1] (0.00ns)   --->   "%p_Result_13 = zext i53 %tmp_23 to i54" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 124 'zext' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 125 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_13" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 125 'sub' 'man_V_1' <Predicate = (p_Result_12)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 126 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %p_Result_12, i54 %man_V_1, i54 %p_Result_13" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 126 'select' 'man_V_2' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 127 [1/1] (2.78ns)   --->   "%tmp_24 = icmp eq i63 %tmp_35, 0" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 127 'icmp' 'tmp_24' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 128 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %tmp_s" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 128 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 129 [1/1] (1.99ns)   --->   "%tmp_25 = icmp sgt i12 %F2, 10" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 129 'icmp' 'tmp_25' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 130 [1/1] (1.54ns)   --->   "%tmp_26 = add i12 %F2, -10" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 130 'add' 'tmp_26' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 131 [1/1] (1.54ns)   --->   "%tmp_27 = sub i12 10, %F2" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 131 'sub' 'tmp_27' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 132 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %tmp_25, i12 %tmp_26, i12 %tmp_27" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 132 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 133 [1/1] (1.99ns)   --->   "%tmp_28 = icmp eq i12 %F2, 10" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 133 'icmp' 'tmp_28' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_41 = trunc i54 %man_V_2 to i18" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 134 'trunc' 'tmp_41' <Predicate = true> <Delay = 0.00>

State 32 <SV = 31> <Delay = 3.96>
ST_32 : Operation 135 [1/1] (0.00ns)   --->   "%sh_amt_cast = sext i12 %sh_amt to i32" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 135 'sext' 'sh_amt_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 136 [1/1] (1.99ns)   --->   "%tmp_30 = icmp ult i12 %sh_amt, 54" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 136 'icmp' 'tmp_30' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 137 [1/1] (1.99ns)   --->   "%tmp_31 = icmp ult i12 %sh_amt, 18" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 137 'icmp' 'tmp_31' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_32 = zext i32 %sh_amt_cast to i54" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 138 'zext' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 139 [2/2] (3.88ns)   --->   "%tmp_33 = ashr i54 %man_V_2, %tmp_32" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 139 'ashr' 'tmp_33' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%ireg_V_to_int = bitcast float %v_assign to i32" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 140 'bitcast' 'ireg_V_to_int' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ireg_V_to_int, i32 31)" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 141 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%tmp_36 = select i1 %tmp_43, i18 -1, i18 0" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 142 'select' 'tmp_36' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 143 [1/1] (0.97ns)   --->   "%sel_tmp6_demorgan = or i1 %tmp_24, %tmp_28" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 143 'or' 'sel_tmp6_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 144 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 145 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp7 = and i1 %tmp_25, %sel_tmp6" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 145 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%sel_tmp8 = xor i1 %tmp_30, true" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 146 'xor' 'sel_tmp8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 147 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp9 = and i1 %sel_tmp7, %sel_tmp8" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 147 'and' 'sel_tmp9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp = and i1 %sel_tmp7, %tmp_30" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 148 'and' 'sel_tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%sel_tmp21_demorgan = or i1 %sel_tmp6_demorgan, %tmp_25" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 149 'or' 'sel_tmp21_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%sel_tmp3 = xor i1 %sel_tmp21_demorgan, true" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 150 'xor' 'sel_tmp3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 151 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp4 = and i1 %tmp_31, %sel_tmp3" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 151 'and' 'sel_tmp4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 152 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond = or i1 %sel_tmp4, %sel_tmp" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 152 'or' 'or_cond' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 153 [1/1] (0.99ns) (out node of the LUT)   --->   "%newSel1 = select i1 %sel_tmp9, i18 %tmp_36, i18 %tmp_41" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 153 'select' 'newSel1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.88>
ST_33 : Operation 154 [1/2] (3.88ns)   --->   "%tmp_33 = ashr i54 %man_V_2, %tmp_32" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 154 'ashr' 'tmp_33' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%sel_tmp1 = xor i1 %tmp_24, true" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 155 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%sel_tmp2 = and i1 %tmp_28, %sel_tmp1" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 156 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%or_cond1 = or i1 %sel_tmp9, %sel_tmp2" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 157 'or' 'or_cond1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 158 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond2 = or i1 %or_cond, %or_cond1" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 158 'or' 'or_cond2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.04>
ST_34 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node newSel2)   --->   "%sh_amt_cast2 = sext i12 %sh_amt to i18" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 159 'sext' 'sh_amt_cast2' <Predicate = (sel_tmp4 & or_cond & or_cond2)> <Delay = 0.00>
ST_34 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node newSel2)   --->   "%tmp_42 = trunc i54 %tmp_33 to i18" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 160 'trunc' 'tmp_42' <Predicate = (!sel_tmp4 & or_cond & or_cond2)> <Delay = 0.00>
ST_34 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node newSel2)   --->   "%tmp_37 = shl i18 %tmp_41, %sh_amt_cast2" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 161 'shl' 'tmp_37' <Predicate = (sel_tmp4 & or_cond & or_cond2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node newSel2)   --->   "%newSel = select i1 %sel_tmp4, i18 %tmp_37, i18 %tmp_42" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 162 'select' 'newSel' <Predicate = (or_cond & or_cond2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 163 [1/1] (4.04ns) (out node of the LUT)   --->   "%newSel2 = select i1 %or_cond, i18 %newSel, i18 %newSel1" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 163 'select' 'newSel2' <Predicate = (or_cond2)> <Delay = 4.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.01>
ST_35 : Operation 164 [1/1] (0.75ns) (out node of the LUT)   --->   "%exp_x_V = select i1 %or_cond2, i18 %newSel2, i18 0" [firmware/nnet_utils/nnet_activation.h:204]   --->   Operation 164 'select' 'exp_x_V' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_38 = zext i11 %i_assign to i64" [firmware/nnet_utils/nnet_activation.h:205]   --->   Operation 165 'zext' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 166 [1/1] (0.00ns)   --->   "%table_out_V_addr = getelementptr [1024 x i18]* %table_out_V, i64 0, i64 %tmp_38" [firmware/nnet_utils/nnet_activation.h:205]   --->   Operation 166 'getelementptr' 'table_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 167 [1/1] (3.25ns)   --->   "store i18 %exp_x_V, i18* %table_out_V_addr, align 4" [firmware/nnet_utils/nnet_activation.h:205]   --->   Operation 167 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1024> <RAM>
ST_35 : Operation 168 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation.h:201]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ table_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_36          (br               ) [ 011111111111111111111111111111111111]
i_assign             (phi              ) [ 001111111111111111111111111111111111]
tmp                  (icmp             ) [ 001111111111111111111111111111111111]
empty                (speclooptripcount) [ 000000000000000000000000000000000000]
i                    (add              ) [ 011111111111111111111111111111111111]
StgValue_41          (br               ) [ 000000000000000000000000000000000000]
tmp_12               (trunc            ) [ 000000000000000000000000000000000000]
tmp_V_3              (bitconcatenate   ) [ 000100000000000000000000000000000000]
tmp_V                (sub              ) [ 000100000000000000000000000000000000]
StgValue_45          (ret              ) [ 000000000000000000000000000000000000]
tmp_i                (icmp             ) [ 000011111100000000000000000000000000]
p_Result_9           (bitselect        ) [ 000011111100000000000000000000000000]
tmp_V_4              (select           ) [ 000011100000000000000000000000000000]
p_Result_s           (partselect       ) [ 000000000000000000000000000000000000]
p_Result_10          (bitconcatenate   ) [ 000000000000000000000000000000000000]
l                    (cttz             ) [ 000010000000000000000000000000000000]
tmp_2_i              (sub              ) [ 000001111100000000000000000000000000]
tmp_14               (trunc            ) [ 000001100000000000000000000000000000]
tmp_16               (trunc            ) [ 000000000000000000000000000000000000]
tmp_17               (sub              ) [ 000001000000000000000000000000000000]
lsb_index            (add              ) [ 000000100000000000000000000000000000]
tmp_15               (partselect       ) [ 000000100000000000000000000000000000]
tmp_18               (zext             ) [ 000000000000000000000000000000000000]
tmp_19               (lshr             ) [ 000000000000000000000000000000000000]
p_Result_5           (and              ) [ 000000000000000000000000000000000000]
tmp_5_i              (icmp             ) [ 000000100000000000000000000000000000]
tmp_11_i             (add              ) [ 000000110000000000000000000000000000]
tmp_14_i             (sub              ) [ 000000100000000000000000000000000000]
icmp                 (icmp             ) [ 000000000000000000000000000000000000]
a                    (and              ) [ 000000000000000000000000000000000000]
tmp_21               (bitselect        ) [ 000000000000000000000000000000000000]
rev                  (xor              ) [ 000000000000000000000000000000000000]
tmp_8_i              (add              ) [ 000000000000000000000000000000000000]
p_Result_4           (bitselect        ) [ 000000000000000000000000000000000000]
tmp_i_29             (and              ) [ 000000000000000000000000000000000000]
tmp_9_i              (or               ) [ 000000000000000000000000000000000000]
tmp_6_i              (bitconcatenate   ) [ 000000011000000000000000000000000000]
m                    (zext             ) [ 000000010000000000000000000000000000]
m_cast_i             (zext             ) [ 000000010000000000000000000000000000]
tmp_10_i             (icmp             ) [ 000000011000000000000000000000000000]
tmp_15_i             (zext             ) [ 000000010000000000000000000000000000]
tmp_13_i             (lshr             ) [ 000000001000000000000000000000000000]
tmp_16_i             (shl              ) [ 000000001000000000000000000000000000]
tmp_13_cast_i        (zext             ) [ 000000000000000000000000000000000000]
m_1                  (select           ) [ 000000000000000000000000000000000000]
tmp_17_i             (zext             ) [ 000000000000000000000000000000000000]
m_2                  (add              ) [ 000000000100000000000000000000000000]
m_5                  (partselect       ) [ 000000000100000000000000000000000000]
m_6                  (zext             ) [ 000000000000000000000000000000000000]
tmp_22               (bitselect        ) [ 000000000000000000000000000000000000]
tmp_23_cast_i_cast_c (select           ) [ 000000000000000000000000000000000000]
tmp_29               (trunc            ) [ 000000000000000000000000000000000000]
p_Repl2_3_trunc_i    (add              ) [ 000000000000000000000000000000000000]
tmp_20_i             (bitconcatenate   ) [ 000000000000000000000000000000000000]
p_Result_11          (partset          ) [ 000000000000000000000000000000000000]
tmp_34               (trunc            ) [ 000000000000000000000000000000000000]
tmp_19_i             (bitcast          ) [ 000000000000000000000000000000000000]
x                    (select           ) [ 000000000011111111111111111100000000]
v_assign             (fexp             ) [ 000000000000000000000000000011111000]
d_assign             (fpext            ) [ 000000000000000000000000000000000000]
ireg_V               (bitcast          ) [ 000000000000000000000000000000000000]
tmp_35               (trunc            ) [ 000000000000000000000000000000010000]
p_Result_12          (bitselect        ) [ 000000000000000000000000000000010000]
exp_tmp_V            (partselect       ) [ 000000000000000000000000000000010000]
tmp_40               (trunc            ) [ 000000000000000000000000000000010000]
tmp_s                (zext             ) [ 000000000000000000000000000000000000]
tmp_23               (bitconcatenate   ) [ 000000000000000000000000000000000000]
p_Result_13          (zext             ) [ 000000000000000000000000000000000000]
man_V_1              (sub              ) [ 000000000000000000000000000000000000]
man_V_2              (select           ) [ 000000000000000000000000000000001100]
tmp_24               (icmp             ) [ 000000000000000000000000000000001100]
F2                   (sub              ) [ 000000000000000000000000000000000000]
tmp_25               (icmp             ) [ 000000000000000000000000000000001000]
tmp_26               (add              ) [ 000000000000000000000000000000000000]
tmp_27               (sub              ) [ 000000000000000000000000000000000000]
sh_amt               (select           ) [ 000000000000000000000000000000001110]
tmp_28               (icmp             ) [ 000000000000000000000000000000001100]
tmp_41               (trunc            ) [ 000000000000000000000000000000001110]
sh_amt_cast          (sext             ) [ 000000000000000000000000000000000000]
tmp_30               (icmp             ) [ 000000000000000000000000000000000000]
tmp_31               (icmp             ) [ 000000000000000000000000000000000000]
tmp_32               (zext             ) [ 000000000000000000000000000000000100]
ireg_V_to_int        (bitcast          ) [ 000000000000000000000000000000000000]
tmp_43               (bitselect        ) [ 000000000000000000000000000000000000]
tmp_36               (select           ) [ 000000000000000000000000000000000000]
sel_tmp6_demorgan    (or               ) [ 000000000000000000000000000000000000]
sel_tmp6             (xor              ) [ 000000000000000000000000000000000000]
sel_tmp7             (and              ) [ 000000000000000000000000000000000000]
sel_tmp8             (xor              ) [ 000000000000000000000000000000000000]
sel_tmp9             (and              ) [ 000000000000000000000000000000000100]
sel_tmp              (and              ) [ 000000000000000000000000000000000000]
sel_tmp21_demorgan   (or               ) [ 000000000000000000000000000000000000]
sel_tmp3             (xor              ) [ 000000000000000000000000000000000000]
sel_tmp4             (and              ) [ 000000000000000000000000000000000110]
or_cond              (or               ) [ 000000000000000000000000000000000110]
newSel1              (select           ) [ 000000000000000000000000000000000110]
tmp_33               (ashr             ) [ 000000000000000000000000000000000010]
sel_tmp1             (xor              ) [ 000000000000000000000000000000000000]
sel_tmp2             (and              ) [ 000000000000000000000000000000000000]
or_cond1             (or               ) [ 000000000000000000000000000000000000]
or_cond2             (or               ) [ 000000000000000000000000000000000011]
sh_amt_cast2         (sext             ) [ 000000000000000000000000000000000000]
tmp_42               (trunc            ) [ 000000000000000000000000000000000000]
tmp_37               (shl              ) [ 000000000000000000000000000000000000]
newSel               (select           ) [ 000000000000000000000000000000000000]
newSel2              (select           ) [ 000000000000000000000000000000000001]
exp_x_V              (select           ) [ 000000000000000000000000000000000000]
tmp_38               (zext             ) [ 000000000000000000000000000000000000]
table_out_V_addr     (getelementptr    ) [ 000000000000000000000000000000000000]
StgValue_167         (store            ) [ 000000000000000000000000000000000000]
StgValue_168         (br               ) [ 011111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="table_out_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i10.i7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i17"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i15.i17"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i17"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="table_out_V_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="18" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="11" slack="0"/>
<pin id="116" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_out_V_addr/35 "/>
</bind>
</comp>

<comp id="119" class="1004" name="StgValue_167_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="10" slack="0"/>
<pin id="121" dir="0" index="1" bw="18" slack="0"/>
<pin id="122" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_167/35 "/>
</bind>
</comp>

<comp id="125" class="1005" name="i_assign_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="11" slack="1"/>
<pin id="127" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_assign (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="i_assign_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="11" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_assign/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d_assign/28 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="1"/>
<pin id="143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="v_assign/10 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="11" slack="0"/>
<pin id="147" dir="0" index="1" bw="11" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="i_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="11" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_12_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="11" slack="0"/>
<pin id="159" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_V_3_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="17" slack="0"/>
<pin id="163" dir="0" index="1" bw="10" slack="0"/>
<pin id="164" dir="0" index="2" bw="1" slack="0"/>
<pin id="165" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V_3/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_V_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="17" slack="0"/>
<pin id="172" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_i_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="17" slack="1"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_Result_9_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="11" slack="1"/>
<pin id="183" dir="0" index="2" bw="5" slack="0"/>
<pin id="184" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_9/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_V_4_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="17" slack="1"/>
<pin id="191" dir="0" index="2" bw="17" slack="1"/>
<pin id="192" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_4/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_Result_s_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="17" slack="0"/>
<pin id="196" dir="0" index="1" bw="17" slack="0"/>
<pin id="197" dir="0" index="2" bw="6" slack="0"/>
<pin id="198" dir="0" index="3" bw="1" slack="0"/>
<pin id="199" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_Result_10_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="17" slack="0"/>
<pin id="208" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_10/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="l_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="1" slack="0"/>
<pin id="216" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_2_i_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="6" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="1"/>
<pin id="223" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_2_i/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_14_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_16_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_17_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="5" slack="0"/>
<pin id="235" dir="0" index="1" bw="5" slack="0"/>
<pin id="236" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_17/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="lsb_index_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="0" index="1" bw="6" slack="0"/>
<pin id="242" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_15_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="31" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="0" index="3" bw="6" slack="0"/>
<pin id="249" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_18_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="5" slack="1"/>
<pin id="256" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_19_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="5" slack="0"/>
<pin id="260" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_19/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="p_Result_5_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="17" slack="2"/>
<pin id="265" dir="0" index="1" bw="17" slack="0"/>
<pin id="266" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_5/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_5_i_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="17" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5_i/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_11_i_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="0" index="1" bw="6" slack="0"/>
<pin id="277" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11_i/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_14_i_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="6" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="1"/>
<pin id="282" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_14_i/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="icmp_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="31" slack="1"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/6 "/>
</bind>
</comp>

<comp id="289" class="1004" name="a_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="1"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/6 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_21_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="1"/>
<pin id="297" dir="0" index="2" bw="6" slack="0"/>
<pin id="298" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="rev_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/6 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_8_i_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="17" slack="2"/>
<pin id="309" dir="0" index="1" bw="6" slack="0"/>
<pin id="310" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8_i/6 "/>
</bind>
</comp>

<comp id="312" class="1004" name="p_Result_4_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="17" slack="3"/>
<pin id="315" dir="0" index="2" bw="17" slack="0"/>
<pin id="316" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/6 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_i_29_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_i_29/6 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_9_i_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_9_i/6 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_6_i_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="0" index="2" bw="1" slack="0"/>
<pin id="335" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6_i/6 "/>
</bind>
</comp>

<comp id="339" class="1004" name="m_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="17" slack="3"/>
<pin id="341" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/6 "/>
</bind>
</comp>

<comp id="342" class="1004" name="m_cast_i_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="17" slack="3"/>
<pin id="344" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast_i/6 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_10_i_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="1"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10_i/6 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="17" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="1"/>
<pin id="353" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_13_i/6 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_15_i_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="1"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_i/6 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="17" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_16_i/6 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_13_cast_i_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_cast_i/8 "/>
</bind>
</comp>

<comp id="367" class="1004" name="m_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="2"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="0" index="2" bw="64" slack="1"/>
<pin id="371" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_1/8 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_17_i_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="2"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_i/8 "/>
</bind>
</comp>

<comp id="376" class="1004" name="m_2_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/8 "/>
</bind>
</comp>

<comp id="382" class="1004" name="m_5_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="63" slack="0"/>
<pin id="384" dir="0" index="1" bw="64" slack="0"/>
<pin id="385" dir="0" index="2" bw="1" slack="0"/>
<pin id="386" dir="0" index="3" bw="7" slack="0"/>
<pin id="387" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_5/8 "/>
</bind>
</comp>

<comp id="392" class="1004" name="m_6_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="63" slack="1"/>
<pin id="394" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_6/9 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_22_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="64" slack="1"/>
<pin id="398" dir="0" index="2" bw="6" slack="0"/>
<pin id="399" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/9 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_23_cast_i_cast_c_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="8" slack="0"/>
<pin id="405" dir="0" index="2" bw="8" slack="0"/>
<pin id="406" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_23_cast_i_cast_c/9 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_29_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="5"/>
<pin id="412" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_29/9 "/>
</bind>
</comp>

<comp id="413" class="1004" name="p_Repl2_3_trunc_i_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="0"/>
<pin id="415" dir="0" index="1" bw="8" slack="0"/>
<pin id="416" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Repl2_3_trunc_i/9 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_20_i_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="9" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="6"/>
<pin id="422" dir="0" index="2" bw="8" slack="0"/>
<pin id="423" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20_i/9 "/>
</bind>
</comp>

<comp id="426" class="1004" name="p_Result_11_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="64" slack="0"/>
<pin id="428" dir="0" index="1" bw="63" slack="0"/>
<pin id="429" dir="0" index="2" bw="9" slack="0"/>
<pin id="430" dir="0" index="3" bw="6" slack="0"/>
<pin id="431" dir="0" index="4" bw="6" slack="0"/>
<pin id="432" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_11/9 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_34_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="64" slack="0"/>
<pin id="440" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_34/9 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_19_i_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_19_i/9 "/>
</bind>
</comp>

<comp id="446" class="1004" name="x_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="6"/>
<pin id="448" dir="0" index="1" bw="32" slack="0"/>
<pin id="449" dir="0" index="2" bw="32" slack="0"/>
<pin id="450" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/9 "/>
</bind>
</comp>

<comp id="453" class="1004" name="ireg_V_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="64" slack="0"/>
<pin id="455" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/30 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_35_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="64" slack="0"/>
<pin id="459" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_35/30 "/>
</bind>
</comp>

<comp id="461" class="1004" name="p_Result_12_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="64" slack="0"/>
<pin id="464" dir="0" index="2" bw="7" slack="0"/>
<pin id="465" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_12/30 "/>
</bind>
</comp>

<comp id="469" class="1004" name="exp_tmp_V_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="11" slack="0"/>
<pin id="471" dir="0" index="1" bw="64" slack="0"/>
<pin id="472" dir="0" index="2" bw="7" slack="0"/>
<pin id="473" dir="0" index="3" bw="7" slack="0"/>
<pin id="474" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/30 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_40_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="64" slack="0"/>
<pin id="481" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_40/30 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_s_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="11" slack="1"/>
<pin id="485" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/31 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_23_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="53" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="0" index="2" bw="52" slack="1"/>
<pin id="490" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23/31 "/>
</bind>
</comp>

<comp id="493" class="1004" name="p_Result_13_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="53" slack="0"/>
<pin id="495" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_13/31 "/>
</bind>
</comp>

<comp id="497" class="1004" name="man_V_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="53" slack="0"/>
<pin id="500" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/31 "/>
</bind>
</comp>

<comp id="503" class="1004" name="man_V_2_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="1"/>
<pin id="505" dir="0" index="1" bw="54" slack="0"/>
<pin id="506" dir="0" index="2" bw="53" slack="0"/>
<pin id="507" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_2/31 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_24_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="63" slack="1"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_24/31 "/>
</bind>
</comp>

<comp id="515" class="1004" name="F2_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="12" slack="0"/>
<pin id="517" dir="0" index="1" bw="11" slack="0"/>
<pin id="518" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/31 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_25_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="12" slack="0"/>
<pin id="523" dir="0" index="1" bw="5" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25/31 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_26_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="12" slack="0"/>
<pin id="529" dir="0" index="1" bw="5" slack="0"/>
<pin id="530" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_26/31 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_27_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="5" slack="0"/>
<pin id="535" dir="0" index="1" bw="12" slack="0"/>
<pin id="536" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_27/31 "/>
</bind>
</comp>

<comp id="539" class="1004" name="sh_amt_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="12" slack="0"/>
<pin id="542" dir="0" index="2" bw="12" slack="0"/>
<pin id="543" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/31 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_28_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="12" slack="0"/>
<pin id="549" dir="0" index="1" bw="5" slack="0"/>
<pin id="550" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_28/31 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_41_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="54" slack="0"/>
<pin id="555" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_41/31 "/>
</bind>
</comp>

<comp id="557" class="1004" name="sh_amt_cast_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="12" slack="1"/>
<pin id="559" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_amt_cast/32 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_30_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="12" slack="1"/>
<pin id="562" dir="0" index="1" bw="7" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_30/32 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_31_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="12" slack="1"/>
<pin id="567" dir="0" index="1" bw="6" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_31/32 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_32_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="12" slack="0"/>
<pin id="572" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32/32 "/>
</bind>
</comp>

<comp id="574" class="1004" name="grp_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="54" slack="1"/>
<pin id="576" dir="0" index="1" bw="32" slack="0"/>
<pin id="577" dir="1" index="2" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_33/32 "/>
</bind>
</comp>

<comp id="579" class="1004" name="ireg_V_to_int_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="5"/>
<pin id="581" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V_to_int/32 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_43_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="32" slack="0"/>
<pin id="585" dir="0" index="2" bw="6" slack="0"/>
<pin id="586" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_43/32 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_36_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="0" index="2" bw="1" slack="0"/>
<pin id="594" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_36/32 "/>
</bind>
</comp>

<comp id="598" class="1004" name="sel_tmp6_demorgan_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="1"/>
<pin id="600" dir="0" index="1" bw="1" slack="1"/>
<pin id="601" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp6_demorgan/32 "/>
</bind>
</comp>

<comp id="602" class="1004" name="sel_tmp6_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/32 "/>
</bind>
</comp>

<comp id="608" class="1004" name="sel_tmp7_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="1"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/32 "/>
</bind>
</comp>

<comp id="613" class="1004" name="sel_tmp8_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="1" slack="0"/>
<pin id="616" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp8/32 "/>
</bind>
</comp>

<comp id="619" class="1004" name="sel_tmp9_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp9/32 "/>
</bind>
</comp>

<comp id="625" class="1004" name="sel_tmp_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="1" slack="0"/>
<pin id="628" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp/32 "/>
</bind>
</comp>

<comp id="631" class="1004" name="sel_tmp21_demorgan_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="1" slack="1"/>
<pin id="634" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp21_demorgan/32 "/>
</bind>
</comp>

<comp id="636" class="1004" name="sel_tmp3_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp3/32 "/>
</bind>
</comp>

<comp id="642" class="1004" name="sel_tmp4_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp4/32 "/>
</bind>
</comp>

<comp id="648" class="1004" name="or_cond_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/32 "/>
</bind>
</comp>

<comp id="654" class="1004" name="newSel1_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="18" slack="0"/>
<pin id="657" dir="0" index="2" bw="18" slack="1"/>
<pin id="658" dir="1" index="3" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel1/32 "/>
</bind>
</comp>

<comp id="661" class="1004" name="sel_tmp1_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="2"/>
<pin id="663" dir="0" index="1" bw="1" slack="0"/>
<pin id="664" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/33 "/>
</bind>
</comp>

<comp id="666" class="1004" name="sel_tmp2_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="2"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/33 "/>
</bind>
</comp>

<comp id="671" class="1004" name="or_cond1_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="1"/>
<pin id="673" dir="0" index="1" bw="1" slack="0"/>
<pin id="674" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond1/33 "/>
</bind>
</comp>

<comp id="676" class="1004" name="or_cond2_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="1"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond2/33 "/>
</bind>
</comp>

<comp id="681" class="1004" name="sh_amt_cast2_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="12" slack="3"/>
<pin id="683" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_amt_cast2/34 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp_42_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="54" slack="1"/>
<pin id="686" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_42/34 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_37_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="18" slack="3"/>
<pin id="689" dir="0" index="1" bw="12" slack="0"/>
<pin id="690" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_37/34 "/>
</bind>
</comp>

<comp id="692" class="1004" name="newSel_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="2"/>
<pin id="694" dir="0" index="1" bw="18" slack="0"/>
<pin id="695" dir="0" index="2" bw="18" slack="0"/>
<pin id="696" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel/34 "/>
</bind>
</comp>

<comp id="699" class="1004" name="newSel2_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="2"/>
<pin id="701" dir="0" index="1" bw="18" slack="0"/>
<pin id="702" dir="0" index="2" bw="18" slack="2"/>
<pin id="703" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel2/34 "/>
</bind>
</comp>

<comp id="705" class="1004" name="exp_x_V_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="2"/>
<pin id="707" dir="0" index="1" bw="18" slack="1"/>
<pin id="708" dir="0" index="2" bw="1" slack="0"/>
<pin id="709" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="exp_x_V/35 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_38_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="11" slack="33"/>
<pin id="714" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_38/35 "/>
</bind>
</comp>

<comp id="720" class="1005" name="i_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="11" slack="0"/>
<pin id="722" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="725" class="1005" name="tmp_V_3_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="17" slack="1"/>
<pin id="727" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_3 "/>
</bind>
</comp>

<comp id="731" class="1005" name="tmp_V_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="17" slack="1"/>
<pin id="733" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="736" class="1005" name="tmp_i_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="1"/>
<pin id="738" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="741" class="1005" name="p_Result_9_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="6"/>
<pin id="743" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="p_Result_9 "/>
</bind>
</comp>

<comp id="746" class="1005" name="tmp_V_4_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="17" slack="2"/>
<pin id="748" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_4 "/>
</bind>
</comp>

<comp id="754" class="1005" name="l_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="1"/>
<pin id="756" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="759" class="1005" name="tmp_2_i_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="1"/>
<pin id="761" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i "/>
</bind>
</comp>

<comp id="767" class="1005" name="tmp_14_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="17" slack="2"/>
<pin id="769" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="772" class="1005" name="tmp_17_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="5" slack="1"/>
<pin id="774" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="777" class="1005" name="lsb_index_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="1"/>
<pin id="779" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lsb_index "/>
</bind>
</comp>

<comp id="783" class="1005" name="tmp_15_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="31" slack="1"/>
<pin id="785" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="788" class="1005" name="tmp_5_i_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="1"/>
<pin id="790" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_i "/>
</bind>
</comp>

<comp id="793" class="1005" name="tmp_11_i_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="1"/>
<pin id="795" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11_i "/>
</bind>
</comp>

<comp id="798" class="1005" name="tmp_14_i_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="1"/>
<pin id="800" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14_i "/>
</bind>
</comp>

<comp id="803" class="1005" name="tmp_6_i_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="2"/>
<pin id="805" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6_i "/>
</bind>
</comp>

<comp id="808" class="1005" name="m_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="64" slack="1"/>
<pin id="810" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="813" class="1005" name="m_cast_i_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="1"/>
<pin id="815" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m_cast_i "/>
</bind>
</comp>

<comp id="818" class="1005" name="tmp_10_i_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="2"/>
<pin id="820" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_10_i "/>
</bind>
</comp>

<comp id="823" class="1005" name="tmp_15_i_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="64" slack="1"/>
<pin id="825" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15_i "/>
</bind>
</comp>

<comp id="828" class="1005" name="tmp_13_i_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="1"/>
<pin id="830" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_i "/>
</bind>
</comp>

<comp id="833" class="1005" name="tmp_16_i_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="64" slack="1"/>
<pin id="835" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16_i "/>
</bind>
</comp>

<comp id="838" class="1005" name="m_2_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="64" slack="1"/>
<pin id="840" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m_2 "/>
</bind>
</comp>

<comp id="843" class="1005" name="m_5_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="63" slack="1"/>
<pin id="845" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="m_5 "/>
</bind>
</comp>

<comp id="848" class="1005" name="x_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="1"/>
<pin id="850" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="853" class="1005" name="v_assign_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="1"/>
<pin id="855" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v_assign "/>
</bind>
</comp>

<comp id="859" class="1005" name="tmp_35_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="63" slack="1"/>
<pin id="861" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="864" class="1005" name="p_Result_12_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="1"/>
<pin id="866" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_12 "/>
</bind>
</comp>

<comp id="869" class="1005" name="exp_tmp_V_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="11" slack="1"/>
<pin id="871" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="exp_tmp_V "/>
</bind>
</comp>

<comp id="874" class="1005" name="tmp_40_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="52" slack="1"/>
<pin id="876" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

<comp id="879" class="1005" name="man_V_2_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="54" slack="1"/>
<pin id="881" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_2 "/>
</bind>
</comp>

<comp id="884" class="1005" name="tmp_24_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="1"/>
<pin id="886" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="890" class="1005" name="tmp_25_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="1"/>
<pin id="892" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="896" class="1005" name="sh_amt_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="12" slack="1"/>
<pin id="898" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt "/>
</bind>
</comp>

<comp id="904" class="1005" name="tmp_28_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="1"/>
<pin id="906" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="910" class="1005" name="tmp_41_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="18" slack="1"/>
<pin id="912" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="916" class="1005" name="tmp_32_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="54" slack="1"/>
<pin id="918" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="921" class="1005" name="sel_tmp9_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="1" slack="1"/>
<pin id="923" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp9 "/>
</bind>
</comp>

<comp id="926" class="1005" name="sel_tmp4_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="1" slack="2"/>
<pin id="928" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="sel_tmp4 "/>
</bind>
</comp>

<comp id="931" class="1005" name="or_cond_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="1"/>
<pin id="933" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="937" class="1005" name="newSel1_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="18" slack="2"/>
<pin id="939" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="newSel1 "/>
</bind>
</comp>

<comp id="942" class="1005" name="tmp_33_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="54" slack="1"/>
<pin id="944" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="947" class="1005" name="or_cond2_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="1"/>
<pin id="949" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_cond2 "/>
</bind>
</comp>

<comp id="952" class="1005" name="newSel2_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="18" slack="1"/>
<pin id="954" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="newSel2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="110" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="112" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="129" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="144"><net_src comp="82" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="129" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="4" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="129" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="10" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="160"><net_src comp="129" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="12" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="161" pin="3"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="18" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="125" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="20" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="193"><net_src comp="180" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="200"><net_src comp="22" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="188" pin="3"/><net_sink comp="194" pin=1"/></net>

<net id="202"><net_src comp="24" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="203"><net_src comp="26" pin="0"/><net_sink comp="194" pin=3"/></net>

<net id="209"><net_src comp="28" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="30" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="194" pin="4"/><net_sink comp="204" pin=2"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="204" pin="3"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="34" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="224"><net_src comp="36" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="220" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="220" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="38" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="229" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="40" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="42" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="239" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="252"><net_src comp="44" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="253"><net_src comp="46" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="261"><net_src comp="48" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="254" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="257" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="263" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="16" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="50" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="52" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="54" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="284" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="56" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="46" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="305"><net_src comp="294" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="34" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="58" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="60" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="307" pin="2"/><net_sink comp="312" pin=2"/></net>

<net id="323"><net_src comp="312" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="301" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="319" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="289" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="336"><net_src comp="62" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="54" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="325" pin="2"/><net_sink comp="331" pin=2"/></net>

<net id="349"><net_src comp="26" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="342" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="362"><net_src comp="339" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="355" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="372"><net_src comp="364" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="380"><net_src comp="367" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="373" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="388"><net_src comp="64" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="376" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="390"><net_src comp="44" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="391"><net_src comp="66" pin="0"/><net_sink comp="382" pin=3"/></net>

<net id="400"><net_src comp="68" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="52" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="407"><net_src comp="395" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="70" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="72" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="417"><net_src comp="410" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="402" pin="3"/><net_sink comp="413" pin=1"/></net>

<net id="424"><net_src comp="74" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="413" pin="2"/><net_sink comp="419" pin=2"/></net>

<net id="433"><net_src comp="76" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="392" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="435"><net_src comp="419" pin="3"/><net_sink comp="426" pin=2"/></net>

<net id="436"><net_src comp="78" pin="0"/><net_sink comp="426" pin=3"/></net>

<net id="437"><net_src comp="46" pin="0"/><net_sink comp="426" pin=4"/></net>

<net id="441"><net_src comp="426" pin="5"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="438" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="451"><net_src comp="80" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="452"><net_src comp="442" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="456"><net_src comp="137" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="453" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="466"><net_src comp="68" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="453" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="66" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="475"><net_src comp="84" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="453" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="477"><net_src comp="86" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="478"><net_src comp="88" pin="0"/><net_sink comp="469" pin=3"/></net>

<net id="482"><net_src comp="453" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="491"><net_src comp="90" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="34" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="486" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="92" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="493" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="508"><net_src comp="497" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="509"><net_src comp="493" pin="1"/><net_sink comp="503" pin=2"/></net>

<net id="514"><net_src comp="94" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="519"><net_src comp="96" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="483" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="515" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="98" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="515" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="100" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="98" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="515" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="544"><net_src comp="521" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="527" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="546"><net_src comp="533" pin="2"/><net_sink comp="539" pin=2"/></net>

<net id="551"><net_src comp="515" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="98" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="556"><net_src comp="503" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="564"><net_src comp="102" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="569"><net_src comp="104" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="573"><net_src comp="557" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="570" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="587"><net_src comp="56" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="579" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="46" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="595"><net_src comp="582" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="106" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="108" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="606"><net_src comp="598" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="34" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="602" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="617"><net_src comp="560" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="34" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="608" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="613" pin="2"/><net_sink comp="619" pin=1"/></net>

<net id="629"><net_src comp="608" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="560" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="635"><net_src comp="598" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="640"><net_src comp="631" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="34" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="565" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="636" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="642" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="625" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="659"><net_src comp="619" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="660"><net_src comp="590" pin="3"/><net_sink comp="654" pin=1"/></net>

<net id="665"><net_src comp="34" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="670"><net_src comp="661" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="675"><net_src comp="666" pin="2"/><net_sink comp="671" pin=1"/></net>

<net id="680"><net_src comp="671" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="691"><net_src comp="681" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="697"><net_src comp="687" pin="2"/><net_sink comp="692" pin=1"/></net>

<net id="698"><net_src comp="684" pin="1"/><net_sink comp="692" pin=2"/></net>

<net id="704"><net_src comp="692" pin="3"/><net_sink comp="699" pin=1"/></net>

<net id="710"><net_src comp="108" pin="0"/><net_sink comp="705" pin=2"/></net>

<net id="711"><net_src comp="705" pin="3"/><net_sink comp="119" pin=1"/></net>

<net id="715"><net_src comp="125" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="723"><net_src comp="151" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="728"><net_src comp="161" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="730"><net_src comp="725" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="734"><net_src comp="169" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="739"><net_src comp="175" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="744"><net_src comp="180" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="749"><net_src comp="188" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="752"><net_src comp="746" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="753"><net_src comp="746" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="757"><net_src comp="212" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="762"><net_src comp="220" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="764"><net_src comp="759" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="765"><net_src comp="759" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="766"><net_src comp="759" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="770"><net_src comp="225" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="775"><net_src comp="233" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="780"><net_src comp="239" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="782"><net_src comp="777" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="786"><net_src comp="244" pin="4"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="791"><net_src comp="268" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="796"><net_src comp="274" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="801"><net_src comp="279" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="806"><net_src comp="331" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="811"><net_src comp="339" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="816"><net_src comp="342" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="821"><net_src comp="345" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="826"><net_src comp="355" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="831"><net_src comp="350" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="836"><net_src comp="358" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="841"><net_src comp="376" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="846"><net_src comp="382" pin="4"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="851"><net_src comp="446" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="856"><net_src comp="140" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="858"><net_src comp="853" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="862"><net_src comp="457" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="867"><net_src comp="461" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="872"><net_src comp="469" pin="4"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="877"><net_src comp="479" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="882"><net_src comp="503" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="887"><net_src comp="510" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="889"><net_src comp="884" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="893"><net_src comp="521" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="895"><net_src comp="890" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="899"><net_src comp="539" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="901"><net_src comp="896" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="902"><net_src comp="896" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="903"><net_src comp="896" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="907"><net_src comp="547" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="909"><net_src comp="904" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="913"><net_src comp="553" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="654" pin=2"/></net>

<net id="915"><net_src comp="910" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="919"><net_src comp="570" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="924"><net_src comp="619" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="929"><net_src comp="642" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="934"><net_src comp="648" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="936"><net_src comp="931" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="940"><net_src comp="654" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="699" pin=2"/></net>

<net id="945"><net_src comp="574" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="950"><net_src comp="676" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="955"><net_src comp="699" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="705" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: table_out_V | {35 }
 - Input state : 
  - Chain level:
	State 1
	State 2
		tmp : 1
		i : 1
		StgValue_41 : 2
		tmp_12 : 1
		tmp_V_3 : 2
		tmp_V : 3
	State 3
		tmp_V_4 : 1
		p_Result_s : 2
		p_Result_10 : 3
		l : 4
	State 4
		tmp_14 : 1
		tmp_16 : 1
		tmp_17 : 2
	State 5
		tmp_15 : 1
		tmp_19 : 1
		p_Result_5 : 2
		tmp_5_i : 2
	State 6
		a : 1
		rev : 1
		p_Result_4 : 1
		tmp_i_29 : 2
		tmp_9_i : 2
		tmp_6_i : 2
		tmp_13_i : 1
		tmp_16_i : 1
	State 7
	State 8
		m_1 : 1
		m_2 : 2
		m_5 : 3
	State 9
		tmp_23_cast_i_cast_c : 1
		p_Repl2_3_trunc_i : 2
		tmp_20_i : 3
		p_Result_11 : 4
		tmp_34 : 5
		tmp_19_i : 6
		x : 7
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
		ireg_V : 1
		tmp_35 : 2
		p_Result_12 : 2
		exp_tmp_V : 2
		tmp_40 : 2
	State 31
		p_Result_13 : 1
		man_V_1 : 2
		man_V_2 : 3
		F2 : 1
		tmp_25 : 2
		tmp_26 : 2
		tmp_27 : 2
		sh_amt : 3
		tmp_28 : 2
		tmp_41 : 4
	State 32
		tmp_32 : 1
		tmp_33 : 2
		tmp_43 : 1
		tmp_36 : 2
		sel_tmp8 : 1
	State 33
	State 34
		tmp_37 : 1
		newSel : 2
		newSel2 : 3
	State 35
		table_out_V_addr : 1
		StgValue_167 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   fexp   |          grp_fu_140         |    7    |   467   |   1042  |
|----------|-----------------------------|---------|---------|---------|
|   ashr   |          grp_fu_574         |    0    |   214   |   216   |
|----------|-----------------------------|---------|---------|---------|
|    shl   |          grp_fu_358         |    0    |   140   |   126   |
|          |        tmp_37_fu_687        |    0    |    0    |    45   |
|----------|-----------------------------|---------|---------|---------|
|   lshr   |        tmp_19_fu_257        |    0    |    0    |    12   |
|          |          grp_fu_350         |    0    |   140   |   126   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_V_4_fu_188       |    0    |    0    |    17   |
|          |          m_1_fu_367         |    0    |    0    |    64   |
|          | tmp_23_cast_i_cast_c_fu_402 |    0    |    0    |    8    |
|          |           x_fu_446          |    0    |    0    |    32   |
|          |        man_V_2_fu_503       |    0    |    0    |    54   |
|  select  |        sh_amt_fu_539        |    0    |    0    |    12   |
|          |        tmp_36_fu_590        |    0    |    0    |    2    |
|          |        newSel1_fu_654       |    0    |    0    |    18   |
|          |        newSel_fu_692        |    0    |    0    |    18   |
|          |        newSel2_fu_699       |    0    |    0    |    18   |
|          |        exp_x_V_fu_705       |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|
|   fpext  |          grp_fu_137         |    0    |   100   |   138   |
|----------|-----------------------------|---------|---------|---------|
|          |           i_fu_151          |    0    |    0    |    13   |
|          |       lsb_index_fu_239      |    0    |    0    |    39   |
|          |       tmp_11_i_fu_274       |    0    |    0    |    39   |
|    add   |        tmp_8_i_fu_307       |    0    |    0    |    24   |
|          |          m_2_fu_376         |    0    |    0    |    71   |
|          |   p_Repl2_3_trunc_i_fu_413  |    0    |    0    |    15   |
|          |        tmp_26_fu_527        |    0    |    0    |    12   |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_V_fu_169        |    0    |    0    |    24   |
|          |        tmp_2_i_fu_220       |    0    |    0    |    39   |
|          |        tmp_17_fu_233        |    0    |    0    |    15   |
|    sub   |       tmp_14_i_fu_279       |    0    |    0    |    39   |
|          |        man_V_1_fu_497       |    0    |    0    |    60   |
|          |          F2_fu_515          |    0    |    0    |    12   |
|          |        tmp_27_fu_533        |    0    |    0    |    12   |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_145         |    0    |    0    |    13   |
|          |         tmp_i_fu_175        |    0    |    0    |    18   |
|          |        tmp_5_i_fu_268       |    0    |    0    |    18   |
|          |         icmp_fu_284         |    0    |    0    |    18   |
|   icmp   |       tmp_10_i_fu_345       |    0    |    0    |    18   |
|          |        tmp_24_fu_510        |    0    |    0    |    29   |
|          |        tmp_25_fu_521        |    0    |    0    |    13   |
|          |        tmp_28_fu_547        |    0    |    0    |    13   |
|          |        tmp_30_fu_560        |    0    |    0    |    13   |
|          |        tmp_31_fu_565        |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|   cttz   |           l_fu_212          |    0    |    40   |    36   |
|----------|-----------------------------|---------|---------|---------|
|          |      p_Result_5_fu_263      |    0    |    0    |    17   |
|          |           a_fu_289          |    0    |    0    |    2    |
|          |       tmp_i_29_fu_319       |    0    |    0    |    2    |
|    and   |       sel_tmp7_fu_608       |    0    |    0    |    2    |
|          |       sel_tmp9_fu_619       |    0    |    0    |    2    |
|          |        sel_tmp_fu_625       |    0    |    0    |    2    |
|          |       sel_tmp4_fu_642       |    0    |    0    |    2    |
|          |       sel_tmp2_fu_666       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_9_i_fu_325       |    0    |    0    |    2    |
|          |   sel_tmp6_demorgan_fu_598  |    0    |    0    |    2    |
|    or    |  sel_tmp21_demorgan_fu_631  |    0    |    0    |    2    |
|          |        or_cond_fu_648       |    0    |    0    |    2    |
|          |       or_cond1_fu_671       |    0    |    0    |    2    |
|          |       or_cond2_fu_676       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |          rev_fu_301         |    0    |    0    |    2    |
|          |       sel_tmp6_fu_602       |    0    |    0    |    2    |
|    xor   |       sel_tmp8_fu_613       |    0    |    0    |    2    |
|          |       sel_tmp3_fu_636       |    0    |    0    |    2    |
|          |       sel_tmp1_fu_661       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_12_fu_157        |    0    |    0    |    0    |
|          |        tmp_14_fu_225        |    0    |    0    |    0    |
|          |        tmp_16_fu_229        |    0    |    0    |    0    |
|          |        tmp_29_fu_410        |    0    |    0    |    0    |
|   trunc  |        tmp_34_fu_438        |    0    |    0    |    0    |
|          |        tmp_35_fu_457        |    0    |    0    |    0    |
|          |        tmp_40_fu_479        |    0    |    0    |    0    |
|          |        tmp_41_fu_553        |    0    |    0    |    0    |
|          |        tmp_42_fu_684        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_V_3_fu_161       |    0    |    0    |    0    |
|          |      p_Result_10_fu_204     |    0    |    0    |    0    |
|bitconcatenate|        tmp_6_i_fu_331       |    0    |    0    |    0    |
|          |       tmp_20_i_fu_419       |    0    |    0    |    0    |
|          |        tmp_23_fu_486        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      p_Result_9_fu_180      |    0    |    0    |    0    |
|          |        tmp_21_fu_294        |    0    |    0    |    0    |
| bitselect|      p_Result_4_fu_312      |    0    |    0    |    0    |
|          |        tmp_22_fu_395        |    0    |    0    |    0    |
|          |      p_Result_12_fu_461     |    0    |    0    |    0    |
|          |        tmp_43_fu_582        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      p_Result_s_fu_194      |    0    |    0    |    0    |
|partselect|        tmp_15_fu_244        |    0    |    0    |    0    |
|          |          m_5_fu_382         |    0    |    0    |    0    |
|          |       exp_tmp_V_fu_469      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_18_fu_254        |    0    |    0    |    0    |
|          |           m_fu_339          |    0    |    0    |    0    |
|          |       m_cast_i_fu_342       |    0    |    0    |    0    |
|          |       tmp_15_i_fu_355       |    0    |    0    |    0    |
|          |     tmp_13_cast_i_fu_364    |    0    |    0    |    0    |
|   zext   |       tmp_17_i_fu_373       |    0    |    0    |    0    |
|          |          m_6_fu_392         |    0    |    0    |    0    |
|          |         tmp_s_fu_483        |    0    |    0    |    0    |
|          |      p_Result_13_fu_493     |    0    |    0    |    0    |
|          |        tmp_32_fu_570        |    0    |    0    |    0    |
|          |        tmp_38_fu_712        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|  partset |      p_Result_11_fu_426     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |      sh_amt_cast_fu_557     |    0    |    0    |    0    |
|          |     sh_amt_cast2_fu_681     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    7    |   1101  |   2635  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| exp_tmp_V_reg_869 |   11   |
|  i_assign_reg_125 |   11   |
|     i_reg_720     |   11   |
|     l_reg_754     |   32   |
| lsb_index_reg_777 |   32   |
|    m_2_reg_838    |   64   |
|    m_5_reg_843    |   63   |
|  m_cast_i_reg_813 |   32   |
|     m_reg_808     |   64   |
|  man_V_2_reg_879  |   54   |
|  newSel1_reg_937  |   18   |
|  newSel2_reg_952  |   18   |
|  or_cond2_reg_947 |    1   |
|  or_cond_reg_931  |    1   |
|p_Result_12_reg_864|    1   |
| p_Result_9_reg_741|    1   |
|  sel_tmp4_reg_926 |    1   |
|  sel_tmp9_reg_921 |    1   |
|   sh_amt_reg_896  |   12   |
|  tmp_10_i_reg_818 |    1   |
|  tmp_11_i_reg_793 |   32   |
|  tmp_13_i_reg_828 |   32   |
|  tmp_14_i_reg_798 |   32   |
|   tmp_14_reg_767  |   17   |
|  tmp_15_i_reg_823 |   64   |
|   tmp_15_reg_783  |   31   |
|  tmp_16_i_reg_833 |   64   |
|   tmp_17_reg_772  |    5   |
|   tmp_24_reg_884  |    1   |
|   tmp_25_reg_890  |    1   |
|   tmp_28_reg_904  |    1   |
|  tmp_2_i_reg_759  |   32   |
|   tmp_32_reg_916  |   54   |
|   tmp_33_reg_942  |   54   |
|   tmp_35_reg_859  |   63   |
|   tmp_40_reg_874  |   52   |
|   tmp_41_reg_910  |   18   |
|  tmp_5_i_reg_788  |    1   |
|  tmp_6_i_reg_803  |   32   |
|  tmp_V_3_reg_725  |   17   |
|  tmp_V_4_reg_746  |   17   |
|   tmp_V_reg_731   |   17   |
|   tmp_i_reg_736   |    1   |
|  v_assign_reg_853 |   32   |
|     x_reg_848     |   32   |
+-------------------+--------+
|       Total       |  1131  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| i_assign_reg_125 |  p0  |   2  |  11  |   22   ||    9    |
|    grp_fu_350    |  p0  |   2  |  17  |   34   ||    9    |
|    grp_fu_358    |  p0  |   2  |  17  |   34   ||    9    |
|    grp_fu_358    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_574    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   218  ||  8.845  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |    -   |  1101  |  2635  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   45   |
|  Register |    -   |    -   |  1131  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |    8   |  2232  |  2680  |
+-----------+--------+--------+--------+--------+
