========== Cache Configuration ==========
Create cache: cache_l1_D	size: 128	blocksize: 64	ReadLatency: 3	WriteLatency: 3
Create cache: Buffercache_l2		size: 4096	blocksize:128
	Buffer: 	Entry: 20	readlatnecy: 9	writelatency: 8
	STTRAM: 	size: 4096	blocksize: 128	ReadLatency: 9	WriteLatency: 13
Create cache: cache_l3		size: 8192	blocksize: 128	ReadLatency: 25	WriteLatency: 25
========== End of Cache Configuration ==========

========== L1 info ==========
w_access: 69955590	w_miss: 3813862	w_miss_rate: 5.451833%
r_access: 230041383	r_miss: 12983002	r_miss_rate: 5.643768%
t_access: 299996973	t_miss: 16796864	t_miss_rate: 5.599011%
Read_Latency: 845920173	Write_Latency: 255633114
========== End of L1 ==========

========== L2 info ==========
Buffer info : 
w_access: 16786100	w_miss: 15095263	w_miss_rate: 89.927160%
r_access: 16796864	r_miss: 16796864	r_miss_rate: 100.000000%
t_access: 33582964	t_miss: 31892127	t_miss_rate: 94.965194%
Cache info :
w_access: 15095262	w_miss: 1	w_miss_rate: 0.000007%
r_access: 16796864	r_miss: 10054	r_miss_rate: 0.059856%
t_access: 31892126	t_miss: 10055	t_miss_rate: 0.031528%
Buffer Latency:
ReadLatency: 0	WriteLatency: 13526696
STTRAM Latency:
ReadLatency: 151553828	WriteLatency: 196238444
Total Latency:
ReadLatency: 151553828	WriteLatency: 209765140
========== End of L2 ==========

========== L3 info ==========
w_access: 0	w_miss: 0	w_miss_rate: -nan%
r_access: 10055	r_miss: 110	r_miss_rate: 1.093983%
t_access: 10055	t_miss: 110	t_miss_rate: 1.093983%
Read_Latency: 259625	Write_Latency: 0
========== End of L3 ==========

