============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 16 2025  11:28:05 am
  Module:                 ipr
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

         Pin                        Type                Fanout Load Slew Delay Arrival   
                                   (Domain)                    (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------
(clock clk)              launch                                                      0 R 
async_fifo_i_fifomem_inst
  mem_reg[10][3]/CP                                                    0    +0       0 R 
  mem_reg[10][3]/QN      DFQND1BWP16P90LVT(timing)           1  1.4   15   +42      42 F 
  g4423__6131/A2                                                            +0      42   
  g4423__6131/ZN         NR2D0P75BWP16P90(timing)            1  2.0   38   +32      73 R 
  g4338__7098/A1                                                            +0      73   
  g4338__7098/ZN         NR4SKPBD3BWP16P90LVT(timing)        1  3.0   26   +23      96 F 
  g4297__2398/A3                                                            +0      96   
  g4297__2398/ZN         ND3OPTPAD2BWP16P90LVT(timing)       1  0.8   12   +13     109 R 
async_fifo_i_fifomem_inst/rdata[3] 
read_if_rdata[3]         interconnect                                 12    +0     109 R 
                         out port                                           +0     109 R 
(fp.sdc_line_36_321_1)   ext delay                                        +500     609 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                   560 R 
-----------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :     -49ps (TIMING VIOLATION)
Start-point  : async_fifo_i_fifomem_inst/mem_reg[10][3]/CP
End-point    : read_if_rdata[3]

