--------------- Build Started: 10/17/2023 20:38:30 Project: Design, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\ianh\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "C:\Users\ianh\Documents\Car Lab\Navigation\Design.cydsn\Design.cyprj" -d CY8C5868AXI-LP035 -s "C:\Users\ianh\Documents\Car Lab\Navigation\Design.cydsn\Generated_Source\PSoC5" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: fit.M0032: warning: Clock Warning: (dark_clock's accuracy range '12 MHz +/- 1%, (11.88 MHz - 12.12 MHz)' is not within the specified tolerance range '10 MHz +/- 5%, (9.5 MHz - 10.5 MHz)'.).
 * C:\Users\ianh\Documents\Car Lab\Navigation\Design.cydsn\Design.cydwr (dark_clock)
 * C:\Users\ianh\Documents\Car Lab\Navigation\Design.cydsn\TopDesign\TopDesign.cysch (Instance:dark_clock)
ADD: fit.M0032: warning: Clock Warning: (pid_clock's accuracy range '1 kHz -50% +100%, (500  Hz - 2 kHz)' is not within the specified tolerance range '1 kHz +/- 0.1%, (999  Hz - 1.001 kHz)'.).
 * C:\Users\ianh\Documents\Car Lab\Navigation\Design.cydsn\Design.cydwr (pid_clock)
 * C:\Users\ianh\Documents\Car Lab\Navigation\Design.cydsn\TopDesign\TopDesign.cysch (Instance:pid_clock)
HDL Generation...
Synthesis...
Tech Mapping...
Error: mpr.M0014: Resource limit: Maximum number of Datapath Cells exceeded (max=24, needed=27). (App=cydsfit)
Dependency Generation...
Cleanup...
Error: fit.M0050: The fitter aborted due to errors, please address all errors and rebuild. (App=cydsfit)
--------------- Build Failed: 10/17/2023 20:38:39 ---------------
