
BLUETOOTH_P2P_EXAMPLE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000739c  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040739c  0040739c  0001739c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009b8  20400000  004073a4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000184  204009b8  00407d5c  000209b8  2**2
                  ALLOC
  4 .stack        00002004  20400b3c  00407ee0  000209b8  2**0
                  ALLOC
  5 .heap         00000200  20402b40  00409ee4  000209b8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209b8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209e6  2**0
                  CONTENTS, READONLY
  8 .debug_info   00016d54  00000000  00000000  00020a3f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002a17  00000000  00000000  00037793  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00008482  00000000  00000000  0003a1aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000df0  00000000  00000000  0004262c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000d68  00000000  00000000  0004341c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  000082b3  00000000  00000000  00044184  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000c6ba  00000000  00000000  0004c437  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008cc9c  00000000  00000000  00058af1  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  0000481c  00000000  00000000  000e5790  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	40 2b 40 20 81 19 40 00 31 1a 40 00 31 1a 40 00     @+@ ..@.1.@.1.@.
  400010:	31 1a 40 00 31 1a 40 00 31 1a 40 00 00 00 00 00     1.@.1.@.1.@.....
	...
  40002c:	31 1a 40 00 31 1a 40 00 00 00 00 00 31 1a 40 00     1.@.1.@.....1.@.
  40003c:	21 20 40 00 31 1a 40 00 31 1a 40 00 31 1a 40 00     ! @.1.@.1.@.1.@.
  40004c:	31 1a 40 00 31 1a 40 00 31 1a 40 00 31 1a 40 00     1.@.1.@.1.@.1.@.
  40005c:	31 1a 40 00 31 1a 40 00 00 00 00 00 39 15 40 00     1.@.1.@.....9.@.
  40006c:	51 15 40 00 69 15 40 00 31 1a 40 00 31 1a 40 00     Q.@.i.@.1.@.1.@.
  40007c:	31 1a 40 00 81 15 40 00 99 15 40 00 31 1a 40 00     1.@...@...@.1.@.
  40008c:	31 1a 40 00 31 1a 40 00 31 1a 40 00 31 1a 40 00     1.@.1.@.1.@.1.@.
  40009c:	fd 1f 40 00 31 1a 40 00 31 1a 40 00 31 1a 40 00     ..@.1.@.1.@.1.@.
  4000ac:	31 1a 40 00 31 1a 40 00 0d 03 40 00 31 1a 40 00     1.@.1.@...@.1.@.
  4000bc:	31 1a 40 00 31 1a 40 00 31 1a 40 00 31 1a 40 00     1.@.1.@.1.@.1.@.
  4000cc:	31 1a 40 00 00 00 00 00 31 1a 40 00 00 00 00 00     1.@.....1.@.....
  4000dc:	31 1a 40 00 25 03 40 00 31 1a 40 00 31 1a 40 00     1.@.%.@.1.@.1.@.
  4000ec:	31 1a 40 00 31 1a 40 00 31 1a 40 00 31 1a 40 00     1.@.1.@.1.@.1.@.
  4000fc:	31 1a 40 00 31 1a 40 00 31 1a 40 00 31 1a 40 00     1.@.1.@.1.@.1.@.
  40010c:	31 1a 40 00 31 1a 40 00 00 00 00 00 00 00 00 00     1.@.1.@.........
  40011c:	00 00 00 00 31 1a 40 00 31 1a 40 00 31 1a 40 00     ....1.@.1.@.1.@.
  40012c:	31 1a 40 00 31 1a 40 00 00 00 00 00 31 1a 40 00     1.@.1.@.....1.@.
  40013c:	31 1a 40 00                                         1.@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009b8 	.word	0x204009b8
  40015c:	00000000 	.word	0x00000000
  400160:	004073a4 	.word	0x004073a4

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	004073a4 	.word	0x004073a4
  4001a0:	204009bc 	.word	0x204009bc
  4001a4:	004073a4 	.word	0x004073a4
  4001a8:	00000000 	.word	0x00000000

004001ac <afec_get_interrupt_status>:
 * \param afec  Base address of the AFEC.
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
  4001ac:	b480      	push	{r7}
  4001ae:	b083      	sub	sp, #12
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	return afec->AFEC_ISR;
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  4001b8:	4618      	mov	r0, r3
  4001ba:	370c      	adds	r7, #12
  4001bc:	46bd      	mov	sp, r7
  4001be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001c2:	4770      	bx	lr

004001c4 <afec_get_interrupt_mask>:
 * \param afec  Base address of the AFEC.
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
  4001c4:	b480      	push	{r7}
  4001c6:	b083      	sub	sp, #12
  4001c8:	af00      	add	r7, sp, #0
  4001ca:	6078      	str	r0, [r7, #4]
	return afec->AFEC_IMR;
  4001cc:	687b      	ldr	r3, [r7, #4]
  4001ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
  4001d0:	4618      	mov	r0, r3
  4001d2:	370c      	adds	r7, #12
  4001d4:	46bd      	mov	sp, r7
  4001d6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001da:	4770      	bx	lr

004001dc <afec_find_inst_num>:
 * \param afec  Base address of the AFEC
 *
 * \return   AFEC instance number
 */
static uint32_t afec_find_inst_num(Afec *const afec)
{
  4001dc:	b480      	push	{r7}
  4001de:	b083      	sub	sp, #12
  4001e0:	af00      	add	r7, sp, #0
  4001e2:	6078      	str	r0, [r7, #4]
#if defined(AFEC1)
	if (afec == AFEC1) {
  4001e4:	687b      	ldr	r3, [r7, #4]
  4001e6:	4a09      	ldr	r2, [pc, #36]	; (40020c <afec_find_inst_num+0x30>)
  4001e8:	4293      	cmp	r3, r2
  4001ea:	d101      	bne.n	4001f0 <afec_find_inst_num+0x14>
		return 1;
  4001ec:	2301      	movs	r3, #1
  4001ee:	e006      	b.n	4001fe <afec_find_inst_num+0x22>
	}
#endif
#if defined(AFEC0)
	if (afec == AFEC0) {
  4001f0:	687b      	ldr	r3, [r7, #4]
  4001f2:	4a07      	ldr	r2, [pc, #28]	; (400210 <afec_find_inst_num+0x34>)
  4001f4:	4293      	cmp	r3, r2
  4001f6:	d101      	bne.n	4001fc <afec_find_inst_num+0x20>
		return 0;
  4001f8:	2300      	movs	r3, #0
  4001fa:	e000      	b.n	4001fe <afec_find_inst_num+0x22>
	}
#endif
	return 0;
  4001fc:	2300      	movs	r3, #0
}
  4001fe:	4618      	mov	r0, r3
  400200:	370c      	adds	r7, #12
  400202:	46bd      	mov	sp, r7
  400204:	f85d 7b04 	ldr.w	r7, [sp], #4
  400208:	4770      	bx	lr
  40020a:	bf00      	nop
  40020c:	40064000 	.word	0x40064000
  400210:	4003c000 	.word	0x4003c000

00400214 <afec_interrupt>:
 * \param inst_num AFEC instance number to handle interrupt for
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
  400214:	b580      	push	{r7, lr}
  400216:	b082      	sub	sp, #8
  400218:	af00      	add	r7, sp, #0
  40021a:	4603      	mov	r3, r0
  40021c:	6039      	str	r1, [r7, #0]
  40021e:	71fb      	strb	r3, [r7, #7]
	if (afec_callback_pointer[inst_num][source]) {
  400220:	79fb      	ldrb	r3, [r7, #7]
  400222:	490a      	ldr	r1, [pc, #40]	; (40024c <afec_interrupt+0x38>)
  400224:	011a      	lsls	r2, r3, #4
  400226:	683b      	ldr	r3, [r7, #0]
  400228:	4413      	add	r3, r2
  40022a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  40022e:	2b00      	cmp	r3, #0
  400230:	d007      	beq.n	400242 <afec_interrupt+0x2e>
		afec_callback_pointer[inst_num][source]();
  400232:	79fb      	ldrb	r3, [r7, #7]
  400234:	4905      	ldr	r1, [pc, #20]	; (40024c <afec_interrupt+0x38>)
  400236:	011a      	lsls	r2, r3, #4
  400238:	683b      	ldr	r3, [r7, #0]
  40023a:	4413      	add	r3, r2
  40023c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  400240:	4798      	blx	r3
	}
}
  400242:	bf00      	nop
  400244:	3708      	adds	r7, #8
  400246:	46bd      	mov	sp, r7
  400248:	bd80      	pop	{r7, pc}
  40024a:	bf00      	nop
  40024c:	20400a8c 	.word	0x20400a8c

00400250 <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  400250:	b590      	push	{r4, r7, lr}
  400252:	b087      	sub	sp, #28
  400254:	af00      	add	r7, sp, #0
  400256:	6078      	str	r0, [r7, #4]
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  400258:	6878      	ldr	r0, [r7, #4]
  40025a:	4b28      	ldr	r3, [pc, #160]	; (4002fc <afec_process_callback+0xac>)
  40025c:	4798      	blx	r3
  40025e:	4604      	mov	r4, r0
  400260:	6878      	ldr	r0, [r7, #4]
  400262:	4b27      	ldr	r3, [pc, #156]	; (400300 <afec_process_callback+0xb0>)
  400264:	4798      	blx	r3
  400266:	4603      	mov	r3, r0
  400268:	4023      	ands	r3, r4
  40026a:	60fb      	str	r3, [r7, #12]
	inst_num = afec_find_inst_num(afec);
  40026c:	6878      	ldr	r0, [r7, #4]
  40026e:	4b25      	ldr	r3, [pc, #148]	; (400304 <afec_process_callback+0xb4>)
  400270:	4798      	blx	r3
  400272:	6138      	str	r0, [r7, #16]

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400274:	2300      	movs	r3, #0
  400276:	617b      	str	r3, [r7, #20]
  400278:	e039      	b.n	4002ee <afec_process_callback+0x9e>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  40027a:	697b      	ldr	r3, [r7, #20]
  40027c:	2b0b      	cmp	r3, #11
  40027e:	d80f      	bhi.n	4002a0 <afec_process_callback+0x50>
				if (status & (1 << cnt)) {
					afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
				}
			}
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
  400280:	2201      	movs	r2, #1
  400282:	697b      	ldr	r3, [r7, #20]
  400284:	fa02 f303 	lsl.w	r3, r2, r3
  400288:	461a      	mov	r2, r3
  40028a:	68fb      	ldr	r3, [r7, #12]
  40028c:	4013      	ands	r3, r2
  40028e:	2b00      	cmp	r3, #0
  400290:	d02a      	beq.n	4002e8 <afec_process_callback+0x98>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  400292:	693b      	ldr	r3, [r7, #16]
  400294:	b2db      	uxtb	r3, r3
  400296:	6979      	ldr	r1, [r7, #20]
  400298:	4618      	mov	r0, r3
  40029a:	4b1b      	ldr	r3, [pc, #108]	; (400308 <afec_process_callback+0xb8>)
  40029c:	4798      	blx	r3
  40029e:	e023      	b.n	4002e8 <afec_process_callback+0x98>
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  4002a0:	697b      	ldr	r3, [r7, #20]
  4002a2:	2b0e      	cmp	r3, #14
  4002a4:	d810      	bhi.n	4002c8 <afec_process_callback+0x78>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  4002a6:	697b      	ldr	r3, [r7, #20]
  4002a8:	330c      	adds	r3, #12
  4002aa:	2201      	movs	r2, #1
  4002ac:	fa02 f303 	lsl.w	r3, r2, r3
  4002b0:	461a      	mov	r2, r3
  4002b2:	68fb      	ldr	r3, [r7, #12]
  4002b4:	4013      	ands	r3, r2
  4002b6:	2b00      	cmp	r3, #0
  4002b8:	d016      	beq.n	4002e8 <afec_process_callback+0x98>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  4002ba:	693b      	ldr	r3, [r7, #16]
  4002bc:	b2db      	uxtb	r3, r3
  4002be:	6979      	ldr	r1, [r7, #20]
  4002c0:	4618      	mov	r0, r3
  4002c2:	4b11      	ldr	r3, [pc, #68]	; (400308 <afec_process_callback+0xb8>)
  4002c4:	4798      	blx	r3
  4002c6:	e00f      	b.n	4002e8 <afec_process_callback+0x98>
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  4002c8:	697b      	ldr	r3, [r7, #20]
  4002ca:	330f      	adds	r3, #15
  4002cc:	2201      	movs	r2, #1
  4002ce:	fa02 f303 	lsl.w	r3, r2, r3
  4002d2:	461a      	mov	r2, r3
  4002d4:	68fb      	ldr	r3, [r7, #12]
  4002d6:	4013      	ands	r3, r2
  4002d8:	2b00      	cmp	r3, #0
  4002da:	d005      	beq.n	4002e8 <afec_process_callback+0x98>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  4002dc:	693b      	ldr	r3, [r7, #16]
  4002de:	b2db      	uxtb	r3, r3
  4002e0:	6979      	ldr	r1, [r7, #20]
  4002e2:	4618      	mov	r0, r3
  4002e4:	4b08      	ldr	r3, [pc, #32]	; (400308 <afec_process_callback+0xb8>)
  4002e6:	4798      	blx	r3
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  4002e8:	697b      	ldr	r3, [r7, #20]
  4002ea:	3301      	adds	r3, #1
  4002ec:	617b      	str	r3, [r7, #20]
  4002ee:	697b      	ldr	r3, [r7, #20]
  4002f0:	2b0f      	cmp	r3, #15
  4002f2:	d9c2      	bls.n	40027a <afec_process_callback+0x2a>
			}
		}
	}
}
  4002f4:	bf00      	nop
  4002f6:	371c      	adds	r7, #28
  4002f8:	46bd      	mov	sp, r7
  4002fa:	bd90      	pop	{r4, r7, pc}
  4002fc:	004001ad 	.word	0x004001ad
  400300:	004001c5 	.word	0x004001c5
  400304:	004001dd 	.word	0x004001dd
  400308:	00400215 	.word	0x00400215

0040030c <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  40030c:	b580      	push	{r7, lr}
  40030e:	af00      	add	r7, sp, #0
	afec_process_callback(AFEC0);
  400310:	4802      	ldr	r0, [pc, #8]	; (40031c <AFEC0_Handler+0x10>)
  400312:	4b03      	ldr	r3, [pc, #12]	; (400320 <AFEC0_Handler+0x14>)
  400314:	4798      	blx	r3
}
  400316:	bf00      	nop
  400318:	bd80      	pop	{r7, pc}
  40031a:	bf00      	nop
  40031c:	4003c000 	.word	0x4003c000
  400320:	00400251 	.word	0x00400251

00400324 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  400324:	b580      	push	{r7, lr}
  400326:	af00      	add	r7, sp, #0
	afec_process_callback(AFEC1);
  400328:	4802      	ldr	r0, [pc, #8]	; (400334 <AFEC1_Handler+0x10>)
  40032a:	4b03      	ldr	r3, [pc, #12]	; (400338 <AFEC1_Handler+0x14>)
  40032c:	4798      	blx	r3
}
  40032e:	bf00      	nop
  400330:	bd80      	pop	{r7, pc}
  400332:	bf00      	nop
  400334:	40064000 	.word	0x40064000
  400338:	00400251 	.word	0x00400251

0040033c <dacc_reset>:
 * \brief Reset DACC.
 *
 * \param p_dacc Pointer to a DACC instance. 
 */
void dacc_reset(Dacc *p_dacc)
{
  40033c:	b480      	push	{r7}
  40033e:	b083      	sub	sp, #12
  400340:	af00      	add	r7, sp, #0
  400342:	6078      	str	r0, [r7, #4]
	p_dacc->DACC_CR = DACC_CR_SWRST;
  400344:	687b      	ldr	r3, [r7, #4]
  400346:	2201      	movs	r2, #1
  400348:	601a      	str	r2, [r3, #0]
}
  40034a:	bf00      	nop
  40034c:	370c      	adds	r7, #12
  40034e:	46bd      	mov	sp, r7
  400350:	f85d 7b04 	ldr.w	r7, [sp], #4
  400354:	4770      	bx	lr

00400356 <dacc_enable_channel>:
 * \param ul_channel The output channel to enable.
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_enable_channel(Dacc *p_dacc, uint32_t ul_channel)
{
  400356:	b480      	push	{r7}
  400358:	b083      	sub	sp, #12
  40035a:	af00      	add	r7, sp, #0
  40035c:	6078      	str	r0, [r7, #4]
  40035e:	6039      	str	r1, [r7, #0]
	if (ul_channel > MAX_CH_NB)
  400360:	683b      	ldr	r3, [r7, #0]
  400362:	2b01      	cmp	r3, #1
  400364:	d901      	bls.n	40036a <dacc_enable_channel+0x14>
		return DACC_RC_INVALID_PARAM;
  400366:	2301      	movs	r3, #1
  400368:	e005      	b.n	400376 <dacc_enable_channel+0x20>

	p_dacc->DACC_CHER = DACC_CHER_CH0 << ul_channel;
  40036a:	2201      	movs	r2, #1
  40036c:	683b      	ldr	r3, [r7, #0]
  40036e:	409a      	lsls	r2, r3
  400370:	687b      	ldr	r3, [r7, #4]
  400372:	611a      	str	r2, [r3, #16]
	return DACC_RC_OK;
  400374:	2300      	movs	r3, #0
}
  400376:	4618      	mov	r0, r3
  400378:	370c      	adds	r7, #12
  40037a:	46bd      	mov	sp, r7
  40037c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400380:	4770      	bx	lr

00400382 <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  400382:	b480      	push	{r7}
  400384:	b085      	sub	sp, #20
  400386:	af00      	add	r7, sp, #0
  400388:	6078      	str	r0, [r7, #4]
  40038a:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40038c:	687a      	ldr	r2, [r7, #4]
  40038e:	683b      	ldr	r3, [r7, #0]
  400390:	019b      	lsls	r3, r3, #6
  400392:	4413      	add	r3, r2
  400394:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  400396:	68fb      	ldr	r3, [r7, #12]
  400398:	6a1b      	ldr	r3, [r3, #32]
}
  40039a:	4618      	mov	r0, r3
  40039c:	3714      	adds	r7, #20
  40039e:	46bd      	mov	sp, r7
  4003a0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4003a4:	4770      	bx	lr

004003a6 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  4003a6:	b480      	push	{r7}
  4003a8:	b089      	sub	sp, #36	; 0x24
  4003aa:	af00      	add	r7, sp, #0
  4003ac:	60f8      	str	r0, [r7, #12]
  4003ae:	60b9      	str	r1, [r7, #8]
  4003b0:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  4003b2:	68bb      	ldr	r3, [r7, #8]
  4003b4:	011a      	lsls	r2, r3, #4
  4003b6:	687b      	ldr	r3, [r7, #4]
  4003b8:	429a      	cmp	r2, r3
  4003ba:	d802      	bhi.n	4003c2 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  4003bc:	2310      	movs	r3, #16
  4003be:	61fb      	str	r3, [r7, #28]
  4003c0:	e001      	b.n	4003c6 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  4003c2:	2308      	movs	r3, #8
  4003c4:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4003c6:	687b      	ldr	r3, [r7, #4]
  4003c8:	00da      	lsls	r2, r3, #3
  4003ca:	69fb      	ldr	r3, [r7, #28]
  4003cc:	68b9      	ldr	r1, [r7, #8]
  4003ce:	fb01 f303 	mul.w	r3, r1, r3
  4003d2:	085b      	lsrs	r3, r3, #1
  4003d4:	441a      	add	r2, r3
  4003d6:	69fb      	ldr	r3, [r7, #28]
  4003d8:	68b9      	ldr	r1, [r7, #8]
  4003da:	fb01 f303 	mul.w	r3, r1, r3
  4003de:	fbb2 f3f3 	udiv	r3, r2, r3
  4003e2:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  4003e4:	69bb      	ldr	r3, [r7, #24]
  4003e6:	08db      	lsrs	r3, r3, #3
  4003e8:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  4003ea:	69bb      	ldr	r3, [r7, #24]
  4003ec:	f003 0307 	and.w	r3, r3, #7
  4003f0:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4003f2:	697b      	ldr	r3, [r7, #20]
  4003f4:	2b00      	cmp	r3, #0
  4003f6:	d003      	beq.n	400400 <usart_set_async_baudrate+0x5a>
  4003f8:	697b      	ldr	r3, [r7, #20]
  4003fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  4003fe:	d301      	bcc.n	400404 <usart_set_async_baudrate+0x5e>
		return 1;
  400400:	2301      	movs	r3, #1
  400402:	e00f      	b.n	400424 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  400404:	69fb      	ldr	r3, [r7, #28]
  400406:	2b08      	cmp	r3, #8
  400408:	d105      	bne.n	400416 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  40040a:	68fb      	ldr	r3, [r7, #12]
  40040c:	685b      	ldr	r3, [r3, #4]
  40040e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  400412:	68fb      	ldr	r3, [r7, #12]
  400414:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400416:	693b      	ldr	r3, [r7, #16]
  400418:	041a      	lsls	r2, r3, #16
  40041a:	697b      	ldr	r3, [r7, #20]
  40041c:	431a      	orrs	r2, r3
  40041e:	68fb      	ldr	r3, [r7, #12]
  400420:	621a      	str	r2, [r3, #32]

	return 0;
  400422:	2300      	movs	r3, #0
}
  400424:	4618      	mov	r0, r3
  400426:	3724      	adds	r7, #36	; 0x24
  400428:	46bd      	mov	sp, r7
  40042a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40042e:	4770      	bx	lr

00400430 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  400430:	b580      	push	{r7, lr}
  400432:	b082      	sub	sp, #8
  400434:	af00      	add	r7, sp, #0
  400436:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  400438:	6878      	ldr	r0, [r7, #4]
  40043a:	4b0d      	ldr	r3, [pc, #52]	; (400470 <usart_reset+0x40>)
  40043c:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  40043e:	687b      	ldr	r3, [r7, #4]
  400440:	2200      	movs	r2, #0
  400442:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  400444:	687b      	ldr	r3, [r7, #4]
  400446:	2200      	movs	r2, #0
  400448:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  40044a:	687b      	ldr	r3, [r7, #4]
  40044c:	2200      	movs	r2, #0
  40044e:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  400450:	6878      	ldr	r0, [r7, #4]
  400452:	4b08      	ldr	r3, [pc, #32]	; (400474 <usart_reset+0x44>)
  400454:	4798      	blx	r3
	usart_reset_rx(p_usart);
  400456:	6878      	ldr	r0, [r7, #4]
  400458:	4b07      	ldr	r3, [pc, #28]	; (400478 <usart_reset+0x48>)
  40045a:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  40045c:	6878      	ldr	r0, [r7, #4]
  40045e:	4b07      	ldr	r3, [pc, #28]	; (40047c <usart_reset+0x4c>)
  400460:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  400462:	6878      	ldr	r0, [r7, #4]
  400464:	4b06      	ldr	r3, [pc, #24]	; (400480 <usart_reset+0x50>)
  400466:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  400468:	bf00      	nop
  40046a:	3708      	adds	r7, #8
  40046c:	46bd      	mov	sp, r7
  40046e:	bd80      	pop	{r7, pc}
  400470:	00400611 	.word	0x00400611
  400474:	00400523 	.word	0x00400523
  400478:	00400557 	.word	0x00400557
  40047c:	00400571 	.word	0x00400571
  400480:	0040058d 	.word	0x0040058d

00400484 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  400484:	b580      	push	{r7, lr}
  400486:	b084      	sub	sp, #16
  400488:	af00      	add	r7, sp, #0
  40048a:	60f8      	str	r0, [r7, #12]
  40048c:	60b9      	str	r1, [r7, #8]
  40048e:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  400490:	68f8      	ldr	r0, [r7, #12]
  400492:	4b1a      	ldr	r3, [pc, #104]	; (4004fc <usart_init_rs232+0x78>)
  400494:	4798      	blx	r3

	ul_reg_val = 0;
  400496:	4b1a      	ldr	r3, [pc, #104]	; (400500 <usart_init_rs232+0x7c>)
  400498:	2200      	movs	r2, #0
  40049a:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  40049c:	68bb      	ldr	r3, [r7, #8]
  40049e:	2b00      	cmp	r3, #0
  4004a0:	d009      	beq.n	4004b6 <usart_init_rs232+0x32>
  4004a2:	68bb      	ldr	r3, [r7, #8]
  4004a4:	681b      	ldr	r3, [r3, #0]
  4004a6:	687a      	ldr	r2, [r7, #4]
  4004a8:	4619      	mov	r1, r3
  4004aa:	68f8      	ldr	r0, [r7, #12]
  4004ac:	4b15      	ldr	r3, [pc, #84]	; (400504 <usart_init_rs232+0x80>)
  4004ae:	4798      	blx	r3
  4004b0:	4603      	mov	r3, r0
  4004b2:	2b00      	cmp	r3, #0
  4004b4:	d001      	beq.n	4004ba <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  4004b6:	2301      	movs	r3, #1
  4004b8:	e01b      	b.n	4004f2 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4004ba:	68bb      	ldr	r3, [r7, #8]
  4004bc:	685a      	ldr	r2, [r3, #4]
  4004be:	68bb      	ldr	r3, [r7, #8]
  4004c0:	689b      	ldr	r3, [r3, #8]
  4004c2:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4004c4:	68bb      	ldr	r3, [r7, #8]
  4004c6:	691b      	ldr	r3, [r3, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4004c8:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4004ca:	68bb      	ldr	r3, [r7, #8]
  4004cc:	68db      	ldr	r3, [r3, #12]
  4004ce:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4004d0:	4b0b      	ldr	r3, [pc, #44]	; (400500 <usart_init_rs232+0x7c>)
  4004d2:	681b      	ldr	r3, [r3, #0]
  4004d4:	4313      	orrs	r3, r2
  4004d6:	4a0a      	ldr	r2, [pc, #40]	; (400500 <usart_init_rs232+0x7c>)
  4004d8:	6013      	str	r3, [r2, #0]

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  4004da:	4b09      	ldr	r3, [pc, #36]	; (400500 <usart_init_rs232+0x7c>)
  4004dc:	681b      	ldr	r3, [r3, #0]
  4004de:	4a08      	ldr	r2, [pc, #32]	; (400500 <usart_init_rs232+0x7c>)
  4004e0:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  4004e2:	68fb      	ldr	r3, [r7, #12]
  4004e4:	685a      	ldr	r2, [r3, #4]
  4004e6:	4b06      	ldr	r3, [pc, #24]	; (400500 <usart_init_rs232+0x7c>)
  4004e8:	681b      	ldr	r3, [r3, #0]
  4004ea:	431a      	orrs	r2, r3
  4004ec:	68fb      	ldr	r3, [r7, #12]
  4004ee:	605a      	str	r2, [r3, #4]

	return 0;
  4004f0:	2300      	movs	r3, #0
}
  4004f2:	4618      	mov	r0, r3
  4004f4:	3710      	adds	r7, #16
  4004f6:	46bd      	mov	sp, r7
  4004f8:	bd80      	pop	{r7, pc}
  4004fa:	bf00      	nop
  4004fc:	00400431 	.word	0x00400431
  400500:	204009d4 	.word	0x204009d4
  400504:	004003a7 	.word	0x004003a7

00400508 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  400508:	b480      	push	{r7}
  40050a:	b083      	sub	sp, #12
  40050c:	af00      	add	r7, sp, #0
  40050e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  400510:	687b      	ldr	r3, [r7, #4]
  400512:	2240      	movs	r2, #64	; 0x40
  400514:	601a      	str	r2, [r3, #0]
}
  400516:	bf00      	nop
  400518:	370c      	adds	r7, #12
  40051a:	46bd      	mov	sp, r7
  40051c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400520:	4770      	bx	lr

00400522 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  400522:	b480      	push	{r7}
  400524:	b083      	sub	sp, #12
  400526:	af00      	add	r7, sp, #0
  400528:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  40052a:	687b      	ldr	r3, [r7, #4]
  40052c:	2288      	movs	r2, #136	; 0x88
  40052e:	601a      	str	r2, [r3, #0]
}
  400530:	bf00      	nop
  400532:	370c      	adds	r7, #12
  400534:	46bd      	mov	sp, r7
  400536:	f85d 7b04 	ldr.w	r7, [sp], #4
  40053a:	4770      	bx	lr

0040053c <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  40053c:	b480      	push	{r7}
  40053e:	b083      	sub	sp, #12
  400540:	af00      	add	r7, sp, #0
  400542:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  400544:	687b      	ldr	r3, [r7, #4]
  400546:	2210      	movs	r2, #16
  400548:	601a      	str	r2, [r3, #0]
}
  40054a:	bf00      	nop
  40054c:	370c      	adds	r7, #12
  40054e:	46bd      	mov	sp, r7
  400550:	f85d 7b04 	ldr.w	r7, [sp], #4
  400554:	4770      	bx	lr

00400556 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  400556:	b480      	push	{r7}
  400558:	b083      	sub	sp, #12
  40055a:	af00      	add	r7, sp, #0
  40055c:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  40055e:	687b      	ldr	r3, [r7, #4]
  400560:	2224      	movs	r2, #36	; 0x24
  400562:	601a      	str	r2, [r3, #0]
}
  400564:	bf00      	nop
  400566:	370c      	adds	r7, #12
  400568:	46bd      	mov	sp, r7
  40056a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40056e:	4770      	bx	lr

00400570 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  400570:	b480      	push	{r7}
  400572:	b083      	sub	sp, #12
  400574:	af00      	add	r7, sp, #0
  400576:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  400578:	687b      	ldr	r3, [r7, #4]
  40057a:	f44f 7280 	mov.w	r2, #256	; 0x100
  40057e:	601a      	str	r2, [r3, #0]
}
  400580:	bf00      	nop
  400582:	370c      	adds	r7, #12
  400584:	46bd      	mov	sp, r7
  400586:	f85d 7b04 	ldr.w	r7, [sp], #4
  40058a:	4770      	bx	lr

0040058c <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  40058c:	b480      	push	{r7}
  40058e:	b083      	sub	sp, #12
  400590:	af00      	add	r7, sp, #0
  400592:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  400594:	687b      	ldr	r3, [r7, #4]
  400596:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40059a:	601a      	str	r2, [r3, #0]
}
  40059c:	bf00      	nop
  40059e:	370c      	adds	r7, #12
  4005a0:	46bd      	mov	sp, r7
  4005a2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4005a6:	4770      	bx	lr

004005a8 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  4005a8:	b480      	push	{r7}
  4005aa:	b083      	sub	sp, #12
  4005ac:	af00      	add	r7, sp, #0
  4005ae:	6078      	str	r0, [r7, #4]
  4005b0:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4005b2:	687b      	ldr	r3, [r7, #4]
  4005b4:	695b      	ldr	r3, [r3, #20]
  4005b6:	f003 0302 	and.w	r3, r3, #2
  4005ba:	2b00      	cmp	r3, #0
  4005bc:	d101      	bne.n	4005c2 <usart_write+0x1a>
		return 1;
  4005be:	2301      	movs	r3, #1
  4005c0:	e005      	b.n	4005ce <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  4005c2:	683b      	ldr	r3, [r7, #0]
  4005c4:	f3c3 0208 	ubfx	r2, r3, #0, #9
  4005c8:	687b      	ldr	r3, [r7, #4]
  4005ca:	61da      	str	r2, [r3, #28]
	return 0;
  4005cc:	2300      	movs	r3, #0
}
  4005ce:	4618      	mov	r0, r3
  4005d0:	370c      	adds	r7, #12
  4005d2:	46bd      	mov	sp, r7
  4005d4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4005d8:	4770      	bx	lr

004005da <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  4005da:	b480      	push	{r7}
  4005dc:	b083      	sub	sp, #12
  4005de:	af00      	add	r7, sp, #0
  4005e0:	6078      	str	r0, [r7, #4]
  4005e2:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4005e4:	687b      	ldr	r3, [r7, #4]
  4005e6:	695b      	ldr	r3, [r3, #20]
  4005e8:	f003 0301 	and.w	r3, r3, #1
  4005ec:	2b00      	cmp	r3, #0
  4005ee:	d101      	bne.n	4005f4 <usart_read+0x1a>
		return 1;
  4005f0:	2301      	movs	r3, #1
  4005f2:	e006      	b.n	400602 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4005f4:	687b      	ldr	r3, [r7, #4]
  4005f6:	699b      	ldr	r3, [r3, #24]
  4005f8:	f3c3 0208 	ubfx	r2, r3, #0, #9
  4005fc:	683b      	ldr	r3, [r7, #0]
  4005fe:	601a      	str	r2, [r3, #0]

	return 0;
  400600:	2300      	movs	r3, #0
}
  400602:	4618      	mov	r0, r3
  400604:	370c      	adds	r7, #12
  400606:	46bd      	mov	sp, r7
  400608:	f85d 7b04 	ldr.w	r7, [sp], #4
  40060c:	4770      	bx	lr
	...

00400610 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  400610:	b480      	push	{r7}
  400612:	b083      	sub	sp, #12
  400614:	af00      	add	r7, sp, #0
  400616:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  400618:	687b      	ldr	r3, [r7, #4]
  40061a:	4a04      	ldr	r2, [pc, #16]	; (40062c <usart_disable_writeprotect+0x1c>)
  40061c:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  400620:	bf00      	nop
  400622:	370c      	adds	r7, #12
  400624:	46bd      	mov	sp, r7
  400626:	f85d 7b04 	ldr.w	r7, [sp], #4
  40062a:	4770      	bx	lr
  40062c:	55534100 	.word	0x55534100

00400630 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400630:	b580      	push	{r7, lr}
  400632:	b082      	sub	sp, #8
  400634:	af00      	add	r7, sp, #0
  400636:	6078      	str	r0, [r7, #4]
  400638:	460b      	mov	r3, r1
  40063a:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40063c:	687b      	ldr	r3, [r7, #4]
  40063e:	4a36      	ldr	r2, [pc, #216]	; (400718 <usart_serial_putchar+0xe8>)
  400640:	4293      	cmp	r3, r2
  400642:	d10a      	bne.n	40065a <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  400644:	bf00      	nop
  400646:	78fb      	ldrb	r3, [r7, #3]
  400648:	4619      	mov	r1, r3
  40064a:	6878      	ldr	r0, [r7, #4]
  40064c:	4b33      	ldr	r3, [pc, #204]	; (40071c <usart_serial_putchar+0xec>)
  40064e:	4798      	blx	r3
  400650:	4603      	mov	r3, r0
  400652:	2b00      	cmp	r3, #0
  400654:	d1f7      	bne.n	400646 <usart_serial_putchar+0x16>
		return 1;
  400656:	2301      	movs	r3, #1
  400658:	e05a      	b.n	400710 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40065a:	687b      	ldr	r3, [r7, #4]
  40065c:	4a30      	ldr	r2, [pc, #192]	; (400720 <usart_serial_putchar+0xf0>)
  40065e:	4293      	cmp	r3, r2
  400660:	d10a      	bne.n	400678 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  400662:	bf00      	nop
  400664:	78fb      	ldrb	r3, [r7, #3]
  400666:	4619      	mov	r1, r3
  400668:	6878      	ldr	r0, [r7, #4]
  40066a:	4b2c      	ldr	r3, [pc, #176]	; (40071c <usart_serial_putchar+0xec>)
  40066c:	4798      	blx	r3
  40066e:	4603      	mov	r3, r0
  400670:	2b00      	cmp	r3, #0
  400672:	d1f7      	bne.n	400664 <usart_serial_putchar+0x34>
		return 1;
  400674:	2301      	movs	r3, #1
  400676:	e04b      	b.n	400710 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  400678:	687b      	ldr	r3, [r7, #4]
  40067a:	4a2a      	ldr	r2, [pc, #168]	; (400724 <usart_serial_putchar+0xf4>)
  40067c:	4293      	cmp	r3, r2
  40067e:	d10a      	bne.n	400696 <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  400680:	bf00      	nop
  400682:	78fb      	ldrb	r3, [r7, #3]
  400684:	4619      	mov	r1, r3
  400686:	6878      	ldr	r0, [r7, #4]
  400688:	4b24      	ldr	r3, [pc, #144]	; (40071c <usart_serial_putchar+0xec>)
  40068a:	4798      	blx	r3
  40068c:	4603      	mov	r3, r0
  40068e:	2b00      	cmp	r3, #0
  400690:	d1f7      	bne.n	400682 <usart_serial_putchar+0x52>
		return 1;
  400692:	2301      	movs	r3, #1
  400694:	e03c      	b.n	400710 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  400696:	687b      	ldr	r3, [r7, #4]
  400698:	4a23      	ldr	r2, [pc, #140]	; (400728 <usart_serial_putchar+0xf8>)
  40069a:	4293      	cmp	r3, r2
  40069c:	d10a      	bne.n	4006b4 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  40069e:	bf00      	nop
  4006a0:	78fb      	ldrb	r3, [r7, #3]
  4006a2:	4619      	mov	r1, r3
  4006a4:	6878      	ldr	r0, [r7, #4]
  4006a6:	4b1d      	ldr	r3, [pc, #116]	; (40071c <usart_serial_putchar+0xec>)
  4006a8:	4798      	blx	r3
  4006aa:	4603      	mov	r3, r0
  4006ac:	2b00      	cmp	r3, #0
  4006ae:	d1f7      	bne.n	4006a0 <usart_serial_putchar+0x70>
		return 1;
  4006b0:	2301      	movs	r3, #1
  4006b2:	e02d      	b.n	400710 <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4006b4:	687b      	ldr	r3, [r7, #4]
  4006b6:	4a1d      	ldr	r2, [pc, #116]	; (40072c <usart_serial_putchar+0xfc>)
  4006b8:	4293      	cmp	r3, r2
  4006ba:	d10a      	bne.n	4006d2 <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  4006bc:	bf00      	nop
  4006be:	78fb      	ldrb	r3, [r7, #3]
  4006c0:	4619      	mov	r1, r3
  4006c2:	6878      	ldr	r0, [r7, #4]
  4006c4:	4b1a      	ldr	r3, [pc, #104]	; (400730 <usart_serial_putchar+0x100>)
  4006c6:	4798      	blx	r3
  4006c8:	4603      	mov	r3, r0
  4006ca:	2b00      	cmp	r3, #0
  4006cc:	d1f7      	bne.n	4006be <usart_serial_putchar+0x8e>
		return 1;
  4006ce:	2301      	movs	r3, #1
  4006d0:	e01e      	b.n	400710 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4006d2:	687b      	ldr	r3, [r7, #4]
  4006d4:	4a17      	ldr	r2, [pc, #92]	; (400734 <usart_serial_putchar+0x104>)
  4006d6:	4293      	cmp	r3, r2
  4006d8:	d10a      	bne.n	4006f0 <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  4006da:	bf00      	nop
  4006dc:	78fb      	ldrb	r3, [r7, #3]
  4006de:	4619      	mov	r1, r3
  4006e0:	6878      	ldr	r0, [r7, #4]
  4006e2:	4b13      	ldr	r3, [pc, #76]	; (400730 <usart_serial_putchar+0x100>)
  4006e4:	4798      	blx	r3
  4006e6:	4603      	mov	r3, r0
  4006e8:	2b00      	cmp	r3, #0
  4006ea:	d1f7      	bne.n	4006dc <usart_serial_putchar+0xac>
		return 1;
  4006ec:	2301      	movs	r3, #1
  4006ee:	e00f      	b.n	400710 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  4006f0:	687b      	ldr	r3, [r7, #4]
  4006f2:	4a11      	ldr	r2, [pc, #68]	; (400738 <usart_serial_putchar+0x108>)
  4006f4:	4293      	cmp	r3, r2
  4006f6:	d10a      	bne.n	40070e <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  4006f8:	bf00      	nop
  4006fa:	78fb      	ldrb	r3, [r7, #3]
  4006fc:	4619      	mov	r1, r3
  4006fe:	6878      	ldr	r0, [r7, #4]
  400700:	4b0b      	ldr	r3, [pc, #44]	; (400730 <usart_serial_putchar+0x100>)
  400702:	4798      	blx	r3
  400704:	4603      	mov	r3, r0
  400706:	2b00      	cmp	r3, #0
  400708:	d1f7      	bne.n	4006fa <usart_serial_putchar+0xca>
		return 1;
  40070a:	2301      	movs	r3, #1
  40070c:	e000      	b.n	400710 <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  40070e:	2300      	movs	r3, #0
}
  400710:	4618      	mov	r0, r3
  400712:	3708      	adds	r7, #8
  400714:	46bd      	mov	sp, r7
  400716:	bd80      	pop	{r7, pc}
  400718:	400e0800 	.word	0x400e0800
  40071c:	004007d1 	.word	0x004007d1
  400720:	400e0a00 	.word	0x400e0a00
  400724:	400e1a00 	.word	0x400e1a00
  400728:	400e1c00 	.word	0x400e1c00
  40072c:	40024000 	.word	0x40024000
  400730:	004005a9 	.word	0x004005a9
  400734:	40028000 	.word	0x40028000
  400738:	4002c000 	.word	0x4002c000

0040073c <usart_serial_write_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_write_packet(usart_if usart, const uint8_t *data,
		size_t len)
{
  40073c:	b580      	push	{r7, lr}
  40073e:	b084      	sub	sp, #16
  400740:	af00      	add	r7, sp, #0
  400742:	60f8      	str	r0, [r7, #12]
  400744:	60b9      	str	r1, [r7, #8]
  400746:	607a      	str	r2, [r7, #4]
	while (len) {
  400748:	e00b      	b.n	400762 <usart_serial_write_packet+0x26>
		usart_serial_putchar(usart, *data);
  40074a:	68bb      	ldr	r3, [r7, #8]
  40074c:	781b      	ldrb	r3, [r3, #0]
  40074e:	4619      	mov	r1, r3
  400750:	68f8      	ldr	r0, [r7, #12]
  400752:	4b08      	ldr	r3, [pc, #32]	; (400774 <usart_serial_write_packet+0x38>)
  400754:	4798      	blx	r3
		len--;
  400756:	687b      	ldr	r3, [r7, #4]
  400758:	3b01      	subs	r3, #1
  40075a:	607b      	str	r3, [r7, #4]
		data++;
  40075c:	68bb      	ldr	r3, [r7, #8]
  40075e:	3301      	adds	r3, #1
  400760:	60bb      	str	r3, [r7, #8]
	while (len) {
  400762:	687b      	ldr	r3, [r7, #4]
  400764:	2b00      	cmp	r3, #0
  400766:	d1f0      	bne.n	40074a <usart_serial_write_packet+0xe>
	}
	return STATUS_OK;
  400768:	2300      	movs	r3, #0
}
  40076a:	4618      	mov	r0, r3
  40076c:	3710      	adds	r7, #16
  40076e:	46bd      	mov	sp, r7
  400770:	bd80      	pop	{r7, pc}
  400772:	bf00      	nop
  400774:	00400631 	.word	0x00400631

00400778 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400778:	b480      	push	{r7}
  40077a:	b085      	sub	sp, #20
  40077c:	af00      	add	r7, sp, #0
  40077e:	6078      	str	r0, [r7, #4]
  400780:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  400782:	2300      	movs	r3, #0
  400784:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400786:	687b      	ldr	r3, [r7, #4]
  400788:	22ac      	movs	r2, #172	; 0xac
  40078a:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  40078c:	683b      	ldr	r3, [r7, #0]
  40078e:	681a      	ldr	r2, [r3, #0]
  400790:	683b      	ldr	r3, [r7, #0]
  400792:	685b      	ldr	r3, [r3, #4]
  400794:	fbb2 f3f3 	udiv	r3, r2, r3
  400798:	091b      	lsrs	r3, r3, #4
  40079a:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  40079c:	68fb      	ldr	r3, [r7, #12]
  40079e:	2b00      	cmp	r3, #0
  4007a0:	d003      	beq.n	4007aa <uart_init+0x32>
  4007a2:	68fb      	ldr	r3, [r7, #12]
  4007a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  4007a8:	d301      	bcc.n	4007ae <uart_init+0x36>
		return 1;
  4007aa:	2301      	movs	r3, #1
  4007ac:	e00a      	b.n	4007c4 <uart_init+0x4c>

	p_uart->UART_BRGR = cd;
  4007ae:	687b      	ldr	r3, [r7, #4]
  4007b0:	68fa      	ldr	r2, [r7, #12]
  4007b2:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  4007b4:	683b      	ldr	r3, [r7, #0]
  4007b6:	689a      	ldr	r2, [r3, #8]
  4007b8:	687b      	ldr	r3, [r7, #4]
  4007ba:	605a      	str	r2, [r3, #4]
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  4007bc:	687b      	ldr	r3, [r7, #4]
  4007be:	2250      	movs	r2, #80	; 0x50
  4007c0:	601a      	str	r2, [r3, #0]

	return 0;
  4007c2:	2300      	movs	r3, #0
}
  4007c4:	4618      	mov	r0, r3
  4007c6:	3714      	adds	r7, #20
  4007c8:	46bd      	mov	sp, r7
  4007ca:	f85d 7b04 	ldr.w	r7, [sp], #4
  4007ce:	4770      	bx	lr

004007d0 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  4007d0:	b480      	push	{r7}
  4007d2:	b083      	sub	sp, #12
  4007d4:	af00      	add	r7, sp, #0
  4007d6:	6078      	str	r0, [r7, #4]
  4007d8:	460b      	mov	r3, r1
  4007da:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4007dc:	687b      	ldr	r3, [r7, #4]
  4007de:	695b      	ldr	r3, [r3, #20]
  4007e0:	f003 0302 	and.w	r3, r3, #2
  4007e4:	2b00      	cmp	r3, #0
  4007e6:	d101      	bne.n	4007ec <uart_write+0x1c>
		return 1;
  4007e8:	2301      	movs	r3, #1
  4007ea:	e003      	b.n	4007f4 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  4007ec:	78fa      	ldrb	r2, [r7, #3]
  4007ee:	687b      	ldr	r3, [r7, #4]
  4007f0:	61da      	str	r2, [r3, #28]
	return 0;
  4007f2:	2300      	movs	r3, #0
}
  4007f4:	4618      	mov	r0, r3
  4007f6:	370c      	adds	r7, #12
  4007f8:	46bd      	mov	sp, r7
  4007fa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4007fe:	4770      	bx	lr

00400800 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  400800:	b580      	push	{r7, lr}
  400802:	b082      	sub	sp, #8
  400804:	af00      	add	r7, sp, #0
  400806:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400808:	687b      	ldr	r3, [r7, #4]
  40080a:	2b07      	cmp	r3, #7
  40080c:	d831      	bhi.n	400872 <osc_enable+0x72>
  40080e:	a201      	add	r2, pc, #4	; (adr r2, 400814 <osc_enable+0x14>)
  400810:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400814:	00400871 	.word	0x00400871
  400818:	00400835 	.word	0x00400835
  40081c:	0040083d 	.word	0x0040083d
  400820:	00400845 	.word	0x00400845
  400824:	0040084d 	.word	0x0040084d
  400828:	00400855 	.word	0x00400855
  40082c:	0040085d 	.word	0x0040085d
  400830:	00400867 	.word	0x00400867
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  400834:	2000      	movs	r0, #0
  400836:	4b11      	ldr	r3, [pc, #68]	; (40087c <osc_enable+0x7c>)
  400838:	4798      	blx	r3
		break;
  40083a:	e01a      	b.n	400872 <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  40083c:	2001      	movs	r0, #1
  40083e:	4b0f      	ldr	r3, [pc, #60]	; (40087c <osc_enable+0x7c>)
  400840:	4798      	blx	r3
		break;
  400842:	e016      	b.n	400872 <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  400844:	2000      	movs	r0, #0
  400846:	4b0e      	ldr	r3, [pc, #56]	; (400880 <osc_enable+0x80>)
  400848:	4798      	blx	r3
		break;
  40084a:	e012      	b.n	400872 <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  40084c:	2010      	movs	r0, #16
  40084e:	4b0c      	ldr	r3, [pc, #48]	; (400880 <osc_enable+0x80>)
  400850:	4798      	blx	r3
		break;
  400852:	e00e      	b.n	400872 <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400854:	2020      	movs	r0, #32
  400856:	4b0a      	ldr	r3, [pc, #40]	; (400880 <osc_enable+0x80>)
  400858:	4798      	blx	r3
		break;
  40085a:	e00a      	b.n	400872 <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  40085c:	213e      	movs	r1, #62	; 0x3e
  40085e:	2000      	movs	r0, #0
  400860:	4b08      	ldr	r3, [pc, #32]	; (400884 <osc_enable+0x84>)
  400862:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400864:	e005      	b.n	400872 <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400866:	213e      	movs	r1, #62	; 0x3e
  400868:	2001      	movs	r0, #1
  40086a:	4b06      	ldr	r3, [pc, #24]	; (400884 <osc_enable+0x84>)
  40086c:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40086e:	e000      	b.n	400872 <osc_enable+0x72>
		break;
  400870:	bf00      	nop
	}
}
  400872:	bf00      	nop
  400874:	3708      	adds	r7, #8
  400876:	46bd      	mov	sp, r7
  400878:	bd80      	pop	{r7, pc}
  40087a:	bf00      	nop
  40087c:	004016b1 	.word	0x004016b1
  400880:	0040171d 	.word	0x0040171d
  400884:	0040178d 	.word	0x0040178d

00400888 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400888:	b580      	push	{r7, lr}
  40088a:	b082      	sub	sp, #8
  40088c:	af00      	add	r7, sp, #0
  40088e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400890:	687b      	ldr	r3, [r7, #4]
  400892:	2b07      	cmp	r3, #7
  400894:	d826      	bhi.n	4008e4 <osc_is_ready+0x5c>
  400896:	a201      	add	r2, pc, #4	; (adr r2, 40089c <osc_is_ready+0x14>)
  400898:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40089c:	004008bd 	.word	0x004008bd
  4008a0:	004008c1 	.word	0x004008c1
  4008a4:	004008c1 	.word	0x004008c1
  4008a8:	004008d3 	.word	0x004008d3
  4008ac:	004008d3 	.word	0x004008d3
  4008b0:	004008d3 	.word	0x004008d3
  4008b4:	004008d3 	.word	0x004008d3
  4008b8:	004008d3 	.word	0x004008d3
	case OSC_SLCK_32K_RC:
		return 1;
  4008bc:	2301      	movs	r3, #1
  4008be:	e012      	b.n	4008e6 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  4008c0:	4b0b      	ldr	r3, [pc, #44]	; (4008f0 <osc_is_ready+0x68>)
  4008c2:	4798      	blx	r3
  4008c4:	4603      	mov	r3, r0
  4008c6:	2b00      	cmp	r3, #0
  4008c8:	bf14      	ite	ne
  4008ca:	2301      	movne	r3, #1
  4008cc:	2300      	moveq	r3, #0
  4008ce:	b2db      	uxtb	r3, r3
  4008d0:	e009      	b.n	4008e6 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4008d2:	4b08      	ldr	r3, [pc, #32]	; (4008f4 <osc_is_ready+0x6c>)
  4008d4:	4798      	blx	r3
  4008d6:	4603      	mov	r3, r0
  4008d8:	2b00      	cmp	r3, #0
  4008da:	bf14      	ite	ne
  4008dc:	2301      	movne	r3, #1
  4008de:	2300      	moveq	r3, #0
  4008e0:	b2db      	uxtb	r3, r3
  4008e2:	e000      	b.n	4008e6 <osc_is_ready+0x5e>
	}

	return 0;
  4008e4:	2300      	movs	r3, #0
}
  4008e6:	4618      	mov	r0, r3
  4008e8:	3708      	adds	r7, #8
  4008ea:	46bd      	mov	sp, r7
  4008ec:	bd80      	pop	{r7, pc}
  4008ee:	bf00      	nop
  4008f0:	004016e9 	.word	0x004016e9
  4008f4:	00401805 	.word	0x00401805

004008f8 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4008f8:	b480      	push	{r7}
  4008fa:	b083      	sub	sp, #12
  4008fc:	af00      	add	r7, sp, #0
  4008fe:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400900:	687b      	ldr	r3, [r7, #4]
  400902:	2b07      	cmp	r3, #7
  400904:	d825      	bhi.n	400952 <osc_get_rate+0x5a>
  400906:	a201      	add	r2, pc, #4	; (adr r2, 40090c <osc_get_rate+0x14>)
  400908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40090c:	0040092d 	.word	0x0040092d
  400910:	00400933 	.word	0x00400933
  400914:	00400939 	.word	0x00400939
  400918:	0040093f 	.word	0x0040093f
  40091c:	00400943 	.word	0x00400943
  400920:	00400947 	.word	0x00400947
  400924:	0040094b 	.word	0x0040094b
  400928:	0040094f 	.word	0x0040094f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  40092c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400930:	e010      	b.n	400954 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400932:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400936:	e00d      	b.n	400954 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400938:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40093c:	e00a      	b.n	400954 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  40093e:	4b08      	ldr	r3, [pc, #32]	; (400960 <osc_get_rate+0x68>)
  400940:	e008      	b.n	400954 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400942:	4b08      	ldr	r3, [pc, #32]	; (400964 <osc_get_rate+0x6c>)
  400944:	e006      	b.n	400954 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400946:	4b08      	ldr	r3, [pc, #32]	; (400968 <osc_get_rate+0x70>)
  400948:	e004      	b.n	400954 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40094a:	4b07      	ldr	r3, [pc, #28]	; (400968 <osc_get_rate+0x70>)
  40094c:	e002      	b.n	400954 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40094e:	4b06      	ldr	r3, [pc, #24]	; (400968 <osc_get_rate+0x70>)
  400950:	e000      	b.n	400954 <osc_get_rate+0x5c>
	}

	return 0;
  400952:	2300      	movs	r3, #0
}
  400954:	4618      	mov	r0, r3
  400956:	370c      	adds	r7, #12
  400958:	46bd      	mov	sp, r7
  40095a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40095e:	4770      	bx	lr
  400960:	003d0900 	.word	0x003d0900
  400964:	007a1200 	.word	0x007a1200
  400968:	00b71b00 	.word	0x00b71b00

0040096c <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  40096c:	b580      	push	{r7, lr}
  40096e:	b082      	sub	sp, #8
  400970:	af00      	add	r7, sp, #0
  400972:	4603      	mov	r3, r0
  400974:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400976:	bf00      	nop
  400978:	79fb      	ldrb	r3, [r7, #7]
  40097a:	4618      	mov	r0, r3
  40097c:	4b05      	ldr	r3, [pc, #20]	; (400994 <osc_wait_ready+0x28>)
  40097e:	4798      	blx	r3
  400980:	4603      	mov	r3, r0
  400982:	f083 0301 	eor.w	r3, r3, #1
  400986:	b2db      	uxtb	r3, r3
  400988:	2b00      	cmp	r3, #0
  40098a:	d1f5      	bne.n	400978 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  40098c:	bf00      	nop
  40098e:	3708      	adds	r7, #8
  400990:	46bd      	mov	sp, r7
  400992:	bd80      	pop	{r7, pc}
  400994:	00400889 	.word	0x00400889

00400998 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400998:	b580      	push	{r7, lr}
  40099a:	b086      	sub	sp, #24
  40099c:	af00      	add	r7, sp, #0
  40099e:	60f8      	str	r0, [r7, #12]
  4009a0:	607a      	str	r2, [r7, #4]
  4009a2:	603b      	str	r3, [r7, #0]
  4009a4:	460b      	mov	r3, r1
  4009a6:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  4009a8:	687b      	ldr	r3, [r7, #4]
  4009aa:	2b00      	cmp	r3, #0
  4009ac:	d107      	bne.n	4009be <pll_config_init+0x26>
  4009ae:	683b      	ldr	r3, [r7, #0]
  4009b0:	2b00      	cmp	r3, #0
  4009b2:	d104      	bne.n	4009be <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  4009b4:	68fb      	ldr	r3, [r7, #12]
  4009b6:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  4009ba:	601a      	str	r2, [r3, #0]
  4009bc:	e019      	b.n	4009f2 <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  4009be:	7afb      	ldrb	r3, [r7, #11]
  4009c0:	4618      	mov	r0, r3
  4009c2:	4b0e      	ldr	r3, [pc, #56]	; (4009fc <pll_config_init+0x64>)
  4009c4:	4798      	blx	r3
  4009c6:	4602      	mov	r2, r0
  4009c8:	687b      	ldr	r3, [r7, #4]
  4009ca:	fbb2 f3f3 	udiv	r3, r2, r3
  4009ce:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  4009d0:	697b      	ldr	r3, [r7, #20]
  4009d2:	683a      	ldr	r2, [r7, #0]
  4009d4:	fb02 f303 	mul.w	r3, r2, r3
  4009d8:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  4009da:	683b      	ldr	r3, [r7, #0]
  4009dc:	3b01      	subs	r3, #1
  4009de:	041a      	lsls	r2, r3, #16
  4009e0:	4b07      	ldr	r3, [pc, #28]	; (400a00 <pll_config_init+0x68>)
  4009e2:	4013      	ands	r3, r2
  4009e4:	687a      	ldr	r2, [r7, #4]
  4009e6:	b2d2      	uxtb	r2, r2
  4009e8:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  4009ea:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  4009ee:	68fb      	ldr	r3, [r7, #12]
  4009f0:	601a      	str	r2, [r3, #0]
	}
}
  4009f2:	bf00      	nop
  4009f4:	3718      	adds	r7, #24
  4009f6:	46bd      	mov	sp, r7
  4009f8:	bd80      	pop	{r7, pc}
  4009fa:	bf00      	nop
  4009fc:	004008f9 	.word	0x004008f9
  400a00:	07ff0000 	.word	0x07ff0000

00400a04 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  400a04:	b580      	push	{r7, lr}
  400a06:	b082      	sub	sp, #8
  400a08:	af00      	add	r7, sp, #0
  400a0a:	6078      	str	r0, [r7, #4]
  400a0c:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  400a0e:	683b      	ldr	r3, [r7, #0]
  400a10:	2b00      	cmp	r3, #0
  400a12:	d108      	bne.n	400a26 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  400a14:	4b09      	ldr	r3, [pc, #36]	; (400a3c <pll_enable+0x38>)
  400a16:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400a18:	4a09      	ldr	r2, [pc, #36]	; (400a40 <pll_enable+0x3c>)
  400a1a:	687b      	ldr	r3, [r7, #4]
  400a1c:	681b      	ldr	r3, [r3, #0]
  400a1e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  400a22:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  400a24:	e005      	b.n	400a32 <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  400a26:	4a06      	ldr	r2, [pc, #24]	; (400a40 <pll_enable+0x3c>)
  400a28:	687b      	ldr	r3, [r7, #4]
  400a2a:	681b      	ldr	r3, [r3, #0]
  400a2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400a30:	61d3      	str	r3, [r2, #28]
}
  400a32:	bf00      	nop
  400a34:	3708      	adds	r7, #8
  400a36:	46bd      	mov	sp, r7
  400a38:	bd80      	pop	{r7, pc}
  400a3a:	bf00      	nop
  400a3c:	00401821 	.word	0x00401821
  400a40:	400e0600 	.word	0x400e0600

00400a44 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  400a44:	b580      	push	{r7, lr}
  400a46:	b082      	sub	sp, #8
  400a48:	af00      	add	r7, sp, #0
  400a4a:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  400a4c:	687b      	ldr	r3, [r7, #4]
  400a4e:	2b00      	cmp	r3, #0
  400a50:	d103      	bne.n	400a5a <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  400a52:	4b05      	ldr	r3, [pc, #20]	; (400a68 <pll_is_locked+0x24>)
  400a54:	4798      	blx	r3
  400a56:	4603      	mov	r3, r0
  400a58:	e002      	b.n	400a60 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  400a5a:	4b04      	ldr	r3, [pc, #16]	; (400a6c <pll_is_locked+0x28>)
  400a5c:	4798      	blx	r3
  400a5e:	4603      	mov	r3, r0
	}
}
  400a60:	4618      	mov	r0, r3
  400a62:	3708      	adds	r7, #8
  400a64:	46bd      	mov	sp, r7
  400a66:	bd80      	pop	{r7, pc}
  400a68:	0040183d 	.word	0x0040183d
  400a6c:	00401859 	.word	0x00401859

00400a70 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  400a70:	b580      	push	{r7, lr}
  400a72:	b082      	sub	sp, #8
  400a74:	af00      	add	r7, sp, #0
  400a76:	4603      	mov	r3, r0
  400a78:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400a7a:	79fb      	ldrb	r3, [r7, #7]
  400a7c:	3b03      	subs	r3, #3
  400a7e:	2b04      	cmp	r3, #4
  400a80:	d808      	bhi.n	400a94 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  400a82:	79fb      	ldrb	r3, [r7, #7]
  400a84:	4618      	mov	r0, r3
  400a86:	4b06      	ldr	r3, [pc, #24]	; (400aa0 <pll_enable_source+0x30>)
  400a88:	4798      	blx	r3
		osc_wait_ready(e_src);
  400a8a:	79fb      	ldrb	r3, [r7, #7]
  400a8c:	4618      	mov	r0, r3
  400a8e:	4b05      	ldr	r3, [pc, #20]	; (400aa4 <pll_enable_source+0x34>)
  400a90:	4798      	blx	r3
		break;
  400a92:	e000      	b.n	400a96 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400a94:	bf00      	nop
	}
}
  400a96:	bf00      	nop
  400a98:	3708      	adds	r7, #8
  400a9a:	46bd      	mov	sp, r7
  400a9c:	bd80      	pop	{r7, pc}
  400a9e:	bf00      	nop
  400aa0:	00400801 	.word	0x00400801
  400aa4:	0040096d 	.word	0x0040096d

00400aa8 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400aa8:	b580      	push	{r7, lr}
  400aaa:	b082      	sub	sp, #8
  400aac:	af00      	add	r7, sp, #0
  400aae:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400ab0:	bf00      	nop
  400ab2:	6878      	ldr	r0, [r7, #4]
  400ab4:	4b04      	ldr	r3, [pc, #16]	; (400ac8 <pll_wait_for_lock+0x20>)
  400ab6:	4798      	blx	r3
  400ab8:	4603      	mov	r3, r0
  400aba:	2b00      	cmp	r3, #0
  400abc:	d0f9      	beq.n	400ab2 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  400abe:	2300      	movs	r3, #0
}
  400ac0:	4618      	mov	r0, r3
  400ac2:	3708      	adds	r7, #8
  400ac4:	46bd      	mov	sp, r7
  400ac6:	bd80      	pop	{r7, pc}
  400ac8:	00400a45 	.word	0x00400a45

00400acc <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400acc:	b580      	push	{r7, lr}
  400ace:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400ad0:	2006      	movs	r0, #6
  400ad2:	4b05      	ldr	r3, [pc, #20]	; (400ae8 <sysclk_get_main_hz+0x1c>)
  400ad4:	4798      	blx	r3
  400ad6:	4602      	mov	r2, r0
  400ad8:	4613      	mov	r3, r2
  400ada:	009b      	lsls	r3, r3, #2
  400adc:	4413      	add	r3, r2
  400ade:	009a      	lsls	r2, r3, #2
  400ae0:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400ae2:	4618      	mov	r0, r3
  400ae4:	bd80      	pop	{r7, pc}
  400ae6:	bf00      	nop
  400ae8:	004008f9 	.word	0x004008f9

00400aec <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400aec:	b580      	push	{r7, lr}
  400aee:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400af0:	4b02      	ldr	r3, [pc, #8]	; (400afc <sysclk_get_cpu_hz+0x10>)
  400af2:	4798      	blx	r3
  400af4:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400af6:	4618      	mov	r0, r3
  400af8:	bd80      	pop	{r7, pc}
  400afa:	bf00      	nop
  400afc:	00400acd 	.word	0x00400acd

00400b00 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400b00:	b590      	push	{r4, r7, lr}
  400b02:	b083      	sub	sp, #12
  400b04:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400b06:	4813      	ldr	r0, [pc, #76]	; (400b54 <sysclk_init+0x54>)
  400b08:	4b13      	ldr	r3, [pc, #76]	; (400b58 <sysclk_init+0x58>)
  400b0a:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  400b0c:	2006      	movs	r0, #6
  400b0e:	4b13      	ldr	r3, [pc, #76]	; (400b5c <sysclk_init+0x5c>)
  400b10:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  400b12:	1d38      	adds	r0, r7, #4
  400b14:	2319      	movs	r3, #25
  400b16:	2201      	movs	r2, #1
  400b18:	2106      	movs	r1, #6
  400b1a:	4c11      	ldr	r4, [pc, #68]	; (400b60 <sysclk_init+0x60>)
  400b1c:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  400b1e:	1d3b      	adds	r3, r7, #4
  400b20:	2100      	movs	r1, #0
  400b22:	4618      	mov	r0, r3
  400b24:	4b0f      	ldr	r3, [pc, #60]	; (400b64 <sysclk_init+0x64>)
  400b26:	4798      	blx	r3
		pll_wait_for_lock(0);
  400b28:	2000      	movs	r0, #0
  400b2a:	4b0f      	ldr	r3, [pc, #60]	; (400b68 <sysclk_init+0x68>)
  400b2c:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400b2e:	2002      	movs	r0, #2
  400b30:	4b0e      	ldr	r3, [pc, #56]	; (400b6c <sysclk_init+0x6c>)
  400b32:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400b34:	2000      	movs	r0, #0
  400b36:	4b0e      	ldr	r3, [pc, #56]	; (400b70 <sysclk_init+0x70>)
  400b38:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400b3a:	4b0e      	ldr	r3, [pc, #56]	; (400b74 <sysclk_init+0x74>)
  400b3c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400b3e:	4b0e      	ldr	r3, [pc, #56]	; (400b78 <sysclk_init+0x78>)
  400b40:	4798      	blx	r3
  400b42:	4603      	mov	r3, r0
  400b44:	4618      	mov	r0, r3
  400b46:	4b04      	ldr	r3, [pc, #16]	; (400b58 <sysclk_init+0x58>)
  400b48:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  400b4a:	bf00      	nop
  400b4c:	370c      	adds	r7, #12
  400b4e:	46bd      	mov	sp, r7
  400b50:	bd90      	pop	{r4, r7, pc}
  400b52:	bf00      	nop
  400b54:	11e1a300 	.word	0x11e1a300
  400b58:	00401ba1 	.word	0x00401ba1
  400b5c:	00400a71 	.word	0x00400a71
  400b60:	00400999 	.word	0x00400999
  400b64:	00400a05 	.word	0x00400a05
  400b68:	00400aa9 	.word	0x00400aa9
  400b6c:	004015b1 	.word	0x004015b1
  400b70:	0040162d 	.word	0x0040162d
  400b74:	00401a39 	.word	0x00401a39
  400b78:	00400aed 	.word	0x00400aed

00400b7c <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  400b7c:	b580      	push	{r7, lr}
  400b7e:	b082      	sub	sp, #8
  400b80:	af00      	add	r7, sp, #0
  400b82:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  400b84:	6878      	ldr	r0, [r7, #4]
  400b86:	4b03      	ldr	r3, [pc, #12]	; (400b94 <sysclk_enable_peripheral_clock+0x18>)
  400b88:	4798      	blx	r3
}
  400b8a:	bf00      	nop
  400b8c:	3708      	adds	r7, #8
  400b8e:	46bd      	mov	sp, r7
  400b90:	bd80      	pop	{r7, pc}
  400b92:	bf00      	nop
  400b94:	00401875 	.word	0x00401875

00400b98 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  400b98:	b580      	push	{r7, lr}
  400b9a:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  400b9c:	200a      	movs	r0, #10
  400b9e:	4b08      	ldr	r3, [pc, #32]	; (400bc0 <ioport_init+0x28>)
  400ba0:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  400ba2:	200b      	movs	r0, #11
  400ba4:	4b06      	ldr	r3, [pc, #24]	; (400bc0 <ioport_init+0x28>)
  400ba6:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  400ba8:	200c      	movs	r0, #12
  400baa:	4b05      	ldr	r3, [pc, #20]	; (400bc0 <ioport_init+0x28>)
  400bac:	4798      	blx	r3
#endif
#ifdef ID_PIOD
	sysclk_enable_peripheral_clock(ID_PIOD);
  400bae:	2010      	movs	r0, #16
  400bb0:	4b03      	ldr	r3, [pc, #12]	; (400bc0 <ioport_init+0x28>)
  400bb2:	4798      	blx	r3
#endif
#ifdef ID_PIOE
	sysclk_enable_peripheral_clock(ID_PIOE);
  400bb4:	2011      	movs	r0, #17
  400bb6:	4b02      	ldr	r3, [pc, #8]	; (400bc0 <ioport_init+0x28>)
  400bb8:	4798      	blx	r3
	arch_ioport_init();
}
  400bba:	bf00      	nop
  400bbc:	bd80      	pop	{r7, pc}
  400bbe:	bf00      	nop
  400bc0:	00400b7d 	.word	0x00400b7d

00400bc4 <ioport_disable_pin>:
 *        IOPORT_CREATE_PIN().
 *
 * \param pin IOPORT pin to disable
 */
static inline void ioport_disable_pin(ioport_pin_t pin)
{
  400bc4:	b480      	push	{r7}
  400bc6:	b089      	sub	sp, #36	; 0x24
  400bc8:	af00      	add	r7, sp, #0
  400bca:	6078      	str	r0, [r7, #4]
  400bcc:	687b      	ldr	r3, [r7, #4]
  400bce:	61fb      	str	r3, [r7, #28]
  400bd0:	69fb      	ldr	r3, [r7, #28]
  400bd2:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  400bd4:	69bb      	ldr	r3, [r7, #24]
  400bd6:	095a      	lsrs	r2, r3, #5
  400bd8:	69fb      	ldr	r3, [r7, #28]
  400bda:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  400bdc:	697b      	ldr	r3, [r7, #20]
  400bde:	f003 031f 	and.w	r3, r3, #31
  400be2:	2101      	movs	r1, #1
  400be4:	fa01 f303 	lsl.w	r3, r1, r3
  400be8:	613a      	str	r2, [r7, #16]
  400bea:	60fb      	str	r3, [r7, #12]
  400bec:	693b      	ldr	r3, [r7, #16]
  400bee:	60bb      	str	r3, [r7, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400bf0:	68ba      	ldr	r2, [r7, #8]
  400bf2:	4b06      	ldr	r3, [pc, #24]	; (400c0c <ioport_disable_pin+0x48>)
  400bf4:	4413      	add	r3, r2
  400bf6:	025b      	lsls	r3, r3, #9
  400bf8:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400bfa:	68fb      	ldr	r3, [r7, #12]
  400bfc:	6053      	str	r3, [r2, #4]
	arch_ioport_disable_pin(pin);
}
  400bfe:	bf00      	nop
  400c00:	3724      	adds	r7, #36	; 0x24
  400c02:	46bd      	mov	sp, r7
  400c04:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c08:	4770      	bx	lr
  400c0a:	bf00      	nop
  400c0c:	00200707 	.word	0x00200707

00400c10 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  400c10:	b480      	push	{r7}
  400c12:	b08d      	sub	sp, #52	; 0x34
  400c14:	af00      	add	r7, sp, #0
  400c16:	6078      	str	r0, [r7, #4]
  400c18:	6039      	str	r1, [r7, #0]
  400c1a:	687b      	ldr	r3, [r7, #4]
  400c1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  400c1e:	683b      	ldr	r3, [r7, #0]
  400c20:	62bb      	str	r3, [r7, #40]	; 0x28
  400c22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400c24:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  400c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400c28:	095a      	lsrs	r2, r3, #5
  400c2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400c2c:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  400c2e:	6a3b      	ldr	r3, [r7, #32]
  400c30:	f003 031f 	and.w	r3, r3, #31
  400c34:	2101      	movs	r1, #1
  400c36:	fa01 f303 	lsl.w	r3, r1, r3
  400c3a:	61fa      	str	r2, [r7, #28]
  400c3c:	61bb      	str	r3, [r7, #24]
  400c3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400c40:	617b      	str	r3, [r7, #20]
  400c42:	69fb      	ldr	r3, [r7, #28]
  400c44:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400c46:	693a      	ldr	r2, [r7, #16]
  400c48:	4b37      	ldr	r3, [pc, #220]	; (400d28 <ioport_set_pin_mode+0x118>)
  400c4a:	4413      	add	r3, r2
  400c4c:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  400c4e:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  400c50:	697b      	ldr	r3, [r7, #20]
  400c52:	f003 0308 	and.w	r3, r3, #8
  400c56:	2b00      	cmp	r3, #0
  400c58:	d003      	beq.n	400c62 <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  400c5a:	68fb      	ldr	r3, [r7, #12]
  400c5c:	69ba      	ldr	r2, [r7, #24]
  400c5e:	665a      	str	r2, [r3, #100]	; 0x64
  400c60:	e002      	b.n	400c68 <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  400c62:	68fb      	ldr	r3, [r7, #12]
  400c64:	69ba      	ldr	r2, [r7, #24]
  400c66:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  400c68:	697b      	ldr	r3, [r7, #20]
  400c6a:	f003 0310 	and.w	r3, r3, #16
  400c6e:	2b00      	cmp	r3, #0
  400c70:	d004      	beq.n	400c7c <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  400c72:	68fb      	ldr	r3, [r7, #12]
  400c74:	69ba      	ldr	r2, [r7, #24]
  400c76:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  400c7a:	e003      	b.n	400c84 <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  400c7c:	68fb      	ldr	r3, [r7, #12]
  400c7e:	69ba      	ldr	r2, [r7, #24]
  400c80:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  400c84:	697b      	ldr	r3, [r7, #20]
  400c86:	f003 0320 	and.w	r3, r3, #32
  400c8a:	2b00      	cmp	r3, #0
  400c8c:	d003      	beq.n	400c96 <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  400c8e:	68fb      	ldr	r3, [r7, #12]
  400c90:	69ba      	ldr	r2, [r7, #24]
  400c92:	651a      	str	r2, [r3, #80]	; 0x50
  400c94:	e002      	b.n	400c9c <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  400c96:	68fb      	ldr	r3, [r7, #12]
  400c98:	69ba      	ldr	r2, [r7, #24]
  400c9a:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  400c9c:	697b      	ldr	r3, [r7, #20]
  400c9e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  400ca2:	2b00      	cmp	r3, #0
  400ca4:	d003      	beq.n	400cae <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  400ca6:	68fb      	ldr	r3, [r7, #12]
  400ca8:	69ba      	ldr	r2, [r7, #24]
  400caa:	621a      	str	r2, [r3, #32]
  400cac:	e002      	b.n	400cb4 <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  400cae:	68fb      	ldr	r3, [r7, #12]
  400cb0:	69ba      	ldr	r2, [r7, #24]
  400cb2:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  400cb4:	697b      	ldr	r3, [r7, #20]
  400cb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400cba:	2b00      	cmp	r3, #0
  400cbc:	d004      	beq.n	400cc8 <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  400cbe:	68fb      	ldr	r3, [r7, #12]
  400cc0:	69ba      	ldr	r2, [r7, #24]
  400cc2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  400cc6:	e003      	b.n	400cd0 <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400cc8:	68fb      	ldr	r3, [r7, #12]
  400cca:	69ba      	ldr	r2, [r7, #24]
  400ccc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  400cd0:	697b      	ldr	r3, [r7, #20]
  400cd2:	f003 0301 	and.w	r3, r3, #1
  400cd6:	2b00      	cmp	r3, #0
  400cd8:	d006      	beq.n	400ce8 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  400cda:	68fb      	ldr	r3, [r7, #12]
  400cdc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400cde:	69bb      	ldr	r3, [r7, #24]
  400ce0:	431a      	orrs	r2, r3
  400ce2:	68fb      	ldr	r3, [r7, #12]
  400ce4:	671a      	str	r2, [r3, #112]	; 0x70
  400ce6:	e006      	b.n	400cf6 <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400ce8:	68fb      	ldr	r3, [r7, #12]
  400cea:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400cec:	69bb      	ldr	r3, [r7, #24]
  400cee:	43db      	mvns	r3, r3
  400cf0:	401a      	ands	r2, r3
  400cf2:	68fb      	ldr	r3, [r7, #12]
  400cf4:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  400cf6:	697b      	ldr	r3, [r7, #20]
  400cf8:	f003 0302 	and.w	r3, r3, #2
  400cfc:	2b00      	cmp	r3, #0
  400cfe:	d006      	beq.n	400d0e <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  400d00:	68fb      	ldr	r3, [r7, #12]
  400d02:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400d04:	69bb      	ldr	r3, [r7, #24]
  400d06:	431a      	orrs	r2, r3
  400d08:	68fb      	ldr	r3, [r7, #12]
  400d0a:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  400d0c:	e006      	b.n	400d1c <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400d0e:	68fb      	ldr	r3, [r7, #12]
  400d10:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400d12:	69bb      	ldr	r3, [r7, #24]
  400d14:	43db      	mvns	r3, r3
  400d16:	401a      	ands	r2, r3
  400d18:	68fb      	ldr	r3, [r7, #12]
  400d1a:	675a      	str	r2, [r3, #116]	; 0x74
  400d1c:	bf00      	nop
  400d1e:	3734      	adds	r7, #52	; 0x34
  400d20:	46bd      	mov	sp, r7
  400d22:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d26:	4770      	bx	lr
  400d28:	00200707 	.word	0x00200707

00400d2c <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  400d2c:	b480      	push	{r7}
  400d2e:	b08d      	sub	sp, #52	; 0x34
  400d30:	af00      	add	r7, sp, #0
  400d32:	6078      	str	r0, [r7, #4]
  400d34:	460b      	mov	r3, r1
  400d36:	70fb      	strb	r3, [r7, #3]
  400d38:	687b      	ldr	r3, [r7, #4]
  400d3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  400d3c:	78fb      	ldrb	r3, [r7, #3]
  400d3e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  400d42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400d44:	627b      	str	r3, [r7, #36]	; 0x24
  400d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400d48:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  400d4a:	6a3b      	ldr	r3, [r7, #32]
  400d4c:	095b      	lsrs	r3, r3, #5
  400d4e:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400d50:	69fa      	ldr	r2, [r7, #28]
  400d52:	4b17      	ldr	r3, [pc, #92]	; (400db0 <ioport_set_pin_dir+0x84>)
  400d54:	4413      	add	r3, r2
  400d56:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400d58:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  400d5a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400d5e:	2b01      	cmp	r3, #1
  400d60:	d109      	bne.n	400d76 <ioport_set_pin_dir+0x4a>
  400d62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400d64:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  400d66:	697b      	ldr	r3, [r7, #20]
  400d68:	f003 031f 	and.w	r3, r3, #31
  400d6c:	2201      	movs	r2, #1
  400d6e:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400d70:	69bb      	ldr	r3, [r7, #24]
  400d72:	611a      	str	r2, [r3, #16]
  400d74:	e00c      	b.n	400d90 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  400d76:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400d7a:	2b00      	cmp	r3, #0
  400d7c:	d108      	bne.n	400d90 <ioport_set_pin_dir+0x64>
  400d7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400d80:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  400d82:	693b      	ldr	r3, [r7, #16]
  400d84:	f003 031f 	and.w	r3, r3, #31
  400d88:	2201      	movs	r2, #1
  400d8a:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400d8c:	69bb      	ldr	r3, [r7, #24]
  400d8e:	615a      	str	r2, [r3, #20]
  400d90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400d92:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  400d94:	68fb      	ldr	r3, [r7, #12]
  400d96:	f003 031f 	and.w	r3, r3, #31
  400d9a:	2201      	movs	r2, #1
  400d9c:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400d9e:	69bb      	ldr	r3, [r7, #24]
  400da0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  400da4:	bf00      	nop
  400da6:	3734      	adds	r7, #52	; 0x34
  400da8:	46bd      	mov	sp, r7
  400daa:	f85d 7b04 	ldr.w	r7, [sp], #4
  400dae:	4770      	bx	lr
  400db0:	00200707 	.word	0x00200707

00400db4 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  400db4:	b480      	push	{r7}
  400db6:	b08b      	sub	sp, #44	; 0x2c
  400db8:	af00      	add	r7, sp, #0
  400dba:	6078      	str	r0, [r7, #4]
  400dbc:	460b      	mov	r3, r1
  400dbe:	70fb      	strb	r3, [r7, #3]
  400dc0:	687b      	ldr	r3, [r7, #4]
  400dc2:	627b      	str	r3, [r7, #36]	; 0x24
  400dc4:	78fb      	ldrb	r3, [r7, #3]
  400dc6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  400dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400dcc:	61fb      	str	r3, [r7, #28]
  400dce:	69fb      	ldr	r3, [r7, #28]
  400dd0:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  400dd2:	69bb      	ldr	r3, [r7, #24]
  400dd4:	095b      	lsrs	r3, r3, #5
  400dd6:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400dd8:	697a      	ldr	r2, [r7, #20]
  400dda:	4b10      	ldr	r3, [pc, #64]	; (400e1c <ioport_set_pin_level+0x68>)
  400ddc:	4413      	add	r3, r2
  400dde:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400de0:	613b      	str	r3, [r7, #16]

	if (level) {
  400de2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  400de6:	2b00      	cmp	r3, #0
  400de8:	d009      	beq.n	400dfe <ioport_set_pin_level+0x4a>
  400dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400dec:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  400dee:	68fb      	ldr	r3, [r7, #12]
  400df0:	f003 031f 	and.w	r3, r3, #31
  400df4:	2201      	movs	r2, #1
  400df6:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400df8:	693b      	ldr	r3, [r7, #16]
  400dfa:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  400dfc:	e008      	b.n	400e10 <ioport_set_pin_level+0x5c>
  400dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400e00:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  400e02:	68bb      	ldr	r3, [r7, #8]
  400e04:	f003 031f 	and.w	r3, r3, #31
  400e08:	2201      	movs	r2, #1
  400e0a:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400e0c:	693b      	ldr	r3, [r7, #16]
  400e0e:	635a      	str	r2, [r3, #52]	; 0x34
  400e10:	bf00      	nop
  400e12:	372c      	adds	r7, #44	; 0x2c
  400e14:	46bd      	mov	sp, r7
  400e16:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e1a:	4770      	bx	lr
  400e1c:	00200707 	.word	0x00200707

00400e20 <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  400e20:	b480      	push	{r7}
  400e22:	b08d      	sub	sp, #52	; 0x34
  400e24:	af00      	add	r7, sp, #0
  400e26:	6078      	str	r0, [r7, #4]
  400e28:	460b      	mov	r3, r1
  400e2a:	70fb      	strb	r3, [r7, #3]
  400e2c:	687b      	ldr	r3, [r7, #4]
  400e2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  400e30:	78fb      	ldrb	r3, [r7, #3]
  400e32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  400e36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400e38:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  400e3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400e3c:	095a      	lsrs	r2, r3, #5
  400e3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400e40:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  400e42:	6a3b      	ldr	r3, [r7, #32]
  400e44:	f003 031f 	and.w	r3, r3, #31
  400e48:	2101      	movs	r1, #1
  400e4a:	fa01 f303 	lsl.w	r3, r1, r3
  400e4e:	61fa      	str	r2, [r7, #28]
  400e50:	61bb      	str	r3, [r7, #24]
  400e52:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400e56:	75fb      	strb	r3, [r7, #23]
  400e58:	69fb      	ldr	r3, [r7, #28]
  400e5a:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400e5c:	693a      	ldr	r2, [r7, #16]
  400e5e:	4b23      	ldr	r3, [pc, #140]	; (400eec <ioport_set_pin_sense_mode+0xcc>)
  400e60:	4413      	add	r3, r2
  400e62:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  400e64:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  400e66:	7dfb      	ldrb	r3, [r7, #23]
  400e68:	3b01      	subs	r3, #1
  400e6a:	2b03      	cmp	r3, #3
  400e6c:	d82e      	bhi.n	400ecc <ioport_set_pin_sense_mode+0xac>
  400e6e:	a201      	add	r2, pc, #4	; (adr r2, 400e74 <ioport_set_pin_sense_mode+0x54>)
  400e70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400e74:	00400ea9 	.word	0x00400ea9
  400e78:	00400ebb 	.word	0x00400ebb
  400e7c:	00400e85 	.word	0x00400e85
  400e80:	00400e97 	.word	0x00400e97
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  400e84:	68fb      	ldr	r3, [r7, #12]
  400e86:	69ba      	ldr	r2, [r7, #24]
  400e88:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  400e8c:	68fb      	ldr	r3, [r7, #12]
  400e8e:	69ba      	ldr	r2, [r7, #24]
  400e90:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  400e94:	e01f      	b.n	400ed6 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  400e96:	68fb      	ldr	r3, [r7, #12]
  400e98:	69ba      	ldr	r2, [r7, #24]
  400e9a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  400e9e:	68fb      	ldr	r3, [r7, #12]
  400ea0:	69ba      	ldr	r2, [r7, #24]
  400ea2:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400ea6:	e016      	b.n	400ed6 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  400ea8:	68fb      	ldr	r3, [r7, #12]
  400eaa:	69ba      	ldr	r2, [r7, #24]
  400eac:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  400eb0:	68fb      	ldr	r3, [r7, #12]
  400eb2:	69ba      	ldr	r2, [r7, #24]
  400eb4:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  400eb8:	e00d      	b.n	400ed6 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400eba:	68fb      	ldr	r3, [r7, #12]
  400ebc:	69ba      	ldr	r2, [r7, #24]
  400ebe:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400ec2:	68fb      	ldr	r3, [r7, #12]
  400ec4:	69ba      	ldr	r2, [r7, #24]
  400ec6:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400eca:	e004      	b.n	400ed6 <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  400ecc:	68fb      	ldr	r3, [r7, #12]
  400ece:	69ba      	ldr	r2, [r7, #24]
  400ed0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  400ed4:	e003      	b.n	400ede <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  400ed6:	68fb      	ldr	r3, [r7, #12]
  400ed8:	69ba      	ldr	r2, [r7, #24]
  400eda:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400ede:	bf00      	nop
  400ee0:	3734      	adds	r7, #52	; 0x34
  400ee2:	46bd      	mov	sp, r7
  400ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ee8:	4770      	bx	lr
  400eea:	bf00      	nop
  400eec:	00200707 	.word	0x00200707

00400ef0 <tcm_disable>:
/** \brief  TCM memory Disable

	The function enables TCM memories
 */
static inline void tcm_disable(void) 
{
  400ef0:	b480      	push	{r7}
  400ef2:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400ef4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400ef8:	f3bf 8f6f 	isb	sy

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400efc:	4a0c      	ldr	r2, [pc, #48]	; (400f30 <tcm_disable+0x40>)
  400efe:	4b0c      	ldr	r3, [pc, #48]	; (400f30 <tcm_disable+0x40>)
  400f00:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
  400f04:	f023 0301 	bic.w	r3, r3, #1
  400f08:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400f0c:	4a08      	ldr	r2, [pc, #32]	; (400f30 <tcm_disable+0x40>)
  400f0e:	4b08      	ldr	r3, [pc, #32]	; (400f30 <tcm_disable+0x40>)
  400f10:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
  400f14:	f023 0301 	bic.w	r3, r3, #1
  400f18:	f8c2 3294 	str.w	r3, [r2, #660]	; 0x294
  __ASM volatile ("dsb");
  400f1c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400f20:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
  400f24:	bf00      	nop
  400f26:	46bd      	mov	sp, r7
  400f28:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f2c:	4770      	bx	lr
  400f2e:	bf00      	nop
  400f30:	e000ed00 	.word	0xe000ed00

00400f34 <board_init>:
#endif

void board_init(void)
{
  400f34:	b580      	push	{r7, lr}
  400f36:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400f38:	4b1c      	ldr	r3, [pc, #112]	; (400fac <board_init+0x78>)
  400f3a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400f3e:	605a      	str	r2, [r3, #4]
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400f40:	4b1b      	ldr	r3, [pc, #108]	; (400fb0 <board_init+0x7c>)
  400f42:	4a1c      	ldr	r2, [pc, #112]	; (400fb4 <board_init+0x80>)
  400f44:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400f46:	4b1a      	ldr	r3, [pc, #104]	; (400fb0 <board_init+0x7c>)
  400f48:	4a1b      	ldr	r2, [pc, #108]	; (400fb8 <board_init+0x84>)
  400f4a:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(7));
	
	tcm_disable();
  400f4c:	4b1b      	ldr	r3, [pc, #108]	; (400fbc <board_init+0x88>)
  400f4e:	4798      	blx	r3
#endif

	/* Initialize IOPORTs */
	ioport_init();
  400f50:	4b1b      	ldr	r3, [pc, #108]	; (400fc0 <board_init+0x8c>)
  400f52:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  400f54:	2101      	movs	r1, #1
  400f56:	2048      	movs	r0, #72	; 0x48
  400f58:	4b1a      	ldr	r3, [pc, #104]	; (400fc4 <board_init+0x90>)
  400f5a:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  400f5c:	2101      	movs	r1, #1
  400f5e:	2048      	movs	r0, #72	; 0x48
  400f60:	4b19      	ldr	r3, [pc, #100]	; (400fc8 <board_init+0x94>)
  400f62:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  400f64:	2100      	movs	r1, #0
  400f66:	200b      	movs	r0, #11
  400f68:	4b16      	ldr	r3, [pc, #88]	; (400fc4 <board_init+0x90>)
  400f6a:	4798      	blx	r3
  400f6c:	2188      	movs	r1, #136	; 0x88
  400f6e:	200b      	movs	r0, #11
  400f70:	4b16      	ldr	r3, [pc, #88]	; (400fcc <board_init+0x98>)
  400f72:	4798      	blx	r3
  400f74:	2102      	movs	r1, #2
  400f76:	200b      	movs	r0, #11
  400f78:	4b15      	ldr	r3, [pc, #84]	; (400fd0 <board_init+0x9c>)
  400f7a:	4798      	blx	r3
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
  400f7c:	2100      	movs	r1, #0
  400f7e:	2015      	movs	r0, #21
  400f80:	4b12      	ldr	r3, [pc, #72]	; (400fcc <board_init+0x98>)
  400f82:	4798      	blx	r3
  400f84:	2015      	movs	r0, #21
  400f86:	4b13      	ldr	r3, [pc, #76]	; (400fd4 <board_init+0xa0>)
  400f88:	4798      	blx	r3
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400f8a:	4a13      	ldr	r2, [pc, #76]	; (400fd8 <board_init+0xa4>)
  400f8c:	4b12      	ldr	r3, [pc, #72]	; (400fd8 <board_init+0xa4>)
  400f8e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  400f92:	f043 0310 	orr.w	r3, r3, #16
  400f96:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	ioport_set_pin_peripheral_mode(USART1_TXD_GPIO, USART1_TXD_FLAGS);
  400f9a:	2103      	movs	r1, #3
  400f9c:	2024      	movs	r0, #36	; 0x24
  400f9e:	4b0b      	ldr	r3, [pc, #44]	; (400fcc <board_init+0x98>)
  400fa0:	4798      	blx	r3
  400fa2:	2024      	movs	r0, #36	; 0x24
  400fa4:	4b0b      	ldr	r3, [pc, #44]	; (400fd4 <board_init+0xa0>)
  400fa6:	4798      	blx	r3
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);

#endif
}
  400fa8:	bf00      	nop
  400faa:	bd80      	pop	{r7, pc}
  400fac:	400e1850 	.word	0x400e1850
  400fb0:	400e0c00 	.word	0x400e0c00
  400fb4:	5a00080c 	.word	0x5a00080c
  400fb8:	5a00070c 	.word	0x5a00070c
  400fbc:	00400ef1 	.word	0x00400ef1
  400fc0:	00400b99 	.word	0x00400b99
  400fc4:	00400d2d 	.word	0x00400d2d
  400fc8:	00400db5 	.word	0x00400db5
  400fcc:	00400c11 	.word	0x00400c11
  400fd0:	00400e21 	.word	0x00400e21
  400fd4:	00400bc5 	.word	0x00400bc5
  400fd8:	40088000 	.word	0x40088000

00400fdc <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  400fdc:	b480      	push	{r7}
  400fde:	b085      	sub	sp, #20
  400fe0:	af00      	add	r7, sp, #0
  400fe2:	60f8      	str	r0, [r7, #12]
  400fe4:	60b9      	str	r1, [r7, #8]
  400fe6:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400fe8:	687b      	ldr	r3, [r7, #4]
  400fea:	2b00      	cmp	r3, #0
  400fec:	d003      	beq.n	400ff6 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  400fee:	68fb      	ldr	r3, [r7, #12]
  400ff0:	68ba      	ldr	r2, [r7, #8]
  400ff2:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  400ff4:	e002      	b.n	400ffc <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  400ff6:	68fb      	ldr	r3, [r7, #12]
  400ff8:	68ba      	ldr	r2, [r7, #8]
  400ffa:	661a      	str	r2, [r3, #96]	; 0x60
}
  400ffc:	bf00      	nop
  400ffe:	3714      	adds	r7, #20
  401000:	46bd      	mov	sp, r7
  401002:	f85d 7b04 	ldr.w	r7, [sp], #4
  401006:	4770      	bx	lr

00401008 <pio_get>:
 * \retval 1 at least one PIO currently has a high level.
 * \retval 0 all PIOs have a low level.
 */
uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  401008:	b480      	push	{r7}
  40100a:	b087      	sub	sp, #28
  40100c:	af00      	add	r7, sp, #0
  40100e:	60f8      	str	r0, [r7, #12]
  401010:	60b9      	str	r1, [r7, #8]
  401012:	607a      	str	r2, [r7, #4]
	uint32_t ul_reg;

	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
  401014:	68bb      	ldr	r3, [r7, #8]
  401016:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40101a:	d003      	beq.n	401024 <pio_get+0x1c>
  40101c:	68bb      	ldr	r3, [r7, #8]
  40101e:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401022:	d103      	bne.n	40102c <pio_get+0x24>
		ul_reg = p_pio->PIO_ODSR;
  401024:	68fb      	ldr	r3, [r7, #12]
  401026:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  401028:	617b      	str	r3, [r7, #20]
  40102a:	e002      	b.n	401032 <pio_get+0x2a>
	} else {
		ul_reg = p_pio->PIO_PDSR;
  40102c:	68fb      	ldr	r3, [r7, #12]
  40102e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  401030:	617b      	str	r3, [r7, #20]
	}

	if ((ul_reg & ul_mask) == 0) {
  401032:	697a      	ldr	r2, [r7, #20]
  401034:	687b      	ldr	r3, [r7, #4]
  401036:	4013      	ands	r3, r2
  401038:	2b00      	cmp	r3, #0
  40103a:	d101      	bne.n	401040 <pio_get+0x38>
		return 0;
  40103c:	2300      	movs	r3, #0
  40103e:	e000      	b.n	401042 <pio_get+0x3a>
	} else {
		return 1;
  401040:	2301      	movs	r3, #1
	}
}
  401042:	4618      	mov	r0, r3
  401044:	371c      	adds	r7, #28
  401046:	46bd      	mov	sp, r7
  401048:	f85d 7b04 	ldr.w	r7, [sp], #4
  40104c:	4770      	bx	lr

0040104e <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  40104e:	b480      	push	{r7}
  401050:	b087      	sub	sp, #28
  401052:	af00      	add	r7, sp, #0
  401054:	60f8      	str	r0, [r7, #12]
  401056:	60b9      	str	r1, [r7, #8]
  401058:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  40105a:	68fb      	ldr	r3, [r7, #12]
  40105c:	687a      	ldr	r2, [r7, #4]
  40105e:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  401060:	68bb      	ldr	r3, [r7, #8]
  401062:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401066:	d04a      	beq.n	4010fe <pio_set_peripheral+0xb0>
  401068:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40106c:	d808      	bhi.n	401080 <pio_set_peripheral+0x32>
  40106e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401072:	d016      	beq.n	4010a2 <pio_set_peripheral+0x54>
  401074:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401078:	d02c      	beq.n	4010d4 <pio_set_peripheral+0x86>
  40107a:	2b00      	cmp	r3, #0
  40107c:	d069      	beq.n	401152 <pio_set_peripheral+0x104>
  40107e:	e064      	b.n	40114a <pio_set_peripheral+0xfc>
  401080:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401084:	d065      	beq.n	401152 <pio_set_peripheral+0x104>
  401086:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40108a:	d803      	bhi.n	401094 <pio_set_peripheral+0x46>
  40108c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401090:	d04a      	beq.n	401128 <pio_set_peripheral+0xda>
  401092:	e05a      	b.n	40114a <pio_set_peripheral+0xfc>
  401094:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401098:	d05b      	beq.n	401152 <pio_set_peripheral+0x104>
  40109a:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40109e:	d058      	beq.n	401152 <pio_set_peripheral+0x104>
  4010a0:	e053      	b.n	40114a <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4010a2:	68fb      	ldr	r3, [r7, #12]
  4010a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4010a6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4010a8:	68fb      	ldr	r3, [r7, #12]
  4010aa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4010ac:	687b      	ldr	r3, [r7, #4]
  4010ae:	43d9      	mvns	r1, r3
  4010b0:	697b      	ldr	r3, [r7, #20]
  4010b2:	400b      	ands	r3, r1
  4010b4:	401a      	ands	r2, r3
  4010b6:	68fb      	ldr	r3, [r7, #12]
  4010b8:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4010ba:	68fb      	ldr	r3, [r7, #12]
  4010bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4010be:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4010c0:	68fb      	ldr	r3, [r7, #12]
  4010c2:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4010c4:	687b      	ldr	r3, [r7, #4]
  4010c6:	43d9      	mvns	r1, r3
  4010c8:	697b      	ldr	r3, [r7, #20]
  4010ca:	400b      	ands	r3, r1
  4010cc:	401a      	ands	r2, r3
  4010ce:	68fb      	ldr	r3, [r7, #12]
  4010d0:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4010d2:	e03a      	b.n	40114a <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4010d4:	68fb      	ldr	r3, [r7, #12]
  4010d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4010d8:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4010da:	687a      	ldr	r2, [r7, #4]
  4010dc:	697b      	ldr	r3, [r7, #20]
  4010de:	431a      	orrs	r2, r3
  4010e0:	68fb      	ldr	r3, [r7, #12]
  4010e2:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4010e4:	68fb      	ldr	r3, [r7, #12]
  4010e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4010e8:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4010ea:	68fb      	ldr	r3, [r7, #12]
  4010ec:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4010ee:	687b      	ldr	r3, [r7, #4]
  4010f0:	43d9      	mvns	r1, r3
  4010f2:	697b      	ldr	r3, [r7, #20]
  4010f4:	400b      	ands	r3, r1
  4010f6:	401a      	ands	r2, r3
  4010f8:	68fb      	ldr	r3, [r7, #12]
  4010fa:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4010fc:	e025      	b.n	40114a <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4010fe:	68fb      	ldr	r3, [r7, #12]
  401100:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401102:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401104:	68fb      	ldr	r3, [r7, #12]
  401106:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401108:	687b      	ldr	r3, [r7, #4]
  40110a:	43d9      	mvns	r1, r3
  40110c:	697b      	ldr	r3, [r7, #20]
  40110e:	400b      	ands	r3, r1
  401110:	401a      	ands	r2, r3
  401112:	68fb      	ldr	r3, [r7, #12]
  401114:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401116:	68fb      	ldr	r3, [r7, #12]
  401118:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40111a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40111c:	687a      	ldr	r2, [r7, #4]
  40111e:	697b      	ldr	r3, [r7, #20]
  401120:	431a      	orrs	r2, r3
  401122:	68fb      	ldr	r3, [r7, #12]
  401124:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401126:	e010      	b.n	40114a <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401128:	68fb      	ldr	r3, [r7, #12]
  40112a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40112c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40112e:	687a      	ldr	r2, [r7, #4]
  401130:	697b      	ldr	r3, [r7, #20]
  401132:	431a      	orrs	r2, r3
  401134:	68fb      	ldr	r3, [r7, #12]
  401136:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401138:	68fb      	ldr	r3, [r7, #12]
  40113a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40113c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40113e:	687a      	ldr	r2, [r7, #4]
  401140:	697b      	ldr	r3, [r7, #20]
  401142:	431a      	orrs	r2, r3
  401144:	68fb      	ldr	r3, [r7, #12]
  401146:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401148:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  40114a:	68fb      	ldr	r3, [r7, #12]
  40114c:	687a      	ldr	r2, [r7, #4]
  40114e:	605a      	str	r2, [r3, #4]
  401150:	e000      	b.n	401154 <pio_set_peripheral+0x106>
		return;
  401152:	bf00      	nop
}
  401154:	371c      	adds	r7, #28
  401156:	46bd      	mov	sp, r7
  401158:	f85d 7b04 	ldr.w	r7, [sp], #4
  40115c:	4770      	bx	lr
	...

00401160 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  401160:	b580      	push	{r7, lr}
  401162:	b084      	sub	sp, #16
  401164:	af00      	add	r7, sp, #0
  401166:	60f8      	str	r0, [r7, #12]
  401168:	60b9      	str	r1, [r7, #8]
  40116a:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  40116c:	68b9      	ldr	r1, [r7, #8]
  40116e:	68f8      	ldr	r0, [r7, #12]
  401170:	4b19      	ldr	r3, [pc, #100]	; (4011d8 <pio_set_input+0x78>)
  401172:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  401174:	687b      	ldr	r3, [r7, #4]
  401176:	f003 0301 	and.w	r3, r3, #1
  40117a:	461a      	mov	r2, r3
  40117c:	68b9      	ldr	r1, [r7, #8]
  40117e:	68f8      	ldr	r0, [r7, #12]
  401180:	4b16      	ldr	r3, [pc, #88]	; (4011dc <pio_set_input+0x7c>)
  401182:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401184:	687b      	ldr	r3, [r7, #4]
  401186:	f003 030a 	and.w	r3, r3, #10
  40118a:	2b00      	cmp	r3, #0
  40118c:	d003      	beq.n	401196 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  40118e:	68fb      	ldr	r3, [r7, #12]
  401190:	68ba      	ldr	r2, [r7, #8]
  401192:	621a      	str	r2, [r3, #32]
  401194:	e002      	b.n	40119c <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  401196:	68fb      	ldr	r3, [r7, #12]
  401198:	68ba      	ldr	r2, [r7, #8]
  40119a:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  40119c:	687b      	ldr	r3, [r7, #4]
  40119e:	f003 0302 	and.w	r3, r3, #2
  4011a2:	2b00      	cmp	r3, #0
  4011a4:	d004      	beq.n	4011b0 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  4011a6:	68fb      	ldr	r3, [r7, #12]
  4011a8:	68ba      	ldr	r2, [r7, #8]
  4011aa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  4011ae:	e008      	b.n	4011c2 <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4011b0:	687b      	ldr	r3, [r7, #4]
  4011b2:	f003 0308 	and.w	r3, r3, #8
  4011b6:	2b00      	cmp	r3, #0
  4011b8:	d003      	beq.n	4011c2 <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  4011ba:	68fb      	ldr	r3, [r7, #12]
  4011bc:	68ba      	ldr	r2, [r7, #8]
  4011be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4011c2:	68fb      	ldr	r3, [r7, #12]
  4011c4:	68ba      	ldr	r2, [r7, #8]
  4011c6:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  4011c8:	68fb      	ldr	r3, [r7, #12]
  4011ca:	68ba      	ldr	r2, [r7, #8]
  4011cc:	601a      	str	r2, [r3, #0]
}
  4011ce:	bf00      	nop
  4011d0:	3710      	adds	r7, #16
  4011d2:	46bd      	mov	sp, r7
  4011d4:	bd80      	pop	{r7, pc}
  4011d6:	bf00      	nop
  4011d8:	00401399 	.word	0x00401399
  4011dc:	00400fdd 	.word	0x00400fdd

004011e0 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4011e0:	b580      	push	{r7, lr}
  4011e2:	b084      	sub	sp, #16
  4011e4:	af00      	add	r7, sp, #0
  4011e6:	60f8      	str	r0, [r7, #12]
  4011e8:	60b9      	str	r1, [r7, #8]
  4011ea:	607a      	str	r2, [r7, #4]
  4011ec:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  4011ee:	68b9      	ldr	r1, [r7, #8]
  4011f0:	68f8      	ldr	r0, [r7, #12]
  4011f2:	4b12      	ldr	r3, [pc, #72]	; (40123c <pio_set_output+0x5c>)
  4011f4:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  4011f6:	69ba      	ldr	r2, [r7, #24]
  4011f8:	68b9      	ldr	r1, [r7, #8]
  4011fa:	68f8      	ldr	r0, [r7, #12]
  4011fc:	4b10      	ldr	r3, [pc, #64]	; (401240 <pio_set_output+0x60>)
  4011fe:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  401200:	683b      	ldr	r3, [r7, #0]
  401202:	2b00      	cmp	r3, #0
  401204:	d003      	beq.n	40120e <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  401206:	68fb      	ldr	r3, [r7, #12]
  401208:	68ba      	ldr	r2, [r7, #8]
  40120a:	651a      	str	r2, [r3, #80]	; 0x50
  40120c:	e002      	b.n	401214 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40120e:	68fb      	ldr	r3, [r7, #12]
  401210:	68ba      	ldr	r2, [r7, #8]
  401212:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  401214:	687b      	ldr	r3, [r7, #4]
  401216:	2b00      	cmp	r3, #0
  401218:	d003      	beq.n	401222 <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  40121a:	68fb      	ldr	r3, [r7, #12]
  40121c:	68ba      	ldr	r2, [r7, #8]
  40121e:	631a      	str	r2, [r3, #48]	; 0x30
  401220:	e002      	b.n	401228 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  401222:	68fb      	ldr	r3, [r7, #12]
  401224:	68ba      	ldr	r2, [r7, #8]
  401226:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  401228:	68fb      	ldr	r3, [r7, #12]
  40122a:	68ba      	ldr	r2, [r7, #8]
  40122c:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40122e:	68fb      	ldr	r3, [r7, #12]
  401230:	68ba      	ldr	r2, [r7, #8]
  401232:	601a      	str	r2, [r3, #0]
}
  401234:	bf00      	nop
  401236:	3710      	adds	r7, #16
  401238:	46bd      	mov	sp, r7
  40123a:	bd80      	pop	{r7, pc}
  40123c:	00401399 	.word	0x00401399
  401240:	00400fdd 	.word	0x00400fdd

00401244 <pio_configure>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask, const uint32_t ul_attribute)
{
  401244:	b590      	push	{r4, r7, lr}
  401246:	b087      	sub	sp, #28
  401248:	af02      	add	r7, sp, #8
  40124a:	60f8      	str	r0, [r7, #12]
  40124c:	60b9      	str	r1, [r7, #8]
  40124e:	607a      	str	r2, [r7, #4]
  401250:	603b      	str	r3, [r7, #0]
	/* Configure pins */
	switch (ul_type) {
  401252:	68bb      	ldr	r3, [r7, #8]
  401254:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401258:	d016      	beq.n	401288 <pio_configure+0x44>
  40125a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40125e:	d809      	bhi.n	401274 <pio_configure+0x30>
  401260:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401264:	d010      	beq.n	401288 <pio_configure+0x44>
  401266:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40126a:	d00d      	beq.n	401288 <pio_configure+0x44>
  40126c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401270:	d00a      	beq.n	401288 <pio_configure+0x44>
  401272:	e03d      	b.n	4012f0 <pio_configure+0xac>
  401274:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401278:	d01a      	beq.n	4012b0 <pio_configure+0x6c>
  40127a:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40127e:	d017      	beq.n	4012b0 <pio_configure+0x6c>
  401280:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401284:	d00e      	beq.n	4012a4 <pio_configure+0x60>
  401286:	e033      	b.n	4012f0 <pio_configure+0xac>
	case PIO_PERIPH_B:
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_PERIPH_C:
	case PIO_PERIPH_D:
#endif
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  401288:	687a      	ldr	r2, [r7, #4]
  40128a:	68b9      	ldr	r1, [r7, #8]
  40128c:	68f8      	ldr	r0, [r7, #12]
  40128e:	4b1c      	ldr	r3, [pc, #112]	; (401300 <pio_configure+0xbc>)
  401290:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
  401292:	683b      	ldr	r3, [r7, #0]
  401294:	f003 0301 	and.w	r3, r3, #1
  401298:	461a      	mov	r2, r3
  40129a:	6879      	ldr	r1, [r7, #4]
  40129c:	68f8      	ldr	r0, [r7, #12]
  40129e:	4b19      	ldr	r3, [pc, #100]	; (401304 <pio_configure+0xc0>)
  4012a0:	4798      	blx	r3
		break;
  4012a2:	e027      	b.n	4012f4 <pio_configure+0xb0>

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
  4012a4:	683a      	ldr	r2, [r7, #0]
  4012a6:	6879      	ldr	r1, [r7, #4]
  4012a8:	68f8      	ldr	r0, [r7, #12]
  4012aa:	4b17      	ldr	r3, [pc, #92]	; (401308 <pio_configure+0xc4>)
  4012ac:	4798      	blx	r3
		break;
  4012ae:	e021      	b.n	4012f4 <pio_configure+0xb0>

	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  4012b0:	68bb      	ldr	r3, [r7, #8]
  4012b2:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4012b6:	bf0c      	ite	eq
  4012b8:	2301      	moveq	r3, #1
  4012ba:	2300      	movne	r3, #0
  4012bc:	b2db      	uxtb	r3, r3
  4012be:	461a      	mov	r2, r3
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
  4012c0:	683b      	ldr	r3, [r7, #0]
  4012c2:	f003 0304 	and.w	r3, r3, #4
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  4012c6:	2b00      	cmp	r3, #0
  4012c8:	bf14      	ite	ne
  4012ca:	2301      	movne	r3, #1
  4012cc:	2300      	moveq	r3, #0
  4012ce:	b2db      	uxtb	r3, r3
  4012d0:	4619      	mov	r1, r3
				(ul_attribute & PIO_PULLUP) ? 1 : 0);
  4012d2:	683b      	ldr	r3, [r7, #0]
  4012d4:	f003 0301 	and.w	r3, r3, #1
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  4012d8:	2b00      	cmp	r3, #0
  4012da:	bf14      	ite	ne
  4012dc:	2301      	movne	r3, #1
  4012de:	2300      	moveq	r3, #0
  4012e0:	b2db      	uxtb	r3, r3
  4012e2:	9300      	str	r3, [sp, #0]
  4012e4:	460b      	mov	r3, r1
  4012e6:	6879      	ldr	r1, [r7, #4]
  4012e8:	68f8      	ldr	r0, [r7, #12]
  4012ea:	4c08      	ldr	r4, [pc, #32]	; (40130c <pio_configure+0xc8>)
  4012ec:	47a0      	blx	r4
		break;
  4012ee:	e001      	b.n	4012f4 <pio_configure+0xb0>

	default:
		return 0;
  4012f0:	2300      	movs	r3, #0
  4012f2:	e000      	b.n	4012f6 <pio_configure+0xb2>
	}

	return 1;
  4012f4:	2301      	movs	r3, #1
}
  4012f6:	4618      	mov	r0, r3
  4012f8:	3714      	adds	r7, #20
  4012fa:	46bd      	mov	sp, r7
  4012fc:	bd90      	pop	{r4, r7, pc}
  4012fe:	bf00      	nop
  401300:	0040104f 	.word	0x0040104f
  401304:	00400fdd 	.word	0x00400fdd
  401308:	00401161 	.word	0x00401161
  40130c:	004011e1 	.word	0x004011e1

00401310 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  401310:	b480      	push	{r7}
  401312:	b085      	sub	sp, #20
  401314:	af00      	add	r7, sp, #0
  401316:	60f8      	str	r0, [r7, #12]
  401318:	60b9      	str	r1, [r7, #8]
  40131a:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  40131c:	687b      	ldr	r3, [r7, #4]
  40131e:	f003 0310 	and.w	r3, r3, #16
  401322:	2b00      	cmp	r3, #0
  401324:	d020      	beq.n	401368 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  401326:	68fb      	ldr	r3, [r7, #12]
  401328:	68ba      	ldr	r2, [r7, #8]
  40132a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  40132e:	687b      	ldr	r3, [r7, #4]
  401330:	f003 0320 	and.w	r3, r3, #32
  401334:	2b00      	cmp	r3, #0
  401336:	d004      	beq.n	401342 <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  401338:	68fb      	ldr	r3, [r7, #12]
  40133a:	68ba      	ldr	r2, [r7, #8]
  40133c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  401340:	e003      	b.n	40134a <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  401342:	68fb      	ldr	r3, [r7, #12]
  401344:	68ba      	ldr	r2, [r7, #8]
  401346:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  40134a:	687b      	ldr	r3, [r7, #4]
  40134c:	f003 0340 	and.w	r3, r3, #64	; 0x40
  401350:	2b00      	cmp	r3, #0
  401352:	d004      	beq.n	40135e <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  401354:	68fb      	ldr	r3, [r7, #12]
  401356:	68ba      	ldr	r2, [r7, #8]
  401358:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  40135c:	e008      	b.n	401370 <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  40135e:	68fb      	ldr	r3, [r7, #12]
  401360:	68ba      	ldr	r2, [r7, #8]
  401362:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  401366:	e003      	b.n	401370 <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  401368:	68fb      	ldr	r3, [r7, #12]
  40136a:	68ba      	ldr	r2, [r7, #8]
  40136c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  401370:	bf00      	nop
  401372:	3714      	adds	r7, #20
  401374:	46bd      	mov	sp, r7
  401376:	f85d 7b04 	ldr.w	r7, [sp], #4
  40137a:	4770      	bx	lr

0040137c <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  40137c:	b480      	push	{r7}
  40137e:	b083      	sub	sp, #12
  401380:	af00      	add	r7, sp, #0
  401382:	6078      	str	r0, [r7, #4]
  401384:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  401386:	687b      	ldr	r3, [r7, #4]
  401388:	683a      	ldr	r2, [r7, #0]
  40138a:	641a      	str	r2, [r3, #64]	; 0x40
}
  40138c:	bf00      	nop
  40138e:	370c      	adds	r7, #12
  401390:	46bd      	mov	sp, r7
  401392:	f85d 7b04 	ldr.w	r7, [sp], #4
  401396:	4770      	bx	lr

00401398 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  401398:	b480      	push	{r7}
  40139a:	b083      	sub	sp, #12
  40139c:	af00      	add	r7, sp, #0
  40139e:	6078      	str	r0, [r7, #4]
  4013a0:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  4013a2:	687b      	ldr	r3, [r7, #4]
  4013a4:	683a      	ldr	r2, [r7, #0]
  4013a6:	645a      	str	r2, [r3, #68]	; 0x44
}
  4013a8:	bf00      	nop
  4013aa:	370c      	adds	r7, #12
  4013ac:	46bd      	mov	sp, r7
  4013ae:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013b2:	4770      	bx	lr

004013b4 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  4013b4:	b480      	push	{r7}
  4013b6:	b083      	sub	sp, #12
  4013b8:	af00      	add	r7, sp, #0
  4013ba:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  4013bc:	687b      	ldr	r3, [r7, #4]
  4013be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  4013c0:	4618      	mov	r0, r3
  4013c2:	370c      	adds	r7, #12
  4013c4:	46bd      	mov	sp, r7
  4013c6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013ca:	4770      	bx	lr

004013cc <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  4013cc:	b480      	push	{r7}
  4013ce:	b083      	sub	sp, #12
  4013d0:	af00      	add	r7, sp, #0
  4013d2:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  4013d4:	687b      	ldr	r3, [r7, #4]
  4013d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  4013d8:	4618      	mov	r0, r3
  4013da:	370c      	adds	r7, #12
  4013dc:	46bd      	mov	sp, r7
  4013de:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013e2:	4770      	bx	lr

004013e4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4013e4:	b580      	push	{r7, lr}
  4013e6:	b084      	sub	sp, #16
  4013e8:	af00      	add	r7, sp, #0
  4013ea:	6078      	str	r0, [r7, #4]
  4013ec:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4013ee:	6878      	ldr	r0, [r7, #4]
  4013f0:	4b26      	ldr	r3, [pc, #152]	; (40148c <pio_handler_process+0xa8>)
  4013f2:	4798      	blx	r3
  4013f4:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  4013f6:	6878      	ldr	r0, [r7, #4]
  4013f8:	4b25      	ldr	r3, [pc, #148]	; (401490 <pio_handler_process+0xac>)
  4013fa:	4798      	blx	r3
  4013fc:	4602      	mov	r2, r0
  4013fe:	68fb      	ldr	r3, [r7, #12]
  401400:	4013      	ands	r3, r2
  401402:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  401404:	68fb      	ldr	r3, [r7, #12]
  401406:	2b00      	cmp	r3, #0
  401408:	d03c      	beq.n	401484 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  40140a:	2300      	movs	r3, #0
  40140c:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  40140e:	e034      	b.n	40147a <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  401410:	4a20      	ldr	r2, [pc, #128]	; (401494 <pio_handler_process+0xb0>)
  401412:	68bb      	ldr	r3, [r7, #8]
  401414:	011b      	lsls	r3, r3, #4
  401416:	4413      	add	r3, r2
  401418:	681a      	ldr	r2, [r3, #0]
  40141a:	683b      	ldr	r3, [r7, #0]
  40141c:	429a      	cmp	r2, r3
  40141e:	d126      	bne.n	40146e <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401420:	4a1c      	ldr	r2, [pc, #112]	; (401494 <pio_handler_process+0xb0>)
  401422:	68bb      	ldr	r3, [r7, #8]
  401424:	011b      	lsls	r3, r3, #4
  401426:	4413      	add	r3, r2
  401428:	3304      	adds	r3, #4
  40142a:	681a      	ldr	r2, [r3, #0]
  40142c:	68fb      	ldr	r3, [r7, #12]
  40142e:	4013      	ands	r3, r2
  401430:	2b00      	cmp	r3, #0
  401432:	d01c      	beq.n	40146e <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401434:	4a17      	ldr	r2, [pc, #92]	; (401494 <pio_handler_process+0xb0>)
  401436:	68bb      	ldr	r3, [r7, #8]
  401438:	011b      	lsls	r3, r3, #4
  40143a:	4413      	add	r3, r2
  40143c:	330c      	adds	r3, #12
  40143e:	681b      	ldr	r3, [r3, #0]
  401440:	4914      	ldr	r1, [pc, #80]	; (401494 <pio_handler_process+0xb0>)
  401442:	68ba      	ldr	r2, [r7, #8]
  401444:	0112      	lsls	r2, r2, #4
  401446:	440a      	add	r2, r1
  401448:	6810      	ldr	r0, [r2, #0]
  40144a:	4912      	ldr	r1, [pc, #72]	; (401494 <pio_handler_process+0xb0>)
  40144c:	68ba      	ldr	r2, [r7, #8]
  40144e:	0112      	lsls	r2, r2, #4
  401450:	440a      	add	r2, r1
  401452:	3204      	adds	r2, #4
  401454:	6812      	ldr	r2, [r2, #0]
  401456:	4611      	mov	r1, r2
  401458:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  40145a:	4a0e      	ldr	r2, [pc, #56]	; (401494 <pio_handler_process+0xb0>)
  40145c:	68bb      	ldr	r3, [r7, #8]
  40145e:	011b      	lsls	r3, r3, #4
  401460:	4413      	add	r3, r2
  401462:	3304      	adds	r3, #4
  401464:	681b      	ldr	r3, [r3, #0]
  401466:	43db      	mvns	r3, r3
  401468:	68fa      	ldr	r2, [r7, #12]
  40146a:	4013      	ands	r3, r2
  40146c:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  40146e:	68bb      	ldr	r3, [r7, #8]
  401470:	3301      	adds	r3, #1
  401472:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  401474:	68bb      	ldr	r3, [r7, #8]
  401476:	2b06      	cmp	r3, #6
  401478:	d803      	bhi.n	401482 <pio_handler_process+0x9e>
		while (status != 0) {
  40147a:	68fb      	ldr	r3, [r7, #12]
  40147c:	2b00      	cmp	r3, #0
  40147e:	d1c7      	bne.n	401410 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  401480:	e000      	b.n	401484 <pio_handler_process+0xa0>
				break;
  401482:	bf00      	nop
}
  401484:	bf00      	nop
  401486:	3710      	adds	r7, #16
  401488:	46bd      	mov	sp, r7
  40148a:	bd80      	pop	{r7, pc}
  40148c:	004013b5 	.word	0x004013b5
  401490:	004013cd 	.word	0x004013cd
  401494:	204009d8 	.word	0x204009d8

00401498 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  401498:	b580      	push	{r7, lr}
  40149a:	b086      	sub	sp, #24
  40149c:	af00      	add	r7, sp, #0
  40149e:	60f8      	str	r0, [r7, #12]
  4014a0:	60b9      	str	r1, [r7, #8]
  4014a2:	607a      	str	r2, [r7, #4]
  4014a4:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  4014a6:	4b21      	ldr	r3, [pc, #132]	; (40152c <pio_handler_set+0x94>)
  4014a8:	681b      	ldr	r3, [r3, #0]
  4014aa:	2b06      	cmp	r3, #6
  4014ac:	d901      	bls.n	4014b2 <pio_handler_set+0x1a>
		return 1;
  4014ae:	2301      	movs	r3, #1
  4014b0:	e038      	b.n	401524 <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  4014b2:	2300      	movs	r3, #0
  4014b4:	75fb      	strb	r3, [r7, #23]
  4014b6:	e011      	b.n	4014dc <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  4014b8:	7dfb      	ldrb	r3, [r7, #23]
  4014ba:	011b      	lsls	r3, r3, #4
  4014bc:	4a1c      	ldr	r2, [pc, #112]	; (401530 <pio_handler_set+0x98>)
  4014be:	4413      	add	r3, r2
  4014c0:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  4014c2:	693b      	ldr	r3, [r7, #16]
  4014c4:	681a      	ldr	r2, [r3, #0]
  4014c6:	68bb      	ldr	r3, [r7, #8]
  4014c8:	429a      	cmp	r2, r3
  4014ca:	d104      	bne.n	4014d6 <pio_handler_set+0x3e>
  4014cc:	693b      	ldr	r3, [r7, #16]
  4014ce:	685a      	ldr	r2, [r3, #4]
  4014d0:	687b      	ldr	r3, [r7, #4]
  4014d2:	429a      	cmp	r2, r3
  4014d4:	d008      	beq.n	4014e8 <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  4014d6:	7dfb      	ldrb	r3, [r7, #23]
  4014d8:	3301      	adds	r3, #1
  4014da:	75fb      	strb	r3, [r7, #23]
  4014dc:	7dfa      	ldrb	r2, [r7, #23]
  4014de:	4b13      	ldr	r3, [pc, #76]	; (40152c <pio_handler_set+0x94>)
  4014e0:	681b      	ldr	r3, [r3, #0]
  4014e2:	429a      	cmp	r2, r3
  4014e4:	d9e8      	bls.n	4014b8 <pio_handler_set+0x20>
  4014e6:	e000      	b.n	4014ea <pio_handler_set+0x52>
			break;
  4014e8:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  4014ea:	693b      	ldr	r3, [r7, #16]
  4014ec:	68ba      	ldr	r2, [r7, #8]
  4014ee:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  4014f0:	693b      	ldr	r3, [r7, #16]
  4014f2:	687a      	ldr	r2, [r7, #4]
  4014f4:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  4014f6:	693b      	ldr	r3, [r7, #16]
  4014f8:	683a      	ldr	r2, [r7, #0]
  4014fa:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  4014fc:	693b      	ldr	r3, [r7, #16]
  4014fe:	6a3a      	ldr	r2, [r7, #32]
  401500:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  401502:	7dfa      	ldrb	r2, [r7, #23]
  401504:	4b09      	ldr	r3, [pc, #36]	; (40152c <pio_handler_set+0x94>)
  401506:	681b      	ldr	r3, [r3, #0]
  401508:	3301      	adds	r3, #1
  40150a:	429a      	cmp	r2, r3
  40150c:	d104      	bne.n	401518 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  40150e:	4b07      	ldr	r3, [pc, #28]	; (40152c <pio_handler_set+0x94>)
  401510:	681b      	ldr	r3, [r3, #0]
  401512:	3301      	adds	r3, #1
  401514:	4a05      	ldr	r2, [pc, #20]	; (40152c <pio_handler_set+0x94>)
  401516:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  401518:	683a      	ldr	r2, [r7, #0]
  40151a:	6879      	ldr	r1, [r7, #4]
  40151c:	68f8      	ldr	r0, [r7, #12]
  40151e:	4b05      	ldr	r3, [pc, #20]	; (401534 <pio_handler_set+0x9c>)
  401520:	4798      	blx	r3

	return 0;
  401522:	2300      	movs	r3, #0
}
  401524:	4618      	mov	r0, r3
  401526:	3718      	adds	r7, #24
  401528:	46bd      	mov	sp, r7
  40152a:	bd80      	pop	{r7, pc}
  40152c:	20400a48 	.word	0x20400a48
  401530:	204009d8 	.word	0x204009d8
  401534:	00401311 	.word	0x00401311

00401538 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401538:	b580      	push	{r7, lr}
  40153a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  40153c:	210a      	movs	r1, #10
  40153e:	4802      	ldr	r0, [pc, #8]	; (401548 <PIOA_Handler+0x10>)
  401540:	4b02      	ldr	r3, [pc, #8]	; (40154c <PIOA_Handler+0x14>)
  401542:	4798      	blx	r3
}
  401544:	bf00      	nop
  401546:	bd80      	pop	{r7, pc}
  401548:	400e0e00 	.word	0x400e0e00
  40154c:	004013e5 	.word	0x004013e5

00401550 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401550:	b580      	push	{r7, lr}
  401552:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  401554:	210b      	movs	r1, #11
  401556:	4802      	ldr	r0, [pc, #8]	; (401560 <PIOB_Handler+0x10>)
  401558:	4b02      	ldr	r3, [pc, #8]	; (401564 <PIOB_Handler+0x14>)
  40155a:	4798      	blx	r3
}
  40155c:	bf00      	nop
  40155e:	bd80      	pop	{r7, pc}
  401560:	400e1000 	.word	0x400e1000
  401564:	004013e5 	.word	0x004013e5

00401568 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401568:	b580      	push	{r7, lr}
  40156a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  40156c:	210c      	movs	r1, #12
  40156e:	4802      	ldr	r0, [pc, #8]	; (401578 <PIOC_Handler+0x10>)
  401570:	4b02      	ldr	r3, [pc, #8]	; (40157c <PIOC_Handler+0x14>)
  401572:	4798      	blx	r3
}
  401574:	bf00      	nop
  401576:	bd80      	pop	{r7, pc}
  401578:	400e1200 	.word	0x400e1200
  40157c:	004013e5 	.word	0x004013e5

00401580 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  401580:	b580      	push	{r7, lr}
  401582:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  401584:	2110      	movs	r1, #16
  401586:	4802      	ldr	r0, [pc, #8]	; (401590 <PIOD_Handler+0x10>)
  401588:	4b02      	ldr	r3, [pc, #8]	; (401594 <PIOD_Handler+0x14>)
  40158a:	4798      	blx	r3
}
  40158c:	bf00      	nop
  40158e:	bd80      	pop	{r7, pc}
  401590:	400e1400 	.word	0x400e1400
  401594:	004013e5 	.word	0x004013e5

00401598 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  401598:	b580      	push	{r7, lr}
  40159a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  40159c:	2111      	movs	r1, #17
  40159e:	4802      	ldr	r0, [pc, #8]	; (4015a8 <PIOE_Handler+0x10>)
  4015a0:	4b02      	ldr	r3, [pc, #8]	; (4015ac <PIOE_Handler+0x14>)
  4015a2:	4798      	blx	r3
}
  4015a4:	bf00      	nop
  4015a6:	bd80      	pop	{r7, pc}
  4015a8:	400e1600 	.word	0x400e1600
  4015ac:	004013e5 	.word	0x004013e5

004015b0 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  4015b0:	b480      	push	{r7}
  4015b2:	b083      	sub	sp, #12
  4015b4:	af00      	add	r7, sp, #0
  4015b6:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  4015b8:	687b      	ldr	r3, [r7, #4]
  4015ba:	3b01      	subs	r3, #1
  4015bc:	2b03      	cmp	r3, #3
  4015be:	d81a      	bhi.n	4015f6 <pmc_mck_set_division+0x46>
  4015c0:	a201      	add	r2, pc, #4	; (adr r2, 4015c8 <pmc_mck_set_division+0x18>)
  4015c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4015c6:	bf00      	nop
  4015c8:	004015d9 	.word	0x004015d9
  4015cc:	004015df 	.word	0x004015df
  4015d0:	004015e7 	.word	0x004015e7
  4015d4:	004015ef 	.word	0x004015ef
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4015d8:	2300      	movs	r3, #0
  4015da:	607b      	str	r3, [r7, #4]
			break;
  4015dc:	e00e      	b.n	4015fc <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  4015de:	f44f 7380 	mov.w	r3, #256	; 0x100
  4015e2:	607b      	str	r3, [r7, #4]
			break;
  4015e4:	e00a      	b.n	4015fc <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  4015e6:	f44f 7340 	mov.w	r3, #768	; 0x300
  4015ea:	607b      	str	r3, [r7, #4]
			break;
  4015ec:	e006      	b.n	4015fc <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  4015ee:	f44f 7300 	mov.w	r3, #512	; 0x200
  4015f2:	607b      	str	r3, [r7, #4]
			break;
  4015f4:	e002      	b.n	4015fc <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4015f6:	2300      	movs	r3, #0
  4015f8:	607b      	str	r3, [r7, #4]
			break;
  4015fa:	bf00      	nop
	}
	PMC->PMC_MCKR =
  4015fc:	490a      	ldr	r1, [pc, #40]	; (401628 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  4015fe:	4b0a      	ldr	r3, [pc, #40]	; (401628 <pmc_mck_set_division+0x78>)
  401600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401602:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  401606:	687b      	ldr	r3, [r7, #4]
  401608:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  40160a:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40160c:	bf00      	nop
  40160e:	4b06      	ldr	r3, [pc, #24]	; (401628 <pmc_mck_set_division+0x78>)
  401610:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401612:	f003 0308 	and.w	r3, r3, #8
  401616:	2b00      	cmp	r3, #0
  401618:	d0f9      	beq.n	40160e <pmc_mck_set_division+0x5e>
}
  40161a:	bf00      	nop
  40161c:	370c      	adds	r7, #12
  40161e:	46bd      	mov	sp, r7
  401620:	f85d 7b04 	ldr.w	r7, [sp], #4
  401624:	4770      	bx	lr
  401626:	bf00      	nop
  401628:	400e0600 	.word	0x400e0600

0040162c <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  40162c:	b480      	push	{r7}
  40162e:	b085      	sub	sp, #20
  401630:	af00      	add	r7, sp, #0
  401632:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401634:	491d      	ldr	r1, [pc, #116]	; (4016ac <pmc_switch_mck_to_pllack+0x80>)
  401636:	4b1d      	ldr	r3, [pc, #116]	; (4016ac <pmc_switch_mck_to_pllack+0x80>)
  401638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40163a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  40163e:	687b      	ldr	r3, [r7, #4]
  401640:	4313      	orrs	r3, r2
  401642:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401644:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401648:	60fb      	str	r3, [r7, #12]
  40164a:	e007      	b.n	40165c <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40164c:	68fb      	ldr	r3, [r7, #12]
  40164e:	2b00      	cmp	r3, #0
  401650:	d101      	bne.n	401656 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  401652:	2301      	movs	r3, #1
  401654:	e023      	b.n	40169e <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  401656:	68fb      	ldr	r3, [r7, #12]
  401658:	3b01      	subs	r3, #1
  40165a:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40165c:	4b13      	ldr	r3, [pc, #76]	; (4016ac <pmc_switch_mck_to_pllack+0x80>)
  40165e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401660:	f003 0308 	and.w	r3, r3, #8
  401664:	2b00      	cmp	r3, #0
  401666:	d0f1      	beq.n	40164c <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401668:	4a10      	ldr	r2, [pc, #64]	; (4016ac <pmc_switch_mck_to_pllack+0x80>)
  40166a:	4b10      	ldr	r3, [pc, #64]	; (4016ac <pmc_switch_mck_to_pllack+0x80>)
  40166c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40166e:	f023 0303 	bic.w	r3, r3, #3
  401672:	f043 0302 	orr.w	r3, r3, #2
  401676:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401678:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40167c:	60fb      	str	r3, [r7, #12]
  40167e:	e007      	b.n	401690 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401680:	68fb      	ldr	r3, [r7, #12]
  401682:	2b00      	cmp	r3, #0
  401684:	d101      	bne.n	40168a <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  401686:	2301      	movs	r3, #1
  401688:	e009      	b.n	40169e <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  40168a:	68fb      	ldr	r3, [r7, #12]
  40168c:	3b01      	subs	r3, #1
  40168e:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401690:	4b06      	ldr	r3, [pc, #24]	; (4016ac <pmc_switch_mck_to_pllack+0x80>)
  401692:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401694:	f003 0308 	and.w	r3, r3, #8
  401698:	2b00      	cmp	r3, #0
  40169a:	d0f1      	beq.n	401680 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  40169c:	2300      	movs	r3, #0
}
  40169e:	4618      	mov	r0, r3
  4016a0:	3714      	adds	r7, #20
  4016a2:	46bd      	mov	sp, r7
  4016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016a8:	4770      	bx	lr
  4016aa:	bf00      	nop
  4016ac:	400e0600 	.word	0x400e0600

004016b0 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  4016b0:	b480      	push	{r7}
  4016b2:	b083      	sub	sp, #12
  4016b4:	af00      	add	r7, sp, #0
  4016b6:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  4016b8:	687b      	ldr	r3, [r7, #4]
  4016ba:	2b01      	cmp	r3, #1
  4016bc:	d105      	bne.n	4016ca <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  4016be:	4907      	ldr	r1, [pc, #28]	; (4016dc <pmc_switch_sclk_to_32kxtal+0x2c>)
  4016c0:	4b06      	ldr	r3, [pc, #24]	; (4016dc <pmc_switch_sclk_to_32kxtal+0x2c>)
  4016c2:	689a      	ldr	r2, [r3, #8]
  4016c4:	4b06      	ldr	r3, [pc, #24]	; (4016e0 <pmc_switch_sclk_to_32kxtal+0x30>)
  4016c6:	4313      	orrs	r3, r2
  4016c8:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  4016ca:	4b04      	ldr	r3, [pc, #16]	; (4016dc <pmc_switch_sclk_to_32kxtal+0x2c>)
  4016cc:	4a05      	ldr	r2, [pc, #20]	; (4016e4 <pmc_switch_sclk_to_32kxtal+0x34>)
  4016ce:	601a      	str	r2, [r3, #0]
}
  4016d0:	bf00      	nop
  4016d2:	370c      	adds	r7, #12
  4016d4:	46bd      	mov	sp, r7
  4016d6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016da:	4770      	bx	lr
  4016dc:	400e1810 	.word	0x400e1810
  4016e0:	a5100000 	.word	0xa5100000
  4016e4:	a5000008 	.word	0xa5000008

004016e8 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  4016e8:	b480      	push	{r7}
  4016ea:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  4016ec:	4b09      	ldr	r3, [pc, #36]	; (401714 <pmc_osc_is_ready_32kxtal+0x2c>)
  4016ee:	695b      	ldr	r3, [r3, #20]
  4016f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  4016f4:	2b00      	cmp	r3, #0
  4016f6:	d007      	beq.n	401708 <pmc_osc_is_ready_32kxtal+0x20>
  4016f8:	4b07      	ldr	r3, [pc, #28]	; (401718 <pmc_osc_is_ready_32kxtal+0x30>)
  4016fa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4016fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401700:	2b00      	cmp	r3, #0
  401702:	d001      	beq.n	401708 <pmc_osc_is_ready_32kxtal+0x20>
  401704:	2301      	movs	r3, #1
  401706:	e000      	b.n	40170a <pmc_osc_is_ready_32kxtal+0x22>
  401708:	2300      	movs	r3, #0
}
  40170a:	4618      	mov	r0, r3
  40170c:	46bd      	mov	sp, r7
  40170e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401712:	4770      	bx	lr
  401714:	400e1810 	.word	0x400e1810
  401718:	400e0600 	.word	0x400e0600

0040171c <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  40171c:	b480      	push	{r7}
  40171e:	b083      	sub	sp, #12
  401720:	af00      	add	r7, sp, #0
  401722:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  401724:	4915      	ldr	r1, [pc, #84]	; (40177c <pmc_switch_mainck_to_fastrc+0x60>)
  401726:	4b15      	ldr	r3, [pc, #84]	; (40177c <pmc_switch_mainck_to_fastrc+0x60>)
  401728:	6a1a      	ldr	r2, [r3, #32]
  40172a:	4b15      	ldr	r3, [pc, #84]	; (401780 <pmc_switch_mainck_to_fastrc+0x64>)
  40172c:	4313      	orrs	r3, r2
  40172e:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401730:	bf00      	nop
  401732:	4b12      	ldr	r3, [pc, #72]	; (40177c <pmc_switch_mainck_to_fastrc+0x60>)
  401734:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401736:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40173a:	2b00      	cmp	r3, #0
  40173c:	d0f9      	beq.n	401732 <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  40173e:	490f      	ldr	r1, [pc, #60]	; (40177c <pmc_switch_mainck_to_fastrc+0x60>)
  401740:	4b0e      	ldr	r3, [pc, #56]	; (40177c <pmc_switch_mainck_to_fastrc+0x60>)
  401742:	6a1a      	ldr	r2, [r3, #32]
  401744:	4b0f      	ldr	r3, [pc, #60]	; (401784 <pmc_switch_mainck_to_fastrc+0x68>)
  401746:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  401748:	687a      	ldr	r2, [r7, #4]
  40174a:	4313      	orrs	r3, r2
  40174c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  401750:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401752:	bf00      	nop
  401754:	4b09      	ldr	r3, [pc, #36]	; (40177c <pmc_switch_mainck_to_fastrc+0x60>)
  401756:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401758:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40175c:	2b00      	cmp	r3, #0
  40175e:	d0f9      	beq.n	401754 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  401760:	4906      	ldr	r1, [pc, #24]	; (40177c <pmc_switch_mainck_to_fastrc+0x60>)
  401762:	4b06      	ldr	r3, [pc, #24]	; (40177c <pmc_switch_mainck_to_fastrc+0x60>)
  401764:	6a1a      	ldr	r2, [r3, #32]
  401766:	4b08      	ldr	r3, [pc, #32]	; (401788 <pmc_switch_mainck_to_fastrc+0x6c>)
  401768:	4013      	ands	r3, r2
  40176a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40176e:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  401770:	bf00      	nop
  401772:	370c      	adds	r7, #12
  401774:	46bd      	mov	sp, r7
  401776:	f85d 7b04 	ldr.w	r7, [sp], #4
  40177a:	4770      	bx	lr
  40177c:	400e0600 	.word	0x400e0600
  401780:	00370008 	.word	0x00370008
  401784:	ffc8ff8f 	.word	0xffc8ff8f
  401788:	fec8ffff 	.word	0xfec8ffff

0040178c <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  40178c:	b480      	push	{r7}
  40178e:	b083      	sub	sp, #12
  401790:	af00      	add	r7, sp, #0
  401792:	6078      	str	r0, [r7, #4]
  401794:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401796:	687b      	ldr	r3, [r7, #4]
  401798:	2b00      	cmp	r3, #0
  40179a:	d008      	beq.n	4017ae <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40179c:	4913      	ldr	r1, [pc, #76]	; (4017ec <pmc_switch_mainck_to_xtal+0x60>)
  40179e:	4b13      	ldr	r3, [pc, #76]	; (4017ec <pmc_switch_mainck_to_xtal+0x60>)
  4017a0:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4017a2:	4a13      	ldr	r2, [pc, #76]	; (4017f0 <pmc_switch_mainck_to_xtal+0x64>)
  4017a4:	401a      	ands	r2, r3
  4017a6:	4b13      	ldr	r3, [pc, #76]	; (4017f4 <pmc_switch_mainck_to_xtal+0x68>)
  4017a8:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4017aa:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  4017ac:	e018      	b.n	4017e0 <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4017ae:	490f      	ldr	r1, [pc, #60]	; (4017ec <pmc_switch_mainck_to_xtal+0x60>)
  4017b0:	4b0e      	ldr	r3, [pc, #56]	; (4017ec <pmc_switch_mainck_to_xtal+0x60>)
  4017b2:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4017b4:	4b10      	ldr	r3, [pc, #64]	; (4017f8 <pmc_switch_mainck_to_xtal+0x6c>)
  4017b6:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4017b8:	683a      	ldr	r2, [r7, #0]
  4017ba:	0212      	lsls	r2, r2, #8
  4017bc:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4017be:	431a      	orrs	r2, r3
  4017c0:	4b0e      	ldr	r3, [pc, #56]	; (4017fc <pmc_switch_mainck_to_xtal+0x70>)
  4017c2:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4017c4:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4017c6:	bf00      	nop
  4017c8:	4b08      	ldr	r3, [pc, #32]	; (4017ec <pmc_switch_mainck_to_xtal+0x60>)
  4017ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4017cc:	f003 0301 	and.w	r3, r3, #1
  4017d0:	2b00      	cmp	r3, #0
  4017d2:	d0f9      	beq.n	4017c8 <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4017d4:	4905      	ldr	r1, [pc, #20]	; (4017ec <pmc_switch_mainck_to_xtal+0x60>)
  4017d6:	4b05      	ldr	r3, [pc, #20]	; (4017ec <pmc_switch_mainck_to_xtal+0x60>)
  4017d8:	6a1a      	ldr	r2, [r3, #32]
  4017da:	4b09      	ldr	r3, [pc, #36]	; (401800 <pmc_switch_mainck_to_xtal+0x74>)
  4017dc:	4313      	orrs	r3, r2
  4017de:	620b      	str	r3, [r1, #32]
}
  4017e0:	bf00      	nop
  4017e2:	370c      	adds	r7, #12
  4017e4:	46bd      	mov	sp, r7
  4017e6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017ea:	4770      	bx	lr
  4017ec:	400e0600 	.word	0x400e0600
  4017f0:	fec8fffc 	.word	0xfec8fffc
  4017f4:	01370002 	.word	0x01370002
  4017f8:	ffc8fffc 	.word	0xffc8fffc
  4017fc:	00370001 	.word	0x00370001
  401800:	01370000 	.word	0x01370000

00401804 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  401804:	b480      	push	{r7}
  401806:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401808:	4b04      	ldr	r3, [pc, #16]	; (40181c <pmc_osc_is_ready_mainck+0x18>)
  40180a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40180c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  401810:	4618      	mov	r0, r3
  401812:	46bd      	mov	sp, r7
  401814:	f85d 7b04 	ldr.w	r7, [sp], #4
  401818:	4770      	bx	lr
  40181a:	bf00      	nop
  40181c:	400e0600 	.word	0x400e0600

00401820 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  401820:	b480      	push	{r7}
  401822:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401824:	4b04      	ldr	r3, [pc, #16]	; (401838 <pmc_disable_pllack+0x18>)
  401826:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40182a:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  40182c:	bf00      	nop
  40182e:	46bd      	mov	sp, r7
  401830:	f85d 7b04 	ldr.w	r7, [sp], #4
  401834:	4770      	bx	lr
  401836:	bf00      	nop
  401838:	400e0600 	.word	0x400e0600

0040183c <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  40183c:	b480      	push	{r7}
  40183e:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401840:	4b04      	ldr	r3, [pc, #16]	; (401854 <pmc_is_locked_pllack+0x18>)
  401842:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401844:	f003 0302 	and.w	r3, r3, #2
}
  401848:	4618      	mov	r0, r3
  40184a:	46bd      	mov	sp, r7
  40184c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401850:	4770      	bx	lr
  401852:	bf00      	nop
  401854:	400e0600 	.word	0x400e0600

00401858 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  401858:	b480      	push	{r7}
  40185a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  40185c:	4b04      	ldr	r3, [pc, #16]	; (401870 <pmc_is_locked_upll+0x18>)
  40185e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401860:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  401864:	4618      	mov	r0, r3
  401866:	46bd      	mov	sp, r7
  401868:	f85d 7b04 	ldr.w	r7, [sp], #4
  40186c:	4770      	bx	lr
  40186e:	bf00      	nop
  401870:	400e0600 	.word	0x400e0600

00401874 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  401874:	b480      	push	{r7}
  401876:	b083      	sub	sp, #12
  401878:	af00      	add	r7, sp, #0
  40187a:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  40187c:	687b      	ldr	r3, [r7, #4]
  40187e:	2b3f      	cmp	r3, #63	; 0x3f
  401880:	d901      	bls.n	401886 <pmc_enable_periph_clk+0x12>
		return 1;
  401882:	2301      	movs	r3, #1
  401884:	e02f      	b.n	4018e6 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  401886:	687b      	ldr	r3, [r7, #4]
  401888:	2b1f      	cmp	r3, #31
  40188a:	d813      	bhi.n	4018b4 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  40188c:	4b19      	ldr	r3, [pc, #100]	; (4018f4 <pmc_enable_periph_clk+0x80>)
  40188e:	699a      	ldr	r2, [r3, #24]
  401890:	2101      	movs	r1, #1
  401892:	687b      	ldr	r3, [r7, #4]
  401894:	fa01 f303 	lsl.w	r3, r1, r3
  401898:	401a      	ands	r2, r3
  40189a:	2101      	movs	r1, #1
  40189c:	687b      	ldr	r3, [r7, #4]
  40189e:	fa01 f303 	lsl.w	r3, r1, r3
  4018a2:	429a      	cmp	r2, r3
  4018a4:	d01e      	beq.n	4018e4 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  4018a6:	4a13      	ldr	r2, [pc, #76]	; (4018f4 <pmc_enable_periph_clk+0x80>)
  4018a8:	2101      	movs	r1, #1
  4018aa:	687b      	ldr	r3, [r7, #4]
  4018ac:	fa01 f303 	lsl.w	r3, r1, r3
  4018b0:	6113      	str	r3, [r2, #16]
  4018b2:	e017      	b.n	4018e4 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  4018b4:	687b      	ldr	r3, [r7, #4]
  4018b6:	3b20      	subs	r3, #32
  4018b8:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4018ba:	4b0e      	ldr	r3, [pc, #56]	; (4018f4 <pmc_enable_periph_clk+0x80>)
  4018bc:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4018c0:	2101      	movs	r1, #1
  4018c2:	687b      	ldr	r3, [r7, #4]
  4018c4:	fa01 f303 	lsl.w	r3, r1, r3
  4018c8:	401a      	ands	r2, r3
  4018ca:	2101      	movs	r1, #1
  4018cc:	687b      	ldr	r3, [r7, #4]
  4018ce:	fa01 f303 	lsl.w	r3, r1, r3
  4018d2:	429a      	cmp	r2, r3
  4018d4:	d006      	beq.n	4018e4 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  4018d6:	4a07      	ldr	r2, [pc, #28]	; (4018f4 <pmc_enable_periph_clk+0x80>)
  4018d8:	2101      	movs	r1, #1
  4018da:	687b      	ldr	r3, [r7, #4]
  4018dc:	fa01 f303 	lsl.w	r3, r1, r3
  4018e0:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  4018e4:	2300      	movs	r3, #0
}
  4018e6:	4618      	mov	r0, r3
  4018e8:	370c      	adds	r7, #12
  4018ea:	46bd      	mov	sp, r7
  4018ec:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018f0:	4770      	bx	lr
  4018f2:	bf00      	nop
  4018f4:	400e0600 	.word	0x400e0600

004018f8 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  4018f8:	b480      	push	{r7}
  4018fa:	b083      	sub	sp, #12
  4018fc:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4018fe:	f3ef 8310 	mrs	r3, PRIMASK
  401902:	607b      	str	r3, [r7, #4]
  return(result);
  401904:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401906:	2b00      	cmp	r3, #0
  401908:	bf0c      	ite	eq
  40190a:	2301      	moveq	r3, #1
  40190c:	2300      	movne	r3, #0
  40190e:	b2db      	uxtb	r3, r3
  401910:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  401912:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  401914:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401918:	4b04      	ldr	r3, [pc, #16]	; (40192c <cpu_irq_save+0x34>)
  40191a:	2200      	movs	r2, #0
  40191c:	701a      	strb	r2, [r3, #0]
	return flags;
  40191e:	683b      	ldr	r3, [r7, #0]
}
  401920:	4618      	mov	r0, r3
  401922:	370c      	adds	r7, #12
  401924:	46bd      	mov	sp, r7
  401926:	f85d 7b04 	ldr.w	r7, [sp], #4
  40192a:	4770      	bx	lr
  40192c:	20400000 	.word	0x20400000

00401930 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  401930:	b480      	push	{r7}
  401932:	b083      	sub	sp, #12
  401934:	af00      	add	r7, sp, #0
  401936:	6078      	str	r0, [r7, #4]
	return (flags);
  401938:	687b      	ldr	r3, [r7, #4]
  40193a:	2b00      	cmp	r3, #0
  40193c:	bf14      	ite	ne
  40193e:	2301      	movne	r3, #1
  401940:	2300      	moveq	r3, #0
  401942:	b2db      	uxtb	r3, r3
}
  401944:	4618      	mov	r0, r3
  401946:	370c      	adds	r7, #12
  401948:	46bd      	mov	sp, r7
  40194a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40194e:	4770      	bx	lr

00401950 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  401950:	b580      	push	{r7, lr}
  401952:	b082      	sub	sp, #8
  401954:	af00      	add	r7, sp, #0
  401956:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  401958:	6878      	ldr	r0, [r7, #4]
  40195a:	4b07      	ldr	r3, [pc, #28]	; (401978 <cpu_irq_restore+0x28>)
  40195c:	4798      	blx	r3
  40195e:	4603      	mov	r3, r0
  401960:	2b00      	cmp	r3, #0
  401962:	d005      	beq.n	401970 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  401964:	4b05      	ldr	r3, [pc, #20]	; (40197c <cpu_irq_restore+0x2c>)
  401966:	2201      	movs	r2, #1
  401968:	701a      	strb	r2, [r3, #0]
  40196a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40196e:	b662      	cpsie	i
}
  401970:	bf00      	nop
  401972:	3708      	adds	r7, #8
  401974:	46bd      	mov	sp, r7
  401976:	bd80      	pop	{r7, pc}
  401978:	00401931 	.word	0x00401931
  40197c:	20400000 	.word	0x20400000

00401980 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401980:	b580      	push	{r7, lr}
  401982:	b084      	sub	sp, #16
  401984:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  401986:	4b1e      	ldr	r3, [pc, #120]	; (401a00 <Reset_Handler+0x80>)
  401988:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  40198a:	4b1e      	ldr	r3, [pc, #120]	; (401a04 <Reset_Handler+0x84>)
  40198c:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  40198e:	68fa      	ldr	r2, [r7, #12]
  401990:	68bb      	ldr	r3, [r7, #8]
  401992:	429a      	cmp	r2, r3
  401994:	d00c      	beq.n	4019b0 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  401996:	e007      	b.n	4019a8 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  401998:	68bb      	ldr	r3, [r7, #8]
  40199a:	1d1a      	adds	r2, r3, #4
  40199c:	60ba      	str	r2, [r7, #8]
  40199e:	68fa      	ldr	r2, [r7, #12]
  4019a0:	1d11      	adds	r1, r2, #4
  4019a2:	60f9      	str	r1, [r7, #12]
  4019a4:	6812      	ldr	r2, [r2, #0]
  4019a6:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  4019a8:	68bb      	ldr	r3, [r7, #8]
  4019aa:	4a17      	ldr	r2, [pc, #92]	; (401a08 <Reset_Handler+0x88>)
  4019ac:	4293      	cmp	r3, r2
  4019ae:	d3f3      	bcc.n	401998 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4019b0:	4b16      	ldr	r3, [pc, #88]	; (401a0c <Reset_Handler+0x8c>)
  4019b2:	60bb      	str	r3, [r7, #8]
  4019b4:	e004      	b.n	4019c0 <Reset_Handler+0x40>
                *pDest++ = 0;
  4019b6:	68bb      	ldr	r3, [r7, #8]
  4019b8:	1d1a      	adds	r2, r3, #4
  4019ba:	60ba      	str	r2, [r7, #8]
  4019bc:	2200      	movs	r2, #0
  4019be:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  4019c0:	68bb      	ldr	r3, [r7, #8]
  4019c2:	4a13      	ldr	r2, [pc, #76]	; (401a10 <Reset_Handler+0x90>)
  4019c4:	4293      	cmp	r3, r2
  4019c6:	d3f6      	bcc.n	4019b6 <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  4019c8:	4b12      	ldr	r3, [pc, #72]	; (401a14 <Reset_Handler+0x94>)
  4019ca:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4019cc:	4a12      	ldr	r2, [pc, #72]	; (401a18 <Reset_Handler+0x98>)
  4019ce:	68fb      	ldr	r3, [r7, #12]
  4019d0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4019d4:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  4019d6:	4b11      	ldr	r3, [pc, #68]	; (401a1c <Reset_Handler+0x9c>)
  4019d8:	4798      	blx	r3
  4019da:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  4019dc:	4a10      	ldr	r2, [pc, #64]	; (401a20 <Reset_Handler+0xa0>)
  4019de:	4b10      	ldr	r3, [pc, #64]	; (401a20 <Reset_Handler+0xa0>)
  4019e0:	681b      	ldr	r3, [r3, #0]
  4019e2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4019e6:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4019e8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4019ec:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  4019f0:	6878      	ldr	r0, [r7, #4]
  4019f2:	4b0c      	ldr	r3, [pc, #48]	; (401a24 <Reset_Handler+0xa4>)
  4019f4:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  4019f6:	4b0c      	ldr	r3, [pc, #48]	; (401a28 <Reset_Handler+0xa8>)
  4019f8:	4798      	blx	r3

        /* Branch to main function */
        main();
  4019fa:	4b0c      	ldr	r3, [pc, #48]	; (401a2c <Reset_Handler+0xac>)
  4019fc:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  4019fe:	e7fe      	b.n	4019fe <Reset_Handler+0x7e>
  401a00:	004073a4 	.word	0x004073a4
  401a04:	20400000 	.word	0x20400000
  401a08:	204009b8 	.word	0x204009b8
  401a0c:	204009b8 	.word	0x204009b8
  401a10:	20400b3c 	.word	0x20400b3c
  401a14:	00400000 	.word	0x00400000
  401a18:	e000ed00 	.word	0xe000ed00
  401a1c:	004018f9 	.word	0x004018f9
  401a20:	e000ed88 	.word	0xe000ed88
  401a24:	00401951 	.word	0x00401951
  401a28:	004026d1 	.word	0x004026d1
  401a2c:	004025ad 	.word	0x004025ad

00401a30 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401a30:	b480      	push	{r7}
  401a32:	af00      	add	r7, sp, #0
        while (1) {
  401a34:	e7fe      	b.n	401a34 <Dummy_Handler+0x4>
	...

00401a38 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  401a38:	b480      	push	{r7}
  401a3a:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401a3c:	4b52      	ldr	r3, [pc, #328]	; (401b88 <SystemCoreClockUpdate+0x150>)
  401a3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401a40:	f003 0303 	and.w	r3, r3, #3
  401a44:	2b01      	cmp	r3, #1
  401a46:	d014      	beq.n	401a72 <SystemCoreClockUpdate+0x3a>
  401a48:	2b01      	cmp	r3, #1
  401a4a:	d302      	bcc.n	401a52 <SystemCoreClockUpdate+0x1a>
  401a4c:	2b02      	cmp	r3, #2
  401a4e:	d038      	beq.n	401ac2 <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  401a50:	e07a      	b.n	401b48 <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401a52:	4b4e      	ldr	r3, [pc, #312]	; (401b8c <SystemCoreClockUpdate+0x154>)
  401a54:	695b      	ldr	r3, [r3, #20]
  401a56:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401a5a:	2b00      	cmp	r3, #0
  401a5c:	d004      	beq.n	401a68 <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401a5e:	4b4c      	ldr	r3, [pc, #304]	; (401b90 <SystemCoreClockUpdate+0x158>)
  401a60:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401a64:	601a      	str	r2, [r3, #0]
    break;
  401a66:	e06f      	b.n	401b48 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401a68:	4b49      	ldr	r3, [pc, #292]	; (401b90 <SystemCoreClockUpdate+0x158>)
  401a6a:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  401a6e:	601a      	str	r2, [r3, #0]
    break;
  401a70:	e06a      	b.n	401b48 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401a72:	4b45      	ldr	r3, [pc, #276]	; (401b88 <SystemCoreClockUpdate+0x150>)
  401a74:	6a1b      	ldr	r3, [r3, #32]
  401a76:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401a7a:	2b00      	cmp	r3, #0
  401a7c:	d003      	beq.n	401a86 <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401a7e:	4b44      	ldr	r3, [pc, #272]	; (401b90 <SystemCoreClockUpdate+0x158>)
  401a80:	4a44      	ldr	r2, [pc, #272]	; (401b94 <SystemCoreClockUpdate+0x15c>)
  401a82:	601a      	str	r2, [r3, #0]
    break;
  401a84:	e060      	b.n	401b48 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401a86:	4b42      	ldr	r3, [pc, #264]	; (401b90 <SystemCoreClockUpdate+0x158>)
  401a88:	4a43      	ldr	r2, [pc, #268]	; (401b98 <SystemCoreClockUpdate+0x160>)
  401a8a:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401a8c:	4b3e      	ldr	r3, [pc, #248]	; (401b88 <SystemCoreClockUpdate+0x150>)
  401a8e:	6a1b      	ldr	r3, [r3, #32]
  401a90:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401a94:	2b10      	cmp	r3, #16
  401a96:	d004      	beq.n	401aa2 <SystemCoreClockUpdate+0x6a>
  401a98:	2b20      	cmp	r3, #32
  401a9a:	d008      	beq.n	401aae <SystemCoreClockUpdate+0x76>
  401a9c:	2b00      	cmp	r3, #0
  401a9e:	d00e      	beq.n	401abe <SystemCoreClockUpdate+0x86>
          break;
  401aa0:	e00e      	b.n	401ac0 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  401aa2:	4b3b      	ldr	r3, [pc, #236]	; (401b90 <SystemCoreClockUpdate+0x158>)
  401aa4:	681b      	ldr	r3, [r3, #0]
  401aa6:	005b      	lsls	r3, r3, #1
  401aa8:	4a39      	ldr	r2, [pc, #228]	; (401b90 <SystemCoreClockUpdate+0x158>)
  401aaa:	6013      	str	r3, [r2, #0]
          break;
  401aac:	e008      	b.n	401ac0 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  401aae:	4b38      	ldr	r3, [pc, #224]	; (401b90 <SystemCoreClockUpdate+0x158>)
  401ab0:	681a      	ldr	r2, [r3, #0]
  401ab2:	4613      	mov	r3, r2
  401ab4:	005b      	lsls	r3, r3, #1
  401ab6:	4413      	add	r3, r2
  401ab8:	4a35      	ldr	r2, [pc, #212]	; (401b90 <SystemCoreClockUpdate+0x158>)
  401aba:	6013      	str	r3, [r2, #0]
          break;
  401abc:	e000      	b.n	401ac0 <SystemCoreClockUpdate+0x88>
          break;
  401abe:	bf00      	nop
    break;
  401ac0:	e042      	b.n	401b48 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401ac2:	4b31      	ldr	r3, [pc, #196]	; (401b88 <SystemCoreClockUpdate+0x150>)
  401ac4:	6a1b      	ldr	r3, [r3, #32]
  401ac6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401aca:	2b00      	cmp	r3, #0
  401acc:	d003      	beq.n	401ad6 <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401ace:	4b30      	ldr	r3, [pc, #192]	; (401b90 <SystemCoreClockUpdate+0x158>)
  401ad0:	4a30      	ldr	r2, [pc, #192]	; (401b94 <SystemCoreClockUpdate+0x15c>)
  401ad2:	601a      	str	r2, [r3, #0]
  401ad4:	e01c      	b.n	401b10 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401ad6:	4b2e      	ldr	r3, [pc, #184]	; (401b90 <SystemCoreClockUpdate+0x158>)
  401ad8:	4a2f      	ldr	r2, [pc, #188]	; (401b98 <SystemCoreClockUpdate+0x160>)
  401ada:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401adc:	4b2a      	ldr	r3, [pc, #168]	; (401b88 <SystemCoreClockUpdate+0x150>)
  401ade:	6a1b      	ldr	r3, [r3, #32]
  401ae0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401ae4:	2b10      	cmp	r3, #16
  401ae6:	d004      	beq.n	401af2 <SystemCoreClockUpdate+0xba>
  401ae8:	2b20      	cmp	r3, #32
  401aea:	d008      	beq.n	401afe <SystemCoreClockUpdate+0xc6>
  401aec:	2b00      	cmp	r3, #0
  401aee:	d00e      	beq.n	401b0e <SystemCoreClockUpdate+0xd6>
          break;
  401af0:	e00e      	b.n	401b10 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  401af2:	4b27      	ldr	r3, [pc, #156]	; (401b90 <SystemCoreClockUpdate+0x158>)
  401af4:	681b      	ldr	r3, [r3, #0]
  401af6:	005b      	lsls	r3, r3, #1
  401af8:	4a25      	ldr	r2, [pc, #148]	; (401b90 <SystemCoreClockUpdate+0x158>)
  401afa:	6013      	str	r3, [r2, #0]
          break;
  401afc:	e008      	b.n	401b10 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  401afe:	4b24      	ldr	r3, [pc, #144]	; (401b90 <SystemCoreClockUpdate+0x158>)
  401b00:	681a      	ldr	r2, [r3, #0]
  401b02:	4613      	mov	r3, r2
  401b04:	005b      	lsls	r3, r3, #1
  401b06:	4413      	add	r3, r2
  401b08:	4a21      	ldr	r2, [pc, #132]	; (401b90 <SystemCoreClockUpdate+0x158>)
  401b0a:	6013      	str	r3, [r2, #0]
          break;
  401b0c:	e000      	b.n	401b10 <SystemCoreClockUpdate+0xd8>
          break;
  401b0e:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401b10:	4b1d      	ldr	r3, [pc, #116]	; (401b88 <SystemCoreClockUpdate+0x150>)
  401b12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401b14:	f003 0303 	and.w	r3, r3, #3
  401b18:	2b02      	cmp	r3, #2
  401b1a:	d114      	bne.n	401b46 <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401b1c:	4b1a      	ldr	r3, [pc, #104]	; (401b88 <SystemCoreClockUpdate+0x150>)
  401b1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401b20:	0c1b      	lsrs	r3, r3, #16
  401b22:	f3c3 030a 	ubfx	r3, r3, #0, #11
  401b26:	3301      	adds	r3, #1
  401b28:	4a19      	ldr	r2, [pc, #100]	; (401b90 <SystemCoreClockUpdate+0x158>)
  401b2a:	6812      	ldr	r2, [r2, #0]
  401b2c:	fb02 f303 	mul.w	r3, r2, r3
  401b30:	4a17      	ldr	r2, [pc, #92]	; (401b90 <SystemCoreClockUpdate+0x158>)
  401b32:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401b34:	4b14      	ldr	r3, [pc, #80]	; (401b88 <SystemCoreClockUpdate+0x150>)
  401b36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401b38:	b2db      	uxtb	r3, r3
  401b3a:	4a15      	ldr	r2, [pc, #84]	; (401b90 <SystemCoreClockUpdate+0x158>)
  401b3c:	6812      	ldr	r2, [r2, #0]
  401b3e:	fbb2 f3f3 	udiv	r3, r2, r3
  401b42:	4a13      	ldr	r2, [pc, #76]	; (401b90 <SystemCoreClockUpdate+0x158>)
  401b44:	6013      	str	r3, [r2, #0]
    break;
  401b46:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401b48:	4b0f      	ldr	r3, [pc, #60]	; (401b88 <SystemCoreClockUpdate+0x150>)
  401b4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401b4c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401b50:	2b70      	cmp	r3, #112	; 0x70
  401b52:	d108      	bne.n	401b66 <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  401b54:	4b0e      	ldr	r3, [pc, #56]	; (401b90 <SystemCoreClockUpdate+0x158>)
  401b56:	681b      	ldr	r3, [r3, #0]
  401b58:	4a10      	ldr	r2, [pc, #64]	; (401b9c <SystemCoreClockUpdate+0x164>)
  401b5a:	fba2 2303 	umull	r2, r3, r2, r3
  401b5e:	085b      	lsrs	r3, r3, #1
  401b60:	4a0b      	ldr	r2, [pc, #44]	; (401b90 <SystemCoreClockUpdate+0x158>)
  401b62:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  401b64:	e00a      	b.n	401b7c <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401b66:	4b08      	ldr	r3, [pc, #32]	; (401b88 <SystemCoreClockUpdate+0x150>)
  401b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401b6a:	091b      	lsrs	r3, r3, #4
  401b6c:	f003 0307 	and.w	r3, r3, #7
  401b70:	4a07      	ldr	r2, [pc, #28]	; (401b90 <SystemCoreClockUpdate+0x158>)
  401b72:	6812      	ldr	r2, [r2, #0]
  401b74:	fa22 f303 	lsr.w	r3, r2, r3
  401b78:	4a05      	ldr	r2, [pc, #20]	; (401b90 <SystemCoreClockUpdate+0x158>)
  401b7a:	6013      	str	r3, [r2, #0]
}
  401b7c:	bf00      	nop
  401b7e:	46bd      	mov	sp, r7
  401b80:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b84:	4770      	bx	lr
  401b86:	bf00      	nop
  401b88:	400e0600 	.word	0x400e0600
  401b8c:	400e1810 	.word	0x400e1810
  401b90:	20400004 	.word	0x20400004
  401b94:	00b71b00 	.word	0x00b71b00
  401b98:	003d0900 	.word	0x003d0900
  401b9c:	aaaaaaab 	.word	0xaaaaaaab

00401ba0 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  401ba0:	b480      	push	{r7}
  401ba2:	b083      	sub	sp, #12
  401ba4:	af00      	add	r7, sp, #0
  401ba6:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401ba8:	687b      	ldr	r3, [r7, #4]
  401baa:	4a1d      	ldr	r2, [pc, #116]	; (401c20 <system_init_flash+0x80>)
  401bac:	4293      	cmp	r3, r2
  401bae:	d804      	bhi.n	401bba <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401bb0:	4b1c      	ldr	r3, [pc, #112]	; (401c24 <system_init_flash+0x84>)
  401bb2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401bb6:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401bb8:	e02b      	b.n	401c12 <system_init_flash+0x72>
    if (ul_clk < CHIP_FREQ_FWS_1)
  401bba:	687b      	ldr	r3, [r7, #4]
  401bbc:	4a1a      	ldr	r2, [pc, #104]	; (401c28 <system_init_flash+0x88>)
  401bbe:	4293      	cmp	r3, r2
  401bc0:	d803      	bhi.n	401bca <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401bc2:	4b18      	ldr	r3, [pc, #96]	; (401c24 <system_init_flash+0x84>)
  401bc4:	4a19      	ldr	r2, [pc, #100]	; (401c2c <system_init_flash+0x8c>)
  401bc6:	601a      	str	r2, [r3, #0]
}
  401bc8:	e023      	b.n	401c12 <system_init_flash+0x72>
      if (ul_clk < CHIP_FREQ_FWS_2)
  401bca:	687b      	ldr	r3, [r7, #4]
  401bcc:	4a18      	ldr	r2, [pc, #96]	; (401c30 <system_init_flash+0x90>)
  401bce:	4293      	cmp	r3, r2
  401bd0:	d803      	bhi.n	401bda <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401bd2:	4b14      	ldr	r3, [pc, #80]	; (401c24 <system_init_flash+0x84>)
  401bd4:	4a17      	ldr	r2, [pc, #92]	; (401c34 <system_init_flash+0x94>)
  401bd6:	601a      	str	r2, [r3, #0]
}
  401bd8:	e01b      	b.n	401c12 <system_init_flash+0x72>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401bda:	687b      	ldr	r3, [r7, #4]
  401bdc:	4a16      	ldr	r2, [pc, #88]	; (401c38 <system_init_flash+0x98>)
  401bde:	4293      	cmp	r3, r2
  401be0:	d803      	bhi.n	401bea <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401be2:	4b10      	ldr	r3, [pc, #64]	; (401c24 <system_init_flash+0x84>)
  401be4:	4a15      	ldr	r2, [pc, #84]	; (401c3c <system_init_flash+0x9c>)
  401be6:	601a      	str	r2, [r3, #0]
}
  401be8:	e013      	b.n	401c12 <system_init_flash+0x72>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401bea:	687b      	ldr	r3, [r7, #4]
  401bec:	4a14      	ldr	r2, [pc, #80]	; (401c40 <system_init_flash+0xa0>)
  401bee:	4293      	cmp	r3, r2
  401bf0:	d804      	bhi.n	401bfc <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401bf2:	4b0c      	ldr	r3, [pc, #48]	; (401c24 <system_init_flash+0x84>)
  401bf4:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401bf8:	601a      	str	r2, [r3, #0]
}
  401bfa:	e00a      	b.n	401c12 <system_init_flash+0x72>
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  401bfc:	687b      	ldr	r3, [r7, #4]
  401bfe:	4a11      	ldr	r2, [pc, #68]	; (401c44 <system_init_flash+0xa4>)
  401c00:	4293      	cmp	r3, r2
  401c02:	d803      	bhi.n	401c0c <system_init_flash+0x6c>
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401c04:	4b07      	ldr	r3, [pc, #28]	; (401c24 <system_init_flash+0x84>)
  401c06:	4a10      	ldr	r2, [pc, #64]	; (401c48 <system_init_flash+0xa8>)
  401c08:	601a      	str	r2, [r3, #0]
}
  401c0a:	e002      	b.n	401c12 <system_init_flash+0x72>
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  401c0c:	4b05      	ldr	r3, [pc, #20]	; (401c24 <system_init_flash+0x84>)
  401c0e:	4a0f      	ldr	r2, [pc, #60]	; (401c4c <system_init_flash+0xac>)
  401c10:	601a      	str	r2, [r3, #0]
}
  401c12:	bf00      	nop
  401c14:	370c      	adds	r7, #12
  401c16:	46bd      	mov	sp, r7
  401c18:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c1c:	4770      	bx	lr
  401c1e:	bf00      	nop
  401c20:	015ef3bf 	.word	0x015ef3bf
  401c24:	400e0c00 	.word	0x400e0c00
  401c28:	02bde77f 	.word	0x02bde77f
  401c2c:	04000100 	.word	0x04000100
  401c30:	041cdb3f 	.word	0x041cdb3f
  401c34:	04000200 	.word	0x04000200
  401c38:	057bceff 	.word	0x057bceff
  401c3c:	04000300 	.word	0x04000300
  401c40:	06dac2bf 	.word	0x06dac2bf
  401c44:	0839b67f 	.word	0x0839b67f
  401c48:	04000500 	.word	0x04000500
  401c4c:	04000600 	.word	0x04000600

00401c50 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  401c50:	b480      	push	{r7}
  401c52:	b085      	sub	sp, #20
  401c54:	af00      	add	r7, sp, #0
  401c56:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  401c58:	4b10      	ldr	r3, [pc, #64]	; (401c9c <_sbrk+0x4c>)
  401c5a:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  401c5c:	4b10      	ldr	r3, [pc, #64]	; (401ca0 <_sbrk+0x50>)
  401c5e:	681b      	ldr	r3, [r3, #0]
  401c60:	2b00      	cmp	r3, #0
  401c62:	d102      	bne.n	401c6a <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  401c64:	4b0e      	ldr	r3, [pc, #56]	; (401ca0 <_sbrk+0x50>)
  401c66:	4a0f      	ldr	r2, [pc, #60]	; (401ca4 <_sbrk+0x54>)
  401c68:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  401c6a:	4b0d      	ldr	r3, [pc, #52]	; (401ca0 <_sbrk+0x50>)
  401c6c:	681b      	ldr	r3, [r3, #0]
  401c6e:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  401c70:	68ba      	ldr	r2, [r7, #8]
  401c72:	687b      	ldr	r3, [r7, #4]
  401c74:	441a      	add	r2, r3
  401c76:	68fb      	ldr	r3, [r7, #12]
  401c78:	429a      	cmp	r2, r3
  401c7a:	dd02      	ble.n	401c82 <_sbrk+0x32>
		return (caddr_t) -1;	
  401c7c:	f04f 33ff 	mov.w	r3, #4294967295
  401c80:	e006      	b.n	401c90 <_sbrk+0x40>
	}

	heap += incr;
  401c82:	4b07      	ldr	r3, [pc, #28]	; (401ca0 <_sbrk+0x50>)
  401c84:	681a      	ldr	r2, [r3, #0]
  401c86:	687b      	ldr	r3, [r7, #4]
  401c88:	4413      	add	r3, r2
  401c8a:	4a05      	ldr	r2, [pc, #20]	; (401ca0 <_sbrk+0x50>)
  401c8c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  401c8e:	68bb      	ldr	r3, [r7, #8]
}
  401c90:	4618      	mov	r0, r3
  401c92:	3714      	adds	r7, #20
  401c94:	46bd      	mov	sp, r7
  401c96:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c9a:	4770      	bx	lr
  401c9c:	2045fffc 	.word	0x2045fffc
  401ca0:	20400a4c 	.word	0x20400a4c
  401ca4:	20402d40 	.word	0x20402d40

00401ca8 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  401ca8:	b480      	push	{r7}
  401caa:	b083      	sub	sp, #12
  401cac:	af00      	add	r7, sp, #0
  401cae:	4603      	mov	r3, r0
  401cb0:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401cb2:	4909      	ldr	r1, [pc, #36]	; (401cd8 <NVIC_EnableIRQ+0x30>)
  401cb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401cb8:	095b      	lsrs	r3, r3, #5
  401cba:	79fa      	ldrb	r2, [r7, #7]
  401cbc:	f002 021f 	and.w	r2, r2, #31
  401cc0:	2001      	movs	r0, #1
  401cc2:	fa00 f202 	lsl.w	r2, r0, r2
  401cc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401cca:	bf00      	nop
  401ccc:	370c      	adds	r7, #12
  401cce:	46bd      	mov	sp, r7
  401cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
  401cd4:	4770      	bx	lr
  401cd6:	bf00      	nop
  401cd8:	e000e100 	.word	0xe000e100

00401cdc <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  401cdc:	b480      	push	{r7}
  401cde:	b083      	sub	sp, #12
  401ce0:	af00      	add	r7, sp, #0
  401ce2:	4603      	mov	r3, r0
  401ce4:	6039      	str	r1, [r7, #0]
  401ce6:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  401ce8:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401cec:	2b00      	cmp	r3, #0
  401cee:	da0b      	bge.n	401d08 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401cf0:	490d      	ldr	r1, [pc, #52]	; (401d28 <NVIC_SetPriority+0x4c>)
  401cf2:	79fb      	ldrb	r3, [r7, #7]
  401cf4:	f003 030f 	and.w	r3, r3, #15
  401cf8:	3b04      	subs	r3, #4
  401cfa:	683a      	ldr	r2, [r7, #0]
  401cfc:	b2d2      	uxtb	r2, r2
  401cfe:	0152      	lsls	r2, r2, #5
  401d00:	b2d2      	uxtb	r2, r2
  401d02:	440b      	add	r3, r1
  401d04:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
}
  401d06:	e009      	b.n	401d1c <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401d08:	4908      	ldr	r1, [pc, #32]	; (401d2c <NVIC_SetPriority+0x50>)
  401d0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401d0e:	683a      	ldr	r2, [r7, #0]
  401d10:	b2d2      	uxtb	r2, r2
  401d12:	0152      	lsls	r2, r2, #5
  401d14:	b2d2      	uxtb	r2, r2
  401d16:	440b      	add	r3, r1
  401d18:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  401d1c:	bf00      	nop
  401d1e:	370c      	adds	r7, #12
  401d20:	46bd      	mov	sp, r7
  401d22:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d26:	4770      	bx	lr
  401d28:	e000ed00 	.word	0xe000ed00
  401d2c:	e000e100 	.word	0xe000e100

00401d30 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  401d30:	b580      	push	{r7, lr}
  401d32:	b082      	sub	sp, #8
  401d34:	af00      	add	r7, sp, #0
  401d36:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
  401d38:	687b      	ldr	r3, [r7, #4]
  401d3a:	3b01      	subs	r3, #1
  401d3c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
  401d40:	d301      	bcc.n	401d46 <SysTick_Config+0x16>
  401d42:	2301      	movs	r3, #1
  401d44:	e00f      	b.n	401d66 <SysTick_Config+0x36>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  401d46:	4a0a      	ldr	r2, [pc, #40]	; (401d70 <SysTick_Config+0x40>)
  401d48:	687b      	ldr	r3, [r7, #4]
  401d4a:	3b01      	subs	r3, #1
  401d4c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  401d4e:	2107      	movs	r1, #7
  401d50:	f04f 30ff 	mov.w	r0, #4294967295
  401d54:	4b07      	ldr	r3, [pc, #28]	; (401d74 <SysTick_Config+0x44>)
  401d56:	4798      	blx	r3
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  401d58:	4b05      	ldr	r3, [pc, #20]	; (401d70 <SysTick_Config+0x40>)
  401d5a:	2200      	movs	r2, #0
  401d5c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  401d5e:	4b04      	ldr	r3, [pc, #16]	; (401d70 <SysTick_Config+0x40>)
  401d60:	2207      	movs	r2, #7
  401d62:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
  401d64:	2300      	movs	r3, #0
}
  401d66:	4618      	mov	r0, r3
  401d68:	3708      	adds	r7, #8
  401d6a:	46bd      	mov	sp, r7
  401d6c:	bd80      	pop	{r7, pc}
  401d6e:	bf00      	nop
  401d70:	e000e010 	.word	0xe000e010
  401d74:	00401cdd 	.word	0x00401cdd

00401d78 <osc_get_rate>:
{
  401d78:	b480      	push	{r7}
  401d7a:	b083      	sub	sp, #12
  401d7c:	af00      	add	r7, sp, #0
  401d7e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401d80:	687b      	ldr	r3, [r7, #4]
  401d82:	2b07      	cmp	r3, #7
  401d84:	d825      	bhi.n	401dd2 <osc_get_rate+0x5a>
  401d86:	a201      	add	r2, pc, #4	; (adr r2, 401d8c <osc_get_rate+0x14>)
  401d88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401d8c:	00401dad 	.word	0x00401dad
  401d90:	00401db3 	.word	0x00401db3
  401d94:	00401db9 	.word	0x00401db9
  401d98:	00401dbf 	.word	0x00401dbf
  401d9c:	00401dc3 	.word	0x00401dc3
  401da0:	00401dc7 	.word	0x00401dc7
  401da4:	00401dcb 	.word	0x00401dcb
  401da8:	00401dcf 	.word	0x00401dcf
		return OSC_SLCK_32K_RC_HZ;
  401dac:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401db0:	e010      	b.n	401dd4 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401db2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401db6:	e00d      	b.n	401dd4 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  401db8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401dbc:	e00a      	b.n	401dd4 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  401dbe:	4b08      	ldr	r3, [pc, #32]	; (401de0 <osc_get_rate+0x68>)
  401dc0:	e008      	b.n	401dd4 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401dc2:	4b08      	ldr	r3, [pc, #32]	; (401de4 <osc_get_rate+0x6c>)
  401dc4:	e006      	b.n	401dd4 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  401dc6:	4b08      	ldr	r3, [pc, #32]	; (401de8 <osc_get_rate+0x70>)
  401dc8:	e004      	b.n	401dd4 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  401dca:	4b07      	ldr	r3, [pc, #28]	; (401de8 <osc_get_rate+0x70>)
  401dcc:	e002      	b.n	401dd4 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401dce:	4b06      	ldr	r3, [pc, #24]	; (401de8 <osc_get_rate+0x70>)
  401dd0:	e000      	b.n	401dd4 <osc_get_rate+0x5c>
	return 0;
  401dd2:	2300      	movs	r3, #0
}
  401dd4:	4618      	mov	r0, r3
  401dd6:	370c      	adds	r7, #12
  401dd8:	46bd      	mov	sp, r7
  401dda:	f85d 7b04 	ldr.w	r7, [sp], #4
  401dde:	4770      	bx	lr
  401de0:	003d0900 	.word	0x003d0900
  401de4:	007a1200 	.word	0x007a1200
  401de8:	00b71b00 	.word	0x00b71b00

00401dec <sysclk_get_main_hz>:
{
  401dec:	b580      	push	{r7, lr}
  401dee:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401df0:	2006      	movs	r0, #6
  401df2:	4b05      	ldr	r3, [pc, #20]	; (401e08 <sysclk_get_main_hz+0x1c>)
  401df4:	4798      	blx	r3
  401df6:	4602      	mov	r2, r0
  401df8:	4613      	mov	r3, r2
  401dfa:	009b      	lsls	r3, r3, #2
  401dfc:	4413      	add	r3, r2
  401dfe:	009a      	lsls	r2, r3, #2
  401e00:	4413      	add	r3, r2
}
  401e02:	4618      	mov	r0, r3
  401e04:	bd80      	pop	{r7, pc}
  401e06:	bf00      	nop
  401e08:	00401d79 	.word	0x00401d79

00401e0c <sysclk_get_cpu_hz>:
{
  401e0c:	b580      	push	{r7, lr}
  401e0e:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401e10:	4b02      	ldr	r3, [pc, #8]	; (401e1c <sysclk_get_cpu_hz+0x10>)
  401e12:	4798      	blx	r3
  401e14:	4603      	mov	r3, r0
}
  401e16:	4618      	mov	r0, r3
  401e18:	bd80      	pop	{r7, pc}
  401e1a:	bf00      	nop
  401e1c:	00401ded 	.word	0x00401ded

00401e20 <sysclk_get_peripheral_hz>:
{
  401e20:	b580      	push	{r7, lr}
  401e22:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401e24:	4b02      	ldr	r3, [pc, #8]	; (401e30 <sysclk_get_peripheral_hz+0x10>)
  401e26:	4798      	blx	r3
  401e28:	4603      	mov	r3, r0
  401e2a:	085b      	lsrs	r3, r3, #1
}
  401e2c:	4618      	mov	r0, r3
  401e2e:	bd80      	pop	{r7, pc}
  401e30:	00401ded 	.word	0x00401ded

00401e34 <sysclk_enable_peripheral_clock>:
{
  401e34:	b580      	push	{r7, lr}
  401e36:	b082      	sub	sp, #8
  401e38:	af00      	add	r7, sp, #0
  401e3a:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  401e3c:	6878      	ldr	r0, [r7, #4]
  401e3e:	4b03      	ldr	r3, [pc, #12]	; (401e4c <sysclk_enable_peripheral_clock+0x18>)
  401e40:	4798      	blx	r3
}
  401e42:	bf00      	nop
  401e44:	3708      	adds	r7, #8
  401e46:	46bd      	mov	sp, r7
  401e48:	bd80      	pop	{r7, pc}
  401e4a:	bf00      	nop
  401e4c:	00401875 	.word	0x00401875

00401e50 <ioport_init>:
{
  401e50:	b580      	push	{r7, lr}
  401e52:	af00      	add	r7, sp, #0
	sysclk_enable_peripheral_clock(ID_PIOA);
  401e54:	200a      	movs	r0, #10
  401e56:	4b08      	ldr	r3, [pc, #32]	; (401e78 <ioport_init+0x28>)
  401e58:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOB);
  401e5a:	200b      	movs	r0, #11
  401e5c:	4b06      	ldr	r3, [pc, #24]	; (401e78 <ioport_init+0x28>)
  401e5e:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOC);
  401e60:	200c      	movs	r0, #12
  401e62:	4b05      	ldr	r3, [pc, #20]	; (401e78 <ioport_init+0x28>)
  401e64:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOD);
  401e66:	2010      	movs	r0, #16
  401e68:	4b03      	ldr	r3, [pc, #12]	; (401e78 <ioport_init+0x28>)
  401e6a:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOE);
  401e6c:	2011      	movs	r0, #17
  401e6e:	4b02      	ldr	r3, [pc, #8]	; (401e78 <ioport_init+0x28>)
  401e70:	4798      	blx	r3
}
  401e72:	bf00      	nop
  401e74:	bd80      	pop	{r7, pc}
  401e76:	bf00      	nop
  401e78:	00401e35 	.word	0x00401e35

00401e7c <usart_serial_init>:
{
  401e7c:	b580      	push	{r7, lr}
  401e7e:	b08c      	sub	sp, #48	; 0x30
  401e80:	af00      	add	r7, sp, #0
  401e82:	6078      	str	r0, [r7, #4]
  401e84:	6039      	str	r1, [r7, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401e86:	4b4f      	ldr	r3, [pc, #316]	; (401fc4 <usart_serial_init+0x148>)
  401e88:	4798      	blx	r3
  401e8a:	4603      	mov	r3, r0
  401e8c:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  401e8e:	683b      	ldr	r3, [r7, #0]
  401e90:	681b      	ldr	r3, [r3, #0]
  401e92:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  401e94:	683b      	ldr	r3, [r7, #0]
  401e96:	689b      	ldr	r3, [r3, #8]
  401e98:	62fb      	str	r3, [r7, #44]	; 0x2c
	usart_settings.baudrate = opt->baudrate;
  401e9a:	683b      	ldr	r3, [r7, #0]
  401e9c:	681b      	ldr	r3, [r3, #0]
  401e9e:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  401ea0:	683b      	ldr	r3, [r7, #0]
  401ea2:	685b      	ldr	r3, [r3, #4]
  401ea4:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  401ea6:	683b      	ldr	r3, [r7, #0]
  401ea8:	689b      	ldr	r3, [r3, #8]
  401eaa:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  401eac:	683b      	ldr	r3, [r7, #0]
  401eae:	68db      	ldr	r3, [r3, #12]
  401eb0:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  401eb2:	2300      	movs	r3, #0
  401eb4:	61fb      	str	r3, [r7, #28]
	if (UART0 == (Uart*)p_usart) {
  401eb6:	687b      	ldr	r3, [r7, #4]
  401eb8:	4a43      	ldr	r2, [pc, #268]	; (401fc8 <usart_serial_init+0x14c>)
  401eba:	4293      	cmp	r3, r2
  401ebc:	d108      	bne.n	401ed0 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  401ebe:	2007      	movs	r0, #7
  401ec0:	4b42      	ldr	r3, [pc, #264]	; (401fcc <usart_serial_init+0x150>)
  401ec2:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  401ec4:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401ec8:	4619      	mov	r1, r3
  401eca:	6878      	ldr	r0, [r7, #4]
  401ecc:	4b40      	ldr	r3, [pc, #256]	; (401fd0 <usart_serial_init+0x154>)
  401ece:	4798      	blx	r3
	if (UART1 == (Uart*)p_usart) {
  401ed0:	687b      	ldr	r3, [r7, #4]
  401ed2:	4a40      	ldr	r2, [pc, #256]	; (401fd4 <usart_serial_init+0x158>)
  401ed4:	4293      	cmp	r3, r2
  401ed6:	d108      	bne.n	401eea <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  401ed8:	2008      	movs	r0, #8
  401eda:	4b3c      	ldr	r3, [pc, #240]	; (401fcc <usart_serial_init+0x150>)
  401edc:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  401ede:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401ee2:	4619      	mov	r1, r3
  401ee4:	6878      	ldr	r0, [r7, #4]
  401ee6:	4b3a      	ldr	r3, [pc, #232]	; (401fd0 <usart_serial_init+0x154>)
  401ee8:	4798      	blx	r3
	if (UART2 == (Uart*)p_usart) {
  401eea:	687b      	ldr	r3, [r7, #4]
  401eec:	4a3a      	ldr	r2, [pc, #232]	; (401fd8 <usart_serial_init+0x15c>)
  401eee:	4293      	cmp	r3, r2
  401ef0:	d108      	bne.n	401f04 <usart_serial_init+0x88>
		sysclk_enable_peripheral_clock(ID_UART2);
  401ef2:	202c      	movs	r0, #44	; 0x2c
  401ef4:	4b35      	ldr	r3, [pc, #212]	; (401fcc <usart_serial_init+0x150>)
  401ef6:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  401ef8:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401efc:	4619      	mov	r1, r3
  401efe:	6878      	ldr	r0, [r7, #4]
  401f00:	4b33      	ldr	r3, [pc, #204]	; (401fd0 <usart_serial_init+0x154>)
  401f02:	4798      	blx	r3
	if (UART3 == (Uart*)p_usart) {
  401f04:	687b      	ldr	r3, [r7, #4]
  401f06:	4a35      	ldr	r2, [pc, #212]	; (401fdc <usart_serial_init+0x160>)
  401f08:	4293      	cmp	r3, r2
  401f0a:	d108      	bne.n	401f1e <usart_serial_init+0xa2>
		sysclk_enable_peripheral_clock(ID_UART3);
  401f0c:	202d      	movs	r0, #45	; 0x2d
  401f0e:	4b2f      	ldr	r3, [pc, #188]	; (401fcc <usart_serial_init+0x150>)
  401f10:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  401f12:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401f16:	4619      	mov	r1, r3
  401f18:	6878      	ldr	r0, [r7, #4]
  401f1a:	4b2d      	ldr	r3, [pc, #180]	; (401fd0 <usart_serial_init+0x154>)
  401f1c:	4798      	blx	r3
	if (UART4 == (Uart*)p_usart) {
  401f1e:	687b      	ldr	r3, [r7, #4]
  401f20:	4a2f      	ldr	r2, [pc, #188]	; (401fe0 <usart_serial_init+0x164>)
  401f22:	4293      	cmp	r3, r2
  401f24:	d108      	bne.n	401f38 <usart_serial_init+0xbc>
		sysclk_enable_peripheral_clock(ID_UART4);
  401f26:	202e      	movs	r0, #46	; 0x2e
  401f28:	4b28      	ldr	r3, [pc, #160]	; (401fcc <usart_serial_init+0x150>)
  401f2a:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  401f2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401f30:	4619      	mov	r1, r3
  401f32:	6878      	ldr	r0, [r7, #4]
  401f34:	4b26      	ldr	r3, [pc, #152]	; (401fd0 <usart_serial_init+0x154>)
  401f36:	4798      	blx	r3
	if (USART0 == p_usart) {
  401f38:	687b      	ldr	r3, [r7, #4]
  401f3a:	4a2a      	ldr	r2, [pc, #168]	; (401fe4 <usart_serial_init+0x168>)
  401f3c:	4293      	cmp	r3, r2
  401f3e:	d111      	bne.n	401f64 <usart_serial_init+0xe8>
		sysclk_enable_peripheral_clock(ID_USART0);
  401f40:	200d      	movs	r0, #13
  401f42:	4b22      	ldr	r3, [pc, #136]	; (401fcc <usart_serial_init+0x150>)
  401f44:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  401f46:	4b1f      	ldr	r3, [pc, #124]	; (401fc4 <usart_serial_init+0x148>)
  401f48:	4798      	blx	r3
  401f4a:	4602      	mov	r2, r0
  401f4c:	f107 030c 	add.w	r3, r7, #12
  401f50:	4619      	mov	r1, r3
  401f52:	6878      	ldr	r0, [r7, #4]
  401f54:	4b24      	ldr	r3, [pc, #144]	; (401fe8 <usart_serial_init+0x16c>)
  401f56:	4798      	blx	r3
		usart_enable_tx(p_usart);
  401f58:	6878      	ldr	r0, [r7, #4]
  401f5a:	4b24      	ldr	r3, [pc, #144]	; (401fec <usart_serial_init+0x170>)
  401f5c:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401f5e:	6878      	ldr	r0, [r7, #4]
  401f60:	4b23      	ldr	r3, [pc, #140]	; (401ff0 <usart_serial_init+0x174>)
  401f62:	4798      	blx	r3
	if (USART1 == p_usart) {
  401f64:	687b      	ldr	r3, [r7, #4]
  401f66:	4a23      	ldr	r2, [pc, #140]	; (401ff4 <usart_serial_init+0x178>)
  401f68:	4293      	cmp	r3, r2
  401f6a:	d111      	bne.n	401f90 <usart_serial_init+0x114>
		sysclk_enable_peripheral_clock(ID_USART1);
  401f6c:	200e      	movs	r0, #14
  401f6e:	4b17      	ldr	r3, [pc, #92]	; (401fcc <usart_serial_init+0x150>)
  401f70:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  401f72:	4b14      	ldr	r3, [pc, #80]	; (401fc4 <usart_serial_init+0x148>)
  401f74:	4798      	blx	r3
  401f76:	4602      	mov	r2, r0
  401f78:	f107 030c 	add.w	r3, r7, #12
  401f7c:	4619      	mov	r1, r3
  401f7e:	6878      	ldr	r0, [r7, #4]
  401f80:	4b19      	ldr	r3, [pc, #100]	; (401fe8 <usart_serial_init+0x16c>)
  401f82:	4798      	blx	r3
		usart_enable_tx(p_usart);
  401f84:	6878      	ldr	r0, [r7, #4]
  401f86:	4b19      	ldr	r3, [pc, #100]	; (401fec <usart_serial_init+0x170>)
  401f88:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401f8a:	6878      	ldr	r0, [r7, #4]
  401f8c:	4b18      	ldr	r3, [pc, #96]	; (401ff0 <usart_serial_init+0x174>)
  401f8e:	4798      	blx	r3
	if (USART2 == p_usart) {
  401f90:	687b      	ldr	r3, [r7, #4]
  401f92:	4a19      	ldr	r2, [pc, #100]	; (401ff8 <usart_serial_init+0x17c>)
  401f94:	4293      	cmp	r3, r2
  401f96:	d111      	bne.n	401fbc <usart_serial_init+0x140>
		sysclk_enable_peripheral_clock(ID_USART2);
  401f98:	200f      	movs	r0, #15
  401f9a:	4b0c      	ldr	r3, [pc, #48]	; (401fcc <usart_serial_init+0x150>)
  401f9c:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  401f9e:	4b09      	ldr	r3, [pc, #36]	; (401fc4 <usart_serial_init+0x148>)
  401fa0:	4798      	blx	r3
  401fa2:	4602      	mov	r2, r0
  401fa4:	f107 030c 	add.w	r3, r7, #12
  401fa8:	4619      	mov	r1, r3
  401faa:	6878      	ldr	r0, [r7, #4]
  401fac:	4b0e      	ldr	r3, [pc, #56]	; (401fe8 <usart_serial_init+0x16c>)
  401fae:	4798      	blx	r3
		usart_enable_tx(p_usart);
  401fb0:	6878      	ldr	r0, [r7, #4]
  401fb2:	4b0e      	ldr	r3, [pc, #56]	; (401fec <usart_serial_init+0x170>)
  401fb4:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401fb6:	6878      	ldr	r0, [r7, #4]
  401fb8:	4b0d      	ldr	r3, [pc, #52]	; (401ff0 <usart_serial_init+0x174>)
  401fba:	4798      	blx	r3
}
  401fbc:	bf00      	nop
  401fbe:	3730      	adds	r7, #48	; 0x30
  401fc0:	46bd      	mov	sp, r7
  401fc2:	bd80      	pop	{r7, pc}
  401fc4:	00401e21 	.word	0x00401e21
  401fc8:	400e0800 	.word	0x400e0800
  401fcc:	00401e35 	.word	0x00401e35
  401fd0:	00400779 	.word	0x00400779
  401fd4:	400e0a00 	.word	0x400e0a00
  401fd8:	400e1a00 	.word	0x400e1a00
  401fdc:	400e1c00 	.word	0x400e1c00
  401fe0:	400e1e00 	.word	0x400e1e00
  401fe4:	40024000 	.word	0x40024000
  401fe8:	00400485 	.word	0x00400485
  401fec:	00400509 	.word	0x00400509
  401ff0:	0040053d 	.word	0x0040053d
  401ff4:	40028000 	.word	0x40028000
  401ff8:	4002c000 	.word	0x4002c000

00401ffc <TC0_Handler>:


/************************************************************************/
/* funcoes    ADC                                                       */
/*************************************************************************/
void TC0_Handler(void){
  401ffc:	b580      	push	{r7, lr}
  401ffe:	b082      	sub	sp, #8
  402000:	af00      	add	r7, sp, #0
	volatile uint32_t ul_dummy;

	/****************************************************************
	* Devemos indicar ao TC que a interrupo foi satisfeita.
	******************************************************************/
	ul_dummy = tc_get_status(TC0, 0);
  402002:	2100      	movs	r1, #0
  402004:	4804      	ldr	r0, [pc, #16]	; (402018 <TC0_Handler+0x1c>)
  402006:	4b05      	ldr	r3, [pc, #20]	; (40201c <TC0_Handler+0x20>)
  402008:	4798      	blx	r3
  40200a:	4603      	mov	r3, r0
  40200c:	607b      	str	r3, [r7, #4]
	//printf("kakaka \n");

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  40200e:	687b      	ldr	r3, [r7, #4]

}
  402010:	bf00      	nop
  402012:	3708      	adds	r7, #8
  402014:	46bd      	mov	sp, r7
  402016:	bd80      	pop	{r7, pc}
  402018:	4000c000 	.word	0x4000c000
  40201c:	00400383 	.word	0x00400383

00402020 <SysTick_Handler>:
	-0x79b, -0x76f, -0x73c, -0x702, -0x6c0, -0x678, -0x629, -0x5d4, -0x579, -0x519,
	-0x4b3, -0x449, -0x3da, -0x367, -0x2f1, -0x278, -0x1fd, -0x17f, -0x100, -0x080
};


void SysTick_Handler() {
  402020:	b480      	push	{r7}
  402022:	af00      	add	r7, sp, #0
	g_systimer++;
  402024:	4b04      	ldr	r3, [pc, #16]	; (402038 <SysTick_Handler+0x18>)
  402026:	681b      	ldr	r3, [r3, #0]
  402028:	3301      	adds	r3, #1
  40202a:	4a03      	ldr	r2, [pc, #12]	; (402038 <SysTick_Handler+0x18>)
  40202c:	6013      	str	r3, [r2, #0]
		
}
  40202e:	bf00      	nop
  402030:	46bd      	mov	sp, r7
  402032:	f85d 7b04 	ldr.w	r7, [sp], #4
  402036:	4770      	bx	lr
  402038:	20400a50 	.word	0x20400a50

0040203c <usart_put_string>:

void usart_put_string(Usart *usart, char str[]) {
  40203c:	b580      	push	{r7, lr}
  40203e:	b082      	sub	sp, #8
  402040:	af00      	add	r7, sp, #0
  402042:	6078      	str	r0, [r7, #4]
  402044:	6039      	str	r1, [r7, #0]
	usart_serial_write_packet(usart, str, strlen(str));
  402046:	6838      	ldr	r0, [r7, #0]
  402048:	4b05      	ldr	r3, [pc, #20]	; (402060 <usart_put_string+0x24>)
  40204a:	4798      	blx	r3
  40204c:	4603      	mov	r3, r0
  40204e:	461a      	mov	r2, r3
  402050:	6839      	ldr	r1, [r7, #0]
  402052:	6878      	ldr	r0, [r7, #4]
  402054:	4b03      	ldr	r3, [pc, #12]	; (402064 <usart_put_string+0x28>)
  402056:	4798      	blx	r3
}
  402058:	bf00      	nop
  40205a:	3708      	adds	r7, #8
  40205c:	46bd      	mov	sp, r7
  40205e:	bd80      	pop	{r7, pc}
  402060:	00402841 	.word	0x00402841
  402064:	0040073d 	.word	0x0040073d

00402068 <usart_get_string>:

int usart_get_string(Usart *usart, char buffer[], int bufferlen, int timeout_ms) {
  402068:	b580      	push	{r7, lr}
  40206a:	b088      	sub	sp, #32
  40206c:	af00      	add	r7, sp, #0
  40206e:	60f8      	str	r0, [r7, #12]
  402070:	60b9      	str	r1, [r7, #8]
  402072:	607a      	str	r2, [r7, #4]
  402074:	603b      	str	r3, [r7, #0]
	long timestart = g_systimer;
  402076:	4b17      	ldr	r3, [pc, #92]	; (4020d4 <usart_get_string+0x6c>)
  402078:	681b      	ldr	r3, [r3, #0]
  40207a:	61bb      	str	r3, [r7, #24]
	uint32_t rx;
	uint32_t counter = 0;
  40207c:	2300      	movs	r3, #0
  40207e:	61fb      	str	r3, [r7, #28]
	
	while(g_systimer - timestart < timeout_ms && counter < bufferlen - 1) {
  402080:	e010      	b.n	4020a4 <usart_get_string+0x3c>
		if(usart_read(usart, &rx) == 0) {
  402082:	f107 0314 	add.w	r3, r7, #20
  402086:	4619      	mov	r1, r3
  402088:	68f8      	ldr	r0, [r7, #12]
  40208a:	4b13      	ldr	r3, [pc, #76]	; (4020d8 <usart_get_string+0x70>)
  40208c:	4798      	blx	r3
  40208e:	4603      	mov	r3, r0
  402090:	2b00      	cmp	r3, #0
  402092:	d107      	bne.n	4020a4 <usart_get_string+0x3c>
			//timestart = g_systimer; // reset timeout
			buffer[counter++] = rx;
  402094:	69fb      	ldr	r3, [r7, #28]
  402096:	1c5a      	adds	r2, r3, #1
  402098:	61fa      	str	r2, [r7, #28]
  40209a:	68ba      	ldr	r2, [r7, #8]
  40209c:	4413      	add	r3, r2
  40209e:	697a      	ldr	r2, [r7, #20]
  4020a0:	b2d2      	uxtb	r2, r2
  4020a2:	701a      	strb	r2, [r3, #0]
	while(g_systimer - timestart < timeout_ms && counter < bufferlen - 1) {
  4020a4:	4b0b      	ldr	r3, [pc, #44]	; (4020d4 <usart_get_string+0x6c>)
  4020a6:	681a      	ldr	r2, [r3, #0]
  4020a8:	69bb      	ldr	r3, [r7, #24]
  4020aa:	1ad2      	subs	r2, r2, r3
  4020ac:	683b      	ldr	r3, [r7, #0]
  4020ae:	429a      	cmp	r2, r3
  4020b0:	d205      	bcs.n	4020be <usart_get_string+0x56>
  4020b2:	687b      	ldr	r3, [r7, #4]
  4020b4:	3b01      	subs	r3, #1
  4020b6:	461a      	mov	r2, r3
  4020b8:	69fb      	ldr	r3, [r7, #28]
  4020ba:	429a      	cmp	r2, r3
  4020bc:	d8e1      	bhi.n	402082 <usart_get_string+0x1a>
		}
	}
	buffer[counter] = 0x00;
  4020be:	68ba      	ldr	r2, [r7, #8]
  4020c0:	69fb      	ldr	r3, [r7, #28]
  4020c2:	4413      	add	r3, r2
  4020c4:	2200      	movs	r2, #0
  4020c6:	701a      	strb	r2, [r3, #0]
	return counter;
  4020c8:	69fb      	ldr	r3, [r7, #28]
}
  4020ca:	4618      	mov	r0, r3
  4020cc:	3720      	adds	r7, #32
  4020ce:	46bd      	mov	sp, r7
  4020d0:	bd80      	pop	{r7, pc}
  4020d2:	bf00      	nop
  4020d4:	20400a50 	.word	0x20400a50
  4020d8:	004005db 	.word	0x004005db

004020dc <usart_send_command>:

void usart_send_command(Usart *usart, char buffer_rx[], int bufferlen, char buffer_tx[], int timeout) {
  4020dc:	b590      	push	{r4, r7, lr}
  4020de:	b085      	sub	sp, #20
  4020e0:	af00      	add	r7, sp, #0
  4020e2:	60f8      	str	r0, [r7, #12]
  4020e4:	60b9      	str	r1, [r7, #8]
  4020e6:	607a      	str	r2, [r7, #4]
  4020e8:	603b      	str	r3, [r7, #0]
	usart_put_string(usart, buffer_tx);
  4020ea:	6839      	ldr	r1, [r7, #0]
  4020ec:	68f8      	ldr	r0, [r7, #12]
  4020ee:	4b06      	ldr	r3, [pc, #24]	; (402108 <usart_send_command+0x2c>)
  4020f0:	4798      	blx	r3
	usart_get_string(usart, buffer_rx, bufferlen, timeout);
  4020f2:	6a3b      	ldr	r3, [r7, #32]
  4020f4:	687a      	ldr	r2, [r7, #4]
  4020f6:	68b9      	ldr	r1, [r7, #8]
  4020f8:	68f8      	ldr	r0, [r7, #12]
  4020fa:	4c04      	ldr	r4, [pc, #16]	; (40210c <usart_send_command+0x30>)
  4020fc:	47a0      	blx	r4
}
  4020fe:	bf00      	nop
  402100:	3714      	adds	r7, #20
  402102:	46bd      	mov	sp, r7
  402104:	bd90      	pop	{r4, r7, pc}
  402106:	bf00      	nop
  402108:	0040203d 	.word	0x0040203d
  40210c:	00402069 	.word	0x00402069

00402110 <usart_log>:

void usart_log(char* name, char* log) {
  402110:	b580      	push	{r7, lr}
  402112:	b082      	sub	sp, #8
  402114:	af00      	add	r7, sp, #0
  402116:	6078      	str	r0, [r7, #4]
  402118:	6039      	str	r1, [r7, #0]
	usart_put_string(USART1, "[");
  40211a:	490c      	ldr	r1, [pc, #48]	; (40214c <usart_log+0x3c>)
  40211c:	480c      	ldr	r0, [pc, #48]	; (402150 <usart_log+0x40>)
  40211e:	4b0d      	ldr	r3, [pc, #52]	; (402154 <usart_log+0x44>)
  402120:	4798      	blx	r3
	usart_put_string(USART1, name);
  402122:	6879      	ldr	r1, [r7, #4]
  402124:	480a      	ldr	r0, [pc, #40]	; (402150 <usart_log+0x40>)
  402126:	4b0b      	ldr	r3, [pc, #44]	; (402154 <usart_log+0x44>)
  402128:	4798      	blx	r3
	usart_put_string(USART1, "] ");
  40212a:	490b      	ldr	r1, [pc, #44]	; (402158 <usart_log+0x48>)
  40212c:	4808      	ldr	r0, [pc, #32]	; (402150 <usart_log+0x40>)
  40212e:	4b09      	ldr	r3, [pc, #36]	; (402154 <usart_log+0x44>)
  402130:	4798      	blx	r3
	usart_put_string(USART1, log);
  402132:	6839      	ldr	r1, [r7, #0]
  402134:	4806      	ldr	r0, [pc, #24]	; (402150 <usart_log+0x40>)
  402136:	4b07      	ldr	r3, [pc, #28]	; (402154 <usart_log+0x44>)
  402138:	4798      	blx	r3
	usart_put_string(USART1, "\r\n");
  40213a:	4908      	ldr	r1, [pc, #32]	; (40215c <usart_log+0x4c>)
  40213c:	4804      	ldr	r0, [pc, #16]	; (402150 <usart_log+0x40>)
  40213e:	4b05      	ldr	r3, [pc, #20]	; (402154 <usart_log+0x44>)
  402140:	4798      	blx	r3
}
  402142:	bf00      	nop
  402144:	3708      	adds	r7, #8
  402146:	46bd      	mov	sp, r7
  402148:	bd80      	pop	{r7, pc}
  40214a:	bf00      	nop
  40214c:	00406fec 	.word	0x00406fec
  402150:	40028000 	.word	0x40028000
  402154:	0040203d 	.word	0x0040203d
  402158:	00406ff0 	.word	0x00406ff0
  40215c:	00406ff4 	.word	0x00406ff4

00402160 <config_console>:

void config_console(void) {
  402160:	b580      	push	{r7, lr}
  402162:	b084      	sub	sp, #16
  402164:	af00      	add	r7, sp, #0
	sysclk_enable_peripheral_clock(ID_USART1);
  402166:	200e      	movs	r0, #14
  402168:	4b0d      	ldr	r3, [pc, #52]	; (4021a0 <config_console+0x40>)
  40216a:	4798      	blx	r3

	usart_serial_options_t config;
	config.baudrate = 115200;
  40216c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  402170:	603b      	str	r3, [r7, #0]
	config.charlength = US_MR_CHRL_8_BIT;
  402172:	23c0      	movs	r3, #192	; 0xc0
  402174:	607b      	str	r3, [r7, #4]
	config.paritytype = US_MR_PAR_NO;
  402176:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40217a:	60bb      	str	r3, [r7, #8]
	config.stopbits = false;
  40217c:	2300      	movs	r3, #0
  40217e:	60fb      	str	r3, [r7, #12]
	usart_serial_init(USART1, &config);
  402180:	463b      	mov	r3, r7
  402182:	4619      	mov	r1, r3
  402184:	4807      	ldr	r0, [pc, #28]	; (4021a4 <config_console+0x44>)
  402186:	4b08      	ldr	r3, [pc, #32]	; (4021a8 <config_console+0x48>)
  402188:	4798      	blx	r3
	usart_enable_tx(USART1);
  40218a:	4806      	ldr	r0, [pc, #24]	; (4021a4 <config_console+0x44>)
  40218c:	4b07      	ldr	r3, [pc, #28]	; (4021ac <config_console+0x4c>)
  40218e:	4798      	blx	r3
	usart_enable_rx(USART1);
  402190:	4804      	ldr	r0, [pc, #16]	; (4021a4 <config_console+0x44>)
  402192:	4b07      	ldr	r3, [pc, #28]	; (4021b0 <config_console+0x50>)
  402194:	4798      	blx	r3
}
  402196:	bf00      	nop
  402198:	3710      	adds	r7, #16
  40219a:	46bd      	mov	sp, r7
  40219c:	bd80      	pop	{r7, pc}
  40219e:	bf00      	nop
  4021a0:	00401e35 	.word	0x00401e35
  4021a4:	40028000 	.word	0x40028000
  4021a8:	00401e7d 	.word	0x00401e7d
  4021ac:	00400509 	.word	0x00400509
  4021b0:	0040053d 	.word	0x0040053d

004021b4 <hm10_config_client>:

void hm10_config_client(void) {
  4021b4:	b590      	push	{r4, r7, lr}
  4021b6:	b085      	sub	sp, #20
  4021b8:	af00      	add	r7, sp, #0
	usart_serial_options_t config;
	config.baudrate = 9600;
  4021ba:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  4021be:	603b      	str	r3, [r7, #0]
	config.charlength = US_MR_CHRL_8_BIT;
  4021c0:	23c0      	movs	r3, #192	; 0xc0
  4021c2:	607b      	str	r3, [r7, #4]
	config.paritytype = US_MR_PAR_NO;
  4021c4:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4021c8:	60bb      	str	r3, [r7, #8]
	config.stopbits = false;
  4021ca:	2300      	movs	r3, #0
  4021cc:	60fb      	str	r3, [r7, #12]
	usart_serial_init(UART3, &config);
  4021ce:	463b      	mov	r3, r7
  4021d0:	4619      	mov	r1, r3
  4021d2:	480e      	ldr	r0, [pc, #56]	; (40220c <hm10_config_client+0x58>)
  4021d4:	4b0e      	ldr	r3, [pc, #56]	; (402210 <hm10_config_client+0x5c>)
  4021d6:	4798      	blx	r3
	usart_enable_tx(UART3);
  4021d8:	480c      	ldr	r0, [pc, #48]	; (40220c <hm10_config_client+0x58>)
  4021da:	4b0e      	ldr	r3, [pc, #56]	; (402214 <hm10_config_client+0x60>)
  4021dc:	4798      	blx	r3
	usart_enable_rx(UART3);
  4021de:	480b      	ldr	r0, [pc, #44]	; (40220c <hm10_config_client+0x58>)
  4021e0:	4b0d      	ldr	r3, [pc, #52]	; (402218 <hm10_config_client+0x64>)
  4021e2:	4798      	blx	r3
	
	// RX - PD28 TX - PD30
	pio_configure(PIOD, PIO_PERIPH_A, (1 << 28), PIO_DEFAULT);
  4021e4:	2300      	movs	r3, #0
  4021e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4021ea:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4021ee:	480b      	ldr	r0, [pc, #44]	; (40221c <hm10_config_client+0x68>)
  4021f0:	4c0b      	ldr	r4, [pc, #44]	; (402220 <hm10_config_client+0x6c>)
  4021f2:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_A, (1 << 30), PIO_DEFAULT);
  4021f4:	2300      	movs	r3, #0
  4021f6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  4021fa:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4021fe:	4807      	ldr	r0, [pc, #28]	; (40221c <hm10_config_client+0x68>)
  402200:	4c07      	ldr	r4, [pc, #28]	; (402220 <hm10_config_client+0x6c>)
  402202:	47a0      	blx	r4
}
  402204:	bf00      	nop
  402206:	3714      	adds	r7, #20
  402208:	46bd      	mov	sp, r7
  40220a:	bd90      	pop	{r4, r7, pc}
  40220c:	400e1c00 	.word	0x400e1c00
  402210:	00401e7d 	.word	0x00401e7d
  402214:	00400509 	.word	0x00400509
  402218:	0040053d 	.word	0x0040053d
  40221c:	400e1400 	.word	0x400e1400
  402220:	00401245 	.word	0x00401245

00402224 <hm10_client_init>:

int hm10_client_init(void) {
  402224:	b590      	push	{r4, r7, lr}
  402226:	b0a3      	sub	sp, #140	; 0x8c
  402228:	af02      	add	r7, sp, #8
	char buffer_rx[128];
	usart_send_command(UART3, buffer_rx, 1000, "AT", 200);
  40222a:	4639      	mov	r1, r7
  40222c:	23c8      	movs	r3, #200	; 0xc8
  40222e:	9300      	str	r3, [sp, #0]
  402230:	4b40      	ldr	r3, [pc, #256]	; (402334 <hm10_client_init+0x110>)
  402232:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  402236:	4840      	ldr	r0, [pc, #256]	; (402338 <hm10_client_init+0x114>)
  402238:	4c40      	ldr	r4, [pc, #256]	; (40233c <hm10_client_init+0x118>)
  40223a:	47a0      	blx	r4
	usart_send_command(UART3, buffer_rx, 1000, "AT", 200);
  40223c:	4639      	mov	r1, r7
  40223e:	23c8      	movs	r3, #200	; 0xc8
  402240:	9300      	str	r3, [sp, #0]
  402242:	4b3c      	ldr	r3, [pc, #240]	; (402334 <hm10_client_init+0x110>)
  402244:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  402248:	483b      	ldr	r0, [pc, #236]	; (402338 <hm10_client_init+0x114>)
  40224a:	4c3c      	ldr	r4, [pc, #240]	; (40233c <hm10_client_init+0x118>)
  40224c:	47a0      	blx	r4
	usart_send_command(UART3, buffer_rx, 1000, "AT", 200);
  40224e:	4639      	mov	r1, r7
  402250:	23c8      	movs	r3, #200	; 0xc8
  402252:	9300      	str	r3, [sp, #0]
  402254:	4b37      	ldr	r3, [pc, #220]	; (402334 <hm10_client_init+0x110>)
  402256:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  40225a:	4837      	ldr	r0, [pc, #220]	; (402338 <hm10_client_init+0x114>)
  40225c:	4c37      	ldr	r4, [pc, #220]	; (40233c <hm10_client_init+0x118>)
  40225e:	47a0      	blx	r4
	usart_send_command(UART3, buffer_rx, 1000, "AT+RESET", 400);
  402260:	4639      	mov	r1, r7
  402262:	f44f 73c8 	mov.w	r3, #400	; 0x190
  402266:	9300      	str	r3, [sp, #0]
  402268:	4b35      	ldr	r3, [pc, #212]	; (402340 <hm10_client_init+0x11c>)
  40226a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  40226e:	4832      	ldr	r0, [pc, #200]	; (402338 <hm10_client_init+0x114>)
  402270:	4c32      	ldr	r4, [pc, #200]	; (40233c <hm10_client_init+0x118>)
  402272:	47a0      	blx	r4
	usart_send_command(UART3, buffer_rx, 1000, "AT+NAMEClient", 400);
  402274:	4639      	mov	r1, r7
  402276:	f44f 73c8 	mov.w	r3, #400	; 0x190
  40227a:	9300      	str	r3, [sp, #0]
  40227c:	4b31      	ldr	r3, [pc, #196]	; (402344 <hm10_client_init+0x120>)
  40227e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  402282:	482d      	ldr	r0, [pc, #180]	; (402338 <hm10_client_init+0x114>)
  402284:	4c2d      	ldr	r4, [pc, #180]	; (40233c <hm10_client_init+0x118>)
  402286:	47a0      	blx	r4
	usart_log("hm10_client_init", buffer_rx);
  402288:	463b      	mov	r3, r7
  40228a:	4619      	mov	r1, r3
  40228c:	482e      	ldr	r0, [pc, #184]	; (402348 <hm10_client_init+0x124>)
  40228e:	4b2f      	ldr	r3, [pc, #188]	; (40234c <hm10_client_init+0x128>)
  402290:	4798      	blx	r3
	usart_send_command(UART3, buffer_rx, 1000, "AT+IMME1", 400);
  402292:	4639      	mov	r1, r7
  402294:	f44f 73c8 	mov.w	r3, #400	; 0x190
  402298:	9300      	str	r3, [sp, #0]
  40229a:	4b2d      	ldr	r3, [pc, #180]	; (402350 <hm10_client_init+0x12c>)
  40229c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  4022a0:	4825      	ldr	r0, [pc, #148]	; (402338 <hm10_client_init+0x114>)
  4022a2:	4c26      	ldr	r4, [pc, #152]	; (40233c <hm10_client_init+0x118>)
  4022a4:	47a0      	blx	r4
	usart_log("hm10_client_init", buffer_rx);
  4022a6:	463b      	mov	r3, r7
  4022a8:	4619      	mov	r1, r3
  4022aa:	4827      	ldr	r0, [pc, #156]	; (402348 <hm10_client_init+0x124>)
  4022ac:	4b27      	ldr	r3, [pc, #156]	; (40234c <hm10_client_init+0x128>)
  4022ae:	4798      	blx	r3
	usart_send_command(UART3, buffer_rx, 1000, "AT+ROLE1", 400);
  4022b0:	4639      	mov	r1, r7
  4022b2:	f44f 73c8 	mov.w	r3, #400	; 0x190
  4022b6:	9300      	str	r3, [sp, #0]
  4022b8:	4b26      	ldr	r3, [pc, #152]	; (402354 <hm10_client_init+0x130>)
  4022ba:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  4022be:	481e      	ldr	r0, [pc, #120]	; (402338 <hm10_client_init+0x114>)
  4022c0:	4c1e      	ldr	r4, [pc, #120]	; (40233c <hm10_client_init+0x118>)
  4022c2:	47a0      	blx	r4
	usart_log("hm10_client_init", buffer_rx);
  4022c4:	463b      	mov	r3, r7
  4022c6:	4619      	mov	r1, r3
  4022c8:	481f      	ldr	r0, [pc, #124]	; (402348 <hm10_client_init+0x124>)
  4022ca:	4b20      	ldr	r3, [pc, #128]	; (40234c <hm10_client_init+0x128>)
  4022cc:	4798      	blx	r3
	usart_send_command(UART3, buffer_rx, 1000, "AT+RESET", 800); // http://www.martyncurrey.com/hm-10-bluetooth-4ble-modules/
  4022ce:	4639      	mov	r1, r7
  4022d0:	f44f 7348 	mov.w	r3, #800	; 0x320
  4022d4:	9300      	str	r3, [sp, #0]
  4022d6:	4b1a      	ldr	r3, [pc, #104]	; (402340 <hm10_client_init+0x11c>)
  4022d8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  4022dc:	4816      	ldr	r0, [pc, #88]	; (402338 <hm10_client_init+0x114>)
  4022de:	4c17      	ldr	r4, [pc, #92]	; (40233c <hm10_client_init+0x118>)
  4022e0:	47a0      	blx	r4
	usart_log("hm10_client_init", buffer_rx);
  4022e2:	463b      	mov	r3, r7
  4022e4:	4619      	mov	r1, r3
  4022e6:	4818      	ldr	r0, [pc, #96]	; (402348 <hm10_client_init+0x124>)
  4022e8:	4b18      	ldr	r3, [pc, #96]	; (40234c <hm10_client_init+0x128>)
  4022ea:	4798      	blx	r3
	usart_send_command(UART3, buffer_rx, 1000, "AT+DISC?", 1000); 
  4022ec:	4639      	mov	r1, r7
  4022ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  4022f2:	9300      	str	r3, [sp, #0]
  4022f4:	4b18      	ldr	r3, [pc, #96]	; (402358 <hm10_client_init+0x134>)
  4022f6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  4022fa:	480f      	ldr	r0, [pc, #60]	; (402338 <hm10_client_init+0x114>)
  4022fc:	4c0f      	ldr	r4, [pc, #60]	; (40233c <hm10_client_init+0x118>)
  4022fe:	47a0      	blx	r4
	usart_log("hm10_client_init", buffer_rx);
  402300:	463b      	mov	r3, r7
  402302:	4619      	mov	r1, r3
  402304:	4810      	ldr	r0, [pc, #64]	; (402348 <hm10_client_init+0x124>)
  402306:	4b11      	ldr	r3, [pc, #68]	; (40234c <hm10_client_init+0x128>)
  402308:	4798      	blx	r3
	usart_send_command(UART3, buffer_rx, 1000, "AT+COND43639D8BD1D", 1000); //D43639D8BD1D
  40230a:	4639      	mov	r1, r7
  40230c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  402310:	9300      	str	r3, [sp, #0]
  402312:	4b12      	ldr	r3, [pc, #72]	; (40235c <hm10_client_init+0x138>)
  402314:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  402318:	4807      	ldr	r0, [pc, #28]	; (402338 <hm10_client_init+0x114>)
  40231a:	4c08      	ldr	r4, [pc, #32]	; (40233c <hm10_client_init+0x118>)
  40231c:	47a0      	blx	r4
	usart_log("hm10_client_init", buffer_rx);
  40231e:	463b      	mov	r3, r7
  402320:	4619      	mov	r1, r3
  402322:	4809      	ldr	r0, [pc, #36]	; (402348 <hm10_client_init+0x124>)
  402324:	4b09      	ldr	r3, [pc, #36]	; (40234c <hm10_client_init+0x128>)
  402326:	4798      	blx	r3
	
}
  402328:	bf00      	nop
  40232a:	4618      	mov	r0, r3
  40232c:	3784      	adds	r7, #132	; 0x84
  40232e:	46bd      	mov	sp, r7
  402330:	bd90      	pop	{r4, r7, pc}
  402332:	bf00      	nop
  402334:	00406ff8 	.word	0x00406ff8
  402338:	400e1c00 	.word	0x400e1c00
  40233c:	004020dd 	.word	0x004020dd
  402340:	00406ffc 	.word	0x00406ffc
  402344:	00407008 	.word	0x00407008
  402348:	00407018 	.word	0x00407018
  40234c:	00402111 	.word	0x00402111
  402350:	0040702c 	.word	0x0040702c
  402354:	00407038 	.word	0x00407038
  402358:	00407044 	.word	0x00407044
  40235c:	00407050 	.word	0x00407050

00402360 <Encoder_init>:

void Encoder_init(void){
  402360:	b590      	push	{r4, r7, lr}
  402362:	b083      	sub	sp, #12
  402364:	af02      	add	r7, sp, #8
	/* config. pino CLK em modo de entrada */
	pmc_enable_periph_clk(EN_CLK_ID);
  402366:	2010      	movs	r0, #16
  402368:	4b10      	ldr	r3, [pc, #64]	; (4023ac <Encoder_init+0x4c>)
  40236a:	4798      	blx	r3
	pio_set_input(EN_CLK, EN_CLK_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  40236c:	2209      	movs	r2, #9
  40236e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  402372:	480f      	ldr	r0, [pc, #60]	; (4023b0 <Encoder_init+0x50>)
  402374:	4b0f      	ldr	r3, [pc, #60]	; (4023b4 <Encoder_init+0x54>)
  402376:	4798      	blx	r3

	/* indica funcao (but_Handler) a ser chamada quando houver uma interrupo */
	pio_enable_interrupt(EN_CLK, EN_CLK_PIN_MASK);// INTERRUPCAO
  402378:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  40237c:	480c      	ldr	r0, [pc, #48]	; (4023b0 <Encoder_init+0x50>)
  40237e:	4b0e      	ldr	r3, [pc, #56]	; (4023b8 <Encoder_init+0x58>)
  402380:	4798      	blx	r3
	pio_handler_set(EN_CLK,EN_CLK_ID, EN_CLK_PIN_MASK, PIO_IT_FALL_EDGE || PIO_IT_RISE_EDGE, Encoder_Handler);
  402382:	4b0e      	ldr	r3, [pc, #56]	; (4023bc <Encoder_init+0x5c>)
  402384:	9300      	str	r3, [sp, #0]
  402386:	2301      	movs	r3, #1
  402388:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  40238c:	2110      	movs	r1, #16
  40238e:	4808      	ldr	r0, [pc, #32]	; (4023b0 <Encoder_init+0x50>)
  402390:	4c0b      	ldr	r4, [pc, #44]	; (4023c0 <Encoder_init+0x60>)
  402392:	47a0      	blx	r4

	/* e configura sua prioridade  */
	NVIC_EnableIRQ(EN_CLK_ID);
  402394:	2010      	movs	r0, #16
  402396:	4b0b      	ldr	r3, [pc, #44]	; (4023c4 <Encoder_init+0x64>)
  402398:	4798      	blx	r3
	NVIC_SetPriority(EN_CLK_ID, 1);
  40239a:	2101      	movs	r1, #1
  40239c:	2010      	movs	r0, #16
  40239e:	4b0a      	ldr	r3, [pc, #40]	; (4023c8 <Encoder_init+0x68>)
  4023a0:	4798      	blx	r3
	
	}
  4023a2:	bf00      	nop
  4023a4:	3704      	adds	r7, #4
  4023a6:	46bd      	mov	sp, r7
  4023a8:	bd90      	pop	{r4, r7, pc}
  4023aa:	bf00      	nop
  4023ac:	00401875 	.word	0x00401875
  4023b0:	400e1400 	.word	0x400e1400
  4023b4:	00401161 	.word	0x00401161
  4023b8:	0040137d 	.word	0x0040137d
  4023bc:	004023cd 	.word	0x004023cd
  4023c0:	00401499 	.word	0x00401499
  4023c4:	00401ca9 	.word	0x00401ca9
  4023c8:	00401cdd 	.word	0x00401cdd

004023cc <Encoder_Handler>:


static void Encoder_Handler(uint32_t id, uint32_t mask){
  4023cc:	b580      	push	{r7, lr}
  4023ce:	b08e      	sub	sp, #56	; 0x38
  4023d0:	af00      	add	r7, sp, #0
  4023d2:	6078      	str	r0, [r7, #4]
  4023d4:	6039      	str	r1, [r7, #0]
	
	char buffer[42];
	sprintf(buffer, "encoderPosCount %d \n", encoderPosCount);
  4023d6:	4b2c      	ldr	r3, [pc, #176]	; (402488 <Encoder_Handler+0xbc>)
  4023d8:	681a      	ldr	r2, [r3, #0]
  4023da:	f107 030c 	add.w	r3, r7, #12
  4023de:	492b      	ldr	r1, [pc, #172]	; (40248c <Encoder_Handler+0xc0>)
  4023e0:	4618      	mov	r0, r3
  4023e2:	4b2b      	ldr	r3, [pc, #172]	; (402490 <Encoder_Handler+0xc4>)
  4023e4:	4798      	blx	r3
	usart_put_string(USART1, buffer);
  4023e6:	f107 030c 	add.w	r3, r7, #12
  4023ea:	4619      	mov	r1, r3
  4023ec:	4829      	ldr	r0, [pc, #164]	; (402494 <Encoder_Handler+0xc8>)
  4023ee:	4b2a      	ldr	r3, [pc, #168]	; (402498 <Encoder_Handler+0xcc>)
  4023f0:	4798      	blx	r3
			
	volatile uint8_t aVal = pio_get(EN_CLK, PIO_INPUT,  EN_CLK_PIN_MASK);// digitalRead(pinA)?
  4023f2:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4023f6:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4023fa:	4828      	ldr	r0, [pc, #160]	; (40249c <Encoder_Handler+0xd0>)
  4023fc:	4b28      	ldr	r3, [pc, #160]	; (4024a0 <Encoder_Handler+0xd4>)
  4023fe:	4798      	blx	r3
  402400:	4603      	mov	r3, r0
  402402:	b2db      	uxtb	r3, r3
  402404:	72fb      	strb	r3, [r7, #11]
	
	if (pio_get(PIOD, PIO_INPUT,  EN_DT_PIN_MASK)!= aVal) { // Means pin A Changed first  We're Rotating Clockwise
  402406:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  40240a:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40240e:	4823      	ldr	r0, [pc, #140]	; (40249c <Encoder_Handler+0xd0>)
  402410:	4b23      	ldr	r3, [pc, #140]	; (4024a0 <Encoder_Handler+0xd4>)
  402412:	4798      	blx	r3
  402414:	4602      	mov	r2, r0
  402416:	7afb      	ldrb	r3, [r7, #11]
  402418:	b2db      	uxtb	r3, r3
  40241a:	429a      	cmp	r2, r3
  40241c:	d009      	beq.n	402432 <Encoder_Handler+0x66>
		if (encoderPosCount < 100){
  40241e:	4b1a      	ldr	r3, [pc, #104]	; (402488 <Encoder_Handler+0xbc>)
  402420:	681b      	ldr	r3, [r3, #0]
  402422:	2b63      	cmp	r3, #99	; 0x63
  402424:	dc0e      	bgt.n	402444 <Encoder_Handler+0x78>
			encoderPosCount++;
  402426:	4b18      	ldr	r3, [pc, #96]	; (402488 <Encoder_Handler+0xbc>)
  402428:	681b      	ldr	r3, [r3, #0]
  40242a:	3301      	adds	r3, #1
  40242c:	4a16      	ldr	r2, [pc, #88]	; (402488 <Encoder_Handler+0xbc>)
  40242e:	6013      	str	r3, [r2, #0]
  402430:	e008      	b.n	402444 <Encoder_Handler+0x78>
		}
		
	}
		else if (encoderPosCount > 1){// Otherwise B changed first and we're moving CCW
  402432:	4b15      	ldr	r3, [pc, #84]	; (402488 <Encoder_Handler+0xbc>)
  402434:	681b      	ldr	r3, [r3, #0]
  402436:	2b01      	cmp	r3, #1
  402438:	dd04      	ble.n	402444 <Encoder_Handler+0x78>
		encoderPosCount--;
  40243a:	4b13      	ldr	r3, [pc, #76]	; (402488 <Encoder_Handler+0xbc>)
  40243c:	681b      	ldr	r3, [r3, #0]
  40243e:	3b01      	subs	r3, #1
  402440:	4a11      	ldr	r2, [pc, #68]	; (402488 <Encoder_Handler+0xbc>)
  402442:	6013      	str	r3, [r2, #0]
		}
	
	usart_put_string(USART1, "mandando...\r\n");
  402444:	4917      	ldr	r1, [pc, #92]	; (4024a4 <Encoder_Handler+0xd8>)
  402446:	4813      	ldr	r0, [pc, #76]	; (402494 <Encoder_Handler+0xc8>)
  402448:	4b13      	ldr	r3, [pc, #76]	; (402498 <Encoder_Handler+0xcc>)
  40244a:	4798      	blx	r3
	sprintf(buffer, "v %d \n", encoderPosCount);
  40244c:	4b0e      	ldr	r3, [pc, #56]	; (402488 <Encoder_Handler+0xbc>)
  40244e:	681a      	ldr	r2, [r3, #0]
  402450:	f107 030c 	add.w	r3, r7, #12
  402454:	4914      	ldr	r1, [pc, #80]	; (4024a8 <Encoder_Handler+0xdc>)
  402456:	4618      	mov	r0, r3
  402458:	4b0d      	ldr	r3, [pc, #52]	; (402490 <Encoder_Handler+0xc4>)
  40245a:	4798      	blx	r3
	usart_log("encoder", buffer);
  40245c:	f107 030c 	add.w	r3, r7, #12
  402460:	4619      	mov	r1, r3
  402462:	4812      	ldr	r0, [pc, #72]	; (4024ac <Encoder_Handler+0xe0>)
  402464:	4b12      	ldr	r3, [pc, #72]	; (4024b0 <Encoder_Handler+0xe4>)
  402466:	4798      	blx	r3
	usart_put_string(UART3, buffer);
  402468:	f107 030c 	add.w	r3, r7, #12
  40246c:	4619      	mov	r1, r3
  40246e:	4811      	ldr	r0, [pc, #68]	; (4024b4 <Encoder_Handler+0xe8>)
  402470:	4b09      	ldr	r3, [pc, #36]	; (402498 <Encoder_Handler+0xcc>)
  402472:	4798      	blx	r3

	pinALast = aVal;
  402474:	7afb      	ldrb	r3, [r7, #11]
  402476:	b2db      	uxtb	r3, r3
  402478:	461a      	mov	r2, r3
  40247a:	4b0f      	ldr	r3, [pc, #60]	; (4024b8 <Encoder_Handler+0xec>)
  40247c:	601a      	str	r2, [r3, #0]
	
}
  40247e:	bf00      	nop
  402480:	3738      	adds	r7, #56	; 0x38
  402482:	46bd      	mov	sp, r7
  402484:	bd80      	pop	{r7, pc}
  402486:	bf00      	nop
  402488:	20400008 	.word	0x20400008
  40248c:	00407064 	.word	0x00407064
  402490:	004027bd 	.word	0x004027bd
  402494:	40028000 	.word	0x40028000
  402498:	0040203d 	.word	0x0040203d
  40249c:	400e1400 	.word	0x400e1400
  4024a0:	00401009 	.word	0x00401009
  4024a4:	0040707c 	.word	0x0040707c
  4024a8:	0040708c 	.word	0x0040708c
  4024ac:	00407094 	.word	0x00407094
  4024b0:	00402111 	.word	0x00402111
  4024b4:	400e1c00 	.word	0x400e1c00
  4024b8:	20400b0c 	.word	0x20400b0c

004024bc <BUT_init>:

void BUT_init(void){
  4024bc:	b590      	push	{r4, r7, lr}
  4024be:	b083      	sub	sp, #12
  4024c0:	af02      	add	r7, sp, #8
	/* config. pino botao em modo de entrada */
	pmc_enable_periph_clk(BUT_PIO_ID);
  4024c2:	200a      	movs	r0, #10
  4024c4:	4b10      	ldr	r3, [pc, #64]	; (402508 <BUT_init+0x4c>)
  4024c6:	4798      	blx	r3
	pio_set_input(BUT_PIO, BUT_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  4024c8:	2209      	movs	r2, #9
  4024ca:	f44f 6100 	mov.w	r1, #2048	; 0x800
  4024ce:	480f      	ldr	r0, [pc, #60]	; (40250c <BUT_init+0x50>)
  4024d0:	4b0f      	ldr	r3, [pc, #60]	; (402510 <BUT_init+0x54>)
  4024d2:	4798      	blx	r3

	/* config. interrupcao em borda de descida no botao do kit */
	/* indica funcao (but_Handler) a ser chamada quando houver uma interrupo */
	pio_enable_interrupt(BUT_PIO, BUT_PIN_MASK);// INTERRUPCAO
  4024d4:	f44f 6100 	mov.w	r1, #2048	; 0x800
  4024d8:	480c      	ldr	r0, [pc, #48]	; (40250c <BUT_init+0x50>)
  4024da:	4b0e      	ldr	r3, [pc, #56]	; (402514 <BUT_init+0x58>)
  4024dc:	4798      	blx	r3
	pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIN_MASK, PIO_IT_FALL_EDGE, Button_Handler);
  4024de:	4b0e      	ldr	r3, [pc, #56]	; (402518 <BUT_init+0x5c>)
  4024e0:	9300      	str	r3, [sp, #0]
  4024e2:	2350      	movs	r3, #80	; 0x50
  4024e4:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4024e8:	210a      	movs	r1, #10
  4024ea:	4808      	ldr	r0, [pc, #32]	; (40250c <BUT_init+0x50>)
  4024ec:	4c0b      	ldr	r4, [pc, #44]	; (40251c <BUT_init+0x60>)
  4024ee:	47a0      	blx	r4

	/* habilita interrupco do PIO que controla o botao */
	/* e configura sua prioridade                        */
	NVIC_EnableIRQ(BUT_PIO_ID);
  4024f0:	200a      	movs	r0, #10
  4024f2:	4b0b      	ldr	r3, [pc, #44]	; (402520 <BUT_init+0x64>)
  4024f4:	4798      	blx	r3
	NVIC_SetPriority(BUT_PIO_ID, 1);
  4024f6:	2101      	movs	r1, #1
  4024f8:	200a      	movs	r0, #10
  4024fa:	4b0a      	ldr	r3, [pc, #40]	; (402524 <BUT_init+0x68>)
  4024fc:	4798      	blx	r3
	}
  4024fe:	bf00      	nop
  402500:	3704      	adds	r7, #4
  402502:	46bd      	mov	sp, r7
  402504:	bd90      	pop	{r4, r7, pc}
  402506:	bf00      	nop
  402508:	00401875 	.word	0x00401875
  40250c:	400e0e00 	.word	0x400e0e00
  402510:	00401161 	.word	0x00401161
  402514:	0040137d 	.word	0x0040137d
  402518:	00402529 	.word	0x00402529
  40251c:	00401499 	.word	0x00401499
  402520:	00401ca9 	.word	0x00401ca9
  402524:	00401cdd 	.word	0x00401cdd

00402528 <Button_Handler>:
		sprintf(buffer, "flag butt %d \n", flag_but);
		usart_put_string(USART1, buffer);
}
*/
static void Button_Handler(uint32_t id, uint32_t mask)
{
  402528:	b580      	push	{r7, lr}
  40252a:	b08a      	sub	sp, #40	; 0x28
  40252c:	af00      	add	r7, sp, #0
  40252e:	6078      	str	r0, [r7, #4]
  402530:	6039      	str	r1, [r7, #0]
	 but_number++;
  402532:	4b16      	ldr	r3, [pc, #88]	; (40258c <Button_Handler+0x64>)
  402534:	781b      	ldrb	r3, [r3, #0]
  402536:	b2db      	uxtb	r3, r3
  402538:	3301      	adds	r3, #1
  40253a:	b2da      	uxtb	r2, r3
  40253c:	4b13      	ldr	r3, [pc, #76]	; (40258c <Button_Handler+0x64>)
  40253e:	701a      	strb	r2, [r3, #0]
	 char but_temp[32];
	 
	 
	 if (but_number > 2){
  402540:	4b12      	ldr	r3, [pc, #72]	; (40258c <Button_Handler+0x64>)
  402542:	781b      	ldrb	r3, [r3, #0]
  402544:	b2db      	uxtb	r3, r3
  402546:	2b02      	cmp	r3, #2
  402548:	d902      	bls.n	402550 <Button_Handler+0x28>
		 but_number = 0;
  40254a:	4b10      	ldr	r3, [pc, #64]	; (40258c <Button_Handler+0x64>)
  40254c:	2200      	movs	r2, #0
  40254e:	701a      	strb	r2, [r3, #0]
	 }


	sprintf(but_temp, "i %d \n", but_number); // I = instruction
  402550:	4b0e      	ldr	r3, [pc, #56]	; (40258c <Button_Handler+0x64>)
  402552:	781b      	ldrb	r3, [r3, #0]
  402554:	b2db      	uxtb	r3, r3
  402556:	461a      	mov	r2, r3
  402558:	f107 0308 	add.w	r3, r7, #8
  40255c:	490c      	ldr	r1, [pc, #48]	; (402590 <Button_Handler+0x68>)
  40255e:	4618      	mov	r0, r3
  402560:	4b0c      	ldr	r3, [pc, #48]	; (402594 <Button_Handler+0x6c>)
  402562:	4798      	blx	r3
	usart_log("mandando instrucao de botao", but_temp);
  402564:	f107 0308 	add.w	r3, r7, #8
  402568:	4619      	mov	r1, r3
  40256a:	480b      	ldr	r0, [pc, #44]	; (402598 <Button_Handler+0x70>)
  40256c:	4b0b      	ldr	r3, [pc, #44]	; (40259c <Button_Handler+0x74>)
  40256e:	4798      	blx	r3
	usart_put_string(UART3, but_temp);
  402570:	f107 0308 	add.w	r3, r7, #8
  402574:	4619      	mov	r1, r3
  402576:	480a      	ldr	r0, [pc, #40]	; (4025a0 <Button_Handler+0x78>)
  402578:	4b0a      	ldr	r3, [pc, #40]	; (4025a4 <Button_Handler+0x7c>)
  40257a:	4798      	blx	r3
	encoderPosCount = 50;
  40257c:	4b0a      	ldr	r3, [pc, #40]	; (4025a8 <Button_Handler+0x80>)
  40257e:	2232      	movs	r2, #50	; 0x32
  402580:	601a      	str	r2, [r3, #0]

	 
}
  402582:	bf00      	nop
  402584:	3728      	adds	r7, #40	; 0x28
  402586:	46bd      	mov	sp, r7
  402588:	bd80      	pop	{r7, pc}
  40258a:	bf00      	nop
  40258c:	20400a54 	.word	0x20400a54
  402590:	0040709c 	.word	0x0040709c
  402594:	004027bd 	.word	0x004027bd
  402598:	004070a4 	.word	0x004070a4
  40259c:	00402111 	.word	0x00402111
  4025a0:	400e1c00 	.word	0x400e1c00
  4025a4:	0040203d 	.word	0x0040203d
  4025a8:	20400008 	.word	0x20400008

004025ac <main>:


int main (void)
{
  4025ac:	b590      	push	{r4, r7, lr}
  4025ae:	f2ad 4d0c 	subw	sp, sp, #1036	; 0x40c
  4025b2:	af02      	add	r7, sp, #8
	board_init();
  4025b4:	4b29      	ldr	r3, [pc, #164]	; (40265c <main+0xb0>)
  4025b6:	4798      	blx	r3
	sysclk_init();
  4025b8:	4b29      	ldr	r3, [pc, #164]	; (402660 <main+0xb4>)
  4025ba:	4798      	blx	r3
	ioport_init();
  4025bc:	4b29      	ldr	r3, [pc, #164]	; (402664 <main+0xb8>)
  4025be:	4798      	blx	r3
	
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4025c0:	4b29      	ldr	r3, [pc, #164]	; (402668 <main+0xbc>)
  4025c2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4025c6:	605a      	str	r2, [r3, #4]

	delay_init(sysclk_get_cpu_hz());
	SysTick_Config(sysclk_get_cpu_hz() / 1000); // 1 ms
  4025c8:	4b28      	ldr	r3, [pc, #160]	; (40266c <main+0xc0>)
  4025ca:	4798      	blx	r3
  4025cc:	4602      	mov	r2, r0
  4025ce:	4b28      	ldr	r3, [pc, #160]	; (402670 <main+0xc4>)
  4025d0:	fba3 2302 	umull	r2, r3, r3, r2
  4025d4:	099b      	lsrs	r3, r3, #6
  4025d6:	4618      	mov	r0, r3
  4025d8:	4b26      	ldr	r3, [pc, #152]	; (402674 <main+0xc8>)
  4025da:	4798      	blx	r3
	config_console();
  4025dc:	4b26      	ldr	r3, [pc, #152]	; (402678 <main+0xcc>)
  4025de:	4798      	blx	r3
	
	usart_put_string(USART1, "Inicializando...\r\n");
  4025e0:	4926      	ldr	r1, [pc, #152]	; (40267c <main+0xd0>)
  4025e2:	4827      	ldr	r0, [pc, #156]	; (402680 <main+0xd4>)
  4025e4:	4b27      	ldr	r3, [pc, #156]	; (402684 <main+0xd8>)
  4025e6:	4798      	blx	r3
	usart_put_string(USART1, "Config HC05 Client...\r\n");
  4025e8:	4927      	ldr	r1, [pc, #156]	; (402688 <main+0xdc>)
  4025ea:	4825      	ldr	r0, [pc, #148]	; (402680 <main+0xd4>)
  4025ec:	4b25      	ldr	r3, [pc, #148]	; (402684 <main+0xd8>)
  4025ee:	4798      	blx	r3
	hm10_config_client(); 
  4025f0:	4b26      	ldr	r3, [pc, #152]	; (40268c <main+0xe0>)
  4025f2:	4798      	blx	r3
	hm10_client_init();
  4025f4:	4b26      	ldr	r3, [pc, #152]	; (402690 <main+0xe4>)
  4025f6:	4798      	blx	r3
	char buffer[1024];
	pinALast = pio_get(EN_CLK, PIO_INPUT,  EN_CLK_PIN_MASK);
  4025f8:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4025fc:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  402600:	4824      	ldr	r0, [pc, #144]	; (402694 <main+0xe8>)
  402602:	4b25      	ldr	r3, [pc, #148]	; (402698 <main+0xec>)
  402604:	4798      	blx	r3
  402606:	4602      	mov	r2, r0
  402608:	4b24      	ldr	r3, [pc, #144]	; (40269c <main+0xf0>)
  40260a:	601a      	str	r2, [r3, #0]
	Encoder_init();
  40260c:	4b24      	ldr	r3, [pc, #144]	; (4026a0 <main+0xf4>)
  40260e:	4798      	blx	r3
	BUT_init();
  402610:	4b24      	ldr	r3, [pc, #144]	; (4026a4 <main+0xf8>)
  402612:	4798      	blx	r3

	
	g_systimer = 0;
  402614:	4b24      	ldr	r3, [pc, #144]	; (4026a8 <main+0xfc>)
  402616:	2200      	movs	r2, #0
  402618:	601a      	str	r2, [r3, #0]
	encoderPosCount = 50;
  40261a:	4b24      	ldr	r3, [pc, #144]	; (4026ac <main+0x100>)
  40261c:	2232      	movs	r2, #50	; 0x32
  40261e:	601a      	str	r2, [r3, #0]
	//flag_but = 1;
	//
	pmc_enable_periph_clk(ID_PIOA);
  402620:	200a      	movs	r0, #10
  402622:	4b23      	ldr	r3, [pc, #140]	; (4026b0 <main+0x104>)
  402624:	4798      	blx	r3
	pio_set_output(PIOA, 1, 0, 0, 0);
  402626:	2300      	movs	r3, #0
  402628:	9300      	str	r3, [sp, #0]
  40262a:	2300      	movs	r3, #0
  40262c:	2200      	movs	r2, #0
  40262e:	2101      	movs	r1, #1
  402630:	4820      	ldr	r0, [pc, #128]	; (4026b4 <main+0x108>)
  402632:	4c21      	ldr	r4, [pc, #132]	; (4026b8 <main+0x10c>)
  402634:	47a0      	blx	r4
	pio_set_peripheral(PIOA, PIO_PERIPH_B, 1);
  402636:	2201      	movs	r2, #1
  402638:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40263c:	481d      	ldr	r0, [pc, #116]	; (4026b4 <main+0x108>)
  40263e:	4b1f      	ldr	r3, [pc, #124]	; (4026bc <main+0x110>)
  402640:	4798      	blx	r3
	/* inicializa e configura adc */
	
	

	/* Enable clock for DACC */
	sysclk_enable_peripheral_clock(DACC_ID);
  402642:	201e      	movs	r0, #30
  402644:	4b1e      	ldr	r3, [pc, #120]	; (4026c0 <main+0x114>)
  402646:	4798      	blx	r3

	/* Reset DACC registers */
	dacc_reset(DACC_BASE);
  402648:	481e      	ldr	r0, [pc, #120]	; (4026c4 <main+0x118>)
  40264a:	4b1f      	ldr	r3, [pc, #124]	; (4026c8 <main+0x11c>)
  40264c:	4798      	blx	r3
	dacc_enable_channel(DACC_BASE, DACC_CHANNEL);
  40264e:	2100      	movs	r1, #0
  402650:	481c      	ldr	r0, [pc, #112]	; (4026c4 <main+0x118>)
  402652:	4b1e      	ldr	r3, [pc, #120]	; (4026cc <main+0x120>)
  402654:	4798      	blx	r3

		
		
	/* incializa converso ADC */
	//afec_start_software_conversion(AFEC0);
	BUT_init();
  402656:	4b13      	ldr	r3, [pc, #76]	; (4026a4 <main+0xf8>)
  402658:	4798      	blx	r3

	// final ADC
	
	

	while(1) {
  40265a:	e7fe      	b.n	40265a <main+0xae>
  40265c:	00400f35 	.word	0x00400f35
  402660:	00400b01 	.word	0x00400b01
  402664:	00401e51 	.word	0x00401e51
  402668:	400e1850 	.word	0x400e1850
  40266c:	00401e0d 	.word	0x00401e0d
  402670:	10624dd3 	.word	0x10624dd3
  402674:	00401d31 	.word	0x00401d31
  402678:	00402161 	.word	0x00402161
  40267c:	004070c0 	.word	0x004070c0
  402680:	40028000 	.word	0x40028000
  402684:	0040203d 	.word	0x0040203d
  402688:	004070d4 	.word	0x004070d4
  40268c:	004021b5 	.word	0x004021b5
  402690:	00402225 	.word	0x00402225
  402694:	400e1400 	.word	0x400e1400
  402698:	00401009 	.word	0x00401009
  40269c:	20400b0c 	.word	0x20400b0c
  4026a0:	00402361 	.word	0x00402361
  4026a4:	004024bd 	.word	0x004024bd
  4026a8:	20400a50 	.word	0x20400a50
  4026ac:	20400008 	.word	0x20400008
  4026b0:	00401875 	.word	0x00401875
  4026b4:	400e0e00 	.word	0x400e0e00
  4026b8:	004011e1 	.word	0x004011e1
  4026bc:	0040104f 	.word	0x0040104f
  4026c0:	00401e35 	.word	0x00401e35
  4026c4:	40040000 	.word	0x40040000
  4026c8:	0040033d 	.word	0x0040033d
  4026cc:	00400357 	.word	0x00400357

004026d0 <__libc_init_array>:
  4026d0:	b570      	push	{r4, r5, r6, lr}
  4026d2:	4e0f      	ldr	r6, [pc, #60]	; (402710 <__libc_init_array+0x40>)
  4026d4:	4d0f      	ldr	r5, [pc, #60]	; (402714 <__libc_init_array+0x44>)
  4026d6:	1b76      	subs	r6, r6, r5
  4026d8:	10b6      	asrs	r6, r6, #2
  4026da:	bf18      	it	ne
  4026dc:	2400      	movne	r4, #0
  4026de:	d005      	beq.n	4026ec <__libc_init_array+0x1c>
  4026e0:	3401      	adds	r4, #1
  4026e2:	f855 3b04 	ldr.w	r3, [r5], #4
  4026e6:	4798      	blx	r3
  4026e8:	42a6      	cmp	r6, r4
  4026ea:	d1f9      	bne.n	4026e0 <__libc_init_array+0x10>
  4026ec:	4e0a      	ldr	r6, [pc, #40]	; (402718 <__libc_init_array+0x48>)
  4026ee:	4d0b      	ldr	r5, [pc, #44]	; (40271c <__libc_init_array+0x4c>)
  4026f0:	1b76      	subs	r6, r6, r5
  4026f2:	f004 fe41 	bl	407378 <_init>
  4026f6:	10b6      	asrs	r6, r6, #2
  4026f8:	bf18      	it	ne
  4026fa:	2400      	movne	r4, #0
  4026fc:	d006      	beq.n	40270c <__libc_init_array+0x3c>
  4026fe:	3401      	adds	r4, #1
  402700:	f855 3b04 	ldr.w	r3, [r5], #4
  402704:	4798      	blx	r3
  402706:	42a6      	cmp	r6, r4
  402708:	d1f9      	bne.n	4026fe <__libc_init_array+0x2e>
  40270a:	bd70      	pop	{r4, r5, r6, pc}
  40270c:	bd70      	pop	{r4, r5, r6, pc}
  40270e:	bf00      	nop
  402710:	00407384 	.word	0x00407384
  402714:	00407384 	.word	0x00407384
  402718:	0040738c 	.word	0x0040738c
  40271c:	00407384 	.word	0x00407384

00402720 <memset>:
  402720:	b470      	push	{r4, r5, r6}
  402722:	0786      	lsls	r6, r0, #30
  402724:	d046      	beq.n	4027b4 <memset+0x94>
  402726:	1e54      	subs	r4, r2, #1
  402728:	2a00      	cmp	r2, #0
  40272a:	d041      	beq.n	4027b0 <memset+0x90>
  40272c:	b2ca      	uxtb	r2, r1
  40272e:	4603      	mov	r3, r0
  402730:	e002      	b.n	402738 <memset+0x18>
  402732:	f114 34ff 	adds.w	r4, r4, #4294967295
  402736:	d33b      	bcc.n	4027b0 <memset+0x90>
  402738:	f803 2b01 	strb.w	r2, [r3], #1
  40273c:	079d      	lsls	r5, r3, #30
  40273e:	d1f8      	bne.n	402732 <memset+0x12>
  402740:	2c03      	cmp	r4, #3
  402742:	d92e      	bls.n	4027a2 <memset+0x82>
  402744:	b2cd      	uxtb	r5, r1
  402746:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40274a:	2c0f      	cmp	r4, #15
  40274c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  402750:	d919      	bls.n	402786 <memset+0x66>
  402752:	f103 0210 	add.w	r2, r3, #16
  402756:	4626      	mov	r6, r4
  402758:	3e10      	subs	r6, #16
  40275a:	2e0f      	cmp	r6, #15
  40275c:	f842 5c10 	str.w	r5, [r2, #-16]
  402760:	f842 5c0c 	str.w	r5, [r2, #-12]
  402764:	f842 5c08 	str.w	r5, [r2, #-8]
  402768:	f842 5c04 	str.w	r5, [r2, #-4]
  40276c:	f102 0210 	add.w	r2, r2, #16
  402770:	d8f2      	bhi.n	402758 <memset+0x38>
  402772:	f1a4 0210 	sub.w	r2, r4, #16
  402776:	f022 020f 	bic.w	r2, r2, #15
  40277a:	f004 040f 	and.w	r4, r4, #15
  40277e:	3210      	adds	r2, #16
  402780:	2c03      	cmp	r4, #3
  402782:	4413      	add	r3, r2
  402784:	d90d      	bls.n	4027a2 <memset+0x82>
  402786:	461e      	mov	r6, r3
  402788:	4622      	mov	r2, r4
  40278a:	3a04      	subs	r2, #4
  40278c:	2a03      	cmp	r2, #3
  40278e:	f846 5b04 	str.w	r5, [r6], #4
  402792:	d8fa      	bhi.n	40278a <memset+0x6a>
  402794:	1f22      	subs	r2, r4, #4
  402796:	f022 0203 	bic.w	r2, r2, #3
  40279a:	3204      	adds	r2, #4
  40279c:	4413      	add	r3, r2
  40279e:	f004 0403 	and.w	r4, r4, #3
  4027a2:	b12c      	cbz	r4, 4027b0 <memset+0x90>
  4027a4:	b2c9      	uxtb	r1, r1
  4027a6:	441c      	add	r4, r3
  4027a8:	f803 1b01 	strb.w	r1, [r3], #1
  4027ac:	429c      	cmp	r4, r3
  4027ae:	d1fb      	bne.n	4027a8 <memset+0x88>
  4027b0:	bc70      	pop	{r4, r5, r6}
  4027b2:	4770      	bx	lr
  4027b4:	4614      	mov	r4, r2
  4027b6:	4603      	mov	r3, r0
  4027b8:	e7c2      	b.n	402740 <memset+0x20>
  4027ba:	bf00      	nop

004027bc <sprintf>:
  4027bc:	b40e      	push	{r1, r2, r3}
  4027be:	b5f0      	push	{r4, r5, r6, r7, lr}
  4027c0:	b09c      	sub	sp, #112	; 0x70
  4027c2:	ab21      	add	r3, sp, #132	; 0x84
  4027c4:	490f      	ldr	r1, [pc, #60]	; (402804 <sprintf+0x48>)
  4027c6:	f853 2b04 	ldr.w	r2, [r3], #4
  4027ca:	9301      	str	r3, [sp, #4]
  4027cc:	4605      	mov	r5, r0
  4027ce:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  4027d2:	6808      	ldr	r0, [r1, #0]
  4027d4:	9502      	str	r5, [sp, #8]
  4027d6:	f44f 7702 	mov.w	r7, #520	; 0x208
  4027da:	f64f 76ff 	movw	r6, #65535	; 0xffff
  4027de:	a902      	add	r1, sp, #8
  4027e0:	9506      	str	r5, [sp, #24]
  4027e2:	f8ad 7014 	strh.w	r7, [sp, #20]
  4027e6:	9404      	str	r4, [sp, #16]
  4027e8:	9407      	str	r4, [sp, #28]
  4027ea:	f8ad 6016 	strh.w	r6, [sp, #22]
  4027ee:	f000 f895 	bl	40291c <_svfprintf_r>
  4027f2:	9b02      	ldr	r3, [sp, #8]
  4027f4:	2200      	movs	r2, #0
  4027f6:	701a      	strb	r2, [r3, #0]
  4027f8:	b01c      	add	sp, #112	; 0x70
  4027fa:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  4027fe:	b003      	add	sp, #12
  402800:	4770      	bx	lr
  402802:	bf00      	nop
  402804:	2040000c 	.word	0x2040000c
	...

00402840 <strlen>:
  402840:	f890 f000 	pld	[r0]
  402844:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  402848:	f020 0107 	bic.w	r1, r0, #7
  40284c:	f06f 0c00 	mvn.w	ip, #0
  402850:	f010 0407 	ands.w	r4, r0, #7
  402854:	f891 f020 	pld	[r1, #32]
  402858:	f040 8049 	bne.w	4028ee <strlen+0xae>
  40285c:	f04f 0400 	mov.w	r4, #0
  402860:	f06f 0007 	mvn.w	r0, #7
  402864:	e9d1 2300 	ldrd	r2, r3, [r1]
  402868:	f891 f040 	pld	[r1, #64]	; 0x40
  40286c:	f100 0008 	add.w	r0, r0, #8
  402870:	fa82 f24c 	uadd8	r2, r2, ip
  402874:	faa4 f28c 	sel	r2, r4, ip
  402878:	fa83 f34c 	uadd8	r3, r3, ip
  40287c:	faa2 f38c 	sel	r3, r2, ip
  402880:	bb4b      	cbnz	r3, 4028d6 <strlen+0x96>
  402882:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  402886:	fa82 f24c 	uadd8	r2, r2, ip
  40288a:	f100 0008 	add.w	r0, r0, #8
  40288e:	faa4 f28c 	sel	r2, r4, ip
  402892:	fa83 f34c 	uadd8	r3, r3, ip
  402896:	faa2 f38c 	sel	r3, r2, ip
  40289a:	b9e3      	cbnz	r3, 4028d6 <strlen+0x96>
  40289c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4028a0:	fa82 f24c 	uadd8	r2, r2, ip
  4028a4:	f100 0008 	add.w	r0, r0, #8
  4028a8:	faa4 f28c 	sel	r2, r4, ip
  4028ac:	fa83 f34c 	uadd8	r3, r3, ip
  4028b0:	faa2 f38c 	sel	r3, r2, ip
  4028b4:	b97b      	cbnz	r3, 4028d6 <strlen+0x96>
  4028b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4028ba:	f101 0120 	add.w	r1, r1, #32
  4028be:	fa82 f24c 	uadd8	r2, r2, ip
  4028c2:	f100 0008 	add.w	r0, r0, #8
  4028c6:	faa4 f28c 	sel	r2, r4, ip
  4028ca:	fa83 f34c 	uadd8	r3, r3, ip
  4028ce:	faa2 f38c 	sel	r3, r2, ip
  4028d2:	2b00      	cmp	r3, #0
  4028d4:	d0c6      	beq.n	402864 <strlen+0x24>
  4028d6:	2a00      	cmp	r2, #0
  4028d8:	bf04      	itt	eq
  4028da:	3004      	addeq	r0, #4
  4028dc:	461a      	moveq	r2, r3
  4028de:	ba12      	rev	r2, r2
  4028e0:	fab2 f282 	clz	r2, r2
  4028e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4028e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4028ec:	4770      	bx	lr
  4028ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  4028f2:	f004 0503 	and.w	r5, r4, #3
  4028f6:	f1c4 0000 	rsb	r0, r4, #0
  4028fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4028fe:	f014 0f04 	tst.w	r4, #4
  402902:	f891 f040 	pld	[r1, #64]	; 0x40
  402906:	fa0c f505 	lsl.w	r5, ip, r5
  40290a:	ea62 0205 	orn	r2, r2, r5
  40290e:	bf1c      	itt	ne
  402910:	ea63 0305 	ornne	r3, r3, r5
  402914:	4662      	movne	r2, ip
  402916:	f04f 0400 	mov.w	r4, #0
  40291a:	e7a9      	b.n	402870 <strlen+0x30>

0040291c <_svfprintf_r>:
  40291c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402920:	b0c3      	sub	sp, #268	; 0x10c
  402922:	460c      	mov	r4, r1
  402924:	910b      	str	r1, [sp, #44]	; 0x2c
  402926:	4692      	mov	sl, r2
  402928:	930f      	str	r3, [sp, #60]	; 0x3c
  40292a:	900c      	str	r0, [sp, #48]	; 0x30
  40292c:	f002 fa0c 	bl	404d48 <_localeconv_r>
  402930:	6803      	ldr	r3, [r0, #0]
  402932:	931a      	str	r3, [sp, #104]	; 0x68
  402934:	4618      	mov	r0, r3
  402936:	f7ff ff83 	bl	402840 <strlen>
  40293a:	89a3      	ldrh	r3, [r4, #12]
  40293c:	9019      	str	r0, [sp, #100]	; 0x64
  40293e:	0619      	lsls	r1, r3, #24
  402940:	d503      	bpl.n	40294a <_svfprintf_r+0x2e>
  402942:	6923      	ldr	r3, [r4, #16]
  402944:	2b00      	cmp	r3, #0
  402946:	f001 8003 	beq.w	403950 <_svfprintf_r+0x1034>
  40294a:	2300      	movs	r3, #0
  40294c:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  402950:	9313      	str	r3, [sp, #76]	; 0x4c
  402952:	9315      	str	r3, [sp, #84]	; 0x54
  402954:	9314      	str	r3, [sp, #80]	; 0x50
  402956:	9327      	str	r3, [sp, #156]	; 0x9c
  402958:	9326      	str	r3, [sp, #152]	; 0x98
  40295a:	9318      	str	r3, [sp, #96]	; 0x60
  40295c:	931b      	str	r3, [sp, #108]	; 0x6c
  40295e:	9309      	str	r3, [sp, #36]	; 0x24
  402960:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  402964:	46c8      	mov	r8, r9
  402966:	9316      	str	r3, [sp, #88]	; 0x58
  402968:	9317      	str	r3, [sp, #92]	; 0x5c
  40296a:	f89a 3000 	ldrb.w	r3, [sl]
  40296e:	4654      	mov	r4, sl
  402970:	b1e3      	cbz	r3, 4029ac <_svfprintf_r+0x90>
  402972:	2b25      	cmp	r3, #37	; 0x25
  402974:	d102      	bne.n	40297c <_svfprintf_r+0x60>
  402976:	e019      	b.n	4029ac <_svfprintf_r+0x90>
  402978:	2b25      	cmp	r3, #37	; 0x25
  40297a:	d003      	beq.n	402984 <_svfprintf_r+0x68>
  40297c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  402980:	2b00      	cmp	r3, #0
  402982:	d1f9      	bne.n	402978 <_svfprintf_r+0x5c>
  402984:	eba4 050a 	sub.w	r5, r4, sl
  402988:	b185      	cbz	r5, 4029ac <_svfprintf_r+0x90>
  40298a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40298c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40298e:	f8c8 a000 	str.w	sl, [r8]
  402992:	3301      	adds	r3, #1
  402994:	442a      	add	r2, r5
  402996:	2b07      	cmp	r3, #7
  402998:	f8c8 5004 	str.w	r5, [r8, #4]
  40299c:	9227      	str	r2, [sp, #156]	; 0x9c
  40299e:	9326      	str	r3, [sp, #152]	; 0x98
  4029a0:	dc7f      	bgt.n	402aa2 <_svfprintf_r+0x186>
  4029a2:	f108 0808 	add.w	r8, r8, #8
  4029a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4029a8:	442b      	add	r3, r5
  4029aa:	9309      	str	r3, [sp, #36]	; 0x24
  4029ac:	7823      	ldrb	r3, [r4, #0]
  4029ae:	2b00      	cmp	r3, #0
  4029b0:	d07f      	beq.n	402ab2 <_svfprintf_r+0x196>
  4029b2:	2300      	movs	r3, #0
  4029b4:	461a      	mov	r2, r3
  4029b6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4029ba:	4619      	mov	r1, r3
  4029bc:	930d      	str	r3, [sp, #52]	; 0x34
  4029be:	469b      	mov	fp, r3
  4029c0:	f04f 30ff 	mov.w	r0, #4294967295
  4029c4:	7863      	ldrb	r3, [r4, #1]
  4029c6:	900a      	str	r0, [sp, #40]	; 0x28
  4029c8:	f104 0a01 	add.w	sl, r4, #1
  4029cc:	f10a 0a01 	add.w	sl, sl, #1
  4029d0:	f1a3 0020 	sub.w	r0, r3, #32
  4029d4:	2858      	cmp	r0, #88	; 0x58
  4029d6:	f200 83c1 	bhi.w	40315c <_svfprintf_r+0x840>
  4029da:	e8df f010 	tbh	[pc, r0, lsl #1]
  4029de:	0238      	.short	0x0238
  4029e0:	03bf03bf 	.word	0x03bf03bf
  4029e4:	03bf0240 	.word	0x03bf0240
  4029e8:	03bf03bf 	.word	0x03bf03bf
  4029ec:	03bf03bf 	.word	0x03bf03bf
  4029f0:	024503bf 	.word	0x024503bf
  4029f4:	03bf0203 	.word	0x03bf0203
  4029f8:	026b005d 	.word	0x026b005d
  4029fc:	028603bf 	.word	0x028603bf
  402a00:	039d039d 	.word	0x039d039d
  402a04:	039d039d 	.word	0x039d039d
  402a08:	039d039d 	.word	0x039d039d
  402a0c:	039d039d 	.word	0x039d039d
  402a10:	03bf039d 	.word	0x03bf039d
  402a14:	03bf03bf 	.word	0x03bf03bf
  402a18:	03bf03bf 	.word	0x03bf03bf
  402a1c:	03bf03bf 	.word	0x03bf03bf
  402a20:	03bf03bf 	.word	0x03bf03bf
  402a24:	033703bf 	.word	0x033703bf
  402a28:	03bf0357 	.word	0x03bf0357
  402a2c:	03bf0357 	.word	0x03bf0357
  402a30:	03bf03bf 	.word	0x03bf03bf
  402a34:	039803bf 	.word	0x039803bf
  402a38:	03bf03bf 	.word	0x03bf03bf
  402a3c:	03bf03ad 	.word	0x03bf03ad
  402a40:	03bf03bf 	.word	0x03bf03bf
  402a44:	03bf03bf 	.word	0x03bf03bf
  402a48:	03bf0259 	.word	0x03bf0259
  402a4c:	031e03bf 	.word	0x031e03bf
  402a50:	03bf03bf 	.word	0x03bf03bf
  402a54:	03bf03bf 	.word	0x03bf03bf
  402a58:	03bf03bf 	.word	0x03bf03bf
  402a5c:	03bf03bf 	.word	0x03bf03bf
  402a60:	03bf03bf 	.word	0x03bf03bf
  402a64:	02db02c6 	.word	0x02db02c6
  402a68:	03570357 	.word	0x03570357
  402a6c:	028b0357 	.word	0x028b0357
  402a70:	03bf02db 	.word	0x03bf02db
  402a74:	029003bf 	.word	0x029003bf
  402a78:	029d03bf 	.word	0x029d03bf
  402a7c:	02b401cc 	.word	0x02b401cc
  402a80:	03bf0208 	.word	0x03bf0208
  402a84:	03bf01e1 	.word	0x03bf01e1
  402a88:	03bf007e 	.word	0x03bf007e
  402a8c:	020d03bf 	.word	0x020d03bf
  402a90:	980d      	ldr	r0, [sp, #52]	; 0x34
  402a92:	930f      	str	r3, [sp, #60]	; 0x3c
  402a94:	4240      	negs	r0, r0
  402a96:	900d      	str	r0, [sp, #52]	; 0x34
  402a98:	f04b 0b04 	orr.w	fp, fp, #4
  402a9c:	f89a 3000 	ldrb.w	r3, [sl]
  402aa0:	e794      	b.n	4029cc <_svfprintf_r+0xb0>
  402aa2:	aa25      	add	r2, sp, #148	; 0x94
  402aa4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402aa6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402aa8:	f003 f814 	bl	405ad4 <__ssprint_r>
  402aac:	b940      	cbnz	r0, 402ac0 <_svfprintf_r+0x1a4>
  402aae:	46c8      	mov	r8, r9
  402ab0:	e779      	b.n	4029a6 <_svfprintf_r+0x8a>
  402ab2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402ab4:	b123      	cbz	r3, 402ac0 <_svfprintf_r+0x1a4>
  402ab6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ab8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402aba:	aa25      	add	r2, sp, #148	; 0x94
  402abc:	f003 f80a 	bl	405ad4 <__ssprint_r>
  402ac0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402ac2:	899b      	ldrh	r3, [r3, #12]
  402ac4:	f013 0f40 	tst.w	r3, #64	; 0x40
  402ac8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402aca:	bf18      	it	ne
  402acc:	f04f 33ff 	movne.w	r3, #4294967295
  402ad0:	9309      	str	r3, [sp, #36]	; 0x24
  402ad2:	9809      	ldr	r0, [sp, #36]	; 0x24
  402ad4:	b043      	add	sp, #268	; 0x10c
  402ad6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402ada:	f01b 0f20 	tst.w	fp, #32
  402ade:	9311      	str	r3, [sp, #68]	; 0x44
  402ae0:	f040 81dd 	bne.w	402e9e <_svfprintf_r+0x582>
  402ae4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402ae6:	f01b 0f10 	tst.w	fp, #16
  402aea:	4613      	mov	r3, r2
  402aec:	f040 856e 	bne.w	4035cc <_svfprintf_r+0xcb0>
  402af0:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402af4:	f000 856a 	beq.w	4035cc <_svfprintf_r+0xcb0>
  402af8:	8814      	ldrh	r4, [r2, #0]
  402afa:	3204      	adds	r2, #4
  402afc:	2500      	movs	r5, #0
  402afe:	2301      	movs	r3, #1
  402b00:	920f      	str	r2, [sp, #60]	; 0x3c
  402b02:	2700      	movs	r7, #0
  402b04:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402b08:	990a      	ldr	r1, [sp, #40]	; 0x28
  402b0a:	1c4a      	adds	r2, r1, #1
  402b0c:	f000 8265 	beq.w	402fda <_svfprintf_r+0x6be>
  402b10:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  402b14:	9207      	str	r2, [sp, #28]
  402b16:	ea54 0205 	orrs.w	r2, r4, r5
  402b1a:	f040 8264 	bne.w	402fe6 <_svfprintf_r+0x6ca>
  402b1e:	2900      	cmp	r1, #0
  402b20:	f040 843c 	bne.w	40339c <_svfprintf_r+0xa80>
  402b24:	2b00      	cmp	r3, #0
  402b26:	f040 84d7 	bne.w	4034d8 <_svfprintf_r+0xbbc>
  402b2a:	f01b 0301 	ands.w	r3, fp, #1
  402b2e:	930e      	str	r3, [sp, #56]	; 0x38
  402b30:	f000 8604 	beq.w	40373c <_svfprintf_r+0xe20>
  402b34:	ae42      	add	r6, sp, #264	; 0x108
  402b36:	2330      	movs	r3, #48	; 0x30
  402b38:	f806 3d41 	strb.w	r3, [r6, #-65]!
  402b3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402b3e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402b40:	4293      	cmp	r3, r2
  402b42:	bfb8      	it	lt
  402b44:	4613      	movlt	r3, r2
  402b46:	9308      	str	r3, [sp, #32]
  402b48:	2300      	movs	r3, #0
  402b4a:	9312      	str	r3, [sp, #72]	; 0x48
  402b4c:	b117      	cbz	r7, 402b54 <_svfprintf_r+0x238>
  402b4e:	9b08      	ldr	r3, [sp, #32]
  402b50:	3301      	adds	r3, #1
  402b52:	9308      	str	r3, [sp, #32]
  402b54:	9b07      	ldr	r3, [sp, #28]
  402b56:	f013 0302 	ands.w	r3, r3, #2
  402b5a:	9310      	str	r3, [sp, #64]	; 0x40
  402b5c:	d002      	beq.n	402b64 <_svfprintf_r+0x248>
  402b5e:	9b08      	ldr	r3, [sp, #32]
  402b60:	3302      	adds	r3, #2
  402b62:	9308      	str	r3, [sp, #32]
  402b64:	9b07      	ldr	r3, [sp, #28]
  402b66:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  402b6a:	f040 830e 	bne.w	40318a <_svfprintf_r+0x86e>
  402b6e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402b70:	9a08      	ldr	r2, [sp, #32]
  402b72:	eba3 0b02 	sub.w	fp, r3, r2
  402b76:	f1bb 0f00 	cmp.w	fp, #0
  402b7a:	f340 8306 	ble.w	40318a <_svfprintf_r+0x86e>
  402b7e:	f1bb 0f10 	cmp.w	fp, #16
  402b82:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402b84:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402b86:	dd29      	ble.n	402bdc <_svfprintf_r+0x2c0>
  402b88:	4643      	mov	r3, r8
  402b8a:	4621      	mov	r1, r4
  402b8c:	46a8      	mov	r8, r5
  402b8e:	2710      	movs	r7, #16
  402b90:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402b92:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402b94:	e006      	b.n	402ba4 <_svfprintf_r+0x288>
  402b96:	f1ab 0b10 	sub.w	fp, fp, #16
  402b9a:	f1bb 0f10 	cmp.w	fp, #16
  402b9e:	f103 0308 	add.w	r3, r3, #8
  402ba2:	dd18      	ble.n	402bd6 <_svfprintf_r+0x2ba>
  402ba4:	3201      	adds	r2, #1
  402ba6:	48b7      	ldr	r0, [pc, #732]	; (402e84 <_svfprintf_r+0x568>)
  402ba8:	9226      	str	r2, [sp, #152]	; 0x98
  402baa:	3110      	adds	r1, #16
  402bac:	2a07      	cmp	r2, #7
  402bae:	9127      	str	r1, [sp, #156]	; 0x9c
  402bb0:	e883 0081 	stmia.w	r3, {r0, r7}
  402bb4:	ddef      	ble.n	402b96 <_svfprintf_r+0x27a>
  402bb6:	aa25      	add	r2, sp, #148	; 0x94
  402bb8:	4629      	mov	r1, r5
  402bba:	4620      	mov	r0, r4
  402bbc:	f002 ff8a 	bl	405ad4 <__ssprint_r>
  402bc0:	2800      	cmp	r0, #0
  402bc2:	f47f af7d 	bne.w	402ac0 <_svfprintf_r+0x1a4>
  402bc6:	f1ab 0b10 	sub.w	fp, fp, #16
  402bca:	f1bb 0f10 	cmp.w	fp, #16
  402bce:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402bd0:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402bd2:	464b      	mov	r3, r9
  402bd4:	dce6      	bgt.n	402ba4 <_svfprintf_r+0x288>
  402bd6:	4645      	mov	r5, r8
  402bd8:	460c      	mov	r4, r1
  402bda:	4698      	mov	r8, r3
  402bdc:	3201      	adds	r2, #1
  402bde:	4ba9      	ldr	r3, [pc, #676]	; (402e84 <_svfprintf_r+0x568>)
  402be0:	9226      	str	r2, [sp, #152]	; 0x98
  402be2:	445c      	add	r4, fp
  402be4:	2a07      	cmp	r2, #7
  402be6:	9427      	str	r4, [sp, #156]	; 0x9c
  402be8:	e888 0808 	stmia.w	r8, {r3, fp}
  402bec:	f300 8498 	bgt.w	403520 <_svfprintf_r+0xc04>
  402bf0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402bf4:	f108 0808 	add.w	r8, r8, #8
  402bf8:	b177      	cbz	r7, 402c18 <_svfprintf_r+0x2fc>
  402bfa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402bfc:	3301      	adds	r3, #1
  402bfe:	3401      	adds	r4, #1
  402c00:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  402c04:	2201      	movs	r2, #1
  402c06:	2b07      	cmp	r3, #7
  402c08:	9427      	str	r4, [sp, #156]	; 0x9c
  402c0a:	9326      	str	r3, [sp, #152]	; 0x98
  402c0c:	e888 0006 	stmia.w	r8, {r1, r2}
  402c10:	f300 83db 	bgt.w	4033ca <_svfprintf_r+0xaae>
  402c14:	f108 0808 	add.w	r8, r8, #8
  402c18:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402c1a:	b16b      	cbz	r3, 402c38 <_svfprintf_r+0x31c>
  402c1c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c1e:	3301      	adds	r3, #1
  402c20:	3402      	adds	r4, #2
  402c22:	a91e      	add	r1, sp, #120	; 0x78
  402c24:	2202      	movs	r2, #2
  402c26:	2b07      	cmp	r3, #7
  402c28:	9427      	str	r4, [sp, #156]	; 0x9c
  402c2a:	9326      	str	r3, [sp, #152]	; 0x98
  402c2c:	e888 0006 	stmia.w	r8, {r1, r2}
  402c30:	f300 83d6 	bgt.w	4033e0 <_svfprintf_r+0xac4>
  402c34:	f108 0808 	add.w	r8, r8, #8
  402c38:	2d80      	cmp	r5, #128	; 0x80
  402c3a:	f000 8315 	beq.w	403268 <_svfprintf_r+0x94c>
  402c3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402c40:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402c42:	1a9f      	subs	r7, r3, r2
  402c44:	2f00      	cmp	r7, #0
  402c46:	dd36      	ble.n	402cb6 <_svfprintf_r+0x39a>
  402c48:	2f10      	cmp	r7, #16
  402c4a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c4c:	4d8e      	ldr	r5, [pc, #568]	; (402e88 <_svfprintf_r+0x56c>)
  402c4e:	dd27      	ble.n	402ca0 <_svfprintf_r+0x384>
  402c50:	4642      	mov	r2, r8
  402c52:	4621      	mov	r1, r4
  402c54:	46b0      	mov	r8, r6
  402c56:	f04f 0b10 	mov.w	fp, #16
  402c5a:	462e      	mov	r6, r5
  402c5c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402c5e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402c60:	e004      	b.n	402c6c <_svfprintf_r+0x350>
  402c62:	3f10      	subs	r7, #16
  402c64:	2f10      	cmp	r7, #16
  402c66:	f102 0208 	add.w	r2, r2, #8
  402c6a:	dd15      	ble.n	402c98 <_svfprintf_r+0x37c>
  402c6c:	3301      	adds	r3, #1
  402c6e:	3110      	adds	r1, #16
  402c70:	2b07      	cmp	r3, #7
  402c72:	9127      	str	r1, [sp, #156]	; 0x9c
  402c74:	9326      	str	r3, [sp, #152]	; 0x98
  402c76:	e882 0840 	stmia.w	r2, {r6, fp}
  402c7a:	ddf2      	ble.n	402c62 <_svfprintf_r+0x346>
  402c7c:	aa25      	add	r2, sp, #148	; 0x94
  402c7e:	4629      	mov	r1, r5
  402c80:	4620      	mov	r0, r4
  402c82:	f002 ff27 	bl	405ad4 <__ssprint_r>
  402c86:	2800      	cmp	r0, #0
  402c88:	f47f af1a 	bne.w	402ac0 <_svfprintf_r+0x1a4>
  402c8c:	3f10      	subs	r7, #16
  402c8e:	2f10      	cmp	r7, #16
  402c90:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402c92:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c94:	464a      	mov	r2, r9
  402c96:	dce9      	bgt.n	402c6c <_svfprintf_r+0x350>
  402c98:	4635      	mov	r5, r6
  402c9a:	460c      	mov	r4, r1
  402c9c:	4646      	mov	r6, r8
  402c9e:	4690      	mov	r8, r2
  402ca0:	3301      	adds	r3, #1
  402ca2:	443c      	add	r4, r7
  402ca4:	2b07      	cmp	r3, #7
  402ca6:	9427      	str	r4, [sp, #156]	; 0x9c
  402ca8:	9326      	str	r3, [sp, #152]	; 0x98
  402caa:	e888 00a0 	stmia.w	r8, {r5, r7}
  402cae:	f300 8381 	bgt.w	4033b4 <_svfprintf_r+0xa98>
  402cb2:	f108 0808 	add.w	r8, r8, #8
  402cb6:	9b07      	ldr	r3, [sp, #28]
  402cb8:	05df      	lsls	r7, r3, #23
  402cba:	f100 8268 	bmi.w	40318e <_svfprintf_r+0x872>
  402cbe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402cc0:	990e      	ldr	r1, [sp, #56]	; 0x38
  402cc2:	f8c8 6000 	str.w	r6, [r8]
  402cc6:	3301      	adds	r3, #1
  402cc8:	440c      	add	r4, r1
  402cca:	2b07      	cmp	r3, #7
  402ccc:	9427      	str	r4, [sp, #156]	; 0x9c
  402cce:	f8c8 1004 	str.w	r1, [r8, #4]
  402cd2:	9326      	str	r3, [sp, #152]	; 0x98
  402cd4:	f300 834d 	bgt.w	403372 <_svfprintf_r+0xa56>
  402cd8:	f108 0808 	add.w	r8, r8, #8
  402cdc:	9b07      	ldr	r3, [sp, #28]
  402cde:	075b      	lsls	r3, r3, #29
  402ce0:	d53a      	bpl.n	402d58 <_svfprintf_r+0x43c>
  402ce2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402ce4:	9a08      	ldr	r2, [sp, #32]
  402ce6:	1a9d      	subs	r5, r3, r2
  402ce8:	2d00      	cmp	r5, #0
  402cea:	dd35      	ble.n	402d58 <_svfprintf_r+0x43c>
  402cec:	2d10      	cmp	r5, #16
  402cee:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402cf0:	dd20      	ble.n	402d34 <_svfprintf_r+0x418>
  402cf2:	2610      	movs	r6, #16
  402cf4:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  402cf6:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  402cfa:	e004      	b.n	402d06 <_svfprintf_r+0x3ea>
  402cfc:	3d10      	subs	r5, #16
  402cfe:	2d10      	cmp	r5, #16
  402d00:	f108 0808 	add.w	r8, r8, #8
  402d04:	dd16      	ble.n	402d34 <_svfprintf_r+0x418>
  402d06:	3301      	adds	r3, #1
  402d08:	4a5e      	ldr	r2, [pc, #376]	; (402e84 <_svfprintf_r+0x568>)
  402d0a:	9326      	str	r3, [sp, #152]	; 0x98
  402d0c:	3410      	adds	r4, #16
  402d0e:	2b07      	cmp	r3, #7
  402d10:	9427      	str	r4, [sp, #156]	; 0x9c
  402d12:	e888 0044 	stmia.w	r8, {r2, r6}
  402d16:	ddf1      	ble.n	402cfc <_svfprintf_r+0x3e0>
  402d18:	aa25      	add	r2, sp, #148	; 0x94
  402d1a:	4659      	mov	r1, fp
  402d1c:	4638      	mov	r0, r7
  402d1e:	f002 fed9 	bl	405ad4 <__ssprint_r>
  402d22:	2800      	cmp	r0, #0
  402d24:	f47f aecc 	bne.w	402ac0 <_svfprintf_r+0x1a4>
  402d28:	3d10      	subs	r5, #16
  402d2a:	2d10      	cmp	r5, #16
  402d2c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d2e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d30:	46c8      	mov	r8, r9
  402d32:	dce8      	bgt.n	402d06 <_svfprintf_r+0x3ea>
  402d34:	3301      	adds	r3, #1
  402d36:	4a53      	ldr	r2, [pc, #332]	; (402e84 <_svfprintf_r+0x568>)
  402d38:	9326      	str	r3, [sp, #152]	; 0x98
  402d3a:	442c      	add	r4, r5
  402d3c:	2b07      	cmp	r3, #7
  402d3e:	9427      	str	r4, [sp, #156]	; 0x9c
  402d40:	e888 0024 	stmia.w	r8, {r2, r5}
  402d44:	dd08      	ble.n	402d58 <_svfprintf_r+0x43c>
  402d46:	aa25      	add	r2, sp, #148	; 0x94
  402d48:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d4a:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d4c:	f002 fec2 	bl	405ad4 <__ssprint_r>
  402d50:	2800      	cmp	r0, #0
  402d52:	f47f aeb5 	bne.w	402ac0 <_svfprintf_r+0x1a4>
  402d56:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d58:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402d5a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  402d5c:	9908      	ldr	r1, [sp, #32]
  402d5e:	428a      	cmp	r2, r1
  402d60:	bfac      	ite	ge
  402d62:	189b      	addge	r3, r3, r2
  402d64:	185b      	addlt	r3, r3, r1
  402d66:	9309      	str	r3, [sp, #36]	; 0x24
  402d68:	2c00      	cmp	r4, #0
  402d6a:	f040 830d 	bne.w	403388 <_svfprintf_r+0xa6c>
  402d6e:	2300      	movs	r3, #0
  402d70:	9326      	str	r3, [sp, #152]	; 0x98
  402d72:	46c8      	mov	r8, r9
  402d74:	e5f9      	b.n	40296a <_svfprintf_r+0x4e>
  402d76:	9311      	str	r3, [sp, #68]	; 0x44
  402d78:	f01b 0320 	ands.w	r3, fp, #32
  402d7c:	f040 81e3 	bne.w	403146 <_svfprintf_r+0x82a>
  402d80:	f01b 0210 	ands.w	r2, fp, #16
  402d84:	f040 842e 	bne.w	4035e4 <_svfprintf_r+0xcc8>
  402d88:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  402d8c:	f000 842a 	beq.w	4035e4 <_svfprintf_r+0xcc8>
  402d90:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402d92:	4613      	mov	r3, r2
  402d94:	460a      	mov	r2, r1
  402d96:	3204      	adds	r2, #4
  402d98:	880c      	ldrh	r4, [r1, #0]
  402d9a:	920f      	str	r2, [sp, #60]	; 0x3c
  402d9c:	2500      	movs	r5, #0
  402d9e:	e6b0      	b.n	402b02 <_svfprintf_r+0x1e6>
  402da0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402da2:	9311      	str	r3, [sp, #68]	; 0x44
  402da4:	6816      	ldr	r6, [r2, #0]
  402da6:	2400      	movs	r4, #0
  402da8:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  402dac:	1d15      	adds	r5, r2, #4
  402dae:	2e00      	cmp	r6, #0
  402db0:	f000 86a7 	beq.w	403b02 <_svfprintf_r+0x11e6>
  402db4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402db6:	1c53      	adds	r3, r2, #1
  402db8:	f000 8609 	beq.w	4039ce <_svfprintf_r+0x10b2>
  402dbc:	4621      	mov	r1, r4
  402dbe:	4630      	mov	r0, r6
  402dc0:	f002 fa86 	bl	4052d0 <memchr>
  402dc4:	2800      	cmp	r0, #0
  402dc6:	f000 86e1 	beq.w	403b8c <_svfprintf_r+0x1270>
  402dca:	1b83      	subs	r3, r0, r6
  402dcc:	930e      	str	r3, [sp, #56]	; 0x38
  402dce:	940a      	str	r4, [sp, #40]	; 0x28
  402dd0:	950f      	str	r5, [sp, #60]	; 0x3c
  402dd2:	f8cd b01c 	str.w	fp, [sp, #28]
  402dd6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402dda:	9308      	str	r3, [sp, #32]
  402ddc:	9412      	str	r4, [sp, #72]	; 0x48
  402dde:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402de2:	e6b3      	b.n	402b4c <_svfprintf_r+0x230>
  402de4:	f89a 3000 	ldrb.w	r3, [sl]
  402de8:	2201      	movs	r2, #1
  402dea:	212b      	movs	r1, #43	; 0x2b
  402dec:	e5ee      	b.n	4029cc <_svfprintf_r+0xb0>
  402dee:	f04b 0b20 	orr.w	fp, fp, #32
  402df2:	f89a 3000 	ldrb.w	r3, [sl]
  402df6:	e5e9      	b.n	4029cc <_svfprintf_r+0xb0>
  402df8:	9311      	str	r3, [sp, #68]	; 0x44
  402dfa:	2a00      	cmp	r2, #0
  402dfc:	f040 8795 	bne.w	403d2a <_svfprintf_r+0x140e>
  402e00:	4b22      	ldr	r3, [pc, #136]	; (402e8c <_svfprintf_r+0x570>)
  402e02:	9318      	str	r3, [sp, #96]	; 0x60
  402e04:	f01b 0f20 	tst.w	fp, #32
  402e08:	f040 8111 	bne.w	40302e <_svfprintf_r+0x712>
  402e0c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402e0e:	f01b 0f10 	tst.w	fp, #16
  402e12:	4613      	mov	r3, r2
  402e14:	f040 83e1 	bne.w	4035da <_svfprintf_r+0xcbe>
  402e18:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402e1c:	f000 83dd 	beq.w	4035da <_svfprintf_r+0xcbe>
  402e20:	3304      	adds	r3, #4
  402e22:	8814      	ldrh	r4, [r2, #0]
  402e24:	930f      	str	r3, [sp, #60]	; 0x3c
  402e26:	2500      	movs	r5, #0
  402e28:	f01b 0f01 	tst.w	fp, #1
  402e2c:	f000 810c 	beq.w	403048 <_svfprintf_r+0x72c>
  402e30:	ea54 0305 	orrs.w	r3, r4, r5
  402e34:	f000 8108 	beq.w	403048 <_svfprintf_r+0x72c>
  402e38:	2330      	movs	r3, #48	; 0x30
  402e3a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  402e3e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  402e42:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  402e46:	f04b 0b02 	orr.w	fp, fp, #2
  402e4a:	2302      	movs	r3, #2
  402e4c:	e659      	b.n	402b02 <_svfprintf_r+0x1e6>
  402e4e:	f89a 3000 	ldrb.w	r3, [sl]
  402e52:	2900      	cmp	r1, #0
  402e54:	f47f adba 	bne.w	4029cc <_svfprintf_r+0xb0>
  402e58:	2201      	movs	r2, #1
  402e5a:	2120      	movs	r1, #32
  402e5c:	e5b6      	b.n	4029cc <_svfprintf_r+0xb0>
  402e5e:	f04b 0b01 	orr.w	fp, fp, #1
  402e62:	f89a 3000 	ldrb.w	r3, [sl]
  402e66:	e5b1      	b.n	4029cc <_svfprintf_r+0xb0>
  402e68:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  402e6a:	6823      	ldr	r3, [r4, #0]
  402e6c:	930d      	str	r3, [sp, #52]	; 0x34
  402e6e:	4618      	mov	r0, r3
  402e70:	2800      	cmp	r0, #0
  402e72:	4623      	mov	r3, r4
  402e74:	f103 0304 	add.w	r3, r3, #4
  402e78:	f6ff ae0a 	blt.w	402a90 <_svfprintf_r+0x174>
  402e7c:	930f      	str	r3, [sp, #60]	; 0x3c
  402e7e:	f89a 3000 	ldrb.w	r3, [sl]
  402e82:	e5a3      	b.n	4029cc <_svfprintf_r+0xb0>
  402e84:	00407134 	.word	0x00407134
  402e88:	00407144 	.word	0x00407144
  402e8c:	00407114 	.word	0x00407114
  402e90:	f04b 0b10 	orr.w	fp, fp, #16
  402e94:	f01b 0f20 	tst.w	fp, #32
  402e98:	9311      	str	r3, [sp, #68]	; 0x44
  402e9a:	f43f ae23 	beq.w	402ae4 <_svfprintf_r+0x1c8>
  402e9e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402ea0:	3507      	adds	r5, #7
  402ea2:	f025 0307 	bic.w	r3, r5, #7
  402ea6:	f103 0208 	add.w	r2, r3, #8
  402eaa:	e9d3 4500 	ldrd	r4, r5, [r3]
  402eae:	920f      	str	r2, [sp, #60]	; 0x3c
  402eb0:	2301      	movs	r3, #1
  402eb2:	e626      	b.n	402b02 <_svfprintf_r+0x1e6>
  402eb4:	f89a 3000 	ldrb.w	r3, [sl]
  402eb8:	2b2a      	cmp	r3, #42	; 0x2a
  402eba:	f10a 0401 	add.w	r4, sl, #1
  402ebe:	f000 8727 	beq.w	403d10 <_svfprintf_r+0x13f4>
  402ec2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402ec6:	2809      	cmp	r0, #9
  402ec8:	46a2      	mov	sl, r4
  402eca:	f200 86ad 	bhi.w	403c28 <_svfprintf_r+0x130c>
  402ece:	2300      	movs	r3, #0
  402ed0:	461c      	mov	r4, r3
  402ed2:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402ed6:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402eda:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402ede:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402ee2:	2809      	cmp	r0, #9
  402ee4:	d9f5      	bls.n	402ed2 <_svfprintf_r+0x5b6>
  402ee6:	940a      	str	r4, [sp, #40]	; 0x28
  402ee8:	e572      	b.n	4029d0 <_svfprintf_r+0xb4>
  402eea:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  402eee:	f89a 3000 	ldrb.w	r3, [sl]
  402ef2:	e56b      	b.n	4029cc <_svfprintf_r+0xb0>
  402ef4:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  402ef8:	f89a 3000 	ldrb.w	r3, [sl]
  402efc:	e566      	b.n	4029cc <_svfprintf_r+0xb0>
  402efe:	f89a 3000 	ldrb.w	r3, [sl]
  402f02:	2b6c      	cmp	r3, #108	; 0x6c
  402f04:	bf03      	ittte	eq
  402f06:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  402f0a:	f04b 0b20 	orreq.w	fp, fp, #32
  402f0e:	f10a 0a01 	addeq.w	sl, sl, #1
  402f12:	f04b 0b10 	orrne.w	fp, fp, #16
  402f16:	e559      	b.n	4029cc <_svfprintf_r+0xb0>
  402f18:	2a00      	cmp	r2, #0
  402f1a:	f040 8711 	bne.w	403d40 <_svfprintf_r+0x1424>
  402f1e:	f01b 0f20 	tst.w	fp, #32
  402f22:	f040 84f9 	bne.w	403918 <_svfprintf_r+0xffc>
  402f26:	f01b 0f10 	tst.w	fp, #16
  402f2a:	f040 84ac 	bne.w	403886 <_svfprintf_r+0xf6a>
  402f2e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402f32:	f000 84a8 	beq.w	403886 <_svfprintf_r+0xf6a>
  402f36:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402f38:	6813      	ldr	r3, [r2, #0]
  402f3a:	3204      	adds	r2, #4
  402f3c:	920f      	str	r2, [sp, #60]	; 0x3c
  402f3e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  402f42:	801a      	strh	r2, [r3, #0]
  402f44:	e511      	b.n	40296a <_svfprintf_r+0x4e>
  402f46:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402f48:	4bb3      	ldr	r3, [pc, #716]	; (403218 <_svfprintf_r+0x8fc>)
  402f4a:	680c      	ldr	r4, [r1, #0]
  402f4c:	9318      	str	r3, [sp, #96]	; 0x60
  402f4e:	2230      	movs	r2, #48	; 0x30
  402f50:	2378      	movs	r3, #120	; 0x78
  402f52:	3104      	adds	r1, #4
  402f54:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  402f58:	9311      	str	r3, [sp, #68]	; 0x44
  402f5a:	f04b 0b02 	orr.w	fp, fp, #2
  402f5e:	910f      	str	r1, [sp, #60]	; 0x3c
  402f60:	2500      	movs	r5, #0
  402f62:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  402f66:	2302      	movs	r3, #2
  402f68:	e5cb      	b.n	402b02 <_svfprintf_r+0x1e6>
  402f6a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402f6c:	9311      	str	r3, [sp, #68]	; 0x44
  402f6e:	680a      	ldr	r2, [r1, #0]
  402f70:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402f74:	2300      	movs	r3, #0
  402f76:	460a      	mov	r2, r1
  402f78:	461f      	mov	r7, r3
  402f7a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402f7e:	3204      	adds	r2, #4
  402f80:	2301      	movs	r3, #1
  402f82:	9308      	str	r3, [sp, #32]
  402f84:	f8cd b01c 	str.w	fp, [sp, #28]
  402f88:	970a      	str	r7, [sp, #40]	; 0x28
  402f8a:	9712      	str	r7, [sp, #72]	; 0x48
  402f8c:	920f      	str	r2, [sp, #60]	; 0x3c
  402f8e:	930e      	str	r3, [sp, #56]	; 0x38
  402f90:	ae28      	add	r6, sp, #160	; 0xa0
  402f92:	e5df      	b.n	402b54 <_svfprintf_r+0x238>
  402f94:	9311      	str	r3, [sp, #68]	; 0x44
  402f96:	2a00      	cmp	r2, #0
  402f98:	f040 86ea 	bne.w	403d70 <_svfprintf_r+0x1454>
  402f9c:	f01b 0f20 	tst.w	fp, #32
  402fa0:	d15d      	bne.n	40305e <_svfprintf_r+0x742>
  402fa2:	f01b 0f10 	tst.w	fp, #16
  402fa6:	f040 8308 	bne.w	4035ba <_svfprintf_r+0xc9e>
  402faa:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402fae:	f000 8304 	beq.w	4035ba <_svfprintf_r+0xc9e>
  402fb2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402fb4:	f9b1 4000 	ldrsh.w	r4, [r1]
  402fb8:	3104      	adds	r1, #4
  402fba:	17e5      	asrs	r5, r4, #31
  402fbc:	4622      	mov	r2, r4
  402fbe:	462b      	mov	r3, r5
  402fc0:	910f      	str	r1, [sp, #60]	; 0x3c
  402fc2:	2a00      	cmp	r2, #0
  402fc4:	f173 0300 	sbcs.w	r3, r3, #0
  402fc8:	db58      	blt.n	40307c <_svfprintf_r+0x760>
  402fca:	990a      	ldr	r1, [sp, #40]	; 0x28
  402fcc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402fd0:	1c4a      	adds	r2, r1, #1
  402fd2:	f04f 0301 	mov.w	r3, #1
  402fd6:	f47f ad9b 	bne.w	402b10 <_svfprintf_r+0x1f4>
  402fda:	ea54 0205 	orrs.w	r2, r4, r5
  402fde:	f000 81df 	beq.w	4033a0 <_svfprintf_r+0xa84>
  402fe2:	f8cd b01c 	str.w	fp, [sp, #28]
  402fe6:	2b01      	cmp	r3, #1
  402fe8:	f000 827b 	beq.w	4034e2 <_svfprintf_r+0xbc6>
  402fec:	2b02      	cmp	r3, #2
  402fee:	f040 8206 	bne.w	4033fe <_svfprintf_r+0xae2>
  402ff2:	9818      	ldr	r0, [sp, #96]	; 0x60
  402ff4:	464e      	mov	r6, r9
  402ff6:	0923      	lsrs	r3, r4, #4
  402ff8:	f004 010f 	and.w	r1, r4, #15
  402ffc:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  403000:	092a      	lsrs	r2, r5, #4
  403002:	461c      	mov	r4, r3
  403004:	4615      	mov	r5, r2
  403006:	5c43      	ldrb	r3, [r0, r1]
  403008:	f806 3d01 	strb.w	r3, [r6, #-1]!
  40300c:	ea54 0305 	orrs.w	r3, r4, r5
  403010:	d1f1      	bne.n	402ff6 <_svfprintf_r+0x6da>
  403012:	eba9 0306 	sub.w	r3, r9, r6
  403016:	930e      	str	r3, [sp, #56]	; 0x38
  403018:	e590      	b.n	402b3c <_svfprintf_r+0x220>
  40301a:	9311      	str	r3, [sp, #68]	; 0x44
  40301c:	2a00      	cmp	r2, #0
  40301e:	f040 86a3 	bne.w	403d68 <_svfprintf_r+0x144c>
  403022:	4b7e      	ldr	r3, [pc, #504]	; (40321c <_svfprintf_r+0x900>)
  403024:	9318      	str	r3, [sp, #96]	; 0x60
  403026:	f01b 0f20 	tst.w	fp, #32
  40302a:	f43f aeef 	beq.w	402e0c <_svfprintf_r+0x4f0>
  40302e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403030:	3507      	adds	r5, #7
  403032:	f025 0307 	bic.w	r3, r5, #7
  403036:	f103 0208 	add.w	r2, r3, #8
  40303a:	f01b 0f01 	tst.w	fp, #1
  40303e:	920f      	str	r2, [sp, #60]	; 0x3c
  403040:	e9d3 4500 	ldrd	r4, r5, [r3]
  403044:	f47f aef4 	bne.w	402e30 <_svfprintf_r+0x514>
  403048:	2302      	movs	r3, #2
  40304a:	e55a      	b.n	402b02 <_svfprintf_r+0x1e6>
  40304c:	9311      	str	r3, [sp, #68]	; 0x44
  40304e:	2a00      	cmp	r2, #0
  403050:	f040 8686 	bne.w	403d60 <_svfprintf_r+0x1444>
  403054:	f04b 0b10 	orr.w	fp, fp, #16
  403058:	f01b 0f20 	tst.w	fp, #32
  40305c:	d0a1      	beq.n	402fa2 <_svfprintf_r+0x686>
  40305e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403060:	3507      	adds	r5, #7
  403062:	f025 0507 	bic.w	r5, r5, #7
  403066:	e9d5 2300 	ldrd	r2, r3, [r5]
  40306a:	2a00      	cmp	r2, #0
  40306c:	f105 0108 	add.w	r1, r5, #8
  403070:	461d      	mov	r5, r3
  403072:	f173 0300 	sbcs.w	r3, r3, #0
  403076:	910f      	str	r1, [sp, #60]	; 0x3c
  403078:	4614      	mov	r4, r2
  40307a:	daa6      	bge.n	402fca <_svfprintf_r+0x6ae>
  40307c:	272d      	movs	r7, #45	; 0x2d
  40307e:	4264      	negs	r4, r4
  403080:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  403084:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403088:	2301      	movs	r3, #1
  40308a:	e53d      	b.n	402b08 <_svfprintf_r+0x1ec>
  40308c:	9311      	str	r3, [sp, #68]	; 0x44
  40308e:	2a00      	cmp	r2, #0
  403090:	f040 8662 	bne.w	403d58 <_svfprintf_r+0x143c>
  403094:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403096:	3507      	adds	r5, #7
  403098:	f025 0307 	bic.w	r3, r5, #7
  40309c:	f103 0208 	add.w	r2, r3, #8
  4030a0:	920f      	str	r2, [sp, #60]	; 0x3c
  4030a2:	681a      	ldr	r2, [r3, #0]
  4030a4:	9215      	str	r2, [sp, #84]	; 0x54
  4030a6:	685b      	ldr	r3, [r3, #4]
  4030a8:	9314      	str	r3, [sp, #80]	; 0x50
  4030aa:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4030ac:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4030ae:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  4030b2:	4628      	mov	r0, r5
  4030b4:	4621      	mov	r1, r4
  4030b6:	f04f 32ff 	mov.w	r2, #4294967295
  4030ba:	4b59      	ldr	r3, [pc, #356]	; (403220 <_svfprintf_r+0x904>)
  4030bc:	f003 fdd0 	bl	406c60 <__aeabi_dcmpun>
  4030c0:	2800      	cmp	r0, #0
  4030c2:	f040 834a 	bne.w	40375a <_svfprintf_r+0xe3e>
  4030c6:	4628      	mov	r0, r5
  4030c8:	4621      	mov	r1, r4
  4030ca:	f04f 32ff 	mov.w	r2, #4294967295
  4030ce:	4b54      	ldr	r3, [pc, #336]	; (403220 <_svfprintf_r+0x904>)
  4030d0:	f003 fda8 	bl	406c24 <__aeabi_dcmple>
  4030d4:	2800      	cmp	r0, #0
  4030d6:	f040 8340 	bne.w	40375a <_svfprintf_r+0xe3e>
  4030da:	a815      	add	r0, sp, #84	; 0x54
  4030dc:	c80d      	ldmia	r0, {r0, r2, r3}
  4030de:	9914      	ldr	r1, [sp, #80]	; 0x50
  4030e0:	f003 fd96 	bl	406c10 <__aeabi_dcmplt>
  4030e4:	2800      	cmp	r0, #0
  4030e6:	f040 8530 	bne.w	403b4a <_svfprintf_r+0x122e>
  4030ea:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4030ee:	4e4d      	ldr	r6, [pc, #308]	; (403224 <_svfprintf_r+0x908>)
  4030f0:	4b4d      	ldr	r3, [pc, #308]	; (403228 <_svfprintf_r+0x90c>)
  4030f2:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  4030f6:	9007      	str	r0, [sp, #28]
  4030f8:	9811      	ldr	r0, [sp, #68]	; 0x44
  4030fa:	2203      	movs	r2, #3
  4030fc:	2100      	movs	r1, #0
  4030fe:	9208      	str	r2, [sp, #32]
  403100:	910a      	str	r1, [sp, #40]	; 0x28
  403102:	2847      	cmp	r0, #71	; 0x47
  403104:	bfd8      	it	le
  403106:	461e      	movle	r6, r3
  403108:	920e      	str	r2, [sp, #56]	; 0x38
  40310a:	9112      	str	r1, [sp, #72]	; 0x48
  40310c:	e51e      	b.n	402b4c <_svfprintf_r+0x230>
  40310e:	f04b 0b08 	orr.w	fp, fp, #8
  403112:	f89a 3000 	ldrb.w	r3, [sl]
  403116:	e459      	b.n	4029cc <_svfprintf_r+0xb0>
  403118:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40311c:	2300      	movs	r3, #0
  40311e:	461c      	mov	r4, r3
  403120:	f81a 3b01 	ldrb.w	r3, [sl], #1
  403124:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  403128:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40312c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403130:	2809      	cmp	r0, #9
  403132:	d9f5      	bls.n	403120 <_svfprintf_r+0x804>
  403134:	940d      	str	r4, [sp, #52]	; 0x34
  403136:	e44b      	b.n	4029d0 <_svfprintf_r+0xb4>
  403138:	f04b 0b10 	orr.w	fp, fp, #16
  40313c:	9311      	str	r3, [sp, #68]	; 0x44
  40313e:	f01b 0320 	ands.w	r3, fp, #32
  403142:	f43f ae1d 	beq.w	402d80 <_svfprintf_r+0x464>
  403146:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403148:	3507      	adds	r5, #7
  40314a:	f025 0307 	bic.w	r3, r5, #7
  40314e:	f103 0208 	add.w	r2, r3, #8
  403152:	e9d3 4500 	ldrd	r4, r5, [r3]
  403156:	920f      	str	r2, [sp, #60]	; 0x3c
  403158:	2300      	movs	r3, #0
  40315a:	e4d2      	b.n	402b02 <_svfprintf_r+0x1e6>
  40315c:	9311      	str	r3, [sp, #68]	; 0x44
  40315e:	2a00      	cmp	r2, #0
  403160:	f040 85e7 	bne.w	403d32 <_svfprintf_r+0x1416>
  403164:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403166:	2a00      	cmp	r2, #0
  403168:	f43f aca3 	beq.w	402ab2 <_svfprintf_r+0x196>
  40316c:	2300      	movs	r3, #0
  40316e:	2101      	movs	r1, #1
  403170:	461f      	mov	r7, r3
  403172:	9108      	str	r1, [sp, #32]
  403174:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  403178:	f8cd b01c 	str.w	fp, [sp, #28]
  40317c:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403180:	930a      	str	r3, [sp, #40]	; 0x28
  403182:	9312      	str	r3, [sp, #72]	; 0x48
  403184:	910e      	str	r1, [sp, #56]	; 0x38
  403186:	ae28      	add	r6, sp, #160	; 0xa0
  403188:	e4e4      	b.n	402b54 <_svfprintf_r+0x238>
  40318a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40318c:	e534      	b.n	402bf8 <_svfprintf_r+0x2dc>
  40318e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403190:	2b65      	cmp	r3, #101	; 0x65
  403192:	f340 80a7 	ble.w	4032e4 <_svfprintf_r+0x9c8>
  403196:	a815      	add	r0, sp, #84	; 0x54
  403198:	c80d      	ldmia	r0, {r0, r2, r3}
  40319a:	9914      	ldr	r1, [sp, #80]	; 0x50
  40319c:	f003 fd2e 	bl	406bfc <__aeabi_dcmpeq>
  4031a0:	2800      	cmp	r0, #0
  4031a2:	f000 8150 	beq.w	403446 <_svfprintf_r+0xb2a>
  4031a6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4031a8:	4a20      	ldr	r2, [pc, #128]	; (40322c <_svfprintf_r+0x910>)
  4031aa:	f8c8 2000 	str.w	r2, [r8]
  4031ae:	3301      	adds	r3, #1
  4031b0:	3401      	adds	r4, #1
  4031b2:	2201      	movs	r2, #1
  4031b4:	2b07      	cmp	r3, #7
  4031b6:	9427      	str	r4, [sp, #156]	; 0x9c
  4031b8:	9326      	str	r3, [sp, #152]	; 0x98
  4031ba:	f8c8 2004 	str.w	r2, [r8, #4]
  4031be:	f300 836a 	bgt.w	403896 <_svfprintf_r+0xf7a>
  4031c2:	f108 0808 	add.w	r8, r8, #8
  4031c6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4031c8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4031ca:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4031cc:	4293      	cmp	r3, r2
  4031ce:	db03      	blt.n	4031d8 <_svfprintf_r+0x8bc>
  4031d0:	9b07      	ldr	r3, [sp, #28]
  4031d2:	07dd      	lsls	r5, r3, #31
  4031d4:	f57f ad82 	bpl.w	402cdc <_svfprintf_r+0x3c0>
  4031d8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4031da:	9919      	ldr	r1, [sp, #100]	; 0x64
  4031dc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4031de:	f8c8 2000 	str.w	r2, [r8]
  4031e2:	3301      	adds	r3, #1
  4031e4:	440c      	add	r4, r1
  4031e6:	2b07      	cmp	r3, #7
  4031e8:	f8c8 1004 	str.w	r1, [r8, #4]
  4031ec:	9427      	str	r4, [sp, #156]	; 0x9c
  4031ee:	9326      	str	r3, [sp, #152]	; 0x98
  4031f0:	f300 839e 	bgt.w	403930 <_svfprintf_r+0x1014>
  4031f4:	f108 0808 	add.w	r8, r8, #8
  4031f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4031fa:	1e5e      	subs	r6, r3, #1
  4031fc:	2e00      	cmp	r6, #0
  4031fe:	f77f ad6d 	ble.w	402cdc <_svfprintf_r+0x3c0>
  403202:	2e10      	cmp	r6, #16
  403204:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403206:	4d0a      	ldr	r5, [pc, #40]	; (403230 <_svfprintf_r+0x914>)
  403208:	f340 81f5 	ble.w	4035f6 <_svfprintf_r+0xcda>
  40320c:	4622      	mov	r2, r4
  40320e:	2710      	movs	r7, #16
  403210:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403214:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  403216:	e013      	b.n	403240 <_svfprintf_r+0x924>
  403218:	00407114 	.word	0x00407114
  40321c:	00407100 	.word	0x00407100
  403220:	7fefffff 	.word	0x7fefffff
  403224:	004070f4 	.word	0x004070f4
  403228:	004070f0 	.word	0x004070f0
  40322c:	00407130 	.word	0x00407130
  403230:	00407144 	.word	0x00407144
  403234:	f108 0808 	add.w	r8, r8, #8
  403238:	3e10      	subs	r6, #16
  40323a:	2e10      	cmp	r6, #16
  40323c:	f340 81da 	ble.w	4035f4 <_svfprintf_r+0xcd8>
  403240:	3301      	adds	r3, #1
  403242:	3210      	adds	r2, #16
  403244:	2b07      	cmp	r3, #7
  403246:	9227      	str	r2, [sp, #156]	; 0x9c
  403248:	9326      	str	r3, [sp, #152]	; 0x98
  40324a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40324e:	ddf1      	ble.n	403234 <_svfprintf_r+0x918>
  403250:	aa25      	add	r2, sp, #148	; 0x94
  403252:	4621      	mov	r1, r4
  403254:	4658      	mov	r0, fp
  403256:	f002 fc3d 	bl	405ad4 <__ssprint_r>
  40325a:	2800      	cmp	r0, #0
  40325c:	f47f ac30 	bne.w	402ac0 <_svfprintf_r+0x1a4>
  403260:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403262:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403264:	46c8      	mov	r8, r9
  403266:	e7e7      	b.n	403238 <_svfprintf_r+0x91c>
  403268:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40326a:	9a08      	ldr	r2, [sp, #32]
  40326c:	1a9f      	subs	r7, r3, r2
  40326e:	2f00      	cmp	r7, #0
  403270:	f77f ace5 	ble.w	402c3e <_svfprintf_r+0x322>
  403274:	2f10      	cmp	r7, #16
  403276:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403278:	4db6      	ldr	r5, [pc, #728]	; (403554 <_svfprintf_r+0xc38>)
  40327a:	dd27      	ble.n	4032cc <_svfprintf_r+0x9b0>
  40327c:	4642      	mov	r2, r8
  40327e:	4621      	mov	r1, r4
  403280:	46b0      	mov	r8, r6
  403282:	f04f 0b10 	mov.w	fp, #16
  403286:	462e      	mov	r6, r5
  403288:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40328a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40328c:	e004      	b.n	403298 <_svfprintf_r+0x97c>
  40328e:	3f10      	subs	r7, #16
  403290:	2f10      	cmp	r7, #16
  403292:	f102 0208 	add.w	r2, r2, #8
  403296:	dd15      	ble.n	4032c4 <_svfprintf_r+0x9a8>
  403298:	3301      	adds	r3, #1
  40329a:	3110      	adds	r1, #16
  40329c:	2b07      	cmp	r3, #7
  40329e:	9127      	str	r1, [sp, #156]	; 0x9c
  4032a0:	9326      	str	r3, [sp, #152]	; 0x98
  4032a2:	e882 0840 	stmia.w	r2, {r6, fp}
  4032a6:	ddf2      	ble.n	40328e <_svfprintf_r+0x972>
  4032a8:	aa25      	add	r2, sp, #148	; 0x94
  4032aa:	4629      	mov	r1, r5
  4032ac:	4620      	mov	r0, r4
  4032ae:	f002 fc11 	bl	405ad4 <__ssprint_r>
  4032b2:	2800      	cmp	r0, #0
  4032b4:	f47f ac04 	bne.w	402ac0 <_svfprintf_r+0x1a4>
  4032b8:	3f10      	subs	r7, #16
  4032ba:	2f10      	cmp	r7, #16
  4032bc:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4032be:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4032c0:	464a      	mov	r2, r9
  4032c2:	dce9      	bgt.n	403298 <_svfprintf_r+0x97c>
  4032c4:	4635      	mov	r5, r6
  4032c6:	460c      	mov	r4, r1
  4032c8:	4646      	mov	r6, r8
  4032ca:	4690      	mov	r8, r2
  4032cc:	3301      	adds	r3, #1
  4032ce:	443c      	add	r4, r7
  4032d0:	2b07      	cmp	r3, #7
  4032d2:	9427      	str	r4, [sp, #156]	; 0x9c
  4032d4:	9326      	str	r3, [sp, #152]	; 0x98
  4032d6:	e888 00a0 	stmia.w	r8, {r5, r7}
  4032da:	f300 8232 	bgt.w	403742 <_svfprintf_r+0xe26>
  4032de:	f108 0808 	add.w	r8, r8, #8
  4032e2:	e4ac      	b.n	402c3e <_svfprintf_r+0x322>
  4032e4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4032e6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4032e8:	2b01      	cmp	r3, #1
  4032ea:	f340 81fe 	ble.w	4036ea <_svfprintf_r+0xdce>
  4032ee:	3701      	adds	r7, #1
  4032f0:	3401      	adds	r4, #1
  4032f2:	2301      	movs	r3, #1
  4032f4:	2f07      	cmp	r7, #7
  4032f6:	9427      	str	r4, [sp, #156]	; 0x9c
  4032f8:	9726      	str	r7, [sp, #152]	; 0x98
  4032fa:	f8c8 6000 	str.w	r6, [r8]
  4032fe:	f8c8 3004 	str.w	r3, [r8, #4]
  403302:	f300 8203 	bgt.w	40370c <_svfprintf_r+0xdf0>
  403306:	f108 0808 	add.w	r8, r8, #8
  40330a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40330c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  40330e:	f8c8 3000 	str.w	r3, [r8]
  403312:	3701      	adds	r7, #1
  403314:	4414      	add	r4, r2
  403316:	2f07      	cmp	r7, #7
  403318:	9427      	str	r4, [sp, #156]	; 0x9c
  40331a:	9726      	str	r7, [sp, #152]	; 0x98
  40331c:	f8c8 2004 	str.w	r2, [r8, #4]
  403320:	f300 8200 	bgt.w	403724 <_svfprintf_r+0xe08>
  403324:	f108 0808 	add.w	r8, r8, #8
  403328:	a815      	add	r0, sp, #84	; 0x54
  40332a:	c80d      	ldmia	r0, {r0, r2, r3}
  40332c:	9914      	ldr	r1, [sp, #80]	; 0x50
  40332e:	f003 fc65 	bl	406bfc <__aeabi_dcmpeq>
  403332:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403334:	2800      	cmp	r0, #0
  403336:	f040 8101 	bne.w	40353c <_svfprintf_r+0xc20>
  40333a:	3b01      	subs	r3, #1
  40333c:	3701      	adds	r7, #1
  40333e:	3601      	adds	r6, #1
  403340:	441c      	add	r4, r3
  403342:	2f07      	cmp	r7, #7
  403344:	9726      	str	r7, [sp, #152]	; 0x98
  403346:	9427      	str	r4, [sp, #156]	; 0x9c
  403348:	f8c8 6000 	str.w	r6, [r8]
  40334c:	f8c8 3004 	str.w	r3, [r8, #4]
  403350:	f300 8127 	bgt.w	4035a2 <_svfprintf_r+0xc86>
  403354:	f108 0808 	add.w	r8, r8, #8
  403358:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  40335a:	f8c8 2004 	str.w	r2, [r8, #4]
  40335e:	3701      	adds	r7, #1
  403360:	4414      	add	r4, r2
  403362:	ab21      	add	r3, sp, #132	; 0x84
  403364:	2f07      	cmp	r7, #7
  403366:	9427      	str	r4, [sp, #156]	; 0x9c
  403368:	9726      	str	r7, [sp, #152]	; 0x98
  40336a:	f8c8 3000 	str.w	r3, [r8]
  40336e:	f77f acb3 	ble.w	402cd8 <_svfprintf_r+0x3bc>
  403372:	aa25      	add	r2, sp, #148	; 0x94
  403374:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403376:	980c      	ldr	r0, [sp, #48]	; 0x30
  403378:	f002 fbac 	bl	405ad4 <__ssprint_r>
  40337c:	2800      	cmp	r0, #0
  40337e:	f47f ab9f 	bne.w	402ac0 <_svfprintf_r+0x1a4>
  403382:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403384:	46c8      	mov	r8, r9
  403386:	e4a9      	b.n	402cdc <_svfprintf_r+0x3c0>
  403388:	aa25      	add	r2, sp, #148	; 0x94
  40338a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40338c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40338e:	f002 fba1 	bl	405ad4 <__ssprint_r>
  403392:	2800      	cmp	r0, #0
  403394:	f43f aceb 	beq.w	402d6e <_svfprintf_r+0x452>
  403398:	f7ff bb92 	b.w	402ac0 <_svfprintf_r+0x1a4>
  40339c:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4033a0:	2b01      	cmp	r3, #1
  4033a2:	f000 8134 	beq.w	40360e <_svfprintf_r+0xcf2>
  4033a6:	2b02      	cmp	r3, #2
  4033a8:	d125      	bne.n	4033f6 <_svfprintf_r+0xada>
  4033aa:	f8cd b01c 	str.w	fp, [sp, #28]
  4033ae:	2400      	movs	r4, #0
  4033b0:	2500      	movs	r5, #0
  4033b2:	e61e      	b.n	402ff2 <_svfprintf_r+0x6d6>
  4033b4:	aa25      	add	r2, sp, #148	; 0x94
  4033b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4033b8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4033ba:	f002 fb8b 	bl	405ad4 <__ssprint_r>
  4033be:	2800      	cmp	r0, #0
  4033c0:	f47f ab7e 	bne.w	402ac0 <_svfprintf_r+0x1a4>
  4033c4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4033c6:	46c8      	mov	r8, r9
  4033c8:	e475      	b.n	402cb6 <_svfprintf_r+0x39a>
  4033ca:	aa25      	add	r2, sp, #148	; 0x94
  4033cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4033ce:	980c      	ldr	r0, [sp, #48]	; 0x30
  4033d0:	f002 fb80 	bl	405ad4 <__ssprint_r>
  4033d4:	2800      	cmp	r0, #0
  4033d6:	f47f ab73 	bne.w	402ac0 <_svfprintf_r+0x1a4>
  4033da:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4033dc:	46c8      	mov	r8, r9
  4033de:	e41b      	b.n	402c18 <_svfprintf_r+0x2fc>
  4033e0:	aa25      	add	r2, sp, #148	; 0x94
  4033e2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4033e4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4033e6:	f002 fb75 	bl	405ad4 <__ssprint_r>
  4033ea:	2800      	cmp	r0, #0
  4033ec:	f47f ab68 	bne.w	402ac0 <_svfprintf_r+0x1a4>
  4033f0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4033f2:	46c8      	mov	r8, r9
  4033f4:	e420      	b.n	402c38 <_svfprintf_r+0x31c>
  4033f6:	f8cd b01c 	str.w	fp, [sp, #28]
  4033fa:	2400      	movs	r4, #0
  4033fc:	2500      	movs	r5, #0
  4033fe:	4649      	mov	r1, r9
  403400:	e000      	b.n	403404 <_svfprintf_r+0xae8>
  403402:	4631      	mov	r1, r6
  403404:	08e2      	lsrs	r2, r4, #3
  403406:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40340a:	08e8      	lsrs	r0, r5, #3
  40340c:	f004 0307 	and.w	r3, r4, #7
  403410:	4605      	mov	r5, r0
  403412:	4614      	mov	r4, r2
  403414:	3330      	adds	r3, #48	; 0x30
  403416:	ea54 0205 	orrs.w	r2, r4, r5
  40341a:	f801 3c01 	strb.w	r3, [r1, #-1]
  40341e:	f101 36ff 	add.w	r6, r1, #4294967295
  403422:	d1ee      	bne.n	403402 <_svfprintf_r+0xae6>
  403424:	9a07      	ldr	r2, [sp, #28]
  403426:	07d2      	lsls	r2, r2, #31
  403428:	f57f adf3 	bpl.w	403012 <_svfprintf_r+0x6f6>
  40342c:	2b30      	cmp	r3, #48	; 0x30
  40342e:	f43f adf0 	beq.w	403012 <_svfprintf_r+0x6f6>
  403432:	3902      	subs	r1, #2
  403434:	2330      	movs	r3, #48	; 0x30
  403436:	f806 3c01 	strb.w	r3, [r6, #-1]
  40343a:	eba9 0301 	sub.w	r3, r9, r1
  40343e:	930e      	str	r3, [sp, #56]	; 0x38
  403440:	460e      	mov	r6, r1
  403442:	f7ff bb7b 	b.w	402b3c <_svfprintf_r+0x220>
  403446:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403448:	2900      	cmp	r1, #0
  40344a:	f340 822e 	ble.w	4038aa <_svfprintf_r+0xf8e>
  40344e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403450:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403452:	4293      	cmp	r3, r2
  403454:	bfa8      	it	ge
  403456:	4613      	movge	r3, r2
  403458:	2b00      	cmp	r3, #0
  40345a:	461f      	mov	r7, r3
  40345c:	dd0d      	ble.n	40347a <_svfprintf_r+0xb5e>
  40345e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403460:	f8c8 6000 	str.w	r6, [r8]
  403464:	3301      	adds	r3, #1
  403466:	443c      	add	r4, r7
  403468:	2b07      	cmp	r3, #7
  40346a:	9427      	str	r4, [sp, #156]	; 0x9c
  40346c:	f8c8 7004 	str.w	r7, [r8, #4]
  403470:	9326      	str	r3, [sp, #152]	; 0x98
  403472:	f300 831f 	bgt.w	403ab4 <_svfprintf_r+0x1198>
  403476:	f108 0808 	add.w	r8, r8, #8
  40347a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40347c:	2f00      	cmp	r7, #0
  40347e:	bfa8      	it	ge
  403480:	1bdb      	subge	r3, r3, r7
  403482:	2b00      	cmp	r3, #0
  403484:	461f      	mov	r7, r3
  403486:	f340 80d6 	ble.w	403636 <_svfprintf_r+0xd1a>
  40348a:	2f10      	cmp	r7, #16
  40348c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40348e:	4d31      	ldr	r5, [pc, #196]	; (403554 <_svfprintf_r+0xc38>)
  403490:	f340 81ed 	ble.w	40386e <_svfprintf_r+0xf52>
  403494:	4642      	mov	r2, r8
  403496:	4621      	mov	r1, r4
  403498:	46b0      	mov	r8, r6
  40349a:	f04f 0b10 	mov.w	fp, #16
  40349e:	462e      	mov	r6, r5
  4034a0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4034a2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4034a4:	e004      	b.n	4034b0 <_svfprintf_r+0xb94>
  4034a6:	3208      	adds	r2, #8
  4034a8:	3f10      	subs	r7, #16
  4034aa:	2f10      	cmp	r7, #16
  4034ac:	f340 81db 	ble.w	403866 <_svfprintf_r+0xf4a>
  4034b0:	3301      	adds	r3, #1
  4034b2:	3110      	adds	r1, #16
  4034b4:	2b07      	cmp	r3, #7
  4034b6:	9127      	str	r1, [sp, #156]	; 0x9c
  4034b8:	9326      	str	r3, [sp, #152]	; 0x98
  4034ba:	e882 0840 	stmia.w	r2, {r6, fp}
  4034be:	ddf2      	ble.n	4034a6 <_svfprintf_r+0xb8a>
  4034c0:	aa25      	add	r2, sp, #148	; 0x94
  4034c2:	4629      	mov	r1, r5
  4034c4:	4620      	mov	r0, r4
  4034c6:	f002 fb05 	bl	405ad4 <__ssprint_r>
  4034ca:	2800      	cmp	r0, #0
  4034cc:	f47f aaf8 	bne.w	402ac0 <_svfprintf_r+0x1a4>
  4034d0:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4034d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4034d4:	464a      	mov	r2, r9
  4034d6:	e7e7      	b.n	4034a8 <_svfprintf_r+0xb8c>
  4034d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4034da:	930e      	str	r3, [sp, #56]	; 0x38
  4034dc:	464e      	mov	r6, r9
  4034de:	f7ff bb2d 	b.w	402b3c <_svfprintf_r+0x220>
  4034e2:	2d00      	cmp	r5, #0
  4034e4:	bf08      	it	eq
  4034e6:	2c0a      	cmpeq	r4, #10
  4034e8:	f0c0 808f 	bcc.w	40360a <_svfprintf_r+0xcee>
  4034ec:	464e      	mov	r6, r9
  4034ee:	4620      	mov	r0, r4
  4034f0:	4629      	mov	r1, r5
  4034f2:	220a      	movs	r2, #10
  4034f4:	2300      	movs	r3, #0
  4034f6:	f003 fbf1 	bl	406cdc <__aeabi_uldivmod>
  4034fa:	3230      	adds	r2, #48	; 0x30
  4034fc:	f806 2d01 	strb.w	r2, [r6, #-1]!
  403500:	4620      	mov	r0, r4
  403502:	4629      	mov	r1, r5
  403504:	2300      	movs	r3, #0
  403506:	220a      	movs	r2, #10
  403508:	f003 fbe8 	bl	406cdc <__aeabi_uldivmod>
  40350c:	4604      	mov	r4, r0
  40350e:	460d      	mov	r5, r1
  403510:	ea54 0305 	orrs.w	r3, r4, r5
  403514:	d1eb      	bne.n	4034ee <_svfprintf_r+0xbd2>
  403516:	eba9 0306 	sub.w	r3, r9, r6
  40351a:	930e      	str	r3, [sp, #56]	; 0x38
  40351c:	f7ff bb0e 	b.w	402b3c <_svfprintf_r+0x220>
  403520:	aa25      	add	r2, sp, #148	; 0x94
  403522:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403524:	980c      	ldr	r0, [sp, #48]	; 0x30
  403526:	f002 fad5 	bl	405ad4 <__ssprint_r>
  40352a:	2800      	cmp	r0, #0
  40352c:	f47f aac8 	bne.w	402ac0 <_svfprintf_r+0x1a4>
  403530:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403534:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403536:	46c8      	mov	r8, r9
  403538:	f7ff bb5e 	b.w	402bf8 <_svfprintf_r+0x2dc>
  40353c:	1e5e      	subs	r6, r3, #1
  40353e:	2e00      	cmp	r6, #0
  403540:	f77f af0a 	ble.w	403358 <_svfprintf_r+0xa3c>
  403544:	2e10      	cmp	r6, #16
  403546:	4d03      	ldr	r5, [pc, #12]	; (403554 <_svfprintf_r+0xc38>)
  403548:	dd22      	ble.n	403590 <_svfprintf_r+0xc74>
  40354a:	4622      	mov	r2, r4
  40354c:	f04f 0b10 	mov.w	fp, #16
  403550:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403552:	e006      	b.n	403562 <_svfprintf_r+0xc46>
  403554:	00407144 	.word	0x00407144
  403558:	3e10      	subs	r6, #16
  40355a:	2e10      	cmp	r6, #16
  40355c:	f108 0808 	add.w	r8, r8, #8
  403560:	dd15      	ble.n	40358e <_svfprintf_r+0xc72>
  403562:	3701      	adds	r7, #1
  403564:	3210      	adds	r2, #16
  403566:	2f07      	cmp	r7, #7
  403568:	9227      	str	r2, [sp, #156]	; 0x9c
  40356a:	9726      	str	r7, [sp, #152]	; 0x98
  40356c:	e888 0820 	stmia.w	r8, {r5, fp}
  403570:	ddf2      	ble.n	403558 <_svfprintf_r+0xc3c>
  403572:	aa25      	add	r2, sp, #148	; 0x94
  403574:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403576:	4620      	mov	r0, r4
  403578:	f002 faac 	bl	405ad4 <__ssprint_r>
  40357c:	2800      	cmp	r0, #0
  40357e:	f47f aa9f 	bne.w	402ac0 <_svfprintf_r+0x1a4>
  403582:	3e10      	subs	r6, #16
  403584:	2e10      	cmp	r6, #16
  403586:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403588:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40358a:	46c8      	mov	r8, r9
  40358c:	dce9      	bgt.n	403562 <_svfprintf_r+0xc46>
  40358e:	4614      	mov	r4, r2
  403590:	3701      	adds	r7, #1
  403592:	4434      	add	r4, r6
  403594:	2f07      	cmp	r7, #7
  403596:	9427      	str	r4, [sp, #156]	; 0x9c
  403598:	9726      	str	r7, [sp, #152]	; 0x98
  40359a:	e888 0060 	stmia.w	r8, {r5, r6}
  40359e:	f77f aed9 	ble.w	403354 <_svfprintf_r+0xa38>
  4035a2:	aa25      	add	r2, sp, #148	; 0x94
  4035a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4035a6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4035a8:	f002 fa94 	bl	405ad4 <__ssprint_r>
  4035ac:	2800      	cmp	r0, #0
  4035ae:	f47f aa87 	bne.w	402ac0 <_svfprintf_r+0x1a4>
  4035b2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4035b4:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4035b6:	46c8      	mov	r8, r9
  4035b8:	e6ce      	b.n	403358 <_svfprintf_r+0xa3c>
  4035ba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4035bc:	6814      	ldr	r4, [r2, #0]
  4035be:	4613      	mov	r3, r2
  4035c0:	3304      	adds	r3, #4
  4035c2:	17e5      	asrs	r5, r4, #31
  4035c4:	930f      	str	r3, [sp, #60]	; 0x3c
  4035c6:	4622      	mov	r2, r4
  4035c8:	462b      	mov	r3, r5
  4035ca:	e4fa      	b.n	402fc2 <_svfprintf_r+0x6a6>
  4035cc:	3204      	adds	r2, #4
  4035ce:	681c      	ldr	r4, [r3, #0]
  4035d0:	920f      	str	r2, [sp, #60]	; 0x3c
  4035d2:	2301      	movs	r3, #1
  4035d4:	2500      	movs	r5, #0
  4035d6:	f7ff ba94 	b.w	402b02 <_svfprintf_r+0x1e6>
  4035da:	681c      	ldr	r4, [r3, #0]
  4035dc:	3304      	adds	r3, #4
  4035de:	930f      	str	r3, [sp, #60]	; 0x3c
  4035e0:	2500      	movs	r5, #0
  4035e2:	e421      	b.n	402e28 <_svfprintf_r+0x50c>
  4035e4:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4035e6:	460a      	mov	r2, r1
  4035e8:	3204      	adds	r2, #4
  4035ea:	680c      	ldr	r4, [r1, #0]
  4035ec:	920f      	str	r2, [sp, #60]	; 0x3c
  4035ee:	2500      	movs	r5, #0
  4035f0:	f7ff ba87 	b.w	402b02 <_svfprintf_r+0x1e6>
  4035f4:	4614      	mov	r4, r2
  4035f6:	3301      	adds	r3, #1
  4035f8:	4434      	add	r4, r6
  4035fa:	2b07      	cmp	r3, #7
  4035fc:	9427      	str	r4, [sp, #156]	; 0x9c
  4035fe:	9326      	str	r3, [sp, #152]	; 0x98
  403600:	e888 0060 	stmia.w	r8, {r5, r6}
  403604:	f77f ab68 	ble.w	402cd8 <_svfprintf_r+0x3bc>
  403608:	e6b3      	b.n	403372 <_svfprintf_r+0xa56>
  40360a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40360e:	f8cd b01c 	str.w	fp, [sp, #28]
  403612:	ae42      	add	r6, sp, #264	; 0x108
  403614:	3430      	adds	r4, #48	; 0x30
  403616:	2301      	movs	r3, #1
  403618:	f806 4d41 	strb.w	r4, [r6, #-65]!
  40361c:	930e      	str	r3, [sp, #56]	; 0x38
  40361e:	f7ff ba8d 	b.w	402b3c <_svfprintf_r+0x220>
  403622:	aa25      	add	r2, sp, #148	; 0x94
  403624:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403626:	980c      	ldr	r0, [sp, #48]	; 0x30
  403628:	f002 fa54 	bl	405ad4 <__ssprint_r>
  40362c:	2800      	cmp	r0, #0
  40362e:	f47f aa47 	bne.w	402ac0 <_svfprintf_r+0x1a4>
  403632:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403634:	46c8      	mov	r8, r9
  403636:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403638:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40363a:	429a      	cmp	r2, r3
  40363c:	db44      	blt.n	4036c8 <_svfprintf_r+0xdac>
  40363e:	9b07      	ldr	r3, [sp, #28]
  403640:	07d9      	lsls	r1, r3, #31
  403642:	d441      	bmi.n	4036c8 <_svfprintf_r+0xdac>
  403644:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403646:	9812      	ldr	r0, [sp, #72]	; 0x48
  403648:	1a9a      	subs	r2, r3, r2
  40364a:	1a1d      	subs	r5, r3, r0
  40364c:	4295      	cmp	r5, r2
  40364e:	bfa8      	it	ge
  403650:	4615      	movge	r5, r2
  403652:	2d00      	cmp	r5, #0
  403654:	dd0e      	ble.n	403674 <_svfprintf_r+0xd58>
  403656:	9926      	ldr	r1, [sp, #152]	; 0x98
  403658:	f8c8 5004 	str.w	r5, [r8, #4]
  40365c:	3101      	adds	r1, #1
  40365e:	4406      	add	r6, r0
  403660:	442c      	add	r4, r5
  403662:	2907      	cmp	r1, #7
  403664:	f8c8 6000 	str.w	r6, [r8]
  403668:	9427      	str	r4, [sp, #156]	; 0x9c
  40366a:	9126      	str	r1, [sp, #152]	; 0x98
  40366c:	f300 823b 	bgt.w	403ae6 <_svfprintf_r+0x11ca>
  403670:	f108 0808 	add.w	r8, r8, #8
  403674:	2d00      	cmp	r5, #0
  403676:	bfac      	ite	ge
  403678:	1b56      	subge	r6, r2, r5
  40367a:	4616      	movlt	r6, r2
  40367c:	2e00      	cmp	r6, #0
  40367e:	f77f ab2d 	ble.w	402cdc <_svfprintf_r+0x3c0>
  403682:	2e10      	cmp	r6, #16
  403684:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403686:	4db0      	ldr	r5, [pc, #704]	; (403948 <_svfprintf_r+0x102c>)
  403688:	ddb5      	ble.n	4035f6 <_svfprintf_r+0xcda>
  40368a:	4622      	mov	r2, r4
  40368c:	2710      	movs	r7, #16
  40368e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403692:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  403694:	e004      	b.n	4036a0 <_svfprintf_r+0xd84>
  403696:	f108 0808 	add.w	r8, r8, #8
  40369a:	3e10      	subs	r6, #16
  40369c:	2e10      	cmp	r6, #16
  40369e:	dda9      	ble.n	4035f4 <_svfprintf_r+0xcd8>
  4036a0:	3301      	adds	r3, #1
  4036a2:	3210      	adds	r2, #16
  4036a4:	2b07      	cmp	r3, #7
  4036a6:	9227      	str	r2, [sp, #156]	; 0x9c
  4036a8:	9326      	str	r3, [sp, #152]	; 0x98
  4036aa:	e888 00a0 	stmia.w	r8, {r5, r7}
  4036ae:	ddf2      	ble.n	403696 <_svfprintf_r+0xd7a>
  4036b0:	aa25      	add	r2, sp, #148	; 0x94
  4036b2:	4621      	mov	r1, r4
  4036b4:	4658      	mov	r0, fp
  4036b6:	f002 fa0d 	bl	405ad4 <__ssprint_r>
  4036ba:	2800      	cmp	r0, #0
  4036bc:	f47f aa00 	bne.w	402ac0 <_svfprintf_r+0x1a4>
  4036c0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4036c2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4036c4:	46c8      	mov	r8, r9
  4036c6:	e7e8      	b.n	40369a <_svfprintf_r+0xd7e>
  4036c8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4036ca:	9819      	ldr	r0, [sp, #100]	; 0x64
  4036cc:	991a      	ldr	r1, [sp, #104]	; 0x68
  4036ce:	f8c8 1000 	str.w	r1, [r8]
  4036d2:	3301      	adds	r3, #1
  4036d4:	4404      	add	r4, r0
  4036d6:	2b07      	cmp	r3, #7
  4036d8:	9427      	str	r4, [sp, #156]	; 0x9c
  4036da:	f8c8 0004 	str.w	r0, [r8, #4]
  4036de:	9326      	str	r3, [sp, #152]	; 0x98
  4036e0:	f300 81f5 	bgt.w	403ace <_svfprintf_r+0x11b2>
  4036e4:	f108 0808 	add.w	r8, r8, #8
  4036e8:	e7ac      	b.n	403644 <_svfprintf_r+0xd28>
  4036ea:	9b07      	ldr	r3, [sp, #28]
  4036ec:	07da      	lsls	r2, r3, #31
  4036ee:	f53f adfe 	bmi.w	4032ee <_svfprintf_r+0x9d2>
  4036f2:	3701      	adds	r7, #1
  4036f4:	3401      	adds	r4, #1
  4036f6:	2301      	movs	r3, #1
  4036f8:	2f07      	cmp	r7, #7
  4036fa:	9427      	str	r4, [sp, #156]	; 0x9c
  4036fc:	9726      	str	r7, [sp, #152]	; 0x98
  4036fe:	f8c8 6000 	str.w	r6, [r8]
  403702:	f8c8 3004 	str.w	r3, [r8, #4]
  403706:	f77f ae25 	ble.w	403354 <_svfprintf_r+0xa38>
  40370a:	e74a      	b.n	4035a2 <_svfprintf_r+0xc86>
  40370c:	aa25      	add	r2, sp, #148	; 0x94
  40370e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403710:	980c      	ldr	r0, [sp, #48]	; 0x30
  403712:	f002 f9df 	bl	405ad4 <__ssprint_r>
  403716:	2800      	cmp	r0, #0
  403718:	f47f a9d2 	bne.w	402ac0 <_svfprintf_r+0x1a4>
  40371c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40371e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403720:	46c8      	mov	r8, r9
  403722:	e5f2      	b.n	40330a <_svfprintf_r+0x9ee>
  403724:	aa25      	add	r2, sp, #148	; 0x94
  403726:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403728:	980c      	ldr	r0, [sp, #48]	; 0x30
  40372a:	f002 f9d3 	bl	405ad4 <__ssprint_r>
  40372e:	2800      	cmp	r0, #0
  403730:	f47f a9c6 	bne.w	402ac0 <_svfprintf_r+0x1a4>
  403734:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403736:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403738:	46c8      	mov	r8, r9
  40373a:	e5f5      	b.n	403328 <_svfprintf_r+0xa0c>
  40373c:	464e      	mov	r6, r9
  40373e:	f7ff b9fd 	b.w	402b3c <_svfprintf_r+0x220>
  403742:	aa25      	add	r2, sp, #148	; 0x94
  403744:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403746:	980c      	ldr	r0, [sp, #48]	; 0x30
  403748:	f002 f9c4 	bl	405ad4 <__ssprint_r>
  40374c:	2800      	cmp	r0, #0
  40374e:	f47f a9b7 	bne.w	402ac0 <_svfprintf_r+0x1a4>
  403752:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403754:	46c8      	mov	r8, r9
  403756:	f7ff ba72 	b.w	402c3e <_svfprintf_r+0x322>
  40375a:	9c15      	ldr	r4, [sp, #84]	; 0x54
  40375c:	4622      	mov	r2, r4
  40375e:	4620      	mov	r0, r4
  403760:	9c14      	ldr	r4, [sp, #80]	; 0x50
  403762:	4623      	mov	r3, r4
  403764:	4621      	mov	r1, r4
  403766:	f003 fa7b 	bl	406c60 <__aeabi_dcmpun>
  40376a:	2800      	cmp	r0, #0
  40376c:	f040 8286 	bne.w	403c7c <_svfprintf_r+0x1360>
  403770:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403772:	3301      	adds	r3, #1
  403774:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403776:	f023 0320 	bic.w	r3, r3, #32
  40377a:	930e      	str	r3, [sp, #56]	; 0x38
  40377c:	f000 81e2 	beq.w	403b44 <_svfprintf_r+0x1228>
  403780:	2b47      	cmp	r3, #71	; 0x47
  403782:	f000 811e 	beq.w	4039c2 <_svfprintf_r+0x10a6>
  403786:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  40378a:	9307      	str	r3, [sp, #28]
  40378c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40378e:	1e1f      	subs	r7, r3, #0
  403790:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403792:	9308      	str	r3, [sp, #32]
  403794:	bfbb      	ittet	lt
  403796:	463b      	movlt	r3, r7
  403798:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  40379c:	2300      	movge	r3, #0
  40379e:	232d      	movlt	r3, #45	; 0x2d
  4037a0:	9310      	str	r3, [sp, #64]	; 0x40
  4037a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4037a4:	2b66      	cmp	r3, #102	; 0x66
  4037a6:	f000 81bb 	beq.w	403b20 <_svfprintf_r+0x1204>
  4037aa:	2b46      	cmp	r3, #70	; 0x46
  4037ac:	f000 80df 	beq.w	40396e <_svfprintf_r+0x1052>
  4037b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4037b2:	9a08      	ldr	r2, [sp, #32]
  4037b4:	2b45      	cmp	r3, #69	; 0x45
  4037b6:	bf0c      	ite	eq
  4037b8:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  4037ba:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  4037bc:	a823      	add	r0, sp, #140	; 0x8c
  4037be:	a920      	add	r1, sp, #128	; 0x80
  4037c0:	bf08      	it	eq
  4037c2:	1c5d      	addeq	r5, r3, #1
  4037c4:	9004      	str	r0, [sp, #16]
  4037c6:	9103      	str	r1, [sp, #12]
  4037c8:	a81f      	add	r0, sp, #124	; 0x7c
  4037ca:	2102      	movs	r1, #2
  4037cc:	463b      	mov	r3, r7
  4037ce:	9002      	str	r0, [sp, #8]
  4037d0:	9501      	str	r5, [sp, #4]
  4037d2:	9100      	str	r1, [sp, #0]
  4037d4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4037d6:	f000 fb73 	bl	403ec0 <_dtoa_r>
  4037da:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4037dc:	2b67      	cmp	r3, #103	; 0x67
  4037de:	4606      	mov	r6, r0
  4037e0:	f040 81e0 	bne.w	403ba4 <_svfprintf_r+0x1288>
  4037e4:	f01b 0f01 	tst.w	fp, #1
  4037e8:	f000 8246 	beq.w	403c78 <_svfprintf_r+0x135c>
  4037ec:	1974      	adds	r4, r6, r5
  4037ee:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4037f0:	9808      	ldr	r0, [sp, #32]
  4037f2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4037f4:	4639      	mov	r1, r7
  4037f6:	f003 fa01 	bl	406bfc <__aeabi_dcmpeq>
  4037fa:	2800      	cmp	r0, #0
  4037fc:	f040 8165 	bne.w	403aca <_svfprintf_r+0x11ae>
  403800:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403802:	42a3      	cmp	r3, r4
  403804:	d206      	bcs.n	403814 <_svfprintf_r+0xef8>
  403806:	2130      	movs	r1, #48	; 0x30
  403808:	1c5a      	adds	r2, r3, #1
  40380a:	9223      	str	r2, [sp, #140]	; 0x8c
  40380c:	7019      	strb	r1, [r3, #0]
  40380e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403810:	429c      	cmp	r4, r3
  403812:	d8f9      	bhi.n	403808 <_svfprintf_r+0xeec>
  403814:	1b9b      	subs	r3, r3, r6
  403816:	9313      	str	r3, [sp, #76]	; 0x4c
  403818:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40381a:	2b47      	cmp	r3, #71	; 0x47
  40381c:	f000 80e9 	beq.w	4039f2 <_svfprintf_r+0x10d6>
  403820:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403822:	2b65      	cmp	r3, #101	; 0x65
  403824:	f340 81cd 	ble.w	403bc2 <_svfprintf_r+0x12a6>
  403828:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40382a:	2b66      	cmp	r3, #102	; 0x66
  40382c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40382e:	9312      	str	r3, [sp, #72]	; 0x48
  403830:	f000 819e 	beq.w	403b70 <_svfprintf_r+0x1254>
  403834:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403836:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403838:	4619      	mov	r1, r3
  40383a:	4291      	cmp	r1, r2
  40383c:	f300 818a 	bgt.w	403b54 <_svfprintf_r+0x1238>
  403840:	f01b 0f01 	tst.w	fp, #1
  403844:	f040 8213 	bne.w	403c6e <_svfprintf_r+0x1352>
  403848:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40384c:	9308      	str	r3, [sp, #32]
  40384e:	2367      	movs	r3, #103	; 0x67
  403850:	920e      	str	r2, [sp, #56]	; 0x38
  403852:	9311      	str	r3, [sp, #68]	; 0x44
  403854:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403856:	2b00      	cmp	r3, #0
  403858:	f040 80c4 	bne.w	4039e4 <_svfprintf_r+0x10c8>
  40385c:	930a      	str	r3, [sp, #40]	; 0x28
  40385e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403862:	f7ff b973 	b.w	402b4c <_svfprintf_r+0x230>
  403866:	4635      	mov	r5, r6
  403868:	460c      	mov	r4, r1
  40386a:	4646      	mov	r6, r8
  40386c:	4690      	mov	r8, r2
  40386e:	3301      	adds	r3, #1
  403870:	443c      	add	r4, r7
  403872:	2b07      	cmp	r3, #7
  403874:	9427      	str	r4, [sp, #156]	; 0x9c
  403876:	9326      	str	r3, [sp, #152]	; 0x98
  403878:	e888 00a0 	stmia.w	r8, {r5, r7}
  40387c:	f73f aed1 	bgt.w	403622 <_svfprintf_r+0xd06>
  403880:	f108 0808 	add.w	r8, r8, #8
  403884:	e6d7      	b.n	403636 <_svfprintf_r+0xd1a>
  403886:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403888:	6813      	ldr	r3, [r2, #0]
  40388a:	3204      	adds	r2, #4
  40388c:	920f      	str	r2, [sp, #60]	; 0x3c
  40388e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403890:	601a      	str	r2, [r3, #0]
  403892:	f7ff b86a 	b.w	40296a <_svfprintf_r+0x4e>
  403896:	aa25      	add	r2, sp, #148	; 0x94
  403898:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40389a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40389c:	f002 f91a 	bl	405ad4 <__ssprint_r>
  4038a0:	2800      	cmp	r0, #0
  4038a2:	f47f a90d 	bne.w	402ac0 <_svfprintf_r+0x1a4>
  4038a6:	46c8      	mov	r8, r9
  4038a8:	e48d      	b.n	4031c6 <_svfprintf_r+0x8aa>
  4038aa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4038ac:	4a27      	ldr	r2, [pc, #156]	; (40394c <_svfprintf_r+0x1030>)
  4038ae:	f8c8 2000 	str.w	r2, [r8]
  4038b2:	3301      	adds	r3, #1
  4038b4:	3401      	adds	r4, #1
  4038b6:	2201      	movs	r2, #1
  4038b8:	2b07      	cmp	r3, #7
  4038ba:	9427      	str	r4, [sp, #156]	; 0x9c
  4038bc:	9326      	str	r3, [sp, #152]	; 0x98
  4038be:	f8c8 2004 	str.w	r2, [r8, #4]
  4038c2:	dc72      	bgt.n	4039aa <_svfprintf_r+0x108e>
  4038c4:	f108 0808 	add.w	r8, r8, #8
  4038c8:	b929      	cbnz	r1, 4038d6 <_svfprintf_r+0xfba>
  4038ca:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4038cc:	b91b      	cbnz	r3, 4038d6 <_svfprintf_r+0xfba>
  4038ce:	9b07      	ldr	r3, [sp, #28]
  4038d0:	07d8      	lsls	r0, r3, #31
  4038d2:	f57f aa03 	bpl.w	402cdc <_svfprintf_r+0x3c0>
  4038d6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4038d8:	9819      	ldr	r0, [sp, #100]	; 0x64
  4038da:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4038dc:	f8c8 2000 	str.w	r2, [r8]
  4038e0:	3301      	adds	r3, #1
  4038e2:	4602      	mov	r2, r0
  4038e4:	4422      	add	r2, r4
  4038e6:	2b07      	cmp	r3, #7
  4038e8:	9227      	str	r2, [sp, #156]	; 0x9c
  4038ea:	f8c8 0004 	str.w	r0, [r8, #4]
  4038ee:	9326      	str	r3, [sp, #152]	; 0x98
  4038f0:	f300 818d 	bgt.w	403c0e <_svfprintf_r+0x12f2>
  4038f4:	f108 0808 	add.w	r8, r8, #8
  4038f8:	2900      	cmp	r1, #0
  4038fa:	f2c0 8165 	blt.w	403bc8 <_svfprintf_r+0x12ac>
  4038fe:	9913      	ldr	r1, [sp, #76]	; 0x4c
  403900:	f8c8 6000 	str.w	r6, [r8]
  403904:	3301      	adds	r3, #1
  403906:	188c      	adds	r4, r1, r2
  403908:	2b07      	cmp	r3, #7
  40390a:	9427      	str	r4, [sp, #156]	; 0x9c
  40390c:	9326      	str	r3, [sp, #152]	; 0x98
  40390e:	f8c8 1004 	str.w	r1, [r8, #4]
  403912:	f77f a9e1 	ble.w	402cd8 <_svfprintf_r+0x3bc>
  403916:	e52c      	b.n	403372 <_svfprintf_r+0xa56>
  403918:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40391a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40391c:	6813      	ldr	r3, [r2, #0]
  40391e:	17cd      	asrs	r5, r1, #31
  403920:	4608      	mov	r0, r1
  403922:	3204      	adds	r2, #4
  403924:	4629      	mov	r1, r5
  403926:	920f      	str	r2, [sp, #60]	; 0x3c
  403928:	e9c3 0100 	strd	r0, r1, [r3]
  40392c:	f7ff b81d 	b.w	40296a <_svfprintf_r+0x4e>
  403930:	aa25      	add	r2, sp, #148	; 0x94
  403932:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403934:	980c      	ldr	r0, [sp, #48]	; 0x30
  403936:	f002 f8cd 	bl	405ad4 <__ssprint_r>
  40393a:	2800      	cmp	r0, #0
  40393c:	f47f a8c0 	bne.w	402ac0 <_svfprintf_r+0x1a4>
  403940:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403942:	46c8      	mov	r8, r9
  403944:	e458      	b.n	4031f8 <_svfprintf_r+0x8dc>
  403946:	bf00      	nop
  403948:	00407144 	.word	0x00407144
  40394c:	00407130 	.word	0x00407130
  403950:	2140      	movs	r1, #64	; 0x40
  403952:	980c      	ldr	r0, [sp, #48]	; 0x30
  403954:	f001 fa0a 	bl	404d6c <_malloc_r>
  403958:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40395a:	6010      	str	r0, [r2, #0]
  40395c:	6110      	str	r0, [r2, #16]
  40395e:	2800      	cmp	r0, #0
  403960:	f000 81f2 	beq.w	403d48 <_svfprintf_r+0x142c>
  403964:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403966:	2340      	movs	r3, #64	; 0x40
  403968:	6153      	str	r3, [r2, #20]
  40396a:	f7fe bfee 	b.w	40294a <_svfprintf_r+0x2e>
  40396e:	a823      	add	r0, sp, #140	; 0x8c
  403970:	a920      	add	r1, sp, #128	; 0x80
  403972:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  403974:	9004      	str	r0, [sp, #16]
  403976:	9103      	str	r1, [sp, #12]
  403978:	a81f      	add	r0, sp, #124	; 0x7c
  40397a:	2103      	movs	r1, #3
  40397c:	9002      	str	r0, [sp, #8]
  40397e:	9a08      	ldr	r2, [sp, #32]
  403980:	9401      	str	r4, [sp, #4]
  403982:	463b      	mov	r3, r7
  403984:	9100      	str	r1, [sp, #0]
  403986:	980c      	ldr	r0, [sp, #48]	; 0x30
  403988:	f000 fa9a 	bl	403ec0 <_dtoa_r>
  40398c:	4625      	mov	r5, r4
  40398e:	4606      	mov	r6, r0
  403990:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403992:	2b46      	cmp	r3, #70	; 0x46
  403994:	eb06 0405 	add.w	r4, r6, r5
  403998:	f47f af29 	bne.w	4037ee <_svfprintf_r+0xed2>
  40399c:	7833      	ldrb	r3, [r6, #0]
  40399e:	2b30      	cmp	r3, #48	; 0x30
  4039a0:	f000 8178 	beq.w	403c94 <_svfprintf_r+0x1378>
  4039a4:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  4039a6:	442c      	add	r4, r5
  4039a8:	e721      	b.n	4037ee <_svfprintf_r+0xed2>
  4039aa:	aa25      	add	r2, sp, #148	; 0x94
  4039ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4039ae:	980c      	ldr	r0, [sp, #48]	; 0x30
  4039b0:	f002 f890 	bl	405ad4 <__ssprint_r>
  4039b4:	2800      	cmp	r0, #0
  4039b6:	f47f a883 	bne.w	402ac0 <_svfprintf_r+0x1a4>
  4039ba:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4039bc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4039be:	46c8      	mov	r8, r9
  4039c0:	e782      	b.n	4038c8 <_svfprintf_r+0xfac>
  4039c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4039c4:	2b00      	cmp	r3, #0
  4039c6:	bf08      	it	eq
  4039c8:	2301      	moveq	r3, #1
  4039ca:	930a      	str	r3, [sp, #40]	; 0x28
  4039cc:	e6db      	b.n	403786 <_svfprintf_r+0xe6a>
  4039ce:	4630      	mov	r0, r6
  4039d0:	940a      	str	r4, [sp, #40]	; 0x28
  4039d2:	f7fe ff35 	bl	402840 <strlen>
  4039d6:	950f      	str	r5, [sp, #60]	; 0x3c
  4039d8:	900e      	str	r0, [sp, #56]	; 0x38
  4039da:	f8cd b01c 	str.w	fp, [sp, #28]
  4039de:	4603      	mov	r3, r0
  4039e0:	f7ff b9f9 	b.w	402dd6 <_svfprintf_r+0x4ba>
  4039e4:	272d      	movs	r7, #45	; 0x2d
  4039e6:	2300      	movs	r3, #0
  4039e8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4039ec:	930a      	str	r3, [sp, #40]	; 0x28
  4039ee:	f7ff b8ae 	b.w	402b4e <_svfprintf_r+0x232>
  4039f2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4039f4:	9312      	str	r3, [sp, #72]	; 0x48
  4039f6:	461a      	mov	r2, r3
  4039f8:	3303      	adds	r3, #3
  4039fa:	db04      	blt.n	403a06 <_svfprintf_r+0x10ea>
  4039fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4039fe:	4619      	mov	r1, r3
  403a00:	4291      	cmp	r1, r2
  403a02:	f6bf af17 	bge.w	403834 <_svfprintf_r+0xf18>
  403a06:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403a08:	3b02      	subs	r3, #2
  403a0a:	9311      	str	r3, [sp, #68]	; 0x44
  403a0c:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  403a10:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  403a14:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403a16:	3b01      	subs	r3, #1
  403a18:	2b00      	cmp	r3, #0
  403a1a:	931f      	str	r3, [sp, #124]	; 0x7c
  403a1c:	bfbd      	ittte	lt
  403a1e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  403a20:	f1c3 0301 	rsblt	r3, r3, #1
  403a24:	222d      	movlt	r2, #45	; 0x2d
  403a26:	222b      	movge	r2, #43	; 0x2b
  403a28:	2b09      	cmp	r3, #9
  403a2a:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  403a2e:	f340 8116 	ble.w	403c5e <_svfprintf_r+0x1342>
  403a32:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  403a36:	4620      	mov	r0, r4
  403a38:	4dab      	ldr	r5, [pc, #684]	; (403ce8 <_svfprintf_r+0x13cc>)
  403a3a:	e000      	b.n	403a3e <_svfprintf_r+0x1122>
  403a3c:	4610      	mov	r0, r2
  403a3e:	fb85 1203 	smull	r1, r2, r5, r3
  403a42:	17d9      	asrs	r1, r3, #31
  403a44:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  403a48:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  403a4c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  403a50:	3230      	adds	r2, #48	; 0x30
  403a52:	2909      	cmp	r1, #9
  403a54:	f800 2c01 	strb.w	r2, [r0, #-1]
  403a58:	460b      	mov	r3, r1
  403a5a:	f100 32ff 	add.w	r2, r0, #4294967295
  403a5e:	dced      	bgt.n	403a3c <_svfprintf_r+0x1120>
  403a60:	3330      	adds	r3, #48	; 0x30
  403a62:	3802      	subs	r0, #2
  403a64:	b2d9      	uxtb	r1, r3
  403a66:	4284      	cmp	r4, r0
  403a68:	f802 1c01 	strb.w	r1, [r2, #-1]
  403a6c:	f240 8165 	bls.w	403d3a <_svfprintf_r+0x141e>
  403a70:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  403a74:	4613      	mov	r3, r2
  403a76:	e001      	b.n	403a7c <_svfprintf_r+0x1160>
  403a78:	f813 1b01 	ldrb.w	r1, [r3], #1
  403a7c:	f800 1b01 	strb.w	r1, [r0], #1
  403a80:	42a3      	cmp	r3, r4
  403a82:	d1f9      	bne.n	403a78 <_svfprintf_r+0x115c>
  403a84:	3301      	adds	r3, #1
  403a86:	1a9b      	subs	r3, r3, r2
  403a88:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  403a8c:	4413      	add	r3, r2
  403a8e:	aa21      	add	r2, sp, #132	; 0x84
  403a90:	1a9b      	subs	r3, r3, r2
  403a92:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403a94:	931b      	str	r3, [sp, #108]	; 0x6c
  403a96:	2a01      	cmp	r2, #1
  403a98:	4413      	add	r3, r2
  403a9a:	930e      	str	r3, [sp, #56]	; 0x38
  403a9c:	f340 8119 	ble.w	403cd2 <_svfprintf_r+0x13b6>
  403aa0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403aa2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403aa4:	4413      	add	r3, r2
  403aa6:	930e      	str	r3, [sp, #56]	; 0x38
  403aa8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403aac:	9308      	str	r3, [sp, #32]
  403aae:	2300      	movs	r3, #0
  403ab0:	9312      	str	r3, [sp, #72]	; 0x48
  403ab2:	e6cf      	b.n	403854 <_svfprintf_r+0xf38>
  403ab4:	aa25      	add	r2, sp, #148	; 0x94
  403ab6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403ab8:	980c      	ldr	r0, [sp, #48]	; 0x30
  403aba:	f002 f80b 	bl	405ad4 <__ssprint_r>
  403abe:	2800      	cmp	r0, #0
  403ac0:	f47e affe 	bne.w	402ac0 <_svfprintf_r+0x1a4>
  403ac4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403ac6:	46c8      	mov	r8, r9
  403ac8:	e4d7      	b.n	40347a <_svfprintf_r+0xb5e>
  403aca:	4623      	mov	r3, r4
  403acc:	e6a2      	b.n	403814 <_svfprintf_r+0xef8>
  403ace:	aa25      	add	r2, sp, #148	; 0x94
  403ad0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403ad2:	980c      	ldr	r0, [sp, #48]	; 0x30
  403ad4:	f001 fffe 	bl	405ad4 <__ssprint_r>
  403ad8:	2800      	cmp	r0, #0
  403ada:	f47e aff1 	bne.w	402ac0 <_svfprintf_r+0x1a4>
  403ade:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403ae0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403ae2:	46c8      	mov	r8, r9
  403ae4:	e5ae      	b.n	403644 <_svfprintf_r+0xd28>
  403ae6:	aa25      	add	r2, sp, #148	; 0x94
  403ae8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403aea:	980c      	ldr	r0, [sp, #48]	; 0x30
  403aec:	f001 fff2 	bl	405ad4 <__ssprint_r>
  403af0:	2800      	cmp	r0, #0
  403af2:	f47e afe5 	bne.w	402ac0 <_svfprintf_r+0x1a4>
  403af6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403af8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403afa:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403afc:	1a9a      	subs	r2, r3, r2
  403afe:	46c8      	mov	r8, r9
  403b00:	e5b8      	b.n	403674 <_svfprintf_r+0xd58>
  403b02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403b04:	9612      	str	r6, [sp, #72]	; 0x48
  403b06:	2b06      	cmp	r3, #6
  403b08:	bf28      	it	cs
  403b0a:	2306      	movcs	r3, #6
  403b0c:	960a      	str	r6, [sp, #40]	; 0x28
  403b0e:	4637      	mov	r7, r6
  403b10:	9308      	str	r3, [sp, #32]
  403b12:	950f      	str	r5, [sp, #60]	; 0x3c
  403b14:	f8cd b01c 	str.w	fp, [sp, #28]
  403b18:	930e      	str	r3, [sp, #56]	; 0x38
  403b1a:	4e74      	ldr	r6, [pc, #464]	; (403cec <_svfprintf_r+0x13d0>)
  403b1c:	f7ff b816 	b.w	402b4c <_svfprintf_r+0x230>
  403b20:	a823      	add	r0, sp, #140	; 0x8c
  403b22:	a920      	add	r1, sp, #128	; 0x80
  403b24:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403b26:	9004      	str	r0, [sp, #16]
  403b28:	9103      	str	r1, [sp, #12]
  403b2a:	a81f      	add	r0, sp, #124	; 0x7c
  403b2c:	2103      	movs	r1, #3
  403b2e:	9002      	str	r0, [sp, #8]
  403b30:	9a08      	ldr	r2, [sp, #32]
  403b32:	9501      	str	r5, [sp, #4]
  403b34:	463b      	mov	r3, r7
  403b36:	9100      	str	r1, [sp, #0]
  403b38:	980c      	ldr	r0, [sp, #48]	; 0x30
  403b3a:	f000 f9c1 	bl	403ec0 <_dtoa_r>
  403b3e:	4606      	mov	r6, r0
  403b40:	1944      	adds	r4, r0, r5
  403b42:	e72b      	b.n	40399c <_svfprintf_r+0x1080>
  403b44:	2306      	movs	r3, #6
  403b46:	930a      	str	r3, [sp, #40]	; 0x28
  403b48:	e61d      	b.n	403786 <_svfprintf_r+0xe6a>
  403b4a:	272d      	movs	r7, #45	; 0x2d
  403b4c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403b50:	f7ff bacd 	b.w	4030ee <_svfprintf_r+0x7d2>
  403b54:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403b56:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403b58:	4413      	add	r3, r2
  403b5a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403b5c:	930e      	str	r3, [sp, #56]	; 0x38
  403b5e:	2a00      	cmp	r2, #0
  403b60:	f340 80b0 	ble.w	403cc4 <_svfprintf_r+0x13a8>
  403b64:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403b68:	9308      	str	r3, [sp, #32]
  403b6a:	2367      	movs	r3, #103	; 0x67
  403b6c:	9311      	str	r3, [sp, #68]	; 0x44
  403b6e:	e671      	b.n	403854 <_svfprintf_r+0xf38>
  403b70:	2b00      	cmp	r3, #0
  403b72:	f340 80c3 	ble.w	403cfc <_svfprintf_r+0x13e0>
  403b76:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403b78:	2a00      	cmp	r2, #0
  403b7a:	f040 8099 	bne.w	403cb0 <_svfprintf_r+0x1394>
  403b7e:	f01b 0f01 	tst.w	fp, #1
  403b82:	f040 8095 	bne.w	403cb0 <_svfprintf_r+0x1394>
  403b86:	9308      	str	r3, [sp, #32]
  403b88:	930e      	str	r3, [sp, #56]	; 0x38
  403b8a:	e663      	b.n	403854 <_svfprintf_r+0xf38>
  403b8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403b8e:	9308      	str	r3, [sp, #32]
  403b90:	930e      	str	r3, [sp, #56]	; 0x38
  403b92:	900a      	str	r0, [sp, #40]	; 0x28
  403b94:	950f      	str	r5, [sp, #60]	; 0x3c
  403b96:	f8cd b01c 	str.w	fp, [sp, #28]
  403b9a:	9012      	str	r0, [sp, #72]	; 0x48
  403b9c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403ba0:	f7fe bfd4 	b.w	402b4c <_svfprintf_r+0x230>
  403ba4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403ba6:	2b47      	cmp	r3, #71	; 0x47
  403ba8:	f47f ae20 	bne.w	4037ec <_svfprintf_r+0xed0>
  403bac:	f01b 0f01 	tst.w	fp, #1
  403bb0:	f47f aeee 	bne.w	403990 <_svfprintf_r+0x1074>
  403bb4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403bb6:	1b9b      	subs	r3, r3, r6
  403bb8:	9313      	str	r3, [sp, #76]	; 0x4c
  403bba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403bbc:	2b47      	cmp	r3, #71	; 0x47
  403bbe:	f43f af18 	beq.w	4039f2 <_svfprintf_r+0x10d6>
  403bc2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403bc4:	9312      	str	r3, [sp, #72]	; 0x48
  403bc6:	e721      	b.n	403a0c <_svfprintf_r+0x10f0>
  403bc8:	424f      	negs	r7, r1
  403bca:	3110      	adds	r1, #16
  403bcc:	4d48      	ldr	r5, [pc, #288]	; (403cf0 <_svfprintf_r+0x13d4>)
  403bce:	da2f      	bge.n	403c30 <_svfprintf_r+0x1314>
  403bd0:	2410      	movs	r4, #16
  403bd2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403bd6:	e004      	b.n	403be2 <_svfprintf_r+0x12c6>
  403bd8:	f108 0808 	add.w	r8, r8, #8
  403bdc:	3f10      	subs	r7, #16
  403bde:	2f10      	cmp	r7, #16
  403be0:	dd26      	ble.n	403c30 <_svfprintf_r+0x1314>
  403be2:	3301      	adds	r3, #1
  403be4:	3210      	adds	r2, #16
  403be6:	2b07      	cmp	r3, #7
  403be8:	9227      	str	r2, [sp, #156]	; 0x9c
  403bea:	9326      	str	r3, [sp, #152]	; 0x98
  403bec:	f8c8 5000 	str.w	r5, [r8]
  403bf0:	f8c8 4004 	str.w	r4, [r8, #4]
  403bf4:	ddf0      	ble.n	403bd8 <_svfprintf_r+0x12bc>
  403bf6:	aa25      	add	r2, sp, #148	; 0x94
  403bf8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403bfa:	4658      	mov	r0, fp
  403bfc:	f001 ff6a 	bl	405ad4 <__ssprint_r>
  403c00:	2800      	cmp	r0, #0
  403c02:	f47e af5d 	bne.w	402ac0 <_svfprintf_r+0x1a4>
  403c06:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403c08:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403c0a:	46c8      	mov	r8, r9
  403c0c:	e7e6      	b.n	403bdc <_svfprintf_r+0x12c0>
  403c0e:	aa25      	add	r2, sp, #148	; 0x94
  403c10:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403c12:	980c      	ldr	r0, [sp, #48]	; 0x30
  403c14:	f001 ff5e 	bl	405ad4 <__ssprint_r>
  403c18:	2800      	cmp	r0, #0
  403c1a:	f47e af51 	bne.w	402ac0 <_svfprintf_r+0x1a4>
  403c1e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403c20:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403c22:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403c24:	46c8      	mov	r8, r9
  403c26:	e667      	b.n	4038f8 <_svfprintf_r+0xfdc>
  403c28:	2000      	movs	r0, #0
  403c2a:	900a      	str	r0, [sp, #40]	; 0x28
  403c2c:	f7fe bed0 	b.w	4029d0 <_svfprintf_r+0xb4>
  403c30:	3301      	adds	r3, #1
  403c32:	443a      	add	r2, r7
  403c34:	2b07      	cmp	r3, #7
  403c36:	e888 00a0 	stmia.w	r8, {r5, r7}
  403c3a:	9227      	str	r2, [sp, #156]	; 0x9c
  403c3c:	9326      	str	r3, [sp, #152]	; 0x98
  403c3e:	f108 0808 	add.w	r8, r8, #8
  403c42:	f77f ae5c 	ble.w	4038fe <_svfprintf_r+0xfe2>
  403c46:	aa25      	add	r2, sp, #148	; 0x94
  403c48:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403c4a:	980c      	ldr	r0, [sp, #48]	; 0x30
  403c4c:	f001 ff42 	bl	405ad4 <__ssprint_r>
  403c50:	2800      	cmp	r0, #0
  403c52:	f47e af35 	bne.w	402ac0 <_svfprintf_r+0x1a4>
  403c56:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403c58:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403c5a:	46c8      	mov	r8, r9
  403c5c:	e64f      	b.n	4038fe <_svfprintf_r+0xfe2>
  403c5e:	3330      	adds	r3, #48	; 0x30
  403c60:	2230      	movs	r2, #48	; 0x30
  403c62:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  403c66:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  403c6a:	ab22      	add	r3, sp, #136	; 0x88
  403c6c:	e70f      	b.n	403a8e <_svfprintf_r+0x1172>
  403c6e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403c70:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403c72:	4413      	add	r3, r2
  403c74:	930e      	str	r3, [sp, #56]	; 0x38
  403c76:	e775      	b.n	403b64 <_svfprintf_r+0x1248>
  403c78:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403c7a:	e5cb      	b.n	403814 <_svfprintf_r+0xef8>
  403c7c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  403c7e:	4e1d      	ldr	r6, [pc, #116]	; (403cf4 <_svfprintf_r+0x13d8>)
  403c80:	2b00      	cmp	r3, #0
  403c82:	bfb6      	itet	lt
  403c84:	272d      	movlt	r7, #45	; 0x2d
  403c86:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  403c8a:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  403c8e:	4b1a      	ldr	r3, [pc, #104]	; (403cf8 <_svfprintf_r+0x13dc>)
  403c90:	f7ff ba2f 	b.w	4030f2 <_svfprintf_r+0x7d6>
  403c94:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403c96:	9808      	ldr	r0, [sp, #32]
  403c98:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  403c9a:	4639      	mov	r1, r7
  403c9c:	f002 ffae 	bl	406bfc <__aeabi_dcmpeq>
  403ca0:	2800      	cmp	r0, #0
  403ca2:	f47f ae7f 	bne.w	4039a4 <_svfprintf_r+0x1088>
  403ca6:	f1c5 0501 	rsb	r5, r5, #1
  403caa:	951f      	str	r5, [sp, #124]	; 0x7c
  403cac:	442c      	add	r4, r5
  403cae:	e59e      	b.n	4037ee <_svfprintf_r+0xed2>
  403cb0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403cb2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403cb4:	4413      	add	r3, r2
  403cb6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403cb8:	441a      	add	r2, r3
  403cba:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  403cbe:	920e      	str	r2, [sp, #56]	; 0x38
  403cc0:	9308      	str	r3, [sp, #32]
  403cc2:	e5c7      	b.n	403854 <_svfprintf_r+0xf38>
  403cc4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403cc6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403cc8:	f1c3 0301 	rsb	r3, r3, #1
  403ccc:	441a      	add	r2, r3
  403cce:	4613      	mov	r3, r2
  403cd0:	e7d0      	b.n	403c74 <_svfprintf_r+0x1358>
  403cd2:	f01b 0301 	ands.w	r3, fp, #1
  403cd6:	9312      	str	r3, [sp, #72]	; 0x48
  403cd8:	f47f aee2 	bne.w	403aa0 <_svfprintf_r+0x1184>
  403cdc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403cde:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403ce2:	9308      	str	r3, [sp, #32]
  403ce4:	e5b6      	b.n	403854 <_svfprintf_r+0xf38>
  403ce6:	bf00      	nop
  403ce8:	66666667 	.word	0x66666667
  403cec:	00407128 	.word	0x00407128
  403cf0:	00407144 	.word	0x00407144
  403cf4:	004070fc 	.word	0x004070fc
  403cf8:	004070f8 	.word	0x004070f8
  403cfc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403cfe:	b913      	cbnz	r3, 403d06 <_svfprintf_r+0x13ea>
  403d00:	f01b 0f01 	tst.w	fp, #1
  403d04:	d002      	beq.n	403d0c <_svfprintf_r+0x13f0>
  403d06:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403d08:	3301      	adds	r3, #1
  403d0a:	e7d4      	b.n	403cb6 <_svfprintf_r+0x139a>
  403d0c:	2301      	movs	r3, #1
  403d0e:	e73a      	b.n	403b86 <_svfprintf_r+0x126a>
  403d10:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403d12:	f89a 3001 	ldrb.w	r3, [sl, #1]
  403d16:	6828      	ldr	r0, [r5, #0]
  403d18:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  403d1c:	900a      	str	r0, [sp, #40]	; 0x28
  403d1e:	4628      	mov	r0, r5
  403d20:	3004      	adds	r0, #4
  403d22:	46a2      	mov	sl, r4
  403d24:	900f      	str	r0, [sp, #60]	; 0x3c
  403d26:	f7fe be51 	b.w	4029cc <_svfprintf_r+0xb0>
  403d2a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403d2e:	f7ff b867 	b.w	402e00 <_svfprintf_r+0x4e4>
  403d32:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403d36:	f7ff ba15 	b.w	403164 <_svfprintf_r+0x848>
  403d3a:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  403d3e:	e6a6      	b.n	403a8e <_svfprintf_r+0x1172>
  403d40:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403d44:	f7ff b8eb 	b.w	402f1e <_svfprintf_r+0x602>
  403d48:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403d4a:	230c      	movs	r3, #12
  403d4c:	6013      	str	r3, [r2, #0]
  403d4e:	f04f 33ff 	mov.w	r3, #4294967295
  403d52:	9309      	str	r3, [sp, #36]	; 0x24
  403d54:	f7fe bebd 	b.w	402ad2 <_svfprintf_r+0x1b6>
  403d58:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403d5c:	f7ff b99a 	b.w	403094 <_svfprintf_r+0x778>
  403d60:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403d64:	f7ff b976 	b.w	403054 <_svfprintf_r+0x738>
  403d68:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403d6c:	f7ff b959 	b.w	403022 <_svfprintf_r+0x706>
  403d70:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403d74:	f7ff b912 	b.w	402f9c <_svfprintf_r+0x680>

00403d78 <register_fini>:
  403d78:	4b02      	ldr	r3, [pc, #8]	; (403d84 <register_fini+0xc>)
  403d7a:	b113      	cbz	r3, 403d82 <register_fini+0xa>
  403d7c:	4802      	ldr	r0, [pc, #8]	; (403d88 <register_fini+0x10>)
  403d7e:	f000 b805 	b.w	403d8c <atexit>
  403d82:	4770      	bx	lr
  403d84:	00000000 	.word	0x00000000
  403d88:	00404d15 	.word	0x00404d15

00403d8c <atexit>:
  403d8c:	2300      	movs	r3, #0
  403d8e:	4601      	mov	r1, r0
  403d90:	461a      	mov	r2, r3
  403d92:	4618      	mov	r0, r3
  403d94:	f001 bf1c 	b.w	405bd0 <__register_exitproc>

00403d98 <quorem>:
  403d98:	6902      	ldr	r2, [r0, #16]
  403d9a:	690b      	ldr	r3, [r1, #16]
  403d9c:	4293      	cmp	r3, r2
  403d9e:	f300 808d 	bgt.w	403ebc <quorem+0x124>
  403da2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403da6:	f103 38ff 	add.w	r8, r3, #4294967295
  403daa:	f101 0714 	add.w	r7, r1, #20
  403dae:	f100 0b14 	add.w	fp, r0, #20
  403db2:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  403db6:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  403dba:	ea4f 0488 	mov.w	r4, r8, lsl #2
  403dbe:	b083      	sub	sp, #12
  403dc0:	3201      	adds	r2, #1
  403dc2:	fbb3 f9f2 	udiv	r9, r3, r2
  403dc6:	eb0b 0304 	add.w	r3, fp, r4
  403dca:	9400      	str	r4, [sp, #0]
  403dcc:	eb07 0a04 	add.w	sl, r7, r4
  403dd0:	9301      	str	r3, [sp, #4]
  403dd2:	f1b9 0f00 	cmp.w	r9, #0
  403dd6:	d039      	beq.n	403e4c <quorem+0xb4>
  403dd8:	2500      	movs	r5, #0
  403dda:	462e      	mov	r6, r5
  403ddc:	46bc      	mov	ip, r7
  403dde:	46de      	mov	lr, fp
  403de0:	f85c 4b04 	ldr.w	r4, [ip], #4
  403de4:	f8de 3000 	ldr.w	r3, [lr]
  403de8:	b2a2      	uxth	r2, r4
  403dea:	fb09 5502 	mla	r5, r9, r2, r5
  403dee:	0c22      	lsrs	r2, r4, #16
  403df0:	0c2c      	lsrs	r4, r5, #16
  403df2:	fb09 4202 	mla	r2, r9, r2, r4
  403df6:	b2ad      	uxth	r5, r5
  403df8:	1b75      	subs	r5, r6, r5
  403dfa:	b296      	uxth	r6, r2
  403dfc:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  403e00:	fa15 f383 	uxtah	r3, r5, r3
  403e04:	eb06 4623 	add.w	r6, r6, r3, asr #16
  403e08:	b29b      	uxth	r3, r3
  403e0a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  403e0e:	45e2      	cmp	sl, ip
  403e10:	ea4f 4512 	mov.w	r5, r2, lsr #16
  403e14:	f84e 3b04 	str.w	r3, [lr], #4
  403e18:	ea4f 4626 	mov.w	r6, r6, asr #16
  403e1c:	d2e0      	bcs.n	403de0 <quorem+0x48>
  403e1e:	9b00      	ldr	r3, [sp, #0]
  403e20:	f85b 3003 	ldr.w	r3, [fp, r3]
  403e24:	b993      	cbnz	r3, 403e4c <quorem+0xb4>
  403e26:	9c01      	ldr	r4, [sp, #4]
  403e28:	1f23      	subs	r3, r4, #4
  403e2a:	459b      	cmp	fp, r3
  403e2c:	d20c      	bcs.n	403e48 <quorem+0xb0>
  403e2e:	f854 3c04 	ldr.w	r3, [r4, #-4]
  403e32:	b94b      	cbnz	r3, 403e48 <quorem+0xb0>
  403e34:	f1a4 0308 	sub.w	r3, r4, #8
  403e38:	e002      	b.n	403e40 <quorem+0xa8>
  403e3a:	681a      	ldr	r2, [r3, #0]
  403e3c:	3b04      	subs	r3, #4
  403e3e:	b91a      	cbnz	r2, 403e48 <quorem+0xb0>
  403e40:	459b      	cmp	fp, r3
  403e42:	f108 38ff 	add.w	r8, r8, #4294967295
  403e46:	d3f8      	bcc.n	403e3a <quorem+0xa2>
  403e48:	f8c0 8010 	str.w	r8, [r0, #16]
  403e4c:	4604      	mov	r4, r0
  403e4e:	f001 fd33 	bl	4058b8 <__mcmp>
  403e52:	2800      	cmp	r0, #0
  403e54:	db2e      	blt.n	403eb4 <quorem+0x11c>
  403e56:	f109 0901 	add.w	r9, r9, #1
  403e5a:	465d      	mov	r5, fp
  403e5c:	2300      	movs	r3, #0
  403e5e:	f857 1b04 	ldr.w	r1, [r7], #4
  403e62:	6828      	ldr	r0, [r5, #0]
  403e64:	b28a      	uxth	r2, r1
  403e66:	1a9a      	subs	r2, r3, r2
  403e68:	0c0b      	lsrs	r3, r1, #16
  403e6a:	fa12 f280 	uxtah	r2, r2, r0
  403e6e:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  403e72:	eb03 4322 	add.w	r3, r3, r2, asr #16
  403e76:	b292      	uxth	r2, r2
  403e78:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  403e7c:	45ba      	cmp	sl, r7
  403e7e:	f845 2b04 	str.w	r2, [r5], #4
  403e82:	ea4f 4323 	mov.w	r3, r3, asr #16
  403e86:	d2ea      	bcs.n	403e5e <quorem+0xc6>
  403e88:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  403e8c:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  403e90:	b982      	cbnz	r2, 403eb4 <quorem+0x11c>
  403e92:	1f1a      	subs	r2, r3, #4
  403e94:	4593      	cmp	fp, r2
  403e96:	d20b      	bcs.n	403eb0 <quorem+0x118>
  403e98:	f853 2c04 	ldr.w	r2, [r3, #-4]
  403e9c:	b942      	cbnz	r2, 403eb0 <quorem+0x118>
  403e9e:	3b08      	subs	r3, #8
  403ea0:	e002      	b.n	403ea8 <quorem+0x110>
  403ea2:	681a      	ldr	r2, [r3, #0]
  403ea4:	3b04      	subs	r3, #4
  403ea6:	b91a      	cbnz	r2, 403eb0 <quorem+0x118>
  403ea8:	459b      	cmp	fp, r3
  403eaa:	f108 38ff 	add.w	r8, r8, #4294967295
  403eae:	d3f8      	bcc.n	403ea2 <quorem+0x10a>
  403eb0:	f8c4 8010 	str.w	r8, [r4, #16]
  403eb4:	4648      	mov	r0, r9
  403eb6:	b003      	add	sp, #12
  403eb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403ebc:	2000      	movs	r0, #0
  403ebe:	4770      	bx	lr

00403ec0 <_dtoa_r>:
  403ec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403ec4:	6c01      	ldr	r1, [r0, #64]	; 0x40
  403ec6:	b09b      	sub	sp, #108	; 0x6c
  403ec8:	4604      	mov	r4, r0
  403eca:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  403ecc:	4692      	mov	sl, r2
  403ece:	469b      	mov	fp, r3
  403ed0:	b141      	cbz	r1, 403ee4 <_dtoa_r+0x24>
  403ed2:	6c42      	ldr	r2, [r0, #68]	; 0x44
  403ed4:	604a      	str	r2, [r1, #4]
  403ed6:	2301      	movs	r3, #1
  403ed8:	4093      	lsls	r3, r2
  403eda:	608b      	str	r3, [r1, #8]
  403edc:	f001 fb14 	bl	405508 <_Bfree>
  403ee0:	2300      	movs	r3, #0
  403ee2:	6423      	str	r3, [r4, #64]	; 0x40
  403ee4:	f1bb 0f00 	cmp.w	fp, #0
  403ee8:	465d      	mov	r5, fp
  403eea:	db35      	blt.n	403f58 <_dtoa_r+0x98>
  403eec:	2300      	movs	r3, #0
  403eee:	6033      	str	r3, [r6, #0]
  403ef0:	4b9d      	ldr	r3, [pc, #628]	; (404168 <_dtoa_r+0x2a8>)
  403ef2:	43ab      	bics	r3, r5
  403ef4:	d015      	beq.n	403f22 <_dtoa_r+0x62>
  403ef6:	4650      	mov	r0, sl
  403ef8:	4659      	mov	r1, fp
  403efa:	2200      	movs	r2, #0
  403efc:	2300      	movs	r3, #0
  403efe:	f002 fe7d 	bl	406bfc <__aeabi_dcmpeq>
  403f02:	4680      	mov	r8, r0
  403f04:	2800      	cmp	r0, #0
  403f06:	d02d      	beq.n	403f64 <_dtoa_r+0xa4>
  403f08:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403f0a:	2301      	movs	r3, #1
  403f0c:	6013      	str	r3, [r2, #0]
  403f0e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403f10:	2b00      	cmp	r3, #0
  403f12:	f000 80bd 	beq.w	404090 <_dtoa_r+0x1d0>
  403f16:	4895      	ldr	r0, [pc, #596]	; (40416c <_dtoa_r+0x2ac>)
  403f18:	6018      	str	r0, [r3, #0]
  403f1a:	3801      	subs	r0, #1
  403f1c:	b01b      	add	sp, #108	; 0x6c
  403f1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f22:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403f24:	f242 730f 	movw	r3, #9999	; 0x270f
  403f28:	6013      	str	r3, [r2, #0]
  403f2a:	f1ba 0f00 	cmp.w	sl, #0
  403f2e:	d10d      	bne.n	403f4c <_dtoa_r+0x8c>
  403f30:	f3c5 0513 	ubfx	r5, r5, #0, #20
  403f34:	b955      	cbnz	r5, 403f4c <_dtoa_r+0x8c>
  403f36:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403f38:	488d      	ldr	r0, [pc, #564]	; (404170 <_dtoa_r+0x2b0>)
  403f3a:	2b00      	cmp	r3, #0
  403f3c:	d0ee      	beq.n	403f1c <_dtoa_r+0x5c>
  403f3e:	f100 0308 	add.w	r3, r0, #8
  403f42:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  403f44:	6013      	str	r3, [r2, #0]
  403f46:	b01b      	add	sp, #108	; 0x6c
  403f48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f4c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403f4e:	4889      	ldr	r0, [pc, #548]	; (404174 <_dtoa_r+0x2b4>)
  403f50:	2b00      	cmp	r3, #0
  403f52:	d0e3      	beq.n	403f1c <_dtoa_r+0x5c>
  403f54:	1cc3      	adds	r3, r0, #3
  403f56:	e7f4      	b.n	403f42 <_dtoa_r+0x82>
  403f58:	2301      	movs	r3, #1
  403f5a:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  403f5e:	6033      	str	r3, [r6, #0]
  403f60:	46ab      	mov	fp, r5
  403f62:	e7c5      	b.n	403ef0 <_dtoa_r+0x30>
  403f64:	aa18      	add	r2, sp, #96	; 0x60
  403f66:	ab19      	add	r3, sp, #100	; 0x64
  403f68:	9201      	str	r2, [sp, #4]
  403f6a:	9300      	str	r3, [sp, #0]
  403f6c:	4652      	mov	r2, sl
  403f6e:	465b      	mov	r3, fp
  403f70:	4620      	mov	r0, r4
  403f72:	f001 fd41 	bl	4059f8 <__d2b>
  403f76:	0d2b      	lsrs	r3, r5, #20
  403f78:	4681      	mov	r9, r0
  403f7a:	d071      	beq.n	404060 <_dtoa_r+0x1a0>
  403f7c:	f3cb 0213 	ubfx	r2, fp, #0, #20
  403f80:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  403f84:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403f86:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  403f8a:	4650      	mov	r0, sl
  403f8c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  403f90:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  403f94:	2200      	movs	r2, #0
  403f96:	4b78      	ldr	r3, [pc, #480]	; (404178 <_dtoa_r+0x2b8>)
  403f98:	f002 fa14 	bl	4063c4 <__aeabi_dsub>
  403f9c:	a36c      	add	r3, pc, #432	; (adr r3, 404150 <_dtoa_r+0x290>)
  403f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
  403fa2:	f002 fbc3 	bl	40672c <__aeabi_dmul>
  403fa6:	a36c      	add	r3, pc, #432	; (adr r3, 404158 <_dtoa_r+0x298>)
  403fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
  403fac:	f002 fa0c 	bl	4063c8 <__adddf3>
  403fb0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403fb4:	4630      	mov	r0, r6
  403fb6:	f002 fb53 	bl	406660 <__aeabi_i2d>
  403fba:	a369      	add	r3, pc, #420	; (adr r3, 404160 <_dtoa_r+0x2a0>)
  403fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
  403fc0:	f002 fbb4 	bl	40672c <__aeabi_dmul>
  403fc4:	4602      	mov	r2, r0
  403fc6:	460b      	mov	r3, r1
  403fc8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403fcc:	f002 f9fc 	bl	4063c8 <__adddf3>
  403fd0:	e9cd 0104 	strd	r0, r1, [sp, #16]
  403fd4:	f002 fe5a 	bl	406c8c <__aeabi_d2iz>
  403fd8:	2200      	movs	r2, #0
  403fda:	9002      	str	r0, [sp, #8]
  403fdc:	2300      	movs	r3, #0
  403fde:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403fe2:	f002 fe15 	bl	406c10 <__aeabi_dcmplt>
  403fe6:	2800      	cmp	r0, #0
  403fe8:	f040 8173 	bne.w	4042d2 <_dtoa_r+0x412>
  403fec:	9d02      	ldr	r5, [sp, #8]
  403fee:	2d16      	cmp	r5, #22
  403ff0:	f200 815d 	bhi.w	4042ae <_dtoa_r+0x3ee>
  403ff4:	4b61      	ldr	r3, [pc, #388]	; (40417c <_dtoa_r+0x2bc>)
  403ff6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  403ffa:	e9d3 0100 	ldrd	r0, r1, [r3]
  403ffe:	4652      	mov	r2, sl
  404000:	465b      	mov	r3, fp
  404002:	f002 fe23 	bl	406c4c <__aeabi_dcmpgt>
  404006:	2800      	cmp	r0, #0
  404008:	f000 81c5 	beq.w	404396 <_dtoa_r+0x4d6>
  40400c:	1e6b      	subs	r3, r5, #1
  40400e:	9302      	str	r3, [sp, #8]
  404010:	2300      	movs	r3, #0
  404012:	930e      	str	r3, [sp, #56]	; 0x38
  404014:	1bbf      	subs	r7, r7, r6
  404016:	1e7b      	subs	r3, r7, #1
  404018:	9306      	str	r3, [sp, #24]
  40401a:	f100 8154 	bmi.w	4042c6 <_dtoa_r+0x406>
  40401e:	2300      	movs	r3, #0
  404020:	9308      	str	r3, [sp, #32]
  404022:	9b02      	ldr	r3, [sp, #8]
  404024:	2b00      	cmp	r3, #0
  404026:	f2c0 8145 	blt.w	4042b4 <_dtoa_r+0x3f4>
  40402a:	9a06      	ldr	r2, [sp, #24]
  40402c:	930d      	str	r3, [sp, #52]	; 0x34
  40402e:	4611      	mov	r1, r2
  404030:	4419      	add	r1, r3
  404032:	2300      	movs	r3, #0
  404034:	9106      	str	r1, [sp, #24]
  404036:	930c      	str	r3, [sp, #48]	; 0x30
  404038:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40403a:	2b09      	cmp	r3, #9
  40403c:	d82a      	bhi.n	404094 <_dtoa_r+0x1d4>
  40403e:	2b05      	cmp	r3, #5
  404040:	f340 865b 	ble.w	404cfa <_dtoa_r+0xe3a>
  404044:	3b04      	subs	r3, #4
  404046:	9324      	str	r3, [sp, #144]	; 0x90
  404048:	2500      	movs	r5, #0
  40404a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40404c:	3b02      	subs	r3, #2
  40404e:	2b03      	cmp	r3, #3
  404050:	f200 8642 	bhi.w	404cd8 <_dtoa_r+0xe18>
  404054:	e8df f013 	tbh	[pc, r3, lsl #1]
  404058:	02c903d4 	.word	0x02c903d4
  40405c:	046103df 	.word	0x046103df
  404060:	9f18      	ldr	r7, [sp, #96]	; 0x60
  404062:	9e19      	ldr	r6, [sp, #100]	; 0x64
  404064:	443e      	add	r6, r7
  404066:	f206 4332 	addw	r3, r6, #1074	; 0x432
  40406a:	2b20      	cmp	r3, #32
  40406c:	f340 818e 	ble.w	40438c <_dtoa_r+0x4cc>
  404070:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  404074:	f206 4012 	addw	r0, r6, #1042	; 0x412
  404078:	409d      	lsls	r5, r3
  40407a:	fa2a f000 	lsr.w	r0, sl, r0
  40407e:	4328      	orrs	r0, r5
  404080:	f002 fade 	bl	406640 <__aeabi_ui2d>
  404084:	2301      	movs	r3, #1
  404086:	3e01      	subs	r6, #1
  404088:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40408c:	9314      	str	r3, [sp, #80]	; 0x50
  40408e:	e781      	b.n	403f94 <_dtoa_r+0xd4>
  404090:	483b      	ldr	r0, [pc, #236]	; (404180 <_dtoa_r+0x2c0>)
  404092:	e743      	b.n	403f1c <_dtoa_r+0x5c>
  404094:	2100      	movs	r1, #0
  404096:	6461      	str	r1, [r4, #68]	; 0x44
  404098:	4620      	mov	r0, r4
  40409a:	9125      	str	r1, [sp, #148]	; 0x94
  40409c:	f001 fa0e 	bl	4054bc <_Balloc>
  4040a0:	f04f 33ff 	mov.w	r3, #4294967295
  4040a4:	930a      	str	r3, [sp, #40]	; 0x28
  4040a6:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4040a8:	930f      	str	r3, [sp, #60]	; 0x3c
  4040aa:	2301      	movs	r3, #1
  4040ac:	9004      	str	r0, [sp, #16]
  4040ae:	6420      	str	r0, [r4, #64]	; 0x40
  4040b0:	9224      	str	r2, [sp, #144]	; 0x90
  4040b2:	930b      	str	r3, [sp, #44]	; 0x2c
  4040b4:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4040b6:	2b00      	cmp	r3, #0
  4040b8:	f2c0 80d9 	blt.w	40426e <_dtoa_r+0x3ae>
  4040bc:	9a02      	ldr	r2, [sp, #8]
  4040be:	2a0e      	cmp	r2, #14
  4040c0:	f300 80d5 	bgt.w	40426e <_dtoa_r+0x3ae>
  4040c4:	4b2d      	ldr	r3, [pc, #180]	; (40417c <_dtoa_r+0x2bc>)
  4040c6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4040ca:	e9d3 2300 	ldrd	r2, r3, [r3]
  4040ce:	e9cd 2308 	strd	r2, r3, [sp, #32]
  4040d2:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4040d4:	2b00      	cmp	r3, #0
  4040d6:	f2c0 83ba 	blt.w	40484e <_dtoa_r+0x98e>
  4040da:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  4040de:	4650      	mov	r0, sl
  4040e0:	462a      	mov	r2, r5
  4040e2:	4633      	mov	r3, r6
  4040e4:	4659      	mov	r1, fp
  4040e6:	f002 fc4b 	bl	406980 <__aeabi_ddiv>
  4040ea:	f002 fdcf 	bl	406c8c <__aeabi_d2iz>
  4040ee:	4680      	mov	r8, r0
  4040f0:	f002 fab6 	bl	406660 <__aeabi_i2d>
  4040f4:	462a      	mov	r2, r5
  4040f6:	4633      	mov	r3, r6
  4040f8:	f002 fb18 	bl	40672c <__aeabi_dmul>
  4040fc:	460b      	mov	r3, r1
  4040fe:	4602      	mov	r2, r0
  404100:	4659      	mov	r1, fp
  404102:	4650      	mov	r0, sl
  404104:	f002 f95e 	bl	4063c4 <__aeabi_dsub>
  404108:	9d04      	ldr	r5, [sp, #16]
  40410a:	f108 0330 	add.w	r3, r8, #48	; 0x30
  40410e:	702b      	strb	r3, [r5, #0]
  404110:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404112:	2b01      	cmp	r3, #1
  404114:	4606      	mov	r6, r0
  404116:	460f      	mov	r7, r1
  404118:	f105 0501 	add.w	r5, r5, #1
  40411c:	d068      	beq.n	4041f0 <_dtoa_r+0x330>
  40411e:	2200      	movs	r2, #0
  404120:	4b18      	ldr	r3, [pc, #96]	; (404184 <_dtoa_r+0x2c4>)
  404122:	f002 fb03 	bl	40672c <__aeabi_dmul>
  404126:	2200      	movs	r2, #0
  404128:	2300      	movs	r3, #0
  40412a:	4606      	mov	r6, r0
  40412c:	460f      	mov	r7, r1
  40412e:	f002 fd65 	bl	406bfc <__aeabi_dcmpeq>
  404132:	2800      	cmp	r0, #0
  404134:	f040 8088 	bne.w	404248 <_dtoa_r+0x388>
  404138:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  40413c:	f04f 0a00 	mov.w	sl, #0
  404140:	f8df b040 	ldr.w	fp, [pc, #64]	; 404184 <_dtoa_r+0x2c4>
  404144:	940c      	str	r4, [sp, #48]	; 0x30
  404146:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  40414a:	e028      	b.n	40419e <_dtoa_r+0x2de>
  40414c:	f3af 8000 	nop.w
  404150:	636f4361 	.word	0x636f4361
  404154:	3fd287a7 	.word	0x3fd287a7
  404158:	8b60c8b3 	.word	0x8b60c8b3
  40415c:	3fc68a28 	.word	0x3fc68a28
  404160:	509f79fb 	.word	0x509f79fb
  404164:	3fd34413 	.word	0x3fd34413
  404168:	7ff00000 	.word	0x7ff00000
  40416c:	00407131 	.word	0x00407131
  404170:	00407154 	.word	0x00407154
  404174:	00407160 	.word	0x00407160
  404178:	3ff80000 	.word	0x3ff80000
  40417c:	00407190 	.word	0x00407190
  404180:	00407130 	.word	0x00407130
  404184:	40240000 	.word	0x40240000
  404188:	f002 fad0 	bl	40672c <__aeabi_dmul>
  40418c:	2200      	movs	r2, #0
  40418e:	2300      	movs	r3, #0
  404190:	4606      	mov	r6, r0
  404192:	460f      	mov	r7, r1
  404194:	f002 fd32 	bl	406bfc <__aeabi_dcmpeq>
  404198:	2800      	cmp	r0, #0
  40419a:	f040 83c1 	bne.w	404920 <_dtoa_r+0xa60>
  40419e:	4642      	mov	r2, r8
  4041a0:	464b      	mov	r3, r9
  4041a2:	4630      	mov	r0, r6
  4041a4:	4639      	mov	r1, r7
  4041a6:	f002 fbeb 	bl	406980 <__aeabi_ddiv>
  4041aa:	f002 fd6f 	bl	406c8c <__aeabi_d2iz>
  4041ae:	4604      	mov	r4, r0
  4041b0:	f002 fa56 	bl	406660 <__aeabi_i2d>
  4041b4:	4642      	mov	r2, r8
  4041b6:	464b      	mov	r3, r9
  4041b8:	f002 fab8 	bl	40672c <__aeabi_dmul>
  4041bc:	4602      	mov	r2, r0
  4041be:	460b      	mov	r3, r1
  4041c0:	4630      	mov	r0, r6
  4041c2:	4639      	mov	r1, r7
  4041c4:	f002 f8fe 	bl	4063c4 <__aeabi_dsub>
  4041c8:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  4041cc:	9e04      	ldr	r6, [sp, #16]
  4041ce:	f805 eb01 	strb.w	lr, [r5], #1
  4041d2:	eba5 0e06 	sub.w	lr, r5, r6
  4041d6:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  4041d8:	45b6      	cmp	lr, r6
  4041da:	e9cd 0106 	strd	r0, r1, [sp, #24]
  4041de:	4652      	mov	r2, sl
  4041e0:	465b      	mov	r3, fp
  4041e2:	d1d1      	bne.n	404188 <_dtoa_r+0x2c8>
  4041e4:	46a0      	mov	r8, r4
  4041e6:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4041ea:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4041ec:	4606      	mov	r6, r0
  4041ee:	460f      	mov	r7, r1
  4041f0:	4632      	mov	r2, r6
  4041f2:	463b      	mov	r3, r7
  4041f4:	4630      	mov	r0, r6
  4041f6:	4639      	mov	r1, r7
  4041f8:	f002 f8e6 	bl	4063c8 <__adddf3>
  4041fc:	4606      	mov	r6, r0
  4041fe:	460f      	mov	r7, r1
  404200:	4602      	mov	r2, r0
  404202:	460b      	mov	r3, r1
  404204:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  404208:	f002 fd02 	bl	406c10 <__aeabi_dcmplt>
  40420c:	b948      	cbnz	r0, 404222 <_dtoa_r+0x362>
  40420e:	4632      	mov	r2, r6
  404210:	463b      	mov	r3, r7
  404212:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  404216:	f002 fcf1 	bl	406bfc <__aeabi_dcmpeq>
  40421a:	b1a8      	cbz	r0, 404248 <_dtoa_r+0x388>
  40421c:	f018 0f01 	tst.w	r8, #1
  404220:	d012      	beq.n	404248 <_dtoa_r+0x388>
  404222:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404226:	9a04      	ldr	r2, [sp, #16]
  404228:	1e6b      	subs	r3, r5, #1
  40422a:	e004      	b.n	404236 <_dtoa_r+0x376>
  40422c:	429a      	cmp	r2, r3
  40422e:	f000 8401 	beq.w	404a34 <_dtoa_r+0xb74>
  404232:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  404236:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  40423a:	f103 0501 	add.w	r5, r3, #1
  40423e:	d0f5      	beq.n	40422c <_dtoa_r+0x36c>
  404240:	f108 0801 	add.w	r8, r8, #1
  404244:	f883 8000 	strb.w	r8, [r3]
  404248:	4649      	mov	r1, r9
  40424a:	4620      	mov	r0, r4
  40424c:	f001 f95c 	bl	405508 <_Bfree>
  404250:	2200      	movs	r2, #0
  404252:	9b02      	ldr	r3, [sp, #8]
  404254:	702a      	strb	r2, [r5, #0]
  404256:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404258:	3301      	adds	r3, #1
  40425a:	6013      	str	r3, [r2, #0]
  40425c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40425e:	2b00      	cmp	r3, #0
  404260:	f000 839e 	beq.w	4049a0 <_dtoa_r+0xae0>
  404264:	9804      	ldr	r0, [sp, #16]
  404266:	601d      	str	r5, [r3, #0]
  404268:	b01b      	add	sp, #108	; 0x6c
  40426a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40426e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404270:	2a00      	cmp	r2, #0
  404272:	d03e      	beq.n	4042f2 <_dtoa_r+0x432>
  404274:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404276:	2a01      	cmp	r2, #1
  404278:	f340 8311 	ble.w	40489e <_dtoa_r+0x9de>
  40427c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40427e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404280:	1e5f      	subs	r7, r3, #1
  404282:	42ba      	cmp	r2, r7
  404284:	f2c0 838f 	blt.w	4049a6 <_dtoa_r+0xae6>
  404288:	1bd7      	subs	r7, r2, r7
  40428a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40428c:	2b00      	cmp	r3, #0
  40428e:	f2c0 848b 	blt.w	404ba8 <_dtoa_r+0xce8>
  404292:	9d08      	ldr	r5, [sp, #32]
  404294:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404296:	9a08      	ldr	r2, [sp, #32]
  404298:	441a      	add	r2, r3
  40429a:	9208      	str	r2, [sp, #32]
  40429c:	9a06      	ldr	r2, [sp, #24]
  40429e:	2101      	movs	r1, #1
  4042a0:	441a      	add	r2, r3
  4042a2:	4620      	mov	r0, r4
  4042a4:	9206      	str	r2, [sp, #24]
  4042a6:	f001 f9c9 	bl	40563c <__i2b>
  4042aa:	4606      	mov	r6, r0
  4042ac:	e024      	b.n	4042f8 <_dtoa_r+0x438>
  4042ae:	2301      	movs	r3, #1
  4042b0:	930e      	str	r3, [sp, #56]	; 0x38
  4042b2:	e6af      	b.n	404014 <_dtoa_r+0x154>
  4042b4:	9a08      	ldr	r2, [sp, #32]
  4042b6:	9b02      	ldr	r3, [sp, #8]
  4042b8:	1ad2      	subs	r2, r2, r3
  4042ba:	425b      	negs	r3, r3
  4042bc:	930c      	str	r3, [sp, #48]	; 0x30
  4042be:	2300      	movs	r3, #0
  4042c0:	9208      	str	r2, [sp, #32]
  4042c2:	930d      	str	r3, [sp, #52]	; 0x34
  4042c4:	e6b8      	b.n	404038 <_dtoa_r+0x178>
  4042c6:	f1c7 0301 	rsb	r3, r7, #1
  4042ca:	9308      	str	r3, [sp, #32]
  4042cc:	2300      	movs	r3, #0
  4042ce:	9306      	str	r3, [sp, #24]
  4042d0:	e6a7      	b.n	404022 <_dtoa_r+0x162>
  4042d2:	9d02      	ldr	r5, [sp, #8]
  4042d4:	4628      	mov	r0, r5
  4042d6:	f002 f9c3 	bl	406660 <__aeabi_i2d>
  4042da:	4602      	mov	r2, r0
  4042dc:	460b      	mov	r3, r1
  4042de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4042e2:	f002 fc8b 	bl	406bfc <__aeabi_dcmpeq>
  4042e6:	2800      	cmp	r0, #0
  4042e8:	f47f ae80 	bne.w	403fec <_dtoa_r+0x12c>
  4042ec:	1e6b      	subs	r3, r5, #1
  4042ee:	9302      	str	r3, [sp, #8]
  4042f0:	e67c      	b.n	403fec <_dtoa_r+0x12c>
  4042f2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4042f4:	9d08      	ldr	r5, [sp, #32]
  4042f6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  4042f8:	2d00      	cmp	r5, #0
  4042fa:	dd0c      	ble.n	404316 <_dtoa_r+0x456>
  4042fc:	9906      	ldr	r1, [sp, #24]
  4042fe:	2900      	cmp	r1, #0
  404300:	460b      	mov	r3, r1
  404302:	dd08      	ble.n	404316 <_dtoa_r+0x456>
  404304:	42a9      	cmp	r1, r5
  404306:	9a08      	ldr	r2, [sp, #32]
  404308:	bfa8      	it	ge
  40430a:	462b      	movge	r3, r5
  40430c:	1ad2      	subs	r2, r2, r3
  40430e:	1aed      	subs	r5, r5, r3
  404310:	1acb      	subs	r3, r1, r3
  404312:	9208      	str	r2, [sp, #32]
  404314:	9306      	str	r3, [sp, #24]
  404316:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404318:	b1d3      	cbz	r3, 404350 <_dtoa_r+0x490>
  40431a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40431c:	2b00      	cmp	r3, #0
  40431e:	f000 82b7 	beq.w	404890 <_dtoa_r+0x9d0>
  404322:	2f00      	cmp	r7, #0
  404324:	dd10      	ble.n	404348 <_dtoa_r+0x488>
  404326:	4631      	mov	r1, r6
  404328:	463a      	mov	r2, r7
  40432a:	4620      	mov	r0, r4
  40432c:	f001 fa22 	bl	405774 <__pow5mult>
  404330:	464a      	mov	r2, r9
  404332:	4601      	mov	r1, r0
  404334:	4606      	mov	r6, r0
  404336:	4620      	mov	r0, r4
  404338:	f001 f98a 	bl	405650 <__multiply>
  40433c:	4649      	mov	r1, r9
  40433e:	4680      	mov	r8, r0
  404340:	4620      	mov	r0, r4
  404342:	f001 f8e1 	bl	405508 <_Bfree>
  404346:	46c1      	mov	r9, r8
  404348:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40434a:	1bda      	subs	r2, r3, r7
  40434c:	f040 82a1 	bne.w	404892 <_dtoa_r+0x9d2>
  404350:	2101      	movs	r1, #1
  404352:	4620      	mov	r0, r4
  404354:	f001 f972 	bl	40563c <__i2b>
  404358:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40435a:	2b00      	cmp	r3, #0
  40435c:	4680      	mov	r8, r0
  40435e:	dd1c      	ble.n	40439a <_dtoa_r+0x4da>
  404360:	4601      	mov	r1, r0
  404362:	461a      	mov	r2, r3
  404364:	4620      	mov	r0, r4
  404366:	f001 fa05 	bl	405774 <__pow5mult>
  40436a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40436c:	2b01      	cmp	r3, #1
  40436e:	4680      	mov	r8, r0
  404370:	f340 8254 	ble.w	40481c <_dtoa_r+0x95c>
  404374:	2300      	movs	r3, #0
  404376:	930c      	str	r3, [sp, #48]	; 0x30
  404378:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40437c:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  404380:	6918      	ldr	r0, [r3, #16]
  404382:	f001 f90b 	bl	40559c <__hi0bits>
  404386:	f1c0 0020 	rsb	r0, r0, #32
  40438a:	e010      	b.n	4043ae <_dtoa_r+0x4ee>
  40438c:	f1c3 0520 	rsb	r5, r3, #32
  404390:	fa0a f005 	lsl.w	r0, sl, r5
  404394:	e674      	b.n	404080 <_dtoa_r+0x1c0>
  404396:	900e      	str	r0, [sp, #56]	; 0x38
  404398:	e63c      	b.n	404014 <_dtoa_r+0x154>
  40439a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40439c:	2b01      	cmp	r3, #1
  40439e:	f340 8287 	ble.w	4048b0 <_dtoa_r+0x9f0>
  4043a2:	2300      	movs	r3, #0
  4043a4:	930c      	str	r3, [sp, #48]	; 0x30
  4043a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4043a8:	2001      	movs	r0, #1
  4043aa:	2b00      	cmp	r3, #0
  4043ac:	d1e4      	bne.n	404378 <_dtoa_r+0x4b8>
  4043ae:	9a06      	ldr	r2, [sp, #24]
  4043b0:	4410      	add	r0, r2
  4043b2:	f010 001f 	ands.w	r0, r0, #31
  4043b6:	f000 80a1 	beq.w	4044fc <_dtoa_r+0x63c>
  4043ba:	f1c0 0320 	rsb	r3, r0, #32
  4043be:	2b04      	cmp	r3, #4
  4043c0:	f340 849e 	ble.w	404d00 <_dtoa_r+0xe40>
  4043c4:	9b08      	ldr	r3, [sp, #32]
  4043c6:	f1c0 001c 	rsb	r0, r0, #28
  4043ca:	4403      	add	r3, r0
  4043cc:	9308      	str	r3, [sp, #32]
  4043ce:	4613      	mov	r3, r2
  4043d0:	4403      	add	r3, r0
  4043d2:	4405      	add	r5, r0
  4043d4:	9306      	str	r3, [sp, #24]
  4043d6:	9b08      	ldr	r3, [sp, #32]
  4043d8:	2b00      	cmp	r3, #0
  4043da:	dd05      	ble.n	4043e8 <_dtoa_r+0x528>
  4043dc:	4649      	mov	r1, r9
  4043de:	461a      	mov	r2, r3
  4043e0:	4620      	mov	r0, r4
  4043e2:	f001 fa17 	bl	405814 <__lshift>
  4043e6:	4681      	mov	r9, r0
  4043e8:	9b06      	ldr	r3, [sp, #24]
  4043ea:	2b00      	cmp	r3, #0
  4043ec:	dd05      	ble.n	4043fa <_dtoa_r+0x53a>
  4043ee:	4641      	mov	r1, r8
  4043f0:	461a      	mov	r2, r3
  4043f2:	4620      	mov	r0, r4
  4043f4:	f001 fa0e 	bl	405814 <__lshift>
  4043f8:	4680      	mov	r8, r0
  4043fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4043fc:	2b00      	cmp	r3, #0
  4043fe:	f040 8086 	bne.w	40450e <_dtoa_r+0x64e>
  404402:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404404:	2b00      	cmp	r3, #0
  404406:	f340 8266 	ble.w	4048d6 <_dtoa_r+0xa16>
  40440a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40440c:	2b00      	cmp	r3, #0
  40440e:	f000 8098 	beq.w	404542 <_dtoa_r+0x682>
  404412:	2d00      	cmp	r5, #0
  404414:	dd05      	ble.n	404422 <_dtoa_r+0x562>
  404416:	4631      	mov	r1, r6
  404418:	462a      	mov	r2, r5
  40441a:	4620      	mov	r0, r4
  40441c:	f001 f9fa 	bl	405814 <__lshift>
  404420:	4606      	mov	r6, r0
  404422:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404424:	2b00      	cmp	r3, #0
  404426:	f040 8337 	bne.w	404a98 <_dtoa_r+0xbd8>
  40442a:	9606      	str	r6, [sp, #24]
  40442c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40442e:	9a04      	ldr	r2, [sp, #16]
  404430:	f8dd b018 	ldr.w	fp, [sp, #24]
  404434:	3b01      	subs	r3, #1
  404436:	18d3      	adds	r3, r2, r3
  404438:	930b      	str	r3, [sp, #44]	; 0x2c
  40443a:	f00a 0301 	and.w	r3, sl, #1
  40443e:	930c      	str	r3, [sp, #48]	; 0x30
  404440:	4617      	mov	r7, r2
  404442:	46c2      	mov	sl, r8
  404444:	4651      	mov	r1, sl
  404446:	4648      	mov	r0, r9
  404448:	f7ff fca6 	bl	403d98 <quorem>
  40444c:	4631      	mov	r1, r6
  40444e:	4605      	mov	r5, r0
  404450:	4648      	mov	r0, r9
  404452:	f001 fa31 	bl	4058b8 <__mcmp>
  404456:	465a      	mov	r2, fp
  404458:	900a      	str	r0, [sp, #40]	; 0x28
  40445a:	4651      	mov	r1, sl
  40445c:	4620      	mov	r0, r4
  40445e:	f001 fa47 	bl	4058f0 <__mdiff>
  404462:	68c2      	ldr	r2, [r0, #12]
  404464:	4680      	mov	r8, r0
  404466:	f105 0330 	add.w	r3, r5, #48	; 0x30
  40446a:	2a00      	cmp	r2, #0
  40446c:	f040 822b 	bne.w	4048c6 <_dtoa_r+0xa06>
  404470:	4601      	mov	r1, r0
  404472:	4648      	mov	r0, r9
  404474:	9308      	str	r3, [sp, #32]
  404476:	f001 fa1f 	bl	4058b8 <__mcmp>
  40447a:	4641      	mov	r1, r8
  40447c:	9006      	str	r0, [sp, #24]
  40447e:	4620      	mov	r0, r4
  404480:	f001 f842 	bl	405508 <_Bfree>
  404484:	9a06      	ldr	r2, [sp, #24]
  404486:	9b08      	ldr	r3, [sp, #32]
  404488:	b932      	cbnz	r2, 404498 <_dtoa_r+0x5d8>
  40448a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40448c:	b921      	cbnz	r1, 404498 <_dtoa_r+0x5d8>
  40448e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404490:	2a00      	cmp	r2, #0
  404492:	f000 83ef 	beq.w	404c74 <_dtoa_r+0xdb4>
  404496:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404498:	990a      	ldr	r1, [sp, #40]	; 0x28
  40449a:	2900      	cmp	r1, #0
  40449c:	f2c0 829f 	blt.w	4049de <_dtoa_r+0xb1e>
  4044a0:	d105      	bne.n	4044ae <_dtoa_r+0x5ee>
  4044a2:	9924      	ldr	r1, [sp, #144]	; 0x90
  4044a4:	b919      	cbnz	r1, 4044ae <_dtoa_r+0x5ee>
  4044a6:	990c      	ldr	r1, [sp, #48]	; 0x30
  4044a8:	2900      	cmp	r1, #0
  4044aa:	f000 8298 	beq.w	4049de <_dtoa_r+0xb1e>
  4044ae:	2a00      	cmp	r2, #0
  4044b0:	f300 8306 	bgt.w	404ac0 <_dtoa_r+0xc00>
  4044b4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4044b6:	703b      	strb	r3, [r7, #0]
  4044b8:	f107 0801 	add.w	r8, r7, #1
  4044bc:	4297      	cmp	r7, r2
  4044be:	4645      	mov	r5, r8
  4044c0:	f000 830c 	beq.w	404adc <_dtoa_r+0xc1c>
  4044c4:	4649      	mov	r1, r9
  4044c6:	2300      	movs	r3, #0
  4044c8:	220a      	movs	r2, #10
  4044ca:	4620      	mov	r0, r4
  4044cc:	f001 f826 	bl	40551c <__multadd>
  4044d0:	455e      	cmp	r6, fp
  4044d2:	4681      	mov	r9, r0
  4044d4:	4631      	mov	r1, r6
  4044d6:	f04f 0300 	mov.w	r3, #0
  4044da:	f04f 020a 	mov.w	r2, #10
  4044de:	4620      	mov	r0, r4
  4044e0:	f000 81eb 	beq.w	4048ba <_dtoa_r+0x9fa>
  4044e4:	f001 f81a 	bl	40551c <__multadd>
  4044e8:	4659      	mov	r1, fp
  4044ea:	4606      	mov	r6, r0
  4044ec:	2300      	movs	r3, #0
  4044ee:	220a      	movs	r2, #10
  4044f0:	4620      	mov	r0, r4
  4044f2:	f001 f813 	bl	40551c <__multadd>
  4044f6:	4647      	mov	r7, r8
  4044f8:	4683      	mov	fp, r0
  4044fa:	e7a3      	b.n	404444 <_dtoa_r+0x584>
  4044fc:	201c      	movs	r0, #28
  4044fe:	9b08      	ldr	r3, [sp, #32]
  404500:	4403      	add	r3, r0
  404502:	9308      	str	r3, [sp, #32]
  404504:	9b06      	ldr	r3, [sp, #24]
  404506:	4403      	add	r3, r0
  404508:	4405      	add	r5, r0
  40450a:	9306      	str	r3, [sp, #24]
  40450c:	e763      	b.n	4043d6 <_dtoa_r+0x516>
  40450e:	4641      	mov	r1, r8
  404510:	4648      	mov	r0, r9
  404512:	f001 f9d1 	bl	4058b8 <__mcmp>
  404516:	2800      	cmp	r0, #0
  404518:	f6bf af73 	bge.w	404402 <_dtoa_r+0x542>
  40451c:	9f02      	ldr	r7, [sp, #8]
  40451e:	4649      	mov	r1, r9
  404520:	2300      	movs	r3, #0
  404522:	220a      	movs	r2, #10
  404524:	4620      	mov	r0, r4
  404526:	3f01      	subs	r7, #1
  404528:	9702      	str	r7, [sp, #8]
  40452a:	f000 fff7 	bl	40551c <__multadd>
  40452e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404530:	4681      	mov	r9, r0
  404532:	2b00      	cmp	r3, #0
  404534:	f040 83b6 	bne.w	404ca4 <_dtoa_r+0xde4>
  404538:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40453a:	2b00      	cmp	r3, #0
  40453c:	f340 83bf 	ble.w	404cbe <_dtoa_r+0xdfe>
  404540:	930a      	str	r3, [sp, #40]	; 0x28
  404542:	f8dd b010 	ldr.w	fp, [sp, #16]
  404546:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404548:	465d      	mov	r5, fp
  40454a:	e002      	b.n	404552 <_dtoa_r+0x692>
  40454c:	f000 ffe6 	bl	40551c <__multadd>
  404550:	4681      	mov	r9, r0
  404552:	4641      	mov	r1, r8
  404554:	4648      	mov	r0, r9
  404556:	f7ff fc1f 	bl	403d98 <quorem>
  40455a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  40455e:	f805 ab01 	strb.w	sl, [r5], #1
  404562:	eba5 030b 	sub.w	r3, r5, fp
  404566:	42bb      	cmp	r3, r7
  404568:	f04f 020a 	mov.w	r2, #10
  40456c:	f04f 0300 	mov.w	r3, #0
  404570:	4649      	mov	r1, r9
  404572:	4620      	mov	r0, r4
  404574:	dbea      	blt.n	40454c <_dtoa_r+0x68c>
  404576:	9b04      	ldr	r3, [sp, #16]
  404578:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40457a:	2a01      	cmp	r2, #1
  40457c:	bfac      	ite	ge
  40457e:	189b      	addge	r3, r3, r2
  404580:	3301      	addlt	r3, #1
  404582:	461d      	mov	r5, r3
  404584:	f04f 0b00 	mov.w	fp, #0
  404588:	4649      	mov	r1, r9
  40458a:	2201      	movs	r2, #1
  40458c:	4620      	mov	r0, r4
  40458e:	f001 f941 	bl	405814 <__lshift>
  404592:	4641      	mov	r1, r8
  404594:	4681      	mov	r9, r0
  404596:	f001 f98f 	bl	4058b8 <__mcmp>
  40459a:	2800      	cmp	r0, #0
  40459c:	f340 823d 	ble.w	404a1a <_dtoa_r+0xb5a>
  4045a0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  4045a4:	9904      	ldr	r1, [sp, #16]
  4045a6:	1e6b      	subs	r3, r5, #1
  4045a8:	e004      	b.n	4045b4 <_dtoa_r+0x6f4>
  4045aa:	428b      	cmp	r3, r1
  4045ac:	f000 81ae 	beq.w	40490c <_dtoa_r+0xa4c>
  4045b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  4045b4:	2a39      	cmp	r2, #57	; 0x39
  4045b6:	f103 0501 	add.w	r5, r3, #1
  4045ba:	d0f6      	beq.n	4045aa <_dtoa_r+0x6ea>
  4045bc:	3201      	adds	r2, #1
  4045be:	701a      	strb	r2, [r3, #0]
  4045c0:	4641      	mov	r1, r8
  4045c2:	4620      	mov	r0, r4
  4045c4:	f000 ffa0 	bl	405508 <_Bfree>
  4045c8:	2e00      	cmp	r6, #0
  4045ca:	f43f ae3d 	beq.w	404248 <_dtoa_r+0x388>
  4045ce:	f1bb 0f00 	cmp.w	fp, #0
  4045d2:	d005      	beq.n	4045e0 <_dtoa_r+0x720>
  4045d4:	45b3      	cmp	fp, r6
  4045d6:	d003      	beq.n	4045e0 <_dtoa_r+0x720>
  4045d8:	4659      	mov	r1, fp
  4045da:	4620      	mov	r0, r4
  4045dc:	f000 ff94 	bl	405508 <_Bfree>
  4045e0:	4631      	mov	r1, r6
  4045e2:	4620      	mov	r0, r4
  4045e4:	f000 ff90 	bl	405508 <_Bfree>
  4045e8:	e62e      	b.n	404248 <_dtoa_r+0x388>
  4045ea:	2300      	movs	r3, #0
  4045ec:	930b      	str	r3, [sp, #44]	; 0x2c
  4045ee:	9b02      	ldr	r3, [sp, #8]
  4045f0:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4045f2:	4413      	add	r3, r2
  4045f4:	930f      	str	r3, [sp, #60]	; 0x3c
  4045f6:	3301      	adds	r3, #1
  4045f8:	2b01      	cmp	r3, #1
  4045fa:	461f      	mov	r7, r3
  4045fc:	461e      	mov	r6, r3
  4045fe:	930a      	str	r3, [sp, #40]	; 0x28
  404600:	bfb8      	it	lt
  404602:	2701      	movlt	r7, #1
  404604:	2100      	movs	r1, #0
  404606:	2f17      	cmp	r7, #23
  404608:	6461      	str	r1, [r4, #68]	; 0x44
  40460a:	d90a      	bls.n	404622 <_dtoa_r+0x762>
  40460c:	2201      	movs	r2, #1
  40460e:	2304      	movs	r3, #4
  404610:	005b      	lsls	r3, r3, #1
  404612:	f103 0014 	add.w	r0, r3, #20
  404616:	4287      	cmp	r7, r0
  404618:	4611      	mov	r1, r2
  40461a:	f102 0201 	add.w	r2, r2, #1
  40461e:	d2f7      	bcs.n	404610 <_dtoa_r+0x750>
  404620:	6461      	str	r1, [r4, #68]	; 0x44
  404622:	4620      	mov	r0, r4
  404624:	f000 ff4a 	bl	4054bc <_Balloc>
  404628:	2e0e      	cmp	r6, #14
  40462a:	9004      	str	r0, [sp, #16]
  40462c:	6420      	str	r0, [r4, #64]	; 0x40
  40462e:	f63f ad41 	bhi.w	4040b4 <_dtoa_r+0x1f4>
  404632:	2d00      	cmp	r5, #0
  404634:	f43f ad3e 	beq.w	4040b4 <_dtoa_r+0x1f4>
  404638:	9902      	ldr	r1, [sp, #8]
  40463a:	2900      	cmp	r1, #0
  40463c:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  404640:	f340 8202 	ble.w	404a48 <_dtoa_r+0xb88>
  404644:	4bb8      	ldr	r3, [pc, #736]	; (404928 <_dtoa_r+0xa68>)
  404646:	f001 020f 	and.w	r2, r1, #15
  40464a:	110d      	asrs	r5, r1, #4
  40464c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404650:	06e9      	lsls	r1, r5, #27
  404652:	e9d3 6700 	ldrd	r6, r7, [r3]
  404656:	f140 81ae 	bpl.w	4049b6 <_dtoa_r+0xaf6>
  40465a:	4bb4      	ldr	r3, [pc, #720]	; (40492c <_dtoa_r+0xa6c>)
  40465c:	4650      	mov	r0, sl
  40465e:	4659      	mov	r1, fp
  404660:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  404664:	f002 f98c 	bl	406980 <__aeabi_ddiv>
  404668:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  40466c:	f005 050f 	and.w	r5, r5, #15
  404670:	f04f 0a03 	mov.w	sl, #3
  404674:	b18d      	cbz	r5, 40469a <_dtoa_r+0x7da>
  404676:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 40492c <_dtoa_r+0xa6c>
  40467a:	07ea      	lsls	r2, r5, #31
  40467c:	d509      	bpl.n	404692 <_dtoa_r+0x7d2>
  40467e:	4630      	mov	r0, r6
  404680:	4639      	mov	r1, r7
  404682:	e9d8 2300 	ldrd	r2, r3, [r8]
  404686:	f002 f851 	bl	40672c <__aeabi_dmul>
  40468a:	f10a 0a01 	add.w	sl, sl, #1
  40468e:	4606      	mov	r6, r0
  404690:	460f      	mov	r7, r1
  404692:	106d      	asrs	r5, r5, #1
  404694:	f108 0808 	add.w	r8, r8, #8
  404698:	d1ef      	bne.n	40467a <_dtoa_r+0x7ba>
  40469a:	463b      	mov	r3, r7
  40469c:	4632      	mov	r2, r6
  40469e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  4046a2:	f002 f96d 	bl	406980 <__aeabi_ddiv>
  4046a6:	4607      	mov	r7, r0
  4046a8:	4688      	mov	r8, r1
  4046aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4046ac:	b143      	cbz	r3, 4046c0 <_dtoa_r+0x800>
  4046ae:	2200      	movs	r2, #0
  4046b0:	4b9f      	ldr	r3, [pc, #636]	; (404930 <_dtoa_r+0xa70>)
  4046b2:	4638      	mov	r0, r7
  4046b4:	4641      	mov	r1, r8
  4046b6:	f002 faab 	bl	406c10 <__aeabi_dcmplt>
  4046ba:	2800      	cmp	r0, #0
  4046bc:	f040 8286 	bne.w	404bcc <_dtoa_r+0xd0c>
  4046c0:	4650      	mov	r0, sl
  4046c2:	f001 ffcd 	bl	406660 <__aeabi_i2d>
  4046c6:	463a      	mov	r2, r7
  4046c8:	4643      	mov	r3, r8
  4046ca:	f002 f82f 	bl	40672c <__aeabi_dmul>
  4046ce:	4b99      	ldr	r3, [pc, #612]	; (404934 <_dtoa_r+0xa74>)
  4046d0:	2200      	movs	r2, #0
  4046d2:	f001 fe79 	bl	4063c8 <__adddf3>
  4046d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4046d8:	4605      	mov	r5, r0
  4046da:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4046de:	2b00      	cmp	r3, #0
  4046e0:	f000 813e 	beq.w	404960 <_dtoa_r+0xaa0>
  4046e4:	9b02      	ldr	r3, [sp, #8]
  4046e6:	9315      	str	r3, [sp, #84]	; 0x54
  4046e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4046ea:	9312      	str	r3, [sp, #72]	; 0x48
  4046ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4046ee:	2b00      	cmp	r3, #0
  4046f0:	f000 81fa 	beq.w	404ae8 <_dtoa_r+0xc28>
  4046f4:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4046f6:	4b8c      	ldr	r3, [pc, #560]	; (404928 <_dtoa_r+0xa68>)
  4046f8:	498f      	ldr	r1, [pc, #572]	; (404938 <_dtoa_r+0xa78>)
  4046fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4046fe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  404702:	2000      	movs	r0, #0
  404704:	f002 f93c 	bl	406980 <__aeabi_ddiv>
  404708:	462a      	mov	r2, r5
  40470a:	4633      	mov	r3, r6
  40470c:	f001 fe5a 	bl	4063c4 <__aeabi_dsub>
  404710:	4682      	mov	sl, r0
  404712:	468b      	mov	fp, r1
  404714:	4638      	mov	r0, r7
  404716:	4641      	mov	r1, r8
  404718:	f002 fab8 	bl	406c8c <__aeabi_d2iz>
  40471c:	4605      	mov	r5, r0
  40471e:	f001 ff9f 	bl	406660 <__aeabi_i2d>
  404722:	4602      	mov	r2, r0
  404724:	460b      	mov	r3, r1
  404726:	4638      	mov	r0, r7
  404728:	4641      	mov	r1, r8
  40472a:	f001 fe4b 	bl	4063c4 <__aeabi_dsub>
  40472e:	3530      	adds	r5, #48	; 0x30
  404730:	fa5f f885 	uxtb.w	r8, r5
  404734:	9d04      	ldr	r5, [sp, #16]
  404736:	4606      	mov	r6, r0
  404738:	460f      	mov	r7, r1
  40473a:	f885 8000 	strb.w	r8, [r5]
  40473e:	4602      	mov	r2, r0
  404740:	460b      	mov	r3, r1
  404742:	4650      	mov	r0, sl
  404744:	4659      	mov	r1, fp
  404746:	3501      	adds	r5, #1
  404748:	f002 fa80 	bl	406c4c <__aeabi_dcmpgt>
  40474c:	2800      	cmp	r0, #0
  40474e:	d154      	bne.n	4047fa <_dtoa_r+0x93a>
  404750:	4632      	mov	r2, r6
  404752:	463b      	mov	r3, r7
  404754:	2000      	movs	r0, #0
  404756:	4976      	ldr	r1, [pc, #472]	; (404930 <_dtoa_r+0xa70>)
  404758:	f001 fe34 	bl	4063c4 <__aeabi_dsub>
  40475c:	4602      	mov	r2, r0
  40475e:	460b      	mov	r3, r1
  404760:	4650      	mov	r0, sl
  404762:	4659      	mov	r1, fp
  404764:	f002 fa72 	bl	406c4c <__aeabi_dcmpgt>
  404768:	2800      	cmp	r0, #0
  40476a:	f040 8270 	bne.w	404c4e <_dtoa_r+0xd8e>
  40476e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404770:	2a01      	cmp	r2, #1
  404772:	f000 8111 	beq.w	404998 <_dtoa_r+0xad8>
  404776:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404778:	9a04      	ldr	r2, [sp, #16]
  40477a:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40477e:	4413      	add	r3, r2
  404780:	4699      	mov	r9, r3
  404782:	e00d      	b.n	4047a0 <_dtoa_r+0x8e0>
  404784:	2000      	movs	r0, #0
  404786:	496a      	ldr	r1, [pc, #424]	; (404930 <_dtoa_r+0xa70>)
  404788:	f001 fe1c 	bl	4063c4 <__aeabi_dsub>
  40478c:	4652      	mov	r2, sl
  40478e:	465b      	mov	r3, fp
  404790:	f002 fa3e 	bl	406c10 <__aeabi_dcmplt>
  404794:	2800      	cmp	r0, #0
  404796:	f040 8258 	bne.w	404c4a <_dtoa_r+0xd8a>
  40479a:	454d      	cmp	r5, r9
  40479c:	f000 80fa 	beq.w	404994 <_dtoa_r+0xad4>
  4047a0:	4650      	mov	r0, sl
  4047a2:	4659      	mov	r1, fp
  4047a4:	2200      	movs	r2, #0
  4047a6:	4b65      	ldr	r3, [pc, #404]	; (40493c <_dtoa_r+0xa7c>)
  4047a8:	f001 ffc0 	bl	40672c <__aeabi_dmul>
  4047ac:	2200      	movs	r2, #0
  4047ae:	4b63      	ldr	r3, [pc, #396]	; (40493c <_dtoa_r+0xa7c>)
  4047b0:	4682      	mov	sl, r0
  4047b2:	468b      	mov	fp, r1
  4047b4:	4630      	mov	r0, r6
  4047b6:	4639      	mov	r1, r7
  4047b8:	f001 ffb8 	bl	40672c <__aeabi_dmul>
  4047bc:	460f      	mov	r7, r1
  4047be:	4606      	mov	r6, r0
  4047c0:	f002 fa64 	bl	406c8c <__aeabi_d2iz>
  4047c4:	4680      	mov	r8, r0
  4047c6:	f001 ff4b 	bl	406660 <__aeabi_i2d>
  4047ca:	4602      	mov	r2, r0
  4047cc:	460b      	mov	r3, r1
  4047ce:	4630      	mov	r0, r6
  4047d0:	4639      	mov	r1, r7
  4047d2:	f001 fdf7 	bl	4063c4 <__aeabi_dsub>
  4047d6:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4047da:	fa5f f888 	uxtb.w	r8, r8
  4047de:	4652      	mov	r2, sl
  4047e0:	465b      	mov	r3, fp
  4047e2:	f805 8b01 	strb.w	r8, [r5], #1
  4047e6:	4606      	mov	r6, r0
  4047e8:	460f      	mov	r7, r1
  4047ea:	f002 fa11 	bl	406c10 <__aeabi_dcmplt>
  4047ee:	4632      	mov	r2, r6
  4047f0:	463b      	mov	r3, r7
  4047f2:	2800      	cmp	r0, #0
  4047f4:	d0c6      	beq.n	404784 <_dtoa_r+0x8c4>
  4047f6:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4047fa:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4047fc:	9302      	str	r3, [sp, #8]
  4047fe:	e523      	b.n	404248 <_dtoa_r+0x388>
  404800:	2300      	movs	r3, #0
  404802:	930b      	str	r3, [sp, #44]	; 0x2c
  404804:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404806:	2b00      	cmp	r3, #0
  404808:	f340 80dc 	ble.w	4049c4 <_dtoa_r+0xb04>
  40480c:	461f      	mov	r7, r3
  40480e:	461e      	mov	r6, r3
  404810:	930f      	str	r3, [sp, #60]	; 0x3c
  404812:	930a      	str	r3, [sp, #40]	; 0x28
  404814:	e6f6      	b.n	404604 <_dtoa_r+0x744>
  404816:	2301      	movs	r3, #1
  404818:	930b      	str	r3, [sp, #44]	; 0x2c
  40481a:	e7f3      	b.n	404804 <_dtoa_r+0x944>
  40481c:	f1ba 0f00 	cmp.w	sl, #0
  404820:	f47f ada8 	bne.w	404374 <_dtoa_r+0x4b4>
  404824:	f3cb 0313 	ubfx	r3, fp, #0, #20
  404828:	2b00      	cmp	r3, #0
  40482a:	f47f adba 	bne.w	4043a2 <_dtoa_r+0x4e2>
  40482e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  404832:	0d3f      	lsrs	r7, r7, #20
  404834:	053f      	lsls	r7, r7, #20
  404836:	2f00      	cmp	r7, #0
  404838:	f000 820d 	beq.w	404c56 <_dtoa_r+0xd96>
  40483c:	9b08      	ldr	r3, [sp, #32]
  40483e:	3301      	adds	r3, #1
  404840:	9308      	str	r3, [sp, #32]
  404842:	9b06      	ldr	r3, [sp, #24]
  404844:	3301      	adds	r3, #1
  404846:	9306      	str	r3, [sp, #24]
  404848:	2301      	movs	r3, #1
  40484a:	930c      	str	r3, [sp, #48]	; 0x30
  40484c:	e5ab      	b.n	4043a6 <_dtoa_r+0x4e6>
  40484e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404850:	2b00      	cmp	r3, #0
  404852:	f73f ac42 	bgt.w	4040da <_dtoa_r+0x21a>
  404856:	f040 8221 	bne.w	404c9c <_dtoa_r+0xddc>
  40485a:	2200      	movs	r2, #0
  40485c:	4b38      	ldr	r3, [pc, #224]	; (404940 <_dtoa_r+0xa80>)
  40485e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  404862:	f001 ff63 	bl	40672c <__aeabi_dmul>
  404866:	4652      	mov	r2, sl
  404868:	465b      	mov	r3, fp
  40486a:	f002 f9e5 	bl	406c38 <__aeabi_dcmpge>
  40486e:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  404872:	4646      	mov	r6, r8
  404874:	2800      	cmp	r0, #0
  404876:	d041      	beq.n	4048fc <_dtoa_r+0xa3c>
  404878:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40487a:	9d04      	ldr	r5, [sp, #16]
  40487c:	43db      	mvns	r3, r3
  40487e:	9302      	str	r3, [sp, #8]
  404880:	4641      	mov	r1, r8
  404882:	4620      	mov	r0, r4
  404884:	f000 fe40 	bl	405508 <_Bfree>
  404888:	2e00      	cmp	r6, #0
  40488a:	f43f acdd 	beq.w	404248 <_dtoa_r+0x388>
  40488e:	e6a7      	b.n	4045e0 <_dtoa_r+0x720>
  404890:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404892:	4649      	mov	r1, r9
  404894:	4620      	mov	r0, r4
  404896:	f000 ff6d 	bl	405774 <__pow5mult>
  40489a:	4681      	mov	r9, r0
  40489c:	e558      	b.n	404350 <_dtoa_r+0x490>
  40489e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  4048a0:	2a00      	cmp	r2, #0
  4048a2:	f000 8187 	beq.w	404bb4 <_dtoa_r+0xcf4>
  4048a6:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4048aa:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4048ac:	9d08      	ldr	r5, [sp, #32]
  4048ae:	e4f2      	b.n	404296 <_dtoa_r+0x3d6>
  4048b0:	f1ba 0f00 	cmp.w	sl, #0
  4048b4:	f47f ad75 	bne.w	4043a2 <_dtoa_r+0x4e2>
  4048b8:	e7b4      	b.n	404824 <_dtoa_r+0x964>
  4048ba:	f000 fe2f 	bl	40551c <__multadd>
  4048be:	4647      	mov	r7, r8
  4048c0:	4606      	mov	r6, r0
  4048c2:	4683      	mov	fp, r0
  4048c4:	e5be      	b.n	404444 <_dtoa_r+0x584>
  4048c6:	4601      	mov	r1, r0
  4048c8:	4620      	mov	r0, r4
  4048ca:	9306      	str	r3, [sp, #24]
  4048cc:	f000 fe1c 	bl	405508 <_Bfree>
  4048d0:	2201      	movs	r2, #1
  4048d2:	9b06      	ldr	r3, [sp, #24]
  4048d4:	e5e0      	b.n	404498 <_dtoa_r+0x5d8>
  4048d6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4048d8:	2b02      	cmp	r3, #2
  4048da:	f77f ad96 	ble.w	40440a <_dtoa_r+0x54a>
  4048de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4048e0:	2b00      	cmp	r3, #0
  4048e2:	d1c9      	bne.n	404878 <_dtoa_r+0x9b8>
  4048e4:	4641      	mov	r1, r8
  4048e6:	2205      	movs	r2, #5
  4048e8:	4620      	mov	r0, r4
  4048ea:	f000 fe17 	bl	40551c <__multadd>
  4048ee:	4601      	mov	r1, r0
  4048f0:	4680      	mov	r8, r0
  4048f2:	4648      	mov	r0, r9
  4048f4:	f000 ffe0 	bl	4058b8 <__mcmp>
  4048f8:	2800      	cmp	r0, #0
  4048fa:	ddbd      	ble.n	404878 <_dtoa_r+0x9b8>
  4048fc:	9a02      	ldr	r2, [sp, #8]
  4048fe:	9904      	ldr	r1, [sp, #16]
  404900:	2331      	movs	r3, #49	; 0x31
  404902:	3201      	adds	r2, #1
  404904:	9202      	str	r2, [sp, #8]
  404906:	700b      	strb	r3, [r1, #0]
  404908:	1c4d      	adds	r5, r1, #1
  40490a:	e7b9      	b.n	404880 <_dtoa_r+0x9c0>
  40490c:	9a02      	ldr	r2, [sp, #8]
  40490e:	3201      	adds	r2, #1
  404910:	9202      	str	r2, [sp, #8]
  404912:	9a04      	ldr	r2, [sp, #16]
  404914:	2331      	movs	r3, #49	; 0x31
  404916:	7013      	strb	r3, [r2, #0]
  404918:	e652      	b.n	4045c0 <_dtoa_r+0x700>
  40491a:	2301      	movs	r3, #1
  40491c:	930b      	str	r3, [sp, #44]	; 0x2c
  40491e:	e666      	b.n	4045ee <_dtoa_r+0x72e>
  404920:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  404924:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404926:	e48f      	b.n	404248 <_dtoa_r+0x388>
  404928:	00407190 	.word	0x00407190
  40492c:	00407168 	.word	0x00407168
  404930:	3ff00000 	.word	0x3ff00000
  404934:	401c0000 	.word	0x401c0000
  404938:	3fe00000 	.word	0x3fe00000
  40493c:	40240000 	.word	0x40240000
  404940:	40140000 	.word	0x40140000
  404944:	4650      	mov	r0, sl
  404946:	f001 fe8b 	bl	406660 <__aeabi_i2d>
  40494a:	463a      	mov	r2, r7
  40494c:	4643      	mov	r3, r8
  40494e:	f001 feed 	bl	40672c <__aeabi_dmul>
  404952:	2200      	movs	r2, #0
  404954:	4bc1      	ldr	r3, [pc, #772]	; (404c5c <_dtoa_r+0xd9c>)
  404956:	f001 fd37 	bl	4063c8 <__adddf3>
  40495a:	4605      	mov	r5, r0
  40495c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404960:	4641      	mov	r1, r8
  404962:	2200      	movs	r2, #0
  404964:	4bbe      	ldr	r3, [pc, #760]	; (404c60 <_dtoa_r+0xda0>)
  404966:	4638      	mov	r0, r7
  404968:	f001 fd2c 	bl	4063c4 <__aeabi_dsub>
  40496c:	462a      	mov	r2, r5
  40496e:	4633      	mov	r3, r6
  404970:	4682      	mov	sl, r0
  404972:	468b      	mov	fp, r1
  404974:	f002 f96a 	bl	406c4c <__aeabi_dcmpgt>
  404978:	4680      	mov	r8, r0
  40497a:	2800      	cmp	r0, #0
  40497c:	f040 8110 	bne.w	404ba0 <_dtoa_r+0xce0>
  404980:	462a      	mov	r2, r5
  404982:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  404986:	4650      	mov	r0, sl
  404988:	4659      	mov	r1, fp
  40498a:	f002 f941 	bl	406c10 <__aeabi_dcmplt>
  40498e:	b118      	cbz	r0, 404998 <_dtoa_r+0xad8>
  404990:	4646      	mov	r6, r8
  404992:	e771      	b.n	404878 <_dtoa_r+0x9b8>
  404994:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404998:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  40499c:	f7ff bb8a 	b.w	4040b4 <_dtoa_r+0x1f4>
  4049a0:	9804      	ldr	r0, [sp, #16]
  4049a2:	f7ff babb 	b.w	403f1c <_dtoa_r+0x5c>
  4049a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4049a8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4049aa:	970c      	str	r7, [sp, #48]	; 0x30
  4049ac:	1afb      	subs	r3, r7, r3
  4049ae:	441a      	add	r2, r3
  4049b0:	920d      	str	r2, [sp, #52]	; 0x34
  4049b2:	2700      	movs	r7, #0
  4049b4:	e469      	b.n	40428a <_dtoa_r+0x3ca>
  4049b6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  4049ba:	f04f 0a02 	mov.w	sl, #2
  4049be:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  4049c2:	e657      	b.n	404674 <_dtoa_r+0x7b4>
  4049c4:	2100      	movs	r1, #0
  4049c6:	2301      	movs	r3, #1
  4049c8:	6461      	str	r1, [r4, #68]	; 0x44
  4049ca:	4620      	mov	r0, r4
  4049cc:	9325      	str	r3, [sp, #148]	; 0x94
  4049ce:	f000 fd75 	bl	4054bc <_Balloc>
  4049d2:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4049d4:	9004      	str	r0, [sp, #16]
  4049d6:	6420      	str	r0, [r4, #64]	; 0x40
  4049d8:	930a      	str	r3, [sp, #40]	; 0x28
  4049da:	930f      	str	r3, [sp, #60]	; 0x3c
  4049dc:	e629      	b.n	404632 <_dtoa_r+0x772>
  4049de:	2a00      	cmp	r2, #0
  4049e0:	46d0      	mov	r8, sl
  4049e2:	f8cd b018 	str.w	fp, [sp, #24]
  4049e6:	469a      	mov	sl, r3
  4049e8:	dd11      	ble.n	404a0e <_dtoa_r+0xb4e>
  4049ea:	4649      	mov	r1, r9
  4049ec:	2201      	movs	r2, #1
  4049ee:	4620      	mov	r0, r4
  4049f0:	f000 ff10 	bl	405814 <__lshift>
  4049f4:	4641      	mov	r1, r8
  4049f6:	4681      	mov	r9, r0
  4049f8:	f000 ff5e 	bl	4058b8 <__mcmp>
  4049fc:	2800      	cmp	r0, #0
  4049fe:	f340 8146 	ble.w	404c8e <_dtoa_r+0xdce>
  404a02:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  404a06:	f000 8106 	beq.w	404c16 <_dtoa_r+0xd56>
  404a0a:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  404a0e:	46b3      	mov	fp, r6
  404a10:	f887 a000 	strb.w	sl, [r7]
  404a14:	1c7d      	adds	r5, r7, #1
  404a16:	9e06      	ldr	r6, [sp, #24]
  404a18:	e5d2      	b.n	4045c0 <_dtoa_r+0x700>
  404a1a:	d104      	bne.n	404a26 <_dtoa_r+0xb66>
  404a1c:	f01a 0f01 	tst.w	sl, #1
  404a20:	d001      	beq.n	404a26 <_dtoa_r+0xb66>
  404a22:	e5bd      	b.n	4045a0 <_dtoa_r+0x6e0>
  404a24:	4615      	mov	r5, r2
  404a26:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404a2a:	2b30      	cmp	r3, #48	; 0x30
  404a2c:	f105 32ff 	add.w	r2, r5, #4294967295
  404a30:	d0f8      	beq.n	404a24 <_dtoa_r+0xb64>
  404a32:	e5c5      	b.n	4045c0 <_dtoa_r+0x700>
  404a34:	9904      	ldr	r1, [sp, #16]
  404a36:	2230      	movs	r2, #48	; 0x30
  404a38:	700a      	strb	r2, [r1, #0]
  404a3a:	9a02      	ldr	r2, [sp, #8]
  404a3c:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404a40:	3201      	adds	r2, #1
  404a42:	9202      	str	r2, [sp, #8]
  404a44:	f7ff bbfc 	b.w	404240 <_dtoa_r+0x380>
  404a48:	f000 80bb 	beq.w	404bc2 <_dtoa_r+0xd02>
  404a4c:	9b02      	ldr	r3, [sp, #8]
  404a4e:	425d      	negs	r5, r3
  404a50:	4b84      	ldr	r3, [pc, #528]	; (404c64 <_dtoa_r+0xda4>)
  404a52:	f005 020f 	and.w	r2, r5, #15
  404a56:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
  404a5e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  404a62:	f001 fe63 	bl	40672c <__aeabi_dmul>
  404a66:	112d      	asrs	r5, r5, #4
  404a68:	4607      	mov	r7, r0
  404a6a:	4688      	mov	r8, r1
  404a6c:	f000 812c 	beq.w	404cc8 <_dtoa_r+0xe08>
  404a70:	4e7d      	ldr	r6, [pc, #500]	; (404c68 <_dtoa_r+0xda8>)
  404a72:	f04f 0a02 	mov.w	sl, #2
  404a76:	07eb      	lsls	r3, r5, #31
  404a78:	d509      	bpl.n	404a8e <_dtoa_r+0xbce>
  404a7a:	4638      	mov	r0, r7
  404a7c:	4641      	mov	r1, r8
  404a7e:	e9d6 2300 	ldrd	r2, r3, [r6]
  404a82:	f001 fe53 	bl	40672c <__aeabi_dmul>
  404a86:	f10a 0a01 	add.w	sl, sl, #1
  404a8a:	4607      	mov	r7, r0
  404a8c:	4688      	mov	r8, r1
  404a8e:	106d      	asrs	r5, r5, #1
  404a90:	f106 0608 	add.w	r6, r6, #8
  404a94:	d1ef      	bne.n	404a76 <_dtoa_r+0xbb6>
  404a96:	e608      	b.n	4046aa <_dtoa_r+0x7ea>
  404a98:	6871      	ldr	r1, [r6, #4]
  404a9a:	4620      	mov	r0, r4
  404a9c:	f000 fd0e 	bl	4054bc <_Balloc>
  404aa0:	6933      	ldr	r3, [r6, #16]
  404aa2:	3302      	adds	r3, #2
  404aa4:	009a      	lsls	r2, r3, #2
  404aa6:	4605      	mov	r5, r0
  404aa8:	f106 010c 	add.w	r1, r6, #12
  404aac:	300c      	adds	r0, #12
  404aae:	f000 fc5f 	bl	405370 <memcpy>
  404ab2:	4629      	mov	r1, r5
  404ab4:	2201      	movs	r2, #1
  404ab6:	4620      	mov	r0, r4
  404ab8:	f000 feac 	bl	405814 <__lshift>
  404abc:	9006      	str	r0, [sp, #24]
  404abe:	e4b5      	b.n	40442c <_dtoa_r+0x56c>
  404ac0:	2b39      	cmp	r3, #57	; 0x39
  404ac2:	f8cd b018 	str.w	fp, [sp, #24]
  404ac6:	46d0      	mov	r8, sl
  404ac8:	f000 80a5 	beq.w	404c16 <_dtoa_r+0xd56>
  404acc:	f103 0a01 	add.w	sl, r3, #1
  404ad0:	46b3      	mov	fp, r6
  404ad2:	f887 a000 	strb.w	sl, [r7]
  404ad6:	1c7d      	adds	r5, r7, #1
  404ad8:	9e06      	ldr	r6, [sp, #24]
  404ada:	e571      	b.n	4045c0 <_dtoa_r+0x700>
  404adc:	465a      	mov	r2, fp
  404ade:	46d0      	mov	r8, sl
  404ae0:	46b3      	mov	fp, r6
  404ae2:	469a      	mov	sl, r3
  404ae4:	4616      	mov	r6, r2
  404ae6:	e54f      	b.n	404588 <_dtoa_r+0x6c8>
  404ae8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404aea:	495e      	ldr	r1, [pc, #376]	; (404c64 <_dtoa_r+0xda4>)
  404aec:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  404af0:	462a      	mov	r2, r5
  404af2:	4633      	mov	r3, r6
  404af4:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  404af8:	f001 fe18 	bl	40672c <__aeabi_dmul>
  404afc:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  404b00:	4638      	mov	r0, r7
  404b02:	4641      	mov	r1, r8
  404b04:	f002 f8c2 	bl	406c8c <__aeabi_d2iz>
  404b08:	4605      	mov	r5, r0
  404b0a:	f001 fda9 	bl	406660 <__aeabi_i2d>
  404b0e:	460b      	mov	r3, r1
  404b10:	4602      	mov	r2, r0
  404b12:	4641      	mov	r1, r8
  404b14:	4638      	mov	r0, r7
  404b16:	f001 fc55 	bl	4063c4 <__aeabi_dsub>
  404b1a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404b1c:	460f      	mov	r7, r1
  404b1e:	9904      	ldr	r1, [sp, #16]
  404b20:	3530      	adds	r5, #48	; 0x30
  404b22:	2b01      	cmp	r3, #1
  404b24:	700d      	strb	r5, [r1, #0]
  404b26:	4606      	mov	r6, r0
  404b28:	f101 0501 	add.w	r5, r1, #1
  404b2c:	d026      	beq.n	404b7c <_dtoa_r+0xcbc>
  404b2e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404b30:	9a04      	ldr	r2, [sp, #16]
  404b32:	f8df b13c 	ldr.w	fp, [pc, #316]	; 404c70 <_dtoa_r+0xdb0>
  404b36:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  404b3a:	4413      	add	r3, r2
  404b3c:	f04f 0a00 	mov.w	sl, #0
  404b40:	4699      	mov	r9, r3
  404b42:	4652      	mov	r2, sl
  404b44:	465b      	mov	r3, fp
  404b46:	4630      	mov	r0, r6
  404b48:	4639      	mov	r1, r7
  404b4a:	f001 fdef 	bl	40672c <__aeabi_dmul>
  404b4e:	460f      	mov	r7, r1
  404b50:	4606      	mov	r6, r0
  404b52:	f002 f89b 	bl	406c8c <__aeabi_d2iz>
  404b56:	4680      	mov	r8, r0
  404b58:	f001 fd82 	bl	406660 <__aeabi_i2d>
  404b5c:	f108 0830 	add.w	r8, r8, #48	; 0x30
  404b60:	4602      	mov	r2, r0
  404b62:	460b      	mov	r3, r1
  404b64:	4630      	mov	r0, r6
  404b66:	4639      	mov	r1, r7
  404b68:	f001 fc2c 	bl	4063c4 <__aeabi_dsub>
  404b6c:	f805 8b01 	strb.w	r8, [r5], #1
  404b70:	454d      	cmp	r5, r9
  404b72:	4606      	mov	r6, r0
  404b74:	460f      	mov	r7, r1
  404b76:	d1e4      	bne.n	404b42 <_dtoa_r+0xc82>
  404b78:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404b7c:	4b3b      	ldr	r3, [pc, #236]	; (404c6c <_dtoa_r+0xdac>)
  404b7e:	2200      	movs	r2, #0
  404b80:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  404b84:	f001 fc20 	bl	4063c8 <__adddf3>
  404b88:	4632      	mov	r2, r6
  404b8a:	463b      	mov	r3, r7
  404b8c:	f002 f840 	bl	406c10 <__aeabi_dcmplt>
  404b90:	2800      	cmp	r0, #0
  404b92:	d046      	beq.n	404c22 <_dtoa_r+0xd62>
  404b94:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404b96:	9302      	str	r3, [sp, #8]
  404b98:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404b9c:	f7ff bb43 	b.w	404226 <_dtoa_r+0x366>
  404ba0:	f04f 0800 	mov.w	r8, #0
  404ba4:	4646      	mov	r6, r8
  404ba6:	e6a9      	b.n	4048fc <_dtoa_r+0xa3c>
  404ba8:	9b08      	ldr	r3, [sp, #32]
  404baa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404bac:	1a9d      	subs	r5, r3, r2
  404bae:	2300      	movs	r3, #0
  404bb0:	f7ff bb71 	b.w	404296 <_dtoa_r+0x3d6>
  404bb4:	9b18      	ldr	r3, [sp, #96]	; 0x60
  404bb6:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404bb8:	9d08      	ldr	r5, [sp, #32]
  404bba:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  404bbe:	f7ff bb6a 	b.w	404296 <_dtoa_r+0x3d6>
  404bc2:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  404bc6:	f04f 0a02 	mov.w	sl, #2
  404bca:	e56e      	b.n	4046aa <_dtoa_r+0x7ea>
  404bcc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404bce:	2b00      	cmp	r3, #0
  404bd0:	f43f aeb8 	beq.w	404944 <_dtoa_r+0xa84>
  404bd4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404bd6:	2b00      	cmp	r3, #0
  404bd8:	f77f aede 	ble.w	404998 <_dtoa_r+0xad8>
  404bdc:	2200      	movs	r2, #0
  404bde:	4b24      	ldr	r3, [pc, #144]	; (404c70 <_dtoa_r+0xdb0>)
  404be0:	4638      	mov	r0, r7
  404be2:	4641      	mov	r1, r8
  404be4:	f001 fda2 	bl	40672c <__aeabi_dmul>
  404be8:	4607      	mov	r7, r0
  404bea:	4688      	mov	r8, r1
  404bec:	f10a 0001 	add.w	r0, sl, #1
  404bf0:	f001 fd36 	bl	406660 <__aeabi_i2d>
  404bf4:	463a      	mov	r2, r7
  404bf6:	4643      	mov	r3, r8
  404bf8:	f001 fd98 	bl	40672c <__aeabi_dmul>
  404bfc:	2200      	movs	r2, #0
  404bfe:	4b17      	ldr	r3, [pc, #92]	; (404c5c <_dtoa_r+0xd9c>)
  404c00:	f001 fbe2 	bl	4063c8 <__adddf3>
  404c04:	9a02      	ldr	r2, [sp, #8]
  404c06:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404c08:	9312      	str	r3, [sp, #72]	; 0x48
  404c0a:	3a01      	subs	r2, #1
  404c0c:	4605      	mov	r5, r0
  404c0e:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404c12:	9215      	str	r2, [sp, #84]	; 0x54
  404c14:	e56a      	b.n	4046ec <_dtoa_r+0x82c>
  404c16:	2239      	movs	r2, #57	; 0x39
  404c18:	46b3      	mov	fp, r6
  404c1a:	703a      	strb	r2, [r7, #0]
  404c1c:	9e06      	ldr	r6, [sp, #24]
  404c1e:	1c7d      	adds	r5, r7, #1
  404c20:	e4c0      	b.n	4045a4 <_dtoa_r+0x6e4>
  404c22:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  404c26:	2000      	movs	r0, #0
  404c28:	4910      	ldr	r1, [pc, #64]	; (404c6c <_dtoa_r+0xdac>)
  404c2a:	f001 fbcb 	bl	4063c4 <__aeabi_dsub>
  404c2e:	4632      	mov	r2, r6
  404c30:	463b      	mov	r3, r7
  404c32:	f002 f80b 	bl	406c4c <__aeabi_dcmpgt>
  404c36:	b908      	cbnz	r0, 404c3c <_dtoa_r+0xd7c>
  404c38:	e6ae      	b.n	404998 <_dtoa_r+0xad8>
  404c3a:	4615      	mov	r5, r2
  404c3c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404c40:	2b30      	cmp	r3, #48	; 0x30
  404c42:	f105 32ff 	add.w	r2, r5, #4294967295
  404c46:	d0f8      	beq.n	404c3a <_dtoa_r+0xd7a>
  404c48:	e5d7      	b.n	4047fa <_dtoa_r+0x93a>
  404c4a:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404c4e:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404c50:	9302      	str	r3, [sp, #8]
  404c52:	f7ff bae8 	b.w	404226 <_dtoa_r+0x366>
  404c56:	970c      	str	r7, [sp, #48]	; 0x30
  404c58:	f7ff bba5 	b.w	4043a6 <_dtoa_r+0x4e6>
  404c5c:	401c0000 	.word	0x401c0000
  404c60:	40140000 	.word	0x40140000
  404c64:	00407190 	.word	0x00407190
  404c68:	00407168 	.word	0x00407168
  404c6c:	3fe00000 	.word	0x3fe00000
  404c70:	40240000 	.word	0x40240000
  404c74:	2b39      	cmp	r3, #57	; 0x39
  404c76:	f8cd b018 	str.w	fp, [sp, #24]
  404c7a:	46d0      	mov	r8, sl
  404c7c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404c80:	469a      	mov	sl, r3
  404c82:	d0c8      	beq.n	404c16 <_dtoa_r+0xd56>
  404c84:	f1bb 0f00 	cmp.w	fp, #0
  404c88:	f73f aebf 	bgt.w	404a0a <_dtoa_r+0xb4a>
  404c8c:	e6bf      	b.n	404a0e <_dtoa_r+0xb4e>
  404c8e:	f47f aebe 	bne.w	404a0e <_dtoa_r+0xb4e>
  404c92:	f01a 0f01 	tst.w	sl, #1
  404c96:	f43f aeba 	beq.w	404a0e <_dtoa_r+0xb4e>
  404c9a:	e6b2      	b.n	404a02 <_dtoa_r+0xb42>
  404c9c:	f04f 0800 	mov.w	r8, #0
  404ca0:	4646      	mov	r6, r8
  404ca2:	e5e9      	b.n	404878 <_dtoa_r+0x9b8>
  404ca4:	4631      	mov	r1, r6
  404ca6:	2300      	movs	r3, #0
  404ca8:	220a      	movs	r2, #10
  404caa:	4620      	mov	r0, r4
  404cac:	f000 fc36 	bl	40551c <__multadd>
  404cb0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404cb2:	2b00      	cmp	r3, #0
  404cb4:	4606      	mov	r6, r0
  404cb6:	dd0a      	ble.n	404cce <_dtoa_r+0xe0e>
  404cb8:	930a      	str	r3, [sp, #40]	; 0x28
  404cba:	f7ff bbaa 	b.w	404412 <_dtoa_r+0x552>
  404cbe:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404cc0:	2b02      	cmp	r3, #2
  404cc2:	dc23      	bgt.n	404d0c <_dtoa_r+0xe4c>
  404cc4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404cc6:	e43b      	b.n	404540 <_dtoa_r+0x680>
  404cc8:	f04f 0a02 	mov.w	sl, #2
  404ccc:	e4ed      	b.n	4046aa <_dtoa_r+0x7ea>
  404cce:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404cd0:	2b02      	cmp	r3, #2
  404cd2:	dc1b      	bgt.n	404d0c <_dtoa_r+0xe4c>
  404cd4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404cd6:	e7ef      	b.n	404cb8 <_dtoa_r+0xdf8>
  404cd8:	2500      	movs	r5, #0
  404cda:	6465      	str	r5, [r4, #68]	; 0x44
  404cdc:	4629      	mov	r1, r5
  404cde:	4620      	mov	r0, r4
  404ce0:	f000 fbec 	bl	4054bc <_Balloc>
  404ce4:	f04f 33ff 	mov.w	r3, #4294967295
  404ce8:	930a      	str	r3, [sp, #40]	; 0x28
  404cea:	930f      	str	r3, [sp, #60]	; 0x3c
  404cec:	2301      	movs	r3, #1
  404cee:	9004      	str	r0, [sp, #16]
  404cf0:	9525      	str	r5, [sp, #148]	; 0x94
  404cf2:	6420      	str	r0, [r4, #64]	; 0x40
  404cf4:	930b      	str	r3, [sp, #44]	; 0x2c
  404cf6:	f7ff b9dd 	b.w	4040b4 <_dtoa_r+0x1f4>
  404cfa:	2501      	movs	r5, #1
  404cfc:	f7ff b9a5 	b.w	40404a <_dtoa_r+0x18a>
  404d00:	f43f ab69 	beq.w	4043d6 <_dtoa_r+0x516>
  404d04:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  404d08:	f7ff bbf9 	b.w	4044fe <_dtoa_r+0x63e>
  404d0c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404d0e:	930a      	str	r3, [sp, #40]	; 0x28
  404d10:	e5e5      	b.n	4048de <_dtoa_r+0xa1e>
  404d12:	bf00      	nop

00404d14 <__libc_fini_array>:
  404d14:	b538      	push	{r3, r4, r5, lr}
  404d16:	4c0a      	ldr	r4, [pc, #40]	; (404d40 <__libc_fini_array+0x2c>)
  404d18:	4d0a      	ldr	r5, [pc, #40]	; (404d44 <__libc_fini_array+0x30>)
  404d1a:	1b64      	subs	r4, r4, r5
  404d1c:	10a4      	asrs	r4, r4, #2
  404d1e:	d00a      	beq.n	404d36 <__libc_fini_array+0x22>
  404d20:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  404d24:	3b01      	subs	r3, #1
  404d26:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  404d2a:	3c01      	subs	r4, #1
  404d2c:	f855 3904 	ldr.w	r3, [r5], #-4
  404d30:	4798      	blx	r3
  404d32:	2c00      	cmp	r4, #0
  404d34:	d1f9      	bne.n	404d2a <__libc_fini_array+0x16>
  404d36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404d3a:	f002 bb27 	b.w	40738c <_fini>
  404d3e:	bf00      	nop
  404d40:	0040739c 	.word	0x0040739c
  404d44:	00407398 	.word	0x00407398

00404d48 <_localeconv_r>:
  404d48:	4a04      	ldr	r2, [pc, #16]	; (404d5c <_localeconv_r+0x14>)
  404d4a:	4b05      	ldr	r3, [pc, #20]	; (404d60 <_localeconv_r+0x18>)
  404d4c:	6812      	ldr	r2, [r2, #0]
  404d4e:	6b50      	ldr	r0, [r2, #52]	; 0x34
  404d50:	2800      	cmp	r0, #0
  404d52:	bf08      	it	eq
  404d54:	4618      	moveq	r0, r3
  404d56:	30f0      	adds	r0, #240	; 0xf0
  404d58:	4770      	bx	lr
  404d5a:	bf00      	nop
  404d5c:	2040000c 	.word	0x2040000c
  404d60:	2040084c 	.word	0x2040084c

00404d64 <__retarget_lock_acquire_recursive>:
  404d64:	4770      	bx	lr
  404d66:	bf00      	nop

00404d68 <__retarget_lock_release_recursive>:
  404d68:	4770      	bx	lr
  404d6a:	bf00      	nop

00404d6c <_malloc_r>:
  404d6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404d70:	f101 060b 	add.w	r6, r1, #11
  404d74:	2e16      	cmp	r6, #22
  404d76:	b083      	sub	sp, #12
  404d78:	4605      	mov	r5, r0
  404d7a:	f240 809e 	bls.w	404eba <_malloc_r+0x14e>
  404d7e:	f036 0607 	bics.w	r6, r6, #7
  404d82:	f100 80bd 	bmi.w	404f00 <_malloc_r+0x194>
  404d86:	42b1      	cmp	r1, r6
  404d88:	f200 80ba 	bhi.w	404f00 <_malloc_r+0x194>
  404d8c:	f000 fb8a 	bl	4054a4 <__malloc_lock>
  404d90:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  404d94:	f0c0 8293 	bcc.w	4052be <_malloc_r+0x552>
  404d98:	0a73      	lsrs	r3, r6, #9
  404d9a:	f000 80b8 	beq.w	404f0e <_malloc_r+0x1a2>
  404d9e:	2b04      	cmp	r3, #4
  404da0:	f200 8179 	bhi.w	405096 <_malloc_r+0x32a>
  404da4:	09b3      	lsrs	r3, r6, #6
  404da6:	f103 0039 	add.w	r0, r3, #57	; 0x39
  404daa:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  404dae:	00c3      	lsls	r3, r0, #3
  404db0:	4fbf      	ldr	r7, [pc, #764]	; (4050b0 <_malloc_r+0x344>)
  404db2:	443b      	add	r3, r7
  404db4:	f1a3 0108 	sub.w	r1, r3, #8
  404db8:	685c      	ldr	r4, [r3, #4]
  404dba:	42a1      	cmp	r1, r4
  404dbc:	d106      	bne.n	404dcc <_malloc_r+0x60>
  404dbe:	e00c      	b.n	404dda <_malloc_r+0x6e>
  404dc0:	2a00      	cmp	r2, #0
  404dc2:	f280 80aa 	bge.w	404f1a <_malloc_r+0x1ae>
  404dc6:	68e4      	ldr	r4, [r4, #12]
  404dc8:	42a1      	cmp	r1, r4
  404dca:	d006      	beq.n	404dda <_malloc_r+0x6e>
  404dcc:	6863      	ldr	r3, [r4, #4]
  404dce:	f023 0303 	bic.w	r3, r3, #3
  404dd2:	1b9a      	subs	r2, r3, r6
  404dd4:	2a0f      	cmp	r2, #15
  404dd6:	ddf3      	ble.n	404dc0 <_malloc_r+0x54>
  404dd8:	4670      	mov	r0, lr
  404dda:	693c      	ldr	r4, [r7, #16]
  404ddc:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4050c4 <_malloc_r+0x358>
  404de0:	4574      	cmp	r4, lr
  404de2:	f000 81ab 	beq.w	40513c <_malloc_r+0x3d0>
  404de6:	6863      	ldr	r3, [r4, #4]
  404de8:	f023 0303 	bic.w	r3, r3, #3
  404dec:	1b9a      	subs	r2, r3, r6
  404dee:	2a0f      	cmp	r2, #15
  404df0:	f300 8190 	bgt.w	405114 <_malloc_r+0x3a8>
  404df4:	2a00      	cmp	r2, #0
  404df6:	f8c7 e014 	str.w	lr, [r7, #20]
  404dfa:	f8c7 e010 	str.w	lr, [r7, #16]
  404dfe:	f280 809d 	bge.w	404f3c <_malloc_r+0x1d0>
  404e02:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404e06:	f080 8161 	bcs.w	4050cc <_malloc_r+0x360>
  404e0a:	08db      	lsrs	r3, r3, #3
  404e0c:	f103 0c01 	add.w	ip, r3, #1
  404e10:	1099      	asrs	r1, r3, #2
  404e12:	687a      	ldr	r2, [r7, #4]
  404e14:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  404e18:	f8c4 8008 	str.w	r8, [r4, #8]
  404e1c:	2301      	movs	r3, #1
  404e1e:	408b      	lsls	r3, r1
  404e20:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  404e24:	4313      	orrs	r3, r2
  404e26:	3908      	subs	r1, #8
  404e28:	60e1      	str	r1, [r4, #12]
  404e2a:	607b      	str	r3, [r7, #4]
  404e2c:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  404e30:	f8c8 400c 	str.w	r4, [r8, #12]
  404e34:	1082      	asrs	r2, r0, #2
  404e36:	2401      	movs	r4, #1
  404e38:	4094      	lsls	r4, r2
  404e3a:	429c      	cmp	r4, r3
  404e3c:	f200 808b 	bhi.w	404f56 <_malloc_r+0x1ea>
  404e40:	421c      	tst	r4, r3
  404e42:	d106      	bne.n	404e52 <_malloc_r+0xe6>
  404e44:	f020 0003 	bic.w	r0, r0, #3
  404e48:	0064      	lsls	r4, r4, #1
  404e4a:	421c      	tst	r4, r3
  404e4c:	f100 0004 	add.w	r0, r0, #4
  404e50:	d0fa      	beq.n	404e48 <_malloc_r+0xdc>
  404e52:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  404e56:	46cc      	mov	ip, r9
  404e58:	4680      	mov	r8, r0
  404e5a:	f8dc 300c 	ldr.w	r3, [ip, #12]
  404e5e:	459c      	cmp	ip, r3
  404e60:	d107      	bne.n	404e72 <_malloc_r+0x106>
  404e62:	e16d      	b.n	405140 <_malloc_r+0x3d4>
  404e64:	2a00      	cmp	r2, #0
  404e66:	f280 817b 	bge.w	405160 <_malloc_r+0x3f4>
  404e6a:	68db      	ldr	r3, [r3, #12]
  404e6c:	459c      	cmp	ip, r3
  404e6e:	f000 8167 	beq.w	405140 <_malloc_r+0x3d4>
  404e72:	6859      	ldr	r1, [r3, #4]
  404e74:	f021 0103 	bic.w	r1, r1, #3
  404e78:	1b8a      	subs	r2, r1, r6
  404e7a:	2a0f      	cmp	r2, #15
  404e7c:	ddf2      	ble.n	404e64 <_malloc_r+0xf8>
  404e7e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  404e82:	f8d3 8008 	ldr.w	r8, [r3, #8]
  404e86:	9300      	str	r3, [sp, #0]
  404e88:	199c      	adds	r4, r3, r6
  404e8a:	4628      	mov	r0, r5
  404e8c:	f046 0601 	orr.w	r6, r6, #1
  404e90:	f042 0501 	orr.w	r5, r2, #1
  404e94:	605e      	str	r6, [r3, #4]
  404e96:	f8c8 c00c 	str.w	ip, [r8, #12]
  404e9a:	f8cc 8008 	str.w	r8, [ip, #8]
  404e9e:	617c      	str	r4, [r7, #20]
  404ea0:	613c      	str	r4, [r7, #16]
  404ea2:	f8c4 e00c 	str.w	lr, [r4, #12]
  404ea6:	f8c4 e008 	str.w	lr, [r4, #8]
  404eaa:	6065      	str	r5, [r4, #4]
  404eac:	505a      	str	r2, [r3, r1]
  404eae:	f000 faff 	bl	4054b0 <__malloc_unlock>
  404eb2:	9b00      	ldr	r3, [sp, #0]
  404eb4:	f103 0408 	add.w	r4, r3, #8
  404eb8:	e01e      	b.n	404ef8 <_malloc_r+0x18c>
  404eba:	2910      	cmp	r1, #16
  404ebc:	d820      	bhi.n	404f00 <_malloc_r+0x194>
  404ebe:	f000 faf1 	bl	4054a4 <__malloc_lock>
  404ec2:	2610      	movs	r6, #16
  404ec4:	2318      	movs	r3, #24
  404ec6:	2002      	movs	r0, #2
  404ec8:	4f79      	ldr	r7, [pc, #484]	; (4050b0 <_malloc_r+0x344>)
  404eca:	443b      	add	r3, r7
  404ecc:	f1a3 0208 	sub.w	r2, r3, #8
  404ed0:	685c      	ldr	r4, [r3, #4]
  404ed2:	4294      	cmp	r4, r2
  404ed4:	f000 813d 	beq.w	405152 <_malloc_r+0x3e6>
  404ed8:	6863      	ldr	r3, [r4, #4]
  404eda:	68e1      	ldr	r1, [r4, #12]
  404edc:	68a6      	ldr	r6, [r4, #8]
  404ede:	f023 0303 	bic.w	r3, r3, #3
  404ee2:	4423      	add	r3, r4
  404ee4:	4628      	mov	r0, r5
  404ee6:	685a      	ldr	r2, [r3, #4]
  404ee8:	60f1      	str	r1, [r6, #12]
  404eea:	f042 0201 	orr.w	r2, r2, #1
  404eee:	608e      	str	r6, [r1, #8]
  404ef0:	605a      	str	r2, [r3, #4]
  404ef2:	f000 fadd 	bl	4054b0 <__malloc_unlock>
  404ef6:	3408      	adds	r4, #8
  404ef8:	4620      	mov	r0, r4
  404efa:	b003      	add	sp, #12
  404efc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404f00:	2400      	movs	r4, #0
  404f02:	230c      	movs	r3, #12
  404f04:	4620      	mov	r0, r4
  404f06:	602b      	str	r3, [r5, #0]
  404f08:	b003      	add	sp, #12
  404f0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404f0e:	2040      	movs	r0, #64	; 0x40
  404f10:	f44f 7300 	mov.w	r3, #512	; 0x200
  404f14:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  404f18:	e74a      	b.n	404db0 <_malloc_r+0x44>
  404f1a:	4423      	add	r3, r4
  404f1c:	68e1      	ldr	r1, [r4, #12]
  404f1e:	685a      	ldr	r2, [r3, #4]
  404f20:	68a6      	ldr	r6, [r4, #8]
  404f22:	f042 0201 	orr.w	r2, r2, #1
  404f26:	60f1      	str	r1, [r6, #12]
  404f28:	4628      	mov	r0, r5
  404f2a:	608e      	str	r6, [r1, #8]
  404f2c:	605a      	str	r2, [r3, #4]
  404f2e:	f000 fabf 	bl	4054b0 <__malloc_unlock>
  404f32:	3408      	adds	r4, #8
  404f34:	4620      	mov	r0, r4
  404f36:	b003      	add	sp, #12
  404f38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404f3c:	4423      	add	r3, r4
  404f3e:	4628      	mov	r0, r5
  404f40:	685a      	ldr	r2, [r3, #4]
  404f42:	f042 0201 	orr.w	r2, r2, #1
  404f46:	605a      	str	r2, [r3, #4]
  404f48:	f000 fab2 	bl	4054b0 <__malloc_unlock>
  404f4c:	3408      	adds	r4, #8
  404f4e:	4620      	mov	r0, r4
  404f50:	b003      	add	sp, #12
  404f52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404f56:	68bc      	ldr	r4, [r7, #8]
  404f58:	6863      	ldr	r3, [r4, #4]
  404f5a:	f023 0803 	bic.w	r8, r3, #3
  404f5e:	45b0      	cmp	r8, r6
  404f60:	d304      	bcc.n	404f6c <_malloc_r+0x200>
  404f62:	eba8 0306 	sub.w	r3, r8, r6
  404f66:	2b0f      	cmp	r3, #15
  404f68:	f300 8085 	bgt.w	405076 <_malloc_r+0x30a>
  404f6c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 4050c8 <_malloc_r+0x35c>
  404f70:	4b50      	ldr	r3, [pc, #320]	; (4050b4 <_malloc_r+0x348>)
  404f72:	f8d9 2000 	ldr.w	r2, [r9]
  404f76:	681b      	ldr	r3, [r3, #0]
  404f78:	3201      	adds	r2, #1
  404f7a:	4433      	add	r3, r6
  404f7c:	eb04 0a08 	add.w	sl, r4, r8
  404f80:	f000 8155 	beq.w	40522e <_malloc_r+0x4c2>
  404f84:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404f88:	330f      	adds	r3, #15
  404f8a:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  404f8e:	f02b 0b0f 	bic.w	fp, fp, #15
  404f92:	4659      	mov	r1, fp
  404f94:	4628      	mov	r0, r5
  404f96:	f000 fd8b 	bl	405ab0 <_sbrk_r>
  404f9a:	1c41      	adds	r1, r0, #1
  404f9c:	4602      	mov	r2, r0
  404f9e:	f000 80fc 	beq.w	40519a <_malloc_r+0x42e>
  404fa2:	4582      	cmp	sl, r0
  404fa4:	f200 80f7 	bhi.w	405196 <_malloc_r+0x42a>
  404fa8:	4b43      	ldr	r3, [pc, #268]	; (4050b8 <_malloc_r+0x34c>)
  404faa:	6819      	ldr	r1, [r3, #0]
  404fac:	4459      	add	r1, fp
  404fae:	6019      	str	r1, [r3, #0]
  404fb0:	f000 814d 	beq.w	40524e <_malloc_r+0x4e2>
  404fb4:	f8d9 0000 	ldr.w	r0, [r9]
  404fb8:	3001      	adds	r0, #1
  404fba:	bf1b      	ittet	ne
  404fbc:	eba2 0a0a 	subne.w	sl, r2, sl
  404fc0:	4451      	addne	r1, sl
  404fc2:	f8c9 2000 	streq.w	r2, [r9]
  404fc6:	6019      	strne	r1, [r3, #0]
  404fc8:	f012 0107 	ands.w	r1, r2, #7
  404fcc:	f000 8115 	beq.w	4051fa <_malloc_r+0x48e>
  404fd0:	f1c1 0008 	rsb	r0, r1, #8
  404fd4:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404fd8:	4402      	add	r2, r0
  404fda:	3108      	adds	r1, #8
  404fdc:	eb02 090b 	add.w	r9, r2, fp
  404fe0:	f3c9 090b 	ubfx	r9, r9, #0, #12
  404fe4:	eba1 0909 	sub.w	r9, r1, r9
  404fe8:	4649      	mov	r1, r9
  404fea:	4628      	mov	r0, r5
  404fec:	9301      	str	r3, [sp, #4]
  404fee:	9200      	str	r2, [sp, #0]
  404ff0:	f000 fd5e 	bl	405ab0 <_sbrk_r>
  404ff4:	1c43      	adds	r3, r0, #1
  404ff6:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404ffa:	f000 8143 	beq.w	405284 <_malloc_r+0x518>
  404ffe:	1a80      	subs	r0, r0, r2
  405000:	4448      	add	r0, r9
  405002:	f040 0001 	orr.w	r0, r0, #1
  405006:	6819      	ldr	r1, [r3, #0]
  405008:	60ba      	str	r2, [r7, #8]
  40500a:	4449      	add	r1, r9
  40500c:	42bc      	cmp	r4, r7
  40500e:	6050      	str	r0, [r2, #4]
  405010:	6019      	str	r1, [r3, #0]
  405012:	d017      	beq.n	405044 <_malloc_r+0x2d8>
  405014:	f1b8 0f0f 	cmp.w	r8, #15
  405018:	f240 80fb 	bls.w	405212 <_malloc_r+0x4a6>
  40501c:	6860      	ldr	r0, [r4, #4]
  40501e:	f1a8 020c 	sub.w	r2, r8, #12
  405022:	f022 0207 	bic.w	r2, r2, #7
  405026:	eb04 0e02 	add.w	lr, r4, r2
  40502a:	f000 0001 	and.w	r0, r0, #1
  40502e:	f04f 0c05 	mov.w	ip, #5
  405032:	4310      	orrs	r0, r2
  405034:	2a0f      	cmp	r2, #15
  405036:	6060      	str	r0, [r4, #4]
  405038:	f8ce c004 	str.w	ip, [lr, #4]
  40503c:	f8ce c008 	str.w	ip, [lr, #8]
  405040:	f200 8117 	bhi.w	405272 <_malloc_r+0x506>
  405044:	4b1d      	ldr	r3, [pc, #116]	; (4050bc <_malloc_r+0x350>)
  405046:	68bc      	ldr	r4, [r7, #8]
  405048:	681a      	ldr	r2, [r3, #0]
  40504a:	4291      	cmp	r1, r2
  40504c:	bf88      	it	hi
  40504e:	6019      	strhi	r1, [r3, #0]
  405050:	4b1b      	ldr	r3, [pc, #108]	; (4050c0 <_malloc_r+0x354>)
  405052:	681a      	ldr	r2, [r3, #0]
  405054:	4291      	cmp	r1, r2
  405056:	6862      	ldr	r2, [r4, #4]
  405058:	bf88      	it	hi
  40505a:	6019      	strhi	r1, [r3, #0]
  40505c:	f022 0203 	bic.w	r2, r2, #3
  405060:	4296      	cmp	r6, r2
  405062:	eba2 0306 	sub.w	r3, r2, r6
  405066:	d801      	bhi.n	40506c <_malloc_r+0x300>
  405068:	2b0f      	cmp	r3, #15
  40506a:	dc04      	bgt.n	405076 <_malloc_r+0x30a>
  40506c:	4628      	mov	r0, r5
  40506e:	f000 fa1f 	bl	4054b0 <__malloc_unlock>
  405072:	2400      	movs	r4, #0
  405074:	e740      	b.n	404ef8 <_malloc_r+0x18c>
  405076:	19a2      	adds	r2, r4, r6
  405078:	f043 0301 	orr.w	r3, r3, #1
  40507c:	f046 0601 	orr.w	r6, r6, #1
  405080:	6066      	str	r6, [r4, #4]
  405082:	4628      	mov	r0, r5
  405084:	60ba      	str	r2, [r7, #8]
  405086:	6053      	str	r3, [r2, #4]
  405088:	f000 fa12 	bl	4054b0 <__malloc_unlock>
  40508c:	3408      	adds	r4, #8
  40508e:	4620      	mov	r0, r4
  405090:	b003      	add	sp, #12
  405092:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405096:	2b14      	cmp	r3, #20
  405098:	d971      	bls.n	40517e <_malloc_r+0x412>
  40509a:	2b54      	cmp	r3, #84	; 0x54
  40509c:	f200 80a3 	bhi.w	4051e6 <_malloc_r+0x47a>
  4050a0:	0b33      	lsrs	r3, r6, #12
  4050a2:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  4050a6:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4050aa:	00c3      	lsls	r3, r0, #3
  4050ac:	e680      	b.n	404db0 <_malloc_r+0x44>
  4050ae:	bf00      	nop
  4050b0:	2040043c 	.word	0x2040043c
  4050b4:	20400a88 	.word	0x20400a88
  4050b8:	20400a58 	.word	0x20400a58
  4050bc:	20400a80 	.word	0x20400a80
  4050c0:	20400a84 	.word	0x20400a84
  4050c4:	20400444 	.word	0x20400444
  4050c8:	20400844 	.word	0x20400844
  4050cc:	0a5a      	lsrs	r2, r3, #9
  4050ce:	2a04      	cmp	r2, #4
  4050d0:	d95b      	bls.n	40518a <_malloc_r+0x41e>
  4050d2:	2a14      	cmp	r2, #20
  4050d4:	f200 80ae 	bhi.w	405234 <_malloc_r+0x4c8>
  4050d8:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4050dc:	00c9      	lsls	r1, r1, #3
  4050de:	325b      	adds	r2, #91	; 0x5b
  4050e0:	eb07 0c01 	add.w	ip, r7, r1
  4050e4:	5879      	ldr	r1, [r7, r1]
  4050e6:	f1ac 0c08 	sub.w	ip, ip, #8
  4050ea:	458c      	cmp	ip, r1
  4050ec:	f000 8088 	beq.w	405200 <_malloc_r+0x494>
  4050f0:	684a      	ldr	r2, [r1, #4]
  4050f2:	f022 0203 	bic.w	r2, r2, #3
  4050f6:	4293      	cmp	r3, r2
  4050f8:	d273      	bcs.n	4051e2 <_malloc_r+0x476>
  4050fa:	6889      	ldr	r1, [r1, #8]
  4050fc:	458c      	cmp	ip, r1
  4050fe:	d1f7      	bne.n	4050f0 <_malloc_r+0x384>
  405100:	f8dc 200c 	ldr.w	r2, [ip, #12]
  405104:	687b      	ldr	r3, [r7, #4]
  405106:	60e2      	str	r2, [r4, #12]
  405108:	f8c4 c008 	str.w	ip, [r4, #8]
  40510c:	6094      	str	r4, [r2, #8]
  40510e:	f8cc 400c 	str.w	r4, [ip, #12]
  405112:	e68f      	b.n	404e34 <_malloc_r+0xc8>
  405114:	19a1      	adds	r1, r4, r6
  405116:	f046 0c01 	orr.w	ip, r6, #1
  40511a:	f042 0601 	orr.w	r6, r2, #1
  40511e:	f8c4 c004 	str.w	ip, [r4, #4]
  405122:	4628      	mov	r0, r5
  405124:	6179      	str	r1, [r7, #20]
  405126:	6139      	str	r1, [r7, #16]
  405128:	f8c1 e00c 	str.w	lr, [r1, #12]
  40512c:	f8c1 e008 	str.w	lr, [r1, #8]
  405130:	604e      	str	r6, [r1, #4]
  405132:	50e2      	str	r2, [r4, r3]
  405134:	f000 f9bc 	bl	4054b0 <__malloc_unlock>
  405138:	3408      	adds	r4, #8
  40513a:	e6dd      	b.n	404ef8 <_malloc_r+0x18c>
  40513c:	687b      	ldr	r3, [r7, #4]
  40513e:	e679      	b.n	404e34 <_malloc_r+0xc8>
  405140:	f108 0801 	add.w	r8, r8, #1
  405144:	f018 0f03 	tst.w	r8, #3
  405148:	f10c 0c08 	add.w	ip, ip, #8
  40514c:	f47f ae85 	bne.w	404e5a <_malloc_r+0xee>
  405150:	e02d      	b.n	4051ae <_malloc_r+0x442>
  405152:	68dc      	ldr	r4, [r3, #12]
  405154:	42a3      	cmp	r3, r4
  405156:	bf08      	it	eq
  405158:	3002      	addeq	r0, #2
  40515a:	f43f ae3e 	beq.w	404dda <_malloc_r+0x6e>
  40515e:	e6bb      	b.n	404ed8 <_malloc_r+0x16c>
  405160:	4419      	add	r1, r3
  405162:	461c      	mov	r4, r3
  405164:	684a      	ldr	r2, [r1, #4]
  405166:	68db      	ldr	r3, [r3, #12]
  405168:	f854 6f08 	ldr.w	r6, [r4, #8]!
  40516c:	f042 0201 	orr.w	r2, r2, #1
  405170:	604a      	str	r2, [r1, #4]
  405172:	4628      	mov	r0, r5
  405174:	60f3      	str	r3, [r6, #12]
  405176:	609e      	str	r6, [r3, #8]
  405178:	f000 f99a 	bl	4054b0 <__malloc_unlock>
  40517c:	e6bc      	b.n	404ef8 <_malloc_r+0x18c>
  40517e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  405182:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  405186:	00c3      	lsls	r3, r0, #3
  405188:	e612      	b.n	404db0 <_malloc_r+0x44>
  40518a:	099a      	lsrs	r2, r3, #6
  40518c:	f102 0139 	add.w	r1, r2, #57	; 0x39
  405190:	00c9      	lsls	r1, r1, #3
  405192:	3238      	adds	r2, #56	; 0x38
  405194:	e7a4      	b.n	4050e0 <_malloc_r+0x374>
  405196:	42bc      	cmp	r4, r7
  405198:	d054      	beq.n	405244 <_malloc_r+0x4d8>
  40519a:	68bc      	ldr	r4, [r7, #8]
  40519c:	6862      	ldr	r2, [r4, #4]
  40519e:	f022 0203 	bic.w	r2, r2, #3
  4051a2:	e75d      	b.n	405060 <_malloc_r+0x2f4>
  4051a4:	f859 3908 	ldr.w	r3, [r9], #-8
  4051a8:	4599      	cmp	r9, r3
  4051aa:	f040 8086 	bne.w	4052ba <_malloc_r+0x54e>
  4051ae:	f010 0f03 	tst.w	r0, #3
  4051b2:	f100 30ff 	add.w	r0, r0, #4294967295
  4051b6:	d1f5      	bne.n	4051a4 <_malloc_r+0x438>
  4051b8:	687b      	ldr	r3, [r7, #4]
  4051ba:	ea23 0304 	bic.w	r3, r3, r4
  4051be:	607b      	str	r3, [r7, #4]
  4051c0:	0064      	lsls	r4, r4, #1
  4051c2:	429c      	cmp	r4, r3
  4051c4:	f63f aec7 	bhi.w	404f56 <_malloc_r+0x1ea>
  4051c8:	2c00      	cmp	r4, #0
  4051ca:	f43f aec4 	beq.w	404f56 <_malloc_r+0x1ea>
  4051ce:	421c      	tst	r4, r3
  4051d0:	4640      	mov	r0, r8
  4051d2:	f47f ae3e 	bne.w	404e52 <_malloc_r+0xe6>
  4051d6:	0064      	lsls	r4, r4, #1
  4051d8:	421c      	tst	r4, r3
  4051da:	f100 0004 	add.w	r0, r0, #4
  4051de:	d0fa      	beq.n	4051d6 <_malloc_r+0x46a>
  4051e0:	e637      	b.n	404e52 <_malloc_r+0xe6>
  4051e2:	468c      	mov	ip, r1
  4051e4:	e78c      	b.n	405100 <_malloc_r+0x394>
  4051e6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4051ea:	d815      	bhi.n	405218 <_malloc_r+0x4ac>
  4051ec:	0bf3      	lsrs	r3, r6, #15
  4051ee:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4051f2:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4051f6:	00c3      	lsls	r3, r0, #3
  4051f8:	e5da      	b.n	404db0 <_malloc_r+0x44>
  4051fa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4051fe:	e6ed      	b.n	404fdc <_malloc_r+0x270>
  405200:	687b      	ldr	r3, [r7, #4]
  405202:	1092      	asrs	r2, r2, #2
  405204:	2101      	movs	r1, #1
  405206:	fa01 f202 	lsl.w	r2, r1, r2
  40520a:	4313      	orrs	r3, r2
  40520c:	607b      	str	r3, [r7, #4]
  40520e:	4662      	mov	r2, ip
  405210:	e779      	b.n	405106 <_malloc_r+0x39a>
  405212:	2301      	movs	r3, #1
  405214:	6053      	str	r3, [r2, #4]
  405216:	e729      	b.n	40506c <_malloc_r+0x300>
  405218:	f240 5254 	movw	r2, #1364	; 0x554
  40521c:	4293      	cmp	r3, r2
  40521e:	d822      	bhi.n	405266 <_malloc_r+0x4fa>
  405220:	0cb3      	lsrs	r3, r6, #18
  405222:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  405226:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40522a:	00c3      	lsls	r3, r0, #3
  40522c:	e5c0      	b.n	404db0 <_malloc_r+0x44>
  40522e:	f103 0b10 	add.w	fp, r3, #16
  405232:	e6ae      	b.n	404f92 <_malloc_r+0x226>
  405234:	2a54      	cmp	r2, #84	; 0x54
  405236:	d829      	bhi.n	40528c <_malloc_r+0x520>
  405238:	0b1a      	lsrs	r2, r3, #12
  40523a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40523e:	00c9      	lsls	r1, r1, #3
  405240:	326e      	adds	r2, #110	; 0x6e
  405242:	e74d      	b.n	4050e0 <_malloc_r+0x374>
  405244:	4b20      	ldr	r3, [pc, #128]	; (4052c8 <_malloc_r+0x55c>)
  405246:	6819      	ldr	r1, [r3, #0]
  405248:	4459      	add	r1, fp
  40524a:	6019      	str	r1, [r3, #0]
  40524c:	e6b2      	b.n	404fb4 <_malloc_r+0x248>
  40524e:	f3ca 000b 	ubfx	r0, sl, #0, #12
  405252:	2800      	cmp	r0, #0
  405254:	f47f aeae 	bne.w	404fb4 <_malloc_r+0x248>
  405258:	eb08 030b 	add.w	r3, r8, fp
  40525c:	68ba      	ldr	r2, [r7, #8]
  40525e:	f043 0301 	orr.w	r3, r3, #1
  405262:	6053      	str	r3, [r2, #4]
  405264:	e6ee      	b.n	405044 <_malloc_r+0x2d8>
  405266:	207f      	movs	r0, #127	; 0x7f
  405268:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  40526c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  405270:	e59e      	b.n	404db0 <_malloc_r+0x44>
  405272:	f104 0108 	add.w	r1, r4, #8
  405276:	4628      	mov	r0, r5
  405278:	9300      	str	r3, [sp, #0]
  40527a:	f000 fd8b 	bl	405d94 <_free_r>
  40527e:	9b00      	ldr	r3, [sp, #0]
  405280:	6819      	ldr	r1, [r3, #0]
  405282:	e6df      	b.n	405044 <_malloc_r+0x2d8>
  405284:	2001      	movs	r0, #1
  405286:	f04f 0900 	mov.w	r9, #0
  40528a:	e6bc      	b.n	405006 <_malloc_r+0x29a>
  40528c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405290:	d805      	bhi.n	40529e <_malloc_r+0x532>
  405292:	0bda      	lsrs	r2, r3, #15
  405294:	f102 0178 	add.w	r1, r2, #120	; 0x78
  405298:	00c9      	lsls	r1, r1, #3
  40529a:	3277      	adds	r2, #119	; 0x77
  40529c:	e720      	b.n	4050e0 <_malloc_r+0x374>
  40529e:	f240 5154 	movw	r1, #1364	; 0x554
  4052a2:	428a      	cmp	r2, r1
  4052a4:	d805      	bhi.n	4052b2 <_malloc_r+0x546>
  4052a6:	0c9a      	lsrs	r2, r3, #18
  4052a8:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4052ac:	00c9      	lsls	r1, r1, #3
  4052ae:	327c      	adds	r2, #124	; 0x7c
  4052b0:	e716      	b.n	4050e0 <_malloc_r+0x374>
  4052b2:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4052b6:	227e      	movs	r2, #126	; 0x7e
  4052b8:	e712      	b.n	4050e0 <_malloc_r+0x374>
  4052ba:	687b      	ldr	r3, [r7, #4]
  4052bc:	e780      	b.n	4051c0 <_malloc_r+0x454>
  4052be:	08f0      	lsrs	r0, r6, #3
  4052c0:	f106 0308 	add.w	r3, r6, #8
  4052c4:	e600      	b.n	404ec8 <_malloc_r+0x15c>
  4052c6:	bf00      	nop
  4052c8:	20400a58 	.word	0x20400a58
  4052cc:	00000000 	.word	0x00000000

004052d0 <memchr>:
  4052d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4052d4:	2a10      	cmp	r2, #16
  4052d6:	db2b      	blt.n	405330 <memchr+0x60>
  4052d8:	f010 0f07 	tst.w	r0, #7
  4052dc:	d008      	beq.n	4052f0 <memchr+0x20>
  4052de:	f810 3b01 	ldrb.w	r3, [r0], #1
  4052e2:	3a01      	subs	r2, #1
  4052e4:	428b      	cmp	r3, r1
  4052e6:	d02d      	beq.n	405344 <memchr+0x74>
  4052e8:	f010 0f07 	tst.w	r0, #7
  4052ec:	b342      	cbz	r2, 405340 <memchr+0x70>
  4052ee:	d1f6      	bne.n	4052de <memchr+0xe>
  4052f0:	b4f0      	push	{r4, r5, r6, r7}
  4052f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4052f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4052fa:	f022 0407 	bic.w	r4, r2, #7
  4052fe:	f07f 0700 	mvns.w	r7, #0
  405302:	2300      	movs	r3, #0
  405304:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  405308:	3c08      	subs	r4, #8
  40530a:	ea85 0501 	eor.w	r5, r5, r1
  40530e:	ea86 0601 	eor.w	r6, r6, r1
  405312:	fa85 f547 	uadd8	r5, r5, r7
  405316:	faa3 f587 	sel	r5, r3, r7
  40531a:	fa86 f647 	uadd8	r6, r6, r7
  40531e:	faa5 f687 	sel	r6, r5, r7
  405322:	b98e      	cbnz	r6, 405348 <memchr+0x78>
  405324:	d1ee      	bne.n	405304 <memchr+0x34>
  405326:	bcf0      	pop	{r4, r5, r6, r7}
  405328:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40532c:	f002 0207 	and.w	r2, r2, #7
  405330:	b132      	cbz	r2, 405340 <memchr+0x70>
  405332:	f810 3b01 	ldrb.w	r3, [r0], #1
  405336:	3a01      	subs	r2, #1
  405338:	ea83 0301 	eor.w	r3, r3, r1
  40533c:	b113      	cbz	r3, 405344 <memchr+0x74>
  40533e:	d1f8      	bne.n	405332 <memchr+0x62>
  405340:	2000      	movs	r0, #0
  405342:	4770      	bx	lr
  405344:	3801      	subs	r0, #1
  405346:	4770      	bx	lr
  405348:	2d00      	cmp	r5, #0
  40534a:	bf06      	itte	eq
  40534c:	4635      	moveq	r5, r6
  40534e:	3803      	subeq	r0, #3
  405350:	3807      	subne	r0, #7
  405352:	f015 0f01 	tst.w	r5, #1
  405356:	d107      	bne.n	405368 <memchr+0x98>
  405358:	3001      	adds	r0, #1
  40535a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40535e:	bf02      	ittt	eq
  405360:	3001      	addeq	r0, #1
  405362:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  405366:	3001      	addeq	r0, #1
  405368:	bcf0      	pop	{r4, r5, r6, r7}
  40536a:	3801      	subs	r0, #1
  40536c:	4770      	bx	lr
  40536e:	bf00      	nop

00405370 <memcpy>:
  405370:	4684      	mov	ip, r0
  405372:	ea41 0300 	orr.w	r3, r1, r0
  405376:	f013 0303 	ands.w	r3, r3, #3
  40537a:	d16d      	bne.n	405458 <memcpy+0xe8>
  40537c:	3a40      	subs	r2, #64	; 0x40
  40537e:	d341      	bcc.n	405404 <memcpy+0x94>
  405380:	f851 3b04 	ldr.w	r3, [r1], #4
  405384:	f840 3b04 	str.w	r3, [r0], #4
  405388:	f851 3b04 	ldr.w	r3, [r1], #4
  40538c:	f840 3b04 	str.w	r3, [r0], #4
  405390:	f851 3b04 	ldr.w	r3, [r1], #4
  405394:	f840 3b04 	str.w	r3, [r0], #4
  405398:	f851 3b04 	ldr.w	r3, [r1], #4
  40539c:	f840 3b04 	str.w	r3, [r0], #4
  4053a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4053a4:	f840 3b04 	str.w	r3, [r0], #4
  4053a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4053ac:	f840 3b04 	str.w	r3, [r0], #4
  4053b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4053b4:	f840 3b04 	str.w	r3, [r0], #4
  4053b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4053bc:	f840 3b04 	str.w	r3, [r0], #4
  4053c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4053c4:	f840 3b04 	str.w	r3, [r0], #4
  4053c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4053cc:	f840 3b04 	str.w	r3, [r0], #4
  4053d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4053d4:	f840 3b04 	str.w	r3, [r0], #4
  4053d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4053dc:	f840 3b04 	str.w	r3, [r0], #4
  4053e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4053e4:	f840 3b04 	str.w	r3, [r0], #4
  4053e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4053ec:	f840 3b04 	str.w	r3, [r0], #4
  4053f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4053f4:	f840 3b04 	str.w	r3, [r0], #4
  4053f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4053fc:	f840 3b04 	str.w	r3, [r0], #4
  405400:	3a40      	subs	r2, #64	; 0x40
  405402:	d2bd      	bcs.n	405380 <memcpy+0x10>
  405404:	3230      	adds	r2, #48	; 0x30
  405406:	d311      	bcc.n	40542c <memcpy+0xbc>
  405408:	f851 3b04 	ldr.w	r3, [r1], #4
  40540c:	f840 3b04 	str.w	r3, [r0], #4
  405410:	f851 3b04 	ldr.w	r3, [r1], #4
  405414:	f840 3b04 	str.w	r3, [r0], #4
  405418:	f851 3b04 	ldr.w	r3, [r1], #4
  40541c:	f840 3b04 	str.w	r3, [r0], #4
  405420:	f851 3b04 	ldr.w	r3, [r1], #4
  405424:	f840 3b04 	str.w	r3, [r0], #4
  405428:	3a10      	subs	r2, #16
  40542a:	d2ed      	bcs.n	405408 <memcpy+0x98>
  40542c:	320c      	adds	r2, #12
  40542e:	d305      	bcc.n	40543c <memcpy+0xcc>
  405430:	f851 3b04 	ldr.w	r3, [r1], #4
  405434:	f840 3b04 	str.w	r3, [r0], #4
  405438:	3a04      	subs	r2, #4
  40543a:	d2f9      	bcs.n	405430 <memcpy+0xc0>
  40543c:	3204      	adds	r2, #4
  40543e:	d008      	beq.n	405452 <memcpy+0xe2>
  405440:	07d2      	lsls	r2, r2, #31
  405442:	bf1c      	itt	ne
  405444:	f811 3b01 	ldrbne.w	r3, [r1], #1
  405448:	f800 3b01 	strbne.w	r3, [r0], #1
  40544c:	d301      	bcc.n	405452 <memcpy+0xe2>
  40544e:	880b      	ldrh	r3, [r1, #0]
  405450:	8003      	strh	r3, [r0, #0]
  405452:	4660      	mov	r0, ip
  405454:	4770      	bx	lr
  405456:	bf00      	nop
  405458:	2a08      	cmp	r2, #8
  40545a:	d313      	bcc.n	405484 <memcpy+0x114>
  40545c:	078b      	lsls	r3, r1, #30
  40545e:	d08d      	beq.n	40537c <memcpy+0xc>
  405460:	f010 0303 	ands.w	r3, r0, #3
  405464:	d08a      	beq.n	40537c <memcpy+0xc>
  405466:	f1c3 0304 	rsb	r3, r3, #4
  40546a:	1ad2      	subs	r2, r2, r3
  40546c:	07db      	lsls	r3, r3, #31
  40546e:	bf1c      	itt	ne
  405470:	f811 3b01 	ldrbne.w	r3, [r1], #1
  405474:	f800 3b01 	strbne.w	r3, [r0], #1
  405478:	d380      	bcc.n	40537c <memcpy+0xc>
  40547a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40547e:	f820 3b02 	strh.w	r3, [r0], #2
  405482:	e77b      	b.n	40537c <memcpy+0xc>
  405484:	3a04      	subs	r2, #4
  405486:	d3d9      	bcc.n	40543c <memcpy+0xcc>
  405488:	3a01      	subs	r2, #1
  40548a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40548e:	f800 3b01 	strb.w	r3, [r0], #1
  405492:	d2f9      	bcs.n	405488 <memcpy+0x118>
  405494:	780b      	ldrb	r3, [r1, #0]
  405496:	7003      	strb	r3, [r0, #0]
  405498:	784b      	ldrb	r3, [r1, #1]
  40549a:	7043      	strb	r3, [r0, #1]
  40549c:	788b      	ldrb	r3, [r1, #2]
  40549e:	7083      	strb	r3, [r0, #2]
  4054a0:	4660      	mov	r0, ip
  4054a2:	4770      	bx	lr

004054a4 <__malloc_lock>:
  4054a4:	4801      	ldr	r0, [pc, #4]	; (4054ac <__malloc_lock+0x8>)
  4054a6:	f7ff bc5d 	b.w	404d64 <__retarget_lock_acquire_recursive>
  4054aa:	bf00      	nop
  4054ac:	20400b24 	.word	0x20400b24

004054b0 <__malloc_unlock>:
  4054b0:	4801      	ldr	r0, [pc, #4]	; (4054b8 <__malloc_unlock+0x8>)
  4054b2:	f7ff bc59 	b.w	404d68 <__retarget_lock_release_recursive>
  4054b6:	bf00      	nop
  4054b8:	20400b24 	.word	0x20400b24

004054bc <_Balloc>:
  4054bc:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4054be:	b570      	push	{r4, r5, r6, lr}
  4054c0:	4605      	mov	r5, r0
  4054c2:	460c      	mov	r4, r1
  4054c4:	b14b      	cbz	r3, 4054da <_Balloc+0x1e>
  4054c6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  4054ca:	b180      	cbz	r0, 4054ee <_Balloc+0x32>
  4054cc:	6802      	ldr	r2, [r0, #0]
  4054ce:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  4054d2:	2300      	movs	r3, #0
  4054d4:	6103      	str	r3, [r0, #16]
  4054d6:	60c3      	str	r3, [r0, #12]
  4054d8:	bd70      	pop	{r4, r5, r6, pc}
  4054da:	2221      	movs	r2, #33	; 0x21
  4054dc:	2104      	movs	r1, #4
  4054de:	f000 fbd9 	bl	405c94 <_calloc_r>
  4054e2:	64e8      	str	r0, [r5, #76]	; 0x4c
  4054e4:	4603      	mov	r3, r0
  4054e6:	2800      	cmp	r0, #0
  4054e8:	d1ed      	bne.n	4054c6 <_Balloc+0xa>
  4054ea:	2000      	movs	r0, #0
  4054ec:	bd70      	pop	{r4, r5, r6, pc}
  4054ee:	2101      	movs	r1, #1
  4054f0:	fa01 f604 	lsl.w	r6, r1, r4
  4054f4:	1d72      	adds	r2, r6, #5
  4054f6:	4628      	mov	r0, r5
  4054f8:	0092      	lsls	r2, r2, #2
  4054fa:	f000 fbcb 	bl	405c94 <_calloc_r>
  4054fe:	2800      	cmp	r0, #0
  405500:	d0f3      	beq.n	4054ea <_Balloc+0x2e>
  405502:	6044      	str	r4, [r0, #4]
  405504:	6086      	str	r6, [r0, #8]
  405506:	e7e4      	b.n	4054d2 <_Balloc+0x16>

00405508 <_Bfree>:
  405508:	b131      	cbz	r1, 405518 <_Bfree+0x10>
  40550a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40550c:	684a      	ldr	r2, [r1, #4]
  40550e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  405512:	6008      	str	r0, [r1, #0]
  405514:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  405518:	4770      	bx	lr
  40551a:	bf00      	nop

0040551c <__multadd>:
  40551c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40551e:	690c      	ldr	r4, [r1, #16]
  405520:	b083      	sub	sp, #12
  405522:	460d      	mov	r5, r1
  405524:	4606      	mov	r6, r0
  405526:	f101 0e14 	add.w	lr, r1, #20
  40552a:	2700      	movs	r7, #0
  40552c:	f8de 0000 	ldr.w	r0, [lr]
  405530:	b281      	uxth	r1, r0
  405532:	fb02 3301 	mla	r3, r2, r1, r3
  405536:	0c01      	lsrs	r1, r0, #16
  405538:	0c18      	lsrs	r0, r3, #16
  40553a:	fb02 0101 	mla	r1, r2, r1, r0
  40553e:	b29b      	uxth	r3, r3
  405540:	3701      	adds	r7, #1
  405542:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  405546:	42bc      	cmp	r4, r7
  405548:	f84e 3b04 	str.w	r3, [lr], #4
  40554c:	ea4f 4311 	mov.w	r3, r1, lsr #16
  405550:	dcec      	bgt.n	40552c <__multadd+0x10>
  405552:	b13b      	cbz	r3, 405564 <__multadd+0x48>
  405554:	68aa      	ldr	r2, [r5, #8]
  405556:	4294      	cmp	r4, r2
  405558:	da07      	bge.n	40556a <__multadd+0x4e>
  40555a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  40555e:	3401      	adds	r4, #1
  405560:	6153      	str	r3, [r2, #20]
  405562:	612c      	str	r4, [r5, #16]
  405564:	4628      	mov	r0, r5
  405566:	b003      	add	sp, #12
  405568:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40556a:	6869      	ldr	r1, [r5, #4]
  40556c:	9301      	str	r3, [sp, #4]
  40556e:	3101      	adds	r1, #1
  405570:	4630      	mov	r0, r6
  405572:	f7ff ffa3 	bl	4054bc <_Balloc>
  405576:	692a      	ldr	r2, [r5, #16]
  405578:	3202      	adds	r2, #2
  40557a:	f105 010c 	add.w	r1, r5, #12
  40557e:	4607      	mov	r7, r0
  405580:	0092      	lsls	r2, r2, #2
  405582:	300c      	adds	r0, #12
  405584:	f7ff fef4 	bl	405370 <memcpy>
  405588:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  40558a:	6869      	ldr	r1, [r5, #4]
  40558c:	9b01      	ldr	r3, [sp, #4]
  40558e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  405592:	6028      	str	r0, [r5, #0]
  405594:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  405598:	463d      	mov	r5, r7
  40559a:	e7de      	b.n	40555a <__multadd+0x3e>

0040559c <__hi0bits>:
  40559c:	0c02      	lsrs	r2, r0, #16
  40559e:	0412      	lsls	r2, r2, #16
  4055a0:	4603      	mov	r3, r0
  4055a2:	b9b2      	cbnz	r2, 4055d2 <__hi0bits+0x36>
  4055a4:	0403      	lsls	r3, r0, #16
  4055a6:	2010      	movs	r0, #16
  4055a8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  4055ac:	bf04      	itt	eq
  4055ae:	021b      	lsleq	r3, r3, #8
  4055b0:	3008      	addeq	r0, #8
  4055b2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  4055b6:	bf04      	itt	eq
  4055b8:	011b      	lsleq	r3, r3, #4
  4055ba:	3004      	addeq	r0, #4
  4055bc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  4055c0:	bf04      	itt	eq
  4055c2:	009b      	lsleq	r3, r3, #2
  4055c4:	3002      	addeq	r0, #2
  4055c6:	2b00      	cmp	r3, #0
  4055c8:	db02      	blt.n	4055d0 <__hi0bits+0x34>
  4055ca:	005b      	lsls	r3, r3, #1
  4055cc:	d403      	bmi.n	4055d6 <__hi0bits+0x3a>
  4055ce:	2020      	movs	r0, #32
  4055d0:	4770      	bx	lr
  4055d2:	2000      	movs	r0, #0
  4055d4:	e7e8      	b.n	4055a8 <__hi0bits+0xc>
  4055d6:	3001      	adds	r0, #1
  4055d8:	4770      	bx	lr
  4055da:	bf00      	nop

004055dc <__lo0bits>:
  4055dc:	6803      	ldr	r3, [r0, #0]
  4055de:	f013 0207 	ands.w	r2, r3, #7
  4055e2:	4601      	mov	r1, r0
  4055e4:	d007      	beq.n	4055f6 <__lo0bits+0x1a>
  4055e6:	07da      	lsls	r2, r3, #31
  4055e8:	d421      	bmi.n	40562e <__lo0bits+0x52>
  4055ea:	0798      	lsls	r0, r3, #30
  4055ec:	d421      	bmi.n	405632 <__lo0bits+0x56>
  4055ee:	089b      	lsrs	r3, r3, #2
  4055f0:	600b      	str	r3, [r1, #0]
  4055f2:	2002      	movs	r0, #2
  4055f4:	4770      	bx	lr
  4055f6:	b298      	uxth	r0, r3
  4055f8:	b198      	cbz	r0, 405622 <__lo0bits+0x46>
  4055fa:	4610      	mov	r0, r2
  4055fc:	f013 0fff 	tst.w	r3, #255	; 0xff
  405600:	bf04      	itt	eq
  405602:	0a1b      	lsreq	r3, r3, #8
  405604:	3008      	addeq	r0, #8
  405606:	071a      	lsls	r2, r3, #28
  405608:	bf04      	itt	eq
  40560a:	091b      	lsreq	r3, r3, #4
  40560c:	3004      	addeq	r0, #4
  40560e:	079a      	lsls	r2, r3, #30
  405610:	bf04      	itt	eq
  405612:	089b      	lsreq	r3, r3, #2
  405614:	3002      	addeq	r0, #2
  405616:	07da      	lsls	r2, r3, #31
  405618:	d407      	bmi.n	40562a <__lo0bits+0x4e>
  40561a:	085b      	lsrs	r3, r3, #1
  40561c:	d104      	bne.n	405628 <__lo0bits+0x4c>
  40561e:	2020      	movs	r0, #32
  405620:	4770      	bx	lr
  405622:	0c1b      	lsrs	r3, r3, #16
  405624:	2010      	movs	r0, #16
  405626:	e7e9      	b.n	4055fc <__lo0bits+0x20>
  405628:	3001      	adds	r0, #1
  40562a:	600b      	str	r3, [r1, #0]
  40562c:	4770      	bx	lr
  40562e:	2000      	movs	r0, #0
  405630:	4770      	bx	lr
  405632:	085b      	lsrs	r3, r3, #1
  405634:	600b      	str	r3, [r1, #0]
  405636:	2001      	movs	r0, #1
  405638:	4770      	bx	lr
  40563a:	bf00      	nop

0040563c <__i2b>:
  40563c:	b510      	push	{r4, lr}
  40563e:	460c      	mov	r4, r1
  405640:	2101      	movs	r1, #1
  405642:	f7ff ff3b 	bl	4054bc <_Balloc>
  405646:	2201      	movs	r2, #1
  405648:	6144      	str	r4, [r0, #20]
  40564a:	6102      	str	r2, [r0, #16]
  40564c:	bd10      	pop	{r4, pc}
  40564e:	bf00      	nop

00405650 <__multiply>:
  405650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405654:	690c      	ldr	r4, [r1, #16]
  405656:	6915      	ldr	r5, [r2, #16]
  405658:	42ac      	cmp	r4, r5
  40565a:	b083      	sub	sp, #12
  40565c:	468b      	mov	fp, r1
  40565e:	4616      	mov	r6, r2
  405660:	da04      	bge.n	40566c <__multiply+0x1c>
  405662:	4622      	mov	r2, r4
  405664:	46b3      	mov	fp, r6
  405666:	462c      	mov	r4, r5
  405668:	460e      	mov	r6, r1
  40566a:	4615      	mov	r5, r2
  40566c:	f8db 3008 	ldr.w	r3, [fp, #8]
  405670:	f8db 1004 	ldr.w	r1, [fp, #4]
  405674:	eb04 0805 	add.w	r8, r4, r5
  405678:	4598      	cmp	r8, r3
  40567a:	bfc8      	it	gt
  40567c:	3101      	addgt	r1, #1
  40567e:	f7ff ff1d 	bl	4054bc <_Balloc>
  405682:	f100 0914 	add.w	r9, r0, #20
  405686:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  40568a:	45d1      	cmp	r9, sl
  40568c:	9000      	str	r0, [sp, #0]
  40568e:	d205      	bcs.n	40569c <__multiply+0x4c>
  405690:	464b      	mov	r3, r9
  405692:	2100      	movs	r1, #0
  405694:	f843 1b04 	str.w	r1, [r3], #4
  405698:	459a      	cmp	sl, r3
  40569a:	d8fb      	bhi.n	405694 <__multiply+0x44>
  40569c:	f106 0c14 	add.w	ip, r6, #20
  4056a0:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  4056a4:	f10b 0b14 	add.w	fp, fp, #20
  4056a8:	459c      	cmp	ip, r3
  4056aa:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  4056ae:	d24c      	bcs.n	40574a <__multiply+0xfa>
  4056b0:	f8cd a004 	str.w	sl, [sp, #4]
  4056b4:	469a      	mov	sl, r3
  4056b6:	f8dc 5000 	ldr.w	r5, [ip]
  4056ba:	b2af      	uxth	r7, r5
  4056bc:	b1ef      	cbz	r7, 4056fa <__multiply+0xaa>
  4056be:	2100      	movs	r1, #0
  4056c0:	464d      	mov	r5, r9
  4056c2:	465e      	mov	r6, fp
  4056c4:	460c      	mov	r4, r1
  4056c6:	f856 2b04 	ldr.w	r2, [r6], #4
  4056ca:	6828      	ldr	r0, [r5, #0]
  4056cc:	b293      	uxth	r3, r2
  4056ce:	b281      	uxth	r1, r0
  4056d0:	fb07 1303 	mla	r3, r7, r3, r1
  4056d4:	0c12      	lsrs	r2, r2, #16
  4056d6:	0c01      	lsrs	r1, r0, #16
  4056d8:	4423      	add	r3, r4
  4056da:	fb07 1102 	mla	r1, r7, r2, r1
  4056de:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  4056e2:	b29b      	uxth	r3, r3
  4056e4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  4056e8:	45b6      	cmp	lr, r6
  4056ea:	f845 3b04 	str.w	r3, [r5], #4
  4056ee:	ea4f 4411 	mov.w	r4, r1, lsr #16
  4056f2:	d8e8      	bhi.n	4056c6 <__multiply+0x76>
  4056f4:	602c      	str	r4, [r5, #0]
  4056f6:	f8dc 5000 	ldr.w	r5, [ip]
  4056fa:	0c2d      	lsrs	r5, r5, #16
  4056fc:	d01d      	beq.n	40573a <__multiply+0xea>
  4056fe:	f8d9 3000 	ldr.w	r3, [r9]
  405702:	4648      	mov	r0, r9
  405704:	461c      	mov	r4, r3
  405706:	4659      	mov	r1, fp
  405708:	2200      	movs	r2, #0
  40570a:	880e      	ldrh	r6, [r1, #0]
  40570c:	0c24      	lsrs	r4, r4, #16
  40570e:	fb05 4406 	mla	r4, r5, r6, r4
  405712:	4422      	add	r2, r4
  405714:	b29b      	uxth	r3, r3
  405716:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40571a:	f840 3b04 	str.w	r3, [r0], #4
  40571e:	f851 3b04 	ldr.w	r3, [r1], #4
  405722:	6804      	ldr	r4, [r0, #0]
  405724:	0c1b      	lsrs	r3, r3, #16
  405726:	b2a6      	uxth	r6, r4
  405728:	fb05 6303 	mla	r3, r5, r3, r6
  40572c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  405730:	458e      	cmp	lr, r1
  405732:	ea4f 4213 	mov.w	r2, r3, lsr #16
  405736:	d8e8      	bhi.n	40570a <__multiply+0xba>
  405738:	6003      	str	r3, [r0, #0]
  40573a:	f10c 0c04 	add.w	ip, ip, #4
  40573e:	45e2      	cmp	sl, ip
  405740:	f109 0904 	add.w	r9, r9, #4
  405744:	d8b7      	bhi.n	4056b6 <__multiply+0x66>
  405746:	f8dd a004 	ldr.w	sl, [sp, #4]
  40574a:	f1b8 0f00 	cmp.w	r8, #0
  40574e:	dd0b      	ble.n	405768 <__multiply+0x118>
  405750:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  405754:	f1aa 0a04 	sub.w	sl, sl, #4
  405758:	b11b      	cbz	r3, 405762 <__multiply+0x112>
  40575a:	e005      	b.n	405768 <__multiply+0x118>
  40575c:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  405760:	b913      	cbnz	r3, 405768 <__multiply+0x118>
  405762:	f1b8 0801 	subs.w	r8, r8, #1
  405766:	d1f9      	bne.n	40575c <__multiply+0x10c>
  405768:	9800      	ldr	r0, [sp, #0]
  40576a:	f8c0 8010 	str.w	r8, [r0, #16]
  40576e:	b003      	add	sp, #12
  405770:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405774 <__pow5mult>:
  405774:	f012 0303 	ands.w	r3, r2, #3
  405778:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40577c:	4614      	mov	r4, r2
  40577e:	4607      	mov	r7, r0
  405780:	d12e      	bne.n	4057e0 <__pow5mult+0x6c>
  405782:	460d      	mov	r5, r1
  405784:	10a4      	asrs	r4, r4, #2
  405786:	d01c      	beq.n	4057c2 <__pow5mult+0x4e>
  405788:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  40578a:	b396      	cbz	r6, 4057f2 <__pow5mult+0x7e>
  40578c:	07e3      	lsls	r3, r4, #31
  40578e:	f04f 0800 	mov.w	r8, #0
  405792:	d406      	bmi.n	4057a2 <__pow5mult+0x2e>
  405794:	1064      	asrs	r4, r4, #1
  405796:	d014      	beq.n	4057c2 <__pow5mult+0x4e>
  405798:	6830      	ldr	r0, [r6, #0]
  40579a:	b1a8      	cbz	r0, 4057c8 <__pow5mult+0x54>
  40579c:	4606      	mov	r6, r0
  40579e:	07e3      	lsls	r3, r4, #31
  4057a0:	d5f8      	bpl.n	405794 <__pow5mult+0x20>
  4057a2:	4632      	mov	r2, r6
  4057a4:	4629      	mov	r1, r5
  4057a6:	4638      	mov	r0, r7
  4057a8:	f7ff ff52 	bl	405650 <__multiply>
  4057ac:	b1b5      	cbz	r5, 4057dc <__pow5mult+0x68>
  4057ae:	686a      	ldr	r2, [r5, #4]
  4057b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4057b2:	1064      	asrs	r4, r4, #1
  4057b4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4057b8:	6029      	str	r1, [r5, #0]
  4057ba:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  4057be:	4605      	mov	r5, r0
  4057c0:	d1ea      	bne.n	405798 <__pow5mult+0x24>
  4057c2:	4628      	mov	r0, r5
  4057c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4057c8:	4632      	mov	r2, r6
  4057ca:	4631      	mov	r1, r6
  4057cc:	4638      	mov	r0, r7
  4057ce:	f7ff ff3f 	bl	405650 <__multiply>
  4057d2:	6030      	str	r0, [r6, #0]
  4057d4:	f8c0 8000 	str.w	r8, [r0]
  4057d8:	4606      	mov	r6, r0
  4057da:	e7e0      	b.n	40579e <__pow5mult+0x2a>
  4057dc:	4605      	mov	r5, r0
  4057de:	e7d9      	b.n	405794 <__pow5mult+0x20>
  4057e0:	1e5a      	subs	r2, r3, #1
  4057e2:	4d0b      	ldr	r5, [pc, #44]	; (405810 <__pow5mult+0x9c>)
  4057e4:	2300      	movs	r3, #0
  4057e6:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  4057ea:	f7ff fe97 	bl	40551c <__multadd>
  4057ee:	4605      	mov	r5, r0
  4057f0:	e7c8      	b.n	405784 <__pow5mult+0x10>
  4057f2:	2101      	movs	r1, #1
  4057f4:	4638      	mov	r0, r7
  4057f6:	f7ff fe61 	bl	4054bc <_Balloc>
  4057fa:	f240 2171 	movw	r1, #625	; 0x271
  4057fe:	2201      	movs	r2, #1
  405800:	2300      	movs	r3, #0
  405802:	6141      	str	r1, [r0, #20]
  405804:	6102      	str	r2, [r0, #16]
  405806:	4606      	mov	r6, r0
  405808:	64b8      	str	r0, [r7, #72]	; 0x48
  40580a:	6003      	str	r3, [r0, #0]
  40580c:	e7be      	b.n	40578c <__pow5mult+0x18>
  40580e:	bf00      	nop
  405810:	00407258 	.word	0x00407258

00405814 <__lshift>:
  405814:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405818:	4691      	mov	r9, r2
  40581a:	690a      	ldr	r2, [r1, #16]
  40581c:	688b      	ldr	r3, [r1, #8]
  40581e:	ea4f 1469 	mov.w	r4, r9, asr #5
  405822:	eb04 0802 	add.w	r8, r4, r2
  405826:	f108 0501 	add.w	r5, r8, #1
  40582a:	429d      	cmp	r5, r3
  40582c:	460e      	mov	r6, r1
  40582e:	4607      	mov	r7, r0
  405830:	6849      	ldr	r1, [r1, #4]
  405832:	dd04      	ble.n	40583e <__lshift+0x2a>
  405834:	005b      	lsls	r3, r3, #1
  405836:	429d      	cmp	r5, r3
  405838:	f101 0101 	add.w	r1, r1, #1
  40583c:	dcfa      	bgt.n	405834 <__lshift+0x20>
  40583e:	4638      	mov	r0, r7
  405840:	f7ff fe3c 	bl	4054bc <_Balloc>
  405844:	2c00      	cmp	r4, #0
  405846:	f100 0314 	add.w	r3, r0, #20
  40584a:	dd06      	ble.n	40585a <__lshift+0x46>
  40584c:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  405850:	2100      	movs	r1, #0
  405852:	f843 1b04 	str.w	r1, [r3], #4
  405856:	429a      	cmp	r2, r3
  405858:	d1fb      	bne.n	405852 <__lshift+0x3e>
  40585a:	6934      	ldr	r4, [r6, #16]
  40585c:	f106 0114 	add.w	r1, r6, #20
  405860:	f019 091f 	ands.w	r9, r9, #31
  405864:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  405868:	d01d      	beq.n	4058a6 <__lshift+0x92>
  40586a:	f1c9 0c20 	rsb	ip, r9, #32
  40586e:	2200      	movs	r2, #0
  405870:	680c      	ldr	r4, [r1, #0]
  405872:	fa04 f409 	lsl.w	r4, r4, r9
  405876:	4314      	orrs	r4, r2
  405878:	f843 4b04 	str.w	r4, [r3], #4
  40587c:	f851 2b04 	ldr.w	r2, [r1], #4
  405880:	458e      	cmp	lr, r1
  405882:	fa22 f20c 	lsr.w	r2, r2, ip
  405886:	d8f3      	bhi.n	405870 <__lshift+0x5c>
  405888:	601a      	str	r2, [r3, #0]
  40588a:	b10a      	cbz	r2, 405890 <__lshift+0x7c>
  40588c:	f108 0502 	add.w	r5, r8, #2
  405890:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  405892:	6872      	ldr	r2, [r6, #4]
  405894:	3d01      	subs	r5, #1
  405896:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40589a:	6105      	str	r5, [r0, #16]
  40589c:	6031      	str	r1, [r6, #0]
  40589e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4058a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4058a6:	3b04      	subs	r3, #4
  4058a8:	f851 2b04 	ldr.w	r2, [r1], #4
  4058ac:	f843 2f04 	str.w	r2, [r3, #4]!
  4058b0:	458e      	cmp	lr, r1
  4058b2:	d8f9      	bhi.n	4058a8 <__lshift+0x94>
  4058b4:	e7ec      	b.n	405890 <__lshift+0x7c>
  4058b6:	bf00      	nop

004058b8 <__mcmp>:
  4058b8:	b430      	push	{r4, r5}
  4058ba:	690b      	ldr	r3, [r1, #16]
  4058bc:	4605      	mov	r5, r0
  4058be:	6900      	ldr	r0, [r0, #16]
  4058c0:	1ac0      	subs	r0, r0, r3
  4058c2:	d10f      	bne.n	4058e4 <__mcmp+0x2c>
  4058c4:	009b      	lsls	r3, r3, #2
  4058c6:	3514      	adds	r5, #20
  4058c8:	3114      	adds	r1, #20
  4058ca:	4419      	add	r1, r3
  4058cc:	442b      	add	r3, r5
  4058ce:	e001      	b.n	4058d4 <__mcmp+0x1c>
  4058d0:	429d      	cmp	r5, r3
  4058d2:	d207      	bcs.n	4058e4 <__mcmp+0x2c>
  4058d4:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  4058d8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  4058dc:	4294      	cmp	r4, r2
  4058de:	d0f7      	beq.n	4058d0 <__mcmp+0x18>
  4058e0:	d302      	bcc.n	4058e8 <__mcmp+0x30>
  4058e2:	2001      	movs	r0, #1
  4058e4:	bc30      	pop	{r4, r5}
  4058e6:	4770      	bx	lr
  4058e8:	f04f 30ff 	mov.w	r0, #4294967295
  4058ec:	e7fa      	b.n	4058e4 <__mcmp+0x2c>
  4058ee:	bf00      	nop

004058f0 <__mdiff>:
  4058f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4058f4:	690f      	ldr	r7, [r1, #16]
  4058f6:	460e      	mov	r6, r1
  4058f8:	6911      	ldr	r1, [r2, #16]
  4058fa:	1a7f      	subs	r7, r7, r1
  4058fc:	2f00      	cmp	r7, #0
  4058fe:	4690      	mov	r8, r2
  405900:	d117      	bne.n	405932 <__mdiff+0x42>
  405902:	0089      	lsls	r1, r1, #2
  405904:	f106 0514 	add.w	r5, r6, #20
  405908:	f102 0e14 	add.w	lr, r2, #20
  40590c:	186b      	adds	r3, r5, r1
  40590e:	4471      	add	r1, lr
  405910:	e001      	b.n	405916 <__mdiff+0x26>
  405912:	429d      	cmp	r5, r3
  405914:	d25c      	bcs.n	4059d0 <__mdiff+0xe0>
  405916:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40591a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40591e:	42a2      	cmp	r2, r4
  405920:	d0f7      	beq.n	405912 <__mdiff+0x22>
  405922:	d25e      	bcs.n	4059e2 <__mdiff+0xf2>
  405924:	4633      	mov	r3, r6
  405926:	462c      	mov	r4, r5
  405928:	4646      	mov	r6, r8
  40592a:	4675      	mov	r5, lr
  40592c:	4698      	mov	r8, r3
  40592e:	2701      	movs	r7, #1
  405930:	e005      	b.n	40593e <__mdiff+0x4e>
  405932:	db58      	blt.n	4059e6 <__mdiff+0xf6>
  405934:	f106 0514 	add.w	r5, r6, #20
  405938:	f108 0414 	add.w	r4, r8, #20
  40593c:	2700      	movs	r7, #0
  40593e:	6871      	ldr	r1, [r6, #4]
  405940:	f7ff fdbc 	bl	4054bc <_Balloc>
  405944:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405948:	6936      	ldr	r6, [r6, #16]
  40594a:	60c7      	str	r7, [r0, #12]
  40594c:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  405950:	46a6      	mov	lr, r4
  405952:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  405956:	f100 0414 	add.w	r4, r0, #20
  40595a:	2300      	movs	r3, #0
  40595c:	f85e 1b04 	ldr.w	r1, [lr], #4
  405960:	f855 8b04 	ldr.w	r8, [r5], #4
  405964:	b28a      	uxth	r2, r1
  405966:	fa13 f388 	uxtah	r3, r3, r8
  40596a:	0c09      	lsrs	r1, r1, #16
  40596c:	1a9a      	subs	r2, r3, r2
  40596e:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  405972:	eb03 4322 	add.w	r3, r3, r2, asr #16
  405976:	b292      	uxth	r2, r2
  405978:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40597c:	45f4      	cmp	ip, lr
  40597e:	f844 2b04 	str.w	r2, [r4], #4
  405982:	ea4f 4323 	mov.w	r3, r3, asr #16
  405986:	d8e9      	bhi.n	40595c <__mdiff+0x6c>
  405988:	42af      	cmp	r7, r5
  40598a:	d917      	bls.n	4059bc <__mdiff+0xcc>
  40598c:	46a4      	mov	ip, r4
  40598e:	46ae      	mov	lr, r5
  405990:	f85e 2b04 	ldr.w	r2, [lr], #4
  405994:	fa13 f382 	uxtah	r3, r3, r2
  405998:	1419      	asrs	r1, r3, #16
  40599a:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  40599e:	b29b      	uxth	r3, r3
  4059a0:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  4059a4:	4577      	cmp	r7, lr
  4059a6:	f84c 2b04 	str.w	r2, [ip], #4
  4059aa:	ea4f 4321 	mov.w	r3, r1, asr #16
  4059ae:	d8ef      	bhi.n	405990 <__mdiff+0xa0>
  4059b0:	43ed      	mvns	r5, r5
  4059b2:	442f      	add	r7, r5
  4059b4:	f027 0703 	bic.w	r7, r7, #3
  4059b8:	3704      	adds	r7, #4
  4059ba:	443c      	add	r4, r7
  4059bc:	3c04      	subs	r4, #4
  4059be:	b922      	cbnz	r2, 4059ca <__mdiff+0xda>
  4059c0:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  4059c4:	3e01      	subs	r6, #1
  4059c6:	2b00      	cmp	r3, #0
  4059c8:	d0fa      	beq.n	4059c0 <__mdiff+0xd0>
  4059ca:	6106      	str	r6, [r0, #16]
  4059cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4059d0:	2100      	movs	r1, #0
  4059d2:	f7ff fd73 	bl	4054bc <_Balloc>
  4059d6:	2201      	movs	r2, #1
  4059d8:	2300      	movs	r3, #0
  4059da:	6102      	str	r2, [r0, #16]
  4059dc:	6143      	str	r3, [r0, #20]
  4059de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4059e2:	4674      	mov	r4, lr
  4059e4:	e7ab      	b.n	40593e <__mdiff+0x4e>
  4059e6:	4633      	mov	r3, r6
  4059e8:	f106 0414 	add.w	r4, r6, #20
  4059ec:	f102 0514 	add.w	r5, r2, #20
  4059f0:	4616      	mov	r6, r2
  4059f2:	2701      	movs	r7, #1
  4059f4:	4698      	mov	r8, r3
  4059f6:	e7a2      	b.n	40593e <__mdiff+0x4e>

004059f8 <__d2b>:
  4059f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4059fc:	b082      	sub	sp, #8
  4059fe:	2101      	movs	r1, #1
  405a00:	461c      	mov	r4, r3
  405a02:	f3c3 570a 	ubfx	r7, r3, #20, #11
  405a06:	4615      	mov	r5, r2
  405a08:	9e08      	ldr	r6, [sp, #32]
  405a0a:	f7ff fd57 	bl	4054bc <_Balloc>
  405a0e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  405a12:	4680      	mov	r8, r0
  405a14:	b10f      	cbz	r7, 405a1a <__d2b+0x22>
  405a16:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  405a1a:	9401      	str	r4, [sp, #4]
  405a1c:	b31d      	cbz	r5, 405a66 <__d2b+0x6e>
  405a1e:	a802      	add	r0, sp, #8
  405a20:	f840 5d08 	str.w	r5, [r0, #-8]!
  405a24:	f7ff fdda 	bl	4055dc <__lo0bits>
  405a28:	2800      	cmp	r0, #0
  405a2a:	d134      	bne.n	405a96 <__d2b+0x9e>
  405a2c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405a30:	f8c8 2014 	str.w	r2, [r8, #20]
  405a34:	2b00      	cmp	r3, #0
  405a36:	bf0c      	ite	eq
  405a38:	2101      	moveq	r1, #1
  405a3a:	2102      	movne	r1, #2
  405a3c:	f8c8 3018 	str.w	r3, [r8, #24]
  405a40:	f8c8 1010 	str.w	r1, [r8, #16]
  405a44:	b9df      	cbnz	r7, 405a7e <__d2b+0x86>
  405a46:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  405a4a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  405a4e:	6030      	str	r0, [r6, #0]
  405a50:	6918      	ldr	r0, [r3, #16]
  405a52:	f7ff fda3 	bl	40559c <__hi0bits>
  405a56:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405a58:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  405a5c:	6018      	str	r0, [r3, #0]
  405a5e:	4640      	mov	r0, r8
  405a60:	b002      	add	sp, #8
  405a62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405a66:	a801      	add	r0, sp, #4
  405a68:	f7ff fdb8 	bl	4055dc <__lo0bits>
  405a6c:	9b01      	ldr	r3, [sp, #4]
  405a6e:	f8c8 3014 	str.w	r3, [r8, #20]
  405a72:	2101      	movs	r1, #1
  405a74:	3020      	adds	r0, #32
  405a76:	f8c8 1010 	str.w	r1, [r8, #16]
  405a7a:	2f00      	cmp	r7, #0
  405a7c:	d0e3      	beq.n	405a46 <__d2b+0x4e>
  405a7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405a80:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  405a84:	4407      	add	r7, r0
  405a86:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  405a8a:	6037      	str	r7, [r6, #0]
  405a8c:	6018      	str	r0, [r3, #0]
  405a8e:	4640      	mov	r0, r8
  405a90:	b002      	add	sp, #8
  405a92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405a96:	e89d 000a 	ldmia.w	sp, {r1, r3}
  405a9a:	f1c0 0220 	rsb	r2, r0, #32
  405a9e:	fa03 f202 	lsl.w	r2, r3, r2
  405aa2:	430a      	orrs	r2, r1
  405aa4:	40c3      	lsrs	r3, r0
  405aa6:	9301      	str	r3, [sp, #4]
  405aa8:	f8c8 2014 	str.w	r2, [r8, #20]
  405aac:	e7c2      	b.n	405a34 <__d2b+0x3c>
  405aae:	bf00      	nop

00405ab0 <_sbrk_r>:
  405ab0:	b538      	push	{r3, r4, r5, lr}
  405ab2:	4c07      	ldr	r4, [pc, #28]	; (405ad0 <_sbrk_r+0x20>)
  405ab4:	2300      	movs	r3, #0
  405ab6:	4605      	mov	r5, r0
  405ab8:	4608      	mov	r0, r1
  405aba:	6023      	str	r3, [r4, #0]
  405abc:	f7fc f8c8 	bl	401c50 <_sbrk>
  405ac0:	1c43      	adds	r3, r0, #1
  405ac2:	d000      	beq.n	405ac6 <_sbrk_r+0x16>
  405ac4:	bd38      	pop	{r3, r4, r5, pc}
  405ac6:	6823      	ldr	r3, [r4, #0]
  405ac8:	2b00      	cmp	r3, #0
  405aca:	d0fb      	beq.n	405ac4 <_sbrk_r+0x14>
  405acc:	602b      	str	r3, [r5, #0]
  405ace:	bd38      	pop	{r3, r4, r5, pc}
  405ad0:	20400b38 	.word	0x20400b38

00405ad4 <__ssprint_r>:
  405ad4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405ad8:	6893      	ldr	r3, [r2, #8]
  405ada:	b083      	sub	sp, #12
  405adc:	4690      	mov	r8, r2
  405ade:	2b00      	cmp	r3, #0
  405ae0:	d070      	beq.n	405bc4 <__ssprint_r+0xf0>
  405ae2:	4682      	mov	sl, r0
  405ae4:	460c      	mov	r4, r1
  405ae6:	6817      	ldr	r7, [r2, #0]
  405ae8:	688d      	ldr	r5, [r1, #8]
  405aea:	6808      	ldr	r0, [r1, #0]
  405aec:	e042      	b.n	405b74 <__ssprint_r+0xa0>
  405aee:	89a3      	ldrh	r3, [r4, #12]
  405af0:	f413 6f90 	tst.w	r3, #1152	; 0x480
  405af4:	d02e      	beq.n	405b54 <__ssprint_r+0x80>
  405af6:	6965      	ldr	r5, [r4, #20]
  405af8:	6921      	ldr	r1, [r4, #16]
  405afa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  405afe:	eba0 0b01 	sub.w	fp, r0, r1
  405b02:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  405b06:	f10b 0001 	add.w	r0, fp, #1
  405b0a:	106d      	asrs	r5, r5, #1
  405b0c:	4430      	add	r0, r6
  405b0e:	42a8      	cmp	r0, r5
  405b10:	462a      	mov	r2, r5
  405b12:	bf84      	itt	hi
  405b14:	4605      	movhi	r5, r0
  405b16:	462a      	movhi	r2, r5
  405b18:	055b      	lsls	r3, r3, #21
  405b1a:	d538      	bpl.n	405b8e <__ssprint_r+0xba>
  405b1c:	4611      	mov	r1, r2
  405b1e:	4650      	mov	r0, sl
  405b20:	f7ff f924 	bl	404d6c <_malloc_r>
  405b24:	2800      	cmp	r0, #0
  405b26:	d03c      	beq.n	405ba2 <__ssprint_r+0xce>
  405b28:	465a      	mov	r2, fp
  405b2a:	6921      	ldr	r1, [r4, #16]
  405b2c:	9001      	str	r0, [sp, #4]
  405b2e:	f7ff fc1f 	bl	405370 <memcpy>
  405b32:	89a2      	ldrh	r2, [r4, #12]
  405b34:	9b01      	ldr	r3, [sp, #4]
  405b36:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  405b3a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  405b3e:	81a2      	strh	r2, [r4, #12]
  405b40:	eba5 020b 	sub.w	r2, r5, fp
  405b44:	eb03 000b 	add.w	r0, r3, fp
  405b48:	6165      	str	r5, [r4, #20]
  405b4a:	6123      	str	r3, [r4, #16]
  405b4c:	6020      	str	r0, [r4, #0]
  405b4e:	60a2      	str	r2, [r4, #8]
  405b50:	4635      	mov	r5, r6
  405b52:	46b3      	mov	fp, r6
  405b54:	465a      	mov	r2, fp
  405b56:	4649      	mov	r1, r9
  405b58:	f000 fa18 	bl	405f8c <memmove>
  405b5c:	f8d8 3008 	ldr.w	r3, [r8, #8]
  405b60:	68a2      	ldr	r2, [r4, #8]
  405b62:	6820      	ldr	r0, [r4, #0]
  405b64:	1b55      	subs	r5, r2, r5
  405b66:	4458      	add	r0, fp
  405b68:	1b9e      	subs	r6, r3, r6
  405b6a:	60a5      	str	r5, [r4, #8]
  405b6c:	6020      	str	r0, [r4, #0]
  405b6e:	f8c8 6008 	str.w	r6, [r8, #8]
  405b72:	b33e      	cbz	r6, 405bc4 <__ssprint_r+0xf0>
  405b74:	687e      	ldr	r6, [r7, #4]
  405b76:	463b      	mov	r3, r7
  405b78:	3708      	adds	r7, #8
  405b7a:	2e00      	cmp	r6, #0
  405b7c:	d0fa      	beq.n	405b74 <__ssprint_r+0xa0>
  405b7e:	42ae      	cmp	r6, r5
  405b80:	f8d3 9000 	ldr.w	r9, [r3]
  405b84:	46ab      	mov	fp, r5
  405b86:	d2b2      	bcs.n	405aee <__ssprint_r+0x1a>
  405b88:	4635      	mov	r5, r6
  405b8a:	46b3      	mov	fp, r6
  405b8c:	e7e2      	b.n	405b54 <__ssprint_r+0x80>
  405b8e:	4650      	mov	r0, sl
  405b90:	f000 fa60 	bl	406054 <_realloc_r>
  405b94:	4603      	mov	r3, r0
  405b96:	2800      	cmp	r0, #0
  405b98:	d1d2      	bne.n	405b40 <__ssprint_r+0x6c>
  405b9a:	6921      	ldr	r1, [r4, #16]
  405b9c:	4650      	mov	r0, sl
  405b9e:	f000 f8f9 	bl	405d94 <_free_r>
  405ba2:	230c      	movs	r3, #12
  405ba4:	f8ca 3000 	str.w	r3, [sl]
  405ba8:	89a3      	ldrh	r3, [r4, #12]
  405baa:	2200      	movs	r2, #0
  405bac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405bb0:	f04f 30ff 	mov.w	r0, #4294967295
  405bb4:	81a3      	strh	r3, [r4, #12]
  405bb6:	f8c8 2008 	str.w	r2, [r8, #8]
  405bba:	f8c8 2004 	str.w	r2, [r8, #4]
  405bbe:	b003      	add	sp, #12
  405bc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405bc4:	2000      	movs	r0, #0
  405bc6:	f8c8 0004 	str.w	r0, [r8, #4]
  405bca:	b003      	add	sp, #12
  405bcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405bd0 <__register_exitproc>:
  405bd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405bd4:	4d2c      	ldr	r5, [pc, #176]	; (405c88 <__register_exitproc+0xb8>)
  405bd6:	4606      	mov	r6, r0
  405bd8:	6828      	ldr	r0, [r5, #0]
  405bda:	4698      	mov	r8, r3
  405bdc:	460f      	mov	r7, r1
  405bde:	4691      	mov	r9, r2
  405be0:	f7ff f8c0 	bl	404d64 <__retarget_lock_acquire_recursive>
  405be4:	4b29      	ldr	r3, [pc, #164]	; (405c8c <__register_exitproc+0xbc>)
  405be6:	681c      	ldr	r4, [r3, #0]
  405be8:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  405bec:	2b00      	cmp	r3, #0
  405bee:	d03e      	beq.n	405c6e <__register_exitproc+0x9e>
  405bf0:	685a      	ldr	r2, [r3, #4]
  405bf2:	2a1f      	cmp	r2, #31
  405bf4:	dc1c      	bgt.n	405c30 <__register_exitproc+0x60>
  405bf6:	f102 0e01 	add.w	lr, r2, #1
  405bfa:	b176      	cbz	r6, 405c1a <__register_exitproc+0x4a>
  405bfc:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  405c00:	2401      	movs	r4, #1
  405c02:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  405c06:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  405c0a:	4094      	lsls	r4, r2
  405c0c:	4320      	orrs	r0, r4
  405c0e:	2e02      	cmp	r6, #2
  405c10:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  405c14:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  405c18:	d023      	beq.n	405c62 <__register_exitproc+0x92>
  405c1a:	3202      	adds	r2, #2
  405c1c:	f8c3 e004 	str.w	lr, [r3, #4]
  405c20:	6828      	ldr	r0, [r5, #0]
  405c22:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  405c26:	f7ff f89f 	bl	404d68 <__retarget_lock_release_recursive>
  405c2a:	2000      	movs	r0, #0
  405c2c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405c30:	4b17      	ldr	r3, [pc, #92]	; (405c90 <__register_exitproc+0xc0>)
  405c32:	b30b      	cbz	r3, 405c78 <__register_exitproc+0xa8>
  405c34:	f44f 70c8 	mov.w	r0, #400	; 0x190
  405c38:	f3af 8000 	nop.w
  405c3c:	4603      	mov	r3, r0
  405c3e:	b1d8      	cbz	r0, 405c78 <__register_exitproc+0xa8>
  405c40:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  405c44:	6002      	str	r2, [r0, #0]
  405c46:	2100      	movs	r1, #0
  405c48:	6041      	str	r1, [r0, #4]
  405c4a:	460a      	mov	r2, r1
  405c4c:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  405c50:	f04f 0e01 	mov.w	lr, #1
  405c54:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  405c58:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  405c5c:	2e00      	cmp	r6, #0
  405c5e:	d0dc      	beq.n	405c1a <__register_exitproc+0x4a>
  405c60:	e7cc      	b.n	405bfc <__register_exitproc+0x2c>
  405c62:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  405c66:	430c      	orrs	r4, r1
  405c68:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  405c6c:	e7d5      	b.n	405c1a <__register_exitproc+0x4a>
  405c6e:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  405c72:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  405c76:	e7bb      	b.n	405bf0 <__register_exitproc+0x20>
  405c78:	6828      	ldr	r0, [r5, #0]
  405c7a:	f7ff f875 	bl	404d68 <__retarget_lock_release_recursive>
  405c7e:	f04f 30ff 	mov.w	r0, #4294967295
  405c82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405c86:	bf00      	nop
  405c88:	20400438 	.word	0x20400438
  405c8c:	004070ec 	.word	0x004070ec
  405c90:	00000000 	.word	0x00000000

00405c94 <_calloc_r>:
  405c94:	b510      	push	{r4, lr}
  405c96:	fb02 f101 	mul.w	r1, r2, r1
  405c9a:	f7ff f867 	bl	404d6c <_malloc_r>
  405c9e:	4604      	mov	r4, r0
  405ca0:	b1d8      	cbz	r0, 405cda <_calloc_r+0x46>
  405ca2:	f850 2c04 	ldr.w	r2, [r0, #-4]
  405ca6:	f022 0203 	bic.w	r2, r2, #3
  405caa:	3a04      	subs	r2, #4
  405cac:	2a24      	cmp	r2, #36	; 0x24
  405cae:	d818      	bhi.n	405ce2 <_calloc_r+0x4e>
  405cb0:	2a13      	cmp	r2, #19
  405cb2:	d914      	bls.n	405cde <_calloc_r+0x4a>
  405cb4:	2300      	movs	r3, #0
  405cb6:	2a1b      	cmp	r2, #27
  405cb8:	6003      	str	r3, [r0, #0]
  405cba:	6043      	str	r3, [r0, #4]
  405cbc:	d916      	bls.n	405cec <_calloc_r+0x58>
  405cbe:	2a24      	cmp	r2, #36	; 0x24
  405cc0:	6083      	str	r3, [r0, #8]
  405cc2:	60c3      	str	r3, [r0, #12]
  405cc4:	bf11      	iteee	ne
  405cc6:	f100 0210 	addne.w	r2, r0, #16
  405cca:	6103      	streq	r3, [r0, #16]
  405ccc:	6143      	streq	r3, [r0, #20]
  405cce:	f100 0218 	addeq.w	r2, r0, #24
  405cd2:	2300      	movs	r3, #0
  405cd4:	6013      	str	r3, [r2, #0]
  405cd6:	6053      	str	r3, [r2, #4]
  405cd8:	6093      	str	r3, [r2, #8]
  405cda:	4620      	mov	r0, r4
  405cdc:	bd10      	pop	{r4, pc}
  405cde:	4602      	mov	r2, r0
  405ce0:	e7f7      	b.n	405cd2 <_calloc_r+0x3e>
  405ce2:	2100      	movs	r1, #0
  405ce4:	f7fc fd1c 	bl	402720 <memset>
  405ce8:	4620      	mov	r0, r4
  405cea:	bd10      	pop	{r4, pc}
  405cec:	f100 0208 	add.w	r2, r0, #8
  405cf0:	e7ef      	b.n	405cd2 <_calloc_r+0x3e>
  405cf2:	bf00      	nop

00405cf4 <_malloc_trim_r>:
  405cf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405cf6:	4f24      	ldr	r7, [pc, #144]	; (405d88 <_malloc_trim_r+0x94>)
  405cf8:	460c      	mov	r4, r1
  405cfa:	4606      	mov	r6, r0
  405cfc:	f7ff fbd2 	bl	4054a4 <__malloc_lock>
  405d00:	68bb      	ldr	r3, [r7, #8]
  405d02:	685d      	ldr	r5, [r3, #4]
  405d04:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  405d08:	310f      	adds	r1, #15
  405d0a:	f025 0503 	bic.w	r5, r5, #3
  405d0e:	4429      	add	r1, r5
  405d10:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  405d14:	f021 010f 	bic.w	r1, r1, #15
  405d18:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  405d1c:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  405d20:	db07      	blt.n	405d32 <_malloc_trim_r+0x3e>
  405d22:	2100      	movs	r1, #0
  405d24:	4630      	mov	r0, r6
  405d26:	f7ff fec3 	bl	405ab0 <_sbrk_r>
  405d2a:	68bb      	ldr	r3, [r7, #8]
  405d2c:	442b      	add	r3, r5
  405d2e:	4298      	cmp	r0, r3
  405d30:	d004      	beq.n	405d3c <_malloc_trim_r+0x48>
  405d32:	4630      	mov	r0, r6
  405d34:	f7ff fbbc 	bl	4054b0 <__malloc_unlock>
  405d38:	2000      	movs	r0, #0
  405d3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405d3c:	4261      	negs	r1, r4
  405d3e:	4630      	mov	r0, r6
  405d40:	f7ff feb6 	bl	405ab0 <_sbrk_r>
  405d44:	3001      	adds	r0, #1
  405d46:	d00d      	beq.n	405d64 <_malloc_trim_r+0x70>
  405d48:	4b10      	ldr	r3, [pc, #64]	; (405d8c <_malloc_trim_r+0x98>)
  405d4a:	68ba      	ldr	r2, [r7, #8]
  405d4c:	6819      	ldr	r1, [r3, #0]
  405d4e:	1b2d      	subs	r5, r5, r4
  405d50:	f045 0501 	orr.w	r5, r5, #1
  405d54:	4630      	mov	r0, r6
  405d56:	1b09      	subs	r1, r1, r4
  405d58:	6055      	str	r5, [r2, #4]
  405d5a:	6019      	str	r1, [r3, #0]
  405d5c:	f7ff fba8 	bl	4054b0 <__malloc_unlock>
  405d60:	2001      	movs	r0, #1
  405d62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405d64:	2100      	movs	r1, #0
  405d66:	4630      	mov	r0, r6
  405d68:	f7ff fea2 	bl	405ab0 <_sbrk_r>
  405d6c:	68ba      	ldr	r2, [r7, #8]
  405d6e:	1a83      	subs	r3, r0, r2
  405d70:	2b0f      	cmp	r3, #15
  405d72:	ddde      	ble.n	405d32 <_malloc_trim_r+0x3e>
  405d74:	4c06      	ldr	r4, [pc, #24]	; (405d90 <_malloc_trim_r+0x9c>)
  405d76:	4905      	ldr	r1, [pc, #20]	; (405d8c <_malloc_trim_r+0x98>)
  405d78:	6824      	ldr	r4, [r4, #0]
  405d7a:	f043 0301 	orr.w	r3, r3, #1
  405d7e:	1b00      	subs	r0, r0, r4
  405d80:	6053      	str	r3, [r2, #4]
  405d82:	6008      	str	r0, [r1, #0]
  405d84:	e7d5      	b.n	405d32 <_malloc_trim_r+0x3e>
  405d86:	bf00      	nop
  405d88:	2040043c 	.word	0x2040043c
  405d8c:	20400a58 	.word	0x20400a58
  405d90:	20400844 	.word	0x20400844

00405d94 <_free_r>:
  405d94:	2900      	cmp	r1, #0
  405d96:	d044      	beq.n	405e22 <_free_r+0x8e>
  405d98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405d9c:	460d      	mov	r5, r1
  405d9e:	4680      	mov	r8, r0
  405da0:	f7ff fb80 	bl	4054a4 <__malloc_lock>
  405da4:	f855 7c04 	ldr.w	r7, [r5, #-4]
  405da8:	4969      	ldr	r1, [pc, #420]	; (405f50 <_free_r+0x1bc>)
  405daa:	f027 0301 	bic.w	r3, r7, #1
  405dae:	f1a5 0408 	sub.w	r4, r5, #8
  405db2:	18e2      	adds	r2, r4, r3
  405db4:	688e      	ldr	r6, [r1, #8]
  405db6:	6850      	ldr	r0, [r2, #4]
  405db8:	42b2      	cmp	r2, r6
  405dba:	f020 0003 	bic.w	r0, r0, #3
  405dbe:	d05e      	beq.n	405e7e <_free_r+0xea>
  405dc0:	07fe      	lsls	r6, r7, #31
  405dc2:	6050      	str	r0, [r2, #4]
  405dc4:	d40b      	bmi.n	405dde <_free_r+0x4a>
  405dc6:	f855 7c08 	ldr.w	r7, [r5, #-8]
  405dca:	1be4      	subs	r4, r4, r7
  405dcc:	f101 0e08 	add.w	lr, r1, #8
  405dd0:	68a5      	ldr	r5, [r4, #8]
  405dd2:	4575      	cmp	r5, lr
  405dd4:	443b      	add	r3, r7
  405dd6:	d06d      	beq.n	405eb4 <_free_r+0x120>
  405dd8:	68e7      	ldr	r7, [r4, #12]
  405dda:	60ef      	str	r7, [r5, #12]
  405ddc:	60bd      	str	r5, [r7, #8]
  405dde:	1815      	adds	r5, r2, r0
  405de0:	686d      	ldr	r5, [r5, #4]
  405de2:	07ed      	lsls	r5, r5, #31
  405de4:	d53e      	bpl.n	405e64 <_free_r+0xd0>
  405de6:	f043 0201 	orr.w	r2, r3, #1
  405dea:	6062      	str	r2, [r4, #4]
  405dec:	50e3      	str	r3, [r4, r3]
  405dee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405df2:	d217      	bcs.n	405e24 <_free_r+0x90>
  405df4:	08db      	lsrs	r3, r3, #3
  405df6:	1c58      	adds	r0, r3, #1
  405df8:	109a      	asrs	r2, r3, #2
  405dfa:	684d      	ldr	r5, [r1, #4]
  405dfc:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  405e00:	60a7      	str	r7, [r4, #8]
  405e02:	2301      	movs	r3, #1
  405e04:	4093      	lsls	r3, r2
  405e06:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  405e0a:	432b      	orrs	r3, r5
  405e0c:	3a08      	subs	r2, #8
  405e0e:	60e2      	str	r2, [r4, #12]
  405e10:	604b      	str	r3, [r1, #4]
  405e12:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  405e16:	60fc      	str	r4, [r7, #12]
  405e18:	4640      	mov	r0, r8
  405e1a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405e1e:	f7ff bb47 	b.w	4054b0 <__malloc_unlock>
  405e22:	4770      	bx	lr
  405e24:	0a5a      	lsrs	r2, r3, #9
  405e26:	2a04      	cmp	r2, #4
  405e28:	d852      	bhi.n	405ed0 <_free_r+0x13c>
  405e2a:	099a      	lsrs	r2, r3, #6
  405e2c:	f102 0739 	add.w	r7, r2, #57	; 0x39
  405e30:	00ff      	lsls	r7, r7, #3
  405e32:	f102 0538 	add.w	r5, r2, #56	; 0x38
  405e36:	19c8      	adds	r0, r1, r7
  405e38:	59ca      	ldr	r2, [r1, r7]
  405e3a:	3808      	subs	r0, #8
  405e3c:	4290      	cmp	r0, r2
  405e3e:	d04f      	beq.n	405ee0 <_free_r+0x14c>
  405e40:	6851      	ldr	r1, [r2, #4]
  405e42:	f021 0103 	bic.w	r1, r1, #3
  405e46:	428b      	cmp	r3, r1
  405e48:	d232      	bcs.n	405eb0 <_free_r+0x11c>
  405e4a:	6892      	ldr	r2, [r2, #8]
  405e4c:	4290      	cmp	r0, r2
  405e4e:	d1f7      	bne.n	405e40 <_free_r+0xac>
  405e50:	68c3      	ldr	r3, [r0, #12]
  405e52:	60a0      	str	r0, [r4, #8]
  405e54:	60e3      	str	r3, [r4, #12]
  405e56:	609c      	str	r4, [r3, #8]
  405e58:	60c4      	str	r4, [r0, #12]
  405e5a:	4640      	mov	r0, r8
  405e5c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405e60:	f7ff bb26 	b.w	4054b0 <__malloc_unlock>
  405e64:	6895      	ldr	r5, [r2, #8]
  405e66:	4f3b      	ldr	r7, [pc, #236]	; (405f54 <_free_r+0x1c0>)
  405e68:	42bd      	cmp	r5, r7
  405e6a:	4403      	add	r3, r0
  405e6c:	d040      	beq.n	405ef0 <_free_r+0x15c>
  405e6e:	68d0      	ldr	r0, [r2, #12]
  405e70:	60e8      	str	r0, [r5, #12]
  405e72:	f043 0201 	orr.w	r2, r3, #1
  405e76:	6085      	str	r5, [r0, #8]
  405e78:	6062      	str	r2, [r4, #4]
  405e7a:	50e3      	str	r3, [r4, r3]
  405e7c:	e7b7      	b.n	405dee <_free_r+0x5a>
  405e7e:	07ff      	lsls	r7, r7, #31
  405e80:	4403      	add	r3, r0
  405e82:	d407      	bmi.n	405e94 <_free_r+0x100>
  405e84:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405e88:	1aa4      	subs	r4, r4, r2
  405e8a:	4413      	add	r3, r2
  405e8c:	68a0      	ldr	r0, [r4, #8]
  405e8e:	68e2      	ldr	r2, [r4, #12]
  405e90:	60c2      	str	r2, [r0, #12]
  405e92:	6090      	str	r0, [r2, #8]
  405e94:	4a30      	ldr	r2, [pc, #192]	; (405f58 <_free_r+0x1c4>)
  405e96:	6812      	ldr	r2, [r2, #0]
  405e98:	f043 0001 	orr.w	r0, r3, #1
  405e9c:	4293      	cmp	r3, r2
  405e9e:	6060      	str	r0, [r4, #4]
  405ea0:	608c      	str	r4, [r1, #8]
  405ea2:	d3b9      	bcc.n	405e18 <_free_r+0x84>
  405ea4:	4b2d      	ldr	r3, [pc, #180]	; (405f5c <_free_r+0x1c8>)
  405ea6:	4640      	mov	r0, r8
  405ea8:	6819      	ldr	r1, [r3, #0]
  405eaa:	f7ff ff23 	bl	405cf4 <_malloc_trim_r>
  405eae:	e7b3      	b.n	405e18 <_free_r+0x84>
  405eb0:	4610      	mov	r0, r2
  405eb2:	e7cd      	b.n	405e50 <_free_r+0xbc>
  405eb4:	1811      	adds	r1, r2, r0
  405eb6:	6849      	ldr	r1, [r1, #4]
  405eb8:	07c9      	lsls	r1, r1, #31
  405eba:	d444      	bmi.n	405f46 <_free_r+0x1b2>
  405ebc:	6891      	ldr	r1, [r2, #8]
  405ebe:	68d2      	ldr	r2, [r2, #12]
  405ec0:	60ca      	str	r2, [r1, #12]
  405ec2:	4403      	add	r3, r0
  405ec4:	f043 0001 	orr.w	r0, r3, #1
  405ec8:	6091      	str	r1, [r2, #8]
  405eca:	6060      	str	r0, [r4, #4]
  405ecc:	50e3      	str	r3, [r4, r3]
  405ece:	e7a3      	b.n	405e18 <_free_r+0x84>
  405ed0:	2a14      	cmp	r2, #20
  405ed2:	d816      	bhi.n	405f02 <_free_r+0x16e>
  405ed4:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  405ed8:	00ff      	lsls	r7, r7, #3
  405eda:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  405ede:	e7aa      	b.n	405e36 <_free_r+0xa2>
  405ee0:	10aa      	asrs	r2, r5, #2
  405ee2:	2301      	movs	r3, #1
  405ee4:	684d      	ldr	r5, [r1, #4]
  405ee6:	4093      	lsls	r3, r2
  405ee8:	432b      	orrs	r3, r5
  405eea:	604b      	str	r3, [r1, #4]
  405eec:	4603      	mov	r3, r0
  405eee:	e7b0      	b.n	405e52 <_free_r+0xbe>
  405ef0:	f043 0201 	orr.w	r2, r3, #1
  405ef4:	614c      	str	r4, [r1, #20]
  405ef6:	610c      	str	r4, [r1, #16]
  405ef8:	60e5      	str	r5, [r4, #12]
  405efa:	60a5      	str	r5, [r4, #8]
  405efc:	6062      	str	r2, [r4, #4]
  405efe:	50e3      	str	r3, [r4, r3]
  405f00:	e78a      	b.n	405e18 <_free_r+0x84>
  405f02:	2a54      	cmp	r2, #84	; 0x54
  405f04:	d806      	bhi.n	405f14 <_free_r+0x180>
  405f06:	0b1a      	lsrs	r2, r3, #12
  405f08:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  405f0c:	00ff      	lsls	r7, r7, #3
  405f0e:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  405f12:	e790      	b.n	405e36 <_free_r+0xa2>
  405f14:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405f18:	d806      	bhi.n	405f28 <_free_r+0x194>
  405f1a:	0bda      	lsrs	r2, r3, #15
  405f1c:	f102 0778 	add.w	r7, r2, #120	; 0x78
  405f20:	00ff      	lsls	r7, r7, #3
  405f22:	f102 0577 	add.w	r5, r2, #119	; 0x77
  405f26:	e786      	b.n	405e36 <_free_r+0xa2>
  405f28:	f240 5054 	movw	r0, #1364	; 0x554
  405f2c:	4282      	cmp	r2, r0
  405f2e:	d806      	bhi.n	405f3e <_free_r+0x1aa>
  405f30:	0c9a      	lsrs	r2, r3, #18
  405f32:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  405f36:	00ff      	lsls	r7, r7, #3
  405f38:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  405f3c:	e77b      	b.n	405e36 <_free_r+0xa2>
  405f3e:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  405f42:	257e      	movs	r5, #126	; 0x7e
  405f44:	e777      	b.n	405e36 <_free_r+0xa2>
  405f46:	f043 0101 	orr.w	r1, r3, #1
  405f4a:	6061      	str	r1, [r4, #4]
  405f4c:	6013      	str	r3, [r2, #0]
  405f4e:	e763      	b.n	405e18 <_free_r+0x84>
  405f50:	2040043c 	.word	0x2040043c
  405f54:	20400444 	.word	0x20400444
  405f58:	20400848 	.word	0x20400848
  405f5c:	20400a88 	.word	0x20400a88

00405f60 <__ascii_mbtowc>:
  405f60:	b082      	sub	sp, #8
  405f62:	b149      	cbz	r1, 405f78 <__ascii_mbtowc+0x18>
  405f64:	b15a      	cbz	r2, 405f7e <__ascii_mbtowc+0x1e>
  405f66:	b16b      	cbz	r3, 405f84 <__ascii_mbtowc+0x24>
  405f68:	7813      	ldrb	r3, [r2, #0]
  405f6a:	600b      	str	r3, [r1, #0]
  405f6c:	7812      	ldrb	r2, [r2, #0]
  405f6e:	1c10      	adds	r0, r2, #0
  405f70:	bf18      	it	ne
  405f72:	2001      	movne	r0, #1
  405f74:	b002      	add	sp, #8
  405f76:	4770      	bx	lr
  405f78:	a901      	add	r1, sp, #4
  405f7a:	2a00      	cmp	r2, #0
  405f7c:	d1f3      	bne.n	405f66 <__ascii_mbtowc+0x6>
  405f7e:	4610      	mov	r0, r2
  405f80:	b002      	add	sp, #8
  405f82:	4770      	bx	lr
  405f84:	f06f 0001 	mvn.w	r0, #1
  405f88:	e7f4      	b.n	405f74 <__ascii_mbtowc+0x14>
  405f8a:	bf00      	nop

00405f8c <memmove>:
  405f8c:	4288      	cmp	r0, r1
  405f8e:	b5f0      	push	{r4, r5, r6, r7, lr}
  405f90:	d90d      	bls.n	405fae <memmove+0x22>
  405f92:	188b      	adds	r3, r1, r2
  405f94:	4298      	cmp	r0, r3
  405f96:	d20a      	bcs.n	405fae <memmove+0x22>
  405f98:	1884      	adds	r4, r0, r2
  405f9a:	2a00      	cmp	r2, #0
  405f9c:	d051      	beq.n	406042 <memmove+0xb6>
  405f9e:	4622      	mov	r2, r4
  405fa0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  405fa4:	f802 4d01 	strb.w	r4, [r2, #-1]!
  405fa8:	4299      	cmp	r1, r3
  405faa:	d1f9      	bne.n	405fa0 <memmove+0x14>
  405fac:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405fae:	2a0f      	cmp	r2, #15
  405fb0:	d948      	bls.n	406044 <memmove+0xb8>
  405fb2:	ea41 0300 	orr.w	r3, r1, r0
  405fb6:	079b      	lsls	r3, r3, #30
  405fb8:	d146      	bne.n	406048 <memmove+0xbc>
  405fba:	f100 0410 	add.w	r4, r0, #16
  405fbe:	f101 0310 	add.w	r3, r1, #16
  405fc2:	4615      	mov	r5, r2
  405fc4:	f853 6c10 	ldr.w	r6, [r3, #-16]
  405fc8:	f844 6c10 	str.w	r6, [r4, #-16]
  405fcc:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405fd0:	f844 6c0c 	str.w	r6, [r4, #-12]
  405fd4:	f853 6c08 	ldr.w	r6, [r3, #-8]
  405fd8:	f844 6c08 	str.w	r6, [r4, #-8]
  405fdc:	3d10      	subs	r5, #16
  405fde:	f853 6c04 	ldr.w	r6, [r3, #-4]
  405fe2:	f844 6c04 	str.w	r6, [r4, #-4]
  405fe6:	2d0f      	cmp	r5, #15
  405fe8:	f103 0310 	add.w	r3, r3, #16
  405fec:	f104 0410 	add.w	r4, r4, #16
  405ff0:	d8e8      	bhi.n	405fc4 <memmove+0x38>
  405ff2:	f1a2 0310 	sub.w	r3, r2, #16
  405ff6:	f023 030f 	bic.w	r3, r3, #15
  405ffa:	f002 0e0f 	and.w	lr, r2, #15
  405ffe:	3310      	adds	r3, #16
  406000:	f1be 0f03 	cmp.w	lr, #3
  406004:	4419      	add	r1, r3
  406006:	4403      	add	r3, r0
  406008:	d921      	bls.n	40604e <memmove+0xc2>
  40600a:	1f1e      	subs	r6, r3, #4
  40600c:	460d      	mov	r5, r1
  40600e:	4674      	mov	r4, lr
  406010:	3c04      	subs	r4, #4
  406012:	f855 7b04 	ldr.w	r7, [r5], #4
  406016:	f846 7f04 	str.w	r7, [r6, #4]!
  40601a:	2c03      	cmp	r4, #3
  40601c:	d8f8      	bhi.n	406010 <memmove+0x84>
  40601e:	f1ae 0404 	sub.w	r4, lr, #4
  406022:	f024 0403 	bic.w	r4, r4, #3
  406026:	3404      	adds	r4, #4
  406028:	4421      	add	r1, r4
  40602a:	4423      	add	r3, r4
  40602c:	f002 0203 	and.w	r2, r2, #3
  406030:	b162      	cbz	r2, 40604c <memmove+0xc0>
  406032:	3b01      	subs	r3, #1
  406034:	440a      	add	r2, r1
  406036:	f811 4b01 	ldrb.w	r4, [r1], #1
  40603a:	f803 4f01 	strb.w	r4, [r3, #1]!
  40603e:	428a      	cmp	r2, r1
  406040:	d1f9      	bne.n	406036 <memmove+0xaa>
  406042:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406044:	4603      	mov	r3, r0
  406046:	e7f3      	b.n	406030 <memmove+0xa4>
  406048:	4603      	mov	r3, r0
  40604a:	e7f2      	b.n	406032 <memmove+0xa6>
  40604c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40604e:	4672      	mov	r2, lr
  406050:	e7ee      	b.n	406030 <memmove+0xa4>
  406052:	bf00      	nop

00406054 <_realloc_r>:
  406054:	2900      	cmp	r1, #0
  406056:	f000 8095 	beq.w	406184 <_realloc_r+0x130>
  40605a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40605e:	460d      	mov	r5, r1
  406060:	4616      	mov	r6, r2
  406062:	b083      	sub	sp, #12
  406064:	4680      	mov	r8, r0
  406066:	f106 070b 	add.w	r7, r6, #11
  40606a:	f7ff fa1b 	bl	4054a4 <__malloc_lock>
  40606e:	f855 ec04 	ldr.w	lr, [r5, #-4]
  406072:	2f16      	cmp	r7, #22
  406074:	f02e 0403 	bic.w	r4, lr, #3
  406078:	f1a5 0908 	sub.w	r9, r5, #8
  40607c:	d83c      	bhi.n	4060f8 <_realloc_r+0xa4>
  40607e:	2210      	movs	r2, #16
  406080:	4617      	mov	r7, r2
  406082:	42be      	cmp	r6, r7
  406084:	d83d      	bhi.n	406102 <_realloc_r+0xae>
  406086:	4294      	cmp	r4, r2
  406088:	da43      	bge.n	406112 <_realloc_r+0xbe>
  40608a:	4bc4      	ldr	r3, [pc, #784]	; (40639c <_realloc_r+0x348>)
  40608c:	6899      	ldr	r1, [r3, #8]
  40608e:	eb09 0004 	add.w	r0, r9, r4
  406092:	4288      	cmp	r0, r1
  406094:	f000 80b4 	beq.w	406200 <_realloc_r+0x1ac>
  406098:	6843      	ldr	r3, [r0, #4]
  40609a:	f023 0101 	bic.w	r1, r3, #1
  40609e:	4401      	add	r1, r0
  4060a0:	6849      	ldr	r1, [r1, #4]
  4060a2:	07c9      	lsls	r1, r1, #31
  4060a4:	d54c      	bpl.n	406140 <_realloc_r+0xec>
  4060a6:	f01e 0f01 	tst.w	lr, #1
  4060aa:	f000 809b 	beq.w	4061e4 <_realloc_r+0x190>
  4060ae:	4631      	mov	r1, r6
  4060b0:	4640      	mov	r0, r8
  4060b2:	f7fe fe5b 	bl	404d6c <_malloc_r>
  4060b6:	4606      	mov	r6, r0
  4060b8:	2800      	cmp	r0, #0
  4060ba:	d03a      	beq.n	406132 <_realloc_r+0xde>
  4060bc:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4060c0:	f023 0301 	bic.w	r3, r3, #1
  4060c4:	444b      	add	r3, r9
  4060c6:	f1a0 0208 	sub.w	r2, r0, #8
  4060ca:	429a      	cmp	r2, r3
  4060cc:	f000 8121 	beq.w	406312 <_realloc_r+0x2be>
  4060d0:	1f22      	subs	r2, r4, #4
  4060d2:	2a24      	cmp	r2, #36	; 0x24
  4060d4:	f200 8107 	bhi.w	4062e6 <_realloc_r+0x292>
  4060d8:	2a13      	cmp	r2, #19
  4060da:	f200 80db 	bhi.w	406294 <_realloc_r+0x240>
  4060de:	4603      	mov	r3, r0
  4060e0:	462a      	mov	r2, r5
  4060e2:	6811      	ldr	r1, [r2, #0]
  4060e4:	6019      	str	r1, [r3, #0]
  4060e6:	6851      	ldr	r1, [r2, #4]
  4060e8:	6059      	str	r1, [r3, #4]
  4060ea:	6892      	ldr	r2, [r2, #8]
  4060ec:	609a      	str	r2, [r3, #8]
  4060ee:	4629      	mov	r1, r5
  4060f0:	4640      	mov	r0, r8
  4060f2:	f7ff fe4f 	bl	405d94 <_free_r>
  4060f6:	e01c      	b.n	406132 <_realloc_r+0xde>
  4060f8:	f027 0707 	bic.w	r7, r7, #7
  4060fc:	2f00      	cmp	r7, #0
  4060fe:	463a      	mov	r2, r7
  406100:	dabf      	bge.n	406082 <_realloc_r+0x2e>
  406102:	2600      	movs	r6, #0
  406104:	230c      	movs	r3, #12
  406106:	4630      	mov	r0, r6
  406108:	f8c8 3000 	str.w	r3, [r8]
  40610c:	b003      	add	sp, #12
  40610e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406112:	462e      	mov	r6, r5
  406114:	1be3      	subs	r3, r4, r7
  406116:	2b0f      	cmp	r3, #15
  406118:	d81e      	bhi.n	406158 <_realloc_r+0x104>
  40611a:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40611e:	f003 0301 	and.w	r3, r3, #1
  406122:	4323      	orrs	r3, r4
  406124:	444c      	add	r4, r9
  406126:	f8c9 3004 	str.w	r3, [r9, #4]
  40612a:	6863      	ldr	r3, [r4, #4]
  40612c:	f043 0301 	orr.w	r3, r3, #1
  406130:	6063      	str	r3, [r4, #4]
  406132:	4640      	mov	r0, r8
  406134:	f7ff f9bc 	bl	4054b0 <__malloc_unlock>
  406138:	4630      	mov	r0, r6
  40613a:	b003      	add	sp, #12
  40613c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406140:	f023 0303 	bic.w	r3, r3, #3
  406144:	18e1      	adds	r1, r4, r3
  406146:	4291      	cmp	r1, r2
  406148:	db1f      	blt.n	40618a <_realloc_r+0x136>
  40614a:	68c3      	ldr	r3, [r0, #12]
  40614c:	6882      	ldr	r2, [r0, #8]
  40614e:	462e      	mov	r6, r5
  406150:	60d3      	str	r3, [r2, #12]
  406152:	460c      	mov	r4, r1
  406154:	609a      	str	r2, [r3, #8]
  406156:	e7dd      	b.n	406114 <_realloc_r+0xc0>
  406158:	f8d9 2004 	ldr.w	r2, [r9, #4]
  40615c:	eb09 0107 	add.w	r1, r9, r7
  406160:	f002 0201 	and.w	r2, r2, #1
  406164:	444c      	add	r4, r9
  406166:	f043 0301 	orr.w	r3, r3, #1
  40616a:	4317      	orrs	r7, r2
  40616c:	f8c9 7004 	str.w	r7, [r9, #4]
  406170:	604b      	str	r3, [r1, #4]
  406172:	6863      	ldr	r3, [r4, #4]
  406174:	f043 0301 	orr.w	r3, r3, #1
  406178:	3108      	adds	r1, #8
  40617a:	6063      	str	r3, [r4, #4]
  40617c:	4640      	mov	r0, r8
  40617e:	f7ff fe09 	bl	405d94 <_free_r>
  406182:	e7d6      	b.n	406132 <_realloc_r+0xde>
  406184:	4611      	mov	r1, r2
  406186:	f7fe bdf1 	b.w	404d6c <_malloc_r>
  40618a:	f01e 0f01 	tst.w	lr, #1
  40618e:	d18e      	bne.n	4060ae <_realloc_r+0x5a>
  406190:	f855 1c08 	ldr.w	r1, [r5, #-8]
  406194:	eba9 0a01 	sub.w	sl, r9, r1
  406198:	f8da 1004 	ldr.w	r1, [sl, #4]
  40619c:	f021 0103 	bic.w	r1, r1, #3
  4061a0:	440b      	add	r3, r1
  4061a2:	4423      	add	r3, r4
  4061a4:	4293      	cmp	r3, r2
  4061a6:	db25      	blt.n	4061f4 <_realloc_r+0x1a0>
  4061a8:	68c2      	ldr	r2, [r0, #12]
  4061aa:	6881      	ldr	r1, [r0, #8]
  4061ac:	4656      	mov	r6, sl
  4061ae:	60ca      	str	r2, [r1, #12]
  4061b0:	6091      	str	r1, [r2, #8]
  4061b2:	f8da 100c 	ldr.w	r1, [sl, #12]
  4061b6:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4061ba:	1f22      	subs	r2, r4, #4
  4061bc:	2a24      	cmp	r2, #36	; 0x24
  4061be:	60c1      	str	r1, [r0, #12]
  4061c0:	6088      	str	r0, [r1, #8]
  4061c2:	f200 8094 	bhi.w	4062ee <_realloc_r+0x29a>
  4061c6:	2a13      	cmp	r2, #19
  4061c8:	d96f      	bls.n	4062aa <_realloc_r+0x256>
  4061ca:	6829      	ldr	r1, [r5, #0]
  4061cc:	f8ca 1008 	str.w	r1, [sl, #8]
  4061d0:	6869      	ldr	r1, [r5, #4]
  4061d2:	f8ca 100c 	str.w	r1, [sl, #12]
  4061d6:	2a1b      	cmp	r2, #27
  4061d8:	f200 80a2 	bhi.w	406320 <_realloc_r+0x2cc>
  4061dc:	3508      	adds	r5, #8
  4061de:	f10a 0210 	add.w	r2, sl, #16
  4061e2:	e063      	b.n	4062ac <_realloc_r+0x258>
  4061e4:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4061e8:	eba9 0a03 	sub.w	sl, r9, r3
  4061ec:	f8da 1004 	ldr.w	r1, [sl, #4]
  4061f0:	f021 0103 	bic.w	r1, r1, #3
  4061f4:	1863      	adds	r3, r4, r1
  4061f6:	4293      	cmp	r3, r2
  4061f8:	f6ff af59 	blt.w	4060ae <_realloc_r+0x5a>
  4061fc:	4656      	mov	r6, sl
  4061fe:	e7d8      	b.n	4061b2 <_realloc_r+0x15e>
  406200:	6841      	ldr	r1, [r0, #4]
  406202:	f021 0b03 	bic.w	fp, r1, #3
  406206:	44a3      	add	fp, r4
  406208:	f107 0010 	add.w	r0, r7, #16
  40620c:	4583      	cmp	fp, r0
  40620e:	da56      	bge.n	4062be <_realloc_r+0x26a>
  406210:	f01e 0f01 	tst.w	lr, #1
  406214:	f47f af4b 	bne.w	4060ae <_realloc_r+0x5a>
  406218:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40621c:	eba9 0a01 	sub.w	sl, r9, r1
  406220:	f8da 1004 	ldr.w	r1, [sl, #4]
  406224:	f021 0103 	bic.w	r1, r1, #3
  406228:	448b      	add	fp, r1
  40622a:	4558      	cmp	r0, fp
  40622c:	dce2      	bgt.n	4061f4 <_realloc_r+0x1a0>
  40622e:	4656      	mov	r6, sl
  406230:	f8da 100c 	ldr.w	r1, [sl, #12]
  406234:	f856 0f08 	ldr.w	r0, [r6, #8]!
  406238:	1f22      	subs	r2, r4, #4
  40623a:	2a24      	cmp	r2, #36	; 0x24
  40623c:	60c1      	str	r1, [r0, #12]
  40623e:	6088      	str	r0, [r1, #8]
  406240:	f200 808f 	bhi.w	406362 <_realloc_r+0x30e>
  406244:	2a13      	cmp	r2, #19
  406246:	f240 808a 	bls.w	40635e <_realloc_r+0x30a>
  40624a:	6829      	ldr	r1, [r5, #0]
  40624c:	f8ca 1008 	str.w	r1, [sl, #8]
  406250:	6869      	ldr	r1, [r5, #4]
  406252:	f8ca 100c 	str.w	r1, [sl, #12]
  406256:	2a1b      	cmp	r2, #27
  406258:	f200 808a 	bhi.w	406370 <_realloc_r+0x31c>
  40625c:	3508      	adds	r5, #8
  40625e:	f10a 0210 	add.w	r2, sl, #16
  406262:	6829      	ldr	r1, [r5, #0]
  406264:	6011      	str	r1, [r2, #0]
  406266:	6869      	ldr	r1, [r5, #4]
  406268:	6051      	str	r1, [r2, #4]
  40626a:	68a9      	ldr	r1, [r5, #8]
  40626c:	6091      	str	r1, [r2, #8]
  40626e:	eb0a 0107 	add.w	r1, sl, r7
  406272:	ebab 0207 	sub.w	r2, fp, r7
  406276:	f042 0201 	orr.w	r2, r2, #1
  40627a:	6099      	str	r1, [r3, #8]
  40627c:	604a      	str	r2, [r1, #4]
  40627e:	f8da 3004 	ldr.w	r3, [sl, #4]
  406282:	f003 0301 	and.w	r3, r3, #1
  406286:	431f      	orrs	r7, r3
  406288:	4640      	mov	r0, r8
  40628a:	f8ca 7004 	str.w	r7, [sl, #4]
  40628e:	f7ff f90f 	bl	4054b0 <__malloc_unlock>
  406292:	e751      	b.n	406138 <_realloc_r+0xe4>
  406294:	682b      	ldr	r3, [r5, #0]
  406296:	6003      	str	r3, [r0, #0]
  406298:	686b      	ldr	r3, [r5, #4]
  40629a:	6043      	str	r3, [r0, #4]
  40629c:	2a1b      	cmp	r2, #27
  40629e:	d82d      	bhi.n	4062fc <_realloc_r+0x2a8>
  4062a0:	f100 0308 	add.w	r3, r0, #8
  4062a4:	f105 0208 	add.w	r2, r5, #8
  4062a8:	e71b      	b.n	4060e2 <_realloc_r+0x8e>
  4062aa:	4632      	mov	r2, r6
  4062ac:	6829      	ldr	r1, [r5, #0]
  4062ae:	6011      	str	r1, [r2, #0]
  4062b0:	6869      	ldr	r1, [r5, #4]
  4062b2:	6051      	str	r1, [r2, #4]
  4062b4:	68a9      	ldr	r1, [r5, #8]
  4062b6:	6091      	str	r1, [r2, #8]
  4062b8:	461c      	mov	r4, r3
  4062ba:	46d1      	mov	r9, sl
  4062bc:	e72a      	b.n	406114 <_realloc_r+0xc0>
  4062be:	eb09 0107 	add.w	r1, r9, r7
  4062c2:	ebab 0b07 	sub.w	fp, fp, r7
  4062c6:	f04b 0201 	orr.w	r2, fp, #1
  4062ca:	6099      	str	r1, [r3, #8]
  4062cc:	604a      	str	r2, [r1, #4]
  4062ce:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4062d2:	f003 0301 	and.w	r3, r3, #1
  4062d6:	431f      	orrs	r7, r3
  4062d8:	4640      	mov	r0, r8
  4062da:	f845 7c04 	str.w	r7, [r5, #-4]
  4062de:	f7ff f8e7 	bl	4054b0 <__malloc_unlock>
  4062e2:	462e      	mov	r6, r5
  4062e4:	e728      	b.n	406138 <_realloc_r+0xe4>
  4062e6:	4629      	mov	r1, r5
  4062e8:	f7ff fe50 	bl	405f8c <memmove>
  4062ec:	e6ff      	b.n	4060ee <_realloc_r+0x9a>
  4062ee:	4629      	mov	r1, r5
  4062f0:	4630      	mov	r0, r6
  4062f2:	461c      	mov	r4, r3
  4062f4:	46d1      	mov	r9, sl
  4062f6:	f7ff fe49 	bl	405f8c <memmove>
  4062fa:	e70b      	b.n	406114 <_realloc_r+0xc0>
  4062fc:	68ab      	ldr	r3, [r5, #8]
  4062fe:	6083      	str	r3, [r0, #8]
  406300:	68eb      	ldr	r3, [r5, #12]
  406302:	60c3      	str	r3, [r0, #12]
  406304:	2a24      	cmp	r2, #36	; 0x24
  406306:	d017      	beq.n	406338 <_realloc_r+0x2e4>
  406308:	f100 0310 	add.w	r3, r0, #16
  40630c:	f105 0210 	add.w	r2, r5, #16
  406310:	e6e7      	b.n	4060e2 <_realloc_r+0x8e>
  406312:	f850 3c04 	ldr.w	r3, [r0, #-4]
  406316:	f023 0303 	bic.w	r3, r3, #3
  40631a:	441c      	add	r4, r3
  40631c:	462e      	mov	r6, r5
  40631e:	e6f9      	b.n	406114 <_realloc_r+0xc0>
  406320:	68a9      	ldr	r1, [r5, #8]
  406322:	f8ca 1010 	str.w	r1, [sl, #16]
  406326:	68e9      	ldr	r1, [r5, #12]
  406328:	f8ca 1014 	str.w	r1, [sl, #20]
  40632c:	2a24      	cmp	r2, #36	; 0x24
  40632e:	d00c      	beq.n	40634a <_realloc_r+0x2f6>
  406330:	3510      	adds	r5, #16
  406332:	f10a 0218 	add.w	r2, sl, #24
  406336:	e7b9      	b.n	4062ac <_realloc_r+0x258>
  406338:	692b      	ldr	r3, [r5, #16]
  40633a:	6103      	str	r3, [r0, #16]
  40633c:	696b      	ldr	r3, [r5, #20]
  40633e:	6143      	str	r3, [r0, #20]
  406340:	f105 0218 	add.w	r2, r5, #24
  406344:	f100 0318 	add.w	r3, r0, #24
  406348:	e6cb      	b.n	4060e2 <_realloc_r+0x8e>
  40634a:	692a      	ldr	r2, [r5, #16]
  40634c:	f8ca 2018 	str.w	r2, [sl, #24]
  406350:	696a      	ldr	r2, [r5, #20]
  406352:	f8ca 201c 	str.w	r2, [sl, #28]
  406356:	3518      	adds	r5, #24
  406358:	f10a 0220 	add.w	r2, sl, #32
  40635c:	e7a6      	b.n	4062ac <_realloc_r+0x258>
  40635e:	4632      	mov	r2, r6
  406360:	e77f      	b.n	406262 <_realloc_r+0x20e>
  406362:	4629      	mov	r1, r5
  406364:	4630      	mov	r0, r6
  406366:	9301      	str	r3, [sp, #4]
  406368:	f7ff fe10 	bl	405f8c <memmove>
  40636c:	9b01      	ldr	r3, [sp, #4]
  40636e:	e77e      	b.n	40626e <_realloc_r+0x21a>
  406370:	68a9      	ldr	r1, [r5, #8]
  406372:	f8ca 1010 	str.w	r1, [sl, #16]
  406376:	68e9      	ldr	r1, [r5, #12]
  406378:	f8ca 1014 	str.w	r1, [sl, #20]
  40637c:	2a24      	cmp	r2, #36	; 0x24
  40637e:	d003      	beq.n	406388 <_realloc_r+0x334>
  406380:	3510      	adds	r5, #16
  406382:	f10a 0218 	add.w	r2, sl, #24
  406386:	e76c      	b.n	406262 <_realloc_r+0x20e>
  406388:	692a      	ldr	r2, [r5, #16]
  40638a:	f8ca 2018 	str.w	r2, [sl, #24]
  40638e:	696a      	ldr	r2, [r5, #20]
  406390:	f8ca 201c 	str.w	r2, [sl, #28]
  406394:	3518      	adds	r5, #24
  406396:	f10a 0220 	add.w	r2, sl, #32
  40639a:	e762      	b.n	406262 <_realloc_r+0x20e>
  40639c:	2040043c 	.word	0x2040043c

004063a0 <__ascii_wctomb>:
  4063a0:	b121      	cbz	r1, 4063ac <__ascii_wctomb+0xc>
  4063a2:	2aff      	cmp	r2, #255	; 0xff
  4063a4:	d804      	bhi.n	4063b0 <__ascii_wctomb+0x10>
  4063a6:	700a      	strb	r2, [r1, #0]
  4063a8:	2001      	movs	r0, #1
  4063aa:	4770      	bx	lr
  4063ac:	4608      	mov	r0, r1
  4063ae:	4770      	bx	lr
  4063b0:	238a      	movs	r3, #138	; 0x8a
  4063b2:	6003      	str	r3, [r0, #0]
  4063b4:	f04f 30ff 	mov.w	r0, #4294967295
  4063b8:	4770      	bx	lr
  4063ba:	bf00      	nop

004063bc <__aeabi_drsub>:
  4063bc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4063c0:	e002      	b.n	4063c8 <__adddf3>
  4063c2:	bf00      	nop

004063c4 <__aeabi_dsub>:
  4063c4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004063c8 <__adddf3>:
  4063c8:	b530      	push	{r4, r5, lr}
  4063ca:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4063ce:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4063d2:	ea94 0f05 	teq	r4, r5
  4063d6:	bf08      	it	eq
  4063d8:	ea90 0f02 	teqeq	r0, r2
  4063dc:	bf1f      	itttt	ne
  4063de:	ea54 0c00 	orrsne.w	ip, r4, r0
  4063e2:	ea55 0c02 	orrsne.w	ip, r5, r2
  4063e6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4063ea:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4063ee:	f000 80e2 	beq.w	4065b6 <__adddf3+0x1ee>
  4063f2:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4063f6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4063fa:	bfb8      	it	lt
  4063fc:	426d      	neglt	r5, r5
  4063fe:	dd0c      	ble.n	40641a <__adddf3+0x52>
  406400:	442c      	add	r4, r5
  406402:	ea80 0202 	eor.w	r2, r0, r2
  406406:	ea81 0303 	eor.w	r3, r1, r3
  40640a:	ea82 0000 	eor.w	r0, r2, r0
  40640e:	ea83 0101 	eor.w	r1, r3, r1
  406412:	ea80 0202 	eor.w	r2, r0, r2
  406416:	ea81 0303 	eor.w	r3, r1, r3
  40641a:	2d36      	cmp	r5, #54	; 0x36
  40641c:	bf88      	it	hi
  40641e:	bd30      	pophi	{r4, r5, pc}
  406420:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  406424:	ea4f 3101 	mov.w	r1, r1, lsl #12
  406428:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  40642c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  406430:	d002      	beq.n	406438 <__adddf3+0x70>
  406432:	4240      	negs	r0, r0
  406434:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  406438:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  40643c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  406440:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  406444:	d002      	beq.n	40644c <__adddf3+0x84>
  406446:	4252      	negs	r2, r2
  406448:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40644c:	ea94 0f05 	teq	r4, r5
  406450:	f000 80a7 	beq.w	4065a2 <__adddf3+0x1da>
  406454:	f1a4 0401 	sub.w	r4, r4, #1
  406458:	f1d5 0e20 	rsbs	lr, r5, #32
  40645c:	db0d      	blt.n	40647a <__adddf3+0xb2>
  40645e:	fa02 fc0e 	lsl.w	ip, r2, lr
  406462:	fa22 f205 	lsr.w	r2, r2, r5
  406466:	1880      	adds	r0, r0, r2
  406468:	f141 0100 	adc.w	r1, r1, #0
  40646c:	fa03 f20e 	lsl.w	r2, r3, lr
  406470:	1880      	adds	r0, r0, r2
  406472:	fa43 f305 	asr.w	r3, r3, r5
  406476:	4159      	adcs	r1, r3
  406478:	e00e      	b.n	406498 <__adddf3+0xd0>
  40647a:	f1a5 0520 	sub.w	r5, r5, #32
  40647e:	f10e 0e20 	add.w	lr, lr, #32
  406482:	2a01      	cmp	r2, #1
  406484:	fa03 fc0e 	lsl.w	ip, r3, lr
  406488:	bf28      	it	cs
  40648a:	f04c 0c02 	orrcs.w	ip, ip, #2
  40648e:	fa43 f305 	asr.w	r3, r3, r5
  406492:	18c0      	adds	r0, r0, r3
  406494:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  406498:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40649c:	d507      	bpl.n	4064ae <__adddf3+0xe6>
  40649e:	f04f 0e00 	mov.w	lr, #0
  4064a2:	f1dc 0c00 	rsbs	ip, ip, #0
  4064a6:	eb7e 0000 	sbcs.w	r0, lr, r0
  4064aa:	eb6e 0101 	sbc.w	r1, lr, r1
  4064ae:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4064b2:	d31b      	bcc.n	4064ec <__adddf3+0x124>
  4064b4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4064b8:	d30c      	bcc.n	4064d4 <__adddf3+0x10c>
  4064ba:	0849      	lsrs	r1, r1, #1
  4064bc:	ea5f 0030 	movs.w	r0, r0, rrx
  4064c0:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4064c4:	f104 0401 	add.w	r4, r4, #1
  4064c8:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4064cc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4064d0:	f080 809a 	bcs.w	406608 <__adddf3+0x240>
  4064d4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4064d8:	bf08      	it	eq
  4064da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4064de:	f150 0000 	adcs.w	r0, r0, #0
  4064e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4064e6:	ea41 0105 	orr.w	r1, r1, r5
  4064ea:	bd30      	pop	{r4, r5, pc}
  4064ec:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4064f0:	4140      	adcs	r0, r0
  4064f2:	eb41 0101 	adc.w	r1, r1, r1
  4064f6:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4064fa:	f1a4 0401 	sub.w	r4, r4, #1
  4064fe:	d1e9      	bne.n	4064d4 <__adddf3+0x10c>
  406500:	f091 0f00 	teq	r1, #0
  406504:	bf04      	itt	eq
  406506:	4601      	moveq	r1, r0
  406508:	2000      	moveq	r0, #0
  40650a:	fab1 f381 	clz	r3, r1
  40650e:	bf08      	it	eq
  406510:	3320      	addeq	r3, #32
  406512:	f1a3 030b 	sub.w	r3, r3, #11
  406516:	f1b3 0220 	subs.w	r2, r3, #32
  40651a:	da0c      	bge.n	406536 <__adddf3+0x16e>
  40651c:	320c      	adds	r2, #12
  40651e:	dd08      	ble.n	406532 <__adddf3+0x16a>
  406520:	f102 0c14 	add.w	ip, r2, #20
  406524:	f1c2 020c 	rsb	r2, r2, #12
  406528:	fa01 f00c 	lsl.w	r0, r1, ip
  40652c:	fa21 f102 	lsr.w	r1, r1, r2
  406530:	e00c      	b.n	40654c <__adddf3+0x184>
  406532:	f102 0214 	add.w	r2, r2, #20
  406536:	bfd8      	it	le
  406538:	f1c2 0c20 	rsble	ip, r2, #32
  40653c:	fa01 f102 	lsl.w	r1, r1, r2
  406540:	fa20 fc0c 	lsr.w	ip, r0, ip
  406544:	bfdc      	itt	le
  406546:	ea41 010c 	orrle.w	r1, r1, ip
  40654a:	4090      	lslle	r0, r2
  40654c:	1ae4      	subs	r4, r4, r3
  40654e:	bfa2      	ittt	ge
  406550:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  406554:	4329      	orrge	r1, r5
  406556:	bd30      	popge	{r4, r5, pc}
  406558:	ea6f 0404 	mvn.w	r4, r4
  40655c:	3c1f      	subs	r4, #31
  40655e:	da1c      	bge.n	40659a <__adddf3+0x1d2>
  406560:	340c      	adds	r4, #12
  406562:	dc0e      	bgt.n	406582 <__adddf3+0x1ba>
  406564:	f104 0414 	add.w	r4, r4, #20
  406568:	f1c4 0220 	rsb	r2, r4, #32
  40656c:	fa20 f004 	lsr.w	r0, r0, r4
  406570:	fa01 f302 	lsl.w	r3, r1, r2
  406574:	ea40 0003 	orr.w	r0, r0, r3
  406578:	fa21 f304 	lsr.w	r3, r1, r4
  40657c:	ea45 0103 	orr.w	r1, r5, r3
  406580:	bd30      	pop	{r4, r5, pc}
  406582:	f1c4 040c 	rsb	r4, r4, #12
  406586:	f1c4 0220 	rsb	r2, r4, #32
  40658a:	fa20 f002 	lsr.w	r0, r0, r2
  40658e:	fa01 f304 	lsl.w	r3, r1, r4
  406592:	ea40 0003 	orr.w	r0, r0, r3
  406596:	4629      	mov	r1, r5
  406598:	bd30      	pop	{r4, r5, pc}
  40659a:	fa21 f004 	lsr.w	r0, r1, r4
  40659e:	4629      	mov	r1, r5
  4065a0:	bd30      	pop	{r4, r5, pc}
  4065a2:	f094 0f00 	teq	r4, #0
  4065a6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4065aa:	bf06      	itte	eq
  4065ac:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4065b0:	3401      	addeq	r4, #1
  4065b2:	3d01      	subne	r5, #1
  4065b4:	e74e      	b.n	406454 <__adddf3+0x8c>
  4065b6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4065ba:	bf18      	it	ne
  4065bc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4065c0:	d029      	beq.n	406616 <__adddf3+0x24e>
  4065c2:	ea94 0f05 	teq	r4, r5
  4065c6:	bf08      	it	eq
  4065c8:	ea90 0f02 	teqeq	r0, r2
  4065cc:	d005      	beq.n	4065da <__adddf3+0x212>
  4065ce:	ea54 0c00 	orrs.w	ip, r4, r0
  4065d2:	bf04      	itt	eq
  4065d4:	4619      	moveq	r1, r3
  4065d6:	4610      	moveq	r0, r2
  4065d8:	bd30      	pop	{r4, r5, pc}
  4065da:	ea91 0f03 	teq	r1, r3
  4065de:	bf1e      	ittt	ne
  4065e0:	2100      	movne	r1, #0
  4065e2:	2000      	movne	r0, #0
  4065e4:	bd30      	popne	{r4, r5, pc}
  4065e6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4065ea:	d105      	bne.n	4065f8 <__adddf3+0x230>
  4065ec:	0040      	lsls	r0, r0, #1
  4065ee:	4149      	adcs	r1, r1
  4065f0:	bf28      	it	cs
  4065f2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4065f6:	bd30      	pop	{r4, r5, pc}
  4065f8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4065fc:	bf3c      	itt	cc
  4065fe:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  406602:	bd30      	popcc	{r4, r5, pc}
  406604:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406608:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  40660c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  406610:	f04f 0000 	mov.w	r0, #0
  406614:	bd30      	pop	{r4, r5, pc}
  406616:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40661a:	bf1a      	itte	ne
  40661c:	4619      	movne	r1, r3
  40661e:	4610      	movne	r0, r2
  406620:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  406624:	bf1c      	itt	ne
  406626:	460b      	movne	r3, r1
  406628:	4602      	movne	r2, r0
  40662a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40662e:	bf06      	itte	eq
  406630:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  406634:	ea91 0f03 	teqeq	r1, r3
  406638:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  40663c:	bd30      	pop	{r4, r5, pc}
  40663e:	bf00      	nop

00406640 <__aeabi_ui2d>:
  406640:	f090 0f00 	teq	r0, #0
  406644:	bf04      	itt	eq
  406646:	2100      	moveq	r1, #0
  406648:	4770      	bxeq	lr
  40664a:	b530      	push	{r4, r5, lr}
  40664c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406650:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406654:	f04f 0500 	mov.w	r5, #0
  406658:	f04f 0100 	mov.w	r1, #0
  40665c:	e750      	b.n	406500 <__adddf3+0x138>
  40665e:	bf00      	nop

00406660 <__aeabi_i2d>:
  406660:	f090 0f00 	teq	r0, #0
  406664:	bf04      	itt	eq
  406666:	2100      	moveq	r1, #0
  406668:	4770      	bxeq	lr
  40666a:	b530      	push	{r4, r5, lr}
  40666c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406670:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406674:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  406678:	bf48      	it	mi
  40667a:	4240      	negmi	r0, r0
  40667c:	f04f 0100 	mov.w	r1, #0
  406680:	e73e      	b.n	406500 <__adddf3+0x138>
  406682:	bf00      	nop

00406684 <__aeabi_f2d>:
  406684:	0042      	lsls	r2, r0, #1
  406686:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40668a:	ea4f 0131 	mov.w	r1, r1, rrx
  40668e:	ea4f 7002 	mov.w	r0, r2, lsl #28
  406692:	bf1f      	itttt	ne
  406694:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  406698:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40669c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4066a0:	4770      	bxne	lr
  4066a2:	f092 0f00 	teq	r2, #0
  4066a6:	bf14      	ite	ne
  4066a8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4066ac:	4770      	bxeq	lr
  4066ae:	b530      	push	{r4, r5, lr}
  4066b0:	f44f 7460 	mov.w	r4, #896	; 0x380
  4066b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4066b8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4066bc:	e720      	b.n	406500 <__adddf3+0x138>
  4066be:	bf00      	nop

004066c0 <__aeabi_ul2d>:
  4066c0:	ea50 0201 	orrs.w	r2, r0, r1
  4066c4:	bf08      	it	eq
  4066c6:	4770      	bxeq	lr
  4066c8:	b530      	push	{r4, r5, lr}
  4066ca:	f04f 0500 	mov.w	r5, #0
  4066ce:	e00a      	b.n	4066e6 <__aeabi_l2d+0x16>

004066d0 <__aeabi_l2d>:
  4066d0:	ea50 0201 	orrs.w	r2, r0, r1
  4066d4:	bf08      	it	eq
  4066d6:	4770      	bxeq	lr
  4066d8:	b530      	push	{r4, r5, lr}
  4066da:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4066de:	d502      	bpl.n	4066e6 <__aeabi_l2d+0x16>
  4066e0:	4240      	negs	r0, r0
  4066e2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4066e6:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4066ea:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4066ee:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4066f2:	f43f aedc 	beq.w	4064ae <__adddf3+0xe6>
  4066f6:	f04f 0203 	mov.w	r2, #3
  4066fa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4066fe:	bf18      	it	ne
  406700:	3203      	addne	r2, #3
  406702:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  406706:	bf18      	it	ne
  406708:	3203      	addne	r2, #3
  40670a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40670e:	f1c2 0320 	rsb	r3, r2, #32
  406712:	fa00 fc03 	lsl.w	ip, r0, r3
  406716:	fa20 f002 	lsr.w	r0, r0, r2
  40671a:	fa01 fe03 	lsl.w	lr, r1, r3
  40671e:	ea40 000e 	orr.w	r0, r0, lr
  406722:	fa21 f102 	lsr.w	r1, r1, r2
  406726:	4414      	add	r4, r2
  406728:	e6c1      	b.n	4064ae <__adddf3+0xe6>
  40672a:	bf00      	nop

0040672c <__aeabi_dmul>:
  40672c:	b570      	push	{r4, r5, r6, lr}
  40672e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  406732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  406736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40673a:	bf1d      	ittte	ne
  40673c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  406740:	ea94 0f0c 	teqne	r4, ip
  406744:	ea95 0f0c 	teqne	r5, ip
  406748:	f000 f8de 	bleq	406908 <__aeabi_dmul+0x1dc>
  40674c:	442c      	add	r4, r5
  40674e:	ea81 0603 	eor.w	r6, r1, r3
  406752:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  406756:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40675a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40675e:	bf18      	it	ne
  406760:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  406764:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406768:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40676c:	d038      	beq.n	4067e0 <__aeabi_dmul+0xb4>
  40676e:	fba0 ce02 	umull	ip, lr, r0, r2
  406772:	f04f 0500 	mov.w	r5, #0
  406776:	fbe1 e502 	umlal	lr, r5, r1, r2
  40677a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40677e:	fbe0 e503 	umlal	lr, r5, r0, r3
  406782:	f04f 0600 	mov.w	r6, #0
  406786:	fbe1 5603 	umlal	r5, r6, r1, r3
  40678a:	f09c 0f00 	teq	ip, #0
  40678e:	bf18      	it	ne
  406790:	f04e 0e01 	orrne.w	lr, lr, #1
  406794:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  406798:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  40679c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4067a0:	d204      	bcs.n	4067ac <__aeabi_dmul+0x80>
  4067a2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4067a6:	416d      	adcs	r5, r5
  4067a8:	eb46 0606 	adc.w	r6, r6, r6
  4067ac:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4067b0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4067b4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4067b8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4067bc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  4067c0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4067c4:	bf88      	it	hi
  4067c6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4067ca:	d81e      	bhi.n	40680a <__aeabi_dmul+0xde>
  4067cc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4067d0:	bf08      	it	eq
  4067d2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4067d6:	f150 0000 	adcs.w	r0, r0, #0
  4067da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4067de:	bd70      	pop	{r4, r5, r6, pc}
  4067e0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4067e4:	ea46 0101 	orr.w	r1, r6, r1
  4067e8:	ea40 0002 	orr.w	r0, r0, r2
  4067ec:	ea81 0103 	eor.w	r1, r1, r3
  4067f0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4067f4:	bfc2      	ittt	gt
  4067f6:	ebd4 050c 	rsbsgt	r5, r4, ip
  4067fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4067fe:	bd70      	popgt	{r4, r5, r6, pc}
  406800:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406804:	f04f 0e00 	mov.w	lr, #0
  406808:	3c01      	subs	r4, #1
  40680a:	f300 80ab 	bgt.w	406964 <__aeabi_dmul+0x238>
  40680e:	f114 0f36 	cmn.w	r4, #54	; 0x36
  406812:	bfde      	ittt	le
  406814:	2000      	movle	r0, #0
  406816:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40681a:	bd70      	pople	{r4, r5, r6, pc}
  40681c:	f1c4 0400 	rsb	r4, r4, #0
  406820:	3c20      	subs	r4, #32
  406822:	da35      	bge.n	406890 <__aeabi_dmul+0x164>
  406824:	340c      	adds	r4, #12
  406826:	dc1b      	bgt.n	406860 <__aeabi_dmul+0x134>
  406828:	f104 0414 	add.w	r4, r4, #20
  40682c:	f1c4 0520 	rsb	r5, r4, #32
  406830:	fa00 f305 	lsl.w	r3, r0, r5
  406834:	fa20 f004 	lsr.w	r0, r0, r4
  406838:	fa01 f205 	lsl.w	r2, r1, r5
  40683c:	ea40 0002 	orr.w	r0, r0, r2
  406840:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  406844:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  406848:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40684c:	fa21 f604 	lsr.w	r6, r1, r4
  406850:	eb42 0106 	adc.w	r1, r2, r6
  406854:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406858:	bf08      	it	eq
  40685a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40685e:	bd70      	pop	{r4, r5, r6, pc}
  406860:	f1c4 040c 	rsb	r4, r4, #12
  406864:	f1c4 0520 	rsb	r5, r4, #32
  406868:	fa00 f304 	lsl.w	r3, r0, r4
  40686c:	fa20 f005 	lsr.w	r0, r0, r5
  406870:	fa01 f204 	lsl.w	r2, r1, r4
  406874:	ea40 0002 	orr.w	r0, r0, r2
  406878:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40687c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  406880:	f141 0100 	adc.w	r1, r1, #0
  406884:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406888:	bf08      	it	eq
  40688a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40688e:	bd70      	pop	{r4, r5, r6, pc}
  406890:	f1c4 0520 	rsb	r5, r4, #32
  406894:	fa00 f205 	lsl.w	r2, r0, r5
  406898:	ea4e 0e02 	orr.w	lr, lr, r2
  40689c:	fa20 f304 	lsr.w	r3, r0, r4
  4068a0:	fa01 f205 	lsl.w	r2, r1, r5
  4068a4:	ea43 0302 	orr.w	r3, r3, r2
  4068a8:	fa21 f004 	lsr.w	r0, r1, r4
  4068ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4068b0:	fa21 f204 	lsr.w	r2, r1, r4
  4068b4:	ea20 0002 	bic.w	r0, r0, r2
  4068b8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4068bc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4068c0:	bf08      	it	eq
  4068c2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4068c6:	bd70      	pop	{r4, r5, r6, pc}
  4068c8:	f094 0f00 	teq	r4, #0
  4068cc:	d10f      	bne.n	4068ee <__aeabi_dmul+0x1c2>
  4068ce:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4068d2:	0040      	lsls	r0, r0, #1
  4068d4:	eb41 0101 	adc.w	r1, r1, r1
  4068d8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4068dc:	bf08      	it	eq
  4068de:	3c01      	subeq	r4, #1
  4068e0:	d0f7      	beq.n	4068d2 <__aeabi_dmul+0x1a6>
  4068e2:	ea41 0106 	orr.w	r1, r1, r6
  4068e6:	f095 0f00 	teq	r5, #0
  4068ea:	bf18      	it	ne
  4068ec:	4770      	bxne	lr
  4068ee:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4068f2:	0052      	lsls	r2, r2, #1
  4068f4:	eb43 0303 	adc.w	r3, r3, r3
  4068f8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4068fc:	bf08      	it	eq
  4068fe:	3d01      	subeq	r5, #1
  406900:	d0f7      	beq.n	4068f2 <__aeabi_dmul+0x1c6>
  406902:	ea43 0306 	orr.w	r3, r3, r6
  406906:	4770      	bx	lr
  406908:	ea94 0f0c 	teq	r4, ip
  40690c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  406910:	bf18      	it	ne
  406912:	ea95 0f0c 	teqne	r5, ip
  406916:	d00c      	beq.n	406932 <__aeabi_dmul+0x206>
  406918:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40691c:	bf18      	it	ne
  40691e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406922:	d1d1      	bne.n	4068c8 <__aeabi_dmul+0x19c>
  406924:	ea81 0103 	eor.w	r1, r1, r3
  406928:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40692c:	f04f 0000 	mov.w	r0, #0
  406930:	bd70      	pop	{r4, r5, r6, pc}
  406932:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406936:	bf06      	itte	eq
  406938:	4610      	moveq	r0, r2
  40693a:	4619      	moveq	r1, r3
  40693c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406940:	d019      	beq.n	406976 <__aeabi_dmul+0x24a>
  406942:	ea94 0f0c 	teq	r4, ip
  406946:	d102      	bne.n	40694e <__aeabi_dmul+0x222>
  406948:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  40694c:	d113      	bne.n	406976 <__aeabi_dmul+0x24a>
  40694e:	ea95 0f0c 	teq	r5, ip
  406952:	d105      	bne.n	406960 <__aeabi_dmul+0x234>
  406954:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  406958:	bf1c      	itt	ne
  40695a:	4610      	movne	r0, r2
  40695c:	4619      	movne	r1, r3
  40695e:	d10a      	bne.n	406976 <__aeabi_dmul+0x24a>
  406960:	ea81 0103 	eor.w	r1, r1, r3
  406964:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406968:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40696c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  406970:	f04f 0000 	mov.w	r0, #0
  406974:	bd70      	pop	{r4, r5, r6, pc}
  406976:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40697a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40697e:	bd70      	pop	{r4, r5, r6, pc}

00406980 <__aeabi_ddiv>:
  406980:	b570      	push	{r4, r5, r6, lr}
  406982:	f04f 0cff 	mov.w	ip, #255	; 0xff
  406986:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40698a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40698e:	bf1d      	ittte	ne
  406990:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  406994:	ea94 0f0c 	teqne	r4, ip
  406998:	ea95 0f0c 	teqne	r5, ip
  40699c:	f000 f8a7 	bleq	406aee <__aeabi_ddiv+0x16e>
  4069a0:	eba4 0405 	sub.w	r4, r4, r5
  4069a4:	ea81 0e03 	eor.w	lr, r1, r3
  4069a8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4069ac:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4069b0:	f000 8088 	beq.w	406ac4 <__aeabi_ddiv+0x144>
  4069b4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4069b8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4069bc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4069c0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4069c4:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4069c8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4069cc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4069d0:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4069d4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4069d8:	429d      	cmp	r5, r3
  4069da:	bf08      	it	eq
  4069dc:	4296      	cmpeq	r6, r2
  4069de:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4069e2:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4069e6:	d202      	bcs.n	4069ee <__aeabi_ddiv+0x6e>
  4069e8:	085b      	lsrs	r3, r3, #1
  4069ea:	ea4f 0232 	mov.w	r2, r2, rrx
  4069ee:	1ab6      	subs	r6, r6, r2
  4069f0:	eb65 0503 	sbc.w	r5, r5, r3
  4069f4:	085b      	lsrs	r3, r3, #1
  4069f6:	ea4f 0232 	mov.w	r2, r2, rrx
  4069fa:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4069fe:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  406a02:	ebb6 0e02 	subs.w	lr, r6, r2
  406a06:	eb75 0e03 	sbcs.w	lr, r5, r3
  406a0a:	bf22      	ittt	cs
  406a0c:	1ab6      	subcs	r6, r6, r2
  406a0e:	4675      	movcs	r5, lr
  406a10:	ea40 000c 	orrcs.w	r0, r0, ip
  406a14:	085b      	lsrs	r3, r3, #1
  406a16:	ea4f 0232 	mov.w	r2, r2, rrx
  406a1a:	ebb6 0e02 	subs.w	lr, r6, r2
  406a1e:	eb75 0e03 	sbcs.w	lr, r5, r3
  406a22:	bf22      	ittt	cs
  406a24:	1ab6      	subcs	r6, r6, r2
  406a26:	4675      	movcs	r5, lr
  406a28:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  406a2c:	085b      	lsrs	r3, r3, #1
  406a2e:	ea4f 0232 	mov.w	r2, r2, rrx
  406a32:	ebb6 0e02 	subs.w	lr, r6, r2
  406a36:	eb75 0e03 	sbcs.w	lr, r5, r3
  406a3a:	bf22      	ittt	cs
  406a3c:	1ab6      	subcs	r6, r6, r2
  406a3e:	4675      	movcs	r5, lr
  406a40:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  406a44:	085b      	lsrs	r3, r3, #1
  406a46:	ea4f 0232 	mov.w	r2, r2, rrx
  406a4a:	ebb6 0e02 	subs.w	lr, r6, r2
  406a4e:	eb75 0e03 	sbcs.w	lr, r5, r3
  406a52:	bf22      	ittt	cs
  406a54:	1ab6      	subcs	r6, r6, r2
  406a56:	4675      	movcs	r5, lr
  406a58:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  406a5c:	ea55 0e06 	orrs.w	lr, r5, r6
  406a60:	d018      	beq.n	406a94 <__aeabi_ddiv+0x114>
  406a62:	ea4f 1505 	mov.w	r5, r5, lsl #4
  406a66:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  406a6a:	ea4f 1606 	mov.w	r6, r6, lsl #4
  406a6e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  406a72:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  406a76:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  406a7a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  406a7e:	d1c0      	bne.n	406a02 <__aeabi_ddiv+0x82>
  406a80:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406a84:	d10b      	bne.n	406a9e <__aeabi_ddiv+0x11e>
  406a86:	ea41 0100 	orr.w	r1, r1, r0
  406a8a:	f04f 0000 	mov.w	r0, #0
  406a8e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  406a92:	e7b6      	b.n	406a02 <__aeabi_ddiv+0x82>
  406a94:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406a98:	bf04      	itt	eq
  406a9a:	4301      	orreq	r1, r0
  406a9c:	2000      	moveq	r0, #0
  406a9e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  406aa2:	bf88      	it	hi
  406aa4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  406aa8:	f63f aeaf 	bhi.w	40680a <__aeabi_dmul+0xde>
  406aac:	ebb5 0c03 	subs.w	ip, r5, r3
  406ab0:	bf04      	itt	eq
  406ab2:	ebb6 0c02 	subseq.w	ip, r6, r2
  406ab6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  406aba:	f150 0000 	adcs.w	r0, r0, #0
  406abe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  406ac2:	bd70      	pop	{r4, r5, r6, pc}
  406ac4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  406ac8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  406acc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  406ad0:	bfc2      	ittt	gt
  406ad2:	ebd4 050c 	rsbsgt	r5, r4, ip
  406ad6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  406ada:	bd70      	popgt	{r4, r5, r6, pc}
  406adc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406ae0:	f04f 0e00 	mov.w	lr, #0
  406ae4:	3c01      	subs	r4, #1
  406ae6:	e690      	b.n	40680a <__aeabi_dmul+0xde>
  406ae8:	ea45 0e06 	orr.w	lr, r5, r6
  406aec:	e68d      	b.n	40680a <__aeabi_dmul+0xde>
  406aee:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  406af2:	ea94 0f0c 	teq	r4, ip
  406af6:	bf08      	it	eq
  406af8:	ea95 0f0c 	teqeq	r5, ip
  406afc:	f43f af3b 	beq.w	406976 <__aeabi_dmul+0x24a>
  406b00:	ea94 0f0c 	teq	r4, ip
  406b04:	d10a      	bne.n	406b1c <__aeabi_ddiv+0x19c>
  406b06:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  406b0a:	f47f af34 	bne.w	406976 <__aeabi_dmul+0x24a>
  406b0e:	ea95 0f0c 	teq	r5, ip
  406b12:	f47f af25 	bne.w	406960 <__aeabi_dmul+0x234>
  406b16:	4610      	mov	r0, r2
  406b18:	4619      	mov	r1, r3
  406b1a:	e72c      	b.n	406976 <__aeabi_dmul+0x24a>
  406b1c:	ea95 0f0c 	teq	r5, ip
  406b20:	d106      	bne.n	406b30 <__aeabi_ddiv+0x1b0>
  406b22:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  406b26:	f43f aefd 	beq.w	406924 <__aeabi_dmul+0x1f8>
  406b2a:	4610      	mov	r0, r2
  406b2c:	4619      	mov	r1, r3
  406b2e:	e722      	b.n	406976 <__aeabi_dmul+0x24a>
  406b30:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406b34:	bf18      	it	ne
  406b36:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406b3a:	f47f aec5 	bne.w	4068c8 <__aeabi_dmul+0x19c>
  406b3e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  406b42:	f47f af0d 	bne.w	406960 <__aeabi_dmul+0x234>
  406b46:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  406b4a:	f47f aeeb 	bne.w	406924 <__aeabi_dmul+0x1f8>
  406b4e:	e712      	b.n	406976 <__aeabi_dmul+0x24a>

00406b50 <__gedf2>:
  406b50:	f04f 3cff 	mov.w	ip, #4294967295
  406b54:	e006      	b.n	406b64 <__cmpdf2+0x4>
  406b56:	bf00      	nop

00406b58 <__ledf2>:
  406b58:	f04f 0c01 	mov.w	ip, #1
  406b5c:	e002      	b.n	406b64 <__cmpdf2+0x4>
  406b5e:	bf00      	nop

00406b60 <__cmpdf2>:
  406b60:	f04f 0c01 	mov.w	ip, #1
  406b64:	f84d cd04 	str.w	ip, [sp, #-4]!
  406b68:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406b6c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406b70:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406b74:	bf18      	it	ne
  406b76:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  406b7a:	d01b      	beq.n	406bb4 <__cmpdf2+0x54>
  406b7c:	b001      	add	sp, #4
  406b7e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  406b82:	bf0c      	ite	eq
  406b84:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  406b88:	ea91 0f03 	teqne	r1, r3
  406b8c:	bf02      	ittt	eq
  406b8e:	ea90 0f02 	teqeq	r0, r2
  406b92:	2000      	moveq	r0, #0
  406b94:	4770      	bxeq	lr
  406b96:	f110 0f00 	cmn.w	r0, #0
  406b9a:	ea91 0f03 	teq	r1, r3
  406b9e:	bf58      	it	pl
  406ba0:	4299      	cmppl	r1, r3
  406ba2:	bf08      	it	eq
  406ba4:	4290      	cmpeq	r0, r2
  406ba6:	bf2c      	ite	cs
  406ba8:	17d8      	asrcs	r0, r3, #31
  406baa:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  406bae:	f040 0001 	orr.w	r0, r0, #1
  406bb2:	4770      	bx	lr
  406bb4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406bb8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406bbc:	d102      	bne.n	406bc4 <__cmpdf2+0x64>
  406bbe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  406bc2:	d107      	bne.n	406bd4 <__cmpdf2+0x74>
  406bc4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406bc8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406bcc:	d1d6      	bne.n	406b7c <__cmpdf2+0x1c>
  406bce:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406bd2:	d0d3      	beq.n	406b7c <__cmpdf2+0x1c>
  406bd4:	f85d 0b04 	ldr.w	r0, [sp], #4
  406bd8:	4770      	bx	lr
  406bda:	bf00      	nop

00406bdc <__aeabi_cdrcmple>:
  406bdc:	4684      	mov	ip, r0
  406bde:	4610      	mov	r0, r2
  406be0:	4662      	mov	r2, ip
  406be2:	468c      	mov	ip, r1
  406be4:	4619      	mov	r1, r3
  406be6:	4663      	mov	r3, ip
  406be8:	e000      	b.n	406bec <__aeabi_cdcmpeq>
  406bea:	bf00      	nop

00406bec <__aeabi_cdcmpeq>:
  406bec:	b501      	push	{r0, lr}
  406bee:	f7ff ffb7 	bl	406b60 <__cmpdf2>
  406bf2:	2800      	cmp	r0, #0
  406bf4:	bf48      	it	mi
  406bf6:	f110 0f00 	cmnmi.w	r0, #0
  406bfa:	bd01      	pop	{r0, pc}

00406bfc <__aeabi_dcmpeq>:
  406bfc:	f84d ed08 	str.w	lr, [sp, #-8]!
  406c00:	f7ff fff4 	bl	406bec <__aeabi_cdcmpeq>
  406c04:	bf0c      	ite	eq
  406c06:	2001      	moveq	r0, #1
  406c08:	2000      	movne	r0, #0
  406c0a:	f85d fb08 	ldr.w	pc, [sp], #8
  406c0e:	bf00      	nop

00406c10 <__aeabi_dcmplt>:
  406c10:	f84d ed08 	str.w	lr, [sp, #-8]!
  406c14:	f7ff ffea 	bl	406bec <__aeabi_cdcmpeq>
  406c18:	bf34      	ite	cc
  406c1a:	2001      	movcc	r0, #1
  406c1c:	2000      	movcs	r0, #0
  406c1e:	f85d fb08 	ldr.w	pc, [sp], #8
  406c22:	bf00      	nop

00406c24 <__aeabi_dcmple>:
  406c24:	f84d ed08 	str.w	lr, [sp, #-8]!
  406c28:	f7ff ffe0 	bl	406bec <__aeabi_cdcmpeq>
  406c2c:	bf94      	ite	ls
  406c2e:	2001      	movls	r0, #1
  406c30:	2000      	movhi	r0, #0
  406c32:	f85d fb08 	ldr.w	pc, [sp], #8
  406c36:	bf00      	nop

00406c38 <__aeabi_dcmpge>:
  406c38:	f84d ed08 	str.w	lr, [sp, #-8]!
  406c3c:	f7ff ffce 	bl	406bdc <__aeabi_cdrcmple>
  406c40:	bf94      	ite	ls
  406c42:	2001      	movls	r0, #1
  406c44:	2000      	movhi	r0, #0
  406c46:	f85d fb08 	ldr.w	pc, [sp], #8
  406c4a:	bf00      	nop

00406c4c <__aeabi_dcmpgt>:
  406c4c:	f84d ed08 	str.w	lr, [sp, #-8]!
  406c50:	f7ff ffc4 	bl	406bdc <__aeabi_cdrcmple>
  406c54:	bf34      	ite	cc
  406c56:	2001      	movcc	r0, #1
  406c58:	2000      	movcs	r0, #0
  406c5a:	f85d fb08 	ldr.w	pc, [sp], #8
  406c5e:	bf00      	nop

00406c60 <__aeabi_dcmpun>:
  406c60:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406c64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406c68:	d102      	bne.n	406c70 <__aeabi_dcmpun+0x10>
  406c6a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  406c6e:	d10a      	bne.n	406c86 <__aeabi_dcmpun+0x26>
  406c70:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406c74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406c78:	d102      	bne.n	406c80 <__aeabi_dcmpun+0x20>
  406c7a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406c7e:	d102      	bne.n	406c86 <__aeabi_dcmpun+0x26>
  406c80:	f04f 0000 	mov.w	r0, #0
  406c84:	4770      	bx	lr
  406c86:	f04f 0001 	mov.w	r0, #1
  406c8a:	4770      	bx	lr

00406c8c <__aeabi_d2iz>:
  406c8c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  406c90:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  406c94:	d215      	bcs.n	406cc2 <__aeabi_d2iz+0x36>
  406c96:	d511      	bpl.n	406cbc <__aeabi_d2iz+0x30>
  406c98:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  406c9c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  406ca0:	d912      	bls.n	406cc8 <__aeabi_d2iz+0x3c>
  406ca2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  406ca6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  406caa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  406cae:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  406cb2:	fa23 f002 	lsr.w	r0, r3, r2
  406cb6:	bf18      	it	ne
  406cb8:	4240      	negne	r0, r0
  406cba:	4770      	bx	lr
  406cbc:	f04f 0000 	mov.w	r0, #0
  406cc0:	4770      	bx	lr
  406cc2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  406cc6:	d105      	bne.n	406cd4 <__aeabi_d2iz+0x48>
  406cc8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  406ccc:	bf08      	it	eq
  406cce:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  406cd2:	4770      	bx	lr
  406cd4:	f04f 0000 	mov.w	r0, #0
  406cd8:	4770      	bx	lr
  406cda:	bf00      	nop

00406cdc <__aeabi_uldivmod>:
  406cdc:	b953      	cbnz	r3, 406cf4 <__aeabi_uldivmod+0x18>
  406cde:	b94a      	cbnz	r2, 406cf4 <__aeabi_uldivmod+0x18>
  406ce0:	2900      	cmp	r1, #0
  406ce2:	bf08      	it	eq
  406ce4:	2800      	cmpeq	r0, #0
  406ce6:	bf1c      	itt	ne
  406ce8:	f04f 31ff 	movne.w	r1, #4294967295
  406cec:	f04f 30ff 	movne.w	r0, #4294967295
  406cf0:	f000 b97a 	b.w	406fe8 <__aeabi_idiv0>
  406cf4:	f1ad 0c08 	sub.w	ip, sp, #8
  406cf8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  406cfc:	f000 f806 	bl	406d0c <__udivmoddi4>
  406d00:	f8dd e004 	ldr.w	lr, [sp, #4]
  406d04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406d08:	b004      	add	sp, #16
  406d0a:	4770      	bx	lr

00406d0c <__udivmoddi4>:
  406d0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406d10:	468c      	mov	ip, r1
  406d12:	460d      	mov	r5, r1
  406d14:	4604      	mov	r4, r0
  406d16:	9e08      	ldr	r6, [sp, #32]
  406d18:	2b00      	cmp	r3, #0
  406d1a:	d151      	bne.n	406dc0 <__udivmoddi4+0xb4>
  406d1c:	428a      	cmp	r2, r1
  406d1e:	4617      	mov	r7, r2
  406d20:	d96d      	bls.n	406dfe <__udivmoddi4+0xf2>
  406d22:	fab2 fe82 	clz	lr, r2
  406d26:	f1be 0f00 	cmp.w	lr, #0
  406d2a:	d00b      	beq.n	406d44 <__udivmoddi4+0x38>
  406d2c:	f1ce 0c20 	rsb	ip, lr, #32
  406d30:	fa01 f50e 	lsl.w	r5, r1, lr
  406d34:	fa20 fc0c 	lsr.w	ip, r0, ip
  406d38:	fa02 f70e 	lsl.w	r7, r2, lr
  406d3c:	ea4c 0c05 	orr.w	ip, ip, r5
  406d40:	fa00 f40e 	lsl.w	r4, r0, lr
  406d44:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  406d48:	0c25      	lsrs	r5, r4, #16
  406d4a:	fbbc f8fa 	udiv	r8, ip, sl
  406d4e:	fa1f f987 	uxth.w	r9, r7
  406d52:	fb0a cc18 	mls	ip, sl, r8, ip
  406d56:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  406d5a:	fb08 f309 	mul.w	r3, r8, r9
  406d5e:	42ab      	cmp	r3, r5
  406d60:	d90a      	bls.n	406d78 <__udivmoddi4+0x6c>
  406d62:	19ed      	adds	r5, r5, r7
  406d64:	f108 32ff 	add.w	r2, r8, #4294967295
  406d68:	f080 8123 	bcs.w	406fb2 <__udivmoddi4+0x2a6>
  406d6c:	42ab      	cmp	r3, r5
  406d6e:	f240 8120 	bls.w	406fb2 <__udivmoddi4+0x2a6>
  406d72:	f1a8 0802 	sub.w	r8, r8, #2
  406d76:	443d      	add	r5, r7
  406d78:	1aed      	subs	r5, r5, r3
  406d7a:	b2a4      	uxth	r4, r4
  406d7c:	fbb5 f0fa 	udiv	r0, r5, sl
  406d80:	fb0a 5510 	mls	r5, sl, r0, r5
  406d84:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  406d88:	fb00 f909 	mul.w	r9, r0, r9
  406d8c:	45a1      	cmp	r9, r4
  406d8e:	d909      	bls.n	406da4 <__udivmoddi4+0x98>
  406d90:	19e4      	adds	r4, r4, r7
  406d92:	f100 33ff 	add.w	r3, r0, #4294967295
  406d96:	f080 810a 	bcs.w	406fae <__udivmoddi4+0x2a2>
  406d9a:	45a1      	cmp	r9, r4
  406d9c:	f240 8107 	bls.w	406fae <__udivmoddi4+0x2a2>
  406da0:	3802      	subs	r0, #2
  406da2:	443c      	add	r4, r7
  406da4:	eba4 0409 	sub.w	r4, r4, r9
  406da8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406dac:	2100      	movs	r1, #0
  406dae:	2e00      	cmp	r6, #0
  406db0:	d061      	beq.n	406e76 <__udivmoddi4+0x16a>
  406db2:	fa24 f40e 	lsr.w	r4, r4, lr
  406db6:	2300      	movs	r3, #0
  406db8:	6034      	str	r4, [r6, #0]
  406dba:	6073      	str	r3, [r6, #4]
  406dbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406dc0:	428b      	cmp	r3, r1
  406dc2:	d907      	bls.n	406dd4 <__udivmoddi4+0xc8>
  406dc4:	2e00      	cmp	r6, #0
  406dc6:	d054      	beq.n	406e72 <__udivmoddi4+0x166>
  406dc8:	2100      	movs	r1, #0
  406dca:	e886 0021 	stmia.w	r6, {r0, r5}
  406dce:	4608      	mov	r0, r1
  406dd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406dd4:	fab3 f183 	clz	r1, r3
  406dd8:	2900      	cmp	r1, #0
  406dda:	f040 808e 	bne.w	406efa <__udivmoddi4+0x1ee>
  406dde:	42ab      	cmp	r3, r5
  406de0:	d302      	bcc.n	406de8 <__udivmoddi4+0xdc>
  406de2:	4282      	cmp	r2, r0
  406de4:	f200 80fa 	bhi.w	406fdc <__udivmoddi4+0x2d0>
  406de8:	1a84      	subs	r4, r0, r2
  406dea:	eb65 0503 	sbc.w	r5, r5, r3
  406dee:	2001      	movs	r0, #1
  406df0:	46ac      	mov	ip, r5
  406df2:	2e00      	cmp	r6, #0
  406df4:	d03f      	beq.n	406e76 <__udivmoddi4+0x16a>
  406df6:	e886 1010 	stmia.w	r6, {r4, ip}
  406dfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406dfe:	b912      	cbnz	r2, 406e06 <__udivmoddi4+0xfa>
  406e00:	2701      	movs	r7, #1
  406e02:	fbb7 f7f2 	udiv	r7, r7, r2
  406e06:	fab7 fe87 	clz	lr, r7
  406e0a:	f1be 0f00 	cmp.w	lr, #0
  406e0e:	d134      	bne.n	406e7a <__udivmoddi4+0x16e>
  406e10:	1beb      	subs	r3, r5, r7
  406e12:	0c3a      	lsrs	r2, r7, #16
  406e14:	fa1f fc87 	uxth.w	ip, r7
  406e18:	2101      	movs	r1, #1
  406e1a:	fbb3 f8f2 	udiv	r8, r3, r2
  406e1e:	0c25      	lsrs	r5, r4, #16
  406e20:	fb02 3318 	mls	r3, r2, r8, r3
  406e24:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  406e28:	fb0c f308 	mul.w	r3, ip, r8
  406e2c:	42ab      	cmp	r3, r5
  406e2e:	d907      	bls.n	406e40 <__udivmoddi4+0x134>
  406e30:	19ed      	adds	r5, r5, r7
  406e32:	f108 30ff 	add.w	r0, r8, #4294967295
  406e36:	d202      	bcs.n	406e3e <__udivmoddi4+0x132>
  406e38:	42ab      	cmp	r3, r5
  406e3a:	f200 80d1 	bhi.w	406fe0 <__udivmoddi4+0x2d4>
  406e3e:	4680      	mov	r8, r0
  406e40:	1aed      	subs	r5, r5, r3
  406e42:	b2a3      	uxth	r3, r4
  406e44:	fbb5 f0f2 	udiv	r0, r5, r2
  406e48:	fb02 5510 	mls	r5, r2, r0, r5
  406e4c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  406e50:	fb0c fc00 	mul.w	ip, ip, r0
  406e54:	45a4      	cmp	ip, r4
  406e56:	d907      	bls.n	406e68 <__udivmoddi4+0x15c>
  406e58:	19e4      	adds	r4, r4, r7
  406e5a:	f100 33ff 	add.w	r3, r0, #4294967295
  406e5e:	d202      	bcs.n	406e66 <__udivmoddi4+0x15a>
  406e60:	45a4      	cmp	ip, r4
  406e62:	f200 80b8 	bhi.w	406fd6 <__udivmoddi4+0x2ca>
  406e66:	4618      	mov	r0, r3
  406e68:	eba4 040c 	sub.w	r4, r4, ip
  406e6c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406e70:	e79d      	b.n	406dae <__udivmoddi4+0xa2>
  406e72:	4631      	mov	r1, r6
  406e74:	4630      	mov	r0, r6
  406e76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406e7a:	f1ce 0420 	rsb	r4, lr, #32
  406e7e:	fa05 f30e 	lsl.w	r3, r5, lr
  406e82:	fa07 f70e 	lsl.w	r7, r7, lr
  406e86:	fa20 f804 	lsr.w	r8, r0, r4
  406e8a:	0c3a      	lsrs	r2, r7, #16
  406e8c:	fa25 f404 	lsr.w	r4, r5, r4
  406e90:	ea48 0803 	orr.w	r8, r8, r3
  406e94:	fbb4 f1f2 	udiv	r1, r4, r2
  406e98:	ea4f 4518 	mov.w	r5, r8, lsr #16
  406e9c:	fb02 4411 	mls	r4, r2, r1, r4
  406ea0:	fa1f fc87 	uxth.w	ip, r7
  406ea4:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  406ea8:	fb01 f30c 	mul.w	r3, r1, ip
  406eac:	42ab      	cmp	r3, r5
  406eae:	fa00 f40e 	lsl.w	r4, r0, lr
  406eb2:	d909      	bls.n	406ec8 <__udivmoddi4+0x1bc>
  406eb4:	19ed      	adds	r5, r5, r7
  406eb6:	f101 30ff 	add.w	r0, r1, #4294967295
  406eba:	f080 808a 	bcs.w	406fd2 <__udivmoddi4+0x2c6>
  406ebe:	42ab      	cmp	r3, r5
  406ec0:	f240 8087 	bls.w	406fd2 <__udivmoddi4+0x2c6>
  406ec4:	3902      	subs	r1, #2
  406ec6:	443d      	add	r5, r7
  406ec8:	1aeb      	subs	r3, r5, r3
  406eca:	fa1f f588 	uxth.w	r5, r8
  406ece:	fbb3 f0f2 	udiv	r0, r3, r2
  406ed2:	fb02 3310 	mls	r3, r2, r0, r3
  406ed6:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  406eda:	fb00 f30c 	mul.w	r3, r0, ip
  406ede:	42ab      	cmp	r3, r5
  406ee0:	d907      	bls.n	406ef2 <__udivmoddi4+0x1e6>
  406ee2:	19ed      	adds	r5, r5, r7
  406ee4:	f100 38ff 	add.w	r8, r0, #4294967295
  406ee8:	d26f      	bcs.n	406fca <__udivmoddi4+0x2be>
  406eea:	42ab      	cmp	r3, r5
  406eec:	d96d      	bls.n	406fca <__udivmoddi4+0x2be>
  406eee:	3802      	subs	r0, #2
  406ef0:	443d      	add	r5, r7
  406ef2:	1aeb      	subs	r3, r5, r3
  406ef4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  406ef8:	e78f      	b.n	406e1a <__udivmoddi4+0x10e>
  406efa:	f1c1 0720 	rsb	r7, r1, #32
  406efe:	fa22 f807 	lsr.w	r8, r2, r7
  406f02:	408b      	lsls	r3, r1
  406f04:	fa05 f401 	lsl.w	r4, r5, r1
  406f08:	ea48 0303 	orr.w	r3, r8, r3
  406f0c:	fa20 fe07 	lsr.w	lr, r0, r7
  406f10:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  406f14:	40fd      	lsrs	r5, r7
  406f16:	ea4e 0e04 	orr.w	lr, lr, r4
  406f1a:	fbb5 f9fc 	udiv	r9, r5, ip
  406f1e:	ea4f 441e 	mov.w	r4, lr, lsr #16
  406f22:	fb0c 5519 	mls	r5, ip, r9, r5
  406f26:	fa1f f883 	uxth.w	r8, r3
  406f2a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  406f2e:	fb09 f408 	mul.w	r4, r9, r8
  406f32:	42ac      	cmp	r4, r5
  406f34:	fa02 f201 	lsl.w	r2, r2, r1
  406f38:	fa00 fa01 	lsl.w	sl, r0, r1
  406f3c:	d908      	bls.n	406f50 <__udivmoddi4+0x244>
  406f3e:	18ed      	adds	r5, r5, r3
  406f40:	f109 30ff 	add.w	r0, r9, #4294967295
  406f44:	d243      	bcs.n	406fce <__udivmoddi4+0x2c2>
  406f46:	42ac      	cmp	r4, r5
  406f48:	d941      	bls.n	406fce <__udivmoddi4+0x2c2>
  406f4a:	f1a9 0902 	sub.w	r9, r9, #2
  406f4e:	441d      	add	r5, r3
  406f50:	1b2d      	subs	r5, r5, r4
  406f52:	fa1f fe8e 	uxth.w	lr, lr
  406f56:	fbb5 f0fc 	udiv	r0, r5, ip
  406f5a:	fb0c 5510 	mls	r5, ip, r0, r5
  406f5e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  406f62:	fb00 f808 	mul.w	r8, r0, r8
  406f66:	45a0      	cmp	r8, r4
  406f68:	d907      	bls.n	406f7a <__udivmoddi4+0x26e>
  406f6a:	18e4      	adds	r4, r4, r3
  406f6c:	f100 35ff 	add.w	r5, r0, #4294967295
  406f70:	d229      	bcs.n	406fc6 <__udivmoddi4+0x2ba>
  406f72:	45a0      	cmp	r8, r4
  406f74:	d927      	bls.n	406fc6 <__udivmoddi4+0x2ba>
  406f76:	3802      	subs	r0, #2
  406f78:	441c      	add	r4, r3
  406f7a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  406f7e:	eba4 0408 	sub.w	r4, r4, r8
  406f82:	fba0 8902 	umull	r8, r9, r0, r2
  406f86:	454c      	cmp	r4, r9
  406f88:	46c6      	mov	lr, r8
  406f8a:	464d      	mov	r5, r9
  406f8c:	d315      	bcc.n	406fba <__udivmoddi4+0x2ae>
  406f8e:	d012      	beq.n	406fb6 <__udivmoddi4+0x2aa>
  406f90:	b156      	cbz	r6, 406fa8 <__udivmoddi4+0x29c>
  406f92:	ebba 030e 	subs.w	r3, sl, lr
  406f96:	eb64 0405 	sbc.w	r4, r4, r5
  406f9a:	fa04 f707 	lsl.w	r7, r4, r7
  406f9e:	40cb      	lsrs	r3, r1
  406fa0:	431f      	orrs	r7, r3
  406fa2:	40cc      	lsrs	r4, r1
  406fa4:	6037      	str	r7, [r6, #0]
  406fa6:	6074      	str	r4, [r6, #4]
  406fa8:	2100      	movs	r1, #0
  406faa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406fae:	4618      	mov	r0, r3
  406fb0:	e6f8      	b.n	406da4 <__udivmoddi4+0x98>
  406fb2:	4690      	mov	r8, r2
  406fb4:	e6e0      	b.n	406d78 <__udivmoddi4+0x6c>
  406fb6:	45c2      	cmp	sl, r8
  406fb8:	d2ea      	bcs.n	406f90 <__udivmoddi4+0x284>
  406fba:	ebb8 0e02 	subs.w	lr, r8, r2
  406fbe:	eb69 0503 	sbc.w	r5, r9, r3
  406fc2:	3801      	subs	r0, #1
  406fc4:	e7e4      	b.n	406f90 <__udivmoddi4+0x284>
  406fc6:	4628      	mov	r0, r5
  406fc8:	e7d7      	b.n	406f7a <__udivmoddi4+0x26e>
  406fca:	4640      	mov	r0, r8
  406fcc:	e791      	b.n	406ef2 <__udivmoddi4+0x1e6>
  406fce:	4681      	mov	r9, r0
  406fd0:	e7be      	b.n	406f50 <__udivmoddi4+0x244>
  406fd2:	4601      	mov	r1, r0
  406fd4:	e778      	b.n	406ec8 <__udivmoddi4+0x1bc>
  406fd6:	3802      	subs	r0, #2
  406fd8:	443c      	add	r4, r7
  406fda:	e745      	b.n	406e68 <__udivmoddi4+0x15c>
  406fdc:	4608      	mov	r0, r1
  406fde:	e708      	b.n	406df2 <__udivmoddi4+0xe6>
  406fe0:	f1a8 0802 	sub.w	r8, r8, #2
  406fe4:	443d      	add	r5, r7
  406fe6:	e72b      	b.n	406e40 <__udivmoddi4+0x134>

00406fe8 <__aeabi_idiv0>:
  406fe8:	4770      	bx	lr
  406fea:	bf00      	nop
  406fec:	0000005b 	.word	0x0000005b
  406ff0:	0000205d 	.word	0x0000205d
  406ff4:	00000a0d 	.word	0x00000a0d
  406ff8:	00005441 	.word	0x00005441
  406ffc:	522b5441 	.word	0x522b5441
  407000:	54455345 	.word	0x54455345
  407004:	00000000 	.word	0x00000000
  407008:	4e2b5441 	.word	0x4e2b5441
  40700c:	43454d41 	.word	0x43454d41
  407010:	6e65696c 	.word	0x6e65696c
  407014:	00000074 	.word	0x00000074
  407018:	30316d68 	.word	0x30316d68
  40701c:	696c635f 	.word	0x696c635f
  407020:	5f746e65 	.word	0x5f746e65
  407024:	74696e69 	.word	0x74696e69
  407028:	00000000 	.word	0x00000000
  40702c:	492b5441 	.word	0x492b5441
  407030:	31454d4d 	.word	0x31454d4d
  407034:	00000000 	.word	0x00000000
  407038:	522b5441 	.word	0x522b5441
  40703c:	31454c4f 	.word	0x31454c4f
  407040:	00000000 	.word	0x00000000
  407044:	442b5441 	.word	0x442b5441
  407048:	3f435349 	.word	0x3f435349
  40704c:	00000000 	.word	0x00000000
  407050:	432b5441 	.word	0x432b5441
  407054:	34444e4f 	.word	0x34444e4f
  407058:	39333633 	.word	0x39333633
  40705c:	44423844 	.word	0x44423844
  407060:	00004431 	.word	0x00004431
  407064:	6f636e65 	.word	0x6f636e65
  407068:	50726564 	.word	0x50726564
  40706c:	6f43736f 	.word	0x6f43736f
  407070:	20746e75 	.word	0x20746e75
  407074:	0a206425 	.word	0x0a206425
  407078:	00000000 	.word	0x00000000
  40707c:	646e616d 	.word	0x646e616d
  407080:	6f646e61 	.word	0x6f646e61
  407084:	0d2e2e2e 	.word	0x0d2e2e2e
  407088:	0000000a 	.word	0x0000000a
  40708c:	64252076 	.word	0x64252076
  407090:	00000a20 	.word	0x00000a20
  407094:	6f636e65 	.word	0x6f636e65
  407098:	00726564 	.word	0x00726564
  40709c:	64252069 	.word	0x64252069
  4070a0:	00000a20 	.word	0x00000a20
  4070a4:	646e616d 	.word	0x646e616d
  4070a8:	6f646e61 	.word	0x6f646e61
  4070ac:	736e6920 	.word	0x736e6920
  4070b0:	63757274 	.word	0x63757274
  4070b4:	64206f61 	.word	0x64206f61
  4070b8:	6f622065 	.word	0x6f622065
  4070bc:	006f6174 	.word	0x006f6174
  4070c0:	63696e49 	.word	0x63696e49
  4070c4:	696c6169 	.word	0x696c6169
  4070c8:	646e617a 	.word	0x646e617a
  4070cc:	2e2e2e6f 	.word	0x2e2e2e6f
  4070d0:	00000a0d 	.word	0x00000a0d
  4070d4:	666e6f43 	.word	0x666e6f43
  4070d8:	48206769 	.word	0x48206769
  4070dc:	20353043 	.word	0x20353043
  4070e0:	65696c43 	.word	0x65696c43
  4070e4:	2e2e746e 	.word	0x2e2e746e
  4070e8:	000a0d2e 	.word	0x000a0d2e

004070ec <_global_impure_ptr>:
  4070ec:	20400010 00464e49 00666e69 004e414e     ..@ INF.inf.NAN.
  4070fc:	006e616e 33323130 37363534 42413938     nan.0123456789AB
  40710c:	46454443 00000000 33323130 37363534     CDEF....01234567
  40711c:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  40712c:	0000296c 00000030                       l)..0...

00407134 <blanks.7223>:
  407134:	20202020 20202020 20202020 20202020                     

00407144 <zeroes.7224>:
  407144:	30303030 30303030 30303030 30303030     0000000000000000
  407154:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  407164:	00000000                                ....

00407168 <__mprec_bigtens>:
  407168:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  407178:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  407188:	7f73bf3c 75154fdd                       <.s..O.u

00407190 <__mprec_tens>:
  407190:	00000000 3ff00000 00000000 40240000     .......?......$@
  4071a0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  4071b0:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  4071c0:	00000000 412e8480 00000000 416312d0     .......A......cA
  4071d0:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  4071e0:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  4071f0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  407200:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  407210:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  407220:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  407230:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  407240:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  407250:	79d99db4 44ea7843                       ...yCx.D

00407258 <p05.6055>:
  407258:	00000005 00000019 0000007d 00000043     ........}...C...
  407268:	49534f50 00000058 0000002e              POSIX.......

00407274 <_ctype_>:
  407274:	20202000 20202020 28282020 20282828     .         ((((( 
  407284:	20202020 20202020 20202020 20202020                     
  407294:	10108820 10101010 10101010 10101010      ...............
  4072a4:	04040410 04040404 10040404 10101010     ................
  4072b4:	41411010 41414141 01010101 01010101     ..AAAAAA........
  4072c4:	01010101 01010101 01010101 10101010     ................
  4072d4:	42421010 42424242 02020202 02020202     ..BBBBBB........
  4072e4:	02020202 02020202 02020202 10101010     ................
  4072f4:	00000020 00000000 00000000 00000000      ...............
	...

00407378 <_init>:
  407378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40737a:	bf00      	nop
  40737c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40737e:	bc08      	pop	{r3}
  407380:	469e      	mov	lr, r3
  407382:	4770      	bx	lr

00407384 <__init_array_start>:
  407384:	00403d79 	.word	0x00403d79

00407388 <__frame_dummy_init_array_entry>:
  407388:	00400165                                e.@.

0040738c <_fini>:
  40738c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40738e:	bf00      	nop
  407390:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407392:	bc08      	pop	{r3}
  407394:	469e      	mov	lr, r3
  407396:	4770      	bx	lr

00407398 <__fini_array_start>:
  407398:	00400141 	.word	0x00400141
