irun(64): 15.20-s051: (c) Copyright 1995-2018 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s051: Started on Feb 11, 2019 at 02:36:21 IST
irun
	-access +rwc
	-f compile_list.f
		./../../RTL/grant_arbiter.sv
		./../../RTL/rate_limiter_16to8.sv
		./../../RTL/sch_ctrl_fsm.sv
		./../../RTL/scheduler_reg_config.sv
		./../UVME/uvm_pkg/test_pkg.sv
		./../UVME/top/ulss_top.sv
		./../UVME/top/ulss_interface.sv
	-uvmhome CDNS-1.1d
	+UVM_TESTNAME=reset_test
Recompiling... reason: file '../UVME/agent/ulss_driver.sv' is newer than expected.
	expected: Mon Feb 11 02:30:12 2019
	actual:   Mon Feb 11 02:36:19 2019
Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /tools/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d
file: ./../UVME/uvm_pkg/test_pkg.sv
package test_pkg;
               |
ncvlog: *W,TSNSPK (./../UVME/uvm_pkg/test_pkg.sv,1|15): `timescale is not specified for the package.  The default timescale of 1ns/1ns will be assumed for this package.
	package worklib.test_pkg:sv
		errors: 0, warnings: 1
file: ./../UVME/top/ulss_top.sv
	module worklib.ulss_top:sv
		errors: 0, warnings: 0
file: ./../UVME/top/ulss_interface.sv
	interface worklib.ulss_interface:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		uvm_pkg
		cdns_uvmapi
		cdns_assert2uvm_pkg
		cdns_uvm_pkg
		test_pkg
		ulss_top
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.test_pkg:sv <0x04cde141>
			streams:   0, words:     0
		worklib.test_pkg:sv <0x2c1b4b0c>
			streams:  25, words: 30123
		worklib.ulss_top:sv <0x15f72a16>
			streams: 174, words: 157423
		worklib.uvm_pkg:sv <0x2a201d8f>
			streams:  24, words: 29008
		worklib.uvm_pkg:sv <0x2edc490d>
			streams: 308, words: 567793
		worklib.uvm_pkg:sv <0x3403e00d>
			streams:  24, words: 32099
		worklib.uvm_pkg:sv <0x3992d40c>
			streams: 219, words: 334167
		worklib.uvm_pkg:sv <0x4da97be9>
			streams:  68, words: 86306
		worklib.uvm_pkg:sv <0x5727f90f>
			streams:  24, words: 421105
		worklib.uvm_pkg:sv <0x61e56a3f>
			streams:  26, words: 50254
		worklib.uvm_pkg:sv <0x64152736>
			streams:  24, words: 27680
		worklib.uvm_pkg:sv <0x6a97625c>
			streams:  24, words: 32869
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                       Instances  Unique
		Modules:                       8       5
		Interfaces:                    1       1
		Verilog packages:              5       5
		Registers:                 14692   10698
		Scalar wires:                472       -
		Vectored wires:              298       -
		Named events:                  4      12
		Always blocks:               142      37
		Initial blocks:              288     158
		Parallel blocks:              44      45
		Cont. assignments:           312     117
		Pseudo assignments:          254     254
		Assertions:                    2       2
		SV Class declarations:       199     313
		SV Class specializations:    382     382
	Writing initial simulation snapshot: worklib.ulss_top:sv
Loading snapshot worklib.ulss_top:sv .................... Done
SVSEED default: 1
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
ncsim> source /tools/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> source /tools/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/additions/sv/files/tcl/uvm_sim.tcl
ncsim> run
----------------------------------------------------------------
CDNS-UVM-1.1d (15.20-s051)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test reset_test...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
--------------------------------------------------------------
Name                       Type                    Size  Value
--------------------------------------------------------------
uvm_test_top               reset_test              -     @2646
  env                      ulss_env                -     @2711
    ulss_agent             ulss_agent              -     @2759
      drv                  ulss_driver             -     @2793
        rsp_port           uvm_analysis_port       -     @2893
        seq_item_port      uvm_seq_item_pull_port  -     @2842
      mon                  ulss_monitor            -     @2924
        analysis_port      uvm_analysis_port       -     @3633
      sqr                  ulss_sequencer          -     @2955
        rsp_export         uvm_analysis_export     -     @3013
        seq_item_export    uvm_seq_item_pull_imp   -     @3561
        arbitration_queue  array                   0     -    
        lock_queue         array                   0     -    
        num_last_reqs      integral                32    'd1  
        num_last_rsps      integral                32    'd1  
--------------------------------------------------------------

UVM_INFO ./../UVME/tests/reset_test.sv(64) @ 0: uvm_test_top [uvm_test_top] it test first line
UVM_INFO ./../UVME/tests/reset_test.sv(66) @ 0: uvm_test_top [reset_test] inside the reset test
UVM_INFO ./../UVME/sequence/reset_sequence.sv(287) @ 0: uvm_test_top.env.ulss_agent.sqr@@reset_seq_2 [reset_sequence] Reset seq: inside body
ncsim: *W,NOCOND: Unique case violation:  Every case item expression was false.
            File: /home/vv2trainee39/Desktop/vidya/ulss/RTL/sch_ctrl_fsm.sv, line = 325, pos = 19
           Scope: ulss_top.dut.sch_ctrl_fsm_stream_3_inst
            Time: 0 FS + 137

ncsim: *W,NOCOND: Unique case violation:  Every case item expression was false.
            File: /home/vv2trainee39/Desktop/vidya/ulss/RTL/sch_ctrl_fsm.sv, line = 325, pos = 19
           Scope: ulss_top.dut.sch_ctrl_fsm_stream_2_inst
            Time: 0 FS + 137

ncsim: *W,NOCOND: Unique case violation:  Every case item expression was false.
            File: /home/vv2trainee39/Desktop/vidya/ulss/RTL/sch_ctrl_fsm.sv, line = 325, pos = 19
           Scope: ulss_top.dut.sch_ctrl_fsm_stream_1_inst
            Time: 0 FS + 137

ncsim: *W,NOCOND: Unique case violation:  Every case item expression was false.
            File: /home/vv2trainee39/Desktop/vidya/ulss/RTL/sch_ctrl_fsm.sv, line = 325, pos = 19
           Scope: ulss_top.dut.sch_ctrl_fsm_stream_0_inst
            Time: 0 FS + 137

ncsim: *W,NOCOND: Unique case violation:  Every case item expression was false.
            File: /home/vv2trainee39/Desktop/vidya/ulss/RTL/sch_ctrl_fsm.sv, line = 1546, pos = 19
           Scope: ulss_top.dut.sch_ctrl_fsm_stream_3_inst
            Time: 0 FS + 137

ncsim: *W,NOCOND: Unique case violation:  Every case item expression was false.
            File: /home/vv2trainee39/Desktop/vidya/ulss/RTL/sch_ctrl_fsm.sv, line = 1546, pos = 19
           Scope: ulss_top.dut.sch_ctrl_fsm_stream_2_inst
            Time: 0 FS + 137

ncsim: *W,NOCOND: Unique case violation:  Every case item expression was false.
            File: /home/vv2trainee39/Desktop/vidya/ulss/RTL/sch_ctrl_fsm.sv, line = 1546, pos = 19
           Scope: ulss_top.dut.sch_ctrl_fsm_stream_1_inst
            Time: 0 FS + 137

ncsim: *W,NOCOND: Unique case violation:  Every case item expression was false.
            File: /home/vv2trainee39/Desktop/vidya/ulss/RTL/sch_ctrl_fsm.sv, line = 1546, pos = 19
           Scope: ulss_top.dut.sch_ctrl_fsm_stream_0_inst
            Time: 0 FS + 137

ncsim: *W,NOCOND: Unique case violation:  Every case item expression was false.
            File: /home/vv2trainee39/Desktop/vidya/ulss/RTL/sch_ctrl_fsm.sv, line = 325, pos = 19
           Scope: ulss_top.dut.sch_ctrl_fsm_stream_3_inst
            Time: 2 NS + 3

ncsim: *W,NOCOND: Unique case violation:  Every case item expression was false.
            File: /home/vv2trainee39/Desktop/vidya/ulss/RTL/sch_ctrl_fsm.sv, line = 325, pos = 19
           Scope: ulss_top.dut.sch_ctrl_fsm_stream_2_inst
            Time: 2 NS + 3

ncsim: *W,NOCOND: Unique case violation:  Every case item expression was false.
            File: /home/vv2trainee39/Desktop/vidya/ulss/RTL/sch_ctrl_fsm.sv, line = 325, pos = 19
           Scope: ulss_top.dut.sch_ctrl_fsm_stream_1_inst
            Time: 2 NS + 3

ncsim: *W,NOCOND: Unique case violation:  Every case item expression was false.
            File: /home/vv2trainee39/Desktop/vidya/ulss/RTL/sch_ctrl_fsm.sv, line = 325, pos = 19
           Scope: ulss_top.dut.sch_ctrl_fsm_stream_0_inst
            Time: 2 NS + 3

tx.pck_str_empty_1=1
tx.pck_str_empty_0=1
tx.pck_str_empty_2=1
vif.pck_str_empty_1=1
vif.pck_str_empty_0=1
vif.pck_str_empty_2=1
vif.pck_str_empty_1=1
vif.pck_str_empty_0=1
vif.pck_str_empty_2=1
UVM_INFO ./../UVME/sequence/reset_sequence.sv(480) @ 14: uvm_test_top.env.ulss_agent.sqr@@reset_seq_2 [ULSS] Stream 0 packet sent
UVM_INFO ./../UVME/sequence/reset_sequence.sv(481) @ 14: uvm_test_top.env.ulss_agent.sqr@@reset_seq_2 [reset_sequence] Starting ULSS Sequence for Stream 0 Only
Reset signal is successfully generated in sequence=1
UVM_INFO ./../UVME/tests/reset_test.sv(81) @ 14: uvm_test_top [reset_test] reset scenario 2 is completed
ncsim: *W,NOCOND: Unique case violation:  Every case item expression was false.
            File: /home/vv2trainee39/Desktop/vidya/ulss/RTL/sch_ctrl_fsm.sv, line = 325, pos = 19
           Scope: ulss_top.dut.sch_ctrl_fsm_stream_0_inst
            Time: 14 NS + 12

vif.pck_str_empty_1=1
vif.pck_str_empty_0=1
vif.pck_str_empty_2=1
UVM_FATAL @ 22: uvm_test_top.env.ulss_agent.sqr [uvm_test_top.env.ulss_agent.sqr] Item_done() called with no outstanding requests. Each call to item_done() must be paired with a previous call to get_next_item().

--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :    8
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    1
** Report counts by id
[RNTST]     1
[ULSS]     1
[UVMTOP]     1
[reset_sequence]     2
[reset_test]     2
[uvm_test_top]     1
[uvm_test_top.env.ulss_agent.sqr]     1
Simulation complete via $finish(1) at time 22 NS + 1
/tools/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_report_object.svh:292     $finish;
ncsim> exit
TOOL:	irun(64)	15.20-s051: Exiting on Feb 11, 2019 at 02:36:25 IST  (total: 00:00:04)
