\subsection{tb\+\_\+behave Architecture Reference}
\label{classdiq2fifo__tb_1_1tb__behave}\index{tb\+\_\+behave@{tb\+\_\+behave}}


Collaboration diagram for tb\+\_\+behave\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=177pt]{d9/d45/classdiq2fifo__tb_1_1tb__behave__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf clock0}{\bfseries  (  )}
\item 
{\bf clock}{\bfseries  (  )}
\item 
{\bf res}{\bfseries  (  )}
\end{DoxyCompactItemize}
\subsubsection*{Constants}
 \begin{DoxyCompactItemize}
\item 
{\bf clk0\+\_\+period} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{.} \textcolor{vhdldigit}{25} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk1\+\_\+period} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{.} \textcolor{vhdldigit}{25} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf inst0\+\_\+mode} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+trxiqpulse} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+ddr\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+mimo\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+ch\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 10 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+fidm} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+\+D\+IQ} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+fsync} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+fifo\+\_\+wrreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+fifo\+\_\+wdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{47} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf inst0\+\_\+lms7002\+\_\+diq2}  {\bfseries entity lms7002\+\_\+diq2\+\_\+sim}   
\item 
{\bf inst1\+\_\+diq2fifo}  {\bfseries entity diq2fifo}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 22} of file {\bf diq2fifo\+\_\+tb.\+vhd}.



\subsubsection{Member Function Documentation}
\index{diq2fifo\+\_\+tb\+::tb\+\_\+behave@{diq2fifo\+\_\+tb\+::tb\+\_\+behave}!clock@{clock}}
\index{clock@{clock}!diq2fifo\+\_\+tb\+::tb\+\_\+behave@{diq2fifo\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clock}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} clock ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classdiq2fifo__tb_1_1tb__behave_af761a67e9d7ce9e23381088b6f2ae893}


Definition at line {\bf 57} of file {\bf diq2fifo\+\_\+tb.\+vhd}.

\index{diq2fifo\+\_\+tb\+::tb\+\_\+behave@{diq2fifo\+\_\+tb\+::tb\+\_\+behave}!clock0@{clock0}}
\index{clock0@{clock0}!diq2fifo\+\_\+tb\+::tb\+\_\+behave@{diq2fifo\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clock0}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} clock0 ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classdiq2fifo__tb_1_1tb__behave_a0ffcf9b3fa89917ed2b73a96f170b7ae}


Definition at line {\bf 51} of file {\bf diq2fifo\+\_\+tb.\+vhd}.

\index{diq2fifo\+\_\+tb\+::tb\+\_\+behave@{diq2fifo\+\_\+tb\+::tb\+\_\+behave}!res@{res}}
\index{res@{res}!diq2fifo\+\_\+tb\+::tb\+\_\+behave@{diq2fifo\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{res}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} res ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classdiq2fifo__tb_1_1tb__behave_ab0bd7560790c13b656fd58e17e35143e}


Definition at line {\bf 63} of file {\bf diq2fifo\+\_\+tb.\+vhd}.



\subsubsection{Member Data Documentation}
\index{diq2fifo\+\_\+tb\+::tb\+\_\+behave@{diq2fifo\+\_\+tb\+::tb\+\_\+behave}!clk0@{clk0}}
\index{clk0@{clk0}!diq2fifo\+\_\+tb\+::tb\+\_\+behave@{diq2fifo\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clk0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2fifo__tb_1_1tb__behave_a693d72741b9413130fe2d67511b642be}


Definition at line {\bf 46} of file {\bf diq2fifo\+\_\+tb.\+vhd}.

\index{diq2fifo\+\_\+tb\+::tb\+\_\+behave@{diq2fifo\+\_\+tb\+::tb\+\_\+behave}!clk0\+\_\+period@{clk0\+\_\+period}}
\index{clk0\+\_\+period@{clk0\+\_\+period}!diq2fifo\+\_\+tb\+::tb\+\_\+behave@{diq2fifo\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clk0\+\_\+period}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk0\+\_\+period} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{.} \textcolor{vhdldigit}{25} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classdiq2fifo__tb_1_1tb__behave_aeff8690ce469b1a2355a25018cf547fb}


Definition at line {\bf 24} of file {\bf diq2fifo\+\_\+tb.\+vhd}.

\index{diq2fifo\+\_\+tb\+::tb\+\_\+behave@{diq2fifo\+\_\+tb\+::tb\+\_\+behave}!clk1@{clk1}}
\index{clk1@{clk1}!diq2fifo\+\_\+tb\+::tb\+\_\+behave@{diq2fifo\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clk1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2fifo__tb_1_1tb__behave_ade95921e47b0e4d2d11e496794648550}


Definition at line {\bf 46} of file {\bf diq2fifo\+\_\+tb.\+vhd}.

\index{diq2fifo\+\_\+tb\+::tb\+\_\+behave@{diq2fifo\+\_\+tb\+::tb\+\_\+behave}!clk1\+\_\+period@{clk1\+\_\+period}}
\index{clk1\+\_\+period@{clk1\+\_\+period}!diq2fifo\+\_\+tb\+::tb\+\_\+behave@{diq2fifo\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clk1\+\_\+period}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk1\+\_\+period} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{.} \textcolor{vhdldigit}{25} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classdiq2fifo__tb_1_1tb__behave_ae5f6ed143beeaf8115a04d5e9b9959be}


Definition at line {\bf 25} of file {\bf diq2fifo\+\_\+tb.\+vhd}.

\index{diq2fifo\+\_\+tb\+::tb\+\_\+behave@{diq2fifo\+\_\+tb\+::tb\+\_\+behave}!inst0\+\_\+ddr\+\_\+en@{inst0\+\_\+ddr\+\_\+en}}
\index{inst0\+\_\+ddr\+\_\+en@{inst0\+\_\+ddr\+\_\+en}!diq2fifo\+\_\+tb\+::tb\+\_\+behave@{diq2fifo\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst0\+\_\+ddr\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+ddr\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2fifo__tb_1_1tb__behave_a320357675cea1a19943fb1da934890c5}


Definition at line {\bf 29} of file {\bf diq2fifo\+\_\+tb.\+vhd}.

\index{diq2fifo\+\_\+tb\+::tb\+\_\+behave@{diq2fifo\+\_\+tb\+::tb\+\_\+behave}!inst0\+\_\+\+D\+IQ@{inst0\+\_\+\+D\+IQ}}
\index{inst0\+\_\+\+D\+IQ@{inst0\+\_\+\+D\+IQ}!diq2fifo\+\_\+tb\+::tb\+\_\+behave@{diq2fifo\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst0\+\_\+\+D\+IQ}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+\+D\+IQ} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2fifo__tb_1_1tb__behave_a39b271ef163cdb205ce30c1d23910938}


Definition at line {\bf 35} of file {\bf diq2fifo\+\_\+tb.\+vhd}.

\index{diq2fifo\+\_\+tb\+::tb\+\_\+behave@{diq2fifo\+\_\+tb\+::tb\+\_\+behave}!inst0\+\_\+fidm@{inst0\+\_\+fidm}}
\index{inst0\+\_\+fidm@{inst0\+\_\+fidm}!diq2fifo\+\_\+tb\+::tb\+\_\+behave@{diq2fifo\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst0\+\_\+fidm}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+fidm} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2fifo__tb_1_1tb__behave_a92eeb3614e988a6750bc4cc40ff3dd7a}


Definition at line {\bf 32} of file {\bf diq2fifo\+\_\+tb.\+vhd}.

\index{diq2fifo\+\_\+tb\+::tb\+\_\+behave@{diq2fifo\+\_\+tb\+::tb\+\_\+behave}!inst0\+\_\+fsync@{inst0\+\_\+fsync}}
\index{inst0\+\_\+fsync@{inst0\+\_\+fsync}!diq2fifo\+\_\+tb\+::tb\+\_\+behave@{diq2fifo\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst0\+\_\+fsync}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+fsync} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2fifo__tb_1_1tb__behave_a4a92f2c44f63032a7b0d3743309deafd}


Definition at line {\bf 36} of file {\bf diq2fifo\+\_\+tb.\+vhd}.

\index{diq2fifo\+\_\+tb\+::tb\+\_\+behave@{diq2fifo\+\_\+tb\+::tb\+\_\+behave}!inst0\+\_\+lms7002\+\_\+diq2@{inst0\+\_\+lms7002\+\_\+diq2}}
\index{inst0\+\_\+lms7002\+\_\+diq2@{inst0\+\_\+lms7002\+\_\+diq2}!diq2fifo\+\_\+tb\+::tb\+\_\+behave@{diq2fifo\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst0\+\_\+lms7002\+\_\+diq2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+lms7002\+\_\+diq2} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{lms7002\+\_\+diq2\+\_\+sim}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classdiq2fifo__tb_1_1tb__behave_a6af5e895c9c0b1dc27a5da8ceab7b236}


Definition at line {\bf 88} of file {\bf diq2fifo\+\_\+tb.\+vhd}.

\index{diq2fifo\+\_\+tb\+::tb\+\_\+behave@{diq2fifo\+\_\+tb\+::tb\+\_\+behave}!inst0\+\_\+mimo\+\_\+en@{inst0\+\_\+mimo\+\_\+en}}
\index{inst0\+\_\+mimo\+\_\+en@{inst0\+\_\+mimo\+\_\+en}!diq2fifo\+\_\+tb\+::tb\+\_\+behave@{diq2fifo\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst0\+\_\+mimo\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+mimo\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2fifo__tb_1_1tb__behave_a7d7981ce577522317bc204525466c3e8}


Definition at line {\bf 30} of file {\bf diq2fifo\+\_\+tb.\+vhd}.

\index{diq2fifo\+\_\+tb\+::tb\+\_\+behave@{diq2fifo\+\_\+tb\+::tb\+\_\+behave}!inst0\+\_\+mode@{inst0\+\_\+mode}}
\index{inst0\+\_\+mode@{inst0\+\_\+mode}!diq2fifo\+\_\+tb\+::tb\+\_\+behave@{diq2fifo\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst0\+\_\+mode}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+mode} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2fifo__tb_1_1tb__behave_a4a600f6c8bc7da20bc206789a1553c59}


Definition at line {\bf 27} of file {\bf diq2fifo\+\_\+tb.\+vhd}.

\index{diq2fifo\+\_\+tb\+::tb\+\_\+behave@{diq2fifo\+\_\+tb\+::tb\+\_\+behave}!inst0\+\_\+trxiqpulse@{inst0\+\_\+trxiqpulse}}
\index{inst0\+\_\+trxiqpulse@{inst0\+\_\+trxiqpulse}!diq2fifo\+\_\+tb\+::tb\+\_\+behave@{diq2fifo\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst0\+\_\+trxiqpulse}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+trxiqpulse} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2fifo__tb_1_1tb__behave_ae6634a7ca65a265f08b1af940b0699d3}


Definition at line {\bf 28} of file {\bf diq2fifo\+\_\+tb.\+vhd}.

\index{diq2fifo\+\_\+tb\+::tb\+\_\+behave@{diq2fifo\+\_\+tb\+::tb\+\_\+behave}!inst1\+\_\+ch\+\_\+en@{inst1\+\_\+ch\+\_\+en}}
\index{inst1\+\_\+ch\+\_\+en@{inst1\+\_\+ch\+\_\+en}!diq2fifo\+\_\+tb\+::tb\+\_\+behave@{diq2fifo\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst1\+\_\+ch\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+ch\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 10 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2fifo__tb_1_1tb__behave_a24b0a136c13621ae450a0fb5f6356489}


Definition at line {\bf 31} of file {\bf diq2fifo\+\_\+tb.\+vhd}.

\index{diq2fifo\+\_\+tb\+::tb\+\_\+behave@{diq2fifo\+\_\+tb\+::tb\+\_\+behave}!inst1\+\_\+diq2fifo@{inst1\+\_\+diq2fifo}}
\index{inst1\+\_\+diq2fifo@{inst1\+\_\+diq2fifo}!diq2fifo\+\_\+tb\+::tb\+\_\+behave@{diq2fifo\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst1\+\_\+diq2fifo}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+diq2fifo} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{diq2fifo}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classdiq2fifo__tb_1_1tb__behave_afb5b7f97ed290e461a8ef14df5ce3b80}


Definition at line {\bf 111} of file {\bf diq2fifo\+\_\+tb.\+vhd}.

\index{diq2fifo\+\_\+tb\+::tb\+\_\+behave@{diq2fifo\+\_\+tb\+::tb\+\_\+behave}!inst1\+\_\+fifo\+\_\+wdata@{inst1\+\_\+fifo\+\_\+wdata}}
\index{inst1\+\_\+fifo\+\_\+wdata@{inst1\+\_\+fifo\+\_\+wdata}!diq2fifo\+\_\+tb\+::tb\+\_\+behave@{diq2fifo\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst1\+\_\+fifo\+\_\+wdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+fifo\+\_\+wdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{47} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2fifo__tb_1_1tb__behave_a179a3c4f4c99f94a58d269104d30f8f7}


Definition at line {\bf 41} of file {\bf diq2fifo\+\_\+tb.\+vhd}.

\index{diq2fifo\+\_\+tb\+::tb\+\_\+behave@{diq2fifo\+\_\+tb\+::tb\+\_\+behave}!inst1\+\_\+fifo\+\_\+wrreq@{inst1\+\_\+fifo\+\_\+wrreq}}
\index{inst1\+\_\+fifo\+\_\+wrreq@{inst1\+\_\+fifo\+\_\+wrreq}!diq2fifo\+\_\+tb\+::tb\+\_\+behave@{diq2fifo\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst1\+\_\+fifo\+\_\+wrreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+fifo\+\_\+wrreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2fifo__tb_1_1tb__behave_a286359d883f24bf07f12dd0a7c633579}


Definition at line {\bf 40} of file {\bf diq2fifo\+\_\+tb.\+vhd}.

\index{diq2fifo\+\_\+tb\+::tb\+\_\+behave@{diq2fifo\+\_\+tb\+::tb\+\_\+behave}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!diq2fifo\+\_\+tb\+::tb\+\_\+behave@{diq2fifo\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2fifo__tb_1_1tb__behave_a1f070fd63a3a7fa45c907335ea870c5b}


Definition at line {\bf 47} of file {\bf diq2fifo\+\_\+tb.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/rx\+\_\+path\+\_\+top/diq2fifo/sim/{\bf diq2fifo\+\_\+tb.\+vhd}\end{DoxyCompactItemize}
