# A-5-Stage-Pipelined-MIPS-CPU-implemented-in-Verilog
A 5-Stage Pipelined MIPS CPU implemented in Verilog.
Support data hazard and control hazard.
The processor also has a device which is called Timer. It can generate a interrupt and send it to the cpu through the bridge.
