// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Copyright (c) HiSilicon Technologies Co., Ltd. 2024-2024. All rights reserved.
 */

#ifndef __GMAC_CSR_ADDR_DEFINE_H__
#define __GMAC_CSR_ADDR_DEFINE_H__

#define GMAC_CSR_BASE_ADDR 0xcd00000

// offset address for GMAC_CSR registers
#define GMAC_CSR_DUPLEX_TYPE_OFFSET_ADDR 0x8
#define GMAC_CSR_FD_FC_TYPE_OFFSET_ADDR 0xC
#define GMAC_CSR_FC_TX_TIMER_OFFSET_ADDR 0x1C
#define GMAC_CSR_FD_FC_ADDR_LOW_OFFSET_ADDR 0x20
#define GMAC_CSR_FD_FC_ADDR_HIGH_OFFSET_ADDR 0x24
#define GMAC_CSR_IPG_TX_TIMER_OFFSET_ADDR 0x30
#define GMAC_CSR_PAUSE_THR_OFFSET_ADDR 0x38
#define GMAC_CSR_MAX_FRM_SIZE_OFFSET_ADDR 0x3C
#define GMAC_CSR_PORT_MODE_OFFSET_ADDR 0x40
#define GMAC_CSR_PORT_EN_OFFSET_ADDR 0x44
#define GMAC_CSR_PAUSE_EN_OFFSET_ADDR 0x48
#define GMAC_CSR_SHORT_RUNTS_THR_OFFSET_ADDR 0x50
#define GMAC_CSR_AN_NEG_STATE_OFFSET_ADDR 0x58
#define GMAC_CSR_TX_LOCAL_PAGE_OFFSET_ADDR 0x5C
#define GMAC_CSR_TRANSMIT_CONTROL_OFFSET_ADDR 0x60
#define GMAC_CSR_REC_FILT_CONTROL_OFFSET_ADDR 0x64
#define GMAC_CSR_PTP_CONFIG_OFFSET_ADDR 0x74
#define GMAC_CSR_RX_OCTETS_TOTAL_OK_OFFSET_ADDR 0x80
#define GMAC_CSR_RX_OCTETS_BAD_OFFSET_ADDR 0x84
#define GMAC_CSR_RX_UC_PKTS_OFFSET_ADDR 0x88
#define GMAC_CSR_RX_MC_PKTS_OFFSET_ADDR 0x8C
#define GMAC_CSR_RX_BC_PKTS_OFFSET_ADDR 0x90
#define GMAC_CSR_RX_PKTS_64OCTETS_OFFSET_ADDR 0x94
#define GMAC_CSR_RX_PKTS_65TO127OCTETS_OFFSET_ADDR 0x98
#define GMAC_CSR_RX_PKTS_128TO255OCTETS_OFFSET_ADDR 0x9C
#define GMAC_CSR_RX_PKTS_255TO511OCTETS_OFFSET_ADDR 0xA0
#define GMAC_CSR_RX_PKTS_512TO1023OCTETS_OFFSET_ADDR 0xA4
#define GMAC_CSR_RX_PKTS_1024TO1518OCTETS_OFFSET_ADDR 0xA8
#define GMAC_CSR_RX_PKTS_1519TOMAXOCTETS_OFFSET_ADDR 0xAC
#define GMAC_CSR_RX_FCS_ERRORS_OFFSET_ADDR 0xB0
#define GMAC_CSR_RX_TAGGED_OFFSET_ADDR 0xB4
#define GMAC_CSR_RX_DATA_ERR_OFFSET_ADDR 0xB8
#define GMAC_CSR_RX_ALIGN_ERRORS_OFFSET_ADDR 0xBC
#define GMAC_CSR_RX_LONG_ERRORS_OFFSET_ADDR 0xC0
#define GMAC_CSR_RX_JABBER_ERRORS_OFFSET_ADDR 0xC4
#define GMAC_CSR_RX_PAUSE_MACCONTROL_FRAMCOUNTER_OFFSET_ADDR 0xC8
#define GMAC_CSR_RX_UNKNOWN_MACCONTROL_FRAMCOUNTER_OFFSET_ADDR 0xCC
#define GMAC_CSR_RX_VERY_LONG_ERR_CNT_OFFSET_ADDR 0xD0
#define GMAC_CSR_RX_RUNT_ERR_CNT_OFFSET_ADDR 0xD4
#define GMAC_CSR_RX_SHORT_ERR_CNT_OFFSET_ADDR 0xD8
#define GMAC_CSR_RX_FILT_PKT_CNT_OFFSET_ADDR 0xE8
#define GMAC_CSR_RX_OCTETS_TOTAL_FILT_OFFSET_ADDR 0xEC
#define GMAC_CSR_OCTETS_TRANSMITTED_OK_OFFSET_ADDR 0x100
#define GMAC_CSR_OCTETS_TRANSMITTED_BAD_OFFSET_ADDR 0x104
#define GMAC_CSR_TX_UC_PKTS_OFFSET_ADDR 0x108
#define GMAC_CSR_TX_MC_PKTS_OFFSET_ADDR 0x10C
#define GMAC_CSR_TX_BC_PKTS_OFFSET_ADDR 0x110
#define GMAC_CSR_TX_PKTS_64OCTETS_OFFSET_ADDR 0x114
#define GMAC_CSR_TX_PKTS_65TO127OCTETS_OFFSET_ADDR 0x118
#define GMAC_CSR_TX_PKTS_128TO255OCTETS_OFFSET_ADDR 0x11C
#define GMAC_CSR_TX_PKTS_255TO511OCTETS_OFFSET_ADDR 0x120
#define GMAC_CSR_TX_PKTS_512TO1023OCTETS_OFFSET_ADDR 0x124
#define GMAC_CSR_TX_PKTS_1024TO1518OCTETS_OFFSET_ADDR 0x128
#define GMAC_CSR_TX_PKTS_1519TOMAXOCTETS_OFFSET_ADDR 0x12C
#define GMAC_CSR_TX_EXCESSIVE_LENGTH_DROP_OFFSET_ADDR 0x14C
#define GMAC_CSR_TX_UNDERRUN_OFFSET_ADDR 0x150
#define GMAC_CSR_TX_TAGGED_OFFSET_ADDR 0x154
#define GMAC_CSR_TX_CRC_ERROR_OFFSET_ADDR 0x158
#define GMAC_CSR_TX_PAUSE_FRAMES_OFFSET_ADDR 0x15C
#define GMAC_CSR_LED_MOD_OFFSET_ADDR 0x16C
#define GMAC_CSR_TS_DLY_ESTI_OFFSET_ADDR 0x170
#define GMAC_CSR_CF_ASYM_CRT_HIGH_OFFSET_ADDR 0x174
#define GMAC_CSR_CF_ASYM_CRT_LOW_OFFSET_ADDR 0x178
#define GMAC_CSR_TIMSTP_INGRESS_OFFSET_ADDR 0x17C
#define GMAC_CSR_LINE_LOOP_BACK_OFFSET_ADDR 0x1A8
#define GMAC_CSR_CF_CRC_STRIP_OFFSET_ADDR 0x1B0
#define GMAC_CSR_MODE_CHANGE_EN_OFFSET_ADDR 0x1B4
#define GMAC_CSR_SIXTEEN_BIT_CNTR_OFFSET_ADDR 0x1CC
#define GMAC_CSR_LD_LINK_COUNTER_OFFSET_ADDR 0x1D0
#define GMAC_CSR_LOOP_REG_OFFSET_ADDR 0x1DC
#define GMAC_CSR_RECV_CONTROL_OFFSET_ADDR 0x1E0
#define GMAC_CSR_VLAN_CODE_OFFSET_ADDR 0x1E8
#define GMAC_CSR_RX_OVERRUN_CNT_OFFSET_ADDR 0x1EC
#define GMAC_CSR_RX_LENGTHFIELD_ERR_CNT_OFFSET_ADDR 0x1F4
#define GMAC_CSR_RX_FAIL_COMMA_CNT_OFFSET_ADDR 0x1F8
#define GMAC_CSR_STATION_ADDR_LOW_0_OFFSET_ADDR 0x200
#define GMAC_CSR_STATION_ADDR_HIGH_0_OFFSET_ADDR 0x204
#define GMAC_CSR_STATION_ADDR_LOW_1_OFFSET_ADDR 0x208
#define GMAC_CSR_STATION_ADDR_HIGH_1_OFFSET_ADDR 0x20C
#define GMAC_CSR_STATION_ADDR_LOW_2_OFFSET_ADDR 0x210
#define GMAC_CSR_STATION_ADDR_HIGH_2_OFFSET_ADDR 0x214
#define GMAC_CSR_STATION_ADDR_LOW_3_OFFSET_ADDR 0x218
#define GMAC_CSR_STATION_ADDR_HIGH_3_OFFSET_ADDR 0x21C
#define GMAC_CSR_STATION_ADDR_LOW_4_OFFSET_ADDR 0x220
#define GMAC_CSR_STATION_ADDR_HIGH_4_OFFSET_ADDR 0x224
#define GMAC_CSR_STATION_ADDR_LOW_5_OFFSET_ADDR 0x228
#define GMAC_CSR_STATION_ADDR_HIGH_5_OFFSET_ADDR 0x22C
#define GMAC_CSR_STATION_ADDR_LOW_MSK_0_OFFSET_ADDR 0x230
#define GMAC_CSR_STATION_ADDR_HIGH_MSK_0_OFFSET_ADDR 0x234
#define GMAC_CSR_STATION_ADDR_LOW_MSK_1_OFFSET_ADDR 0x238
#define GMAC_CSR_STATION_ADDR_HIGH_MSK_1_OFFSET_ADDR 0x23C
#define GMAC_CSR_MAC_SKIP_LEN_OFFSET_ADDR 0x240
#define GMAC_CSR_DEBUG_RD_DATA_OFFSET_ADDR 0x248
#define GMAC_CSR_DEBUG_PKT_PTR_OFFSET_ADDR 0x344
#define GMAC_CSR_DEBUG_EN_OFFSET_ADDR 0x348
#define GMAC_CSR_INTR_STATE_OFFSET_ADDR 0x34C
#define GMAC_CSR_INTR_CLR_OFFSET_ADDR 0x350
#define GMAC_CSR_INTR_MSK_OFFSET_ADDR 0x354
#define GMAC_CSR_SEQ_ID_OFFSET_ADDR 0x358
#define GMAC_CSR_STP_63_TO_32_OFFSET_ADDR 0x35C
#define GMAC_CSR_STP_31_TO_0_OFFSET_ADDR 0x360
#define GMAC_CSR_DBG_GRP0_VLD_WORDS_OFFSET_ADDR 0x364
#define GMAC_CSR_DBG_GRP1_VLD_WORDS_OFFSET_ADDR 0x368

#define GMAC_CSR_DUPLEX_TYPE_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_DUPLEX_TYPE_OFFSET_ADDR)
#define GMAC_CSR_FD_FC_TYPE_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_FD_FC_TYPE_OFFSET_ADDR)
#define GMAC_CSR_FC_TX_TIMER_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_FC_TX_TIMER_OFFSET_ADDR)
#define GMAC_CSR_FD_FC_ADDR_LOW_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_FD_FC_ADDR_LOW_OFFSET_ADDR)
#define GMAC_CSR_FD_FC_ADDR_HIGH_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_FD_FC_ADDR_HIGH_OFFSET_ADDR)
#define GMAC_CSR_IPG_TX_TIMER_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_IPG_TX_TIMER_OFFSET_ADDR)
#define GMAC_CSR_PAUSE_THR_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_PAUSE_THR_OFFSET_ADDR)
#define GMAC_CSR_MAX_FRM_SIZE_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_MAX_FRM_SIZE_OFFSET_ADDR)
#define GMAC_CSR_PORT_MODE_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_PORT_MODE_OFFSET_ADDR)
#define GMAC_CSR_PORT_EN_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_PORT_EN_OFFSET_ADDR)
#define GMAC_CSR_PAUSE_EN_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_PAUSE_EN_OFFSET_ADDR)
#define GMAC_CSR_SHORT_RUNTS_THR_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_SHORT_RUNTS_THR_OFFSET_ADDR)
#define GMAC_CSR_AN_NEG_STATE_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_AN_NEG_STATE_OFFSET_ADDR)
#define GMAC_CSR_TX_LOCAL_PAGE_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_TX_LOCAL_PAGE_OFFSET_ADDR)
#define GMAC_CSR_TRANSMIT_CONTROL_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_TRANSMIT_CONTROL_OFFSET_ADDR)
#define GMAC_CSR_REC_FILT_CONTROL_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_REC_FILT_CONTROL_OFFSET_ADDR)
#define GMAC_CSR_PTP_CONFIG_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_PTP_CONFIG_OFFSET_ADDR)
#define GMAC_CSR_RX_OCTETS_TOTAL_OK_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_RX_OCTETS_TOTAL_OK_OFFSET_ADDR)
#define GMAC_CSR_RX_OCTETS_BAD_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_RX_OCTETS_BAD_OFFSET_ADDR)
#define GMAC_CSR_RX_UC_PKTS_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_RX_UC_PKTS_OFFSET_ADDR)
#define GMAC_CSR_RX_MC_PKTS_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_RX_MC_PKTS_OFFSET_ADDR)
#define GMAC_CSR_RX_BC_PKTS_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_RX_BC_PKTS_OFFSET_ADDR)
#define GMAC_CSR_RX_PKTS_64OCTETS_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_RX_PKTS_64OCTETS_OFFSET_ADDR)
#define GMAC_CSR_RX_PKTS_65TO127OCTETS_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_RX_PKTS_65TO127OCTETS_OFFSET_ADDR)
#define GMAC_CSR_RX_PKTS_128TO255OCTETS_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_RX_PKTS_128TO255OCTETS_OFFSET_ADDR)
#define GMAC_CSR_RX_PKTS_255TO511OCTETS_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_RX_PKTS_255TO511OCTETS_OFFSET_ADDR)
#define GMAC_CSR_RX_PKTS_512TO1023OCTETS_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_RX_PKTS_512TO1023OCTETS_OFFSET_ADDR)
#define GMAC_CSR_RX_PKTS_1024TO1518OCTETS_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_RX_PKTS_1024TO1518OCTETS_OFFSET_ADDR)
#define GMAC_CSR_RX_PKTS_1519TOMAXOCTETS_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_RX_PKTS_1519TOMAXOCTETS_OFFSET_ADDR)
#define GMAC_CSR_RX_FCS_ERRORS_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_RX_FCS_ERRORS_OFFSET_ADDR)
#define GMAC_CSR_RX_TAGGED_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_RX_TAGGED_OFFSET_ADDR)
#define GMAC_CSR_RX_DATA_ERR_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_RX_DATA_ERR_OFFSET_ADDR)
#define GMAC_CSR_RX_ALIGN_ERRORS_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_RX_ALIGN_ERRORS_OFFSET_ADDR)
#define GMAC_CSR_RX_LONG_ERRORS_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_RX_LONG_ERRORS_OFFSET_ADDR)
#define GMAC_CSR_RX_JABBER_ERRORS_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_RX_JABBER_ERRORS_OFFSET_ADDR)
#define GMAC_CSR_RX_PAUSE_MACCONTROL_FRAMCOUNTER_ADDR \
    (GMAC_CSR_BASE_ADDR + GMAC_CSR_RX_PAUSE_MACCONTROL_FRAMCOUNTER_OFFSET_ADDR)
#define GMAC_CSR_RX_UNKNOWN_MACCONTROL_FRAMCOUNTER_ADDR \
    (GMAC_CSR_BASE_ADDR + GMAC_CSR_RX_UNKNOWN_MACCONTROL_FRAMCOUNTER_OFFSET_ADDR)
#define GMAC_CSR_RX_VERY_LONG_ERR_CNT_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_RX_VERY_LONG_ERR_CNT_OFFSET_ADDR)
#define GMAC_CSR_RX_RUNT_ERR_CNT_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_RX_RUNT_ERR_CNT_OFFSET_ADDR)
#define GMAC_CSR_RX_SHORT_ERR_CNT_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_RX_SHORT_ERR_CNT_OFFSET_ADDR)
#define GMAC_CSR_RX_FILT_PKT_CNT_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_RX_FILT_PKT_CNT_OFFSET_ADDR)
#define GMAC_CSR_RX_OCTETS_TOTAL_FILT_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_RX_OCTETS_TOTAL_FILT_OFFSET_ADDR)
#define GMAC_CSR_OCTETS_TRANSMITTED_OK_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_OCTETS_TRANSMITTED_OK_OFFSET_ADDR)
#define GMAC_CSR_OCTETS_TRANSMITTED_BAD_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_OCTETS_TRANSMITTED_BAD_OFFSET_ADDR)
#define GMAC_CSR_TX_UC_PKTS_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_TX_UC_PKTS_OFFSET_ADDR)
#define GMAC_CSR_TX_MC_PKTS_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_TX_MC_PKTS_OFFSET_ADDR)
#define GMAC_CSR_TX_BC_PKTS_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_TX_BC_PKTS_OFFSET_ADDR)
#define GMAC_CSR_TX_PKTS_64OCTETS_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_TX_PKTS_64OCTETS_OFFSET_ADDR)
#define GMAC_CSR_TX_PKTS_65TO127OCTETS_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_TX_PKTS_65TO127OCTETS_OFFSET_ADDR)
#define GMAC_CSR_TX_PKTS_128TO255OCTETS_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_TX_PKTS_128TO255OCTETS_OFFSET_ADDR)
#define GMAC_CSR_TX_PKTS_255TO511OCTETS_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_TX_PKTS_255TO511OCTETS_OFFSET_ADDR)
#define GMAC_CSR_TX_PKTS_512TO1023OCTETS_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_TX_PKTS_512TO1023OCTETS_OFFSET_ADDR)
#define GMAC_CSR_TX_PKTS_1024TO1518OCTETS_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_TX_PKTS_1024TO1518OCTETS_OFFSET_ADDR)
#define GMAC_CSR_TX_PKTS_1519TOMAXOCTETS_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_TX_PKTS_1519TOMAXOCTETS_OFFSET_ADDR)
#define GMAC_CSR_TX_EXCESSIVE_LENGTH_DROP_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_TX_EXCESSIVE_LENGTH_DROP_OFFSET_ADDR)
#define GMAC_CSR_TX_UNDERRUN_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_TX_UNDERRUN_OFFSET_ADDR)
#define GMAC_CSR_TX_TAGGED_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_TX_TAGGED_OFFSET_ADDR)
#define GMAC_CSR_TX_CRC_ERROR_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_TX_CRC_ERROR_OFFSET_ADDR)
#define GMAC_CSR_TX_PAUSE_FRAMES_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_TX_PAUSE_FRAMES_OFFSET_ADDR)
#define GMAC_CSR_LED_MOD_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_LED_MOD_OFFSET_ADDR)
#define GMAC_CSR_TS_DLY_ESTI_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_TS_DLY_ESTI_OFFSET_ADDR)
#define GMAC_CSR_CF_ASYM_CRT_HIGH_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_CF_ASYM_CRT_HIGH_OFFSET_ADDR)
#define GMAC_CSR_CF_ASYM_CRT_LOW_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_CF_ASYM_CRT_LOW_OFFSET_ADDR)
#define GMAC_CSR_TIMSTP_INGRESS_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_TIMSTP_INGRESS_OFFSET_ADDR)
#define GMAC_CSR_LINE_LOOP_BACK_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_LINE_LOOP_BACK_OFFSET_ADDR)
#define GMAC_CSR_CF_CRC_STRIP_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_CF_CRC_STRIP_OFFSET_ADDR)
#define GMAC_CSR_MODE_CHANGE_EN_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_MODE_CHANGE_EN_OFFSET_ADDR)
#define GMAC_CSR_SIXTEEN_BIT_CNTR_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_SIXTEEN_BIT_CNTR_OFFSET_ADDR)
#define GMAC_CSR_LD_LINK_COUNTER_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_LD_LINK_COUNTER_OFFSET_ADDR)
#define GMAC_CSR_LOOP_REG_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_LOOP_REG_OFFSET_ADDR)
#define GMAC_CSR_RECV_CONTROL_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_RECV_CONTROL_OFFSET_ADDR)
#define GMAC_CSR_VLAN_CODE_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_VLAN_CODE_OFFSET_ADDR)
#define GMAC_CSR_RX_OVERRUN_CNT_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_RX_OVERRUN_CNT_OFFSET_ADDR)
#define GMAC_CSR_RX_LENGTHFIELD_ERR_CNT_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_RX_LENGTHFIELD_ERR_CNT_OFFSET_ADDR)
#define GMAC_CSR_RX_FAIL_COMMA_CNT_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_RX_FAIL_COMMA_CNT_OFFSET_ADDR)
#define GMAC_CSR_STATION_ADDR_LOW_0_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_STATION_ADDR_LOW_0_OFFSET_ADDR)
#define GMAC_CSR_STATION_ADDR_HIGH_0_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_STATION_ADDR_HIGH_0_OFFSET_ADDR)
#define GMAC_CSR_STATION_ADDR_LOW_1_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_STATION_ADDR_LOW_1_OFFSET_ADDR)
#define GMAC_CSR_STATION_ADDR_HIGH_1_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_STATION_ADDR_HIGH_1_OFFSET_ADDR)
#define GMAC_CSR_STATION_ADDR_LOW_2_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_STATION_ADDR_LOW_2_OFFSET_ADDR)
#define GMAC_CSR_STATION_ADDR_HIGH_2_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_STATION_ADDR_HIGH_2_OFFSET_ADDR)
#define GMAC_CSR_STATION_ADDR_LOW_3_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_STATION_ADDR_LOW_3_OFFSET_ADDR)
#define GMAC_CSR_STATION_ADDR_HIGH_3_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_STATION_ADDR_HIGH_3_OFFSET_ADDR)
#define GMAC_CSR_STATION_ADDR_LOW_4_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_STATION_ADDR_LOW_4_OFFSET_ADDR)
#define GMAC_CSR_STATION_ADDR_HIGH_4_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_STATION_ADDR_HIGH_4_OFFSET_ADDR)
#define GMAC_CSR_STATION_ADDR_LOW_5_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_STATION_ADDR_LOW_5_OFFSET_ADDR)
#define GMAC_CSR_STATION_ADDR_HIGH_5_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_STATION_ADDR_HIGH_5_OFFSET_ADDR)
#define GMAC_CSR_STATION_ADDR_LOW_MSK_0_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_STATION_ADDR_LOW_MSK_0_OFFSET_ADDR)
#define GMAC_CSR_STATION_ADDR_HIGH_MSK_0_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_STATION_ADDR_HIGH_MSK_0_OFFSET_ADDR)
#define GMAC_CSR_STATION_ADDR_LOW_MSK_1_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_STATION_ADDR_LOW_MSK_1_OFFSET_ADDR)
#define GMAC_CSR_STATION_ADDR_HIGH_MSK_1_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_STATION_ADDR_HIGH_MSK_1_OFFSET_ADDR)
#define GMAC_CSR_MAC_SKIP_LEN_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_MAC_SKIP_LEN_OFFSET_ADDR)
#define GMAC_CSR_DEBUG_RD_DATA_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_DEBUG_RD_DATA_OFFSET_ADDR)
#define GMAC_CSR_DEBUG_PKT_PTR_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_DEBUG_PKT_PTR_OFFSET_ADDR)
#define GMAC_CSR_DEBUG_EN_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_DEBUG_EN_OFFSET_ADDR)
#define GMAC_CSR_INTR_STATE_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_INTR_STATE_OFFSET_ADDR)
#define GMAC_CSR_INTR_CLR_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_INTR_CLR_OFFSET_ADDR)
#define GMAC_CSR_INTR_MSK_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_INTR_MSK_OFFSET_ADDR)
#define GMAC_CSR_SEQ_ID_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_SEQ_ID_OFFSET_ADDR)
#define GMAC_CSR_STP_63_TO_32_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_STP_63_TO_32_OFFSET_ADDR)
#define GMAC_CSR_STP_31_TO_0_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_STP_31_TO_0_OFFSET_ADDR)
#define GMAC_CSR_DBG_GRP0_VLD_WORDS_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_DBG_GRP0_VLD_WORDS_OFFSET_ADDR)
#define GMAC_CSR_DBG_GRP1_VLD_WORDS_ADDR (GMAC_CSR_BASE_ADDR + GMAC_CSR_DBG_GRP1_VLD_WORDS_OFFSET_ADDR)

#endif  // __GMAC_CSR_ADDR_DEFINE_H__