<pre>name: asicworld_code_verilog_tutorial_decoder_always
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: 
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v</a>

module decoder_always (
	in,
	out
);
	input [2:0] in;
	output [7:0] out;
	reg [7:0] out;
	always @(in) begin
		out = 0;
		case (in)
			3'b001: out = 8'b0000_0001;
			3'b010: out = 8'b0000_0010;
			3'b011: out = 8'b0000_0100;
			3'b100: out = 8'b0000_1000;
			3'b101: out = 8'b0001_0000;
			3'b110: out = 8'b0100_0000;
			3'b111: out = 8'b1000_0000;
		endcase
	end
endmodule
</pre>