{
  "module_name": "clk-exynos4.c",
  "hash_id": "2b8b277681f2d6166dffad8f5805e28c7166e4a89b3d418d348b4e6e2fc715e7",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/samsung/clk-exynos4.c",
  "human_readable_source": "\n \n\n#include <dt-bindings/clock/exynos4.h>\n#include <linux/slab.h>\n#include <linux/clk.h>\n#include <linux/clk-provider.h>\n#include <linux/io.h>\n#include <linux/of.h>\n#include <linux/of_address.h>\n\n#include \"clk.h\"\n#include \"clk-cpu.h\"\n\n \n#define SRC_LEFTBUS\t\t0x4200\n#define DIV_LEFTBUS\t\t0x4500\n#define GATE_IP_LEFTBUS\t\t0x4800\n#define E4X12_GATE_IP_IMAGE\t0x4930\n#define CLKOUT_CMU_LEFTBUS\t0x4a00\n#define SRC_RIGHTBUS\t\t0x8200\n#define DIV_RIGHTBUS\t\t0x8500\n#define GATE_IP_RIGHTBUS\t0x8800\n#define E4X12_GATE_IP_PERIR\t0x8960\n#define CLKOUT_CMU_RIGHTBUS\t0x8a00\n#define EPLL_LOCK\t\t0xc010\n#define VPLL_LOCK\t\t0xc020\n#define EPLL_CON0\t\t0xc110\n#define EPLL_CON1\t\t0xc114\n#define EPLL_CON2\t\t0xc118\n#define VPLL_CON0\t\t0xc120\n#define VPLL_CON1\t\t0xc124\n#define VPLL_CON2\t\t0xc128\n#define SRC_TOP0\t\t0xc210\n#define SRC_TOP1\t\t0xc214\n#define SRC_CAM\t\t\t0xc220\n#define SRC_TV\t\t\t0xc224\n#define SRC_MFC\t\t\t0xc228\n#define SRC_G3D\t\t\t0xc22c\n#define E4210_SRC_IMAGE\t\t0xc230\n#define SRC_LCD0\t\t0xc234\n#define E4210_SRC_LCD1\t\t0xc238\n#define E4X12_SRC_ISP\t\t0xc238\n#define SRC_MAUDIO\t\t0xc23c\n#define SRC_FSYS\t\t0xc240\n#define SRC_PERIL0\t\t0xc250\n#define SRC_PERIL1\t\t0xc254\n#define E4X12_SRC_CAM1\t\t0xc258\n#define SRC_MASK_TOP\t\t0xc310\n#define SRC_MASK_CAM\t\t0xc320\n#define SRC_MASK_TV\t\t0xc324\n#define SRC_MASK_LCD0\t\t0xc334\n#define E4210_SRC_MASK_LCD1\t0xc338\n#define E4X12_SRC_MASK_ISP\t0xc338\n#define SRC_MASK_MAUDIO\t\t0xc33c\n#define SRC_MASK_FSYS\t\t0xc340\n#define SRC_MASK_PERIL0\t\t0xc350\n#define SRC_MASK_PERIL1\t\t0xc354\n#define DIV_TOP\t\t\t0xc510\n#define DIV_CAM\t\t\t0xc520\n#define DIV_TV\t\t\t0xc524\n#define DIV_MFC\t\t\t0xc528\n#define DIV_G3D\t\t\t0xc52c\n#define DIV_IMAGE\t\t0xc530\n#define DIV_LCD0\t\t0xc534\n#define E4210_DIV_LCD1\t\t0xc538\n#define E4X12_DIV_ISP\t\t0xc538\n#define DIV_MAUDIO\t\t0xc53c\n#define DIV_FSYS0\t\t0xc540\n#define DIV_FSYS1\t\t0xc544\n#define DIV_FSYS2\t\t0xc548\n#define DIV_FSYS3\t\t0xc54c\n#define DIV_PERIL0\t\t0xc550\n#define DIV_PERIL1\t\t0xc554\n#define DIV_PERIL2\t\t0xc558\n#define DIV_PERIL3\t\t0xc55c\n#define DIV_PERIL4\t\t0xc560\n#define DIV_PERIL5\t\t0xc564\n#define E4X12_DIV_CAM1\t\t0xc568\n#define E4X12_GATE_BUS_FSYS1\t0xc744\n#define GATE_SCLK_CAM\t\t0xc820\n#define GATE_IP_CAM\t\t0xc920\n#define GATE_IP_TV\t\t0xc924\n#define GATE_IP_MFC\t\t0xc928\n#define GATE_IP_G3D\t\t0xc92c\n#define E4210_GATE_IP_IMAGE\t0xc930\n#define GATE_IP_LCD0\t\t0xc934\n#define E4210_GATE_IP_LCD1\t0xc938\n#define E4X12_GATE_IP_ISP\t0xc938\n#define E4X12_GATE_IP_MAUDIO\t0xc93c\n#define GATE_IP_FSYS\t\t0xc940\n#define GATE_IP_GPS\t\t0xc94c\n#define GATE_IP_PERIL\t\t0xc950\n#define E4210_GATE_IP_PERIR\t0xc960\n#define GATE_BLOCK\t\t0xc970\n#define CLKOUT_CMU_TOP\t\t0xca00\n#define E4X12_MPLL_LOCK\t\t0x10008\n#define E4X12_MPLL_CON0\t\t0x10108\n#define SRC_DMC\t\t\t0x10200\n#define SRC_MASK_DMC\t\t0x10300\n#define DIV_DMC0\t\t0x10500\n#define DIV_DMC1\t\t0x10504\n#define GATE_IP_DMC\t\t0x10900\n#define CLKOUT_CMU_DMC\t\t0x10a00\n#define APLL_LOCK\t\t0x14000\n#define E4210_MPLL_LOCK\t\t0x14008\n#define APLL_CON0\t\t0x14100\n#define E4210_MPLL_CON0\t\t0x14108\n#define SRC_CPU\t\t\t0x14200\n#define DIV_CPU0\t\t0x14500\n#define DIV_CPU1\t\t0x14504\n#define GATE_SCLK_CPU\t\t0x14800\n#define GATE_IP_CPU\t\t0x14900\n#define CLKOUT_CMU_CPU\t\t0x14a00\n#define PWR_CTRL1\t\t0x15020\n#define E4X12_PWR_CTRL2\t\t0x15024\n\n \n#define PWR_CTRL1_CORE2_DOWN_RATIO(x)\t\t(((x) & 0x7) << 28)\n#define PWR_CTRL1_CORE1_DOWN_RATIO(x)\t\t(((x) & 0x7) << 16)\n#define PWR_CTRL1_DIV2_DOWN_EN\t\t\t(1 << 9)\n#define PWR_CTRL1_DIV1_DOWN_EN\t\t\t(1 << 8)\n#define PWR_CTRL1_USE_CORE3_WFE\t\t\t(1 << 7)\n#define PWR_CTRL1_USE_CORE2_WFE\t\t\t(1 << 6)\n#define PWR_CTRL1_USE_CORE1_WFE\t\t\t(1 << 5)\n#define PWR_CTRL1_USE_CORE0_WFE\t\t\t(1 << 4)\n#define PWR_CTRL1_USE_CORE3_WFI\t\t\t(1 << 3)\n#define PWR_CTRL1_USE_CORE2_WFI\t\t\t(1 << 2)\n#define PWR_CTRL1_USE_CORE1_WFI\t\t\t(1 << 1)\n#define PWR_CTRL1_USE_CORE0_WFI\t\t\t(1 << 0)\n\n \n#define CLKS_NR\t\t\t\t\t(CLK_DIV_CORE2 + 1)\n\n \nenum exynos4_soc {\n\tEXYNOS4210,\n\tEXYNOS4212,\n\tEXYNOS4412,\n};\n\n \nenum exynos4_plls {\n\tapll, mpll, epll, vpll,\n\tnr_plls\t\t\t \n};\n\nstatic void __iomem *reg_base;\nstatic enum exynos4_soc exynos4_soc;\n\n \nstatic const unsigned long exynos4210_clk_save[] __initconst = {\n\tE4210_SRC_IMAGE,\n\tE4210_SRC_LCD1,\n\tE4210_SRC_MASK_LCD1,\n\tE4210_DIV_LCD1,\n\tE4210_GATE_IP_IMAGE,\n\tE4210_GATE_IP_LCD1,\n\tE4210_GATE_IP_PERIR,\n\tE4210_MPLL_CON0,\n\tPWR_CTRL1,\n};\n\nstatic const unsigned long exynos4x12_clk_save[] __initconst = {\n\tE4X12_GATE_IP_IMAGE,\n\tE4X12_GATE_IP_PERIR,\n\tE4X12_SRC_CAM1,\n\tE4X12_DIV_ISP,\n\tE4X12_DIV_CAM1,\n\tE4X12_MPLL_CON0,\n\tPWR_CTRL1,\n\tE4X12_PWR_CTRL2,\n};\n\nstatic const unsigned long exynos4_clk_regs[] __initconst = {\n\tEPLL_LOCK,\n\tVPLL_LOCK,\n\tEPLL_CON0,\n\tEPLL_CON1,\n\tEPLL_CON2,\n\tVPLL_CON0,\n\tVPLL_CON1,\n\tVPLL_CON2,\n\tSRC_LEFTBUS,\n\tDIV_LEFTBUS,\n\tGATE_IP_LEFTBUS,\n\tSRC_RIGHTBUS,\n\tDIV_RIGHTBUS,\n\tGATE_IP_RIGHTBUS,\n\tSRC_TOP0,\n\tSRC_TOP1,\n\tSRC_CAM,\n\tSRC_TV,\n\tSRC_MFC,\n\tSRC_G3D,\n\tSRC_LCD0,\n\tSRC_MAUDIO,\n\tSRC_FSYS,\n\tSRC_PERIL0,\n\tSRC_PERIL1,\n\tSRC_MASK_TOP,\n\tSRC_MASK_CAM,\n\tSRC_MASK_TV,\n\tSRC_MASK_LCD0,\n\tSRC_MASK_MAUDIO,\n\tSRC_MASK_FSYS,\n\tSRC_MASK_PERIL0,\n\tSRC_MASK_PERIL1,\n\tDIV_TOP,\n\tDIV_CAM,\n\tDIV_TV,\n\tDIV_MFC,\n\tDIV_G3D,\n\tDIV_IMAGE,\n\tDIV_LCD0,\n\tDIV_MAUDIO,\n\tDIV_FSYS0,\n\tDIV_FSYS1,\n\tDIV_FSYS2,\n\tDIV_FSYS3,\n\tDIV_PERIL0,\n\tDIV_PERIL1,\n\tDIV_PERIL2,\n\tDIV_PERIL3,\n\tDIV_PERIL4,\n\tDIV_PERIL5,\n\tGATE_SCLK_CAM,\n\tGATE_IP_CAM,\n\tGATE_IP_TV,\n\tGATE_IP_MFC,\n\tGATE_IP_G3D,\n\tGATE_IP_LCD0,\n\tGATE_IP_FSYS,\n\tGATE_IP_GPS,\n\tGATE_IP_PERIL,\n\tGATE_BLOCK,\n\tSRC_MASK_DMC,\n\tSRC_DMC,\n\tDIV_DMC0,\n\tDIV_DMC1,\n\tGATE_IP_DMC,\n\tAPLL_CON0,\n\tSRC_CPU,\n\tDIV_CPU0,\n\tDIV_CPU1,\n\tGATE_SCLK_CPU,\n\tGATE_IP_CPU,\n\tCLKOUT_CMU_LEFTBUS,\n\tCLKOUT_CMU_RIGHTBUS,\n\tCLKOUT_CMU_TOP,\n\tCLKOUT_CMU_DMC,\n\tCLKOUT_CMU_CPU,\n};\n\nstatic const struct samsung_clk_reg_dump src_mask_suspend[] = {\n\t{ .offset = VPLL_CON0,\t\t\t.value = 0x80600302, },\n\t{ .offset = EPLL_CON0,\t\t\t.value = 0x806F0302, },\n\t{ .offset = SRC_MASK_TOP,\t\t.value = 0x00000001, },\n\t{ .offset = SRC_MASK_CAM,\t\t.value = 0x11111111, },\n\t{ .offset = SRC_MASK_TV,\t\t.value = 0x00000111, },\n\t{ .offset = SRC_MASK_LCD0,\t\t.value = 0x00001111, },\n\t{ .offset = SRC_MASK_MAUDIO,\t\t.value = 0x00000001, },\n\t{ .offset = SRC_MASK_FSYS,\t\t.value = 0x01011111, },\n\t{ .offset = SRC_MASK_PERIL0,\t\t.value = 0x01111111, },\n\t{ .offset = SRC_MASK_PERIL1,\t\t.value = 0x01110111, },\n\t{ .offset = SRC_MASK_DMC,\t\t.value = 0x00010000, },\n};\n\nstatic const struct samsung_clk_reg_dump src_mask_suspend_e4210[] = {\n\t{ .offset = E4210_SRC_MASK_LCD1,\t.value = 0x00001111, },\n};\n\n \nPNAME(mout_apll_p)\t= { \"fin_pll\", \"fout_apll\", };\nPNAME(mout_mpll_p)\t= { \"fin_pll\", \"fout_mpll\", };\nPNAME(mout_epll_p)\t= { \"fin_pll\", \"fout_epll\", };\nPNAME(mout_vpllsrc_p)\t= { \"fin_pll\", \"sclk_hdmi24m\", };\nPNAME(mout_vpll_p)\t= { \"fin_pll\", \"fout_vpll\", };\nPNAME(sclk_evpll_p)\t= { \"sclk_epll\", \"sclk_vpll\", };\nPNAME(mout_mfc_p)\t= { \"mout_mfc0\", \"mout_mfc1\", };\nPNAME(mout_g3d_p)\t= { \"mout_g3d0\", \"mout_g3d1\", };\nPNAME(mout_g2d_p)\t= { \"mout_g2d0\", \"mout_g2d1\", };\nPNAME(mout_hdmi_p)\t= { \"sclk_pixel\", \"sclk_hdmiphy\", };\nPNAME(mout_jpeg_p)\t= { \"mout_jpeg0\", \"mout_jpeg1\", };\nPNAME(mout_spdif_p)\t= { \"sclk_audio0\", \"sclk_audio1\", \"sclk_audio2\",\n\t\t\t\t\"spdif_extclk\", };\nPNAME(mout_onenand_p)  = {\"aclk133\", \"aclk160\", };\nPNAME(mout_onenand1_p) = {\"mout_onenand\", \"sclk_vpll\", };\n\n \nPNAME(sclk_vpll_p4210)\t= { \"mout_vpllsrc\", \"fout_vpll\", };\nPNAME(mout_core_p4210)\t= { \"mout_apll\", \"sclk_mpll\", };\nPNAME(sclk_ampll_p4210)\t= { \"sclk_mpll\", \"sclk_apll\", };\nPNAME(group1_p4210)\t= { \"xxti\", \"xusbxti\", \"sclk_hdmi24m\",\n\t\t\t\t\"sclk_usbphy0\", \"none\",\t\"sclk_hdmiphy\",\n\t\t\t\t\"sclk_mpll\", \"sclk_epll\", \"sclk_vpll\", };\nPNAME(mout_audio0_p4210) = { \"cdclk0\", \"none\", \"sclk_hdmi24m\",\n\t\t\t\t\"sclk_usbphy0\", \"xxti\", \"xusbxti\", \"sclk_mpll\",\n\t\t\t\t\"sclk_epll\", \"sclk_vpll\" };\nPNAME(mout_audio1_p4210) = { \"cdclk1\", \"none\", \"sclk_hdmi24m\",\n\t\t\t\t\"sclk_usbphy0\", \"xxti\", \"xusbxti\", \"sclk_mpll\",\n\t\t\t\t\"sclk_epll\", \"sclk_vpll\", };\nPNAME(mout_audio2_p4210) = { \"cdclk2\", \"none\", \"sclk_hdmi24m\",\n\t\t\t\t\"sclk_usbphy0\", \"xxti\", \"xusbxti\", \"sclk_mpll\",\n\t\t\t\t\"sclk_epll\", \"sclk_vpll\", };\nPNAME(mout_mixer_p4210)\t= { \"sclk_dac\", \"sclk_hdmi\", };\nPNAME(mout_dac_p4210)\t= { \"sclk_vpll\", \"sclk_hdmiphy\", };\nPNAME(mout_pwi_p4210) = { \"xxti\", \"xusbxti\", \"sclk_hdmi24m\", \"sclk_usbphy0\",\n\t\t\t\t\"sclk_usbphy1\", \"sclk_hdmiphy\", \"none\",\n\t\t\t\t\"sclk_epll\", \"sclk_vpll\" };\nPNAME(clkout_left_p4210) = { \"sclk_mpll_div_2\", \"sclk_apll_div_2\",\n\t\t\t\t\"div_gdl\", \"div_gpl\" };\nPNAME(clkout_right_p4210) = { \"sclk_mpll_div_2\", \"sclk_apll_div_2\",\n\t\t\t\t\"div_gdr\", \"div_gpr\" };\nPNAME(clkout_top_p4210) = { \"fout_epll\", \"fout_vpll\", \"sclk_hdmi24m\",\n\t\t\t\t\"sclk_usbphy0\", \"sclk_usbphy1\", \"sclk_hdmiphy\",\n\t\t\t\t\"cdclk0\", \"cdclk1\", \"cdclk2\", \"spdif_extclk\",\n\t\t\t\t\"aclk160\", \"aclk133\", \"aclk200\", \"aclk100\",\n\t\t\t\t\"sclk_mfc\", \"sclk_g3d\", \"sclk_g2d\",\n\t\t\t\t\"cam_a_pclk\", \"cam_b_pclk\", \"s_rxbyteclkhs0_2l\",\n\t\t\t\t\"s_rxbyteclkhs0_4l\" };\nPNAME(clkout_dmc_p4210) = { \"div_dmcd\", \"div_dmcp\", \"div_acp_pclk\", \"div_dmc\",\n\t\t\t\t\"div_dphy\", \"none\", \"div_pwi\" };\nPNAME(clkout_cpu_p4210) = { \"fout_apll_div_2\", \"none\", \"fout_mpll_div_2\",\n\t\t\t\t\"none\", \"arm_clk_div_2\", \"div_corem0\",\n\t\t\t\t\"div_corem1\", \"div_corem0\", \"div_atb\",\n\t\t\t\t\"div_periph\", \"div_pclk_dbg\", \"div_hpm\" };\n\n \nPNAME(mout_mpll_user_p4x12) = { \"fin_pll\", \"sclk_mpll\", };\nPNAME(mout_core_p4x12)\t= { \"mout_apll\", \"mout_mpll_user_c\", };\nPNAME(mout_gdl_p4x12)\t= { \"mout_mpll_user_l\", \"sclk_apll\", };\nPNAME(mout_gdr_p4x12)\t= { \"mout_mpll_user_r\", \"sclk_apll\", };\nPNAME(sclk_ampll_p4x12)\t= { \"mout_mpll_user_t\", \"sclk_apll\", };\nPNAME(group1_p4x12)\t= { \"xxti\", \"xusbxti\", \"sclk_hdmi24m\", \"sclk_usbphy0\",\n\t\t\t\t\"none\",\t\"sclk_hdmiphy\", \"mout_mpll_user_t\",\n\t\t\t\t\"sclk_epll\", \"sclk_vpll\", };\nPNAME(mout_audio0_p4x12) = { \"cdclk0\", \"none\", \"sclk_hdmi24m\",\n\t\t\t\t\"sclk_usbphy0\", \"xxti\", \"xusbxti\",\n\t\t\t\t\"mout_mpll_user_t\", \"sclk_epll\", \"sclk_vpll\" };\nPNAME(mout_audio1_p4x12) = { \"cdclk1\", \"none\", \"sclk_hdmi24m\",\n\t\t\t\t\"sclk_usbphy0\", \"xxti\", \"xusbxti\",\n\t\t\t\t\"mout_mpll_user_t\", \"sclk_epll\", \"sclk_vpll\", };\nPNAME(mout_audio2_p4x12) = { \"cdclk2\", \"none\", \"sclk_hdmi24m\",\n\t\t\t\t\"sclk_usbphy0\", \"xxti\", \"xusbxti\",\n\t\t\t\t\"mout_mpll_user_t\", \"sclk_epll\", \"sclk_vpll\", };\nPNAME(aclk_p4412)\t= { \"mout_mpll_user_t\", \"sclk_apll\", };\nPNAME(mout_user_aclk400_mcuisp_p4x12) = {\"fin_pll\", \"div_aclk400_mcuisp\", };\nPNAME(mout_user_aclk200_p4x12) = {\"fin_pll\", \"div_aclk200\", };\nPNAME(mout_user_aclk266_gps_p4x12) = {\"fin_pll\", \"div_aclk266_gps\", };\nPNAME(mout_pwi_p4x12) = { \"xxti\", \"xusbxti\", \"sclk_hdmi24m\", \"sclk_usbphy0\",\n\t\t\t\t\"none\", \"sclk_hdmiphy\", \"sclk_mpll\",\n\t\t\t\t\"sclk_epll\", \"sclk_vpll\" };\nPNAME(clkout_left_p4x12) = { \"sclk_mpll_user_l_div_2\", \"sclk_apll_div_2\",\n\t\t\t\t\"div_gdl\", \"div_gpl\" };\nPNAME(clkout_right_p4x12) = { \"sclk_mpll_user_r_div_2\", \"sclk_apll_div_2\",\n\t\t\t\t\"div_gdr\", \"div_gpr\" };\nPNAME(clkout_top_p4x12) = { \"fout_epll\", \"fout_vpll\", \"sclk_hdmi24m\",\n\t\t\t\t\"sclk_usbphy0\", \"none\", \"sclk_hdmiphy\",\n\t\t\t\t\"cdclk0\", \"cdclk1\", \"cdclk2\", \"spdif_extclk\",\n\t\t\t\t\"aclk160\", \"aclk133\", \"aclk200\", \"aclk100\",\n\t\t\t\t\"sclk_mfc\", \"sclk_g3d\", \"aclk400_mcuisp\",\n\t\t\t\t\"cam_a_pclk\", \"cam_b_pclk\", \"s_rxbyteclkhs0_2l\",\n\t\t\t\t\"s_rxbyteclkhs0_4l\", \"rx_half_byte_clk_csis0\",\n\t\t\t\t\"rx_half_byte_clk_csis1\", \"div_jpeg\",\n\t\t\t\t\"sclk_pwm_isp\", \"sclk_spi0_isp\",\n\t\t\t\t\"sclk_spi1_isp\", \"sclk_uart_isp\",\n\t\t\t\t\"sclk_mipihsi\", \"sclk_hdmi\", \"sclk_fimd0\",\n\t\t\t\t\"sclk_pcm0\" };\nPNAME(clkout_dmc_p4x12) = { \"div_dmcd\", \"div_dmcp\", \"aclk_acp\", \"div_acp_pclk\",\n\t\t\t\t\"div_dmc\", \"div_dphy\", \"fout_mpll_div_2\",\n\t\t\t\t\"div_pwi\", \"none\", \"div_c2c\", \"div_c2c_aclk\" };\nPNAME(clkout_cpu_p4x12) = { \"fout_apll_div_2\", \"none\", \"none\", \"none\",\n\t\t\t\t\"arm_clk_div_2\", \"div_corem0\", \"div_corem1\",\n\t\t\t\t\"div_cores\", \"div_atb\", \"div_periph\",\n\t\t\t\t\"div_pclk_dbg\", \"div_hpm\" };\n\n \nstatic struct samsung_fixed_rate_clock exynos4_fixed_rate_ext_clks[] __initdata = {\n\tFRATE(CLK_XXTI, \"xxti\", NULL, 0, 0),\n\tFRATE(CLK_XUSBXTI, \"xusbxti\", NULL, 0, 0),\n};\n\n \nstatic const struct samsung_fixed_rate_clock exynos4_fixed_rate_clks[] __initconst = {\n\tFRATE(0, \"sclk_hdmi24m\", NULL, 0, 24000000),\n\tFRATE(CLK_SCLK_HDMIPHY, \"sclk_hdmiphy\", \"hdmi\", 0, 27000000),\n\tFRATE(0, \"sclk_usbphy0\", NULL, 0, 48000000),\n};\n\nstatic const struct samsung_fixed_rate_clock exynos4210_fixed_rate_clks[] __initconst = {\n\tFRATE(0, \"sclk_usbphy1\", NULL, 0, 48000000),\n};\n\nstatic const struct samsung_fixed_factor_clock exynos4_fixed_factor_clks[] __initconst = {\n\tFFACTOR(0, \"sclk_apll_div_2\", \"sclk_apll\", 1, 2, 0),\n\tFFACTOR(0, \"fout_mpll_div_2\", \"fout_mpll\", 1, 2, 0),\n\tFFACTOR(0, \"fout_apll_div_2\", \"fout_apll\", 1, 2, 0),\n\tFFACTOR(0, \"arm_clk_div_2\", \"div_core2\", 1, 2, 0),\n};\n\nstatic const struct samsung_fixed_factor_clock exynos4210_fixed_factor_clks[] __initconst = {\n\tFFACTOR(0, \"sclk_mpll_div_2\", \"sclk_mpll\", 1, 2, 0),\n};\n\nstatic const struct samsung_fixed_factor_clock exynos4x12_fixed_factor_clks[] __initconst = {\n\tFFACTOR(0, \"sclk_mpll_user_l_div_2\", \"mout_mpll_user_l\", 1, 2, 0),\n\tFFACTOR(0, \"sclk_mpll_user_r_div_2\", \"mout_mpll_user_r\", 1, 2, 0),\n\tFFACTOR(0, \"sclk_mpll_user_t_div_2\", \"mout_mpll_user_t\", 1, 2, 0),\n\tFFACTOR(0, \"sclk_mpll_user_c_div_2\", \"mout_mpll_user_c\", 1, 2, 0),\n};\n\n \nstatic const struct samsung_mux_clock exynos4_mux_clks[] __initconst = {\n\tMUX_F(CLK_MOUT_APLL, \"mout_apll\", mout_apll_p, SRC_CPU, 0, 1,\n\t\t\tCLK_SET_RATE_PARENT | CLK_RECALC_NEW_RATES, 0),\n\tMUX(CLK_MOUT_HDMI, \"mout_hdmi\", mout_hdmi_p, SRC_TV, 0, 1),\n\tMUX(0, \"mout_mfc1\", sclk_evpll_p, SRC_MFC, 4, 1),\n\tMUX(0, \"mout_mfc\", mout_mfc_p, SRC_MFC, 8, 1),\n\tMUX_F(CLK_MOUT_G3D1, \"mout_g3d1\", sclk_evpll_p, SRC_G3D, 4, 1,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tMUX_F(CLK_MOUT_G3D, \"mout_g3d\", mout_g3d_p, SRC_G3D, 8, 1,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tMUX(0, \"mout_spdif\", mout_spdif_p, SRC_PERIL1, 8, 2),\n\tMUX(0, \"mout_onenand1\", mout_onenand1_p, SRC_TOP0, 0, 1),\n\tMUX(CLK_SCLK_EPLL, \"sclk_epll\", mout_epll_p, SRC_TOP0, 4, 1),\n\tMUX(0, \"mout_onenand\", mout_onenand_p, SRC_TOP0, 28, 1),\n\n\tMUX(0, \"mout_dmc_bus\", sclk_ampll_p4210, SRC_DMC, 4, 1),\n\tMUX(0, \"mout_dphy\", sclk_ampll_p4210, SRC_DMC, 8, 1),\n};\n\n \nstatic const struct samsung_mux_clock exynos4210_mux_early[] __initconst = {\n\tMUX(CLK_MOUT_VPLLSRC, \"mout_vpllsrc\", mout_vpllsrc_p, SRC_TOP1, 0, 1),\n};\n\nstatic const struct samsung_mux_clock exynos4210_mux_clks[] __initconst = {\n\tMUX(0, \"mout_gdl\", sclk_ampll_p4210, SRC_LEFTBUS, 0, 1),\n\tMUX(0, \"mout_clkout_leftbus\", clkout_left_p4210,\n\t\t\tCLKOUT_CMU_LEFTBUS, 0, 5),\n\n\tMUX(0, \"mout_gdr\", sclk_ampll_p4210, SRC_RIGHTBUS, 0, 1),\n\tMUX(0, \"mout_clkout_rightbus\", clkout_right_p4210,\n\t\t\tCLKOUT_CMU_RIGHTBUS, 0, 5),\n\n\tMUX(0, \"mout_aclk200\", sclk_ampll_p4210, SRC_TOP0, 12, 1),\n\tMUX(0, \"mout_aclk100\", sclk_ampll_p4210, SRC_TOP0, 16, 1),\n\tMUX(0, \"mout_aclk160\", sclk_ampll_p4210, SRC_TOP0, 20, 1),\n\tMUX(0, \"mout_aclk133\", sclk_ampll_p4210, SRC_TOP0, 24, 1),\n\tMUX(CLK_MOUT_MIXER, \"mout_mixer\", mout_mixer_p4210, SRC_TV, 4, 1),\n\tMUX(0, \"mout_dac\", mout_dac_p4210, SRC_TV, 8, 1),\n\tMUX(0, \"mout_g2d0\", sclk_ampll_p4210, E4210_SRC_IMAGE, 0, 1),\n\tMUX(0, \"mout_g2d1\", sclk_evpll_p, E4210_SRC_IMAGE, 4, 1),\n\tMUX(0, \"mout_g2d\", mout_g2d_p, E4210_SRC_IMAGE, 8, 1),\n\tMUX(0, \"mout_fimd1\", group1_p4210, E4210_SRC_LCD1, 0, 4),\n\tMUX(0, \"mout_mipi1\", group1_p4210, E4210_SRC_LCD1, 12, 4),\n\tMUX(CLK_SCLK_MPLL, \"sclk_mpll\", mout_mpll_p, SRC_CPU, 8, 1),\n\tMUX(CLK_MOUT_CORE, \"mout_core\", mout_core_p4210, SRC_CPU, 16, 1),\n\tMUX(0, \"mout_hpm\", mout_core_p4210, SRC_CPU, 20, 1),\n\tMUX(CLK_SCLK_VPLL, \"sclk_vpll\", sclk_vpll_p4210, SRC_TOP0, 8, 1),\n\tMUX(CLK_MOUT_FIMC0, \"mout_fimc0\", group1_p4210, SRC_CAM, 0, 4),\n\tMUX(CLK_MOUT_FIMC1, \"mout_fimc1\", group1_p4210, SRC_CAM, 4, 4),\n\tMUX(CLK_MOUT_FIMC2, \"mout_fimc2\", group1_p4210, SRC_CAM, 8, 4),\n\tMUX(CLK_MOUT_FIMC3, \"mout_fimc3\", group1_p4210, SRC_CAM, 12, 4),\n\tMUX(CLK_MOUT_CAM0, \"mout_cam0\", group1_p4210, SRC_CAM, 16, 4),\n\tMUX(CLK_MOUT_CAM1, \"mout_cam1\", group1_p4210, SRC_CAM, 20, 4),\n\tMUX(CLK_MOUT_CSIS0, \"mout_csis0\", group1_p4210, SRC_CAM, 24, 4),\n\tMUX(CLK_MOUT_CSIS1, \"mout_csis1\", group1_p4210, SRC_CAM, 28, 4),\n\tMUX(0, \"mout_mfc0\", sclk_ampll_p4210, SRC_MFC, 0, 1),\n\tMUX_F(CLK_MOUT_G3D0, \"mout_g3d0\", sclk_ampll_p4210, SRC_G3D, 0, 1,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tMUX(0, \"mout_fimd0\", group1_p4210, SRC_LCD0, 0, 4),\n\tMUX(0, \"mout_mipi0\", group1_p4210, SRC_LCD0, 12, 4),\n\tMUX(0, \"mout_audio0\", mout_audio0_p4210, SRC_MAUDIO, 0, 4),\n\tMUX(0, \"mout_mmc0\", group1_p4210, SRC_FSYS, 0, 4),\n\tMUX(0, \"mout_mmc1\", group1_p4210, SRC_FSYS, 4, 4),\n\tMUX(0, \"mout_mmc2\", group1_p4210, SRC_FSYS, 8, 4),\n\tMUX(0, \"mout_mmc3\", group1_p4210, SRC_FSYS, 12, 4),\n\tMUX(0, \"mout_mmc4\", group1_p4210, SRC_FSYS, 16, 4),\n\tMUX(0, \"mout_sata\", sclk_ampll_p4210, SRC_FSYS, 24, 1),\n\tMUX(0, \"mout_uart0\", group1_p4210, SRC_PERIL0, 0, 4),\n\tMUX(0, \"mout_uart1\", group1_p4210, SRC_PERIL0, 4, 4),\n\tMUX(0, \"mout_uart2\", group1_p4210, SRC_PERIL0, 8, 4),\n\tMUX(0, \"mout_uart3\", group1_p4210, SRC_PERIL0, 12, 4),\n\tMUX(0, \"mout_uart4\", group1_p4210, SRC_PERIL0, 16, 4),\n\tMUX(0, \"mout_audio1\", mout_audio1_p4210, SRC_PERIL1, 0, 4),\n\tMUX(0, \"mout_audio2\", mout_audio2_p4210, SRC_PERIL1, 4, 4),\n\tMUX(0, \"mout_spi0\", group1_p4210, SRC_PERIL1, 16, 4),\n\tMUX(0, \"mout_spi1\", group1_p4210, SRC_PERIL1, 20, 4),\n\tMUX(0, \"mout_spi2\", group1_p4210, SRC_PERIL1, 24, 4),\n\tMUX(0, \"mout_clkout_top\", clkout_top_p4210, CLKOUT_CMU_TOP, 0, 5),\n\n\tMUX(0, \"mout_pwi\", mout_pwi_p4210, SRC_DMC, 16, 4),\n\tMUX(0, \"mout_clkout_dmc\", clkout_dmc_p4210, CLKOUT_CMU_DMC, 0, 5),\n\n\tMUX(0, \"mout_clkout_cpu\", clkout_cpu_p4210, CLKOUT_CMU_CPU, 0, 5),\n};\n\n \nstatic const struct samsung_mux_clock exynos4x12_mux_clks[] __initconst = {\n\tMUX(0, \"mout_mpll_user_l\", mout_mpll_p, SRC_LEFTBUS, 4, 1),\n\tMUX(0, \"mout_gdl\", mout_gdl_p4x12, SRC_LEFTBUS, 0, 1),\n\tMUX(0, \"mout_clkout_leftbus\", clkout_left_p4x12,\n\t\t\tCLKOUT_CMU_LEFTBUS, 0, 5),\n\n\tMUX(0, \"mout_mpll_user_r\", mout_mpll_p, SRC_RIGHTBUS, 4, 1),\n\tMUX(0, \"mout_gdr\", mout_gdr_p4x12, SRC_RIGHTBUS, 0, 1),\n\tMUX(0, \"mout_clkout_rightbus\", clkout_right_p4x12,\n\t\t\tCLKOUT_CMU_RIGHTBUS, 0, 5),\n\n\tMUX(CLK_MOUT_MPLL_USER_C, \"mout_mpll_user_c\", mout_mpll_user_p4x12,\n\t\t\tSRC_CPU, 24, 1),\n\tMUX(0, \"mout_clkout_cpu\", clkout_cpu_p4x12, CLKOUT_CMU_CPU, 0, 5),\n\n\tMUX(0, \"mout_aclk266_gps\", aclk_p4412, SRC_TOP1, 4, 1),\n\tMUX(0, \"mout_aclk400_mcuisp\", aclk_p4412, SRC_TOP1, 8, 1),\n\tMUX(CLK_MOUT_MPLL_USER_T, \"mout_mpll_user_t\", mout_mpll_user_p4x12,\n\t\t\tSRC_TOP1, 12, 1),\n\tMUX(0, \"mout_user_aclk266_gps\", mout_user_aclk266_gps_p4x12,\n\t\t\tSRC_TOP1, 16, 1),\n\tMUX(CLK_ACLK200, \"aclk200\", mout_user_aclk200_p4x12, SRC_TOP1, 20, 1),\n\tMUX(CLK_ACLK400_MCUISP, \"aclk400_mcuisp\",\n\t\tmout_user_aclk400_mcuisp_p4x12, SRC_TOP1, 24, 1),\n\tMUX(0, \"mout_aclk200\", aclk_p4412, SRC_TOP0, 12, 1),\n\tMUX(0, \"mout_aclk100\", aclk_p4412, SRC_TOP0, 16, 1),\n\tMUX(0, \"mout_aclk160\", aclk_p4412, SRC_TOP0, 20, 1),\n\tMUX(0, \"mout_aclk133\", aclk_p4412, SRC_TOP0, 24, 1),\n\tMUX(0, \"mout_mdnie0\", group1_p4x12, SRC_LCD0, 4, 4),\n\tMUX(0, \"mout_mdnie_pwm0\", group1_p4x12, SRC_LCD0, 8, 4),\n\tMUX(0, \"mout_sata\", sclk_ampll_p4x12, SRC_FSYS, 24, 1),\n\tMUX(0, \"mout_jpeg0\", sclk_ampll_p4x12, E4X12_SRC_CAM1, 0, 1),\n\tMUX(0, \"mout_jpeg1\", sclk_evpll_p, E4X12_SRC_CAM1, 4, 1),\n\tMUX(0, \"mout_jpeg\", mout_jpeg_p, E4X12_SRC_CAM1, 8, 1),\n\tMUX(CLK_SCLK_MPLL, \"sclk_mpll\", mout_mpll_p, SRC_DMC, 12, 1),\n\tMUX(CLK_SCLK_VPLL, \"sclk_vpll\", mout_vpll_p, SRC_TOP0, 8, 1),\n\tMUX(CLK_MOUT_CORE, \"mout_core\", mout_core_p4x12, SRC_CPU, 16, 1),\n\tMUX(0, \"mout_hpm\", mout_core_p4x12, SRC_CPU, 20, 1),\n\tMUX(CLK_MOUT_FIMC0, \"mout_fimc0\", group1_p4x12, SRC_CAM, 0, 4),\n\tMUX(CLK_MOUT_FIMC1, \"mout_fimc1\", group1_p4x12, SRC_CAM, 4, 4),\n\tMUX(CLK_MOUT_FIMC2, \"mout_fimc2\", group1_p4x12, SRC_CAM, 8, 4),\n\tMUX(CLK_MOUT_FIMC3, \"mout_fimc3\", group1_p4x12, SRC_CAM, 12, 4),\n\tMUX(CLK_MOUT_CAM0, \"mout_cam0\", group1_p4x12, SRC_CAM, 16, 4),\n\tMUX(CLK_MOUT_CAM1, \"mout_cam1\", group1_p4x12, SRC_CAM, 20, 4),\n\tMUX(CLK_MOUT_CSIS0, \"mout_csis0\", group1_p4x12, SRC_CAM, 24, 4),\n\tMUX(CLK_MOUT_CSIS1, \"mout_csis1\", group1_p4x12, SRC_CAM, 28, 4),\n\tMUX(0, \"mout_mfc0\", sclk_ampll_p4x12, SRC_MFC, 0, 1),\n\tMUX_F(CLK_MOUT_G3D0, \"mout_g3d0\", sclk_ampll_p4x12, SRC_G3D, 0, 1,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tMUX(0, \"mout_fimd0\", group1_p4x12, SRC_LCD0, 0, 4),\n\tMUX(0, \"mout_mipi0\", group1_p4x12, SRC_LCD0, 12, 4),\n\tMUX(0, \"mout_audio0\", mout_audio0_p4x12, SRC_MAUDIO, 0, 4),\n\tMUX(0, \"mout_mmc0\", group1_p4x12, SRC_FSYS, 0, 4),\n\tMUX(0, \"mout_mmc1\", group1_p4x12, SRC_FSYS, 4, 4),\n\tMUX(0, \"mout_mmc2\", group1_p4x12, SRC_FSYS, 8, 4),\n\tMUX(0, \"mout_mmc3\", group1_p4x12, SRC_FSYS, 12, 4),\n\tMUX(0, \"mout_mmc4\", group1_p4x12, SRC_FSYS, 16, 4),\n\tMUX(0, \"mout_mipihsi\", aclk_p4412, SRC_FSYS, 24, 1),\n\tMUX(0, \"mout_uart0\", group1_p4x12, SRC_PERIL0, 0, 4),\n\tMUX(0, \"mout_uart1\", group1_p4x12, SRC_PERIL0, 4, 4),\n\tMUX(0, \"mout_uart2\", group1_p4x12, SRC_PERIL0, 8, 4),\n\tMUX(0, \"mout_uart3\", group1_p4x12, SRC_PERIL0, 12, 4),\n\tMUX(0, \"mout_uart4\", group1_p4x12, SRC_PERIL0, 16, 4),\n\tMUX(0, \"mout_audio1\", mout_audio1_p4x12, SRC_PERIL1, 0, 4),\n\tMUX(0, \"mout_audio2\", mout_audio2_p4x12, SRC_PERIL1, 4, 4),\n\tMUX(0, \"mout_spi0\", group1_p4x12, SRC_PERIL1, 16, 4),\n\tMUX(0, \"mout_spi1\", group1_p4x12, SRC_PERIL1, 20, 4),\n\tMUX(0, \"mout_spi2\", group1_p4x12, SRC_PERIL1, 24, 4),\n\tMUX(0, \"mout_pwm_isp\", group1_p4x12, E4X12_SRC_ISP, 0, 4),\n\tMUX(0, \"mout_spi0_isp\", group1_p4x12, E4X12_SRC_ISP, 4, 4),\n\tMUX(0, \"mout_spi1_isp\", group1_p4x12, E4X12_SRC_ISP, 8, 4),\n\tMUX(0, \"mout_uart_isp\", group1_p4x12, E4X12_SRC_ISP, 12, 4),\n\tMUX(0, \"mout_clkout_top\", clkout_top_p4x12, CLKOUT_CMU_TOP, 0, 5),\n\n\tMUX(0, \"mout_c2c\", sclk_ampll_p4210, SRC_DMC, 0, 1),\n\tMUX(0, \"mout_pwi\", mout_pwi_p4x12, SRC_DMC, 16, 4),\n\tMUX(0, \"mout_g2d0\", sclk_ampll_p4210, SRC_DMC, 20, 1),\n\tMUX(0, \"mout_g2d1\", sclk_evpll_p, SRC_DMC, 24, 1),\n\tMUX(0, \"mout_g2d\", mout_g2d_p, SRC_DMC, 28, 1),\n\tMUX(0, \"mout_clkout_dmc\", clkout_dmc_p4x12, CLKOUT_CMU_DMC, 0, 5),\n};\n\n \nstatic const struct samsung_div_clock exynos4_div_clks[] __initconst = {\n\tDIV(CLK_DIV_GDL, \"div_gdl\", \"mout_gdl\", DIV_LEFTBUS, 0, 3),\n\tDIV(0, \"div_gpl\", \"div_gdl\", DIV_LEFTBUS, 4, 3),\n\tDIV(0, \"div_clkout_leftbus\", \"mout_clkout_leftbus\",\n\t\t\tCLKOUT_CMU_LEFTBUS, 8, 6),\n\n\tDIV(CLK_DIV_GDR, \"div_gdr\", \"mout_gdr\", DIV_RIGHTBUS, 0, 3),\n\tDIV(0, \"div_gpr\", \"div_gdr\", DIV_RIGHTBUS, 4, 3),\n\tDIV(0, \"div_clkout_rightbus\", \"mout_clkout_rightbus\",\n\t\t\tCLKOUT_CMU_RIGHTBUS, 8, 6),\n\n\tDIV(0, \"div_core\", \"mout_core\", DIV_CPU0, 0, 3),\n\tDIV(0, \"div_corem0\", \"div_core2\", DIV_CPU0, 4, 3),\n\tDIV(0, \"div_corem1\", \"div_core2\", DIV_CPU0, 8, 3),\n\tDIV(0, \"div_periph\", \"div_core2\", DIV_CPU0, 12, 3),\n\tDIV(0, \"div_atb\", \"mout_core\", DIV_CPU0, 16, 3),\n\tDIV(0, \"div_pclk_dbg\", \"div_atb\", DIV_CPU0, 20, 3),\n\tDIV(CLK_DIV_CORE2, \"div_core2\", \"div_core\", DIV_CPU0, 28, 3),\n\tDIV(0, \"div_copy\", \"mout_hpm\", DIV_CPU1, 0, 3),\n\tDIV(0, \"div_hpm\", \"div_copy\", DIV_CPU1, 4, 3),\n\tDIV(0, \"div_clkout_cpu\", \"mout_clkout_cpu\", CLKOUT_CMU_CPU, 8, 6),\n\n\tDIV(0, \"div_fimc0\", \"mout_fimc0\", DIV_CAM, 0, 4),\n\tDIV(0, \"div_fimc1\", \"mout_fimc1\", DIV_CAM, 4, 4),\n\tDIV(0, \"div_fimc2\", \"mout_fimc2\", DIV_CAM, 8, 4),\n\tDIV(0, \"div_fimc3\", \"mout_fimc3\", DIV_CAM, 12, 4),\n\tDIV(0, \"div_cam0\", \"mout_cam0\", DIV_CAM, 16, 4),\n\tDIV(0, \"div_cam1\", \"mout_cam1\", DIV_CAM, 20, 4),\n\tDIV(0, \"div_csis0\", \"mout_csis0\", DIV_CAM, 24, 4),\n\tDIV(0, \"div_csis1\", \"mout_csis1\", DIV_CAM, 28, 4),\n\tDIV(CLK_SCLK_MFC, \"sclk_mfc\", \"mout_mfc\", DIV_MFC, 0, 4),\n\tDIV(CLK_SCLK_G3D, \"sclk_g3d\", \"mout_g3d\", DIV_G3D, 0, 4),\n\tDIV(0, \"div_fimd0\", \"mout_fimd0\", DIV_LCD0, 0, 4),\n\tDIV(0, \"div_mipi0\", \"mout_mipi0\", DIV_LCD0, 16, 4),\n\tDIV(0, \"div_audio0\", \"mout_audio0\", DIV_MAUDIO, 0, 4),\n\tDIV(CLK_SCLK_PCM0, \"sclk_pcm0\", \"sclk_audio0\", DIV_MAUDIO, 4, 8),\n\tDIV(0, \"div_mmc0\", \"mout_mmc0\", DIV_FSYS1, 0, 4),\n\tDIV(0, \"div_mmc1\", \"mout_mmc1\", DIV_FSYS1, 16, 4),\n\tDIV(0, \"div_mmc2\", \"mout_mmc2\", DIV_FSYS2, 0, 4),\n\tDIV(0, \"div_mmc3\", \"mout_mmc3\", DIV_FSYS2, 16, 4),\n\tDIV(CLK_SCLK_PIXEL, \"sclk_pixel\", \"sclk_vpll\", DIV_TV, 0, 4),\n\tDIV(CLK_ACLK100, \"aclk100\", \"mout_aclk100\", DIV_TOP, 4, 4),\n\tDIV(CLK_ACLK160, \"aclk160\", \"mout_aclk160\", DIV_TOP, 8, 3),\n\tDIV(CLK_ACLK133, \"aclk133\", \"mout_aclk133\", DIV_TOP, 12, 3),\n\tDIV(0, \"div_onenand\", \"mout_onenand1\", DIV_TOP, 16, 3),\n\tDIV(CLK_SCLK_SLIMBUS, \"sclk_slimbus\", \"sclk_epll\", DIV_PERIL3, 4, 4),\n\tDIV(CLK_SCLK_PCM1, \"sclk_pcm1\", \"sclk_audio1\", DIV_PERIL4, 4, 8),\n\tDIV(CLK_SCLK_PCM2, \"sclk_pcm2\", \"sclk_audio2\", DIV_PERIL4, 20, 8),\n\tDIV(CLK_SCLK_I2S1, \"sclk_i2s1\", \"sclk_audio1\", DIV_PERIL5, 0, 6),\n\tDIV(CLK_SCLK_I2S2, \"sclk_i2s2\", \"sclk_audio2\", DIV_PERIL5, 8, 6),\n\tDIV(0, \"div_mmc4\", \"mout_mmc4\", DIV_FSYS3, 0, 4),\n\tDIV_F(0, \"div_mmc_pre4\", \"div_mmc4\", DIV_FSYS3, 8, 8,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tDIV(0, \"div_uart0\", \"mout_uart0\", DIV_PERIL0, 0, 4),\n\tDIV(0, \"div_uart1\", \"mout_uart1\", DIV_PERIL0, 4, 4),\n\tDIV(0, \"div_uart2\", \"mout_uart2\", DIV_PERIL0, 8, 4),\n\tDIV(0, \"div_uart3\", \"mout_uart3\", DIV_PERIL0, 12, 4),\n\tDIV(0, \"div_uart4\", \"mout_uart4\", DIV_PERIL0, 16, 4),\n\tDIV(0, \"div_spi0\", \"mout_spi0\", DIV_PERIL1, 0, 4),\n\tDIV(0, \"div_spi_pre0\", \"div_spi0\", DIV_PERIL1, 8, 8),\n\tDIV(0, \"div_spi1\", \"mout_spi1\", DIV_PERIL1, 16, 4),\n\tDIV(0, \"div_spi_pre1\", \"div_spi1\", DIV_PERIL1, 24, 8),\n\tDIV(0, \"div_spi2\", \"mout_spi2\", DIV_PERIL2, 0, 4),\n\tDIV(0, \"div_spi_pre2\", \"div_spi2\", DIV_PERIL2, 8, 8),\n\tDIV(0, \"div_audio1\", \"mout_audio1\", DIV_PERIL4, 0, 4),\n\tDIV(0, \"div_audio2\", \"mout_audio2\", DIV_PERIL4, 16, 4),\n\tDIV(CLK_SCLK_APLL, \"sclk_apll\", \"mout_apll\", DIV_CPU0, 24, 3),\n\tDIV_F(0, \"div_mipi_pre0\", \"div_mipi0\", DIV_LCD0, 20, 4,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tDIV_F(0, \"div_mmc_pre0\", \"div_mmc0\", DIV_FSYS1, 8, 8,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tDIV_F(0, \"div_mmc_pre1\", \"div_mmc1\", DIV_FSYS1, 24, 8,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tDIV_F(0, \"div_mmc_pre2\", \"div_mmc2\", DIV_FSYS2, 8, 8,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tDIV_F(0, \"div_mmc_pre3\", \"div_mmc3\", DIV_FSYS2, 24, 8,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tDIV(0, \"div_clkout_top\", \"mout_clkout_top\", CLKOUT_CMU_TOP, 8, 6),\n\n\tDIV(CLK_DIV_ACP, \"div_acp\", \"mout_dmc_bus\", DIV_DMC0, 0, 3),\n\tDIV(0, \"div_acp_pclk\", \"div_acp\", DIV_DMC0, 4, 3),\n\tDIV(0, \"div_dphy\", \"mout_dphy\", DIV_DMC0, 8, 3),\n\tDIV(CLK_DIV_DMC, \"div_dmc\", \"mout_dmc_bus\", DIV_DMC0, 12, 3),\n\tDIV(0, \"div_dmcd\", \"div_dmc\", DIV_DMC0, 16, 3),\n\tDIV(0, \"div_dmcp\", \"div_dmcd\", DIV_DMC0, 20, 3),\n\tDIV(0, \"div_pwi\", \"mout_pwi\", DIV_DMC1, 8, 4),\n\tDIV(0, \"div_clkout_dmc\", \"mout_clkout_dmc\", CLKOUT_CMU_DMC, 8, 6),\n};\n\n \nstatic const struct samsung_div_clock exynos4210_div_clks[] __initconst = {\n\tDIV(CLK_ACLK200, \"aclk200\", \"mout_aclk200\", DIV_TOP, 0, 3),\n\tDIV(CLK_SCLK_FIMG2D, \"sclk_fimg2d\", \"mout_g2d\", DIV_IMAGE, 0, 4),\n\tDIV(0, \"div_fimd1\", \"mout_fimd1\", E4210_DIV_LCD1, 0, 4),\n\tDIV(0, \"div_mipi1\", \"mout_mipi1\", E4210_DIV_LCD1, 16, 4),\n\tDIV(0, \"div_sata\", \"mout_sata\", DIV_FSYS0, 20, 4),\n\tDIV_F(0, \"div_mipi_pre1\", \"div_mipi1\", E4210_DIV_LCD1, 20, 4,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n};\n\n \nstatic const struct samsung_div_clock exynos4x12_div_clks[] __initconst = {\n\tDIV(0, \"div_mdnie0\", \"mout_mdnie0\", DIV_LCD0, 4, 4),\n\tDIV(0, \"div_mdnie_pwm0\", \"mout_mdnie_pwm0\", DIV_LCD0, 8, 4),\n\tDIV(0, \"div_mdnie_pwm_pre0\", \"div_mdnie_pwm0\", DIV_LCD0, 12, 4),\n\tDIV(0, \"div_mipihsi\", \"mout_mipihsi\", DIV_FSYS0, 20, 4),\n\tDIV(0, \"div_jpeg\", \"mout_jpeg\", E4X12_DIV_CAM1, 0, 4),\n\tDIV(CLK_DIV_ACLK200, \"div_aclk200\", \"mout_aclk200\", DIV_TOP, 0, 3),\n\tDIV(0, \"div_aclk266_gps\", \"mout_aclk266_gps\", DIV_TOP, 20, 3),\n\tDIV(CLK_DIV_ACLK400_MCUISP, \"div_aclk400_mcuisp\", \"mout_aclk400_mcuisp\",\n\t\t\t\t\t\tDIV_TOP, 24, 3),\n\tDIV(0, \"div_pwm_isp\", \"mout_pwm_isp\", E4X12_DIV_ISP, 0, 4),\n\tDIV(0, \"div_spi0_isp\", \"mout_spi0_isp\", E4X12_DIV_ISP, 4, 4),\n\tDIV(0, \"div_spi0_isp_pre\", \"div_spi0_isp\", E4X12_DIV_ISP, 8, 8),\n\tDIV(0, \"div_spi1_isp\", \"mout_spi1_isp\", E4X12_DIV_ISP, 16, 4),\n\tDIV(0, \"div_spi1_isp_pre\", \"div_spi1_isp\", E4X12_DIV_ISP, 20, 8),\n\tDIV(0, \"div_uart_isp\", \"mout_uart_isp\", E4X12_DIV_ISP, 28, 4),\n\tDIV(CLK_SCLK_FIMG2D, \"sclk_fimg2d\", \"mout_g2d\", DIV_DMC1, 0, 4),\n\tDIV(CLK_DIV_C2C, \"div_c2c\", \"mout_c2c\", DIV_DMC1, 4, 3),\n\tDIV(0, \"div_c2c_aclk\", \"div_c2c\", DIV_DMC1, 12, 3),\n};\n\n \nstatic const struct samsung_gate_clock exynos4_gate_clks[] __initconst = {\n\tGATE(CLK_PPMULEFT, \"ppmuleft\", \"aclk200\", GATE_IP_LEFTBUS, 1, 0, 0),\n\tGATE(CLK_PPMURIGHT, \"ppmuright\", \"aclk200\", GATE_IP_RIGHTBUS, 1, 0, 0),\n\tGATE(CLK_SCLK_HDMI, \"sclk_hdmi\", \"mout_hdmi\", SRC_MASK_TV, 0, 0, 0),\n\tGATE(CLK_SCLK_SPDIF, \"sclk_spdif\", \"mout_spdif\", SRC_MASK_PERIL1, 8, 0,\n\t\t0),\n\tGATE(CLK_JPEG, \"jpeg\", \"aclk160\", GATE_IP_CAM, 6, 0, 0),\n\tGATE(CLK_MIE0, \"mie0\", \"aclk160\", GATE_IP_LCD0, 1, 0, 0),\n\tGATE(CLK_DSIM0, \"dsim0\", \"aclk160\", GATE_IP_LCD0, 3, 0, 0),\n\tGATE(CLK_FIMD1, \"fimd1\", \"aclk160\", E4210_GATE_IP_LCD1, 0, 0, 0),\n\tGATE(CLK_MIE1, \"mie1\", \"aclk160\", E4210_GATE_IP_LCD1, 1, 0, 0),\n\tGATE(CLK_DSIM1, \"dsim1\", \"aclk160\", E4210_GATE_IP_LCD1, 3, 0, 0),\n\tGATE(CLK_SMMU_FIMD1, \"smmu_fimd1\", \"aclk160\", E4210_GATE_IP_LCD1, 4, 0,\n\t\t0),\n\tGATE(CLK_TSI, \"tsi\", \"aclk133\", GATE_IP_FSYS, 4, 0, 0),\n\tGATE(CLK_SROMC, \"sromc\", \"aclk133\", GATE_IP_FSYS, 11, 0, 0),\n\tGATE(CLK_G3D, \"g3d\", \"aclk200\", GATE_IP_G3D, 0, 0, 0),\n\tGATE(CLK_PPMUG3D, \"ppmug3d\", \"aclk200\", GATE_IP_G3D, 1, 0, 0),\n\tGATE(CLK_USB_DEVICE, \"usb_device\", \"aclk133\", GATE_IP_FSYS, 13, 0, 0),\n\tGATE(CLK_ONENAND, \"onenand\", \"aclk133\", GATE_IP_FSYS, 15, 0, 0),\n\tGATE(CLK_NFCON, \"nfcon\", \"aclk133\", GATE_IP_FSYS, 16, 0, 0),\n\tGATE(CLK_GPS, \"gps\", \"aclk133\", GATE_IP_GPS, 0, 0, 0),\n\tGATE(CLK_SMMU_GPS, \"smmu_gps\", \"aclk133\", GATE_IP_GPS, 1, 0, 0),\n\tGATE(CLK_PPMUGPS, \"ppmugps\", \"aclk200\", GATE_IP_GPS, 2, 0, 0),\n\tGATE(CLK_SLIMBUS, \"slimbus\", \"aclk100\", GATE_IP_PERIL, 25, 0, 0),\n\tGATE(CLK_SCLK_CAM0, \"sclk_cam0\", \"div_cam0\", GATE_SCLK_CAM, 4,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_CAM1, \"sclk_cam1\", \"div_cam1\", GATE_SCLK_CAM, 5,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_MIPI0, \"sclk_mipi0\", \"div_mipi_pre0\",\n\t\t\tSRC_MASK_LCD0, 12, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_AUDIO0, \"sclk_audio0\", \"div_audio0\", SRC_MASK_MAUDIO, 0,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_AUDIO1, \"sclk_audio1\", \"div_audio1\", SRC_MASK_PERIL1, 0,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_VP, \"vp\", \"aclk160\", GATE_IP_TV, 0, 0, 0),\n\tGATE(CLK_MIXER, \"mixer\", \"aclk160\", GATE_IP_TV, 1, 0, 0),\n\tGATE(CLK_HDMI, \"hdmi\", \"aclk160\", GATE_IP_TV, 3, 0, 0),\n\tGATE(CLK_PWM, \"pwm\", \"aclk100\", GATE_IP_PERIL, 24, 0, 0),\n\tGATE(CLK_SDMMC4, \"sdmmc4\", \"aclk133\", GATE_IP_FSYS, 9, 0, 0),\n\tGATE(CLK_USB_HOST, \"usb_host\", \"aclk133\", GATE_IP_FSYS, 12, 0, 0),\n\tGATE(CLK_SCLK_FIMC0, \"sclk_fimc0\", \"div_fimc0\", SRC_MASK_CAM, 0,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_FIMC1, \"sclk_fimc1\", \"div_fimc1\", SRC_MASK_CAM, 4,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_FIMC2, \"sclk_fimc2\", \"div_fimc2\", SRC_MASK_CAM, 8,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_FIMC3, \"sclk_fimc3\", \"div_fimc3\", SRC_MASK_CAM, 12,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_CSIS0, \"sclk_csis0\", \"div_csis0\", SRC_MASK_CAM, 24,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_CSIS1, \"sclk_csis1\", \"div_csis1\", SRC_MASK_CAM, 28,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_FIMD0, \"sclk_fimd0\", \"div_fimd0\", SRC_MASK_LCD0, 0,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_MMC0, \"sclk_mmc0\", \"div_mmc_pre0\", SRC_MASK_FSYS, 0,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_MMC1, \"sclk_mmc1\", \"div_mmc_pre1\", SRC_MASK_FSYS, 4,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_MMC2, \"sclk_mmc2\", \"div_mmc_pre2\", SRC_MASK_FSYS, 8,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_MMC3, \"sclk_mmc3\", \"div_mmc_pre3\", SRC_MASK_FSYS, 12,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_MMC4, \"sclk_mmc4\", \"div_mmc_pre4\", SRC_MASK_FSYS, 16,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_UART0, \"uclk0\", \"div_uart0\", SRC_MASK_PERIL0, 0,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_UART1, \"uclk1\", \"div_uart1\", SRC_MASK_PERIL0, 4,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_UART2, \"uclk2\", \"div_uart2\", SRC_MASK_PERIL0, 8,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_UART3, \"uclk3\", \"div_uart3\", SRC_MASK_PERIL0, 12,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_UART4, \"uclk4\", \"div_uart4\", SRC_MASK_PERIL0, 16,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_AUDIO2, \"sclk_audio2\", \"div_audio2\", SRC_MASK_PERIL1, 4,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_SPI0, \"sclk_spi0\", \"div_spi_pre0\", SRC_MASK_PERIL1, 16,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_SPI1, \"sclk_spi1\", \"div_spi_pre1\", SRC_MASK_PERIL1, 20,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_SPI2, \"sclk_spi2\", \"div_spi_pre2\", SRC_MASK_PERIL1, 24,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_FIMC0, \"fimc0\", \"aclk160\", GATE_IP_CAM, 0,\n\t\t\t0, 0),\n\tGATE(CLK_FIMC1, \"fimc1\", \"aclk160\", GATE_IP_CAM, 1,\n\t\t\t0, 0),\n\tGATE(CLK_FIMC2, \"fimc2\", \"aclk160\", GATE_IP_CAM, 2,\n\t\t\t0, 0),\n\tGATE(CLK_FIMC3, \"fimc3\", \"aclk160\", GATE_IP_CAM, 3,\n\t\t\t0, 0),\n\tGATE(CLK_CSIS0, \"csis0\", \"aclk160\", GATE_IP_CAM, 4,\n\t\t\t0, 0),\n\tGATE(CLK_CSIS1, \"csis1\", \"aclk160\", GATE_IP_CAM, 5,\n\t\t\t0, 0),\n\tGATE(CLK_SMMU_FIMC0, \"smmu_fimc0\", \"aclk160\", GATE_IP_CAM, 7,\n\t\t\t0, 0),\n\tGATE(CLK_SMMU_FIMC1, \"smmu_fimc1\", \"aclk160\", GATE_IP_CAM, 8,\n\t\t\t0, 0),\n\tGATE(CLK_SMMU_FIMC2, \"smmu_fimc2\", \"aclk160\", GATE_IP_CAM, 9,\n\t\t\t0, 0),\n\tGATE(CLK_SMMU_FIMC3, \"smmu_fimc3\", \"aclk160\", GATE_IP_CAM, 10,\n\t\t\t0, 0),\n\tGATE(CLK_SMMU_JPEG, \"smmu_jpeg\", \"aclk160\", GATE_IP_CAM, 11,\n\t\t\t0, 0),\n\tGATE(CLK_PPMUCAMIF, \"ppmucamif\", \"aclk160\", GATE_IP_CAM, 16, 0, 0),\n\tGATE(CLK_PIXELASYNCM0, \"pxl_async0\", \"aclk160\", GATE_IP_CAM, 17, 0, 0),\n\tGATE(CLK_PIXELASYNCM1, \"pxl_async1\", \"aclk160\", GATE_IP_CAM, 18, 0, 0),\n\tGATE(CLK_SMMU_TV, \"smmu_tv\", \"aclk160\", GATE_IP_TV, 4,\n\t\t\t0, 0),\n\tGATE(CLK_PPMUTV, \"ppmutv\", \"aclk160\", GATE_IP_TV, 5, 0, 0),\n\tGATE(CLK_MFC, \"mfc\", \"aclk100\", GATE_IP_MFC, 0, 0, 0),\n\tGATE(CLK_SMMU_MFCL, \"smmu_mfcl\", \"aclk100\", GATE_IP_MFC, 1,\n\t\t\t0, 0),\n\tGATE(CLK_SMMU_MFCR, \"smmu_mfcr\", \"aclk100\", GATE_IP_MFC, 2,\n\t\t\t0, 0),\n\tGATE(CLK_PPMUMFC_L, \"ppmumfc_l\", \"aclk100\", GATE_IP_MFC, 3, 0, 0),\n\tGATE(CLK_PPMUMFC_R, \"ppmumfc_r\", \"aclk100\", GATE_IP_MFC, 4, 0, 0),\n\tGATE(CLK_FIMD0, \"fimd0\", \"aclk160\", GATE_IP_LCD0, 0,\n\t\t\t0, 0),\n\tGATE(CLK_SMMU_FIMD0, \"smmu_fimd0\", \"aclk160\", GATE_IP_LCD0, 4,\n\t\t\t0, 0),\n\tGATE(CLK_PPMULCD0, \"ppmulcd0\", \"aclk160\", GATE_IP_LCD0, 5, 0, 0),\n\tGATE(CLK_PDMA0, \"pdma0\", \"aclk133\", GATE_IP_FSYS, 0,\n\t\t\t0, 0),\n\tGATE(CLK_PDMA1, \"pdma1\", \"aclk133\", GATE_IP_FSYS, 1,\n\t\t\t0, 0),\n\tGATE(CLK_SDMMC0, \"sdmmc0\", \"aclk133\", GATE_IP_FSYS, 5,\n\t\t\t0, 0),\n\tGATE(CLK_SDMMC1, \"sdmmc1\", \"aclk133\", GATE_IP_FSYS, 6,\n\t\t\t0, 0),\n\tGATE(CLK_SDMMC2, \"sdmmc2\", \"aclk133\", GATE_IP_FSYS, 7,\n\t\t\t0, 0),\n\tGATE(CLK_SDMMC3, \"sdmmc3\", \"aclk133\", GATE_IP_FSYS, 8,\n\t\t\t0, 0),\n\tGATE(CLK_PPMUFILE, \"ppmufile\", \"aclk133\", GATE_IP_FSYS, 17, 0, 0),\n\tGATE(CLK_UART0, \"uart0\", \"aclk100\", GATE_IP_PERIL, 0,\n\t\t\t0, 0),\n\tGATE(CLK_UART1, \"uart1\", \"aclk100\", GATE_IP_PERIL, 1,\n\t\t\t0, 0),\n\tGATE(CLK_UART2, \"uart2\", \"aclk100\", GATE_IP_PERIL, 2,\n\t\t\t0, 0),\n\tGATE(CLK_UART3, \"uart3\", \"aclk100\", GATE_IP_PERIL, 3,\n\t\t\t0, 0),\n\tGATE(CLK_UART4, \"uart4\", \"aclk100\", GATE_IP_PERIL, 4,\n\t\t\t0, 0),\n\tGATE(CLK_I2C0, \"i2c0\", \"aclk100\", GATE_IP_PERIL, 6,\n\t\t\t0, 0),\n\tGATE(CLK_I2C1, \"i2c1\", \"aclk100\", GATE_IP_PERIL, 7,\n\t\t\t0, 0),\n\tGATE(CLK_I2C2, \"i2c2\", \"aclk100\", GATE_IP_PERIL, 8,\n\t\t\t0, 0),\n\tGATE(CLK_I2C3, \"i2c3\", \"aclk100\", GATE_IP_PERIL, 9,\n\t\t\t0, 0),\n\tGATE(CLK_I2C4, \"i2c4\", \"aclk100\", GATE_IP_PERIL, 10,\n\t\t\t0, 0),\n\tGATE(CLK_I2C5, \"i2c5\", \"aclk100\", GATE_IP_PERIL, 11,\n\t\t\t0, 0),\n\tGATE(CLK_I2C6, \"i2c6\", \"aclk100\", GATE_IP_PERIL, 12,\n\t\t\t0, 0),\n\tGATE(CLK_I2C7, \"i2c7\", \"aclk100\", GATE_IP_PERIL, 13,\n\t\t\t0, 0),\n\tGATE(CLK_I2C_HDMI, \"i2c-hdmi\", \"aclk100\", GATE_IP_PERIL, 14,\n\t\t\t0, 0),\n\tGATE(CLK_SPI0, \"spi0\", \"aclk100\", GATE_IP_PERIL, 16,\n\t\t\t0, 0),\n\tGATE(CLK_SPI1, \"spi1\", \"aclk100\", GATE_IP_PERIL, 17,\n\t\t\t0, 0),\n\tGATE(CLK_SPI2, \"spi2\", \"aclk100\", GATE_IP_PERIL, 18,\n\t\t\t0, 0),\n\tGATE(CLK_I2S1, \"i2s1\", \"aclk100\", GATE_IP_PERIL, 20,\n\t\t\t0, 0),\n\tGATE(CLK_I2S2, \"i2s2\", \"aclk100\", GATE_IP_PERIL, 21,\n\t\t\t0, 0),\n\tGATE(CLK_PCM1, \"pcm1\", \"aclk100\", GATE_IP_PERIL, 22,\n\t\t\t0, 0),\n\tGATE(CLK_PCM2, \"pcm2\", \"aclk100\", GATE_IP_PERIL, 23,\n\t\t\t0, 0),\n\tGATE(CLK_SPDIF, \"spdif\", \"aclk100\", GATE_IP_PERIL, 26,\n\t\t\t0, 0),\n\tGATE(CLK_AC97, \"ac97\", \"aclk100\", GATE_IP_PERIL, 27,\n\t\t\t0, 0),\n\tGATE(CLK_SSS, \"sss\", \"aclk133\", GATE_IP_DMC, 4, 0, 0),\n\tGATE(CLK_PPMUDMC0, \"ppmudmc0\", \"aclk133\", GATE_IP_DMC, 8, 0, 0),\n\tGATE(CLK_PPMUDMC1, \"ppmudmc1\", \"aclk133\", GATE_IP_DMC, 9, 0, 0),\n\tGATE(CLK_PPMUCPU, \"ppmucpu\", \"aclk133\", GATE_IP_DMC, 10, 0, 0),\n\tGATE(CLK_PPMUACP, \"ppmuacp\", \"aclk133\", GATE_IP_DMC, 16, 0, 0),\n\n\tGATE(CLK_OUT_LEFTBUS, \"clkout_leftbus\", \"div_clkout_leftbus\",\n\t\t\tCLKOUT_CMU_LEFTBUS, 16, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_OUT_RIGHTBUS, \"clkout_rightbus\", \"div_clkout_rightbus\",\n\t\t\tCLKOUT_CMU_RIGHTBUS, 16, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_OUT_TOP, \"clkout_top\", \"div_clkout_top\",\n\t\t\tCLKOUT_CMU_TOP, 16, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_OUT_DMC, \"clkout_dmc\", \"div_clkout_dmc\",\n\t\t\tCLKOUT_CMU_DMC, 16, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_OUT_CPU, \"clkout_cpu\", \"div_clkout_cpu\",\n\t\t\tCLKOUT_CMU_CPU, 16, CLK_SET_RATE_PARENT, 0),\n};\n\n \nstatic const struct samsung_gate_clock exynos4210_gate_clks[] __initconst = {\n\tGATE(CLK_TVENC, \"tvenc\", \"aclk160\", GATE_IP_TV, 2, 0, 0),\n\tGATE(CLK_G2D, \"g2d\", \"aclk200\", E4210_GATE_IP_IMAGE, 0, 0, 0),\n\tGATE(CLK_ROTATOR, \"rotator\", \"aclk200\", E4210_GATE_IP_IMAGE, 1, 0, 0),\n\tGATE(CLK_MDMA, \"mdma\", \"aclk200\", E4210_GATE_IP_IMAGE, 2, 0, 0),\n\tGATE(CLK_SMMU_G2D, \"smmu_g2d\", \"aclk200\", E4210_GATE_IP_IMAGE, 3, 0, 0),\n\tGATE(CLK_SMMU_MDMA, \"smmu_mdma\", \"aclk200\", E4210_GATE_IP_IMAGE, 5, 0,\n\t\t0),\n\tGATE(CLK_PPMUIMAGE, \"ppmuimage\", \"aclk200\", E4210_GATE_IP_IMAGE, 9, 0,\n\t\t0),\n\tGATE(CLK_PPMULCD1, \"ppmulcd1\", \"aclk160\", E4210_GATE_IP_LCD1, 5, 0, 0),\n\tGATE(CLK_PCIE_PHY, \"pcie_phy\", \"aclk133\", GATE_IP_FSYS, 2, 0, 0),\n\tGATE(CLK_SATA_PHY, \"sata_phy\", \"aclk133\", GATE_IP_FSYS, 3, 0, 0),\n\tGATE(CLK_SATA, \"sata\", \"aclk133\", GATE_IP_FSYS, 10, 0, 0),\n\tGATE(CLK_PCIE, \"pcie\", \"aclk133\", GATE_IP_FSYS, 14, 0, 0),\n\tGATE(CLK_SMMU_PCIE, \"smmu_pcie\", \"aclk133\", GATE_IP_FSYS, 18, 0, 0),\n\tGATE(CLK_MODEMIF, \"modemif\", \"aclk100\", GATE_IP_PERIL, 28, 0, 0),\n\tGATE(CLK_CHIPID, \"chipid\", \"aclk100\", E4210_GATE_IP_PERIR, 0, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SYSREG, \"sysreg\", \"aclk100\", E4210_GATE_IP_PERIR, 0,\n\t\t\tCLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_HDMI_CEC, \"hdmi_cec\", \"aclk100\", E4210_GATE_IP_PERIR, 11, 0,\n\t\t0),\n\tGATE(CLK_SMMU_ROTATOR, \"smmu_rotator\", \"aclk200\",\n\t\t\tE4210_GATE_IP_IMAGE, 4, 0, 0),\n\tGATE(CLK_SCLK_MIPI1, \"sclk_mipi1\", \"div_mipi_pre1\",\n\t\t\tE4210_SRC_MASK_LCD1, 12, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_SATA, \"sclk_sata\", \"div_sata\",\n\t\t\tSRC_MASK_FSYS, 24, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_MIXER, \"sclk_mixer\", \"mout_mixer\", SRC_MASK_TV, 4, 0, 0),\n\tGATE(CLK_SCLK_DAC, \"sclk_dac\", \"mout_dac\", SRC_MASK_TV, 8, 0, 0),\n\tGATE(CLK_TSADC, \"tsadc\", \"aclk100\", GATE_IP_PERIL, 15,\n\t\t\t0, 0),\n\tGATE(CLK_MCT, \"mct\", \"aclk100\", E4210_GATE_IP_PERIR, 13,\n\t\t\t0, 0),\n\tGATE(CLK_WDT, \"watchdog\", \"aclk100\", E4210_GATE_IP_PERIR, 14,\n\t\t\t0, 0),\n\tGATE(CLK_RTC, \"rtc\", \"aclk100\", E4210_GATE_IP_PERIR, 15,\n\t\t\t0, 0),\n\tGATE(CLK_KEYIF, \"keyif\", \"aclk100\", E4210_GATE_IP_PERIR, 16,\n\t\t\t0, 0),\n\tGATE(CLK_SCLK_FIMD1, \"sclk_fimd1\", \"div_fimd1\", E4210_SRC_MASK_LCD1, 0,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_TMU_APBIF, \"tmu_apbif\", \"aclk100\", E4210_GATE_IP_PERIR, 17, 0,\n\t\t0),\n};\n\n \nstatic const struct samsung_gate_clock exynos4x12_gate_clks[] __initconst = {\n\tGATE(CLK_ASYNC_G3D, \"async_g3d\", \"aclk200\", GATE_IP_LEFTBUS, 6, 0, 0),\n\tGATE(CLK_AUDSS, \"audss\", \"sclk_epll\", E4X12_GATE_IP_MAUDIO, 0, 0, 0),\n\tGATE(CLK_MDNIE0, \"mdnie0\", \"aclk160\", GATE_IP_LCD0, 2, 0, 0),\n\tGATE(CLK_ROTATOR, \"rotator\", \"aclk200\", E4X12_GATE_IP_IMAGE, 1, 0, 0),\n\tGATE(CLK_MDMA, \"mdma\", \"aclk200\", E4X12_GATE_IP_IMAGE, 2, 0, 0),\n\tGATE(CLK_SMMU_MDMA, \"smmu_mdma\", \"aclk200\", E4X12_GATE_IP_IMAGE, 5, 0,\n\t\t0),\n\tGATE(CLK_PPMUIMAGE, \"ppmuimage\", \"aclk200\", E4X12_GATE_IP_IMAGE, 9, 0,\n\t\t0),\n\tGATE(CLK_TSADC, \"tsadc\", \"aclk133\", E4X12_GATE_BUS_FSYS1, 16, 0, 0),\n\tGATE(CLK_MIPI_HSI, \"mipi_hsi\", \"aclk133\", GATE_IP_FSYS, 10, 0, 0),\n\tGATE(CLK_CHIPID, \"chipid\", \"aclk100\", E4X12_GATE_IP_PERIR, 0, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SYSREG, \"sysreg\", \"aclk100\", E4X12_GATE_IP_PERIR, 1,\n\t\t\tCLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_HDMI_CEC, \"hdmi_cec\", \"aclk100\", E4X12_GATE_IP_PERIR, 11, 0,\n\t\t0),\n\tGATE(CLK_SCLK_MDNIE0, \"sclk_mdnie0\", \"div_mdnie0\",\n\t\t\tSRC_MASK_LCD0, 4, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_MDNIE_PWM0, \"sclk_mdnie_pwm0\", \"div_mdnie_pwm_pre0\",\n\t\t\tSRC_MASK_LCD0, 8, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_MIPIHSI, \"sclk_mipihsi\", \"div_mipihsi\",\n\t\t\tSRC_MASK_FSYS, 24, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SMMU_ROTATOR, \"smmu_rotator\", \"aclk200\",\n\t\t\tE4X12_GATE_IP_IMAGE, 4, 0, 0),\n\tGATE(CLK_MCT, \"mct\", \"aclk100\", E4X12_GATE_IP_PERIR, 13,\n\t\t\t0, 0),\n\tGATE(CLK_RTC, \"rtc\", \"aclk100\", E4X12_GATE_IP_PERIR, 15,\n\t\t\t0, 0),\n\tGATE(CLK_KEYIF, \"keyif\", \"aclk100\", E4X12_GATE_IP_PERIR, 16, 0, 0),\n\tGATE(CLK_PWM_ISP_SCLK, \"pwm_isp_sclk\", \"div_pwm_isp\",\n\t\t\tE4X12_GATE_IP_ISP, 0, 0, 0),\n\tGATE(CLK_SPI0_ISP_SCLK, \"spi0_isp_sclk\", \"div_spi0_isp_pre\",\n\t\t\tE4X12_GATE_IP_ISP, 1, 0, 0),\n\tGATE(CLK_SPI1_ISP_SCLK, \"spi1_isp_sclk\", \"div_spi1_isp_pre\",\n\t\t\tE4X12_GATE_IP_ISP, 2, 0, 0),\n\tGATE(CLK_UART_ISP_SCLK, \"uart_isp_sclk\", \"div_uart_isp\",\n\t\t\tE4X12_GATE_IP_ISP, 3, 0, 0),\n\tGATE(CLK_WDT, \"watchdog\", \"aclk100\", E4X12_GATE_IP_PERIR, 14, 0, 0),\n\tGATE(CLK_PCM0, \"pcm0\", \"aclk100\", E4X12_GATE_IP_MAUDIO, 2,\n\t\t\t0, 0),\n\tGATE(CLK_I2S0, \"i2s0\", \"aclk100\", E4X12_GATE_IP_MAUDIO, 3,\n\t\t\t0, 0),\n\tGATE(CLK_G2D, \"g2d\", \"aclk200\", GATE_IP_DMC, 23, 0, 0),\n\tGATE(CLK_SMMU_G2D, \"smmu_g2d\", \"aclk200\", GATE_IP_DMC, 24, 0, 0),\n\tGATE(CLK_TMU_APBIF, \"tmu_apbif\", \"aclk100\", E4X12_GATE_IP_PERIR, 17, 0,\n\t\t0),\n};\n\n \nstatic unsigned long __init exynos4_get_xom(void)\n{\n\tunsigned long xom = 0;\n\tvoid __iomem *chipid_base;\n\tstruct device_node *np;\n\n\tnp = of_find_compatible_node(NULL, NULL, \"samsung,exynos4210-chipid\");\n\tif (np) {\n\t\tchipid_base = of_iomap(np, 0);\n\n\t\tif (chipid_base)\n\t\t\txom = readl(chipid_base + 8);\n\n\t\tiounmap(chipid_base);\n\t\tof_node_put(np);\n\t}\n\n\treturn xom;\n}\n\nstatic void __init exynos4_clk_register_finpll(struct samsung_clk_provider *ctx)\n{\n\tstruct samsung_fixed_rate_clock fclk;\n\tstruct clk *clk;\n\tunsigned long finpll_f = 24000000;\n\tchar *parent_name;\n\tunsigned int xom = exynos4_get_xom();\n\n\tparent_name = xom & 1 ? \"xusbxti\" : \"xxti\";\n\tclk = clk_get(NULL, parent_name);\n\tif (IS_ERR(clk)) {\n\t\tpr_err(\"%s: failed to lookup parent clock %s, assuming \"\n\t\t\t\"fin_pll clock frequency is 24MHz\\n\", __func__,\n\t\t\tparent_name);\n\t} else {\n\t\tfinpll_f = clk_get_rate(clk);\n\t}\n\n\tfclk.id = CLK_FIN_PLL;\n\tfclk.name = \"fin_pll\";\n\tfclk.parent_name = NULL;\n\tfclk.flags = 0;\n\tfclk.fixed_rate = finpll_f;\n\tsamsung_clk_register_fixed_rate(ctx, &fclk, 1);\n\n}\n\nstatic const struct of_device_id ext_clk_match[] __initconst = {\n\t{ .compatible = \"samsung,clock-xxti\", .data = (void *)0, },\n\t{ .compatible = \"samsung,clock-xusbxti\", .data = (void *)1, },\n\t{},\n};\n\n \nstatic const struct samsung_pll_rate_table exynos4210_apll_rates[] __initconst = {\n\tPLL_4508_RATE(24 * MHZ, 1200000000, 150,  3, 1, 28),\n\tPLL_4508_RATE(24 * MHZ, 1000000000, 250,  6, 1, 28),\n\tPLL_4508_RATE(24 * MHZ,  800000000, 200,  6, 1, 28),\n\tPLL_4508_RATE(24 * MHZ,  666857142, 389, 14, 1, 13),\n\tPLL_4508_RATE(24 * MHZ,  600000000, 100,  4, 1, 13),\n\tPLL_4508_RATE(24 * MHZ,  533000000, 533, 24, 1,  5),\n\tPLL_4508_RATE(24 * MHZ,  500000000, 250,  6, 2, 28),\n\tPLL_4508_RATE(24 * MHZ,  400000000, 200,  6, 2, 28),\n\tPLL_4508_RATE(24 * MHZ,  200000000, 200,  6, 3, 28),\n\t{   }\n};\n\nstatic const struct samsung_pll_rate_table exynos4210_epll_rates[] __initconst = {\n\tPLL_4600_RATE(24 * MHZ, 192000000, 48, 3, 1,     0, 0),\n\tPLL_4600_RATE(24 * MHZ, 180633605, 45, 3, 1, 10381, 0),\n\tPLL_4600_RATE(24 * MHZ, 180000000, 45, 3, 1,     0, 0),\n\tPLL_4600_RATE(24 * MHZ,  73727996, 73, 3, 3, 47710, 1),\n\tPLL_4600_RATE(24 * MHZ,  67737602, 90, 4, 3, 20762, 1),\n\tPLL_4600_RATE(24 * MHZ,  49151992, 49, 3, 3,  9961, 0),\n\tPLL_4600_RATE(24 * MHZ,  45158401, 45, 3, 3, 10381, 0),\n\t{   }\n};\n\nstatic const struct samsung_pll_rate_table exynos4210_vpll_rates[] __initconst = {\n\tPLL_4650_RATE(24 * MHZ, 360000000, 44, 3, 0, 1024, 0, 14, 0),\n\tPLL_4650_RATE(24 * MHZ, 324000000, 53, 2, 1, 1024, 1,  1, 1),\n\tPLL_4650_RATE(24 * MHZ, 259617187, 63, 3, 1, 1950, 0, 20, 1),\n\tPLL_4650_RATE(24 * MHZ, 110000000, 53, 3, 2, 2048, 0, 17, 0),\n\tPLL_4650_RATE(24 * MHZ,  55360351, 53, 3, 3, 2417, 0, 17, 0),\n\t{   }\n};\n\nstatic const struct samsung_pll_rate_table exynos4x12_apll_rates[] __initconst = {\n\tPLL_35XX_RATE(24 * MHZ, 1704000000, 213, 3, 0),\n\tPLL_35XX_RATE(24 * MHZ, 1600000000, 200, 3, 0),\n\tPLL_35XX_RATE(24 * MHZ, 1500000000, 250, 4, 0),\n\tPLL_35XX_RATE(24 * MHZ, 1400000000, 175, 3, 0),\n\tPLL_35XX_RATE(24 * MHZ, 1300000000, 325, 6, 0),\n\tPLL_35XX_RATE(24 * MHZ, 1200000000, 200, 4, 0),\n\tPLL_35XX_RATE(24 * MHZ, 1100000000, 275, 6, 0),\n\tPLL_35XX_RATE(24 * MHZ, 1000000000, 125, 3, 0),\n\tPLL_35XX_RATE(24 * MHZ,  900000000, 150, 4, 0),\n\tPLL_35XX_RATE(24 * MHZ,  800000000, 100, 3, 0),\n\tPLL_35XX_RATE(24 * MHZ,  700000000, 175, 3, 1),\n\tPLL_35XX_RATE(24 * MHZ,  600000000, 200, 4, 1),\n\tPLL_35XX_RATE(24 * MHZ,  500000000, 125, 3, 1),\n\tPLL_35XX_RATE(24 * MHZ,  400000000, 100, 3, 1),\n\tPLL_35XX_RATE(24 * MHZ,  300000000, 200, 4, 2),\n\tPLL_35XX_RATE(24 * MHZ,  200000000, 100, 3, 2),\n\t{   }\n};\n\nstatic const struct samsung_pll_rate_table exynos4x12_epll_rates[] __initconst = {\n\tPLL_36XX_RATE(24 * MHZ, 196608001, 197, 3, 3, -25690),\n\tPLL_36XX_RATE(24 * MHZ, 192000000, 48, 3, 1,     0),\n\tPLL_36XX_RATE(24 * MHZ, 180633605, 45, 3, 1, 10381),\n\tPLL_36XX_RATE(24 * MHZ, 180000000, 45, 3, 1,     0),\n\tPLL_36XX_RATE(24 * MHZ,  73727996, 73, 3, 3, 47710),\n\tPLL_36XX_RATE(24 * MHZ,  67737602, 90, 4, 3, 20762),\n\tPLL_36XX_RATE(24 * MHZ,  49151992, 49, 3, 3,  9961),\n\tPLL_36XX_RATE(24 * MHZ,  45158401, 45, 3, 3, 10381),\n\t{   }\n};\n\nstatic const struct samsung_pll_rate_table exynos4x12_vpll_rates[] __initconst = {\n\tPLL_36XX_RATE(24 * MHZ, 533000000, 133, 3, 1, 16384),\n\tPLL_36XX_RATE(24 * MHZ, 440000000, 110, 3, 1,     0),\n\tPLL_36XX_RATE(24 * MHZ, 350000000, 175, 3, 2,     0),\n\tPLL_36XX_RATE(24 * MHZ, 266000000, 133, 3, 2,     0),\n\tPLL_36XX_RATE(24 * MHZ, 160000000, 160, 3, 3,     0),\n\tPLL_36XX_RATE(24 * MHZ, 106031250,  53, 3, 2,  1024),\n\tPLL_36XX_RATE(24 * MHZ,  53015625,  53, 3, 3,  1024),\n\t{   }\n};\n\nstatic struct samsung_pll_clock exynos4210_plls[nr_plls] __initdata = {\n\t[apll] = PLL(pll_4508, CLK_FOUT_APLL, \"fout_apll\", \"fin_pll\",\n\t\tAPLL_LOCK, APLL_CON0, NULL),\n\t[mpll] = PLL(pll_4508, CLK_FOUT_MPLL, \"fout_mpll\", \"fin_pll\",\n\t\tE4210_MPLL_LOCK, E4210_MPLL_CON0, NULL),\n\t[epll] = PLL(pll_4600, CLK_FOUT_EPLL, \"fout_epll\", \"fin_pll\",\n\t\tEPLL_LOCK, EPLL_CON0, NULL),\n\t[vpll] = PLL(pll_4650c, CLK_FOUT_VPLL, \"fout_vpll\", \"mout_vpllsrc\",\n\t\tVPLL_LOCK, VPLL_CON0, NULL),\n};\n\nstatic struct samsung_pll_clock exynos4x12_plls[nr_plls] __initdata = {\n\t[apll] = PLL(pll_35xx, CLK_FOUT_APLL, \"fout_apll\", \"fin_pll\",\n\t\t\tAPLL_LOCK, APLL_CON0, NULL),\n\t[mpll] = PLL(pll_35xx, CLK_FOUT_MPLL, \"fout_mpll\", \"fin_pll\",\n\t\t\tE4X12_MPLL_LOCK, E4X12_MPLL_CON0, NULL),\n\t[epll] = PLL(pll_36xx, CLK_FOUT_EPLL, \"fout_epll\", \"fin_pll\",\n\t\t\tEPLL_LOCK, EPLL_CON0, NULL),\n\t[vpll] = PLL(pll_36xx, CLK_FOUT_VPLL, \"fout_vpll\", \"fin_pll\",\n\t\t\tVPLL_LOCK, VPLL_CON0, NULL),\n};\n\nstatic void __init exynos4x12_core_down_clock(void)\n{\n\tunsigned int tmp;\n\n\t \n\ttmp = (PWR_CTRL1_CORE2_DOWN_RATIO(7) | PWR_CTRL1_CORE1_DOWN_RATIO(7) |\n\t\tPWR_CTRL1_DIV2_DOWN_EN | PWR_CTRL1_DIV1_DOWN_EN |\n\t\tPWR_CTRL1_USE_CORE1_WFE | PWR_CTRL1_USE_CORE0_WFE |\n\t\tPWR_CTRL1_USE_CORE1_WFI | PWR_CTRL1_USE_CORE0_WFI);\n\t \n\tif (num_possible_cpus() == 4)\n\t\ttmp |= PWR_CTRL1_USE_CORE3_WFE | PWR_CTRL1_USE_CORE2_WFE |\n\t\t       PWR_CTRL1_USE_CORE3_WFI | PWR_CTRL1_USE_CORE2_WFI;\n\twritel_relaxed(tmp, reg_base + PWR_CTRL1);\n\n\t \n\twritel_relaxed(0x0, reg_base + E4X12_PWR_CTRL2);\n}\n\n#define E4210_CPU_DIV0(apll, pclk_dbg, atb, periph, corem1, corem0)\t\\\n\t\t(((apll) << 24) | ((pclk_dbg) << 20) | ((atb) << 16) |\t\\\n\t\t((periph) << 12) | ((corem1) << 8) | ((corem0) <<  4))\n#define E4210_CPU_DIV1(hpm, copy)\t\t\t\t\t\\\n\t\t(((hpm) << 4) | ((copy) << 0))\n\nstatic const struct exynos_cpuclk_cfg_data e4210_armclk_d[] __initconst = {\n\t{ 1200000, E4210_CPU_DIV0(7, 1, 4, 3, 7, 3), E4210_CPU_DIV1(0, 5), },\n\t{ 1000000, E4210_CPU_DIV0(7, 1, 4, 3, 7, 3), E4210_CPU_DIV1(0, 4), },\n\t{  800000, E4210_CPU_DIV0(7, 1, 3, 3, 7, 3), E4210_CPU_DIV1(0, 3), },\n\t{  500000, E4210_CPU_DIV0(7, 1, 3, 3, 7, 3), E4210_CPU_DIV1(0, 3), },\n\t{  400000, E4210_CPU_DIV0(7, 1, 3, 3, 7, 3), E4210_CPU_DIV1(0, 3), },\n\t{  200000, E4210_CPU_DIV0(0, 1, 1, 1, 3, 1), E4210_CPU_DIV1(0, 3), },\n\t{  0 },\n};\n\nstatic const struct exynos_cpuclk_cfg_data e4212_armclk_d[] __initconst = {\n\t{ 1500000, E4210_CPU_DIV0(2, 1, 6, 0, 7, 3), E4210_CPU_DIV1(2, 6), },\n\t{ 1400000, E4210_CPU_DIV0(2, 1, 6, 0, 7, 3), E4210_CPU_DIV1(2, 6), },\n\t{ 1300000, E4210_CPU_DIV0(2, 1, 5, 0, 7, 3), E4210_CPU_DIV1(2, 5), },\n\t{ 1200000, E4210_CPU_DIV0(2, 1, 5, 0, 7, 3), E4210_CPU_DIV1(2, 5), },\n\t{ 1100000, E4210_CPU_DIV0(2, 1, 4, 0, 6, 3), E4210_CPU_DIV1(2, 4), },\n\t{ 1000000, E4210_CPU_DIV0(1, 1, 4, 0, 5, 2), E4210_CPU_DIV1(2, 4), },\n\t{  900000, E4210_CPU_DIV0(1, 1, 3, 0, 5, 2), E4210_CPU_DIV1(2, 3), },\n\t{  800000, E4210_CPU_DIV0(1, 1, 3, 0, 5, 2), E4210_CPU_DIV1(2, 3), },\n\t{  700000, E4210_CPU_DIV0(1, 1, 3, 0, 4, 2), E4210_CPU_DIV1(2, 3), },\n\t{  600000, E4210_CPU_DIV0(1, 1, 3, 0, 4, 2), E4210_CPU_DIV1(2, 3), },\n\t{  500000, E4210_CPU_DIV0(1, 1, 3, 0, 4, 2), E4210_CPU_DIV1(2, 3), },\n\t{  400000, E4210_CPU_DIV0(1, 1, 3, 0, 4, 2), E4210_CPU_DIV1(2, 3), },\n\t{  300000, E4210_CPU_DIV0(1, 1, 2, 0, 4, 2), E4210_CPU_DIV1(2, 3), },\n\t{  200000, E4210_CPU_DIV0(1, 1, 1, 0, 3, 1), E4210_CPU_DIV1(2, 3), },\n\t{  0 },\n};\n\n#define E4412_CPU_DIV1(cores, hpm, copy)\t\t\t\t\\\n\t\t(((cores) << 8) | ((hpm) << 4) | ((copy) << 0))\n\nstatic const struct exynos_cpuclk_cfg_data e4412_armclk_d[] __initconst = {\n\t{ 1704000, E4210_CPU_DIV0(2, 1, 6, 0, 7, 3), E4412_CPU_DIV1(7, 0, 7), },\n\t{ 1600000, E4210_CPU_DIV0(2, 1, 6, 0, 7, 3), E4412_CPU_DIV1(7, 0, 6), },\n\t{ 1500000, E4210_CPU_DIV0(2, 1, 6, 0, 7, 3), E4412_CPU_DIV1(7, 0, 6), },\n\t{ 1400000, E4210_CPU_DIV0(2, 1, 6, 0, 7, 3), E4412_CPU_DIV1(6, 0, 6), },\n\t{ 1300000, E4210_CPU_DIV0(2, 1, 5, 0, 7, 3), E4412_CPU_DIV1(6, 0, 5), },\n\t{ 1200000, E4210_CPU_DIV0(2, 1, 5, 0, 7, 3), E4412_CPU_DIV1(5, 0, 5), },\n\t{ 1100000, E4210_CPU_DIV0(2, 1, 4, 0, 6, 3), E4412_CPU_DIV1(5, 0, 4), },\n\t{ 1000000, E4210_CPU_DIV0(1, 1, 4, 0, 5, 2), E4412_CPU_DIV1(4, 0, 4), },\n\t{  900000, E4210_CPU_DIV0(1, 1, 3, 0, 5, 2), E4412_CPU_DIV1(4, 0, 3), },\n\t{  800000, E4210_CPU_DIV0(1, 1, 3, 0, 5, 2), E4412_CPU_DIV1(3, 0, 3), },\n\t{  700000, E4210_CPU_DIV0(1, 1, 3, 0, 4, 2), E4412_CPU_DIV1(3, 0, 3), },\n\t{  600000, E4210_CPU_DIV0(1, 1, 3, 0, 4, 2), E4412_CPU_DIV1(2, 0, 3), },\n\t{  500000, E4210_CPU_DIV0(1, 1, 3, 0, 4, 2), E4412_CPU_DIV1(2, 0, 3), },\n\t{  400000, E4210_CPU_DIV0(1, 1, 3, 0, 4, 2), E4412_CPU_DIV1(1, 0, 3), },\n\t{  300000, E4210_CPU_DIV0(1, 1, 2, 0, 4, 2), E4412_CPU_DIV1(1, 0, 3), },\n\t{  200000, E4210_CPU_DIV0(1, 1, 1, 0, 3, 1), E4412_CPU_DIV1(0, 0, 3), },\n\t{  0 },\n};\n\nstatic const struct samsung_cpu_clock exynos4210_cpu_clks[] __initconst = {\n\tCPU_CLK(CLK_ARM_CLK, \"armclk\", CLK_MOUT_APLL, CLK_SCLK_MPLL,\n\t\t\tCLK_CPU_NEEDS_DEBUG_ALT_DIV | CLK_CPU_HAS_DIV1, 0x14200, e4210_armclk_d),\n};\n\nstatic const struct samsung_cpu_clock exynos4212_cpu_clks[] __initconst = {\n\tCPU_CLK(CLK_ARM_CLK, \"armclk\", CLK_MOUT_APLL, CLK_MOUT_MPLL_USER_C,\n\t\tCLK_CPU_NEEDS_DEBUG_ALT_DIV | CLK_CPU_HAS_DIV1, 0x14200, e4212_armclk_d),\n};\n\nstatic const struct samsung_cpu_clock exynos4412_cpu_clks[] __initconst = {\n\tCPU_CLK(CLK_ARM_CLK, \"armclk\", CLK_MOUT_APLL, CLK_MOUT_MPLL_USER_C,\n\t\t\tCLK_CPU_NEEDS_DEBUG_ALT_DIV | CLK_CPU_HAS_DIV1, 0x14200, e4412_armclk_d),\n};\n\n \nstatic void __init exynos4_clk_init(struct device_node *np,\n\t\t\t\t    enum exynos4_soc soc)\n{\n\tstruct samsung_clk_provider *ctx;\n\tstruct clk_hw **hws;\n\n\texynos4_soc = soc;\n\n\treg_base = of_iomap(np, 0);\n\tif (!reg_base)\n\t\tpanic(\"%s: failed to map registers\\n\", __func__);\n\n\tctx = samsung_clk_init(NULL, reg_base, CLKS_NR);\n\thws = ctx->clk_data.hws;\n\n\tsamsung_clk_of_register_fixed_ext(ctx, exynos4_fixed_rate_ext_clks,\n\t\t\tARRAY_SIZE(exynos4_fixed_rate_ext_clks),\n\t\t\text_clk_match);\n\n\texynos4_clk_register_finpll(ctx);\n\n\tif (exynos4_soc == EXYNOS4210) {\n\t\tsamsung_clk_register_mux(ctx, exynos4210_mux_early,\n\t\t\t\t\tARRAY_SIZE(exynos4210_mux_early));\n\n\t\tif (clk_hw_get_rate(hws[CLK_FIN_PLL]) == 24000000) {\n\t\t\texynos4210_plls[apll].rate_table =\n\t\t\t\t\t\t\texynos4210_apll_rates;\n\t\t\texynos4210_plls[epll].rate_table =\n\t\t\t\t\t\t\texynos4210_epll_rates;\n\t\t}\n\n\t\tif (clk_hw_get_rate(hws[CLK_MOUT_VPLLSRC]) == 24000000)\n\t\t\texynos4210_plls[vpll].rate_table =\n\t\t\t\t\t\t\texynos4210_vpll_rates;\n\n\t\tsamsung_clk_register_pll(ctx, exynos4210_plls,\n\t\t\t\t\tARRAY_SIZE(exynos4210_plls));\n\t} else {\n\t\tif (clk_hw_get_rate(hws[CLK_FIN_PLL]) == 24000000) {\n\t\t\texynos4x12_plls[apll].rate_table =\n\t\t\t\t\t\t\texynos4x12_apll_rates;\n\t\t\texynos4x12_plls[epll].rate_table =\n\t\t\t\t\t\t\texynos4x12_epll_rates;\n\t\t\texynos4x12_plls[vpll].rate_table =\n\t\t\t\t\t\t\texynos4x12_vpll_rates;\n\t\t}\n\n\t\tsamsung_clk_register_pll(ctx, exynos4x12_plls,\n\t\t\t\t\tARRAY_SIZE(exynos4x12_plls));\n\t}\n\n\tsamsung_clk_register_fixed_rate(ctx, exynos4_fixed_rate_clks,\n\t\t\tARRAY_SIZE(exynos4_fixed_rate_clks));\n\tsamsung_clk_register_mux(ctx, exynos4_mux_clks,\n\t\t\tARRAY_SIZE(exynos4_mux_clks));\n\tsamsung_clk_register_div(ctx, exynos4_div_clks,\n\t\t\tARRAY_SIZE(exynos4_div_clks));\n\tsamsung_clk_register_gate(ctx, exynos4_gate_clks,\n\t\t\tARRAY_SIZE(exynos4_gate_clks));\n\tsamsung_clk_register_fixed_factor(ctx, exynos4_fixed_factor_clks,\n\t\t\tARRAY_SIZE(exynos4_fixed_factor_clks));\n\n\tif (exynos4_soc == EXYNOS4210) {\n\t\tsamsung_clk_register_fixed_rate(ctx, exynos4210_fixed_rate_clks,\n\t\t\tARRAY_SIZE(exynos4210_fixed_rate_clks));\n\t\tsamsung_clk_register_mux(ctx, exynos4210_mux_clks,\n\t\t\tARRAY_SIZE(exynos4210_mux_clks));\n\t\tsamsung_clk_register_div(ctx, exynos4210_div_clks,\n\t\t\tARRAY_SIZE(exynos4210_div_clks));\n\t\tsamsung_clk_register_gate(ctx, exynos4210_gate_clks,\n\t\t\tARRAY_SIZE(exynos4210_gate_clks));\n\t\tsamsung_clk_register_fixed_factor(ctx,\n\t\t\texynos4210_fixed_factor_clks,\n\t\t\tARRAY_SIZE(exynos4210_fixed_factor_clks));\n\t\tsamsung_clk_register_cpu(ctx, exynos4210_cpu_clks,\n\t\t\t\tARRAY_SIZE(exynos4210_cpu_clks));\n\t} else {\n\t\tsamsung_clk_register_mux(ctx, exynos4x12_mux_clks,\n\t\t\tARRAY_SIZE(exynos4x12_mux_clks));\n\t\tsamsung_clk_register_div(ctx, exynos4x12_div_clks,\n\t\t\tARRAY_SIZE(exynos4x12_div_clks));\n\t\tsamsung_clk_register_gate(ctx, exynos4x12_gate_clks,\n\t\t\tARRAY_SIZE(exynos4x12_gate_clks));\n\t\tsamsung_clk_register_fixed_factor(ctx,\n\t\t\texynos4x12_fixed_factor_clks,\n\t\t\tARRAY_SIZE(exynos4x12_fixed_factor_clks));\n\t\tif (soc == EXYNOS4412)\n\t\t\tsamsung_clk_register_cpu(ctx, exynos4412_cpu_clks,\n\t\t\t\t\tARRAY_SIZE(exynos4412_cpu_clks));\n\t\telse\n\t\t\tsamsung_clk_register_cpu(ctx, exynos4212_cpu_clks,\n\t\t\t\t\tARRAY_SIZE(exynos4212_cpu_clks));\n\t}\n\n\tif (soc == EXYNOS4212 || soc == EXYNOS4412)\n\t\texynos4x12_core_down_clock();\n\n\tsamsung_clk_extended_sleep_init(reg_base,\n\t\t\texynos4_clk_regs, ARRAY_SIZE(exynos4_clk_regs),\n\t\t\tsrc_mask_suspend, ARRAY_SIZE(src_mask_suspend));\n\tif (exynos4_soc == EXYNOS4210)\n\t\tsamsung_clk_extended_sleep_init(reg_base,\n\t\t    exynos4210_clk_save, ARRAY_SIZE(exynos4210_clk_save),\n\t\t    src_mask_suspend_e4210, ARRAY_SIZE(src_mask_suspend_e4210));\n\telse\n\t\tsamsung_clk_sleep_init(reg_base, exynos4x12_clk_save,\n\t\t\t\t       ARRAY_SIZE(exynos4x12_clk_save));\n\n\tsamsung_clk_of_add_provider(np, ctx);\n\n\tpr_info(\"%s clocks: sclk_apll = %ld, sclk_mpll = %ld\\n\"\n\t\t\"\\tsclk_epll = %ld, sclk_vpll = %ld, arm_clk = %ld\\n\",\n\t\texynos4_soc == EXYNOS4210 ? \"Exynos4210\" : \"Exynos4x12\",\n\t\tclk_hw_get_rate(hws[CLK_SCLK_APLL]),\n\t\tclk_hw_get_rate(hws[CLK_SCLK_MPLL]),\n\t\tclk_hw_get_rate(hws[CLK_SCLK_EPLL]),\n\t\tclk_hw_get_rate(hws[CLK_SCLK_VPLL]),\n\t\tclk_hw_get_rate(hws[CLK_DIV_CORE2]));\n}\n\n\nstatic void __init exynos4210_clk_init(struct device_node *np)\n{\n\texynos4_clk_init(np, EXYNOS4210);\n}\nCLK_OF_DECLARE(exynos4210_clk, \"samsung,exynos4210-clock\", exynos4210_clk_init);\n\nstatic void __init exynos4212_clk_init(struct device_node *np)\n{\n\texynos4_clk_init(np, EXYNOS4212);\n}\nCLK_OF_DECLARE(exynos4212_clk, \"samsung,exynos4212-clock\", exynos4212_clk_init);\n\nstatic void __init exynos4412_clk_init(struct device_node *np)\n{\n\texynos4_clk_init(np, EXYNOS4412);\n}\nCLK_OF_DECLARE(exynos4412_clk, \"samsung,exynos4412-clock\", exynos4412_clk_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}