Classic Timing Analyzer report for RAM8BYTE
Tue May 29 15:38:33 2018
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                    ; To                                                                                                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.445 ns                                       ; address[1]                                                                                              ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg1 ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.165 ns                                      ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg2 ; q[0]                                                                                                    ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.895 ns                                       ; data[7]                                                                                                 ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg7  ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg7  ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a7~porta_memory_reg0  ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                         ;                                                                                                         ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                   ; To                                                                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg0 ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg1 ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a1~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg2 ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a2~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg3 ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a3~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg4 ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a4~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg5 ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a5~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg6 ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a6~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg7 ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a7~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.645 ns                ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                 ;
+-------+--------------+------------+------------+---------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                                                                      ; To Clock ;
+-------+--------------+------------+------------+---------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 3.445 ns   ; address[1] ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A   ; None         ; 3.369 ns   ; data[6]    ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A   ; None         ; 3.237 ns   ; address[0] ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A   ; None         ; 3.213 ns   ; address[2] ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A   ; None         ; 3.205 ns   ; data[5]    ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A   ; None         ; 3.199 ns   ; data[2]    ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A   ; None         ; 3.198 ns   ; data[4]    ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A   ; None         ; 3.197 ns   ; data[0]    ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A   ; None         ; 3.184 ns   ; data[3]    ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A   ; None         ; 3.166 ns   ; data[1]    ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A   ; None         ; -0.372 ns  ; wren       ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A   ; None         ; -0.626 ns  ; data[7]    ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
+-------+--------------+------------+------------+---------------------------------------------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                             ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                    ; To   ; From Clock ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------+------+------------+
; N/A   ; None         ; 10.165 ns  ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_we_reg       ; q[0] ; clock      ;
; N/A   ; None         ; 10.165 ns  ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg0 ; q[0] ; clock      ;
; N/A   ; None         ; 10.165 ns  ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg1 ; q[0] ; clock      ;
; N/A   ; None         ; 10.165 ns  ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg2 ; q[0] ; clock      ;
; N/A   ; None         ; 9.707 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_we_reg       ; q[4] ; clock      ;
; N/A   ; None         ; 9.707 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg0 ; q[4] ; clock      ;
; N/A   ; None         ; 9.707 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg1 ; q[4] ; clock      ;
; N/A   ; None         ; 9.707 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg2 ; q[4] ; clock      ;
; N/A   ; None         ; 9.705 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_we_reg       ; q[6] ; clock      ;
; N/A   ; None         ; 9.705 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg0 ; q[6] ; clock      ;
; N/A   ; None         ; 9.705 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg1 ; q[6] ; clock      ;
; N/A   ; None         ; 9.705 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg2 ; q[6] ; clock      ;
; N/A   ; None         ; 9.699 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_we_reg       ; q[3] ; clock      ;
; N/A   ; None         ; 9.699 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg0 ; q[3] ; clock      ;
; N/A   ; None         ; 9.699 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg1 ; q[3] ; clock      ;
; N/A   ; None         ; 9.699 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg2 ; q[3] ; clock      ;
; N/A   ; None         ; 9.678 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_we_reg       ; q[7] ; clock      ;
; N/A   ; None         ; 9.678 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg0 ; q[7] ; clock      ;
; N/A   ; None         ; 9.678 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg1 ; q[7] ; clock      ;
; N/A   ; None         ; 9.678 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg2 ; q[7] ; clock      ;
; N/A   ; None         ; 9.671 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_we_reg       ; q[5] ; clock      ;
; N/A   ; None         ; 9.671 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg0 ; q[5] ; clock      ;
; N/A   ; None         ; 9.671 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg1 ; q[5] ; clock      ;
; N/A   ; None         ; 9.671 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg2 ; q[5] ; clock      ;
; N/A   ; None         ; 9.450 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_we_reg       ; q[1] ; clock      ;
; N/A   ; None         ; 9.450 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg0 ; q[1] ; clock      ;
; N/A   ; None         ; 9.450 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg1 ; q[1] ; clock      ;
; N/A   ; None         ; 9.450 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg2 ; q[1] ; clock      ;
; N/A   ; None         ; 9.450 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_we_reg       ; q[2] ; clock      ;
; N/A   ; None         ; 9.450 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg0 ; q[2] ; clock      ;
; N/A   ; None         ; 9.450 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg1 ; q[2] ; clock      ;
; N/A   ; None         ; 9.450 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg2 ; q[2] ; clock      ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------+------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                        ;
+---------------+-------------+-----------+------------+---------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                                                                      ; To Clock ;
+---------------+-------------+-----------+------------+---------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 0.895 ns  ; data[7]    ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A           ; None        ; 0.641 ns  ; wren       ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A           ; None        ; -2.897 ns ; data[1]    ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A           ; None        ; -2.915 ns ; data[3]    ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A           ; None        ; -2.928 ns ; data[0]    ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A           ; None        ; -2.929 ns ; data[4]    ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A           ; None        ; -2.930 ns ; data[2]    ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A           ; None        ; -2.936 ns ; data[5]    ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A           ; None        ; -2.944 ns ; address[2] ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A           ; None        ; -2.968 ns ; address[0] ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A           ; None        ; -3.100 ns ; data[6]    ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A           ; None        ; -3.176 ns ; address[1] ; RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
+---------------+-------------+-----------+------------+---------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue May 29 15:38:33 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RAM8BYTE -c RAM8BYTE --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" Internal fmax is restricted to 200.0 MHz between source memory "RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg0" and destination memory "RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_memory_reg0"
    Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 2.645 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X55_Y50; Fanout = 1; MEM Node = 'RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg0'
            Info: 2: + IC(0.000 ns) + CELL(2.645 ns) = 2.645 ns; Loc. = M4K_X55_Y50; Fanout = 0; MEM Node = 'RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_memory_reg0'
            Info: Total cell delay = 2.645 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.025 ns
            Info: + Shortest clock path from clock "clock" to destination memory is 2.913 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(1.175 ns) + CELL(0.635 ns) = 2.913 ns; Loc. = M4K_X55_Y50; Fanout = 0; MEM Node = 'RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_memory_reg0'
                Info: Total cell delay = 1.624 ns ( 55.75 % )
                Info: Total interconnect delay = 1.289 ns ( 44.25 % )
            Info: - Longest clock path from clock "clock" to source memory is 2.938 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(1.175 ns) + CELL(0.660 ns) = 2.938 ns; Loc. = M4K_X55_Y50; Fanout = 1; MEM Node = 'RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg0'
                Info: Total cell delay = 1.649 ns ( 56.13 % )
                Info: Total interconnect delay = 1.289 ns ( 43.87 % )
        Info: + Micro clock to output delay of source is 0.209 ns
        Info: + Micro setup delay of destination is 0.035 ns
Info: tsu for memory "RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg1" (data pin = "address[1]", clock pin = "clock") is 3.445 ns
    Info: + Longest pin to memory delay is 6.349 ns
        Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_B16; Fanout = 1; PIN Node = 'address[1]'
        Info: 2: + IC(5.367 ns) + CELL(0.142 ns) = 6.349 ns; Loc. = M4K_X55_Y50; Fanout = 8; MEM Node = 'RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg1'
        Info: Total cell delay = 0.982 ns ( 15.47 % )
        Info: Total interconnect delay = 5.367 ns ( 84.53 % )
    Info: + Micro setup delay of destination is 0.035 ns
    Info: - Shortest clock path from clock "clock" to destination memory is 2.939 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.175 ns) + CELL(0.661 ns) = 2.939 ns; Loc. = M4K_X55_Y50; Fanout = 8; MEM Node = 'RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg1'
        Info: Total cell delay = 1.650 ns ( 56.14 % )
        Info: Total interconnect delay = 1.289 ns ( 43.86 % )
Info: tco from clock "clock" to destination pin "q[0]" through memory "RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_we_reg" is 10.165 ns
    Info: + Longest clock path from clock "clock" to source memory is 2.939 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.175 ns) + CELL(0.661 ns) = 2.939 ns; Loc. = M4K_X55_Y50; Fanout = 8; MEM Node = 'RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 1.650 ns ( 56.14 % )
        Info: Total interconnect delay = 1.289 ns ( 43.86 % )
    Info: + Micro clock to output delay of source is 0.209 ns
    Info: + Longest memory to pin delay is 7.017 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X55_Y50; Fanout = 8; MEM Node = 'RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_we_reg'
        Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X55_Y50; Fanout = 1; MEM Node = 'RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|q_a[0]'
        Info: 3: + IC(1.236 ns) + CELL(2.788 ns) = 7.017 ns; Loc. = PIN_C15; Fanout = 0; PIN Node = 'q[0]'
        Info: Total cell delay = 5.781 ns ( 82.39 % )
        Info: Total interconnect delay = 1.236 ns ( 17.61 % )
Info: th for memory "RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg7" (data pin = "data[7]", clock pin = "clock") is 0.895 ns
    Info: + Longest clock path from clock "clock" to destination memory is 2.938 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.175 ns) + CELL(0.660 ns) = 2.938 ns; Loc. = M4K_X55_Y50; Fanout = 1; MEM Node = 'RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg7'
        Info: Total cell delay = 1.649 ns ( 56.13 % )
        Info: Total interconnect delay = 1.289 ns ( 43.87 % )
    Info: + Micro hold delay of destination is 0.234 ns
    Info: - Shortest pin to memory delay is 2.277 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 1; PIN Node = 'data[7]'
        Info: 2: + IC(1.212 ns) + CELL(0.106 ns) = 2.277 ns; Loc. = M4K_X55_Y50; Fanout = 1; MEM Node = 'RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg7'
        Info: Total cell delay = 1.065 ns ( 46.77 % )
        Info: Total interconnect delay = 1.212 ns ( 53.23 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 209 megabytes
    Info: Processing ended: Tue May 29 15:38:33 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


