{"sha": "d9d6e621ff522a0bdcfac90f8e9bda1a8b9f4577", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZDlkNmU2MjFmZjUyMmEwYmRjZmFjOTBmOGU5YmRhMWE4YjlmNDU3Nw==", "commit": {"author": {"name": "H.J. Lu", "email": "hongjiu.lu@intel.com", "date": "2019-05-15T15:19:55Z"}, "committer": {"name": "H.J. Lu", "email": "hjl@gcc.gnu.org", "date": "2019-05-15T15:19:55Z"}, "message": "i386: Emulate MMX mmx_uavgv4hi3 with SSE\n\nEmulate MMX mmx_uavgv4hi3 with SSE.  Only SSE register source operand is\nallowed.\n\n\tPR target/89021\n\t* config/i386/mmx.md (mmx_uavgv4hi3): Also check TARGET_MMX and\n\tTARGET_MMX_WITH_SSE.\n\t(*mmx_uavgv4hi3): Add SSE emulation.\n\nFrom-SVN: r271236", "tree": {"sha": "0aaf66679fd7ac7b07faf41dfcdaa79bf0bfe9d0", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/0aaf66679fd7ac7b07faf41dfcdaa79bf0bfe9d0"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/d9d6e621ff522a0bdcfac90f8e9bda1a8b9f4577", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d9d6e621ff522a0bdcfac90f8e9bda1a8b9f4577", "html_url": "https://github.com/Rust-GCC/gccrs/commit/d9d6e621ff522a0bdcfac90f8e9bda1a8b9f4577", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d9d6e621ff522a0bdcfac90f8e9bda1a8b9f4577/comments", "author": {"login": "hjl-tools", "id": 1072356, "node_id": "MDQ6VXNlcjEwNzIzNTY=", "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4", "gravatar_id": "", "url": "https://api.github.com/users/hjl-tools", "html_url": "https://github.com/hjl-tools", "followers_url": "https://api.github.com/users/hjl-tools/followers", "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}", "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}", "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions", "organizations_url": "https://api.github.com/users/hjl-tools/orgs", "repos_url": "https://api.github.com/users/hjl-tools/repos", "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}", "received_events_url": "https://api.github.com/users/hjl-tools/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "a899fa35017a572cfd343c199a355687a3282d92", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a899fa35017a572cfd343c199a355687a3282d92", "html_url": "https://github.com/Rust-GCC/gccrs/commit/a899fa35017a572cfd343c199a355687a3282d92"}], "stats": {"total": 33, "additions": 23, "deletions": 10}, "files": [{"sha": "eefdecdb602e5e8ebaff52eba7d66b4797638af1", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d9d6e621ff522a0bdcfac90f8e9bda1a8b9f4577/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d9d6e621ff522a0bdcfac90f8e9bda1a8b9f4577/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=d9d6e621ff522a0bdcfac90f8e9bda1a8b9f4577", "patch": "@@ -1,3 +1,10 @@\n+2019-05-15  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\tPR target/89021\n+\t* config/i386/mmx.md (mmx_uavgv4hi3): Also check TARGET_MMX and\n+\tTARGET_MMX_WITH_SSE.\n+\t(*mmx_uavgv4hi3): Add SSE emulation.\n+\n 2019-05-15  H.J. Lu  <hongjiu.lu@intel.com>\n \n \tPR target/89021"}, {"sha": "338f77e59f8ac4e2ee1bb007c7cad1f3904865e2", "filename": "gcc/config/i386/mmx.md", "status": "modified", "additions": 16, "deletions": 10, "changes": 26, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d9d6e621ff522a0bdcfac90f8e9bda1a8b9f4577/gcc%2Fconfig%2Fi386%2Fmmx.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d9d6e621ff522a0bdcfac90f8e9bda1a8b9f4577/gcc%2Fconfig%2Fi386%2Fmmx.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fmmx.md?ref=d9d6e621ff522a0bdcfac90f8e9bda1a8b9f4577", "patch": "@@ -1761,33 +1761,39 @@\n \t    (plus:V4SI\n \t      (plus:V4SI\n \t\t(zero_extend:V4SI\n-\t\t  (match_operand:V4HI 1 \"nonimmediate_operand\"))\n+\t\t  (match_operand:V4HI 1 \"register_mmxmem_operand\"))\n \t\t(zero_extend:V4SI\n-\t\t  (match_operand:V4HI 2 \"nonimmediate_operand\")))\n+\t\t  (match_operand:V4HI 2 \"register_mmxmem_operand\")))\n \t      (const_vector:V4SI [(const_int 1) (const_int 1)\n \t\t\t\t  (const_int 1) (const_int 1)]))\n \t    (const_int 1))))]\n-  \"TARGET_SSE || TARGET_3DNOW_A\"\n+  \"(TARGET_MMX || TARGET_MMX_WITH_SSE)\n+   && (TARGET_SSE || TARGET_3DNOW_A)\"\n   \"ix86_fixup_binary_operands_no_copy (PLUS, V4HImode, operands);\")\n \n (define_insn \"*mmx_uavgv4hi3\"\n-  [(set (match_operand:V4HI 0 \"register_operand\" \"=y\")\n+  [(set (match_operand:V4HI 0 \"register_operand\" \"=y,x,Yv\")\n \t(truncate:V4HI\n \t  (lshiftrt:V4SI\n \t    (plus:V4SI\n \t      (plus:V4SI\n \t\t(zero_extend:V4SI\n-\t\t  (match_operand:V4HI 1 \"nonimmediate_operand\" \"%0\"))\n+\t\t  (match_operand:V4HI 1 \"register_mmxmem_operand\" \"%0,0,Yv\"))\n \t\t(zero_extend:V4SI\n-\t\t  (match_operand:V4HI 2 \"nonimmediate_operand\" \"ym\")))\n+\t\t  (match_operand:V4HI 2 \"register_mmxmem_operand\" \"ym,x,Yv\")))\n \t      (const_vector:V4SI [(const_int 1) (const_int 1)\n \t\t\t\t  (const_int 1) (const_int 1)]))\n \t    (const_int 1))))]\n-  \"(TARGET_SSE || TARGET_3DNOW_A)\n+  \"(TARGET_MMX || TARGET_MMX_WITH_SSE)\n+   && (TARGET_SSE || TARGET_3DNOW_A)\n    && ix86_binary_operator_ok (PLUS, V4HImode, operands)\"\n-  \"pavgw\\t{%2, %0|%0, %2}\"\n-  [(set_attr \"type\" \"mmxshft\")\n-   (set_attr \"mode\" \"DI\")])\n+  \"@\n+   pavgw\\t{%2, %0|%0, %2}\n+   pavgw\\t{%2, %0|%0, %2}\n+   vpavgw\\t{%2, %1, %0|%0, %1, %2}\"\n+  [(set_attr \"mmx_isa\" \"native,x64_noavx,x64_avx\")\n+   (set_attr \"type\" \"mmxshft,sseiadd,sseiadd\")\n+   (set_attr \"mode\" \"DI,TI,TI\")])\n \n (define_insn \"mmx_psadbw\"\n   [(set (match_operand:V1DI 0 \"register_operand\" \"=y\")"}]}