Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Aug 10 15:11:35 2021
| Host         : DESKTOP-JMFHVJF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (1304)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1304)
---------------------------------
 There are 1304 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     40.931        0.000                      0                 2569        0.037        0.000                      0                 2569        3.000        0.000                       0                  1310  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_cpu_clk_wiz_0     {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0    {0.000 10.000}       20.000          50.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_cpu_clk_wiz_0_1   {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_cpu_clk_wiz_0          40.931        0.000                      0                 2569        0.186        0.000                      0                 2569       49.500        0.000                       0                  1306  
  clkfbout_clk_wiz_0                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_cpu_clk_wiz_0_1        40.941        0.000                      0                 2569        0.186        0.000                      0                 2569       49.500        0.000                       0                  1306  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_cpu_clk_wiz_0_1  clk_cpu_clk_wiz_0         40.931        0.000                      0                 2569        0.037        0.000                      0                 2569  
clk_cpu_clk_wiz_0    clk_cpu_clk_wiz_0_1       40.931        0.000                      0                 2569        0.037        0.000                      0                 2569  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_clk_wiz_0
  To Clock:  clk_cpu_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       40.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.931ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.834ns  (logic 1.206ns (13.652%)  route 7.628ns (86.348%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 98.488 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 49.162 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.702    49.162    cpu/core_1/rom/clk_cpu
    SLICE_X0Y115         FDRE                                         r  cpu/core_1/rom/data_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.422    49.584 r  cpu/core_1/rom/data_reg[22]/Q
                         net (fo=130, routed)         6.464    56.048    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[2]
    SLICE_X12Y104        MUXF7 (Prop_muxf7_S_O)       0.486    56.534 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][13]_i_5/O
                         net (fo=1, routed)           1.164    57.698    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][13]_i_5_n_0
    SLICE_X11Y110        LUT6 (Prop_lut6_I5_O)        0.298    57.996 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][13]_i_1/O
                         net (fo=1, routed)           0.000    57.996    cpu/core_1/core_pipeline/de_ex_register_next[reg_2_data][13]
    SLICE_X11Y110        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.509    98.488    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X11Y110        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][13]/C
                         clock pessimism              0.560    99.048    
                         clock uncertainty           -0.149    98.898    
    SLICE_X11Y110        FDRE (Setup_fdre_C_D)        0.029    98.927    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][13]
  -------------------------------------------------------------------
                         required time                         98.927    
                         arrival time                         -57.996    
  -------------------------------------------------------------------
                         slack                                 40.931    

Slack (MET) :             41.314ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.453ns  (logic 1.188ns (14.054%)  route 7.265ns (85.946%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 98.487 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 49.162 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.702    49.162    cpu/core_1/rom/clk_cpu
    SLICE_X0Y115         FDRE                                         r  cpu/core_1/rom/data_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.422    49.584 r  cpu/core_1/rom/data_reg[22]/Q
                         net (fo=130, routed)         6.457    56.041    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[2]
    SLICE_X15Y105        MUXF7 (Prop_muxf7_S_O)       0.468    56.509 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][3]_i_2/O
                         net (fo=1, routed)           0.809    57.317    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][3]_i_2_n_0
    SLICE_X13Y105        LUT6 (Prop_lut6_I0_O)        0.298    57.615 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][3]_i_1/O
                         net (fo=1, routed)           0.000    57.615    cpu/core_1/core_pipeline/de_ex_register_next[reg_2_data][3]
    SLICE_X13Y105        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.508    98.487    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X13Y105        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][3]/C
                         clock pessimism              0.560    99.047    
                         clock uncertainty           -0.149    98.897    
    SLICE_X13Y105        FDRE (Setup_fdre_C_D)        0.032    98.929    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][3]
  -------------------------------------------------------------------
                         required time                         98.929    
                         arrival time                         -57.615    
  -------------------------------------------------------------------
                         slack                                 41.314    

Slack (MET) :             41.446ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.349ns  (logic 1.218ns (14.588%)  route 7.131ns (85.412%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 98.470 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 49.162 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.702    49.162    cpu/core_1/rom/clk_cpu
    SLICE_X0Y115         FDRE                                         r  cpu/core_1/rom/data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.459    49.621 f  cpu/core_1/rom/data_reg[1]/Q
                         net (fo=25, routed)          1.315    50.936    cpu/core_1/rom/instruction_debug[1]
    SLICE_X1Y118         LUT6 (Prop_lut6_I3_O)        0.124    51.060 r  cpu/core_1/rom/de_ex_register[reg_1_data][31]_i_17/O
                         net (fo=128, routed)         4.550    55.610    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][31]_i_7_0
    SLICE_X13Y135        LUT6 (Prop_lut6_I2_O)        0.124    55.734 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][20]_i_10/O
                         net (fo=1, routed)           0.000    55.734    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][20]_i_10_n_0
    SLICE_X13Y135        MUXF7 (Prop_muxf7_I0_O)      0.212    55.946 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][20]_i_4/O
                         net (fo=1, routed)           1.266    57.212    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][20]_i_4_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I3_O)        0.299    57.511 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][20]_i_1/O
                         net (fo=1, routed)           0.000    57.511    cpu/core_1/core_pipeline/de_ex_register_next[reg_1_data][20]
    SLICE_X8Y125         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.491    98.470    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X8Y125         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][20]/C
                         clock pessimism              0.560    99.030    
                         clock uncertainty           -0.149    98.880    
    SLICE_X8Y125         FDRE (Setup_fdre_C_D)        0.077    98.957    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][20]
  -------------------------------------------------------------------
                         required time                         98.957    
                         arrival time                         -57.511    
  -------------------------------------------------------------------
                         slack                                 41.446    

Slack (MET) :             41.474ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.293ns  (logic 1.188ns (14.326%)  route 7.105ns (85.674%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 98.487 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 49.162 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.702    49.162    cpu/core_1/rom/clk_cpu
    SLICE_X0Y115         FDRE                                         r  cpu/core_1/rom/data_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.422    49.584 r  cpu/core_1/rom/data_reg[22]/Q
                         net (fo=130, routed)         6.288    55.872    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[2]
    SLICE_X15Y106        MUXF7 (Prop_muxf7_S_O)       0.468    56.340 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][2]_i_2/O
                         net (fo=1, routed)           0.817    57.157    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][2]_i_2_n_0
    SLICE_X13Y105        LUT6 (Prop_lut6_I0_O)        0.298    57.455 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][2]_i_1/O
                         net (fo=1, routed)           0.000    57.455    cpu/core_1/core_pipeline/de_ex_register_next[reg_2_data][2]
    SLICE_X13Y105        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.508    98.487    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X13Y105        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][2]/C
                         clock pessimism              0.560    99.047    
                         clock uncertainty           -0.149    98.897    
    SLICE_X13Y105        FDRE (Setup_fdre_C_D)        0.031    98.928    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][2]
  -------------------------------------------------------------------
                         required time                         98.928    
                         arrival time                         -57.455    
  -------------------------------------------------------------------
                         slack                                 41.474    

Slack (MET) :             41.475ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.292ns  (logic 1.206ns (14.544%)  route 7.086ns (85.456%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 98.487 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 49.162 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.702    49.162    cpu/core_1/rom/clk_cpu
    SLICE_X0Y115         FDRE                                         r  cpu/core_1/rom/data_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.422    49.584 r  cpu/core_1/rom/data_reg[22]/Q
                         net (fo=130, routed)         6.278    55.862    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[2]
    SLICE_X10Y105        MUXF7 (Prop_muxf7_S_O)       0.486    56.348 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][6]_i_2/O
                         net (fo=1, routed)           0.808    57.156    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][6]_i_2_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I0_O)        0.298    57.454 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][6]_i_1/O
                         net (fo=1, routed)           0.000    57.454    cpu/core_1/core_pipeline/de_ex_register_next[reg_2_data][6]
    SLICE_X9Y105         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.508    98.487    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y105         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][6]/C
                         clock pessimism              0.560    99.047    
                         clock uncertainty           -0.149    98.897    
    SLICE_X9Y105         FDRE (Setup_fdre_C_D)        0.031    98.928    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][6]
  -------------------------------------------------------------------
                         required time                         98.928    
                         arrival time                         -57.454    
  -------------------------------------------------------------------
                         slack                                 41.475    

Slack (MET) :             41.527ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.237ns  (logic 1.172ns (14.229%)  route 7.065ns (85.771%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 98.486 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 49.162 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.702    49.162    cpu/core_1/rom/clk_cpu
    SLICE_X0Y115         FDRE                                         r  cpu/core_1/rom/data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.459    49.621 f  cpu/core_1/rom/data_reg[1]/Q
                         net (fo=25, routed)          1.318    50.939    cpu/core_1/rom/instruction_debug[1]
    SLICE_X1Y118         LUT6 (Prop_lut6_I3_O)        0.124    51.063 r  cpu/core_1/rom/de_ex_register[reg_1_data][31]_i_8/O
                         net (fo=128, routed)         4.867    55.930    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][0]_1
    SLICE_X14Y104        MUXF7 (Prop_muxf7_S_O)       0.292    56.222 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][0]_i_4/O
                         net (fo=1, routed)           0.880    57.102    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][0]_i_4_n_0
    SLICE_X13Y107        LUT6 (Prop_lut6_I3_O)        0.297    57.399 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][0]_i_1/O
                         net (fo=1, routed)           0.000    57.399    cpu/core_1/core_pipeline/de_ex_register_next[reg_1_data][0]
    SLICE_X13Y107        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.507    98.486    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X13Y107        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][0]/C
                         clock pessimism              0.560    99.046    
                         clock uncertainty           -0.149    98.896    
    SLICE_X13Y107        FDRE (Setup_fdre_C_D)        0.029    98.925    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][0]
  -------------------------------------------------------------------
                         required time                         98.925    
                         arrival time                         -57.399    
  -------------------------------------------------------------------
                         slack                                 41.527    

Slack (MET) :             41.618ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.228ns  (logic 1.158ns (14.075%)  route 7.070ns (85.926%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 98.566 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 49.162 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.702    49.162    cpu/core_1/rom/clk_cpu
    SLICE_X0Y115         FDRE                                         r  cpu/core_1/rom/data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.459    49.621 f  cpu/core_1/rom/data_reg[1]/Q
                         net (fo=25, routed)          1.318    50.939    cpu/core_1/rom/instruction_debug[1]
    SLICE_X1Y118         LUT6 (Prop_lut6_I3_O)        0.124    51.063 r  cpu/core_1/rom/de_ex_register[reg_1_data][31]_i_8/O
                         net (fo=128, routed)         4.943    56.006    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][0]_1
    SLICE_X7Y102         MUXF7 (Prop_muxf7_S_O)       0.276    56.282 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_4/O
                         net (fo=1, routed)           0.809    57.091    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_4_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I3_O)        0.299    57.390 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][7]_i_1/O
                         net (fo=1, routed)           0.000    57.390    cpu/core_1/core_pipeline/de_ex_register_next[reg_1_data][7]
    SLICE_X5Y103         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.587    98.566    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X5Y103         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/C
                         clock pessimism              0.560    99.126    
                         clock uncertainty           -0.149    98.976    
    SLICE_X5Y103         FDRE (Setup_fdre_C_D)        0.031    99.007    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]
  -------------------------------------------------------------------
                         required time                         99.007    
                         arrival time                         -57.390    
  -------------------------------------------------------------------
                         slack                                 41.618    

Slack (MET) :             41.627ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.139ns  (logic 1.188ns (14.596%)  route 6.951ns (85.404%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 98.487 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 49.162 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.702    49.162    cpu/core_1/rom/clk_cpu
    SLICE_X0Y115         FDRE                                         r  cpu/core_1/rom/data_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.422    49.584 r  cpu/core_1/rom/data_reg[22]/Q
                         net (fo=130, routed)         6.166    55.750    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[2]
    SLICE_X13Y102        MUXF7 (Prop_muxf7_S_O)       0.468    56.218 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][0]_i_5/O
                         net (fo=1, routed)           0.786    57.003    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][0]_i_5_n_0
    SLICE_X13Y105        LUT6 (Prop_lut6_I5_O)        0.298    57.301 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][0]_i_1/O
                         net (fo=1, routed)           0.000    57.301    cpu/core_1/core_pipeline/de_ex_register_next[reg_2_data][0]
    SLICE_X13Y105        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.508    98.487    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X13Y105        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][0]/C
                         clock pessimism              0.560    99.047    
                         clock uncertainty           -0.149    98.897    
    SLICE_X13Y105        FDRE (Setup_fdre_C_D)        0.031    98.928    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][0]
  -------------------------------------------------------------------
                         required time                         98.928    
                         arrival time                         -57.301    
  -------------------------------------------------------------------
                         slack                                 41.627    

Slack (MET) :             41.769ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        7.996ns  (logic 1.158ns (14.482%)  route 6.838ns (85.518%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 98.487 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 49.162 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.702    49.162    cpu/core_1/rom/clk_cpu
    SLICE_X0Y115         FDRE                                         r  cpu/core_1/rom/data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.459    49.621 f  cpu/core_1/rom/data_reg[1]/Q
                         net (fo=25, routed)          1.318    50.939    cpu/core_1/rom/instruction_debug[1]
    SLICE_X1Y118         LUT6 (Prop_lut6_I3_O)        0.124    51.063 r  cpu/core_1/rom/de_ex_register[reg_1_data][31]_i_8/O
                         net (fo=128, routed)         4.727    55.790    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][0]_1
    SLICE_X15Y105        MUXF7 (Prop_muxf7_S_O)       0.276    56.066 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_2/O
                         net (fo=1, routed)           0.793    56.859    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_2_n_0
    SLICE_X13Y105        LUT6 (Prop_lut6_I0_O)        0.299    57.158 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][3]_i_1/O
                         net (fo=1, routed)           0.000    57.158    cpu/core_1/core_pipeline/de_ex_register_next[reg_1_data][3]
    SLICE_X13Y105        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.508    98.487    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X13Y105        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/C
                         clock pessimism              0.560    99.047    
                         clock uncertainty           -0.149    98.897    
    SLICE_X13Y105        FDRE (Setup_fdre_C_D)        0.029    98.926    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]
  -------------------------------------------------------------------
                         required time                         98.926    
                         arrival time                         -57.158    
  -------------------------------------------------------------------
                         slack                                 41.769    

Slack (MET) :             41.782ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.064ns  (logic 1.188ns (14.731%)  route 6.876ns (85.269%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 98.566 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 49.162 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.702    49.162    cpu/core_1/rom/clk_cpu
    SLICE_X0Y115         FDRE                                         r  cpu/core_1/rom/data_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.422    49.584 r  cpu/core_1/rom/data_reg[22]/Q
                         net (fo=130, routed)         5.918    55.502    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[2]
    SLICE_X5Y101         MUXF7 (Prop_muxf7_S_O)       0.468    55.970 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][7]_i_3/O
                         net (fo=1, routed)           0.958    56.928    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][7]_i_3_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I1_O)        0.298    57.226 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][7]_i_1/O
                         net (fo=1, routed)           0.000    57.226    cpu/core_1/core_pipeline/de_ex_register_next[reg_2_data][7]
    SLICE_X5Y103         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.587    98.566    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X5Y103         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][7]/C
                         clock pessimism              0.560    99.126    
                         clock uncertainty           -0.149    98.976    
    SLICE_X5Y103         FDRE (Setup_fdre_C_D)        0.032    99.008    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][7]
  -------------------------------------------------------------------
                         required time                         99.008    
                         arrival time                         -57.226    
  -------------------------------------------------------------------
                         slack                                 41.782    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.587    -0.577    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X5Y121         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/Q
                         net (fo=1, routed)           0.116    -0.320    cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]__0
    SLICE_X5Y121         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.855    -0.817    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X5Y121         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/C
                         clock pessimism              0.240    -0.577    
    SLICE_X5Y121         FDRE (Hold_fdre_C_D)         0.071    -0.506    cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.164ns (63.770%)  route 0.093ns (36.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.598    -0.566    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X2Y106         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[3]/Q
                         net (fo=1, routed)           0.093    -0.309    cpu/led_device/D[3]
    SLICE_X1Y106         FDRE                                         r  cpu/led_device/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.871    -0.802    cpu/led_device/clk_cpu
    SLICE_X1Y106         FDRE                                         r  cpu/led_device/data_reg_reg[3]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.047    -0.503    cpu/led_device/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.164ns (63.278%)  route 0.095ns (36.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.598    -0.566    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X2Y106         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]/Q
                         net (fo=1, routed)           0.095    -0.307    cpu/led_device/D[15]
    SLICE_X1Y106         FDRE                                         r  cpu/led_device/data_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.871    -0.802    cpu/led_device/clk_cpu
    SLICE_X1Y106         FDRE                                         r  cpu/led_device/data_reg_reg[15]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.047    -0.503    cpu/led_device/data_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.929%)  route 0.119ns (39.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.598    -0.566    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X0Y105         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[2]/Q
                         net (fo=5, routed)           0.119    -0.306    cpu/axi_interconnect/axi_master_1/read_data_reg_reg[10]_0[1]
    SLICE_X1Y105         LUT2 (Prop_lut2_I1_O)        0.045    -0.261 r  cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg[3]_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.871    -0.802    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X1Y105         FDRE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X1Y105         FDRE (Hold_fdre_C_D)         0.092    -0.461    cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.459%)  route 0.156ns (45.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.567    -0.597    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y111         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][2]/Q
                         net (fo=2, routed)           0.156    -0.301    cpu/core_1/core_pipeline/stage_memory/data_out_mux/Q[2]
    SLICE_X8Y110         LUT3 (Prop_lut3_I1_O)        0.045    -0.256 r  cpu/core_1/core_pipeline/stage_memory/data_out_mux/mem_wb_register[mem_data][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][2]
    SLICE_X8Y110         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.838    -0.835    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X8Y110         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][2]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X8Y110         FDRE (Hold_fdre_C_D)         0.120    -0.461    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.218%)  route 0.122ns (48.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.597    -0.567    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X0Y107         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/Q
                         net (fo=1, routed)           0.122    -0.317    cpu/led_device/D[9]
    SLICE_X0Y106         FDRE                                         r  cpu/led_device/data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.871    -0.802    cpu/led_device/clk_cpu
    SLICE_X0Y106         FDRE                                         r  cpu/led_device/data_reg_reg[9]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.025    -0.525    cpu/led_device/data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.967%)  route 0.130ns (48.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.594    -0.570    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X4Y112         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][11]/Q
                         net (fo=2, routed)           0.130    -0.299    cpu/axi_interconnect/axi_master_1/Q[11]
    SLICE_X4Y111         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.866    -0.807    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X4Y111         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/C
                         clock pessimism              0.254    -0.553    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.046    -0.507    cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.047%)  route 0.165ns (53.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.595    -0.569    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X7Y110         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][6]/Q
                         net (fo=2, routed)           0.165    -0.263    cpu/axi_interconnect/axi_master_1/Q[6]
    SLICE_X5Y108         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.866    -0.806    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X5Y108         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[6]/C
                         clock pessimism              0.254    -0.552    
    SLICE_X5Y108         FDRE (Hold_fdre_C_D)         0.076    -0.476    cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.212ns (62.831%)  route 0.125ns (37.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.593    -0.571    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X2Y116         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][16]/Q
                         net (fo=1, routed)           0.125    -0.282    cpu/core_1/core_pipeline/stage_memory/data_out_mux/Q[16]
    SLICE_X1Y115         LUT3 (Prop_lut3_I1_O)        0.048    -0.234 r  cpu/core_1/core_pipeline/stage_memory/data_out_mux/mem_wb_register[mem_data][16]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][16]
    SLICE_X1Y115         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.865    -0.808    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X1Y115         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X1Y115         FDRE (Hold_fdre_C_D)         0.107    -0.449    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/FSM_sequential_write_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.146%)  route 0.123ns (39.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.597    -0.567    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X3Y107         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/FSM_sequential_write_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cpu/axi_interconnect/axi_slave_1/FSM_sequential_write_state_reg_reg[0]/Q
                         net (fo=5, routed)           0.123    -0.303    cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[2]_0[0]
    SLICE_X3Y107         LUT5 (Prop_lut5_I2_O)        0.045    -0.258 r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg[1]_i_1_n_0
    SLICE_X3Y107         FDRE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.870    -0.803    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X3Y107         FDRE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[1]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X3Y107         FDRE (Hold_fdre_C_D)         0.092    -0.475    cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   your_instance_name/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         100.000     97.845     BUFHCE_X0Y24     your_instance_name/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X1Y105     cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y105     cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y105     cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y105     cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X4Y107     cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y107     cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X5Y103     cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X14Y113    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X5Y119     cpu/core_1/core_pipeline/de_ex_register_reg[reg_wr_addr][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y114     cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y109     cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y110     cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y112     cpu/core_1/core_pipeline/ex_mem_register_reg[execute_write]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X5Y119     cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y113     cpu/core_1/core_pipeline/fet_de_register_reg[pc][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X5Y112     cpu/core_1/core_pipeline/fet_de_register_reg[pc][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y114     cpu/core_1/core_pipeline/fet_de_register_reg[pc][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y130     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[13][26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y130     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[13][27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y110     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[13][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y113    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[14][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y114    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[18][9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y124    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[19][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y108     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[19][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y124    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[19][17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y124    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[19][19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y108     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[19][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   your_instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_clk_wiz_0_1
  To Clock:  clk_cpu_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       40.941ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.941ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        8.834ns  (logic 1.206ns (13.652%)  route 7.628ns (86.348%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 98.488 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 49.162 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.702    49.162    cpu/core_1/rom/clk_cpu
    SLICE_X0Y115         FDRE                                         r  cpu/core_1/rom/data_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.422    49.584 r  cpu/core_1/rom/data_reg[22]/Q
                         net (fo=130, routed)         6.464    56.048    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[2]
    SLICE_X12Y104        MUXF7 (Prop_muxf7_S_O)       0.486    56.534 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][13]_i_5/O
                         net (fo=1, routed)           1.164    57.698    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][13]_i_5_n_0
    SLICE_X11Y110        LUT6 (Prop_lut6_I5_O)        0.298    57.996 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][13]_i_1/O
                         net (fo=1, routed)           0.000    57.996    cpu/core_1/core_pipeline/de_ex_register_next[reg_2_data][13]
    SLICE_X11Y110        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.509    98.488    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X11Y110        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][13]/C
                         clock pessimism              0.560    99.048    
                         clock uncertainty           -0.140    98.908    
    SLICE_X11Y110        FDRE (Setup_fdre_C_D)        0.029    98.937    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][13]
  -------------------------------------------------------------------
                         required time                         98.937    
                         arrival time                         -57.996    
  -------------------------------------------------------------------
                         slack                                 40.941    

Slack (MET) :             41.324ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        8.453ns  (logic 1.188ns (14.054%)  route 7.265ns (85.946%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 98.487 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 49.162 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.702    49.162    cpu/core_1/rom/clk_cpu
    SLICE_X0Y115         FDRE                                         r  cpu/core_1/rom/data_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.422    49.584 r  cpu/core_1/rom/data_reg[22]/Q
                         net (fo=130, routed)         6.457    56.041    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[2]
    SLICE_X15Y105        MUXF7 (Prop_muxf7_S_O)       0.468    56.509 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][3]_i_2/O
                         net (fo=1, routed)           0.809    57.317    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][3]_i_2_n_0
    SLICE_X13Y105        LUT6 (Prop_lut6_I0_O)        0.298    57.615 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][3]_i_1/O
                         net (fo=1, routed)           0.000    57.615    cpu/core_1/core_pipeline/de_ex_register_next[reg_2_data][3]
    SLICE_X13Y105        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.508    98.487    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X13Y105        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][3]/C
                         clock pessimism              0.560    99.047    
                         clock uncertainty           -0.140    98.907    
    SLICE_X13Y105        FDRE (Setup_fdre_C_D)        0.032    98.939    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][3]
  -------------------------------------------------------------------
                         required time                         98.939    
                         arrival time                         -57.615    
  -------------------------------------------------------------------
                         slack                                 41.324    

Slack (MET) :             41.456ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        8.349ns  (logic 1.218ns (14.588%)  route 7.131ns (85.412%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 98.470 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 49.162 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.702    49.162    cpu/core_1/rom/clk_cpu
    SLICE_X0Y115         FDRE                                         r  cpu/core_1/rom/data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.459    49.621 f  cpu/core_1/rom/data_reg[1]/Q
                         net (fo=25, routed)          1.315    50.936    cpu/core_1/rom/instruction_debug[1]
    SLICE_X1Y118         LUT6 (Prop_lut6_I3_O)        0.124    51.060 r  cpu/core_1/rom/de_ex_register[reg_1_data][31]_i_17/O
                         net (fo=128, routed)         4.550    55.610    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][31]_i_7_0
    SLICE_X13Y135        LUT6 (Prop_lut6_I2_O)        0.124    55.734 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][20]_i_10/O
                         net (fo=1, routed)           0.000    55.734    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][20]_i_10_n_0
    SLICE_X13Y135        MUXF7 (Prop_muxf7_I0_O)      0.212    55.946 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][20]_i_4/O
                         net (fo=1, routed)           1.266    57.212    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][20]_i_4_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I3_O)        0.299    57.511 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][20]_i_1/O
                         net (fo=1, routed)           0.000    57.511    cpu/core_1/core_pipeline/de_ex_register_next[reg_1_data][20]
    SLICE_X8Y125         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.491    98.470    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X8Y125         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][20]/C
                         clock pessimism              0.560    99.030    
                         clock uncertainty           -0.140    98.890    
    SLICE_X8Y125         FDRE (Setup_fdre_C_D)        0.077    98.967    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][20]
  -------------------------------------------------------------------
                         required time                         98.967    
                         arrival time                         -57.511    
  -------------------------------------------------------------------
                         slack                                 41.456    

Slack (MET) :             41.484ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        8.293ns  (logic 1.188ns (14.326%)  route 7.105ns (85.674%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 98.487 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 49.162 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.702    49.162    cpu/core_1/rom/clk_cpu
    SLICE_X0Y115         FDRE                                         r  cpu/core_1/rom/data_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.422    49.584 r  cpu/core_1/rom/data_reg[22]/Q
                         net (fo=130, routed)         6.288    55.872    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[2]
    SLICE_X15Y106        MUXF7 (Prop_muxf7_S_O)       0.468    56.340 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][2]_i_2/O
                         net (fo=1, routed)           0.817    57.157    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][2]_i_2_n_0
    SLICE_X13Y105        LUT6 (Prop_lut6_I0_O)        0.298    57.455 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][2]_i_1/O
                         net (fo=1, routed)           0.000    57.455    cpu/core_1/core_pipeline/de_ex_register_next[reg_2_data][2]
    SLICE_X13Y105        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.508    98.487    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X13Y105        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][2]/C
                         clock pessimism              0.560    99.047    
                         clock uncertainty           -0.140    98.907    
    SLICE_X13Y105        FDRE (Setup_fdre_C_D)        0.031    98.938    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][2]
  -------------------------------------------------------------------
                         required time                         98.938    
                         arrival time                         -57.455    
  -------------------------------------------------------------------
                         slack                                 41.484    

Slack (MET) :             41.484ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        8.292ns  (logic 1.206ns (14.544%)  route 7.086ns (85.456%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 98.487 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 49.162 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.702    49.162    cpu/core_1/rom/clk_cpu
    SLICE_X0Y115         FDRE                                         r  cpu/core_1/rom/data_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.422    49.584 r  cpu/core_1/rom/data_reg[22]/Q
                         net (fo=130, routed)         6.278    55.862    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[2]
    SLICE_X10Y105        MUXF7 (Prop_muxf7_S_O)       0.486    56.348 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][6]_i_2/O
                         net (fo=1, routed)           0.808    57.156    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][6]_i_2_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I0_O)        0.298    57.454 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][6]_i_1/O
                         net (fo=1, routed)           0.000    57.454    cpu/core_1/core_pipeline/de_ex_register_next[reg_2_data][6]
    SLICE_X9Y105         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.508    98.487    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y105         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][6]/C
                         clock pessimism              0.560    99.047    
                         clock uncertainty           -0.140    98.907    
    SLICE_X9Y105         FDRE (Setup_fdre_C_D)        0.031    98.938    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][6]
  -------------------------------------------------------------------
                         required time                         98.938    
                         arrival time                         -57.454    
  -------------------------------------------------------------------
                         slack                                 41.484    

Slack (MET) :             41.536ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        8.237ns  (logic 1.172ns (14.229%)  route 7.065ns (85.771%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 98.486 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 49.162 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.702    49.162    cpu/core_1/rom/clk_cpu
    SLICE_X0Y115         FDRE                                         r  cpu/core_1/rom/data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.459    49.621 f  cpu/core_1/rom/data_reg[1]/Q
                         net (fo=25, routed)          1.318    50.939    cpu/core_1/rom/instruction_debug[1]
    SLICE_X1Y118         LUT6 (Prop_lut6_I3_O)        0.124    51.063 r  cpu/core_1/rom/de_ex_register[reg_1_data][31]_i_8/O
                         net (fo=128, routed)         4.867    55.930    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][0]_1
    SLICE_X14Y104        MUXF7 (Prop_muxf7_S_O)       0.292    56.222 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][0]_i_4/O
                         net (fo=1, routed)           0.880    57.102    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][0]_i_4_n_0
    SLICE_X13Y107        LUT6 (Prop_lut6_I3_O)        0.297    57.399 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][0]_i_1/O
                         net (fo=1, routed)           0.000    57.399    cpu/core_1/core_pipeline/de_ex_register_next[reg_1_data][0]
    SLICE_X13Y107        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.507    98.486    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X13Y107        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][0]/C
                         clock pessimism              0.560    99.046    
                         clock uncertainty           -0.140    98.906    
    SLICE_X13Y107        FDRE (Setup_fdre_C_D)        0.029    98.935    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][0]
  -------------------------------------------------------------------
                         required time                         98.935    
                         arrival time                         -57.399    
  -------------------------------------------------------------------
                         slack                                 41.536    

Slack (MET) :             41.628ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        8.228ns  (logic 1.158ns (14.075%)  route 7.070ns (85.926%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 98.566 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 49.162 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.702    49.162    cpu/core_1/rom/clk_cpu
    SLICE_X0Y115         FDRE                                         r  cpu/core_1/rom/data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.459    49.621 f  cpu/core_1/rom/data_reg[1]/Q
                         net (fo=25, routed)          1.318    50.939    cpu/core_1/rom/instruction_debug[1]
    SLICE_X1Y118         LUT6 (Prop_lut6_I3_O)        0.124    51.063 r  cpu/core_1/rom/de_ex_register[reg_1_data][31]_i_8/O
                         net (fo=128, routed)         4.943    56.006    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][0]_1
    SLICE_X7Y102         MUXF7 (Prop_muxf7_S_O)       0.276    56.282 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_4/O
                         net (fo=1, routed)           0.809    57.091    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_4_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I3_O)        0.299    57.390 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][7]_i_1/O
                         net (fo=1, routed)           0.000    57.390    cpu/core_1/core_pipeline/de_ex_register_next[reg_1_data][7]
    SLICE_X5Y103         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.587    98.566    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X5Y103         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/C
                         clock pessimism              0.560    99.126    
                         clock uncertainty           -0.140    98.986    
    SLICE_X5Y103         FDRE (Setup_fdre_C_D)        0.031    99.017    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]
  -------------------------------------------------------------------
                         required time                         99.017    
                         arrival time                         -57.390    
  -------------------------------------------------------------------
                         slack                                 41.628    

Slack (MET) :             41.637ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        8.139ns  (logic 1.188ns (14.596%)  route 6.951ns (85.404%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 98.487 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 49.162 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.702    49.162    cpu/core_1/rom/clk_cpu
    SLICE_X0Y115         FDRE                                         r  cpu/core_1/rom/data_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.422    49.584 r  cpu/core_1/rom/data_reg[22]/Q
                         net (fo=130, routed)         6.166    55.750    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[2]
    SLICE_X13Y102        MUXF7 (Prop_muxf7_S_O)       0.468    56.218 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][0]_i_5/O
                         net (fo=1, routed)           0.786    57.003    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][0]_i_5_n_0
    SLICE_X13Y105        LUT6 (Prop_lut6_I5_O)        0.298    57.301 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][0]_i_1/O
                         net (fo=1, routed)           0.000    57.301    cpu/core_1/core_pipeline/de_ex_register_next[reg_2_data][0]
    SLICE_X13Y105        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.508    98.487    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X13Y105        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][0]/C
                         clock pessimism              0.560    99.047    
                         clock uncertainty           -0.140    98.907    
    SLICE_X13Y105        FDRE (Setup_fdre_C_D)        0.031    98.938    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][0]
  -------------------------------------------------------------------
                         required time                         98.938    
                         arrival time                         -57.301    
  -------------------------------------------------------------------
                         slack                                 41.637    

Slack (MET) :             41.778ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        7.996ns  (logic 1.158ns (14.482%)  route 6.838ns (85.518%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 98.487 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 49.162 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.702    49.162    cpu/core_1/rom/clk_cpu
    SLICE_X0Y115         FDRE                                         r  cpu/core_1/rom/data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.459    49.621 f  cpu/core_1/rom/data_reg[1]/Q
                         net (fo=25, routed)          1.318    50.939    cpu/core_1/rom/instruction_debug[1]
    SLICE_X1Y118         LUT6 (Prop_lut6_I3_O)        0.124    51.063 r  cpu/core_1/rom/de_ex_register[reg_1_data][31]_i_8/O
                         net (fo=128, routed)         4.727    55.790    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][0]_1
    SLICE_X15Y105        MUXF7 (Prop_muxf7_S_O)       0.276    56.066 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_2/O
                         net (fo=1, routed)           0.793    56.859    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_2_n_0
    SLICE_X13Y105        LUT6 (Prop_lut6_I0_O)        0.299    57.158 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][3]_i_1/O
                         net (fo=1, routed)           0.000    57.158    cpu/core_1/core_pipeline/de_ex_register_next[reg_1_data][3]
    SLICE_X13Y105        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.508    98.487    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X13Y105        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/C
                         clock pessimism              0.560    99.047    
                         clock uncertainty           -0.140    98.907    
    SLICE_X13Y105        FDRE (Setup_fdre_C_D)        0.029    98.936    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]
  -------------------------------------------------------------------
                         required time                         98.936    
                         arrival time                         -57.158    
  -------------------------------------------------------------------
                         slack                                 41.778    

Slack (MET) :             41.792ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        8.064ns  (logic 1.188ns (14.731%)  route 6.876ns (85.269%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 98.566 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 49.162 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.702    49.162    cpu/core_1/rom/clk_cpu
    SLICE_X0Y115         FDRE                                         r  cpu/core_1/rom/data_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.422    49.584 r  cpu/core_1/rom/data_reg[22]/Q
                         net (fo=130, routed)         5.918    55.502    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[2]
    SLICE_X5Y101         MUXF7 (Prop_muxf7_S_O)       0.468    55.970 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][7]_i_3/O
                         net (fo=1, routed)           0.958    56.928    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][7]_i_3_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I1_O)        0.298    57.226 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][7]_i_1/O
                         net (fo=1, routed)           0.000    57.226    cpu/core_1/core_pipeline/de_ex_register_next[reg_2_data][7]
    SLICE_X5Y103         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.587    98.566    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X5Y103         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][7]/C
                         clock pessimism              0.560    99.126    
                         clock uncertainty           -0.140    98.986    
    SLICE_X5Y103         FDRE (Setup_fdre_C_D)        0.032    99.018    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][7]
  -------------------------------------------------------------------
                         required time                         99.018    
                         arrival time                         -57.226    
  -------------------------------------------------------------------
                         slack                                 41.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.587    -0.577    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X5Y121         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/Q
                         net (fo=1, routed)           0.116    -0.320    cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]__0
    SLICE_X5Y121         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.855    -0.817    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X5Y121         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/C
                         clock pessimism              0.240    -0.577    
    SLICE_X5Y121         FDRE (Hold_fdre_C_D)         0.071    -0.506    cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.164ns (63.770%)  route 0.093ns (36.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.598    -0.566    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X2Y106         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[3]/Q
                         net (fo=1, routed)           0.093    -0.309    cpu/led_device/D[3]
    SLICE_X1Y106         FDRE                                         r  cpu/led_device/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.871    -0.802    cpu/led_device/clk_cpu
    SLICE_X1Y106         FDRE                                         r  cpu/led_device/data_reg_reg[3]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.047    -0.503    cpu/led_device/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.164ns (63.278%)  route 0.095ns (36.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.598    -0.566    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X2Y106         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]/Q
                         net (fo=1, routed)           0.095    -0.307    cpu/led_device/D[15]
    SLICE_X1Y106         FDRE                                         r  cpu/led_device/data_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.871    -0.802    cpu/led_device/clk_cpu
    SLICE_X1Y106         FDRE                                         r  cpu/led_device/data_reg_reg[15]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.047    -0.503    cpu/led_device/data_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.929%)  route 0.119ns (39.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.598    -0.566    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X0Y105         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[2]/Q
                         net (fo=5, routed)           0.119    -0.306    cpu/axi_interconnect/axi_master_1/read_data_reg_reg[10]_0[1]
    SLICE_X1Y105         LUT2 (Prop_lut2_I1_O)        0.045    -0.261 r  cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg[3]_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.871    -0.802    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X1Y105         FDRE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X1Y105         FDRE (Hold_fdre_C_D)         0.092    -0.461    cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.459%)  route 0.156ns (45.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.567    -0.597    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y111         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][2]/Q
                         net (fo=2, routed)           0.156    -0.301    cpu/core_1/core_pipeline/stage_memory/data_out_mux/Q[2]
    SLICE_X8Y110         LUT3 (Prop_lut3_I1_O)        0.045    -0.256 r  cpu/core_1/core_pipeline/stage_memory/data_out_mux/mem_wb_register[mem_data][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][2]
    SLICE_X8Y110         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.838    -0.835    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X8Y110         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][2]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X8Y110         FDRE (Hold_fdre_C_D)         0.120    -0.461    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.218%)  route 0.122ns (48.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.597    -0.567    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X0Y107         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/Q
                         net (fo=1, routed)           0.122    -0.317    cpu/led_device/D[9]
    SLICE_X0Y106         FDRE                                         r  cpu/led_device/data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.871    -0.802    cpu/led_device/clk_cpu
    SLICE_X0Y106         FDRE                                         r  cpu/led_device/data_reg_reg[9]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.025    -0.525    cpu/led_device/data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.967%)  route 0.130ns (48.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.594    -0.570    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X4Y112         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][11]/Q
                         net (fo=2, routed)           0.130    -0.299    cpu/axi_interconnect/axi_master_1/Q[11]
    SLICE_X4Y111         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.866    -0.807    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X4Y111         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/C
                         clock pessimism              0.254    -0.553    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.046    -0.507    cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.047%)  route 0.165ns (53.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.595    -0.569    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X7Y110         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][6]/Q
                         net (fo=2, routed)           0.165    -0.263    cpu/axi_interconnect/axi_master_1/Q[6]
    SLICE_X5Y108         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.866    -0.806    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X5Y108         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[6]/C
                         clock pessimism              0.254    -0.552    
    SLICE_X5Y108         FDRE (Hold_fdre_C_D)         0.076    -0.476    cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.212ns (62.831%)  route 0.125ns (37.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.593    -0.571    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X2Y116         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][16]/Q
                         net (fo=1, routed)           0.125    -0.282    cpu/core_1/core_pipeline/stage_memory/data_out_mux/Q[16]
    SLICE_X1Y115         LUT3 (Prop_lut3_I1_O)        0.048    -0.234 r  cpu/core_1/core_pipeline/stage_memory/data_out_mux/mem_wb_register[mem_data][16]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][16]
    SLICE_X1Y115         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.865    -0.808    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X1Y115         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X1Y115         FDRE (Hold_fdre_C_D)         0.107    -0.449    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/FSM_sequential_write_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.146%)  route 0.123ns (39.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.597    -0.567    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X3Y107         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/FSM_sequential_write_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cpu/axi_interconnect/axi_slave_1/FSM_sequential_write_state_reg_reg[0]/Q
                         net (fo=5, routed)           0.123    -0.303    cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[2]_0[0]
    SLICE_X3Y107         LUT5 (Prop_lut5_I2_O)        0.045    -0.258 r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg[1]_i_1_n_0
    SLICE_X3Y107         FDRE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.870    -0.803    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X3Y107         FDRE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[1]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X3Y107         FDRE (Hold_fdre_C_D)         0.092    -0.475    cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   your_instance_name/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         100.000     97.845     BUFHCE_X0Y24     your_instance_name/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X1Y105     cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y105     cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y105     cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y105     cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X4Y107     cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y107     cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X5Y103     cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X14Y113    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X5Y119     cpu/core_1/core_pipeline/de_ex_register_reg[reg_wr_addr][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y114     cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y109     cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y110     cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y112     cpu/core_1/core_pipeline/ex_mem_register_reg[execute_write]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X5Y119     cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y113     cpu/core_1/core_pipeline/fet_de_register_reg[pc][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X5Y112     cpu/core_1/core_pipeline/fet_de_register_reg[pc][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y114     cpu/core_1/core_pipeline/fet_de_register_reg[pc][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y130     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[13][26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y130     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[13][27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y110     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[13][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y113    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[14][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y114    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[18][9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y124    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[19][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y108     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[19][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y124    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[19][17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y124    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[19][19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y108     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[19][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   your_instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_clk_wiz_0_1
  To Clock:  clk_cpu_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       40.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.931ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        8.834ns  (logic 1.206ns (13.652%)  route 7.628ns (86.348%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 98.488 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 49.162 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.702    49.162    cpu/core_1/rom/clk_cpu
    SLICE_X0Y115         FDRE                                         r  cpu/core_1/rom/data_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.422    49.584 r  cpu/core_1/rom/data_reg[22]/Q
                         net (fo=130, routed)         6.464    56.048    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[2]
    SLICE_X12Y104        MUXF7 (Prop_muxf7_S_O)       0.486    56.534 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][13]_i_5/O
                         net (fo=1, routed)           1.164    57.698    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][13]_i_5_n_0
    SLICE_X11Y110        LUT6 (Prop_lut6_I5_O)        0.298    57.996 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][13]_i_1/O
                         net (fo=1, routed)           0.000    57.996    cpu/core_1/core_pipeline/de_ex_register_next[reg_2_data][13]
    SLICE_X11Y110        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.509    98.488    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X11Y110        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][13]/C
                         clock pessimism              0.560    99.048    
                         clock uncertainty           -0.149    98.898    
    SLICE_X11Y110        FDRE (Setup_fdre_C_D)        0.029    98.927    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][13]
  -------------------------------------------------------------------
                         required time                         98.927    
                         arrival time                         -57.996    
  -------------------------------------------------------------------
                         slack                                 40.931    

Slack (MET) :             41.314ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        8.453ns  (logic 1.188ns (14.054%)  route 7.265ns (85.946%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 98.487 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 49.162 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.702    49.162    cpu/core_1/rom/clk_cpu
    SLICE_X0Y115         FDRE                                         r  cpu/core_1/rom/data_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.422    49.584 r  cpu/core_1/rom/data_reg[22]/Q
                         net (fo=130, routed)         6.457    56.041    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[2]
    SLICE_X15Y105        MUXF7 (Prop_muxf7_S_O)       0.468    56.509 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][3]_i_2/O
                         net (fo=1, routed)           0.809    57.317    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][3]_i_2_n_0
    SLICE_X13Y105        LUT6 (Prop_lut6_I0_O)        0.298    57.615 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][3]_i_1/O
                         net (fo=1, routed)           0.000    57.615    cpu/core_1/core_pipeline/de_ex_register_next[reg_2_data][3]
    SLICE_X13Y105        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.508    98.487    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X13Y105        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][3]/C
                         clock pessimism              0.560    99.047    
                         clock uncertainty           -0.149    98.897    
    SLICE_X13Y105        FDRE (Setup_fdre_C_D)        0.032    98.929    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][3]
  -------------------------------------------------------------------
                         required time                         98.929    
                         arrival time                         -57.615    
  -------------------------------------------------------------------
                         slack                                 41.314    

Slack (MET) :             41.446ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        8.349ns  (logic 1.218ns (14.588%)  route 7.131ns (85.412%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 98.470 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 49.162 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.702    49.162    cpu/core_1/rom/clk_cpu
    SLICE_X0Y115         FDRE                                         r  cpu/core_1/rom/data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.459    49.621 f  cpu/core_1/rom/data_reg[1]/Q
                         net (fo=25, routed)          1.315    50.936    cpu/core_1/rom/instruction_debug[1]
    SLICE_X1Y118         LUT6 (Prop_lut6_I3_O)        0.124    51.060 r  cpu/core_1/rom/de_ex_register[reg_1_data][31]_i_17/O
                         net (fo=128, routed)         4.550    55.610    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][31]_i_7_0
    SLICE_X13Y135        LUT6 (Prop_lut6_I2_O)        0.124    55.734 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][20]_i_10/O
                         net (fo=1, routed)           0.000    55.734    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][20]_i_10_n_0
    SLICE_X13Y135        MUXF7 (Prop_muxf7_I0_O)      0.212    55.946 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][20]_i_4/O
                         net (fo=1, routed)           1.266    57.212    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][20]_i_4_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I3_O)        0.299    57.511 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][20]_i_1/O
                         net (fo=1, routed)           0.000    57.511    cpu/core_1/core_pipeline/de_ex_register_next[reg_1_data][20]
    SLICE_X8Y125         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.491    98.470    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X8Y125         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][20]/C
                         clock pessimism              0.560    99.030    
                         clock uncertainty           -0.149    98.880    
    SLICE_X8Y125         FDRE (Setup_fdre_C_D)        0.077    98.957    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][20]
  -------------------------------------------------------------------
                         required time                         98.957    
                         arrival time                         -57.511    
  -------------------------------------------------------------------
                         slack                                 41.446    

Slack (MET) :             41.474ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        8.293ns  (logic 1.188ns (14.326%)  route 7.105ns (85.674%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 98.487 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 49.162 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.702    49.162    cpu/core_1/rom/clk_cpu
    SLICE_X0Y115         FDRE                                         r  cpu/core_1/rom/data_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.422    49.584 r  cpu/core_1/rom/data_reg[22]/Q
                         net (fo=130, routed)         6.288    55.872    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[2]
    SLICE_X15Y106        MUXF7 (Prop_muxf7_S_O)       0.468    56.340 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][2]_i_2/O
                         net (fo=1, routed)           0.817    57.157    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][2]_i_2_n_0
    SLICE_X13Y105        LUT6 (Prop_lut6_I0_O)        0.298    57.455 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][2]_i_1/O
                         net (fo=1, routed)           0.000    57.455    cpu/core_1/core_pipeline/de_ex_register_next[reg_2_data][2]
    SLICE_X13Y105        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.508    98.487    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X13Y105        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][2]/C
                         clock pessimism              0.560    99.047    
                         clock uncertainty           -0.149    98.897    
    SLICE_X13Y105        FDRE (Setup_fdre_C_D)        0.031    98.928    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][2]
  -------------------------------------------------------------------
                         required time                         98.928    
                         arrival time                         -57.455    
  -------------------------------------------------------------------
                         slack                                 41.474    

Slack (MET) :             41.475ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        8.292ns  (logic 1.206ns (14.544%)  route 7.086ns (85.456%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 98.487 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 49.162 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.702    49.162    cpu/core_1/rom/clk_cpu
    SLICE_X0Y115         FDRE                                         r  cpu/core_1/rom/data_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.422    49.584 r  cpu/core_1/rom/data_reg[22]/Q
                         net (fo=130, routed)         6.278    55.862    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[2]
    SLICE_X10Y105        MUXF7 (Prop_muxf7_S_O)       0.486    56.348 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][6]_i_2/O
                         net (fo=1, routed)           0.808    57.156    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][6]_i_2_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I0_O)        0.298    57.454 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][6]_i_1/O
                         net (fo=1, routed)           0.000    57.454    cpu/core_1/core_pipeline/de_ex_register_next[reg_2_data][6]
    SLICE_X9Y105         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.508    98.487    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y105         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][6]/C
                         clock pessimism              0.560    99.047    
                         clock uncertainty           -0.149    98.897    
    SLICE_X9Y105         FDRE (Setup_fdre_C_D)        0.031    98.928    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][6]
  -------------------------------------------------------------------
                         required time                         98.928    
                         arrival time                         -57.454    
  -------------------------------------------------------------------
                         slack                                 41.475    

Slack (MET) :             41.527ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        8.237ns  (logic 1.172ns (14.229%)  route 7.065ns (85.771%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 98.486 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 49.162 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.702    49.162    cpu/core_1/rom/clk_cpu
    SLICE_X0Y115         FDRE                                         r  cpu/core_1/rom/data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.459    49.621 f  cpu/core_1/rom/data_reg[1]/Q
                         net (fo=25, routed)          1.318    50.939    cpu/core_1/rom/instruction_debug[1]
    SLICE_X1Y118         LUT6 (Prop_lut6_I3_O)        0.124    51.063 r  cpu/core_1/rom/de_ex_register[reg_1_data][31]_i_8/O
                         net (fo=128, routed)         4.867    55.930    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][0]_1
    SLICE_X14Y104        MUXF7 (Prop_muxf7_S_O)       0.292    56.222 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][0]_i_4/O
                         net (fo=1, routed)           0.880    57.102    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][0]_i_4_n_0
    SLICE_X13Y107        LUT6 (Prop_lut6_I3_O)        0.297    57.399 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][0]_i_1/O
                         net (fo=1, routed)           0.000    57.399    cpu/core_1/core_pipeline/de_ex_register_next[reg_1_data][0]
    SLICE_X13Y107        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.507    98.486    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X13Y107        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][0]/C
                         clock pessimism              0.560    99.046    
                         clock uncertainty           -0.149    98.896    
    SLICE_X13Y107        FDRE (Setup_fdre_C_D)        0.029    98.925    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][0]
  -------------------------------------------------------------------
                         required time                         98.925    
                         arrival time                         -57.399    
  -------------------------------------------------------------------
                         slack                                 41.527    

Slack (MET) :             41.618ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        8.228ns  (logic 1.158ns (14.075%)  route 7.070ns (85.926%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 98.566 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 49.162 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.702    49.162    cpu/core_1/rom/clk_cpu
    SLICE_X0Y115         FDRE                                         r  cpu/core_1/rom/data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.459    49.621 f  cpu/core_1/rom/data_reg[1]/Q
                         net (fo=25, routed)          1.318    50.939    cpu/core_1/rom/instruction_debug[1]
    SLICE_X1Y118         LUT6 (Prop_lut6_I3_O)        0.124    51.063 r  cpu/core_1/rom/de_ex_register[reg_1_data][31]_i_8/O
                         net (fo=128, routed)         4.943    56.006    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][0]_1
    SLICE_X7Y102         MUXF7 (Prop_muxf7_S_O)       0.276    56.282 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_4/O
                         net (fo=1, routed)           0.809    57.091    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_4_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I3_O)        0.299    57.390 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][7]_i_1/O
                         net (fo=1, routed)           0.000    57.390    cpu/core_1/core_pipeline/de_ex_register_next[reg_1_data][7]
    SLICE_X5Y103         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.587    98.566    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X5Y103         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/C
                         clock pessimism              0.560    99.126    
                         clock uncertainty           -0.149    98.976    
    SLICE_X5Y103         FDRE (Setup_fdre_C_D)        0.031    99.007    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]
  -------------------------------------------------------------------
                         required time                         99.007    
                         arrival time                         -57.390    
  -------------------------------------------------------------------
                         slack                                 41.618    

Slack (MET) :             41.627ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        8.139ns  (logic 1.188ns (14.596%)  route 6.951ns (85.404%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 98.487 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 49.162 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.702    49.162    cpu/core_1/rom/clk_cpu
    SLICE_X0Y115         FDRE                                         r  cpu/core_1/rom/data_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.422    49.584 r  cpu/core_1/rom/data_reg[22]/Q
                         net (fo=130, routed)         6.166    55.750    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[2]
    SLICE_X13Y102        MUXF7 (Prop_muxf7_S_O)       0.468    56.218 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][0]_i_5/O
                         net (fo=1, routed)           0.786    57.003    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][0]_i_5_n_0
    SLICE_X13Y105        LUT6 (Prop_lut6_I5_O)        0.298    57.301 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][0]_i_1/O
                         net (fo=1, routed)           0.000    57.301    cpu/core_1/core_pipeline/de_ex_register_next[reg_2_data][0]
    SLICE_X13Y105        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.508    98.487    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X13Y105        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][0]/C
                         clock pessimism              0.560    99.047    
                         clock uncertainty           -0.149    98.897    
    SLICE_X13Y105        FDRE (Setup_fdre_C_D)        0.031    98.928    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][0]
  -------------------------------------------------------------------
                         required time                         98.928    
                         arrival time                         -57.301    
  -------------------------------------------------------------------
                         slack                                 41.627    

Slack (MET) :             41.769ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        7.996ns  (logic 1.158ns (14.482%)  route 6.838ns (85.518%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 98.487 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 49.162 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.702    49.162    cpu/core_1/rom/clk_cpu
    SLICE_X0Y115         FDRE                                         r  cpu/core_1/rom/data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.459    49.621 f  cpu/core_1/rom/data_reg[1]/Q
                         net (fo=25, routed)          1.318    50.939    cpu/core_1/rom/instruction_debug[1]
    SLICE_X1Y118         LUT6 (Prop_lut6_I3_O)        0.124    51.063 r  cpu/core_1/rom/de_ex_register[reg_1_data][31]_i_8/O
                         net (fo=128, routed)         4.727    55.790    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][0]_1
    SLICE_X15Y105        MUXF7 (Prop_muxf7_S_O)       0.276    56.066 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_2/O
                         net (fo=1, routed)           0.793    56.859    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_2_n_0
    SLICE_X13Y105        LUT6 (Prop_lut6_I0_O)        0.299    57.158 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][3]_i_1/O
                         net (fo=1, routed)           0.000    57.158    cpu/core_1/core_pipeline/de_ex_register_next[reg_1_data][3]
    SLICE_X13Y105        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.508    98.487    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X13Y105        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/C
                         clock pessimism              0.560    99.047    
                         clock uncertainty           -0.149    98.897    
    SLICE_X13Y105        FDRE (Setup_fdre_C_D)        0.029    98.926    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]
  -------------------------------------------------------------------
                         required time                         98.926    
                         arrival time                         -57.158    
  -------------------------------------------------------------------
                         slack                                 41.769    

Slack (MET) :             41.782ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        8.064ns  (logic 1.188ns (14.731%)  route 6.876ns (85.269%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 98.566 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 49.162 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.702    49.162    cpu/core_1/rom/clk_cpu
    SLICE_X0Y115         FDRE                                         r  cpu/core_1/rom/data_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.422    49.584 r  cpu/core_1/rom/data_reg[22]/Q
                         net (fo=130, routed)         5.918    55.502    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[2]
    SLICE_X5Y101         MUXF7 (Prop_muxf7_S_O)       0.468    55.970 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][7]_i_3/O
                         net (fo=1, routed)           0.958    56.928    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][7]_i_3_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I1_O)        0.298    57.226 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][7]_i_1/O
                         net (fo=1, routed)           0.000    57.226    cpu/core_1/core_pipeline/de_ex_register_next[reg_2_data][7]
    SLICE_X5Y103         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.587    98.566    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X5Y103         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][7]/C
                         clock pessimism              0.560    99.126    
                         clock uncertainty           -0.149    98.976    
    SLICE_X5Y103         FDRE (Setup_fdre_C_D)        0.032    99.008    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][7]
  -------------------------------------------------------------------
                         required time                         99.008    
                         arrival time                         -57.226    
  -------------------------------------------------------------------
                         slack                                 41.782    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.587    -0.577    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X5Y121         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/Q
                         net (fo=1, routed)           0.116    -0.320    cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]__0
    SLICE_X5Y121         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.855    -0.817    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X5Y121         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/C
                         clock pessimism              0.240    -0.577    
                         clock uncertainty            0.149    -0.428    
    SLICE_X5Y121         FDRE (Hold_fdre_C_D)         0.071    -0.357    cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.164ns (63.770%)  route 0.093ns (36.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.598    -0.566    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X2Y106         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[3]/Q
                         net (fo=1, routed)           0.093    -0.309    cpu/led_device/D[3]
    SLICE_X1Y106         FDRE                                         r  cpu/led_device/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.871    -0.802    cpu/led_device/clk_cpu
    SLICE_X1Y106         FDRE                                         r  cpu/led_device/data_reg_reg[3]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.149    -0.401    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.047    -0.354    cpu/led_device/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.164ns (63.278%)  route 0.095ns (36.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.598    -0.566    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X2Y106         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]/Q
                         net (fo=1, routed)           0.095    -0.307    cpu/led_device/D[15]
    SLICE_X1Y106         FDRE                                         r  cpu/led_device/data_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.871    -0.802    cpu/led_device/clk_cpu
    SLICE_X1Y106         FDRE                                         r  cpu/led_device/data_reg_reg[15]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.149    -0.401    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.047    -0.354    cpu/led_device/data_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.929%)  route 0.119ns (39.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.598    -0.566    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X0Y105         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[2]/Q
                         net (fo=5, routed)           0.119    -0.306    cpu/axi_interconnect/axi_master_1/read_data_reg_reg[10]_0[1]
    SLICE_X1Y105         LUT2 (Prop_lut2_I1_O)        0.045    -0.261 r  cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg[3]_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.871    -0.802    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X1Y105         FDRE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.149    -0.404    
    SLICE_X1Y105         FDRE (Hold_fdre_C_D)         0.092    -0.312    cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.459%)  route 0.156ns (45.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.567    -0.597    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y111         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][2]/Q
                         net (fo=2, routed)           0.156    -0.301    cpu/core_1/core_pipeline/stage_memory/data_out_mux/Q[2]
    SLICE_X8Y110         LUT3 (Prop_lut3_I1_O)        0.045    -0.256 r  cpu/core_1/core_pipeline/stage_memory/data_out_mux/mem_wb_register[mem_data][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][2]
    SLICE_X8Y110         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.838    -0.835    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X8Y110         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][2]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.149    -0.432    
    SLICE_X8Y110         FDRE (Hold_fdre_C_D)         0.120    -0.312    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][2]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.218%)  route 0.122ns (48.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.597    -0.567    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X0Y107         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/Q
                         net (fo=1, routed)           0.122    -0.317    cpu/led_device/D[9]
    SLICE_X0Y106         FDRE                                         r  cpu/led_device/data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.871    -0.802    cpu/led_device/clk_cpu
    SLICE_X0Y106         FDRE                                         r  cpu/led_device/data_reg_reg[9]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.149    -0.401    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.025    -0.376    cpu/led_device/data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.967%)  route 0.130ns (48.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.594    -0.570    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X4Y112         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][11]/Q
                         net (fo=2, routed)           0.130    -0.299    cpu/axi_interconnect/axi_master_1/Q[11]
    SLICE_X4Y111         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.866    -0.807    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X4Y111         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/C
                         clock pessimism              0.254    -0.553    
                         clock uncertainty            0.149    -0.404    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.046    -0.358    cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.047%)  route 0.165ns (53.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.595    -0.569    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X7Y110         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][6]/Q
                         net (fo=2, routed)           0.165    -0.263    cpu/axi_interconnect/axi_master_1/Q[6]
    SLICE_X5Y108         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.866    -0.806    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X5Y108         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[6]/C
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.149    -0.403    
    SLICE_X5Y108         FDRE (Hold_fdre_C_D)         0.076    -0.327    cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.212ns (62.831%)  route 0.125ns (37.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.593    -0.571    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X2Y116         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][16]/Q
                         net (fo=1, routed)           0.125    -0.282    cpu/core_1/core_pipeline/stage_memory/data_out_mux/Q[16]
    SLICE_X1Y115         LUT3 (Prop_lut3_I1_O)        0.048    -0.234 r  cpu/core_1/core_pipeline/stage_memory/data_out_mux/mem_wb_register[mem_data][16]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][16]
    SLICE_X1Y115         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.865    -0.808    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X1Y115         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.149    -0.407    
    SLICE_X1Y115         FDRE (Hold_fdre_C_D)         0.107    -0.300    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/FSM_sequential_write_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.146%)  route 0.123ns (39.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.597    -0.567    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X3Y107         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/FSM_sequential_write_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cpu/axi_interconnect/axi_slave_1/FSM_sequential_write_state_reg_reg[0]/Q
                         net (fo=5, routed)           0.123    -0.303    cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[2]_0[0]
    SLICE_X3Y107         LUT5 (Prop_lut5_I2_O)        0.045    -0.258 r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg[1]_i_1_n_0
    SLICE_X3Y107         FDRE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.870    -0.803    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X3Y107         FDRE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[1]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.149    -0.418    
    SLICE_X3Y107         FDRE (Hold_fdre_C_D)         0.092    -0.326    cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.068    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_clk_wiz_0
  To Clock:  clk_cpu_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       40.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.931ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.834ns  (logic 1.206ns (13.652%)  route 7.628ns (86.348%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 98.488 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 49.162 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.702    49.162    cpu/core_1/rom/clk_cpu
    SLICE_X0Y115         FDRE                                         r  cpu/core_1/rom/data_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.422    49.584 r  cpu/core_1/rom/data_reg[22]/Q
                         net (fo=130, routed)         6.464    56.048    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[2]
    SLICE_X12Y104        MUXF7 (Prop_muxf7_S_O)       0.486    56.534 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][13]_i_5/O
                         net (fo=1, routed)           1.164    57.698    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][13]_i_5_n_0
    SLICE_X11Y110        LUT6 (Prop_lut6_I5_O)        0.298    57.996 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][13]_i_1/O
                         net (fo=1, routed)           0.000    57.996    cpu/core_1/core_pipeline/de_ex_register_next[reg_2_data][13]
    SLICE_X11Y110        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.509    98.488    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X11Y110        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][13]/C
                         clock pessimism              0.560    99.048    
                         clock uncertainty           -0.149    98.898    
    SLICE_X11Y110        FDRE (Setup_fdre_C_D)        0.029    98.927    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][13]
  -------------------------------------------------------------------
                         required time                         98.927    
                         arrival time                         -57.996    
  -------------------------------------------------------------------
                         slack                                 40.931    

Slack (MET) :             41.314ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.453ns  (logic 1.188ns (14.054%)  route 7.265ns (85.946%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 98.487 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 49.162 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.702    49.162    cpu/core_1/rom/clk_cpu
    SLICE_X0Y115         FDRE                                         r  cpu/core_1/rom/data_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.422    49.584 r  cpu/core_1/rom/data_reg[22]/Q
                         net (fo=130, routed)         6.457    56.041    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[2]
    SLICE_X15Y105        MUXF7 (Prop_muxf7_S_O)       0.468    56.509 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][3]_i_2/O
                         net (fo=1, routed)           0.809    57.317    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][3]_i_2_n_0
    SLICE_X13Y105        LUT6 (Prop_lut6_I0_O)        0.298    57.615 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][3]_i_1/O
                         net (fo=1, routed)           0.000    57.615    cpu/core_1/core_pipeline/de_ex_register_next[reg_2_data][3]
    SLICE_X13Y105        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.508    98.487    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X13Y105        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][3]/C
                         clock pessimism              0.560    99.047    
                         clock uncertainty           -0.149    98.897    
    SLICE_X13Y105        FDRE (Setup_fdre_C_D)        0.032    98.929    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][3]
  -------------------------------------------------------------------
                         required time                         98.929    
                         arrival time                         -57.615    
  -------------------------------------------------------------------
                         slack                                 41.314    

Slack (MET) :             41.446ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.349ns  (logic 1.218ns (14.588%)  route 7.131ns (85.412%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 98.470 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 49.162 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.702    49.162    cpu/core_1/rom/clk_cpu
    SLICE_X0Y115         FDRE                                         r  cpu/core_1/rom/data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.459    49.621 f  cpu/core_1/rom/data_reg[1]/Q
                         net (fo=25, routed)          1.315    50.936    cpu/core_1/rom/instruction_debug[1]
    SLICE_X1Y118         LUT6 (Prop_lut6_I3_O)        0.124    51.060 r  cpu/core_1/rom/de_ex_register[reg_1_data][31]_i_17/O
                         net (fo=128, routed)         4.550    55.610    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][31]_i_7_0
    SLICE_X13Y135        LUT6 (Prop_lut6_I2_O)        0.124    55.734 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][20]_i_10/O
                         net (fo=1, routed)           0.000    55.734    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][20]_i_10_n_0
    SLICE_X13Y135        MUXF7 (Prop_muxf7_I0_O)      0.212    55.946 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][20]_i_4/O
                         net (fo=1, routed)           1.266    57.212    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][20]_i_4_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I3_O)        0.299    57.511 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][20]_i_1/O
                         net (fo=1, routed)           0.000    57.511    cpu/core_1/core_pipeline/de_ex_register_next[reg_1_data][20]
    SLICE_X8Y125         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.491    98.470    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X8Y125         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][20]/C
                         clock pessimism              0.560    99.030    
                         clock uncertainty           -0.149    98.880    
    SLICE_X8Y125         FDRE (Setup_fdre_C_D)        0.077    98.957    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][20]
  -------------------------------------------------------------------
                         required time                         98.957    
                         arrival time                         -57.511    
  -------------------------------------------------------------------
                         slack                                 41.446    

Slack (MET) :             41.474ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.293ns  (logic 1.188ns (14.326%)  route 7.105ns (85.674%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 98.487 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 49.162 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.702    49.162    cpu/core_1/rom/clk_cpu
    SLICE_X0Y115         FDRE                                         r  cpu/core_1/rom/data_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.422    49.584 r  cpu/core_1/rom/data_reg[22]/Q
                         net (fo=130, routed)         6.288    55.872    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[2]
    SLICE_X15Y106        MUXF7 (Prop_muxf7_S_O)       0.468    56.340 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][2]_i_2/O
                         net (fo=1, routed)           0.817    57.157    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][2]_i_2_n_0
    SLICE_X13Y105        LUT6 (Prop_lut6_I0_O)        0.298    57.455 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][2]_i_1/O
                         net (fo=1, routed)           0.000    57.455    cpu/core_1/core_pipeline/de_ex_register_next[reg_2_data][2]
    SLICE_X13Y105        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.508    98.487    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X13Y105        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][2]/C
                         clock pessimism              0.560    99.047    
                         clock uncertainty           -0.149    98.897    
    SLICE_X13Y105        FDRE (Setup_fdre_C_D)        0.031    98.928    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][2]
  -------------------------------------------------------------------
                         required time                         98.928    
                         arrival time                         -57.455    
  -------------------------------------------------------------------
                         slack                                 41.474    

Slack (MET) :             41.475ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.292ns  (logic 1.206ns (14.544%)  route 7.086ns (85.456%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 98.487 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 49.162 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.702    49.162    cpu/core_1/rom/clk_cpu
    SLICE_X0Y115         FDRE                                         r  cpu/core_1/rom/data_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.422    49.584 r  cpu/core_1/rom/data_reg[22]/Q
                         net (fo=130, routed)         6.278    55.862    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[2]
    SLICE_X10Y105        MUXF7 (Prop_muxf7_S_O)       0.486    56.348 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][6]_i_2/O
                         net (fo=1, routed)           0.808    57.156    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][6]_i_2_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I0_O)        0.298    57.454 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][6]_i_1/O
                         net (fo=1, routed)           0.000    57.454    cpu/core_1/core_pipeline/de_ex_register_next[reg_2_data][6]
    SLICE_X9Y105         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.508    98.487    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y105         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][6]/C
                         clock pessimism              0.560    99.047    
                         clock uncertainty           -0.149    98.897    
    SLICE_X9Y105         FDRE (Setup_fdre_C_D)        0.031    98.928    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][6]
  -------------------------------------------------------------------
                         required time                         98.928    
                         arrival time                         -57.454    
  -------------------------------------------------------------------
                         slack                                 41.475    

Slack (MET) :             41.527ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.237ns  (logic 1.172ns (14.229%)  route 7.065ns (85.771%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 98.486 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 49.162 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.702    49.162    cpu/core_1/rom/clk_cpu
    SLICE_X0Y115         FDRE                                         r  cpu/core_1/rom/data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.459    49.621 f  cpu/core_1/rom/data_reg[1]/Q
                         net (fo=25, routed)          1.318    50.939    cpu/core_1/rom/instruction_debug[1]
    SLICE_X1Y118         LUT6 (Prop_lut6_I3_O)        0.124    51.063 r  cpu/core_1/rom/de_ex_register[reg_1_data][31]_i_8/O
                         net (fo=128, routed)         4.867    55.930    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][0]_1
    SLICE_X14Y104        MUXF7 (Prop_muxf7_S_O)       0.292    56.222 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][0]_i_4/O
                         net (fo=1, routed)           0.880    57.102    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][0]_i_4_n_0
    SLICE_X13Y107        LUT6 (Prop_lut6_I3_O)        0.297    57.399 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][0]_i_1/O
                         net (fo=1, routed)           0.000    57.399    cpu/core_1/core_pipeline/de_ex_register_next[reg_1_data][0]
    SLICE_X13Y107        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.507    98.486    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X13Y107        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][0]/C
                         clock pessimism              0.560    99.046    
                         clock uncertainty           -0.149    98.896    
    SLICE_X13Y107        FDRE (Setup_fdre_C_D)        0.029    98.925    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][0]
  -------------------------------------------------------------------
                         required time                         98.925    
                         arrival time                         -57.399    
  -------------------------------------------------------------------
                         slack                                 41.527    

Slack (MET) :             41.618ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.228ns  (logic 1.158ns (14.075%)  route 7.070ns (85.926%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 98.566 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 49.162 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.702    49.162    cpu/core_1/rom/clk_cpu
    SLICE_X0Y115         FDRE                                         r  cpu/core_1/rom/data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.459    49.621 f  cpu/core_1/rom/data_reg[1]/Q
                         net (fo=25, routed)          1.318    50.939    cpu/core_1/rom/instruction_debug[1]
    SLICE_X1Y118         LUT6 (Prop_lut6_I3_O)        0.124    51.063 r  cpu/core_1/rom/de_ex_register[reg_1_data][31]_i_8/O
                         net (fo=128, routed)         4.943    56.006    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][0]_1
    SLICE_X7Y102         MUXF7 (Prop_muxf7_S_O)       0.276    56.282 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_4/O
                         net (fo=1, routed)           0.809    57.091    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_4_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I3_O)        0.299    57.390 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][7]_i_1/O
                         net (fo=1, routed)           0.000    57.390    cpu/core_1/core_pipeline/de_ex_register_next[reg_1_data][7]
    SLICE_X5Y103         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.587    98.566    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X5Y103         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/C
                         clock pessimism              0.560    99.126    
                         clock uncertainty           -0.149    98.976    
    SLICE_X5Y103         FDRE (Setup_fdre_C_D)        0.031    99.007    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]
  -------------------------------------------------------------------
                         required time                         99.007    
                         arrival time                         -57.390    
  -------------------------------------------------------------------
                         slack                                 41.618    

Slack (MET) :             41.627ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.139ns  (logic 1.188ns (14.596%)  route 6.951ns (85.404%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 98.487 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 49.162 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.702    49.162    cpu/core_1/rom/clk_cpu
    SLICE_X0Y115         FDRE                                         r  cpu/core_1/rom/data_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.422    49.584 r  cpu/core_1/rom/data_reg[22]/Q
                         net (fo=130, routed)         6.166    55.750    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[2]
    SLICE_X13Y102        MUXF7 (Prop_muxf7_S_O)       0.468    56.218 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][0]_i_5/O
                         net (fo=1, routed)           0.786    57.003    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][0]_i_5_n_0
    SLICE_X13Y105        LUT6 (Prop_lut6_I5_O)        0.298    57.301 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][0]_i_1/O
                         net (fo=1, routed)           0.000    57.301    cpu/core_1/core_pipeline/de_ex_register_next[reg_2_data][0]
    SLICE_X13Y105        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.508    98.487    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X13Y105        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][0]/C
                         clock pessimism              0.560    99.047    
                         clock uncertainty           -0.149    98.897    
    SLICE_X13Y105        FDRE (Setup_fdre_C_D)        0.031    98.928    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][0]
  -------------------------------------------------------------------
                         required time                         98.928    
                         arrival time                         -57.301    
  -------------------------------------------------------------------
                         slack                                 41.627    

Slack (MET) :             41.769ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        7.996ns  (logic 1.158ns (14.482%)  route 6.838ns (85.518%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 98.487 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 49.162 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.702    49.162    cpu/core_1/rom/clk_cpu
    SLICE_X0Y115         FDRE                                         r  cpu/core_1/rom/data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.459    49.621 f  cpu/core_1/rom/data_reg[1]/Q
                         net (fo=25, routed)          1.318    50.939    cpu/core_1/rom/instruction_debug[1]
    SLICE_X1Y118         LUT6 (Prop_lut6_I3_O)        0.124    51.063 r  cpu/core_1/rom/de_ex_register[reg_1_data][31]_i_8/O
                         net (fo=128, routed)         4.727    55.790    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][0]_1
    SLICE_X15Y105        MUXF7 (Prop_muxf7_S_O)       0.276    56.066 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_2/O
                         net (fo=1, routed)           0.793    56.859    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_2_n_0
    SLICE_X13Y105        LUT6 (Prop_lut6_I0_O)        0.299    57.158 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][3]_i_1/O
                         net (fo=1, routed)           0.000    57.158    cpu/core_1/core_pipeline/de_ex_register_next[reg_1_data][3]
    SLICE_X13Y105        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.508    98.487    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X13Y105        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/C
                         clock pessimism              0.560    99.047    
                         clock uncertainty           -0.149    98.897    
    SLICE_X13Y105        FDRE (Setup_fdre_C_D)        0.029    98.926    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]
  -------------------------------------------------------------------
                         required time                         98.926    
                         arrival time                         -57.158    
  -------------------------------------------------------------------
                         slack                                 41.769    

Slack (MET) :             41.782ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.064ns  (logic 1.188ns (14.731%)  route 6.876ns (85.269%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 98.566 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 49.162 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.702    49.162    cpu/core_1/rom/clk_cpu
    SLICE_X0Y115         FDRE                                         r  cpu/core_1/rom/data_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.422    49.584 r  cpu/core_1/rom/data_reg[22]/Q
                         net (fo=130, routed)         5.918    55.502    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[2]
    SLICE_X5Y101         MUXF7 (Prop_muxf7_S_O)       0.468    55.970 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][7]_i_3/O
                         net (fo=1, routed)           0.958    56.928    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][7]_i_3_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I1_O)        0.298    57.226 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][7]_i_1/O
                         net (fo=1, routed)           0.000    57.226    cpu/core_1/core_pipeline/de_ex_register_next[reg_2_data][7]
    SLICE_X5Y103         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        1.587    98.566    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X5Y103         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][7]/C
                         clock pessimism              0.560    99.126    
                         clock uncertainty           -0.149    98.976    
    SLICE_X5Y103         FDRE (Setup_fdre_C_D)        0.032    99.008    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][7]
  -------------------------------------------------------------------
                         required time                         99.008    
                         arrival time                         -57.226    
  -------------------------------------------------------------------
                         slack                                 41.782    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.587    -0.577    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X5Y121         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/Q
                         net (fo=1, routed)           0.116    -0.320    cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]__0
    SLICE_X5Y121         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.855    -0.817    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X5Y121         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/C
                         clock pessimism              0.240    -0.577    
                         clock uncertainty            0.149    -0.428    
    SLICE_X5Y121         FDRE (Hold_fdre_C_D)         0.071    -0.357    cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.164ns (63.770%)  route 0.093ns (36.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.598    -0.566    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X2Y106         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[3]/Q
                         net (fo=1, routed)           0.093    -0.309    cpu/led_device/D[3]
    SLICE_X1Y106         FDRE                                         r  cpu/led_device/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.871    -0.802    cpu/led_device/clk_cpu
    SLICE_X1Y106         FDRE                                         r  cpu/led_device/data_reg_reg[3]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.149    -0.401    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.047    -0.354    cpu/led_device/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.164ns (63.278%)  route 0.095ns (36.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.598    -0.566    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X2Y106         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[15]/Q
                         net (fo=1, routed)           0.095    -0.307    cpu/led_device/D[15]
    SLICE_X1Y106         FDRE                                         r  cpu/led_device/data_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.871    -0.802    cpu/led_device/clk_cpu
    SLICE_X1Y106         FDRE                                         r  cpu/led_device/data_reg_reg[15]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.149    -0.401    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.047    -0.354    cpu/led_device/data_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.929%)  route 0.119ns (39.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.598    -0.566    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X0Y105         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[2]/Q
                         net (fo=5, routed)           0.119    -0.306    cpu/axi_interconnect/axi_master_1/read_data_reg_reg[10]_0[1]
    SLICE_X1Y105         LUT2 (Prop_lut2_I1_O)        0.045    -0.261 r  cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg[3]_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.871    -0.802    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X1Y105         FDRE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.149    -0.404    
    SLICE_X1Y105         FDRE (Hold_fdre_C_D)         0.092    -0.312    cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.459%)  route 0.156ns (45.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.567    -0.597    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y111         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][2]/Q
                         net (fo=2, routed)           0.156    -0.301    cpu/core_1/core_pipeline/stage_memory/data_out_mux/Q[2]
    SLICE_X8Y110         LUT3 (Prop_lut3_I1_O)        0.045    -0.256 r  cpu/core_1/core_pipeline/stage_memory/data_out_mux/mem_wb_register[mem_data][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][2]
    SLICE_X8Y110         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.838    -0.835    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X8Y110         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][2]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.149    -0.432    
    SLICE_X8Y110         FDRE (Hold_fdre_C_D)         0.120    -0.312    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][2]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.218%)  route 0.122ns (48.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.597    -0.567    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X0Y107         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/Q
                         net (fo=1, routed)           0.122    -0.317    cpu/led_device/D[9]
    SLICE_X0Y106         FDRE                                         r  cpu/led_device/data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.871    -0.802    cpu/led_device/clk_cpu
    SLICE_X0Y106         FDRE                                         r  cpu/led_device/data_reg_reg[9]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.149    -0.401    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.025    -0.376    cpu/led_device/data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.967%)  route 0.130ns (48.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.594    -0.570    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X4Y112         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][11]/Q
                         net (fo=2, routed)           0.130    -0.299    cpu/axi_interconnect/axi_master_1/Q[11]
    SLICE_X4Y111         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.866    -0.807    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X4Y111         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/C
                         clock pessimism              0.254    -0.553    
                         clock uncertainty            0.149    -0.404    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.046    -0.358    cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.047%)  route 0.165ns (53.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.595    -0.569    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X7Y110         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][6]/Q
                         net (fo=2, routed)           0.165    -0.263    cpu/axi_interconnect/axi_master_1/Q[6]
    SLICE_X5Y108         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.866    -0.806    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X5Y108         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[6]/C
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.149    -0.403    
    SLICE_X5Y108         FDRE (Hold_fdre_C_D)         0.076    -0.327    cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.212ns (62.831%)  route 0.125ns (37.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.593    -0.571    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X2Y116         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][16]/Q
                         net (fo=1, routed)           0.125    -0.282    cpu/core_1/core_pipeline/stage_memory/data_out_mux/Q[16]
    SLICE_X1Y115         LUT3 (Prop_lut3_I1_O)        0.048    -0.234 r  cpu/core_1/core_pipeline/stage_memory/data_out_mux/mem_wb_register[mem_data][16]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][16]
    SLICE_X1Y115         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.865    -0.808    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X1Y115         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.149    -0.407    
    SLICE_X1Y115         FDRE (Hold_fdre_C_D)         0.107    -0.300    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/FSM_sequential_write_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.146%)  route 0.123ns (39.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.597    -0.567    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X3Y107         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/FSM_sequential_write_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cpu/axi_interconnect/axi_slave_1/FSM_sequential_write_state_reg_reg[0]/Q
                         net (fo=5, routed)           0.123    -0.303    cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[2]_0[0]
    SLICE_X3Y107         LUT5 (Prop_lut5_I2_O)        0.045    -0.258 r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg[1]_i_1_n_0
    SLICE_X3Y107         FDRE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=1295, routed)        0.870    -0.803    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X3Y107         FDRE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[1]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.149    -0.418    
    SLICE_X3Y107         FDRE (Hold_fdre_C_D)         0.092    -0.326    cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.068    





