
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.101450                       # Number of seconds simulated
sim_ticks                                1101449812000                       # Number of ticks simulated
final_tick                               1101449812000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 901612                       # Simulator instruction rate (inst/s)
host_op_rate                                  1462083                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1970051364                       # Simulator tick rate (ticks/s)
host_mem_usage                                 664764                       # Number of bytes of host memory used
host_seconds                                   559.10                       # Real time elapsed on the host
sim_insts                                   504088774                       # Number of instructions simulated
sim_ops                                     817446129                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1101449812000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        17225920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17248640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     15793152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        15793152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           269155                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              269510                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        246768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             246768                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              20627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           15639314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              15659942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         20627                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            20627                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        14338513                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             14338513                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        14338513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             20627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          15639314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             29998454                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1101449812000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1101449812000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   238245990                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    64374666                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5921                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           999                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1101449812000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1101449812000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   677335213                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1101449812000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2202899624                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   504088774                       # Number of instructions committed
system.cpu.committedOps                     817446129                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             812630010                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1975                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     9452832                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     46565890                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    812630010                       # number of integer instructions
system.cpu.num_fp_insts                          1975                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          1822855649                       # number of times the integer registers were read
system.cpu.num_int_register_writes          705741308                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3787                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1492                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            297557775                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           279904588                       # number of times the CC registers were written
system.cpu.num_mem_refs                     302620652                       # number of memory refs
system.cpu.num_load_insts                   238245986                       # Number of load instructions
system.cpu.num_store_insts                   64374666                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2202899624                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          60772146                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1362109      0.17%      0.17% # Class of executed instruction
system.cpu.op_class::IntAlu                 505014358     61.78%     61.95% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     61.95% # Class of executed instruction
system.cpu.op_class::IntDiv                   8448046      1.03%     62.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::MemRead                238245918     29.15%     92.12% # Class of executed instruction
system.cpu.op_class::MemWrite                64374231      7.88%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                435      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  817446129                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1101449812000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.823416                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           302620656                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682449                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            443.433364                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.823416                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999655                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999655                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          421                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         605923761                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        605923761                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1101449812000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    237630017                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       237630017                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     64078068                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       64078068                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     301708085                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        301708085                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    301708085                       # number of overall hits
system.cpu.dcache.overall_hits::total       301708085                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       615973                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        615973                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       296598                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       296598                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       912571                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         912571                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       912571                       # number of overall misses
system.cpu.dcache.overall_misses::total        912571                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  99807349500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  99807349500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  22536157500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22536157500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 122343507000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 122343507000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 122343507000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 122343507000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    238245990                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    238245990                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     64374666                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     64374666                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    302620656                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    302620656                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    302620656                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    302620656                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002585                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002585                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004607                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004607                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.003016                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003016                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.003016                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003016                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 162032.020072                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 162032.020072                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 75982.162725                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75982.162725                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 134064.644833                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 134064.644833                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 134064.644833                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 134064.644833                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       657327                       # number of writebacks
system.cpu.dcache.writebacks::total            657327                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       615973                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       615973                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       296598                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       296598                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       912571                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       912571                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       912571                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       912571                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  99191376500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  99191376500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  22239559500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22239559500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 121430936000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 121430936000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 121430936000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 121430936000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002585                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002585                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004607                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004607                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003016                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003016                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003016                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003016                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 161032.020072                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 161032.020072                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 74982.162725                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74982.162725                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 133064.644833                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 133064.644833                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 133064.644833                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 133064.644833                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681937                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1101449812000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1101449812000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1101449812000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           280.474631                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677335213                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               355                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1907986.515493                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   280.474631                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.547802                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.547802                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          309                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.603516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354670781                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354670781                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1101449812000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    677334858                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677334858                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677334858                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677334858                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677334858                       # number of overall hits
system.cpu.icache.overall_hits::total       677334858                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          355                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           355                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          355                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            355                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          355                       # number of overall misses
system.cpu.icache.overall_misses::total           355                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     63366000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     63366000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     63366000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     63366000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     63366000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     63366000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677335213                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677335213                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677335213                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677335213                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677335213                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677335213                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 178495.774648                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 178495.774648                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 178495.774648                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 178495.774648                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 178495.774648                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 178495.774648                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu.icache.writebacks::total                46                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          355                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          355                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          355                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          355                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     63011000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     63011000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     63011000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     63011000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     63011000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     63011000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 177495.774648                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 177495.774648                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 177495.774648                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 177495.774648                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 177495.774648                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 177495.774648                       # average overall mshr miss latency
system.cpu.icache.replacements                     46                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1101449812000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1101449812000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1101449812000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.609620                       # Cycle average of tags in use
system.l2.tags.total_refs                     1594909                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    518834                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.074026                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.012159                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.933854                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2043.663606                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000494                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.997883                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998833                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          450                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1521                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13278106                       # Number of tag accesses
system.l2.tags.data_accesses                 13278106                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1101449812000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       657327                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657327                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           46                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               46                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data            230122                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               230122                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               3040                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3040                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data         161030                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            161030                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                164070                       # number of demand (read+write) hits
system.l2.demand_hits::total                   164070                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               164070                       # number of overall hits
system.l2.overall_hits::total                  164070                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            63436                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               63436                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              355                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       454943                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          454943                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              518379                       # number of demand (read+write) misses
system.l2.demand_misses::total                 518734                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                355                       # number of overall misses
system.l2.overall_misses::cpu.data             518379                       # number of overall misses
system.l2.overall_misses::total                518734                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  19346461500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19346461500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     62477000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     62477000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  96576601500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  96576601500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      62477000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  115923063000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     115985540000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     62477000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 115923063000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    115985540000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       657327                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657327                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           46                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           46                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data        230122                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           230122                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          66476                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66476                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       615973                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        615973                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            682449                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               682804                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           682449                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              682804                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.954269                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.954269                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.738576                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.738576                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.759586                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.759711                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.759586                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.759711                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 304976.062488                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 304976.062488                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 175991.549296                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 175991.549296                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 212282.860710                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 212282.860710                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 175991.549296                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 223626.078603                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 223593.479510                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 175991.549296                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 223626.078603                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 223593.479510                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               508414                       # number of writebacks
system.l2.writebacks::total                    508414                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        63436                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          63436                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       454943                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       454943                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         518379                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            518734                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        518379                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           518734                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  18712101500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18712101500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     58927000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     58927000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  92027171500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  92027171500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     58927000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 110739273000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 110798200000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     58927000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 110739273000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 110798200000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.954269                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.954269                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.738576                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.738576                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.759586                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.759711                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.759586                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.759711                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 294976.062488                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 294976.062488                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 165991.549296                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 165991.549296                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 202282.860710                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 202282.860710                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 165991.549296                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 213626.078603                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 213593.479510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 165991.549296                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 213626.078603                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 213593.479510                       # average overall mshr miss latency
system.l2.replacements                         516786                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1101449812000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 16148.929015                       # Cycle average of tags in use
system.l3.tags.total_refs                     1034981                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    285153                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      3.629564                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      498.370627                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          4.488593                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      15646.069795                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.030418                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000274                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.954960                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.985652                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16319                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   1320302                       # Number of tag accesses
system.l3.tags.data_accesses                  1320302                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1101449812000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       508414                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           508414                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                634                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   634                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data         248590                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            248590                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                249224                       # number of demand (read+write) hits
system.l3.demand_hits::total                   249224                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               249224                       # number of overall hits
system.l3.overall_hits::total                  249224                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            62802                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               62802                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          355                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       206353                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          206708                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              269155                       # number of demand (read+write) misses
system.l3.demand_misses::total                 269510                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                355                       # number of overall misses
system.l3.overall_misses::cpu.data             269155                       # number of overall misses
system.l3.overall_misses::total                269510                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data  18007648500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   18007648500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     55022000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data  84406871497                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  84461893497                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      55022000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  102414519997                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     102469541997                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     55022000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 102414519997                       # number of overall miss cycles
system.l3.overall_miss_latency::total    102469541997                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       508414                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       508414                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          63436                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             63436                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          355                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       454943                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        455298                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            518379                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               518734                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           518379                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              518734                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.990006                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.990006                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.453580                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.454006                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.519224                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.519553                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.519224                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.519553                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 286736.863476                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 286736.863476                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 154991.549296                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 409041.164883                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 408604.860465                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 154991.549296                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 380503.873222                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 380206.827194                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 154991.549296                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 380503.873222                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 380206.827194                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               246768                       # number of writebacks
system.l3.writebacks::total                    246768                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks          168                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           168                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        62802                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          62802                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          355                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       206353                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       206708                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         269155                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            269510                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        269155                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           269510                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data  17379628500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  17379628500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     51472000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data  82343341497                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  82394813497                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     51472000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data  99722969997                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  99774441997                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     51472000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data  99722969997                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  99774441997                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.990006                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.990006                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.453580                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.454006                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.519224                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.519553                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.519224                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.519553                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 276736.863476                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 276736.863476                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 144991.549296                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 399041.164883                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 398604.860465                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 144991.549296                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 370503.873222                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 370206.827194                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 144991.549296                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 370503.873222                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 370206.827194                       # average overall mshr miss latency
system.l3.replacements                         268769                       # number of replacements
system.membus.snoop_filter.tot_requests        528528                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       259018                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1101449812000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             206708                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       246768                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6073                       # Transaction distribution
system.membus.trans_dist::ReadExReq             62802                       # Transaction distribution
system.membus.trans_dist::ReadExResp            62802                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        206708                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       791861                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       791861                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 791861                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     33041792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     33041792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                33041792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            269510                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  269510    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              269510                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1515604000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1347552500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1594909                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       912105                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           5381                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         5381                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1101449812000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            616328                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1412509                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           46                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           54983                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          230122                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         230122                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66476                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66476                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           355                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       615973                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2507079                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2507835                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85745664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85771328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          785555                       # Total snoops (count)
system.tol2bus.snoopTraffic                  48331648                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1698481                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003168                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.056197                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1693100     99.68%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5381      0.32%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1698481                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1454827500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            532500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1138734500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1101449812000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            455298                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       755182                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           30002                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            63436                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           63436                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       455298                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      1553883                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     65737472                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          268769                       # Total snoops (count)
system.tol3bus.snoopTraffic                  15793152                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1303922                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.206124                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.404520                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1035153     79.39%     79.39% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 268769     20.61%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1303922                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1025992496                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         778101001                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
