Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Dec  2 08:43:41 2021
| Host         : DESKTOP-U5LPIJT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file twoDigSevSegTop_timing_summary_routed.rpt -pb twoDigSevSegTop_timing_summary_routed.pb -rpx twoDigSevSegTop_timing_summary_routed.rpx -warn_on_violation
| Design       : twoDigSevSegTop
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.499        0.000                      0                   17        0.278        0.000                      0                   17        3.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.499        0.000                      0                   17        0.278        0.000                      0                   17        3.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.499ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.499ns  (required time - arrival time)
  Source:                 counter/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 1.667ns (47.257%)  route 1.861ns (52.743%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.729     5.363    counter/clk
    SLICE_X40Y81         FDCE                                         r  counter/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDCE (Prop_fdce_C_Q)         0.456     5.819 r  counter/count_reg[12]/Q
                         net (fo=2, routed)           0.813     6.632    counter/count_reg[12]
    SLICE_X41Y80         LUT4 (Prop_lut4_I1_O)        0.124     6.756 f  counter/clk_div_i_3/O
                         net (fo=18, routed)          1.048     7.804    counter/clk_div_i_3_n_0
    SLICE_X40Y78         LUT5 (Prop_lut5_I3_O)        0.124     7.928 r  counter/count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.928    counter/count[0]_i_3_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.329 r  counter/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.329    counter/count_reg[0]_i_1_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.443 r  counter/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.443    counter/count_reg[4]_i_1_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.557 r  counter/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.557    counter/count_reg[8]_i_1_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.891 r  counter/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.891    counter/count_reg[12]_i_1_n_6
    SLICE_X40Y81         FDCE                                         r  counter/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.553    14.911    counter/clk
    SLICE_X40Y81         FDCE                                         r  counter/count_reg[13]/C
                         clock pessimism              0.453    15.363    
                         clock uncertainty           -0.035    15.328    
    SLICE_X40Y81         FDCE (Setup_fdce_C_D)        0.062    15.390    counter/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.390    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                  6.499    

Slack (MET) :             6.520ns  (required time - arrival time)
  Source:                 counter/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 1.646ns (46.941%)  route 1.861ns (53.059%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.729     5.363    counter/clk
    SLICE_X40Y81         FDCE                                         r  counter/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDCE (Prop_fdce_C_Q)         0.456     5.819 r  counter/count_reg[12]/Q
                         net (fo=2, routed)           0.813     6.632    counter/count_reg[12]
    SLICE_X41Y80         LUT4 (Prop_lut4_I1_O)        0.124     6.756 f  counter/clk_div_i_3/O
                         net (fo=18, routed)          1.048     7.804    counter/clk_div_i_3_n_0
    SLICE_X40Y78         LUT5 (Prop_lut5_I3_O)        0.124     7.928 r  counter/count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.928    counter/count[0]_i_3_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.329 r  counter/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.329    counter/count_reg[0]_i_1_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.443 r  counter/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.443    counter/count_reg[4]_i_1_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.557 r  counter/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.557    counter/count_reg[8]_i_1_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.870 r  counter/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.870    counter/count_reg[12]_i_1_n_4
    SLICE_X40Y81         FDCE                                         r  counter/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.553    14.911    counter/clk
    SLICE_X40Y81         FDCE                                         r  counter/count_reg[15]/C
                         clock pessimism              0.453    15.363    
                         clock uncertainty           -0.035    15.328    
    SLICE_X40Y81         FDCE (Setup_fdce_C_D)        0.062    15.390    counter/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.390    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  6.520    

Slack (MET) :             6.588ns  (required time - arrival time)
  Source:                 counter/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 1.553ns (45.496%)  route 1.861ns (54.504%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.729     5.363    counter/clk
    SLICE_X40Y81         FDCE                                         r  counter/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDCE (Prop_fdce_C_Q)         0.456     5.819 r  counter/count_reg[12]/Q
                         net (fo=2, routed)           0.813     6.632    counter/count_reg[12]
    SLICE_X41Y80         LUT4 (Prop_lut4_I1_O)        0.124     6.756 f  counter/clk_div_i_3/O
                         net (fo=18, routed)          1.048     7.804    counter/clk_div_i_3_n_0
    SLICE_X40Y78         LUT5 (Prop_lut5_I3_O)        0.124     7.928 r  counter/count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.928    counter/count[0]_i_3_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.329 r  counter/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.329    counter/count_reg[0]_i_1_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.443 r  counter/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.443    counter/count_reg[4]_i_1_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.777 r  counter/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.777    counter/count_reg[8]_i_1_n_6
    SLICE_X40Y80         FDCE                                         r  counter/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.552    14.910    counter/clk
    SLICE_X40Y80         FDCE                                         r  counter/count_reg[9]/C
                         clock pessimism              0.429    15.338    
                         clock uncertainty           -0.035    15.303    
    SLICE_X40Y80         FDCE (Setup_fdce_C_D)        0.062    15.365    counter/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.365    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  6.588    

Slack (MET) :             6.594ns  (required time - arrival time)
  Source:                 counter/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 1.572ns (45.797%)  route 1.861ns (54.202%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.729     5.363    counter/clk
    SLICE_X40Y81         FDCE                                         r  counter/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDCE (Prop_fdce_C_Q)         0.456     5.819 r  counter/count_reg[12]/Q
                         net (fo=2, routed)           0.813     6.632    counter/count_reg[12]
    SLICE_X41Y80         LUT4 (Prop_lut4_I1_O)        0.124     6.756 f  counter/clk_div_i_3/O
                         net (fo=18, routed)          1.048     7.804    counter/clk_div_i_3_n_0
    SLICE_X40Y78         LUT5 (Prop_lut5_I3_O)        0.124     7.928 r  counter/count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.928    counter/count[0]_i_3_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.329 r  counter/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.329    counter/count_reg[0]_i_1_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.443 r  counter/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.443    counter/count_reg[4]_i_1_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.557 r  counter/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.557    counter/count_reg[8]_i_1_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.796 r  counter/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.796    counter/count_reg[12]_i_1_n_5
    SLICE_X40Y81         FDCE                                         r  counter/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.553    14.911    counter/clk
    SLICE_X40Y81         FDCE                                         r  counter/count_reg[14]/C
                         clock pessimism              0.453    15.363    
                         clock uncertainty           -0.035    15.328    
    SLICE_X40Y81         FDCE (Setup_fdce_C_D)        0.062    15.390    counter/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.390    
                         arrival time                          -8.796    
  -------------------------------------------------------------------
                         slack                                  6.594    

Slack (MET) :             6.609ns  (required time - arrival time)
  Source:                 counter/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 1.532ns (45.158%)  route 1.861ns (54.842%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.729     5.363    counter/clk
    SLICE_X40Y81         FDCE                                         r  counter/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDCE (Prop_fdce_C_Q)         0.456     5.819 r  counter/count_reg[12]/Q
                         net (fo=2, routed)           0.813     6.632    counter/count_reg[12]
    SLICE_X41Y80         LUT4 (Prop_lut4_I1_O)        0.124     6.756 f  counter/clk_div_i_3/O
                         net (fo=18, routed)          1.048     7.804    counter/clk_div_i_3_n_0
    SLICE_X40Y78         LUT5 (Prop_lut5_I3_O)        0.124     7.928 r  counter/count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.928    counter/count[0]_i_3_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.329 r  counter/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.329    counter/count_reg[0]_i_1_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.443 r  counter/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.443    counter/count_reg[4]_i_1_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.756 r  counter/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.756    counter/count_reg[8]_i_1_n_4
    SLICE_X40Y80         FDCE                                         r  counter/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.552    14.910    counter/clk
    SLICE_X40Y80         FDCE                                         r  counter/count_reg[11]/C
                         clock pessimism              0.429    15.338    
                         clock uncertainty           -0.035    15.303    
    SLICE_X40Y80         FDCE (Setup_fdce_C_D)        0.062    15.365    counter/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.365    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  6.609    

Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 counter/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 1.556ns (45.544%)  route 1.861ns (54.456%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.729     5.363    counter/clk
    SLICE_X40Y81         FDCE                                         r  counter/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDCE (Prop_fdce_C_Q)         0.456     5.819 r  counter/count_reg[12]/Q
                         net (fo=2, routed)           0.813     6.632    counter/count_reg[12]
    SLICE_X41Y80         LUT4 (Prop_lut4_I1_O)        0.124     6.756 f  counter/clk_div_i_3/O
                         net (fo=18, routed)          1.048     7.804    counter/clk_div_i_3_n_0
    SLICE_X40Y78         LUT5 (Prop_lut5_I3_O)        0.124     7.928 r  counter/count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.928    counter/count[0]_i_3_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.329 r  counter/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.329    counter/count_reg[0]_i_1_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.443 r  counter/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.443    counter/count_reg[4]_i_1_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.557 r  counter/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.557    counter/count_reg[8]_i_1_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.780 r  counter/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.780    counter/count_reg[12]_i_1_n_7
    SLICE_X40Y81         FDCE                                         r  counter/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.553    14.911    counter/clk
    SLICE_X40Y81         FDCE                                         r  counter/count_reg[12]/C
                         clock pessimism              0.453    15.363    
                         clock uncertainty           -0.035    15.328    
    SLICE_X40Y81         FDCE (Setup_fdce_C_D)        0.062    15.390    counter/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.390    
                         arrival time                          -8.780    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 counter/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 1.458ns (43.935%)  route 1.861ns (56.064%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.729     5.363    counter/clk
    SLICE_X40Y81         FDCE                                         r  counter/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDCE (Prop_fdce_C_Q)         0.456     5.819 r  counter/count_reg[12]/Q
                         net (fo=2, routed)           0.813     6.632    counter/count_reg[12]
    SLICE_X41Y80         LUT4 (Prop_lut4_I1_O)        0.124     6.756 f  counter/clk_div_i_3/O
                         net (fo=18, routed)          1.048     7.804    counter/clk_div_i_3_n_0
    SLICE_X40Y78         LUT5 (Prop_lut5_I3_O)        0.124     7.928 r  counter/count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.928    counter/count[0]_i_3_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.329 r  counter/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.329    counter/count_reg[0]_i_1_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.443 r  counter/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.443    counter/count_reg[4]_i_1_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.682 r  counter/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.682    counter/count_reg[8]_i_1_n_5
    SLICE_X40Y80         FDCE                                         r  counter/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.552    14.910    counter/clk
    SLICE_X40Y80         FDCE                                         r  counter/count_reg[10]/C
                         clock pessimism              0.429    15.338    
                         clock uncertainty           -0.035    15.303    
    SLICE_X40Y80         FDCE (Setup_fdce_C_D)        0.062    15.365    counter/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.365    
                         arrival time                          -8.682    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             6.699ns  (required time - arrival time)
  Source:                 counter/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 1.442ns (43.664%)  route 1.861ns (56.336%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.729     5.363    counter/clk
    SLICE_X40Y81         FDCE                                         r  counter/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDCE (Prop_fdce_C_Q)         0.456     5.819 r  counter/count_reg[12]/Q
                         net (fo=2, routed)           0.813     6.632    counter/count_reg[12]
    SLICE_X41Y80         LUT4 (Prop_lut4_I1_O)        0.124     6.756 f  counter/clk_div_i_3/O
                         net (fo=18, routed)          1.048     7.804    counter/clk_div_i_3_n_0
    SLICE_X40Y78         LUT5 (Prop_lut5_I3_O)        0.124     7.928 r  counter/count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.928    counter/count[0]_i_3_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.329 r  counter/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.329    counter/count_reg[0]_i_1_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.443 r  counter/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.443    counter/count_reg[4]_i_1_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.666 r  counter/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.666    counter/count_reg[8]_i_1_n_7
    SLICE_X40Y80         FDCE                                         r  counter/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.552    14.910    counter/clk
    SLICE_X40Y80         FDCE                                         r  counter/count_reg[8]/C
                         clock pessimism              0.429    15.338    
                         clock uncertainty           -0.035    15.303    
    SLICE_X40Y80         FDCE (Setup_fdce_C_D)        0.062    15.365    counter/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.365    
                         arrival time                          -8.666    
  -------------------------------------------------------------------
                         slack                                  6.699    

Slack (MET) :             6.702ns  (required time - arrival time)
  Source:                 counter/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.300ns  (logic 1.439ns (43.613%)  route 1.861ns (56.387%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.729     5.363    counter/clk
    SLICE_X40Y81         FDCE                                         r  counter/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDCE (Prop_fdce_C_Q)         0.456     5.819 r  counter/count_reg[12]/Q
                         net (fo=2, routed)           0.813     6.632    counter/count_reg[12]
    SLICE_X41Y80         LUT4 (Prop_lut4_I1_O)        0.124     6.756 f  counter/clk_div_i_3/O
                         net (fo=18, routed)          1.048     7.804    counter/clk_div_i_3_n_0
    SLICE_X40Y78         LUT5 (Prop_lut5_I3_O)        0.124     7.928 r  counter/count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.928    counter/count[0]_i_3_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.329 r  counter/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.329    counter/count_reg[0]_i_1_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.663 r  counter/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.663    counter/count_reg[4]_i_1_n_6
    SLICE_X40Y79         FDCE                                         r  counter/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.552    14.910    counter/clk
    SLICE_X40Y79         FDCE                                         r  counter/count_reg[5]/C
                         clock pessimism              0.429    15.338    
                         clock uncertainty           -0.035    15.303    
    SLICE_X40Y79         FDCE (Setup_fdce_C_D)        0.062    15.365    counter/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.365    
                         arrival time                          -8.663    
  -------------------------------------------------------------------
                         slack                                  6.702    

Slack (MET) :             6.723ns  (required time - arrival time)
  Source:                 counter/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 1.418ns (43.251%)  route 1.861ns (56.749%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.729     5.363    counter/clk
    SLICE_X40Y81         FDCE                                         r  counter/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDCE (Prop_fdce_C_Q)         0.456     5.819 r  counter/count_reg[12]/Q
                         net (fo=2, routed)           0.813     6.632    counter/count_reg[12]
    SLICE_X41Y80         LUT4 (Prop_lut4_I1_O)        0.124     6.756 f  counter/clk_div_i_3/O
                         net (fo=18, routed)          1.048     7.804    counter/clk_div_i_3_n_0
    SLICE_X40Y78         LUT5 (Prop_lut5_I3_O)        0.124     7.928 r  counter/count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.928    counter/count[0]_i_3_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.329 r  counter/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.329    counter/count_reg[0]_i_1_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.642 r  counter/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.642    counter/count_reg[4]_i_1_n_4
    SLICE_X40Y79         FDCE                                         r  counter/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.552    14.910    counter/clk
    SLICE_X40Y79         FDCE                                         r  counter/count_reg[7]/C
                         clock pessimism              0.429    15.338    
                         clock uncertainty           -0.035    15.303    
    SLICE_X40Y79         FDCE (Setup_fdce_C_D)        0.062    15.365    counter/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.365    
                         arrival time                          -8.642    
  -------------------------------------------------------------------
                         slack                                  6.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 counter/clk_div_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.452%)  route 0.183ns (49.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.578     1.456    counter/clk
    SLICE_X41Y78         FDCE                                         r  counter/clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDCE (Prop_fdce_C_Q)         0.141     1.597 r  counter/clk_div_reg/Q
                         net (fo=10, routed)          0.183     1.780    counter/seg_an_OBUF[0]
    SLICE_X41Y78         LUT6 (Prop_lut6_I5_O)        0.045     1.825 r  counter/clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.825    counter/clk_div_i_1_n_0
    SLICE_X41Y78         FDCE                                         r  counter/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.846     1.971    counter/clk
    SLICE_X41Y78         FDCE                                         r  counter/clk_div_reg/C
                         clock pessimism             -0.515     1.456    
    SLICE_X41Y78         FDCE (Hold_fdce_C_D)         0.091     1.547    counter/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 counter/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.580     1.458    counter/clk
    SLICE_X40Y80         FDCE                                         r  counter/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDCE (Prop_fdce_C_Q)         0.141     1.599 r  counter/count_reg[11]/Q
                         net (fo=2, routed)           0.172     1.771    counter/count_reg[11]
    SLICE_X40Y80         LUT5 (Prop_lut5_I0_O)        0.045     1.816 r  counter/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.816    counter/count[8]_i_2_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.879 r  counter/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    counter/count_reg[8]_i_1_n_4
    SLICE_X40Y80         FDCE                                         r  counter/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.848     1.973    counter/clk
    SLICE_X40Y80         FDCE                                         r  counter/count_reg[11]/C
                         clock pessimism             -0.515     1.458    
    SLICE_X40Y80         FDCE (Hold_fdce_C_D)         0.105     1.563    counter/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 counter/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.579     1.457    counter/clk
    SLICE_X40Y79         FDCE                                         r  counter/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDCE (Prop_fdce_C_Q)         0.141     1.598 r  counter/count_reg[7]/Q
                         net (fo=2, routed)           0.172     1.770    counter/count_reg[7]
    SLICE_X40Y79         LUT5 (Prop_lut5_I0_O)        0.045     1.815 r  counter/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.815    counter/count[4]_i_2_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.878 r  counter/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    counter/count_reg[4]_i_1_n_4
    SLICE_X40Y79         FDCE                                         r  counter/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.847     1.972    counter/clk
    SLICE_X40Y79         FDCE                                         r  counter/count_reg[7]/C
                         clock pessimism             -0.515     1.457    
    SLICE_X40Y79         FDCE (Hold_fdce_C_D)         0.105     1.562    counter/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 counter/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.578     1.456    counter/clk
    SLICE_X40Y78         FDCE                                         r  counter/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDCE (Prop_fdce_C_Q)         0.141     1.597 r  counter/count_reg[3]/Q
                         net (fo=2, routed)           0.172     1.769    counter/count_reg[3]
    SLICE_X40Y78         LUT5 (Prop_lut5_I0_O)        0.045     1.814 r  counter/count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.814    counter/count[0]_i_3_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.877 r  counter/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    counter/count_reg[0]_i_1_n_4
    SLICE_X40Y78         FDCE                                         r  counter/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.846     1.971    counter/clk
    SLICE_X40Y78         FDCE                                         r  counter/count_reg[3]/C
                         clock pessimism             -0.515     1.456    
    SLICE_X40Y78         FDCE (Hold_fdce_C_D)         0.105     1.561    counter/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 counter/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.581     1.459    counter/clk
    SLICE_X40Y81         FDCE                                         r  counter/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDCE (Prop_fdce_C_Q)         0.141     1.600 r  counter/count_reg[15]/Q
                         net (fo=2, routed)           0.173     1.773    counter/count_reg[15]
    SLICE_X40Y81         LUT5 (Prop_lut5_I0_O)        0.045     1.818 r  counter/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.818    counter/count[12]_i_2_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.881 r  counter/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    counter/count_reg[12]_i_1_n_4
    SLICE_X40Y81         FDCE                                         r  counter/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.849     1.974    counter/clk
    SLICE_X40Y81         FDCE                                         r  counter/count_reg[15]/C
                         clock pessimism             -0.515     1.459    
    SLICE_X40Y81         FDCE (Hold_fdce_C_D)         0.105     1.564    counter/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 counter/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.579     1.457    counter/clk
    SLICE_X40Y79         FDCE                                         r  counter/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDCE (Prop_fdce_C_Q)         0.141     1.598 r  counter/count_reg[4]/Q
                         net (fo=2, routed)           0.184     1.782    counter/count_reg[4]
    SLICE_X40Y79         LUT5 (Prop_lut5_I0_O)        0.045     1.827 r  counter/count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.827    counter/count[4]_i_5_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.897 r  counter/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.897    counter/count_reg[4]_i_1_n_7
    SLICE_X40Y79         FDCE                                         r  counter/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.847     1.972    counter/clk
    SLICE_X40Y79         FDCE                                         r  counter/count_reg[4]/C
                         clock pessimism             -0.515     1.457    
    SLICE_X40Y79         FDCE (Hold_fdce_C_D)         0.105     1.562    counter/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 counter/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.580     1.458    counter/clk
    SLICE_X40Y80         FDCE                                         r  counter/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDCE (Prop_fdce_C_Q)         0.141     1.599 r  counter/count_reg[8]/Q
                         net (fo=2, routed)           0.184     1.783    counter/count_reg[8]
    SLICE_X40Y80         LUT5 (Prop_lut5_I0_O)        0.045     1.828 r  counter/count[8]_i_5/O
                         net (fo=1, routed)           0.000     1.828    counter/count[8]_i_5_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.898 r  counter/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.898    counter/count_reg[8]_i_1_n_7
    SLICE_X40Y80         FDCE                                         r  counter/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.848     1.973    counter/clk
    SLICE_X40Y80         FDCE                                         r  counter/count_reg[8]/C
                         clock pessimism             -0.515     1.458    
    SLICE_X40Y80         FDCE (Hold_fdce_C_D)         0.105     1.563    counter/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 counter/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.578     1.456    counter/clk
    SLICE_X40Y78         FDCE                                         r  counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDCE (Prop_fdce_C_Q)         0.141     1.597 f  counter/count_reg[0]/Q
                         net (fo=3, routed)           0.184     1.781    counter/count_reg[0]
    SLICE_X40Y78         LUT5 (Prop_lut5_I0_O)        0.045     1.826 r  counter/count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.826    counter/count[0]_i_6_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.896 r  counter/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.896    counter/count_reg[0]_i_1_n_7
    SLICE_X40Y78         FDCE                                         r  counter/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.846     1.971    counter/clk
    SLICE_X40Y78         FDCE                                         r  counter/count_reg[0]/C
                         clock pessimism             -0.515     1.456    
    SLICE_X40Y78         FDCE (Hold_fdce_C_D)         0.105     1.561    counter/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 counter/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.581     1.459    counter/clk
    SLICE_X40Y81         FDCE                                         r  counter/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDCE (Prop_fdce_C_Q)         0.141     1.600 r  counter/count_reg[12]/Q
                         net (fo=2, routed)           0.185     1.785    counter/count_reg[12]
    SLICE_X40Y81         LUT5 (Prop_lut5_I0_O)        0.045     1.830 r  counter/count[12]_i_5/O
                         net (fo=1, routed)           0.000     1.830    counter/count[12]_i_5_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.900 r  counter/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.900    counter/count_reg[12]_i_1_n_7
    SLICE_X40Y81         FDCE                                         r  counter/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.849     1.974    counter/clk
    SLICE_X40Y81         FDCE                                         r  counter/count_reg[12]/C
                         clock pessimism             -0.515     1.459    
    SLICE_X40Y81         FDCE (Hold_fdce_C_D)         0.105     1.564    counter/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 counter/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.280ns (60.384%)  route 0.184ns (39.616%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.578     1.456    counter/clk
    SLICE_X40Y78         FDCE                                         r  counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDCE (Prop_fdce_C_Q)         0.141     1.597 r  counter/count_reg[0]/Q
                         net (fo=3, routed)           0.184     1.781    counter/count_reg[0]
    SLICE_X40Y78         LUT5 (Prop_lut5_I0_O)        0.042     1.823 r  counter/count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.823    counter/count[0]_i_2_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     1.920 r  counter/count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.920    counter/count_reg[0]_i_1_n_6
    SLICE_X40Y78         FDCE                                         r  counter/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.846     1.971    counter/clk
    SLICE_X40Y78         FDCE                                         r  counter/count_reg[1]/C
                         clock pessimism             -0.515     1.456    
    SLICE_X40Y78         FDCE (Hold_fdce_C_D)         0.105     1.561    counter/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.359    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y78    counter/clk_div_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y78    counter/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y80    counter/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y80    counter/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y81    counter/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y81    counter/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y81    counter/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y81    counter/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y78    counter/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y78    counter/clk_div_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y78    counter/clk_div_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X40Y78    counter/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X40Y78    counter/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X40Y80    counter/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X40Y80    counter/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X40Y80    counter/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X40Y80    counter/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X40Y81    counter/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X40Y81    counter/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y78    counter/clk_div_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y78    counter/clk_div_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y78    counter/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y78    counter/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y80    counter/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y80    counter/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y80    counter/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y80    counter/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y81    counter/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y81    counter/count_reg[12]/C



