Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu May 19 21:42:58 2022
| Host         : DESKTOP-LMP8HP8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1 -file E:/Xilinx/Projects/firstConv/reports/timing_report.txt
| Design       : firstConv
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

reset

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

result_all[0]
result_all[10]
result_all[11]
result_all[12]
result_all[13]
result_all[14]
result_all[15]
result_all[1]
result_all[2]
result_all[3]
result_all[4]
result_all[5]
result_all[6]
result_all[7]
result_all[8]
result_all[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.526        0.000                      0                25567        0.041        0.000                      0                25567        4.600        0.000                       0                  6363  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.526        0.000                      0                25567        0.041        0.000                      0                25567        4.600        0.000                       0                  6363  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 img_mem/RAM_reg_0_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_out[7]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 3.224ns (58.005%)  route 2.334ns (41.995%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)
  Output Delay:           0.050ns
  Clock Path Skew:        -3.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.831ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.600     0.600 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.627     2.227    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.320 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        1.512     3.831    img_mem/clk_IBUF_BUFG
    RAMB36_X14Y48        RAMB36E1                                     r  img_mem/RAM_reg_0_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X14Y48        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.760     4.591 r  img_mem/RAM_reg_0_7/CASCADEOUTA
                         net (fo=1, routed)           0.065     4.657    img_mem/RAM_reg_0_7_n_0
    RAMB36_X14Y49                                                     r  img_mem/RAM_reg_1_7/CASCADEINA
    RAMB36_X14Y49        RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.319     4.976 r  img_mem/RAM_reg_1_7/DOADO[0]
                         net (fo=1, routed)           2.269     7.244    image_out_OBUF[7]
    B27                                                               r  image_out_OBUF[7]_inst/I
    B27                  OBUF (Prop_obuf_I_O)         2.145     9.389 r  image_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.389    image_out[7]
    B27                                                               r  image_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.050     9.915    
  -------------------------------------------------------------------
                         required time                          9.915    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 img_mem/RAM_reg_0_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_out[9]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.465ns  (logic 3.200ns (58.550%)  route 2.265ns (41.450%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)
  Output Delay:           0.050ns
  Clock Path Skew:        -3.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.821ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.600     0.600 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.627     2.227    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.320 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        1.502     3.821    img_mem/clk_IBUF_BUFG
    RAMB36_X13Y46        RAMB36E1                                     r  img_mem/RAM_reg_0_9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y46        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.760     4.581 r  img_mem/RAM_reg_0_9/CASCADEOUTA
                         net (fo=1, routed)           0.065     4.647    img_mem/RAM_reg_0_9_n_0
    RAMB36_X13Y47                                                     r  img_mem/RAM_reg_1_9/CASCADEINA
    RAMB36_X13Y47        RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.319     4.966 r  img_mem/RAM_reg_1_9/DOADO[0]
                         net (fo=1, routed)           2.200     7.166    image_out_OBUF[9]
    B23                                                               r  image_out_OBUF[9]_inst/I
    B23                  OBUF (Prop_obuf_I_O)         2.121     9.287 r  image_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.287    image_out[9]
    B23                                                               r  image_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.050     9.915    
  -------------------------------------------------------------------
                         required time                          9.915    
                         arrival time                          -9.287    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 img_mem/RAM_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_out[3]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 3.187ns (59.069%)  route 2.208ns (40.931%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)
  Output Delay:           0.050ns
  Clock Path Skew:        -3.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.829ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.600     0.600 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.627     2.227    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.320 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        1.510     3.829    img_mem/clk_IBUF_BUFG
    RAMB36_X13Y48        RAMB36E1                                     r  img_mem/RAM_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y48        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.760     4.589 r  img_mem/RAM_reg_0_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     4.655    img_mem/RAM_reg_0_3_n_0
    RAMB36_X13Y49                                                     r  img_mem/RAM_reg_1_3/CASCADEINA
    RAMB36_X13Y49        RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.319     4.974 r  img_mem/RAM_reg_1_3/DOADO[0]
                         net (fo=1, routed)           2.143     7.117    image_out_OBUF[3]
    E24                                                               r  image_out_OBUF[3]_inst/I
    E24                  OBUF (Prop_obuf_I_O)         2.108     9.225 r  image_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.225    image_out[3]
    E24                                                               r  image_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.050     9.915    
  -------------------------------------------------------------------
                         required time                          9.915    
                         arrival time                          -9.225    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 img_mem/RAM_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_out[13]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 3.190ns (61.701%)  route 1.980ns (38.299%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)
  Output Delay:           0.050ns
  Clock Path Skew:        -3.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.600     0.600 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.627     2.227    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.320 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        1.624     3.943    img_mem/clk_IBUF_BUFG
    RAMB36_X12Y50        RAMB36E1                                     r  img_mem/RAM_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y50        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.760     4.703 r  img_mem/RAM_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     4.769    img_mem/RAM_reg_0_13_n_0
    RAMB36_X12Y51                                                     r  img_mem/RAM_reg_1_13/CASCADEINA
    RAMB36_X12Y51        RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.319     5.088 r  img_mem/RAM_reg_1_13/DOADO[0]
                         net (fo=1, routed)           1.915     7.002    image_out_OBUF[13]
    A22                                                               r  image_out_OBUF[13]_inst/I
    A22                  OBUF (Prop_obuf_I_O)         2.111     9.113 r  image_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.113    image_out[13]
    A22                                                               r  image_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.050     9.915    
  -------------------------------------------------------------------
                         required time                          9.915    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.816ns  (required time - arrival time)
  Source:                 img_mem/RAM_reg_0_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_out[15]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.168ns  (logic 3.209ns (62.090%)  route 1.959ns (37.910%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)
  Output Delay:           0.050ns
  Clock Path Skew:        -3.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.930ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.600     0.600 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.627     2.227    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.320 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        1.611     3.930    img_mem/clk_IBUF_BUFG
    RAMB36_X11Y52        RAMB36E1                                     r  img_mem/RAM_reg_0_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y52        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.760     4.690 r  img_mem/RAM_reg_0_15/CASCADEOUTA
                         net (fo=1, routed)           0.065     4.756    img_mem/RAM_reg_0_15_n_0
    RAMB36_X11Y53                                                     r  img_mem/RAM_reg_1_15/CASCADEINA
    RAMB36_X11Y53        RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.319     5.075 r  img_mem/RAM_reg_1_15/DOADO[0]
                         net (fo=1, routed)           1.894     6.969    image_out_OBUF[15]
    A25                                                               r  image_out_OBUF[15]_inst/I
    A25                  OBUF (Prop_obuf_I_O)         2.130     9.098 r  image_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.098    image_out[15]
    A25                                                               r  image_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.050     9.915    
  -------------------------------------------------------------------
                         required time                          9.915    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 img_mem/RAM_reg_0_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_temp_w_12/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.968ns  (logic 2.442ns (27.229%)  route 6.526ns (72.771%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.779ns = ( 13.779 - 10.000 ) 
    Source Clock Delay      (SCD):    3.819ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.600     0.600 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.627     2.227    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.320 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        1.500     3.819    img_mem/clk_IBUF_BUFG
    RAMB36_X13Y46        RAMB36E1                                     r  img_mem/RAM_reg_0_9/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y46        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.123     5.942 r  img_mem/RAM_reg_0_9/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.008    img_mem/RAM_reg_0_9_n_1
    RAMB36_X13Y47                                                     r  img_mem/RAM_reg_1_9/CASCADEINB
    RAMB36_X13Y47        RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.319     6.327 r  img_mem/RAM_reg_1_9/DOBDO[0]
                         net (fo=32, routed)          6.461    12.788    dat_read_img_mem_w[9]
    DSP48_X2Y32          DSP48E1                                      r  mult_temp_w_12/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AB31                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.494    10.494 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517    12.011    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.094 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        1.686    13.779    clk_IBUF_BUFG
    DSP48_X2Y32          DSP48E1                                      r  mult_temp_w_12/CLK
                         clock pessimism              0.226    14.006    
                         clock uncertainty           -0.035    13.970    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.317    13.653    mult_temp_w_12
  -------------------------------------------------------------------
                         required time                         13.653    
                         arrival time                         -12.788    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 img_mem/RAM_reg_0_12/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_out[12]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 3.222ns (61.112%)  route 2.050ns (38.888%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)
  Output Delay:           0.050ns
  Clock Path Skew:        -3.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.765ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.600     0.600 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.627     2.227    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.320 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        1.446     3.765    img_mem/clk_IBUF_BUFG
    RAMB36_X12Y44        RAMB36E1                                     r  img_mem/RAM_reg_0_12/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y44        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.760     4.525 r  img_mem/RAM_reg_0_12/CASCADEOUTA
                         net (fo=1, routed)           0.065     4.591    img_mem/RAM_reg_0_12_n_0
    RAMB36_X12Y45                                                     r  img_mem/RAM_reg_1_12/CASCADEINA
    RAMB36_X12Y45        RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.319     4.910 r  img_mem/RAM_reg_1_12/DOADO[0]
                         net (fo=1, routed)           1.985     6.895    image_out_OBUF[12]
    A26                                                               r  image_out_OBUF[12]_inst/I
    A26                  OBUF (Prop_obuf_I_O)         2.143     9.038 r  image_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.038    image_out[12]
    A26                                                               r  image_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.050     9.915    
  -------------------------------------------------------------------
                         required time                          9.915    
                         arrival time                          -9.038    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.880ns  (required time - arrival time)
  Source:                 img_mem/RAM_reg_0_14/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_out[14]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.233ns  (logic 3.192ns (61.009%)  route 2.040ns (38.991%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)
  Output Delay:           0.050ns
  Clock Path Skew:        -3.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.802ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.600     0.600 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.627     2.227    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.320 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        1.483     3.802    img_mem/clk_IBUF_BUFG
    RAMB36_X9Y50         RAMB36E1                                     r  img_mem/RAM_reg_0_14/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y50         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.760     4.562 r  img_mem/RAM_reg_0_14/CASCADEOUTA
                         net (fo=1, routed)           0.065     4.628    img_mem/RAM_reg_0_14_n_0
    RAMB36_X9Y51                                                      r  img_mem/RAM_reg_1_14/CASCADEINA
    RAMB36_X9Y51         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.319     4.947 r  img_mem/RAM_reg_1_14/DOADO[0]
                         net (fo=1, routed)           1.975     6.922    image_out_OBUF[14]
    B22                                                               r  image_out_OBUF[14]_inst/I
    B22                  OBUF (Prop_obuf_I_O)         2.113     9.035 r  image_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.035    image_out[14]
    B22                                                               r  image_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.050     9.915    
  -------------------------------------------------------------------
                         required time                          9.915    
                         arrival time                          -9.035    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.920ns  (required time - arrival time)
  Source:                 img_mem/RAM_reg_0_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_out[0]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 3.217ns (61.717%)  route 1.995ns (38.283%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)
  Output Delay:           0.050ns
  Clock Path Skew:        -3.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.600     0.600 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.627     2.227    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.320 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        1.463     3.782    img_mem/clk_IBUF_BUFG
    RAMB36_X12Y48        RAMB36E1                                     r  img_mem/RAM_reg_0_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y48        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.760     4.542 r  img_mem/RAM_reg_0_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     4.608    img_mem/RAM_reg_0_0_n_0
    RAMB36_X12Y49                                                     r  img_mem/RAM_reg_1_0/CASCADEINA
    RAMB36_X12Y49        RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.319     4.927 r  img_mem/RAM_reg_1_0/DOADO[0]
                         net (fo=1, routed)           1.930     6.857    image_out_OBUF[0]
    F25                                                               r  image_out_OBUF[0]_inst/I
    F25                  OBUF (Prop_obuf_I_O)         2.138     8.994 r  image_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.994    image_out[0]
    F25                                                               r  image_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.050     9.915    
  -------------------------------------------------------------------
                         required time                          9.915    
                         arrival time                          -8.994    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 img_mem/RAM_reg_0_11/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_out[11]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.046ns  (logic 3.225ns (63.915%)  route 1.821ns (36.085%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)
  Output Delay:           0.050ns
  Clock Path Skew:        -3.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.935ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.600     0.600 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.627     2.227    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.320 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        1.616     3.935    img_mem/clk_IBUF_BUFG
    RAMB36_X11Y50        RAMB36E1                                     r  img_mem/RAM_reg_0_11/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y50        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.760     4.695 r  img_mem/RAM_reg_0_11/CASCADEOUTA
                         net (fo=1, routed)           0.065     4.761    img_mem/RAM_reg_0_11_n_0
    RAMB36_X11Y51                                                     r  img_mem/RAM_reg_1_11/CASCADEINA
    RAMB36_X11Y51        RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.319     5.080 r  img_mem/RAM_reg_1_11/DOADO[0]
                         net (fo=1, routed)           1.755     6.835    image_out_OBUF[11]
    A27                                                               r  image_out_OBUF[11]_inst/I
    A27                  OBUF (Prop_obuf_I_O)         2.146     8.981 r  image_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.981    image_out[11]
    A27                                                               r  image_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.050     9.915    
  -------------------------------------------------------------------
                         required time                          9.915    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                  0.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 kernel_vld8
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inp_kernel8_mem_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.702ns (18.506%)  route 3.090ns (81.494%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    A37                                               0.000     0.000 r  kernel_vld8 (IN)
                         net (fo=0)                   0.000     0.000    kernel_vld8
    A37                                                               r  kernel_vld8_IBUF_inst/I
    A37                  IBUF (Prop_ibuf_I_O)         0.702     0.702 r  kernel_vld8_IBUF_inst/O
                         net (fo=22, routed)          3.090     3.792    kernel_vld8_IBUF
    SLICE_X173Y154       FDRE                                         r  inp_kernel8_mem_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.600     0.600 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.627     2.227    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.320 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        1.368     3.688    clk_IBUF_BUFG
    SLICE_X173Y154       FDRE                                         r  inp_kernel8_mem_reg[11]/C
                         clock pessimism              0.000     3.688    
                         clock uncertainty            0.035     3.723    
    SLICE_X173Y154       FDRE (Hold_fdre_C_CE)        0.028     3.751    inp_kernel8_mem_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.751    
                         arrival time                           3.792    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 kernel_vld8
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inp_kernel8_mem_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.702ns (18.506%)  route 3.090ns (81.494%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    A37                                               0.000     0.000 r  kernel_vld8 (IN)
                         net (fo=0)                   0.000     0.000    kernel_vld8
    A37                                                               r  kernel_vld8_IBUF_inst/I
    A37                  IBUF (Prop_ibuf_I_O)         0.702     0.702 r  kernel_vld8_IBUF_inst/O
                         net (fo=22, routed)          3.090     3.792    kernel_vld8_IBUF
    SLICE_X173Y154       FDRE                                         r  inp_kernel8_mem_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.600     0.600 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.627     2.227    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.320 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        1.368     3.688    clk_IBUF_BUFG
    SLICE_X173Y154       FDRE                                         r  inp_kernel8_mem_reg[14]/C
                         clock pessimism              0.000     3.688    
                         clock uncertainty            0.035     3.723    
    SLICE_X173Y154       FDRE (Hold_fdre_C_CE)        0.028     3.751    inp_kernel8_mem_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.751    
                         arrival time                           3.792    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 kernel_vld8
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inp_kernel8_mem_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.702ns (18.506%)  route 3.090ns (81.494%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    A37                                               0.000     0.000 r  kernel_vld8 (IN)
                         net (fo=0)                   0.000     0.000    kernel_vld8
    A37                                                               r  kernel_vld8_IBUF_inst/I
    A37                  IBUF (Prop_ibuf_I_O)         0.702     0.702 r  kernel_vld8_IBUF_inst/O
                         net (fo=22, routed)          3.090     3.792    kernel_vld8_IBUF
    SLICE_X173Y154       FDRE                                         r  inp_kernel8_mem_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.600     0.600 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.627     2.227    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.320 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        1.368     3.688    clk_IBUF_BUFG
    SLICE_X173Y154       FDRE                                         r  inp_kernel8_mem_reg[15]/C
                         clock pessimism              0.000     3.688    
                         clock uncertainty            0.035     3.723    
    SLICE_X173Y154       FDRE (Hold_fdre_C_CE)        0.028     3.751    inp_kernel8_mem_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.751    
                         arrival time                           3.792    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 kernel11[0]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inp_kernel11_mem_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 0.501ns (12.789%)  route 3.419ns (87.211%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AH31                                              0.000     0.000 r  kernel11[0] (IN)
                         net (fo=0)                   0.000     0.000    kernel11[0]
    AH31                                                              r  kernel11_IBUF[0]_inst/I
    AH31                 IBUF (Prop_ibuf_I_O)         0.501     0.501 r  kernel11_IBUF[0]_inst/O
                         net (fo=1, routed)           3.419     3.920    kernel11_IBUF[0]
    SLICE_X73Y119        FDRE                                         r  inp_kernel11_mem_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.600     0.600 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.627     2.227    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.320 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        1.406     3.726    clk_IBUF_BUFG
    SLICE_X73Y119        FDRE                                         r  inp_kernel11_mem_reg[0]/C
                         clock pessimism              0.000     3.726    
                         clock uncertainty            0.035     3.761    
    SLICE_X73Y119        FDRE (Hold_fdre_C_D)         0.108     3.869    inp_kernel11_mem_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.869    
                         arrival time                           3.920    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 kernel0[4]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inp_kernel0_mem_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.608ns (15.933%)  route 3.208ns (84.067%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AK39                                              0.000     0.000 r  kernel0[4] (IN)
                         net (fo=0)                   0.000     0.000    kernel0[4]
    AK39                                                              r  kernel0_IBUF[4]_inst/I
    AK39                 IBUF (Prop_ibuf_I_O)         0.608     0.608 r  kernel0_IBUF[4]_inst/O
                         net (fo=1, routed)           3.208     3.816    kernel0_IBUF[4]
    SLICE_X134Y202       FDRE                                         r  inp_kernel0_mem_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.600     0.600 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.627     2.227    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.320 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        1.282     3.602    clk_IBUF_BUFG
    SLICE_X134Y202       FDRE                                         r  inp_kernel0_mem_reg[4]/C
                         clock pessimism              0.000     3.602    
                         clock uncertainty            0.035     3.637    
    SLICE_X134Y202       FDRE (Hold_fdre_C_D)         0.128     3.765    inp_kernel0_mem_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.765    
                         arrival time                           3.816    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 kernel11[5]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inp_kernel11_mem_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.544ns (13.758%)  route 3.407ns (86.242%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AM37                                              0.000     0.000 r  kernel11[5] (IN)
                         net (fo=0)                   0.000     0.000    kernel11[5]
    AM37                                                              r  kernel11_IBUF[5]_inst/I
    AM37                 IBUF (Prop_ibuf_I_O)         0.544     0.544 r  kernel11_IBUF[5]_inst/O
                         net (fo=1, routed)           3.407     3.951    kernel11_IBUF[5]
    SLICE_X72Y119        FDRE                                         r  inp_kernel11_mem_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.600     0.600 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.627     2.227    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.320 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        1.406     3.726    clk_IBUF_BUFG
    SLICE_X72Y119        FDRE                                         r  inp_kernel11_mem_reg[5]/C
                         clock pessimism              0.000     3.726    
                         clock uncertainty            0.035     3.761    
    SLICE_X72Y119        FDRE (Hold_fdre_C_D)         0.136     3.897    inp_kernel11_mem_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.897    
                         arrival time                           3.951    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 addr_r_result22_mem_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result22_mem/RAM_reg_2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.091ns (37.373%)  route 0.152ns (62.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.107     0.107 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.820    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.846 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        0.669     1.515    clk_IBUF_BUFG
    SLICE_X35Y168        FDRE                                         r  addr_r_result22_mem_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y168        FDRE (Prop_fdre_C_Q)         0.091     1.606 r  addr_r_result22_mem_reg[6]/Q
                         net (fo=8, routed)           0.152     1.758    result22_mem/addr_r_result22_mem_reg[13][6]
    RAMB36_X2Y33         RAMB36E1                                     r  result22_mem/RAM_reg_2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.273     0.273 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.052    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        0.902     1.983    result22_mem/clk_IBUF_BUFG
    RAMB36_X2Y33         RAMB36E1                                     r  result22_mem/RAM_reg_2/CLKBWRCLK
                         clock pessimism             -0.425     1.558    
    RAMB36_X2Y33         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.145     1.703    result22_mem/RAM_reg_2
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 addr_r_result23_mem_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result23_mem/RAM_reg_4/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.091ns (37.105%)  route 0.154ns (62.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.107     0.107 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.820    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.846 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        0.727     1.573    clk_IBUF_BUFG
    SLICE_X35Y109        FDRE                                         r  addr_r_result23_mem_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y109        FDRE (Prop_fdre_C_Q)         0.091     1.664 r  addr_r_result23_mem_reg[4]/Q
                         net (fo=8, routed)           0.154     1.818    result23_mem/addr_r_result23_mem_reg[13][4]
    RAMB36_X2Y21         RAMB36E1                                     r  result23_mem/RAM_reg_4/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.273     0.273 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.052    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        0.981     2.062    result23_mem/clk_IBUF_BUFG
    RAMB36_X2Y21         RAMB36E1                                     r  result23_mem/RAM_reg_4/CLKBWRCLK
                         clock pessimism             -0.445     1.617    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.145     1.762    result23_mem/RAM_reg_4
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 kernel21[14]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inp_kernel21_mem_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.564ns (14.441%)  route 3.342ns (85.559%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.683ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    M36                                               0.000     0.000 r  kernel21[14] (IN)
                         net (fo=0)                   0.000     0.000    kernel21[14]
    M36                                                               r  kernel21_IBUF[14]_inst/I
    M36                  IBUF (Prop_ibuf_I_O)         0.564     0.564 r  kernel21_IBUF[14]_inst/O
                         net (fo=1, routed)           3.342     3.906    kernel21_IBUF[14]
    SLICE_X46Y212        FDRE                                         r  inp_kernel21_mem_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.600     0.600 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.627     2.227    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.320 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        1.363     3.683    clk_IBUF_BUFG
    SLICE_X46Y212        FDRE                                         r  inp_kernel21_mem_reg[14]/C
                         clock pessimism              0.000     3.683    
                         clock uncertainty            0.035     3.718    
    SLICE_X46Y212        FDRE (Hold_fdre_C_D)         0.128     3.846    inp_kernel21_mem_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.846    
                         arrival time                           3.906    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 addr_r_kernel13_mem_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel13_mem/RAM_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.100ns (35.272%)  route 0.184ns (64.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.107     0.107 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.820    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.846 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        0.774     1.620    clk_IBUF_BUFG
    SLICE_X35Y82         FDRE                                         r  addr_r_kernel13_mem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.100     1.720 r  addr_r_kernel13_mem_reg[1]/Q
                         net (fo=1, routed)           0.184     1.903    kernel13_mem/addr_r_kernel13_mem_reg[4][1]
    RAMB18_X2Y32         RAMB18E1                                     r  kernel13_mem/RAM_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.273     0.273 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.052    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        1.044     2.125    kernel13_mem/clk_IBUF_BUFG
    RAMB18_X2Y32         RAMB18E1                                     r  kernel13_mem/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.465     1.660    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.843    kernel13_mem/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X12Y48   img_mem/RAM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         10.000      7.975      RAMB36_X12Y48   img_mem/RAM_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X11Y47   img_mem/RAM_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         10.000      7.975      RAMB36_X11Y47   img_mem/RAM_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X12Y46   img_mem/RAM_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         10.000      7.975      RAMB36_X12Y46   img_mem/RAM_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X11Y50   img_mem/RAM_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         10.000      7.975      RAMB36_X11Y50   img_mem/RAM_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X12Y44   img_mem/RAM_reg_0_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         10.000      7.975      RAMB36_X12Y44   img_mem/RAM_reg_0_12/CLKBWRCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X152Y82   result18_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X152Y82   result18_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X37Y80    result13_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X37Y80    result13_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X41Y85    result14_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X150Y204  addr_r_result0_mem_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X150Y204  addr_r_result0_mem_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X150Y204  addr_r_result0_mem_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X150Y204  addr_r_result0_mem_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X69Y134   addr_r_result11_mem_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X60Y103   res_temp_conc_reg[10][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X60Y105   res_temp_conc_reg[10][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X60Y105   res_temp_conc_reg[10][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X60Y106   res_temp_conc_reg[10][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X60Y106   res_temp_conc_reg[10][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X60Y106   res_temp_conc_reg[10][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X60Y106   res_temp_conc_reg[10][15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X60Y103   res_temp_conc_reg[10][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X60Y103   res_temp_conc_reg[10][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X60Y103   res_temp_conc_reg[10][3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_mux_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_all[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.409ns  (logic 2.387ns (12.966%)  route 16.022ns (87.034%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.600     0.600 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.627     2.227    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.320 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        1.294     3.614    clk_IBUF_BUFG
    SLICE_X142Y162       FDRE                                         r  out_mux_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y162       FDRE (Prop_fdre_C_Q)         0.259     3.873 r  out_mux_cnt_reg[0]/Q
                         net (fo=133, routed)         7.490    11.363    out_mux_cnt_reg__0[0]
    SLICE_X43Y80                                                      r  result_all_OBUF[10]_inst_i_8/I4
    SLICE_X43Y80         LUT6 (Prop_lut6_I4_O)        0.043    11.406 r  result_all_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           3.055    14.461    result_all_OBUF[10]_inst_i_8_n_0
    SLICE_X96Y152                                                     r  result_all_OBUF[10]_inst_i_3/I0
    SLICE_X96Y152        LUT6 (Prop_lut6_I0_O)        0.043    14.504 r  result_all_OBUF[10]_inst_i_3/O
                         net (fo=1, routed)           0.551    15.056    result_all_OBUF[10]_inst_i_3_n_0
    SLICE_X96Y155                                                     r  result_all_OBUF[10]_inst_i_1/I2
    SLICE_X96Y155        LUT3 (Prop_lut3_I2_O)        0.043    15.099 r  result_all_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           4.925    20.024    result_all_OBUF[10]
    N16                                                               r  result_all_OBUF[10]_inst/I
    N16                  OBUF (Prop_obuf_I_O)         1.999    22.023 r  result_all_OBUF[10]_inst/O
                         net (fo=0)                   0.000    22.023    result_all[10]
    N16                                                               r  result_all[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_mux_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_all[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.384ns  (logic 2.396ns (13.032%)  route 15.989ns (86.968%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.600     0.600 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.627     2.227    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.320 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        1.294     3.614    clk_IBUF_BUFG
    SLICE_X142Y162       FDRE                                         r  out_mux_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y162       FDRE (Prop_fdre_C_Q)         0.259     3.873 r  out_mux_cnt_reg[0]/Q
                         net (fo=133, routed)         7.386    11.259    out_mux_cnt_reg__0[0]
    SLICE_X42Y80                                                      r  result_all_OBUF[7]_inst_i_8/I4
    SLICE_X42Y80         LUT6 (Prop_lut6_I4_O)        0.043    11.302 r  result_all_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           3.167    14.469    result_all_OBUF[7]_inst_i_8_n_0
    SLICE_X98Y155                                                     r  result_all_OBUF[7]_inst_i_3/I0
    SLICE_X98Y155        LUT6 (Prop_lut6_I0_O)        0.043    14.512 r  result_all_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.435    14.947    result_all_OBUF[7]_inst_i_3_n_0
    SLICE_X98Y156                                                     r  result_all_OBUF[7]_inst_i_1/I2
    SLICE_X98Y156        LUT3 (Prop_lut3_I2_O)        0.043    14.990 r  result_all_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           5.001    19.990    result_all_OBUF[7]
    M13                                                               r  result_all_OBUF[7]_inst/I
    M13                  OBUF (Prop_obuf_I_O)         2.008    21.998 r  result_all_OBUF[7]_inst/O
                         net (fo=0)                   0.000    21.998    result_all[7]
    M13                                                               r  result_all[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_mux_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_all[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.900ns  (logic 2.453ns (13.705%)  route 15.446ns (86.295%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.600     0.600 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.627     2.227    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.320 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        1.294     3.614    clk_IBUF_BUFG
    SLICE_X142Y162       FDRE                                         r  out_mux_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y162       FDRE (Prop_fdre_C_Q)         0.259     3.873 r  out_mux_cnt_reg[0]/Q
                         net (fo=133, routed)         6.942    10.815    out_mux_cnt_reg__0[0]
    SLICE_X44Y79                                                      r  result_all_OBUF[0]_inst_i_8/I4
    SLICE_X44Y79         LUT6 (Prop_lut6_I4_O)        0.043    10.858 r  result_all_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           3.309    14.166    result_all_OBUF[0]_inst_i_8_n_0
    SLICE_X98Y153                                                     r  result_all_OBUF[0]_inst_i_3/I0
    SLICE_X98Y153        LUT6 (Prop_lut6_I0_O)        0.043    14.209 r  result_all_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.363    14.572    result_all_OBUF[0]_inst_i_3_n_0
    SLICE_X98Y153                                                     r  result_all_OBUF[0]_inst_i_1/I2
    SLICE_X98Y153        LUT3 (Prop_lut3_I2_O)        0.043    14.615 r  result_all_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.833    19.448    result_all_OBUF[0]
    C19                                                               r  result_all_OBUF[0]_inst/I
    C19                  OBUF (Prop_obuf_I_O)         2.065    21.513 r  result_all_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.513    result_all[0]
    C19                                                               r  result_all[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_mux_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_all[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.892ns  (logic 2.401ns (13.417%)  route 15.492ns (86.583%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.600     0.600 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.627     2.227    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.320 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        1.294     3.614    clk_IBUF_BUFG
    SLICE_X142Y162       FDRE                                         r  out_mux_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y162       FDRE (Prop_fdre_C_Q)         0.259     3.873 r  out_mux_cnt_reg[0]/Q
                         net (fo=133, routed)         7.021    10.893    out_mux_cnt_reg__0[0]
    SLICE_X46Y80                                                      r  result_all_OBUF[4]_inst_i_8/I4
    SLICE_X46Y80         LUT6 (Prop_lut6_I4_O)        0.043    10.936 r  result_all_OBUF[4]_inst_i_8/O
                         net (fo=1, routed)           3.122    14.058    result_all_OBUF[4]_inst_i_8_n_0
    SLICE_X99Y153                                                     r  result_all_OBUF[4]_inst_i_3/I0
    SLICE_X99Y153        LUT6 (Prop_lut6_I0_O)        0.043    14.101 r  result_all_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.444    14.545    result_all_OBUF[4]_inst_i_3_n_0
    SLICE_X99Y155                                                     r  result_all_OBUF[4]_inst_i_1/I2
    SLICE_X99Y155        LUT3 (Prop_lut3_I2_O)        0.043    14.588 r  result_all_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.905    19.493    result_all_OBUF[4]
    M12                                                               r  result_all_OBUF[4]_inst/I
    M12                  OBUF (Prop_obuf_I_O)         2.013    21.506 r  result_all_OBUF[4]_inst/O
                         net (fo=0)                   0.000    21.506    result_all[4]
    M12                                                               r  result_all[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_mux_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_all[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.889ns  (logic 2.378ns (13.293%)  route 15.511ns (86.707%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.600     0.600 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.627     2.227    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.320 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        1.294     3.614    clk_IBUF_BUFG
    SLICE_X142Y162       FDRE                                         r  out_mux_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y162       FDRE (Prop_fdre_C_Q)         0.259     3.873 r  out_mux_cnt_reg[0]/Q
                         net (fo=133, routed)         6.656    10.529    out_mux_cnt_reg__0[0]
    SLICE_X44Y82                                                      r  result_all_OBUF[15]_inst_i_8/I4
    SLICE_X44Y82         LUT6 (Prop_lut6_I4_O)        0.043    10.572 r  result_all_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           3.225    13.797    result_all_OBUF[15]_inst_i_8_n_0
    SLICE_X96Y155                                                     r  result_all_OBUF[15]_inst_i_3/I0
    SLICE_X96Y155        LUT6 (Prop_lut6_I0_O)        0.043    13.840 r  result_all_OBUF[15]_inst_i_3/O
                         net (fo=1, routed)           0.433    14.273    result_all_OBUF[15]_inst_i_3_n_0
    SLICE_X96Y156                                                     r  result_all_OBUF[15]_inst_i_1/I2
    SLICE_X96Y156        LUT3 (Prop_lut3_I2_O)        0.043    14.316 r  result_all_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           5.197    19.513    result_all_OBUF[15]
    L15                                                               r  result_all_OBUF[15]_inst/I
    L15                  OBUF (Prop_obuf_I_O)         1.990    21.503 r  result_all_OBUF[15]_inst/O
                         net (fo=0)                   0.000    21.503    result_all[15]
    L15                                                               r  result_all[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_mux_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_all[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.840ns  (logic 2.383ns (13.360%)  route 15.456ns (86.640%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.600     0.600 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.627     2.227    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.320 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        1.294     3.614    clk_IBUF_BUFG
    SLICE_X142Y162       FDRE                                         r  out_mux_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y162       FDRE (Prop_fdre_C_Q)         0.259     3.873 r  out_mux_cnt_reg[0]/Q
                         net (fo=133, routed)         7.409    11.282    out_mux_cnt_reg__0[0]
    SLICE_X43Y79                                                      r  result_all_OBUF[11]_inst_i_8/I4
    SLICE_X43Y79         LUT6 (Prop_lut6_I4_O)        0.043    11.325 r  result_all_OBUF[11]_inst_i_8/O
                         net (fo=1, routed)           2.970    14.295    result_all_OBUF[11]_inst_i_8_n_0
    SLICE_X94Y152                                                     r  result_all_OBUF[11]_inst_i_3/I0
    SLICE_X94Y152        LUT6 (Prop_lut6_I0_O)        0.043    14.338 r  result_all_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           0.467    14.805    result_all_OBUF[11]_inst_i_3_n_0
    SLICE_X94Y156                                                     r  result_all_OBUF[11]_inst_i_1/I2
    SLICE_X94Y156        LUT3 (Prop_lut3_I2_O)        0.043    14.848 r  result_all_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           4.610    19.458    result_all_OBUF[11]
    L14                                                               r  result_all_OBUF[11]_inst/I
    L14                  OBUF (Prop_obuf_I_O)         1.995    21.454 r  result_all_OBUF[11]_inst/O
                         net (fo=0)                   0.000    21.454    result_all[11]
    L14                                                               r  result_all[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_mux_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_all[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.766ns  (logic 2.379ns (13.390%)  route 15.388ns (86.610%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.600     0.600 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.627     2.227    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.320 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        1.294     3.614    clk_IBUF_BUFG
    SLICE_X142Y162       FDRE                                         r  out_mux_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y162       FDRE (Prop_fdre_C_Q)         0.259     3.873 r  out_mux_cnt_reg[0]/Q
                         net (fo=133, routed)         6.822    10.694    out_mux_cnt_reg__0[0]
    SLICE_X46Y80                                                      r  result_all_OBUF[5]_inst_i_8/I4
    SLICE_X46Y80         LUT6 (Prop_lut6_I4_O)        0.043    10.737 r  result_all_OBUF[5]_inst_i_8/O
                         net (fo=1, routed)           3.272    14.009    result_all_OBUF[5]_inst_i_8_n_0
    SLICE_X100Y154                                                    r  result_all_OBUF[5]_inst_i_3/I0
    SLICE_X100Y154       LUT6 (Prop_lut6_I0_O)        0.043    14.052 r  result_all_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.447    14.499    result_all_OBUF[5]_inst_i_3_n_0
    SLICE_X100Y156                                                    r  result_all_OBUF[5]_inst_i_1/I2
    SLICE_X100Y156       LUT3 (Prop_lut3_I2_O)        0.043    14.542 r  result_all_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.847    19.389    result_all_OBUF[5]
    N14                                                               r  result_all_OBUF[5]_inst/I
    N14                  OBUF (Prop_obuf_I_O)         1.991    21.380 r  result_all_OBUF[5]_inst/O
                         net (fo=0)                   0.000    21.380    result_all[5]
    N14                                                               r  result_all[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_mux_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_all[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.762ns  (logic 2.400ns (13.512%)  route 15.362ns (86.488%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.600     0.600 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.627     2.227    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.320 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        1.294     3.614    clk_IBUF_BUFG
    SLICE_X142Y162       FDRE                                         r  out_mux_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y162       FDRE (Prop_fdre_C_Q)         0.259     3.873 r  out_mux_cnt_reg[0]/Q
                         net (fo=133, routed)         6.850    10.723    out_mux_cnt_reg__0[0]
    SLICE_X45Y80                                                      r  result_all_OBUF[3]_inst_i_8/I4
    SLICE_X45Y80         LUT6 (Prop_lut6_I4_O)        0.043    10.766 r  result_all_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           3.347    14.113    result_all_OBUF[3]_inst_i_8_n_0
    SLICE_X100Y154                                                    r  result_all_OBUF[3]_inst_i_3/I0
    SLICE_X100Y154       LUT6 (Prop_lut6_I0_O)        0.043    14.156 r  result_all_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.371    14.527    result_all_OBUF[3]_inst_i_3_n_0
    SLICE_X100Y156                                                    r  result_all_OBUF[3]_inst_i_1/I2
    SLICE_X100Y156       LUT3 (Prop_lut3_I2_O)        0.043    14.570 r  result_all_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.793    19.363    result_all_OBUF[3]
    M11                                                               r  result_all_OBUF[3]_inst/I
    M11                  OBUF (Prop_obuf_I_O)         2.012    21.375 r  result_all_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.375    result_all[3]
    M11                                                               r  result_all[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_mux_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_all[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.742ns  (logic 2.397ns (13.511%)  route 15.345ns (86.489%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.600     0.600 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.627     2.227    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.320 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        1.294     3.614    clk_IBUF_BUFG
    SLICE_X142Y162       FDRE                                         r  out_mux_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y162       FDRE (Prop_fdre_C_Q)         0.259     3.873 r  out_mux_cnt_reg[0]/Q
                         net (fo=133, routed)         7.025    10.897    out_mux_cnt_reg__0[0]
    SLICE_X46Y80                                                      r  result_all_OBUF[13]_inst_i_8/I4
    SLICE_X46Y80         LUT6 (Prop_lut6_I4_O)        0.043    10.940 r  result_all_OBUF[13]_inst_i_8/O
                         net (fo=1, routed)           3.155    14.095    result_all_OBUF[13]_inst_i_8_n_0
    SLICE_X100Y155                                                    r  result_all_OBUF[13]_inst_i_3/I0
    SLICE_X100Y155       LUT6 (Prop_lut6_I0_O)        0.043    14.138 r  result_all_OBUF[13]_inst_i_3/O
                         net (fo=1, routed)           0.372    14.510    result_all_OBUF[13]_inst_i_3_n_0
    SLICE_X100Y155                                                    r  result_all_OBUF[13]_inst_i_1/I2
    SLICE_X100Y155       LUT3 (Prop_lut3_I2_O)        0.043    14.553 r  result_all_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           4.794    19.347    result_all_OBUF[13]
    L11                                                               r  result_all_OBUF[13]_inst/I
    L11                  OBUF (Prop_obuf_I_O)         2.009    21.356 r  result_all_OBUF[13]_inst/O
                         net (fo=0)                   0.000    21.356    result_all[13]
    L11                                                               r  result_all[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_mux_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_all[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.691ns  (logic 2.425ns (13.707%)  route 15.266ns (86.293%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.600     0.600 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.627     2.227    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.320 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        1.294     3.614    clk_IBUF_BUFG
    SLICE_X142Y162       FDRE                                         r  out_mux_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y162       FDRE (Prop_fdre_C_Q)         0.259     3.873 r  out_mux_cnt_reg[0]/Q
                         net (fo=133, routed)         7.106    10.979    out_mux_cnt_reg__0[0]
    SLICE_X45Y80                                                      r  result_all_OBUF[2]_inst_i_8/I4
    SLICE_X45Y80         LUT6 (Prop_lut6_I4_O)        0.043    11.022 r  result_all_OBUF[2]_inst_i_8/O
                         net (fo=1, routed)           3.028    14.050    result_all_OBUF[2]_inst_i_8_n_0
    SLICE_X99Y153                                                     r  result_all_OBUF[2]_inst_i_3/I0
    SLICE_X99Y153        LUT6 (Prop_lut6_I0_O)        0.043    14.093 r  result_all_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.243    14.336    result_all_OBUF[2]_inst_i_3_n_0
    SLICE_X99Y155                                                     r  result_all_OBUF[2]_inst_i_1/I2
    SLICE_X99Y155        LUT3 (Prop_lut3_I2_O)        0.043    14.379 r  result_all_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.889    19.268    result_all_OBUF[2]
    J11                                                               r  result_all_OBUF[2]_inst/I
    J11                  OBUF (Prop_obuf_I_O)         2.037    21.305 r  result_all_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.305    result_all[2]
    J11                                                               r  result_all[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_mux_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_all[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.688ns  (logic 1.235ns (33.476%)  route 2.453ns (66.524%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.107     0.107 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.820    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.846 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        0.554     1.400    clk_IBUF_BUFG
    SLICE_X96Y155        FDRE                                         r  out_mux_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y155        FDRE (Prop_fdre_C_Q)         0.118     1.518 r  out_mux_cnt_reg[4]/Q
                         net (fo=17, routed)          0.234     1.752    out_mux_cnt_reg__0[4]
    SLICE_X94Y156                                                     r  result_all_OBUF[11]_inst_i_1/I1
    SLICE_X94Y156        LUT3 (Prop_lut3_I1_O)        0.028     1.780 r  result_all_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.219     3.999    result_all_OBUF[11]
    L14                                                               r  result_all_OBUF[11]_inst/I
    L14                  OBUF (Prop_obuf_I_O)         1.089     5.087 r  result_all_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.087    result_all[11]
    L14                                                               r  result_all[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_mux_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_all[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.928ns  (logic 1.230ns (31.313%)  route 2.698ns (68.687%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.107     0.107 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.820    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.846 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        0.554     1.400    clk_IBUF_BUFG
    SLICE_X96Y155        FDRE                                         r  out_mux_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y155        FDRE (Prop_fdre_C_Q)         0.118     1.518 r  out_mux_cnt_reg[4]/Q
                         net (fo=17, routed)          0.324     1.842    out_mux_cnt_reg__0[4]
    SLICE_X100Y156                                                    r  result_all_OBUF[5]_inst_i_1/I1
    SLICE_X100Y156       LUT3 (Prop_lut3_I1_O)        0.028     1.870 r  result_all_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.374     4.244    result_all_OBUF[5]
    N14                                                               r  result_all_OBUF[5]_inst/I
    N14                  OBUF (Prop_obuf_I_O)         1.084     5.328 r  result_all_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.328    result_all[5]
    N14                                                               r  result_all[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_mux_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_all[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.930ns  (logic 1.248ns (31.760%)  route 2.682ns (68.240%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.107     0.107 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.820    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.846 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        0.554     1.400    clk_IBUF_BUFG
    SLICE_X96Y155        FDRE                                         r  out_mux_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y155        FDRE (Prop_fdre_C_Q)         0.118     1.518 r  out_mux_cnt_reg[4]/Q
                         net (fo=17, routed)          0.332     1.850    out_mux_cnt_reg__0[4]
    SLICE_X100Y155                                                    r  result_all_OBUF[13]_inst_i_1/I1
    SLICE_X100Y155       LUT3 (Prop_lut3_I1_O)        0.028     1.878 r  result_all_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.350     4.227    result_all_OBUF[13]
    L11                                                               r  result_all_OBUF[13]_inst/I
    L11                  OBUF (Prop_obuf_I_O)         1.102     5.329 r  result_all_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.329    result_all[13]
    L11                                                               r  result_all[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_mux_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_all[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.933ns  (logic 1.238ns (31.476%)  route 2.695ns (68.524%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.107     0.107 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.820    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.846 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        0.554     1.400    clk_IBUF_BUFG
    SLICE_X96Y155        FDRE                                         r  out_mux_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y155        FDRE (Prop_fdre_C_Q)         0.118     1.518 r  out_mux_cnt_reg[4]/Q
                         net (fo=17, routed)          0.250     1.768    out_mux_cnt_reg__0[4]
    SLICE_X96Y155                                                     r  result_all_OBUF[10]_inst_i_1/I1
    SLICE_X96Y155        LUT3 (Prop_lut3_I1_O)        0.028     1.796 r  result_all_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.445     4.241    result_all_OBUF[10]
    N16                                                               r  result_all_OBUF[10]_inst/I
    N16                  OBUF (Prop_obuf_I_O)         1.092     5.333 r  result_all_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.333    result_all[10]
    N16                                                               r  result_all[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_mux_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_all[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.973ns  (logic 1.244ns (31.316%)  route 2.729ns (68.684%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.107     0.107 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.820    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.846 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        0.554     1.400    clk_IBUF_BUFG
    SLICE_X96Y155        FDRE                                         r  out_mux_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y155        FDRE (Prop_fdre_C_Q)         0.118     1.518 r  out_mux_cnt_reg[4]/Q
                         net (fo=17, routed)          0.409     1.926    out_mux_cnt_reg__0[4]
    SLICE_X98Y155                                                     r  result_all_OBUF[1]_inst_i_1/I1
    SLICE_X98Y155        LUT3 (Prop_lut3_I1_O)        0.028     1.954 r  result_all_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.320     4.275    result_all_OBUF[1]
    K18                                                               r  result_all_OBUF[1]_inst/I
    K18                  OBUF (Prop_obuf_I_O)         1.098     5.373 r  result_all_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.373    result_all[1]
    K18                                                               r  result_all[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_mux_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_all[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.974ns  (logic 1.249ns (31.416%)  route 2.726ns (68.584%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.107     0.107 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.820    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.846 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        0.554     1.400    clk_IBUF_BUFG
    SLICE_X96Y155        FDRE                                         r  out_mux_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y155        FDRE (Prop_fdre_C_Q)         0.118     1.518 r  out_mux_cnt_reg[4]/Q
                         net (fo=17, routed)          0.210     1.728    out_mux_cnt_reg__0[4]
    SLICE_X96Y156                                                     r  result_all_OBUF[14]_inst_i_1/I1
    SLICE_X96Y156        LUT3 (Prop_lut3_I1_O)        0.028     1.756 r  result_all_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.516     4.272    result_all_OBUF[14]
    L12                                                               r  result_all_OBUF[14]_inst/I
    L12                  OBUF (Prop_obuf_I_O)         1.103     5.374 r  result_all_OBUF[14]_inst/O
                         net (fo=0)                   0.000     5.374    result_all[14]
    L12                                                               r  result_all[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_mux_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_all[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.974ns  (logic 1.251ns (31.473%)  route 2.724ns (68.527%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.107     0.107 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.820    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.846 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        0.554     1.400    clk_IBUF_BUFG
    SLICE_X96Y155        FDRE                                         r  out_mux_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y155        FDRE (Prop_fdre_C_Q)         0.118     1.518 r  out_mux_cnt_reg[4]/Q
                         net (fo=17, routed)          0.324     1.842    out_mux_cnt_reg__0[4]
    SLICE_X100Y156                                                    r  result_all_OBUF[3]_inst_i_1/I1
    SLICE_X100Y156       LUT3 (Prop_lut3_I1_O)        0.028     1.870 r  result_all_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.399     4.269    result_all_OBUF[3]
    M11                                                               r  result_all_OBUF[3]_inst/I
    M11                  OBUF (Prop_obuf_I_O)         1.105     5.374 r  result_all_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.374    result_all[3]
    M11                                                               r  result_all[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_mux_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_all[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.002ns  (logic 1.237ns (30.904%)  route 2.765ns (69.096%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.107     0.107 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.820    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.846 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        0.554     1.400    clk_IBUF_BUFG
    SLICE_X96Y155        FDRE                                         r  out_mux_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y155        FDRE (Prop_fdre_C_Q)         0.118     1.518 r  out_mux_cnt_reg[4]/Q
                         net (fo=17, routed)          0.285     1.803    out_mux_cnt_reg__0[4]
    SLICE_X98Y156                                                     r  result_all_OBUF[9]_inst_i_1/I1
    SLICE_X98Y156        LUT3 (Prop_lut3_I1_O)        0.028     1.831 r  result_all_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.480     4.311    result_all_OBUF[9]
    M16                                                               r  result_all_OBUF[9]_inst/I
    M16                  OBUF (Prop_obuf_I_O)         1.091     5.401 r  result_all_OBUF[9]_inst/O
                         net (fo=0)                   0.000     5.401    result_all[9]
    M16                                                               r  result_all[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_mux_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_all[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.008ns  (logic 1.252ns (31.222%)  route 2.757ns (68.778%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.107     0.107 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.820    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.846 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        0.554     1.400    clk_IBUF_BUFG
    SLICE_X96Y155        FDRE                                         r  out_mux_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y155        FDRE (Prop_fdre_C_Q)         0.118     1.518 r  out_mux_cnt_reg[4]/Q
                         net (fo=17, routed)          0.344     1.861    out_mux_cnt_reg__0[4]
    SLICE_X99Y155                                                     r  result_all_OBUF[4]_inst_i_1/I1
    SLICE_X99Y155        LUT3 (Prop_lut3_I1_O)        0.028     1.889 r  result_all_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.413     4.303    result_all_OBUF[4]
    M12                                                               r  result_all_OBUF[4]_inst/I
    M12                  OBUF (Prop_obuf_I_O)         1.106     5.408 r  result_all_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.408    result_all[4]
    M12                                                               r  result_all[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_mux_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_all[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.011ns  (logic 1.229ns (30.650%)  route 2.781ns (69.350%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.107     0.107 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.820    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.846 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        0.554     1.400    clk_IBUF_BUFG
    SLICE_X96Y155        FDRE                                         r  out_mux_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y155        FDRE (Prop_fdre_C_Q)         0.118     1.518 r  out_mux_cnt_reg[4]/Q
                         net (fo=17, routed)          0.210     1.728    out_mux_cnt_reg__0[4]
    SLICE_X96Y156                                                     r  result_all_OBUF[15]_inst_i_1/I1
    SLICE_X96Y156        LUT3 (Prop_lut3_I1_O)        0.028     1.756 r  result_all_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.571     4.327    result_all_OBUF[15]
    L15                                                               r  result_all_OBUF[15]_inst/I
    L15                  OBUF (Prop_obuf_I_O)         1.083     5.410 r  result_all_OBUF[15]_inst/O
                         net (fo=0)                   0.000     5.410    result_all[15]
    L15                                                               r  result_all[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          6117 Endpoints
Min Delay          6117 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            kernel_rdy31_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        32.643ns  (logic 0.819ns (2.510%)  route 31.824ns (97.490%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G31                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G31                                                               f  reset_IBUF_inst/I
    G31                  IBUF (Prop_ibuf_I_O)         0.776     0.776 f  reset_IBUF_inst/O
                         net (fo=3763, routed)       26.538    27.314    reset_IBUF
    SLICE_X46Y230                                                     f  kernel_rdy31_i_1/I5
    SLICE_X46Y230        LUT6 (Prop_lut6_I5_O)        0.043    27.357 r  kernel_rdy31_i_1/O
                         net (fo=2, routed)           5.286    32.643    kernel_rdy31_i_1_n_0
    SLICE_X164Y337       FDRE                                         r  kernel_rdy31_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.494     0.494 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.011    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.094 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        1.414     3.508    clk_IBUF_BUFG
    SLICE_X164Y337       FDRE                                         r  kernel_rdy31_reg_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            kernel_rdy30_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        31.944ns  (logic 0.819ns (2.565%)  route 31.124ns (97.435%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G31                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G31                                                               f  reset_IBUF_inst/I
    G31                  IBUF (Prop_ibuf_I_O)         0.776     0.776 f  reset_IBUF_inst/O
                         net (fo=3763, routed)       25.910    26.686    reset_IBUF
    SLICE_X37Y231                                                     f  kernel_rdy30_i_1/I5
    SLICE_X37Y231        LUT6 (Prop_lut6_I5_O)        0.043    26.729 r  kernel_rdy30_i_1/O
                         net (fo=2, routed)           5.214    31.944    kernel_rdy30_i_1_n_0
    SLICE_X160Y333       FDRE                                         r  kernel_rdy30_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.494     0.494 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.011    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.094 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        1.410     3.504    clk_IBUF_BUFG
    SLICE_X160Y333       FDRE                                         r  kernel_rdy30_reg_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            kernel_rdy5_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        31.093ns  (logic 0.819ns (2.635%)  route 30.273ns (97.365%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G31                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G31                                                               f  reset_IBUF_inst/I
    G31                  IBUF (Prop_ibuf_I_O)         0.776     0.776 f  reset_IBUF_inst/O
                         net (fo=3763, routed)       26.107    26.883    reset_IBUF
    SLICE_X73Y237                                                     f  kernel_rdy5_i_1/I5
    SLICE_X73Y237        LUT6 (Prop_lut6_I5_O)        0.043    26.926 r  kernel_rdy5_i_1/O
                         net (fo=2, routed)           4.166    31.093    kernel_rdy5_i_1_n_0
    SLICE_X166Y337       FDRE                                         r  kernel_rdy5_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.494     0.494 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.011    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.094 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        1.469     3.563    clk_IBUF_BUFG
    SLICE_X166Y337       FDRE                                         r  kernel_rdy5_reg_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            kernel_rdy28_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        29.994ns  (logic 0.819ns (2.732%)  route 29.174ns (97.268%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G31                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G31                                                               f  reset_IBUF_inst/I
    G31                  IBUF (Prop_ibuf_I_O)         0.776     0.776 f  reset_IBUF_inst/O
                         net (fo=3763, routed)       23.234    24.010    reset_IBUF
    SLICE_X46Y205                                                     f  kernel_rdy28_i_1/I5
    SLICE_X46Y205        LUT6 (Prop_lut6_I5_O)        0.043    24.053 r  kernel_rdy28_i_1/O
                         net (fo=2, routed)           5.940    29.994    kernel_rdy28_i_1_n_0
    SLICE_X166Y333       FDRE                                         r  kernel_rdy28_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.494     0.494 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.011    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.094 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        1.466     3.560    clk_IBUF_BUFG
    SLICE_X166Y333       FDRE                                         r  kernel_rdy28_reg_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            kernel_rdy3_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        29.415ns  (logic 0.819ns (2.785%)  route 28.596ns (97.215%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G31                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G31                                                               f  reset_IBUF_inst/I
    G31                  IBUF (Prop_ibuf_I_O)         0.776     0.776 f  reset_IBUF_inst/O
                         net (fo=3763, routed)       24.133    24.910    reset_IBUF
    SLICE_X74Y170                                                     f  kernel_rdy3_i_1/I5
    SLICE_X74Y170        LUT6 (Prop_lut6_I5_O)        0.043    24.953 r  kernel_rdy3_i_1/O
                         net (fo=2, routed)           4.463    29.415    kernel_rdy3_i_1_n_0
    SLICE_X166Y334       FDRE                                         r  kernel_rdy3_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.494     0.494 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.011    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.094 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        1.467     3.561    clk_IBUF_BUFG
    SLICE_X166Y334       FDRE                                         r  kernel_rdy3_reg_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            kernel_rdy4_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        29.398ns  (logic 0.819ns (2.787%)  route 28.579ns (97.213%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G31                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G31                                                               f  reset_IBUF_inst/I
    G31                  IBUF (Prop_ibuf_I_O)         0.776     0.776 f  reset_IBUF_inst/O
                         net (fo=3763, routed)       24.063    24.839    reset_IBUF
    SLICE_X71Y214                                                     f  kernel_rdy4_i_1/I5
    SLICE_X71Y214        LUT6 (Prop_lut6_I5_O)        0.043    24.882 r  kernel_rdy4_i_1/O
                         net (fo=2, routed)           4.516    29.398    kernel_rdy4_i_1_n_0
    SLICE_X162Y335       FDRE                                         r  kernel_rdy4_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.494     0.494 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.011    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.094 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        1.413     3.507    clk_IBUF_BUFG
    SLICE_X162Y335       FDRE                                         r  kernel_rdy4_reg_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            result5_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.602ns  (logic 0.819ns (2.864%)  route 27.783ns (97.136%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        3.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.175ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G31                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G31                                                               f  reset_IBUF_inst/I
    G31                  IBUF (Prop_ibuf_I_O)         0.776     0.776 f  reset_IBUF_inst/O
                         net (fo=3763, routed)       27.234    28.010    reset_IBUF
    SLICE_X96Y223                                                     f  result5[15]_i_1/I4
    SLICE_X96Y223        LUT5 (Prop_lut5_I4_O)        0.043    28.053 r  result5[15]_i_1/O
                         net (fo=16, routed)          0.549    28.602    result5
    SLICE_X100Y218       FDRE                                         r  result5_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.494     0.494 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.011    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.094 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        1.081     3.175    clk_IBUF_BUFG
    SLICE_X100Y218       FDRE                                         r  result5_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            result5_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.602ns  (logic 0.819ns (2.864%)  route 27.783ns (97.136%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        3.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.175ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G31                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G31                                                               f  reset_IBUF_inst/I
    G31                  IBUF (Prop_ibuf_I_O)         0.776     0.776 f  reset_IBUF_inst/O
                         net (fo=3763, routed)       27.234    28.010    reset_IBUF
    SLICE_X96Y223                                                     f  result5[15]_i_1/I4
    SLICE_X96Y223        LUT5 (Prop_lut5_I4_O)        0.043    28.053 r  result5[15]_i_1/O
                         net (fo=16, routed)          0.549    28.602    result5
    SLICE_X100Y218       FDRE                                         r  result5_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.494     0.494 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.011    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.094 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        1.081     3.175    clk_IBUF_BUFG
    SLICE_X100Y218       FDRE                                         r  result5_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            result5_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.602ns  (logic 0.819ns (2.864%)  route 27.783ns (97.136%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        3.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.175ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G31                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G31                                                               f  reset_IBUF_inst/I
    G31                  IBUF (Prop_ibuf_I_O)         0.776     0.776 f  reset_IBUF_inst/O
                         net (fo=3763, routed)       27.234    28.010    reset_IBUF
    SLICE_X96Y223                                                     f  result5[15]_i_1/I4
    SLICE_X96Y223        LUT5 (Prop_lut5_I4_O)        0.043    28.053 r  result5[15]_i_1/O
                         net (fo=16, routed)          0.549    28.602    result5
    SLICE_X100Y218       FDRE                                         r  result5_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.494     0.494 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.011    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.094 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        1.081     3.175    clk_IBUF_BUFG
    SLICE_X100Y218       FDRE                                         r  result5_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            result5_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.588ns  (logic 0.819ns (2.866%)  route 27.769ns (97.134%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        3.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G31                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G31                                                               f  reset_IBUF_inst/I
    G31                  IBUF (Prop_ibuf_I_O)         0.776     0.776 f  reset_IBUF_inst/O
                         net (fo=3763, routed)       27.234    28.010    reset_IBUF
    SLICE_X96Y223                                                     f  result5[15]_i_1/I4
    SLICE_X96Y223        LUT5 (Prop_lut5_I4_O)        0.043    28.053 r  result5[15]_i_1/O
                         net (fo=16, routed)          0.535    28.588    result5
    SLICE_X98Y218        FDRE                                         r  result5_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.494     0.494 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.011    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.094 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        1.082     3.176    clk_IBUF_BUFG
    SLICE_X98Y218        FDRE                                         r  result5_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delay2_done_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.689ns  (logic 0.281ns (40.865%)  route 0.407ns (59.135%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.913ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G31                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G31                                                               r  reset_IBUF_inst/I
    G31                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  reset_IBUF_inst/O
                         net (fo=3763, routed)        0.407     0.689    reset_IBUF
    SLICE_X172Y151       FDRE                                         r  delay2_done_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.273     0.273 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.052    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        0.831     1.913    clk_IBUF_BUFG
    SLICE_X172Y151       FDRE                                         r  delay2_done_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            inp_kernel8_mem_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.689ns  (logic 0.281ns (40.865%)  route 0.407ns (59.135%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.913ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G31                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G31                                                               r  reset_IBUF_inst/I
    G31                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  reset_IBUF_inst/O
                         net (fo=3763, routed)        0.407     0.689    reset_IBUF
    SLICE_X173Y151       FDRE                                         r  inp_kernel8_mem_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.273     0.273 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.052    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        0.831     1.913    clk_IBUF_BUFG
    SLICE_X173Y151       FDRE                                         r  inp_kernel8_mem_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            res_temp_conc_reg[8][12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.281ns (40.017%)  route 0.422ns (59.983%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G31                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G31                                                               r  reset_IBUF_inst/I
    G31                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  reset_IBUF_inst/O
                         net (fo=3763, routed)        0.422     0.703    reset_IBUF
    SLICE_X170Y148       FDRE                                         r  res_temp_conc_reg[8][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.273     0.273 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.052    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        0.903     1.985    clk_IBUF_BUFG
    SLICE_X170Y148       FDRE                                         r  res_temp_conc_reg[8][12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            res_temp_conc_reg[8][13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.281ns (40.017%)  route 0.422ns (59.983%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G31                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G31                                                               r  reset_IBUF_inst/I
    G31                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  reset_IBUF_inst/O
                         net (fo=3763, routed)        0.422     0.703    reset_IBUF
    SLICE_X170Y148       FDRE                                         r  res_temp_conc_reg[8][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.273     0.273 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.052    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        0.903     1.985    clk_IBUF_BUFG
    SLICE_X170Y148       FDRE                                         r  res_temp_conc_reg[8][13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            res_temp_conc_reg[8][14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.281ns (40.017%)  route 0.422ns (59.983%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G31                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G31                                                               r  reset_IBUF_inst/I
    G31                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  reset_IBUF_inst/O
                         net (fo=3763, routed)        0.422     0.703    reset_IBUF
    SLICE_X170Y148       FDRE                                         r  res_temp_conc_reg[8][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.273     0.273 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.052    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        0.903     1.985    clk_IBUF_BUFG
    SLICE_X170Y148       FDRE                                         r  res_temp_conc_reg[8][14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            res_temp_conc_reg[8][15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.281ns (40.017%)  route 0.422ns (59.983%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G31                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G31                                                               r  reset_IBUF_inst/I
    G31                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  reset_IBUF_inst/O
                         net (fo=3763, routed)        0.422     0.703    reset_IBUF
    SLICE_X170Y148       FDRE                                         r  res_temp_conc_reg[8][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.273     0.273 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.052    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        0.903     1.985    clk_IBUF_BUFG
    SLICE_X170Y148       FDRE                                         r  res_temp_conc_reg[8][15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delay_done_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.281ns (39.828%)  route 0.425ns (60.172%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G31                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G31                                                               r  reset_IBUF_inst/I
    G31                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  reset_IBUF_inst/O
                         net (fo=3763, routed)        0.425     0.707    reset_IBUF
    SLICE_X173Y149       FDRE                                         r  delay_done_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.273     0.273 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.052    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        0.903     1.985    clk_IBUF_BUFG
    SLICE_X173Y149       FDRE                                         r  delay_done_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            en_r_kernel8_mem_reg/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.281ns (37.520%)  route 0.469ns (62.480%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G31                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G31                                                               r  reset_IBUF_inst/I
    G31                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  reset_IBUF_inst/O
                         net (fo=3763, routed)        0.469     0.750    reset_IBUF
    SLICE_X171Y147       FDRE                                         r  en_r_kernel8_mem_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.273     0.273 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.052    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        0.903     1.985    clk_IBUF_BUFG
    SLICE_X171Y147       FDRE                                         r  en_r_kernel8_mem_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            res_temp_conc_reg[8][10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.281ns (37.520%)  route 0.469ns (62.480%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G31                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G31                                                               r  reset_IBUF_inst/I
    G31                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  reset_IBUF_inst/O
                         net (fo=3763, routed)        0.469     0.750    reset_IBUF
    SLICE_X170Y147       FDRE                                         r  res_temp_conc_reg[8][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.273     0.273 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.052    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        0.903     1.985    clk_IBUF_BUFG
    SLICE_X170Y147       FDRE                                         r  res_temp_conc_reg[8][10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            res_temp_conc_reg[8][11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.281ns (37.520%)  route 0.469ns (62.480%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G31                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G31                                                               r  reset_IBUF_inst/I
    G31                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  reset_IBUF_inst/O
                         net (fo=3763, routed)        0.469     0.750    reset_IBUF
    SLICE_X170Y147       FDRE                                         r  res_temp_conc_reg[8][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB31                                                              r  clk_IBUF_inst/I
    AB31                 IBUF (Prop_ibuf_I_O)         0.273     0.273 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.052    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=6394, routed)        0.903     1.985    clk_IBUF_BUFG
    SLICE_X170Y147       FDRE                                         r  res_temp_conc_reg[8][11]/C





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+--------------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input        | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port         | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+--------------+---------+-------+---------------+---------+---------------+---------+----------+
clk       | biases[0]    | FDRE    | -     |     2.310 (r) | SLOW    |    -0.862 (r) | FAST    |          |
clk       | biases[1]    | FDRE    | -     |     2.201 (r) | FAST    |    -0.788 (r) | SLOW    |          |
clk       | biases[2]    | FDRE    | -     |     1.797 (r) | FAST    |    -0.425 (r) | SLOW    |          |
clk       | biases[3]    | FDRE    | -     |     2.454 (r) | SLOW    |    -1.093 (r) | SLOW    |          |
clk       | biases[4]    | FDRE    | -     |     2.693 (r) | SLOW    |    -1.337 (r) | SLOW    |          |
clk       | biases[5]    | FDRE    | -     |     2.599 (r) | FAST    |    -1.199 (r) | SLOW    |          |
clk       | biases[6]    | FDRE    | -     |     2.495 (r) | SLOW    |    -1.156 (r) | SLOW    |          |
clk       | biases[7]    | FDRE    | -     |     2.533 (r) | SLOW    |    -1.170 (r) | SLOW    |          |
clk       | biases[8]    | FDRE    | -     |     2.590 (r) | SLOW    |    -1.215 (r) | SLOW    |          |
clk       | biases[9]    | FDRE    | -     |     2.723 (r) | SLOW    |    -1.330 (r) | SLOW    |          |
clk       | biases[10]   | FDRE    | -     |     1.965 (r) | FAST    |    -0.559 (r) | SLOW    |          |
clk       | biases[11]   | FDRE    | -     |     1.956 (r) | FAST    |    -0.539 (r) | SLOW    |          |
clk       | biases[12]   | FDRE    | -     |     1.870 (r) | FAST    |    -0.436 (r) | SLOW    |          |
clk       | biases[13]   | FDRE    | -     |     2.599 (r) | FAST    |    -1.228 (r) | SLOW    |          |
clk       | biases[14]   | FDRE    | -     |     2.387 (r) | FAST    |    -0.953 (r) | SLOW    |          |
clk       | biases[15]   | FDRE    | -     |     2.551 (r) | FAST    |    -1.131 (r) | SLOW    |          |
clk       | biases_vld   | FDRE    | -     |     3.459 (r) | SLOW    |    -0.131 (r) | SLOW    |          |
clk       | image[0]     | FDRE    | -     |     3.333 (r) | SLOW    |    -1.667 (r) | FAST    |          |
clk       | image[1]     | FDRE    | -     |     3.113 (r) | SLOW    |    -1.508 (r) | FAST    |          |
clk       | image[2]     | FDRE    | -     |     3.097 (r) | SLOW    |    -1.555 (r) | FAST    |          |
clk       | image[3]     | FDRE    | -     |     3.613 (r) | SLOW    |    -1.848 (r) | FAST    |          |
clk       | image[4]     | FDRE    | -     |     2.940 (r) | SLOW    |    -1.440 (r) | FAST    |          |
clk       | image[5]     | FDRE    | -     |     2.355 (r) | SLOW    |    -0.960 (r) | SLOW    |          |
clk       | image[6]     | FDRE    | -     |     2.658 (r) | SLOW    |    -1.067 (r) | FAST    |          |
clk       | image[7]     | FDRE    | -     |     3.548 (r) | SLOW    |    -1.795 (r) | FAST    |          |
clk       | image[8]     | FDRE    | -     |     2.338 (r) | SLOW    |    -0.942 (r) | SLOW    |          |
clk       | image[9]     | FDRE    | -     |     3.590 (r) | SLOW    |    -1.828 (r) | FAST    |          |
clk       | image[10]    | FDRE    | -     |     3.306 (r) | SLOW    |    -1.638 (r) | FAST    |          |
clk       | image[11]    | FDRE    | -     |     2.669 (r) | SLOW    |    -1.117 (r) | FAST    |          |
clk       | image[12]    | FDRE    | -     |     3.299 (r) | SLOW    |    -1.629 (r) | FAST    |          |
clk       | image[13]    | FDRE    | -     |     3.385 (r) | SLOW    |    -1.676 (r) | FAST    |          |
clk       | image[14]    | FDRE    | -     |     1.795 (r) | FAST    |    -0.369 (r) | SLOW    |          |
clk       | image[15]    | FDRE    | -     |     2.971 (r) | SLOW    |    -1.433 (r) | FAST    |          |
clk       | image_vld    | FDRE    | -     |     3.775 (r) | SLOW    |    -0.180 (r) | SLOW    |          |
clk       | kernel0[0]   | FDRE    | -     |     2.645 (r) | SLOW    |    -1.252 (r) | FAST    |          |
clk       | kernel0[1]   | FDRE    | -     |     1.674 (r) | FAST    |    -0.063 (r) | SLOW    |          |
clk       | kernel0[2]   | FDRE    | -     |     2.743 (r) | SLOW    |    -1.339 (r) | SLOW    |          |
clk       | kernel0[3]   | FDRE    | -     |     2.099 (r) | SLOW    |    -0.771 (r) | SLOW    |          |
clk       | kernel0[4]   | FDRE    | -     |     1.671 (r) | FAST    |    -0.051 (r) | SLOW    |          |
clk       | kernel0[5]   | FDRE    | -     |     2.301 (r) | SLOW    |    -0.968 (r) | SLOW    |          |
clk       | kernel0[6]   | FDRE    | -     |     2.933 (r) | SLOW    |    -1.430 (r) | FAST    |          |
clk       | kernel0[7]   | FDRE    | -     |     1.954 (r) | FAST    |    -0.484 (r) | SLOW    |          |
clk       | kernel0[8]   | FDRE    | -     |     2.055 (r) | FAST    |    -0.477 (r) | SLOW    |          |
clk       | kernel0[9]   | FDRE    | -     |     2.695 (r) | SLOW    |    -1.033 (r) | FAST    |          |
clk       | kernel0[10]  | FDRE    | -     |     1.763 (r) | SLOW    |    -0.431 (r) | SLOW    |          |
clk       | kernel0[11]  | FDRE    | -     |     2.052 (r) | FAST    |    -0.534 (r) | SLOW    |          |
clk       | kernel0[12]  | FDRE    | -     |     2.538 (r) | SLOW    |    -1.185 (r) | SLOW    |          |
clk       | kernel0[13]  | FDRE    | -     |     2.021 (r) | FAST    |    -0.469 (r) | SLOW    |          |
clk       | kernel0[14]  | FDRE    | -     |     2.589 (r) | FAST    |    -1.195 (r) | SLOW    |          |
clk       | kernel0[15]  | FDRE    | -     |     1.995 (r) | FAST    |    -0.480 (r) | SLOW    |          |
clk       | kernel10[0]  | FDRE    | -     |     2.740 (r) | SLOW    |    -1.264 (r) | SLOW    |          |
clk       | kernel10[1]  | FDRE    | -     |     2.774 (r) | SLOW    |    -1.312 (r) | SLOW    |          |
clk       | kernel10[2]  | FDRE    | -     |     3.343 (r) | SLOW    |    -1.608 (r) | FAST    |          |
clk       | kernel10[3]  | FDRE    | -     |     3.287 (r) | SLOW    |    -1.622 (r) | FAST    |          |
clk       | kernel10[4]  | FDRE    | -     |     3.256 (r) | SLOW    |    -1.737 (r) | SLOW    |          |
clk       | kernel10[5]  | FDRE    | -     |     2.630 (r) | SLOW    |    -1.147 (r) | SLOW    |          |
clk       | kernel10[6]  | FDRE    | -     |     2.480 (r) | SLOW    |    -1.037 (r) | SLOW    |          |
clk       | kernel10[7]  | FDRE    | -     |     2.983 (r) | SLOW    |    -1.425 (r) | FAST    |          |
clk       | kernel10[8]  | FDRE    | -     |     2.890 (r) | SLOW    |    -1.386 (r) | SLOW    |          |
clk       | kernel10[9]  | FDRE    | -     |     2.419 (r) | SLOW    |    -0.971 (r) | SLOW    |          |
clk       | kernel10[10] | FDRE    | -     |     3.060 (r) | SLOW    |    -1.513 (r) | SLOW    |          |
clk       | kernel10[11] | FDRE    | -     |     2.744 (r) | SLOW    |    -1.268 (r) | SLOW    |          |
clk       | kernel10[12] | FDRE    | -     |     3.035 (r) | SLOW    |    -1.498 (r) | FAST    |          |
clk       | kernel10[13] | FDRE    | -     |     2.817 (r) | SLOW    |    -1.309 (r) | SLOW    |          |
clk       | kernel10[14] | FDRE    | -     |     3.130 (r) | SLOW    |    -1.473 (r) | FAST    |          |
clk       | kernel10[15] | FDRE    | -     |     2.700 (r) | SLOW    |    -1.201 (r) | SLOW    |          |
clk       | kernel11[0]  | FDRE    | -     |     1.670 (r) | FAST    |    -0.051 (r) | SLOW    |          |
clk       | kernel11[1]  | FDRE    | -     |     2.743 (r) | SLOW    |    -1.315 (r) | SLOW    |          |
clk       | kernel11[2]  | FDRE    | -     |     2.779 (r) | SLOW    |    -1.336 (r) | SLOW    |          |
clk       | kernel11[3]  | FDRE    | -     |     1.754 (r) | FAST    |    -0.083 (r) | SLOW    |          |
clk       | kernel11[4]  | FDRE    | -     |     1.752 (r) | FAST    |    -0.081 (r) | SLOW    |          |
clk       | kernel11[5]  | FDRE    | -     |     1.743 (r) | FAST    |    -0.054 (r) | SLOW    |          |
clk       | kernel11[6]  | FDRE    | -     |     2.324 (r) | SLOW    |    -0.944 (r) | SLOW    |          |
clk       | kernel11[7]  | FDRE    | -     |     2.401 (r) | SLOW    |    -0.991 (r) | SLOW    |          |
clk       | kernel11[8]  | FDRE    | -     |     1.731 (r) | FAST    |    -0.070 (r) | SLOW    |          |
clk       | kernel11[9]  | FDRE    | -     |     1.725 (r) | FAST    |    -0.079 (r) | SLOW    |          |
clk       | kernel11[10] | FDRE    | -     |     1.760 (r) | FAST    |    -0.141 (r) | SLOW    |          |
clk       | kernel11[11] | FDRE    | -     |     2.781 (r) | SLOW    |    -1.346 (r) | SLOW    |          |
clk       | kernel11[12] | FDRE    | -     |     2.711 (r) | SLOW    |    -1.301 (r) | SLOW    |          |
clk       | kernel11[13] | FDRE    | -     |     2.375 (r) | SLOW    |    -0.981 (r) | SLOW    |          |
clk       | kernel11[14] | FDRE    | -     |     2.607 (r) | SLOW    |    -1.200 (r) | SLOW    |          |
clk       | kernel11[15] | FDRE    | -     |     2.008 (r) | FAST    |    -0.580 (r) | SLOW    |          |
clk       | kernel12[0]  | FDRE    | -     |     1.988 (r) | FAST    |    -0.283 (r) | SLOW    |          |
clk       | kernel12[1]  | FDRE    | -     |     3.168 (r) | SLOW    |    -1.545 (r) | FAST    |          |
clk       | kernel12[2]  | FDRE    | -     |     2.634 (r) | FAST    |    -1.189 (r) | SLOW    |          |
clk       | kernel12[3]  | FDRE    | -     |     2.234 (r) | SLOW    |    -0.779 (r) | SLOW    |          |
clk       | kernel12[4]  | FDRE    | -     |     3.476 (r) | SLOW    |    -1.789 (r) | FAST    |          |
clk       | kernel12[5]  | FDRE    | -     |     2.657 (r) | SLOW    |    -1.118 (r) | FAST    |          |
clk       | kernel12[6]  | FDRE    | -     |     2.505 (r) | SLOW    |    -1.045 (r) | SLOW    |          |
clk       | kernel12[7]  | FDRE    | -     |     2.385 (r) | FAST    |    -0.853 (r) | SLOW    |          |
clk       | kernel12[8]  | FDRE    | -     |     2.443 (r) | FAST    |    -0.910 (r) | SLOW    |          |
clk       | kernel12[9]  | FDRE    | -     |     1.808 (r) | FAST    |    -0.242 (r) | SLOW    |          |
clk       | kernel12[10] | FDRE    | -     |     3.390 (r) | SLOW    |    -1.495 (r) | FAST    |          |
clk       | kernel12[11] | FDRE    | -     |     2.533 (r) | SLOW    |    -1.011 (r) | SLOW    |          |
clk       | kernel12[12] | FDRE    | -     |     2.021 (r) | FAST    |    -0.556 (r) | SLOW    |          |
clk       | kernel12[13] | FDRE    | -     |     3.107 (r) | SLOW    |    -1.481 (r) | FAST    |          |
clk       | kernel12[14] | FDRE    | -     |     1.850 (r) | FAST    |    -0.333 (r) | SLOW    |          |
clk       | kernel12[15] | FDRE    | -     |     2.385 (r) | SLOW    |    -0.950 (r) | SLOW    |          |
clk       | kernel13[0]  | FDRE    | -     |     3.647 (r) | SLOW    |    -1.709 (r) | FAST    |          |
clk       | kernel13[1]  | FDRE    | -     |     1.618 (r) | FAST    |    -0.070 (r) | SLOW    |          |
clk       | kernel13[2]  | FDRE    | -     |     2.152 (r) | SLOW    |    -0.761 (r) | SLOW    |          |
clk       | kernel13[3]  | FDRE    | -     |     1.903 (r) | FAST    |    -0.397 (r) | SLOW    |          |
clk       | kernel13[4]  | FDRE    | -     |     1.735 (r) | FAST    |    -0.234 (r) | SLOW    |          |
clk       | kernel13[5]  | FDRE    | -     |     2.639 (r) | SLOW    |    -1.177 (r) | SLOW    |          |
clk       | kernel13[6]  | FDRE    | -     |     1.600 (r) | FAST    |    -0.073 (r) | SLOW    |          |
clk       | kernel13[7]  | FDRE    | -     |     1.644 (r) | FAST    |    -0.085 (r) | SLOW    |          |
clk       | kernel13[8]  | FDRE    | -     |     2.424 (r) | FAST    |    -0.860 (r) | SLOW    |          |
clk       | kernel13[9]  | FDRE    | -     |     2.463 (r) | SLOW    |    -1.034 (r) | SLOW    |          |
clk       | kernel13[10] | FDRE    | -     |     1.629 (r) | FAST    |    -0.132 (r) | SLOW    |          |
clk       | kernel13[11] | FDRE    | -     |     2.086 (r) | FAST    |    -0.603 (r) | SLOW    |          |
clk       | kernel13[12] | FDRE    | -     |     2.435 (r) | SLOW    |    -1.005 (r) | SLOW    |          |
clk       | kernel13[13] | FDRE    | -     |     2.766 (r) | SLOW    |    -1.292 (r) | SLOW    |          |
clk       | kernel13[14] | FDRE    | -     |     1.553 (r) | FAST    |    -0.066 (r) | SLOW    |          |
clk       | kernel13[15] | FDRE    | -     |     1.707 (r) | FAST    |    -0.180 (r) | SLOW    |          |
clk       | kernel14[0]  | FDRE    | -     |     1.555 (r) | FAST    |    -0.064 (r) | SLOW    |          |
clk       | kernel14[1]  | FDRE    | -     |     1.602 (r) | FAST    |    -0.115 (r) | SLOW    |          |
clk       | kernel14[2]  | FDRE    | -     |     1.554 (r) | FAST    |    -0.095 (r) | SLOW    |          |
clk       | kernel14[3]  | FDRE    | -     |     3.438 (r) | SLOW    |    -1.531 (r) | FAST    |          |
clk       | kernel14[4]  | FDRE    | -     |     1.726 (r) | FAST    |    -0.297 (r) | SLOW    |          |
clk       | kernel14[5]  | FDRE    | -     |     2.063 (r) | SLOW    |    -0.670 (r) | SLOW    |          |
clk       | kernel14[6]  | FDRE    | -     |     2.468 (r) | SLOW    |    -1.038 (r) | SLOW    |          |
clk       | kernel14[7]  | FDRE    | -     |     3.133 (r) | SLOW    |    -1.449 (r) | FAST    |          |
clk       | kernel14[8]  | FDRE    | -     |     2.460 (r) | SLOW    |    -0.951 (r) | FAST    |          |
clk       | kernel14[9]  | FDRE    | -     |     1.846 (r) | FAST    |    -0.328 (r) | SLOW    |          |
clk       | kernel14[10] | FDRE    | -     |     1.556 (r) | FAST    |    -0.108 (r) | SLOW    |          |
clk       | kernel14[11] | FDRE    | -     |     2.792 (r) | SLOW    |    -1.225 (r) | FAST    |          |
clk       | kernel14[12] | FDRE    | -     |     2.847 (r) | SLOW    |    -1.315 (r) | FAST    |          |
clk       | kernel14[13] | FDRE    | -     |     2.499 (r) | SLOW    |    -1.026 (r) | FAST    |          |
clk       | kernel14[14] | FDRE    | -     |     2.650 (r) | SLOW    |    -1.180 (r) | SLOW    |          |
clk       | kernel14[15] | FDRE    | -     |     1.577 (r) | FAST    |    -0.132 (r) | SLOW    |          |
clk       | kernel15[0]  | FDRE    | -     |     2.441 (r) | FAST    |    -0.842 (r) | SLOW    |          |
clk       | kernel15[1]  | FDRE    | -     |     2.009 (r) | FAST    |    -0.320 (r) | SLOW    |          |
clk       | kernel15[2]  | FDRE    | -     |     1.952 (r) | FAST    |    -0.311 (r) | SLOW    |          |
clk       | kernel15[3]  | FDRE    | -     |     2.390 (r) | FAST    |    -0.940 (r) | SLOW    |          |
clk       | kernel15[4]  | FDRE    | -     |     2.522 (r) | FAST    |    -0.962 (r) | SLOW    |          |
clk       | kernel15[5]  | FDRE    | -     |     2.496 (r) | FAST    |    -1.048 (r) | SLOW    |          |
clk       | kernel15[6]  | FDRE    | -     |     2.450 (r) | FAST    |    -1.017 (r) | SLOW    |          |
clk       | kernel15[7]  | FDRE    | -     |     2.365 (r) | FAST    |    -0.894 (r) | SLOW    |          |
clk       | kernel15[8]  | FDRE    | -     |     1.653 (r) | FAST    |    -0.132 (r) | SLOW    |          |
clk       | kernel15[9]  | FDRE    | -     |     2.699 (r) | SLOW    |    -1.240 (r) | SLOW    |          |
clk       | kernel15[10] | FDRE    | -     |     2.361 (r) | FAST    |    -0.926 (r) | SLOW    |          |
clk       | kernel15[11] | FDRE    | -     |     1.979 (r) | FAST    |    -0.338 (r) | SLOW    |          |
clk       | kernel15[12] | FDRE    | -     |     2.290 (r) | FAST    |    -0.808 (r) | SLOW    |          |
clk       | kernel15[13] | FDRE    | -     |     2.408 (r) | FAST    |    -0.928 (r) | SLOW    |          |
clk       | kernel15[14] | FDRE    | -     |     2.467 (r) | FAST    |    -0.986 (r) | SLOW    |          |
clk       | kernel15[15] | FDRE    | -     |     1.701 (r) | FAST    |    -0.062 (r) | SLOW    |          |
clk       | kernel16[0]  | FDRE    | -     |     1.971 (r) | FAST    |    -0.409 (r) | SLOW    |          |
clk       | kernel16[1]  | FDRE    | -     |     2.112 (r) | FAST    |    -0.626 (r) | SLOW    |          |
clk       | kernel16[2]  | FDRE    | -     |     2.426 (r) | SLOW    |    -0.984 (r) | SLOW    |          |
clk       | kernel16[3]  | FDRE    | -     |     2.024 (r) | FAST    |    -0.456 (r) | SLOW    |          |
clk       | kernel16[4]  | FDRE    | -     |     2.212 (r) | SLOW    |    -0.725 (r) | SLOW    |          |
clk       | kernel16[5]  | FDRE    | -     |     2.057 (r) | FAST    |    -0.537 (r) | SLOW    |          |
clk       | kernel16[6]  | FDRE    | -     |     2.093 (r) | FAST    |    -0.617 (r) | SLOW    |          |
clk       | kernel16[7]  | FDRE    | -     |     2.153 (r) | FAST    |    -0.649 (r) | SLOW    |          |
clk       | kernel16[8]  | FDRE    | -     |     2.174 (r) | FAST    |    -0.680 (r) | SLOW    |          |
clk       | kernel16[9]  | FDRE    | -     |     2.817 (r) | SLOW    |    -1.245 (r) | FAST    |          |
clk       | kernel16[10] | FDRE    | -     |     2.073 (r) | FAST    |    -0.498 (r) | SLOW    |          |
clk       | kernel16[11] | FDRE    | -     |     1.940 (r) | FAST    |    -0.486 (r) | SLOW    |          |
clk       | kernel16[12] | FDRE    | -     |     2.322 (r) | FAST    |    -0.713 (r) | SLOW    |          |
clk       | kernel16[13] | FDRE    | -     |     2.660 (r) | SLOW    |    -1.168 (r) | SLOW    |          |
clk       | kernel16[14] | FDRE    | -     |     2.081 (r) | FAST    |    -0.572 (r) | SLOW    |          |
clk       | kernel16[15] | FDRE    | -     |     2.044 (r) | FAST    |    -0.565 (r) | SLOW    |          |
clk       | kernel17[0]  | FDRE    | -     |     2.107 (r) | FAST    |    -0.677 (r) | SLOW    |          |
clk       | kernel17[1]  | FDRE    | -     |     2.335 (r) | FAST    |    -0.814 (r) | SLOW    |          |
clk       | kernel17[2]  | FDRE    | -     |     2.027 (r) | FAST    |    -0.503 (r) | SLOW    |          |
clk       | kernel17[3]  | FDRE    | -     |     2.383 (r) | FAST    |    -0.800 (r) | SLOW    |          |
clk       | kernel17[4]  | FDRE    | -     |     2.466 (r) | FAST    |    -0.891 (r) | SLOW    |          |
clk       | kernel17[5]  | FDRE    | -     |     2.072 (r) | FAST    |    -0.552 (r) | SLOW    |          |
clk       | kernel17[6]  | FDRE    | -     |     2.058 (r) | FAST    |    -0.600 (r) | SLOW    |          |
clk       | kernel17[7]  | FDRE    | -     |     3.399 (r) | SLOW    |    -1.387 (r) | FAST    |          |
clk       | kernel17[8]  | FDRE    | -     |     3.092 (r) | SLOW    |    -1.348 (r) | FAST    |          |
clk       | kernel17[9]  | FDRE    | -     |     2.029 (r) | FAST    |    -0.504 (r) | SLOW    |          |
clk       | kernel17[10] | FDRE    | -     |     2.165 (r) | FAST    |    -0.672 (r) | SLOW    |          |
clk       | kernel17[11] | FDRE    | -     |     2.067 (r) | FAST    |    -0.381 (r) | SLOW    |          |
clk       | kernel17[12] | FDRE    | -     |     2.424 (r) | SLOW    |    -0.918 (r) | SLOW    |          |
clk       | kernel17[13] | FDRE    | -     |     2.073 (r) | FAST    |    -0.438 (r) | SLOW    |          |
clk       | kernel17[14] | FDRE    | -     |     2.585 (r) | SLOW    |    -1.119 (r) | SLOW    |          |
clk       | kernel17[15] | FDRE    | -     |     2.343 (r) | FAST    |    -0.831 (r) | SLOW    |          |
clk       | kernel18[0]  | FDRE    | -     |     2.321 (r) | FAST    |    -0.843 (r) | SLOW    |          |
clk       | kernel18[1]  | FDRE    | -     |     2.787 (r) | SLOW    |    -1.327 (r) | SLOW    |          |
clk       | kernel18[2]  | FDRE    | -     |     2.227 (r) | FAST    |    -0.721 (r) | SLOW    |          |
clk       | kernel18[3]  | FDRE    | -     |     2.619 (r) | SLOW    |    -1.180 (r) | SLOW    |          |
clk       | kernel18[4]  | FDRE    | -     |     2.320 (r) | FAST    |    -0.853 (r) | SLOW    |          |
clk       | kernel18[5]  | FDRE    | -     |     2.342 (r) | FAST    |    -0.885 (r) | SLOW    |          |
clk       | kernel18[6]  | FDRE    | -     |     2.401 (r) | FAST    |    -0.959 (r) | SLOW    |          |
clk       | kernel18[7]  | FDRE    | -     |     1.735 (r) | FAST    |    -0.121 (r) | SLOW    |          |
clk       | kernel18[8]  | FDRE    | -     |     2.416 (r) | SLOW    |    -0.968 (r) | SLOW    |          |
clk       | kernel18[9]  | FDRE    | -     |     1.784 (r) | FAST    |    -0.140 (r) | SLOW    |          |
clk       | kernel18[10] | FDRE    | -     |     1.706 (r) | FAST    |    -0.091 (r) | SLOW    |          |
clk       | kernel18[11] | FDRE    | -     |     1.709 (r) | FAST    |    -0.089 (r) | SLOW    |          |
clk       | kernel18[12] | FDRE    | -     |     2.354 (r) | FAST    |    -0.867 (r) | SLOW    |          |
clk       | kernel18[13] | FDRE    | -     |     2.660 (r) | SLOW    |    -1.190 (r) | SLOW    |          |
clk       | kernel18[14] | FDRE    | -     |     1.694 (r) | FAST    |    -0.084 (r) | SLOW    |          |
clk       | kernel18[15] | FDRE    | -     |     2.543 (r) | SLOW    |    -1.088 (r) | SLOW    |          |
clk       | kernel19[0]  | FDRE    | -     |     2.838 (r) | SLOW    |    -1.320 (r) | SLOW    |          |
clk       | kernel19[1]  | FDRE    | -     |     2.934 (r) | SLOW    |    -1.402 (r) | SLOW    |          |
clk       | kernel19[2]  | FDRE    | -     |     1.851 (r) | FAST    |    -0.280 (r) | SLOW    |          |
clk       | kernel19[3]  | FDRE    | -     |     2.831 (r) | SLOW    |    -1.321 (r) | SLOW    |          |
clk       | kernel19[4]  | FDRE    | -     |     2.728 (r) | SLOW    |    -1.230 (r) | SLOW    |          |
clk       | kernel19[5]  | FDRE    | -     |     1.732 (r) | FAST    |    -0.106 (r) | SLOW    |          |
clk       | kernel19[6]  | FDRE    | -     |     2.814 (r) | SLOW    |    -1.338 (r) | SLOW    |          |
clk       | kernel19[7]  | FDRE    | -     |     2.792 (r) | SLOW    |    -1.278 (r) | SLOW    |          |
clk       | kernel19[8]  | FDRE    | -     |     2.959 (r) | SLOW    |    -1.424 (r) | SLOW    |          |
clk       | kernel19[9]  | FDRE    | -     |     2.967 (r) | SLOW    |    -1.419 (r) | SLOW    |          |
clk       | kernel19[10] | FDRE    | -     |     2.885 (r) | SLOW    |    -1.367 (r) | SLOW    |          |
clk       | kernel19[11] | FDRE    | -     |     1.680 (r) | FAST    |    -0.063 (r) | SLOW    |          |
clk       | kernel19[12] | FDRE    | -     |     1.693 (r) | FAST    |    -0.060 (r) | SLOW    |          |
clk       | kernel19[13] | FDRE    | -     |     1.913 (r) | FAST    |    -0.353 (r) | SLOW    |          |
clk       | kernel19[14] | FDRE    | -     |     2.825 (r) | SLOW    |    -1.277 (r) | SLOW    |          |
clk       | kernel19[15] | FDRE    | -     |     1.711 (r) | FAST    |    -0.104 (r) | SLOW    |          |
clk       | kernel1[0]   | FDRE    | -     |     1.916 (r) | FAST    |    -0.257 (r) | SLOW    |          |
clk       | kernel1[1]   | FDRE    | -     |     1.865 (r) | FAST    |    -0.165 (r) | SLOW    |          |
clk       | kernel1[2]   | FDRE    | -     |     2.950 (r) | SLOW    |    -1.424 (r) | FAST    |          |
clk       | kernel1[3]   | FDRE    | -     |     2.108 (r) | FAST    |    -0.269 (r) | SLOW    |          |
clk       | kernel1[4]   | FDRE    | -     |     2.895 (r) | SLOW    |    -1.436 (r) | SLOW    |          |
clk       | kernel1[5]   | FDRE    | -     |     2.635 (r) | SLOW    |    -1.162 (r) | SLOW    |          |
clk       | kernel1[6]   | FDRE    | -     |     1.849 (r) | FAST    |    -0.099 (r) | SLOW    |          |
clk       | kernel1[7]   | FDRE    | -     |     3.220 (r) | SLOW    |    -1.720 (r) | SLOW    |          |
clk       | kernel1[8]   | FDRE    | -     |     1.819 (r) | FAST    |    -0.115 (r) | SLOW    |          |
clk       | kernel1[9]   | FDRE    | -     |     1.834 (r) | FAST    |    -0.116 (r) | SLOW    |          |
clk       | kernel1[10]  | FDRE    | -     |     2.951 (r) | SLOW    |    -1.478 (r) | SLOW    |          |
clk       | kernel1[11]  | FDRE    | -     |     2.568 (r) | SLOW    |    -1.145 (r) | SLOW    |          |
clk       | kernel1[12]  | FDRE    | -     |     2.920 (r) | SLOW    |    -1.453 (r) | SLOW    |          |
clk       | kernel1[13]  | FDRE    | -     |     2.047 (r) | FAST    |    -0.589 (r) | SLOW    |          |
clk       | kernel1[14]  | FDRE    | -     |     2.473 (r) | SLOW    |    -1.051 (r) | SLOW    |          |
clk       | kernel1[15]  | FDRE    | -     |     3.046 (r) | SLOW    |    -1.578 (r) | SLOW    |          |
clk       | kernel20[0]  | FDRE    | -     |     2.494 (r) | SLOW    |    -1.102 (r) | SLOW    |          |
clk       | kernel20[1]  | FDRE    | -     |     1.682 (r) | FAST    |    -0.077 (r) | SLOW    |          |
clk       | kernel20[2]  | FDRE    | -     |     2.396 (r) | SLOW    |    -1.008 (r) | SLOW    |          |
clk       | kernel20[3]  | FDRE    | -     |     2.371 (r) | FAST    |    -0.964 (r) | SLOW    |          |
clk       | kernel20[4]  | FDRE    | -     |     2.214 (r) | FAST    |    -0.622 (r) | SLOW    |          |
clk       | kernel20[5]  | FDRE    | -     |     2.345 (r) | FAST    |    -0.953 (r) | SLOW    |          |
clk       | kernel20[6]  | FDRE    | -     |     2.270 (r) | FAST    |    -0.871 (r) | SLOW    |          |
clk       | kernel20[7]  | FDRE    | -     |     2.485 (r) | SLOW    |    -1.092 (r) | SLOW    |          |
clk       | kernel20[8]  | FDRE    | -     |     2.285 (r) | FAST    |    -0.894 (r) | SLOW    |          |
clk       | kernel20[9]  | FDRE    | -     |     1.775 (r) | FAST    |    -0.236 (r) | SLOW    |          |
clk       | kernel20[10] | FDRE    | -     |     1.796 (r) | FAST    |    -0.206 (r) | SLOW    |          |
clk       | kernel20[11] | FDRE    | -     |     2.475 (r) | FAST    |    -1.085 (r) | SLOW    |          |
clk       | kernel20[12] | FDRE    | -     |     2.611 (r) | FAST    |    -1.116 (r) | SLOW    |          |
clk       | kernel20[13] | FDRE    | -     |     2.187 (r) | FAST    |    -0.792 (r) | SLOW    |          |
clk       | kernel20[14] | FDRE    | -     |     2.041 (r) | FAST    |    -0.547 (r) | SLOW    |          |
clk       | kernel20[15] | FDRE    | -     |     2.621 (r) | FAST    |    -1.144 (r) | SLOW    |          |
clk       | kernel21[0]  | FDRE    | -     |     3.438 (r) | SLOW    |    -1.525 (r) | FAST    |          |
clk       | kernel21[1]  | FDRE    | -     |     3.280 (r) | SLOW    |    -1.830 (r) | FAST    |          |
clk       | kernel21[2]  | FDRE    | -     |     3.536 (r) | SLOW    |    -2.177 (r) | SLOW    |          |
clk       | kernel21[3]  | FDRE    | -     |     3.355 (r) | SLOW    |    -1.881 (r) | FAST    |          |
clk       | kernel21[4]  | FDRE    | -     |     2.811 (r) | SLOW    |    -1.456 (r) | SLOW    |          |
clk       | kernel21[5]  | FDRE    | -     |     4.016 (r) | SLOW    |    -1.903 (r) | FAST    |          |
clk       | kernel21[6]  | FDRE    | -     |     3.001 (r) | SLOW    |    -1.512 (r) | FAST    |          |
clk       | kernel21[7]  | FDRE    | -     |     3.690 (r) | SLOW    |    -2.121 (r) | FAST    |          |
clk       | kernel21[8]  | FDRE    | -     |     1.932 (r) | SLOW    |    -0.531 (r) | SLOW    |          |
clk       | kernel21[9]  | FDRE    | -     |     4.279 (r) | SLOW    |    -2.663 (r) | FAST    |          |
clk       | kernel21[10] | FDRE    | -     |     2.113 (r) | SLOW    |    -0.704 (r) | SLOW    |          |
clk       | kernel21[11] | FDRE    | -     |     3.104 (r) | SLOW    |    -1.619 (r) | FAST    |          |
clk       | kernel21[12] | FDRE    | -     |     2.623 (r) | SLOW    |    -1.121 (r) | FAST    |          |
clk       | kernel21[13] | FDRE    | -     |     2.543 (r) | SLOW    |    -1.110 (r) | SLOW    |          |
clk       | kernel21[14] | FDRE    | -     |     1.462 (r) | FAST    |    -0.060 (r) | SLOW    |          |
clk       | kernel21[15] | FDRE    | -     |     3.655 (r) | SLOW    |    -2.234 (r) | SLOW    |          |
clk       | kernel22[0]  | FDRE    | -     |     3.413 (r) | SLOW    |    -1.517 (r) | FAST    |          |
clk       | kernel22[1]  | FDRE    | -     |     4.344 (r) | SLOW    |    -2.326 (r) | FAST    |          |
clk       | kernel22[2]  | FDRE    | -     |     2.461 (r) | SLOW    |    -0.953 (r) | FAST    |          |
clk       | kernel22[3]  | FDRE    | -     |     3.185 (r) | SLOW    |    -1.800 (r) | SLOW    |          |
clk       | kernel22[4]  | FDRE    | -     |     2.852 (r) | SLOW    |    -1.240 (r) | FAST    |          |
clk       | kernel22[5]  | FDRE    | -     |     2.886 (r) | SLOW    |    -1.198 (r) | FAST    |          |
clk       | kernel22[6]  | FDRE    | -     |     2.428 (r) | SLOW    |    -1.017 (r) | SLOW    |          |
clk       | kernel22[7]  | FDRE    | -     |     1.916 (r) | SLOW    |    -0.555 (r) | SLOW    |          |
clk       | kernel22[8]  | FDRE    | -     |     4.127 (r) | SLOW    |    -2.051 (r) | FAST    |          |
clk       | kernel22[9]  | FDRE    | -     |     2.738 (r) | SLOW    |    -1.279 (r) | FAST    |          |
clk       | kernel22[10] | FDRE    | -     |     3.300 (r) | SLOW    |    -1.854 (r) | FAST    |          |
clk       | kernel22[11] | FDRE    | -     |     4.157 (r) | SLOW    |    -2.593 (r) | FAST    |          |
clk       | kernel22[12] | FDRE    | -     |     3.789 (r) | SLOW    |    -2.443 (r) | SLOW    |          |
clk       | kernel22[13] | FDRE    | -     |     1.938 (r) | SLOW    |    -0.527 (r) | FAST    |          |
clk       | kernel22[14] | FDRE    | -     |     1.899 (r) | FAST    |    -0.483 (r) | SLOW    |          |
clk       | kernel22[15] | FDRE    | -     |     1.897 (r) | SLOW    |    -0.504 (r) | SLOW    |          |
clk       | kernel23[0]  | FDRE    | -     |     2.330 (r) | SLOW    |    -0.910 (r) | SLOW    |          |
clk       | kernel23[1]  | FDRE    | -     |     2.248 (r) | SLOW    |    -0.841 (r) | SLOW    |          |
clk       | kernel23[2]  | FDRE    | -     |     2.113 (r) | SLOW    |    -0.736 (r) | SLOW    |          |
clk       | kernel23[3]  | FDRE    | -     |     2.442 (r) | SLOW    |    -1.015 (r) | SLOW    |          |
clk       | kernel23[4]  | FDRE    | -     |     1.896 (r) | SLOW    |    -0.503 (r) | SLOW    |          |
clk       | kernel23[5]  | FDRE    | -     |     5.235 (r) | SLOW    |    -3.786 (r) | SLOW    |          |
clk       | kernel23[6]  | FDRE    | -     |     2.232 (r) | SLOW    |    -0.836 (r) | SLOW    |          |
clk       | kernel23[7]  | FDRE    | -     |     5.098 (r) | SLOW    |    -3.595 (r) | FAST    |          |
clk       | kernel23[8]  | FDRE    | -     |     2.481 (r) | FAST    |    -1.033 (r) | SLOW    |          |
clk       | kernel23[9]  | FDRE    | -     |     3.013 (r) | SLOW    |    -1.515 (r) | SLOW    |          |
clk       | kernel23[10] | FDRE    | -     |     3.237 (r) | SLOW    |    -1.788 (r) | SLOW    |          |
clk       | kernel23[11] | FDRE    | -     |     2.159 (r) | SLOW    |    -0.755 (r) | SLOW    |          |
clk       | kernel23[12] | FDRE    | -     |     4.466 (r) | SLOW    |    -2.880 (r) | FAST    |          |
clk       | kernel23[13] | FDRE    | -     |     2.828 (r) | SLOW    |    -1.471 (r) | SLOW    |          |
clk       | kernel23[14] | FDRE    | -     |     1.543 (r) | FAST    |    -0.060 (r) | SLOW    |          |
clk       | kernel23[15] | FDRE    | -     |     2.109 (r) | SLOW    |    -0.702 (r) | SLOW    |          |
clk       | kernel24[0]  | FDRE    | -     |     4.494 (r) | SLOW    |    -2.662 (r) | FAST    |          |
clk       | kernel24[1]  | FDRE    | -     |     1.870 (r) | FAST    |    -0.386 (r) | SLOW    |          |
clk       | kernel24[2]  | FDRE    | -     |     3.368 (r) | SLOW    |    -1.559 (r) | FAST    |          |
clk       | kernel24[3]  | FDRE    | -     |     3.275 (r) | SLOW    |    -1.463 (r) | FAST    |          |
clk       | kernel24[4]  | FDRE    | -     |     3.086 (r) | SLOW    |    -1.683 (r) | SLOW    |          |
clk       | kernel24[5]  | FDRE    | -     |     4.743 (r) | SLOW    |    -3.250 (r) | SLOW    |          |
clk       | kernel24[6]  | FDRE    | -     |     3.010 (r) | SLOW    |    -1.276 (r) | FAST    |          |
clk       | kernel24[7]  | FDRE    | -     |     3.681 (r) | SLOW    |    -1.711 (r) | FAST    |          |
clk       | kernel24[8]  | FDRE    | -     |     2.502 (r) | SLOW    |    -1.066 (r) | SLOW    |          |
clk       | kernel24[9]  | FDRE    | -     |     1.734 (r) | FAST    |    -0.293 (r) | SLOW    |          |
clk       | kernel24[10] | FDRE    | -     |     3.669 (r) | SLOW    |    -1.788 (r) | FAST    |          |
clk       | kernel24[11] | FDRE    | -     |     3.164 (r) | SLOW    |    -1.571 (r) | FAST    |          |
clk       | kernel24[12] | FDRE    | -     |     3.234 (r) | SLOW    |    -1.836 (r) | SLOW    |          |
clk       | kernel24[13] | FDRE    | -     |     2.784 (r) | SLOW    |    -1.181 (r) | FAST    |          |
clk       | kernel24[14] | FDRE    | -     |     4.968 (r) | SLOW    |    -3.241 (r) | FAST    |          |
clk       | kernel24[15] | FDRE    | -     |     3.069 (r) | SLOW    |    -1.582 (r) | SLOW    |          |
clk       | kernel25[0]  | FDRE    | -     |     3.659 (r) | SLOW    |    -1.761 (r) | FAST    |          |
clk       | kernel25[1]  | FDRE    | -     |     1.627 (r) | FAST    |    -0.134 (r) | SLOW    |          |
clk       | kernel25[2]  | FDRE    | -     |     3.674 (r) | SLOW    |    -1.800 (r) | FAST    |          |
clk       | kernel25[3]  | FDRE    | -     |     4.492 (r) | SLOW    |    -3.014 (r) | SLOW    |          |
clk       | kernel25[4]  | FDRE    | -     |     4.506 (r) | SLOW    |    -2.339 (r) | FAST    |          |
clk       | kernel25[5]  | FDRE    | -     |     2.131 (r) | SLOW    |    -0.745 (r) | SLOW    |          |
clk       | kernel25[6]  | FDRE    | -     |     1.691 (r) | FAST    |    -0.261 (r) | SLOW    |          |
clk       | kernel25[7]  | FDRE    | -     |     3.926 (r) | SLOW    |    -2.121 (r) | FAST    |          |
clk       | kernel25[8]  | FDRE    | -     |     4.320 (r) | SLOW    |    -2.893 (r) | SLOW    |          |
clk       | kernel25[9]  | FDRE    | -     |     1.984 (r) | SLOW    |    -0.614 (r) | SLOW    |          |
clk       | kernel25[10] | FDRE    | -     |     3.734 (r) | SLOW    |    -2.318 (r) | SLOW    |          |
clk       | kernel25[11] | FDRE    | -     |     2.417 (r) | SLOW    |    -0.948 (r) | SLOW    |          |
clk       | kernel25[12] | FDRE    | -     |     3.982 (r) | SLOW    |    -2.543 (r) | SLOW    |          |
clk       | kernel25[13] | FDRE    | -     |     2.241 (r) | SLOW    |    -0.775 (r) | SLOW    |          |
clk       | kernel25[14] | FDRE    | -     |     2.390 (r) | FAST    |    -0.977 (r) | SLOW    |          |
clk       | kernel25[15] | FDRE    | -     |     2.995 (r) | SLOW    |    -1.602 (r) | SLOW    |          |
clk       | kernel26[0]  | FDRE    | -     |     2.189 (r) | SLOW    |    -0.852 (r) | SLOW    |          |
clk       | kernel26[1]  | FDRE    | -     |     2.085 (r) | SLOW    |    -0.763 (r) | SLOW    |          |
clk       | kernel26[2]  | FDRE    | -     |     1.998 (r) | FAST    |    -0.672 (r) | SLOW    |          |
clk       | kernel26[3]  | FDRE    | -     |     1.960 (r) | FAST    |    -0.602 (r) | SLOW    |          |
clk       | kernel26[4]  | FDRE    | -     |     1.894 (r) | FAST    |    -0.545 (r) | SLOW    |          |
clk       | kernel26[5]  | FDRE    | -     |     2.190 (r) | SLOW    |    -0.849 (r) | SLOW    |          |
clk       | kernel26[6]  | FDRE    | -     |     2.046 (r) | FAST    |    -0.717 (r) | SLOW    |          |
clk       | kernel26[7]  | FDRE    | -     |     2.865 (r) | SLOW    |    -1.343 (r) | FAST    |          |
clk       | kernel26[8]  | FDRE    | -     |     1.853 (r) | FAST    |    -0.466 (r) | SLOW    |          |
clk       | kernel26[9]  | FDRE    | -     |     2.009 (r) | FAST    |    -0.668 (r) | SLOW    |          |
clk       | kernel26[10] | FDRE    | -     |     2.092 (r) | SLOW    |    -0.778 (r) | SLOW    |          |
clk       | kernel26[11] | FDRE    | -     |     1.931 (r) | FAST    |    -0.603 (r) | SLOW    |          |
clk       | kernel26[12] | FDRE    | -     |     2.010 (r) | FAST    |    -0.650 (r) | SLOW    |          |
clk       | kernel26[13] | FDRE    | -     |     2.123 (r) | FAST    |    -0.809 (r) | SLOW    |          |
clk       | kernel26[14] | FDRE    | -     |     2.080 (r) | SLOW    |    -0.714 (r) | SLOW    |          |
clk       | kernel26[15] | FDRE    | -     |     2.239 (r) | SLOW    |    -0.880 (r) | SLOW    |          |
clk       | kernel27[0]  | FDRE    | -     |     2.596 (r) | SLOW    |    -1.195 (r) | SLOW    |          |
clk       | kernel27[1]  | FDRE    | -     |     2.781 (r) | SLOW    |    -1.305 (r) | FAST    |          |
clk       | kernel27[2]  | FDRE    | -     |     1.751 (r) | FAST    |    -0.340 (r) | SLOW    |          |
clk       | kernel27[3]  | FDRE    | -     |     1.617 (r) | FAST    |    -0.191 (r) | SLOW    |          |
clk       | kernel27[4]  | FDRE    | -     |     1.658 (r) | FAST    |    -0.232 (r) | SLOW    |          |
clk       | kernel27[5]  | FDRE    | -     |     1.575 (r) | FAST    |    -0.126 (r) | SLOW    |          |
clk       | kernel27[6]  | FDRE    | -     |     1.653 (r) | FAST    |    -0.256 (r) | SLOW    |          |
clk       | kernel27[7]  | FDRE    | -     |     1.969 (r) | SLOW    |    -0.614 (r) | SLOW    |          |
clk       | kernel27[8]  | FDRE    | -     |     1.620 (r) | FAST    |    -0.173 (r) | SLOW    |          |
clk       | kernel27[9]  | FDRE    | -     |     2.985 (r) | SLOW    |    -1.337 (r) | FAST    |          |
clk       | kernel27[10] | FDRE    | -     |     1.847 (r) | FAST    |    -0.427 (r) | SLOW    |          |
clk       | kernel27[11] | FDRE    | -     |     2.043 (r) | SLOW    |    -0.711 (r) | SLOW    |          |
clk       | kernel27[12] | FDRE    | -     |     1.806 (r) | FAST    |    -0.388 (r) | SLOW    |          |
clk       | kernel27[13] | FDRE    | -     |     1.952 (r) | FAST    |    -0.574 (r) | SLOW    |          |
clk       | kernel27[14] | FDRE    | -     |     2.955 (r) | SLOW    |    -1.393 (r) | FAST    |          |
clk       | kernel27[15] | FDRE    | -     |     2.141 (r) | SLOW    |    -0.810 (r) | SLOW    |          |
clk       | kernel28[0]  | FDRE    | -     |     1.741 (r) | FAST    |    -0.288 (r) | SLOW    |          |
clk       | kernel28[1]  | FDRE    | -     |     3.616 (r) | SLOW    |    -1.441 (r) | FAST    |          |
clk       | kernel28[2]  | FDRE    | -     |     2.401 (r) | SLOW    |    -1.067 (r) | SLOW    |          |
clk       | kernel28[3]  | FDRE    | -     |     1.844 (r) | FAST    |    -0.518 (r) | SLOW    |          |
clk       | kernel28[4]  | FDRE    | -     |     1.798 (r) | FAST    |    -0.345 (r) | SLOW    |          |
clk       | kernel28[5]  | FDRE    | -     |     2.551 (r) | SLOW    |    -1.022 (r) | FAST    |          |
clk       | kernel28[6]  | FDRE    | -     |     1.960 (r) | FAST    |    -0.484 (r) | SLOW    |          |
clk       | kernel28[7]  | FDRE    | -     |     1.959 (r) | SLOW    |    -0.659 (r) | SLOW    |          |
clk       | kernel28[8]  | FDRE    | -     |     1.732 (r) | FAST    |    -0.386 (r) | SLOW    |          |
clk       | kernel28[9]  | FDRE    | -     |     1.779 (r) | FAST    |    -0.412 (r) | SLOW    |          |
clk       | kernel28[10] | FDRE    | -     |     1.929 (r) | FAST    |    -0.582 (r) | SLOW    |          |
clk       | kernel28[11] | FDRE    | -     |     1.906 (r) | SLOW    |    -0.545 (r) | SLOW    |          |
clk       | kernel28[12] | FDRE    | -     |     2.396 (r) | SLOW    |    -1.069 (r) | SLOW    |          |
clk       | kernel28[13] | FDRE    | -     |     1.933 (r) | FAST    |    -0.556 (r) | SLOW    |          |
clk       | kernel28[14] | FDRE    | -     |     1.767 (r) | FAST    |    -0.295 (r) | SLOW    |          |
clk       | kernel28[15] | FDRE    | -     |     1.771 (r) | FAST    |    -0.306 (r) | SLOW    |          |
clk       | kernel29[0]  | FDRE    | -     |     2.515 (r) | SLOW    |    -1.122 (r) | SLOW    |          |
clk       | kernel29[1]  | FDRE    | -     |     2.653 (r) | SLOW    |    -1.247 (r) | SLOW    |          |
clk       | kernel29[2]  | FDRE    | -     |     1.559 (r) | FAST    |    -0.143 (r) | SLOW    |          |
clk       | kernel29[3]  | FDRE    | -     |     2.375 (r) | SLOW    |    -0.987 (r) | SLOW    |          |
clk       | kernel29[4]  | FDRE    | -     |     2.360 (r) | SLOW    |    -0.949 (r) | SLOW    |          |
clk       | kernel29[5]  | FDRE    | -     |     1.613 (r) | FAST    |    -0.169 (r) | SLOW    |          |
clk       | kernel29[6]  | FDRE    | -     |     1.555 (r) | FAST    |    -0.082 (r) | SLOW    |          |
clk       | kernel29[7]  | FDRE    | -     |     1.655 (r) | FAST    |    -0.227 (r) | SLOW    |          |
clk       | kernel29[8]  | FDRE    | -     |     1.711 (r) | FAST    |    -0.274 (r) | SLOW    |          |
clk       | kernel29[9]  | FDRE    | -     |     2.230 (r) | SLOW    |    -0.753 (r) | FAST    |          |
clk       | kernel29[10] | FDRE    | -     |     1.743 (r) | FAST    |    -0.330 (r) | SLOW    |          |
clk       | kernel29[11] | FDRE    | -     |     3.116 (r) | SLOW    |    -1.485 (r) | FAST    |          |
clk       | kernel29[12] | FDRE    | -     |     1.586 (r) | FAST    |    -0.122 (r) | SLOW    |          |
clk       | kernel29[13] | FDRE    | -     |     1.608 (r) | FAST    |    -0.143 (r) | SLOW    |          |
clk       | kernel29[14] | FDRE    | -     |     1.680 (r) | FAST    |    -0.294 (r) | SLOW    |          |
clk       | kernel29[15] | FDRE    | -     |     2.857 (r) | SLOW    |    -1.270 (r) | FAST    |          |
clk       | kernel2[0]   | FDRE    | -     |     3.229 (r) | SLOW    |    -1.580 (r) | FAST    |          |
clk       | kernel2[1]   | FDRE    | -     |     2.922 (r) | SLOW    |    -1.348 (r) | FAST    |          |
clk       | kernel2[2]   | FDRE    | -     |     1.892 (r) | FAST    |    -0.465 (r) | SLOW    |          |
clk       | kernel2[3]   | FDRE    | -     |     1.982 (r) | FAST    |    -0.548 (r) | SLOW    |          |
clk       | kernel2[4]   | FDRE    | -     |     1.856 (r) | FAST    |    -0.308 (r) | SLOW    |          |
clk       | kernel2[5]   | FDRE    | -     |     2.744 (r) | SLOW    |    -1.267 (r) | SLOW    |          |
clk       | kernel2[6]   | FDRE    | -     |     3.094 (r) | SLOW    |    -1.506 (r) | FAST    |          |
clk       | kernel2[7]   | FDRE    | -     |     1.651 (r) | FAST    |    -0.108 (r) | SLOW    |          |
clk       | kernel2[8]   | FDRE    | -     |     3.236 (r) | SLOW    |    -1.556 (r) | FAST    |          |
clk       | kernel2[9]   | FDRE    | -     |     1.766 (r) | FAST    |    -0.324 (r) | SLOW    |          |
clk       | kernel2[10]  | FDRE    | -     |     1.666 (r) | FAST    |    -0.152 (r) | SLOW    |          |
clk       | kernel2[11]  | FDRE    | -     |     2.569 (r) | SLOW    |    -1.105 (r) | SLOW    |          |
clk       | kernel2[12]  | FDRE    | -     |     1.605 (r) | FAST    |    -0.093 (r) | SLOW    |          |
clk       | kernel2[13]  | FDRE    | -     |     3.238 (r) | SLOW    |    -1.541 (r) | FAST    |          |
clk       | kernel2[14]  | FDRE    | -     |     1.619 (r) | FAST    |    -0.078 (r) | SLOW    |          |
clk       | kernel2[15]  | FDRE    | -     |     2.004 (r) | FAST    |    -0.437 (r) | SLOW    |          |
clk       | kernel30[0]  | FDRE    | -     |     1.601 (r) | FAST    |    -0.164 (r) | SLOW    |          |
clk       | kernel30[1]  | FDRE    | -     |     1.964 (r) | FAST    |    -0.561 (r) | SLOW    |          |
clk       | kernel30[2]  | FDRE    | -     |     2.253 (r) | SLOW    |    -0.851 (r) | SLOW    |          |
clk       | kernel30[3]  | FDRE    | -     |     1.787 (r) | FAST    |    -0.213 (r) | SLOW    |          |
clk       | kernel30[4]  | FDRE    | -     |     1.530 (r) | FAST    |    -0.072 (r) | SLOW    |          |
clk       | kernel30[5]  | FDRE    | -     |     2.438 (r) | SLOW    |    -0.997 (r) | SLOW    |          |
clk       | kernel30[6]  | FDRE    | -     |     1.731 (r) | FAST    |    -0.284 (r) | SLOW    |          |
clk       | kernel30[7]  | FDRE    | -     |     1.783 (r) | SLOW    |    -0.413 (r) | SLOW    |          |
clk       | kernel30[8]  | FDRE    | -     |     1.791 (r) | FAST    |    -0.329 (r) | SLOW    |          |
clk       | kernel30[9]  | FDRE    | -     |     1.584 (r) | FAST    |    -0.188 (r) | SLOW    |          |
clk       | kernel30[10] | FDRE    | -     |     1.555 (r) | FAST    |    -0.142 (r) | SLOW    |          |
clk       | kernel30[11] | FDRE    | -     |     1.593 (r) | FAST    |    -0.178 (r) | SLOW    |          |
clk       | kernel30[12] | FDRE    | -     |     1.847 (r) | FAST    |    -0.384 (r) | SLOW    |          |
clk       | kernel30[13] | FDRE    | -     |     1.530 (r) | FAST    |    -0.112 (r) | SLOW    |          |
clk       | kernel30[14] | FDRE    | -     |     1.598 (r) | FAST    |    -0.205 (r) | SLOW    |          |
clk       | kernel30[15] | FDRE    | -     |     1.500 (r) | FAST    |    -0.063 (r) | SLOW    |          |
clk       | kernel31[0]  | FDRE    | -     |     2.923 (r) | SLOW    |    -1.294 (r) | FAST    |          |
clk       | kernel31[1]  | FDRE    | -     |     2.075 (r) | FAST    |    -0.674 (r) | SLOW    |          |
clk       | kernel31[2]  | FDRE    | -     |     3.302 (r) | SLOW    |    -1.561 (r) | FAST    |          |
clk       | kernel31[3]  | FDRE    | -     |     2.088 (r) | FAST    |    -0.607 (r) | SLOW    |          |
clk       | kernel31[4]  | FDRE    | -     |     3.081 (r) | SLOW    |    -1.432 (r) | FAST    |          |
clk       | kernel31[5]  | FDRE    | -     |     1.931 (r) | SLOW    |    -0.630 (r) | SLOW    |          |
clk       | kernel31[6]  | FDRE    | -     |     1.924 (r) | SLOW    |    -0.617 (r) | SLOW    |          |
clk       | kernel31[7]  | FDRE    | -     |     2.541 (r) | SLOW    |    -1.027 (r) | FAST    |          |
clk       | kernel31[8]  | FDRE    | -     |     2.121 (r) | SLOW    |    -0.716 (r) | SLOW    |          |
clk       | kernel31[9]  | FDRE    | -     |     2.263 (r) | SLOW    |    -0.851 (r) | SLOW    |          |
clk       | kernel31[10] | FDRE    | -     |     2.257 (r) | SLOW    |    -0.856 (r) | SLOW    |          |
clk       | kernel31[11] | FDRE    | -     |     1.549 (r) | FAST    |    -0.210 (r) | SLOW    |          |
clk       | kernel31[12] | FDRE    | -     |     1.944 (r) | FAST    |    -0.407 (r) | SLOW    |          |
clk       | kernel31[13] | FDRE    | -     |     2.233 (r) | SLOW    |    -0.831 (r) | SLOW    |          |
clk       | kernel31[14] | FDRE    | -     |     2.433 (r) | SLOW    |    -0.956 (r) | FAST    |          |
clk       | kernel31[15] | FDRE    | -     |     2.163 (r) | FAST    |    -0.706 (r) | SLOW    |          |
clk       | kernel3[0]   | FDRE    | -     |     2.782 (r) | SLOW    |    -1.371 (r) | FAST    |          |
clk       | kernel3[1]   | FDRE    | -     |     1.721 (r) | FAST    |    -0.121 (r) | SLOW    |          |
clk       | kernel3[2]   | FDRE    | -     |     1.696 (r) | FAST    |    -0.119 (r) | SLOW    |          |
clk       | kernel3[3]   | FDRE    | -     |     1.711 (r) | FAST    |    -0.122 (r) | SLOW    |          |
clk       | kernel3[4]   | FDRE    | -     |     2.630 (r) | SLOW    |    -1.218 (r) | SLOW    |          |
clk       | kernel3[5]   | FDRE    | -     |     2.379 (r) | SLOW    |    -1.058 (r) | SLOW    |          |
clk       | kernel3[6]   | FDRE    | -     |     2.119 (r) | SLOW    |    -0.787 (r) | SLOW    |          |
clk       | kernel3[7]   | FDRE    | -     |     1.793 (r) | FAST    |    -0.216 (r) | SLOW    |          |
clk       | kernel3[8]   | FDRE    | -     |     1.894 (r) | FAST    |    -0.365 (r) | SLOW    |          |
clk       | kernel3[9]   | FDRE    | -     |     1.686 (r) | FAST    |    -0.147 (r) | SLOW    |          |
clk       | kernel3[10]  | FDRE    | -     |     1.737 (r) | FAST    |    -0.237 (r) | SLOW    |          |
clk       | kernel3[11]  | FDRE    | -     |     2.975 (r) | SLOW    |    -1.356 (r) | FAST    |          |
clk       | kernel3[12]  | FDRE    | -     |     2.054 (r) | FAST    |    -0.599 (r) | SLOW    |          |
clk       | kernel3[13]  | FDRE    | -     |     1.704 (r) | FAST    |    -0.212 (r) | SLOW    |          |
clk       | kernel3[14]  | FDRE    | -     |     1.756 (r) | FAST    |    -0.258 (r) | SLOW    |          |
clk       | kernel3[15]  | FDRE    | -     |     2.679 (r) | SLOW    |    -1.257 (r) | SLOW    |          |
clk       | kernel4[0]   | FDRE    | -     |     1.835 (r) | FAST    |    -0.296 (r) | SLOW    |          |
clk       | kernel4[1]   | FDRE    | -     |     1.762 (r) | FAST    |    -0.218 (r) | SLOW    |          |
clk       | kernel4[2]   | FDRE    | -     |     1.873 (r) | FAST    |    -0.338 (r) | SLOW    |          |
clk       | kernel4[3]   | FDRE    | -     |     1.702 (r) | FAST    |    -0.162 (r) | SLOW    |          |
clk       | kernel4[4]   | FDRE    | -     |     1.662 (r) | FAST    |    -0.178 (r) | SLOW    |          |
clk       | kernel4[5]   | FDRE    | -     |     2.084 (r) | FAST    |    -0.624 (r) | SLOW    |          |
clk       | kernel4[6]   | FDRE    | -     |     1.686 (r) | FAST    |    -0.192 (r) | SLOW    |          |
clk       | kernel4[7]   | FDRE    | -     |     1.715 (r) | FAST    |    -0.158 (r) | SLOW    |          |
clk       | kernel4[8]   | FDRE    | -     |     1.785 (r) | FAST    |    -0.256 (r) | SLOW    |          |
clk       | kernel4[9]   | FDRE    | -     |     1.917 (r) | FAST    |    -0.406 (r) | SLOW    |          |
clk       | kernel4[10]  | FDRE    | -     |     2.756 (r) | SLOW    |    -1.276 (r) | FAST    |          |
clk       | kernel4[11]  | FDRE    | -     |     2.002 (r) | FAST    |    -0.514 (r) | SLOW    |          |
clk       | kernel4[12]  | FDRE    | -     |     1.794 (r) | FAST    |    -0.253 (r) | SLOW    |          |
clk       | kernel4[13]  | FDRE    | -     |     1.791 (r) | FAST    |    -0.377 (r) | SLOW    |          |
clk       | kernel4[14]  | FDRE    | -     |     1.832 (r) | FAST    |    -0.318 (r) | SLOW    |          |
clk       | kernel4[15]  | FDRE    | -     |     1.919 (r) | FAST    |    -0.442 (r) | SLOW    |          |
clk       | kernel5[0]   | FDRE    | -     |     1.653 (r) | FAST    |    -0.129 (r) | SLOW    |          |
clk       | kernel5[1]   | FDRE    | -     |     1.726 (r) | FAST    |    -0.163 (r) | SLOW    |          |
clk       | kernel5[2]   | FDRE    | -     |     1.732 (r) | FAST    |    -0.198 (r) | SLOW    |          |
clk       | kernel5[3]   | FDRE    | -     |     1.787 (r) | FAST    |    -0.259 (r) | SLOW    |          |
clk       | kernel5[4]   | FDRE    | -     |     1.667 (r) | FAST    |    -0.116 (r) | SLOW    |          |
clk       | kernel5[5]   | FDRE    | -     |     1.834 (r) | FAST    |    -0.326 (r) | SLOW    |          |
clk       | kernel5[6]   | FDRE    | -     |     1.794 (r) | FAST    |    -0.244 (r) | SLOW    |          |
clk       | kernel5[7]   | FDRE    | -     |     1.669 (r) | FAST    |    -0.129 (r) | SLOW    |          |
clk       | kernel5[8]   | FDRE    | -     |     1.855 (r) | FAST    |    -0.409 (r) | SLOW    |          |
clk       | kernel5[9]   | FDRE    | -     |     1.639 (r) | FAST    |    -0.064 (r) | SLOW    |          |
clk       | kernel5[10]  | FDRE    | -     |     1.739 (r) | FAST    |    -0.328 (r) | SLOW    |          |
clk       | kernel5[11]  | FDRE    | -     |     1.978 (r) | FAST    |    -0.619 (r) | SLOW    |          |
clk       | kernel5[12]  | FDRE    | -     |     1.696 (r) | FAST    |    -0.213 (r) | SLOW    |          |
clk       | kernel5[13]  | FDRE    | -     |     1.840 (r) | FAST    |    -0.413 (r) | SLOW    |          |
clk       | kernel5[14]  | FDRE    | -     |     1.721 (r) | FAST    |    -0.233 (r) | SLOW    |          |
clk       | kernel5[15]  | FDRE    | -     |     1.959 (r) | FAST    |    -0.502 (r) | SLOW    |          |
clk       | kernel6[0]   | FDRE    | -     |     1.868 (r) | FAST    |    -0.464 (r) | SLOW    |          |
clk       | kernel6[1]   | FDRE    | -     |     2.303 (r) | SLOW    |    -0.964 (r) | SLOW    |          |
clk       | kernel6[2]   | FDRE    | -     |     1.985 (r) | FAST    |    -0.631 (r) | SLOW    |          |
clk       | kernel6[3]   | FDRE    | -     |     3.432 (r) | SLOW    |    -1.463 (r) | FAST    |          |
clk       | kernel6[4]   | FDRE    | -     |     2.157 (r) | FAST    |    -0.768 (r) | SLOW    |          |
clk       | kernel6[5]   | FDRE    | -     |     2.684 (r) | SLOW    |    -1.065 (r) | FAST    |          |
clk       | kernel6[6]   | FDRE    | -     |     1.929 (r) | FAST    |    -0.567 (r) | SLOW    |          |
clk       | kernel6[7]   | FDRE    | -     |     1.877 (r) | FAST    |    -0.507 (r) | SLOW    |          |
clk       | kernel6[8]   | FDRE    | -     |     2.898 (r) | SLOW    |    -1.205 (r) | FAST    |          |
clk       | kernel6[9]   | FDRE    | -     |     2.013 (r) | FAST    |    -0.656 (r) | SLOW    |          |
clk       | kernel6[10]  | FDRE    | -     |     2.267 (r) | SLOW    |    -0.926 (r) | SLOW    |          |
clk       | kernel6[11]  | FDRE    | -     |     4.958 (r) | SLOW    |    -2.452 (r) | FAST    |          |
clk       | kernel6[12]  | FDRE    | -     |     2.332 (r) | SLOW    |    -0.976 (r) | SLOW    |          |
clk       | kernel6[13]  | FDRE    | -     |     2.016 (r) | SLOW    |    -0.689 (r) | SLOW    |          |
clk       | kernel6[14]  | FDRE    | -     |     2.295 (r) | FAST    |    -0.813 (r) | SLOW    |          |
clk       | kernel6[15]  | FDRE    | -     |     2.171 (r) | SLOW    |    -0.815 (r) | SLOW    |          |
clk       | kernel7[0]   | FDRE    | -     |     2.119 (r) | FAST    |    -0.793 (r) | SLOW    |          |
clk       | kernel7[1]   | FDRE    | -     |     2.036 (r) | FAST    |    -0.675 (r) | SLOW    |          |
clk       | kernel7[2]   | FDRE    | -     |     2.003 (r) | FAST    |    -0.659 (r) | SLOW    |          |
clk       | kernel7[3]   | FDRE    | -     |     2.029 (r) | FAST    |    -0.660 (r) | SLOW    |          |
clk       | kernel7[4]   | FDRE    | -     |     2.553 (r) | SLOW    |    -1.043 (r) | FAST    |          |
clk       | kernel7[5]   | FDRE    | -     |     2.107 (r) | SLOW    |    -0.778 (r) | SLOW    |          |
clk       | kernel7[6]   | FDRE    | -     |     1.879 (r) | FAST    |    -0.562 (r) | SLOW    |          |
clk       | kernel7[7]   | FDRE    | -     |     2.121 (r) | SLOW    |    -0.779 (r) | SLOW    |          |
clk       | kernel7[8]   | FDRE    | -     |     1.979 (r) | FAST    |    -0.564 (r) | SLOW    |          |
clk       | kernel7[9]   | FDRE    | -     |     1.990 (r) | FAST    |    -0.664 (r) | SLOW    |          |
clk       | kernel7[10]  | FDRE    | -     |     2.344 (r) | SLOW    |    -0.880 (r) | FAST    |          |
clk       | kernel7[11]  | FDRE    | -     |     1.765 (r) | FAST    |    -0.340 (r) | SLOW    |          |
clk       | kernel7[12]  | FDRE    | -     |     2.224 (r) | SLOW    |    -0.856 (r) | SLOW    |          |
clk       | kernel7[13]  | FDRE    | -     |     2.217 (r) | SLOW    |    -0.820 (r) | SLOW    |          |
clk       | kernel7[14]  | FDRE    | -     |     1.925 (r) | FAST    |    -0.568 (r) | SLOW    |          |
clk       | kernel7[15]  | FDRE    | -     |     2.141 (r) | SLOW    |    -0.753 (r) | SLOW    |          |
clk       | kernel8[0]   | FDRE    | -     |     2.144 (r) | SLOW    |    -0.817 (r) | SLOW    |          |
clk       | kernel8[1]   | FDRE    | -     |     2.136 (r) | SLOW    |    -0.809 (r) | SLOW    |          |
clk       | kernel8[2]   | FDRE    | -     |     1.925 (r) | FAST    |    -0.591 (r) | SLOW    |          |
clk       | kernel8[3]   | FDRE    | -     |     2.301 (r) | SLOW    |    -0.956 (r) | SLOW    |          |
clk       | kernel8[4]   | FDRE    | -     |     1.833 (r) | FAST    |    -0.494 (r) | SLOW    |          |
clk       | kernel8[5]   | FDRE    | -     |     2.208 (r) | SLOW    |    -0.826 (r) | SLOW    |          |
clk       | kernel8[6]   | FDRE    | -     |     2.229 (r) | SLOW    |    -0.923 (r) | SLOW    |          |
clk       | kernel8[7]   | FDRE    | -     |     1.910 (r) | SLOW    |    -0.568 (r) | SLOW    |          |
clk       | kernel8[8]   | FDRE    | -     |     2.325 (r) | SLOW    |    -0.935 (r) | SLOW    |          |
clk       | kernel8[9]   | FDRE    | -     |     2.229 (r) | SLOW    |    -0.836 (r) | SLOW    |          |
clk       | kernel8[10]  | FDRE    | -     |     2.665 (r) | SLOW    |    -1.202 (r) | FAST    |          |
clk       | kernel8[11]  | FDRE    | -     |     2.187 (r) | SLOW    |    -0.867 (r) | SLOW    |          |
clk       | kernel8[12]  | FDRE    | -     |     2.538 (r) | SLOW    |    -1.124 (r) | SLOW    |          |
clk       | kernel8[13]  | FDRE    | -     |     1.733 (r) | FAST    |    -0.181 (r) | SLOW    |          |
clk       | kernel8[14]  | FDRE    | -     |     1.868 (r) | SLOW    |    -0.543 (r) | SLOW    |          |
clk       | kernel8[15]  | FDRE    | -     |     5.001 (r) | SLOW    |    -2.374 (r) | FAST    |          |
clk       | kernel9[0]   | FDRE    | -     |     2.325 (r) | SLOW    |    -0.976 (r) | SLOW    |          |
clk       | kernel9[1]   | FDRE    | -     |     1.772 (r) | FAST    |    -0.282 (r) | SLOW    |          |
clk       | kernel9[2]   | FDRE    | -     |     1.562 (r) | FAST    |    -0.064 (r) | SLOW    |          |
clk       | kernel9[3]   | FDRE    | -     |     1.562 (r) | FAST    |    -0.082 (r) | SLOW    |          |
clk       | kernel9[4]   | FDRE    | -     |     1.619 (r) | FAST    |    -0.119 (r) | SLOW    |          |
clk       | kernel9[5]   | FDRE    | -     |     2.174 (r) | SLOW    |    -0.817 (r) | SLOW    |          |
clk       | kernel9[6]   | FDRE    | -     |     1.512 (r) | FAST    |    -0.086 (r) | SLOW    |          |
clk       | kernel9[7]   | FDRE    | -     |     1.581 (r) | FAST    |    -0.211 (r) | SLOW    |          |
clk       | kernel9[8]   | FDRE    | -     |     1.579 (r) | FAST    |    -0.071 (r) | SLOW    |          |
clk       | kernel9[9]   | FDRE    | -     |     1.559 (r) | FAST    |    -0.112 (r) | SLOW    |          |
clk       | kernel9[10]  | FDRE    | -     |     1.544 (r) | FAST    |    -0.064 (r) | SLOW    |          |
clk       | kernel9[11]  | FDRE    | -     |     1.690 (r) | FAST    |    -0.264 (r) | SLOW    |          |
clk       | kernel9[12]  | FDRE    | -     |     1.668 (r) | FAST    |    -0.227 (r) | SLOW    |          |
clk       | kernel9[13]  | FDRE    | -     |     1.727 (r) | FAST    |    -0.383 (r) | SLOW    |          |
clk       | kernel9[14]  | FDRE    | -     |     1.711 (r) | FAST    |    -0.283 (r) | SLOW    |          |
clk       | kernel9[15]  | FDRE    | -     |     2.086 (r) | SLOW    |    -0.648 (r) | SLOW    |          |
clk       | kernel_vld0  | FDRE    | -     |     2.779 (r) | SLOW    |    -0.915 (r) | SLOW    |          |
clk       | kernel_vld1  | FDRE    | -     |     2.500 (r) | FAST    |    -0.647 (r) | SLOW    |          |
clk       | kernel_vld10 | FDRE    | -     |     1.850 (r) | SLOW    |    -0.095 (r) | SLOW    |          |
clk       | kernel_vld11 | FDRE    | -     |     2.545 (r) | SLOW    |    -0.971 (r) | SLOW    |          |
clk       | kernel_vld12 | FDRE    | -     |     3.306 (r) | SLOW    |    -1.321 (r) | SLOW    |          |
clk       | kernel_vld13 | FDRE    | -     |     4.474 (r) | SLOW    |    -1.558 (r) | FAST    |          |
clk       | kernel_vld14 | FDRE    | -     |     2.366 (r) | SLOW    |    -0.137 (r) | SLOW    |          |
clk       | kernel_vld15 | FDRE    | -     |     2.891 (r) | SLOW    |    -0.393 (r) | SLOW    |          |
clk       | kernel_vld16 | FDRE    | -     |     2.284 (r) | FAST    |    -0.144 (r) | SLOW    |          |
clk       | kernel_vld17 | FDRE    | -     |     2.202 (r) | FAST    |    -0.122 (r) | SLOW    |          |
clk       | kernel_vld18 | FDRE    | -     |     2.508 (r) | SLOW    |    -0.306 (r) | SLOW    |          |
clk       | kernel_vld19 | FDRE    | -     |     2.465 (r) | FAST    |    -0.122 (r) | SLOW    |          |
clk       | kernel_vld2  | FDRE    | -     |     2.567 (r) | SLOW    |    -0.640 (r) | SLOW    |          |
clk       | kernel_vld20 | FDRE    | -     |     2.550 (r) | SLOW    |    -0.159 (r) | SLOW    |          |
clk       | kernel_vld21 | FDRE    | -     |     4.199 (r) | SLOW    |    -1.557 (r) | FAST    |          |
clk       | kernel_vld22 | FDRE    | -     |     3.789 (r) | SLOW    |    -1.323 (r) | FAST    |          |
clk       | kernel_vld23 | FDRE    | -     |     3.198 (r) | SLOW    |    -1.453 (r) | FAST    |          |
clk       | kernel_vld24 | FDRE    | -     |     1.851 (r) | FAST    |    -0.087 (r) | SLOW    |          |
clk       | kernel_vld25 | FDRE    | -     |     1.948 (r) | FAST    |    -0.103 (r) | SLOW    |          |
clk       | kernel_vld26 | FDRE    | -     |     3.505 (r) | SLOW    |    -0.428 (r) | SLOW    |          |
clk       | kernel_vld27 | FDRE    | -     |     2.655 (r) | SLOW    |    -0.323 (r) | SLOW    |          |
clk       | kernel_vld28 | FDRE    | -     |     3.014 (r) | SLOW    |    -0.760 (r) | SLOW    |          |
clk       | kernel_vld29 | FDRE    | -     |     1.970 (r) | FAST    |    -0.212 (r) | SLOW    |          |
clk       | kernel_vld3  | FDRE    | -     |     3.179 (r) | SLOW    |    -1.357 (r) | FAST    |          |
clk       | kernel_vld30 | FDRE    | -     |     3.018 (r) | SLOW    |    -0.809 (r) | SLOW    |          |
clk       | kernel_vld31 | FDRE    | -     |     2.931 (r) | SLOW    |    -0.977 (r) | SLOW    |          |
clk       | kernel_vld4  | FDRE    | -     |     2.674 (r) | SLOW    |    -0.726 (r) | FAST    |          |
clk       | kernel_vld5  | FDRE    | -     |     2.376 (r) | SLOW    |    -0.598 (r) | FAST    |          |
clk       | kernel_vld6  | FDRE    | -     |     2.733 (r) | SLOW    |    -0.754 (r) | SLOW    |          |
clk       | kernel_vld7  | FDRE    | -     |     2.139 (r) | FAST    |    -0.079 (r) | SLOW    |          |
clk       | kernel_vld8  | FDRE    | -     |     2.224 (r) | FAST    |    -0.041 (r) | SLOW    |          |
clk       | kernel_vld9  | FDRE    | -     |     2.149 (r) | FAST    |    -0.078 (r) | SLOW    |          |
clk       | reset        | FDRE    | -     |    29.137 (r) | SLOW    |     2.602 (r) | SLOW    |          |
----------+--------------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+----------------+----------+-------+----------------+---------+----------------+---------+----------+
Reference | Output         | IO Reg   | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port           | Type     | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+----------------+----------+-------+----------------+---------+----------------+---------+----------+
clk       | biases_out[0]  | RAMB18E1 | -     |      8.166 (r) | SLOW    |      3.507 (r) | FAST    |          |
clk       | biases_out[1]  | RAMB18E1 | -     |      8.195 (r) | SLOW    |      3.536 (r) | FAST    |          |
clk       | biases_out[2]  | RAMB18E1 | -     |      8.198 (r) | SLOW    |      3.533 (r) | FAST    |          |
clk       | biases_out[3]  | RAMB18E1 | -     |      8.281 (r) | SLOW    |      3.576 (r) | FAST    |          |
clk       | biases_out[4]  | RAMB18E1 | -     |      8.187 (r) | SLOW    |      3.525 (r) | FAST    |          |
clk       | biases_out[5]  | RAMB18E1 | -     |      8.280 (r) | SLOW    |      3.566 (r) | FAST    |          |
clk       | biases_out[6]  | RAMB18E1 | -     |      8.329 (r) | SLOW    |      3.588 (r) | FAST    |          |
clk       | biases_out[7]  | RAMB18E1 | -     |      8.192 (r) | SLOW    |      3.512 (r) | FAST    |          |
clk       | biases_out[8]  | RAMB18E1 | -     |      8.432 (r) | SLOW    |      3.662 (r) | FAST    |          |
clk       | biases_out[9]  | RAMB18E1 | -     |      8.444 (r) | SLOW    |      3.672 (r) | FAST    |          |
clk       | biases_out[10] | RAMB18E1 | -     |      8.419 (r) | SLOW    |      3.641 (r) | FAST    |          |
clk       | biases_out[11] | RAMB18E1 | -     |      8.464 (r) | SLOW    |      3.658 (r) | FAST    |          |
clk       | biases_out[12] | RAMB18E1 | -     |      8.446 (r) | SLOW    |      3.660 (r) | FAST    |          |
clk       | biases_out[13] | RAMB18E1 | -     |      8.413 (r) | SLOW    |      3.623 (r) | FAST    |          |
clk       | biases_out[14] | RAMB18E1 | -     |      8.455 (r) | SLOW    |      3.645 (r) | FAST    |          |
clk       | biases_out[15] | RAMB18E1 | -     |      8.534 (r) | SLOW    |      3.698 (r) | FAST    |          |
clk       | biases_rdy     | FDRE     | -     |      7.671 (r) | SLOW    |      3.239 (r) | FAST    |          |
clk       | image_out[0]   | RAMB36E1 | -     |      9.030 (r) | SLOW    |      3.812 (r) | FAST    |          |
clk       | image_out[1]   | RAMB36E1 | -     |      8.665 (r) | SLOW    |      3.565 (r) | FAST    |          |
clk       | image_out[2]   | RAMB36E1 | -     |      8.569 (r) | SLOW    |      3.529 (r) | FAST    |          |
clk       | image_out[3]   | RAMB36E1 | -     |      9.260 (r) | SLOW    |      3.927 (r) | FAST    |          |
clk       | image_out[4]   | RAMB36E1 | -     |      8.846 (r) | SLOW    |      3.666 (r) | FAST    |          |
clk       | image_out[5]   | RAMB36E1 | -     |      8.512 (r) | SLOW    |      3.398 (r) | FAST    |          |
clk       | image_out[6]   | RAMB36E1 | -     |      8.759 (r) | SLOW    |      3.530 (r) | FAST    |          |
clk       | image_out[7]   | RAMB36E1 | -     |      9.424 (r) | SLOW    |      4.027 (r) | FAST    |          |
clk       | image_out[8]   | RAMB36E1 | -     |      8.597 (r) | SLOW    |      3.531 (r) | FAST    |          |
clk       | image_out[9]   | RAMB36E1 | -     |      9.322 (r) | SLOW    |      3.984 (r) | FAST    |          |
clk       | image_out[10]  | RAMB36E1 | -     |      8.958 (r) | SLOW    |      3.759 (r) | FAST    |          |
clk       | image_out[11]  | RAMB36E1 | -     |      9.017 (r) | SLOW    |      3.774 (r) | FAST    |          |
clk       | image_out[12]  | RAMB36E1 | -     |      9.074 (r) | SLOW    |      3.829 (r) | FAST    |          |
clk       | image_out[13]  | RAMB36E1 | -     |      9.149 (r) | SLOW    |      3.858 (r) | FAST    |          |
clk       | image_out[14]  | RAMB36E1 | -     |      9.070 (r) | SLOW    |      3.729 (r) | FAST    |          |
clk       | image_out[15]  | RAMB36E1 | -     |      9.134 (r) | SLOW    |      3.824 (r) | FAST    |          |
clk       | image_rdy      | FDRE     | -     |      7.692 (r) | SLOW    |      3.340 (r) | FAST    |          |
clk       | kernel_rdy0    | FDRE     | -     |      7.706 (r) | SLOW    |      3.269 (r) | FAST    |          |
clk       | kernel_rdy1    | FDRE     | -     |      7.700 (r) | SLOW    |      3.264 (r) | FAST    |          |
clk       | kernel_rdy10   | FDRE     | -     |      7.789 (r) | SLOW    |      3.343 (r) | FAST    |          |
clk       | kernel_rdy11   | FDRE     | -     |      7.661 (r) | SLOW    |      3.252 (r) | FAST    |          |
clk       | kernel_rdy12   | FDRE     | -     |      7.773 (r) | SLOW    |      3.340 (r) | FAST    |          |
clk       | kernel_rdy13   | FDRE     | -     |      7.698 (r) | SLOW    |      3.299 (r) | FAST    |          |
clk       | kernel_rdy14   | FDRE     | -     |      7.677 (r) | SLOW    |      3.284 (r) | FAST    |          |
clk       | kernel_rdy15   | FDRE     | -     |      7.587 (r) | SLOW    |      3.211 (r) | FAST    |          |
clk       | kernel_rdy16   | FDRE     | -     |      8.072 (r) | SLOW    |      3.696 (r) | FAST    |          |
clk       | kernel_rdy17   | FDRE     | -     |      8.173 (r) | SLOW    |      3.747 (r) | FAST    |          |
clk       | kernel_rdy18   | FDRE     | -     |      7.717 (r) | SLOW    |      3.299 (r) | FAST    |          |
clk       | kernel_rdy19   | FDRE     | -     |      8.124 (r) | SLOW    |      3.748 (r) | FAST    |          |
clk       | kernel_rdy2    | FDRE     | -     |      8.140 (r) | SLOW    |      3.761 (r) | FAST    |          |
clk       | kernel_rdy20   | FDRE     | -     |      7.636 (r) | SLOW    |      3.259 (r) | FAST    |          |
clk       | kernel_rdy21   | FDRE     | -     |      7.661 (r) | SLOW    |      3.254 (r) | FAST    |          |
clk       | kernel_rdy22   | FDRE     | -     |      7.657 (r) | SLOW    |      3.250 (r) | FAST    |          |
clk       | kernel_rdy23   | FDRE     | -     |      7.668 (r) | SLOW    |      3.252 (r) | FAST    |          |
clk       | kernel_rdy24   | FDRE     | -     |      7.724 (r) | SLOW    |      3.325 (r) | FAST    |          |
clk       | kernel_rdy25   | FDRE     | -     |      7.703 (r) | SLOW    |      3.311 (r) | FAST    |          |
clk       | kernel_rdy26   | FDRE     | -     |      7.697 (r) | SLOW    |      3.296 (r) | FAST    |          |
clk       | kernel_rdy27   | FDRE     | -     |      8.001 (r) | SLOW    |      3.636 (r) | FAST    |          |
clk       | kernel_rdy28   | FDRE     | -     |      7.721 (r) | SLOW    |      3.300 (r) | FAST    |          |
clk       | kernel_rdy29   | FDRE     | -     |      7.594 (r) | SLOW    |      3.227 (r) | FAST    |          |
clk       | kernel_rdy3    | FDRE     | -     |      7.679 (r) | SLOW    |      3.270 (r) | FAST    |          |
clk       | kernel_rdy30   | FDRE     | -     |      7.887 (r) | SLOW    |      3.406 (r) | FAST    |          |
clk       | kernel_rdy31   | FDRE     | -     |      7.726 (r) | SLOW    |      3.322 (r) | FAST    |          |
clk       | kernel_rdy4    | FDRE     | -     |      7.818 (r) | SLOW    |      3.376 (r) | FAST    |          |
clk       | kernel_rdy5    | FDRE     | -     |      7.745 (r) | SLOW    |      3.308 (r) | FAST    |          |
clk       | kernel_rdy6    | FDRE     | -     |      7.732 (r) | SLOW    |      3.300 (r) | FAST    |          |
clk       | kernel_rdy7    | FDRE     | -     |      7.646 (r) | SLOW    |      3.264 (r) | FAST    |          |
clk       | kernel_rdy8    | FDRE     | -     |      8.199 (r) | SLOW    |      3.778 (r) | FAST    |          |
clk       | kernel_rdy9    | FDRE     | -     |      7.730 (r) | SLOW    |      3.311 (r) | FAST    |          |
clk       | result_all[0]  | FDRE     | -     |     21.538 (r) | SLOW    |      5.586 (r) | FAST    |          |
clk       | result_all[1]  | FDRE     | -     |     21.074 (r) | SLOW    |      5.348 (r) | FAST    |          |
clk       | result_all[2]  | FDRE     | -     |     21.330 (r) | SLOW    |      5.453 (r) | FAST    |          |
clk       | result_all[3]  | FDRE     | -     |     21.400 (r) | SLOW    |      5.349 (r) | FAST    |          |
clk       | result_all[4]  | FDRE     | -     |     21.531 (r) | SLOW    |      5.383 (r) | FAST    |          |
clk       | result_all[5]  | FDRE     | -     |     21.405 (r) | SLOW    |      5.303 (r) | FAST    |          |
clk       | result_all[6]  | FDRE     | -     |     21.242 (r) | SLOW    |      5.453 (r) | FAST    |          |
clk       | result_all[7]  | FDRE     | -     |     22.023 (r) | SLOW    |      5.435 (r) | FAST    |          |
clk       | result_all[8]  | FDRE     | -     |     21.242 (r) | SLOW    |      5.416 (r) | FAST    |          |
clk       | result_all[9]  | FDRE     | -     |     21.113 (r) | SLOW    |      5.376 (r) | FAST    |          |
clk       | result_all[10] | FDRE     | -     |     22.048 (r) | SLOW    |      5.308 (r) | FAST    |          |
clk       | result_all[11] | FDRE     | -     |     21.479 (r) | SLOW    |      5.062 (r) | FAST    |          |
clk       | result_all[12] | FDRE     | -     |     20.901 (r) | SLOW    |      5.477 (r) | FAST    |          |
clk       | result_all[13] | FDRE     | -     |     21.381 (r) | SLOW    |      5.304 (r) | FAST    |          |
clk       | result_all[14] | FDRE     | -     |     21.235 (r) | SLOW    |      5.349 (r) | FAST    |          |
clk       | result_all[15] | FDRE     | -     |     21.528 (r) | SLOW    |      5.385 (r) | FAST    |          |
----------+----------------+----------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk    | clk         |         9.135 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk
Worst Case Data Window: 2.298 ns
Ideal Clock Offset to Actual Clock: -1.574 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
biases[0]          |   2.310 (r) | SLOW    |  -0.862 (r) | FAST    |     7.640 |     0.862 |         3.389 |
biases[1]          |   2.201 (r) | FAST    |  -0.788 (r) | SLOW    |     7.749 |     0.788 |         3.480 |
biases[2]          |   1.797 (r) | FAST    |  -0.425 (r) | SLOW    |     8.153 |     0.425 |         3.864 |
biases[3]          |   2.454 (r) | SLOW    |  -1.093 (r) | SLOW    |     7.496 |     1.093 |         3.201 |
biases[4]          |   2.693 (r) | SLOW    |  -1.337 (r) | SLOW    |     7.257 |     1.337 |         2.960 |
biases[5]          |   2.599 (r) | FAST    |  -1.199 (r) | SLOW    |     7.351 |     1.199 |         3.076 |
biases[6]          |   2.495 (r) | SLOW    |  -1.156 (r) | SLOW    |     7.455 |     1.156 |         3.150 |
biases[7]          |   2.533 (r) | SLOW    |  -1.170 (r) | SLOW    |     7.417 |     1.170 |         3.123 |
biases[8]          |   2.590 (r) | SLOW    |  -1.215 (r) | SLOW    |     7.360 |     1.215 |         3.072 |
biases[9]          |   2.723 (r) | SLOW    |  -1.330 (r) | SLOW    |     7.227 |     1.330 |         2.949 |
biases[10]         |   1.965 (r) | FAST    |  -0.559 (r) | SLOW    |     7.985 |     0.559 |         3.713 |
biases[11]         |   1.956 (r) | FAST    |  -0.539 (r) | SLOW    |     7.994 |     0.539 |         3.728 |
biases[12]         |   1.870 (r) | FAST    |  -0.436 (r) | SLOW    |     8.080 |     0.436 |         3.822 |
biases[13]         |   2.599 (r) | FAST    |  -1.228 (r) | SLOW    |     7.351 |     1.228 |         3.062 |
biases[14]         |   2.387 (r) | FAST    |  -0.953 (r) | SLOW    |     7.563 |     0.953 |         3.305 |
biases[15]         |   2.551 (r) | FAST    |  -1.131 (r) | SLOW    |     7.399 |     1.131 |         3.134 |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.723 (r) | SLOW    |  -0.425 (r) | SLOW    |     7.227 |     0.425 |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk
Worst Case Data Window: 3.244 ns
Ideal Clock Offset to Actual Clock: -1.991 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
image[0]           |   3.333 (r) | SLOW    |  -1.667 (r) | FAST    |     6.617 |     1.667 |         2.475 |
image[1]           |   3.113 (r) | SLOW    |  -1.508 (r) | FAST    |     6.837 |     1.508 |         2.664 |
image[2]           |   3.097 (r) | SLOW    |  -1.555 (r) | FAST    |     6.853 |     1.555 |         2.649 |
image[3]           |   3.613 (r) | SLOW    |  -1.848 (r) | FAST    |     6.337 |     1.848 |         2.245 |
image[4]           |   2.940 (r) | SLOW    |  -1.440 (r) | FAST    |     7.010 |     1.440 |         2.785 |
image[5]           |   2.355 (r) | SLOW    |  -0.960 (r) | SLOW    |     7.595 |     0.960 |         3.318 |
image[6]           |   2.658 (r) | SLOW    |  -1.067 (r) | FAST    |     7.292 |     1.067 |         3.112 |
image[7]           |   3.548 (r) | SLOW    |  -1.795 (r) | FAST    |     6.402 |     1.795 |         2.304 |
image[8]           |   2.338 (r) | SLOW    |  -0.942 (r) | SLOW    |     7.612 |     0.942 |         3.335 |
image[9]           |   3.590 (r) | SLOW    |  -1.828 (r) | FAST    |     6.360 |     1.828 |         2.266 |
image[10]          |   3.306 (r) | SLOW    |  -1.638 (r) | FAST    |     6.644 |     1.638 |         2.503 |
image[11]          |   2.669 (r) | SLOW    |  -1.117 (r) | FAST    |     7.281 |     1.117 |         3.082 |
image[12]          |   3.299 (r) | SLOW    |  -1.629 (r) | FAST    |     6.651 |     1.629 |         2.511 |
image[13]          |   3.385 (r) | SLOW    |  -1.676 (r) | FAST    |     6.565 |     1.676 |         2.444 |
image[14]          |   1.795 (r) | FAST    |  -0.369 (r) | SLOW    |     8.155 |     0.369 |         3.893 |
image[15]          |   2.971 (r) | SLOW    |  -1.433 (r) | FAST    |     6.979 |     1.433 |         2.773 |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   3.613 (r) | SLOW    |  -0.369 (r) | SLOW    |     6.337 |     0.369 |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk
Worst Case Data Window: 2.882 ns
Ideal Clock Offset to Actual Clock: -1.492 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
kernel0[0]         |   2.645 (r) | SLOW    |  -1.252 (r) | FAST    |     7.305 |     1.252 |         3.027 |
kernel0[1]         |   1.674 (r) | FAST    |  -0.063 (r) | SLOW    |     8.276 |     0.063 |         4.107 |
kernel0[2]         |   2.743 (r) | SLOW    |  -1.339 (r) | SLOW    |     7.207 |     1.339 |         2.934 |
kernel0[3]         |   2.099 (r) | SLOW    |  -0.771 (r) | SLOW    |     7.851 |     0.771 |         3.540 |
kernel0[4]         |   1.671 (r) | FAST    |  -0.051 (r) | SLOW    |     8.279 |     0.051 |         4.114 |
kernel0[5]         |   2.301 (r) | SLOW    |  -0.968 (r) | SLOW    |     7.649 |     0.968 |         3.341 |
kernel0[6]         |   2.933 (r) | SLOW    |  -1.430 (r) | FAST    |     7.017 |     1.430 |         2.794 |
kernel0[7]         |   1.954 (r) | FAST    |  -0.484 (r) | SLOW    |     7.996 |     0.484 |         3.756 |
kernel0[8]         |   2.055 (r) | FAST    |  -0.477 (r) | SLOW    |     7.895 |     0.477 |         3.709 |
kernel0[9]         |   2.695 (r) | SLOW    |  -1.033 (r) | FAST    |     7.255 |     1.033 |         3.111 |
kernel0[10]        |   1.763 (r) | SLOW    |  -0.431 (r) | SLOW    |     8.187 |     0.431 |         3.878 |
kernel0[11]        |   2.052 (r) | FAST    |  -0.534 (r) | SLOW    |     7.898 |     0.534 |         3.682 |
kernel0[12]        |   2.538 (r) | SLOW    |  -1.185 (r) | SLOW    |     7.412 |     1.185 |         3.113 |
kernel0[13]        |   2.021 (r) | FAST    |  -0.469 (r) | SLOW    |     7.929 |     0.469 |         3.730 |
kernel0[14]        |   2.589 (r) | FAST    |  -1.195 (r) | SLOW    |     7.361 |     1.195 |         3.083 |
kernel0[15]        |   1.995 (r) | FAST    |  -0.480 (r) | SLOW    |     7.955 |     0.480 |         3.737 |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.933 (r) | SLOW    |  -0.051 (r) | SLOW    |     7.017 |     0.051 |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk
Worst Case Data Window: 3.121 ns
Ideal Clock Offset to Actual Clock: -1.660 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
kernel1[0]         |   1.916 (r) | FAST    |  -0.257 (r) | SLOW    |     8.034 |     0.257 |         3.889 |
kernel1[1]         |   1.865 (r) | FAST    |  -0.165 (r) | SLOW    |     8.085 |     0.165 |         3.960 |
kernel1[2]         |   2.950 (r) | SLOW    |  -1.424 (r) | FAST    |     7.000 |     1.424 |         2.788 |
kernel1[3]         |   2.108 (r) | FAST    |  -0.269 (r) | SLOW    |     7.842 |     0.269 |         3.787 |
kernel1[4]         |   2.895 (r) | SLOW    |  -1.436 (r) | SLOW    |     7.055 |     1.436 |         2.810 |
kernel1[5]         |   2.635 (r) | SLOW    |  -1.162 (r) | SLOW    |     7.315 |     1.162 |         3.076 |
kernel1[6]         |   1.849 (r) | FAST    |  -0.099 (r) | SLOW    |     8.101 |     0.099 |         4.001 |
kernel1[7]         |   3.220 (r) | SLOW    |  -1.720 (r) | SLOW    |     6.730 |     1.720 |         2.505 |
kernel1[8]         |   1.819 (r) | FAST    |  -0.115 (r) | SLOW    |     8.131 |     0.115 |         4.008 |
kernel1[9]         |   1.834 (r) | FAST    |  -0.116 (r) | SLOW    |     8.116 |     0.116 |         4.000 |
kernel1[10]        |   2.951 (r) | SLOW    |  -1.478 (r) | SLOW    |     6.999 |     1.478 |         2.761 |
kernel1[11]        |   2.568 (r) | SLOW    |  -1.145 (r) | SLOW    |     7.382 |     1.145 |         3.118 |
kernel1[12]        |   2.920 (r) | SLOW    |  -1.453 (r) | SLOW    |     7.030 |     1.453 |         2.788 |
kernel1[13]        |   2.047 (r) | FAST    |  -0.589 (r) | SLOW    |     7.903 |     0.589 |         3.657 |
kernel1[14]        |   2.473 (r) | SLOW    |  -1.051 (r) | SLOW    |     7.477 |     1.051 |         3.213 |
kernel1[15]        |   3.046 (r) | SLOW    |  -1.578 (r) | SLOW    |     6.904 |     1.578 |         2.663 |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   3.220 (r) | SLOW    |  -0.099 (r) | SLOW    |     6.730 |     0.099 |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk
Worst Case Data Window: 2.373 ns
Ideal Clock Offset to Actual Clock: -2.157 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
kernel10[0]        |   2.740 (r) | SLOW    |  -1.264 (r) | SLOW    |     7.210 |     1.264 |         2.973 |
kernel10[1]        |   2.774 (r) | SLOW    |  -1.312 (r) | SLOW    |     7.176 |     1.312 |         2.932 |
kernel10[2]        |   3.343 (r) | SLOW    |  -1.608 (r) | FAST    |     6.607 |     1.608 |         2.499 |
kernel10[3]        |   3.287 (r) | SLOW    |  -1.622 (r) | FAST    |     6.663 |     1.622 |         2.521 |
kernel10[4]        |   3.256 (r) | SLOW    |  -1.737 (r) | SLOW    |     6.694 |     1.737 |         2.478 |
kernel10[5]        |   2.630 (r) | SLOW    |  -1.147 (r) | SLOW    |     7.320 |     1.147 |         3.086 |
kernel10[6]        |   2.480 (r) | SLOW    |  -1.037 (r) | SLOW    |     7.470 |     1.037 |         3.217 |
kernel10[7]        |   2.983 (r) | SLOW    |  -1.425 (r) | FAST    |     6.967 |     1.425 |         2.771 |
kernel10[8]        |   2.890 (r) | SLOW    |  -1.386 (r) | SLOW    |     7.060 |     1.386 |         2.837 |
kernel10[9]        |   2.419 (r) | SLOW    |  -0.971 (r) | SLOW    |     7.531 |     0.971 |         3.280 |
kernel10[10]       |   3.060 (r) | SLOW    |  -1.513 (r) | SLOW    |     6.890 |     1.513 |         2.689 |
kernel10[11]       |   2.744 (r) | SLOW    |  -1.268 (r) | SLOW    |     7.206 |     1.268 |         2.969 |
kernel10[12]       |   3.035 (r) | SLOW    |  -1.498 (r) | FAST    |     6.915 |     1.498 |         2.709 |
kernel10[13]       |   2.817 (r) | SLOW    |  -1.309 (r) | SLOW    |     7.133 |     1.309 |         2.912 |
kernel10[14]       |   3.130 (r) | SLOW    |  -1.473 (r) | FAST    |     6.820 |     1.473 |         2.674 |
kernel10[15]       |   2.700 (r) | SLOW    |  -1.201 (r) | SLOW    |     7.250 |     1.201 |         3.024 |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   3.343 (r) | SLOW    |  -0.971 (r) | SLOW    |     6.607 |     0.971 |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk
Worst Case Data Window: 2.730 ns
Ideal Clock Offset to Actual Clock: -1.416 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
kernel11[0]        |   1.670 (r) | FAST    |  -0.051 (r) | SLOW    |     8.280 |     0.051 |         4.115 |
kernel11[1]        |   2.743 (r) | SLOW    |  -1.315 (r) | SLOW    |     7.207 |     1.315 |         2.946 |
kernel11[2]        |   2.779 (r) | SLOW    |  -1.336 (r) | SLOW    |     7.171 |     1.336 |         2.918 |
kernel11[3]        |   1.754 (r) | FAST    |  -0.083 (r) | SLOW    |     8.196 |     0.083 |         4.056 |
kernel11[4]        |   1.752 (r) | FAST    |  -0.081 (r) | SLOW    |     8.198 |     0.081 |         4.058 |
kernel11[5]        |   1.743 (r) | FAST    |  -0.054 (r) | SLOW    |     8.207 |     0.054 |         4.076 |
kernel11[6]        |   2.324 (r) | SLOW    |  -0.944 (r) | SLOW    |     7.626 |     0.944 |         3.341 |
kernel11[7]        |   2.401 (r) | SLOW    |  -0.991 (r) | SLOW    |     7.549 |     0.991 |         3.279 |
kernel11[8]        |   1.731 (r) | FAST    |  -0.070 (r) | SLOW    |     8.219 |     0.070 |         4.074 |
kernel11[9]        |   1.725 (r) | FAST    |  -0.079 (r) | SLOW    |     8.225 |     0.079 |         4.073 |
kernel11[10]       |   1.760 (r) | FAST    |  -0.141 (r) | SLOW    |     8.190 |     0.141 |         4.024 |
kernel11[11]       |   2.781 (r) | SLOW    |  -1.346 (r) | SLOW    |     7.169 |     1.346 |         2.912 |
kernel11[12]       |   2.711 (r) | SLOW    |  -1.301 (r) | SLOW    |     7.239 |     1.301 |         2.969 |
kernel11[13]       |   2.375 (r) | SLOW    |  -0.981 (r) | SLOW    |     7.575 |     0.981 |         3.297 |
kernel11[14]       |   2.607 (r) | SLOW    |  -1.200 (r) | SLOW    |     7.343 |     1.200 |         3.071 |
kernel11[15]       |   2.008 (r) | FAST    |  -0.580 (r) | SLOW    |     7.942 |     0.580 |         3.681 |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.781 (r) | SLOW    |  -0.051 (r) | SLOW    |     7.169 |     0.051 |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk
Worst Case Data Window: 3.234 ns
Ideal Clock Offset to Actual Clock: -1.859 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
kernel12[0]        |   1.988 (r) | FAST    |  -0.283 (r) | SLOW    |     7.962 |     0.283 |         3.840 |
kernel12[1]        |   3.168 (r) | SLOW    |  -1.545 (r) | FAST    |     6.782 |     1.545 |         2.619 |
kernel12[2]        |   2.634 (r) | FAST    |  -1.189 (r) | SLOW    |     7.316 |     1.189 |         3.064 |
kernel12[3]        |   2.234 (r) | SLOW    |  -0.779 (r) | SLOW    |     7.716 |     0.779 |         3.469 |
kernel12[4]        |   3.476 (r) | SLOW    |  -1.789 (r) | FAST    |     6.474 |     1.789 |         2.343 |
kernel12[5]        |   2.657 (r) | SLOW    |  -1.118 (r) | FAST    |     7.293 |     1.118 |         3.088 |
kernel12[6]        |   2.505 (r) | SLOW    |  -1.045 (r) | SLOW    |     7.445 |     1.045 |         3.200 |
kernel12[7]        |   2.385 (r) | FAST    |  -0.853 (r) | SLOW    |     7.565 |     0.853 |         3.356 |
kernel12[8]        |   2.443 (r) | FAST    |  -0.910 (r) | SLOW    |     7.507 |     0.910 |         3.298 |
kernel12[9]        |   1.808 (r) | FAST    |  -0.242 (r) | SLOW    |     8.142 |     0.242 |         3.950 |
kernel12[10]       |   3.390 (r) | SLOW    |  -1.495 (r) | FAST    |     6.560 |     1.495 |         2.532 |
kernel12[11]       |   2.533 (r) | SLOW    |  -1.011 (r) | SLOW    |     7.417 |     1.011 |         3.203 |
kernel12[12]       |   2.021 (r) | FAST    |  -0.556 (r) | SLOW    |     7.929 |     0.556 |         3.687 |
kernel12[13]       |   3.107 (r) | SLOW    |  -1.481 (r) | FAST    |     6.843 |     1.481 |         2.681 |
kernel12[14]       |   1.850 (r) | FAST    |  -0.333 (r) | SLOW    |     8.100 |     0.333 |         3.883 |
kernel12[15]       |   2.385 (r) | SLOW    |  -0.950 (r) | SLOW    |     7.565 |     0.950 |         3.307 |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   3.476 (r) | SLOW    |  -0.242 (r) | SLOW    |     6.474 |     0.242 |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk
Worst Case Data Window: 3.581 ns
Ideal Clock Offset to Actual Clock: -1.856 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
kernel13[0]        |   3.647 (r) | SLOW    |  -1.709 (r) | FAST    |     6.303 |     1.709 |         2.297 |
kernel13[1]        |   1.618 (r) | FAST    |  -0.070 (r) | SLOW    |     8.332 |     0.070 |         4.131 |
kernel13[2]        |   2.152 (r) | SLOW    |  -0.761 (r) | SLOW    |     7.798 |     0.761 |         3.518 |
kernel13[3]        |   1.903 (r) | FAST    |  -0.397 (r) | SLOW    |     8.047 |     0.397 |         3.825 |
kernel13[4]        |   1.735 (r) | FAST    |  -0.234 (r) | SLOW    |     8.215 |     0.234 |         3.991 |
kernel13[5]        |   2.639 (r) | SLOW    |  -1.177 (r) | SLOW    |     7.311 |     1.177 |         3.067 |
kernel13[6]        |   1.600 (r) | FAST    |  -0.073 (r) | SLOW    |     8.350 |     0.073 |         4.139 |
kernel13[7]        |   1.644 (r) | FAST    |  -0.085 (r) | SLOW    |     8.306 |     0.085 |         4.111 |
kernel13[8]        |   2.424 (r) | FAST    |  -0.860 (r) | SLOW    |     7.526 |     0.860 |         3.333 |
kernel13[9]        |   2.463 (r) | SLOW    |  -1.034 (r) | SLOW    |     7.487 |     1.034 |         3.227 |
kernel13[10]       |   1.629 (r) | FAST    |  -0.132 (r) | SLOW    |     8.321 |     0.132 |         4.095 |
kernel13[11]       |   2.086 (r) | FAST    |  -0.603 (r) | SLOW    |     7.864 |     0.603 |         3.631 |
kernel13[12]       |   2.435 (r) | SLOW    |  -1.005 (r) | SLOW    |     7.515 |     1.005 |         3.255 |
kernel13[13]       |   2.766 (r) | SLOW    |  -1.292 (r) | SLOW    |     7.184 |     1.292 |         2.946 |
kernel13[14]       |   1.553 (r) | FAST    |  -0.066 (r) | SLOW    |     8.397 |     0.066 |         4.166 |
kernel13[15]       |   1.707 (r) | FAST    |  -0.180 (r) | SLOW    |     8.243 |     0.180 |         4.032 |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   3.647 (r) | SLOW    |  -0.066 (r) | SLOW    |     6.303 |     0.066 |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk
Worst Case Data Window: 3.374 ns
Ideal Clock Offset to Actual Clock: -1.751 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
kernel14[0]        |   1.555 (r) | FAST    |  -0.064 (r) | SLOW    |     8.395 |     0.064 |         4.165 |
kernel14[1]        |   1.602 (r) | FAST    |  -0.115 (r) | SLOW    |     8.348 |     0.115 |         4.116 |
kernel14[2]        |   1.554 (r) | FAST    |  -0.095 (r) | SLOW    |     8.396 |     0.095 |         4.150 |
kernel14[3]        |   3.438 (r) | SLOW    |  -1.531 (r) | FAST    |     6.512 |     1.531 |         2.490 |
kernel14[4]        |   1.726 (r) | FAST    |  -0.297 (r) | SLOW    |     8.224 |     0.297 |         3.963 |
kernel14[5]        |   2.063 (r) | SLOW    |  -0.670 (r) | SLOW    |     7.887 |     0.670 |         3.608 |
kernel14[6]        |   2.468 (r) | SLOW    |  -1.038 (r) | SLOW    |     7.482 |     1.038 |         3.222 |
kernel14[7]        |   3.133 (r) | SLOW    |  -1.449 (r) | FAST    |     6.817 |     1.449 |         2.684 |
kernel14[8]        |   2.460 (r) | SLOW    |  -0.951 (r) | FAST    |     7.490 |     0.951 |         3.270 |
kernel14[9]        |   1.846 (r) | FAST    |  -0.328 (r) | SLOW    |     8.104 |     0.328 |         3.888 |
kernel14[10]       |   1.556 (r) | FAST    |  -0.108 (r) | SLOW    |     8.394 |     0.108 |         4.143 |
kernel14[11]       |   2.792 (r) | SLOW    |  -1.225 (r) | FAST    |     7.158 |     1.225 |         2.966 |
kernel14[12]       |   2.847 (r) | SLOW    |  -1.315 (r) | FAST    |     7.103 |     1.315 |         2.894 |
kernel14[13]       |   2.499 (r) | SLOW    |  -1.026 (r) | FAST    |     7.451 |     1.026 |         3.213 |
kernel14[14]       |   2.650 (r) | SLOW    |  -1.180 (r) | SLOW    |     7.300 |     1.180 |         3.060 |
kernel14[15]       |   1.577 (r) | FAST    |  -0.132 (r) | SLOW    |     8.373 |     0.132 |         4.121 |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   3.438 (r) | SLOW    |  -0.064 (r) | SLOW    |     6.512 |     0.064 |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk
Worst Case Data Window: 2.637 ns
Ideal Clock Offset to Actual Clock: -1.380 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
kernel15[0]        |   2.441 (r) | FAST    |  -0.842 (r) | SLOW    |     7.509 |     0.842 |         3.334 |
kernel15[1]        |   2.009 (r) | FAST    |  -0.320 (r) | SLOW    |     7.941 |     0.320 |         3.811 |
kernel15[2]        |   1.952 (r) | FAST    |  -0.311 (r) | SLOW    |     7.998 |     0.311 |         3.844 |
kernel15[3]        |   2.390 (r) | FAST    |  -0.940 (r) | SLOW    |     7.560 |     0.940 |         3.310 |
kernel15[4]        |   2.522 (r) | FAST    |  -0.962 (r) | SLOW    |     7.428 |     0.962 |         3.233 |
kernel15[5]        |   2.496 (r) | FAST    |  -1.048 (r) | SLOW    |     7.454 |     1.048 |         3.203 |
kernel15[6]        |   2.450 (r) | FAST    |  -1.017 (r) | SLOW    |     7.500 |     1.017 |         3.241 |
kernel15[7]        |   2.365 (r) | FAST    |  -0.894 (r) | SLOW    |     7.585 |     0.894 |         3.345 |
kernel15[8]        |   1.653 (r) | FAST    |  -0.132 (r) | SLOW    |     8.297 |     0.132 |         4.082 |
kernel15[9]        |   2.699 (r) | SLOW    |  -1.240 (r) | SLOW    |     7.251 |     1.240 |         3.006 |
kernel15[10]       |   2.361 (r) | FAST    |  -0.926 (r) | SLOW    |     7.589 |     0.926 |         3.332 |
kernel15[11]       |   1.979 (r) | FAST    |  -0.338 (r) | SLOW    |     7.971 |     0.338 |         3.817 |
kernel15[12]       |   2.290 (r) | FAST    |  -0.808 (r) | SLOW    |     7.660 |     0.808 |         3.426 |
kernel15[13]       |   2.408 (r) | FAST    |  -0.928 (r) | SLOW    |     7.542 |     0.928 |         3.307 |
kernel15[14]       |   2.467 (r) | FAST    |  -0.986 (r) | SLOW    |     7.483 |     0.986 |         3.249 |
kernel15[15]       |   1.701 (r) | FAST    |  -0.062 (r) | SLOW    |     8.249 |     0.062 |         4.093 |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.699 (r) | SLOW    |  -0.062 (r) | SLOW    |     7.251 |     0.062 |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk
Worst Case Data Window: 2.408 ns
Ideal Clock Offset to Actual Clock: -1.613 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
kernel16[0]        |   1.971 (r) | FAST    |  -0.409 (r) | SLOW    |     7.979 |     0.409 |         3.785 |
kernel16[1]        |   2.112 (r) | FAST    |  -0.626 (r) | SLOW    |     7.838 |     0.626 |         3.606 |
kernel16[2]        |   2.426 (r) | SLOW    |  -0.984 (r) | SLOW    |     7.524 |     0.984 |         3.270 |
kernel16[3]        |   2.024 (r) | FAST    |  -0.456 (r) | SLOW    |     7.926 |     0.456 |         3.735 |
kernel16[4]        |   2.212 (r) | SLOW    |  -0.725 (r) | SLOW    |     7.738 |     0.725 |         3.507 |
kernel16[5]        |   2.057 (r) | FAST    |  -0.537 (r) | SLOW    |     7.893 |     0.537 |         3.678 |
kernel16[6]        |   2.093 (r) | FAST    |  -0.617 (r) | SLOW    |     7.857 |     0.617 |         3.620 |
kernel16[7]        |   2.153 (r) | FAST    |  -0.649 (r) | SLOW    |     7.797 |     0.649 |         3.574 |
kernel16[8]        |   2.174 (r) | FAST    |  -0.680 (r) | SLOW    |     7.776 |     0.680 |         3.548 |
kernel16[9]        |   2.817 (r) | SLOW    |  -1.245 (r) | FAST    |     7.133 |     1.245 |         2.944 |
kernel16[10]       |   2.073 (r) | FAST    |  -0.498 (r) | SLOW    |     7.877 |     0.498 |         3.689 |
kernel16[11]       |   1.940 (r) | FAST    |  -0.486 (r) | SLOW    |     8.010 |     0.486 |         3.762 |
kernel16[12]       |   2.322 (r) | FAST    |  -0.713 (r) | SLOW    |     7.628 |     0.713 |         3.458 |
kernel16[13]       |   2.660 (r) | SLOW    |  -1.168 (r) | SLOW    |     7.290 |     1.168 |         3.061 |
kernel16[14]       |   2.081 (r) | FAST    |  -0.572 (r) | SLOW    |     7.869 |     0.572 |         3.649 |
kernel16[15]       |   2.044 (r) | FAST    |  -0.565 (r) | SLOW    |     7.906 |     0.565 |         3.671 |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.817 (r) | SLOW    |  -0.409 (r) | SLOW    |     7.133 |     0.409 |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk
Worst Case Data Window: 3.018 ns
Ideal Clock Offset to Actual Clock: -1.890 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
kernel17[0]        |   2.107 (r) | FAST    |  -0.677 (r) | SLOW    |     7.843 |     0.677 |         3.583 |
kernel17[1]        |   2.335 (r) | FAST    |  -0.814 (r) | SLOW    |     7.615 |     0.814 |         3.400 |
kernel17[2]        |   2.027 (r) | FAST    |  -0.503 (r) | SLOW    |     7.923 |     0.503 |         3.710 |
kernel17[3]        |   2.383 (r) | FAST    |  -0.800 (r) | SLOW    |     7.567 |     0.800 |         3.384 |
kernel17[4]        |   2.466 (r) | FAST    |  -0.891 (r) | SLOW    |     7.484 |     0.891 |         3.297 |
kernel17[5]        |   2.072 (r) | FAST    |  -0.552 (r) | SLOW    |     7.878 |     0.552 |         3.663 |
kernel17[6]        |   2.058 (r) | FAST    |  -0.600 (r) | SLOW    |     7.892 |     0.600 |         3.646 |
kernel17[7]        |   3.399 (r) | SLOW    |  -1.387 (r) | FAST    |     6.551 |     1.387 |         2.582 |
kernel17[8]        |   3.092 (r) | SLOW    |  -1.348 (r) | FAST    |     6.858 |     1.348 |         2.755 |
kernel17[9]        |   2.029 (r) | FAST    |  -0.504 (r) | SLOW    |     7.921 |     0.504 |         3.709 |
kernel17[10]       |   2.165 (r) | FAST    |  -0.672 (r) | SLOW    |     7.785 |     0.672 |         3.556 |
kernel17[11]       |   2.067 (r) | FAST    |  -0.381 (r) | SLOW    |     7.883 |     0.381 |         3.751 |
kernel17[12]       |   2.424 (r) | SLOW    |  -0.918 (r) | SLOW    |     7.526 |     0.918 |         3.304 |
kernel17[13]       |   2.073 (r) | FAST    |  -0.438 (r) | SLOW    |     7.877 |     0.438 |         3.719 |
kernel17[14]       |   2.585 (r) | SLOW    |  -1.119 (r) | SLOW    |     7.365 |     1.119 |         3.123 |
kernel17[15]       |   2.343 (r) | FAST    |  -0.831 (r) | SLOW    |     7.607 |     0.831 |         3.388 |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   3.399 (r) | SLOW    |  -0.381 (r) | SLOW    |     6.551 |     0.381 |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk
Worst Case Data Window: 2.703 ns
Ideal Clock Offset to Actual Clock: -1.436 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
kernel18[0]        |   2.321 (r) | FAST    |  -0.843 (r) | SLOW    |     7.629 |     0.843 |         3.393 |
kernel18[1]        |   2.787 (r) | SLOW    |  -1.327 (r) | SLOW    |     7.163 |     1.327 |         2.918 |
kernel18[2]        |   2.227 (r) | FAST    |  -0.721 (r) | SLOW    |     7.723 |     0.721 |         3.501 |
kernel18[3]        |   2.619 (r) | SLOW    |  -1.180 (r) | SLOW    |     7.331 |     1.180 |         3.075 |
kernel18[4]        |   2.320 (r) | FAST    |  -0.853 (r) | SLOW    |     7.630 |     0.853 |         3.389 |
kernel18[5]        |   2.342 (r) | FAST    |  -0.885 (r) | SLOW    |     7.608 |     0.885 |         3.361 |
kernel18[6]        |   2.401 (r) | FAST    |  -0.959 (r) | SLOW    |     7.549 |     0.959 |         3.295 |
kernel18[7]        |   1.735 (r) | FAST    |  -0.121 (r) | SLOW    |     8.215 |     0.121 |         4.047 |
kernel18[8]        |   2.416 (r) | SLOW    |  -0.968 (r) | SLOW    |     7.534 |     0.968 |         3.283 |
kernel18[9]        |   1.784 (r) | FAST    |  -0.140 (r) | SLOW    |     8.166 |     0.140 |         4.013 |
kernel18[10]       |   1.706 (r) | FAST    |  -0.091 (r) | SLOW    |     8.244 |     0.091 |         4.076 |
kernel18[11]       |   1.709 (r) | FAST    |  -0.089 (r) | SLOW    |     8.241 |     0.089 |         4.076 |
kernel18[12]       |   2.354 (r) | FAST    |  -0.867 (r) | SLOW    |     7.596 |     0.867 |         3.365 |
kernel18[13]       |   2.660 (r) | SLOW    |  -1.190 (r) | SLOW    |     7.290 |     1.190 |         3.050 |
kernel18[14]       |   1.694 (r) | FAST    |  -0.084 (r) | SLOW    |     8.256 |     0.084 |         4.086 |
kernel18[15]       |   2.543 (r) | SLOW    |  -1.088 (r) | SLOW    |     7.407 |     1.088 |         3.160 |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.787 (r) | SLOW    |  -0.084 (r) | SLOW    |     7.163 |     0.084 |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk
Worst Case Data Window: 2.907 ns
Ideal Clock Offset to Actual Clock: -1.513 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
kernel19[0]        |   2.838 (r) | SLOW    |  -1.320 (r) | SLOW    |     7.112 |     1.320 |         2.896 |
kernel19[1]        |   2.934 (r) | SLOW    |  -1.402 (r) | SLOW    |     7.016 |     1.402 |         2.807 |
kernel19[2]        |   1.851 (r) | FAST    |  -0.280 (r) | SLOW    |     8.099 |     0.280 |         3.909 |
kernel19[3]        |   2.831 (r) | SLOW    |  -1.321 (r) | SLOW    |     7.119 |     1.321 |         2.899 |
kernel19[4]        |   2.728 (r) | SLOW    |  -1.230 (r) | SLOW    |     7.222 |     1.230 |         2.996 |
kernel19[5]        |   1.732 (r) | FAST    |  -0.106 (r) | SLOW    |     8.218 |     0.106 |         4.056 |
kernel19[6]        |   2.814 (r) | SLOW    |  -1.338 (r) | SLOW    |     7.136 |     1.338 |         2.899 |
kernel19[7]        |   2.792 (r) | SLOW    |  -1.278 (r) | SLOW    |     7.158 |     1.278 |         2.940 |
kernel19[8]        |   2.959 (r) | SLOW    |  -1.424 (r) | SLOW    |     6.991 |     1.424 |         2.783 |
kernel19[9]        |   2.967 (r) | SLOW    |  -1.419 (r) | SLOW    |     6.983 |     1.419 |         2.782 |
kernel19[10]       |   2.885 (r) | SLOW    |  -1.367 (r) | SLOW    |     7.065 |     1.367 |         2.849 |
kernel19[11]       |   1.680 (r) | FAST    |  -0.063 (r) | SLOW    |     8.270 |     0.063 |         4.103 |
kernel19[12]       |   1.693 (r) | FAST    |  -0.060 (r) | SLOW    |     8.257 |     0.060 |         4.098 |
kernel19[13]       |   1.913 (r) | FAST    |  -0.353 (r) | SLOW    |     8.037 |     0.353 |         3.842 |
kernel19[14]       |   2.825 (r) | SLOW    |  -1.277 (r) | SLOW    |     7.125 |     1.277 |         2.924 |
kernel19[15]       |   1.711 (r) | FAST    |  -0.104 (r) | SLOW    |     8.239 |     0.104 |         4.068 |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.967 (r) | SLOW    |  -0.060 (r) | SLOW    |     6.983 |     0.060 |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk
Worst Case Data Window: 3.161 ns
Ideal Clock Offset to Actual Clock: -1.658 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
kernel2[0]         |   3.229 (r) | SLOW    |  -1.580 (r) | FAST    |     6.721 |     1.580 |         2.570 |
kernel2[1]         |   2.922 (r) | SLOW    |  -1.348 (r) | FAST    |     7.028 |     1.348 |         2.840 |
kernel2[2]         |   1.892 (r) | FAST    |  -0.465 (r) | SLOW    |     8.058 |     0.465 |         3.796 |
kernel2[3]         |   1.982 (r) | FAST    |  -0.548 (r) | SLOW    |     7.968 |     0.548 |         3.710 |
kernel2[4]         |   1.856 (r) | FAST    |  -0.308 (r) | SLOW    |     8.094 |     0.308 |         3.893 |
kernel2[5]         |   2.744 (r) | SLOW    |  -1.267 (r) | SLOW    |     7.206 |     1.267 |         2.970 |
kernel2[6]         |   3.094 (r) | SLOW    |  -1.506 (r) | FAST    |     6.856 |     1.506 |         2.675 |
kernel2[7]         |   1.651 (r) | FAST    |  -0.108 (r) | SLOW    |     8.299 |     0.108 |         4.096 |
kernel2[8]         |   3.236 (r) | SLOW    |  -1.556 (r) | FAST    |     6.714 |     1.556 |         2.579 |
kernel2[9]         |   1.766 (r) | FAST    |  -0.324 (r) | SLOW    |     8.184 |     0.324 |         3.930 |
kernel2[10]        |   1.666 (r) | FAST    |  -0.152 (r) | SLOW    |     8.284 |     0.152 |         4.066 |
kernel2[11]        |   2.569 (r) | SLOW    |  -1.105 (r) | SLOW    |     7.381 |     1.105 |         3.138 |
kernel2[12]        |   1.605 (r) | FAST    |  -0.093 (r) | SLOW    |     8.345 |     0.093 |         4.126 |
kernel2[13]        |   3.238 (r) | SLOW    |  -1.541 (r) | FAST    |     6.712 |     1.541 |         2.585 |
kernel2[14]        |   1.619 (r) | FAST    |  -0.078 (r) | SLOW    |     8.331 |     0.078 |         4.126 |
kernel2[15]        |   2.004 (r) | FAST    |  -0.437 (r) | SLOW    |     7.946 |     0.437 |         3.754 |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   3.238 (r) | SLOW    |  -0.078 (r) | SLOW    |     6.712 |     0.078 |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk
Worst Case Data Window: 2.544 ns
Ideal Clock Offset to Actual Clock: -1.349 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
kernel20[0]        |   2.494 (r) | SLOW    |  -1.102 (r) | SLOW    |     7.456 |     1.102 |         3.177 |
kernel20[1]        |   1.682 (r) | FAST    |  -0.077 (r) | SLOW    |     8.268 |     0.077 |         4.095 |
kernel20[2]        |   2.396 (r) | SLOW    |  -1.008 (r) | SLOW    |     7.554 |     1.008 |         3.273 |
kernel20[3]        |   2.371 (r) | FAST    |  -0.964 (r) | SLOW    |     7.579 |     0.964 |         3.307 |
kernel20[4]        |   2.214 (r) | FAST    |  -0.622 (r) | SLOW    |     7.736 |     0.622 |         3.557 |
kernel20[5]        |   2.345 (r) | FAST    |  -0.953 (r) | SLOW    |     7.605 |     0.953 |         3.326 |
kernel20[6]        |   2.270 (r) | FAST    |  -0.871 (r) | SLOW    |     7.680 |     0.871 |         3.404 |
kernel20[7]        |   2.485 (r) | SLOW    |  -1.092 (r) | SLOW    |     7.465 |     1.092 |         3.187 |
kernel20[8]        |   2.285 (r) | FAST    |  -0.894 (r) | SLOW    |     7.665 |     0.894 |         3.386 |
kernel20[9]        |   1.775 (r) | FAST    |  -0.236 (r) | SLOW    |     8.175 |     0.236 |         3.970 |
kernel20[10]       |   1.796 (r) | FAST    |  -0.206 (r) | SLOW    |     8.154 |     0.206 |         3.974 |
kernel20[11]       |   2.475 (r) | FAST    |  -1.085 (r) | SLOW    |     7.475 |     1.085 |         3.195 |
kernel20[12]       |   2.611 (r) | FAST    |  -1.116 (r) | SLOW    |     7.339 |     1.116 |         3.111 |
kernel20[13]       |   2.187 (r) | FAST    |  -0.792 (r) | SLOW    |     7.763 |     0.792 |         3.485 |
kernel20[14]       |   2.041 (r) | FAST    |  -0.547 (r) | SLOW    |     7.909 |     0.547 |         3.681 |
kernel20[15]       |   2.621 (r) | FAST    |  -1.144 (r) | SLOW    |     7.329 |     1.144 |         3.093 |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.621 (r) | FAST    |  -0.077 (r) | SLOW    |     7.329 |     0.077 |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk
Worst Case Data Window: 4.219 ns
Ideal Clock Offset to Actual Clock: -2.169 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
kernel21[0]        |   3.438 (r) | SLOW    |  -1.525 (r) | FAST    |     6.512 |     1.525 |         2.493 |
kernel21[1]        |   3.280 (r) | SLOW    |  -1.830 (r) | FAST    |     6.670 |     1.830 |         2.420 |
kernel21[2]        |   3.536 (r) | SLOW    |  -2.177 (r) | SLOW    |     6.414 |     2.177 |         2.118 |
kernel21[3]        |   3.355 (r) | SLOW    |  -1.881 (r) | FAST    |     6.595 |     1.881 |         2.357 |
kernel21[4]        |   2.811 (r) | SLOW    |  -1.456 (r) | SLOW    |     7.139 |     1.456 |         2.842 |
kernel21[5]        |   4.016 (r) | SLOW    |  -1.903 (r) | FAST    |     5.934 |     1.903 |         2.016 |
kernel21[6]        |   3.001 (r) | SLOW    |  -1.512 (r) | FAST    |     6.949 |     1.512 |         2.718 |
kernel21[7]        |   3.690 (r) | SLOW    |  -2.121 (r) | FAST    |     6.260 |     2.121 |         2.070 |
kernel21[8]        |   1.932 (r) | SLOW    |  -0.531 (r) | SLOW    |     8.018 |     0.531 |         3.743 |
kernel21[9]        |   4.279 (r) | SLOW    |  -2.663 (r) | FAST    |     5.671 |     2.663 |         1.504 |
kernel21[10]       |   2.113 (r) | SLOW    |  -0.704 (r) | SLOW    |     7.837 |     0.704 |         3.566 |
kernel21[11]       |   3.104 (r) | SLOW    |  -1.619 (r) | FAST    |     6.846 |     1.619 |         2.613 |
kernel21[12]       |   2.623 (r) | SLOW    |  -1.121 (r) | FAST    |     7.327 |     1.121 |         3.103 |
kernel21[13]       |   2.543 (r) | SLOW    |  -1.110 (r) | SLOW    |     7.407 |     1.110 |         3.149 |
kernel21[14]       |   1.462 (r) | FAST    |  -0.060 (r) | SLOW    |     8.488 |     0.060 |         4.214 |
kernel21[15]       |   3.655 (r) | SLOW    |  -2.234 (r) | SLOW    |     6.295 |     2.234 |         2.030 |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   4.279 (r) | SLOW    |  -0.060 (r) | SLOW    |     5.671 |     0.060 |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk
Worst Case Data Window: 3.861 ns
Ideal Clock Offset to Actual Clock: -2.414 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
kernel22[0]        |   3.413 (r) | SLOW    |  -1.517 (r) | FAST    |     6.537 |     1.517 |         2.510 |
kernel22[1]        |   4.344 (r) | SLOW    |  -2.326 (r) | FAST    |     5.606 |     2.326 |         1.640 |
kernel22[2]        |   2.461 (r) | SLOW    |  -0.953 (r) | FAST    |     7.489 |     0.953 |         3.268 |
kernel22[3]        |   3.185 (r) | SLOW    |  -1.800 (r) | SLOW    |     6.765 |     1.800 |         2.483 |
kernel22[4]        |   2.852 (r) | SLOW    |  -1.240 (r) | FAST    |     7.098 |     1.240 |         2.929 |
kernel22[5]        |   2.886 (r) | SLOW    |  -1.198 (r) | FAST    |     7.064 |     1.198 |         2.933 |
kernel22[6]        |   2.428 (r) | SLOW    |  -1.017 (r) | SLOW    |     7.522 |     1.017 |         3.252 |
kernel22[7]        |   1.916 (r) | SLOW    |  -0.555 (r) | SLOW    |     8.034 |     0.555 |         3.739 |
kernel22[8]        |   4.127 (r) | SLOW    |  -2.051 (r) | FAST    |     5.823 |     2.051 |         1.886 |
kernel22[9]        |   2.738 (r) | SLOW    |  -1.279 (r) | FAST    |     7.212 |     1.279 |         2.967 |
kernel22[10]       |   3.300 (r) | SLOW    |  -1.854 (r) | FAST    |     6.650 |     1.854 |         2.398 |
kernel22[11]       |   4.157 (r) | SLOW    |  -2.593 (r) | FAST    |     5.793 |     2.593 |         1.600 |
kernel22[12]       |   3.789 (r) | SLOW    |  -2.443 (r) | SLOW    |     6.161 |     2.443 |         1.859 |
kernel22[13]       |   1.938 (r) | SLOW    |  -0.527 (r) | FAST    |     8.012 |     0.527 |         3.742 |
kernel22[14]       |   1.899 (r) | FAST    |  -0.483 (r) | SLOW    |     8.051 |     0.483 |         3.784 |
kernel22[15]       |   1.897 (r) | SLOW    |  -0.504 (r) | SLOW    |     8.053 |     0.504 |         3.775 |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   4.344 (r) | SLOW    |  -0.483 (r) | SLOW    |     5.606 |     0.483 |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk
Worst Case Data Window: 5.174 ns
Ideal Clock Offset to Actual Clock: -2.647 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
kernel23[0]        |   2.330 (r) | SLOW    |  -0.910 (r) | SLOW    |     7.620 |     0.910 |         3.355 |
kernel23[1]        |   2.248 (r) | SLOW    |  -0.841 (r) | SLOW    |     7.702 |     0.841 |         3.430 |
kernel23[2]        |   2.113 (r) | SLOW    |  -0.736 (r) | SLOW    |     7.837 |     0.736 |         3.550 |
kernel23[3]        |   2.442 (r) | SLOW    |  -1.015 (r) | SLOW    |     7.508 |     1.015 |         3.247 |
kernel23[4]        |   1.896 (r) | SLOW    |  -0.503 (r) | SLOW    |     8.054 |     0.503 |         3.776 |
kernel23[5]        |   5.235 (r) | SLOW    |  -3.786 (r) | SLOW    |     4.715 |     3.786 |         0.465 |
kernel23[6]        |   2.232 (r) | SLOW    |  -0.836 (r) | SLOW    |     7.718 |     0.836 |         3.441 |
kernel23[7]        |   5.098 (r) | SLOW    |  -3.595 (r) | FAST    |     4.852 |     3.595 |         0.628 |
kernel23[8]        |   2.481 (r) | FAST    |  -1.033 (r) | SLOW    |     7.469 |     1.033 |         3.218 |
kernel23[9]        |   3.013 (r) | SLOW    |  -1.515 (r) | SLOW    |     6.937 |     1.515 |         2.711 |
kernel23[10]       |   3.237 (r) | SLOW    |  -1.788 (r) | SLOW    |     6.713 |     1.788 |         2.463 |
kernel23[11]       |   2.159 (r) | SLOW    |  -0.755 (r) | SLOW    |     7.791 |     0.755 |         3.518 |
kernel23[12]       |   4.466 (r) | SLOW    |  -2.880 (r) | FAST    |     5.484 |     2.880 |         1.302 |
kernel23[13]       |   2.828 (r) | SLOW    |  -1.471 (r) | SLOW    |     7.122 |     1.471 |         2.825 |
kernel23[14]       |   1.543 (r) | FAST    |  -0.060 (r) | SLOW    |     8.407 |     0.060 |         4.173 |
kernel23[15]       |   2.109 (r) | SLOW    |  -0.702 (r) | SLOW    |     7.841 |     0.702 |         3.569 |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   5.235 (r) | SLOW    |  -0.060 (r) | SLOW    |     4.715 |     0.060 |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk
Worst Case Data Window: 4.675 ns
Ideal Clock Offset to Actual Clock: -2.631 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
kernel24[0]        |   4.494 (r) | SLOW    |  -2.662 (r) | FAST    |     5.456 |     2.662 |         1.397 |
kernel24[1]        |   1.870 (r) | FAST    |  -0.386 (r) | SLOW    |     8.080 |     0.386 |         3.847 |
kernel24[2]        |   3.368 (r) | SLOW    |  -1.559 (r) | FAST    |     6.582 |     1.559 |         2.511 |
kernel24[3]        |   3.275 (r) | SLOW    |  -1.463 (r) | FAST    |     6.675 |     1.463 |         2.606 |
kernel24[4]        |   3.086 (r) | SLOW    |  -1.683 (r) | SLOW    |     6.864 |     1.683 |         2.590 |
kernel24[5]        |   4.743 (r) | SLOW    |  -3.250 (r) | SLOW    |     5.207 |     3.250 |         0.979 |
kernel24[6]        |   3.010 (r) | SLOW    |  -1.276 (r) | FAST    |     6.940 |     1.276 |         2.832 |
kernel24[7]        |   3.681 (r) | SLOW    |  -1.711 (r) | FAST    |     6.269 |     1.711 |         2.279 |
kernel24[8]        |   2.502 (r) | SLOW    |  -1.066 (r) | SLOW    |     7.448 |     1.066 |         3.191 |
kernel24[9]        |   1.734 (r) | FAST    |  -0.293 (r) | SLOW    |     8.216 |     0.293 |         3.961 |
kernel24[10]       |   3.669 (r) | SLOW    |  -1.788 (r) | FAST    |     6.281 |     1.788 |         2.246 |
kernel24[11]       |   3.164 (r) | SLOW    |  -1.571 (r) | FAST    |     6.786 |     1.571 |         2.607 |
kernel24[12]       |   3.234 (r) | SLOW    |  -1.836 (r) | SLOW    |     6.716 |     1.836 |         2.440 |
kernel24[13]       |   2.784 (r) | SLOW    |  -1.181 (r) | FAST    |     7.166 |     1.181 |         2.993 |
kernel24[14]       |   4.968 (r) | SLOW    |  -3.241 (r) | FAST    |     4.982 |     3.241 |         0.871 |
kernel24[15]       |   3.069 (r) | SLOW    |  -1.582 (r) | SLOW    |     6.881 |     1.582 |         2.650 |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   4.968 (r) | SLOW    |  -0.293 (r) | SLOW    |     4.982 |     0.293 |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk
Worst Case Data Window: 4.372 ns
Ideal Clock Offset to Actual Clock: -2.320 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
kernel25[0]        |   3.659 (r) | SLOW    |  -1.761 (r) | FAST    |     6.291 |     1.761 |         2.265 |
kernel25[1]        |   1.627 (r) | FAST    |  -0.134 (r) | SLOW    |     8.323 |     0.134 |         4.095 |
kernel25[2]        |   3.674 (r) | SLOW    |  -1.800 (r) | FAST    |     6.276 |     1.800 |         2.238 |
kernel25[3]        |   4.492 (r) | SLOW    |  -3.014 (r) | SLOW    |     5.458 |     3.014 |         1.222 |
kernel25[4]        |   4.506 (r) | SLOW    |  -2.339 (r) | FAST    |     5.444 |     2.339 |         1.552 |
kernel25[5]        |   2.131 (r) | SLOW    |  -0.745 (r) | SLOW    |     7.819 |     0.745 |         3.537 |
kernel25[6]        |   1.691 (r) | FAST    |  -0.261 (r) | SLOW    |     8.259 |     0.261 |         3.999 |
kernel25[7]        |   3.926 (r) | SLOW    |  -2.121 (r) | FAST    |     6.024 |     2.121 |         1.951 |
kernel25[8]        |   4.320 (r) | SLOW    |  -2.893 (r) | SLOW    |     5.630 |     2.893 |         1.369 |
kernel25[9]        |   1.984 (r) | SLOW    |  -0.614 (r) | SLOW    |     7.966 |     0.614 |         3.676 |
kernel25[10]       |   3.734 (r) | SLOW    |  -2.318 (r) | SLOW    |     6.216 |     2.318 |         1.949 |
kernel25[11]       |   2.417 (r) | SLOW    |  -0.948 (r) | SLOW    |     7.533 |     0.948 |         3.293 |
kernel25[12]       |   3.982 (r) | SLOW    |  -2.543 (r) | SLOW    |     5.968 |     2.543 |         1.713 |
kernel25[13]       |   2.241 (r) | SLOW    |  -0.775 (r) | SLOW    |     7.709 |     0.775 |         3.467 |
kernel25[14]       |   2.390 (r) | FAST    |  -0.977 (r) | SLOW    |     7.560 |     0.977 |         3.291 |
kernel25[15]       |   2.995 (r) | SLOW    |  -1.602 (r) | SLOW    |     6.955 |     1.602 |         2.676 |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   4.506 (r) | SLOW    |  -0.134 (r) | SLOW    |     5.444 |     0.134 |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk
Worst Case Data Window: 2.398 ns
Ideal Clock Offset to Actual Clock: -1.665 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
kernel26[0]        |   2.189 (r) | SLOW    |  -0.852 (r) | SLOW    |     7.761 |     0.852 |         3.454 |
kernel26[1]        |   2.085 (r) | SLOW    |  -0.763 (r) | SLOW    |     7.865 |     0.763 |         3.551 |
kernel26[2]        |   1.998 (r) | FAST    |  -0.672 (r) | SLOW    |     7.952 |     0.672 |         3.640 |
kernel26[3]        |   1.960 (r) | FAST    |  -0.602 (r) | SLOW    |     7.990 |     0.602 |         3.694 |
kernel26[4]        |   1.894 (r) | FAST    |  -0.545 (r) | SLOW    |     8.056 |     0.545 |         3.756 |
kernel26[5]        |   2.190 (r) | SLOW    |  -0.849 (r) | SLOW    |     7.760 |     0.849 |         3.455 |
kernel26[6]        |   2.046 (r) | FAST    |  -0.717 (r) | SLOW    |     7.904 |     0.717 |         3.593 |
kernel26[7]        |   2.865 (r) | SLOW    |  -1.343 (r) | FAST    |     7.085 |     1.343 |         2.871 |
kernel26[8]        |   1.853 (r) | FAST    |  -0.466 (r) | SLOW    |     8.097 |     0.466 |         3.816 |
kernel26[9]        |   2.009 (r) | FAST    |  -0.668 (r) | SLOW    |     7.941 |     0.668 |         3.637 |
kernel26[10]       |   2.092 (r) | SLOW    |  -0.778 (r) | SLOW    |     7.858 |     0.778 |         3.540 |
kernel26[11]       |   1.931 (r) | FAST    |  -0.603 (r) | SLOW    |     8.019 |     0.603 |         3.708 |
kernel26[12]       |   2.010 (r) | FAST    |  -0.650 (r) | SLOW    |     7.940 |     0.650 |         3.645 |
kernel26[13]       |   2.123 (r) | FAST    |  -0.809 (r) | SLOW    |     7.827 |     0.809 |         3.509 |
kernel26[14]       |   2.080 (r) | SLOW    |  -0.714 (r) | SLOW    |     7.870 |     0.714 |         3.578 |
kernel26[15]       |   2.239 (r) | SLOW    |  -0.880 (r) | SLOW    |     7.711 |     0.880 |         3.415 |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.865 (r) | SLOW    |  -0.466 (r) | SLOW    |     7.085 |     0.466 |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk
Worst Case Data Window: 2.859 ns
Ideal Clock Offset to Actual Clock: -1.555 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
kernel27[0]        |   2.596 (r) | SLOW    |  -1.195 (r) | SLOW    |     7.354 |     1.195 |         3.079 |
kernel27[1]        |   2.781 (r) | SLOW    |  -1.305 (r) | FAST    |     7.169 |     1.305 |         2.932 |
kernel27[2]        |   1.751 (r) | FAST    |  -0.340 (r) | SLOW    |     8.199 |     0.340 |         3.930 |
kernel27[3]        |   1.617 (r) | FAST    |  -0.191 (r) | SLOW    |     8.333 |     0.191 |         4.071 |
kernel27[4]        |   1.658 (r) | FAST    |  -0.232 (r) | SLOW    |     8.292 |     0.232 |         4.030 |
kernel27[5]        |   1.575 (r) | FAST    |  -0.126 (r) | SLOW    |     8.375 |     0.126 |         4.125 |
kernel27[6]        |   1.653 (r) | FAST    |  -0.256 (r) | SLOW    |     8.297 |     0.256 |         4.021 |
kernel27[7]        |   1.969 (r) | SLOW    |  -0.614 (r) | SLOW    |     7.981 |     0.614 |         3.684 |
kernel27[8]        |   1.620 (r) | FAST    |  -0.173 (r) | SLOW    |     8.330 |     0.173 |         4.079 |
kernel27[9]        |   2.985 (r) | SLOW    |  -1.337 (r) | FAST    |     6.965 |     1.337 |         2.814 |
kernel27[10]       |   1.847 (r) | FAST    |  -0.427 (r) | SLOW    |     8.103 |     0.427 |         3.838 |
kernel27[11]       |   2.043 (r) | SLOW    |  -0.711 (r) | SLOW    |     7.907 |     0.711 |         3.598 |
kernel27[12]       |   1.806 (r) | FAST    |  -0.388 (r) | SLOW    |     8.144 |     0.388 |         3.878 |
kernel27[13]       |   1.952 (r) | FAST    |  -0.574 (r) | SLOW    |     7.998 |     0.574 |         3.712 |
kernel27[14]       |   2.955 (r) | SLOW    |  -1.393 (r) | FAST    |     6.995 |     1.393 |         2.801 |
kernel27[15]       |   2.141 (r) | SLOW    |  -0.810 (r) | SLOW    |     7.809 |     0.810 |         3.500 |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.985 (r) | SLOW    |  -0.126 (r) | SLOW    |     6.965 |     0.126 |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk
Worst Case Data Window: 3.328 ns
Ideal Clock Offset to Actual Clock: -1.952 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
kernel28[0]        |   1.741 (r) | FAST    |  -0.288 (r) | SLOW    |     8.209 |     0.288 |         3.961 |
kernel28[1]        |   3.616 (r) | SLOW    |  -1.441 (r) | FAST    |     6.334 |     1.441 |         2.446 |
kernel28[2]        |   2.401 (r) | SLOW    |  -1.067 (r) | SLOW    |     7.549 |     1.067 |         3.241 |
kernel28[3]        |   1.844 (r) | FAST    |  -0.518 (r) | SLOW    |     8.106 |     0.518 |         3.794 |
kernel28[4]        |   1.798 (r) | FAST    |  -0.345 (r) | SLOW    |     8.152 |     0.345 |         3.903 |
kernel28[5]        |   2.551 (r) | SLOW    |  -1.022 (r) | FAST    |     7.399 |     1.022 |         3.189 |
kernel28[6]        |   1.960 (r) | FAST    |  -0.484 (r) | SLOW    |     7.990 |     0.484 |         3.753 |
kernel28[7]        |   1.959 (r) | SLOW    |  -0.659 (r) | SLOW    |     7.991 |     0.659 |         3.666 |
kernel28[8]        |   1.732 (r) | FAST    |  -0.386 (r) | SLOW    |     8.218 |     0.386 |         3.916 |
kernel28[9]        |   1.779 (r) | FAST    |  -0.412 (r) | SLOW    |     8.171 |     0.412 |         3.879 |
kernel28[10]       |   1.929 (r) | FAST    |  -0.582 (r) | SLOW    |     8.021 |     0.582 |         3.720 |
kernel28[11]       |   1.906 (r) | SLOW    |  -0.545 (r) | SLOW    |     8.044 |     0.545 |         3.749 |
kernel28[12]       |   2.396 (r) | SLOW    |  -1.069 (r) | SLOW    |     7.554 |     1.069 |         3.243 |
kernel28[13]       |   1.933 (r) | FAST    |  -0.556 (r) | SLOW    |     8.017 |     0.556 |         3.730 |
kernel28[14]       |   1.767 (r) | FAST    |  -0.295 (r) | SLOW    |     8.183 |     0.295 |         3.944 |
kernel28[15]       |   1.771 (r) | FAST    |  -0.306 (r) | SLOW    |     8.179 |     0.306 |         3.937 |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   3.616 (r) | SLOW    |  -0.288 (r) | SLOW    |     6.334 |     0.288 |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk
Worst Case Data Window: 3.035 ns
Ideal Clock Offset to Actual Clock: -1.599 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
kernel29[0]        |   2.515 (r) | SLOW    |  -1.122 (r) | SLOW    |     7.435 |     1.122 |         3.156 |
kernel29[1]        |   2.653 (r) | SLOW    |  -1.247 (r) | SLOW    |     7.297 |     1.247 |         3.025 |
kernel29[2]        |   1.559 (r) | FAST    |  -0.143 (r) | SLOW    |     8.391 |     0.143 |         4.124 |
kernel29[3]        |   2.375 (r) | SLOW    |  -0.987 (r) | SLOW    |     7.575 |     0.987 |         3.294 |
kernel29[4]        |   2.360 (r) | SLOW    |  -0.949 (r) | SLOW    |     7.590 |     0.949 |         3.321 |
kernel29[5]        |   1.613 (r) | FAST    |  -0.169 (r) | SLOW    |     8.337 |     0.169 |         4.084 |
kernel29[6]        |   1.555 (r) | FAST    |  -0.082 (r) | SLOW    |     8.395 |     0.082 |         4.157 |
kernel29[7]        |   1.655 (r) | FAST    |  -0.227 (r) | SLOW    |     8.295 |     0.227 |         4.034 |
kernel29[8]        |   1.711 (r) | FAST    |  -0.274 (r) | SLOW    |     8.239 |     0.274 |         3.982 |
kernel29[9]        |   2.230 (r) | SLOW    |  -0.753 (r) | FAST    |     7.720 |     0.753 |         3.484 |
kernel29[10]       |   1.743 (r) | FAST    |  -0.330 (r) | SLOW    |     8.207 |     0.330 |         3.938 |
kernel29[11]       |   3.116 (r) | SLOW    |  -1.485 (r) | FAST    |     6.834 |     1.485 |         2.675 |
kernel29[12]       |   1.586 (r) | FAST    |  -0.122 (r) | SLOW    |     8.364 |     0.122 |         4.121 |
kernel29[13]       |   1.608 (r) | FAST    |  -0.143 (r) | SLOW    |     8.342 |     0.143 |         4.100 |
kernel29[14]       |   1.680 (r) | FAST    |  -0.294 (r) | SLOW    |     8.270 |     0.294 |         3.988 |
kernel29[15]       |   2.857 (r) | SLOW    |  -1.270 (r) | FAST    |     7.093 |     1.270 |         2.911 |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   3.116 (r) | SLOW    |  -0.082 (r) | SLOW    |     6.834 |     0.082 |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk
Worst Case Data Window: 2.856 ns
Ideal Clock Offset to Actual Clock: -1.547 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
kernel3[0]         |   2.782 (r) | SLOW    |  -1.371 (r) | FAST    |     7.168 |     1.371 |         2.898 |
kernel3[1]         |   1.721 (r) | FAST    |  -0.121 (r) | SLOW    |     8.229 |     0.121 |         4.054 |
kernel3[2]         |   1.696 (r) | FAST    |  -0.119 (r) | SLOW    |     8.254 |     0.119 |         4.068 |
kernel3[3]         |   1.711 (r) | FAST    |  -0.122 (r) | SLOW    |     8.239 |     0.122 |         4.059 |
kernel3[4]         |   2.630 (r) | SLOW    |  -1.218 (r) | SLOW    |     7.320 |     1.218 |         3.051 |
kernel3[5]         |   2.379 (r) | SLOW    |  -1.058 (r) | SLOW    |     7.571 |     1.058 |         3.256 |
kernel3[6]         |   2.119 (r) | SLOW    |  -0.787 (r) | SLOW    |     7.831 |     0.787 |         3.522 |
kernel3[7]         |   1.793 (r) | FAST    |  -0.216 (r) | SLOW    |     8.157 |     0.216 |         3.971 |
kernel3[8]         |   1.894 (r) | FAST    |  -0.365 (r) | SLOW    |     8.056 |     0.365 |         3.845 |
kernel3[9]         |   1.686 (r) | FAST    |  -0.147 (r) | SLOW    |     8.264 |     0.147 |         4.058 |
kernel3[10]        |   1.737 (r) | FAST    |  -0.237 (r) | SLOW    |     8.213 |     0.237 |         3.988 |
kernel3[11]        |   2.975 (r) | SLOW    |  -1.356 (r) | FAST    |     6.975 |     1.356 |         2.810 |
kernel3[12]        |   2.054 (r) | FAST    |  -0.599 (r) | SLOW    |     7.896 |     0.599 |         3.649 |
kernel3[13]        |   1.704 (r) | FAST    |  -0.212 (r) | SLOW    |     8.246 |     0.212 |         4.017 |
kernel3[14]        |   1.756 (r) | FAST    |  -0.258 (r) | SLOW    |     8.194 |     0.258 |         3.968 |
kernel3[15]        |   2.679 (r) | SLOW    |  -1.257 (r) | SLOW    |     7.271 |     1.257 |         3.007 |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.975 (r) | SLOW    |  -0.119 (r) | SLOW    |     6.975 |     0.119 |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk
Worst Case Data Window: 2.375 ns
Ideal Clock Offset to Actual Clock: -1.250 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
kernel30[0]        |   1.601 (r) | FAST    | -0.164 (r) | SLOW    |     8.349 |     0.164 |         4.092 |
kernel30[1]        |   1.964 (r) | FAST    | -0.561 (r) | SLOW    |     7.986 |     0.561 |         3.713 |
kernel30[2]        |   2.253 (r) | SLOW    | -0.851 (r) | SLOW    |     7.697 |     0.851 |         3.423 |
kernel30[3]        |   1.787 (r) | FAST    | -0.213 (r) | SLOW    |     8.163 |     0.213 |         3.975 |
kernel30[4]        |   1.530 (r) | FAST    | -0.072 (r) | SLOW    |     8.420 |     0.072 |         4.174 |
kernel30[5]        |   2.438 (r) | SLOW    | -0.997 (r) | SLOW    |     7.512 |     0.997 |         3.258 |
kernel30[6]        |   1.731 (r) | FAST    | -0.284 (r) | SLOW    |     8.219 |     0.284 |         3.967 |
kernel30[7]        |   1.783 (r) | SLOW    | -0.413 (r) | SLOW    |     8.167 |     0.413 |         3.877 |
kernel30[8]        |   1.791 (r) | FAST    | -0.329 (r) | SLOW    |     8.159 |     0.329 |         3.915 |
kernel30[9]        |   1.584 (r) | FAST    | -0.188 (r) | SLOW    |     8.366 |     0.188 |         4.089 |
kernel30[10]       |   1.555 (r) | FAST    | -0.142 (r) | SLOW    |     8.395 |     0.142 |         4.126 |
kernel30[11]       |   1.593 (r) | FAST    | -0.178 (r) | SLOW    |     8.357 |     0.178 |         4.089 |
kernel30[12]       |   1.847 (r) | FAST    | -0.384 (r) | SLOW    |     8.103 |     0.384 |         3.860 |
kernel30[13]       |   1.530 (r) | FAST    | -0.112 (r) | SLOW    |     8.420 |     0.112 |         4.154 |
kernel30[14]       |   1.598 (r) | FAST    | -0.205 (r) | SLOW    |     8.352 |     0.205 |         4.074 |
kernel30[15]       |   1.500 (r) | FAST    | -0.063 (r) | SLOW    |     8.450 |     0.063 |         4.194 |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.438 (r) | SLOW    | -0.063 (r) | SLOW    |     7.512 |     0.063 |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk
Worst Case Data Window: 3.092 ns
Ideal Clock Offset to Actual Clock: -1.756 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
kernel31[0]        |   2.923 (r) | SLOW    |  -1.294 (r) | FAST    |     7.027 |     1.294 |         2.867 |
kernel31[1]        |   2.075 (r) | FAST    |  -0.674 (r) | SLOW    |     7.875 |     0.674 |         3.601 |
kernel31[2]        |   3.302 (r) | SLOW    |  -1.561 (r) | FAST    |     6.648 |     1.561 |         2.544 |
kernel31[3]        |   2.088 (r) | FAST    |  -0.607 (r) | SLOW    |     7.862 |     0.607 |         3.628 |
kernel31[4]        |   3.081 (r) | SLOW    |  -1.432 (r) | FAST    |     6.869 |     1.432 |         2.719 |
kernel31[5]        |   1.931 (r) | SLOW    |  -0.630 (r) | SLOW    |     8.019 |     0.630 |         3.694 |
kernel31[6]        |   1.924 (r) | SLOW    |  -0.617 (r) | SLOW    |     8.026 |     0.617 |         3.705 |
kernel31[7]        |   2.541 (r) | SLOW    |  -1.027 (r) | FAST    |     7.409 |     1.027 |         3.191 |
kernel31[8]        |   2.121 (r) | SLOW    |  -0.716 (r) | SLOW    |     7.829 |     0.716 |         3.556 |
kernel31[9]        |   2.263 (r) | SLOW    |  -0.851 (r) | SLOW    |     7.687 |     0.851 |         3.418 |
kernel31[10]       |   2.257 (r) | SLOW    |  -0.856 (r) | SLOW    |     7.693 |     0.856 |         3.419 |
kernel31[11]       |   1.549 (r) | FAST    |  -0.210 (r) | SLOW    |     8.401 |     0.210 |         4.096 |
kernel31[12]       |   1.944 (r) | FAST    |  -0.407 (r) | SLOW    |     8.006 |     0.407 |         3.800 |
kernel31[13]       |   2.233 (r) | SLOW    |  -0.831 (r) | SLOW    |     7.717 |     0.831 |         3.443 |
kernel31[14]       |   2.433 (r) | SLOW    |  -0.956 (r) | FAST    |     7.517 |     0.956 |         3.281 |
kernel31[15]       |   2.163 (r) | FAST    |  -0.706 (r) | SLOW    |     7.787 |     0.706 |         3.541 |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   3.302 (r) | SLOW    |  -0.210 (r) | SLOW    |     6.648 |     0.210 |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk
Worst Case Data Window: 2.598 ns
Ideal Clock Offset to Actual Clock: -1.457 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
kernel4[0]         |   1.835 (r) | FAST    |  -0.296 (r) | SLOW    |     8.115 |     0.296 |         3.909 |
kernel4[1]         |   1.762 (r) | FAST    |  -0.218 (r) | SLOW    |     8.188 |     0.218 |         3.985 |
kernel4[2]         |   1.873 (r) | FAST    |  -0.338 (r) | SLOW    |     8.077 |     0.338 |         3.869 |
kernel4[3]         |   1.702 (r) | FAST    |  -0.162 (r) | SLOW    |     8.248 |     0.162 |         4.043 |
kernel4[4]         |   1.662 (r) | FAST    |  -0.178 (r) | SLOW    |     8.288 |     0.178 |         4.055 |
kernel4[5]         |   2.084 (r) | FAST    |  -0.624 (r) | SLOW    |     7.866 |     0.624 |         3.621 |
kernel4[6]         |   1.686 (r) | FAST    |  -0.192 (r) | SLOW    |     8.264 |     0.192 |         4.036 |
kernel4[7]         |   1.715 (r) | FAST    |  -0.158 (r) | SLOW    |     8.235 |     0.158 |         4.039 |
kernel4[8]         |   1.785 (r) | FAST    |  -0.256 (r) | SLOW    |     8.165 |     0.256 |         3.954 |
kernel4[9]         |   1.917 (r) | FAST    |  -0.406 (r) | SLOW    |     8.033 |     0.406 |         3.813 |
kernel4[10]        |   2.756 (r) | SLOW    |  -1.276 (r) | FAST    |     7.194 |     1.276 |         2.959 |
kernel4[11]        |   2.002 (r) | FAST    |  -0.514 (r) | SLOW    |     7.948 |     0.514 |         3.717 |
kernel4[12]        |   1.794 (r) | FAST    |  -0.253 (r) | SLOW    |     8.156 |     0.253 |         3.951 |
kernel4[13]        |   1.791 (r) | FAST    |  -0.377 (r) | SLOW    |     8.159 |     0.377 |         3.891 |
kernel4[14]        |   1.832 (r) | FAST    |  -0.318 (r) | SLOW    |     8.118 |     0.318 |         3.900 |
kernel4[15]        |   1.919 (r) | FAST    |  -0.442 (r) | SLOW    |     8.031 |     0.442 |         3.794 |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.756 (r) | SLOW    |  -0.158 (r) | SLOW    |     7.194 |     0.158 |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk
Worst Case Data Window: 1.914 ns
Ideal Clock Offset to Actual Clock: -1.021 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
kernel5[0]         |   1.653 (r) | FAST    | -0.129 (r) | SLOW    |     8.297 |     0.129 |         4.084 |
kernel5[1]         |   1.726 (r) | FAST    | -0.163 (r) | SLOW    |     8.224 |     0.163 |         4.031 |
kernel5[2]         |   1.732 (r) | FAST    | -0.198 (r) | SLOW    |     8.218 |     0.198 |         4.010 |
kernel5[3]         |   1.787 (r) | FAST    | -0.259 (r) | SLOW    |     8.163 |     0.259 |         3.952 |
kernel5[4]         |   1.667 (r) | FAST    | -0.116 (r) | SLOW    |     8.283 |     0.116 |         4.083 |
kernel5[5]         |   1.834 (r) | FAST    | -0.326 (r) | SLOW    |     8.116 |     0.326 |         3.895 |
kernel5[6]         |   1.794 (r) | FAST    | -0.244 (r) | SLOW    |     8.156 |     0.244 |         3.956 |
kernel5[7]         |   1.669 (r) | FAST    | -0.129 (r) | SLOW    |     8.281 |     0.129 |         4.076 |
kernel5[8]         |   1.855 (r) | FAST    | -0.409 (r) | SLOW    |     8.095 |     0.409 |         3.843 |
kernel5[9]         |   1.639 (r) | FAST    | -0.064 (r) | SLOW    |     8.311 |     0.064 |         4.123 |
kernel5[10]        |   1.739 (r) | FAST    | -0.328 (r) | SLOW    |     8.211 |     0.328 |         3.942 |
kernel5[11]        |   1.978 (r) | FAST    | -0.619 (r) | SLOW    |     7.972 |     0.619 |         3.676 |
kernel5[12]        |   1.696 (r) | FAST    | -0.213 (r) | SLOW    |     8.254 |     0.213 |         4.021 |
kernel5[13]        |   1.840 (r) | FAST    | -0.413 (r) | SLOW    |     8.110 |     0.413 |         3.849 |
kernel5[14]        |   1.721 (r) | FAST    | -0.233 (r) | SLOW    |     8.229 |     0.233 |         3.998 |
kernel5[15]        |   1.959 (r) | FAST    | -0.502 (r) | SLOW    |     7.991 |     0.502 |         3.745 |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.978 (r) | FAST    | -0.064 (r) | SLOW    |     7.972 |     0.064 |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk
Worst Case Data Window: 4.494 ns
Ideal Clock Offset to Actual Clock: -2.711 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
kernel6[0]         |   1.868 (r) | FAST    |  -0.464 (r) | SLOW    |     8.082 |     0.464 |         3.809 |
kernel6[1]         |   2.303 (r) | SLOW    |  -0.964 (r) | SLOW    |     7.647 |     0.964 |         3.342 |
kernel6[2]         |   1.985 (r) | FAST    |  -0.631 (r) | SLOW    |     7.965 |     0.631 |         3.667 |
kernel6[3]         |   3.432 (r) | SLOW    |  -1.463 (r) | FAST    |     6.518 |     1.463 |         2.528 |
kernel6[4]         |   2.157 (r) | FAST    |  -0.768 (r) | SLOW    |     7.793 |     0.768 |         3.512 |
kernel6[5]         |   2.684 (r) | SLOW    |  -1.065 (r) | FAST    |     7.266 |     1.065 |         3.100 |
kernel6[6]         |   1.929 (r) | FAST    |  -0.567 (r) | SLOW    |     8.021 |     0.567 |         3.727 |
kernel6[7]         |   1.877 (r) | FAST    |  -0.507 (r) | SLOW    |     8.073 |     0.507 |         3.783 |
kernel6[8]         |   2.898 (r) | SLOW    |  -1.205 (r) | FAST    |     7.052 |     1.205 |         2.923 |
kernel6[9]         |   2.013 (r) | FAST    |  -0.656 (r) | SLOW    |     7.937 |     0.656 |         3.641 |
kernel6[10]        |   2.267 (r) | SLOW    |  -0.926 (r) | SLOW    |     7.683 |     0.926 |         3.378 |
kernel6[11]        |   4.958 (r) | SLOW    |  -2.452 (r) | FAST    |     4.992 |     2.452 |         1.270 |
kernel6[12]        |   2.332 (r) | SLOW    |  -0.976 (r) | SLOW    |     7.618 |     0.976 |         3.321 |
kernel6[13]        |   2.016 (r) | SLOW    |  -0.689 (r) | SLOW    |     7.934 |     0.689 |         3.623 |
kernel6[14]        |   2.295 (r) | FAST    |  -0.813 (r) | SLOW    |     7.655 |     0.813 |         3.421 |
kernel6[15]        |   2.171 (r) | SLOW    |  -0.815 (r) | SLOW    |     7.779 |     0.815 |         3.482 |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   4.958 (r) | SLOW    |  -0.464 (r) | SLOW    |     4.992 |     0.464 |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk
Worst Case Data Window: 2.213 ns
Ideal Clock Offset to Actual Clock: -1.447 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
kernel7[0]         |   2.119 (r) | FAST    |  -0.793 (r) | SLOW    |     7.831 |     0.793 |         3.519 |
kernel7[1]         |   2.036 (r) | FAST    |  -0.675 (r) | SLOW    |     7.914 |     0.675 |         3.619 |
kernel7[2]         |   2.003 (r) | FAST    |  -0.659 (r) | SLOW    |     7.947 |     0.659 |         3.644 |
kernel7[3]         |   2.029 (r) | FAST    |  -0.660 (r) | SLOW    |     7.921 |     0.660 |         3.631 |
kernel7[4]         |   2.553 (r) | SLOW    |  -1.043 (r) | FAST    |     7.397 |     1.043 |         3.177 |
kernel7[5]         |   2.107 (r) | SLOW    |  -0.778 (r) | SLOW    |     7.843 |     0.778 |         3.532 |
kernel7[6]         |   1.879 (r) | FAST    |  -0.562 (r) | SLOW    |     8.071 |     0.562 |         3.755 |
kernel7[7]         |   2.121 (r) | SLOW    |  -0.779 (r) | SLOW    |     7.829 |     0.779 |         3.525 |
kernel7[8]         |   1.979 (r) | FAST    |  -0.564 (r) | SLOW    |     7.971 |     0.564 |         3.703 |
kernel7[9]         |   1.990 (r) | FAST    |  -0.664 (r) | SLOW    |     7.960 |     0.664 |         3.648 |
kernel7[10]        |   2.344 (r) | SLOW    |  -0.880 (r) | FAST    |     7.606 |     0.880 |         3.363 |
kernel7[11]        |   1.765 (r) | FAST    |  -0.340 (r) | SLOW    |     8.185 |     0.340 |         3.923 |
kernel7[12]        |   2.224 (r) | SLOW    |  -0.856 (r) | SLOW    |     7.726 |     0.856 |         3.435 |
kernel7[13]        |   2.217 (r) | SLOW    |  -0.820 (r) | SLOW    |     7.733 |     0.820 |         3.457 |
kernel7[14]        |   1.925 (r) | FAST    |  -0.568 (r) | SLOW    |     8.025 |     0.568 |         3.728 |
kernel7[15]        |   2.141 (r) | SLOW    |  -0.753 (r) | SLOW    |     7.809 |     0.753 |         3.528 |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.553 (r) | SLOW    |  -0.340 (r) | SLOW    |     7.397 |     0.340 |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk
Worst Case Data Window: 4.820 ns
Ideal Clock Offset to Actual Clock: -2.591 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
kernel8[0]         |   2.144 (r) | SLOW    |  -0.817 (r) | SLOW    |     7.806 |     0.817 |         3.494 |
kernel8[1]         |   2.136 (r) | SLOW    |  -0.809 (r) | SLOW    |     7.814 |     0.809 |         3.502 |
kernel8[2]         |   1.925 (r) | FAST    |  -0.591 (r) | SLOW    |     8.025 |     0.591 |         3.717 |
kernel8[3]         |   2.301 (r) | SLOW    |  -0.956 (r) | SLOW    |     7.649 |     0.956 |         3.346 |
kernel8[4]         |   1.833 (r) | FAST    |  -0.494 (r) | SLOW    |     8.117 |     0.494 |         3.811 |
kernel8[5]         |   2.208 (r) | SLOW    |  -0.826 (r) | SLOW    |     7.742 |     0.826 |         3.458 |
kernel8[6]         |   2.229 (r) | SLOW    |  -0.923 (r) | SLOW    |     7.721 |     0.923 |         3.399 |
kernel8[7]         |   1.910 (r) | SLOW    |  -0.568 (r) | SLOW    |     8.040 |     0.568 |         3.736 |
kernel8[8]         |   2.325 (r) | SLOW    |  -0.935 (r) | SLOW    |     7.625 |     0.935 |         3.345 |
kernel8[9]         |   2.229 (r) | SLOW    |  -0.836 (r) | SLOW    |     7.721 |     0.836 |         3.442 |
kernel8[10]        |   2.665 (r) | SLOW    |  -1.202 (r) | FAST    |     7.285 |     1.202 |         3.042 |
kernel8[11]        |   2.187 (r) | SLOW    |  -0.867 (r) | SLOW    |     7.763 |     0.867 |         3.448 |
kernel8[12]        |   2.538 (r) | SLOW    |  -1.124 (r) | SLOW    |     7.412 |     1.124 |         3.144 |
kernel8[13]        |   1.733 (r) | FAST    |  -0.181 (r) | SLOW    |     8.217 |     0.181 |         4.018 |
kernel8[14]        |   1.868 (r) | SLOW    |  -0.543 (r) | SLOW    |     8.082 |     0.543 |         3.770 |
kernel8[15]        |   5.001 (r) | SLOW    |  -2.374 (r) | FAST    |     4.949 |     2.374 |         1.288 |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   5.001 (r) | SLOW    |  -0.181 (r) | SLOW    |     4.949 |     0.181 |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk
Worst Case Data Window: 2.261 ns
Ideal Clock Offset to Actual Clock: -1.194 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
kernel9[0]         |   2.325 (r) | SLOW    | -0.976 (r) | SLOW    |     7.625 |     0.976 |         3.325 |
kernel9[1]         |   1.772 (r) | FAST    | -0.282 (r) | SLOW    |     8.178 |     0.282 |         3.948 |
kernel9[2]         |   1.562 (r) | FAST    | -0.064 (r) | SLOW    |     8.388 |     0.064 |         4.162 |
kernel9[3]         |   1.562 (r) | FAST    | -0.082 (r) | SLOW    |     8.388 |     0.082 |         4.153 |
kernel9[4]         |   1.619 (r) | FAST    | -0.119 (r) | SLOW    |     8.331 |     0.119 |         4.106 |
kernel9[5]         |   2.174 (r) | SLOW    | -0.817 (r) | SLOW    |     7.776 |     0.817 |         3.479 |
kernel9[6]         |   1.512 (r) | FAST    | -0.086 (r) | SLOW    |     8.438 |     0.086 |         4.176 |
kernel9[7]         |   1.581 (r) | FAST    | -0.211 (r) | SLOW    |     8.369 |     0.211 |         4.079 |
kernel9[8]         |   1.579 (r) | FAST    | -0.071 (r) | SLOW    |     8.371 |     0.071 |         4.150 |
kernel9[9]         |   1.559 (r) | FAST    | -0.112 (r) | SLOW    |     8.391 |     0.112 |         4.140 |
kernel9[10]        |   1.544 (r) | FAST    | -0.064 (r) | SLOW    |     8.406 |     0.064 |         4.171 |
kernel9[11]        |   1.690 (r) | FAST    | -0.264 (r) | SLOW    |     8.260 |     0.264 |         3.998 |
kernel9[12]        |   1.668 (r) | FAST    | -0.227 (r) | SLOW    |     8.282 |     0.227 |         4.027 |
kernel9[13]        |   1.727 (r) | FAST    | -0.383 (r) | SLOW    |     8.223 |     0.383 |         3.920 |
kernel9[14]        |   1.711 (r) | FAST    | -0.283 (r) | SLOW    |     8.239 |     0.283 |         3.978 |
kernel9[15]        |   2.086 (r) | SLOW    | -0.648 (r) | SLOW    |     7.864 |     0.648 |         3.608 |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.325 (r) | SLOW    | -0.064 (r) | SLOW    |     7.625 |     0.064 |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk
Bus Skew: 0.368 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
biases_out[0]      |   8.166 (r) | SLOW    |   3.507 (r) | FAST    |    0.000 |
biases_out[1]      |   8.195 (r) | SLOW    |   3.536 (r) | FAST    |    0.029 |
biases_out[2]      |   8.198 (r) | SLOW    |   3.533 (r) | FAST    |    0.032 |
biases_out[3]      |   8.281 (r) | SLOW    |   3.576 (r) | FAST    |    0.115 |
biases_out[4]      |   8.187 (r) | SLOW    |   3.525 (r) | FAST    |    0.021 |
biases_out[5]      |   8.280 (r) | SLOW    |   3.566 (r) | FAST    |    0.114 |
biases_out[6]      |   8.329 (r) | SLOW    |   3.588 (r) | FAST    |    0.163 |
biases_out[7]      |   8.192 (r) | SLOW    |   3.512 (r) | FAST    |    0.026 |
biases_out[8]      |   8.432 (r) | SLOW    |   3.662 (r) | FAST    |    0.266 |
biases_out[9]      |   8.444 (r) | SLOW    |   3.672 (r) | FAST    |    0.278 |
biases_out[10]     |   8.419 (r) | SLOW    |   3.641 (r) | FAST    |    0.253 |
biases_out[11]     |   8.464 (r) | SLOW    |   3.658 (r) | FAST    |    0.298 |
biases_out[12]     |   8.446 (r) | SLOW    |   3.660 (r) | FAST    |    0.280 |
biases_out[13]     |   8.413 (r) | SLOW    |   3.623 (r) | FAST    |    0.247 |
biases_out[14]     |   8.455 (r) | SLOW    |   3.645 (r) | FAST    |    0.289 |
biases_out[15]     |   8.534 (r) | SLOW    |   3.698 (r) | FAST    |    0.368 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.534 (r) | SLOW    |   3.507 (r) | FAST    |    0.368 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk
Bus Skew: 0.912 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
image_out[0]       |   9.030 (r) | SLOW    |   3.812 (r) | FAST    |    0.517 |
image_out[1]       |   8.665 (r) | SLOW    |   3.565 (r) | FAST    |    0.167 |
image_out[2]       |   8.569 (r) | SLOW    |   3.529 (r) | FAST    |    0.131 |
image_out[3]       |   9.260 (r) | SLOW    |   3.927 (r) | FAST    |    0.748 |
image_out[4]       |   8.846 (r) | SLOW    |   3.666 (r) | FAST    |    0.334 |
image_out[5]       |   8.512 (r) | SLOW    |   3.398 (r) | FAST    |    0.000 |
image_out[6]       |   8.759 (r) | SLOW    |   3.530 (r) | FAST    |    0.247 |
image_out[7]       |   9.424 (r) | SLOW    |   4.027 (r) | FAST    |    0.912 |
image_out[8]       |   8.597 (r) | SLOW    |   3.531 (r) | FAST    |    0.133 |
image_out[9]       |   9.322 (r) | SLOW    |   3.984 (r) | FAST    |    0.810 |
image_out[10]      |   8.958 (r) | SLOW    |   3.759 (r) | FAST    |    0.446 |
image_out[11]      |   9.017 (r) | SLOW    |   3.774 (r) | FAST    |    0.504 |
image_out[12]      |   9.074 (r) | SLOW    |   3.829 (r) | FAST    |    0.561 |
image_out[13]      |   9.149 (r) | SLOW    |   3.858 (r) | FAST    |    0.636 |
image_out[14]      |   9.070 (r) | SLOW    |   3.729 (r) | FAST    |    0.558 |
image_out[15]      |   9.134 (r) | SLOW    |   3.824 (r) | FAST    |    0.621 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.424 (r) | SLOW    |   3.398 (r) | FAST    |    0.912 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk
Bus Skew: 1.147 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
result_all[0]      |   21.538 (r) | SLOW    |   5.586 (r) | FAST    |    0.638 |
result_all[1]      |   21.074 (r) | SLOW    |   5.348 (r) | FAST    |    0.285 |
result_all[2]      |   21.330 (r) | SLOW    |   5.453 (r) | FAST    |    0.429 |
result_all[3]      |   21.400 (r) | SLOW    |   5.349 (r) | FAST    |    0.500 |
result_all[4]      |   21.531 (r) | SLOW    |   5.383 (r) | FAST    |    0.630 |
result_all[5]      |   21.405 (r) | SLOW    |   5.303 (r) | FAST    |    0.505 |
result_all[6]      |   21.242 (r) | SLOW    |   5.453 (r) | FAST    |    0.390 |
result_all[7]      |   22.023 (r) | SLOW    |   5.435 (r) | FAST    |    1.123 |
result_all[8]      |   21.242 (r) | SLOW    |   5.416 (r) | FAST    |    0.354 |
result_all[9]      |   21.113 (r) | SLOW    |   5.376 (r) | FAST    |    0.314 |
result_all[10]     |   22.048 (r) | SLOW    |   5.308 (r) | FAST    |    1.147 |
result_all[11]     |   21.479 (r) | SLOW    |   5.062 (r) | FAST    |    0.578 |
result_all[12]     |   20.901 (r) | SLOW    |   5.477 (r) | FAST    |    0.415 |
result_all[13]     |   21.381 (r) | SLOW    |   5.304 (r) | FAST    |    0.480 |
result_all[14]     |   21.235 (r) | SLOW    |   5.349 (r) | FAST    |    0.334 |
result_all[15]     |   21.528 (r) | SLOW    |   5.385 (r) | FAST    |    0.628 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   22.048 (r) | SLOW    |   5.062 (r) | FAST    |    1.147 |
-------------------+--------------+---------+-------------+---------+----------+




