library verilog;
use verilog.vl_types.all;
entity add4 is
    port(
        a               : in     vl_logic_vector(31 downto 0);
        r               : out    vl_logic_vector(31 downto 0);
        rst             : in     vl_logic
    );
end add4;
