<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XenevaOS: PCI_CARDBUS_CONTROL_REGISTER Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XenevaOS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structPCI__CARDBUS__CONTROL__REGISTER-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">PCI_CARDBUS_CONTROL_REGISTER Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="Pci22_8h_source.html">Pci22.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a5b78718e0b12d62df9dc685446d35bf5" id="r_a5b78718e0b12d62df9dc685446d35bf5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPCI__CARDBUS__CONTROL__REGISTER.html#a5b78718e0b12d62df9dc685446d35bf5">CardBusSocketReg</a></td></tr>
<tr class="memdesc:a5b78718e0b12d62df9dc685446d35bf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cardus Socket/ExCA Base.  <br /></td></tr>
<tr class="separator:a5b78718e0b12d62df9dc685446d35bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd9a38858cf2dece31817677ba4af6ce" id="r_acd9a38858cf2dece31817677ba4af6ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPCI__CARDBUS__CONTROL__REGISTER.html#acd9a38858cf2dece31817677ba4af6ce">Cap_Ptr</a></td></tr>
<tr class="separator:acd9a38858cf2dece31817677ba4af6ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a850abb57037cd3d641370b67398db1" id="r_a4a850abb57037cd3d641370b67398db1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPCI__CARDBUS__CONTROL__REGISTER.html#a4a850abb57037cd3d641370b67398db1">Reserved</a></td></tr>
<tr class="separator:a4a850abb57037cd3d641370b67398db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8920258b218067955861166adc4de87b" id="r_a8920258b218067955861166adc4de87b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPCI__CARDBUS__CONTROL__REGISTER.html#a8920258b218067955861166adc4de87b">SecondaryStatus</a></td></tr>
<tr class="memdesc:a8920258b218067955861166adc4de87b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Secondary Status.  <br /></td></tr>
<tr class="separator:a8920258b218067955861166adc4de87b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74c2b3cd09bdb544406517c0cb1004a5" id="r_a74c2b3cd09bdb544406517c0cb1004a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPCI__CARDBUS__CONTROL__REGISTER.html#a74c2b3cd09bdb544406517c0cb1004a5">PciBusNumber</a></td></tr>
<tr class="memdesc:a74c2b3cd09bdb544406517c0cb1004a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCI Bus Number.  <br /></td></tr>
<tr class="separator:a74c2b3cd09bdb544406517c0cb1004a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0197898947c3467145bc6b0bc3670a24" id="r_a0197898947c3467145bc6b0bc3670a24"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPCI__CARDBUS__CONTROL__REGISTER.html#a0197898947c3467145bc6b0bc3670a24">CardBusBusNumber</a></td></tr>
<tr class="memdesc:a0197898947c3467145bc6b0bc3670a24"><td class="mdescLeft">&#160;</td><td class="mdescRight">CardBus Bus Number.  <br /></td></tr>
<tr class="separator:a0197898947c3467145bc6b0bc3670a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affb069d0222f1e628bd0e543390f2c13" id="r_affb069d0222f1e628bd0e543390f2c13"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPCI__CARDBUS__CONTROL__REGISTER.html#affb069d0222f1e628bd0e543390f2c13">SubordinateBusNumber</a></td></tr>
<tr class="memdesc:affb069d0222f1e628bd0e543390f2c13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Subordinate Bus Number.  <br /></td></tr>
<tr class="separator:affb069d0222f1e628bd0e543390f2c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af24aa00977cebe63a6cc5f4c4e4220a3" id="r_af24aa00977cebe63a6cc5f4c4e4220a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPCI__CARDBUS__CONTROL__REGISTER.html#af24aa00977cebe63a6cc5f4c4e4220a3">CardBusLatencyTimer</a></td></tr>
<tr class="memdesc:af24aa00977cebe63a6cc5f4c4e4220a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CardBus Latency Timer.  <br /></td></tr>
<tr class="separator:af24aa00977cebe63a6cc5f4c4e4220a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae226cc713130efb4e8ca56108761dc28" id="r_ae226cc713130efb4e8ca56108761dc28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPCI__CARDBUS__CONTROL__REGISTER.html#ae226cc713130efb4e8ca56108761dc28">MemoryBase0</a></td></tr>
<tr class="memdesc:ae226cc713130efb4e8ca56108761dc28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory Base Register 0.  <br /></td></tr>
<tr class="separator:ae226cc713130efb4e8ca56108761dc28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27c45c1e6646ab66c32dde36bb24d607" id="r_a27c45c1e6646ab66c32dde36bb24d607"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPCI__CARDBUS__CONTROL__REGISTER.html#a27c45c1e6646ab66c32dde36bb24d607">MemoryLimit0</a></td></tr>
<tr class="memdesc:a27c45c1e6646ab66c32dde36bb24d607"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory Limit Register 0.  <br /></td></tr>
<tr class="separator:a27c45c1e6646ab66c32dde36bb24d607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afee554a2d6b979db171b4f345105ca77" id="r_afee554a2d6b979db171b4f345105ca77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPCI__CARDBUS__CONTROL__REGISTER.html#afee554a2d6b979db171b4f345105ca77">MemoryBase1</a></td></tr>
<tr class="separator:afee554a2d6b979db171b4f345105ca77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba9524ca8b588294462638470cfdeb7e" id="r_aba9524ca8b588294462638470cfdeb7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPCI__CARDBUS__CONTROL__REGISTER.html#aba9524ca8b588294462638470cfdeb7e">MemoryLimit1</a></td></tr>
<tr class="separator:aba9524ca8b588294462638470cfdeb7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0ff7228d8cdcb7064c79fed97e67e91" id="r_af0ff7228d8cdcb7064c79fed97e67e91"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPCI__CARDBUS__CONTROL__REGISTER.html#af0ff7228d8cdcb7064c79fed97e67e91">IoBase0</a></td></tr>
<tr class="separator:af0ff7228d8cdcb7064c79fed97e67e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af27f5813b780b72ef33434c929ac1620" id="r_af27f5813b780b72ef33434c929ac1620"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPCI__CARDBUS__CONTROL__REGISTER.html#af27f5813b780b72ef33434c929ac1620">IoLimit0</a></td></tr>
<tr class="memdesc:af27f5813b780b72ef33434c929ac1620"><td class="mdescLeft">&#160;</td><td class="mdescRight">I/O Base Register 0.  <br /></td></tr>
<tr class="separator:af27f5813b780b72ef33434c929ac1620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3721217faeec4b5f66e131cbe99c843f" id="r_a3721217faeec4b5f66e131cbe99c843f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPCI__CARDBUS__CONTROL__REGISTER.html#a3721217faeec4b5f66e131cbe99c843f">IoBase1</a></td></tr>
<tr class="memdesc:a3721217faeec4b5f66e131cbe99c843f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I/O Limit Register 0.  <br /></td></tr>
<tr class="separator:a3721217faeec4b5f66e131cbe99c843f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04d79e1cc703cbb04b02d1ec5726fc0e" id="r_a04d79e1cc703cbb04b02d1ec5726fc0e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPCI__CARDBUS__CONTROL__REGISTER.html#a04d79e1cc703cbb04b02d1ec5726fc0e">IoLimit1</a></td></tr>
<tr class="separator:a04d79e1cc703cbb04b02d1ec5726fc0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5ea5b7a5d388a1bcbb547a8ffb6ebe0" id="r_ac5ea5b7a5d388a1bcbb547a8ffb6ebe0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPCI__CARDBUS__CONTROL__REGISTER.html#ac5ea5b7a5d388a1bcbb547a8ffb6ebe0">InterruptLine</a></td></tr>
<tr class="memdesc:ac5ea5b7a5d388a1bcbb547a8ffb6ebe0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Line.  <br /></td></tr>
<tr class="separator:ac5ea5b7a5d388a1bcbb547a8ffb6ebe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2eb1240c66dbea2f8cde0d675d72b7d" id="r_af2eb1240c66dbea2f8cde0d675d72b7d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPCI__CARDBUS__CONTROL__REGISTER.html#af2eb1240c66dbea2f8cde0d675d72b7d">InterruptPin</a></td></tr>
<tr class="memdesc:af2eb1240c66dbea2f8cde0d675d72b7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Pin.  <br /></td></tr>
<tr class="separator:af2eb1240c66dbea2f8cde0d675d72b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3e8441f656ccb4329a54c361bfd8cc8" id="r_ae3e8441f656ccb4329a54c361bfd8cc8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPCI__CARDBUS__CONTROL__REGISTER.html#ae3e8441f656ccb4329a54c361bfd8cc8">BridgeControl</a></td></tr>
<tr class="memdesc:ae3e8441f656ccb4329a54c361bfd8cc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bridge Control.  <br /></td></tr>
<tr class="separator:ae3e8441f656ccb4329a54c361bfd8cc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>CardBus Conroller Configuration Space, Section 4.5.1, PC Card Standard. 8.0 </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="ae3e8441f656ccb4329a54c361bfd8cc8" name="ae3e8441f656ccb4329a54c361bfd8cc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3e8441f656ccb4329a54c361bfd8cc8">&#9670;&#160;</a></span>BridgeControl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> PCI_CARDBUS_CONTROL_REGISTER::BridgeControl</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bridge Control. </p>

</div>
</div>
<a id="acd9a38858cf2dece31817677ba4af6ce" name="acd9a38858cf2dece31817677ba4af6ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd9a38858cf2dece31817677ba4af6ce">&#9670;&#160;</a></span>Cap_Ptr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> PCI_CARDBUS_CONTROL_REGISTER::Cap_Ptr</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0197898947c3467145bc6b0bc3670a24" name="a0197898947c3467145bc6b0bc3670a24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0197898947c3467145bc6b0bc3670a24">&#9670;&#160;</a></span>CardBusBusNumber</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> PCI_CARDBUS_CONTROL_REGISTER::CardBusBusNumber</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CardBus Bus Number. </p>

</div>
</div>
<a id="af24aa00977cebe63a6cc5f4c4e4220a3" name="af24aa00977cebe63a6cc5f4c4e4220a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af24aa00977cebe63a6cc5f4c4e4220a3">&#9670;&#160;</a></span>CardBusLatencyTimer</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> PCI_CARDBUS_CONTROL_REGISTER::CardBusLatencyTimer</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CardBus Latency Timer. </p>

</div>
</div>
<a id="a5b78718e0b12d62df9dc685446d35bf5" name="a5b78718e0b12d62df9dc685446d35bf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b78718e0b12d62df9dc685446d35bf5">&#9670;&#160;</a></span>CardBusSocketReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> PCI_CARDBUS_CONTROL_REGISTER::CardBusSocketReg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cardus Socket/ExCA Base. </p>

</div>
</div>
<a id="ac5ea5b7a5d388a1bcbb547a8ffb6ebe0" name="ac5ea5b7a5d388a1bcbb547a8ffb6ebe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5ea5b7a5d388a1bcbb547a8ffb6ebe0">&#9670;&#160;</a></span>InterruptLine</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> PCI_CARDBUS_CONTROL_REGISTER::InterruptLine</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Line. </p>

</div>
</div>
<a id="af2eb1240c66dbea2f8cde0d675d72b7d" name="af2eb1240c66dbea2f8cde0d675d72b7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2eb1240c66dbea2f8cde0d675d72b7d">&#9670;&#160;</a></span>InterruptPin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> PCI_CARDBUS_CONTROL_REGISTER::InterruptPin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Pin. </p>

</div>
</div>
<a id="af0ff7228d8cdcb7064c79fed97e67e91" name="af0ff7228d8cdcb7064c79fed97e67e91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0ff7228d8cdcb7064c79fed97e67e91">&#9670;&#160;</a></span>IoBase0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> PCI_CARDBUS_CONTROL_REGISTER::IoBase0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3721217faeec4b5f66e131cbe99c843f" name="a3721217faeec4b5f66e131cbe99c843f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3721217faeec4b5f66e131cbe99c843f">&#9670;&#160;</a></span>IoBase1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> PCI_CARDBUS_CONTROL_REGISTER::IoBase1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I/O Limit Register 0. </p>

</div>
</div>
<a id="af27f5813b780b72ef33434c929ac1620" name="af27f5813b780b72ef33434c929ac1620"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af27f5813b780b72ef33434c929ac1620">&#9670;&#160;</a></span>IoLimit0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> PCI_CARDBUS_CONTROL_REGISTER::IoLimit0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I/O Base Register 0. </p>

</div>
</div>
<a id="a04d79e1cc703cbb04b02d1ec5726fc0e" name="a04d79e1cc703cbb04b02d1ec5726fc0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04d79e1cc703cbb04b02d1ec5726fc0e">&#9670;&#160;</a></span>IoLimit1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> PCI_CARDBUS_CONTROL_REGISTER::IoLimit1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae226cc713130efb4e8ca56108761dc28" name="ae226cc713130efb4e8ca56108761dc28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae226cc713130efb4e8ca56108761dc28">&#9670;&#160;</a></span>MemoryBase0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> PCI_CARDBUS_CONTROL_REGISTER::MemoryBase0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory Base Register 0. </p>

</div>
</div>
<a id="afee554a2d6b979db171b4f345105ca77" name="afee554a2d6b979db171b4f345105ca77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afee554a2d6b979db171b4f345105ca77">&#9670;&#160;</a></span>MemoryBase1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> PCI_CARDBUS_CONTROL_REGISTER::MemoryBase1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27c45c1e6646ab66c32dde36bb24d607" name="a27c45c1e6646ab66c32dde36bb24d607"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27c45c1e6646ab66c32dde36bb24d607">&#9670;&#160;</a></span>MemoryLimit0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> PCI_CARDBUS_CONTROL_REGISTER::MemoryLimit0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory Limit Register 0. </p>

</div>
</div>
<a id="aba9524ca8b588294462638470cfdeb7e" name="aba9524ca8b588294462638470cfdeb7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba9524ca8b588294462638470cfdeb7e">&#9670;&#160;</a></span>MemoryLimit1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> PCI_CARDBUS_CONTROL_REGISTER::MemoryLimit1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74c2b3cd09bdb544406517c0cb1004a5" name="a74c2b3cd09bdb544406517c0cb1004a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74c2b3cd09bdb544406517c0cb1004a5">&#9670;&#160;</a></span>PciBusNumber</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> PCI_CARDBUS_CONTROL_REGISTER::PciBusNumber</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PCI Bus Number. </p>

</div>
</div>
<a id="a4a850abb57037cd3d641370b67398db1" name="a4a850abb57037cd3d641370b67398db1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a850abb57037cd3d641370b67398db1">&#9670;&#160;</a></span>Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> PCI_CARDBUS_CONTROL_REGISTER::Reserved</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8920258b218067955861166adc4de87b" name="a8920258b218067955861166adc4de87b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8920258b218067955861166adc4de87b">&#9670;&#160;</a></span>SecondaryStatus</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> PCI_CARDBUS_CONTROL_REGISTER::SecondaryStatus</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Secondary Status. </p>

</div>
</div>
<a id="affb069d0222f1e628bd0e543390f2c13" name="affb069d0222f1e628bd0e543390f2c13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affb069d0222f1e628bd0e543390f2c13">&#9670;&#160;</a></span>SubordinateBusNumber</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> PCI_CARDBUS_CONTROL_REGISTER::SubordinateBusNumber</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Subordinate Bus Number. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>XenevaOS/Boot/include/IndustryStandard/<a class="el" href="Pci22_8h_source.html">Pci22.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
