// Seed: 1033189632
module module_0 (
    output wire id_0,
    output wor id_1,
    input supply0 id_2,
    input tri1 id_3[1 : -1],
    input tri id_4,
    output supply1 id_5,
    input wire id_6,
    output logic id_7,
    input supply0 id_8,
    input supply0 id_9,
    input wor id_10,
    input tri1 id_11,
    output tri1 id_12,
    input wand id_13
);
  final id_7 = id_8;
endmodule
module module_1 (
    input  wand  id_0
    , id_9,
    input  wand  id_1,
    input  wire  id_2,
    output wor   id_3,
    input  uwire id_4,
    input  tri   id_5,
    output logic id_6,
    input  tri0  id_7
);
  wire id_10;
  always id_6 <= id_2;
  assign id_3 = 1;
  wire id_11;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_7,
      id_7,
      id_3,
      id_7,
      id_6,
      id_2,
      id_5,
      id_2,
      id_7,
      id_3,
      id_2
  );
  assign modCall_1.id_10 = 0;
  always id_9 <= -1 / -1;
endmodule
