{"vcs1":{"timestamp_begin":1684316893.005467355, "rt":1.81, "ut":0.37, "st":0.21}}
{"vcselab":{"timestamp_begin":1684316894.900550015, "rt":1.56, "ut":0.41, "st":0.17}}
{"link":{"timestamp_begin":1684316896.525214660, "rt":0.50, "ut":0.24, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684316892.413210899}
{"VCS_COMP_START_TIME": 1684316892.413210899}
{"VCS_COMP_END_TIME": 1684316898.657054414}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330632}}
{"stitch_vcselab": {"peak_mem": 211880}}
