LISA LISA1Rr1G
(*
 * Result: Never
 *
 * Simple RCU case with a single grace period and a single read-side
 * critical section.  Extraneous RCU read-side critical section on P0
 * exposes translation-script bug.  Cycle prohibited.
 *)
{
x0 = 0;
x1 = 0;
x2 = 0;
}
 P0            | P1            ;
 f[lock]       | r[once] r1 x1 ;
 w[once] x0 1  | f[sync]       ;
 w[once] x1 1  | r[once] r2 x0 ;
 f[unlock]     |               ;
 f[lock]       |               ;
 w[once] x2 1  |               ;
 f[unlock]     |               ;
exists (1:r1=1 /\ 1:r2=0)
