Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: fir_filter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fir_filter.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fir_filter"
Output Format                      : NGC
Target Device                      : xc6slx45-2-fgg484

---- Source Options
Top Module Name                    : fir_filter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\maxwe\Desktop\Finite-Impulse-Response-Filter-dvrk\fir\ipcore_dir\filter.v" into library work
Parsing module <filter>.
Analyzing Verilog file "C:\Users\maxwe\Desktop\Finite-Impulse-Response-Filter-dvrk\fir\fir.v" into library work
Parsing module <fir_filter>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <fir_filter>.

Elaborating module <filter>.
WARNING:HDLCompiler:1127 - "C:\Users\maxwe\Desktop\Finite-Impulse-Response-Filter-dvrk\fir\fir.v" Line 23: Assignment to s_axis_data_tready ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\Users\maxwe\Desktop\Finite-Impulse-Response-Filter-dvrk\fir\fir.v" Line 26: Size mismatch in connection of port <m_axis_data_tdata>. Formal port size is 40-bit while actual signal size is 16-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fir_filter>.
    Related source file is "C:\Users\maxwe\Desktop\Finite-Impulse-Response-Filter-dvrk\fir\fir.v".
INFO:Xst:3210 - "C:\Users\maxwe\Desktop\Finite-Impulse-Response-Filter-dvrk\fir\fir.v" line 20: Output port <s_axis_data_tready> of the instance <inst1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <fir_filter> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/filter.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <filter> for timing and area information for instance <inst1>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fir_filter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fir_filter, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : fir_filter.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 95
#      GND                         : 3
#      INV                         : 2
#      LUT2                        : 5
#      LUT3                        : 44
#      LUT4                        : 22
#      LUT5                        : 3
#      LUT6                        : 6
#      MUXCY                       : 4
#      VCC                         : 1
#      XORCY                       : 5
# FlipFlops/Latches                : 171
#      FD                          : 74
#      FDE                         : 55
#      FDR                         : 1
#      FDRE                        : 35
#      FDS                         : 6
# Shift Registers                  : 71
#      SRLC16E                     : 71
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 34
#      IBUF                        : 17
#      OBUF                        : 17
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg484-2 


Slice Logic Utilization: 
 Number of Slice Registers:             171  out of  54576     0%  
 Number of Slice LUTs:                  153  out of  27288     0%  
    Number used as Logic:                82  out of  27288     0%  
    Number used as Memory:               71  out of   6408     1%  
       Number used as SRL:               71

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    253
   Number with an unused Flip Flop:      82  out of    253    32%  
   Number with an unused LUT:           100  out of    253    39%  
   Number of fully used LUT-FF pairs:    71  out of    253    28%  
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                          35
 Number of bonded IOBs:                  35  out of    316    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      1  out of     58     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
aclk                               | BUFGP                  | 243   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.259ns (Maximum Frequency: 306.843MHz)
   Minimum input arrival time before clock: 2.338ns
   Maximum output required time after clock: 4.162ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'aclk'
  Clock period: 3.259ns (frequency: 306.843MHz)
  Total number of paths / destination ports: 1006 / 566
-------------------------------------------------------------------------
Delay:               3.259ns (Levels of Logic = 2)
  Source:            sec_inst (FF)
  Destination:       sec_inst (FF)
  Source Clock:      aclk rising
  Destination Clock: aclk rising

  Data Path: sec_inst to sec_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SEC:C->out           19   0.525   1.489  sec_inst (sec_net)
     SEC:in->out           1   0.235   0.682  sec_inst (sec_net)
     SEC:in->out           1   0.254   0.000  sec_inst (sec_net)
     SEC:in                    0.074          sec_inst
    ----------------------------------------
    Total                      3.259ns (1.088ns logic, 2.171ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'aclk'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              2.338ns (Levels of Logic = 3)
  Source:            s_axis_data_tvalid (PAD)
  Destination:       sec_inst (FF)
  Destination Clock: aclk rising

  Data Path: s_axis_data_tvalid to sec_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.682  s_axis_data_tvalid_IBUF (s_axis_data_tvalid_IBUF)
     begin scope: 'inst1:s_axis_data_tvalid'
     begin scope: 'inst1/blk00000001:s_axis_data_tvalid'
     SEC:in->out           1   0.254   0.000  sec_inst (sec_net)
     SEC:in                    0.074          sec_inst
    ----------------------------------------
    Total                      2.338ns (1.656ns logic, 0.682ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'aclk'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 2)
  Source:            sec_inst (FF)
  Destination:       m_axis_data_tdata<15> (PAD)
  Source Clock:      aclk rising

  Data Path: sec_inst to m_axis_data_tdata<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SEC:C->out            2   0.525   0.725  sec_inst (sec_net)
     end scope: 'inst1/blk00000001:m_axis_data_tdata<15>'
     end scope: 'inst1:m_axis_data_tdata<15>'
     OBUF:I->O                 2.912          m_axis_data_tdata_15_OBUF (m_axis_data_tdata<15>)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock aclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
aclk           |    3.259|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.17 secs
 
--> 

Total memory usage is 4495240 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

