`timescale 1ns / 1ps
//`include "defines_2.v"
//`include "defines.v"
/*********************************************************************
* Module: Data_mem.v
* Project: Single Cycle RISC-V
* Author: Kareem Alansary auckareemalansary@aucgypt.edu
* Description: This is the Data Memory module
* Change history:	25/10/2019 â€“ File Created
*				 	26/10/2019 - Added Half word and byte supporting code
                    27/10/2019 - Edited and corrected by Haitham Samir
*********************************************************************/


module Data_mem(
input clk,
input [31:0]addr,
input MemWrite,
input MemRead,
input HalfOperation,		// Added to indicate a half word load/store
input ByteOperation,		// Added to indicate a Byte load/store
input [31:0] data_write,
output reg [31:0] data_read);
							// If HalfOperation and ByteOperation are LOW then by default the Memory Operation is a word Operation
reg [8:0] mem [0:255];

initial begin
mem[0]= 32'b11111111_01010100_00000000_10100100;
mem[1]=32'b10010110_01010100_01011110_10100100;
mem[2]= 32'b11111111_11111111_00000000_00000000;
end

always @(posedge clk) begin
if(MemWrite & ~MemRead)
if(!HalfOperation && !ByteOperation) // Word operation (standard)
	   mem[address] <= data_write[7:0];
	   mem[address+1] <= data_write[15:8];
	   mem[address+2] <= data_write[23:16];
	   mem[address+3] <= data_write[31:24];
else
	if(HalfOperation)begin
		mem[address] <=  { data_write[7:0]};
		mem[address+1] <=  { data_write[15:8]};
	end	
	else	// Byte Operation
		mem[address] <=  {data_write[7:0]};
end
always @(posedge clk) begin
if(MemRead & ~MemWrite)
if(!HalfOperation && !ByteOperation) // Word operation (standard)
	   data_read <= {mem[address+3] , mem[address+2], mem[address+1], mem[address]};
else
	if(HalfOperation) // Half word Operation
			 data_read = {16'd0,mem[address+1],mem[address]};
	else	// Byte Operation
		 data_read = mem[24'd0,mem[address];
end
endmodule
