<dec f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='40' type='7'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1031' u='r' c='_ZNK4llvm12MachineInstr6isKillEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1094' c='_ZNK4llvm12MachineInstr17isMetaInstructionEv'/>
<doc f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='37'>/// KILL - This instruction is a noop that is used only to adjust the
/// liveness of registers. This can be useful when dealing with
/// sub-registers.</doc>
<use f='llvm/llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp' l='1123' c='_ZN4llvm10AsmPrinter16EmitFunctionBodyEv'/>
<use f='llvm/llvm/lib/CodeGen/ExpandPostRAPseudos.cpp' l='98' u='r' c='_ZN12_GLOBAL__N_112ExpandPostRA16LowerSubregToRegEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/ExpandPostRAPseudos.cpp' l='111' u='r' c='_ZN12_GLOBAL__N_112ExpandPostRA16LowerSubregToRegEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/ExpandPostRAPseudos.cpp' l='138' u='r' c='_ZN12_GLOBAL__N_112ExpandPostRA9LowerCopyEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/ExpandPostRAPseudos.cpp' l='155' u='r' c='_ZN12_GLOBAL__N_112ExpandPostRA9LowerCopyEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='485' u='r' c='_ZN12_GLOBAL__N_113InlineSpiller24eliminateRedundantSpillsERN4llvm12LiveIntervalEPNS1_6VNInfoE'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='955' u='r' c='_ZN12_GLOBAL__N_113InlineSpiller11insertSpillEjbN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='1530' u='r' c='_ZN12_GLOBAL__N_116HoistSpillHelper14hoistAllSpillsEv'/>
<use f='llvm/llvm/lib/CodeGen/LiveRangeEdit.cpp' l='346' u='r' c='_ZN4llvm13LiveRangeEdit16eliminateDeadDefEPNS_12MachineInstrERNS_9SetVectorIPNS_12LiveIntervalENS_11SmallVectorIS5_Lj8EEENS_11SmallPtrSetIS5_Lj8EEEEEPNS_9AAResultsE'/>
<use f='llvm/llvm/lib/CodeGen/PatchableFunction.cpp' l='46' c='_ZL19doesNotGeneratecodeRKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='388' u='r' c='_ZNK12_GLOBAL__N_115VirtRegRewriter18handleIdentityCopyERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='97' c='_ZNK4llvm16AArch64InstrInfo18getInstSizeInBytesERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ControlFlowFinalizer.cpp' l='242' c='_ZNK12_GLOBAL__N_124R600ControlFlowFinalizer13IsTrivialInstERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600EmitClauseMarkers.cpp' l='59' c='_ZNK12_GLOBAL__N_121R600EmitClauseMarkers14OccupiedDwordsERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600EmitClauseMarkers.cpp' l='105' c='_ZNK12_GLOBAL__N_121R600EmitClauseMarkers13IsTrivialInstERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5622' c='_ZNK4llvm11SIInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp' l='166' c='_ZN4llvm17VLIWResourceModel16reserveResourcesEPNS_5SUnitEb'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonNewValueJump.cpp' l='136' u='r' c='_ZL25canBeFeederToNewValueJumpPKN4llvm16HexagonInstrInfoEPKNS_18TargetRegisterInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES8_S8_RNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonNewValueJump.cpp' l='220' u='r' c='_ZL34commonChecksToProhibitNewValueJumpbN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/MSP430/MSP430InstrInfo.cpp' l='307' c='_ZNK4llvm15MSP430InstrInfo18getInstSizeInBytesERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86FloatingPoint.cpp' l='1677' u='r' c='_ZN12_GLOBAL__N_13FPS15handleSpecialFPERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
