$date
	Mon Mar 31 10:12:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_b2c_5bit $end
$var wire 5 ! X [4:0] $end
$var reg 5 " B [4:0] $end
$scope module uut $end
$var wire 2 # AND_out [1:0] $end
$var wire 5 $ B [4:0] $end
$var wire 5 % B_not [4:0] $end
$var wire 5 & X [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b11111 %
b0 $
b11 #
b0 "
b0 !
$end
#10
b0 #
b11111 !
b11111 &
b11110 %
b1 "
b1 $
#20
b11110 !
b11110 &
b11101 %
b10 "
b10 $
#30
b11101 !
b11101 &
b11100 %
b11 "
b11 $
#40
b11100 !
b11100 &
b11011 %
b100 "
b100 $
#50
b11011 !
b11011 &
b11010 %
b101 "
b101 $
#60
b11010 !
b11010 &
b11001 %
b110 "
b110 $
#70
b11001 !
b11001 &
b11000 %
b111 "
b111 $
#80
b1 #
b11000 !
b11000 &
b10111 %
b1000 "
b1000 $
#90
b0 #
b10111 !
b10111 &
b10110 %
b1001 "
b1001 $
#100
b10110 !
b10110 &
b10101 %
b1010 "
b1010 $
#110
b10101 !
b10101 &
b10100 %
b1011 "
b1011 $
#120
b10100 !
b10100 &
b10011 %
b1100 "
b1100 $
#130
b10011 !
b10011 &
b10010 %
b1101 "
b1101 $
#140
b10010 !
b10010 &
b10001 %
b1110 "
b1110 $
#150
b10001 !
b10001 &
b10000 %
b1111 "
b1111 $
#160
b11 #
b10000 !
b10000 &
b1111 %
b10000 "
b10000 $
#170
b0 #
b1111 !
b1111 &
b1110 %
b10001 "
b10001 $
#180
b1110 !
b1110 &
b1101 %
b10010 "
b10010 $
#190
b1101 !
b1101 &
b1100 %
b10011 "
b10011 $
#200
b1100 !
b1100 &
b1011 %
b10100 "
b10100 $
#210
b1011 !
b1011 &
b1010 %
b10101 "
b10101 $
#220
b1010 !
b1010 &
b1001 %
b10110 "
b10110 $
#230
b1001 !
b1001 &
b1000 %
b10111 "
b10111 $
#240
b1 #
b1000 !
b1000 &
b111 %
b11000 "
b11000 $
#250
b0 #
b111 !
b111 &
b110 %
b11001 "
b11001 $
#260
b110 !
b110 &
b101 %
b11010 "
b11010 $
#270
b101 !
b101 &
b100 %
b11011 "
b11011 $
#280
b100 !
b100 &
b11 %
b11100 "
b11100 $
#290
b11 !
b11 &
b10 %
b11101 "
b11101 $
#300
b10 !
b10 &
b1 %
b11110 "
b11110 $
#310
b1 !
b1 &
b0 %
b11111 "
b11111 $
#320
