<profile>

<section name = "Vivado HLS Report for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s'" level="0">
<item name = "Date">Wed Nov 29 13:14:10 2023
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.380 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4704, 35280, 47.040 us, 0.353 ms, 4704, 35280, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- ReadInputHeight_ReadInputWidth">4703, 35279, 6 ~ 45, -, -, 784, no</column>
<column name=" + KernelShiftWidth">2, 2, 1, 1, 1, 2, yes</column>
<column name=" + ReuseLoop">38, 38, 4, 1, 1, 36, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 792, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 145, -</column>
<column name="Memory">0, -, 142, 73, -</column>
<column name="Multiplexer">-, -, -, 362, -</column>
<column name="Register">0, -, 850, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="myproject_mux_42_16_1_1_U1">myproject_mux_42_16_1_1, 0, 0, 0, 145, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="myproject_mul_mul_12s_16s_26_1_1_U2">myproject_mul_mul_12s_16s_26_1_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="line_buffer_Array_V_0_0_U">conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb, 0, 64, 32, 0, 28, 16, 1, 448</column>
<column name="line_buffer_Array_V_1191_0_U">conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb, 0, 64, 32, 0, 28, 16, 1, 448</column>
<column name="outidx3_U">conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_outidx3, 0, 2, 2, 0, 36, 2, 1, 72</column>
<column name="w2_V_U">conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V, 0, 12, 7, 0, 36, 12, 1, 432</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="acc_0_V_fu_887_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln321_fu_947_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln323_fu_958_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln326_fu_901_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln328_fu_912_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln79_fu_479_p2">+, 0, 0, 14, 10, 1</column>
<column name="i_iw_fu_491_p2">+, 0, 0, 10, 2, 1</column>
<column name="in_index_fu_839_p2">+, 0, 0, 39, 32, 1</column>
<column name="w_index_fu_657_p2">+, 0, 0, 15, 1, 6</column>
<column name="and_ln289_3_fu_639_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln289_4_fu_645_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln289_fu_633_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state9">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_254">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_370">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op152">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln129_fu_663_p2">icmp, 0, 0, 11, 6, 6</column>
<column name="icmp_ln148_fu_845_p2">icmp, 0, 0, 18, 32, 4</column>
<column name="icmp_ln194_fu_485_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="icmp_ln19_1_fu_691_p2">icmp, 0, 0, 9, 4, 1</column>
<column name="icmp_ln19_2_fu_697_p2">icmp, 0, 0, 9, 4, 2</column>
<column name="icmp_ln19_3_fu_703_p2">icmp, 0, 0, 9, 4, 2</column>
<column name="icmp_ln19_4_fu_709_p2">icmp, 0, 0, 9, 4, 3</column>
<column name="icmp_ln19_5_fu_715_p2">icmp, 0, 0, 9, 4, 3</column>
<column name="icmp_ln19_6_fu_721_p2">icmp, 0, 0, 9, 4, 3</column>
<column name="icmp_ln19_7_fu_727_p2">icmp, 0, 0, 9, 4, 3</column>
<column name="icmp_ln19_fu_685_p2">icmp, 0, 0, 9, 4, 1</column>
<column name="icmp_ln289_4_fu_587_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="icmp_ln289_5_fu_607_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln289_6_fu_627_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln289_fu_577_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="icmp_ln313_fu_896_p2">icmp, 0, 0, 18, 32, 5</column>
<column name="icmp_ln317_fu_942_p2">icmp, 0, 0, 18, 32, 5</column>
<column name="icmp_ln79_fu_983_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln19_1_fu_755_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln19_2_fu_769_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln19_3_fu_783_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln19_4_fu_797_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln19_5_fu_811_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln19_6_fu_825_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln19_fu_741_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln148_fu_851_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln19_1_fu_747_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln19_2_fu_761_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln19_3_fu_775_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln19_4_fu_789_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln19_5_fu_803_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln19_6_fu_817_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln19_7_fu_831_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln19_fu_733_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln203_12_fu_520_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln203_13_fu_539_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln203_fu_501_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln323_fu_963_p3">select, 0, 0, 32, 1, 2</column>
<column name="select_ln328_fu_917_p3">select, 0, 0, 32, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">38, 7, 1, 7</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter3">9, 2, 1, 2</column>
<column name="ap_phi_mux_in_index_0_i_i_i_i53_phi_fu_298_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_storemerge_i_i_phi_fu_428_p4">15, 3, 32, 96</column>
<column name="ap_phi_mux_tmp_data_0_V_2_phi_fu_411_p8">15, 3, 16, 48</column>
<column name="ap_phi_mux_tmp_data_1_V_phi_fu_392_p8">15, 3, 16, 48</column>
<column name="ap_phi_mux_tmp_data_2_V_phi_fu_373_p8">15, 3, 16, 48</column>
<column name="ap_phi_mux_tmp_data_3_V_phi_fu_354_p8">15, 3, 16, 48</column>
<column name="ap_phi_mux_w_index52_phi_fu_287_p4">9, 2, 6, 12</column>
<column name="data_V_data_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="i_iw_0_i_i_i_i_reg_272">9, 2, 2, 4</column>
<column name="in_index_0_i_i_i_i53_reg_294">9, 2, 32, 64</column>
<column name="indvar_flatten54_reg_260">9, 2, 10, 20</column>
<column name="pX_3">9, 2, 32, 64</column>
<column name="pY_3">9, 2, 32, 64</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="res_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="sX_3">9, 2, 32, 64</column>
<column name="tmp_data_0_V_2_reg_406">15, 3, 16, 48</column>
<column name="tmp_data_0_V_851_reg_305">9, 2, 16, 32</column>
<column name="tmp_data_1_V_849_reg_316">9, 2, 16, 32</column>
<column name="tmp_data_1_V_reg_387">15, 3, 16, 48</column>
<column name="tmp_data_2_V_847_reg_327">9, 2, 16, 32</column>
<column name="tmp_data_2_V_reg_368">15, 3, 16, 48</column>
<column name="tmp_data_3_V_845_reg_338">9, 2, 16, 32</column>
<column name="tmp_data_3_V_reg_349">15, 3, 16, 48</column>
<column name="w_index52_reg_283">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="DataOut_V_8_reg_1001">16, 0, 16, 0</column>
<column name="DataOut_V_reg_1006">16, 0, 16, 0</column>
<column name="add_ln79_reg_1026">10, 0, 10, 0</column>
<column name="and_ln289_4_reg_1074">1, 0, 1, 0</column>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter3">1, 0, 1, 0</column>
<column name="i_iw_0_i_i_i_i_reg_272">2, 0, 2, 0</column>
<column name="icmp_ln129_reg_1093">1, 0, 1, 0</column>
<column name="icmp_ln289_4_reg_1057">1, 0, 1, 0</column>
<column name="icmp_ln289_reg_1047">1, 0, 1, 0</column>
<column name="in_index_0_i_i_i_i53_reg_294">32, 0, 32, 0</column>
<column name="indvar_flatten54_reg_260">10, 0, 10, 0</column>
<column name="kernel_data_V_0">16, 0, 16, 0</column>
<column name="kernel_data_V_1192">16, 0, 16, 0</column>
<column name="kernel_data_V_2193">16, 0, 16, 0</column>
<column name="kernel_data_V_2193_load_reg_1011">16, 0, 16, 0</column>
<column name="kernel_data_V_3194">16, 0, 16, 0</column>
<column name="kernel_data_V_4">16, 0, 16, 0</column>
<column name="kernel_data_V_5">16, 0, 16, 0</column>
<column name="kernel_data_V_5_load_reg_1016">16, 0, 16, 0</column>
<column name="kernel_data_V_6">16, 0, 16, 0</column>
<column name="kernel_data_V_7">16, 0, 16, 0</column>
<column name="kernel_data_V_8">16, 0, 16, 0</column>
<column name="kernel_data_V_8_load_reg_1021">16, 0, 16, 0</column>
<column name="out_index_reg_1097">2, 0, 2, 0</column>
<column name="out_index_reg_1097_pp1_iter2_reg">2, 0, 2, 0</column>
<column name="pX_3">32, 0, 32, 0</column>
<column name="pX_3_load_reg_1068">32, 0, 32, 0</column>
<column name="pY_3">32, 0, 32, 0</column>
<column name="pY_3_load_reg_1062">32, 0, 32, 0</column>
<column name="sX_3">32, 0, 32, 0</column>
<column name="sX_3_load_reg_1042">32, 0, 32, 0</column>
<column name="sY_3">32, 0, 32, 0</column>
<column name="sY_3_load_reg_1052">32, 0, 32, 0</column>
<column name="select_ln148_reg_1112">32, 0, 32, 0</column>
<column name="select_ln19_7_reg_1102">16, 0, 16, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_data_0_V_2_reg_406">16, 0, 16, 0</column>
<column name="tmp_data_0_V_851_reg_305">16, 0, 16, 0</column>
<column name="tmp_data_0_V_reg_996">16, 0, 16, 0</column>
<column name="tmp_data_1_V_849_reg_316">16, 0, 16, 0</column>
<column name="tmp_data_1_V_reg_387">16, 0, 16, 0</column>
<column name="tmp_data_2_V_847_reg_327">16, 0, 16, 0</column>
<column name="tmp_data_2_V_reg_368">16, 0, 16, 0</column>
<column name="tmp_data_3_V_845_reg_338">16, 0, 16, 0</column>
<column name="tmp_data_3_V_reg_349">16, 0, 16, 0</column>
<column name="trunc_ln6_reg_1117">16, 0, 16, 0</column>
<column name="w2_V_load_reg_1107">12, 0, 12, 0</column>
<column name="w_index52_reg_283">6, 0, 6, 0</column>
<column name="w_index_reg_1088">6, 0, 6, 0</column>
<column name="icmp_ln129_reg_1093">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv_2d_cl&lt;array&lt;ap_fixed,1u&gt;,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,4u&gt;,config2&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv_2d_cl&lt;array&lt;ap_fixed,1u&gt;,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,4u&gt;,config2&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv_2d_cl&lt;array&lt;ap_fixed,1u&gt;,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,4u&gt;,config2&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, conv_2d_cl&lt;array&lt;ap_fixed,1u&gt;,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,4u&gt;,config2&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv_2d_cl&lt;array&lt;ap_fixed,1u&gt;,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,4u&gt;,config2&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, conv_2d_cl&lt;array&lt;ap_fixed,1u&gt;,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,4u&gt;,config2&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv_2d_cl&lt;array&lt;ap_fixed,1u&gt;,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,4u&gt;,config2&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv_2d_cl&lt;array&lt;ap_fixed,1u&gt;,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,4u&gt;,config2&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, conv_2d_cl&lt;array&lt;ap_fixed,1u&gt;,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,4u&gt;,config2&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, conv_2d_cl&lt;array&lt;ap_fixed,1u&gt;,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,4u&gt;,config2&gt;, return value</column>
<column name="data_V_data_V_TDATA">in, 16, axis, data_V_data_V, pointer</column>
<column name="data_V_data_V_TVALID">in, 1, axis, data_V_data_V, pointer</column>
<column name="data_V_data_V_TREADY">out, 1, axis, data_V_data_V, pointer</column>
<column name="res_V_data_0_V_din">out, 16, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_full_n">in, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_write">out, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_1_V_din">out, 16, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_full_n">in, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_write">out, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_2_V_din">out, 16, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_full_n">in, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_write">out, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_3_V_din">out, 16, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_full_n">in, 1, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_write">out, 1, ap_fifo, res_V_data_3_V, pointer</column>
</table>
</item>
</section>
</profile>
