
---------- Begin Simulation Statistics ----------
final_tick                               568895459000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  76005                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701628                       # Number of bytes of host memory used
host_op_rate                                    76258                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8058.99                       # Real time elapsed on the host
host_tick_rate                               70591402                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612523991                       # Number of instructions simulated
sim_ops                                     614561554                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.568895                       # Number of seconds simulated
sim_ticks                                568895459000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.316777                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78068598                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            91504392                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7222710                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        122478197                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11188067                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11378849                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          190782                       # Number of indirect misses.
system.cpu0.branchPred.lookups              157202851                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1061867                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018168                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5026990                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143201184                       # Number of branches committed
system.cpu0.commit.bw_lim_events             15982852                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058415                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       44047045                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580262877                       # Number of instructions committed
system.cpu0.commit.committedOps             581282351                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1019293038                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.570280                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.312650                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    727969027     71.42%     71.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    179251028     17.59%     89.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     42530639      4.17%     93.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     36501772      3.58%     96.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10389017      1.02%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3129425      0.31%     98.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2376226      0.23%     98.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1163052      0.11%     98.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     15982852      1.57%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1019293038                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887186                       # Number of function calls committed.
system.cpu0.commit.int_insts                561260988                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179947808                       # Number of loads committed
system.cpu0.commit.membars                    2037570                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037576      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322220492     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137061      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017775      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180965968     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70903429     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581282351                       # Class of committed instruction
system.cpu0.commit.refs                     251869425                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580262877                       # Number of Instructions Simulated
system.cpu0.committedOps                    581282351                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.942711                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.942711                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            166029308                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2207230                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77345772                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             641382143                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               410304685                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                443676459                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5032582                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7225733                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3124951                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  157202851                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 98749504                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    612346144                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1979340                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          135                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     653600503                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  16                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14456606                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.139453                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         408593373                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          89256665                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.579801                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1028167985                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.636686                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.908057                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               565121044     54.96%     54.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               343976839     33.46%     88.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                68707198      6.68%     95.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                37765226      3.67%     98.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8192842      0.80%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2328620      0.23%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   35852      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1018997      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1021367      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1028167985                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                       99115330                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5128684                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               149172627                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.549380                       # Inst execution rate
system.cpu0.iew.exec_refs                   275419026                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  76737646                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              140402220                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            199064438                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021600                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3506104                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            77370051                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          625314306                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            198681380                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3739254                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            619307382                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                935486                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2066730                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5032582                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4231487                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        65593                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        10867497                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         7362                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5702                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2887514                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19116630                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5448423                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5702                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       869193                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4259491                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                269562694                       # num instructions consuming a value
system.cpu0.iew.wb_count                    612688031                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.836907                       # average fanout of values written-back
system.cpu0.iew.wb_producers                225599012                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.543508                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     612737072                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               755228367                       # number of integer regfile reads
system.cpu0.int_regfile_writes              391380022                       # number of integer regfile writes
system.cpu0.ipc                              0.514744                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.514744                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038414      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            338693837     54.36%     54.69% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4212906      0.68%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018310      0.16%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           201164824     32.29%     87.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           75918295     12.19%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             623046637                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1507292                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002419                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 474164     31.46%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     31.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                899285     59.66%     91.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               133841      8.88%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             622515462                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2275831976                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    612687980                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        669351093                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 622254945                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                623046637                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059361                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       44031870                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            63530                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           946                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     12637726                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1028167985                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.605977                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.844732                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          581680485     56.57%     56.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          317075206     30.84%     87.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           95241800      9.26%     96.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           25980326      2.53%     99.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5418358      0.53%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1305406      0.13%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             976315      0.09%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             432211      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              57878      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1028167985                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.552697                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10259855                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          743164                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           199064438                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           77370051                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    870                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1127283315                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10507782                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              151709481                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370562195                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6699741                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               416531284                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3268561                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 8864                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            776129111                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             635499251                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          408162454                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                440016225                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4426016                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5032582                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             14674151                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                37600192                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       776129067                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        204262                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2825                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14020301                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2825                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1628628766                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1259541842                       # The number of ROB writes
system.cpu0.timesIdled                       15009966                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  837                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            68.618407                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4428164                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6453318                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           812313                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7629452                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            212073                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         365833                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          153760                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8548124                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3209                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017922                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           481146                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095141                       # Number of branches committed
system.cpu1.commit.bw_lim_events               662728                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054399                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3207015                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32261114                       # Number of instructions committed
system.cpu1.commit.committedOps              33279203                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    179366036                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.185538                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.834044                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    165142447     92.07%     92.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7230155      4.03%     96.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2431729      1.36%     97.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2107217      1.17%     98.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       525171      0.29%     98.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       202769      0.11%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       999154      0.56%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        64666      0.04%     99.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       662728      0.37%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    179366036                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320714                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31045974                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248383                       # Number of loads committed
system.cpu1.commit.membars                    2035963                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035963      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19081243     57.34%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266305     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895554      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33279203                       # Class of committed instruction
system.cpu1.commit.refs                      12161871                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32261114                       # Number of Instructions Simulated
system.cpu1.committedOps                     33279203                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.588338                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.588338                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            159640842                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               334646                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4265444                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              38990853                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5152579                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12593934                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                481327                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               544905                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2267193                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8548124                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5040321                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    173637661                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                74547                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      39694522                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1624990                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.047414                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5685700                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4640237                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.220175                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         180135875                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.226013                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.667539                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               155782324     86.48%     86.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14110161      7.83%     94.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5822978      3.23%     97.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2928597      1.63%     99.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1291378      0.72%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  197518      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    2657      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       6      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     256      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           180135875                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         150149                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              505669                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7586248                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.196883                       # Inst execution rate
system.cpu1.iew.exec_refs                    12796059                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2937486                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              139308624                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              9961021                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018684                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           704734                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2958432                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           36479431                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9858573                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           375850                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             35495263                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                992536                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1123975                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                481327                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3113510                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        16435                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           95352                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         2952                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          149                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          200                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       712638                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        44944                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           149                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        89178                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        416491                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20402158                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35296320                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.879106                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 17935667                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.195780                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35302265                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                43746344                       # number of integer regfile reads
system.cpu1.int_regfile_writes               23947219                       # number of integer regfile writes
system.cpu1.ipc                              0.178944                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.178944                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036056      5.68%      5.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             20944568     58.39%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  44      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10965900     30.57%     94.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1924449      5.36%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              35871113                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1073384                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029923                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 176409     16.43%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                804889     74.99%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                92084      8.58%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              34908427                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         253002005                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35296308                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         39679749                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  33424564                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 35871113                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054867                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3200227                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            50546                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           468                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1164358                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    180135875                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.199134                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.652616                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          157745589     87.57%     87.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           15033887      8.35%     95.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4085819      2.27%     98.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1361994      0.76%     98.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1403387      0.78%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             194161      0.11%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             205218      0.11%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              82615      0.05%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              23205      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      180135875                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.198968                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6149670                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          527337                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             9961021                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2958432                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     91                       # number of misc regfile reads
system.cpu1.numCycles                       180286024                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   957489234                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              149601459                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22411578                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6582742                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6306400                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                975420                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 3314                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             46933831                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38099646                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26216798                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13211611                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2824596                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                481327                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             10512265                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 3805220                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        46933819                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22813                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               589                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12622078                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           589                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   215189357                       # The number of ROB reads
system.cpu1.rob.rob_writes                   73743093                       # The number of ROB writes
system.cpu1.timesIdled                           1886                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3468317                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 1736                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3480422                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 93848                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4709412                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9382027                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        65722                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        49404                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     32827068                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2122391                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     65628476                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2171795                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 568895459000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3520156                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1640689                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3031801                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              340                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            256                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1188592                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1188592                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3520156                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           193                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14090775                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14090775                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    406363968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               406363968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              516                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4709537                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4709537    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4709537                       # Request fanout histogram
system.membus.respLayer1.occupancy        24351728821                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         17088973065                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   568895459000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 568895459000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 568895459000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 568895459000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 568895459000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   568895459000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 568895459000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 568895459000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 568895459000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 568895459000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    750556357.142857                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   936899288.036549                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       264500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2469606500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   563641564500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5253894500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 568895459000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     80878240                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        80878240                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     80878240                       # number of overall hits
system.cpu0.icache.overall_hits::total       80878240                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17871264                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17871264                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17871264                       # number of overall misses
system.cpu0.icache.overall_misses::total     17871264                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 236389581495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 236389581495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 236389581495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 236389581495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     98749504                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     98749504                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     98749504                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     98749504                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.180976                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.180976                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.180976                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.180976                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13227.356582                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13227.356582                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13227.356582                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13227.356582                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2855                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               65                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    43.923077                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16852402                       # number of writebacks
system.cpu0.icache.writebacks::total         16852402                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1018829                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1018829                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1018829                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1018829                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16852435                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16852435                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16852435                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16852435                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 210041887496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 210041887496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 210041887496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 210041887496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.170658                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.170658                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.170658                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.170658                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12463.592798                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12463.592798                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12463.592798                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12463.592798                       # average overall mshr miss latency
system.cpu0.icache.replacements              16852402                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     80878240                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       80878240                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17871264                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17871264                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 236389581495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 236389581495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     98749504                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     98749504                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.180976                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.180976                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13227.356582                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13227.356582                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1018829                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1018829                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16852435                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16852435                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 210041887496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 210041887496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.170658                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.170658                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12463.592798                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12463.592798                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 568895459000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999933                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           97730420                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16852402                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.799198                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999933                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        214351442                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       214351442                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 568895459000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    234946293                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       234946293                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    234946293                       # number of overall hits
system.cpu0.dcache.overall_hits::total      234946293                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     20598140                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      20598140                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     20598140                       # number of overall misses
system.cpu0.dcache.overall_misses::total     20598140                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 465509499813                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 465509499813                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 465509499813                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 465509499813                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    255544433                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    255544433                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    255544433                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    255544433                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.080605                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.080605                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.080605                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.080605                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 22599.589080                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22599.589080                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 22599.589080                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22599.589080                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3081265                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        84826                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            74960                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            971                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    41.105456                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    87.359423                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     14912059                       # number of writebacks
system.cpu0.dcache.writebacks::total         14912059                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6079119                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6079119                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6079119                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6079119                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14519021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14519021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14519021                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14519021                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 241328211779                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 241328211779                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 241328211779                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 241328211779                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056816                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056816                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056816                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056816                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16621.520954                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16621.520954                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16621.520954                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16621.520954                       # average overall mshr miss latency
system.cpu0.dcache.replacements              14912059                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    167900020                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      167900020                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     16742798                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     16742798                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 323856611000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 323856611000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    184642818                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    184642818                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.090677                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.090677                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19343.039975                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19343.039975                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3582253                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3582253                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13160545                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13160545                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 189972401500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 189972401500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071276                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071276                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14434.995017                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14434.995017                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     67046273                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      67046273                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3855342                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3855342                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 141652888813                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 141652888813                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70901615                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70901615                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.054376                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.054376                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 36741.977447                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 36741.977447                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2496866                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2496866                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1358476                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1358476                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  51355810279                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  51355810279                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.019160                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.019160                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 37803.987909                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 37803.987909                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1096                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1096                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          779                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          779                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     65789000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     65789000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1875                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1875                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.415467                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.415467                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 84453.145058                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 84453.145058                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          767                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          767                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       921500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       921500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006400                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006400                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 76791.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76791.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1672                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1672                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          162                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          162                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       822000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       822000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1834                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1834                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.088332                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.088332                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5074.074074                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5074.074074                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          162                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          162                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       660000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       660000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.088332                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.088332                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4074.074074                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4074.074074                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612316                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612316                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405852                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405852                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  30149130500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  30149130500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018168                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018168                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398610                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398610                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 74286.021752                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 74286.021752                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405852                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405852                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  29743278500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  29743278500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398610                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398610                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 73286.021752                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 73286.021752                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 568895459000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.953047                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          250486454                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         14924626                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.783433                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           203500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.953047                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998533                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998533                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        528057278                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       528057278                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 568895459000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16810666                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13908295                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1078                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              292312                       # number of demand (read+write) hits
system.l2.demand_hits::total                 31012351                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16810666                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13908295                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1078                       # number of overall hits
system.l2.overall_hits::.cpu1.data             292312                       # number of overall hits
system.l2.overall_hits::total                31012351                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             41769                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1001812                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1281                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            742273                       # number of demand (read+write) misses
system.l2.demand_misses::total                1787135                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            41769                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1001812                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1281                       # number of overall misses
system.l2.overall_misses::.cpu1.data           742273                       # number of overall misses
system.l2.overall_misses::total               1787135                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3819628999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  95253060499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    119250000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  74731020996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     173922960494                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3819628999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  95253060499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    119250000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  74731020996                       # number of overall miss cycles
system.l2.overall_miss_latency::total    173922960494                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16852435                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        14910107                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2359                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1034585                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             32799486                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16852435                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       14910107                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2359                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1034585                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            32799486                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002479                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.067190                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.543027                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.717460                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.054487                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002479                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.067190                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.543027                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.717460                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.054487                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 91446.503364                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95080.774136                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93091.334895                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100678.619586                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97319.430538                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 91446.503364                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95080.774136                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93091.334895                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100678.619586                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97319.430538                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2412540                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1640689                       # number of writebacks
system.l2.writebacks::total                   1640689                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             59                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         122617                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          53559                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              176259                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            59                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        122617                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         53559                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             176259                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        41710                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       879195                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1257                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       688714                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1610876                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        41710                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       879195                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1257                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       688714                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3159603                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4770479                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3399358499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  77947226499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    105555500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  63547386501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 144999526999                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3399358499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  77947226499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    105555500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  63547386501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 253591916454                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 398591443453                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002475                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.058966                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.532853                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.665691                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.049113                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002475                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.058966                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.532853                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.665691                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.145444                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 81499.844138                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88657.495208                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83974.144789                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92269.630792                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90012.842080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 81499.844138                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88657.495208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83974.144789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92269.630792                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 80260.689857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83553.757066                       # average overall mshr miss latency
system.l2.replacements                        6776822                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2688440                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2688440                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2688440                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2688440                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     30048436                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         30048436                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     30048436                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     30048436                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3159603                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3159603                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 253591916454                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 253591916454                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 80260.689857                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 80260.689857                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            57                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 70                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       419000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       419000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           59                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               74                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.966102                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.866667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.945946                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7350.877193                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5985.714286                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           57                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            70                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1138000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       246500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1384500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.966102                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.866667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.945946                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19964.912281                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 18961.538462                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19778.571429                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       118000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       118000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 19666.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 19666.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       118000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       118000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19666.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19666.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1070041                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           138004                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1208045                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         679961                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         597648                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1277609                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  65957982999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  60095796498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  126053779497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1750002                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       735652                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2485654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.388549                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.812406                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.513993                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97002.597206                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100553.831851                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98663.816157                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        63288                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        27369                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            90657                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       616673                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       570279                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1186952                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  55116705999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  52201104000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 107317809999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.352384                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.775202                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.477521                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89377.524229                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91536.079708                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90414.616597                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16810666                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1078                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16811744                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        41769                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1281                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            43050                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3819628999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    119250000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3938878999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16852435                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2359                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16854794                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002479                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.543027                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002554                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 91446.503364                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93091.334895                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91495.447131                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           59                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           24                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            83                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        41710                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1257                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        42967                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3399358499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    105555500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3504913999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002475                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.532853                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002549                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 81499.844138                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83974.144789                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81572.229828                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12838254                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       154308                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12992562                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       321851                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       144625                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          466476                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  29295077500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  14635224498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  43930301998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13160105                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       298933                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13459038                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.024457                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.483804                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.034659                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91020.619790                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101194.292121                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94174.838573                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        59329                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        26190                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        85519                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       262522                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       118435                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       380957                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  22830520500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  11346282501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  34176803001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.019948                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.396192                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.028305                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86966.122839                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 95801.768911                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89713.020107                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          424                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           28                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               452                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          247                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           28                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             275                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3745000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1102500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4847500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          671                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           56                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           727                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.368107                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.500000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.378267                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 15161.943320                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        39375                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 17627.272727                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           72                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           13                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           85                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          175                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          190                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3499498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       321499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3820997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.260805                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.267857                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.261348                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19997.131429                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21433.266667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20110.510526                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 568895459000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 568895459000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999876                       # Cycle average of tags in use
system.l2.tags.total_refs                    68458368                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6777356                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.101044                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.412269                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.222580                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.245460                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004507                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.214900                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.900160                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.412692                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.065978                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.175710                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018983                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.326565                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            41                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.640625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.359375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 531074788                       # Number of tag accesses
system.l2.tags.data_accesses                531074788                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 568895459000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2669440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      56357696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         80448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      44110080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    198142208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          301359872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2669440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        80448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2749888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    105004096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       105004096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          41710                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         880589                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1257                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         689220                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3095972                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4708748                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1640689                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1640689                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4692321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         99065118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           141411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         77536355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    348292828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             529728032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4692321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       141411                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4833732                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      184575381                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            184575381                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      184575381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4692321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        99065118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          141411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        77536355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    348292828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            714303413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1623347.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     41710.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    849986.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1257.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    674307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3077389.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003273460250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        99384                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        99385                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9168627                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1528949                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4708748                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1640689                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4708748                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1640689                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  64099                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 17342                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            212412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            212079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            203231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            196942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            297230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            268907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            391743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            344414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            299051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            364746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           397208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           341239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           349643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           265405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           263405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           236994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             75243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             73588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             70432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             67931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             66010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             83666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            159036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            125967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            107961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            147682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           151640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           127855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           106250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            96188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            82496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            81376                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.90                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 147188786102                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                23223245000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            234275954852                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31689.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50439.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3596366                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1037134                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4708748                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1640689                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  946693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  984421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1046017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  581632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  468634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  333111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   99759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   73901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   52425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   20793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  14958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   9873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   4051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  69343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  92646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 102189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 105165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 106899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 108024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 108030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 109685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 114043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 107860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 106196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 104114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 102336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 101492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 101879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1634467                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    245.430605                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   174.853409                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.077838                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       450577     27.57%     27.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       757963     46.37%     73.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       121159      7.41%     81.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       116757      7.14%     88.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        48571      2.97%     91.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        22605      1.38%     92.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        21110      1.29%     94.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13757      0.84%     94.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        81968      5.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1634467                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        99385                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.733904                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    205.761930                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        99380     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         99385                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        99384                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.333756                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.311702                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.890385                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            85181     85.71%     85.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1631      1.64%     87.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8180      8.23%     95.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3005      3.02%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1005      1.01%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              235      0.24%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               88      0.09%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               42      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                9      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         99384                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              297257536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4102336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               103892544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               301359872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            105004096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       522.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       182.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    529.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    184.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  568895451500                       # Total gap between requests
system.mem_ctrls.avgGap                      89597.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2669440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     54399104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        80448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     43155648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    196952896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    103892544                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4692320.808277008124                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 95622320.655577600002                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 141410.866842584510                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 75858661.406541466713                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 346202264.201936602592                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 182621503.399977028370                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        41710                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       880589                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1257                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       689220                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3095972                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1640689                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1670688167                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  41669937832                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     52513379                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  34980178036                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 155902637438                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13584048356289                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     40054.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47320.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41776.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50753.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     50356.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8279477.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6374320680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3388020405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         17976313740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4705532460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     44908056960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     107803675350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     127673814240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       312829733835                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        549.889666                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 330803081455                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  18996640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 219095737545                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5295795120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2814781860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15186480120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3768177060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     44908056960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     146776140570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      94854896160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       313604327850                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        551.251241                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 245038621908                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  18996640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 304860197092                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                155                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           78                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6133954615.384615                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28623563465.476337                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           75     96.15%     96.15% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.28%     97.44% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.28%     98.72% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.28%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       232000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 220053295000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             78                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    90446999000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 478448460000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 568895459000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5037013                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5037013                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5037013                       # number of overall hits
system.cpu1.icache.overall_hits::total        5037013                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3308                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3308                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3308                       # number of overall misses
system.cpu1.icache.overall_misses::total         3308                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    183898000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    183898000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    183898000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    183898000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5040321                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5040321                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5040321                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5040321                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000656                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000656                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000656                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000656                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 55591.898428                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55591.898428                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 55591.898428                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55591.898428                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          215                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          215                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2327                       # number of writebacks
system.cpu1.icache.writebacks::total             2327                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          949                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          949                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          949                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          949                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2359                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2359                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2359                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2359                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    134692500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    134692500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    134692500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    134692500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000468                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000468                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000468                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000468                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 57097.286986                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 57097.286986                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 57097.286986                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 57097.286986                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2327                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5037013                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5037013                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3308                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3308                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    183898000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    183898000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5040321                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5040321                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000656                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000656                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 55591.898428                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55591.898428                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          949                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          949                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2359                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2359                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    134692500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    134692500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000468                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000468                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 57097.286986                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 57097.286986                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 568895459000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.982843                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5007157                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2327                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2151.764933                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        304040000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.982843                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999464                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999464                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10083001                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10083001                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 568895459000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9312056                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9312056                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9312056                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9312056                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2294263                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2294263                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2294263                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2294263                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 143127173879                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 143127173879                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 143127173879                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 143127173879                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11606319                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11606319                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11606319                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11606319                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.197674                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.197674                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.197674                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.197674                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 62384.815463                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 62384.815463                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 62384.815463                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 62384.815463                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       865018                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        27830                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            18812                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            304                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    45.982245                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    91.546053                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1033865                       # number of writebacks
system.cpu1.dcache.writebacks::total          1033865                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1673218                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1673218                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1673218                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1673218                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       621045                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       621045                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       621045                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       621045                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  45226998556                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  45226998556                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  45226998556                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  45226998556                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053509                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053509                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053509                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053509                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 72824.028140                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 72824.028140                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 72824.028140                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 72824.028140                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1033865                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8400933                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8400933                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1310243                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1310243                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  72378727000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  72378727000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9711176                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9711176                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.134921                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.134921                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 55240.689704                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 55240.689704                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1010599                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1010599                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       299644                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       299644                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  16917701000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  16917701000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030856                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030856                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 56459.335078                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 56459.335078                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       911123                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        911123                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       984020                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       984020                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  70748446879                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  70748446879                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895143                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895143                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.519233                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.519233                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 71897.366800                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 71897.366800                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       662619                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       662619                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       321401                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       321401                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  28309297556                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  28309297556                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.169592                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.169592                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 88080.925560                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 88080.925560                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          385                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          385                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          104                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          104                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4144000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4144000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.212679                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.212679                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 39846.153846                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 39846.153846                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           60                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           60                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3195000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3195000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.089980                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.089980                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 72613.636364                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72613.636364                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          328                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          328                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           95                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           95                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       390000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       390000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          423                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          423                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.224586                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.224586                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4105.263158                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4105.263158                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           95                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           95                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       295000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       295000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.224586                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.224586                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3105.263158                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3105.263158                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591125                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591125                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426797                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426797                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35097097500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35097097500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017922                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017922                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.419283                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.419283                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 82233.702439                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 82233.702439                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426797                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426797                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  34670300500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  34670300500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.419283                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.419283                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 81233.702439                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 81233.702439                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 568895459000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.952133                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10941682                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1047747                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.443057                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        304051500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.952133                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.936004                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.936004                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26298079                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26298079                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 568895459000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30315033                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4329129                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     30112196                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5136133                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4919010                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              15                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             340                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           257                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            597                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2511465                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2511464                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16854794                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13460240                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          727                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          727                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50557271                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     44747945                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7045                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3116505                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              98428766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2157109504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1908618368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       299904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132380864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4198408640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11723376                       # Total snoops (count)
system.tol2bus.snoopTraffic                 106733888                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         44523670                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.051956                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.226882                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               42259824     94.92%     94.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2214442      4.97%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  49404      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           44523670                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        65614884479                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22391707094                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25279710377                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1572542328                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3539997                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            22505                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               922031677500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 124715                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724188                       # Number of bytes of host memory used
host_op_rate                                   125825                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6964.89                       # Real time elapsed on the host
host_tick_rate                               50702325                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   868623792                       # Number of instructions simulated
sim_ops                                     876357859                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.353136                       # Number of seconds simulated
sim_ticks                                353136218500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.072930                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               35301829                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            35632164                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          5488235                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         58320616                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             59769                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          99480                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           39711                       # Number of indirect misses.
system.cpu0.branchPred.lookups               59558500                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        13015                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        737030                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3608520                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  25883586                       # Number of branches committed
system.cpu0.commit.bw_lim_events              7224428                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6422446                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       69445977                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           127893798                       # Number of instructions committed
system.cpu0.commit.committedOps             130733715                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    677459078                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.192977                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.948576                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    626153882     92.43%     92.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     27574628      4.07%     96.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      9721609      1.44%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3328705      0.49%     98.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2017583      0.30%     98.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       957055      0.14%     98.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       289593      0.04%     98.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       191595      0.03%     98.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      7224428      1.07%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    677459078                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  10750738                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               86830                       # Number of function calls committed.
system.cpu0.commit.int_insts                122311279                       # Number of committed integer instructions.
system.cpu0.commit.loads                     33196329                       # Number of loads committed
system.cpu0.commit.membars                    4625859                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4626054      3.54%      3.54% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        81806412     62.57%     66.11% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           2856      0.00%     66.12% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             480      0.00%     66.12% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1037756      0.79%     66.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp        607250      0.46%     67.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       1741568      1.33%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc       703405      0.54%     69.24% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       1310574      1.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          224      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       31073725     23.77%     94.02% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2473450      1.89%     95.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      2859634      2.19%     98.10% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      2490327      1.90%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        130733715                       # Class of committed instruction
system.cpu0.commit.refs                      38897136                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  127893798                       # Number of Instructions Simulated
system.cpu0.committedOps                    130733715                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.440052                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.440052                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            559242570                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1882962                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            26847610                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             216845067                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                33421728                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 86026748                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3624354                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4504104                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6379504                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   59558500                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 27633992                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    650507853                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               738990                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          617                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     269794533                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  56                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               11008140                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.085603                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          32682302                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          35361598                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.387776                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         688694904                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.406482                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.940417                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               516544559     75.00%     75.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               120474395     17.49%     92.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                24225323      3.52%     96.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                13948651      2.03%     98.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7512565      1.09%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  324942      0.05%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 3193926      0.46%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1431449      0.21%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1039094      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           688694904                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 11379043                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 8719394                       # number of floating regfile writes
system.cpu0.idleCycles                        7053953                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3981208                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                32999003                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.265543                       # Inst execution rate
system.cpu0.iew.exec_refs                    64843878                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   6096019                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              110598642                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             50915809                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2469157                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2317907                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             7398444                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          199483931                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             58747859                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2482637                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            184751257                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                831001                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            101084842                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3624354                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            102382924                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2868785                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           12600                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          157                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13450                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           77                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     17719480                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1697648                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13450                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       956169                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3025039                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                136696687                       # num instructions consuming a value
system.cpu0.iew.wb_count                    168290813                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.824686                       # average fanout of values written-back
system.cpu0.iew.wb_producers                112731872                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.241884                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     168571028                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               234027047                       # number of integer regfile reads
system.cpu0.int_regfile_writes              118021650                       # number of integer regfile writes
system.cpu0.ipc                              0.183822                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.183822                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4628642      2.47%      2.47% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            110382605     58.95%     61.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                3216      0.00%     61.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  533      0.00%     61.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1100166      0.59%     62.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp             645416      0.34%     62.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            2212927      1.18%     63.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     63.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc         703614      0.38%     63.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            1311015      0.70%     64.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            797034      0.43%     65.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     65.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     65.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     65.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     65.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     65.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     65.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     65.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     65.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     65.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     65.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     65.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     65.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     65.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     65.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     65.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     65.04% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            55826842     29.82%     94.86% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2504392      1.34%     96.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead        4206228      2.25%     98.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       2911263      1.55%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             187233893                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               14592025                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           28623757                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     12223937                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          18660344                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4068282                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.021728                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 731588     17.98%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    10      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     27      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   51      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    2      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 1045      0.03%     18.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc           102354      2.52%     20.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv               380110      9.34%     29.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               50984      1.25%     31.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     31.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     31.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     31.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     31.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     31.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     31.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     31.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     31.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     31.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     31.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     31.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     31.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     31.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     31.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     31.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     31.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     31.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     31.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     31.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     31.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     31.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     31.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     31.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     31.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     31.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     31.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     31.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     31.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     31.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     31.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     31.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     31.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     31.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2603935     64.01%     95.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                28360      0.70%     95.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead           156290      3.84%     99.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite           13526      0.33%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             172081508                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1039423177                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    156066876                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        249587315                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 191311884                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                187233893                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            8172047                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       68750300                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           815961                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1749601                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     38640313                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    688694904                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.271868                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.769774                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          576277480     83.68%     83.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           71502049     10.38%     94.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           23854654      3.46%     97.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7180179      1.04%     98.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5631045      0.82%     99.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2070513      0.30%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1766440      0.26%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             293738      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             118806      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      688694904                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.269111                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14975925                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1122837                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            50915809                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            7398444                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               10617191                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               5400777                       # number of misc regfile writes
system.cpu0.numCycles                       695748857                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10523581                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              268084312                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             96367793                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7045356                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                39788338                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              64333523                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2181440                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            282581321                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             207372352                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          154812412                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 84530012                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6481314                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3624354                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             77040664                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                58444686                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         16226140                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       266355181                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     215627224                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1727773                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 34866420                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1730654                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   870389057                       # The number of ROB reads
system.cpu0.rob.rob_writes                  411600727                       # The number of ROB writes
system.cpu0.timesIdled                          95967                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2556                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.278872                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               34176451                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            34424697                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          5223696                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         56316501                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             59206                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          86921                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           27715                       # Number of indirect misses.
system.cpu1.branchPred.lookups               57548370                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         6508                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        737719                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3472297                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  25829981                       # Number of branches committed
system.cpu1.commit.bw_lim_events              7332158                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6455976                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       69901732                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           128206003                       # Number of instructions committed
system.cpu1.commit.committedOps             131062590                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    677701653                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.193393                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.953458                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    626887163     92.50%     92.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27034544      3.99%     96.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9499644      1.40%     97.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3476099      0.51%     98.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2116173      0.31%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       861993      0.13%     98.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       288613      0.04%     98.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       205266      0.03%     98.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      7332158      1.08%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    677701653                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  10954615                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               69244                       # Number of function calls committed.
system.cpu1.commit.int_insts                122512959                       # Number of committed integer instructions.
system.cpu1.commit.loads                     33267352                       # Number of loads committed
system.cpu1.commit.membars                    4651433                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4651433      3.55%      3.55% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        82071892     62.62%     66.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            636      0.00%     66.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             192      0.00%     66.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       1071693      0.82%     66.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp        607120      0.46%     67.45% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       1810267      1.38%     68.83% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     68.83% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc       738542      0.56%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       1345646      1.03%     70.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc          111      0.00%     70.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.42% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       31111664     23.74%     94.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2272158      1.73%     95.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      2893407      2.21%     98.10% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      2487829      1.90%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        131062590                       # Class of committed instruction
system.cpu1.commit.refs                      38765058                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  128206003                       # Number of Instructions Simulated
system.cpu1.committedOps                    131062590                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.402752                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.402752                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            562092733                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1754410                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            26725165                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             217851581                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                32329537                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 84434676                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3487464                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3860011                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              6551852                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   57548370                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 27804670                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    651895888                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               734410                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles          100                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     267808098                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  13                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles               10477732                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.083083                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          31761377                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          34235657                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.386634                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         688896262                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.399665                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.914187                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               516099236     74.92%     74.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               122027325     17.71%     92.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24275444      3.52%     96.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                14173190      2.06%     98.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 7488774      1.09%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  284414      0.04%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2025205      0.29%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 1480100      0.21%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1042574      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           688896262                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 11615176                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 8921420                       # number of floating regfile writes
system.cpu1.idleCycles                        3768945                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3856411                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                33075814                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.268288                       # Inst execution rate
system.cpu1.iew.exec_refs                    64896066                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5884310                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              112102768                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             51009442                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2373423                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2325509                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7075012                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          200266531                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             59011756                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2507147                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            185833587                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                835048                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            100984032                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3487464                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            102293798                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2876051                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            6959                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          135                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        13252                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     17742090                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1577306                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         13252                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       954519                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2901892                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                138493571                       # num instructions consuming a value
system.cpu1.iew.wb_count                    169260002                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.826483                       # average fanout of values written-back
system.cpu1.iew.wb_producers                114462613                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.244360                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     169542354                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               235195068                       # number of integer regfile reads
system.cpu1.int_regfile_writes              118899529                       # number of integer regfile writes
system.cpu1.ipc                              0.185091                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.185091                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4653595      2.47%      2.47% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            111246008     59.07%     61.54% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 665      0.00%     61.54% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  192      0.00%     61.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            1133980      0.60%     62.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp             645274      0.34%     62.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            2277211      1.21%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc         738789      0.39%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            1346163      0.71%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            796897      0.42%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            56048889     29.76%     94.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2296935      1.22%     96.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead        4252148      2.26%     98.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       2903988      1.54%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             188340734                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               14840571                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           29078938                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     12419185                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          18831813                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4121682                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.021884                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 737207     17.89%     17.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   38      0.00%     17.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    6      0.00%     17.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 1194      0.03%     17.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc           113078      2.74%     20.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv               407792      9.89%     30.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               50997      1.24%     31.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     31.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     31.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     31.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     31.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     31.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     31.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     31.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     31.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     31.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     31.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     31.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     31.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     31.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     31.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     31.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     31.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     31.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     31.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     31.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     31.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     31.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     31.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     31.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     31.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     31.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     31.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     31.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     31.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     31.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     31.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     31.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     31.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     31.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               2627144     63.74%     95.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                11210      0.27%     95.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead           159733      3.88%     99.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite           13283      0.32%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             172968250                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1041445323                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    156840817                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        250651754                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 192267221                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                188340734                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            7999310                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       69203941                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           824849                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1543334                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     38591806                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    688896262                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.273395                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.775024                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          576600981     83.70%     83.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           71036723     10.31%     94.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           23676837      3.44%     97.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7427155      1.08%     98.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5834762      0.85%     99.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2122653      0.31%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1783203      0.26%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             294243      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             119705      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      688896262                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.271907                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15485111                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1195743                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            51009442                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7075012                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               10959415                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               5573379                       # number of misc regfile writes
system.cpu1.numCycles                       692665207                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    13537383                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              269931553                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             96927135                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6958642                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                38626330                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              64038893                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              2239288                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            283900966                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             208326140                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          155986408                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 83158793                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5930896                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3487464                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             76426464                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                59059273                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         16452400                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       267448566                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     217265658                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1630436                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 36482733                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1634213                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   871316228                       # The number of ROB reads
system.cpu1.rob.rob_writes                  413128828                       # The number of ROB writes
system.cpu1.timesIdled                          51607                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         23162546                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                90501                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            23608967                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                525935                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     31998240                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      63358150                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1027562                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       739595                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     14982964                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     11739418                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     29950547                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       12479013                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 353136218500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           30505260                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3061421                       # Transaction distribution
system.membus.trans_dist::CleanEvict         28301489                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            10686                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           8598                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1470594                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1470533                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      30505268                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            94                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     95333943                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               95333943                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2242381696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2242381696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            14674                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          31995240                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                31995240    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            31995240                       # Request fanout histogram
system.membus.respLayer1.occupancy       163895929546                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             46.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         81869573166                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              23.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   353136218500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 353136218500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 353136218500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 353136218500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 353136218500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   353136218500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 353136218500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 353136218500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 353136218500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 353136218500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1222                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          611                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    8612268.412439                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   49391383.045884                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          611    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    674759000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            611                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   347874122500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5262096000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 353136218500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     27532409                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        27532409                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     27532409                       # number of overall hits
system.cpu0.icache.overall_hits::total       27532409                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       101582                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        101582                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       101582                       # number of overall misses
system.cpu0.icache.overall_misses::total       101582                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6306942484                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6306942484                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6306942484                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6306942484                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     27633991                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     27633991                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     27633991                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     27633991                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003676                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003676                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003676                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003676                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 62087.205253                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 62087.205253                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 62087.205253                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 62087.205253                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         5295                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              150                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    35.300000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        94010                       # number of writebacks
system.cpu0.icache.writebacks::total            94010                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7551                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7551                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7551                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7551                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        94031                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        94031                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        94031                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        94031                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5806032984                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5806032984                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5806032984                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5806032984                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003403                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003403                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003403                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003403                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 61745.945316                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 61745.945316                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 61745.945316                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 61745.945316                       # average overall mshr miss latency
system.cpu0.icache.replacements                 94010                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     27532409                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       27532409                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       101582                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       101582                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6306942484                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6306942484                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     27633991                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     27633991                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003676                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003676                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 62087.205253                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 62087.205253                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7551                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7551                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        94031                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        94031                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5806032984                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5806032984                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003403                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003403                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 61745.945316                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 61745.945316                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 353136218500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999953                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           27626693                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            94062                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           293.707268                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999953                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         55362012                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        55362012                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 353136218500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     34117007                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        34117007                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     34117007                       # number of overall hits
system.cpu0.dcache.overall_hits::total       34117007                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     13292483                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      13292483                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     13292483                       # number of overall misses
system.cpu0.dcache.overall_misses::total     13292483                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1147147012707                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1147147012707                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1147147012707                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1147147012707                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     47409490                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     47409490                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     47409490                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     47409490                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.280376                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.280376                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.280376                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.280376                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 86300.431056                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 86300.431056                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 86300.431056                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 86300.431056                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    196927402                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        10456                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          3159794                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            131                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.322861                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    79.816794                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      7390966                       # number of writebacks
system.cpu0.dcache.writebacks::total          7390966                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6440231                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6440231                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6440231                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6440231                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      6852252                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      6852252                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      6852252                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      6852252                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 664042431948                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 664042431948                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 664042431948                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 664042431948                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.144533                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.144533                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.144533                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.144533                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 96908.641414                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 96908.641414                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 96908.641414                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 96908.641414                       # average overall mshr miss latency
system.cpu0.dcache.replacements               7390966                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     32525066                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       32525066                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     10977453                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     10977453                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 984364893000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 984364893000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     43502519                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     43502519                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.252341                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.252341                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 89671.519705                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 89671.519705                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4663192                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4663192                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      6314261                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      6314261                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 616305060000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 616305060000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.145147                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.145147                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 97605.255785                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 97605.255785                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1591941                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1591941                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2315030                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2315030                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 162782119707                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 162782119707                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3906971                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3906971                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.592538                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.592538                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 70315.339199                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 70315.339199                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1777039                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1777039                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       537991                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       537991                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  47737371948                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  47737371948                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.137700                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.137700                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 88732.659000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 88732.659000                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1055959                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1055959                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2453                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2453                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     82437000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     82437000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1058412                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1058412                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.002318                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.002318                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 33606.604158                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 33606.604158                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          609                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          609                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         1844                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1844                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     36948000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     36948000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001742                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001742                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 20036.876356                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20036.876356                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1051490                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1051490                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         5167                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5167                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     52638000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     52638000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1056657                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1056657                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.004890                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.004890                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10187.342752                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10187.342752                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         5142                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5142                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     47544000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     47544000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.004866                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.004866                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9246.207701                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9246.207701                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       799000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       799000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       751000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       751000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       174663                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         174663                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       562367                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       562367                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  46956392845                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  46956392845                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       737030                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       737030                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.763018                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.763018                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 83497.774309                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 83497.774309                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            5                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            5                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       562362                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       562362                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  46394025845                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  46394025845                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.763011                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.763011                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 82498.507803                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 82498.507803                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 353136218500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.921518                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           43822930                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          7410935                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.913279                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.921518                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997547                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997547                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        107934081                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       107934081                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 353136218500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               40682                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1398325                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               23706                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1408349                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2871062                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              40682                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1398325                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              23706                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1408349                       # number of overall hits
system.l2.overall_hits::total                 2871062                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             53334                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           5989869                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             29810                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           5994438                       # number of demand (read+write) misses
system.l2.demand_misses::total               12067451                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            53334                       # number of overall misses
system.l2.overall_misses::.cpu0.data          5989869                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            29810                       # number of overall misses
system.l2.overall_misses::.cpu1.data          5994438                       # number of overall misses
system.l2.overall_misses::total              12067451                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5214045949                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 680562725499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   3082651956                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 681504263474                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1370363686878                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5214045949                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 680562725499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   3082651956                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 681504263474                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1370363686878                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           94016                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         7388194                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           53516                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7402787                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             14938513                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          94016                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        7388194                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          53516                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7402787                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            14938513                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.567286                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.810735                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.557030                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.809754                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.807808                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.567286                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.810735                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.557030                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.809754                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.807808                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 97762.139517                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 113618.966542                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 103409.995169                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 113689.434018                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113558.670085                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 97762.139517                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 113618.966542                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 103409.995169                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 113689.434018                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113558.670085                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2332406                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     70934                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      32.881354                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  19748286                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3061421                       # number of writebacks
system.l2.writebacks::total                   3061421                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            879                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         551655                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            646                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         539041                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1092221                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           879                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        551655                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           646                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        539041                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1092221                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        52455                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5438214                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        29164                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      5455397                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10975230                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        52455                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5438214                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        29164                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      5455397                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     21568652                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         32543882                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4631451458                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 587724038051                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2748820463                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 589629338020                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1184733647992                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4631451458                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 587724038051                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2748820463                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 589629338020                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1958903666638                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3143637314630                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.557937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.736068                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.544959                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.736938                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.734694                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.557937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.736068                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.544959                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.736938                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.178522                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 88293.803412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 108072.988310                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 94253.890516                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 108081.838594                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107946.133976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 88293.803412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 108072.988310                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 94253.890516                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 108081.838594                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90821.793900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96596.875401                       # average overall mshr miss latency
system.l2.replacements                       43011059                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3462996                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3462996                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3462996                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3462996                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     10491564                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         10491564                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     10491564                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     10491564                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     21568652                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       21568652                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1958903666638                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1958903666638                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90821.793900                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90821.793900                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             554                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             474                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1028                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1211                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1525                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2736                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      7932500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      9595500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     17528000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         1765                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         1999                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3764                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.686119                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.762881                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.726886                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6550.371594                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  6292.131148                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6406.432749                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1208                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1521                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2729                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     24290000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     30470493                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     54760493                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.684419                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.760880                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.725027                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20107.615894                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20033.197239                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20066.138879                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           730                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           722                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1452                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          870                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          912                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1782                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     19060000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     18825500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     37885500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1600                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1634                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3234                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.543750                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.558140                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.551020                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 21908.045977                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 20641.995614                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 21260.101010                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             9                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          866                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          907                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1773                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     17409500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     18332500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     35742000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.541250                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.555080                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.548237                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20103.348730                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20212.238148                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20159.052453                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           208976                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           211201                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                420177                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         876239                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         854949                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1731188                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  89858656864                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  88162766853                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  178021423717                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1085215                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1066150                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2151365                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.807434                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.801903                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.804693                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102550.396483                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103120.498244                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102831.941832                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       140426                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       124608                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           265034                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       735813                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       730341                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1466154                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  71068896377                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  70661987363                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 141730883740                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.678034                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.685026                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.681499                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 96585.540588                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96752.047828                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96668.483488                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         40682                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         23706                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              64388                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        53334                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        29810                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            83144                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5214045949                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   3082651956                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8296697905                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        94016                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        53516                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         147532                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.567286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.557030                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.563566                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 97762.139517                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 103409.995169                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99787.091131                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          879                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          646                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1525                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        52455                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        29164                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        81619                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4631451458                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2748820463                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7380271921                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.557937                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.544959                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.553229                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 88293.803412                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 94253.890516                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 90423.454355                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1189349                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1197148                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2386497                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      5113630                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      5139489                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10253119                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 590704068635                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 593341496621                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1184045565256                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      6302979                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      6336637                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12639616                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.811304                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.811075                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.811189                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 115515.606064                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 115447.566212                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115481.500337                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       411229                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       414433                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       825662                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      4702401                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      4725056                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      9427457                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 516655141674                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 518967350657                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1035622492331                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.746060                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.745673                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.745866                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 109870.498427                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 109833.058202                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 109851.733329                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          127                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           70                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               197                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          177                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           75                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             252                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      5356000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      3506500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      8862500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          304                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          145                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           449                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.582237                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.517241                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.561247                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 30259.887006                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 46753.333333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 35168.650794                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          113                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           51                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          164                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           64                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           24                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           88                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1299495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       485999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1785494                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.210526                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.165517                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.195991                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20304.609375                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20249.958333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20289.704545                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 353136218500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 353136218500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999983                       # Cycle average of tags in use
system.l2.tags.total_refs                    48806170                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  43011478                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.134724                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.402755                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.122696                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.019847                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.060034                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.037336                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    31.357315                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.256293                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001917                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.125310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000938                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.125583                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.489958                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            22                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.343750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.656250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 274218542                       # Number of tag accesses
system.l2.tags.data_accesses                274218542                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 353136218500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3357248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     349809280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1866496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     350906432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1340511552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2046451008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3357248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1866496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5223744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    195930944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       195930944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          52457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5465770                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          29164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        5482913                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     20945493                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            31975797                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3061421                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3061421                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          9506949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        990578881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          5285484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        993685761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3796018312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5795075387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      9506949                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      5285484                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14792433                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      554831064                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            554831064                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      554831064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         9506949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       990578881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         5285484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       993685761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3796018312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6349906451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2990420.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     52458.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   5394531.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     29164.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   5412475.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  20879789.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000820725750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       184476                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       184475                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            43492930                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2824082                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    31975801                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3061421                       # Number of write requests accepted
system.mem_ctrls.readBursts                  31975801                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3061421                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 207384                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 71001                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1363202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1381142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1307478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1861272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2230529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2088393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1610911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1438548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1137340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1534578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1708597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3400032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          4425697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2626270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1981133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1673295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            150221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            150597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            147430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            158898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            167044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            196115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            159989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            160350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            147819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            237267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           261608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           254436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           253980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           201515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           176783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           166371                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.96                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1425667412773                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               158842085000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2021325231523                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44876.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63626.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 25186518                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2038034                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.15                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              31975801                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3061421                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1684823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2024604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2471605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2301385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2436740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2440991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2273991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2291115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 2233153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2183431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                2499353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                3025939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1813190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 825687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 566662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 343950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 209080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 107034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  29712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   5972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 113812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 139393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 154609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 165148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 173608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 181515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 188215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 199065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 216632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 210527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 200426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 197720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 196802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 195476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 193705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  40621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  24856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  17190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  12891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7534276                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    295.258943                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   228.529972                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   246.212854                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       736413      9.77%      9.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      4223133     56.05%     65.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       707029      9.38%     75.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       758497     10.07%     85.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       297928      3.95%     89.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       125203      1.66%     90.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       135476      1.80%     92.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        89005      1.18%     93.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       461592      6.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7534276                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       184475                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     172.209172                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    110.555146                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    223.307114                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        178994     97.03%     97.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         3956      2.14%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          710      0.38%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          369      0.20%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559          182      0.10%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071           96      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           63      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095           37      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607           16      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119           27      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631           11      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        184475                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       184476                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.210401                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.195315                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.738251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           168049     91.10%     91.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2731      1.48%     92.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7722      4.19%     96.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4073      2.21%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1328      0.72%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              399      0.22%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              124      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               35      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               12      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        184476                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2033178688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                13272576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               191387072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2046451264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            195930944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5757.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       541.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5795.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    554.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        49.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    44.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  353136222000                       # Total gap between requests
system.mem_ctrls.avgGap                      10078.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3357312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    345249984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1866496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    346398400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1336306496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    191387072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 9507130.178435662761                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 977668010.000509262085                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 5285484.473748478107                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 980920058.189953207970                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3784110566.953924655914                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 541963871.089025735855                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        52458                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5465770                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        29164                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      5482913                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     20945496                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3061421                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2439961535                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 359975561094                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1522919447                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 361159794830                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1296226994617                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8952692388194                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     46512.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     65859.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     52219.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     65870.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     61885.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2924358.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          29635890900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          15751834395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        131996765880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8872872480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      27875767920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     158398082610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2216448480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       374747662665                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1061.198606                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4407342417                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11791780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 336937096083                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          24158925420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          12840743025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         94829724360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6737161680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      27875767920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     156296062260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3986570880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       326724955545                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        925.209419                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9009863765                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11791780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 332334574735                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1612                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          807                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    8431250.309789                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   41780697.826920                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          807    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    679311000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            807                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   346332199500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   6804019000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 353136218500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     27746595                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        27746595                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     27746595                       # number of overall hits
system.cpu1.icache.overall_hits::total       27746595                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        58075                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         58075                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        58075                       # number of overall misses
system.cpu1.icache.overall_misses::total        58075                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3750941498                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3750941498                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3750941498                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3750941498                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     27804670                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     27804670                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     27804670                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     27804670                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002089                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002089                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002089                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002089                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 64587.886319                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 64587.886319                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 64587.886319                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 64587.886319                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1735                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               54                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    32.129630                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        53516                       # number of writebacks
system.cpu1.icache.writebacks::total            53516                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4559                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4559                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4559                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4559                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        53516                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        53516                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        53516                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        53516                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   3429183500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   3429183500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   3429183500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   3429183500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001925                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001925                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001925                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001925                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 64077.724419                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64077.724419                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 64077.724419                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64077.724419                       # average overall mshr miss latency
system.cpu1.icache.replacements                 53516                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     27746595                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       27746595                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        58075                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        58075                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3750941498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3750941498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     27804670                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     27804670                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002089                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002089                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 64587.886319                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 64587.886319                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4559                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4559                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        53516                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        53516                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   3429183500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   3429183500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001925                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001925                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 64077.724419                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64077.724419                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 353136218500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           27832326                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            53548                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           519.764062                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         55662856                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        55662856                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 353136218500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     34164726                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        34164726                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     34164726                       # number of overall hits
system.cpu1.dcache.overall_hits::total       34164726                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     13188106                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      13188106                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     13188106                       # number of overall misses
system.cpu1.dcache.overall_misses::total     13188106                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1140512879130                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1140512879130                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1140512879130                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1140512879130                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     47352832                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     47352832                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     47352832                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     47352832                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.278507                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.278507                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.278507                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.278507                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 86480.414938                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86480.414938                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 86480.414938                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86480.414938                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    197366082                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         8208                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          3162653                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            109                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.405228                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    75.302752                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7402690                       # number of writebacks
system.cpu1.dcache.writebacks::total          7402690                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6325355                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6325355                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6325355                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6325355                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      6862751                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      6862751                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      6862751                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      6862751                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 664899327384                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 664899327384                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 664899327384                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 664899327384                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.144928                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.144928                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.144928                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.144928                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 96885.247240                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 96885.247240                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 96885.247240                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96885.247240                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7402690                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32640883                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32640883                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     11016627                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     11016627                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 987868531000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 987868531000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     43657510                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     43657510                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.252342                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.252342                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 89670.688769                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 89670.688769                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4670026                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4670026                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      6346601                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6346601                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 619075011000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 619075011000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.145372                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.145372                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 97544.340821                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97544.340821                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1523843                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1523843                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2171479                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2171479                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 152644348130                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 152644348130                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3695322                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3695322                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.587629                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.587629                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 70295.106759                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 70295.106759                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1655329                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1655329                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       516150                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       516150                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  45824316384                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  45824316384                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.139677                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.139677                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 88781.006266                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 88781.006266                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1063924                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1063924                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         2368                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2368                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     74181000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     74181000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1066292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1066292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.002221                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.002221                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 31326.435811                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 31326.435811                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          267                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          267                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         2101                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         2101                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     59375000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     59375000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.001970                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.001970                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 28260.352213                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28260.352213                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1059504                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1059504                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5018                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5018                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     53191500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     53191500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1064522                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1064522                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.004714                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.004714                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 10600.139498                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10600.139498                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         4999                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         4999                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     48234500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     48234500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.004696                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.004696                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  9648.829766                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9648.829766                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       661500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       661500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       619500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       619500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       173023                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         173023                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       564696                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       564696                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  47165310965                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  47165310965                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       737719                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       737719                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.765462                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.765462                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 83523.366493                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 83523.366493                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data           11                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total           11                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       564685                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       564685                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  46600610965                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  46600610965                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.765447                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.765447                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 82524.966955                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 82524.966955                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 353136218500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.891128                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43907946                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7423900                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.914404                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.891128                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.996598                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996598                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        107866604                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       107866604                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 353136218500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          12812344                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6524417                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     11478157                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        39949638                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         34750098                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              14                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           11560                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         10051                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          21611                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           90                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           90                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2169439                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2169440                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        147547                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12664799                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          449                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          449                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       282056                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     22204500                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       160548                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     22243957                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              44891061                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     12033600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    945865792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6850048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    947550016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1912299456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        77819146                       # Total snoops (count)
system.tol2bus.snoopTraffic                 198707008                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         92766749                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.153924                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.382331                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               79227297     85.40%     85.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1               12799849     13.80%     99.20% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 739603      0.80%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           92766749                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        29919170501                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11136217974                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         141423241                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11155593053                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          80629288                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            21005                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
