{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624068282085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624068282085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 19 06:34:41 2021 " "Processing started: Sat Jun 19 06:34:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624068282085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068282085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopDesign -c TopDesign " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopDesign -c TopDesign" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068282085 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624068282496 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624068282496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/exp_accelerator/register18.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/register18.v" { { "Info" "ISGN_ENTITY_NAME" "1 register18 " "Found entity 1: register18" {  } { { "../../Exp_Accelerator/register18.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/register18.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068294428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068294428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/exp_accelerator/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../../Exp_Accelerator/register.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068294429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068294429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/exp_accelerator/mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "../../Exp_Accelerator/mux2to1.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/mux2to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068294430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068294430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/exp_accelerator/multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "../../Exp_Accelerator/multiplier.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/multiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068294432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068294432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/exp_accelerator/lutexp.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/lutexp.v" { { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068294433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068294433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/exp_accelerator/exponential.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/exponential.v" { { "Info" "ISGN_ENTITY_NAME" "1 exponential " "Found entity 1: exponential" {  } { { "../../Exp_Accelerator/exponential.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/exponential.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068294434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068294434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/exp_accelerator/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../../Exp_Accelerator/Datapath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068294435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068294435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/exp_accelerator/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../../Exp_Accelerator/Counter.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068294437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068294437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/exp_accelerator/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../../Exp_Accelerator/Controller.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068294438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068294438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/exp_accelerator/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../../Exp_Accelerator/adder.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068294440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068294440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/quartus/wrapper/wrapperdatapath.v 4 4 " "Found 4 design units, including 4 entities, in source file /files/university/term 4/dld lab/projects/project4/quartus/wrapper/wrapperdatapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 WrapperDataPath " "Found entity 1: WrapperDataPath" {  } { { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068294441 ""} { "Info" "ISGN_ENTITY_NAME" "2 ShiftReg " "Found entity 2: ShiftReg" {  } { { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068294441 ""} { "Info" "ISGN_ENTITY_NAME" "3 Register " "Found entity 3: Register" {  } { { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068294441 ""} { "Info" "ISGN_ENTITY_NAME" "4 Shifter " "Found entity 4: Shifter" {  } { { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068294441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068294441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/quartus/wrapper/wrappercontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/quartus/wrapper/wrappercontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 WrapperController " "Found entity 1: WrapperController" {  } { { "../Wrapper/WrapperController.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068294443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068294443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/quartus/wrapper/wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/quartus/wrapper/wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Wrapper " "Found entity 1: Wrapper" {  } { { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068294445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068294445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/quartus/wrapper/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/quartus/wrapper/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068294447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068294447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/modelsim/frequency multiplire/frequencymultiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/modelsim/frequency multiplire/frequencymultiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyMultiplier " "Found entity 1: FrequencyMultiplier" {  } { { "../../ModelSim/Frequency Multiplire/FrequencyMultiplier.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/FrequencyMultiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068294448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068294448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/modelsim/frequency multiplire/datapath.v 5 5 " "Found 5 design units, including 5 entities, in source file /files/university/term 4/dld lab/projects/project4/modelsim/frequency multiplire/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "../../ModelSim/Frequency Multiplire/DataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068294451 ""} { "Info" "ISGN_ENTITY_NAME" "2 Counter " "Found entity 2: Counter" {  } { { "../../ModelSim/Frequency Multiplire/DataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068294451 ""} { "Info" "ISGN_ENTITY_NAME" "3 Shifter1 " "Found entity 3: Shifter1" {  } { { "../../ModelSim/Frequency Multiplire/DataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068294451 ""} { "Info" "ISGN_ENTITY_NAME" "4 Divider " "Found entity 4: Divider" {  } { { "../../ModelSim/Frequency Multiplire/DataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068294451 ""} { "Info" "ISGN_ENTITY_NAME" "5 Register1 " "Found entity 5: Register1" {  } { { "../../ModelSim/Frequency Multiplire/DataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068294451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068294451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/modelsim/frequency multiplire/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/modelsim/frequency multiplire/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "../../ModelSim/Frequency Multiplire/Controller.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068294454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068294454 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "TopDesign.v(6) " "Verilog HDL Module Instantiation warning at TopDesign.v(6): ignored dangling comma in List of Port Connections" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1624068294456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/modelsim/topdesign/topdesign.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/modelsim/topdesign/topdesign.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopDesign " "Found entity 1: TopDesign" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068294456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068294456 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wrreq WrapperDataPath.v(13) " "Verilog HDL Implicit Net warning at WrapperDataPath.v(13): created implicit net for \"wrreq\"" {  } { { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068294457 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q TopDesign.v(6) " "Verilog HDL Implicit Net warning at TopDesign.v(6): created implicit net for \"q\"" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068294457 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopDesign " "Elaborating entity \"TopDesign\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624068294511 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "exp_out TopDesign.v(2) " "Output port \"exp_out\" at TopDesign.v(2) has no driver" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624068294512 "|TopDesign"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyMultiplier FrequencyMultiplier:fm " "Elaborating entity \"FrequencyMultiplier\" for hierarchy \"FrequencyMultiplier:fm\"" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "fm" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068294519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller FrequencyMultiplier:fm\|Controller:controller " "Elaborating entity \"Controller\" for hierarchy \"FrequencyMultiplier:fm\|Controller:controller\"" {  } { { "../../ModelSim/Frequency Multiplire/FrequencyMultiplier.v" "controller" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/FrequencyMultiplier.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068294522 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ps Controller.v(7) " "Verilog HDL Always Construct warning at Controller.v(7): variable \"ps\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../ModelSim/Frequency Multiplire/Controller.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/Controller.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624068294524 "|TopDesign|FrequencyMultiplier:fm|Controller:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath FrequencyMultiplier:fm\|DataPath:data_path " "Elaborating entity \"DataPath\" for hierarchy \"FrequencyMultiplier:fm\|DataPath:data_path\"" {  } { { "../../ModelSim/Frequency Multiplire/FrequencyMultiplier.v" "data_path" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/FrequencyMultiplier.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068294525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter FrequencyMultiplier:fm\|DataPath:data_path\|Counter:counter " "Elaborating entity \"Counter\" for hierarchy \"FrequencyMultiplier:fm\|DataPath:data_path\|Counter:counter\"" {  } { { "../../ModelSim/Frequency Multiplire/DataPath.v" "counter" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068294527 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DataPath.v(20) " "Verilog HDL assignment warning at DataPath.v(20): truncated value with size 32 to match size of target (13)" {  } { { "../../ModelSim/Frequency Multiplire/DataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624068294528 "|TopDesign|FrequencyMultiplier:fm|DataPath:data_path|Counter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter1 FrequencyMultiplier:fm\|DataPath:data_path\|Shifter1:shifter " "Elaborating entity \"Shifter1\" for hierarchy \"FrequencyMultiplier:fm\|DataPath:data_path\|Shifter1:shifter\"" {  } { { "../../ModelSim/Frequency Multiplire/DataPath.v" "shifter" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068294529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider " "Elaborating entity \"Divider\" for hierarchy \"FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\"" {  } { { "../../ModelSim/Frequency Multiplire/DataPath.v" "divider" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068294530 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DataPath.v(58) " "Verilog HDL assignment warning at DataPath.v(58): truncated value with size 32 to match size of target (13)" {  } { { "../../ModelSim/Frequency Multiplire/DataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624068294531 "|TopDesign|FrequencyMultiplier:fm|DataPath:data_path|Divider:divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register1 FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|Register1:my_reg " "Elaborating entity \"Register1\" for hierarchy \"FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|Register1:my_reg\"" {  } { { "../../ModelSim/Frequency Multiplire/DataPath.v" "my_reg" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068294532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Wrapper Wrapper:wrapper " "Elaborating entity \"Wrapper\" for hierarchy \"Wrapper:wrapper\"" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "wrapper" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068294533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WrapperController Wrapper:wrapper\|WrapperController:controller " "Elaborating entity \"WrapperController\" for hierarchy \"Wrapper:wrapper\|WrapperController:controller\"" {  } { { "../Wrapper/Wrapper.v" "controller" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068294535 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ps WrapperController.v(6) " "Verilog HDL Always Construct warning at WrapperController.v(6): variable \"ps\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Wrapper/WrapperController.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperController.v" 6 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624068294536 "|TopDesign|Wrapper:wrapper|WrapperController:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WrapperDataPath Wrapper:wrapper\|WrapperDataPath:data_path " "Elaborating entity \"WrapperDataPath\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\"" {  } { { "../Wrapper/Wrapper.v" "data_path" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068294537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftReg Wrapper:wrapper\|WrapperDataPath:data_path\|ShiftReg:shift_reg " "Elaborating entity \"ShiftReg\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\|ShiftReg:shift_reg\"" {  } { { "../Wrapper/WrapperDataPath.v" "shift_reg" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068294539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Wrapper:wrapper\|WrapperDataPath:data_path\|Register:register " "Elaborating entity \"Register\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\|Register:register\"" {  } { { "../Wrapper/WrapperDataPath.v" "register" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068294540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter Wrapper:wrapper\|WrapperDataPath:data_path\|Shifter:shifter " "Elaborating entity \"Shifter\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\|Shifter:shifter\"" {  } { { "../Wrapper/WrapperDataPath.v" "shifter" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068294541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exponential Wrapper:wrapper\|WrapperDataPath:data_path\|exponential:ex " "Elaborating entity \"exponential\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\|exponential:ex\"" {  } { { "../Wrapper/WrapperDataPath.v" "ex" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068294542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller Wrapper:wrapper\|WrapperDataPath:data_path\|exponential:ex\|controller:control " "Elaborating entity \"controller\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\|exponential:ex\|controller:control\"" {  } { { "../../Exp_Accelerator/exponential.v" "control" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/exponential.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068294543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath Wrapper:wrapper\|WrapperDataPath:data_path\|exponential:ex\|datapath:dP " "Elaborating entity \"datapath\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\|exponential:ex\|datapath:dP\"" {  } { { "../../Exp_Accelerator/exponential.v" "dP" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/exponential.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068294545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register Wrapper:wrapper\|WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|register:regx " "Elaborating entity \"register\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|register:regx\"" {  } { { "../../Exp_Accelerator/Datapath.v" "regx" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Datapath.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068294561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter Wrapper:wrapper\|WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|counter:count " "Elaborating entity \"counter\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|counter:count\"" {  } { { "../../Exp_Accelerator/Datapath.v" "count" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Datapath.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068294563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT Wrapper:wrapper\|WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|LUT:lut " "Elaborating entity \"LUT\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|LUT:lut\"" {  } { { "../../Exp_Accelerator/Datapath.v" "lut" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Datapath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068294565 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LUTExp.v(4) " "Verilog HDL Case Statement warning at LUTExp.v(4): incomplete case statement has no default case item" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 4 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1624068294566 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "datat LUTExp.v(3) " "Verilog HDL Always Construct warning at LUTExp.v(3): inferring latch(es) for variable \"datat\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624068294566 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[0\] LUTExp.v(3) " "Inferred latch for \"datat\[0\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068294566 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[1\] LUTExp.v(3) " "Inferred latch for \"datat\[1\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068294566 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[2\] LUTExp.v(3) " "Inferred latch for \"datat\[2\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068294566 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[3\] LUTExp.v(3) " "Inferred latch for \"datat\[3\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068294566 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[4\] LUTExp.v(3) " "Inferred latch for \"datat\[4\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068294566 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[5\] LUTExp.v(3) " "Inferred latch for \"datat\[5\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068294566 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[6\] LUTExp.v(3) " "Inferred latch for \"datat\[6\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068294566 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[7\] LUTExp.v(3) " "Inferred latch for \"datat\[7\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068294566 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[8\] LUTExp.v(3) " "Inferred latch for \"datat\[8\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068294566 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[9\] LUTExp.v(3) " "Inferred latch for \"datat\[9\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068294566 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[10\] LUTExp.v(3) " "Inferred latch for \"datat\[10\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068294566 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[11\] LUTExp.v(3) " "Inferred latch for \"datat\[11\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068294566 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[12\] LUTExp.v(3) " "Inferred latch for \"datat\[12\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068294567 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[13\] LUTExp.v(3) " "Inferred latch for \"datat\[13\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068294567 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[14\] LUTExp.v(3) " "Inferred latch for \"datat\[14\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068294567 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[15\] LUTExp.v(3) " "Inferred latch for \"datat\[15\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068294567 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 Wrapper:wrapper\|WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|mux2to1:mux " "Elaborating entity \"mux2to1\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|mux2to1:mux\"" {  } { { "../../Exp_Accelerator/Datapath.v" "mux" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Datapath.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068294568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier Wrapper:wrapper\|WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|multiplier:mult " "Elaborating entity \"multiplier\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|multiplier:mult\"" {  } { { "../../Exp_Accelerator/Datapath.v" "mult" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Datapath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068294570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder Wrapper:wrapper\|WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|adder:add " "Elaborating entity \"adder\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|adder:add\"" {  } { { "../../Exp_Accelerator/Datapath.v" "add" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Datapath.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068294573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register18 Wrapper:wrapper\|WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|register18:rres " "Elaborating entity \"register18\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|register18:rres\"" {  } { { "../../Exp_Accelerator/Datapath.v" "rres" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Datapath.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068294577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo " "Elaborating entity \"FIFO\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\"" {  } { { "../Wrapper/WrapperDataPath.v" "fifo" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068294593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\"" {  } { { "../Wrapper/FIFO.v" "scfifo_component" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068294820 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\"" {  } { { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068294821 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624068294821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624068294821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624068294821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624068294821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624068294821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624068294821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624068294821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624068294821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624068294821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624068294821 ""}  } { { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624068294821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9k31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9k31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9k31 " "Found entity 1: scfifo_9k31" {  } { { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068294872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068294872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9k31 Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated " "Elaborating entity \"scfifo_9k31\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068294872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_gq31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_gq31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_gq31 " "Found entity 1: a_dpfifo_gq31" {  } { { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068294886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068294886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_gq31 Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo " "Elaborating entity \"a_dpfifo_gq31\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\"" {  } { { "db/scfifo_9k31.tdf" "dpfifo" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068294887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_h4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_h4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_h4f " "Found entity 1: a_fefifo_h4f" {  } { { "db/a_fefifo_h4f.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_fefifo_h4f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068294902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068294902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_h4f Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|a_fefifo_h4f:fifo_state " "Elaborating entity \"a_fefifo_h4f\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|a_fefifo_h4f:fifo_state\"" {  } { { "db/a_dpfifo_gq31.tdf" "fifo_state" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068294903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9o7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9o7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9o7 " "Found entity 1: cntr_9o7" {  } { { "db/cntr_9o7.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/cntr_9o7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068294953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068294953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9o7 Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|a_fefifo_h4f:fifo_state\|cntr_9o7:count_usedw " "Elaborating entity \"cntr_9o7\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|a_fefifo_h4f:fifo_state\|cntr_9o7:count_usedw\"" {  } { { "db/a_fefifo_h4f.tdf" "count_usedw" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_fefifo_h4f.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068294954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kgm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kgm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kgm1 " "Found entity 1: altsyncram_kgm1" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068295013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068295013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kgm1 Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram " "Elaborating entity \"altsyncram_kgm1\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\"" {  } { { "db/a_dpfifo_gq31.tdf" "FIFOram" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068295014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tnb " "Found entity 1: cntr_tnb" {  } { { "db/cntr_tnb.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/cntr_tnb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068295065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068295065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tnb Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|cntr_tnb:rd_ptr_count " "Elaborating entity \"cntr_tnb\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|cntr_tnb:rd_ptr_count\"" {  } { { "db/a_dpfifo_gq31.tdf" "rd_ptr_count" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068295065 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[0\] " "Synthesized away node \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 40 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } } { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068295195 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[1\] " "Synthesized away node \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 70 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } } { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068295195 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[2\] " "Synthesized away node \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 100 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } } { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068295195 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[3\] " "Synthesized away node \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 130 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } } { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068295195 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[4\] " "Synthesized away node \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 160 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } } { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068295195 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[5\] " "Synthesized away node \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 190 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } } { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068295195 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[6\] " "Synthesized away node \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 220 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } } { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068295195 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[7\] " "Synthesized away node \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 250 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } } { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068295195 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[8\] " "Synthesized away node \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 280 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } } { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068295195 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[9\] " "Synthesized away node \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 310 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } } { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068295195 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[10\] " "Synthesized away node \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 340 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } } { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068295195 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[11\] " "Synthesized away node \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 370 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } } { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068295195 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[12\] " "Synthesized away node \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 400 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } } { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068295195 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[13\] " "Synthesized away node \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 430 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } } { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068295195 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[14\] " "Synthesized away node \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 460 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } } { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068295195 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[15\] " "Synthesized away node \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 490 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } } { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068295195 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[16\] " "Synthesized away node \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 520 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } } { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068295195 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[17\] " "Synthesized away node \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 550 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } } { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068295195 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[18\] " "Synthesized away node \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 580 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } } { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068295195 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[19\] " "Synthesized away node \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 610 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } } { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068295195 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[20\] " "Synthesized away node \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 640 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } } { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068295195 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a20"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1624068295195 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1624068295195 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1624068295689 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../ModelSim/Frequency Multiplire/DataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v" 75 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1624068295708 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1624068295708 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "exp_out\[0\] GND " "Pin \"exp_out\[0\]\" is stuck at GND" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624068295766 "|TopDesign|exp_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_out\[1\] GND " "Pin \"exp_out\[1\]\" is stuck at GND" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624068295766 "|TopDesign|exp_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_out\[2\] GND " "Pin \"exp_out\[2\]\" is stuck at GND" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624068295766 "|TopDesign|exp_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_out\[3\] GND " "Pin \"exp_out\[3\]\" is stuck at GND" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624068295766 "|TopDesign|exp_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_out\[4\] GND " "Pin \"exp_out\[4\]\" is stuck at GND" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624068295766 "|TopDesign|exp_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_out\[5\] GND " "Pin \"exp_out\[5\]\" is stuck at GND" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624068295766 "|TopDesign|exp_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_out\[6\] GND " "Pin \"exp_out\[6\]\" is stuck at GND" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624068295766 "|TopDesign|exp_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_out\[7\] GND " "Pin \"exp_out\[7\]\" is stuck at GND" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624068295766 "|TopDesign|exp_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_out\[8\] GND " "Pin \"exp_out\[8\]\" is stuck at GND" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624068295766 "|TopDesign|exp_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_out\[9\] GND " "Pin \"exp_out\[9\]\" is stuck at GND" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624068295766 "|TopDesign|exp_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_out\[10\] GND " "Pin \"exp_out\[10\]\" is stuck at GND" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624068295766 "|TopDesign|exp_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_out\[11\] GND " "Pin \"exp_out\[11\]\" is stuck at GND" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624068295766 "|TopDesign|exp_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_out\[12\] GND " "Pin \"exp_out\[12\]\" is stuck at GND" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624068295766 "|TopDesign|exp_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_out\[13\] GND " "Pin \"exp_out\[13\]\" is stuck at GND" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624068295766 "|TopDesign|exp_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_out\[14\] GND " "Pin \"exp_out\[14\]\" is stuck at GND" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624068295766 "|TopDesign|exp_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_out\[15\] GND " "Pin \"exp_out\[15\]\" is stuck at GND" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624068295766 "|TopDesign|exp_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_out\[16\] GND " "Pin \"exp_out\[16\]\" is stuck at GND" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624068295766 "|TopDesign|exp_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_out\[17\] GND " "Pin \"exp_out\[17\]\" is stuck at GND" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624068295766 "|TopDesign|exp_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_out\[18\] GND " "Pin \"exp_out\[18\]\" is stuck at GND" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624068295766 "|TopDesign|exp_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_out\[19\] GND " "Pin \"exp_out\[19\]\" is stuck at GND" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624068295766 "|TopDesign|exp_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_out\[20\] GND " "Pin \"exp_out\[20\]\" is stuck at GND" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624068295766 "|TopDesign|exp_out[20]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1624068295766 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1624068295853 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "79 " "79 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624068296556 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624068296827 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068296827 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "u\[0\] " "No output dependent on input pin \"u\[0\]\"" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068296915 "|TopDesign|u[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "u\[1\] " "No output dependent on input pin \"u\[1\]\"" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068296915 "|TopDesign|u[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "v\[0\] " "No output dependent on input pin \"v\[0\]\"" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068296915 "|TopDesign|v[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "v\[1\] " "No output dependent on input pin \"v\[1\]\"" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068296915 "|TopDesign|v[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "v\[2\] " "No output dependent on input pin \"v\[2\]\"" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068296915 "|TopDesign|v[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "v\[3\] " "No output dependent on input pin \"v\[3\]\"" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068296915 "|TopDesign|v[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "v\[4\] " "No output dependent on input pin \"v\[4\]\"" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068296915 "|TopDesign|v[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "v\[5\] " "No output dependent on input pin \"v\[5\]\"" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068296915 "|TopDesign|v[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "v\[6\] " "No output dependent on input pin \"v\[6\]\"" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068296915 "|TopDesign|v[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "v\[7\] " "No output dependent on input pin \"v\[7\]\"" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068296915 "|TopDesign|v[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "v\[8\] " "No output dependent on input pin \"v\[8\]\"" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068296915 "|TopDesign|v[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "v\[9\] " "No output dependent on input pin \"v\[9\]\"" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068296915 "|TopDesign|v[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "v\[10\] " "No output dependent on input pin \"v\[10\]\"" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068296915 "|TopDesign|v[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "v\[11\] " "No output dependent on input pin \"v\[11\]\"" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068296915 "|TopDesign|v[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "v\[12\] " "No output dependent on input pin \"v\[12\]\"" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068296915 "|TopDesign|v[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "v\[13\] " "No output dependent on input pin \"v\[13\]\"" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068296915 "|TopDesign|v[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "v\[14\] " "No output dependent on input pin \"v\[14\]\"" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068296915 "|TopDesign|v[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "v\[15\] " "No output dependent on input pin \"v\[15\]\"" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068296915 "|TopDesign|v[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1624068296915 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "174 " "Implemented 174 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624068296918 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624068296918 ""} { "Info" "ICUT_CUT_TM_LCELLS" "125 " "Implemented 125 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624068296918 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624068296918 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624068296970 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 19 06:34:56 2021 " "Processing ended: Sat Jun 19 06:34:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624068296970 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624068296970 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624068296970 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068296970 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1624068298708 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624068298708 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 19 06:34:58 2021 " "Processing started: Sat Jun 19 06:34:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624068298708 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1624068298708 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TopDesign -c TopDesign " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TopDesign -c TopDesign" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1624068298708 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1624068298845 ""}
{ "Info" "0" "" "Project  = TopDesign" {  } {  } 0 0 "Project  = TopDesign" 0 0 "Fitter" 0 0 1624068298846 ""}
{ "Info" "0" "" "Revision = TopDesign" {  } {  } 0 0 "Revision = TopDesign" 0 0 "Fitter" 0 0 1624068298846 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1624068298910 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1624068298911 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TopDesign EP4CE6E22A7 " "Selected device EP4CE6E22A7 for design \"TopDesign\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1624068298921 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1624068298986 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1624068298986 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1624068299158 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1624068299164 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22A7 " "Device EP4CE10E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624068299307 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C7 " "Device EP4CE10E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624068299307 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22I7 " "Device EP4CE10E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624068299307 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C7 " "Device EP4CE6E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624068299307 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22I7 " "Device EP4CE6E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624068299307 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C7 " "Device EP4CE15E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624068299307 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22I7 " "Device EP4CE15E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624068299307 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22A7 " "Device EP4CE22E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624068299307 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C7 " "Device EP4CE22E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624068299307 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22I7 " "Device EP4CE22E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624068299307 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1624068299307 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1624068299323 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1624068299323 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1624068299323 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1624068299323 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1624068299323 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1624068299323 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1624068299324 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "49 49 " "No exact pin location assignment(s) for 49 pins of 49 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1624068299588 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TopDesign.sdc " "Synopsys Design Constraints File file not found: 'TopDesign.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1624068299869 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1624068299869 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1624068299873 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1624068299873 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1624068299873 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ref_f~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node ref_f~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1624068299913 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|cnt\[1\] " "Destination node FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|cnt\[1\]" {  } { { "../../ModelSim/Frequency Multiplire/DataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624068299913 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|cnt\[2\] " "Destination node FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|cnt\[2\]" {  } { { "../../ModelSim/Frequency Multiplire/DataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624068299913 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|cnt\[3\] " "Destination node FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|cnt\[3\]" {  } { { "../../ModelSim/Frequency Multiplire/DataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624068299913 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|cnt\[4\] " "Destination node FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|cnt\[4\]" {  } { { "../../ModelSim/Frequency Multiplire/DataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624068299913 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|cnt\[5\] " "Destination node FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|cnt\[5\]" {  } { { "../../ModelSim/Frequency Multiplire/DataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624068299913 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|cnt\[6\] " "Destination node FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|cnt\[6\]" {  } { { "../../ModelSim/Frequency Multiplire/DataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624068299913 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|cnt\[7\] " "Destination node FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|cnt\[7\]" {  } { { "../../ModelSim/Frequency Multiplire/DataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624068299913 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|cnt\[8\] " "Destination node FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|cnt\[8\]" {  } { { "../../ModelSim/Frequency Multiplire/DataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624068299913 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|cnt\[9\] " "Destination node FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|cnt\[9\]" {  } { { "../../ModelSim/Frequency Multiplire/DataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624068299913 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|cnt\[10\] " "Destination node FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|cnt\[10\]" {  } { { "../../ModelSim/Frequency Multiplire/DataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624068299913 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1624068299913 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1624068299913 ""}  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624068299913 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|outFreq  " "Automatically promoted node FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|outFreq " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1624068299914 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|outFreq~0 " "Destination node FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|outFreq~0" {  } { { "../../ModelSim/Frequency Multiplire/DataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624068299914 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1624068299914 ""}  } { { "../../ModelSim/Frequency Multiplire/DataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624068299914 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node rst~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1624068299914 ""}  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624068299914 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1624068300190 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1624068300190 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1624068300190 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1624068300191 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1624068300193 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1624068300194 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1624068300194 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1624068300194 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1624068300195 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1624068300195 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1624068300195 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "47 unused 2.5V 25 22 0 " "Number of I/O pins in group: 47 (unused VREF, 2.5V VCCIO, 25 input, 22 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1624068300197 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1624068300197 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1624068300197 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1624068300198 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1624068300198 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1624068300198 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1624068300198 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1624068300198 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1624068300198 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1624068300198 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1624068300198 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1624068300198 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1624068300198 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624068300240 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1624068300244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1624068301082 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624068301153 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1624068301169 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1624068302378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624068302378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1624068302691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1624068303256 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1624068303256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1624068303527 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1624068303527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624068303531 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.24 " "Total time spent on timing analysis during the Fitter is 0.24 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1624068303673 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1624068303680 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1624068303916 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1624068303916 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1624068304242 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624068304638 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/output_files/TopDesign.fit.smsg " "Generated suppressed messages file D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/output_files/TopDesign.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1624068304928 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5236 " "Peak virtual memory: 5236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624068305465 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 19 06:35:05 2021 " "Processing ended: Sat Jun 19 06:35:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624068305465 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624068305465 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624068305465 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1624068305465 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1624068307272 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624068307272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 19 06:35:07 2021 " "Processing started: Sat Jun 19 06:35:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624068307272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1624068307272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TopDesign -c TopDesign " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TopDesign -c TopDesign" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1624068307272 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1624068307595 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1624068307914 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1624068307938 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624068308174 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 19 06:35:08 2021 " "Processing ended: Sat Jun 19 06:35:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624068308174 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624068308174 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624068308174 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1624068308174 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1624068308865 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1624068309857 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624068309857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 19 06:35:09 2021 " "Processing started: Sat Jun 19 06:35:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624068309857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1624068309857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TopDesign -c TopDesign " "Command: quartus_sta TopDesign -c TopDesign" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1624068309857 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1624068310019 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1624068310203 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1624068310204 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624068310257 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624068310257 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TopDesign.sdc " "Synopsys Design Constraints File file not found: 'TopDesign.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1624068310453 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1624068310453 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ref_f ref_f " "create_clock -period 1.000 -name ref_f ref_f" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1624068310455 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|outFreq FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|outFreq " "create_clock -period 1.000 -name FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|outFreq FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|outFreq" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1624068310455 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|cnt\[0\] FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|cnt\[0\] " "create_clock -period 1.000 -name FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|cnt\[0\] FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|cnt\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1624068310455 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1624068310455 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1624068310458 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1624068310460 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1624068310461 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 125C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 125C Model" 0 0 "Timing Analyzer" 0 0 1624068310482 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1624068310515 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1624068310515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.343 " "Worst-case setup slack is -4.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068310520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068310520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.343             -88.136 ref_f  " "   -4.343             -88.136 ref_f " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068310520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.953             -10.019 FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|outFreq  " "   -0.953             -10.019 FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|outFreq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068310520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|cnt\[0\]  " "    0.313               0.000 FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068310520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624068310520 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.303 " "Worst-case hold slack is -0.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068310534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068310534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.303              -0.303 FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|cnt\[0\]  " "   -0.303              -0.303 FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068310534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|outFreq  " "    0.427               0.000 FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|outFreq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068310534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 ref_f  " "    0.427               0.000 ref_f " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068310534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624068310534 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1624068310584 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1624068310592 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068310599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068310599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -68.428 ref_f  " "   -3.000             -68.428 ref_f " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068310599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -35.688 FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|outFreq  " "   -1.487             -35.688 FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|outFreq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068310599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|cnt\[0\]  " "   -1.487              -1.487 FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068310599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624068310599 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1624068310733 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1624068310733 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1624068310777 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1624068310806 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1624068311115 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1624068311178 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1624068311190 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1624068311190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.730 " "Worst-case setup slack is -3.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068311197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068311197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.730             -71.045 ref_f  " "   -3.730             -71.045 ref_f " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068311197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.679              -5.846 FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|outFreq  " "   -0.679              -5.846 FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|outFreq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068311197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|cnt\[0\]  " "    0.340               0.000 FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068311197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624068311197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.238 " "Worst-case hold slack is -0.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068311236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068311236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.238              -0.238 FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|cnt\[0\]  " "   -0.238              -0.238 FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068311236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|outFreq  " "    0.342               0.000 FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|outFreq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068311236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 ref_f  " "    0.344               0.000 ref_f " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068311236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624068311236 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1624068311240 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1624068311276 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068311287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068311287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -59.540 ref_f  " "   -3.000             -59.540 ref_f " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068311287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -30.840 FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|outFreq  " "   -1.285             -30.840 FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|outFreq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068311287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|cnt\[0\]  " "   -1.285              -1.285 FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068311287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624068311287 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1624068311390 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1624068311390 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1624068311397 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1624068311537 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1624068311541 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1624068311541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.450 " "Worst-case setup slack is -1.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068311546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068311546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.450             -18.720 ref_f  " "   -1.450             -18.720 ref_f " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068311546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|outFreq  " "    0.119               0.000 FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|outFreq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068311546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|cnt\[0\]  " "    0.409               0.000 FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068311546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624068311546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.115 " "Worst-case hold slack is -0.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068311564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068311564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.115              -0.115 FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|cnt\[0\]  " "   -0.115              -0.115 FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068311564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|outFreq  " "    0.179               0.000 FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|outFreq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068311564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 ref_f  " "    0.179               0.000 ref_f " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068311564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624068311564 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1624068311571 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1624068311583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068311597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068311597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -49.093 ref_f  " "   -3.000             -49.093 ref_f " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068311597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -24.000 FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|outFreq  " "   -1.000             -24.000 FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|outFreq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068311597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|cnt\[0\]  " "   -1.000              -1.000 FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624068311597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624068311597 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1624068311732 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1624068311732 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1624068312260 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1624068312261 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4743 " "Peak virtual memory: 4743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624068312366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 19 06:35:12 2021 " "Processing ended: Sat Jun 19 06:35:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624068312366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624068312366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624068312366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1624068312366 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1624068313678 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624068313678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 19 06:35:13 2021 " "Processing started: Sat Jun 19 06:35:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624068313678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1624068313678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off TopDesign -c TopDesign " "Command: quartus_eda --read_settings_files=off --write_settings_files=off TopDesign -c TopDesign" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1624068313678 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1624068314187 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopDesign.vo D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/simulation/modelsim/ simulation " "Generated file TopDesign.vo in folder \"D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1624068314291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624068314383 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 19 06:35:14 2021 " "Processing ended: Sat Jun 19 06:35:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624068314383 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624068314383 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624068314383 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1624068314383 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 88 s " "Quartus Prime Full Compilation was successful. 0 errors, 88 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1624068315069 ""}
