// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _MAT_Stream_HH_
#define _MAT_Stream_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "MAT_Stream_p_str3.h"

namespace ap_rtl {

struct MAT_Stream : public sc_module {
    // Port declarations 9
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_lv<32> > in_arr_dout;
    sc_in< sc_logic > in_arr_empty_n;
    sc_out< sc_logic > in_arr_read;
    sc_out< sc_lv<32> > out_arr_din;
    sc_in< sc_logic > out_arr_full_n;
    sc_out< sc_logic > out_arr_write;
    sc_in< sc_lv<8> > op_type;


    // Module declarations
    MAT_Stream(sc_module_name name);
    SC_HAS_PROCESS(MAT_Stream);

    ~MAT_Stream();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    sc_signal< sc_lv<7> > p_str3_q0;
    sc_signal< sc_lv<8> > debug_ready;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_bdd_38;
    sc_signal< sc_lv<1> > tmp_i_fu_87_p2;
    sc_signal< sc_lv<1> > tmp_i_reg_121;
    sc_signal< sc_lv<5> > p_rec_i_fu_93_p2;
    sc_signal< sc_lv<5> > p_rec_i_reg_125;
    sc_signal< sc_logic > ap_sig_cseq_ST_st3_fsm_2;
    sc_signal< bool > ap_sig_bdd_52;
    sc_signal< bool > ap_sig_bdd_62;
    sc_signal< sc_lv<5> > p_0_rec_i_reg_70;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_bdd_73;
    sc_signal< sc_logic > ap_sig_cseq_ST_st4_fsm_3;
    sc_signal< bool > ap_sig_bdd_80;
    sc_signal< sc_lv<1> > tmp_fu_107_p1;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_st1_fsm_0;
    static const sc_lv<4> ap_ST_st2_fsm_1;
    static const sc_lv<4> ap_ST_st3_fsm_2;
    static const sc_lv<4> ap_ST_st4_fsm_3;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<5> ap_const_lv5_16;
    static const sc_lv<5> ap_const_lv5_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_sig_bdd_38();
    void thread_ap_sig_bdd_52();
    void thread_ap_sig_bdd_62();
    void thread_ap_sig_bdd_73();
    void thread_ap_sig_bdd_80();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_ap_sig_cseq_ST_st3_fsm_2();
    void thread_ap_sig_cseq_ST_st4_fsm_3();
    void thread_in_arr_read();
    void thread_out_arr_din();
    void thread_out_arr_write();
    void thread_p_rec_i_fu_93_p2();
    void thread_tmp_fu_107_p1();
    void thread_tmp_i_fu_87_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
