cocci_test_suite() {
	dma_addr_t cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv44.c 76 */[4];
	dma_addr_t *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv44.c 28 */;
	struct nvkm_subdev *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv44.c 212 */;
	struct nvkm_vmm **cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv44.c 210 */;
	u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv44.c 209 */;
	const char *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv44.c 209 */;
	struct lock_class_key *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv44.c 209 */;
	void *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv44.c 209 */;
	u64 cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv44.c 208 */;
	bool cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv44.c 208 */;
	struct nvkm_mmu *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv44.c 208 */;
	const struct nvkm_vmm_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv44.c 197 */;
	struct nvkm_device *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv44.c 187 */;
	struct nvkm_vmm *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv44.c 185 */;
	int cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv44.c 185 */;
	void cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv44.c 184 */;
	const struct nvkm_vmm_desc cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv44.c 178 */[];
	const struct nvkm_vmm_desc_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv44.c 171 */;
	u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv44.c 126 */[4];
	const u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv44.c 118 */;
	struct nvkm_vmm_map *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv44.c 113 */;
	struct nvkm_mmu_pt *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmnv44.c 112 */;
}
