{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731252015670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731252015670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 10 18:20:15 2024 " "Processing started: Sun Nov 10 18:20:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731252015670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731252015670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SecondPhasePipeline -c pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off SecondPhasePipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731252015670 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731252015893 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731252015893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731252020481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731252020481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731252020482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731252020482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender.v 1 1 " "Found 1 design units, including 1 entities, in source file signextender.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtender " "Found entity 1: SignExtender" {  } { { "SignExtender.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/SignExtender.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731252020483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731252020483 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registerFile.v(23) " "Verilog HDL information at registerFile.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "registerFile.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/registerFile.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1731252020484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/registerFile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731252020484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731252020484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/programCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731252020485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731252020485 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc processor.v(5) " "Verilog HDL Declaration information at processor.v(5): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/processor.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731252020486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731252020486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731252020486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes.v 4 4 " "Found 4 design units, including 4 entities, in source file pipes.v" { { "Info" "ISGN_ENTITY_NAME" "1 IFID " "Found entity 1: IFID" {  } { { "Pipes.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/Pipes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731252020487 ""} { "Info" "ISGN_ENTITY_NAME" "2 IDEX " "Found entity 2: IDEX" {  } { { "Pipes.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/Pipes.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731252020487 ""} { "Info" "ISGN_ENTITY_NAME" "3 EXMEM " "Found entity 3: EXMEM" {  } { { "Pipes.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/Pipes.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731252020487 ""} { "Info" "ISGN_ENTITY_NAME" "4 MEMWB " "Found entity 4: MEMWB" {  } { { "Pipes.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/Pipes.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731252020487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731252020487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731252020488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731252020488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 2 2 " "Found 2 design units, including 2 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731252020489 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4x1 " "Found entity 2: mux4x1" {  } { { "mux2x1.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/mux2x1.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731252020489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731252020489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection " "Found entity 1: hazard_detection" {  } { { "hazard_detection.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/hazard_detection.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731252020490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731252020490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.v 1 1 " "Found 1 design units, including 1 entities, in source file forwardingunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "ForwardingUnit.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/ForwardingUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731252020491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731252020491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc fetch.v(5) " "Verilog HDL Declaration information at fetch.v(5): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731252020491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731252020492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731252020492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.v 1 1 " "Found 1 design units, including 1 entities, in source file execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "execute.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/execute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731252020493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731252020493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731252020493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731252020493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/controlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731252020495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731252020495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731252020496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731252020496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731252020497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731252020497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/adder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731252020497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731252020497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731252020498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731252020498 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipeline " "Elaborating entity \"pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731252020517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:fetch " "Elaborating entity \"fetch\" for hierarchy \"fetch:fetch\"" {  } { { "pipeline.v" "fetch" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731252020531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 fetch:fetch\|mux2x1:PCMux " "Elaborating entity \"mux2x1\" for hierarchy \"fetch:fetch\|mux2x1:PCMux\"" {  } { { "fetch.v" "PCMux" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731252020535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter fetch:fetch\|programCounter:pc " "Elaborating entity \"programCounter\" for hierarchy \"fetch:fetch\|programCounter:pc\"" {  } { { "fetch.v" "pc" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731252020539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder fetch:fetch\|adder:PCAdder " "Elaborating entity \"adder\" for hierarchy \"fetch:fetch\|adder:PCAdder\"" {  } { { "fetch.v" "PCAdder" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731252020543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory fetch:fetch\|instructionMemory:IM " "Elaborating entity \"instructionMemory\" for hierarchy \"fetch:fetch\|instructionMemory:IM\"" {  } { { "fetch.v" "IM" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731252020550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\"" {  } { { "instructionMemory.v" "altsyncram_component" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731252020580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\"" {  } { { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731252020588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component " "Instantiated megafunction \"fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731252020588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731252020588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731252020588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instructionMemoryInitializationFile.mif " "Parameter \"init_file\" = \"instructionMemoryInitializationFile.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731252020588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731252020588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731252020588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731252020588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731252020588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731252020588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731252020588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731252020588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731252020588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731252020588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731252020588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731252020588 ""}  } { { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731252020588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bce1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bce1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bce1 " "Found entity 1: altsyncram_bce1" {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731252020618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731252020618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bce1 fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated " "Elaborating entity \"altsyncram_bce1\" for hierarchy \"fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731252020618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFID IFID:ifid " "Elaborating entity \"IFID\" for hierarchy \"IFID:ifid\"" {  } { { "pipeline.v" "ifid" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731252020633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:dcd " "Elaborating entity \"decode\" for hierarchy \"decode:dcd\"" {  } { { "pipeline.v" "dcd" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731252020638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit decode:dcd\|controlUnit:CU " "Elaborating entity \"controlUnit\" for hierarchy \"decode:dcd\|controlUnit:CU\"" {  } { { "decode.v" "CU" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/decode.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731252020644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 decode:dcd\|mux2x1:RFMux " "Elaborating entity \"mux2x1\" for hierarchy \"decode:dcd\|mux2x1:RFMux\"" {  } { { "decode.v" "RFMux" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/decode.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731252020650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile decode:dcd\|registerFile:RF " "Elaborating entity \"registerFile\" for hierarchy \"decode:dcd\|registerFile:RF\"" {  } { { "decode.v" "RF" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/decode.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731252020653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender decode:dcd\|SignExtender:SignExtend " "Elaborating entity \"SignExtender\" for hierarchy \"decode:dcd\|SignExtender:SignExtend\"" {  } { { "decode.v" "SignExtend" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/decode.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731252020724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator decode:dcd\|comparator:cmp " "Elaborating entity \"comparator\" for hierarchy \"decode:dcd\|comparator:cmp\"" {  } { { "decode.v" "cmp" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/decode.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731252020728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDEX IDEX:idex " "Elaborating entity \"IDEX\" for hierarchy \"IDEX:idex\"" {  } { { "pipeline.v" "idex" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731252020733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute execute:exec " "Elaborating entity \"execute\" for hierarchy \"execute:exec\"" {  } { { "pipeline.v" "exec" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731252020741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 execute:exec\|mux4x1:frwrda " "Elaborating entity \"mux4x1\" for hierarchy \"execute:exec\|mux4x1:frwrda\"" {  } { { "execute.v" "frwrda" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/execute.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731252020748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 execute:exec\|mux2x1:ALUMux " "Elaborating entity \"mux2x1\" for hierarchy \"execute:exec\|mux2x1:ALUMux\"" {  } { { "execute.v" "ALUMux" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/execute.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731252020753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU execute:exec\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"execute:exec\|ALU:alu\"" {  } { { "execute.v" "alu" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/execute.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731252020757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit forwarding_unit:fw " "Elaborating entity \"forwarding_unit\" for hierarchy \"forwarding_unit:fw\"" {  } { { "pipeline.v" "fw" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731252020765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMEM EXMEM:exmem " "Elaborating entity \"EXMEM\" for hierarchy \"EXMEM:exmem\"" {  } { { "pipeline.v" "exmem" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731252020769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory dataMemory:DM " "Elaborating entity \"dataMemory\" for hierarchy \"dataMemory:DM\"" {  } { { "pipeline.v" "DM" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731252020778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dataMemory:DM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dataMemory:DM\|altsyncram:altsyncram_component\"" {  } { { "dataMemory.v" "altsyncram_component" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731252020787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataMemory:DM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dataMemory:DM\|altsyncram:altsyncram_component\"" {  } { { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731252020793 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataMemory:DM\|altsyncram:altsyncram_component " "Instantiated megafunction \"dataMemory:DM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731252020793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731252020793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dataMemoryInitializationFile.mif " "Parameter \"init_file\" = \"dataMemoryInitializationFile.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731252020793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731252020793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731252020793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731252020793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731252020793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731252020793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731252020793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731252020793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731252020793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731252020793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731252020793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731252020793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731252020793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731252020793 ""}  } { { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731252020793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8km1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8km1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8km1 " "Found entity 1: altsyncram_8km1" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_8km1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731252020823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731252020823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8km1 dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated " "Elaborating entity \"altsyncram_8km1\" for hierarchy \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731252020824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMWB MEMWB:memwb " "Elaborating entity \"MEMWB\" for hierarchy \"MEMWB:memwb\"" {  } { { "pipeline.v" "memwb" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731252020836 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "programCounter.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/programCounter.v" 16 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1731252021752 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1731252021752 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731252022287 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.map.smsg " "Generated suppressed messages file C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731252024412 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731252024588 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731252024588 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1731252024644 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1731252024644 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1731252024644 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1731252024644 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1731252024644 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1731252024644 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1731252024644 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1731252024644 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1731252024644 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1731252024644 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1731252024644 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1731252024644 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1731252024645 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1731252024645 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1731252024645 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1731252024645 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1731252024645 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1731252024645 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1731252024645 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1731252024645 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1731252024645 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1731252024645 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1731252024645 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1731252024646 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1731252024646 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1731252024646 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1731252024646 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1731252024646 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 28 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 28 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731252024673 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 10 18:20:24 2024 " "Processing ended: Sun Nov 10 18:20:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731252024673 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731252024673 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731252024673 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731252024673 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 30 s 1  " "Quartus Prime Full Compilation was unsuccessful. 30 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731252025295 ""}
