0.6
2018.2
Jun 14 2018
20:41:02
E:/coding/verilog/Verilog/add4/add4.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/coding/verilog/Verilog/add4/add4.srcs/sim_1/new/test2.v,1540557574,verilog,,,,test,,,,,,,,
E:/coding/verilog/Verilog/add4/add4.srcs/sources_1/new/add_1.v,1540439386,verilog,,E:/coding/verilog/Verilog/add4/add4.srcs/sim_1/new/test2.v,,add4;single_add,,,,,,,,
