 
****************************************
Report : qor
Design : median_filter
Version: I-2013.12-SP5-5
Date   : Thu May 27 10:11:02 2021
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:              20.00
  Critical Path Length:          2.28
  Critical Path Slack:           0.01
  Critical Path Clk Period:      6.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.38
  Critical Path Slack:           2.02
  Critical Path Clk Period:      6.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              18.00
  Critical Path Length:          3.27
  Critical Path Slack:           2.56
  Critical Path Clk Period:      6.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        240
  Leaf Cell Count:                577
  Buf/Inv Cell Count:              98
  Buf Cell Count:                   6
  Inv Cell Count:                  92
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       513
  Sequential Cell Count:           64
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      535.192001
  Noncombinational Area:   289.407990
  Buf/Inv Area:             53.732000
  Total Buffer Area:             4.79
  Total Inverter Area:          48.94
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               824.599991
  Design Area:             824.599991


  Design Rules
  -----------------------------------
  Total Number of Nets:           624
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: EEX060

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:                2.25
  Overall Compile Wall Clock Time:     6.58

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
