INFO: [VRFC 10-2263] Analyzing Verilog file "D:/my_vivado/cpu2/cpu2.srcs/sources_1/imports/sources_1/imports/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/my_vivado/cpu2/cpu2.srcs/sources_1/imports/sources_1/new/IOManager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IOManager
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/my_vivado/cpu2/cpu2.srcs/sources_1/imports/sources_1/imports/sources_1/new/InstrumentDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrumentDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/my_vivado/cpu2/cpu2.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/my_vivado/cpu2/cpu2.srcs/sources_1/imports/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/my_vivado/cpu2/cpu2.srcs/sources_1/imports/sources_1/imports/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/my_vivado/cpu2/cpu2.srcs/sources_1/imports/sources_1/imports/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/my_vivado/cpu2/cpu2.srcs/sources_1/imports/sources_1/imports/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/my_vivado/cpu2/cpu2.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/my_vivado/cpu2/cpu2.srcs/sources_1/imports/sources_1/imports/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/my_vivado/cpu2/cpu2.srcs/sources_1/imports/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/my_vivado/cpu2/cpu2.srcs/sources_1/imports/sources_1/new/selector2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/my_vivado/cpu2/cpu2.srcs/sim_1/imports/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
