Info: Generated by version: 18.1 build 221
Info: Starting: Create simulation model
Info: qsys-generate /tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/xcvr_reset_controller/reset_control.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/xcvr_reset_controller/reset_control --family="Stratix 10" --part=1SG280HU2F50E2VG
Info: reset_control: "Transforming system: reset_control"
Info: reset_control: "Naming system components in system: reset_control"
Info: reset_control: "Processing generation queue"
Info: reset_control: "Generating: reset_control"
Info: reset_control: "Generating: altera_xcvr_reset_control_s10"
Info: xcvr_reset_control_s10_0: add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v
Info: xcvr_reset_control_s10_0: add_fileset_file ./alt_xcvr_resync_std.sv SYSTEM_VERILOG PATH ../../alt_xcvr_generic/alt_xcvr_resync_std.sv
Info: xcvr_reset_control_s10_0: add_fileset_file ./altera_xcvr_reset_control_s10.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control_s10.sv
Info: xcvr_reset_control_s10_0: add_fileset_file ./alt_xcvr_reset_counter_s10.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter_s10.sv
Info: xcvr_reset_control_s10_0: add_fileset_file ./mentor/altera_xcvr_reset_control_s10.sv SYSTEM_VERILOG_ENCRYPT PATH ../mentor/altera_xcvr_reset_control_s10.sv MENTOR_SPECIFIC
Info: xcvr_reset_control_s10_0: add_fileset_file ./mentor/alt_xcvr_reset_counter_s10.sv SYSTEM_VERILOG_ENCRYPT PATH ../mentor/alt_xcvr_reset_counter_s10.sv MENTOR_SPECIFIC
Info: reset_control: Done "reset_control" with 2 modules, 12 files
Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/xcvr_reset_controller/reset_control/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/xcvr_reset_controller/reset_control/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for VCS simulator in /tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/xcvr_reset_controller/reset_control/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/xcvr_reset_controller/reset_control/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for NCSIM simulator in /tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/xcvr_reset_controller/reset_control/sim/ directory:
Info: 	common/ncsim_files.tcl
Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/xcvr_reset_controller/reset_control/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/xcvr_reset_controller/reset_control/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --system-file=/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/xcvr_reset_controller/reset_control.ip --output-directory=/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/xcvr_reset_controller/reset_control/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/xcvr_reset_controller/reset_control/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCSMX simulator in /tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/xcvr_reset_controller/reset_control/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for VCS simulator in /tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/xcvr_reset_controller/reset_control/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/xcvr_reset_controller/reset_control/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for NCSIM simulator in /tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/xcvr_reset_controller/reset_control/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	2 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/xcvr_reset_controller/reset_control/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	2 .cds.lib files in xcelium/cds_libs/ directory
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/xcvr_reset_controller/reset_control/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/xcvr_reset_controller/reset_control.ip --synthesis=VERILOG --output-directory=/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/xcvr_reset_controller/reset_control --family="Stratix 10" --part=1SG280HU2F50E2VG
Info: reset_control: "Transforming system: reset_control"
Info: reset_control: "Naming system components in system: reset_control"
Info: reset_control: "Processing generation queue"
Info: reset_control: "Generating: reset_control"
Info: reset_control: "Generating: altera_xcvr_reset_control_s10"
Info: xcvr_reset_control_s10_0: add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v
Info: xcvr_reset_control_s10_0: add_fileset_file ./alt_xcvr_resync_std.sv SYSTEM_VERILOG PATH ../../alt_xcvr_generic/alt_xcvr_resync_std.sv
Info: xcvr_reset_control_s10_0: add_fileset_file ./altera_xcvr_reset_control_s10.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control_s10.sv
Info: xcvr_reset_control_s10_0: add_fileset_file ./alt_xcvr_reset_counter_s10.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter_s10.sv
Info: reset_control: Done "reset_control" with 2 modules, 7 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/xcvr_reset_controller/reset_control.ip --synthesis=VERILOG --ipxact --output-directory=/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/xcvr_reset_controller/reset_control --family="Stratix 10" --part=1SG280HU2F50E2VG
Info: Finished: IP-XACT
