
---------- Begin Simulation Statistics ----------
final_tick                                89754773125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    601                       # Simulator instruction rate (inst/s)
host_mem_usage                               23934472                       # Number of bytes of host memory used
host_op_rate                                      617                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                116250.42                       # Real time elapsed on the host
host_tick_rate                                 276797                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    69924591                       # Number of instructions simulated
sim_ops                                      71701090                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.032178                       # Number of seconds simulated
sim_ticks                                 32177798750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.966568                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  263589                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               329624                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2876                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             20444                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            334321                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              39111                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           44824                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             5713                       # Number of indirect misses.
system.cpu.branchPred.lookups                  578720                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   96554                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4184                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3622098                       # Number of instructions committed
system.cpu.committedOps                       3906408                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.715186                       # CPI: cycles per instruction
system.cpu.discardedOps                         57259                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2457994                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            627112                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           282923                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5400793                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.368299                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     2631                       # number of quiesce instructions executed
system.cpu.numCycles                          9834669                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      2631                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2775786     71.06%     71.06% # Class of committed instruction
system.cpu.op_class_0::IntMult                   7342      0.19%     71.25% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.25% # Class of committed instruction
system.cpu.op_class_0::MemRead                 691139     17.69%     88.94% # Class of committed instruction
system.cpu.op_class_0::MemWrite                432141     11.06%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3906408                       # Class of committed instruction
system.cpu.quiesceCycles                     41649809                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4433876                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          852                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        16524                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         33208                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1083233                       # Transaction distribution
system.membus.trans_dist::ReadResp            1098511                       # Transaction distribution
system.membus.trans_dist::WriteReq             384094                       # Transaction distribution
system.membus.trans_dist::WriteResp            384094                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3175                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13320                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1405                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1405                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          12219                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3075                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        36453                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        36453                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        10666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        13279                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        44520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        68626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      2879452                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      2879452                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2984531                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       782016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       782016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        21332                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       486016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        58731                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       569983                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     92141172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     92141172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                93493171                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1485629                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000592                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024317                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1484750     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                     879      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1485629                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3356666550                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            56377250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            35220905                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            10636750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           55892373                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         6377842684                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             19.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           61709250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      6110051                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1527513                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      7637564                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1527513                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      6110051                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      7637564                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      7637564                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      7637564                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     15275128                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       784384                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       784384                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      2249400                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      2249399                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          630                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        23640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        19626                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        44520                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       122976                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       159840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        73728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      5727714                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      5801442                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3397                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3397                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      6067567                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          990                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        26004                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        30843                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        58731                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1967196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2557020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1179648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     91643340                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     92822988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        54284                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        54284                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     96426911                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        10519078500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             32.7                       # Network utilization (%)
system.acctest.local_bus.numRequests          6490500                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          703                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.14                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   8680376565                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         27.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   4604855000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         14.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       737280                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       165888                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     12220103                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4582538                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      6110051                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     22912692                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6110051                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4582538                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10692590                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     12220103                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10692590                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10692590                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     33605282                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        54284                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       201740                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1699                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149155                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4582538                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10692590                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       15275128                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4582538                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1687002                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6269540                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4582538                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     15275128                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1687002                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      21544668                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1080566                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1080550                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       359168                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       359168                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        43056                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      2827006                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1710                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      2879452                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1377372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     90463756                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        54284                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     92141172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      1679790                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      1679790    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      1679790                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   3569614945                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   5761885000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         17.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     35945184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1179648                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38107872                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8986296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        36864                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9053880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276528                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1117080266                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     30550256                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     36660308                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1184290830                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     30550256                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     30584939                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     61135195                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1147630523                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     61135195                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     36660308                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1245426025                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    132972556                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     21757952                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    155123724                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     77463552                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     69885388                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    147348940                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     33243139                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       679936                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     33935363                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     19365888                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      2183921                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     21549809                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      6110051                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4132431713                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    676179007                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      6110051                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4820830822                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2407360199                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2171851112                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4579211311                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      6110051                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6539791912                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2848030119                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      6110051                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9400042133                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       782016                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3904                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       785920                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       782016                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       782016                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        12219                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           61                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        12280                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     24302968                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       121326                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       24424293                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     24302968                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     24302968                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     24302968                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       121326                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      24424293                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       394332                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     68705996                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        54476                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         282816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           69437620                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       203200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     21757952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23189952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         6168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1073534                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          854                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4419                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1084975                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3175                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       339968                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             362343                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     12254785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2135198760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1692969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8789166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2157935679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6314913                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     30550256                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    676179007                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      6110051                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1527513                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            720681740                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6314913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     42805041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2811377767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      6110051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1527513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1692969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8789166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2878617419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3175.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     21528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1411613.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       859.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4418.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000371524000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1185                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1185                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1939156                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             383854                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1084985                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     362343                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1084985                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   362343                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1895                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             67731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             67693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             67683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             67755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             67707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             67677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             67712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             67754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             67671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             67724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            67669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            67600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            67661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            67703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            67679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            67671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             22635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             22657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             22628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             22640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             22623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             22669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             22644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            22657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            22665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            22640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            22636                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.34                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  35709925040                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5415450000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             64141037540                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32970.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59220.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1593                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1009728                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  335698                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.65                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     6                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1084979                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               362343                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  943554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   38527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   37913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   38037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  25315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  58174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  55571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   3189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   3174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   3222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   3258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   4754                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       100014                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    924.950187                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   833.693524                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.834649                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3212      3.21%      3.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2846      2.85%      6.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1635      1.63%      7.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1932      1.93%      9.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1797      1.80%     11.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1856      1.86%     13.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1243      1.24%     14.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1424      1.42%     15.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        84069     84.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       100014                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     913.954430                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1726.797165                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           891     75.19%     75.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.08%     75.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.08%     75.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            7      0.59%     75.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.08%     76.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.08%     76.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.08%     76.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           12      1.01%     77.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.17%     77.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.08%     77.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.08%     77.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            9      0.76%     78.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.08%     78.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            3      0.25%     78.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.08%     78.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.08%     78.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.08%     78.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          121     10.21%     89.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.08%     89.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            3      0.25%     89.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            7      0.59%     90.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4480-4607            1      0.08%     90.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           51      4.30%     94.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           66      5.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1185                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1185                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     305.778903                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     56.498003                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    454.095991                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            810     68.35%     68.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            17      1.43%     69.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             6      0.51%     70.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            4      0.34%     70.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.17%     70.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.08%     70.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.08%     70.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.17%     71.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            5      0.42%     71.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.08%     71.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.17%     71.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.08%     71.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.08%     71.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      0.42%     72.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          327     27.59%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1185                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               69317760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  121280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23190272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                69438260                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23189952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2154.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       720.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2157.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    720.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   32177889000                       # Total gap between requests
system.mem_ctrls.avgGap                      22232.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       394332                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     68585100                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        54796                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       282752                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       204928                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     21757952                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        47744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 12254784.830488132313                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2131441635.671240568161                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1702913.254748353502                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8787176.593302547932                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6368614.633715427481                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 30550256.331626787782                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 676179006.806672930717                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 6110051.266325357370                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1483755.939023019746                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         6168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1073539                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          859                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4419                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3175                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       339968                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    602729940                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  63257569840                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    103762205                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    176975555                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  94336311910                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  19531567635                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 542283726395                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4442338090                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   2945824990                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     97718.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58924.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    120794.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40048.78                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  29712224.22                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1271586.43                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1595102.26                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1446073.60                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   3835709.62                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         49356315.900001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         34447576.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        1969929956.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          503595369                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     308049909.299952                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     531516703.650024                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     237315660.300002                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       3634211491.199947                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        112.941582                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12203624115                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1740690000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  18236289010                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                5262                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          2631                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9894519.716838                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2314687.318235                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         2631    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        38625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     19195250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            2631                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     63722291750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  26032481375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1155018                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1155018                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1155018                       # number of overall hits
system.cpu.icache.overall_hits::total         1155018                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        12219                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12219                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        12219                       # number of overall misses
system.cpu.icache.overall_misses::total         12219                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    530585000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    530585000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    530585000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    530585000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1167237                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1167237                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1167237                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1167237                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010468                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010468                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010468                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010468                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43422.947868                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43422.947868                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43422.947868                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43422.947868                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        12219                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        12219                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        12219                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        12219                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    511371750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    511371750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    511371750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    511371750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010468                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010468                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010468                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010468                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41850.540142                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41850.540142                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41850.540142                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41850.540142                       # average overall mshr miss latency
system.cpu.icache.replacements                  12015                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1155018                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1155018                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        12219                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12219                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    530585000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    530585000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1167237                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1167237                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010468                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010468                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43422.947868                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43422.947868                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        12219                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        12219                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    511371750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    511371750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010468                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010468                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41850.540142                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41850.540142                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           446.219282                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6322140                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             12015                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            526.187266                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   446.219282                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.871522                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.871522                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          449                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          402                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2346693                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2346693                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1094494                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1094494                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1094494                       # number of overall hits
system.cpu.dcache.overall_hits::total         1094494                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5843                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5843                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5843                       # number of overall misses
system.cpu.dcache.overall_misses::total          5843                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    429961375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    429961375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    429961375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    429961375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1100337                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1100337                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1100337                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1100337                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005310                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005310                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005310                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005310                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73585.722232                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73585.722232                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73585.722232                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73585.722232                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3175                       # number of writebacks
system.cpu.dcache.writebacks::total              3175                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1363                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1363                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1363                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1363                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4480                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4480                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4480                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4480                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        27593                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        27593                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    324259250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    324259250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    324259250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    324259250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     58046125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     58046125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004071                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004071                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004071                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004071                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72379.296875                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72379.296875                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72379.296875                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72379.296875                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2103.654006                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2103.654006                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4480                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       691988                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          691988                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3356                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3356                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    250275375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    250275375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       695344                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       695344                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004826                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004826                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74575.499106                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74575.499106                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          279                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          279                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3077                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3077                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2667                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2667                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    225614500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    225614500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     58046125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     58046125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004425                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004425                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73322.879428                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73322.879428                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21764.576303                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21764.576303                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       402506                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         402506                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2487                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2487                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    179686000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    179686000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       404993                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       404993                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006141                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006141                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72250.100523                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72250.100523                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1084                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1084                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1403                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1403                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        24926                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        24926                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     98644750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     98644750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003464                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003464                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70309.871703                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70309.871703                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              143373                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4480                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             32.002902                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          108                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          341                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4405828                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4405828                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  89754773125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                89755948750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    602                       # Simulator instruction rate (inst/s)
host_mem_usage                               23934472                       # Number of bytes of host memory used
host_op_rate                                      617                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                116251.48                       # Real time elapsed on the host
host_tick_rate                                 276805                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    69925881                       # Number of instructions simulated
sim_ops                                      71702681                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.032179                       # Number of seconds simulated
sim_ticks                                 32178974375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.952210                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  263664                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               329777                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2876                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             20461                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            334360                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              39111                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           44824                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             5713                       # Number of indirect misses.
system.cpu.branchPred.lookups                  578938                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   96616                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4184                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3623388                       # Number of instructions committed
system.cpu.committedOps                       3907999                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.714738                       # CPI: cycles per instruction
system.cpu.discardedOps                         57302                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2458808                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            627461                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           283049                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5401116                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.368360                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     2631                       # number of quiesce instructions executed
system.cpu.numCycles                          9836550                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      2631                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2776707     71.05%     71.05% # Class of committed instruction
system.cpu.op_class_0::IntMult                   7342      0.19%     71.24% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.24% # Class of committed instruction
system.cpu.op_class_0::MemRead                 691507     17.69%     88.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                432442     11.07%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3907999                       # Class of committed instruction
system.cpu.quiesceCycles                     41649809                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4435434                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          852                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        16528                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         33214                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1083401                       # Transaction distribution
system.membus.trans_dist::ReadResp            1098682                       # Transaction distribution
system.membus.trans_dist::WriteReq             384094                       # Transaction distribution
system.membus.trans_dist::WriteResp            384094                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3176                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13322                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1405                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1405                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          12221                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3076                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        36459                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        36459                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        10666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        13282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        44520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        68629                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      2879788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      2879788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2984876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       782144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       782144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        21332                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       486144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        58731                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       570111                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     92151924                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     92151924                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                93504179                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1485800                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000592                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024329                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1484920     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                     880      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1485800                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3356893675                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            56377250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            35226905                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            10636750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           55898083                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         6378690269                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             19.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           61720000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      6109828                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1527457                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      7637285                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1527457                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      6109828                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      7637285                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      7637285                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      7637285                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     15274570                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       784384                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       784384                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      2249738                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      2249738                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          630                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        23640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        19626                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        44520                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       122976                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       159840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        73728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      5728054                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      5801782                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3734                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3734                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      6068244                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          990                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        26004                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        30843                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        58731                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1967196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2557020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1179648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     91648780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     92828428                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        59660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        59660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     96437727                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        10520096750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             32.7                       # Network utilization (%)
system.acctest.local_bus.numRequests          6491177                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          704                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.14                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   8681391815                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         27.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   4605194000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         14.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       737280                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       165888                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     12219656                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4582371                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      6109828                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     22911855                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6109828                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4582371                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10692199                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     12219656                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10692199                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10692199                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     33604054                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        59660                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       207116                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1867                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149323                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4582371                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10692199                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       15274570                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4582371                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1854006                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6436377                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4582371                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     15274570                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1854006                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      21710947                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1080734                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1080718                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       359168                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       359168                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        43056                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      2827174                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1878                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      2879788                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1377372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     90469132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        59660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     92151924                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      1679958                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      1679958    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      1679958                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   3569835445                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   5762725000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         17.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     35945184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1179648                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38107872                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8986296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        36864                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9053880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276528                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1117039455                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     30549140                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     36658968                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1184247564                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     30549140                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     30583821                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     61132961                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1147588595                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     61132961                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     36658968                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1245380525                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    132972556                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     21757952                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    155123724                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     77463552                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     69890828                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    147354380                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     33243139                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       679936                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     33935363                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     19365888                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      2184091                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     21549979                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      6109828                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4132280739                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    676154303                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      6109828                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4820654698                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2407272249                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2171940820                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4579213069                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      6109828                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6539552987                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2848095124                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      6109828                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9399867767                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       782144                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3904                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       786048                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       782144                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       782144                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        12221                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           61                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        12282                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     24306057                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       121321                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       24427379                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     24306057                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     24306057                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     24306057                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       121321                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      24427379                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       394332                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     68711180                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        59660                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         282880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           69448052                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       203264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     21757952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23190016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         6168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1073615                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          935                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4420                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1085138                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3176                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       339968                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             362344                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     12254337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2135281852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1854006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8790833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2158181028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6316671                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     30549140                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    676154303                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      6109828                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1527457                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            720657400                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6316671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     42803477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2811436155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      6109828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1527457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1854006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8790833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2878838428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     21528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1411697.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       943.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4419.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000371524000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1185                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1185                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1939394                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             383854                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1085154                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     362344                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1085154                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   362344                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1895                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             67731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             67693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             67683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             67755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             67707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             67677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             67712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             67754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             67671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             67740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            67701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            67652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            67693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            67723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            67680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            67671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             22635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             22657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             22628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             22640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             22623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             22669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             22644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            22657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            22665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            22640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            22636                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.34                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  35715794050                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5416215000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             64150922800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32970.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.93                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59220.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1593                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1009870                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  335698                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.65                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     6                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1085148                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               362344                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  943554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   38527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   37913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   38037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  25315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  58174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  55571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   3189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   3174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   3222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   3258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   4754                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       100030                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    924.916125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   833.623718                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.879733                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3214      3.21%      3.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2848      2.85%      6.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1636      1.64%      7.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1932      1.93%      9.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1797      1.80%     11.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1856      1.86%     13.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1245      1.24%     14.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1424      1.42%     15.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        84078     84.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       100030                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     913.954430                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1726.797165                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           891     75.19%     75.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.08%     75.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.08%     75.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            7      0.59%     75.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.08%     76.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.08%     76.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.08%     76.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           12      1.01%     77.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.17%     77.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.08%     77.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.08%     77.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            9      0.76%     78.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.08%     78.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            3      0.25%     78.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.08%     78.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.08%     78.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.08%     78.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          121     10.21%     89.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.08%     89.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            3      0.25%     89.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            7      0.59%     90.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4480-4607            1      0.08%     90.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           51      4.30%     94.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           66      5.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1185                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1185                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     305.778903                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     56.498003                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    454.095991                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            810     68.35%     68.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            17      1.43%     69.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             6      0.51%     70.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            4      0.34%     70.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.17%     70.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.08%     70.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.08%     70.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.17%     71.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            5      0.42%     71.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.08%     71.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.17%     71.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.08%     71.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.08%     71.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      0.42%     72.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          327     27.59%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1185                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               69327552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  121280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23190272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                69449076                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23190016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2154.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       720.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2158.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    720.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   32178937625                       # Total gap between requests
system.mem_ctrls.avgGap                      22230.73                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       394332                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     68589964                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        59660                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       282816                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       204928                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     21757952                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        47744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 12254337.114807438105                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2131514920.291799783707                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1854005.640600843355                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8788844.439359169453                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6368381.963074917905                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 30549140.210128277540                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 676154303.317505836487                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 6109828.042025655508                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1483701.731559615582                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         6168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1073623                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          943                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4420                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3176                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       339968                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    602729940                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  63262416190                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    108712825                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    177063845                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  94336311910                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  19531567635                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 542283726395                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4442338090                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   2945824990                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     97718.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58924.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    115284.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40059.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  29702868.99                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1271586.43                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1595102.26                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1446073.60                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   3835709.62                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         49361743.575001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         34453431.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1970215500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          503595369                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     308087072.999952                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     531548565.262524                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     237315992.100002                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       3634577674.537447                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        112.948835                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12203624115                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1740860475                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  18237294160                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                5262                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          2631                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9894519.716838                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2314687.318235                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         2631    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        38625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     19195250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            2631                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     63723467375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  26032481375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1155443                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1155443                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1155443                       # number of overall hits
system.cpu.icache.overall_hits::total         1155443                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        12221                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12221                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        12221                       # number of overall misses
system.cpu.icache.overall_misses::total         12221                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    530673750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    530673750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    530673750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    530673750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1167664                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1167664                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1167664                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1167664                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010466                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010466                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010466                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010466                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43423.103674                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43423.103674                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43423.103674                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43423.103674                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        12221                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        12221                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        12221                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        12221                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    511457375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    511457375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    511457375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    511457375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010466                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010466                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010466                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010466                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41850.697570                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41850.697570                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41850.697570                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41850.697570                       # average overall mshr miss latency
system.cpu.icache.replacements                  12017                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1155443                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1155443                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        12221                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12221                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    530673750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    530673750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1167664                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1167664                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010466                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010466                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43423.103674                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43423.103674                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        12221                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        12221                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    511457375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    511457375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010466                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010466                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41850.697570                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41850.697570                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           446.219384                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22244191                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             12466                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1784.388818                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   446.219384                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.871522                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.871522                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          449                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          400                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2347549                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2347549                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1095178                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1095178                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1095178                       # number of overall hits
system.cpu.dcache.overall_hits::total         1095178                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5844                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5844                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5844                       # number of overall misses
system.cpu.dcache.overall_misses::total          5844                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    430083250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    430083250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    430083250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    430083250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1101022                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1101022                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1101022                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1101022                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005308                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005308                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005308                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005308                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73593.985284                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73593.985284                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73593.985284                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73593.985284                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3176                       # number of writebacks
system.cpu.dcache.writebacks::total              3176                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1363                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1363                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1363                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1363                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4481                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4481                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4481                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4481                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        27593                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        27593                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    324379625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    324379625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    324379625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    324379625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     58046125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     58046125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004070                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004070                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004070                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004070                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72390.007811                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72390.007811                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72390.007811                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72390.007811                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2103.654006                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2103.654006                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4481                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       692371                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          692371                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3357                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3357                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    250397250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    250397250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       695728                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       695728                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004825                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004825                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74589.588919                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74589.588919                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          279                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          279                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3078                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3078                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2667                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2667                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    225734875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    225734875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     58046125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     58046125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004424                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004424                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73338.166017                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73338.166017                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21764.576303                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21764.576303                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       402807                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         402807                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2487                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2487                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    179686000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    179686000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       405294                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       405294                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006136                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006136                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72250.100523                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72250.100523                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1084                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1084                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1403                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1403                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        24926                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        24926                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     98644750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     98644750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003462                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003462                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70309.871703                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70309.871703                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1102220                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4993                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            220.753054                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          108                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          340                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4408569                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4408569                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  89755948750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
