initing gpgpu sim in accel-sim.cc
Accel-Sim [build accelsim-commit-_modified_0.0_25-11-25-18-50-33]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      46 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-HBM_gpgpu_n_mem                        0 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=7:RCD=22:RAS=50:RP=22:RC=72:CL=22:WL=4:CDLR=5:WR=19:nbkgrp=4:CCDL=4:RTPL=7 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         190 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-HBM_gpgpu_n_mem                        0 # number of memory modules (e.g. memory controllers) in gpu
-HBM_dram_latency                     190 # DRAM latency (default 30)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-HBM_gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-HBM_gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-HBM_gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-HBM_dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-HBM_gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=7:RCD=22:RAS=50:RP=22:RC=72:CL=22:WL=4:CDLR=5:WR=19:nbkgrp=4:CCDL=4:RTPL=7 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-HBM_dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-HBM_dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-HBM_dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-HBM_dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-HBM_gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132:1132:1132:3500.5:1512 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
setting max warps per shader = 48 
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     7 # minimal delay between activation of rows in different banks
RCD                                    22 # row to column delay
RAS                                    50 # time needed to activate row
RP                                     22 # time needed to precharge (deactivate) row
RC                                     72 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     19 # last data-in to row precharge
CL                                     22 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    7 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 0
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:3500500000.000000:1512000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000028567347522:0.00000000066137566138
gpgpu_sim end of init max shader per core: 48 
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f4f76e00000,735000
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernel-1-ctx_0x557ab27d5ef0.traceg.xz
-kernel name = _Z6euclidPcffPfiii
-kernel id = 1
-grid dim = (938,1,1)
-block dim = (16,1,1)
-shmem = 0
-nregs = 20
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f4f95000000
-local mem base_addr = 0x00007f4f93000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernel-1-ctx_0x557ab27d5ef0.traceg.xz
launching kernel name: _Z6euclidPcffPfiii uid: 1 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
thread block = 256,0,0
thread block = 257,0,0
thread block = 258,0,0
thread block = 259,0,0
thread block = 260,0,0
thread block = 261,0,0
thread block = 262,0,0
thread block = 263,0,0
thread block = 264,0,0
thread block = 265,0,0
thread block = 266,0,0
thread block = 267,0,0
thread block = 268,0,0
thread block = 269,0,0
thread block = 270,0,0
thread block = 271,0,0
thread block = 272,0,0
thread block = 273,0,0
thread block = 274,0,0
thread block = 275,0,0
thread block = 276,0,0
thread block = 277,0,0
thread block = 278,0,0
thread block = 279,0,0
thread block = 280,0,0
thread block = 281,0,0
thread block = 282,0,0
thread block = 283,0,0
thread block = 284,0,0
thread block = 285,0,0
thread block = 286,0,0
thread block = 287,0,0
thread block = 288,0,0
thread block = 289,0,0
thread block = 290,0,0
thread block = 291,0,0
thread block = 292,0,0
thread block = 293,0,0
thread block = 294,0,0
thread block = 295,0,0
thread block = 296,0,0
thread block = 297,0,0
thread block = 298,0,0
thread block = 299,0,0
thread block = 300,0,0
thread block = 301,0,0
thread block = 302,0,0
thread block = 303,0,0
thread block = 304,0,0
thread block = 305,0,0
thread block = 306,0,0
thread block = 307,0,0
thread block = 308,0,0
thread block = 309,0,0
thread block = 310,0,0
thread block = 311,0,0
thread block = 312,0,0
thread block = 313,0,0
thread block = 314,0,0
thread block = 315,0,0
thread block = 316,0,0
thread block = 317,0,0
thread block = 318,0,0
thread block = 319,0,0
thread block = 320,0,0
thread block = 321,0,0
thread block = 322,0,0
thread block = 323,0,0
thread block = 324,0,0
thread block = 325,0,0
thread block = 326,0,0
thread block = 327,0,0
thread block = 328,0,0
thread block = 329,0,0
thread block = 330,0,0
thread block = 331,0,0
thread block = 332,0,0
thread block = 333,0,0
thread block = 334,0,0
thread block = 335,0,0
thread block = 336,0,0
thread block = 337,0,0
thread block = 338,0,0
thread block = 339,0,0
thread block = 340,0,0
thread block = 341,0,0
thread block = 342,0,0
thread block = 343,0,0
thread block = 344,0,0
thread block = 345,0,0
thread block = 346,0,0
thread block = 347,0,0
thread block = 348,0,0
thread block = 349,0,0
thread block = 350,0,0
thread block = 351,0,0
thread block = 352,0,0
thread block = 353,0,0
thread block = 354,0,0
thread block = 355,0,0
thread block = 356,0,0
thread block = 357,0,0
thread block = 358,0,0
thread block = 359,0,0
thread block = 360,0,0
thread block = 361,0,0
thread block = 362,0,0
thread block = 363,0,0
thread block = 364,0,0
thread block = 365,0,0
thread block = 366,0,0
thread block = 367,0,0
thread block = 368,0,0
thread block = 369,0,0
thread block = 370,0,0
thread block = 371,0,0
thread block = 372,0,0
thread block = 373,0,0
thread block = 374,0,0
thread block = 375,0,0
thread block = 376,0,0
thread block = 377,0,0
thread block = 378,0,0
thread block = 379,0,0
thread block = 380,0,0
thread block = 381,0,0
thread block = 382,0,0
thread block = 383,0,0
thread block = 384,0,0
thread block = 385,0,0
thread block = 386,0,0
thread block = 387,0,0
thread block = 388,0,0
thread block = 389,0,0
thread block = 390,0,0
thread block = 391,0,0
thread block = 392,0,0
thread block = 393,0,0
thread block = 394,0,0
thread block = 395,0,0
thread block = 396,0,0
thread block = 397,0,0
thread block = 398,0,0
thread block = 399,0,0
thread block = 400,0,0
thread block = 401,0,0
thread block = 402,0,0
thread block = 403,0,0
thread block = 404,0,0
thread block = 405,0,0
thread block = 406,0,0
thread block = 407,0,0
thread block = 408,0,0
thread block = 409,0,0
thread block = 410,0,0
thread block = 411,0,0
thread block = 412,0,0
thread block = 413,0,0
thread block = 414,0,0
thread block = 415,0,0
thread block = 416,0,0
thread block = 417,0,0
thread block = 418,0,0
thread block = 419,0,0
thread block = 420,0,0
thread block = 421,0,0
thread block = 422,0,0
thread block = 423,0,0
thread block = 424,0,0
thread block = 425,0,0
thread block = 426,0,0
thread block = 427,0,0
thread block = 428,0,0
thread block = 429,0,0
thread block = 430,0,0
thread block = 431,0,0
thread block = 432,0,0
thread block = 433,0,0
thread block = 434,0,0
thread block = 435,0,0
thread block = 436,0,0
thread block = 437,0,0
thread block = 438,0,0
thread block = 439,0,0
thread block = 440,0,0
thread block = 441,0,0
thread block = 442,0,0
thread block = 443,0,0
thread block = 444,0,0
thread block = 445,0,0
thread block = 446,0,0
thread block = 447,0,0
thread block = 448,0,0
thread block = 449,0,0
thread block = 450,0,0
thread block = 451,0,0
thread block = 452,0,0
thread block = 453,0,0
thread block = 454,0,0
thread block = 455,0,0
thread block = 456,0,0
thread block = 457,0,0
thread block = 458,0,0
thread block = 459,0,0
thread block = 460,0,0
thread block = 461,0,0
thread block = 462,0,0
thread block = 463,0,0
thread block = 464,0,0
thread block = 465,0,0
thread block = 466,0,0
thread block = 467,0,0
thread block = 468,0,0
thread block = 469,0,0
thread block = 470,0,0
thread block = 471,0,0
thread block = 472,0,0
thread block = 473,0,0
thread block = 474,0,0
thread block = 475,0,0
thread block = 476,0,0
thread block = 477,0,0
thread block = 478,0,0
thread block = 479,0,0
thread block = 480,0,0
thread block = 481,0,0
thread block = 482,0,0
thread block = 483,0,0
thread block = 484,0,0
thread block = 485,0,0
thread block = 486,0,0
thread block = 487,0,0
thread block = 488,0,0
thread block = 489,0,0
thread block = 490,0,0
thread block = 491,0,0
thread block = 492,0,0
thread block = 493,0,0
thread block = 494,0,0
thread block = 495,0,0
thread block = 496,0,0
thread block = 497,0,0
thread block = 498,0,0
thread block = 499,0,0
thread block = 500,0,0
thread block = 501,0,0
thread block = 502,0,0
thread block = 503,0,0
thread block = 504,0,0
thread block = 505,0,0
thread block = 506,0,0
thread block = 507,0,0
thread block = 508,0,0
thread block = 509,0,0
thread block = 510,0,0
thread block = 511,0,0
thread block = 512,0,0
thread block = 513,0,0
thread block = 514,0,0
thread block = 515,0,0
thread block = 516,0,0
thread block = 517,0,0
thread block = 518,0,0
thread block = 519,0,0
thread block = 520,0,0
thread block = 521,0,0
thread block = 522,0,0
thread block = 523,0,0
thread block = 524,0,0
thread block = 525,0,0
thread block = 526,0,0
thread block = 527,0,0
thread block = 528,0,0
thread block = 529,0,0
thread block = 530,0,0
thread block = 531,0,0
thread block = 532,0,0
thread block = 533,0,0
thread block = 534,0,0
thread block = 535,0,0
thread block = 536,0,0
thread block = 537,0,0
thread block = 538,0,0
thread block = 539,0,0
thread block = 540,0,0
thread block = 541,0,0
thread block = 542,0,0
thread block = 543,0,0
thread block = 544,0,0
thread block = 545,0,0
thread block = 546,0,0
thread block = 547,0,0
thread block = 548,0,0
thread block = 549,0,0
thread block = 550,0,0
thread block = 551,0,0
thread block = 552,0,0
thread block = 553,0,0
thread block = 554,0,0
thread block = 555,0,0
thread block = 556,0,0
thread block = 557,0,0
thread block = 558,0,0
thread block = 559,0,0
thread block = 560,0,0
thread block = 561,0,0
thread block = 562,0,0
thread block = 563,0,0
thread block = 564,0,0
thread block = 565,0,0
thread block = 566,0,0
thread block = 567,0,0
thread block = 568,0,0
thread block = 569,0,0
thread block = 570,0,0
thread block = 571,0,0
thread block = 572,0,0
thread block = 573,0,0
thread block = 574,0,0
thread block = 575,0,0
thread block = 576,0,0
thread block = 577,0,0
thread block = 578,0,0
thread block = 579,0,0
thread block = 580,0,0
thread block = 581,0,0
thread block = 582,0,0
thread block = 583,0,0
thread block = 584,0,0
thread block = 585,0,0
thread block = 586,0,0
thread block = 587,0,0
thread block = 588,0,0
thread block = 589,0,0
thread block = 590,0,0
thread block = 591,0,0
thread block = 592,0,0
thread block = 593,0,0
thread block = 594,0,0
thread block = 595,0,0
thread block = 596,0,0
thread block = 597,0,0
thread block = 598,0,0
thread block = 599,0,0
thread block = 600,0,0
thread block = 601,0,0
thread block = 602,0,0
thread block = 603,0,0
thread block = 604,0,0
thread block = 605,0,0
thread block = 606,0,0
thread block = 607,0,0
thread block = 608,0,0
thread block = 609,0,0
thread block = 610,0,0
thread block = 611,0,0
thread block = 612,0,0
thread block = 613,0,0
thread block = 614,0,0
thread block = 615,0,0
thread block = 616,0,0
thread block = 617,0,0
thread block = 618,0,0
thread block = 619,0,0
thread block = 620,0,0
thread block = 621,0,0
thread block = 622,0,0
thread block = 623,0,0
thread block = 624,0,0
thread block = 625,0,0
thread block = 626,0,0
thread block = 627,0,0
thread block = 628,0,0
thread block = 629,0,0
thread block = 630,0,0
thread block = 631,0,0
thread block = 632,0,0
thread block = 633,0,0
thread block = 634,0,0
thread block = 635,0,0
thread block = 636,0,0
thread block = 637,0,0
thread block = 638,0,0
thread block = 639,0,0
thread block = 640,0,0
thread block = 641,0,0
thread block = 642,0,0
thread block = 643,0,0
thread block = 644,0,0
thread block = 645,0,0
thread block = 646,0,0
thread block = 647,0,0
thread block = 648,0,0
thread block = 649,0,0
thread block = 650,0,0
thread block = 651,0,0
thread block = 652,0,0
thread block = 653,0,0
thread block = 654,0,0
thread block = 655,0,0
thread block = 656,0,0
thread block = 657,0,0
thread block = 658,0,0
thread block = 659,0,0
thread block = 660,0,0
thread block = 661,0,0
thread block = 662,0,0
thread block = 663,0,0
thread block = 664,0,0
thread block = 665,0,0
thread block = 666,0,0
thread block = 667,0,0
thread block = 668,0,0
thread block = 669,0,0
thread block = 670,0,0
thread block = 671,0,0
thread block = 672,0,0
thread block = 673,0,0
thread block = 674,0,0
thread block = 675,0,0
thread block = 676,0,0
thread block = 677,0,0
thread block = 678,0,0
thread block = 679,0,0
thread block = 680,0,0
thread block = 681,0,0
thread block = 682,0,0
thread block = 683,0,0
thread block = 684,0,0
thread block = 685,0,0
thread block = 686,0,0
thread block = 687,0,0
thread block = 688,0,0
thread block = 689,0,0
thread block = 690,0,0
thread block = 691,0,0
thread block = 692,0,0
thread block = 693,0,0
thread block = 694,0,0
thread block = 695,0,0
thread block = 696,0,0
thread block = 697,0,0
thread block = 698,0,0
thread block = 699,0,0
thread block = 700,0,0
thread block = 701,0,0
thread block = 702,0,0
thread block = 703,0,0
thread block = 704,0,0
thread block = 705,0,0
thread block = 706,0,0
thread block = 707,0,0
thread block = 708,0,0
thread block = 709,0,0
thread block = 710,0,0
thread block = 711,0,0
thread block = 712,0,0
thread block = 713,0,0
thread block = 714,0,0
thread block = 715,0,0
thread block = 716,0,0
thread block = 717,0,0
thread block = 718,0,0
thread block = 719,0,0
thread block = 720,0,0
thread block = 721,0,0
thread block = 722,0,0
thread block = 723,0,0
thread block = 724,0,0
thread block = 725,0,0
thread block = 726,0,0
thread block = 727,0,0
thread block = 728,0,0
thread block = 729,0,0
thread block = 730,0,0
thread block = 731,0,0
thread block = 732,0,0
thread block = 733,0,0
thread block = 734,0,0
thread block = 735,0,0
thread block = 736,0,0
thread block = 737,0,0
thread block = 738,0,0
thread block = 739,0,0
thread block = 740,0,0
thread block = 741,0,0
thread block = 742,0,0
thread block = 743,0,0
thread block = 744,0,0
thread block = 745,0,0
thread block = 746,0,0
thread block = 747,0,0
thread block = 748,0,0
thread block = 749,0,0
thread block = 750,0,0
thread block = 751,0,0
thread block = 752,0,0
thread block = 753,0,0
thread block = 754,0,0
thread block = 755,0,0
thread block = 756,0,0
thread block = 757,0,0
thread block = 758,0,0
thread block = 759,0,0
thread block = 760,0,0
thread block = 761,0,0
thread block = 762,0,0
thread block = 763,0,0
thread block = 764,0,0
thread block = 765,0,0
thread block = 766,0,0
thread block = 767,0,0
thread block = 768,0,0
thread block = 769,0,0
thread block = 770,0,0
thread block = 771,0,0
thread block = 772,0,0
thread block = 773,0,0
thread block = 774,0,0
thread block = 775,0,0
thread block = 776,0,0
thread block = 777,0,0
thread block = 778,0,0
thread block = 779,0,0
thread block = 780,0,0
thread block = 781,0,0
thread block = 782,0,0
thread block = 783,0,0
thread block = 784,0,0
thread block = 785,0,0
thread block = 786,0,0
thread block = 787,0,0
thread block = 788,0,0
thread block = 789,0,0
thread block = 790,0,0
thread block = 791,0,0
thread block = 792,0,0
thread block = 793,0,0
thread block = 794,0,0
thread block = 795,0,0
thread block = 796,0,0
thread block = 797,0,0
thread block = 798,0,0
thread block = 799,0,0
thread block = 800,0,0
thread block = 801,0,0
thread block = 802,0,0
thread block = 803,0,0
thread block = 804,0,0
thread block = 805,0,0
thread block = 806,0,0
thread block = 807,0,0
thread block = 808,0,0
thread block = 809,0,0
thread block = 810,0,0
thread block = 811,0,0
thread block = 812,0,0
thread block = 813,0,0
thread block = 814,0,0
thread block = 815,0,0
thread block = 816,0,0
thread block = 817,0,0
thread block = 818,0,0
thread block = 819,0,0
thread block = 820,0,0
thread block = 821,0,0
thread block = 822,0,0
thread block = 823,0,0
thread block = 824,0,0
thread block = 825,0,0
thread block = 826,0,0
thread block = 827,0,0
thread block = 828,0,0
thread block = 829,0,0
thread block = 830,0,0
thread block = 831,0,0
thread block = 832,0,0
thread block = 833,0,0
thread block = 834,0,0
thread block = 835,0,0
thread block = 836,0,0
thread block = 837,0,0
thread block = 838,0,0
thread block = 839,0,0
thread block = 840,0,0
thread block = 841,0,0
thread block = 842,0,0
thread block = 843,0,0
thread block = 844,0,0
thread block = 845,0,0
thread block = 846,0,0
thread block = 847,0,0
thread block = 848,0,0
thread block = 849,0,0
thread block = 850,0,0
thread block = 851,0,0
thread block = 852,0,0
thread block = 853,0,0
thread block = 854,0,0
thread block = 855,0,0
thread block = 856,0,0
thread block = 857,0,0
thread block = 858,0,0
thread block = 859,0,0
thread block = 860,0,0
thread block = 861,0,0
thread block = 862,0,0
thread block = 863,0,0
thread block = 864,0,0
thread block = 865,0,0
thread block = 866,0,0
thread block = 867,0,0
thread block = 868,0,0
thread block = 869,0,0
thread block = 870,0,0
thread block = 871,0,0
thread block = 872,0,0
thread block = 873,0,0
thread block = 874,0,0
thread block = 875,0,0
thread block = 876,0,0
thread block = 877,0,0
thread block = 878,0,0
thread block = 879,0,0
thread block = 880,0,0
thread block = 881,0,0
thread block = 882,0,0
thread block = 883,0,0
thread block = 884,0,0
thread block = 885,0,0
thread block = 886,0,0
thread block = 887,0,0
thread block = 888,0,0
thread block = 889,0,0
thread block = 890,0,0
thread block = 891,0,0
thread block = 892,0,0
thread block = 893,0,0
thread block = 894,0,0
thread block = 895,0,0
thread block = 896,0,0
thread block = 897,0,0
thread block = 898,0,0
thread block = 899,0,0
thread block = 900,0,0
thread block = 901,0,0
thread block = 902,0,0
thread block = 903,0,0
thread block = 904,0,0
thread block = 905,0,0
thread block = 906,0,0
thread block = 907,0,0
thread block = 908,0,0
thread block = 909,0,0
thread block = 910,0,0
thread block = 911,0,0
thread block = 912,0,0
thread block = 913,0,0
thread block = 914,0,0
thread block = 915,0,0
thread block = 916,0,0
thread block = 917,0,0
thread block = 918,0,0
thread block = 919,0,0
thread block = 920,0,0
thread block = 921,0,0
thread block = 922,0,0
thread block = 923,0,0
thread block = 924,0,0
thread block = 925,0,0
thread block = 926,0,0
thread block = 927,0,0
thread block = 928,0,0
thread block = 929,0,0
thread block = 930,0,0
thread block = 931,0,0
thread block = 932,0,0
thread block = 933,0,0
thread block = 934,0,0
thread block = 935,0,0
thread block = 936,0,0
thread block = 937,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6euclidPcffPfiii 
kernel_launch_uid = 1 
kernel_stream_id = 0
gpu_sim_cycle = 8451
gpu_sim_insn = 1407631
gpu_ipc =     166.5638
gpu_tot_sim_cycle = 8451
gpu_tot_sim_insn = 1407631
gpu_tot_ipc =     166.5638
gpu_tot_issued_cta = 938
gpu_occupancy = 35.8431% 
gpu_tot_occupancy = 35.8431% 
max_total_param_size = 0
gpu_stall_dramfull = 5461
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.7178
partiton_level_parallism_total  =       2.7178
partiton_level_parallism_util =       8.4317
partiton_level_parallism_util_total  =       8.4317
L2_BW  =      98.4490 GB/Sec
L2_BW_total  =      98.4490 GB/Sec
gpu_total_sim_rate=351907

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2982, Miss = 525, Miss_rate = 0.176, Pending_hits = 1176, Reservation_fails = 505
	L1D_cache_core[1]: Access = 2982, Miss = 504, Miss_rate = 0.169, Pending_hits = 1134, Reservation_fails = 316
	L1D_cache_core[2]: Access = 2982, Miss = 525, Miss_rate = 0.176, Pending_hits = 1176, Reservation_fails = 466
	L1D_cache_core[3]: Access = 2982, Miss = 504, Miss_rate = 0.169, Pending_hits = 1134, Reservation_fails = 363
	L1D_cache_core[4]: Access = 2982, Miss = 525, Miss_rate = 0.176, Pending_hits = 1176, Reservation_fails = 570
	L1D_cache_core[5]: Access = 2982, Miss = 504, Miss_rate = 0.169, Pending_hits = 1134, Reservation_fails = 311
	L1D_cache_core[6]: Access = 2982, Miss = 525, Miss_rate = 0.176, Pending_hits = 1176, Reservation_fails = 434
	L1D_cache_core[7]: Access = 2982, Miss = 504, Miss_rate = 0.169, Pending_hits = 1134, Reservation_fails = 337
	L1D_cache_core[8]: Access = 2982, Miss = 525, Miss_rate = 0.176, Pending_hits = 1176, Reservation_fails = 479
	L1D_cache_core[9]: Access = 2982, Miss = 504, Miss_rate = 0.169, Pending_hits = 1134, Reservation_fails = 332
	L1D_cache_core[10]: Access = 2982, Miss = 525, Miss_rate = 0.176, Pending_hits = 1176, Reservation_fails = 463
	L1D_cache_core[11]: Access = 2982, Miss = 504, Miss_rate = 0.169, Pending_hits = 1134, Reservation_fails = 326
	L1D_cache_core[12]: Access = 2982, Miss = 525, Miss_rate = 0.176, Pending_hits = 1176, Reservation_fails = 631
	L1D_cache_core[13]: Access = 2982, Miss = 504, Miss_rate = 0.169, Pending_hits = 1134, Reservation_fails = 326
	L1D_cache_core[14]: Access = 2982, Miss = 525, Miss_rate = 0.176, Pending_hits = 1176, Reservation_fails = 425
	L1D_cache_core[15]: Access = 2982, Miss = 504, Miss_rate = 0.169, Pending_hits = 1134, Reservation_fails = 341
	L1D_cache_core[16]: Access = 2982, Miss = 525, Miss_rate = 0.176, Pending_hits = 1176, Reservation_fails = 527
	L1D_cache_core[17]: Access = 2909, Miss = 491, Miss_rate = 0.169, Pending_hits = 1106, Reservation_fails = 265
	L1D_cache_core[18]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 319
	L1D_cache_core[19]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 245
	L1D_cache_core[20]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 308
	L1D_cache_core[21]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 226
	L1D_cache_core[22]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 357
	L1D_cache_core[23]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 218
	L1D_cache_core[24]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 329
	L1D_cache_core[25]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 244
	L1D_cache_core[26]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 319
	L1D_cache_core[27]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 245
	L1D_cache_core[28]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 355
	L1D_cache_core[29]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 226
	L1D_cache_core[30]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 319
	L1D_cache_core[31]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 218
	L1D_cache_core[32]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 333
	L1D_cache_core[33]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 244
	L1D_cache_core[34]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 324
	L1D_cache_core[35]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 245
	L1D_cache_core[36]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 320
	L1D_cache_core[37]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 226
	L1D_cache_core[38]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 325
	L1D_cache_core[39]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 218
	L1D_cache_core[40]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 345
	L1D_cache_core[41]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 244
	L1D_cache_core[42]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 321
	L1D_cache_core[43]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 245
	L1D_cache_core[44]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 327
	L1D_cache_core[45]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 226
	L1D_total_cache_accesses = 133123
	L1D_total_cache_misses = 22968
	L1D_total_cache_miss_rate = 0.1725
	L1D_total_cache_pending_hits = 51562
	L1D_total_cache_reservation_fails = 15288
	L1D_cache_data_port_util = 0.392
	L1D_cache_fill_port_util = 0.141
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58593
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51562
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6446
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 14647
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 51562
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 938
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 937
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 131248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1875

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 10917
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 4371
ctas_completed 938, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 
distro:
92, 161, 127, 161, 126, 161, 161, 161, 161, 161, 126, 161, 127, 161, 126, 92, 92, 92, 92, 92, 92, 
gpgpu_n_tot_thrd_icount = 3976800
gpgpu_n_tot_w_icount = 124275
gpgpu_n_stall_shd_mem = 34727
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 21093
gpgpu_n_mem_write_global = 1875
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 120000
gpgpu_n_store_insn = 15000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 17073
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17073
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17654
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:104808	W0_Idle:77126	W0_Scoreboard:299509	W1:12972	W2:10354	W3:6262	W4:2119	W5:593	W6:148	W7:30	W8:83	W9:2	W10:10	W11:41	W12:144	W13:451	W14:827	W15:1312	W16:81409	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:33303	WS1:31508	WS2:30475	WS3:28989	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 168744 {8:21093,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 75000 {40:1875,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 843720 {40:21093,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15000 {8:1875,}
maxmflatency = 1421 
max_icnt2mem_latency = 835 
maxmrqlatency = 122 
max_icnt2sh_latency = 28 
averagemflatency = 788 
avg_icnt2mem_latency = 235 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 3 
mrq_lat_table:12947 	968 	1615 	2120 	2118 	1009 	316 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1875 	2174 	14032 	4887 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	4859 	2246 	6009 	8883 	971 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	17586 	4179 	955 	248 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	2 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        64        65        41        19        35        33         0         0         0         0         0         0         0         0 
dram[1]:        45        17        42        64        22        14        23        24         0         0         0         0         0         0         0         0 
dram[2]:        46        41        60        74        30        23        20        38         0         0         0         0         0         0         0         0 
dram[3]:        26        22        45        66        22        19        22        33         0         0         0         0         0         0         0         0 
dram[4]:        40        19        58        44        17        16        17        19         0         0         0         0         0         0         0         0 
dram[5]:        22        33        55        40        12        24        20         0         0         0         0         0         0         0         0         0 
dram[6]:        24        46        35        44        27        23        39        34         0         0         0         0         0         0         0         0 
dram[7]:        30        33        43        39        17        25        25        17         0         0         0         0         0         0         0         0 
dram[8]:        28        35        53        53        17        18        43        21         0         0         0         0         0         0         0         0 
dram[9]:        29        34        45        58        27        25        31        61         0         0         0         0         0         0         0         0 
dram[10]:        33        36        71        51        24        12        37        14         0         0         0         0         0         0         0         0 
dram[11]:        53        31        43        68        19        25        58        19         0         0         0         0         0         0         0         0 
dram[12]:        27        35        45        55        20        29        27        38         0         0         0         0         0         0         0         0 
dram[13]:        35        27        45        52        30        20        14        26         0         0         0         0         0         0         0         0 
dram[14]:        26        46        76        67        18        20        53        30         0         0         0         0         0         0         0         0 
dram[15]:        29        50        64        71        30        26        12        41         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5554      5559      5557      5626      5654      6029      6083      5826      5629      5642      5625      5822      5852      5703      5682 
dram[1]:      5554      5558      5577      5557      5628      5644      6093      6108      5839      5876      5652      5654      5689      5739      5679      5706 
dram[2]:      5567      5554      5568      5557      5637      5636      6099      6171      5845      5844      5623      5661      5696      5720      5658      5672 
dram[3]:      5558      5563      5559      5558      5618      5642      6026      6014      5837      5755      5663      5669      5718      5711      5654      5661 
dram[4]:      5553      5554      5557      5558      5656      5648      5986      6046      5722      5661      5629      5663      5696      5756      5659      5678 
dram[5]:      5553      5556      5561      5565      5657      5642      5995      6002      5761      5651      5627      5631      5698      5696      5953      5675 
dram[6]:      5554      5553      5560      5558      5634      5656      6039      6082      5685      5645      5665      5616      5739      5713      5670      5669 
dram[7]:      5553      5578      5557      5568      5650      5643      6027      6025      5777      5703      5615      5645      5705      5722      5685      5663 
dram[8]:      5555      5553      5558      5571      5638      5625      6114      5977      5756      5829      5629      5627      5715      5697      5724      5669 
dram[9]:      5553      5556      5558      5558      5641      5649      5982      6047      5711      5652      5660      5652      5706      5705      5690      5658 
dram[10]:      5553      5554      5559      5561      5625      5682      6107      5967      5636      5968      5670      5656      5722      5901      5688      5698 
dram[11]:      5553      5564      5582      5557      5658      5629      6116      6160      5656      5867      5625      5631      5721      5717      5663      5716 
dram[12]:      5553      5553      5562      5585      5974      5648      6059      6038      5672      5638      5659      5675      5722      5702      5676      5678 
dram[13]:      5553      5553      5557      5558      5639      5648      6088      6020      5700      5689      5680      5663      5723      5706      5684      5712 
dram[14]:      5562      5553      5559      5557      5644      5642      6048      6035      5660      5705      5662      5619      5730      5695      5671      5684 
dram[15]:      5553      5554      5562      5557      5649      5623      6013      6081      5645      5860      5643      5638      5725      5733      5682      5685 
average row accesses per activate:
dram[0]:  5.950000 11.000000 14.300000 30.750000  7.529412  5.304348  8.666667  4.900000 55.000000 58.000000 60.000000 79.000000 60.000000 56.000000 41.000000 47.000000 
dram[1]:  8.437500  5.115385 11.125000 17.000000  4.000000  3.840000  5.866667  3.800000 44.000000 45.000000 55.000000 82.000000 51.000000 42.000000 89.000000 68.000000 
dram[2]:  6.318182  6.550000 15.500000 11.083333  6.421052  5.840000  5.363636  6.333333 59.000000 44.000000 54.000000 69.000000 53.000000 45.000000 56.000000 53.000000 
dram[3]:  6.375000  7.571429  9.500000 11.250000  5.173913  5.680000  8.000000  8.857142 29.000000 53.000000 52.000000 33.000000 68.000000 56.000000 71.000000 84.000000 
dram[4]:  8.000000  6.100000  9.375000 11.800000  3.758621  4.521739  5.285714  9.000000 52.000000 77.000000 57.000000 51.000000 55.000000 41.000000 60.000000 60.000000 
dram[5]:  5.045455  6.611111 23.250000 12.625000  4.840000  5.523809  5.083333 76.000000 36.000000 78.000000 75.000000 64.000000 63.000000 84.000000 49.000000 41.000000 
dram[6]:  6.533333  8.600000 11.166667 16.833334  7.000000  6.052631  8.571428  8.090909 85.000000 49.000000 36.000000 64.000000 49.000000 69.000000 39.000000 69.000000 
dram[7]:  6.500000  6.500000 10.833333  9.000000  4.260870  6.240000  5.461538  6.800000 64.000000 53.000000 74.000000 75.000000 86.000000 64.000000 48.000000 68.000000 
dram[8]:  7.583333  8.071428 13.200000 12.000000  4.733333  4.823529  6.777778  4.846154 72.000000 57.000000 79.000000 45.000000 50.000000 70.000000 44.000000 67.000000 
dram[9]:  7.285714  6.125000 10.625000 10.300000  4.333333  4.956522  7.666667 12.375000 46.000000 54.000000 64.000000 49.000000 74.000000 67.000000 63.000000 61.000000 
dram[10]:  6.611111  5.875000  7.333333  9.000000  6.037037  5.058824 14.600000  4.000000 74.000000 45.000000 34.000000 66.000000 68.000000 31.000000 66.000000 66.000000 
dram[11]: 10.083333  6.937500 23.250000 14.600000  5.333333  6.263158 22.666666  6.363636 82.000000 86.000000 84.000000 67.000000 32.000000 60.000000 52.000000 24.000000 
dram[12]:  6.409091  6.250000 11.875000 13.500000  5.772727  6.736842  6.000000  9.333333 47.000000 39.000000 59.000000 44.000000 59.000000 82.000000 78.000000 65.000000 
dram[13]:  7.166667  5.944445 13.625000 10.500000  5.000000  4.137931  3.800000  8.181818 47.000000 110.000000 46.000000 36.000000 54.000000 57.000000 66.000000 59.000000 
dram[14]:  6.454545  7.333333 15.800000 16.000000  4.739130  3.064516  8.000000  5.882353 100.000000 56.000000 55.000000 41.000000 66.000000 59.000000 57.000000 71.000000 
dram[15]:  6.000000  7.785714 22.666666 16.799999  5.043478  7.210526  3.750000  6.000000 46.000000 38.000000 56.000000 75.000000 54.000000 57.000000 62.000000 36.000000 
average row locality = 21093/2044 = 10.319471
number of bytes read:
dram[0]:      3808      3520      4576      3936      4096      3904      2496      3136      1760      1856      1920      2528      1920      1792      1312      1504 
dram[1]:      4320      4256      2848      4352      4224      3072      2816      2432      1408      1440      1760      2624      1632      1344      2848      2176 
dram[2]:      4448      4192      4960      4256      3904      4672      1888      2432      1888      1408      1728      2208      1696      1440      1792      1696 
dram[3]:      3264      3392      3648      4320      3808      4544      3072      1984       928      1696      1664      1056      2176      1792      2272      2688 
dram[4]:      4096      1952      4800      3776      3488      3328      2368      1440      1664      2464      1824      1632      1760      1312      1920      1920 
dram[5]:      3552      3808      2976      3232      3872      3712      1952      2432      1152      2496      2400      2048      2016      2688      1568      1312 
dram[6]:      3136      5504      2144      3232      4256      3680      1920      2848      2720      1568      1152      2048      1568      2208      1248      2208 
dram[7]:      4160      2912      4160      2880      3136      4992      2272      1088      2048      1696      2368      2400      2752      2048      1536      2176 
dram[8]:      2912      3616      4224      3072      2272      2624      1952      2016      2304      1824      2528      1440      1600      2240      1408      2144 
dram[9]:      3264      4704      2720      3296      3744      3648      2208      3168      1472      1728      2048      1568      2368      2144      2016      1952 
dram[10]:      3808      4512      4224      2880      5216      2752      2336      1152      2368      1440      1088      2112      2176       992      2112      2112 
dram[11]:      3872      3552      2976      4672      3584      3808      2176      2240      2624      2752      2688      2144      1024      1920      1664       768 
dram[12]:      4512      3200      3040      3456      4064      4096      2112      1792      1504      1248      1888      1408      1888      2624      2496      2080 
dram[13]:      4128      3424      3488      3360      3360      3840      1824      2880      1504      3520      1472      1152      1728      1824      2112      1888 
dram[14]:      4544      4224      5056      4096      3488      3040      3328      3200      3200      1792      1760      1312      2112      1888      1824      2272 
dram[15]:      2304      3488      4352      5376      3712      4384      1920      2304      1472      1216      1792      2400      1728      1824      1984      1152 
total bytes read: 674976
Bbank skew: 5504/768 = 7.17
chip skew: 47136/38176 = 1.23
number of bytes accessed:
dram[0]:      3808      3520      4576      3936      4096      3904      2496      3136      1760      1856      1920      2528      1920      1792      1312      1504 
dram[1]:      4320      4256      2848      4352      4224      3072      2816      2432      1408      1440      1760      2624      1632      1344      2848      2176 
dram[2]:      4448      4192      4960      4256      3904      4672      1888      2432      1888      1408      1728      2208      1696      1440      1792      1696 
dram[3]:      3264      3392      3648      4320      3808      4544      3072      1984       928      1696      1664      1056      2176      1792      2272      2688 
dram[4]:      4096      1952      4800      3776      3488      3328      2368      1440      1664      2464      1824      1632      1760      1312      1920      1920 
dram[5]:      3552      3808      2976      3232      3872      3712      1952      2432      1152      2496      2400      2048      2016      2688      1568      1312 
dram[6]:      3136      5504      2144      3232      4256      3680      1920      2848      2720      1568      1152      2048      1568      2208      1248      2208 
dram[7]:      4160      2912      4160      2880      3136      4992      2272      1088      2048      1696      2368      2400      2752      2048      1536      2176 
dram[8]:      2912      3616      4224      3072      2272      2624      1952      2016      2304      1824      2528      1440      1600      2240      1408      2144 
dram[9]:      3264      4704      2720      3296      3744      3648      2208      3168      1472      1728      2048      1568      2368      2144      2016      1952 
dram[10]:      3808      4512      4224      2880      5216      2752      2336      1152      2368      1440      1088      2112      2176       992      2112      2112 
dram[11]:      3872      3552      2976      4672      3584      3808      2176      2240      2624      2752      2688      2144      1024      1920      1664       768 
dram[12]:      4512      3200      3040      3456      4064      4096      2112      1792      1504      1248      1888      1408      1888      2624      2496      2080 
dram[13]:      4128      3424      3488      3360      3360      3840      1824      2880      1504      3520      1472      1152      1728      1824      2112      1888 
dram[14]:      4544      4224      5056      4096      3488      3040      3328      3200      3200      1792      1760      1312      2112      1888      1824      2272 
dram[15]:      2304      3488      4352      5376      3712      4384      1920      2304      1472      1216      1792      2400      1728      1824      1984      1152 
total dram bytes accesed = 674976
bank skew: 5504/768 = 7.17
chip skew: 47136/38176 = 1.23
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         24        23        25        26        27        28        35        35        27        29        21        21        23        24        27        24
dram[1]:         23        25        24        26        30        30        36        35        27        30        21        21        23        24        25        27
dram[2]:         23        24        29        26        30        29        34        37        29        24        21        22        26        23        25        25
dram[3]:         23        24        25        24        27        28        36        35        27        26        20        20        22        22        26        25
dram[4]:         22        22        24        25        27        26        33        34        25        24        20        19        20        22        23        24
dram[5]:         24        24        26        27        27        27        37        35        27        27        20        20        23        22        27        24
dram[6]:         23        23        23        25        27        30        34        33        26        26        19        21        25        22        24        25
dram[7]:         23        26        25        27        28        30        34        40        29        30        20        20        23        23        27        27
dram[8]:         22        22        25        24        26        28        34        36        26        29        20        20        21        22        25        24
dram[9]:         24        24        23        24        29        29        35        37        27        28        20        20        24        23        25        26
dram[10]:         24        24        24        23        28        28        35        39        27        31        20        21        24        26        27        25
dram[11]:         24        23        25        25        30        27        37        34        30        27        21        21        24        24        24        27
dram[12]:         24        21        26        27        30        27        39        37        26        25        20        20        22        23        24        25
dram[13]:         22        22        25        24        29        27        39        34        28        25        19        19        22        22        24        24
dram[14]:         25        24        28        29        32        31        36        37        27        30        21        21        24        24        25        25
dram[15]:         23        25        23        24        27        26        34        34        25        26        19        20        22        23        24        23
maximum mf latency per bank:
dram[0]:       1258      1172      1262      1264      1255      1279      1286      1280      1254      1305       950       842       987      1054      1082      1169
dram[1]:       1212      1313      1292      1307      1376      1357      1315      1308      1246      1325       859       866      1143      1020      1161      1186
dram[2]:       1311      1348      1375      1313      1342      1339      1327      1350      1307      1073       921       971      1241      1029      1234      1101
dram[3]:       1109      1329      1308      1313      1264      1387      1275      1266      1277      1222       818       823      1163      1075      1177      1161
dram[4]:       1113      1077      1160      1227      1196      1191      1240      1149      1155      1158       859       729       883       977      1010      1179
dram[5]:       1172      1269      1201      1229      1263      1251      1262      1200      1184      1204       871       823      1270      1012      1085      1104
dram[6]:       1276      1208      1265      1245      1286      1284      1196      1232      1263      1122       763       888      1074      1262      1000      1083
dram[7]:       1238      1309      1250      1293      1283      1333      1293      1258      1319      1292       851       962      1311      1085      1183      1209
dram[8]:       1096      1074      1191      1157      1153      1165      1151      1146      1086      1132       876       861       932       992      1012       985
dram[9]:       1276      1162      1236      1252      1271      1264      1264      1263      1232      1238       852       926      1315      1317      1088      1203
dram[10]:       1227      1257      1264      1225      1302      1264      1312      1257      1266      1280       988       878      1110      1195      1245      1264
dram[11]:       1221      1131      1250      1278      1290      1265      1218      1316      1210      1252       897       897      1053      1029      1069      1086
dram[12]:       1211      1104      1210      1202      1232      1268      1268      1204      1165      1185       866       861      1031      1101      1082      1112
dram[13]:       1206      1192      1326      1238      1299      1292      1269      1311      1223      1214       807       787      1123      1060      1153      1125
dram[14]:       1397      1348      1400      1356      1361      1396      1388      1401      1354      1421       950      1040      1208      1084      1223      1128
dram[15]:       1148      1190      1216      1173      1193      1174      1136      1271      1150      1086       763       810      1172      1036      1173       961
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=37418 n_nop=35824 n_act=121 n_pre=105 n_ref_event=0 n_req=1377 n_rd=1377 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1472
n_activity=8436 dram_eff=0.6529
bk0: 119a 35316i bk1: 110a 35581i bk2: 143a 35769i bk3: 123a 36009i bk4: 128a 35079i bk5: 122a 34851i bk6: 78a 36320i bk7: 98a 35433i bk8: 55a 36641i bk9: 58a 36782i bk10: 60a 36640i bk11: 79a 36382i bk12: 60a 36905i bk13: 56a 36962i bk14: 41a 37267i bk15: 47a 37005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912128
Row_Buffer_Locality_read = 0.912128
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.233149
Bank_Level_Parallism_Col = 2.985889
Bank_Level_Parallism_Ready = 2.110310
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.211323 

BW Util details:
bwutil = 0.147202 
total_CMD = 37418 
util_bw = 5508 
Wasted_Col = 895 
Wasted_Row = 449 
Idle = 30566 

BW Util Bottlenecks: 
RCDc_limit = 846 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 371 
rwq = 0 
CCDLc_limit_alone = 371 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37418 
n_nop = 35824 
Read = 1377 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 121 
n_pre = 105 
n_ref = 0 
n_req = 1377 
total_req = 1377 

Dual Bus Interface Util: 
issued_total_row = 226 
issued_total_col = 1377 
Row_Bus_Util =  0.006040 
CoL_Bus_Util = 0.036800 
Either_Row_CoL_Bus_Util = 0.042600 
Issued_on_Two_Bus_Simul_Util = 0.000241 
issued_two_Eff = 0.005646 
queue_avg = 1.368219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=1.36822
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=37418 n_nop=35768 n_act=159 n_pre=143 n_ref_event=0 n_req=1361 n_rd=1361 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1455
n_activity=8465 dram_eff=0.6431
bk0: 135a 35411i bk1: 133a 34969i bk2: 89a 36358i bk3: 136a 35507i bk4: 132a 34466i bk5: 96a 34884i bk6: 88a 35664i bk7: 76a 35547i bk8: 44a 36898i bk9: 45a 37047i bk10: 55a 36875i bk11: 82a 36490i bk12: 51a 36957i bk13: 42a 37116i bk14: 89a 36844i bk15: 68a 36890i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.883174
Row_Buffer_Locality_read = 0.883174
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.199447
Bank_Level_Parallism_Col = 2.774721
Bank_Level_Parallism_Ready = 1.965868
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.231429 

BW Util details:
bwutil = 0.145491 
total_CMD = 37418 
util_bw = 5444 
Wasted_Col = 1160 
Wasted_Row = 522 
Idle = 30292 

BW Util Bottlenecks: 
RCDc_limit = 1157 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 401 
rwq = 0 
CCDLc_limit_alone = 401 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37418 
n_nop = 35768 
Read = 1361 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 159 
n_pre = 143 
n_ref = 0 
n_req = 1361 
total_req = 1361 

Dual Bus Interface Util: 
issued_total_row = 302 
issued_total_col = 1361 
Row_Bus_Util =  0.008071 
CoL_Bus_Util = 0.036373 
Either_Row_CoL_Bus_Util = 0.044096 
Issued_on_Two_Bus_Simul_Util = 0.000347 
issued_two_Eff = 0.007879 
queue_avg = 1.454728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=1.45473
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=37418 n_nop=35776 n_act=139 n_pre=123 n_ref_event=0 n_req=1394 n_rd=1394 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.149
n_activity=8603 dram_eff=0.6481
bk0: 139a 35013i bk1: 131a 35074i bk2: 155a 35383i bk3: 133a 35292i bk4: 122a 35028i bk5: 146a 34317i bk6: 59a 36096i bk7: 76a 35956i bk8: 59a 36820i bk9: 44a 36999i bk10: 54a 36686i bk11: 69a 36722i bk12: 53a 36744i bk13: 45a 36826i bk14: 56a 36746i bk15: 53a 36866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900287
Row_Buffer_Locality_read = 0.900287
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.427965
Bank_Level_Parallism_Col = 3.132736
Bank_Level_Parallism_Ready = 2.270655
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.283551 

BW Util details:
bwutil = 0.149019 
total_CMD = 37418 
util_bw = 5576 
Wasted_Col = 1034 
Wasted_Row = 499 
Idle = 30309 

BW Util Bottlenecks: 
RCDc_limit = 1036 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 393 
rwq = 0 
CCDLc_limit_alone = 393 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37418 
n_nop = 35776 
Read = 1394 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 139 
n_pre = 123 
n_ref = 0 
n_req = 1394 
total_req = 1394 

Dual Bus Interface Util: 
issued_total_row = 262 
issued_total_col = 1394 
Row_Bus_Util =  0.007002 
CoL_Bus_Util = 0.037255 
Either_Row_CoL_Bus_Util = 0.043883 
Issued_on_Two_Bus_Simul_Util = 0.000374 
issued_two_Eff = 0.008526 
queue_avg = 1.544925 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54492
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=37418 n_nop=35864 n_act=129 n_pre=113 n_ref_event=0 n_req=1322 n_rd=1322 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1413
n_activity=8317 dram_eff=0.6358
bk0: 102a 35779i bk1: 106a 35857i bk2: 114a 35998i bk3: 135a 35807i bk4: 119a 35249i bk5: 142a 34755i bk6: 96a 35887i bk7: 62a 36561i bk8: 29a 37117i bk9: 53a 37017i bk10: 52a 36775i bk11: 33a 36949i bk12: 68a 36838i bk13: 56a 36673i bk14: 71a 37107i bk15: 84a 36670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902421
Row_Buffer_Locality_read = 0.902421
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.846340
Bank_Level_Parallism_Col = 2.550594
Bank_Level_Parallism_Ready = 1.863535
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.116808 

BW Util details:
bwutil = 0.141322 
total_CMD = 37418 
util_bw = 5288 
Wasted_Col = 1032 
Wasted_Row = 578 
Idle = 30520 

BW Util Bottlenecks: 
RCDc_limit = 1054 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 352 
rwq = 0 
CCDLc_limit_alone = 352 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37418 
n_nop = 35864 
Read = 1322 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 129 
n_pre = 113 
n_ref = 0 
n_req = 1322 
total_req = 1322 

Dual Bus Interface Util: 
issued_total_row = 242 
issued_total_col = 1322 
Row_Bus_Util =  0.006467 
CoL_Bus_Util = 0.035331 
Either_Row_CoL_Bus_Util = 0.041531 
Issued_on_Two_Bus_Simul_Util = 0.000267 
issued_two_Eff = 0.006435 
queue_avg = 1.124726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=1.12473
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=37418 n_nop=35945 n_act=131 n_pre=115 n_ref_event=0 n_req=1242 n_rd=1242 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1328
n_activity=8226 dram_eff=0.6039
bk0: 128a 35648i bk1: 61a 36392i bk2: 150a 35015i bk3: 118a 36008i bk4: 109a 34679i bk5: 104a 35021i bk6: 74a 35746i bk7: 45a 36755i bk8: 52a 36905i bk9: 77a 36540i bk10: 57a 36726i bk11: 51a 36751i bk12: 55a 36813i bk13: 41a 37106i bk14: 60a 37045i bk15: 60a 36864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894525
Row_Buffer_Locality_read = 0.894525
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.193163
Bank_Level_Parallism_Col = 2.880699
Bank_Level_Parallism_Ready = 2.047050
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.212831 

BW Util details:
bwutil = 0.132770 
total_CMD = 37418 
util_bw = 4968 
Wasted_Col = 1005 
Wasted_Row = 546 
Idle = 30899 

BW Util Bottlenecks: 
RCDc_limit = 1024 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 346 
rwq = 0 
CCDLc_limit_alone = 346 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37418 
n_nop = 35945 
Read = 1242 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 131 
n_pre = 115 
n_ref = 0 
n_req = 1242 
total_req = 1242 

Dual Bus Interface Util: 
issued_total_row = 246 
issued_total_col = 1242 
Row_Bus_Util =  0.006574 
CoL_Bus_Util = 0.033193 
Either_Row_CoL_Bus_Util = 0.039366 
Issued_on_Two_Bus_Simul_Util = 0.000401 
issued_two_Eff = 0.010183 
queue_avg = 0.944465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.944465
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=37418 n_nop=35916 n_act=119 n_pre=103 n_ref_event=0 n_req=1288 n_rd=1288 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1377
n_activity=8353 dram_eff=0.6168
bk0: 111a 35366i bk1: 119a 35451i bk2: 93a 36487i bk3: 101a 36106i bk4: 121a 34729i bk5: 116a 35191i bk6: 61a 36363i bk7: 76a 36569i bk8: 36a 37049i bk9: 78a 36837i bk10: 75a 36757i bk11: 64a 36818i bk12: 63a 36926i bk13: 84a 36661i bk14: 49a 37259i bk15: 41a 36907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907609
Row_Buffer_Locality_read = 0.907609
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.929721
Bank_Level_Parallism_Col = 2.716950
Bank_Level_Parallism_Ready = 1.965331
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.124955 

BW Util details:
bwutil = 0.137688 
total_CMD = 37418 
util_bw = 5152 
Wasted_Col = 942 
Wasted_Row = 524 
Idle = 30800 

BW Util Bottlenecks: 
RCDc_limit = 904 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 375 
rwq = 0 
CCDLc_limit_alone = 375 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37418 
n_nop = 35916 
Read = 1288 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 119 
n_pre = 103 
n_ref = 0 
n_req = 1288 
total_req = 1288 

Dual Bus Interface Util: 
issued_total_row = 222 
issued_total_col = 1288 
Row_Bus_Util =  0.005933 
CoL_Bus_Util = 0.034422 
Either_Row_CoL_Bus_Util = 0.040141 
Issued_on_Two_Bus_Simul_Util = 0.000214 
issued_two_Eff = 0.005326 
queue_avg = 0.862580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.86258
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=37418 n_nop=35927 n_act=111 n_pre=95 n_ref_event=0 n_req=1295 n_rd=1295 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1384
n_activity=8302 dram_eff=0.6239
bk0: 98a 35797i bk1: 172a 34660i bk2: 67a 36520i bk3: 101a 35525i bk4: 133a 35189i bk5: 115a 35329i bk6: 60a 36569i bk7: 89a 36121i bk8: 85a 36729i bk9: 49a 37043i bk10: 36a 36752i bk11: 64a 36633i bk12: 49a 36966i bk13: 69a 36706i bk14: 39a 37294i bk15: 69a 36787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914286
Row_Buffer_Locality_read = 0.914286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.019596
Bank_Level_Parallism_Col = 2.849305
Bank_Level_Parallism_Ready = 2.088190
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.208722 

BW Util details:
bwutil = 0.138436 
total_CMD = 37418 
util_bw = 5180 
Wasted_Col = 985 
Wasted_Row = 513 
Idle = 30740 

BW Util Bottlenecks: 
RCDc_limit = 919 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 399 
rwq = 0 
CCDLc_limit_alone = 399 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37418 
n_nop = 35927 
Read = 1295 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 111 
n_pre = 95 
n_ref = 0 
n_req = 1295 
total_req = 1295 

Dual Bus Interface Util: 
issued_total_row = 206 
issued_total_col = 1295 
Row_Bus_Util =  0.005505 
CoL_Bus_Util = 0.034609 
Either_Row_CoL_Bus_Util = 0.039847 
Issued_on_Two_Bus_Simul_Util = 0.000267 
issued_two_Eff = 0.006707 
queue_avg = 1.396066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=1.39607
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=37418 n_nop=35851 n_act=130 n_pre=114 n_ref_event=0 n_req=1332 n_rd=1332 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1424
n_activity=8187 dram_eff=0.6508
bk0: 130a 35244i bk1: 91a 35978i bk2: 130a 35928i bk3: 90a 36335i bk4: 98a 35344i bk5: 156a 34587i bk6: 71a 35996i bk7: 34a 36780i bk8: 64a 36915i bk9: 53a 36962i bk10: 74a 36806i bk11: 75a 36745i bk12: 86a 36723i bk13: 64a 36852i bk14: 48a 37015i bk15: 68a 37023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902402
Row_Buffer_Locality_read = 0.902402
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.828610
Bank_Level_Parallism_Col = 2.567308
Bank_Level_Parallism_Ready = 1.861607
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.069196 

BW Util details:
bwutil = 0.142391 
total_CMD = 37418 
util_bw = 5328 
Wasted_Col = 1030 
Wasted_Row = 562 
Idle = 30498 

BW Util Bottlenecks: 
RCDc_limit = 947 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 467 
rwq = 0 
CCDLc_limit_alone = 467 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37418 
n_nop = 35851 
Read = 1332 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 130 
n_pre = 114 
n_ref = 0 
n_req = 1332 
total_req = 1332 

Dual Bus Interface Util: 
issued_total_row = 244 
issued_total_col = 1332 
Row_Bus_Util =  0.006521 
CoL_Bus_Util = 0.035598 
Either_Row_CoL_Bus_Util = 0.041878 
Issued_on_Two_Bus_Simul_Util = 0.000241 
issued_two_Eff = 0.005743 
queue_avg = 0.861243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.861243
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=37418 n_nop=36038 n_act=106 n_pre=90 n_ref_event=0 n_req=1193 n_rd=1193 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1275
n_activity=7379 dram_eff=0.6467
bk0: 91a 36096i bk1: 113a 35766i bk2: 132a 35711i bk3: 96a 35964i bk4: 71a 35721i bk5: 82a 35688i bk6: 61a 36453i bk7: 63a 36056i bk8: 72a 36832i bk9: 57a 36946i bk10: 79a 36644i bk11: 45a 36787i bk12: 50a 36970i bk13: 70a 36687i bk14: 44a 37204i bk15: 67a 36837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911148
Row_Buffer_Locality_read = 0.911148
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.099005
Bank_Level_Parallism_Col = 2.794703
Bank_Level_Parallism_Ready = 2.033278
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.262324 

BW Util details:
bwutil = 0.127532 
total_CMD = 37418 
util_bw = 4772 
Wasted_Col = 777 
Wasted_Row = 356 
Idle = 31513 

BW Util Bottlenecks: 
RCDc_limit = 784 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 273 
rwq = 0 
CCDLc_limit_alone = 273 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37418 
n_nop = 36038 
Read = 1193 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 106 
n_pre = 90 
n_ref = 0 
n_req = 1193 
total_req = 1193 

Dual Bus Interface Util: 
issued_total_row = 196 
issued_total_col = 1193 
Row_Bus_Util =  0.005238 
CoL_Bus_Util = 0.031883 
Either_Row_CoL_Bus_Util = 0.036881 
Issued_on_Two_Bus_Simul_Util = 0.000241 
issued_two_Eff = 0.006522 
queue_avg = 0.789085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.789085
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=37418 n_nop=35875 n_act=131 n_pre=115 n_ref_event=0 n_req=1314 n_rd=1314 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1405
n_activity=8020 dram_eff=0.6554
bk0: 102a 35999i bk1: 147a 35100i bk2: 85a 36425i bk3: 103a 35863i bk4: 117a 34868i bk5: 114a 35191i bk6: 69a 36310i bk7: 99a 36308i bk8: 46a 37032i bk9: 54a 36927i bk10: 64a 36814i bk11: 49a 36777i bk12: 74a 36822i bk13: 67a 36844i bk14: 63a 36887i bk15: 61a 37044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900304
Row_Buffer_Locality_read = 0.900304
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.939880
Bank_Level_Parallism_Col = 2.585734
Bank_Level_Parallism_Ready = 1.803625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.076950 

BW Util details:
bwutil = 0.140467 
total_CMD = 37418 
util_bw = 5256 
Wasted_Col = 965 
Wasted_Row = 492 
Idle = 30705 

BW Util Bottlenecks: 
RCDc_limit = 932 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 391 
rwq = 0 
CCDLc_limit_alone = 391 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37418 
n_nop = 35875 
Read = 1314 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 131 
n_pre = 115 
n_ref = 0 
n_req = 1314 
total_req = 1314 

Dual Bus Interface Util: 
issued_total_row = 246 
issued_total_col = 1314 
Row_Bus_Util =  0.006574 
CoL_Bus_Util = 0.035117 
Either_Row_CoL_Bus_Util = 0.041237 
Issued_on_Two_Bus_Simul_Util = 0.000454 
issued_two_Eff = 0.011017 
queue_avg = 1.066038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=1.06604
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=37418 n_nop=35880 n_act=136 n_pre=120 n_ref_event=0 n_req=1290 n_rd=1290 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1379
n_activity=8314 dram_eff=0.6206
bk0: 119a 35463i bk1: 141a 35073i bk2: 132a 34926i bk3: 90a 35539i bk4: 163a 33876i bk5: 86a 35587i bk6: 73a 36477i bk7: 36a 36606i bk8: 74a 36575i bk9: 45a 36908i bk10: 34a 37017i bk11: 66a 36704i bk12: 68a 36896i bk13: 31a 37248i bk14: 66a 36939i bk15: 66a 37027i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894574
Row_Buffer_Locality_read = 0.894574
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.159597
Bank_Level_Parallism_Col = 2.961686
Bank_Level_Parallism_Ready = 2.118279
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.205678 

BW Util details:
bwutil = 0.137902 
total_CMD = 37418 
util_bw = 5160 
Wasted_Col = 1073 
Wasted_Row = 697 
Idle = 30488 

BW Util Bottlenecks: 
RCDc_limit = 1066 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 315 
rwq = 0 
CCDLc_limit_alone = 315 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37418 
n_nop = 35880 
Read = 1290 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 136 
n_pre = 120 
n_ref = 0 
n_req = 1290 
total_req = 1290 

Dual Bus Interface Util: 
issued_total_row = 256 
issued_total_col = 1290 
Row_Bus_Util =  0.006842 
CoL_Bus_Util = 0.034475 
Either_Row_CoL_Bus_Util = 0.041103 
Issued_on_Two_Bus_Simul_Util = 0.000214 
issued_two_Eff = 0.005202 
queue_avg = 1.545727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54573
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=37418 n_nop=35903 n_act=104 n_pre=88 n_ref_event=0 n_req=1327 n_rd=1327 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1419
n_activity=8005 dram_eff=0.6631
bk0: 121a 36061i bk1: 111a 35523i bk2: 93a 36389i bk3: 146a 35524i bk4: 112a 34890i bk5: 119a 34920i bk6: 68a 36719i bk7: 70a 36078i bk8: 82a 36711i bk9: 86a 36572i bk10: 84a 36501i bk11: 67a 36552i bk12: 32a 37043i bk13: 60a 36457i bk14: 52a 36873i bk15: 24a 37254i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921628
Row_Buffer_Locality_read = 0.921628
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.123663
Bank_Level_Parallism_Col = 2.945739
Bank_Level_Parallism_Ready = 2.180315
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.180696 

BW Util details:
bwutil = 0.141857 
total_CMD = 37418 
util_bw = 5308 
Wasted_Col = 872 
Wasted_Row = 478 
Idle = 30760 

BW Util Bottlenecks: 
RCDc_limit = 805 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 374 
rwq = 0 
CCDLc_limit_alone = 374 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37418 
n_nop = 35903 
Read = 1327 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 104 
n_pre = 88 
n_ref = 0 
n_req = 1327 
total_req = 1327 

Dual Bus Interface Util: 
issued_total_row = 192 
issued_total_col = 1327 
Row_Bus_Util =  0.005131 
CoL_Bus_Util = 0.035464 
Either_Row_CoL_Bus_Util = 0.040489 
Issued_on_Two_Bus_Simul_Util = 0.000107 
issued_two_Eff = 0.002640 
queue_avg = 1.522984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=1.52298
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=37418 n_nop=35918 n_act=120 n_pre=104 n_ref_event=0 n_req=1294 n_rd=1294 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1383
n_activity=8153 dram_eff=0.6349
bk0: 141a 35146i bk1: 100a 35748i bk2: 95a 36349i bk3: 108a 36180i bk4: 127a 35045i bk5: 128a 35171i bk6: 66a 36237i bk7: 56a 36573i bk8: 47a 37001i bk9: 39a 37018i bk10: 59a 36832i bk11: 44a 36903i bk12: 59a 36897i bk13: 82a 36800i bk14: 78a 36636i bk15: 65a 36802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907264
Row_Buffer_Locality_read = 0.907264
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.837726
Bank_Level_Parallism_Col = 2.622238
Bank_Level_Parallism_Ready = 1.962250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.108752 

BW Util details:
bwutil = 0.138329 
total_CMD = 37418 
util_bw = 5176 
Wasted_Col = 1065 
Wasted_Row = 560 
Idle = 30617 

BW Util Bottlenecks: 
RCDc_limit = 1008 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 407 
rwq = 0 
CCDLc_limit_alone = 407 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37418 
n_nop = 35918 
Read = 1294 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 120 
n_pre = 104 
n_ref = 0 
n_req = 1294 
total_req = 1294 

Dual Bus Interface Util: 
issued_total_row = 224 
issued_total_col = 1294 
Row_Bus_Util =  0.005986 
CoL_Bus_Util = 0.034582 
Either_Row_CoL_Bus_Util = 0.040088 
Issued_on_Two_Bus_Simul_Util = 0.000481 
issued_two_Eff = 0.012000 
queue_avg = 0.952937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.952937
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=37418 n_nop=35879 n_act=138 n_pre=122 n_ref_event=0 n_req=1297 n_rd=1297 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1386
n_activity=8552 dram_eff=0.6066
bk0: 129a 35622i bk1: 107a 35468i bk2: 109a 36194i bk3: 105a 36078i bk4: 105a 35153i bk5: 120a 34485i bk6: 57a 36001i bk7: 90a 35906i bk8: 47a 37022i bk9: 110a 36571i bk10: 46a 37020i bk11: 36a 37017i bk12: 54a 36964i bk13: 57a 36775i bk14: 66a 36875i bk15: 59a 37056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893601
Row_Buffer_Locality_read = 0.893601
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.993312
Bank_Level_Parallism_Col = 2.693913
Bank_Level_Parallism_Ready = 1.956588
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.165718 

BW Util details:
bwutil = 0.138650 
total_CMD = 37418 
util_bw = 5188 
Wasted_Col = 1105 
Wasted_Row = 607 
Idle = 30518 

BW Util Bottlenecks: 
RCDc_limit = 1071 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 362 
rwq = 0 
CCDLc_limit_alone = 362 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37418 
n_nop = 35879 
Read = 1297 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 138 
n_pre = 122 
n_ref = 0 
n_req = 1297 
total_req = 1297 

Dual Bus Interface Util: 
issued_total_row = 260 
issued_total_col = 1297 
Row_Bus_Util =  0.006949 
CoL_Bus_Util = 0.034662 
Either_Row_CoL_Bus_Util = 0.041130 
Issued_on_Two_Bus_Simul_Util = 0.000481 
issued_two_Eff = 0.011696 
queue_avg = 0.836335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.836335
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=37418 n_nop=35673 n_act=150 n_pre=134 n_ref_event=0 n_req=1473 n_rd=1473 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1575
n_activity=8988 dram_eff=0.6555
bk0: 142a 34790i bk1: 132a 35386i bk2: 158a 35734i bk3: 128a 36132i bk4: 109a 35160i bk5: 95a 34678i bk6: 104a 35958i bk7: 100a 35764i bk8: 100a 36574i bk9: 56a 36974i bk10: 55a 36866i bk11: 41a 36956i bk12: 66a 36967i bk13: 59a 36875i bk14: 57a 36776i bk15: 71a 36859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898167
Row_Buffer_Locality_read = 0.898167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.997498
Bank_Level_Parallism_Col = 2.616982
Bank_Level_Parallism_Ready = 1.898794
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.116290 

BW Util details:
bwutil = 0.157464 
total_CMD = 37418 
util_bw = 5892 
Wasted_Col = 1122 
Wasted_Row = 515 
Idle = 29889 

BW Util Bottlenecks: 
RCDc_limit = 1110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 389 
rwq = 0 
CCDLc_limit_alone = 389 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37418 
n_nop = 35673 
Read = 1473 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 150 
n_pre = 134 
n_ref = 0 
n_req = 1473 
total_req = 1473 

Dual Bus Interface Util: 
issued_total_row = 284 
issued_total_col = 1473 
Row_Bus_Util =  0.007590 
CoL_Bus_Util = 0.039366 
Either_Row_CoL_Bus_Util = 0.046635 
Issued_on_Two_Bus_Simul_Util = 0.000321 
issued_two_Eff = 0.006877 
queue_avg = 0.955235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.955235
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=37418 n_nop=35914 n_act=120 n_pre=104 n_ref_event=0 n_req=1294 n_rd=1294 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1383
n_activity=8250 dram_eff=0.6274
bk0: 72a 36357i bk1: 109a 35828i bk2: 136a 36335i bk3: 168a 35421i bk4: 116a 35028i bk5: 137a 35051i bk6: 60a 36066i bk7: 72a 36125i bk8: 46a 36909i bk9: 38a 37153i bk10: 56a 36842i bk11: 75a 36625i bk12: 54a 36949i bk13: 57a 36845i bk14: 62a 36797i bk15: 36a 36904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907264
Row_Buffer_Locality_read = 0.907264
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.822764
Bank_Level_Parallism_Col = 2.677819
Bank_Level_Parallism_Ready = 1.946360
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.109252 

BW Util details:
bwutil = 0.138329 
total_CMD = 37418 
util_bw = 5176 
Wasted_Col = 1080 
Wasted_Row = 653 
Idle = 30509 

BW Util Bottlenecks: 
RCDc_limit = 1049 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37418 
n_nop = 35914 
Read = 1294 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 120 
n_pre = 104 
n_ref = 0 
n_req = 1294 
total_req = 1294 

Dual Bus Interface Util: 
issued_total_row = 224 
issued_total_col = 1294 
Row_Bus_Util =  0.005986 
CoL_Bus_Util = 0.034582 
Either_Row_CoL_Bus_Util = 0.040195 
Issued_on_Two_Bus_Simul_Util = 0.000374 
issued_two_Eff = 0.009309 
queue_avg = 1.022342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=1.02234

========= L2 cache stats =========
L2_cache_bank[0]: Access = 772, Miss = 772, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 358
L2_cache_bank[1]: Access = 721, Miss = 721, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 739, Miss = 739, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38
L2_cache_bank[3]: Access = 730, Miss = 730, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 362
L2_cache_bank[4]: Access = 736, Miss = 736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38
L2_cache_bank[5]: Access = 770, Miss = 770, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 391
L2_cache_bank[6]: Access = 762, Miss = 762, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 323
L2_cache_bank[7]: Access = 676, Miss = 676, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 650, Miss = 650, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 676, Miss = 676, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
L2_cache_bank[10]: Access = 778, Miss = 778, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 298
L2_cache_bank[11]: Access = 662, Miss = 662, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 650, Miss = 650, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 737, Miss = 737, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 342
L2_cache_bank[14]: Access = 758, Miss = 758, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55
L2_cache_bank[15]: Access = 698, Miss = 698, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 284
L2_cache_bank[16]: Access = 609, Miss = 609, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 712, Miss = 712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 215
L2_cache_bank[18]: Access = 736, Miss = 736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 311
L2_cache_bank[19]: Access = 702, Miss = 702, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 88
L2_cache_bank[20]: Access = 687, Miss = 687, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 256
L2_cache_bank[21]: Access = 711, Miss = 711, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51
L2_cache_bank[22]: Access = 739, Miss = 739, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 413
L2_cache_bank[23]: Access = 708, Miss = 708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 738, Miss = 738, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 322
L2_cache_bank[25]: Access = 687, Miss = 687, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 722, Miss = 722, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 715, Miss = 715, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 189
L2_cache_bank[28]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 322
L2_cache_bank[29]: Access = 801, Miss = 801, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 676, Miss = 676, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 204
L2_cache_bank[31]: Access = 726, Miss = 726, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 22968
L2_total_cache_misses = 22968
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 5032
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5743
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5032
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15350
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 469
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1406
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21093
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1875
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5032
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.078

icnt_total_pkts_mem_to_simt=22968
icnt_total_pkts_simt_to_mem=22968
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 22968
Req_Network_cycles = 8451
Req_Network_injected_packets_per_cycle =       2.7178 
Req_Network_conflicts_per_cycle =       2.5464
Req_Network_conflicts_per_cycle_util =       8.0811
Req_Bank_Level_Parallism =       8.6249
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       9.6745
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       1.1853

Reply_Network_injected_packets_num = 22968
Reply_Network_cycles = 8451
Reply_Network_injected_packets_per_cycle =        2.7178
Reply_Network_conflicts_per_cycle =        0.6015
Reply_Network_conflicts_per_cycle_util =       2.0099
Reply_Bank_Level_Parallism =       9.0819
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1033
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0591
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 351907 (inst/sec)
gpgpu_simulation_rate = 2112 (cycle/sec)
gpgpu_silicon_slowdown = 535984x
launching memcpy command : MemcpyHtoD,0x00007f4f76e00000,735000
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernel-2-ctx_0x557ab27d5ef0.traceg.xz
-kernel name = _Z6euclidPcffPfiii
-kernel id = 2
-grid dim = (938,1,1)
-block dim = (16,1,1)
-shmem = 0
-nregs = 20
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f4f95000000
-local mem base_addr = 0x00007f4f93000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernel-2-ctx_0x557ab27d5ef0.traceg.xz
launching kernel name: _Z6euclidPcffPfiii uid: 2 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
thread block = 256,0,0
thread block = 257,0,0
thread block = 258,0,0
thread block = 259,0,0
thread block = 260,0,0
thread block = 261,0,0
thread block = 262,0,0
thread block = 263,0,0
thread block = 264,0,0
thread block = 265,0,0
thread block = 266,0,0
thread block = 267,0,0
thread block = 268,0,0
thread block = 269,0,0
thread block = 270,0,0
thread block = 271,0,0
thread block = 272,0,0
thread block = 273,0,0
thread block = 274,0,0
thread block = 275,0,0
thread block = 276,0,0
thread block = 277,0,0
thread block = 278,0,0
thread block = 279,0,0
thread block = 280,0,0
thread block = 281,0,0
thread block = 282,0,0
thread block = 283,0,0
thread block = 284,0,0
thread block = 285,0,0
thread block = 286,0,0
thread block = 287,0,0
thread block = 288,0,0
thread block = 289,0,0
thread block = 290,0,0
thread block = 291,0,0
thread block = 292,0,0
thread block = 293,0,0
thread block = 294,0,0
thread block = 295,0,0
thread block = 296,0,0
thread block = 297,0,0
thread block = 298,0,0
thread block = 299,0,0
thread block = 300,0,0
thread block = 301,0,0
thread block = 302,0,0
thread block = 303,0,0
thread block = 304,0,0
thread block = 305,0,0
thread block = 306,0,0
thread block = 307,0,0
thread block = 308,0,0
thread block = 309,0,0
thread block = 310,0,0
thread block = 311,0,0
thread block = 312,0,0
thread block = 313,0,0
thread block = 314,0,0
thread block = 315,0,0
thread block = 316,0,0
thread block = 317,0,0
thread block = 318,0,0
thread block = 319,0,0
thread block = 320,0,0
thread block = 321,0,0
thread block = 322,0,0
thread block = 323,0,0
thread block = 324,0,0
thread block = 325,0,0
thread block = 326,0,0
thread block = 327,0,0
thread block = 328,0,0
thread block = 329,0,0
thread block = 330,0,0
thread block = 331,0,0
thread block = 332,0,0
thread block = 333,0,0
thread block = 334,0,0
thread block = 335,0,0
thread block = 336,0,0
thread block = 337,0,0
thread block = 338,0,0
thread block = 339,0,0
thread block = 340,0,0
thread block = 341,0,0
thread block = 342,0,0
thread block = 343,0,0
thread block = 344,0,0
thread block = 345,0,0
thread block = 346,0,0
thread block = 347,0,0
thread block = 348,0,0
thread block = 349,0,0
thread block = 350,0,0
thread block = 351,0,0
thread block = 352,0,0
thread block = 353,0,0
thread block = 354,0,0
thread block = 355,0,0
thread block = 356,0,0
thread block = 357,0,0
thread block = 358,0,0
thread block = 359,0,0
thread block = 360,0,0
thread block = 361,0,0
thread block = 362,0,0
thread block = 363,0,0
thread block = 364,0,0
thread block = 365,0,0
thread block = 366,0,0
thread block = 367,0,0
thread block = 368,0,0
thread block = 369,0,0
thread block = 370,0,0
thread block = 371,0,0
thread block = 372,0,0
thread block = 373,0,0
thread block = 374,0,0
thread block = 375,0,0
thread block = 376,0,0
thread block = 377,0,0
thread block = 378,0,0
thread block = 379,0,0
thread block = 380,0,0
thread block = 381,0,0
thread block = 382,0,0
thread block = 383,0,0
thread block = 384,0,0
thread block = 385,0,0
thread block = 386,0,0
thread block = 387,0,0
thread block = 388,0,0
thread block = 389,0,0
thread block = 390,0,0
thread block = 391,0,0
thread block = 392,0,0
thread block = 393,0,0
thread block = 394,0,0
thread block = 395,0,0
thread block = 396,0,0
thread block = 397,0,0
thread block = 398,0,0
thread block = 399,0,0
thread block = 400,0,0
thread block = 401,0,0
thread block = 402,0,0
thread block = 403,0,0
thread block = 404,0,0
thread block = 405,0,0
thread block = 406,0,0
thread block = 407,0,0
thread block = 408,0,0
thread block = 409,0,0
thread block = 410,0,0
thread block = 411,0,0
thread block = 412,0,0
thread block = 413,0,0
thread block = 414,0,0
thread block = 415,0,0
thread block = 416,0,0
thread block = 417,0,0
thread block = 418,0,0
thread block = 419,0,0
thread block = 420,0,0
thread block = 421,0,0
thread block = 422,0,0
thread block = 423,0,0
thread block = 424,0,0
thread block = 425,0,0
thread block = 426,0,0
thread block = 427,0,0
thread block = 428,0,0
thread block = 429,0,0
thread block = 430,0,0
thread block = 431,0,0
thread block = 432,0,0
thread block = 433,0,0
thread block = 434,0,0
thread block = 435,0,0
thread block = 436,0,0
thread block = 437,0,0
thread block = 438,0,0
thread block = 439,0,0
thread block = 440,0,0
thread block = 441,0,0
thread block = 442,0,0
thread block = 443,0,0
thread block = 444,0,0
thread block = 445,0,0
thread block = 446,0,0
thread block = 447,0,0
thread block = 448,0,0
thread block = 449,0,0
thread block = 450,0,0
thread block = 451,0,0
thread block = 452,0,0
thread block = 453,0,0
thread block = 454,0,0
thread block = 455,0,0
thread block = 456,0,0
thread block = 457,0,0
thread block = 458,0,0
thread block = 459,0,0
thread block = 460,0,0
thread block = 461,0,0
thread block = 462,0,0
thread block = 463,0,0
thread block = 464,0,0
thread block = 465,0,0
thread block = 466,0,0
thread block = 467,0,0
thread block = 468,0,0
thread block = 469,0,0
thread block = 470,0,0
thread block = 471,0,0
thread block = 472,0,0
thread block = 473,0,0
thread block = 474,0,0
thread block = 475,0,0
thread block = 476,0,0
thread block = 477,0,0
thread block = 478,0,0
thread block = 479,0,0
thread block = 480,0,0
thread block = 481,0,0
thread block = 482,0,0
thread block = 483,0,0
thread block = 484,0,0
thread block = 485,0,0
thread block = 486,0,0
thread block = 487,0,0
thread block = 488,0,0
thread block = 489,0,0
thread block = 490,0,0
thread block = 491,0,0
thread block = 492,0,0
thread block = 493,0,0
thread block = 494,0,0
thread block = 495,0,0
thread block = 496,0,0
thread block = 497,0,0
thread block = 498,0,0
thread block = 499,0,0
thread block = 500,0,0
thread block = 501,0,0
thread block = 502,0,0
thread block = 503,0,0
thread block = 504,0,0
thread block = 505,0,0
thread block = 506,0,0
thread block = 507,0,0
thread block = 508,0,0
thread block = 509,0,0
thread block = 510,0,0
thread block = 511,0,0
thread block = 512,0,0
thread block = 513,0,0
thread block = 514,0,0
thread block = 515,0,0
thread block = 516,0,0
thread block = 517,0,0
thread block = 518,0,0
thread block = 519,0,0
thread block = 520,0,0
thread block = 521,0,0
thread block = 522,0,0
thread block = 523,0,0
thread block = 524,0,0
thread block = 525,0,0
thread block = 526,0,0
thread block = 527,0,0
thread block = 528,0,0
thread block = 529,0,0
thread block = 530,0,0
thread block = 531,0,0
thread block = 532,0,0
thread block = 533,0,0
thread block = 534,0,0
thread block = 535,0,0
thread block = 536,0,0
thread block = 537,0,0
thread block = 538,0,0
thread block = 539,0,0
thread block = 540,0,0
thread block = 541,0,0
thread block = 542,0,0
thread block = 543,0,0
thread block = 544,0,0
thread block = 545,0,0
thread block = 546,0,0
thread block = 547,0,0
thread block = 548,0,0
thread block = 549,0,0
thread block = 550,0,0
thread block = 551,0,0
thread block = 552,0,0
thread block = 553,0,0
thread block = 554,0,0
thread block = 555,0,0
thread block = 556,0,0
thread block = 557,0,0
thread block = 558,0,0
thread block = 559,0,0
thread block = 560,0,0
thread block = 561,0,0
thread block = 562,0,0
thread block = 563,0,0
thread block = 564,0,0
thread block = 565,0,0
thread block = 566,0,0
thread block = 567,0,0
thread block = 568,0,0
thread block = 569,0,0
thread block = 570,0,0
thread block = 571,0,0
thread block = 572,0,0
thread block = 573,0,0
thread block = 574,0,0
thread block = 575,0,0
thread block = 576,0,0
thread block = 577,0,0
thread block = 578,0,0
thread block = 579,0,0
thread block = 580,0,0
thread block = 581,0,0
thread block = 582,0,0
thread block = 583,0,0
thread block = 584,0,0
thread block = 585,0,0
thread block = 586,0,0
thread block = 587,0,0
thread block = 588,0,0
thread block = 589,0,0
thread block = 590,0,0
thread block = 591,0,0
thread block = 592,0,0
thread block = 593,0,0
thread block = 594,0,0
thread block = 595,0,0
thread block = 596,0,0
thread block = 597,0,0
thread block = 598,0,0
thread block = 599,0,0
thread block = 600,0,0
thread block = 601,0,0
thread block = 602,0,0
thread block = 603,0,0
thread block = 604,0,0
thread block = 605,0,0
thread block = 606,0,0
thread block = 607,0,0
thread block = 608,0,0
thread block = 609,0,0
thread block = 610,0,0
thread block = 611,0,0
thread block = 612,0,0
thread block = 613,0,0
thread block = 614,0,0
thread block = 615,0,0
thread block = 616,0,0
thread block = 617,0,0
thread block = 618,0,0
thread block = 619,0,0
thread block = 620,0,0
thread block = 621,0,0
thread block = 622,0,0
thread block = 623,0,0
thread block = 624,0,0
thread block = 625,0,0
thread block = 626,0,0
thread block = 627,0,0
thread block = 628,0,0
thread block = 629,0,0
thread block = 630,0,0
thread block = 631,0,0
thread block = 632,0,0
thread block = 633,0,0
thread block = 634,0,0
thread block = 635,0,0
thread block = 636,0,0
thread block = 637,0,0
thread block = 638,0,0
thread block = 639,0,0
thread block = 640,0,0
thread block = 641,0,0
thread block = 642,0,0
thread block = 643,0,0
thread block = 644,0,0
thread block = 645,0,0
thread block = 646,0,0
thread block = 647,0,0
thread block = 648,0,0
thread block = 649,0,0
thread block = 650,0,0
thread block = 651,0,0
thread block = 652,0,0
thread block = 653,0,0
thread block = 654,0,0
thread block = 655,0,0
thread block = 656,0,0
thread block = 657,0,0
thread block = 658,0,0
thread block = 659,0,0
thread block = 660,0,0
thread block = 661,0,0
thread block = 662,0,0
thread block = 663,0,0
thread block = 664,0,0
thread block = 665,0,0
thread block = 666,0,0
thread block = 667,0,0
thread block = 668,0,0
thread block = 669,0,0
thread block = 670,0,0
thread block = 671,0,0
thread block = 672,0,0
thread block = 673,0,0
thread block = 674,0,0
thread block = 675,0,0
thread block = 676,0,0
thread block = 677,0,0
thread block = 678,0,0
thread block = 679,0,0
thread block = 680,0,0
thread block = 681,0,0
thread block = 682,0,0
thread block = 683,0,0
thread block = 684,0,0
thread block = 685,0,0
thread block = 686,0,0
thread block = 687,0,0
thread block = 688,0,0
thread block = 689,0,0
thread block = 690,0,0
thread block = 691,0,0
thread block = 692,0,0
thread block = 693,0,0
thread block = 694,0,0
thread block = 695,0,0
thread block = 696,0,0
thread block = 697,0,0
thread block = 698,0,0
thread block = 699,0,0
thread block = 700,0,0
thread block = 701,0,0
thread block = 702,0,0
thread block = 703,0,0
thread block = 704,0,0
thread block = 705,0,0
thread block = 706,0,0
thread block = 707,0,0
thread block = 708,0,0
thread block = 709,0,0
thread block = 710,0,0
thread block = 711,0,0
thread block = 712,0,0
thread block = 713,0,0
thread block = 714,0,0
thread block = 715,0,0
thread block = 716,0,0
thread block = 717,0,0
thread block = 718,0,0
thread block = 719,0,0
thread block = 720,0,0
thread block = 721,0,0
thread block = 722,0,0
thread block = 723,0,0
thread block = 724,0,0
thread block = 725,0,0
thread block = 726,0,0
thread block = 727,0,0
thread block = 728,0,0
thread block = 729,0,0
thread block = 730,0,0
thread block = 731,0,0
thread block = 732,0,0
thread block = 733,0,0
thread block = 734,0,0
thread block = 735,0,0
thread block = 736,0,0
thread block = 737,0,0
thread block = 738,0,0
thread block = 739,0,0
thread block = 740,0,0
thread block = 741,0,0
thread block = 742,0,0
thread block = 743,0,0
thread block = 744,0,0
thread block = 745,0,0
thread block = 746,0,0
thread block = 747,0,0
thread block = 748,0,0
thread block = 749,0,0
thread block = 750,0,0
thread block = 751,0,0
thread block = 752,0,0
thread block = 753,0,0
thread block = 754,0,0
thread block = 755,0,0
thread block = 756,0,0
thread block = 757,0,0
thread block = 758,0,0
thread block = 759,0,0
thread block = 760,0,0
thread block = 761,0,0
thread block = 762,0,0
thread block = 763,0,0
thread block = 764,0,0
thread block = 765,0,0
thread block = 766,0,0
thread block = 767,0,0
thread block = 768,0,0
thread block = 769,0,0
thread block = 770,0,0
thread block = 771,0,0
thread block = 772,0,0
thread block = 773,0,0
thread block = 774,0,0
thread block = 775,0,0
thread block = 776,0,0
thread block = 777,0,0
thread block = 778,0,0
thread block = 779,0,0
thread block = 780,0,0
thread block = 781,0,0
thread block = 782,0,0
thread block = 783,0,0
thread block = 784,0,0
thread block = 785,0,0
thread block = 786,0,0
thread block = 787,0,0
thread block = 788,0,0
thread block = 789,0,0
thread block = 790,0,0
thread block = 791,0,0
thread block = 792,0,0
thread block = 793,0,0
thread block = 794,0,0
thread block = 795,0,0
thread block = 796,0,0
thread block = 797,0,0
thread block = 798,0,0
thread block = 799,0,0
thread block = 800,0,0
thread block = 801,0,0
thread block = 802,0,0
thread block = 803,0,0
thread block = 804,0,0
thread block = 805,0,0
thread block = 806,0,0
thread block = 807,0,0
thread block = 808,0,0
thread block = 809,0,0
thread block = 810,0,0
thread block = 811,0,0
thread block = 812,0,0
thread block = 813,0,0
thread block = 814,0,0
thread block = 815,0,0
thread block = 816,0,0
thread block = 817,0,0
thread block = 818,0,0
thread block = 819,0,0
thread block = 820,0,0
thread block = 821,0,0
thread block = 822,0,0
thread block = 823,0,0
thread block = 824,0,0
thread block = 825,0,0
thread block = 826,0,0
thread block = 827,0,0
thread block = 828,0,0
thread block = 829,0,0
thread block = 830,0,0
thread block = 831,0,0
thread block = 832,0,0
thread block = 833,0,0
thread block = 834,0,0
thread block = 835,0,0
thread block = 836,0,0
thread block = 837,0,0
thread block = 838,0,0
thread block = 839,0,0
thread block = 840,0,0
thread block = 841,0,0
thread block = 842,0,0
thread block = 843,0,0
thread block = 844,0,0
thread block = 845,0,0
thread block = 846,0,0
thread block = 847,0,0
thread block = 848,0,0
thread block = 849,0,0
thread block = 850,0,0
thread block = 851,0,0
thread block = 852,0,0
thread block = 853,0,0
thread block = 854,0,0
thread block = 855,0,0
thread block = 856,0,0
thread block = 857,0,0
thread block = 858,0,0
thread block = 859,0,0
thread block = 860,0,0
thread block = 861,0,0
thread block = 862,0,0
thread block = 863,0,0
thread block = 864,0,0
thread block = 865,0,0
thread block = 866,0,0
thread block = 867,0,0
thread block = 868,0,0
thread block = 869,0,0
thread block = 870,0,0
thread block = 871,0,0
thread block = 872,0,0
thread block = 873,0,0
thread block = 874,0,0
thread block = 875,0,0
thread block = 876,0,0
thread block = 877,0,0
thread block = 878,0,0
thread block = 879,0,0
thread block = 880,0,0
thread block = 881,0,0
thread block = 882,0,0
thread block = 883,0,0
thread block = 884,0,0
thread block = 885,0,0
thread block = 886,0,0
thread block = 887,0,0
thread block = 888,0,0
thread block = 889,0,0
thread block = 890,0,0
thread block = 891,0,0
thread block = 892,0,0
thread block = 893,0,0
thread block = 894,0,0
thread block = 895,0,0
thread block = 896,0,0
thread block = 897,0,0
thread block = 898,0,0
thread block = 899,0,0
thread block = 900,0,0
thread block = 901,0,0
thread block = 902,0,0
thread block = 903,0,0
thread block = 904,0,0
thread block = 905,0,0
thread block = 906,0,0
thread block = 907,0,0
thread block = 908,0,0
thread block = 909,0,0
thread block = 910,0,0
thread block = 911,0,0
thread block = 912,0,0
thread block = 913,0,0
thread block = 914,0,0
thread block = 915,0,0
thread block = 916,0,0
thread block = 917,0,0
thread block = 918,0,0
thread block = 919,0,0
thread block = 920,0,0
thread block = 921,0,0
thread block = 922,0,0
thread block = 923,0,0
thread block = 924,0,0
thread block = 925,0,0
thread block = 926,0,0
thread block = 927,0,0
thread block = 928,0,0
thread block = 929,0,0
thread block = 930,0,0
thread block = 931,0,0
thread block = 932,0,0
thread block = 933,0,0
thread block = 934,0,0
thread block = 935,0,0
thread block = 936,0,0
thread block = 937,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z6euclidPcffPfiii 
kernel_launch_uid = 2 
kernel_stream_id = 0
gpu_sim_cycle = 7799
gpu_sim_insn = 1404831
gpu_ipc =     180.1296
gpu_tot_sim_cycle = 16250
gpu_tot_sim_insn = 2812462
gpu_tot_ipc =     173.0746
gpu_tot_issued_cta = 1876
gpu_occupancy = 38.0209% 
gpu_tot_occupancy = 36.8289% 
max_total_param_size = 0
gpu_stall_dramfull = 5461
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.9450
partiton_level_parallism_total  =       2.8268
partiton_level_parallism_util =      10.2444
partiton_level_parallism_util_total  =       9.2501
L2_BW  =     106.6794 GB/Sec
L2_BW_total  =     102.3991 GB/Sec
gpu_total_sim_rate=401780

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2288, Reservation_fails = 824
	L1D_cache_core[1]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 574
	L1D_cache_core[2]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 732
	L1D_cache_core[3]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 575
	L1D_cache_core[4]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 827
	L1D_cache_core[5]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2197, Reservation_fails = 633
	L1D_cache_core[6]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 653
	L1D_cache_core[7]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 673
	L1D_cache_core[8]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 798
	L1D_cache_core[9]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 644
	L1D_cache_core[10]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 708
	L1D_cache_core[11]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 601
	L1D_cache_core[12]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 957
	L1D_cache_core[13]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 566
	L1D_cache_core[14]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 751
	L1D_cache_core[15]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 677
	L1D_cache_core[16]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 797
	L1D_cache_core[17]: Access = 5749, Miss = 971, Miss_rate = 0.169, Pending_hits = 2186, Reservation_fails = 527
	L1D_cache_core[18]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 552
	L1D_cache_core[19]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 493
	L1D_cache_core[20]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 601
	L1D_cache_core[21]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 485
	L1D_cache_core[22]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 560
	L1D_cache_core[23]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 458
	L1D_cache_core[24]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2285, Reservation_fails = 574
	L1D_cache_core[25]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 543
	L1D_cache_core[26]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 598
	L1D_cache_core[27]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 493
	L1D_cache_core[28]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 615
	L1D_cache_core[29]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 503
	L1D_cache_core[30]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 624
	L1D_cache_core[31]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 467
	L1D_cache_core[32]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 570
	L1D_cache_core[33]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2203, Reservation_fails = 454
	L1D_cache_core[34]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 609
	L1D_cache_core[35]: Access = 5749, Miss = 971, Miss_rate = 0.169, Pending_hits = 2186, Reservation_fails = 494
	L1D_cache_core[36]: Access = 5680, Miss = 1000, Miss_rate = 0.176, Pending_hits = 2240, Reservation_fails = 539
	L1D_cache_core[37]: Access = 5680, Miss = 960, Miss_rate = 0.169, Pending_hits = 2160, Reservation_fails = 459
	L1D_cache_core[38]: Access = 5680, Miss = 1000, Miss_rate = 0.176, Pending_hits = 2231, Reservation_fails = 644
	L1D_cache_core[39]: Access = 5680, Miss = 960, Miss_rate = 0.169, Pending_hits = 2160, Reservation_fails = 476
	L1D_cache_core[40]: Access = 5680, Miss = 1000, Miss_rate = 0.176, Pending_hits = 2240, Reservation_fails = 668
	L1D_cache_core[41]: Access = 5680, Miss = 960, Miss_rate = 0.169, Pending_hits = 2160, Reservation_fails = 533
	L1D_cache_core[42]: Access = 5680, Miss = 1000, Miss_rate = 0.176, Pending_hits = 2240, Reservation_fails = 572
	L1D_cache_core[43]: Access = 5680, Miss = 960, Miss_rate = 0.169, Pending_hits = 2160, Reservation_fails = 475
	L1D_cache_core[44]: Access = 5680, Miss = 1000, Miss_rate = 0.176, Pending_hits = 2240, Reservation_fails = 546
	L1D_cache_core[45]: Access = 5680, Miss = 960, Miss_rate = 0.169, Pending_hits = 2160, Reservation_fails = 459
	L1D_total_cache_accesses = 266246
	L1D_total_cache_misses = 45936
	L1D_total_cache_miss_rate = 0.1725
	L1D_total_cache_pending_hits = 103068
	L1D_total_cache_reservation_fails = 27581
	L1D_cache_data_port_util = 0.429
	L1D_cache_fill_port_util = 0.154
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 117242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 103068
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12892
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 27581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 29294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 103068
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1876
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 262496
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3750

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 23210
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 4371
ctas_completed 1876, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 
distro:
253, 287, 254, 288, 253, 287, 322, 288, 322, 322, 252, 322, 288, 288, 218, 184, 184, 184, 184, 184, 92, 
gpgpu_n_tot_thrd_icount = 7937632
gpgpu_n_tot_w_icount = 248051
gpgpu_n_stall_shd_mem = 69609
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42186
gpgpu_n_mem_write_global = 3750
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 240000
gpgpu_n_store_insn = 30000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 34333
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 34333
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 35276
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:213193	W0_Idle:148814	W0_Scoreboard:497855	W1:26141	W2:21329	W3:11695	W4:4005	W5:1037	W6:295	W7:30	W8:166	W9:2	W10:20	W11:71	W12:281	W13:849	W14:1709	W15:2629	W16:162831	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:66752	WS1:62985	WS2:60607	WS3:57707	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 337488 {8:42186,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 150000 {40:3750,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1687440 {40:42186,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 30000 {8:3750,}
maxmflatency = 1421 
max_icnt2mem_latency = 835 
maxmrqlatency = 122 
max_icnt2sh_latency = 28 
averagemflatency = 598 
avg_icnt2mem_latency = 227 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 2 
mrq_lat_table:12947 	968 	1615 	2120 	2118 	1009 	316 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6387 	14822 	19840 	4887 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	9334 	4611 	12517 	18345 	1129 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	40554 	4179 	955 	248 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	4 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        64        65        41        19        35        33         0         0         0         0         0         0         0         0 
dram[1]:        45        17        42        64        22        14        23        24         0         0         0         0         0         0         0         0 
dram[2]:        46        41        60        74        30        23        20        38         0         0         0         0         0         0         0         0 
dram[3]:        26        22        45        66        22        19        22        33         0         0         0         0         0         0         0         0 
dram[4]:        40        19        58        44        17        16        17        19         0         0         0         0         0         0         0         0 
dram[5]:        22        33        55        40        12        24        20         0         0         0         0         0         0         0         0         0 
dram[6]:        24        46        35        44        27        23        39        34         0         0         0         0         0         0         0         0 
dram[7]:        30        33        43        39        17        25        25        17         0         0         0         0         0         0         0         0 
dram[8]:        28        35        53        53        17        18        43        21         0         0         0         0         0         0         0         0 
dram[9]:        29        34        45        58        27        25        31        61         0         0         0         0         0         0         0         0 
dram[10]:        33        36        71        51        24        12        37        14         0         0         0         0         0         0         0         0 
dram[11]:        53        31        43        68        19        25        58        19         0         0         0         0         0         0         0         0 
dram[12]:        27        35        45        55        20        29        27        38         0         0         0         0         0         0         0         0 
dram[13]:        35        27        45        52        30        20        14        26         0         0         0         0         0         0         0         0 
dram[14]:        26        46        76        67        18        20        53        30         0         0         0         0         0         0         0         0 
dram[15]:        29        50        64        71        30        26        12        41         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5554      5559      5557      5626      5654      6029      6083      5826      5629      5642      5625      5822      5852      5703      5682 
dram[1]:      5554      5558      5577      5557      5628      5644      6093      6108      5839      5876      5652      5654      5689      5739      5679      5706 
dram[2]:      5567      5554      5568      5557      5637      5636      6099      6171      5845      5844      5623      5661      5696      5720      5658      5672 
dram[3]:      5558      5563      5559      5558      5618      5642      6026      6014      5837      5755      5663      5669      5718      5711      5654      5661 
dram[4]:      5553      5554      5557      5558      5656      5648      5986      6046      5722      5661      5629      5663      5696      5756      5659      5678 
dram[5]:      5553      5556      5561      5565      5657      5642      5995      6002      5761      5651      5627      5631      5698      5696      5953      5675 
dram[6]:      5554      5553      5560      5558      5634      5656      6039      6082      5685      5645      5665      5616      5739      5713      5670      5669 
dram[7]:      5553      5578      5557      5568      5650      5643      6027      6025      5777      5703      5615      5645      5705      5722      5685      5663 
dram[8]:      5555      5553      5558      5571      5638      5625      6114      5977      5756      5829      5629      5627      5715      5697      5724      5669 
dram[9]:      5553      5556      5558      5558      5641      5649      5982      6047      5711      5652      5660      5652      5706      5705      5690      5658 
dram[10]:      5553      5554      5559      5561      5625      5682      6107      5967      5636      5968      5670      5656      5722      5901      5688      5698 
dram[11]:      5553      5564      5582      5557      5658      5629      6116      6160      5656      5867      5625      5631      5721      5717      5663      5716 
dram[12]:      5553      5553      5562      5585      5974      5648      6059      6038      5672      5638      5659      5675      5722      5702      5676      5678 
dram[13]:      5553      5553      5557      5558      5639      5648      6088      6020      5700      5689      5680      5663      5723      5706      5684      5712 
dram[14]:      5562      5553      5559      5557      5644      5642      6048      6035      5660      5705      5662      5619      5730      5695      5671      5684 
dram[15]:      5553      5554      5562      5557      5649      5623      6013      6081      5645      5860      5643      5638      5725      5733      5682      5685 
average row accesses per activate:
dram[0]:  5.950000 11.000000 14.300000 30.750000  7.529412  5.304348  8.666667  4.900000 55.000000 58.000000 60.000000 79.000000 60.000000 56.000000 41.000000 47.000000 
dram[1]:  8.437500  5.115385 11.125000 17.000000  4.000000  3.840000  5.866667  3.800000 44.000000 45.000000 55.000000 82.000000 51.000000 42.000000 89.000000 68.000000 
dram[2]:  6.318182  6.550000 15.500000 11.083333  6.421052  5.840000  5.363636  6.333333 59.000000 44.000000 54.000000 69.000000 53.000000 45.000000 56.000000 53.000000 
dram[3]:  6.375000  7.571429  9.500000 11.250000  5.173913  5.680000  8.000000  8.857142 29.000000 53.000000 52.000000 33.000000 68.000000 56.000000 71.000000 84.000000 
dram[4]:  8.000000  6.100000  9.375000 11.800000  3.758621  4.521739  5.285714  9.000000 52.000000 77.000000 57.000000 51.000000 55.000000 41.000000 60.000000 60.000000 
dram[5]:  5.045455  6.611111 23.250000 12.625000  4.840000  5.523809  5.083333 76.000000 36.000000 78.000000 75.000000 64.000000 63.000000 84.000000 49.000000 41.000000 
dram[6]:  6.533333  8.600000 11.166667 16.833334  7.000000  6.052631  8.571428  8.090909 85.000000 49.000000 36.000000 64.000000 49.000000 69.000000 39.000000 69.000000 
dram[7]:  6.500000  6.500000 10.833333  9.000000  4.260870  6.240000  5.461538  6.800000 64.000000 53.000000 74.000000 75.000000 86.000000 64.000000 48.000000 68.000000 
dram[8]:  7.583333  8.071428 13.200000 12.000000  4.733333  4.823529  6.777778  4.846154 72.000000 57.000000 79.000000 45.000000 50.000000 70.000000 44.000000 67.000000 
dram[9]:  7.285714  6.125000 10.625000 10.300000  4.333333  4.956522  7.666667 12.375000 46.000000 54.000000 64.000000 49.000000 74.000000 67.000000 63.000000 61.000000 
dram[10]:  6.611111  5.875000  7.333333  9.000000  6.037037  5.058824 14.600000  4.000000 74.000000 45.000000 34.000000 66.000000 68.000000 31.000000 66.000000 66.000000 
dram[11]: 10.083333  6.937500 23.250000 14.600000  5.333333  6.263158 22.666666  6.363636 82.000000 86.000000 84.000000 67.000000 32.000000 60.000000 52.000000 24.000000 
dram[12]:  6.409091  6.250000 11.875000 13.500000  5.772727  6.736842  6.000000  9.333333 47.000000 39.000000 59.000000 44.000000 59.000000 82.000000 78.000000 65.000000 
dram[13]:  7.166667  5.944445 13.625000 10.500000  5.000000  4.137931  3.800000  8.181818 47.000000 110.000000 46.000000 36.000000 54.000000 57.000000 66.000000 59.000000 
dram[14]:  6.454545  7.333333 15.800000 16.000000  4.739130  3.064516  8.000000  5.882353 100.000000 56.000000 55.000000 41.000000 66.000000 59.000000 57.000000 71.000000 
dram[15]:  6.000000  7.785714 22.666666 16.799999  5.043478  7.210526  3.750000  6.000000 46.000000 38.000000 56.000000 75.000000 54.000000 57.000000 62.000000 36.000000 
average row locality = 21093/2044 = 10.319471
number of bytes read:
dram[0]:      3808      3520      4576      3936      4096      3904      2496      3136      1760      1856      1920      2528      1920      1792      1312      1504 
dram[1]:      4320      4256      2848      4352      4224      3072      2816      2432      1408      1440      1760      2624      1632      1344      2848      2176 
dram[2]:      4448      4192      4960      4256      3904      4672      1888      2432      1888      1408      1728      2208      1696      1440      1792      1696 
dram[3]:      3264      3392      3648      4320      3808      4544      3072      1984       928      1696      1664      1056      2176      1792      2272      2688 
dram[4]:      4096      1952      4800      3776      3488      3328      2368      1440      1664      2464      1824      1632      1760      1312      1920      1920 
dram[5]:      3552      3808      2976      3232      3872      3712      1952      2432      1152      2496      2400      2048      2016      2688      1568      1312 
dram[6]:      3136      5504      2144      3232      4256      3680      1920      2848      2720      1568      1152      2048      1568      2208      1248      2208 
dram[7]:      4160      2912      4160      2880      3136      4992      2272      1088      2048      1696      2368      2400      2752      2048      1536      2176 
dram[8]:      2912      3616      4224      3072      2272      2624      1952      2016      2304      1824      2528      1440      1600      2240      1408      2144 
dram[9]:      3264      4704      2720      3296      3744      3648      2208      3168      1472      1728      2048      1568      2368      2144      2016      1952 
dram[10]:      3808      4512      4224      2880      5216      2752      2336      1152      2368      1440      1088      2112      2176       992      2112      2112 
dram[11]:      3872      3552      2976      4672      3584      3808      2176      2240      2624      2752      2688      2144      1024      1920      1664       768 
dram[12]:      4512      3200      3040      3456      4064      4096      2112      1792      1504      1248      1888      1408      1888      2624      2496      2080 
dram[13]:      4128      3424      3488      3360      3360      3840      1824      2880      1504      3520      1472      1152      1728      1824      2112      1888 
dram[14]:      4544      4224      5056      4096      3488      3040      3328      3200      3200      1792      1760      1312      2112      1888      1824      2272 
dram[15]:      2304      3488      4352      5376      3712      4384      1920      2304      1472      1216      1792      2400      1728      1824      1984      1152 
total bytes read: 674976
Bbank skew: 5504/768 = 7.17
chip skew: 47136/38176 = 1.23
number of bytes accessed:
dram[0]:      3808      3520      4576      3936      4096      3904      2496      3136      1760      1856      1920      2528      1920      1792      1312      1504 
dram[1]:      4320      4256      2848      4352      4224      3072      2816      2432      1408      1440      1760      2624      1632      1344      2848      2176 
dram[2]:      4448      4192      4960      4256      3904      4672      1888      2432      1888      1408      1728      2208      1696      1440      1792      1696 
dram[3]:      3264      3392      3648      4320      3808      4544      3072      1984       928      1696      1664      1056      2176      1792      2272      2688 
dram[4]:      4096      1952      4800      3776      3488      3328      2368      1440      1664      2464      1824      1632      1760      1312      1920      1920 
dram[5]:      3552      3808      2976      3232      3872      3712      1952      2432      1152      2496      2400      2048      2016      2688      1568      1312 
dram[6]:      3136      5504      2144      3232      4256      3680      1920      2848      2720      1568      1152      2048      1568      2208      1248      2208 
dram[7]:      4160      2912      4160      2880      3136      4992      2272      1088      2048      1696      2368      2400      2752      2048      1536      2176 
dram[8]:      2912      3616      4224      3072      2272      2624      1952      2016      2304      1824      2528      1440      1600      2240      1408      2144 
dram[9]:      3264      4704      2720      3296      3744      3648      2208      3168      1472      1728      2048      1568      2368      2144      2016      1952 
dram[10]:      3808      4512      4224      2880      5216      2752      2336      1152      2368      1440      1088      2112      2176       992      2112      2112 
dram[11]:      3872      3552      2976      4672      3584      3808      2176      2240      2624      2752      2688      2144      1024      1920      1664       768 
dram[12]:      4512      3200      3040      3456      4064      4096      2112      1792      1504      1248      1888      1408      1888      2624      2496      2080 
dram[13]:      4128      3424      3488      3360      3360      3840      1824      2880      1504      3520      1472      1152      1728      1824      2112      1888 
dram[14]:      4544      4224      5056      4096      3488      3040      3328      3200      3200      1792      1760      1312      2112      1888      1824      2272 
dram[15]:      2304      3488      4352      5376      3712      4384      1920      2304      1472      1216      1792      2400      1728      1824      1984      1152 
total dram bytes accesed = 674976
bank skew: 5504/768 = 7.17
chip skew: 47136/38176 = 1.23
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         36        35        38        38        42        43        55        55        40        45        31        32        36        36        42        37
dram[1]:         35        38        36        39        44        45        56        54        42        46        33        33        35        37        39        41
dram[2]:         35        35        42        39        45        43        52        59        44        36        32        33        39        35        38        38
dram[3]:         35        36        38        37        42        43        56        57        41        41        31        31        34        34        40        40
dram[4]:         34        33        37        38        41        41        54        56        38        37        31        31        31        35        37        38
dram[5]:         37        36        40        41        42        42        60        58        43        42        31        30        36        35        42        38
dram[6]:         35        35        35        37        41        44        55        52        40        41        31        32        37        34        37        38
dram[7]:         36        39        38        42        42        44        55        67        44        46        31        31        35        35        41        41
dram[8]:         34        33        37        37        40        43        56        60        41        44        31        32        32        35        40        38
dram[9]:         37        35        36        36        43        43        55        58        41        42        30        31        36        36        38        40
dram[10]:         36        37        36        35        41        44        55        65        40        47        32        32        36        38        41        39
dram[11]:         36        35        38        37        44        41        60        53        45        41        32        32        37        35        38        41
dram[12]:         37        33        40        41        46        41        63        59        41        37        31        31        34        36        38        40
dram[13]:         34        34        38        36        44        42        64        54        44        38        31        31        35        34        37        38
dram[14]:         37        36        41        42        46        45        56        56        41        44        32        32        37        37        40        40
dram[15]:         35        38        36        36        42        41        55        56        39        41        31        32        35        36        37        37
maximum mf latency per bank:
dram[0]:       1258      1172      1262      1264      1255      1279      1286      1280      1254      1305       950       842       987      1054      1082      1169
dram[1]:       1212      1313      1292      1307      1376      1357      1315      1308      1246      1325       859       866      1143      1020      1161      1186
dram[2]:       1311      1348      1375      1313      1342      1339      1327      1350      1307      1073       921       971      1241      1029      1234      1101
dram[3]:       1109      1329      1308      1313      1264      1387      1275      1266      1277      1222       818       823      1163      1075      1177      1161
dram[4]:       1113      1077      1160      1227      1196      1191      1240      1149      1155      1158       859       729       883       977      1010      1179
dram[5]:       1172      1269      1201      1229      1263      1251      1262      1200      1184      1204       871       823      1270      1012      1085      1104
dram[6]:       1276      1208      1265      1245      1286      1284      1196      1232      1263      1122       763       888      1074      1262      1000      1083
dram[7]:       1238      1309      1250      1293      1283      1333      1293      1258      1319      1292       851       962      1311      1085      1183      1209
dram[8]:       1096      1074      1191      1157      1153      1165      1151      1146      1086      1132       876       861       932       992      1012       985
dram[9]:       1276      1162      1236      1252      1271      1264      1264      1263      1232      1238       852       926      1315      1317      1088      1203
dram[10]:       1227      1257      1264      1225      1302      1264      1312      1257      1266      1280       988       878      1110      1195      1245      1264
dram[11]:       1221      1131      1250      1278      1290      1265      1218      1316      1210      1252       897       897      1053      1029      1069      1086
dram[12]:       1211      1104      1210      1202      1232      1268      1268      1204      1165      1185       866       861      1031      1101      1082      1112
dram[13]:       1206      1192      1326      1238      1299      1292      1269      1311      1223      1214       807       787      1123      1060      1153      1125
dram[14]:       1397      1348      1400      1356      1361      1396      1388      1401      1354      1421       950      1040      1208      1084      1223      1128
dram[15]:       1148      1190      1216      1173      1193      1174      1136      1271      1150      1086       763       810      1172      1036      1173       961
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71952 n_nop=70358 n_act=121 n_pre=105 n_ref_event=0 n_req=1377 n_rd=1377 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07655
n_activity=8436 dram_eff=0.6529
bk0: 119a 69850i bk1: 110a 70115i bk2: 143a 70303i bk3: 123a 70543i bk4: 128a 69613i bk5: 122a 69385i bk6: 78a 70854i bk7: 98a 69967i bk8: 55a 71175i bk9: 58a 71316i bk10: 60a 71174i bk11: 79a 70916i bk12: 60a 71439i bk13: 56a 71496i bk14: 41a 71801i bk15: 47a 71539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912128
Row_Buffer_Locality_read = 0.912128
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.233149
Bank_Level_Parallism_Col = 2.985889
Bank_Level_Parallism_Ready = 2.110310
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.211323 

BW Util details:
bwutil = 0.076551 
total_CMD = 71952 
util_bw = 5508 
Wasted_Col = 895 
Wasted_Row = 449 
Idle = 65100 

BW Util Bottlenecks: 
RCDc_limit = 846 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 371 
rwq = 0 
CCDLc_limit_alone = 371 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71952 
n_nop = 70358 
Read = 1377 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 121 
n_pre = 105 
n_ref = 0 
n_req = 1377 
total_req = 1377 

Dual Bus Interface Util: 
issued_total_row = 226 
issued_total_col = 1377 
Row_Bus_Util =  0.003141 
CoL_Bus_Util = 0.019138 
Either_Row_CoL_Bus_Util = 0.022154 
Issued_on_Two_Bus_Simul_Util = 0.000125 
issued_two_Eff = 0.005646 
queue_avg = 0.711530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.71153
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71952 n_nop=70302 n_act=159 n_pre=143 n_ref_event=0 n_req=1361 n_rd=1361 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07566
n_activity=8465 dram_eff=0.6431
bk0: 135a 69945i bk1: 133a 69503i bk2: 89a 70892i bk3: 136a 70041i bk4: 132a 69000i bk5: 96a 69418i bk6: 88a 70198i bk7: 76a 70081i bk8: 44a 71432i bk9: 45a 71581i bk10: 55a 71409i bk11: 82a 71024i bk12: 51a 71491i bk13: 42a 71650i bk14: 89a 71378i bk15: 68a 71424i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.883174
Row_Buffer_Locality_read = 0.883174
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.199447
Bank_Level_Parallism_Col = 2.774721
Bank_Level_Parallism_Ready = 1.965868
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.231429 

BW Util details:
bwutil = 0.075662 
total_CMD = 71952 
util_bw = 5444 
Wasted_Col = 1160 
Wasted_Row = 522 
Idle = 64826 

BW Util Bottlenecks: 
RCDc_limit = 1157 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 401 
rwq = 0 
CCDLc_limit_alone = 401 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71952 
n_nop = 70302 
Read = 1361 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 159 
n_pre = 143 
n_ref = 0 
n_req = 1361 
total_req = 1361 

Dual Bus Interface Util: 
issued_total_row = 302 
issued_total_col = 1361 
Row_Bus_Util =  0.004197 
CoL_Bus_Util = 0.018915 
Either_Row_CoL_Bus_Util = 0.022932 
Issued_on_Two_Bus_Simul_Util = 0.000181 
issued_two_Eff = 0.007879 
queue_avg = 0.756518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.756518
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71952 n_nop=70310 n_act=139 n_pre=123 n_ref_event=0 n_req=1394 n_rd=1394 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0775
n_activity=8603 dram_eff=0.6481
bk0: 139a 69547i bk1: 131a 69608i bk2: 155a 69917i bk3: 133a 69826i bk4: 122a 69562i bk5: 146a 68851i bk6: 59a 70630i bk7: 76a 70490i bk8: 59a 71354i bk9: 44a 71533i bk10: 54a 71220i bk11: 69a 71256i bk12: 53a 71278i bk13: 45a 71360i bk14: 56a 71280i bk15: 53a 71400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900287
Row_Buffer_Locality_read = 0.900287
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.427965
Bank_Level_Parallism_Col = 3.132736
Bank_Level_Parallism_Ready = 2.270655
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.283551 

BW Util details:
bwutil = 0.077496 
total_CMD = 71952 
util_bw = 5576 
Wasted_Col = 1034 
Wasted_Row = 499 
Idle = 64843 

BW Util Bottlenecks: 
RCDc_limit = 1036 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 393 
rwq = 0 
CCDLc_limit_alone = 393 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71952 
n_nop = 70310 
Read = 1394 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 139 
n_pre = 123 
n_ref = 0 
n_req = 1394 
total_req = 1394 

Dual Bus Interface Util: 
issued_total_row = 262 
issued_total_col = 1394 
Row_Bus_Util =  0.003641 
CoL_Bus_Util = 0.019374 
Either_Row_CoL_Bus_Util = 0.022821 
Issued_on_Two_Bus_Simul_Util = 0.000195 
issued_two_Eff = 0.008526 
queue_avg = 0.803424 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.803424
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71952 n_nop=70398 n_act=129 n_pre=113 n_ref_event=0 n_req=1322 n_rd=1322 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07349
n_activity=8317 dram_eff=0.6358
bk0: 102a 70313i bk1: 106a 70391i bk2: 114a 70532i bk3: 135a 70341i bk4: 119a 69783i bk5: 142a 69289i bk6: 96a 70421i bk7: 62a 71095i bk8: 29a 71651i bk9: 53a 71551i bk10: 52a 71309i bk11: 33a 71483i bk12: 68a 71372i bk13: 56a 71207i bk14: 71a 71641i bk15: 84a 71204i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902421
Row_Buffer_Locality_read = 0.902421
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.846340
Bank_Level_Parallism_Col = 2.550594
Bank_Level_Parallism_Ready = 1.863535
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.116808 

BW Util details:
bwutil = 0.073493 
total_CMD = 71952 
util_bw = 5288 
Wasted_Col = 1032 
Wasted_Row = 578 
Idle = 65054 

BW Util Bottlenecks: 
RCDc_limit = 1054 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 352 
rwq = 0 
CCDLc_limit_alone = 352 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71952 
n_nop = 70398 
Read = 1322 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 129 
n_pre = 113 
n_ref = 0 
n_req = 1322 
total_req = 1322 

Dual Bus Interface Util: 
issued_total_row = 242 
issued_total_col = 1322 
Row_Bus_Util =  0.003363 
CoL_Bus_Util = 0.018373 
Either_Row_CoL_Bus_Util = 0.021598 
Issued_on_Two_Bus_Simul_Util = 0.000139 
issued_two_Eff = 0.006435 
queue_avg = 0.584904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.584904
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71952 n_nop=70479 n_act=131 n_pre=115 n_ref_event=0 n_req=1242 n_rd=1242 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06905
n_activity=8226 dram_eff=0.6039
bk0: 128a 70182i bk1: 61a 70926i bk2: 150a 69549i bk3: 118a 70542i bk4: 109a 69213i bk5: 104a 69555i bk6: 74a 70280i bk7: 45a 71289i bk8: 52a 71439i bk9: 77a 71074i bk10: 57a 71260i bk11: 51a 71285i bk12: 55a 71347i bk13: 41a 71640i bk14: 60a 71579i bk15: 60a 71398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894525
Row_Buffer_Locality_read = 0.894525
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.193163
Bank_Level_Parallism_Col = 2.880699
Bank_Level_Parallism_Ready = 2.047050
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.212831 

BW Util details:
bwutil = 0.069046 
total_CMD = 71952 
util_bw = 4968 
Wasted_Col = 1005 
Wasted_Row = 546 
Idle = 65433 

BW Util Bottlenecks: 
RCDc_limit = 1024 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 346 
rwq = 0 
CCDLc_limit_alone = 346 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71952 
n_nop = 70479 
Read = 1242 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 131 
n_pre = 115 
n_ref = 0 
n_req = 1242 
total_req = 1242 

Dual Bus Interface Util: 
issued_total_row = 246 
issued_total_col = 1242 
Row_Bus_Util =  0.003419 
CoL_Bus_Util = 0.017262 
Either_Row_CoL_Bus_Util = 0.020472 
Issued_on_Two_Bus_Simul_Util = 0.000208 
issued_two_Eff = 0.010183 
queue_avg = 0.491161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.491161
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71952 n_nop=70450 n_act=119 n_pre=103 n_ref_event=0 n_req=1288 n_rd=1288 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0716
n_activity=8353 dram_eff=0.6168
bk0: 111a 69900i bk1: 119a 69985i bk2: 93a 71021i bk3: 101a 70640i bk4: 121a 69263i bk5: 116a 69725i bk6: 61a 70897i bk7: 76a 71103i bk8: 36a 71583i bk9: 78a 71371i bk10: 75a 71291i bk11: 64a 71352i bk12: 63a 71460i bk13: 84a 71195i bk14: 49a 71793i bk15: 41a 71441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907609
Row_Buffer_Locality_read = 0.907609
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.929721
Bank_Level_Parallism_Col = 2.716950
Bank_Level_Parallism_Ready = 1.965331
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.124955 

BW Util details:
bwutil = 0.071603 
total_CMD = 71952 
util_bw = 5152 
Wasted_Col = 942 
Wasted_Row = 524 
Idle = 65334 

BW Util Bottlenecks: 
RCDc_limit = 904 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 375 
rwq = 0 
CCDLc_limit_alone = 375 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71952 
n_nop = 70450 
Read = 1288 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 119 
n_pre = 103 
n_ref = 0 
n_req = 1288 
total_req = 1288 

Dual Bus Interface Util: 
issued_total_row = 222 
issued_total_col = 1288 
Row_Bus_Util =  0.003085 
CoL_Bus_Util = 0.017901 
Either_Row_CoL_Bus_Util = 0.020875 
Issued_on_Two_Bus_Simul_Util = 0.000111 
issued_two_Eff = 0.005326 
queue_avg = 0.448577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.448577
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71952 n_nop=70461 n_act=111 n_pre=95 n_ref_event=0 n_req=1295 n_rd=1295 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07199
n_activity=8302 dram_eff=0.6239
bk0: 98a 70331i bk1: 172a 69194i bk2: 67a 71054i bk3: 101a 70059i bk4: 133a 69723i bk5: 115a 69863i bk6: 60a 71103i bk7: 89a 70655i bk8: 85a 71263i bk9: 49a 71577i bk10: 36a 71286i bk11: 64a 71167i bk12: 49a 71500i bk13: 69a 71240i bk14: 39a 71828i bk15: 69a 71321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914286
Row_Buffer_Locality_read = 0.914286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.019596
Bank_Level_Parallism_Col = 2.849305
Bank_Level_Parallism_Ready = 2.088190
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.208722 

BW Util details:
bwutil = 0.071992 
total_CMD = 71952 
util_bw = 5180 
Wasted_Col = 985 
Wasted_Row = 513 
Idle = 65274 

BW Util Bottlenecks: 
RCDc_limit = 919 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 399 
rwq = 0 
CCDLc_limit_alone = 399 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71952 
n_nop = 70461 
Read = 1295 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 111 
n_pre = 95 
n_ref = 0 
n_req = 1295 
total_req = 1295 

Dual Bus Interface Util: 
issued_total_row = 206 
issued_total_col = 1295 
Row_Bus_Util =  0.002863 
CoL_Bus_Util = 0.017998 
Either_Row_CoL_Bus_Util = 0.020722 
Issued_on_Two_Bus_Simul_Util = 0.000139 
issued_two_Eff = 0.006707 
queue_avg = 0.726012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.726012
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71952 n_nop=70385 n_act=130 n_pre=114 n_ref_event=0 n_req=1332 n_rd=1332 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07405
n_activity=8187 dram_eff=0.6508
bk0: 130a 69778i bk1: 91a 70512i bk2: 130a 70462i bk3: 90a 70869i bk4: 98a 69878i bk5: 156a 69121i bk6: 71a 70530i bk7: 34a 71314i bk8: 64a 71449i bk9: 53a 71496i bk10: 74a 71340i bk11: 75a 71279i bk12: 86a 71257i bk13: 64a 71386i bk14: 48a 71549i bk15: 68a 71557i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902402
Row_Buffer_Locality_read = 0.902402
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.828610
Bank_Level_Parallism_Col = 2.567308
Bank_Level_Parallism_Ready = 1.861607
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.069196 

BW Util details:
bwutil = 0.074049 
total_CMD = 71952 
util_bw = 5328 
Wasted_Col = 1030 
Wasted_Row = 562 
Idle = 65032 

BW Util Bottlenecks: 
RCDc_limit = 947 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 467 
rwq = 0 
CCDLc_limit_alone = 467 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71952 
n_nop = 70385 
Read = 1332 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 130 
n_pre = 114 
n_ref = 0 
n_req = 1332 
total_req = 1332 

Dual Bus Interface Util: 
issued_total_row = 244 
issued_total_col = 1332 
Row_Bus_Util =  0.003391 
CoL_Bus_Util = 0.018512 
Either_Row_CoL_Bus_Util = 0.021778 
Issued_on_Two_Bus_Simul_Util = 0.000125 
issued_two_Eff = 0.005743 
queue_avg = 0.447882 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.447882
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71952 n_nop=70572 n_act=106 n_pre=90 n_ref_event=0 n_req=1193 n_rd=1193 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06632
n_activity=7379 dram_eff=0.6467
bk0: 91a 70630i bk1: 113a 70300i bk2: 132a 70245i bk3: 96a 70498i bk4: 71a 70255i bk5: 82a 70222i bk6: 61a 70987i bk7: 63a 70590i bk8: 72a 71366i bk9: 57a 71480i bk10: 79a 71178i bk11: 45a 71321i bk12: 50a 71504i bk13: 70a 71221i bk14: 44a 71738i bk15: 67a 71371i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911148
Row_Buffer_Locality_read = 0.911148
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.099005
Bank_Level_Parallism_Col = 2.794703
Bank_Level_Parallism_Ready = 2.033278
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.262324 

BW Util details:
bwutil = 0.066322 
total_CMD = 71952 
util_bw = 4772 
Wasted_Col = 777 
Wasted_Row = 356 
Idle = 66047 

BW Util Bottlenecks: 
RCDc_limit = 784 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 273 
rwq = 0 
CCDLc_limit_alone = 273 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71952 
n_nop = 70572 
Read = 1193 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 106 
n_pre = 90 
n_ref = 0 
n_req = 1193 
total_req = 1193 

Dual Bus Interface Util: 
issued_total_row = 196 
issued_total_col = 1193 
Row_Bus_Util =  0.002724 
CoL_Bus_Util = 0.016580 
Either_Row_CoL_Bus_Util = 0.019179 
Issued_on_Two_Bus_Simul_Util = 0.000125 
issued_two_Eff = 0.006522 
queue_avg = 0.410357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.410357
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71952 n_nop=70409 n_act=131 n_pre=115 n_ref_event=0 n_req=1314 n_rd=1314 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07305
n_activity=8020 dram_eff=0.6554
bk0: 102a 70533i bk1: 147a 69634i bk2: 85a 70959i bk3: 103a 70397i bk4: 117a 69402i bk5: 114a 69725i bk6: 69a 70844i bk7: 99a 70842i bk8: 46a 71566i bk9: 54a 71461i bk10: 64a 71348i bk11: 49a 71311i bk12: 74a 71356i bk13: 67a 71378i bk14: 63a 71421i bk15: 61a 71578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900304
Row_Buffer_Locality_read = 0.900304
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.939880
Bank_Level_Parallism_Col = 2.585734
Bank_Level_Parallism_Ready = 1.803625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.076950 

BW Util details:
bwutil = 0.073049 
total_CMD = 71952 
util_bw = 5256 
Wasted_Col = 965 
Wasted_Row = 492 
Idle = 65239 

BW Util Bottlenecks: 
RCDc_limit = 932 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 391 
rwq = 0 
CCDLc_limit_alone = 391 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71952 
n_nop = 70409 
Read = 1314 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 131 
n_pre = 115 
n_ref = 0 
n_req = 1314 
total_req = 1314 

Dual Bus Interface Util: 
issued_total_row = 246 
issued_total_col = 1314 
Row_Bus_Util =  0.003419 
CoL_Bus_Util = 0.018262 
Either_Row_CoL_Bus_Util = 0.021445 
Issued_on_Two_Bus_Simul_Util = 0.000236 
issued_two_Eff = 0.011017 
queue_avg = 0.554383 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.554383
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71952 n_nop=70414 n_act=136 n_pre=120 n_ref_event=0 n_req=1290 n_rd=1290 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07171
n_activity=8314 dram_eff=0.6206
bk0: 119a 69997i bk1: 141a 69607i bk2: 132a 69460i bk3: 90a 70073i bk4: 163a 68410i bk5: 86a 70121i bk6: 73a 71011i bk7: 36a 71140i bk8: 74a 71109i bk9: 45a 71442i bk10: 34a 71551i bk11: 66a 71238i bk12: 68a 71430i bk13: 31a 71782i bk14: 66a 71473i bk15: 66a 71561i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894574
Row_Buffer_Locality_read = 0.894574
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.159597
Bank_Level_Parallism_Col = 2.961686
Bank_Level_Parallism_Ready = 2.118279
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.205678 

BW Util details:
bwutil = 0.071714 
total_CMD = 71952 
util_bw = 5160 
Wasted_Col = 1073 
Wasted_Row = 697 
Idle = 65022 

BW Util Bottlenecks: 
RCDc_limit = 1066 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 315 
rwq = 0 
CCDLc_limit_alone = 315 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71952 
n_nop = 70414 
Read = 1290 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 136 
n_pre = 120 
n_ref = 0 
n_req = 1290 
total_req = 1290 

Dual Bus Interface Util: 
issued_total_row = 256 
issued_total_col = 1290 
Row_Bus_Util =  0.003558 
CoL_Bus_Util = 0.017929 
Either_Row_CoL_Bus_Util = 0.021375 
Issued_on_Two_Bus_Simul_Util = 0.000111 
issued_two_Eff = 0.005202 
queue_avg = 0.803841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.803841
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71952 n_nop=70437 n_act=104 n_pre=88 n_ref_event=0 n_req=1327 n_rd=1327 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07377
n_activity=8005 dram_eff=0.6631
bk0: 121a 70595i bk1: 111a 70057i bk2: 93a 70923i bk3: 146a 70058i bk4: 112a 69424i bk5: 119a 69454i bk6: 68a 71253i bk7: 70a 70612i bk8: 82a 71245i bk9: 86a 71106i bk10: 84a 71035i bk11: 67a 71086i bk12: 32a 71577i bk13: 60a 70991i bk14: 52a 71407i bk15: 24a 71788i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921628
Row_Buffer_Locality_read = 0.921628
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.123663
Bank_Level_Parallism_Col = 2.945739
Bank_Level_Parallism_Ready = 2.180315
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.180696 

BW Util details:
bwutil = 0.073771 
total_CMD = 71952 
util_bw = 5308 
Wasted_Col = 872 
Wasted_Row = 478 
Idle = 65294 

BW Util Bottlenecks: 
RCDc_limit = 805 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 374 
rwq = 0 
CCDLc_limit_alone = 374 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71952 
n_nop = 70437 
Read = 1327 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 104 
n_pre = 88 
n_ref = 0 
n_req = 1327 
total_req = 1327 

Dual Bus Interface Util: 
issued_total_row = 192 
issued_total_col = 1327 
Row_Bus_Util =  0.002668 
CoL_Bus_Util = 0.018443 
Either_Row_CoL_Bus_Util = 0.021056 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.002640 
queue_avg = 0.792014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.792014
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71952 n_nop=70452 n_act=120 n_pre=104 n_ref_event=0 n_req=1294 n_rd=1294 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07194
n_activity=8153 dram_eff=0.6349
bk0: 141a 69680i bk1: 100a 70282i bk2: 95a 70883i bk3: 108a 70714i bk4: 127a 69579i bk5: 128a 69705i bk6: 66a 70771i bk7: 56a 71107i bk8: 47a 71535i bk9: 39a 71552i bk10: 59a 71366i bk11: 44a 71437i bk12: 59a 71431i bk13: 82a 71334i bk14: 78a 71170i bk15: 65a 71336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907264
Row_Buffer_Locality_read = 0.907264
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.837726
Bank_Level_Parallism_Col = 2.622238
Bank_Level_Parallism_Ready = 1.962250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.108752 

BW Util details:
bwutil = 0.071937 
total_CMD = 71952 
util_bw = 5176 
Wasted_Col = 1065 
Wasted_Row = 560 
Idle = 65151 

BW Util Bottlenecks: 
RCDc_limit = 1008 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 407 
rwq = 0 
CCDLc_limit_alone = 407 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71952 
n_nop = 70452 
Read = 1294 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 120 
n_pre = 104 
n_ref = 0 
n_req = 1294 
total_req = 1294 

Dual Bus Interface Util: 
issued_total_row = 224 
issued_total_col = 1294 
Row_Bus_Util =  0.003113 
CoL_Bus_Util = 0.017984 
Either_Row_CoL_Bus_Util = 0.020847 
Issued_on_Two_Bus_Simul_Util = 0.000250 
issued_two_Eff = 0.012000 
queue_avg = 0.495566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.495566
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71952 n_nop=70413 n_act=138 n_pre=122 n_ref_event=0 n_req=1297 n_rd=1297 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0721
n_activity=8552 dram_eff=0.6066
bk0: 129a 70156i bk1: 107a 70002i bk2: 109a 70728i bk3: 105a 70612i bk4: 105a 69687i bk5: 120a 69019i bk6: 57a 70535i bk7: 90a 70440i bk8: 47a 71556i bk9: 110a 71105i bk10: 46a 71554i bk11: 36a 71551i bk12: 54a 71498i bk13: 57a 71309i bk14: 66a 71409i bk15: 59a 71590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893601
Row_Buffer_Locality_read = 0.893601
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.993312
Bank_Level_Parallism_Col = 2.693913
Bank_Level_Parallism_Ready = 1.956588
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.165718 

BW Util details:
bwutil = 0.072104 
total_CMD = 71952 
util_bw = 5188 
Wasted_Col = 1105 
Wasted_Row = 607 
Idle = 65052 

BW Util Bottlenecks: 
RCDc_limit = 1071 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 362 
rwq = 0 
CCDLc_limit_alone = 362 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71952 
n_nop = 70413 
Read = 1297 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 138 
n_pre = 122 
n_ref = 0 
n_req = 1297 
total_req = 1297 

Dual Bus Interface Util: 
issued_total_row = 260 
issued_total_col = 1297 
Row_Bus_Util =  0.003614 
CoL_Bus_Util = 0.018026 
Either_Row_CoL_Bus_Util = 0.021389 
Issued_on_Two_Bus_Simul_Util = 0.000250 
issued_two_Eff = 0.011696 
queue_avg = 0.434929 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.434929
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71952 n_nop=70207 n_act=150 n_pre=134 n_ref_event=0 n_req=1473 n_rd=1473 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08189
n_activity=8988 dram_eff=0.6555
bk0: 142a 69324i bk1: 132a 69920i bk2: 158a 70268i bk3: 128a 70666i bk4: 109a 69694i bk5: 95a 69212i bk6: 104a 70492i bk7: 100a 70298i bk8: 100a 71108i bk9: 56a 71508i bk10: 55a 71400i bk11: 41a 71490i bk12: 66a 71501i bk13: 59a 71409i bk14: 57a 71310i bk15: 71a 71393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898167
Row_Buffer_Locality_read = 0.898167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.997498
Bank_Level_Parallism_Col = 2.616982
Bank_Level_Parallism_Ready = 1.898794
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.116290 

BW Util details:
bwutil = 0.081888 
total_CMD = 71952 
util_bw = 5892 
Wasted_Col = 1122 
Wasted_Row = 515 
Idle = 64423 

BW Util Bottlenecks: 
RCDc_limit = 1110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 389 
rwq = 0 
CCDLc_limit_alone = 389 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71952 
n_nop = 70207 
Read = 1473 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 150 
n_pre = 134 
n_ref = 0 
n_req = 1473 
total_req = 1473 

Dual Bus Interface Util: 
issued_total_row = 284 
issued_total_col = 1473 
Row_Bus_Util =  0.003947 
CoL_Bus_Util = 0.020472 
Either_Row_CoL_Bus_Util = 0.024252 
Issued_on_Two_Bus_Simul_Util = 0.000167 
issued_two_Eff = 0.006877 
queue_avg = 0.496762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.496762
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71952 n_nop=70448 n_act=120 n_pre=104 n_ref_event=0 n_req=1294 n_rd=1294 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07194
n_activity=8250 dram_eff=0.6274
bk0: 72a 70891i bk1: 109a 70362i bk2: 136a 70869i bk3: 168a 69955i bk4: 116a 69562i bk5: 137a 69585i bk6: 60a 70600i bk7: 72a 70659i bk8: 46a 71443i bk9: 38a 71687i bk10: 56a 71376i bk11: 75a 71159i bk12: 54a 71483i bk13: 57a 71379i bk14: 62a 71331i bk15: 36a 71438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907264
Row_Buffer_Locality_read = 0.907264
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.822764
Bank_Level_Parallism_Col = 2.677819
Bank_Level_Parallism_Ready = 1.946360
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.109252 

BW Util details:
bwutil = 0.071937 
total_CMD = 71952 
util_bw = 5176 
Wasted_Col = 1080 
Wasted_Row = 653 
Idle = 65043 

BW Util Bottlenecks: 
RCDc_limit = 1049 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71952 
n_nop = 70448 
Read = 1294 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 120 
n_pre = 104 
n_ref = 0 
n_req = 1294 
total_req = 1294 

Dual Bus Interface Util: 
issued_total_row = 224 
issued_total_col = 1294 
Row_Bus_Util =  0.003113 
CoL_Bus_Util = 0.017984 
Either_Row_CoL_Bus_Util = 0.020903 
Issued_on_Two_Bus_Simul_Util = 0.000195 
issued_two_Eff = 0.009309 
queue_avg = 0.531660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.53166

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1544, Miss = 772, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 358
L2_cache_bank[1]: Access = 1442, Miss = 721, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1478, Miss = 739, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 38
L2_cache_bank[3]: Access = 1460, Miss = 730, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 362
L2_cache_bank[4]: Access = 1472, Miss = 736, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 38
L2_cache_bank[5]: Access = 1540, Miss = 770, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 391
L2_cache_bank[6]: Access = 1524, Miss = 762, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 323
L2_cache_bank[7]: Access = 1352, Miss = 676, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1300, Miss = 650, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1352, Miss = 676, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 172
L2_cache_bank[10]: Access = 1556, Miss = 778, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 298
L2_cache_bank[11]: Access = 1324, Miss = 662, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1300, Miss = 650, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1474, Miss = 737, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 342
L2_cache_bank[14]: Access = 1516, Miss = 758, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 55
L2_cache_bank[15]: Access = 1396, Miss = 698, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 284
L2_cache_bank[16]: Access = 1218, Miss = 609, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1424, Miss = 712, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 215
L2_cache_bank[18]: Access = 1472, Miss = 736, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 311
L2_cache_bank[19]: Access = 1404, Miss = 702, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 88
L2_cache_bank[20]: Access = 1374, Miss = 687, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 256
L2_cache_bank[21]: Access = 1422, Miss = 711, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 51
L2_cache_bank[22]: Access = 1478, Miss = 739, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 413
L2_cache_bank[23]: Access = 1416, Miss = 708, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1476, Miss = 738, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 322
L2_cache_bank[25]: Access = 1374, Miss = 687, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1444, Miss = 722, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1430, Miss = 715, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 189
L2_cache_bank[28]: Access = 1568, Miss = 784, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 322
L2_cache_bank[29]: Access = 1602, Miss = 801, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1352, Miss = 676, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 204
L2_cache_bank[31]: Access = 1452, Miss = 726, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 45936
L2_total_cache_misses = 22968
L2_total_cache_miss_rate = 0.5000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 5032
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21093
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5743
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5032
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15350
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1875
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 469
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1406
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42186
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3750
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5032
L2_cache_data_port_util = 0.044
L2_cache_fill_port_util = 0.041

icnt_total_pkts_mem_to_simt=45936
icnt_total_pkts_simt_to_mem=45936
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 45936
Req_Network_cycles = 16250
Req_Network_injected_packets_per_cycle =       2.8268 
Req_Network_conflicts_per_cycle =       2.7007
Req_Network_conflicts_per_cycle_util =       8.9474
Req_Bank_Level_Parallism =       9.3651
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      10.0451
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.6606

Reply_Network_injected_packets_num = 45936
Reply_Network_cycles = 16250
Reply_Network_injected_packets_per_cycle =        2.8268
Reply_Network_conflicts_per_cycle =        0.3128
Reply_Network_conflicts_per_cycle_util =       1.0654
Reply_Bank_Level_Parallism =       9.6282
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0537
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0615
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 401780 (inst/sec)
gpgpu_simulation_rate = 2321 (cycle/sec)
gpgpu_silicon_slowdown = 487720x
launching memcpy command : MemcpyHtoD,0x00007f4f76e00000,735000
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernel-3-ctx_0x557ab27d5ef0.traceg.xz
-kernel name = _Z6euclidPcffPfiii
-kernel id = 3
-grid dim = (938,1,1)
-block dim = (16,1,1)
-shmem = 0
-nregs = 20
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f4f95000000
-local mem base_addr = 0x00007f4f93000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernel-3-ctx_0x557ab27d5ef0.traceg.xz
launching kernel name: _Z6euclidPcffPfiii uid: 3 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
thread block = 256,0,0
thread block = 257,0,0
thread block = 258,0,0
thread block = 259,0,0
thread block = 260,0,0
thread block = 261,0,0
thread block = 262,0,0
thread block = 263,0,0
thread block = 264,0,0
thread block = 265,0,0
thread block = 266,0,0
thread block = 267,0,0
thread block = 268,0,0
thread block = 269,0,0
thread block = 270,0,0
thread block = 271,0,0
thread block = 272,0,0
thread block = 273,0,0
thread block = 274,0,0
thread block = 275,0,0
thread block = 276,0,0
thread block = 277,0,0
thread block = 278,0,0
thread block = 279,0,0
thread block = 280,0,0
thread block = 281,0,0
thread block = 282,0,0
thread block = 283,0,0
thread block = 284,0,0
thread block = 285,0,0
thread block = 286,0,0
thread block = 287,0,0
thread block = 288,0,0
thread block = 289,0,0
thread block = 290,0,0
thread block = 291,0,0
thread block = 292,0,0
thread block = 293,0,0
thread block = 294,0,0
thread block = 295,0,0
thread block = 296,0,0
thread block = 297,0,0
thread block = 298,0,0
thread block = 299,0,0
thread block = 300,0,0
thread block = 301,0,0
thread block = 302,0,0
thread block = 303,0,0
thread block = 304,0,0
thread block = 305,0,0
thread block = 306,0,0
thread block = 307,0,0
thread block = 308,0,0
thread block = 309,0,0
thread block = 310,0,0
thread block = 311,0,0
thread block = 312,0,0
thread block = 313,0,0
thread block = 314,0,0
thread block = 315,0,0
thread block = 316,0,0
thread block = 317,0,0
thread block = 318,0,0
thread block = 319,0,0
thread block = 320,0,0
thread block = 321,0,0
thread block = 322,0,0
thread block = 323,0,0
thread block = 324,0,0
thread block = 325,0,0
thread block = 326,0,0
thread block = 327,0,0
thread block = 328,0,0
thread block = 329,0,0
thread block = 330,0,0
thread block = 331,0,0
thread block = 332,0,0
thread block = 333,0,0
thread block = 334,0,0
thread block = 335,0,0
thread block = 336,0,0
thread block = 337,0,0
thread block = 338,0,0
thread block = 339,0,0
thread block = 340,0,0
thread block = 341,0,0
thread block = 342,0,0
thread block = 343,0,0
thread block = 344,0,0
thread block = 345,0,0
thread block = 346,0,0
thread block = 347,0,0
thread block = 348,0,0
thread block = 349,0,0
thread block = 350,0,0
thread block = 351,0,0
thread block = 352,0,0
thread block = 353,0,0
thread block = 354,0,0
thread block = 355,0,0
thread block = 356,0,0
thread block = 357,0,0
thread block = 358,0,0
thread block = 359,0,0
thread block = 360,0,0
thread block = 361,0,0
thread block = 362,0,0
thread block = 363,0,0
thread block = 364,0,0
thread block = 365,0,0
thread block = 366,0,0
thread block = 367,0,0
thread block = 368,0,0
thread block = 369,0,0
thread block = 370,0,0
thread block = 371,0,0
thread block = 372,0,0
thread block = 373,0,0
thread block = 374,0,0
thread block = 375,0,0
thread block = 376,0,0
thread block = 377,0,0
thread block = 378,0,0
thread block = 379,0,0
thread block = 380,0,0
thread block = 381,0,0
thread block = 382,0,0
thread block = 383,0,0
thread block = 384,0,0
thread block = 385,0,0
thread block = 386,0,0
thread block = 387,0,0
thread block = 388,0,0
thread block = 389,0,0
thread block = 390,0,0
thread block = 391,0,0
thread block = 392,0,0
thread block = 393,0,0
thread block = 394,0,0
thread block = 395,0,0
thread block = 396,0,0
thread block = 397,0,0
thread block = 398,0,0
thread block = 399,0,0
thread block = 400,0,0
thread block = 401,0,0
thread block = 402,0,0
thread block = 403,0,0
thread block = 404,0,0
thread block = 405,0,0
thread block = 406,0,0
thread block = 407,0,0
thread block = 408,0,0
thread block = 409,0,0
thread block = 410,0,0
thread block = 411,0,0
thread block = 412,0,0
thread block = 413,0,0
thread block = 414,0,0
thread block = 415,0,0
thread block = 416,0,0
thread block = 417,0,0
thread block = 418,0,0
thread block = 419,0,0
thread block = 420,0,0
thread block = 421,0,0
thread block = 422,0,0
thread block = 423,0,0
thread block = 424,0,0
thread block = 425,0,0
thread block = 426,0,0
thread block = 427,0,0
thread block = 428,0,0
thread block = 429,0,0
thread block = 430,0,0
thread block = 431,0,0
thread block = 432,0,0
thread block = 433,0,0
thread block = 434,0,0
thread block = 435,0,0
thread block = 436,0,0
thread block = 437,0,0
thread block = 438,0,0
thread block = 439,0,0
thread block = 440,0,0
thread block = 441,0,0
thread block = 442,0,0
thread block = 443,0,0
thread block = 444,0,0
thread block = 445,0,0
thread block = 446,0,0
thread block = 447,0,0
thread block = 448,0,0
thread block = 449,0,0
thread block = 450,0,0
thread block = 451,0,0
thread block = 452,0,0
thread block = 453,0,0
thread block = 454,0,0
thread block = 455,0,0
thread block = 456,0,0
thread block = 457,0,0
thread block = 458,0,0
thread block = 459,0,0
thread block = 460,0,0
thread block = 461,0,0
thread block = 462,0,0
thread block = 463,0,0
thread block = 464,0,0
thread block = 465,0,0
thread block = 466,0,0
thread block = 467,0,0
thread block = 468,0,0
thread block = 469,0,0
thread block = 470,0,0
thread block = 471,0,0
thread block = 472,0,0
thread block = 473,0,0
thread block = 474,0,0
thread block = 475,0,0
thread block = 476,0,0
thread block = 477,0,0
thread block = 478,0,0
thread block = 479,0,0
thread block = 480,0,0
thread block = 481,0,0
thread block = 482,0,0
thread block = 483,0,0
thread block = 484,0,0
thread block = 485,0,0
thread block = 486,0,0
thread block = 487,0,0
thread block = 488,0,0
thread block = 489,0,0
thread block = 490,0,0
thread block = 491,0,0
thread block = 492,0,0
thread block = 493,0,0
thread block = 494,0,0
thread block = 495,0,0
thread block = 496,0,0
thread block = 497,0,0
thread block = 498,0,0
thread block = 499,0,0
thread block = 500,0,0
thread block = 501,0,0
thread block = 502,0,0
thread block = 503,0,0
thread block = 504,0,0
thread block = 505,0,0
thread block = 506,0,0
thread block = 507,0,0
thread block = 508,0,0
thread block = 509,0,0
thread block = 510,0,0
thread block = 511,0,0
thread block = 512,0,0
thread block = 513,0,0
thread block = 514,0,0
thread block = 515,0,0
thread block = 516,0,0
thread block = 517,0,0
thread block = 518,0,0
thread block = 519,0,0
thread block = 520,0,0
thread block = 521,0,0
thread block = 522,0,0
thread block = 523,0,0
thread block = 524,0,0
thread block = 525,0,0
thread block = 526,0,0
thread block = 527,0,0
thread block = 528,0,0
thread block = 529,0,0
thread block = 530,0,0
thread block = 531,0,0
thread block = 532,0,0
thread block = 533,0,0
thread block = 534,0,0
thread block = 535,0,0
thread block = 536,0,0
thread block = 537,0,0
thread block = 538,0,0
thread block = 539,0,0
thread block = 540,0,0
thread block = 541,0,0
thread block = 542,0,0
thread block = 543,0,0
thread block = 544,0,0
thread block = 545,0,0
thread block = 546,0,0
thread block = 547,0,0
thread block = 548,0,0
thread block = 549,0,0
thread block = 550,0,0
thread block = 551,0,0
thread block = 552,0,0
thread block = 553,0,0
thread block = 554,0,0
thread block = 555,0,0
thread block = 556,0,0
thread block = 557,0,0
thread block = 558,0,0
thread block = 559,0,0
thread block = 560,0,0
thread block = 561,0,0
thread block = 562,0,0
thread block = 563,0,0
thread block = 564,0,0
thread block = 565,0,0
thread block = 566,0,0
thread block = 567,0,0
thread block = 568,0,0
thread block = 569,0,0
thread block = 570,0,0
thread block = 571,0,0
thread block = 572,0,0
thread block = 573,0,0
thread block = 574,0,0
thread block = 575,0,0
thread block = 576,0,0
thread block = 577,0,0
thread block = 578,0,0
thread block = 579,0,0
thread block = 580,0,0
thread block = 581,0,0
thread block = 582,0,0
thread block = 583,0,0
thread block = 584,0,0
thread block = 585,0,0
thread block = 586,0,0
thread block = 587,0,0
thread block = 588,0,0
thread block = 589,0,0
thread block = 590,0,0
thread block = 591,0,0
thread block = 592,0,0
thread block = 593,0,0
thread block = 594,0,0
thread block = 595,0,0
thread block = 596,0,0
thread block = 597,0,0
thread block = 598,0,0
thread block = 599,0,0
thread block = 600,0,0
thread block = 601,0,0
thread block = 602,0,0
thread block = 603,0,0
thread block = 604,0,0
thread block = 605,0,0
thread block = 606,0,0
thread block = 607,0,0
thread block = 608,0,0
thread block = 609,0,0
thread block = 610,0,0
thread block = 611,0,0
thread block = 612,0,0
thread block = 613,0,0
thread block = 614,0,0
thread block = 615,0,0
thread block = 616,0,0
thread block = 617,0,0
thread block = 618,0,0
thread block = 619,0,0
thread block = 620,0,0
thread block = 621,0,0
thread block = 622,0,0
thread block = 623,0,0
thread block = 624,0,0
thread block = 625,0,0
thread block = 626,0,0
thread block = 627,0,0
thread block = 628,0,0
thread block = 629,0,0
thread block = 630,0,0
thread block = 631,0,0
thread block = 632,0,0
thread block = 633,0,0
thread block = 634,0,0
thread block = 635,0,0
thread block = 636,0,0
thread block = 637,0,0
thread block = 638,0,0
thread block = 639,0,0
thread block = 640,0,0
thread block = 641,0,0
thread block = 642,0,0
thread block = 643,0,0
thread block = 644,0,0
thread block = 645,0,0
thread block = 646,0,0
thread block = 647,0,0
thread block = 648,0,0
thread block = 649,0,0
thread block = 650,0,0
thread block = 651,0,0
thread block = 652,0,0
thread block = 653,0,0
thread block = 654,0,0
thread block = 655,0,0
thread block = 656,0,0
thread block = 657,0,0
thread block = 658,0,0
thread block = 659,0,0
thread block = 660,0,0
thread block = 661,0,0
thread block = 662,0,0
thread block = 663,0,0
thread block = 664,0,0
thread block = 665,0,0
thread block = 666,0,0
thread block = 667,0,0
thread block = 668,0,0
thread block = 669,0,0
thread block = 670,0,0
thread block = 671,0,0
thread block = 672,0,0
thread block = 673,0,0
thread block = 674,0,0
thread block = 675,0,0
thread block = 676,0,0
thread block = 677,0,0
thread block = 678,0,0
thread block = 679,0,0
thread block = 680,0,0
thread block = 681,0,0
thread block = 682,0,0
thread block = 683,0,0
thread block = 684,0,0
thread block = 685,0,0
thread block = 686,0,0
thread block = 687,0,0
thread block = 688,0,0
thread block = 689,0,0
thread block = 690,0,0
thread block = 691,0,0
thread block = 692,0,0
thread block = 693,0,0
thread block = 694,0,0
thread block = 695,0,0
thread block = 696,0,0
thread block = 697,0,0
thread block = 698,0,0
thread block = 699,0,0
thread block = 700,0,0
thread block = 701,0,0
thread block = 702,0,0
thread block = 703,0,0
thread block = 704,0,0
thread block = 705,0,0
thread block = 706,0,0
thread block = 707,0,0
thread block = 708,0,0
thread block = 709,0,0
thread block = 710,0,0
thread block = 711,0,0
thread block = 712,0,0
thread block = 713,0,0
thread block = 714,0,0
thread block = 715,0,0
thread block = 716,0,0
thread block = 717,0,0
thread block = 718,0,0
thread block = 719,0,0
thread block = 720,0,0
thread block = 721,0,0
thread block = 722,0,0
thread block = 723,0,0
thread block = 724,0,0
thread block = 725,0,0
thread block = 726,0,0
thread block = 727,0,0
thread block = 728,0,0
thread block = 729,0,0
thread block = 730,0,0
thread block = 731,0,0
thread block = 732,0,0
thread block = 733,0,0
thread block = 734,0,0
thread block = 735,0,0
thread block = 736,0,0
thread block = 737,0,0
thread block = 738,0,0
thread block = 739,0,0
thread block = 740,0,0
thread block = 741,0,0
thread block = 742,0,0
thread block = 743,0,0
thread block = 744,0,0
thread block = 745,0,0
thread block = 746,0,0
thread block = 747,0,0
thread block = 748,0,0
thread block = 749,0,0
thread block = 750,0,0
thread block = 751,0,0
thread block = 752,0,0
thread block = 753,0,0
thread block = 754,0,0
thread block = 755,0,0
thread block = 756,0,0
thread block = 757,0,0
thread block = 758,0,0
thread block = 759,0,0
thread block = 760,0,0
thread block = 761,0,0
thread block = 762,0,0
thread block = 763,0,0
thread block = 764,0,0
thread block = 765,0,0
thread block = 766,0,0
thread block = 767,0,0
thread block = 768,0,0
thread block = 769,0,0
thread block = 770,0,0
thread block = 771,0,0
thread block = 772,0,0
thread block = 773,0,0
thread block = 774,0,0
thread block = 775,0,0
thread block = 776,0,0
thread block = 777,0,0
thread block = 778,0,0
thread block = 779,0,0
thread block = 780,0,0
thread block = 781,0,0
thread block = 782,0,0
thread block = 783,0,0
thread block = 784,0,0
thread block = 785,0,0
thread block = 786,0,0
thread block = 787,0,0
thread block = 788,0,0
thread block = 789,0,0
thread block = 790,0,0
thread block = 791,0,0
thread block = 792,0,0
thread block = 793,0,0
thread block = 794,0,0
thread block = 795,0,0
thread block = 796,0,0
thread block = 797,0,0
thread block = 798,0,0
thread block = 799,0,0
thread block = 800,0,0
thread block = 801,0,0
thread block = 802,0,0
thread block = 803,0,0
thread block = 804,0,0
thread block = 805,0,0
thread block = 806,0,0
thread block = 807,0,0
thread block = 808,0,0
thread block = 809,0,0
thread block = 810,0,0
thread block = 811,0,0
thread block = 812,0,0
thread block = 813,0,0
thread block = 814,0,0
thread block = 815,0,0
thread block = 816,0,0
thread block = 817,0,0
thread block = 818,0,0
thread block = 819,0,0
thread block = 820,0,0
thread block = 821,0,0
thread block = 822,0,0
thread block = 823,0,0
thread block = 824,0,0
thread block = 825,0,0
thread block = 826,0,0
thread block = 827,0,0
thread block = 828,0,0
thread block = 829,0,0
thread block = 830,0,0
thread block = 831,0,0
thread block = 832,0,0
thread block = 833,0,0
thread block = 834,0,0
thread block = 835,0,0
thread block = 836,0,0
thread block = 837,0,0
thread block = 838,0,0
thread block = 839,0,0
thread block = 840,0,0
thread block = 841,0,0
thread block = 842,0,0
thread block = 843,0,0
thread block = 844,0,0
thread block = 845,0,0
thread block = 846,0,0
thread block = 847,0,0
thread block = 848,0,0
thread block = 849,0,0
thread block = 850,0,0
thread block = 851,0,0
thread block = 852,0,0
thread block = 853,0,0
thread block = 854,0,0
thread block = 855,0,0
thread block = 856,0,0
thread block = 857,0,0
thread block = 858,0,0
thread block = 859,0,0
thread block = 860,0,0
thread block = 861,0,0
thread block = 862,0,0
thread block = 863,0,0
thread block = 864,0,0
thread block = 865,0,0
thread block = 866,0,0
thread block = 867,0,0
thread block = 868,0,0
thread block = 869,0,0
thread block = 870,0,0
thread block = 871,0,0
thread block = 872,0,0
thread block = 873,0,0
thread block = 874,0,0
thread block = 875,0,0
thread block = 876,0,0
thread block = 877,0,0
thread block = 878,0,0
thread block = 879,0,0
thread block = 880,0,0
thread block = 881,0,0
thread block = 882,0,0
thread block = 883,0,0
thread block = 884,0,0
thread block = 885,0,0
thread block = 886,0,0
thread block = 887,0,0
thread block = 888,0,0
thread block = 889,0,0
thread block = 890,0,0
thread block = 891,0,0
thread block = 892,0,0
thread block = 893,0,0
thread block = 894,0,0
thread block = 895,0,0
thread block = 896,0,0
thread block = 897,0,0
thread block = 898,0,0
thread block = 899,0,0
thread block = 900,0,0
thread block = 901,0,0
thread block = 902,0,0
thread block = 903,0,0
thread block = 904,0,0
thread block = 905,0,0
thread block = 906,0,0
thread block = 907,0,0
thread block = 908,0,0
thread block = 909,0,0
thread block = 910,0,0
thread block = 911,0,0
thread block = 912,0,0
thread block = 913,0,0
thread block = 914,0,0
thread block = 915,0,0
thread block = 916,0,0
thread block = 917,0,0
thread block = 918,0,0
thread block = 919,0,0
thread block = 920,0,0
thread block = 921,0,0
thread block = 922,0,0
thread block = 923,0,0
thread block = 924,0,0
thread block = 925,0,0
thread block = 926,0,0
thread block = 927,0,0
thread block = 928,0,0
thread block = 929,0,0
thread block = 930,0,0
thread block = 931,0,0
thread block = 932,0,0
thread block = 933,0,0
thread block = 934,0,0
thread block = 935,0,0
thread block = 936,0,0
thread block = 937,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z6euclidPcffPfiii 
kernel_launch_uid = 3 
kernel_stream_id = 0
gpu_sim_cycle = 7869
gpu_sim_insn = 1405285
gpu_ipc =     178.5850
gpu_tot_sim_cycle = 24119
gpu_tot_sim_insn = 4217747
gpu_tot_ipc =     174.8724
gpu_tot_issued_cta = 2814
gpu_occupancy = 38.2756% 
gpu_tot_occupancy = 37.2776% 
max_total_param_size = 0
gpu_stall_dramfull = 5461
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.9188
partiton_level_parallism_total  =       2.8568
partiton_level_parallism_util =      10.3042
partiton_level_parallism_util_total  =       9.5767
L2_BW  =     105.7304 GB/Sec
L2_BW_total  =     103.4860 GB/Sec
gpu_total_sim_rate=421774

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8804, Miss = 1550, Miss_rate = 0.176, Pending_hits = 3464, Reservation_fails = 1117
	L1D_cache_core[1]: Access = 8804, Miss = 1488, Miss_rate = 0.169, Pending_hits = 3348, Reservation_fails = 798
	L1D_cache_core[2]: Access = 8804, Miss = 1550, Miss_rate = 0.176, Pending_hits = 3455, Reservation_fails = 1085
	L1D_cache_core[3]: Access = 8804, Miss = 1488, Miss_rate = 0.169, Pending_hits = 3348, Reservation_fails = 815
	L1D_cache_core[4]: Access = 8804, Miss = 1550, Miss_rate = 0.176, Pending_hits = 3472, Reservation_fails = 1100
	L1D_cache_core[5]: Access = 8804, Miss = 1488, Miss_rate = 0.169, Pending_hits = 3331, Reservation_fails = 878
	L1D_cache_core[6]: Access = 8804, Miss = 1550, Miss_rate = 0.176, Pending_hits = 3472, Reservation_fails = 882
	L1D_cache_core[7]: Access = 8731, Miss = 1475, Miss_rate = 0.169, Pending_hits = 3320, Reservation_fails = 922
	L1D_cache_core[8]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3416, Reservation_fails = 1017
	L1D_cache_core[9]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3285, Reservation_fails = 945
	L1D_cache_core[10]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3416, Reservation_fails = 928
	L1D_cache_core[11]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3294, Reservation_fails = 859
	L1D_cache_core[12]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3416, Reservation_fails = 1202
	L1D_cache_core[13]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3294, Reservation_fails = 778
	L1D_cache_core[14]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3398, Reservation_fails = 1100
	L1D_cache_core[15]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3277, Reservation_fails = 999
	L1D_cache_core[16]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3416, Reservation_fails = 1123
	L1D_cache_core[17]: Access = 8589, Miss = 1451, Miss_rate = 0.169, Pending_hits = 3266, Reservation_fails = 760
	L1D_cache_core[18]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3408, Reservation_fails = 870
	L1D_cache_core[19]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3294, Reservation_fails = 731
	L1D_cache_core[20]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3416, Reservation_fails = 867
	L1D_cache_core[21]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3285, Reservation_fails = 760
	L1D_cache_core[22]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3416, Reservation_fails = 886
	L1D_cache_core[23]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3282, Reservation_fails = 780
	L1D_cache_core[24]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3405, Reservation_fails = 900
	L1D_cache_core[25]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3294, Reservation_fails = 776
	L1D_cache_core[26]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3416, Reservation_fails = 868
	L1D_cache_core[27]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3291, Reservation_fails = 731
	L1D_cache_core[28]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3416, Reservation_fails = 938
	L1D_cache_core[29]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3277, Reservation_fails = 809
	L1D_cache_core[30]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3398, Reservation_fails = 973
	L1D_cache_core[31]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3277, Reservation_fails = 789
	L1D_cache_core[32]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3416, Reservation_fails = 783
	L1D_cache_core[33]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3283, Reservation_fails = 687
	L1D_cache_core[34]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3416, Reservation_fails = 829
	L1D_cache_core[35]: Access = 8589, Miss = 1451, Miss_rate = 0.169, Pending_hits = 3266, Reservation_fails = 756
	L1D_cache_core[36]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3416, Reservation_fails = 824
	L1D_cache_core[37]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3294, Reservation_fails = 711
	L1D_cache_core[38]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3407, Reservation_fails = 937
	L1D_cache_core[39]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3285, Reservation_fails = 700
	L1D_cache_core[40]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3416, Reservation_fails = 973
	L1D_cache_core[41]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3294, Reservation_fails = 815
	L1D_cache_core[42]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3416, Reservation_fails = 809
	L1D_cache_core[43]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3294, Reservation_fails = 720
	L1D_cache_core[44]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3416, Reservation_fails = 825
	L1D_cache_core[45]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3294, Reservation_fails = 690
	L1D_total_cache_accesses = 399369
	L1D_total_cache_misses = 68904
	L1D_total_cache_miss_rate = 0.1725
	L1D_total_cache_pending_hits = 154476
	L1D_total_cache_reservation_fails = 40045
	L1D_cache_data_port_util = 0.444
	L1D_cache_fill_port_util = 0.160
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 175989
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 154476
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19338
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 40045
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 43941
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 154476
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2811
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 393744
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5625

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 35674
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 4371
ctas_completed 2814, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 
distro:
414, 448, 415, 449, 414, 414, 483, 415, 449, 414, 413, 483, 415, 449, 379, 276, 276, 276, 276, 276, 184, 
gpgpu_n_tot_thrd_icount = 11892512
gpgpu_n_tot_w_icount = 371641
gpgpu_n_stall_shd_mem = 104476
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 63279
gpgpu_n_mem_write_global = 5625
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 360000
gpgpu_n_store_insn = 45000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 51561
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 51561
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 52915
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:322597	W0_Idle:218555	W0_Scoreboard:693970	W1:38971	W2:32245	W3:17069	W4:6192	W5:1505	W6:413	W7:30	W8:249	W9:2	W10:28	W11:104	W12:434	W13:1235	W14:2606	W15:3947	W16:244232	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:99947	WS1:94329	WS2:90803	WS3:86562	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 506232 {8:63279,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 225000 {40:5625,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2531160 {40:63279,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 45000 {8:5625,}
maxmflatency = 1421 
max_icnt2mem_latency = 835 
maxmrqlatency = 122 
max_icnt2sh_latency = 28 
averagemflatency = 536 
avg_icnt2mem_latency = 225 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 2 
mrq_lat_table:12947 	968 	1615 	2120 	2118 	1009 	316 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10867 	27501 	25649 	4887 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	13789 	6771 	19111 	27934 	1299 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	63522 	4179 	955 	248 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	6 	4 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        64        65        41        19        35        33         0         0         0         0         0         0         0         0 
dram[1]:        45        17        42        64        22        14        23        24         0         0         0         0         0         0         0         0 
dram[2]:        46        41        60        74        30        23        20        38         0         0         0         0         0         0         0         0 
dram[3]:        26        22        45        66        22        19        22        33         0         0         0         0         0         0         0         0 
dram[4]:        40        19        58        44        17        16        17        19         0         0         0         0         0         0         0         0 
dram[5]:        22        33        55        40        12        24        20         0         0         0         0         0         0         0         0         0 
dram[6]:        24        46        35        44        27        23        39        34         0         0         0         0         0         0         0         0 
dram[7]:        30        33        43        39        17        25        25        17         0         0         0         0         0         0         0         0 
dram[8]:        28        35        53        53        17        18        43        21         0         0         0         0         0         0         0         0 
dram[9]:        29        34        45        58        27        25        31        61         0         0         0         0         0         0         0         0 
dram[10]:        33        36        71        51        24        12        37        14         0         0         0         0         0         0         0         0 
dram[11]:        53        31        43        68        19        25        58        19         0         0         0         0         0         0         0         0 
dram[12]:        27        35        45        55        20        29        27        38         0         0         0         0         0         0         0         0 
dram[13]:        35        27        45        52        30        20        14        26         0         0         0         0         0         0         0         0 
dram[14]:        26        46        76        67        18        20        53        30         0         0         0         0         0         0         0         0 
dram[15]:        29        50        64        71        30        26        12        41         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5554      5559      5557      5626      5654      6029      6083      5826      5629      5642      5625      5822      5852      5703      5682 
dram[1]:      5554      5558      5577      5557      5628      5644      6093      6108      5839      5876      5652      5654      5689      5739      5679      5706 
dram[2]:      5567      5554      5568      5557      5637      5636      6099      6171      5845      5844      5623      5661      5696      5720      5658      5672 
dram[3]:      5558      5563      5559      5558      5618      5642      6026      6014      5837      5755      5663      5669      5718      5711      5654      5661 
dram[4]:      5553      5554      5557      5558      5656      5648      5986      6046      5722      5661      5629      5663      5696      5756      5659      5678 
dram[5]:      5553      5556      5561      5565      5657      5642      5995      6002      5761      5651      5627      5631      5698      5696      5953      5675 
dram[6]:      5554      5553      5560      5558      5634      5656      6039      6082      5685      5645      5665      5616      5739      5713      5670      5669 
dram[7]:      5553      5578      5557      5568      5650      5643      6027      6025      5777      5703      5615      5645      5705      5722      5685      5663 
dram[8]:      5555      5553      5558      5571      5638      5625      6114      5977      5756      5829      5629      5627      5715      5697      5724      5669 
dram[9]:      5553      5556      5558      5558      5641      5649      5982      6047      5711      5652      5660      5652      5706      5705      5690      5658 
dram[10]:      5553      5554      5559      5561      5625      5682      6107      5967      5636      5968      5670      5656      5722      5901      5688      5698 
dram[11]:      5553      5564      5582      5557      5658      5629      6116      6160      5656      5867      5625      5631      5721      5717      5663      5716 
dram[12]:      5553      5553      5562      5585      5974      5648      6059      6038      5672      5638      5659      5675      5722      5702      5676      5678 
dram[13]:      5553      5553      5557      5558      5639      5648      6088      6020      5700      5689      5680      5663      5723      5706      5684      5712 
dram[14]:      5562      5553      5559      5557      5644      5642      6048      6035      5660      5705      5662      5619      5730      5695      5671      5684 
dram[15]:      5553      5554      5562      5557      5649      5623      6013      6081      5645      5860      5643      5638      5725      5733      5682      5685 
average row accesses per activate:
dram[0]:  5.950000 11.000000 14.300000 30.750000  7.529412  5.304348  8.666667  4.900000 55.000000 58.000000 60.000000 79.000000 60.000000 56.000000 41.000000 47.000000 
dram[1]:  8.437500  5.115385 11.125000 17.000000  4.000000  3.840000  5.866667  3.800000 44.000000 45.000000 55.000000 82.000000 51.000000 42.000000 89.000000 68.000000 
dram[2]:  6.318182  6.550000 15.500000 11.083333  6.421052  5.840000  5.363636  6.333333 59.000000 44.000000 54.000000 69.000000 53.000000 45.000000 56.000000 53.000000 
dram[3]:  6.375000  7.571429  9.500000 11.250000  5.173913  5.680000  8.000000  8.857142 29.000000 53.000000 52.000000 33.000000 68.000000 56.000000 71.000000 84.000000 
dram[4]:  8.000000  6.100000  9.375000 11.800000  3.758621  4.521739  5.285714  9.000000 52.000000 77.000000 57.000000 51.000000 55.000000 41.000000 60.000000 60.000000 
dram[5]:  5.045455  6.611111 23.250000 12.625000  4.840000  5.523809  5.083333 76.000000 36.000000 78.000000 75.000000 64.000000 63.000000 84.000000 49.000000 41.000000 
dram[6]:  6.533333  8.600000 11.166667 16.833334  7.000000  6.052631  8.571428  8.090909 85.000000 49.000000 36.000000 64.000000 49.000000 69.000000 39.000000 69.000000 
dram[7]:  6.500000  6.500000 10.833333  9.000000  4.260870  6.240000  5.461538  6.800000 64.000000 53.000000 74.000000 75.000000 86.000000 64.000000 48.000000 68.000000 
dram[8]:  7.583333  8.071428 13.200000 12.000000  4.733333  4.823529  6.777778  4.846154 72.000000 57.000000 79.000000 45.000000 50.000000 70.000000 44.000000 67.000000 
dram[9]:  7.285714  6.125000 10.625000 10.300000  4.333333  4.956522  7.666667 12.375000 46.000000 54.000000 64.000000 49.000000 74.000000 67.000000 63.000000 61.000000 
dram[10]:  6.611111  5.875000  7.333333  9.000000  6.037037  5.058824 14.600000  4.000000 74.000000 45.000000 34.000000 66.000000 68.000000 31.000000 66.000000 66.000000 
dram[11]: 10.083333  6.937500 23.250000 14.600000  5.333333  6.263158 22.666666  6.363636 82.000000 86.000000 84.000000 67.000000 32.000000 60.000000 52.000000 24.000000 
dram[12]:  6.409091  6.250000 11.875000 13.500000  5.772727  6.736842  6.000000  9.333333 47.000000 39.000000 59.000000 44.000000 59.000000 82.000000 78.000000 65.000000 
dram[13]:  7.166667  5.944445 13.625000 10.500000  5.000000  4.137931  3.800000  8.181818 47.000000 110.000000 46.000000 36.000000 54.000000 57.000000 66.000000 59.000000 
dram[14]:  6.454545  7.333333 15.800000 16.000000  4.739130  3.064516  8.000000  5.882353 100.000000 56.000000 55.000000 41.000000 66.000000 59.000000 57.000000 71.000000 
dram[15]:  6.000000  7.785714 22.666666 16.799999  5.043478  7.210526  3.750000  6.000000 46.000000 38.000000 56.000000 75.000000 54.000000 57.000000 62.000000 36.000000 
average row locality = 21093/2044 = 10.319471
number of bytes read:
dram[0]:      3808      3520      4576      3936      4096      3904      2496      3136      1760      1856      1920      2528      1920      1792      1312      1504 
dram[1]:      4320      4256      2848      4352      4224      3072      2816      2432      1408      1440      1760      2624      1632      1344      2848      2176 
dram[2]:      4448      4192      4960      4256      3904      4672      1888      2432      1888      1408      1728      2208      1696      1440      1792      1696 
dram[3]:      3264      3392      3648      4320      3808      4544      3072      1984       928      1696      1664      1056      2176      1792      2272      2688 
dram[4]:      4096      1952      4800      3776      3488      3328      2368      1440      1664      2464      1824      1632      1760      1312      1920      1920 
dram[5]:      3552      3808      2976      3232      3872      3712      1952      2432      1152      2496      2400      2048      2016      2688      1568      1312 
dram[6]:      3136      5504      2144      3232      4256      3680      1920      2848      2720      1568      1152      2048      1568      2208      1248      2208 
dram[7]:      4160      2912      4160      2880      3136      4992      2272      1088      2048      1696      2368      2400      2752      2048      1536      2176 
dram[8]:      2912      3616      4224      3072      2272      2624      1952      2016      2304      1824      2528      1440      1600      2240      1408      2144 
dram[9]:      3264      4704      2720      3296      3744      3648      2208      3168      1472      1728      2048      1568      2368      2144      2016      1952 
dram[10]:      3808      4512      4224      2880      5216      2752      2336      1152      2368      1440      1088      2112      2176       992      2112      2112 
dram[11]:      3872      3552      2976      4672      3584      3808      2176      2240      2624      2752      2688      2144      1024      1920      1664       768 
dram[12]:      4512      3200      3040      3456      4064      4096      2112      1792      1504      1248      1888      1408      1888      2624      2496      2080 
dram[13]:      4128      3424      3488      3360      3360      3840      1824      2880      1504      3520      1472      1152      1728      1824      2112      1888 
dram[14]:      4544      4224      5056      4096      3488      3040      3328      3200      3200      1792      1760      1312      2112      1888      1824      2272 
dram[15]:      2304      3488      4352      5376      3712      4384      1920      2304      1472      1216      1792      2400      1728      1824      1984      1152 
total bytes read: 674976
Bbank skew: 5504/768 = 7.17
chip skew: 47136/38176 = 1.23
number of bytes accessed:
dram[0]:      3808      3520      4576      3936      4096      3904      2496      3136      1760      1856      1920      2528      1920      1792      1312      1504 
dram[1]:      4320      4256      2848      4352      4224      3072      2816      2432      1408      1440      1760      2624      1632      1344      2848      2176 
dram[2]:      4448      4192      4960      4256      3904      4672      1888      2432      1888      1408      1728      2208      1696      1440      1792      1696 
dram[3]:      3264      3392      3648      4320      3808      4544      3072      1984       928      1696      1664      1056      2176      1792      2272      2688 
dram[4]:      4096      1952      4800      3776      3488      3328      2368      1440      1664      2464      1824      1632      1760      1312      1920      1920 
dram[5]:      3552      3808      2976      3232      3872      3712      1952      2432      1152      2496      2400      2048      2016      2688      1568      1312 
dram[6]:      3136      5504      2144      3232      4256      3680      1920      2848      2720      1568      1152      2048      1568      2208      1248      2208 
dram[7]:      4160      2912      4160      2880      3136      4992      2272      1088      2048      1696      2368      2400      2752      2048      1536      2176 
dram[8]:      2912      3616      4224      3072      2272      2624      1952      2016      2304      1824      2528      1440      1600      2240      1408      2144 
dram[9]:      3264      4704      2720      3296      3744      3648      2208      3168      1472      1728      2048      1568      2368      2144      2016      1952 
dram[10]:      3808      4512      4224      2880      5216      2752      2336      1152      2368      1440      1088      2112      2176       992      2112      2112 
dram[11]:      3872      3552      2976      4672      3584      3808      2176      2240      2624      2752      2688      2144      1024      1920      1664       768 
dram[12]:      4512      3200      3040      3456      4064      4096      2112      1792      1504      1248      1888      1408      1888      2624      2496      2080 
dram[13]:      4128      3424      3488      3360      3360      3840      1824      2880      1504      3520      1472      1152      1728      1824      2112      1888 
dram[14]:      4544      4224      5056      4096      3488      3040      3328      3200      3200      1792      1760      1312      2112      1888      1824      2272 
dram[15]:      2304      3488      4352      5376      3712      4384      1920      2304      1472      1216      1792      2400      1728      1824      1984      1152 
total dram bytes accesed = 674976
bank skew: 5504/768 = 7.17
chip skew: 47136/38176 = 1.23
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         49        47        51        51        56        57        76        75        54        60        42        43        48        48        58        51
dram[1]:         47        50        48        52        59        60        76        73        56        62        45        44        48        49        54        55
dram[2]:         47        47        55        51        60        57        71        81        60        49        43        44        53        48        52        52
dram[3]:         48        49        52        49        56        58        76        79        57        56        43        42        47        46        55        54
dram[4]:         45        45        49        50        55        55        74        77        52        51        42        42        42        48        51        52
dram[5]:         49        47        53        54        57        57        84        80        57        57        43        41        48        47        57        52
dram[6]:         47        47        47        50        55        59        77        71        55        55        43        44        50        46        49        52
dram[7]:         48        52        50        55        57        59        76        94        60        63        42        42        47        47        55        56
dram[8]:         46        45        50        49        54        59        78        83        56        59        42        43        44        48        55        53
dram[9]:         49        48        47        48        58        59        75        80        55        56        41        43        48        48        51        54
dram[10]:         48        49        47        47        55        58        76        90        54        64        43        43        49        52        55        53
dram[11]:         48        46        51        49        59        55        82        72        60        55        43        43        50        48        51        55
dram[12]:         49        44        52        54        61        55        88        81        55        50        43        43        46        48        52        54
dram[13]:         46        46        51        48        60        57        88        75        60        51        42        43        47        48        51        52
dram[14]:         49        49        53        55        61        60        76        76        55        60        44        44        51        50        54        55
dram[15]:         48        51        48        48        57        55        76        77        54        56        41        43        48        49        51        50
maximum mf latency per bank:
dram[0]:       1258      1172      1262      1264      1255      1279      1286      1280      1254      1305       950       842       987      1054      1082      1169
dram[1]:       1212      1313      1292      1307      1376      1357      1315      1308      1246      1325       859       866      1143      1020      1161      1186
dram[2]:       1311      1348      1375      1313      1342      1339      1327      1350      1307      1073       921       971      1241      1029      1234      1101
dram[3]:       1109      1329      1308      1313      1264      1387      1275      1266      1277      1222       818       823      1163      1075      1177      1161
dram[4]:       1113      1077      1160      1227      1196      1191      1240      1149      1155      1158       859       729       883       977      1010      1179
dram[5]:       1172      1269      1201      1229      1263      1251      1262      1200      1184      1204       871       823      1270      1012      1085      1104
dram[6]:       1276      1208      1265      1245      1286      1284      1196      1232      1263      1122       763       888      1074      1262      1000      1083
dram[7]:       1238      1309      1250      1293      1283      1333      1293      1258      1319      1292       851       962      1311      1085      1183      1209
dram[8]:       1096      1074      1191      1157      1153      1165      1151      1146      1086      1132       876       861       932       992      1012       985
dram[9]:       1276      1162      1236      1252      1271      1264      1264      1263      1232      1238       852       926      1315      1317      1088      1203
dram[10]:       1227      1257      1264      1225      1302      1264      1312      1257      1266      1280       988       878      1110      1195      1245      1264
dram[11]:       1221      1131      1250      1278      1290      1265      1218      1316      1210      1252       897       897      1053      1029      1069      1086
dram[12]:       1211      1104      1210      1202      1232      1268      1268      1204      1165      1185       866       861      1031      1101      1082      1112
dram[13]:       1206      1192      1326      1238      1299      1292      1269      1311      1223      1214       807       787      1123      1060      1153      1125
dram[14]:       1397      1348      1400      1356      1361      1396      1388      1401      1354      1421       950      1040      1208      1084      1223      1128
dram[15]:       1148      1190      1216      1173      1193      1174      1136      1271      1150      1086       763       810      1172      1036      1173       961
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=106796 n_nop=105202 n_act=121 n_pre=105 n_ref_event=0 n_req=1377 n_rd=1377 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05157
n_activity=8436 dram_eff=0.6529
bk0: 119a 104694i bk1: 110a 104959i bk2: 143a 105147i bk3: 123a 105387i bk4: 128a 104457i bk5: 122a 104229i bk6: 78a 105698i bk7: 98a 104811i bk8: 55a 106019i bk9: 58a 106160i bk10: 60a 106018i bk11: 79a 105760i bk12: 60a 106283i bk13: 56a 106340i bk14: 41a 106645i bk15: 47a 106383i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912128
Row_Buffer_Locality_read = 0.912128
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.233149
Bank_Level_Parallism_Col = 2.985889
Bank_Level_Parallism_Ready = 2.110310
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.211323 

BW Util details:
bwutil = 0.051575 
total_CMD = 106796 
util_bw = 5508 
Wasted_Col = 895 
Wasted_Row = 449 
Idle = 99944 

BW Util Bottlenecks: 
RCDc_limit = 846 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 371 
rwq = 0 
CCDLc_limit_alone = 371 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106796 
n_nop = 105202 
Read = 1377 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 121 
n_pre = 105 
n_ref = 0 
n_req = 1377 
total_req = 1377 

Dual Bus Interface Util: 
issued_total_row = 226 
issued_total_col = 1377 
Row_Bus_Util =  0.002116 
CoL_Bus_Util = 0.012894 
Either_Row_CoL_Bus_Util = 0.014926 
Issued_on_Two_Bus_Simul_Util = 0.000084 
issued_two_Eff = 0.005646 
queue_avg = 0.479381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.479381
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=106796 n_nop=105146 n_act=159 n_pre=143 n_ref_event=0 n_req=1361 n_rd=1361 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05098
n_activity=8465 dram_eff=0.6431
bk0: 135a 104789i bk1: 133a 104347i bk2: 89a 105736i bk3: 136a 104885i bk4: 132a 103844i bk5: 96a 104262i bk6: 88a 105042i bk7: 76a 104925i bk8: 44a 106276i bk9: 45a 106425i bk10: 55a 106253i bk11: 82a 105868i bk12: 51a 106335i bk13: 42a 106494i bk14: 89a 106222i bk15: 68a 106268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.883174
Row_Buffer_Locality_read = 0.883174
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.199447
Bank_Level_Parallism_Col = 2.774721
Bank_Level_Parallism_Ready = 1.965868
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.231429 

BW Util details:
bwutil = 0.050976 
total_CMD = 106796 
util_bw = 5444 
Wasted_Col = 1160 
Wasted_Row = 522 
Idle = 99670 

BW Util Bottlenecks: 
RCDc_limit = 1157 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 401 
rwq = 0 
CCDLc_limit_alone = 401 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106796 
n_nop = 105146 
Read = 1361 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 159 
n_pre = 143 
n_ref = 0 
n_req = 1361 
total_req = 1361 

Dual Bus Interface Util: 
issued_total_row = 302 
issued_total_col = 1361 
Row_Bus_Util =  0.002828 
CoL_Bus_Util = 0.012744 
Either_Row_CoL_Bus_Util = 0.015450 
Issued_on_Two_Bus_Simul_Util = 0.000122 
issued_two_Eff = 0.007879 
queue_avg = 0.509691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.509691
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=106796 n_nop=105154 n_act=139 n_pre=123 n_ref_event=0 n_req=1394 n_rd=1394 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05221
n_activity=8603 dram_eff=0.6481
bk0: 139a 104391i bk1: 131a 104452i bk2: 155a 104761i bk3: 133a 104670i bk4: 122a 104406i bk5: 146a 103695i bk6: 59a 105474i bk7: 76a 105334i bk8: 59a 106198i bk9: 44a 106377i bk10: 54a 106064i bk11: 69a 106100i bk12: 53a 106122i bk13: 45a 106204i bk14: 56a 106124i bk15: 53a 106244i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900287
Row_Buffer_Locality_read = 0.900287
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.427965
Bank_Level_Parallism_Col = 3.132736
Bank_Level_Parallism_Ready = 2.270655
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.283551 

BW Util details:
bwutil = 0.052212 
total_CMD = 106796 
util_bw = 5576 
Wasted_Col = 1034 
Wasted_Row = 499 
Idle = 99687 

BW Util Bottlenecks: 
RCDc_limit = 1036 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 393 
rwq = 0 
CCDLc_limit_alone = 393 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106796 
n_nop = 105154 
Read = 1394 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 139 
n_pre = 123 
n_ref = 0 
n_req = 1394 
total_req = 1394 

Dual Bus Interface Util: 
issued_total_row = 262 
issued_total_col = 1394 
Row_Bus_Util =  0.002453 
CoL_Bus_Util = 0.013053 
Either_Row_CoL_Bus_Util = 0.015375 
Issued_on_Two_Bus_Simul_Util = 0.000131 
issued_two_Eff = 0.008526 
queue_avg = 0.541294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.541294
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=106796 n_nop=105242 n_act=129 n_pre=113 n_ref_event=0 n_req=1322 n_rd=1322 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04951
n_activity=8317 dram_eff=0.6358
bk0: 102a 105157i bk1: 106a 105235i bk2: 114a 105376i bk3: 135a 105185i bk4: 119a 104627i bk5: 142a 104133i bk6: 96a 105265i bk7: 62a 105939i bk8: 29a 106495i bk9: 53a 106395i bk10: 52a 106153i bk11: 33a 106327i bk12: 68a 106216i bk13: 56a 106051i bk14: 71a 106485i bk15: 84a 106048i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902421
Row_Buffer_Locality_read = 0.902421
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.846340
Bank_Level_Parallism_Col = 2.550594
Bank_Level_Parallism_Ready = 1.863535
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.116808 

BW Util details:
bwutil = 0.049515 
total_CMD = 106796 
util_bw = 5288 
Wasted_Col = 1032 
Wasted_Row = 578 
Idle = 99898 

BW Util Bottlenecks: 
RCDc_limit = 1054 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 352 
rwq = 0 
CCDLc_limit_alone = 352 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106796 
n_nop = 105242 
Read = 1322 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 129 
n_pre = 113 
n_ref = 0 
n_req = 1322 
total_req = 1322 

Dual Bus Interface Util: 
issued_total_row = 242 
issued_total_col = 1322 
Row_Bus_Util =  0.002266 
CoL_Bus_Util = 0.012379 
Either_Row_CoL_Bus_Util = 0.014551 
Issued_on_Two_Bus_Simul_Util = 0.000094 
issued_two_Eff = 0.006435 
queue_avg = 0.394069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.394069
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=106796 n_nop=105323 n_act=131 n_pre=115 n_ref_event=0 n_req=1242 n_rd=1242 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04652
n_activity=8226 dram_eff=0.6039
bk0: 128a 105026i bk1: 61a 105770i bk2: 150a 104393i bk3: 118a 105386i bk4: 109a 104057i bk5: 104a 104399i bk6: 74a 105124i bk7: 45a 106133i bk8: 52a 106283i bk9: 77a 105918i bk10: 57a 106104i bk11: 51a 106129i bk12: 55a 106191i bk13: 41a 106484i bk14: 60a 106423i bk15: 60a 106242i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894525
Row_Buffer_Locality_read = 0.894525
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.193163
Bank_Level_Parallism_Col = 2.880699
Bank_Level_Parallism_Ready = 2.047050
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.212831 

BW Util details:
bwutil = 0.046519 
total_CMD = 106796 
util_bw = 4968 
Wasted_Col = 1005 
Wasted_Row = 546 
Idle = 100277 

BW Util Bottlenecks: 
RCDc_limit = 1024 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 346 
rwq = 0 
CCDLc_limit_alone = 346 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106796 
n_nop = 105323 
Read = 1242 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 131 
n_pre = 115 
n_ref = 0 
n_req = 1242 
total_req = 1242 

Dual Bus Interface Util: 
issued_total_row = 246 
issued_total_col = 1242 
Row_Bus_Util =  0.002303 
CoL_Bus_Util = 0.011630 
Either_Row_CoL_Bus_Util = 0.013793 
Issued_on_Two_Bus_Simul_Util = 0.000140 
issued_two_Eff = 0.010183 
queue_avg = 0.330911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.330911
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=106796 n_nop=105294 n_act=119 n_pre=103 n_ref_event=0 n_req=1288 n_rd=1288 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04824
n_activity=8353 dram_eff=0.6168
bk0: 111a 104744i bk1: 119a 104829i bk2: 93a 105865i bk3: 101a 105484i bk4: 121a 104107i bk5: 116a 104569i bk6: 61a 105741i bk7: 76a 105947i bk8: 36a 106427i bk9: 78a 106215i bk10: 75a 106135i bk11: 64a 106196i bk12: 63a 106304i bk13: 84a 106039i bk14: 49a 106637i bk15: 41a 106285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907609
Row_Buffer_Locality_read = 0.907609
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.929721
Bank_Level_Parallism_Col = 2.716950
Bank_Level_Parallism_Ready = 1.965331
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.124955 

BW Util details:
bwutil = 0.048242 
total_CMD = 106796 
util_bw = 5152 
Wasted_Col = 942 
Wasted_Row = 524 
Idle = 100178 

BW Util Bottlenecks: 
RCDc_limit = 904 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 375 
rwq = 0 
CCDLc_limit_alone = 375 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106796 
n_nop = 105294 
Read = 1288 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 119 
n_pre = 103 
n_ref = 0 
n_req = 1288 
total_req = 1288 

Dual Bus Interface Util: 
issued_total_row = 222 
issued_total_col = 1288 
Row_Bus_Util =  0.002079 
CoL_Bus_Util = 0.012060 
Either_Row_CoL_Bus_Util = 0.014064 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.005326 
queue_avg = 0.302221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.302221
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=106796 n_nop=105305 n_act=111 n_pre=95 n_ref_event=0 n_req=1295 n_rd=1295 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0485
n_activity=8302 dram_eff=0.6239
bk0: 98a 105175i bk1: 172a 104038i bk2: 67a 105898i bk3: 101a 104903i bk4: 133a 104567i bk5: 115a 104707i bk6: 60a 105947i bk7: 89a 105499i bk8: 85a 106107i bk9: 49a 106421i bk10: 36a 106130i bk11: 64a 106011i bk12: 49a 106344i bk13: 69a 106084i bk14: 39a 106672i bk15: 69a 106165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914286
Row_Buffer_Locality_read = 0.914286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.019596
Bank_Level_Parallism_Col = 2.849305
Bank_Level_Parallism_Ready = 2.088190
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.208722 

BW Util details:
bwutil = 0.048504 
total_CMD = 106796 
util_bw = 5180 
Wasted_Col = 985 
Wasted_Row = 513 
Idle = 100118 

BW Util Bottlenecks: 
RCDc_limit = 919 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 399 
rwq = 0 
CCDLc_limit_alone = 399 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106796 
n_nop = 105305 
Read = 1295 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 111 
n_pre = 95 
n_ref = 0 
n_req = 1295 
total_req = 1295 

Dual Bus Interface Util: 
issued_total_row = 206 
issued_total_col = 1295 
Row_Bus_Util =  0.001929 
CoL_Bus_Util = 0.012126 
Either_Row_CoL_Bus_Util = 0.013961 
Issued_on_Two_Bus_Simul_Util = 0.000094 
issued_two_Eff = 0.006707 
queue_avg = 0.489138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.489138
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=106796 n_nop=105229 n_act=130 n_pre=114 n_ref_event=0 n_req=1332 n_rd=1332 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04989
n_activity=8187 dram_eff=0.6508
bk0: 130a 104622i bk1: 91a 105356i bk2: 130a 105306i bk3: 90a 105713i bk4: 98a 104722i bk5: 156a 103965i bk6: 71a 105374i bk7: 34a 106158i bk8: 64a 106293i bk9: 53a 106340i bk10: 74a 106184i bk11: 75a 106123i bk12: 86a 106101i bk13: 64a 106230i bk14: 48a 106393i bk15: 68a 106401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902402
Row_Buffer_Locality_read = 0.902402
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.828610
Bank_Level_Parallism_Col = 2.567308
Bank_Level_Parallism_Ready = 1.861607
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.069196 

BW Util details:
bwutil = 0.049890 
total_CMD = 106796 
util_bw = 5328 
Wasted_Col = 1030 
Wasted_Row = 562 
Idle = 99876 

BW Util Bottlenecks: 
RCDc_limit = 947 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 467 
rwq = 0 
CCDLc_limit_alone = 467 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106796 
n_nop = 105229 
Read = 1332 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 130 
n_pre = 114 
n_ref = 0 
n_req = 1332 
total_req = 1332 

Dual Bus Interface Util: 
issued_total_row = 244 
issued_total_col = 1332 
Row_Bus_Util =  0.002285 
CoL_Bus_Util = 0.012472 
Either_Row_CoL_Bus_Util = 0.014673 
Issued_on_Two_Bus_Simul_Util = 0.000084 
issued_two_Eff = 0.005743 
queue_avg = 0.301753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.301753
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=106796 n_nop=105416 n_act=106 n_pre=90 n_ref_event=0 n_req=1193 n_rd=1193 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04468
n_activity=7379 dram_eff=0.6467
bk0: 91a 105474i bk1: 113a 105144i bk2: 132a 105089i bk3: 96a 105342i bk4: 71a 105099i bk5: 82a 105066i bk6: 61a 105831i bk7: 63a 105434i bk8: 72a 106210i bk9: 57a 106324i bk10: 79a 106022i bk11: 45a 106165i bk12: 50a 106348i bk13: 70a 106065i bk14: 44a 106582i bk15: 67a 106215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911148
Row_Buffer_Locality_read = 0.911148
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.099005
Bank_Level_Parallism_Col = 2.794703
Bank_Level_Parallism_Ready = 2.033278
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.262324 

BW Util details:
bwutil = 0.044683 
total_CMD = 106796 
util_bw = 4772 
Wasted_Col = 777 
Wasted_Row = 356 
Idle = 100891 

BW Util Bottlenecks: 
RCDc_limit = 784 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 273 
rwq = 0 
CCDLc_limit_alone = 273 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106796 
n_nop = 105416 
Read = 1193 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 106 
n_pre = 90 
n_ref = 0 
n_req = 1193 
total_req = 1193 

Dual Bus Interface Util: 
issued_total_row = 196 
issued_total_col = 1193 
Row_Bus_Util =  0.001835 
CoL_Bus_Util = 0.011171 
Either_Row_CoL_Bus_Util = 0.012922 
Issued_on_Two_Bus_Simul_Util = 0.000084 
issued_two_Eff = 0.006522 
queue_avg = 0.276471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.276471
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=106796 n_nop=105253 n_act=131 n_pre=115 n_ref_event=0 n_req=1314 n_rd=1314 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04922
n_activity=8020 dram_eff=0.6554
bk0: 102a 105377i bk1: 147a 104478i bk2: 85a 105803i bk3: 103a 105241i bk4: 117a 104246i bk5: 114a 104569i bk6: 69a 105688i bk7: 99a 105686i bk8: 46a 106410i bk9: 54a 106305i bk10: 64a 106192i bk11: 49a 106155i bk12: 74a 106200i bk13: 67a 106222i bk14: 63a 106265i bk15: 61a 106422i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900304
Row_Buffer_Locality_read = 0.900304
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.939880
Bank_Level_Parallism_Col = 2.585734
Bank_Level_Parallism_Ready = 1.803625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.076950 

BW Util details:
bwutil = 0.049215 
total_CMD = 106796 
util_bw = 5256 
Wasted_Col = 965 
Wasted_Row = 492 
Idle = 100083 

BW Util Bottlenecks: 
RCDc_limit = 932 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 391 
rwq = 0 
CCDLc_limit_alone = 391 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106796 
n_nop = 105253 
Read = 1314 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 131 
n_pre = 115 
n_ref = 0 
n_req = 1314 
total_req = 1314 

Dual Bus Interface Util: 
issued_total_row = 246 
issued_total_col = 1314 
Row_Bus_Util =  0.002303 
CoL_Bus_Util = 0.012304 
Either_Row_CoL_Bus_Util = 0.014448 
Issued_on_Two_Bus_Simul_Util = 0.000159 
issued_two_Eff = 0.011017 
queue_avg = 0.373506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.373506
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=106796 n_nop=105258 n_act=136 n_pre=120 n_ref_event=0 n_req=1290 n_rd=1290 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04832
n_activity=8314 dram_eff=0.6206
bk0: 119a 104841i bk1: 141a 104451i bk2: 132a 104304i bk3: 90a 104917i bk4: 163a 103254i bk5: 86a 104965i bk6: 73a 105855i bk7: 36a 105984i bk8: 74a 105953i bk9: 45a 106286i bk10: 34a 106395i bk11: 66a 106082i bk12: 68a 106274i bk13: 31a 106626i bk14: 66a 106317i bk15: 66a 106405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894574
Row_Buffer_Locality_read = 0.894574
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.159597
Bank_Level_Parallism_Col = 2.961686
Bank_Level_Parallism_Ready = 2.118279
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.205678 

BW Util details:
bwutil = 0.048316 
total_CMD = 106796 
util_bw = 5160 
Wasted_Col = 1073 
Wasted_Row = 697 
Idle = 99866 

BW Util Bottlenecks: 
RCDc_limit = 1066 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 315 
rwq = 0 
CCDLc_limit_alone = 315 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106796 
n_nop = 105258 
Read = 1290 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 136 
n_pre = 120 
n_ref = 0 
n_req = 1290 
total_req = 1290 

Dual Bus Interface Util: 
issued_total_row = 256 
issued_total_col = 1290 
Row_Bus_Util =  0.002397 
CoL_Bus_Util = 0.012079 
Either_Row_CoL_Bus_Util = 0.014401 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.005202 
queue_avg = 0.541575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.541575
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=106796 n_nop=105281 n_act=104 n_pre=88 n_ref_event=0 n_req=1327 n_rd=1327 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0497
n_activity=8005 dram_eff=0.6631
bk0: 121a 105439i bk1: 111a 104901i bk2: 93a 105767i bk3: 146a 104902i bk4: 112a 104268i bk5: 119a 104298i bk6: 68a 106097i bk7: 70a 105456i bk8: 82a 106089i bk9: 86a 105950i bk10: 84a 105879i bk11: 67a 105930i bk12: 32a 106421i bk13: 60a 105835i bk14: 52a 106251i bk15: 24a 106632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921628
Row_Buffer_Locality_read = 0.921628
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.123663
Bank_Level_Parallism_Col = 2.945739
Bank_Level_Parallism_Ready = 2.180315
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.180696 

BW Util details:
bwutil = 0.049702 
total_CMD = 106796 
util_bw = 5308 
Wasted_Col = 872 
Wasted_Row = 478 
Idle = 100138 

BW Util Bottlenecks: 
RCDc_limit = 805 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 374 
rwq = 0 
CCDLc_limit_alone = 374 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106796 
n_nop = 105281 
Read = 1327 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 104 
n_pre = 88 
n_ref = 0 
n_req = 1327 
total_req = 1327 

Dual Bus Interface Util: 
issued_total_row = 192 
issued_total_col = 1327 
Row_Bus_Util =  0.001798 
CoL_Bus_Util = 0.012426 
Either_Row_CoL_Bus_Util = 0.014186 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.002640 
queue_avg = 0.533606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.533606
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=106796 n_nop=105296 n_act=120 n_pre=104 n_ref_event=0 n_req=1294 n_rd=1294 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04847
n_activity=8153 dram_eff=0.6349
bk0: 141a 104524i bk1: 100a 105126i bk2: 95a 105727i bk3: 108a 105558i bk4: 127a 104423i bk5: 128a 104549i bk6: 66a 105615i bk7: 56a 105951i bk8: 47a 106379i bk9: 39a 106396i bk10: 59a 106210i bk11: 44a 106281i bk12: 59a 106275i bk13: 82a 106178i bk14: 78a 106014i bk15: 65a 106180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907264
Row_Buffer_Locality_read = 0.907264
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.837726
Bank_Level_Parallism_Col = 2.622238
Bank_Level_Parallism_Ready = 1.962250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.108752 

BW Util details:
bwutil = 0.048466 
total_CMD = 106796 
util_bw = 5176 
Wasted_Col = 1065 
Wasted_Row = 560 
Idle = 99995 

BW Util Bottlenecks: 
RCDc_limit = 1008 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 407 
rwq = 0 
CCDLc_limit_alone = 407 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106796 
n_nop = 105296 
Read = 1294 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 120 
n_pre = 104 
n_ref = 0 
n_req = 1294 
total_req = 1294 

Dual Bus Interface Util: 
issued_total_row = 224 
issued_total_col = 1294 
Row_Bus_Util =  0.002097 
CoL_Bus_Util = 0.012117 
Either_Row_CoL_Bus_Util = 0.014045 
Issued_on_Two_Bus_Simul_Util = 0.000169 
issued_two_Eff = 0.012000 
queue_avg = 0.333880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.33388
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=106796 n_nop=105257 n_act=138 n_pre=122 n_ref_event=0 n_req=1297 n_rd=1297 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04858
n_activity=8552 dram_eff=0.6066
bk0: 129a 105000i bk1: 107a 104846i bk2: 109a 105572i bk3: 105a 105456i bk4: 105a 104531i bk5: 120a 103863i bk6: 57a 105379i bk7: 90a 105284i bk8: 47a 106400i bk9: 110a 105949i bk10: 46a 106398i bk11: 36a 106395i bk12: 54a 106342i bk13: 57a 106153i bk14: 66a 106253i bk15: 59a 106434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893601
Row_Buffer_Locality_read = 0.893601
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.993312
Bank_Level_Parallism_Col = 2.693913
Bank_Level_Parallism_Ready = 1.956588
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.165718 

BW Util details:
bwutil = 0.048579 
total_CMD = 106796 
util_bw = 5188 
Wasted_Col = 1105 
Wasted_Row = 607 
Idle = 99896 

BW Util Bottlenecks: 
RCDc_limit = 1071 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 362 
rwq = 0 
CCDLc_limit_alone = 362 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106796 
n_nop = 105257 
Read = 1297 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 138 
n_pre = 122 
n_ref = 0 
n_req = 1297 
total_req = 1297 

Dual Bus Interface Util: 
issued_total_row = 260 
issued_total_col = 1297 
Row_Bus_Util =  0.002435 
CoL_Bus_Util = 0.012145 
Either_Row_CoL_Bus_Util = 0.014411 
Issued_on_Two_Bus_Simul_Util = 0.000169 
issued_two_Eff = 0.011696 
queue_avg = 0.293026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.293026
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=106796 n_nop=105051 n_act=150 n_pre=134 n_ref_event=0 n_req=1473 n_rd=1473 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05517
n_activity=8988 dram_eff=0.6555
bk0: 142a 104168i bk1: 132a 104764i bk2: 158a 105112i bk3: 128a 105510i bk4: 109a 104538i bk5: 95a 104056i bk6: 104a 105336i bk7: 100a 105142i bk8: 100a 105952i bk9: 56a 106352i bk10: 55a 106244i bk11: 41a 106334i bk12: 66a 106345i bk13: 59a 106253i bk14: 57a 106154i bk15: 71a 106237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898167
Row_Buffer_Locality_read = 0.898167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.997498
Bank_Level_Parallism_Col = 2.616982
Bank_Level_Parallism_Ready = 1.898794
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.116290 

BW Util details:
bwutil = 0.055171 
total_CMD = 106796 
util_bw = 5892 
Wasted_Col = 1122 
Wasted_Row = 515 
Idle = 99267 

BW Util Bottlenecks: 
RCDc_limit = 1110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 389 
rwq = 0 
CCDLc_limit_alone = 389 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106796 
n_nop = 105051 
Read = 1473 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 150 
n_pre = 134 
n_ref = 0 
n_req = 1473 
total_req = 1473 

Dual Bus Interface Util: 
issued_total_row = 284 
issued_total_col = 1473 
Row_Bus_Util =  0.002659 
CoL_Bus_Util = 0.013793 
Either_Row_CoL_Bus_Util = 0.016340 
Issued_on_Two_Bus_Simul_Util = 0.000112 
issued_two_Eff = 0.006877 
queue_avg = 0.334685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.334685
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=106796 n_nop=105292 n_act=120 n_pre=104 n_ref_event=0 n_req=1294 n_rd=1294 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04847
n_activity=8250 dram_eff=0.6274
bk0: 72a 105735i bk1: 109a 105206i bk2: 136a 105713i bk3: 168a 104799i bk4: 116a 104406i bk5: 137a 104429i bk6: 60a 105444i bk7: 72a 105503i bk8: 46a 106287i bk9: 38a 106531i bk10: 56a 106220i bk11: 75a 106003i bk12: 54a 106327i bk13: 57a 106223i bk14: 62a 106175i bk15: 36a 106282i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907264
Row_Buffer_Locality_read = 0.907264
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.822764
Bank_Level_Parallism_Col = 2.677819
Bank_Level_Parallism_Ready = 1.946360
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.109252 

BW Util details:
bwutil = 0.048466 
total_CMD = 106796 
util_bw = 5176 
Wasted_Col = 1080 
Wasted_Row = 653 
Idle = 99887 

BW Util Bottlenecks: 
RCDc_limit = 1049 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106796 
n_nop = 105292 
Read = 1294 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 120 
n_pre = 104 
n_ref = 0 
n_req = 1294 
total_req = 1294 

Dual Bus Interface Util: 
issued_total_row = 224 
issued_total_col = 1294 
Row_Bus_Util =  0.002097 
CoL_Bus_Util = 0.012117 
Either_Row_CoL_Bus_Util = 0.014083 
Issued_on_Two_Bus_Simul_Util = 0.000131 
issued_two_Eff = 0.009309 
queue_avg = 0.358197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.358197

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2316, Miss = 772, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 358
L2_cache_bank[1]: Access = 2163, Miss = 721, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2217, Miss = 739, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 38
L2_cache_bank[3]: Access = 2190, Miss = 730, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 362
L2_cache_bank[4]: Access = 2208, Miss = 736, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 38
L2_cache_bank[5]: Access = 2310, Miss = 770, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 391
L2_cache_bank[6]: Access = 2286, Miss = 762, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 323
L2_cache_bank[7]: Access = 2028, Miss = 676, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1950, Miss = 650, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2028, Miss = 676, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 172
L2_cache_bank[10]: Access = 2334, Miss = 778, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 298
L2_cache_bank[11]: Access = 1986, Miss = 662, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1950, Miss = 650, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2211, Miss = 737, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 342
L2_cache_bank[14]: Access = 2274, Miss = 758, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 55
L2_cache_bank[15]: Access = 2094, Miss = 698, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 284
L2_cache_bank[16]: Access = 1827, Miss = 609, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2136, Miss = 712, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 215
L2_cache_bank[18]: Access = 2208, Miss = 736, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 311
L2_cache_bank[19]: Access = 2106, Miss = 702, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 88
L2_cache_bank[20]: Access = 2061, Miss = 687, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 256
L2_cache_bank[21]: Access = 2133, Miss = 711, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 51
L2_cache_bank[22]: Access = 2217, Miss = 739, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 413
L2_cache_bank[23]: Access = 2124, Miss = 708, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 2214, Miss = 738, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 322
L2_cache_bank[25]: Access = 2061, Miss = 687, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 2166, Miss = 722, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 2145, Miss = 715, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 189
L2_cache_bank[28]: Access = 2352, Miss = 784, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 322
L2_cache_bank[29]: Access = 2403, Miss = 801, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 2028, Miss = 676, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 204
L2_cache_bank[31]: Access = 2178, Miss = 726, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 68904
L2_total_cache_misses = 22968
L2_total_cache_miss_rate = 0.3333
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 5032
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 42186
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5743
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5032
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15350
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3750
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 469
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1406
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 63279
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5625
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5032
L2_cache_data_port_util = 0.060
L2_cache_fill_port_util = 0.027

icnt_total_pkts_mem_to_simt=68904
icnt_total_pkts_simt_to_mem=68904
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 68904
Req_Network_cycles = 24119
Req_Network_injected_packets_per_cycle =       2.8568 
Req_Network_conflicts_per_cycle =       2.7429
Req_Network_conflicts_per_cycle_util =       9.2732
Req_Bank_Level_Parallism =       9.6585
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      10.1761
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.4748

Reply_Network_injected_packets_num = 68904
Reply_Network_cycles = 24119
Reply_Network_injected_packets_per_cycle =        2.8568
Reply_Network_conflicts_per_cycle =        0.2107
Reply_Network_conflicts_per_cycle_util =       0.7261
Reply_Bank_Level_Parallism =       9.8434
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0362
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0621
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 421774 (inst/sec)
gpgpu_simulation_rate = 2411 (cycle/sec)
gpgpu_silicon_slowdown = 469514x
launching memcpy command : MemcpyHtoD,0x00007f4f76e00000,735000
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernel-4-ctx_0x557ab27d5ef0.traceg.xz
-kernel name = _Z6euclidPcffPfiii
-kernel id = 4
-grid dim = (938,1,1)
-block dim = (16,1,1)
-shmem = 0
-nregs = 20
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f4f95000000
-local mem base_addr = 0x00007f4f93000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernel-4-ctx_0x557ab27d5ef0.traceg.xz
launching kernel name: _Z6euclidPcffPfiii uid: 4 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
thread block = 256,0,0
thread block = 257,0,0
thread block = 258,0,0
thread block = 259,0,0
thread block = 260,0,0
thread block = 261,0,0
thread block = 262,0,0
thread block = 263,0,0
thread block = 264,0,0
thread block = 265,0,0
thread block = 266,0,0
thread block = 267,0,0
thread block = 268,0,0
thread block = 269,0,0
thread block = 270,0,0
thread block = 271,0,0
thread block = 272,0,0
thread block = 273,0,0
thread block = 274,0,0
thread block = 275,0,0
thread block = 276,0,0
thread block = 277,0,0
thread block = 278,0,0
thread block = 279,0,0
thread block = 280,0,0
thread block = 281,0,0
thread block = 282,0,0
thread block = 283,0,0
thread block = 284,0,0
thread block = 285,0,0
thread block = 286,0,0
thread block = 287,0,0
thread block = 288,0,0
thread block = 289,0,0
thread block = 290,0,0
thread block = 291,0,0
thread block = 292,0,0
thread block = 293,0,0
thread block = 294,0,0
thread block = 295,0,0
thread block = 296,0,0
thread block = 297,0,0
thread block = 298,0,0
thread block = 299,0,0
thread block = 300,0,0
thread block = 301,0,0
thread block = 302,0,0
thread block = 303,0,0
thread block = 304,0,0
thread block = 305,0,0
thread block = 306,0,0
thread block = 307,0,0
thread block = 308,0,0
thread block = 309,0,0
thread block = 310,0,0
thread block = 311,0,0
thread block = 312,0,0
thread block = 313,0,0
thread block = 314,0,0
thread block = 315,0,0
thread block = 316,0,0
thread block = 317,0,0
thread block = 318,0,0
thread block = 319,0,0
thread block = 320,0,0
thread block = 321,0,0
thread block = 322,0,0
thread block = 323,0,0
thread block = 324,0,0
thread block = 325,0,0
thread block = 326,0,0
thread block = 327,0,0
thread block = 328,0,0
thread block = 329,0,0
thread block = 330,0,0
thread block = 331,0,0
thread block = 332,0,0
thread block = 333,0,0
thread block = 334,0,0
thread block = 335,0,0
thread block = 336,0,0
thread block = 337,0,0
thread block = 338,0,0
thread block = 339,0,0
thread block = 340,0,0
thread block = 341,0,0
thread block = 342,0,0
thread block = 343,0,0
thread block = 344,0,0
thread block = 345,0,0
thread block = 346,0,0
thread block = 347,0,0
thread block = 348,0,0
thread block = 349,0,0
thread block = 350,0,0
thread block = 351,0,0
thread block = 352,0,0
thread block = 353,0,0
thread block = 354,0,0
thread block = 355,0,0
thread block = 356,0,0
thread block = 357,0,0
thread block = 358,0,0
thread block = 359,0,0
thread block = 360,0,0
thread block = 361,0,0
thread block = 362,0,0
thread block = 363,0,0
thread block = 364,0,0
thread block = 365,0,0
thread block = 366,0,0
thread block = 367,0,0
thread block = 368,0,0
thread block = 369,0,0
thread block = 370,0,0
thread block = 371,0,0
thread block = 372,0,0
thread block = 373,0,0
thread block = 374,0,0
thread block = 375,0,0
thread block = 376,0,0
thread block = 377,0,0
thread block = 378,0,0
thread block = 379,0,0
thread block = 380,0,0
thread block = 381,0,0
thread block = 382,0,0
thread block = 383,0,0
thread block = 384,0,0
thread block = 385,0,0
thread block = 386,0,0
thread block = 387,0,0
thread block = 388,0,0
thread block = 389,0,0
thread block = 390,0,0
thread block = 391,0,0
thread block = 392,0,0
thread block = 393,0,0
thread block = 394,0,0
thread block = 395,0,0
thread block = 396,0,0
thread block = 397,0,0
thread block = 398,0,0
thread block = 399,0,0
thread block = 400,0,0
thread block = 401,0,0
thread block = 402,0,0
thread block = 403,0,0
thread block = 404,0,0
thread block = 405,0,0
thread block = 406,0,0
thread block = 407,0,0
thread block = 408,0,0
thread block = 409,0,0
thread block = 410,0,0
thread block = 411,0,0
thread block = 412,0,0
thread block = 413,0,0
thread block = 414,0,0
thread block = 415,0,0
thread block = 416,0,0
thread block = 417,0,0
thread block = 418,0,0
thread block = 419,0,0
thread block = 420,0,0
thread block = 421,0,0
thread block = 422,0,0
thread block = 423,0,0
thread block = 424,0,0
thread block = 425,0,0
thread block = 426,0,0
thread block = 427,0,0
thread block = 428,0,0
thread block = 429,0,0
thread block = 430,0,0
thread block = 431,0,0
thread block = 432,0,0
thread block = 433,0,0
thread block = 434,0,0
thread block = 435,0,0
thread block = 436,0,0
thread block = 437,0,0
thread block = 438,0,0
thread block = 439,0,0
thread block = 440,0,0
thread block = 441,0,0
thread block = 442,0,0
thread block = 443,0,0
thread block = 444,0,0
thread block = 445,0,0
thread block = 446,0,0
thread block = 447,0,0
thread block = 448,0,0
thread block = 449,0,0
thread block = 450,0,0
thread block = 451,0,0
thread block = 452,0,0
thread block = 453,0,0
thread block = 454,0,0
thread block = 455,0,0
thread block = 456,0,0
thread block = 457,0,0
thread block = 458,0,0
thread block = 459,0,0
thread block = 460,0,0
thread block = 461,0,0
thread block = 462,0,0
thread block = 463,0,0
thread block = 464,0,0
thread block = 465,0,0
thread block = 466,0,0
thread block = 467,0,0
thread block = 468,0,0
thread block = 469,0,0
thread block = 470,0,0
thread block = 471,0,0
thread block = 472,0,0
thread block = 473,0,0
thread block = 474,0,0
thread block = 475,0,0
thread block = 476,0,0
thread block = 477,0,0
thread block = 478,0,0
thread block = 479,0,0
thread block = 480,0,0
thread block = 481,0,0
thread block = 482,0,0
thread block = 483,0,0
thread block = 484,0,0
thread block = 485,0,0
thread block = 486,0,0
thread block = 487,0,0
thread block = 488,0,0
thread block = 489,0,0
thread block = 490,0,0
thread block = 491,0,0
thread block = 492,0,0
thread block = 493,0,0
thread block = 494,0,0
thread block = 495,0,0
thread block = 496,0,0
thread block = 497,0,0
thread block = 498,0,0
thread block = 499,0,0
thread block = 500,0,0
thread block = 501,0,0
thread block = 502,0,0
thread block = 503,0,0
thread block = 504,0,0
thread block = 505,0,0
thread block = 506,0,0
thread block = 507,0,0
thread block = 508,0,0
thread block = 509,0,0
thread block = 510,0,0
thread block = 511,0,0
thread block = 512,0,0
thread block = 513,0,0
thread block = 514,0,0
thread block = 515,0,0
thread block = 516,0,0
thread block = 517,0,0
thread block = 518,0,0
thread block = 519,0,0
thread block = 520,0,0
thread block = 521,0,0
thread block = 522,0,0
thread block = 523,0,0
thread block = 524,0,0
thread block = 525,0,0
thread block = 526,0,0
thread block = 527,0,0
thread block = 528,0,0
thread block = 529,0,0
thread block = 530,0,0
thread block = 531,0,0
thread block = 532,0,0
thread block = 533,0,0
thread block = 534,0,0
thread block = 535,0,0
thread block = 536,0,0
thread block = 537,0,0
thread block = 538,0,0
thread block = 539,0,0
thread block = 540,0,0
thread block = 541,0,0
thread block = 542,0,0
thread block = 543,0,0
thread block = 544,0,0
thread block = 545,0,0
thread block = 546,0,0
thread block = 547,0,0
thread block = 548,0,0
thread block = 549,0,0
thread block = 550,0,0
thread block = 551,0,0
thread block = 552,0,0
thread block = 553,0,0
thread block = 554,0,0
thread block = 555,0,0
thread block = 556,0,0
thread block = 557,0,0
thread block = 558,0,0
thread block = 559,0,0
thread block = 560,0,0
thread block = 561,0,0
thread block = 562,0,0
thread block = 563,0,0
thread block = 564,0,0
thread block = 565,0,0
thread block = 566,0,0
thread block = 567,0,0
thread block = 568,0,0
thread block = 569,0,0
thread block = 570,0,0
thread block = 571,0,0
thread block = 572,0,0
thread block = 573,0,0
thread block = 574,0,0
thread block = 575,0,0
thread block = 576,0,0
thread block = 577,0,0
thread block = 578,0,0
thread block = 579,0,0
thread block = 580,0,0
thread block = 581,0,0
thread block = 582,0,0
thread block = 583,0,0
thread block = 584,0,0
thread block = 585,0,0
thread block = 586,0,0
thread block = 587,0,0
thread block = 588,0,0
thread block = 589,0,0
thread block = 590,0,0
thread block = 591,0,0
thread block = 592,0,0
thread block = 593,0,0
thread block = 594,0,0
thread block = 595,0,0
thread block = 596,0,0
thread block = 597,0,0
thread block = 598,0,0
thread block = 599,0,0
thread block = 600,0,0
thread block = 601,0,0
thread block = 602,0,0
thread block = 603,0,0
thread block = 604,0,0
thread block = 605,0,0
thread block = 606,0,0
thread block = 607,0,0
thread block = 608,0,0
thread block = 609,0,0
thread block = 610,0,0
thread block = 611,0,0
thread block = 612,0,0
thread block = 613,0,0
thread block = 614,0,0
thread block = 615,0,0
thread block = 616,0,0
thread block = 617,0,0
thread block = 618,0,0
thread block = 619,0,0
thread block = 620,0,0
thread block = 621,0,0
thread block = 622,0,0
thread block = 623,0,0
thread block = 624,0,0
thread block = 625,0,0
thread block = 626,0,0
thread block = 627,0,0
thread block = 628,0,0
thread block = 629,0,0
thread block = 630,0,0
thread block = 631,0,0
thread block = 632,0,0
thread block = 633,0,0
thread block = 634,0,0
thread block = 635,0,0
thread block = 636,0,0
thread block = 637,0,0
thread block = 638,0,0
thread block = 639,0,0
thread block = 640,0,0
thread block = 641,0,0
thread block = 642,0,0
thread block = 643,0,0
thread block = 644,0,0
thread block = 645,0,0
thread block = 646,0,0
thread block = 647,0,0
thread block = 648,0,0
thread block = 649,0,0
thread block = 650,0,0
thread block = 651,0,0
thread block = 652,0,0
thread block = 653,0,0
thread block = 654,0,0
thread block = 655,0,0
thread block = 656,0,0
thread block = 657,0,0
thread block = 658,0,0
thread block = 659,0,0
thread block = 660,0,0
thread block = 661,0,0
thread block = 662,0,0
thread block = 663,0,0
thread block = 664,0,0
thread block = 665,0,0
thread block = 666,0,0
thread block = 667,0,0
thread block = 668,0,0
thread block = 669,0,0
thread block = 670,0,0
thread block = 671,0,0
thread block = 672,0,0
thread block = 673,0,0
thread block = 674,0,0
thread block = 675,0,0
thread block = 676,0,0
thread block = 677,0,0
thread block = 678,0,0
thread block = 679,0,0
thread block = 680,0,0
thread block = 681,0,0
thread block = 682,0,0
thread block = 683,0,0
thread block = 684,0,0
thread block = 685,0,0
thread block = 686,0,0
thread block = 687,0,0
thread block = 688,0,0
thread block = 689,0,0
thread block = 690,0,0
thread block = 691,0,0
thread block = 692,0,0
thread block = 693,0,0
thread block = 694,0,0
thread block = 695,0,0
thread block = 696,0,0
thread block = 697,0,0
thread block = 698,0,0
thread block = 699,0,0
thread block = 700,0,0
thread block = 701,0,0
thread block = 702,0,0
thread block = 703,0,0
thread block = 704,0,0
thread block = 705,0,0
thread block = 706,0,0
thread block = 707,0,0
thread block = 708,0,0
thread block = 709,0,0
thread block = 710,0,0
thread block = 711,0,0
thread block = 712,0,0
thread block = 713,0,0
thread block = 714,0,0
thread block = 715,0,0
thread block = 716,0,0
thread block = 717,0,0
thread block = 718,0,0
thread block = 719,0,0
thread block = 720,0,0
thread block = 721,0,0
thread block = 722,0,0
thread block = 723,0,0
thread block = 724,0,0
thread block = 725,0,0
thread block = 726,0,0
thread block = 727,0,0
thread block = 728,0,0
thread block = 729,0,0
thread block = 730,0,0
thread block = 731,0,0
thread block = 732,0,0
thread block = 733,0,0
thread block = 734,0,0
thread block = 735,0,0
thread block = 736,0,0
thread block = 737,0,0
thread block = 738,0,0
thread block = 739,0,0
thread block = 740,0,0
thread block = 741,0,0
thread block = 742,0,0
thread block = 743,0,0
thread block = 744,0,0
thread block = 745,0,0
thread block = 746,0,0
thread block = 747,0,0
thread block = 748,0,0
thread block = 749,0,0
thread block = 750,0,0
thread block = 751,0,0
thread block = 752,0,0
thread block = 753,0,0
thread block = 754,0,0
thread block = 755,0,0
thread block = 756,0,0
thread block = 757,0,0
thread block = 758,0,0
thread block = 759,0,0
thread block = 760,0,0
thread block = 761,0,0
thread block = 762,0,0
thread block = 763,0,0
thread block = 764,0,0
thread block = 765,0,0
thread block = 766,0,0
thread block = 767,0,0
thread block = 768,0,0
thread block = 769,0,0
thread block = 770,0,0
thread block = 771,0,0
thread block = 772,0,0
thread block = 773,0,0
thread block = 774,0,0
thread block = 775,0,0
thread block = 776,0,0
thread block = 777,0,0
thread block = 778,0,0
thread block = 779,0,0
thread block = 780,0,0
thread block = 781,0,0
thread block = 782,0,0
thread block = 783,0,0
thread block = 784,0,0
thread block = 785,0,0
thread block = 786,0,0
thread block = 787,0,0
thread block = 788,0,0
thread block = 789,0,0
thread block = 790,0,0
thread block = 791,0,0
thread block = 792,0,0
thread block = 793,0,0
thread block = 794,0,0
thread block = 795,0,0
thread block = 796,0,0
thread block = 797,0,0
thread block = 798,0,0
thread block = 799,0,0
thread block = 800,0,0
thread block = 801,0,0
thread block = 802,0,0
thread block = 803,0,0
thread block = 804,0,0
thread block = 805,0,0
thread block = 806,0,0
thread block = 807,0,0
thread block = 808,0,0
thread block = 809,0,0
thread block = 810,0,0
thread block = 811,0,0
thread block = 812,0,0
thread block = 813,0,0
thread block = 814,0,0
thread block = 815,0,0
thread block = 816,0,0
thread block = 817,0,0
thread block = 818,0,0
thread block = 819,0,0
thread block = 820,0,0
thread block = 821,0,0
thread block = 822,0,0
thread block = 823,0,0
thread block = 824,0,0
thread block = 825,0,0
thread block = 826,0,0
thread block = 827,0,0
thread block = 828,0,0
thread block = 829,0,0
thread block = 830,0,0
thread block = 831,0,0
thread block = 832,0,0
thread block = 833,0,0
thread block = 834,0,0
thread block = 835,0,0
thread block = 836,0,0
thread block = 837,0,0
thread block = 838,0,0
thread block = 839,0,0
thread block = 840,0,0
thread block = 841,0,0
thread block = 842,0,0
thread block = 843,0,0
thread block = 844,0,0
thread block = 845,0,0
thread block = 846,0,0
thread block = 847,0,0
thread block = 848,0,0
thread block = 849,0,0
thread block = 850,0,0
thread block = 851,0,0
thread block = 852,0,0
thread block = 853,0,0
thread block = 854,0,0
thread block = 855,0,0
thread block = 856,0,0
thread block = 857,0,0
thread block = 858,0,0
thread block = 859,0,0
thread block = 860,0,0
thread block = 861,0,0
thread block = 862,0,0
thread block = 863,0,0
thread block = 864,0,0
thread block = 865,0,0
thread block = 866,0,0
thread block = 867,0,0
thread block = 868,0,0
thread block = 869,0,0
thread block = 870,0,0
thread block = 871,0,0
thread block = 872,0,0
thread block = 873,0,0
thread block = 874,0,0
thread block = 875,0,0
thread block = 876,0,0
thread block = 877,0,0
thread block = 878,0,0
thread block = 879,0,0
thread block = 880,0,0
thread block = 881,0,0
thread block = 882,0,0
thread block = 883,0,0
thread block = 884,0,0
thread block = 885,0,0
thread block = 886,0,0
thread block = 887,0,0
thread block = 888,0,0
thread block = 889,0,0
thread block = 890,0,0
thread block = 891,0,0
thread block = 892,0,0
thread block = 893,0,0
thread block = 894,0,0
thread block = 895,0,0
thread block = 896,0,0
thread block = 897,0,0
thread block = 898,0,0
thread block = 899,0,0
thread block = 900,0,0
thread block = 901,0,0
thread block = 902,0,0
thread block = 903,0,0
thread block = 904,0,0
thread block = 905,0,0
thread block = 906,0,0
thread block = 907,0,0
thread block = 908,0,0
thread block = 909,0,0
thread block = 910,0,0
thread block = 911,0,0
thread block = 912,0,0
thread block = 913,0,0
thread block = 914,0,0
thread block = 915,0,0
thread block = 916,0,0
thread block = 917,0,0
thread block = 918,0,0
thread block = 919,0,0
thread block = 920,0,0
thread block = 921,0,0
thread block = 922,0,0
thread block = 923,0,0
thread block = 924,0,0
thread block = 925,0,0
thread block = 926,0,0
thread block = 927,0,0
thread block = 928,0,0
thread block = 929,0,0
thread block = 930,0,0
thread block = 931,0,0
thread block = 932,0,0
thread block = 933,0,0
thread block = 934,0,0
thread block = 935,0,0
thread block = 936,0,0
thread block = 937,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z6euclidPcffPfiii 
kernel_launch_uid = 4 
kernel_stream_id = 0
gpu_sim_cycle = 7831
gpu_sim_insn = 1406098
gpu_ipc =     179.5554
gpu_tot_sim_cycle = 31950
gpu_tot_sim_insn = 5623845
gpu_tot_ipc =     176.0202
gpu_tot_issued_cta = 3752
gpu_occupancy = 38.3193% 
gpu_tot_occupancy = 37.5240% 
max_total_param_size = 0
gpu_stall_dramfull = 5461
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.9330
partiton_level_parallism_total  =       2.8755
partiton_level_parallism_util =      10.3088
partiton_level_parallism_util_total  =       9.7498
L2_BW  =     106.2435 GB/Sec
L2_BW_total  =     104.1619 GB/Sec
gpu_total_sim_rate=432603

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4566, Reservation_fails = 1397
	L1D_cache_core[1]: Access = 11644, Miss = 1968, Miss_rate = 0.169, Pending_hits = 4428, Reservation_fails = 1010
	L1D_cache_core[2]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4575, Reservation_fails = 1336
	L1D_cache_core[3]: Access = 11644, Miss = 1968, Miss_rate = 0.169, Pending_hits = 4428, Reservation_fails = 1045
	L1D_cache_core[4]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4574, Reservation_fails = 1415
	L1D_cache_core[5]: Access = 11644, Miss = 1968, Miss_rate = 0.169, Pending_hits = 4411, Reservation_fails = 1214
	L1D_cache_core[6]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4583, Reservation_fails = 1201
	L1D_cache_core[7]: Access = 11571, Miss = 1955, Miss_rate = 0.169, Pending_hits = 4400, Reservation_fails = 1184
	L1D_cache_core[8]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4592, Reservation_fails = 1302
	L1D_cache_core[9]: Access = 11644, Miss = 1968, Miss_rate = 0.169, Pending_hits = 4419, Reservation_fails = 1176
	L1D_cache_core[10]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4592, Reservation_fails = 1232
	L1D_cache_core[11]: Access = 11644, Miss = 1968, Miss_rate = 0.169, Pending_hits = 4421, Reservation_fails = 1083
	L1D_cache_core[12]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4592, Reservation_fails = 1405
	L1D_cache_core[13]: Access = 11644, Miss = 1968, Miss_rate = 0.169, Pending_hits = 4428, Reservation_fails = 1027
	L1D_cache_core[14]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4574, Reservation_fails = 1337
	L1D_cache_core[15]: Access = 11644, Miss = 1968, Miss_rate = 0.169, Pending_hits = 4411, Reservation_fails = 1209
	L1D_cache_core[16]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4592, Reservation_fails = 1408
	L1D_cache_core[17]: Access = 11571, Miss = 1955, Miss_rate = 0.169, Pending_hits = 4399, Reservation_fails = 991
	L1D_cache_core[18]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4584, Reservation_fails = 1154
	L1D_cache_core[19]: Access = 11644, Miss = 1968, Miss_rate = 0.169, Pending_hits = 4428, Reservation_fails = 964
	L1D_cache_core[20]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4592, Reservation_fails = 1172
	L1D_cache_core[21]: Access = 11644, Miss = 1968, Miss_rate = 0.169, Pending_hits = 4419, Reservation_fails = 1000
	L1D_cache_core[22]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4592, Reservation_fails = 1109
	L1D_cache_core[23]: Access = 11644, Miss = 1968, Miss_rate = 0.169, Pending_hits = 4416, Reservation_fails = 1079
	L1D_cache_core[24]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4581, Reservation_fails = 1185
	L1D_cache_core[25]: Access = 11571, Miss = 1955, Miss_rate = 0.169, Pending_hits = 4400, Reservation_fails = 1007
	L1D_cache_core[26]: Access = 11502, Miss = 2025, Miss_rate = 0.176, Pending_hits = 4536, Reservation_fails = 1081
	L1D_cache_core[27]: Access = 11502, Miss = 1944, Miss_rate = 0.169, Pending_hits = 4371, Reservation_fails = 959
	L1D_cache_core[28]: Access = 11502, Miss = 2025, Miss_rate = 0.176, Pending_hits = 4536, Reservation_fails = 1204
	L1D_cache_core[29]: Access = 11502, Miss = 1944, Miss_rate = 0.169, Pending_hits = 4357, Reservation_fails = 1035
	L1D_cache_core[30]: Access = 11502, Miss = 2025, Miss_rate = 0.176, Pending_hits = 4501, Reservation_fails = 1253
	L1D_cache_core[31]: Access = 11502, Miss = 1944, Miss_rate = 0.169, Pending_hits = 4357, Reservation_fails = 1078
	L1D_cache_core[32]: Access = 11502, Miss = 2025, Miss_rate = 0.176, Pending_hits = 4518, Reservation_fails = 1132
	L1D_cache_core[33]: Access = 11502, Miss = 1944, Miss_rate = 0.169, Pending_hits = 4347, Reservation_fails = 1009
	L1D_cache_core[34]: Access = 11502, Miss = 2025, Miss_rate = 0.176, Pending_hits = 4536, Reservation_fails = 1042
	L1D_cache_core[35]: Access = 11429, Miss = 1931, Miss_rate = 0.169, Pending_hits = 4346, Reservation_fails = 989
	L1D_cache_core[36]: Access = 11502, Miss = 2025, Miss_rate = 0.176, Pending_hits = 4524, Reservation_fails = 1142
	L1D_cache_core[37]: Access = 11502, Miss = 1944, Miss_rate = 0.169, Pending_hits = 4374, Reservation_fails = 949
	L1D_cache_core[38]: Access = 11502, Miss = 2025, Miss_rate = 0.176, Pending_hits = 4527, Reservation_fails = 1260
	L1D_cache_core[39]: Access = 11502, Miss = 1944, Miss_rate = 0.169, Pending_hits = 4365, Reservation_fails = 989
	L1D_cache_core[40]: Access = 11502, Miss = 2025, Miss_rate = 0.176, Pending_hits = 4518, Reservation_fails = 1322
	L1D_cache_core[41]: Access = 11502, Miss = 1944, Miss_rate = 0.169, Pending_hits = 4374, Reservation_fails = 1039
	L1D_cache_core[42]: Access = 11502, Miss = 2025, Miss_rate = 0.176, Pending_hits = 4536, Reservation_fails = 1022
	L1D_cache_core[43]: Access = 11502, Miss = 1944, Miss_rate = 0.169, Pending_hits = 4374, Reservation_fails = 948
	L1D_cache_core[44]: Access = 11502, Miss = 2025, Miss_rate = 0.176, Pending_hits = 4536, Reservation_fails = 1095
	L1D_cache_core[45]: Access = 11502, Miss = 1944, Miss_rate = 0.169, Pending_hits = 4374, Reservation_fails = 928
	L1D_total_cache_accesses = 532492
	L1D_total_cache_misses = 91872
	L1D_total_cache_miss_rate = 0.1725
	L1D_total_cache_pending_hits = 205904
	L1D_total_cache_reservation_fails = 52118
	L1D_cache_data_port_util = 0.452
	L1D_cache_fill_port_util = 0.163
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 234716
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 205904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25784
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 52118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 58588
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 205904
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3752
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3748
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 524992
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7500

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 47747
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 4371
ctas_completed 3752, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 
distro:
540, 575, 576, 610, 575, 575, 644, 576, 610, 575, 540, 644, 542, 610, 471, 368, 368, 368, 368, 368, 184, 
gpgpu_n_tot_thrd_icount = 15843488
gpgpu_n_tot_w_icount = 495109
gpgpu_n_stall_shd_mem = 139149
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 84372
gpgpu_n_mem_write_global = 7500
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 480000
gpgpu_n_store_insn = 60000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 68592
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 68592
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 70557
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:430012	W0_Idle:287321	W0_Scoreboard:892672	W1:51211	W2:43337	W3:22846	W4:8128	W5:2038	W6:621	W7:30	W8:332	W9:2	W10:42	W11:141	W12:571	W13:1649	W14:3500	W15:5214	W16:325665	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:132384	WS1:125868	WS2:120926	WS3:115931	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 674976 {8:84372,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 300000 {40:7500,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3374880 {40:84372,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 60000 {8:7500,}
maxmflatency = 1421 
max_icnt2mem_latency = 835 
maxmrqlatency = 122 
max_icnt2sh_latency = 28 
averagemflatency = 502 
avg_icnt2mem_latency = 222 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 2 
mrq_lat_table:12947 	968 	1615 	2120 	2118 	1009 	316 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15443 	40690 	30852 	4887 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	18343 	9120 	26024 	37086 	1299 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	86490 	4179 	955 	248 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	9 	4 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        64        65        41        19        35        33         0         0         0         0         0         0         0         0 
dram[1]:        45        17        42        64        22        14        23        24         0         0         0         0         0         0         0         0 
dram[2]:        46        41        60        74        30        23        20        38         0         0         0         0         0         0         0         0 
dram[3]:        26        22        45        66        22        19        22        33         0         0         0         0         0         0         0         0 
dram[4]:        40        19        58        44        17        16        17        19         0         0         0         0         0         0         0         0 
dram[5]:        22        33        55        40        12        24        20         0         0         0         0         0         0         0         0         0 
dram[6]:        24        46        35        44        27        23        39        34         0         0         0         0         0         0         0         0 
dram[7]:        30        33        43        39        17        25        25        17         0         0         0         0         0         0         0         0 
dram[8]:        28        35        53        53        17        18        43        21         0         0         0         0         0         0         0         0 
dram[9]:        29        34        45        58        27        25        31        61         0         0         0         0         0         0         0         0 
dram[10]:        33        36        71        51        24        12        37        14         0         0         0         0         0         0         0         0 
dram[11]:        53        31        43        68        19        25        58        19         0         0         0         0         0         0         0         0 
dram[12]:        27        35        45        55        20        29        27        38         0         0         0         0         0         0         0         0 
dram[13]:        35        27        45        52        30        20        14        26         0         0         0         0         0         0         0         0 
dram[14]:        26        46        76        67        18        20        53        30         0         0         0         0         0         0         0         0 
dram[15]:        29        50        64        71        30        26        12        41         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5554      5559      5557      5626      5654      6029      6083      5826      5629      5642      5625      5822      5852      5703      5682 
dram[1]:      5554      5558      5577      5557      5628      5644      6093      6108      5839      5876      5652      5654      5689      5739      5679      5706 
dram[2]:      5567      5554      5568      5557      5637      5636      6099      6171      5845      5844      5623      5661      5696      5720      5658      5672 
dram[3]:      5558      5563      5559      5558      5618      5642      6026      6014      5837      5755      5663      5669      5718      5711      5654      5661 
dram[4]:      5553      5554      5557      5558      5656      5648      5986      6046      5722      5661      5629      5663      5696      5756      5659      5678 
dram[5]:      5553      5556      5561      5565      5657      5642      5995      6002      5761      5651      5627      5631      5698      5696      5953      5675 
dram[6]:      5554      5553      5560      5558      5634      5656      6039      6082      5685      5645      5665      5616      5739      5713      5670      5669 
dram[7]:      5553      5578      5557      5568      5650      5643      6027      6025      5777      5703      5615      5645      5705      5722      5685      5663 
dram[8]:      5555      5553      5558      5571      5638      5625      6114      5977      5756      5829      5629      5627      5715      5697      5724      5669 
dram[9]:      5553      5556      5558      5558      5641      5649      5982      6047      5711      5652      5660      5652      5706      5705      5690      5658 
dram[10]:      5553      5554      5559      5561      5625      5682      6107      5967      5636      5968      5670      5656      5722      5901      5688      5698 
dram[11]:      5553      5564      5582      5557      5658      5629      6116      6160      5656      5867      5625      5631      5721      5717      5663      5716 
dram[12]:      5553      5553      5562      5585      5974      5648      6059      6038      5672      5638      5659      5675      5722      5702      5676      5678 
dram[13]:      5553      5553      5557      5558      5639      5648      6088      6020      5700      5689      5680      5663      5723      5706      5684      5712 
dram[14]:      5562      5553      5559      5557      5644      5642      6048      6035      5660      5705      5662      5619      5730      5695      5671      5684 
dram[15]:      5553      5554      5562      5557      5649      5623      6013      6081      5645      5860      5643      5638      5725      5733      5682      5685 
average row accesses per activate:
dram[0]:  5.950000 11.000000 14.300000 30.750000  7.529412  5.304348  8.666667  4.900000 55.000000 58.000000 60.000000 79.000000 60.000000 56.000000 41.000000 47.000000 
dram[1]:  8.437500  5.115385 11.125000 17.000000  4.000000  3.840000  5.866667  3.800000 44.000000 45.000000 55.000000 82.000000 51.000000 42.000000 89.000000 68.000000 
dram[2]:  6.318182  6.550000 15.500000 11.083333  6.421052  5.840000  5.363636  6.333333 59.000000 44.000000 54.000000 69.000000 53.000000 45.000000 56.000000 53.000000 
dram[3]:  6.375000  7.571429  9.500000 11.250000  5.173913  5.680000  8.000000  8.857142 29.000000 53.000000 52.000000 33.000000 68.000000 56.000000 71.000000 84.000000 
dram[4]:  8.000000  6.100000  9.375000 11.800000  3.758621  4.521739  5.285714  9.000000 52.000000 77.000000 57.000000 51.000000 55.000000 41.000000 60.000000 60.000000 
dram[5]:  5.045455  6.611111 23.250000 12.625000  4.840000  5.523809  5.083333 76.000000 36.000000 78.000000 75.000000 64.000000 63.000000 84.000000 49.000000 41.000000 
dram[6]:  6.533333  8.600000 11.166667 16.833334  7.000000  6.052631  8.571428  8.090909 85.000000 49.000000 36.000000 64.000000 49.000000 69.000000 39.000000 69.000000 
dram[7]:  6.500000  6.500000 10.833333  9.000000  4.260870  6.240000  5.461538  6.800000 64.000000 53.000000 74.000000 75.000000 86.000000 64.000000 48.000000 68.000000 
dram[8]:  7.583333  8.071428 13.200000 12.000000  4.733333  4.823529  6.777778  4.846154 72.000000 57.000000 79.000000 45.000000 50.000000 70.000000 44.000000 67.000000 
dram[9]:  7.285714  6.125000 10.625000 10.300000  4.333333  4.956522  7.666667 12.375000 46.000000 54.000000 64.000000 49.000000 74.000000 67.000000 63.000000 61.000000 
dram[10]:  6.611111  5.875000  7.333333  9.000000  6.037037  5.058824 14.600000  4.000000 74.000000 45.000000 34.000000 66.000000 68.000000 31.000000 66.000000 66.000000 
dram[11]: 10.083333  6.937500 23.250000 14.600000  5.333333  6.263158 22.666666  6.363636 82.000000 86.000000 84.000000 67.000000 32.000000 60.000000 52.000000 24.000000 
dram[12]:  6.409091  6.250000 11.875000 13.500000  5.772727  6.736842  6.000000  9.333333 47.000000 39.000000 59.000000 44.000000 59.000000 82.000000 78.000000 65.000000 
dram[13]:  7.166667  5.944445 13.625000 10.500000  5.000000  4.137931  3.800000  8.181818 47.000000 110.000000 46.000000 36.000000 54.000000 57.000000 66.000000 59.000000 
dram[14]:  6.454545  7.333333 15.800000 16.000000  4.739130  3.064516  8.000000  5.882353 100.000000 56.000000 55.000000 41.000000 66.000000 59.000000 57.000000 71.000000 
dram[15]:  6.000000  7.785714 22.666666 16.799999  5.043478  7.210526  3.750000  6.000000 46.000000 38.000000 56.000000 75.000000 54.000000 57.000000 62.000000 36.000000 
average row locality = 21093/2044 = 10.319471
number of bytes read:
dram[0]:      3808      3520      4576      3936      4096      3904      2496      3136      1760      1856      1920      2528      1920      1792      1312      1504 
dram[1]:      4320      4256      2848      4352      4224      3072      2816      2432      1408      1440      1760      2624      1632      1344      2848      2176 
dram[2]:      4448      4192      4960      4256      3904      4672      1888      2432      1888      1408      1728      2208      1696      1440      1792      1696 
dram[3]:      3264      3392      3648      4320      3808      4544      3072      1984       928      1696      1664      1056      2176      1792      2272      2688 
dram[4]:      4096      1952      4800      3776      3488      3328      2368      1440      1664      2464      1824      1632      1760      1312      1920      1920 
dram[5]:      3552      3808      2976      3232      3872      3712      1952      2432      1152      2496      2400      2048      2016      2688      1568      1312 
dram[6]:      3136      5504      2144      3232      4256      3680      1920      2848      2720      1568      1152      2048      1568      2208      1248      2208 
dram[7]:      4160      2912      4160      2880      3136      4992      2272      1088      2048      1696      2368      2400      2752      2048      1536      2176 
dram[8]:      2912      3616      4224      3072      2272      2624      1952      2016      2304      1824      2528      1440      1600      2240      1408      2144 
dram[9]:      3264      4704      2720      3296      3744      3648      2208      3168      1472      1728      2048      1568      2368      2144      2016      1952 
dram[10]:      3808      4512      4224      2880      5216      2752      2336      1152      2368      1440      1088      2112      2176       992      2112      2112 
dram[11]:      3872      3552      2976      4672      3584      3808      2176      2240      2624      2752      2688      2144      1024      1920      1664       768 
dram[12]:      4512      3200      3040      3456      4064      4096      2112      1792      1504      1248      1888      1408      1888      2624      2496      2080 
dram[13]:      4128      3424      3488      3360      3360      3840      1824      2880      1504      3520      1472      1152      1728      1824      2112      1888 
dram[14]:      4544      4224      5056      4096      3488      3040      3328      3200      3200      1792      1760      1312      2112      1888      1824      2272 
dram[15]:      2304      3488      4352      5376      3712      4384      1920      2304      1472      1216      1792      2400      1728      1824      1984      1152 
total bytes read: 674976
Bbank skew: 5504/768 = 7.17
chip skew: 47136/38176 = 1.23
number of bytes accessed:
dram[0]:      3808      3520      4576      3936      4096      3904      2496      3136      1760      1856      1920      2528      1920      1792      1312      1504 
dram[1]:      4320      4256      2848      4352      4224      3072      2816      2432      1408      1440      1760      2624      1632      1344      2848      2176 
dram[2]:      4448      4192      4960      4256      3904      4672      1888      2432      1888      1408      1728      2208      1696      1440      1792      1696 
dram[3]:      3264      3392      3648      4320      3808      4544      3072      1984       928      1696      1664      1056      2176      1792      2272      2688 
dram[4]:      4096      1952      4800      3776      3488      3328      2368      1440      1664      2464      1824      1632      1760      1312      1920      1920 
dram[5]:      3552      3808      2976      3232      3872      3712      1952      2432      1152      2496      2400      2048      2016      2688      1568      1312 
dram[6]:      3136      5504      2144      3232      4256      3680      1920      2848      2720      1568      1152      2048      1568      2208      1248      2208 
dram[7]:      4160      2912      4160      2880      3136      4992      2272      1088      2048      1696      2368      2400      2752      2048      1536      2176 
dram[8]:      2912      3616      4224      3072      2272      2624      1952      2016      2304      1824      2528      1440      1600      2240      1408      2144 
dram[9]:      3264      4704      2720      3296      3744      3648      2208      3168      1472      1728      2048      1568      2368      2144      2016      1952 
dram[10]:      3808      4512      4224      2880      5216      2752      2336      1152      2368      1440      1088      2112      2176       992      2112      2112 
dram[11]:      3872      3552      2976      4672      3584      3808      2176      2240      2624      2752      2688      2144      1024      1920      1664       768 
dram[12]:      4512      3200      3040      3456      4064      4096      2112      1792      1504      1248      1888      1408      1888      2624      2496      2080 
dram[13]:      4128      3424      3488      3360      3360      3840      1824      2880      1504      3520      1472      1152      1728      1824      2112      1888 
dram[14]:      4544      4224      5056      4096      3488      3040      3328      3200      3200      1792      1760      1312      2112      1888      1824      2272 
dram[15]:      2304      3488      4352      5376      3712      4384      1920      2304      1472      1216      1792      2400      1728      1824      1984      1152 
total dram bytes accesed = 674976
bank skew: 5504/768 = 7.17
chip skew: 47136/38176 = 1.23
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         61        60        63        63        70        71        96        95        68        75        54        54        61        60        73        64
dram[1]:         59        63        61        64        74        75        96        92        71        77        57        55        60        62        68        69
dram[2]:         59        58        68        63        75        71        89       103        74        62        54        55        67        59        66        65
dram[3]:         60        61        64        61        70        72        96       101        72        70        54        53        59        58        69        69
dram[4]:         57        56        62        63        69        69        94        98        66        63        54        54        53        60        65        65
dram[5]:         62        59        65        67        71        71       107       102        73        71        54        53        61        60        71        66
dram[6]:         58        59        58        62        68        73        98        90        68        70        54        55        63        58        62        65
dram[7]:         60        64        63        68        71        74        96       122        74        78        53        53        59        59        70        70
dram[8]:         58        56        63        62        69        74       100       107        70        75        54        55        55        61        69        66
dram[9]:         62        60        59        60        72        73        95       102        68        71        53        54        60        61        65        68
dram[10]:         60        62        58        59        69        72        96       116        67        79        54        55        61        65        70        67
dram[11]:         61        57        64        62        74        69       104        90        76        69        54        54        62        59        65        70
dram[12]:         61        54        65        67        76        69       112       103        70        62        54        54        58        60        65        69
dram[13]:         57        57        63        60        74        71       113        95        75        65        54        55        60        61        64        65
dram[14]:         61        61        66        68        75        75        96        94        69        74        55        54        65        62        69        69
dram[15]:         60        64        61        61        72        68        97        99        68        70        52        54        60        62        65        63
maximum mf latency per bank:
dram[0]:       1258      1172      1262      1264      1255      1279      1286      1280      1254      1305       950       842       987      1054      1082      1169
dram[1]:       1212      1313      1292      1307      1376      1357      1315      1308      1246      1325       859       866      1143      1020      1161      1186
dram[2]:       1311      1348      1375      1313      1342      1339      1327      1350      1307      1073       921       971      1241      1029      1234      1101
dram[3]:       1109      1329      1308      1313      1264      1387      1275      1266      1277      1222       818       823      1163      1075      1177      1161
dram[4]:       1113      1077      1160      1227      1196      1191      1240      1149      1155      1158       859       729       883       977      1010      1179
dram[5]:       1172      1269      1201      1229      1263      1251      1262      1200      1184      1204       871       823      1270      1012      1085      1104
dram[6]:       1276      1208      1265      1245      1286      1284      1196      1232      1263      1122       763       888      1074      1262      1000      1083
dram[7]:       1238      1309      1250      1293      1283      1333      1293      1258      1319      1292       851       962      1311      1085      1183      1209
dram[8]:       1096      1074      1191      1157      1153      1165      1151      1146      1086      1132       876       861       932       992      1012       985
dram[9]:       1276      1162      1236      1252      1271      1264      1264      1263      1232      1238       852       926      1315      1317      1088      1203
dram[10]:       1227      1257      1264      1225      1302      1264      1312      1257      1266      1280       988       878      1110      1195      1245      1264
dram[11]:       1221      1131      1250      1278      1290      1265      1218      1316      1210      1252       897       897      1053      1029      1069      1086
dram[12]:       1211      1104      1210      1202      1232      1268      1268      1204      1165      1185       866       861      1031      1101      1082      1112
dram[13]:       1206      1192      1326      1238      1299      1292      1269      1311      1223      1214       807       787      1123      1060      1153      1125
dram[14]:       1397      1348      1400      1356      1361      1396      1388      1401      1354      1421       950      1040      1208      1084      1223      1128
dram[15]:       1148      1190      1216      1173      1193      1174      1136      1271      1150      1086       763       810      1172      1036      1173       961
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141471 n_nop=139877 n_act=121 n_pre=105 n_ref_event=0 n_req=1377 n_rd=1377 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03893
n_activity=8436 dram_eff=0.6529
bk0: 119a 139369i bk1: 110a 139634i bk2: 143a 139822i bk3: 123a 140062i bk4: 128a 139132i bk5: 122a 138904i bk6: 78a 140373i bk7: 98a 139486i bk8: 55a 140694i bk9: 58a 140835i bk10: 60a 140693i bk11: 79a 140435i bk12: 60a 140958i bk13: 56a 141015i bk14: 41a 141320i bk15: 47a 141058i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912128
Row_Buffer_Locality_read = 0.912128
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.233149
Bank_Level_Parallism_Col = 2.985889
Bank_Level_Parallism_Ready = 2.110310
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.211323 

BW Util details:
bwutil = 0.038934 
total_CMD = 141471 
util_bw = 5508 
Wasted_Col = 895 
Wasted_Row = 449 
Idle = 134619 

BW Util Bottlenecks: 
RCDc_limit = 846 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 371 
rwq = 0 
CCDLc_limit_alone = 371 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141471 
n_nop = 139877 
Read = 1377 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 121 
n_pre = 105 
n_ref = 0 
n_req = 1377 
total_req = 1377 

Dual Bus Interface Util: 
issued_total_row = 226 
issued_total_col = 1377 
Row_Bus_Util =  0.001598 
CoL_Bus_Util = 0.009733 
Either_Row_CoL_Bus_Util = 0.011267 
Issued_on_Two_Bus_Simul_Util = 0.000064 
issued_two_Eff = 0.005646 
queue_avg = 0.361883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.361883
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141471 n_nop=139821 n_act=159 n_pre=143 n_ref_event=0 n_req=1361 n_rd=1361 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03848
n_activity=8465 dram_eff=0.6431
bk0: 135a 139464i bk1: 133a 139022i bk2: 89a 140411i bk3: 136a 139560i bk4: 132a 138519i bk5: 96a 138937i bk6: 88a 139717i bk7: 76a 139600i bk8: 44a 140951i bk9: 45a 141100i bk10: 55a 140928i bk11: 82a 140543i bk12: 51a 141010i bk13: 42a 141169i bk14: 89a 140897i bk15: 68a 140943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.883174
Row_Buffer_Locality_read = 0.883174
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.199447
Bank_Level_Parallism_Col = 2.774721
Bank_Level_Parallism_Ready = 1.965868
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.231429 

BW Util details:
bwutil = 0.038481 
total_CMD = 141471 
util_bw = 5444 
Wasted_Col = 1160 
Wasted_Row = 522 
Idle = 134345 

BW Util Bottlenecks: 
RCDc_limit = 1157 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 401 
rwq = 0 
CCDLc_limit_alone = 401 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141471 
n_nop = 139821 
Read = 1361 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 159 
n_pre = 143 
n_ref = 0 
n_req = 1361 
total_req = 1361 

Dual Bus Interface Util: 
issued_total_row = 302 
issued_total_col = 1361 
Row_Bus_Util =  0.002135 
CoL_Bus_Util = 0.009620 
Either_Row_CoL_Bus_Util = 0.011663 
Issued_on_Two_Bus_Simul_Util = 0.000092 
issued_two_Eff = 0.007879 
queue_avg = 0.384764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.384764
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141471 n_nop=139829 n_act=139 n_pre=123 n_ref_event=0 n_req=1394 n_rd=1394 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03941
n_activity=8603 dram_eff=0.6481
bk0: 139a 139066i bk1: 131a 139127i bk2: 155a 139436i bk3: 133a 139345i bk4: 122a 139081i bk5: 146a 138370i bk6: 59a 140149i bk7: 76a 140009i bk8: 59a 140873i bk9: 44a 141052i bk10: 54a 140739i bk11: 69a 140775i bk12: 53a 140797i bk13: 45a 140879i bk14: 56a 140799i bk15: 53a 140919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900287
Row_Buffer_Locality_read = 0.900287
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.427965
Bank_Level_Parallism_Col = 3.132736
Bank_Level_Parallism_Ready = 2.270655
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.283551 

BW Util details:
bwutil = 0.039414 
total_CMD = 141471 
util_bw = 5576 
Wasted_Col = 1034 
Wasted_Row = 499 
Idle = 134362 

BW Util Bottlenecks: 
RCDc_limit = 1036 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 393 
rwq = 0 
CCDLc_limit_alone = 393 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141471 
n_nop = 139829 
Read = 1394 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 139 
n_pre = 123 
n_ref = 0 
n_req = 1394 
total_req = 1394 

Dual Bus Interface Util: 
issued_total_row = 262 
issued_total_col = 1394 
Row_Bus_Util =  0.001852 
CoL_Bus_Util = 0.009854 
Either_Row_CoL_Bus_Util = 0.011607 
Issued_on_Two_Bus_Simul_Util = 0.000099 
issued_two_Eff = 0.008526 
queue_avg = 0.408621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.408621
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141471 n_nop=139917 n_act=129 n_pre=113 n_ref_event=0 n_req=1322 n_rd=1322 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03738
n_activity=8317 dram_eff=0.6358
bk0: 102a 139832i bk1: 106a 139910i bk2: 114a 140051i bk3: 135a 139860i bk4: 119a 139302i bk5: 142a 138808i bk6: 96a 139940i bk7: 62a 140614i bk8: 29a 141170i bk9: 53a 141070i bk10: 52a 140828i bk11: 33a 141002i bk12: 68a 140891i bk13: 56a 140726i bk14: 71a 141160i bk15: 84a 140723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902421
Row_Buffer_Locality_read = 0.902421
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.846340
Bank_Level_Parallism_Col = 2.550594
Bank_Level_Parallism_Ready = 1.863535
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.116808 

BW Util details:
bwutil = 0.037379 
total_CMD = 141471 
util_bw = 5288 
Wasted_Col = 1032 
Wasted_Row = 578 
Idle = 134573 

BW Util Bottlenecks: 
RCDc_limit = 1054 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 352 
rwq = 0 
CCDLc_limit_alone = 352 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141471 
n_nop = 139917 
Read = 1322 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 129 
n_pre = 113 
n_ref = 0 
n_req = 1322 
total_req = 1322 

Dual Bus Interface Util: 
issued_total_row = 242 
issued_total_col = 1322 
Row_Bus_Util =  0.001711 
CoL_Bus_Util = 0.009345 
Either_Row_CoL_Bus_Util = 0.010985 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.006435 
queue_avg = 0.297481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.297481
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141471 n_nop=139998 n_act=131 n_pre=115 n_ref_event=0 n_req=1242 n_rd=1242 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03512
n_activity=8226 dram_eff=0.6039
bk0: 128a 139701i bk1: 61a 140445i bk2: 150a 139068i bk3: 118a 140061i bk4: 109a 138732i bk5: 104a 139074i bk6: 74a 139799i bk7: 45a 140808i bk8: 52a 140958i bk9: 77a 140593i bk10: 57a 140779i bk11: 51a 140804i bk12: 55a 140866i bk13: 41a 141159i bk14: 60a 141098i bk15: 60a 140917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894525
Row_Buffer_Locality_read = 0.894525
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.193163
Bank_Level_Parallism_Col = 2.880699
Bank_Level_Parallism_Ready = 2.047050
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.212831 

BW Util details:
bwutil = 0.035117 
total_CMD = 141471 
util_bw = 4968 
Wasted_Col = 1005 
Wasted_Row = 546 
Idle = 134952 

BW Util Bottlenecks: 
RCDc_limit = 1024 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 346 
rwq = 0 
CCDLc_limit_alone = 346 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141471 
n_nop = 139998 
Read = 1242 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 131 
n_pre = 115 
n_ref = 0 
n_req = 1242 
total_req = 1242 

Dual Bus Interface Util: 
issued_total_row = 246 
issued_total_col = 1242 
Row_Bus_Util =  0.001739 
CoL_Bus_Util = 0.008779 
Either_Row_CoL_Bus_Util = 0.010412 
Issued_on_Two_Bus_Simul_Util = 0.000106 
issued_two_Eff = 0.010183 
queue_avg = 0.249804 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.249804
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141471 n_nop=139969 n_act=119 n_pre=103 n_ref_event=0 n_req=1288 n_rd=1288 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03642
n_activity=8353 dram_eff=0.6168
bk0: 111a 139419i bk1: 119a 139504i bk2: 93a 140540i bk3: 101a 140159i bk4: 121a 138782i bk5: 116a 139244i bk6: 61a 140416i bk7: 76a 140622i bk8: 36a 141102i bk9: 78a 140890i bk10: 75a 140810i bk11: 64a 140871i bk12: 63a 140979i bk13: 84a 140714i bk14: 49a 141312i bk15: 41a 140960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907609
Row_Buffer_Locality_read = 0.907609
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.929721
Bank_Level_Parallism_Col = 2.716950
Bank_Level_Parallism_Ready = 1.965331
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.124955 

BW Util details:
bwutil = 0.036417 
total_CMD = 141471 
util_bw = 5152 
Wasted_Col = 942 
Wasted_Row = 524 
Idle = 134853 

BW Util Bottlenecks: 
RCDc_limit = 904 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 375 
rwq = 0 
CCDLc_limit_alone = 375 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141471 
n_nop = 139969 
Read = 1288 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 119 
n_pre = 103 
n_ref = 0 
n_req = 1288 
total_req = 1288 

Dual Bus Interface Util: 
issued_total_row = 222 
issued_total_col = 1288 
Row_Bus_Util =  0.001569 
CoL_Bus_Util = 0.009104 
Either_Row_CoL_Bus_Util = 0.010617 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.005326 
queue_avg = 0.228146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.228146
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141471 n_nop=139980 n_act=111 n_pre=95 n_ref_event=0 n_req=1295 n_rd=1295 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03662
n_activity=8302 dram_eff=0.6239
bk0: 98a 139850i bk1: 172a 138713i bk2: 67a 140573i bk3: 101a 139578i bk4: 133a 139242i bk5: 115a 139382i bk6: 60a 140622i bk7: 89a 140174i bk8: 85a 140782i bk9: 49a 141096i bk10: 36a 140805i bk11: 64a 140686i bk12: 49a 141019i bk13: 69a 140759i bk14: 39a 141347i bk15: 69a 140840i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914286
Row_Buffer_Locality_read = 0.914286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.019596
Bank_Level_Parallism_Col = 2.849305
Bank_Level_Parallism_Ready = 2.088190
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.208722 

BW Util details:
bwutil = 0.036615 
total_CMD = 141471 
util_bw = 5180 
Wasted_Col = 985 
Wasted_Row = 513 
Idle = 134793 

BW Util Bottlenecks: 
RCDc_limit = 919 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 399 
rwq = 0 
CCDLc_limit_alone = 399 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141471 
n_nop = 139980 
Read = 1295 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 111 
n_pre = 95 
n_ref = 0 
n_req = 1295 
total_req = 1295 

Dual Bus Interface Util: 
issued_total_row = 206 
issued_total_col = 1295 
Row_Bus_Util =  0.001456 
CoL_Bus_Util = 0.009154 
Either_Row_CoL_Bus_Util = 0.010539 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.006707 
queue_avg = 0.369249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.369249
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141471 n_nop=139904 n_act=130 n_pre=114 n_ref_event=0 n_req=1332 n_rd=1332 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03766
n_activity=8187 dram_eff=0.6508
bk0: 130a 139297i bk1: 91a 140031i bk2: 130a 139981i bk3: 90a 140388i bk4: 98a 139397i bk5: 156a 138640i bk6: 71a 140049i bk7: 34a 140833i bk8: 64a 140968i bk9: 53a 141015i bk10: 74a 140859i bk11: 75a 140798i bk12: 86a 140776i bk13: 64a 140905i bk14: 48a 141068i bk15: 68a 141076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902402
Row_Buffer_Locality_read = 0.902402
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.828610
Bank_Level_Parallism_Col = 2.567308
Bank_Level_Parallism_Ready = 1.861607
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.069196 

BW Util details:
bwutil = 0.037661 
total_CMD = 141471 
util_bw = 5328 
Wasted_Col = 1030 
Wasted_Row = 562 
Idle = 134551 

BW Util Bottlenecks: 
RCDc_limit = 947 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 467 
rwq = 0 
CCDLc_limit_alone = 467 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141471 
n_nop = 139904 
Read = 1332 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 130 
n_pre = 114 
n_ref = 0 
n_req = 1332 
total_req = 1332 

Dual Bus Interface Util: 
issued_total_row = 244 
issued_total_col = 1332 
Row_Bus_Util =  0.001725 
CoL_Bus_Util = 0.009415 
Either_Row_CoL_Bus_Util = 0.011076 
Issued_on_Two_Bus_Simul_Util = 0.000064 
issued_two_Eff = 0.005743 
queue_avg = 0.227792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.227792
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141471 n_nop=140091 n_act=106 n_pre=90 n_ref_event=0 n_req=1193 n_rd=1193 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03373
n_activity=7379 dram_eff=0.6467
bk0: 91a 140149i bk1: 113a 139819i bk2: 132a 139764i bk3: 96a 140017i bk4: 71a 139774i bk5: 82a 139741i bk6: 61a 140506i bk7: 63a 140109i bk8: 72a 140885i bk9: 57a 140999i bk10: 79a 140697i bk11: 45a 140840i bk12: 50a 141023i bk13: 70a 140740i bk14: 44a 141257i bk15: 67a 140890i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911148
Row_Buffer_Locality_read = 0.911148
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.099005
Bank_Level_Parallism_Col = 2.794703
Bank_Level_Parallism_Ready = 2.033278
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.262324 

BW Util details:
bwutil = 0.033731 
total_CMD = 141471 
util_bw = 4772 
Wasted_Col = 777 
Wasted_Row = 356 
Idle = 135566 

BW Util Bottlenecks: 
RCDc_limit = 784 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 273 
rwq = 0 
CCDLc_limit_alone = 273 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141471 
n_nop = 140091 
Read = 1193 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 106 
n_pre = 90 
n_ref = 0 
n_req = 1193 
total_req = 1193 

Dual Bus Interface Util: 
issued_total_row = 196 
issued_total_col = 1193 
Row_Bus_Util =  0.001385 
CoL_Bus_Util = 0.008433 
Either_Row_CoL_Bus_Util = 0.009755 
Issued_on_Two_Bus_Simul_Util = 0.000064 
issued_two_Eff = 0.006522 
queue_avg = 0.208707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.208707
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141471 n_nop=139928 n_act=131 n_pre=115 n_ref_event=0 n_req=1314 n_rd=1314 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03715
n_activity=8020 dram_eff=0.6554
bk0: 102a 140052i bk1: 147a 139153i bk2: 85a 140478i bk3: 103a 139916i bk4: 117a 138921i bk5: 114a 139244i bk6: 69a 140363i bk7: 99a 140361i bk8: 46a 141085i bk9: 54a 140980i bk10: 64a 140867i bk11: 49a 140830i bk12: 74a 140875i bk13: 67a 140897i bk14: 63a 140940i bk15: 61a 141097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900304
Row_Buffer_Locality_read = 0.900304
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.939880
Bank_Level_Parallism_Col = 2.585734
Bank_Level_Parallism_Ready = 1.803625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.076950 

BW Util details:
bwutil = 0.037152 
total_CMD = 141471 
util_bw = 5256 
Wasted_Col = 965 
Wasted_Row = 492 
Idle = 134758 

BW Util Bottlenecks: 
RCDc_limit = 932 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 391 
rwq = 0 
CCDLc_limit_alone = 391 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141471 
n_nop = 139928 
Read = 1314 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 131 
n_pre = 115 
n_ref = 0 
n_req = 1314 
total_req = 1314 

Dual Bus Interface Util: 
issued_total_row = 246 
issued_total_col = 1314 
Row_Bus_Util =  0.001739 
CoL_Bus_Util = 0.009288 
Either_Row_CoL_Bus_Util = 0.010907 
Issued_on_Two_Bus_Simul_Util = 0.000120 
issued_two_Eff = 0.011017 
queue_avg = 0.281959 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.281959
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141471 n_nop=139933 n_act=136 n_pre=120 n_ref_event=0 n_req=1290 n_rd=1290 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03647
n_activity=8314 dram_eff=0.6206
bk0: 119a 139516i bk1: 141a 139126i bk2: 132a 138979i bk3: 90a 139592i bk4: 163a 137929i bk5: 86a 139640i bk6: 73a 140530i bk7: 36a 140659i bk8: 74a 140628i bk9: 45a 140961i bk10: 34a 141070i bk11: 66a 140757i bk12: 68a 140949i bk13: 31a 141301i bk14: 66a 140992i bk15: 66a 141080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894574
Row_Buffer_Locality_read = 0.894574
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.159597
Bank_Level_Parallism_Col = 2.961686
Bank_Level_Parallism_Ready = 2.118279
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.205678 

BW Util details:
bwutil = 0.036474 
total_CMD = 141471 
util_bw = 5160 
Wasted_Col = 1073 
Wasted_Row = 697 
Idle = 134541 

BW Util Bottlenecks: 
RCDc_limit = 1066 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 315 
rwq = 0 
CCDLc_limit_alone = 315 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141471 
n_nop = 139933 
Read = 1290 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 136 
n_pre = 120 
n_ref = 0 
n_req = 1290 
total_req = 1290 

Dual Bus Interface Util: 
issued_total_row = 256 
issued_total_col = 1290 
Row_Bus_Util =  0.001810 
CoL_Bus_Util = 0.009118 
Either_Row_CoL_Bus_Util = 0.010871 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.005202 
queue_avg = 0.408833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.408833
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141471 n_nop=139956 n_act=104 n_pre=88 n_ref_event=0 n_req=1327 n_rd=1327 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03752
n_activity=8005 dram_eff=0.6631
bk0: 121a 140114i bk1: 111a 139576i bk2: 93a 140442i bk3: 146a 139577i bk4: 112a 138943i bk5: 119a 138973i bk6: 68a 140772i bk7: 70a 140131i bk8: 82a 140764i bk9: 86a 140625i bk10: 84a 140554i bk11: 67a 140605i bk12: 32a 141096i bk13: 60a 140510i bk14: 52a 140926i bk15: 24a 141307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921628
Row_Buffer_Locality_read = 0.921628
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.123663
Bank_Level_Parallism_Col = 2.945739
Bank_Level_Parallism_Ready = 2.180315
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.180696 

BW Util details:
bwutil = 0.037520 
total_CMD = 141471 
util_bw = 5308 
Wasted_Col = 872 
Wasted_Row = 478 
Idle = 134813 

BW Util Bottlenecks: 
RCDc_limit = 805 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 374 
rwq = 0 
CCDLc_limit_alone = 374 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141471 
n_nop = 139956 
Read = 1327 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 104 
n_pre = 88 
n_ref = 0 
n_req = 1327 
total_req = 1327 

Dual Bus Interface Util: 
issued_total_row = 192 
issued_total_col = 1327 
Row_Bus_Util =  0.001357 
CoL_Bus_Util = 0.009380 
Either_Row_CoL_Bus_Util = 0.010709 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.002640 
queue_avg = 0.402818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.402818
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141471 n_nop=139971 n_act=120 n_pre=104 n_ref_event=0 n_req=1294 n_rd=1294 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03659
n_activity=8153 dram_eff=0.6349
bk0: 141a 139199i bk1: 100a 139801i bk2: 95a 140402i bk3: 108a 140233i bk4: 127a 139098i bk5: 128a 139224i bk6: 66a 140290i bk7: 56a 140626i bk8: 47a 141054i bk9: 39a 141071i bk10: 59a 140885i bk11: 44a 140956i bk12: 59a 140950i bk13: 82a 140853i bk14: 78a 140689i bk15: 65a 140855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907264
Row_Buffer_Locality_read = 0.907264
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.837726
Bank_Level_Parallism_Col = 2.622238
Bank_Level_Parallism_Ready = 1.962250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.108752 

BW Util details:
bwutil = 0.036587 
total_CMD = 141471 
util_bw = 5176 
Wasted_Col = 1065 
Wasted_Row = 560 
Idle = 134670 

BW Util Bottlenecks: 
RCDc_limit = 1008 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 407 
rwq = 0 
CCDLc_limit_alone = 407 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141471 
n_nop = 139971 
Read = 1294 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 120 
n_pre = 104 
n_ref = 0 
n_req = 1294 
total_req = 1294 

Dual Bus Interface Util: 
issued_total_row = 224 
issued_total_col = 1294 
Row_Bus_Util =  0.001583 
CoL_Bus_Util = 0.009147 
Either_Row_CoL_Bus_Util = 0.010603 
Issued_on_Two_Bus_Simul_Util = 0.000127 
issued_two_Eff = 0.012000 
queue_avg = 0.252045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.252045
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141471 n_nop=139932 n_act=138 n_pre=122 n_ref_event=0 n_req=1297 n_rd=1297 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03667
n_activity=8552 dram_eff=0.6066
bk0: 129a 139675i bk1: 107a 139521i bk2: 109a 140247i bk3: 105a 140131i bk4: 105a 139206i bk5: 120a 138538i bk6: 57a 140054i bk7: 90a 139959i bk8: 47a 141075i bk9: 110a 140624i bk10: 46a 141073i bk11: 36a 141070i bk12: 54a 141017i bk13: 57a 140828i bk14: 66a 140928i bk15: 59a 141109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893601
Row_Buffer_Locality_read = 0.893601
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.993312
Bank_Level_Parallism_Col = 2.693913
Bank_Level_Parallism_Ready = 1.956588
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.165718 

BW Util details:
bwutil = 0.036672 
total_CMD = 141471 
util_bw = 5188 
Wasted_Col = 1105 
Wasted_Row = 607 
Idle = 134571 

BW Util Bottlenecks: 
RCDc_limit = 1071 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 362 
rwq = 0 
CCDLc_limit_alone = 362 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141471 
n_nop = 139932 
Read = 1297 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 138 
n_pre = 122 
n_ref = 0 
n_req = 1297 
total_req = 1297 

Dual Bus Interface Util: 
issued_total_row = 260 
issued_total_col = 1297 
Row_Bus_Util =  0.001838 
CoL_Bus_Util = 0.009168 
Either_Row_CoL_Bus_Util = 0.010879 
Issued_on_Two_Bus_Simul_Util = 0.000127 
issued_two_Eff = 0.011696 
queue_avg = 0.221204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.221204
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141471 n_nop=139726 n_act=150 n_pre=134 n_ref_event=0 n_req=1473 n_rd=1473 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04165
n_activity=8988 dram_eff=0.6555
bk0: 142a 138843i bk1: 132a 139439i bk2: 158a 139787i bk3: 128a 140185i bk4: 109a 139213i bk5: 95a 138731i bk6: 104a 140011i bk7: 100a 139817i bk8: 100a 140627i bk9: 56a 141027i bk10: 55a 140919i bk11: 41a 141009i bk12: 66a 141020i bk13: 59a 140928i bk14: 57a 140829i bk15: 71a 140912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898167
Row_Buffer_Locality_read = 0.898167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.997498
Bank_Level_Parallism_Col = 2.616982
Bank_Level_Parallism_Ready = 1.898794
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.116290 

BW Util details:
bwutil = 0.041648 
total_CMD = 141471 
util_bw = 5892 
Wasted_Col = 1122 
Wasted_Row = 515 
Idle = 133942 

BW Util Bottlenecks: 
RCDc_limit = 1110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 389 
rwq = 0 
CCDLc_limit_alone = 389 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141471 
n_nop = 139726 
Read = 1473 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 150 
n_pre = 134 
n_ref = 0 
n_req = 1473 
total_req = 1473 

Dual Bus Interface Util: 
issued_total_row = 284 
issued_total_col = 1473 
Row_Bus_Util =  0.002007 
CoL_Bus_Util = 0.010412 
Either_Row_CoL_Bus_Util = 0.012335 
Issued_on_Two_Bus_Simul_Util = 0.000085 
issued_two_Eff = 0.006877 
queue_avg = 0.252652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.252652
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141471 n_nop=139967 n_act=120 n_pre=104 n_ref_event=0 n_req=1294 n_rd=1294 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03659
n_activity=8250 dram_eff=0.6274
bk0: 72a 140410i bk1: 109a 139881i bk2: 136a 140388i bk3: 168a 139474i bk4: 116a 139081i bk5: 137a 139104i bk6: 60a 140119i bk7: 72a 140178i bk8: 46a 140962i bk9: 38a 141206i bk10: 56a 140895i bk11: 75a 140678i bk12: 54a 141002i bk13: 57a 140898i bk14: 62a 140850i bk15: 36a 140957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907264
Row_Buffer_Locality_read = 0.907264
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.822764
Bank_Level_Parallism_Col = 2.677819
Bank_Level_Parallism_Ready = 1.946360
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.109252 

BW Util details:
bwutil = 0.036587 
total_CMD = 141471 
util_bw = 5176 
Wasted_Col = 1080 
Wasted_Row = 653 
Idle = 134562 

BW Util Bottlenecks: 
RCDc_limit = 1049 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141471 
n_nop = 139967 
Read = 1294 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 120 
n_pre = 104 
n_ref = 0 
n_req = 1294 
total_req = 1294 

Dual Bus Interface Util: 
issued_total_row = 224 
issued_total_col = 1294 
Row_Bus_Util =  0.001583 
CoL_Bus_Util = 0.009147 
Either_Row_CoL_Bus_Util = 0.010631 
Issued_on_Two_Bus_Simul_Util = 0.000099 
issued_two_Eff = 0.009309 
queue_avg = 0.270402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.270402

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3088, Miss = 772, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 358
L2_cache_bank[1]: Access = 2884, Miss = 721, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2956, Miss = 739, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 38
L2_cache_bank[3]: Access = 2920, Miss = 730, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 362
L2_cache_bank[4]: Access = 2944, Miss = 736, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 38
L2_cache_bank[5]: Access = 3080, Miss = 770, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 391
L2_cache_bank[6]: Access = 3048, Miss = 762, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 323
L2_cache_bank[7]: Access = 2704, Miss = 676, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2600, Miss = 650, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2704, Miss = 676, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 172
L2_cache_bank[10]: Access = 3112, Miss = 778, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 298
L2_cache_bank[11]: Access = 2648, Miss = 662, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2600, Miss = 650, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2948, Miss = 737, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 342
L2_cache_bank[14]: Access = 3032, Miss = 758, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 55
L2_cache_bank[15]: Access = 2792, Miss = 698, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 284
L2_cache_bank[16]: Access = 2436, Miss = 609, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2848, Miss = 712, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 215
L2_cache_bank[18]: Access = 2944, Miss = 736, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 311
L2_cache_bank[19]: Access = 2808, Miss = 702, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 88
L2_cache_bank[20]: Access = 2748, Miss = 687, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 256
L2_cache_bank[21]: Access = 2844, Miss = 711, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 51
L2_cache_bank[22]: Access = 2956, Miss = 739, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 413
L2_cache_bank[23]: Access = 2832, Miss = 708, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 2952, Miss = 738, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 322
L2_cache_bank[25]: Access = 2748, Miss = 687, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 2888, Miss = 722, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 2860, Miss = 715, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 189
L2_cache_bank[28]: Access = 3136, Miss = 784, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 322
L2_cache_bank[29]: Access = 3204, Miss = 801, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 2704, Miss = 676, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 204
L2_cache_bank[31]: Access = 2904, Miss = 726, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 91872
L2_total_cache_misses = 22968
L2_total_cache_miss_rate = 0.2500
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 5032
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 63279
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5743
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5032
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15350
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5625
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 469
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1406
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 84372
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7500
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5032
L2_cache_data_port_util = 0.067
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=91872
icnt_total_pkts_simt_to_mem=91872
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 91872
Req_Network_cycles = 31950
Req_Network_injected_packets_per_cycle =       2.8755 
Req_Network_conflicts_per_cycle =       2.7480
Req_Network_conflicts_per_cycle_util =       9.3781
Req_Bank_Level_Parallism =       9.8133
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      10.1305
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3809

Reply_Network_injected_packets_num = 91872
Reply_Network_cycles = 31950
Reply_Network_injected_packets_per_cycle =        2.8755
Reply_Network_conflicts_per_cycle =        0.1591
Reply_Network_conflicts_per_cycle_util =       0.5508
Reply_Bank_Level_Parallism =       9.9558
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0273
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0625
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 432603 (inst/sec)
gpgpu_simulation_rate = 2457 (cycle/sec)
gpgpu_silicon_slowdown = 460724x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***

