INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/luciana/Documents/ICTP/simula_red_alta_c_testbemch_verilog/project_1/project_1.srcs/sim_1/new/testbench_veri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_veri
