0.6
2017.2
Jun 15 2017
18:52:51
C:/Users/pedro/Documents/arm7/tcc-arm7.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,xil_defaultlib,,,,,,
C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sim_1/new/mul_tb.sv,1508111401,systemVerilog,,,,mul_tb,,xil_defaultlib,,,,,,
C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/mult.sv,1508111367,systemVerilog,,,,mul,,xil_defaultlib,,,,,,
