--------------------------------------------------------------------------------
Release 12.2 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf
-ucf board_implementation.ucf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2010-06-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk1
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
adr_sel     |    4.795(R)|   -1.610(R)|clk_IBUFG         |   0.000|
s_sel       |    8.655(R)|   -1.383(R)|clk_IBUFG         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk1 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
C           |   16.503(R)|clk_IBUFG         |   0.000|
N           |   16.791(R)|clk_IBUFG         |   0.000|
Z           |   21.929(R)|clk_IBUFG         |   0.000|
a           |   25.220(R)|clk_IBUFG         |   0.000|
b           |   24.403(R)|clk_IBUFG         |   0.000|
c           |   23.907(R)|clk_IBUFG         |   0.000|
d           |   24.261(R)|clk_IBUFG         |   0.000|
e           |   24.538(R)|clk_IBUFG         |   0.000|
f           |   24.895(R)|clk_IBUFG         |   0.000|
g           |   24.736(R)|clk_IBUFG         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |   11.515|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
a_d            |a              |   14.041|
a_d            |b              |   13.231|
a_d            |c              |   12.679|
a_d            |d              |   13.137|
a_d            |e              |   13.359|
a_d            |f              |   13.771|
a_d            |g              |   13.508|
adr_sel        |a              |   13.870|
adr_sel        |b              |   12.916|
adr_sel        |c              |   12.414|
adr_sel        |d              |   12.933|
adr_sel        |e              |   13.188|
adr_sel        |f              |   13.567|
adr_sel        |g              |   13.243|
s_sel          |C              |   13.171|
s_sel          |N              |   13.386|
s_sel          |Z              |   18.503|
s_sel          |a              |   21.846|
s_sel          |b              |   21.029|
s_sel          |c              |   20.533|
s_sel          |d              |   20.887|
s_sel          |e              |   21.164|
s_sel          |f              |   21.521|
s_sel          |g              |   21.362|
---------------+---------------+---------+


Analysis completed Wed Nov 20 22:37:24 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



