// Seed: 1006259949
module module_0 (
    input tri id_0,
    output tri id_1,
    input supply0 id_2,
    input wire id_3,
    input wire id_4,
    output tri1 id_5,
    input supply1 id_6,
    input tri1 id_7,
    input supply1 id_8,
    input uwire id_9
    , id_18,
    output uwire id_10,
    input uwire id_11,
    output wor id_12,
    input wor id_13,
    output uwire id_14,
    input uwire id_15,
    output tri id_16
);
  logic id_19;
  ;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output wand id_0,
    input wor id_1,
    output logic id_2,
    input supply0 id_3,
    input wand id_4
);
  always_comb @(-1) id_2 = -1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_4,
      id_3,
      id_3,
      id_0,
      id_3,
      id_4,
      id_3,
      id_4,
      id_0,
      id_1,
      id_0,
      id_3,
      id_0,
      id_4,
      id_0
  );
endmodule
