# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ALU.srcs/sources_1/new/ALU.v" \
"../../../../ALU.srcs/sources_1/new/ALU_with_register.v" \
"../../../../ALU.srcs/sources_1/new/Tube.v" \
"../../../../ALU.srcs/sources_1/new/register.v" \
"../../../../ALU.srcs/sources_1/new/top.v" \
"../../../../ALU.srcs/sim_1/new/testtop.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
