{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694874051657 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694874051657 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 16 15:20:51 2023 " "Processing started: Sat Sep 16 15:20:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694874051657 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694874051657 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Frequency_4hz -c Frequency_4hz " "Command: quartus_map --read_settings_files=on --write_settings_files=off Frequency_4hz -c Frequency_4hz" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694874051658 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694874051738 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694874051738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Frequency_4hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Frequency_4hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Frequency_4hz-Behavioral " "Found design unit 1: Frequency_4hz-Behavioral" {  } { { "Frequency_4hz.vhd" "" { Text "/home/akram/Embedded_Projects/OpenEPM1270_CPLD_Projects/Frequency_4hz/Frequency_4hz.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694874056389 ""} { "Info" "ISGN_ENTITY_NAME" "1 Frequency_4hz " "Found entity 1: Frequency_4hz" {  } { { "Frequency_4hz.vhd" "" { Text "/home/akram/Embedded_Projects/OpenEPM1270_CPLD_Projects/Frequency_4hz/Frequency_4hz.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694874056389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694874056389 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Frequency_4hz " "Elaborating entity \"Frequency_4hz\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694874056417 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst Frequency_4hz.vhd(30) " "VHDL Process Statement warning at Frequency_4hz.vhd(30): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Frequency_4hz.vhd" "" { Text "/home/akram/Embedded_Projects/OpenEPM1270_CPLD_Projects/Frequency_4hz/Frequency_4hz.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1694874056418 "|Frequency_4hz"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_slow Frequency_4hz.vhd(39) " "VHDL Process Statement warning at Frequency_4hz.vhd(39): signal \"counter_slow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Frequency_4hz.vhd" "" { Text "/home/akram/Embedded_Projects/OpenEPM1270_CPLD_Projects/Frequency_4hz/Frequency_4hz.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1694874056418 "|Frequency_4hz"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock_out Frequency_4hz.vhd(40) " "VHDL Process Statement warning at Frequency_4hz.vhd(40): signal \"clock_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Frequency_4hz.vhd" "" { Text "/home/akram/Embedded_Projects/OpenEPM1270_CPLD_Projects/Frequency_4hz/Frequency_4hz.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1694874056418 "|Frequency_4hz"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clock_out Frequency_4hz.vhd(28) " "VHDL Process Statement warning at Frequency_4hz.vhd(28): inferring latch(es) for signal or variable \"clock_out\", which holds its previous value in one or more paths through the process" {  } { { "Frequency_4hz.vhd" "" { Text "/home/akram/Embedded_Projects/OpenEPM1270_CPLD_Projects/Frequency_4hz/Frequency_4hz.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1694874056418 "|Frequency_4hz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clock_out Frequency_4hz.vhd(28) " "Inferred latch for \"clock_out\" at Frequency_4hz.vhd(28)" {  } { { "Frequency_4hz.vhd" "" { Text "/home/akram/Embedded_Projects/OpenEPM1270_CPLD_Projects/Frequency_4hz/Frequency_4hz.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694874056418 "|Frequency_4hz"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1694874056576 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1694874056576 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1694874056576 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1694874056576 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "408 " "Peak virtual memory: 408 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694874056591 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 16 15:20:56 2023 " "Processing ended: Sat Sep 16 15:20:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694874056591 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694874056591 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694874056591 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694874056591 ""}
