<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-exynos › pm.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>pm.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (c) 2011-2012 Samsung Electronics Co., Ltd.</span>
<span class="cm"> *		http://www.samsung.com</span>
<span class="cm"> *</span>
<span class="cm"> * EXYNOS - Power Management support</span>
<span class="cm"> *</span>
<span class="cm"> * Based on arch/arm/mach-s3c2410/pm.c</span>
<span class="cm"> * Copyright (c) 2006 Simtec Electronics</span>
<span class="cm"> *	Ben Dooks &lt;ben@simtec.co.uk&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm">*/</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/suspend.h&gt;</span>
<span class="cp">#include &lt;linux/syscore_ops.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>

<span class="cp">#include &lt;asm/cacheflush.h&gt;</span>
<span class="cp">#include &lt;asm/hardware/cache-l2x0.h&gt;</span>
<span class="cp">#include &lt;asm/smp_scu.h&gt;</span>

<span class="cp">#include &lt;plat/cpu.h&gt;</span>
<span class="cp">#include &lt;plat/pm.h&gt;</span>
<span class="cp">#include &lt;plat/pll.h&gt;</span>
<span class="cp">#include &lt;plat/regs-srom.h&gt;</span>

<span class="cp">#include &lt;mach/regs-irq.h&gt;</span>
<span class="cp">#include &lt;mach/regs-gpio.h&gt;</span>
<span class="cp">#include &lt;mach/regs-clock.h&gt;</span>
<span class="cp">#include &lt;mach/regs-pmu.h&gt;</span>
<span class="cp">#include &lt;mach/pm-core.h&gt;</span>
<span class="cp">#include &lt;mach/pmu.h&gt;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sleep_save</span> <span class="n">exynos4_set_clksrc</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_MASK_TOP</span>		<span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_MASK_CAM</span>		<span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mh">0x11111111</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_MASK_TV</span>			<span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mh">0x00000111</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_MASK_LCD0</span>		<span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mh">0x00001111</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_MASK_MAUDIO</span>		<span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_MASK_FSYS</span>		<span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mh">0x01011111</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_MASK_PERIL0</span>		<span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mh">0x01111111</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_MASK_PERIL1</span>		<span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mh">0x01110111</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_MASK_DMC</span>		<span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mh">0x00010000</span><span class="p">,</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sleep_save</span> <span class="n">exynos4210_set_clksrc</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4210_CLKSRC_MASK_LCD1</span>		<span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mh">0x00001111</span><span class="p">,</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sleep_save</span> <span class="n">exynos4_epll_save</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_EPLL_CON0</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_EPLL_CON1</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sleep_save</span> <span class="n">exynos4_vpll_save</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_VPLL_CON0</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_VPLL_CON1</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sleep_save</span> <span class="n">exynos_core_save</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* SROM side */</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">S5P_SROM_BW</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">S5P_SROM_BC0</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">S5P_SROM_BC1</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">S5P_SROM_BC2</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">S5P_SROM_BC3</span><span class="p">),</span>
<span class="p">};</span>


<span class="cm">/* For Cortex-A9 Diagnostic and Power control register */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">save_arm_register</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos_cpu_suspend</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">arg</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifdef CONFIG_CACHE_L2X0</span>
	<span class="n">outer_flush_all</span><span class="p">();</span>
<span class="cp">#endif</span>

	<span class="cm">/* issue the standby signal into the pm unit. */</span>
	<span class="n">cpu_do_idle</span><span class="p">();</span>

	<span class="cm">/* we should never get past here */</span>
	<span class="n">panic</span><span class="p">(</span><span class="s">&quot;sleep resumed to originator?&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">exynos_pm_prepare</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">s3c_pm_do_save</span><span class="p">(</span><span class="n">exynos_core_save</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos_core_save</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">soc_is_exynos5250</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">s3c_pm_do_save</span><span class="p">(</span><span class="n">exynos4_epll_save</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4_epll_save</span><span class="p">));</span>
		<span class="n">s3c_pm_do_save</span><span class="p">(</span><span class="n">exynos4_vpll_save</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4_vpll_save</span><span class="p">));</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* Disable USE_RETENTION of JPEG_MEM_OPTION */</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS5_JPEG_MEM_OPTION</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">EXYNOS5_OPTION_USE_RETENTION</span><span class="p">;</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">EXYNOS5_JPEG_MEM_OPTION</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Set value of power down register for sleep mode */</span>

	<span class="n">exynos_sys_powerdown_conf</span><span class="p">(</span><span class="n">SYS_SLEEP</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">S5P_CHECK_SLEEP</span><span class="p">,</span> <span class="n">S5P_INFORM1</span><span class="p">);</span>

	<span class="cm">/* ensure at least INFORM0 has the resume address */</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">virt_to_phys</span><span class="p">(</span><span class="n">s3c_cpu_resume</span><span class="p">),</span> <span class="n">S5P_INFORM0</span><span class="p">);</span>

	<span class="cm">/* Before enter central sequence mode, clock src register have to set */</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">soc_is_exynos5250</span><span class="p">())</span>
		<span class="n">s3c_pm_do_restore_core</span><span class="p">(</span><span class="n">exynos4_set_clksrc</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4_set_clksrc</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">soc_is_exynos4210</span><span class="p">())</span>
		<span class="n">s3c_pm_do_restore_core</span><span class="p">(</span><span class="n">exynos4210_set_clksrc</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4210_set_clksrc</span><span class="p">));</span>

<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos_pm_add</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">subsys_interface</span> <span class="o">*</span><span class="n">sif</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pm_cpu_prep</span> <span class="o">=</span> <span class="n">exynos_pm_prepare</span><span class="p">;</span>
	<span class="n">pm_cpu_sleep</span> <span class="o">=</span> <span class="n">exynos_cpu_suspend</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pll_base_rate</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">exynos4_restore_pll</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pll_con</span><span class="p">,</span> <span class="n">locktime</span><span class="p">,</span> <span class="n">lockcnt</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pll_in_rate</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">p_div</span><span class="p">,</span> <span class="n">epll_wait</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">vpll_wait</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pll_base_rate</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">pll_in_rate</span> <span class="o">=</span> <span class="n">pll_base_rate</span><span class="p">;</span>

	<span class="cm">/* EPLL */</span>
	<span class="n">pll_con</span> <span class="o">=</span> <span class="n">exynos4_epll_save</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">val</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pll_con</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">pll_con</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="n">PLL46XX_PDIV_MASK</span> <span class="o">&lt;&lt;</span> <span class="n">PLL46XX_PDIV_SHIFT</span><span class="p">);</span>
		<span class="n">p_div</span> <span class="o">=</span> <span class="p">(</span><span class="n">pll_con</span> <span class="o">&gt;&gt;</span> <span class="n">PLL46XX_PDIV_SHIFT</span><span class="p">);</span>

		<span class="n">pll_in_rate</span> <span class="o">/=</span> <span class="mi">1000000</span><span class="p">;</span>

		<span class="n">locktime</span> <span class="o">=</span> <span class="p">(</span><span class="mi">3000</span> <span class="o">/</span> <span class="n">pll_in_rate</span><span class="p">)</span> <span class="o">*</span> <span class="n">p_div</span><span class="p">;</span>
		<span class="n">lockcnt</span> <span class="o">=</span> <span class="n">locktime</span> <span class="o">*</span> <span class="mi">10000</span> <span class="o">/</span> <span class="p">(</span><span class="mi">10000</span> <span class="o">/</span> <span class="n">pll_in_rate</span><span class="p">);</span>

		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">lockcnt</span><span class="p">,</span> <span class="n">EXYNOS4_EPLL_LOCK</span><span class="p">);</span>

		<span class="n">s3c_pm_do_restore_core</span><span class="p">(</span><span class="n">exynos4_epll_save</span><span class="p">,</span>
					<span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4_epll_save</span><span class="p">));</span>
		<span class="n">epll_wait</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pll_in_rate</span> <span class="o">=</span> <span class="n">pll_base_rate</span><span class="p">;</span>

	<span class="cm">/* VPLL */</span>
	<span class="n">pll_con</span> <span class="o">=</span> <span class="n">exynos4_vpll_save</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">val</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pll_con</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">pll_in_rate</span> <span class="o">/=</span> <span class="mi">1000000</span><span class="p">;</span>
		<span class="cm">/* 750us */</span>
		<span class="n">locktime</span> <span class="o">=</span> <span class="mi">750</span><span class="p">;</span>
		<span class="n">lockcnt</span> <span class="o">=</span> <span class="n">locktime</span> <span class="o">*</span> <span class="mi">10000</span> <span class="o">/</span> <span class="p">(</span><span class="mi">10000</span> <span class="o">/</span> <span class="n">pll_in_rate</span><span class="p">);</span>

		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">lockcnt</span><span class="p">,</span> <span class="n">EXYNOS4_VPLL_LOCK</span><span class="p">);</span>

		<span class="n">s3c_pm_do_restore_core</span><span class="p">(</span><span class="n">exynos4_vpll_save</span><span class="p">,</span>
					<span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4_vpll_save</span><span class="p">));</span>
		<span class="n">vpll_wait</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Wait PLL locking */</span>

	<span class="k">do</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">epll_wait</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pll_con</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS4_EPLL_CON0</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">pll_con</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">EXYNOS4_EPLLCON0_LOCKED_SHIFT</span><span class="p">))</span>
				<span class="n">epll_wait</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">vpll_wait</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pll_con</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS4_VPLL_CON0</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">pll_con</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">EXYNOS4_VPLLCON0_LOCKED_SHIFT</span><span class="p">))</span>
				<span class="n">vpll_wait</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">epll_wait</span> <span class="o">||</span> <span class="n">vpll_wait</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">subsys_interface</span> <span class="n">exynos_pm_interface</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;exynos_pm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">subsys</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos_subsys</span><span class="p">,</span>
	<span class="p">.</span><span class="n">add_dev</span>	<span class="o">=</span> <span class="n">exynos_pm_add</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">__init</span> <span class="kt">int</span> <span class="nf">exynos_pm_drvinit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">pll_base</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">s3c_pm_init</span><span class="p">();</span>

	<span class="cm">/* All wakeup disable */</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S5P_WAKEUP_MASK</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="p">((</span><span class="mh">0xFF</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x1F</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">));</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">S5P_WAKEUP_MASK</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">soc_is_exynos5250</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">pll_base</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;xtal&quot;</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">pll_base</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">pll_base_rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">pll_base</span><span class="p">);</span>
			<span class="n">clk_put</span><span class="p">(</span><span class="n">pll_base</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">subsys_interface_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">exynos_pm_interface</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">exynos_pm_drvinit</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos_pm_suspend</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="cm">/* Setting Central Sequence Register for power down mode */</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S5P_CENTRAL_SEQ_CONFIGURATION</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">S5P_CENTRAL_LOWPWR_CFG</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">S5P_CENTRAL_SEQ_CONFIGURATION</span><span class="p">);</span>

	<span class="cm">/* Setting SEQ_OPTION register */</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">S5P_USE_STANDBY_WFI0</span> <span class="o">|</span> <span class="n">S5P_USE_STANDBY_WFE0</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">S5P_CENTRAL_SEQ_OPTION</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">soc_is_exynos5250</span><span class="p">())</span> <span class="p">{</span>
		<span class="cm">/* Save Power control register */</span>
		<span class="n">asm</span> <span class="p">(</span><span class="s">&quot;mrc p15, 0, %0, c15, c0, 0&quot;</span>
		     <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">tmp</span><span class="p">)</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;cc&quot;</span><span class="p">);</span>
		<span class="n">save_arm_register</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">tmp</span><span class="p">;</span>

		<span class="cm">/* Save Diagnostic register */</span>
		<span class="n">asm</span> <span class="p">(</span><span class="s">&quot;mrc p15, 0, %0, c15, c0, 1&quot;</span>
		     <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">tmp</span><span class="p">)</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;cc&quot;</span><span class="p">);</span>
		<span class="n">save_arm_register</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">exynos_pm_resume</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * If PMU failed while entering sleep mode, WFI will be</span>
<span class="cm">	 * ignored by PMU and then exiting cpu_do_idle().</span>
<span class="cm">	 * S5P_CENTRAL_LOWPWR_CFG bit will not be set automatically</span>
<span class="cm">	 * in this situation.</span>
<span class="cm">	 */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S5P_CENTRAL_SEQ_CONFIGURATION</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">S5P_CENTRAL_LOWPWR_CFG</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">S5P_CENTRAL_LOWPWR_CFG</span><span class="p">;</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">S5P_CENTRAL_SEQ_CONFIGURATION</span><span class="p">);</span>
		<span class="cm">/* No need to perform below restore code */</span>
		<span class="k">goto</span> <span class="n">early_wakeup</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">soc_is_exynos5250</span><span class="p">())</span> <span class="p">{</span>
		<span class="cm">/* Restore Power control register */</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">save_arm_register</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
		<span class="n">asm</span> <span class="k">volatile</span> <span class="p">(</span><span class="s">&quot;mcr p15, 0, %0, c15, c0, 0&quot;</span>
			      <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">tmp</span><span class="p">)</span>
			      <span class="o">:</span> <span class="s">&quot;cc&quot;</span><span class="p">);</span>

		<span class="cm">/* Restore Diagnostic register */</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">save_arm_register</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
		<span class="n">asm</span> <span class="k">volatile</span> <span class="p">(</span><span class="s">&quot;mcr p15, 0, %0, c15, c0, 1&quot;</span>
			      <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">tmp</span><span class="p">)</span>
			      <span class="o">:</span> <span class="s">&quot;cc&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* For release retention */</span>

	<span class="n">__raw_writel</span><span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">),</span> <span class="n">S5P_PAD_RET_MAUDIO_OPTION</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">),</span> <span class="n">S5P_PAD_RET_GPIO_OPTION</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">),</span> <span class="n">S5P_PAD_RET_UART_OPTION</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">),</span> <span class="n">S5P_PAD_RET_MMCA_OPTION</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">),</span> <span class="n">S5P_PAD_RET_MMCB_OPTION</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">),</span> <span class="n">S5P_PAD_RET_EBIA_OPTION</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">),</span> <span class="n">S5P_PAD_RET_EBIB_OPTION</span><span class="p">);</span>

	<span class="n">s3c_pm_do_restore_core</span><span class="p">(</span><span class="n">exynos_core_save</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos_core_save</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">soc_is_exynos5250</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">exynos4_restore_pll</span><span class="p">();</span>

<span class="cp">#ifdef CONFIG_SMP</span>
		<span class="n">scu_enable</span><span class="p">(</span><span class="n">S5P_VA_SCU</span><span class="p">);</span>
<span class="cp">#endif</span>
	<span class="p">}</span>

<span class="nl">early_wakeup:</span>
	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">syscore_ops</span> <span class="n">exynos_pm_syscore_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">suspend</span>	<span class="o">=</span> <span class="n">exynos_pm_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>		<span class="o">=</span> <span class="n">exynos_pm_resume</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">__init</span> <span class="kt">int</span> <span class="nf">exynos_pm_syscore_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">register_syscore_ops</span><span class="p">(</span><span class="o">&amp;</span><span class="n">exynos_pm_syscore_ops</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">exynos_pm_syscore_init</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
