// Seed: 3709164094
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = !id_5;
  wire id_7;
  wire id_8, id_9;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    output wor id_2,
    output wand id_3,
    output tri id_4,
    output supply0 id_5,
    input tri0 id_6,
    input tri1 id_7,
    output supply1 id_8
);
  tri id_10 = 1;
  module_0(
      id_10, id_10, id_10, id_10, id_10, id_10
  );
  wire id_11;
  wire id_12;
endmodule
