
*** Running vivado
    with args -log top_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31619 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1803.633 ; gain = 153.715 ; free physical = 2795 ; free virtual = 10525
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/sources_1/new/top_module.vhd:9]
INFO: [Synth 8-3491] module 'vio_0' declared at '/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.runs/synth_1/.Xil/Vivado-31593-hamed-PC/realtime/vio_0_stub.vhdl:5' bound to instance 'vio_test' of component 'vio_0' [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/sources_1/new/top_module.vhd:54]
INFO: [Synth 8-638] synthesizing module 'vio_0' [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.runs/synth_1/.Xil/Vivado-31593-hamed-PC/realtime/vio_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'multiplier_organised' declared at '/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/sources_1/imports/Partial_reconfiguration/Module.vhd:30' bound to instance 'mult' of component 'multiplier_organised' [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/sources_1/new/top_module.vhd:66]
INFO: [Synth 8-638] synthesizing module 'multiplier_organised' [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/sources_1/imports/Partial_reconfiguration/Module.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'multiplier_organised' (1#1) [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/sources_1/imports/Partial_reconfiguration/Module.vhd:40]
INFO: [Synth 8-3491] module 'aes_enc' declared at '/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/sources_1/new/AES/aes_enc.vhd:20' bound to instance 'aes' of component 'aes_enc' [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/sources_1/new/top_module.vhd:76]
INFO: [Synth 8-638] synthesizing module 'aes_enc' [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/sources_1/new/AES/aes_enc.vhd:31]
INFO: [Synth 8-638] synthesizing module '\reg ' [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/sources_1/new/AES/reg.vhd:29]
	Parameter size bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\reg ' (2#1) [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/sources_1/new/AES/reg.vhd:29]
INFO: [Synth 8-638] synthesizing module 'add_round_key' [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/sources_1/new/AES/add_round_key.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'add_round_key' (3#1) [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/sources_1/new/AES/add_round_key.vhd:29]
INFO: [Synth 8-638] synthesizing module 'sub_byte' [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/sources_1/new/AES/sub_byte.vhd:27]
INFO: [Synth 8-638] synthesizing module 'sbox' [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/sources_1/new/AES/sbox.vhd:27]
INFO: [Synth 8-226] default block is never used [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/sources_1/new/AES/sbox.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'sbox' (4#1) [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/sources_1/new/AES/sbox.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'sub_byte' (5#1) [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/sources_1/new/AES/sub_byte.vhd:27]
INFO: [Synth 8-638] synthesizing module 'shift_rows' [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/sources_1/new/AES/shift_rwos.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'shift_rows' (6#1) [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/sources_1/new/AES/shift_rwos.vhd:27]
INFO: [Synth 8-638] synthesizing module 'mix_columns' [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/sources_1/new/AES/mix_columns.vhd:27]
INFO: [Synth 8-638] synthesizing module 'column_calculator' [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/sources_1/new/AES/column_calculator.vhd:27]
INFO: [Synth 8-638] synthesizing module 'gfmult_by2' [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/sources_1/new/AES/gfmult_by2.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'gfmult_by2' (7#1) [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/sources_1/new/AES/gfmult_by2.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'column_calculator' (8#1) [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/sources_1/new/AES/column_calculator.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'mix_columns' (9#1) [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/sources_1/new/AES/mix_columns.vhd:27]
INFO: [Synth 8-638] synthesizing module 'controller' [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/sources_1/new/AES/controller.vhd:30]
INFO: [Synth 8-638] synthesizing module 'reg__parameterized0' [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/sources_1/new/AES/reg.vhd:29]
	Parameter size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg__parameterized0' (9#1) [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/sources_1/new/AES/reg.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'controller' (10#1) [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/sources_1/new/AES/controller.vhd:30]
INFO: [Synth 8-638] synthesizing module 'key_schedule' [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/sources_1/new/AES/key_schedule.vhd:30]
INFO: [Synth 8-638] synthesizing module 'key_sch_round_function' [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/sources_1/new/AES/key_sch_round_function.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'key_sch_round_function' (11#1) [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/sources_1/new/AES/key_sch_round_function.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'key_schedule' (12#1) [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/sources_1/new/AES/key_schedule.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'aes_enc' (13#1) [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/sources_1/new/AES/aes_enc.vhd:31]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'aes'. This will prevent further optimization [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/sources_1/new/top_module.vhd:76]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'mult'. This will prevent further optimization [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/sources_1/new/top_module.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'top_module' (14#1) [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/sources_1/new/top_module.vhd:9]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port clk
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port rst
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[127]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[126]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[125]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[124]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[123]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[122]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[121]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[120]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[119]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[118]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[117]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[116]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[115]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[114]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[113]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[112]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[111]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[110]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[109]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[108]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[107]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[106]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[105]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[104]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[103]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[102]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[101]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[100]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[99]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[98]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[97]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[96]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[95]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[94]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[93]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[92]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[91]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[90]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[89]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[88]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[87]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[86]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[85]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[84]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[83]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[82]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[81]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[80]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[79]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[78]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[77]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[76]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[75]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[74]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[73]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[72]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[71]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[70]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[69]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[68]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[67]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[66]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[65]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[64]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[63]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[62]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[61]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[60]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[59]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[58]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[57]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[56]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[55]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[54]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[53]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[52]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[51]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[50]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[49]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[48]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[47]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[46]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[45]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[44]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[43]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[42]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[41]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[40]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[39]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[38]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[37]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[36]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[35]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[34]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[33]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port x[32]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port y[127]
WARNING: [Synth 8-3331] design multiplier_organised has unconnected port y[126]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1919.383 ; gain = 269.465 ; free physical = 2746 ; free virtual = 10479
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1937.195 ; gain = 287.277 ; free physical = 2765 ; free virtual = 10497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1937.195 ; gain = 287.277 ; free physical = 2765 ; free virtual = 10497
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_test'
Finished Parsing XDC File [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_test'
Parsing XDC File [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/constrs_1/imports/vivado_projects/Arty-Z7-20-Master.xdc]
Finished Parsing XDC File [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/constrs_1/imports/vivado_projects/Arty-Z7-20-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/constrs_1/imports/vivado_projects/Arty-Z7-20-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2145.852 ; gain = 0.000 ; free physical = 2598 ; free virtual = 10331
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2145.852 ; gain = 0.000 ; free physical = 2598 ; free virtual = 10331
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vio_test' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2169.664 ; gain = 519.746 ; free physical = 2731 ; free virtual = 10463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2169.664 ; gain = 519.746 ; free physical = 2731 ; free virtual = 10463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for vio_test. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2169.664 ; gain = 519.746 ; free physical = 2731 ; free virtual = 10463
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'carry_reg' [/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/sources_1/imports/Partial_reconfiguration/Module.vhd:113]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2169.664 ; gain = 519.746 ; free physical = 2740 ; free virtual = 10474
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 3     
	   2 Input     24 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 37    
	   3 Input      8 Bit         XORs := 17    
	   2 Input      1 Bit         XORs := 39    
	   3 Input      1 Bit         XORs := 610   
+---Registers : 
	              128 Bit    Registers := 2     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   5 Input     23 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module multiplier_organised 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
	   3 Input      1 Bit         XORs := 610   
+---Muxes : 
	   5 Input     23 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module reg 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module add_round_key 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
Module gfmult_by2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module column_calculator 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 5     
	   3 Input      8 Bit         XORs := 4     
Module reg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module controller 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module key_sch_round_function 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   2 Input     24 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
Module key_schedule 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module aes_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 2169.664 ; gain = 519.746 ; free physical = 2702 ; free virtual = 10442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-------------------------------------------------------+---------------+----------------+
|Module Name | RTL Object                                            | Depth x Width | Implemented As | 
+------------+-------------------------------------------------------+---------------+----------------+
|sbox        | output_byte                                           | 256x8         | LUT            | 
|aes_enc     | sub_byte_inst/gen[5].sbox_inst/output_byte            | 256x8         | LUT            | 
|aes_enc     | sub_byte_inst/gen[10].sbox_inst/output_byte           | 256x8         | LUT            | 
|aes_enc     | sub_byte_inst/gen[15].sbox_inst/output_byte           | 256x8         | LUT            | 
|aes_enc     | sub_byte_inst/gen[4].sbox_inst/output_byte            | 256x8         | LUT            | 
|aes_enc     | sub_byte_inst/gen[9].sbox_inst/output_byte            | 256x8         | LUT            | 
|aes_enc     | sub_byte_inst/gen[14].sbox_inst/output_byte           | 256x8         | LUT            | 
|aes_enc     | sub_byte_inst/gen[3].sbox_inst/output_byte            | 256x8         | LUT            | 
|aes_enc     | sub_byte_inst/gen[8].sbox_inst/output_byte            | 256x8         | LUT            | 
|aes_enc     | sub_byte_inst/gen[13].sbox_inst/output_byte           | 256x8         | LUT            | 
|aes_enc     | sub_byte_inst/gen[2].sbox_inst/output_byte            | 256x8         | LUT            | 
|aes_enc     | sub_byte_inst/gen[7].sbox_inst/output_byte            | 256x8         | LUT            | 
|aes_enc     | sub_byte_inst/gen[12].sbox_inst/output_byte           | 256x8         | LUT            | 
|aes_enc     | sub_byte_inst/gen[1].sbox_inst/output_byte            | 256x8         | LUT            | 
|aes_enc     | sub_byte_inst/gen[6].sbox_inst/output_byte            | 256x8         | LUT            | 
|aes_enc     | sub_byte_inst/gen[11].sbox_inst/output_byte           | 256x8         | LUT            | 
|aes_enc     | key_schedule_inst/reg_inst/current_stata_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_enc     | key_schedule_inst/reg_inst/current_stata_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_enc     | key_schedule_inst/reg_inst/current_stata_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_enc     | key_schedule_inst/reg_inst/current_stata_reg_rep_bsel | 256x8         | Block RAM      | 
+------------+-------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance aes/i_0/key_schedule_inst/reg_inst/current_stata_reg_rep_bsel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aes/i_1/key_schedule_inst/reg_inst/current_stata_reg_rep_bsel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aes/i_2/key_schedule_inst/reg_inst/current_stata_reg_rep_bsel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aes/i_3/key_schedule_inst/reg_inst/current_stata_reg_rep_bsel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 2169.664 ; gain = 519.746 ; free physical = 2588 ; free virtual = 10328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 2169.664 ; gain = 519.746 ; free physical = 2585 ; free virtual = 10325
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance aes/key_schedule_inst/reg_inst/current_stata_reg_rep_bsel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aes/key_schedule_inst/reg_inst/current_stata_reg_rep_bsel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aes/key_schedule_inst/reg_inst/current_stata_reg_rep_bsel__1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aes/key_schedule_inst/reg_inst/current_stata_reg_rep_bsel__1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 2203.656 ; gain = 553.738 ; free physical = 2582 ; free virtual = 10322
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 2203.656 ; gain = 553.738 ; free physical = 2582 ; free virtual = 10322
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 2203.656 ; gain = 553.738 ; free physical = 2582 ; free virtual = 10322
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 2203.656 ; gain = 553.738 ; free physical = 2582 ; free virtual = 10321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 2203.656 ; gain = 553.738 ; free physical = 2582 ; free virtual = 10322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 2203.656 ; gain = 553.738 ; free physical = 2582 ; free virtual = 10322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 2203.656 ; gain = 553.738 ; free physical = 2582 ; free virtual = 10322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |vio_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |vio_0_bbox_0 |     1|
|2     |BUFG         |     1|
|3     |LUT1         |     1|
|4     |LUT2         |   166|
|5     |LUT3         |    32|
|6     |LUT4         |   414|
|7     |LUT5         |   335|
|8     |LUT6         |  1151|
|9     |MUXF7        |   256|
|10    |MUXF8        |   128|
|11    |RAMB18E1     |     2|
|12    |FDRE         |   263|
|13    |FDSE         |     1|
|14    |LD           |     1|
|15    |IBUF         |     1|
+------+-------------+------+

Report Instance Areas: 
+------+--------------------------+---------------------+------+
|      |Instance                  |Module               |Cells |
+------+--------------------------+---------------------+------+
|1     |top                       |                     |  3009|
|2     |  mult                    |multiplier_organised |  1024|
|3     |  aes                     |aes_enc              |  1726|
|4     |    controller_inst       |controller           |    16|
|5     |      reg_inst            |reg__parameterized0  |    16|
|6     |    key_schedule_inst     |key_schedule         |  1198|
|7     |      reg_inst            |reg_15               |  1198|
|8     |    reg_inst              |\reg                 |   128|
|9     |    sub_byte_inst         |sub_byte             |   384|
|10    |      \gen[0].sbox_inst   |sbox                 |    24|
|11    |      \gen[10].sbox_inst  |sbox_0               |    24|
|12    |      \gen[11].sbox_inst  |sbox_1               |    24|
|13    |      \gen[12].sbox_inst  |sbox_2               |    24|
|14    |      \gen[13].sbox_inst  |sbox_3               |    24|
|15    |      \gen[14].sbox_inst  |sbox_4               |    24|
|16    |      \gen[15].sbox_inst  |sbox_5               |    24|
|17    |      \gen[1].sbox_inst   |sbox_6               |    24|
|18    |      \gen[2].sbox_inst   |sbox_7               |    24|
|19    |      \gen[3].sbox_inst   |sbox_8               |    24|
|20    |      \gen[4].sbox_inst   |sbox_9               |    24|
|21    |      \gen[5].sbox_inst   |sbox_10              |    24|
|22    |      \gen[6].sbox_inst   |sbox_11              |    24|
|23    |      \gen[7].sbox_inst   |sbox_12              |    24|
|24    |      \gen[8].sbox_inst   |sbox_13              |    24|
|25    |      \gen[9].sbox_inst   |sbox_14              |    24|
+------+--------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 2203.656 ; gain = 553.738 ; free physical = 2582 ; free virtual = 10322
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 291 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:07 ; elapsed = 00:01:11 . Memory (MB): peak = 2203.656 ; gain = 321.270 ; free physical = 2635 ; free virtual = 10375
Synthesis Optimization Complete : Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 2203.664 ; gain = 553.738 ; free physical = 2635 ; free virtual = 10375
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 387 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2235.672 ; gain = 0.000 ; free physical = 2589 ; free virtual = 10329
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 2235.672 ; gain = 811.289 ; free physical = 2688 ; free virtual = 10428
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2235.672 ; gain = 0.000 ; free physical = 2688 ; free virtual = 10429
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 15 19:11:29 2019...
