# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_18.srcs/sources_1/new/YOUR_TURN.vhd" \
"../../../../project_18.srcs/sim_1/new/YOUR_TURN_TB.vhd" \

# Do not sort compile order
nosort
