

================================================================
== Vitis HLS Report for 'conv2D0'
================================================================
* Date:           Thu Apr 11 18:50:45 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Project1
* Solution:       partition_block_best_values (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.826 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       39|       39|  0.390 us|  0.390 us|   40|   40|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.06>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%img_outT_loc = alloca i64 1"   --->   Operation 7 'alloca' 'img_outT_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%img_outT_1_loc = alloca i64 1"   --->   Operation 8 'alloca' 'img_outT_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%img_outT_2_loc = alloca i64 1"   --->   Operation 9 'alloca' 'img_outT_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%img_outT_3_loc = alloca i64 1"   --->   Operation 10 'alloca' 'img_outT_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weightsT_0_load_loc = alloca i64 1"   --->   Operation 11 'alloca' 'weightsT_0_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weightsT_1_load_loc = alloca i64 1"   --->   Operation 12 'alloca' 'weightsT_1_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weightsT_0_1_load_loc = alloca i64 1"   --->   Operation 13 'alloca' 'weightsT_0_1_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weightsT_1_1_load_loc = alloca i64 1"   --->   Operation 14 'alloca' 'weightsT_1_1_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weightsT_0_2_load_loc = alloca i64 1"   --->   Operation 15 'alloca' 'weightsT_0_2_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weightsT_1_2_load_loc = alloca i64 1"   --->   Operation 16 'alloca' 'weightsT_1_2_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weightsT_0_3_load_loc = alloca i64 1"   --->   Operation 17 'alloca' 'weightsT_0_3_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weightsT_1_3_load_loc = alloca i64 1"   --->   Operation 18 'alloca' 'weightsT_1_3_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%weightsT_0_4_load_loc = alloca i64 1"   --->   Operation 19 'alloca' 'weightsT_0_4_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%img_inT_loc = alloca i64 1"   --->   Operation 20 'alloca' 'img_inT_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%img_inT_1_loc = alloca i64 1"   --->   Operation 21 'alloca' 'img_inT_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%img_inT_2_loc = alloca i64 1"   --->   Operation 22 'alloca' 'img_inT_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%img_inT_3_loc = alloca i64 1"   --->   Operation 23 'alloca' 'img_inT_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%img_inT_4_loc = alloca i64 1"   --->   Operation 24 'alloca' 'img_inT_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%img_inT_5_loc = alloca i64 1"   --->   Operation 25 'alloca' 'img_inT_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%img_inT_6_loc = alloca i64 1"   --->   Operation 26 'alloca' 'img_inT_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%img_inT_7_loc = alloca i64 1"   --->   Operation 27 'alloca' 'img_inT_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%img_inT_8_loc = alloca i64 1"   --->   Operation 28 'alloca' 'img_inT_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%img_inT_9_loc = alloca i64 1"   --->   Operation 29 'alloca' 'img_inT_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%img_inT_10_loc = alloca i64 1"   --->   Operation 30 'alloca' 'img_inT_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%img_inT_11_loc = alloca i64 1"   --->   Operation 31 'alloca' 'img_inT_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%img_inT_12_loc = alloca i64 1"   --->   Operation 32 'alloca' 'img_inT_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%img_inT_13_loc = alloca i64 1"   --->   Operation 33 'alloca' 'img_inT_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%img_inT_14_loc = alloca i64 1"   --->   Operation 34 'alloca' 'img_inT_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%img_inT_15_loc = alloca i64 1"   --->   Operation 35 'alloca' 'img_inT_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%img_in_0_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_0"   --->   Operation 36 'read' 'img_in_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%img_in_1_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_1"   --->   Operation 37 'read' 'img_in_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%img_in_2_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_2"   --->   Operation 38 'read' 'img_in_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%img_in_3_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_3"   --->   Operation 39 'read' 'img_in_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%img_in_4_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_4"   --->   Operation 40 'read' 'img_in_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%img_in_5_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_5"   --->   Operation 41 'read' 'img_in_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%img_in_6_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_6"   --->   Operation 42 'read' 'img_in_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%img_in_7_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_7"   --->   Operation 43 'read' 'img_in_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%img_in_8_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_8"   --->   Operation 44 'read' 'img_in_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%img_in_9_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_9"   --->   Operation 45 'read' 'img_in_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%img_in_10_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_10"   --->   Operation 46 'read' 'img_in_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%img_in_11_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_11"   --->   Operation 47 'read' 'img_in_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%img_in_12_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_12"   --->   Operation 48 'read' 'img_in_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%img_in_13_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_13"   --->   Operation 49 'read' 'img_in_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%img_in_14_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_14"   --->   Operation 50 'read' 'img_in_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%img_in_15_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_15"   --->   Operation 51 'read' 'img_in_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (2.06ns)   --->   "%call_ln0 = call void @conv2D0_Pipeline_readImg, i8 %img_in_0_read, i8 %img_in_1_read, i8 %img_in_2_read, i8 %img_in_3_read, i8 %img_in_4_read, i8 %img_in_5_read, i8 %img_in_6_read, i8 %img_in_7_read, i8 %img_in_8_read, i8 %img_in_9_read, i8 %img_in_10_read, i8 %img_in_11_read, i8 %img_in_12_read, i8 %img_in_13_read, i8 %img_in_14_read, i8 %img_in_15_read, i8 %img_inT_15_loc, i8 %img_inT_14_loc, i8 %img_inT_13_loc, i8 %img_inT_12_loc, i8 %img_inT_11_loc, i8 %img_inT_10_loc, i8 %img_inT_9_loc, i8 %img_inT_8_loc, i8 %img_inT_7_loc, i8 %img_inT_6_loc, i8 %img_inT_5_loc, i8 %img_inT_4_loc, i8 %img_inT_3_loc, i8 %img_inT_2_loc, i8 %img_inT_1_loc, i8 %img_inT_loc"   --->   Operation 52 'call' 'call_ln0' <Predicate = true> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 53 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2D0_Pipeline_readweights, i8 %weights_0, i8 %weights_1, i8 %weights_2, i8 %weights_3, i8 %weights_4, i8 %weightsT_0_4_load_loc, i8 %weightsT_1_3_load_loc, i8 %weightsT_0_3_load_loc, i8 %weightsT_1_2_load_loc, i8 %weightsT_0_2_load_loc, i8 %weightsT_1_1_load_loc, i8 %weightsT_0_1_load_loc, i8 %weightsT_1_load_loc, i8 %weightsT_0_load_loc"   --->   Operation 53 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.36>
ST_2 : Operation 54 [1/2] (3.36ns)   --->   "%call_ln0 = call void @conv2D0_Pipeline_readImg, i8 %img_in_0_read, i8 %img_in_1_read, i8 %img_in_2_read, i8 %img_in_3_read, i8 %img_in_4_read, i8 %img_in_5_read, i8 %img_in_6_read, i8 %img_in_7_read, i8 %img_in_8_read, i8 %img_in_9_read, i8 %img_in_10_read, i8 %img_in_11_read, i8 %img_in_12_read, i8 %img_in_13_read, i8 %img_in_14_read, i8 %img_in_15_read, i8 %img_inT_15_loc, i8 %img_inT_14_loc, i8 %img_inT_13_loc, i8 %img_inT_12_loc, i8 %img_inT_11_loc, i8 %img_inT_10_loc, i8 %img_inT_9_loc, i8 %img_inT_8_loc, i8 %img_inT_7_loc, i8 %img_inT_6_loc, i8 %img_inT_5_loc, i8 %img_inT_4_loc, i8 %img_inT_3_loc, i8 %img_inT_2_loc, i8 %img_inT_1_loc, i8 %img_inT_loc"   --->   Operation 54 'call' 'call_ln0' <Predicate = true> <Delay = 3.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 55 [1/2] (3.32ns)   --->   "%call_ln0 = call void @conv2D0_Pipeline_readweights, i8 %weights_0, i8 %weights_1, i8 %weights_2, i8 %weights_3, i8 %weights_4, i8 %weightsT_0_4_load_loc, i8 %weightsT_1_3_load_loc, i8 %weightsT_0_3_load_loc, i8 %weightsT_1_2_load_loc, i8 %weightsT_0_2_load_loc, i8 %weightsT_1_1_load_loc, i8 %weightsT_0_1_load_loc, i8 %weightsT_1_load_loc, i8 %weightsT_0_load_loc"   --->   Operation 55 'call' 'call_ln0' <Predicate = true> <Delay = 3.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.11>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%img_inT_15_loc_load = load i8 %img_inT_15_loc"   --->   Operation 56 'load' 'img_inT_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%img_inT_14_loc_load = load i8 %img_inT_14_loc"   --->   Operation 57 'load' 'img_inT_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%img_inT_13_loc_load = load i8 %img_inT_13_loc"   --->   Operation 58 'load' 'img_inT_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%img_inT_12_loc_load = load i8 %img_inT_12_loc"   --->   Operation 59 'load' 'img_inT_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%img_inT_11_loc_load = load i8 %img_inT_11_loc"   --->   Operation 60 'load' 'img_inT_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%img_inT_10_loc_load = load i8 %img_inT_10_loc"   --->   Operation 61 'load' 'img_inT_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%img_inT_9_loc_load = load i8 %img_inT_9_loc"   --->   Operation 62 'load' 'img_inT_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%img_inT_8_loc_load = load i8 %img_inT_8_loc"   --->   Operation 63 'load' 'img_inT_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%img_inT_7_loc_load = load i8 %img_inT_7_loc"   --->   Operation 64 'load' 'img_inT_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%img_inT_6_loc_load = load i8 %img_inT_6_loc"   --->   Operation 65 'load' 'img_inT_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%img_inT_5_loc_load = load i8 %img_inT_5_loc"   --->   Operation 66 'load' 'img_inT_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%img_inT_4_loc_load = load i8 %img_inT_4_loc"   --->   Operation 67 'load' 'img_inT_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%img_inT_3_loc_load = load i8 %img_inT_3_loc"   --->   Operation 68 'load' 'img_inT_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%img_inT_2_loc_load = load i8 %img_inT_2_loc"   --->   Operation 69 'load' 'img_inT_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%img_inT_1_loc_load = load i8 %img_inT_1_loc"   --->   Operation 70 'load' 'img_inT_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%img_inT_loc_load = load i8 %img_inT_loc"   --->   Operation 71 'load' 'img_inT_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%weightsT_0_4_load = load i8 %weightsT_0_4_load_loc"   --->   Operation 72 'load' 'weightsT_0_4_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%weightsT_1_3_load = load i8 %weightsT_1_3_load_loc"   --->   Operation 73 'load' 'weightsT_1_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%weightsT_0_3_load = load i8 %weightsT_0_3_load_loc"   --->   Operation 74 'load' 'weightsT_0_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%weightsT_1_2_load = load i8 %weightsT_1_2_load_loc"   --->   Operation 75 'load' 'weightsT_1_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%weightsT_0_2_load = load i8 %weightsT_0_2_load_loc"   --->   Operation 76 'load' 'weightsT_0_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%weightsT_1_1_load = load i8 %weightsT_1_1_load_loc"   --->   Operation 77 'load' 'weightsT_1_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%weightsT_0_1_load = load i8 %weightsT_0_1_load_loc"   --->   Operation 78 'load' 'weightsT_0_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%weightsT_1_load = load i8 %weightsT_1_load_loc"   --->   Operation 79 'load' 'weightsT_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%weightsT_0_load = load i8 %weightsT_0_load_loc"   --->   Operation 80 'load' 'weightsT_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [2/2] (3.11ns)   --->   "%call_ln0 = call void @conv2D0_Pipeline_loop_orow_loop_ocol, i8 %img_inT_loc_load, i8 %img_inT_1_loc_load, i8 %img_inT_4_loc_load, i8 %img_inT_5_loc_load, i8 %weightsT_0_load, i8 %img_inT_2_loc_load, i8 %img_inT_3_loc_load, i8 %img_inT_6_loc_load, i8 %weightsT_1_load, i8 %img_inT_7_loc_load, i8 %weightsT_0_1_load, i8 %img_inT_8_loc_load, i8 %img_inT_9_loc_load, i8 %weightsT_1_1_load, i8 %img_inT_10_loc_load, i8 %weightsT_0_2_load, i8 %img_inT_11_loc_load, i8 %weightsT_1_2_load, i8 %img_inT_12_loc_load, i8 %img_inT_13_loc_load, i8 %weightsT_0_3_load, i8 %img_inT_14_loc_load, i8 %weightsT_1_3_load, i8 %img_inT_15_loc_load, i8 %weightsT_0_4_load, i8 %img_outT_3_loc, i8 %img_outT_2_loc, i8 %img_outT_1_loc, i8 %img_outT_loc"   --->   Operation 81 'call' 'call_ln0' <Predicate = true> <Delay = 3.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 82 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2D0_Pipeline_loop_orow_loop_ocol, i8 %img_inT_loc_load, i8 %img_inT_1_loc_load, i8 %img_inT_4_loc_load, i8 %img_inT_5_loc_load, i8 %weightsT_0_load, i8 %img_inT_2_loc_load, i8 %img_inT_3_loc_load, i8 %img_inT_6_loc_load, i8 %weightsT_1_load, i8 %img_inT_7_loc_load, i8 %weightsT_0_1_load, i8 %img_inT_8_loc_load, i8 %img_inT_9_loc_load, i8 %weightsT_1_1_load, i8 %img_inT_10_loc_load, i8 %weightsT_0_2_load, i8 %img_inT_11_loc_load, i8 %weightsT_1_2_load, i8 %img_inT_12_loc_load, i8 %img_inT_13_loc_load, i8 %weightsT_0_3_load, i8 %img_inT_14_loc_load, i8 %weightsT_1_3_load, i8 %img_inT_15_loc_load, i8 %weightsT_0_4_load, i8 %img_outT_3_loc, i8 %img_outT_2_loc, i8 %img_outT_1_loc, i8 %img_outT_loc"   --->   Operation 82 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.82>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%img_outT_3_loc_load = load i8 %img_outT_3_loc"   --->   Operation 83 'load' 'img_outT_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%img_outT_2_loc_load = load i8 %img_outT_2_loc"   --->   Operation 84 'load' 'img_outT_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%img_outT_1_loc_load = load i8 %img_outT_1_loc"   --->   Operation 85 'load' 'img_outT_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%img_outT_loc_load = load i8 %img_outT_loc"   --->   Operation 86 'load' 'img_outT_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [2/2] (1.82ns)   --->   "%call_ln0 = call void @conv2D0_Pipeline_writeImg, i8 %img_out_0, i8 %img_out_3, i8 %img_out_2, i8 %img_out_1, i8 %img_outT_loc_load, i8 %img_outT_1_loc_load, i8 %img_outT_2_loc_load, i8 %img_outT_3_loc_load"   --->   Operation 87 'call' 'call_ln0' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.44>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [conv2D0.cpp:7]   --->   Operation 88 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_0"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_1"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_2"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_3"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_4"   --->   Operation 97 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_5"   --->   Operation 99 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_6"   --->   Operation 101 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_7"   --->   Operation 103 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_8"   --->   Operation 105 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_8, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_9"   --->   Operation 107 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_9, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_10"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_10, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_11"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_11, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_12"   --->   Operation 113 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_12, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_13"   --->   Operation 115 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_13, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_14"   --->   Operation 117 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_14, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_15"   --->   Operation 119 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_15, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_out_0"   --->   Operation 121 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_out_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_out_1"   --->   Operation 123 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_out_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_out_2"   --->   Operation 125 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_out_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_out_3"   --->   Operation 127 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_out_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights_0"   --->   Operation 130 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights_1"   --->   Operation 132 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights_2, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights_2"   --->   Operation 134 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights_3, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights_3"   --->   Operation 136 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights_4, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights_4"   --->   Operation 138 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights_5, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights_5"   --->   Operation 140 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights_6, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights_6"   --->   Operation 142 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights_7, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights_7"   --->   Operation 144 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/2] (3.44ns)   --->   "%call_ln0 = call void @conv2D0_Pipeline_writeImg, i8 %img_out_0, i8 %img_out_3, i8 %img_out_2, i8 %img_out_1, i8 %img_outT_loc_load, i8 %img_outT_1_loc_load, i8 %img_outT_2_loc_load, i8 %img_outT_3_loc_load"   --->   Operation 145 'call' 'call_ln0' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%ret_ln42 = ret" [conv2D0.cpp:42]   --->   Operation 146 'ret' 'ret_ln42' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.064ns
The critical path consists of the following:
	'alloca' operation 8 bit ('img_inT_loc') [42]  (0.000 ns)
	'call' operation 0 bit ('call_ln0') to 'conv2D0_Pipeline_readImg' [131]  (2.064 ns)

 <State 2>: 3.368ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'conv2D0_Pipeline_readImg' [131]  (3.368 ns)

 <State 3>: 3.115ns
The critical path consists of the following:
	'load' operation 8 bit ('img_inT_15_loc_load') on local variable 'img_inT_15_loc' [132]  (0.000 ns)
	'call' operation 0 bit ('call_ln0') to 'conv2D0_Pipeline_loop_orow_loop_ocol' [158]  (3.115 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 1.827ns
The critical path consists of the following:
	'load' operation 8 bit ('img_outT_3_loc_load') on local variable 'img_outT_3_loc' [159]  (0.000 ns)
	'call' operation 0 bit ('call_ln0') to 'conv2D0_Pipeline_writeImg' [163]  (1.827 ns)

 <State 6>: 3.448ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'conv2D0_Pipeline_writeImg' [163]  (3.448 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
