# 1 "../arch/arm64/boot/dts/qcom/sc8180x-lenovo-flex-5g.dts"
# 1 "<built-in>" 1
# 1 "<built-in>" 3






# 1 "<command line>" 1
# 1 "<built-in>" 2
# 1 "../arch/arm64/boot/dts/qcom/sc8180x-lenovo-flex-5g.dts" 2






/dts-v1/;

# 1 "../scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 10 "../arch/arm64/boot/dts/qcom/sc8180x-lenovo-flex-5g.dts" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/input/gpio-keys.h" 1
# 11 "../arch/arm64/boot/dts/qcom/sc8180x-lenovo-flex-5g.dts" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "../scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "../scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "../scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 12 "../arch/arm64/boot/dts/qcom/sc8180x-lenovo-flex-5g.dts" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/regulator/qcom,rpmh-regulator.h" 1
# 13 "../arch/arm64/boot/dts/qcom/sc8180x-lenovo-flex-5g.dts" 2
# 1 "../arch/arm64/boot/dts/qcom/sc8180x.dtsi" 1






# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,dispcc-sm8250.h" 1
# 8 "../arch/arm64/boot/dts/qcom/sc8180x.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-sc8180x.h" 1
# 9 "../arch/arm64/boot/dts/qcom/sc8180x.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gpucc-sm8150.h" 1
# 10 "../arch/arm64/boot/dts/qcom/sc8180x.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmh.h" 1
# 11 "../arch/arm64/boot/dts/qcom/sc8180x.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,osm-l3.h" 1
# 12 "../arch/arm64/boot/dts/qcom/sc8180x.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,sc8180x.h" 1
# 13 "../arch/arm64/boot/dts/qcom/sc8180x.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1








# 1 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 14 "../arch/arm64/boot/dts/qcom/sc8180x.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/power/qcom-rpmpd.h" 1
# 15 "../arch/arm64/boot/dts/qcom/sc8180x.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/soc/qcom,rpmh-rsc.h" 1
# 16 "../arch/arm64/boot/dts/qcom/sc8180x.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 17 "../arch/arm64/boot/dts/qcom/sc8180x.dtsi" 2

/ {
 interrupt-parent = <&intc>;

 #address-cells = <2>;
 #size-cells = <2>;

 clocks {
  xo_board_clk: xo-board {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <38400000>;
  };

  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <32764>;
   clock-output-names = "sleep_clk";
  };
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "qcom,kryo485";
   reg = <0x0 0x0>;
   enable-method = "psci";
   capacity-dmips-mhz = <602>;
   next-level-cache = <&L2_0>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   operating-points-v2 = <&cpu0_opp_table>;
   interconnects = <&gem_noc 0 3 &mc_virt 1 3>,
     <&osm_l3 0 &osm_l3 1>;
   power-domains = <&CPU_PD0>;
   power-domain-names = "psci";
   #cooling-cells = <2>;
   clocks = <&cpufreq_hw 0>;

   L2_0: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
    L3_0: l3-cache {
     compatible = "cache";
     cache-level = <3>;
     cache-unified;
    };
   };
  };

  CPU1: cpu@100 {
   device_type = "cpu";
   compatible = "qcom,kryo485";
   reg = <0x0 0x100>;
   enable-method = "psci";
   capacity-dmips-mhz = <602>;
   next-level-cache = <&L2_100>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   operating-points-v2 = <&cpu0_opp_table>;
   interconnects = <&gem_noc 0 3 &mc_virt 1 3>,
     <&osm_l3 0 &osm_l3 1>;
   power-domains = <&CPU_PD1>;
   power-domain-names = "psci";
   #cooling-cells = <2>;
   clocks = <&cpufreq_hw 0>;

   L2_100: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
   };

  };

  CPU2: cpu@200 {
   device_type = "cpu";
   compatible = "qcom,kryo485";
   reg = <0x0 0x200>;
   enable-method = "psci";
   capacity-dmips-mhz = <602>;
   next-level-cache = <&L2_200>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   operating-points-v2 = <&cpu0_opp_table>;
   interconnects = <&gem_noc 0 3 &mc_virt 1 3>,
     <&osm_l3 0 &osm_l3 1>;
   power-domains = <&CPU_PD2>;
   power-domain-names = "psci";
   #cooling-cells = <2>;
   clocks = <&cpufreq_hw 0>;

   L2_200: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
   };
  };

  CPU3: cpu@300 {
   device_type = "cpu";
   compatible = "qcom,kryo485";
   reg = <0x0 0x300>;
   enable-method = "psci";
   capacity-dmips-mhz = <602>;
   next-level-cache = <&L2_300>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   operating-points-v2 = <&cpu0_opp_table>;
   interconnects = <&gem_noc 0 3 &mc_virt 1 3>,
     <&osm_l3 0 &osm_l3 1>;
   power-domains = <&CPU_PD3>;
   power-domain-names = "psci";
   #cooling-cells = <2>;
   clocks = <&cpufreq_hw 0>;

   L2_300: l2-cache {
    compatible = "cache";
    cache-unified;
    cache-level = <2>;
    next-level-cache = <&L3_0>;
   };
  };

  CPU4: cpu@400 {
   device_type = "cpu";
   compatible = "qcom,kryo485";
   reg = <0x0 0x400>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   next-level-cache = <&L2_400>;
   qcom,freq-domain = <&cpufreq_hw 1>;
   operating-points-v2 = <&cpu4_opp_table>;
   interconnects = <&gem_noc 0 3 &mc_virt 1 3>,
     <&osm_l3 0 &osm_l3 1>;
   power-domains = <&CPU_PD4>;
   power-domain-names = "psci";
   #cooling-cells = <2>;
   clocks = <&cpufreq_hw 1>;

   L2_400: l2-cache {
    compatible = "cache";
    cache-unified;
    cache-level = <2>;
    next-level-cache = <&L3_0>;
   };
  };

  CPU5: cpu@500 {
   device_type = "cpu";
   compatible = "qcom,kryo485";
   reg = <0x0 0x500>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   next-level-cache = <&L2_500>;
   qcom,freq-domain = <&cpufreq_hw 1>;
   operating-points-v2 = <&cpu4_opp_table>;
   interconnects = <&gem_noc 0 3 &mc_virt 1 3>,
     <&osm_l3 0 &osm_l3 1>;
   power-domains = <&CPU_PD5>;
   power-domain-names = "psci";
   #cooling-cells = <2>;
   clocks = <&cpufreq_hw 1>;

   L2_500: l2-cache {
    compatible = "cache";
    cache-unified;
    cache-level = <2>;
    next-level-cache = <&L3_0>;
   };
  };

  CPU6: cpu@600 {
   device_type = "cpu";
   compatible = "qcom,kryo485";
   reg = <0x0 0x600>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   next-level-cache = <&L2_600>;
   qcom,freq-domain = <&cpufreq_hw 1>;
   operating-points-v2 = <&cpu4_opp_table>;
   interconnects = <&gem_noc 0 3 &mc_virt 1 3>,
     <&osm_l3 0 &osm_l3 1>;
   power-domains = <&CPU_PD6>;
   power-domain-names = "psci";
   #cooling-cells = <2>;
   clocks = <&cpufreq_hw 1>;

   L2_600: l2-cache {
    compatible = "cache";
    cache-unified;
    cache-level = <2>;
    next-level-cache = <&L3_0>;
   };
  };

  CPU7: cpu@700 {
   device_type = "cpu";
   compatible = "qcom,kryo485";
   reg = <0x0 0x700>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   next-level-cache = <&L2_700>;
   qcom,freq-domain = <&cpufreq_hw 1>;
   operating-points-v2 = <&cpu4_opp_table>;
   interconnects = <&gem_noc 0 3 &mc_virt 1 3>,
     <&osm_l3 0 &osm_l3 1>;
   power-domains = <&CPU_PD7>;
   power-domain-names = "psci";
   #cooling-cells = <2>;
   clocks = <&cpufreq_hw 1>;

   L2_700: l2-cache {
    compatible = "cache";
    cache-unified;
    cache-level = <2>;
    next-level-cache = <&L3_0>;
   };
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };

    core1 {
     cpu = <&CPU1>;
    };

    core2 {
     cpu = <&CPU2>;
    };

    core3 {
     cpu = <&CPU3>;
    };

    core4 {
     cpu = <&CPU4>;
    };

    core5 {
     cpu = <&CPU5>;
    };

    core6 {
     cpu = <&CPU6>;
    };

    core7 {
     cpu = <&CPU7>;
    };
   };
  };

  idle-states {
   entry-method = "psci";

   LITTLE_CPU_SLEEP_0: cpu-sleep-0-0 {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x40000004>;
    entry-latency-us = <355>;
    exit-latency-us = <909>;
    min-residency-us = <3934>;
    local-timer-stop;
   };

   BIG_CPU_SLEEP_0: cpu-sleep-1-0 {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x40000004>;
    entry-latency-us = <2411>;
    exit-latency-us = <1461>;
    min-residency-us = <4488>;
    local-timer-stop;
   };
  };

  domain-idle-states {
   CLUSTER_SLEEP_APSS_OFF: cluster-sleep-0 {
    compatible = "domain-idle-state";
    arm,psci-suspend-param = <0x41000044>;
    entry-latency-us = <3300>;
    exit-latency-us = <3300>;
    min-residency-us = <6000>;
   };

   CLUSTER_SLEEP_AOSS_SLEEP: cluster-sleep-1 {
    compatible = "domain-idle-state";
    arm,psci-suspend-param = <0x4100a344>;
    entry-latency-us = <3263>;
    exit-latency-us = <6562>;
    min-residency-us = <9987>;
   };
  };
 };

 cpu0_opp_table: opp-table-cpu0 {
  compatible = "operating-points-v2";
  opp-shared;

  opp-300000000 {
   opp-hz = /bits/ 64 <300000000>;
   opp-peak-kBps = <800000 9600000>;
  };

  opp-422400000 {
   opp-hz = /bits/ 64 <422400000>;
   opp-peak-kBps = <800000 9600000>;
  };

  opp-537600000 {
   opp-hz = /bits/ 64 <537600000>;
   opp-peak-kBps = <800000 12902400>;
  };

  opp-652800000 {
   opp-hz = /bits/ 64 <652800000>;
   opp-peak-kBps = <800000 12902400>;
  };

  opp-768000000 {
   opp-hz = /bits/ 64 <768000000>;
   opp-peak-kBps = <800000 15974400>;
  };

  opp-883200000 {
   opp-hz = /bits/ 64 <883200000>;
   opp-peak-kBps = <1804000 19660800>;
  };

  opp-998400000 {
   opp-hz = /bits/ 64 <998400000>;
   opp-peak-kBps = <1804000 19660800>;
  };

  opp-1113600000 {
   opp-hz = /bits/ 64 <1113600000>;
   opp-peak-kBps = <1804000 22732800>;
  };

  opp-1228800000 {
   opp-hz = /bits/ 64 <1228800000>;
   opp-peak-kBps = <1804000 22732800>;
  };

  opp-1363200000 {
   opp-hz = /bits/ 64 <1363200000>;
   opp-peak-kBps = <2188000 25804800>;
  };

  opp-1478400000 {
   opp-hz = /bits/ 64 <1478400000>;
   opp-peak-kBps = <2188000 31948800>;
  };

  opp-1574400000 {
   opp-hz = /bits/ 64 <1574400000>;
   opp-peak-kBps = <3072000 31948800>;
  };

  opp-1670400000 {
   opp-hz = /bits/ 64 <1670400000>;
   opp-peak-kBps = <3072000 31948800>;
  };

  opp-1766400000 {
   opp-hz = /bits/ 64 <1766400000>;
   opp-peak-kBps = <3072000 31948800>;
  };
 };

 cpu4_opp_table: opp-table-cpu4 {
  compatible = "operating-points-v2";
  opp-shared;

  opp-825600000 {
   opp-hz = /bits/ 64 <825600000>;
   opp-peak-kBps = <1804000 15974400>;
  };

  opp-940800000 {
   opp-hz = /bits/ 64 <940800000>;
   opp-peak-kBps = <2188000 19660800>;
  };

  opp-1056000000 {
   opp-hz = /bits/ 64 <1056000000>;
   opp-peak-kBps = <2188000 22732800>;
  };

  opp-1171200000 {
   opp-hz = /bits/ 64 <1171200000>;
   opp-peak-kBps = <3072000 25804800>;
  };

  opp-1286400000 {
   opp-hz = /bits/ 64 <1286400000>;
   opp-peak-kBps = <3072000 31948800>;
  };

  opp-1420800000 {
   opp-hz = /bits/ 64 <1420800000>;
   opp-peak-kBps = <4068000 31948800>;
  };

  opp-1536000000 {
   opp-hz = /bits/ 64 <1536000000>;
   opp-peak-kBps = <4068000 31948800>;
  };

  opp-1651200000 {
   opp-hz = /bits/ 64 <1651200000>;
   opp-peak-kBps = <4068000 40550400>;
  };

  opp-1766400000 {
   opp-hz = /bits/ 64 <1766400000>;
   opp-peak-kBps = <4068000 40550400>;
  };

  opp-1881600000 {
   opp-hz = /bits/ 64 <1881600000>;
   opp-peak-kBps = <4068000 43008000>;
  };

  opp-1996800000 {
   opp-hz = /bits/ 64 <1996800000>;
   opp-peak-kBps = <6220000 43008000>;
  };

  opp-2131200000 {
   opp-hz = /bits/ 64 <2131200000>;
   opp-peak-kBps = <6220000 49152000>;
  };

  opp-2246400000 {
   opp-hz = /bits/ 64 <2246400000>;
   opp-peak-kBps = <7216000 49152000>;
  };

  opp-2361600000 {
   opp-hz = /bits/ 64 <2361600000>;
   opp-peak-kBps = <8368000 49152000>;
  };

  opp-2457600000 {
   opp-hz = /bits/ 64 <2457600000>;
   opp-peak-kBps = <8368000 51609600>;
  };

  opp-2553600000 {
   opp-hz = /bits/ 64 <2553600000>;
   opp-peak-kBps = <8368000 51609600>;
  };

  opp-2649600000 {
   opp-hz = /bits/ 64 <2649600000>;
   opp-peak-kBps = <8368000 51609600>;
  };

  opp-2745600000 {
   opp-hz = /bits/ 64 <2745600000>;
   opp-peak-kBps = <8368000 51609600>;
  };

  opp-2841600000 {
   opp-hz = /bits/ 64 <2841600000>;
   opp-peak-kBps = <8368000 51609600>;
  };

  opp-2918400000 {
   opp-hz = /bits/ 64 <2918400000>;
   opp-peak-kBps = <8368000 51609600>;
  };

  opp-2995200000 {
   opp-hz = /bits/ 64 <2995200000>;
   opp-peak-kBps = <8368000 51609600>;
  };
 };

 firmware {
  scm: scm {
   compatible = "qcom,scm-sc8180x", "qcom,scm";
  };
 };

 camnoc_virt: interconnect-camnoc-virt {
  compatible = "qcom,sc8180x-camnoc-virt";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 mc_virt: interconnect-mc-virt {
  compatible = "qcom,sc8180x-mc-virt";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 qup_virt: interconnect-qup-virt {
  compatible = "qcom,sc8180x-qup-virt";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 memory@80000000 {
  device_type = "memory";

  reg = <0x0 0x80000000 0x0 0x0>;
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 5 4>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";

  CPU_PD0: power-domain-cpu0 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&LITTLE_CPU_SLEEP_0>;
  };

  CPU_PD1: power-domain-cpu1 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&LITTLE_CPU_SLEEP_0>;
  };

  CPU_PD2: power-domain-cpu2 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&LITTLE_CPU_SLEEP_0>;
  };

  CPU_PD3: power-domain-cpu3 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&LITTLE_CPU_SLEEP_0>;
  };

  CPU_PD4: power-domain-cpu4 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&BIG_CPU_SLEEP_0>;
  };

  CPU_PD5: power-domain-cpu5 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&BIG_CPU_SLEEP_0>;
  };

  CPU_PD6: power-domain-cpu6 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&BIG_CPU_SLEEP_0>;
  };

  CPU_PD7: power-domain-cpu7 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&BIG_CPU_SLEEP_0>;
  };

  CLUSTER_PD: power-domain-cpu-cluster0 {
   #power-domain-cells = <0>;
   domain-idle-states = <&CLUSTER_SLEEP_APSS_OFF &CLUSTER_SLEEP_AOSS_SLEEP>;
  };
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  hyp_mem: hyp@85700000 {
   reg = <0x0 0x85700000 0x0 0x600000>;
   no-map;
  };

  xbl_mem: xbl@85d00000 {
   reg = <0x0 0x85d00000 0x0 0x140000>;
   no-map;
  };

  aop_mem: aop@85f00000 {
   reg = <0x0 0x85f00000 0x0 0x20000>;
   no-map;
  };

  aop_cmd_db: cmd-db@85f20000 {
   compatible = "qcom,cmd-db";
   reg = <0x0 0x85f20000 0x0 0x20000>;
   no-map;
  };

  reserved@85f40000 {
   reg = <0x0 0x85f40000 0x0 0x10000>;
   no-map;
  };

  smem_mem: smem@86000000 {
   compatible = "qcom,smem";
   reg = <0x0 0x86000000 0x0 0x200000>;
   no-map;
   hwlocks = <&tcsr_mutex 3>;
  };

  reserved@86200000 {
   reg = <0x0 0x86200000 0x0 0x3900000>;
   no-map;
  };

  reserved@89b00000 {
   reg = <0x0 0x89b00000 0x0 0x1c00000>;
   no-map;
  };

  reserved@9d400000 {
   reg = <0x0 0x9d400000 0x0 0x1000000>;
   no-map;
  };

  reserved@9e400000 {
   reg = <0x0 0x9e400000 0x0 0x1400000>;
   no-map;
  };

  reserved@9f800000 {
   reg = <0x0 0x9f800000 0x0 0x800000>;
   no-map;
  };
 };

 smp2p-cdsp {
  compatible = "qcom,smp2p";
  qcom,smem = <94>, <432>;

  interrupts = <0 576 1>;

  mboxes = <&apss_shared 6>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <5>;

  cdsp_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  cdsp_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";

   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-lpass {
  compatible = "qcom,smp2p";
  qcom,smem = <443>, <429>;

  interrupts = <0 158 1>;

  mboxes = <&apss_shared 10>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <2>;

  adsp_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  adsp_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";

   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-mpss {
  compatible = "qcom,smp2p";
  qcom,smem = <435>, <428>;

  interrupts = <0 451 1>;

  mboxes = <&apss_shared 14>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <1>;

  modem_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  modem_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  modem_smp2p_ipa_out: ipa-ap-to-modem {
   qcom,entry-name = "ipa";
   #qcom,smem-state-cells = <1>;
  };

  modem_smp2p_ipa_in: ipa-modem-to-ap {
   qcom,entry-name = "ipa";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  modem_smp2p_wlan_in: wlan-wpss-to-ap {
   qcom,entry-name = "wlan";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-slpi {
  compatible = "qcom,smp2p";
  qcom,smem = <481>, <430>;

  interrupts = <0 172 1>;

  mboxes = <&apss_shared 26>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <3>;

  slpi_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  slpi_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";

   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 soc: soc@0 {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0 0 0 0 0x10 0>;
  dma-ranges = <0 0 0 0 0x10 0>;

  gcc: clock-controller@100000 {
   compatible = "qcom,gcc-sc8180x";
   reg = <0x0 0x00100000 0x0 0x1f0000>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
   clocks = <&rpmhcc 0>,
     <&rpmhcc 1>,
     <&sleep_clk>;
   clock-names = "bi_tcxo",
          "bi_tcxo_ao",
          "sleep_clk";
   power-domains = <&rpmhpd 0>;
  };

  qupv3_id_0: geniqup@8c0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0 0x008c0000 0 0x6000>;
   clocks = <&gcc 136>,
     <&gcc 137>;
   clock-names = "m-ahb", "s-ahb";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   iommus = <&apps_smmu 0x4c3 0>;
   status = "disabled";

   i2c0: i2c@880000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00880000 0 0x4000>;
    clocks = <&gcc 96>;
    clock-names = "se";
    interrupts = <0 601 4>;
    interconnects = <&qup_virt 0 0 &qup_virt 3 0>,
      <&gem_noc 0 0 &config_noc 37 0>,
      <&aggre2_noc 4 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi0: spi@880000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00880000 0 0x4000>;
    clocks = <&gcc 96>;
    clock-names = "se";
    interrupts = <0 601 4>;
    interconnects = <&qup_virt 0 0 &qup_virt 3 0>,
      <&gem_noc 0 0 &config_noc 37 0>;
    interconnect-names = "qup-core", "qup-config";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   uart0: serial@880000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00880000 0 0x4000>;
    clocks = <&gcc 96>;
    clock-names = "se";
    interrupts = <0 601 4>;
    interconnects = <&qup_virt 0 0 &qup_virt 3 0>,
      <&gem_noc 0 0 &config_noc 37 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c1: i2c@884000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00884000 0 0x4000>;
    clocks = <&gcc 98>;
    clock-names = "se";
    interrupts = <0 602 4>;
    interconnects = <&qup_virt 0 0 &qup_virt 3 0>,
      <&gem_noc 0 0 &config_noc 37 0>,
      <&aggre2_noc 4 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi1: spi@884000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00884000 0 0x4000>;
    clocks = <&gcc 98>;
    clock-names = "se";
    interrupts = <0 602 4>;
    interconnects = <&qup_virt 0 0 &qup_virt 3 0>,
      <&gem_noc 0 0 &config_noc 37 0>;
    interconnect-names = "qup-core", "qup-config";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   uart1: serial@884000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00884000 0 0x4000>;
    clocks = <&gcc 98>;
    clock-names = "se";
    interrupts = <0 602 4>;
    interconnects = <&qup_virt 0 0 &qup_virt 3 0>,
      <&gem_noc 0 0 &config_noc 37 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c2: i2c@888000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00888000 0 0x4000>;
    clocks = <&gcc 100>;
    clock-names = "se";
    interrupts = <0 603 4>;
    interconnects = <&qup_virt 0 0 &qup_virt 3 0>,
      <&gem_noc 0 0 &config_noc 37 0>,
      <&aggre2_noc 4 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi2: spi@888000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00888000 0 0x4000>;
    clocks = <&gcc 100>;
    clock-names = "se";
    interrupts = <0 603 4>;
    interconnects = <&qup_virt 0 0 &qup_virt 3 0>,
      <&gem_noc 0 0 &config_noc 37 0>;
    interconnect-names = "qup-core", "qup-config";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   uart2: serial@888000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00888000 0 0x4000>;
    clocks = <&gcc 100>;
    clock-names = "se";
    interrupts = <0 603 4>;
    interconnects = <&qup_virt 0 0 &qup_virt 3 0>,
      <&gem_noc 0 0 &config_noc 37 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c3: i2c@88c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x0088c000 0 0x4000>;
    clocks = <&gcc 102>;
    clock-names = "se";
    interrupts = <0 604 4>;
    interconnects = <&qup_virt 0 0 &qup_virt 3 0>,
      <&gem_noc 0 0 &config_noc 37 0>,
      <&aggre2_noc 4 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi3: spi@88c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x0088c000 0 0x4000>;
    clocks = <&gcc 102>;
    clock-names = "se";
    interrupts = <0 604 4>;
    interconnects = <&qup_virt 0 0 &qup_virt 3 0>,
      <&gem_noc 0 0 &config_noc 37 0>;
    interconnect-names = "qup-core", "qup-config";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   uart3: serial@88c000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x0088c000 0 0x4000>;
    clocks = <&gcc 102>;
    clock-names = "se";
    interrupts = <0 604 4>;
    interconnects = <&qup_virt 0 0 &qup_virt 3 0>,
      <&gem_noc 0 0 &config_noc 37 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c4: i2c@890000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00890000 0 0x4000>;
    clocks = <&gcc 104>;
    clock-names = "se";
    interrupts = <0 605 4>;
    interconnects = <&qup_virt 0 0 &qup_virt 3 0>,
      <&gem_noc 0 0 &config_noc 37 0>,
      <&aggre2_noc 4 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi4: spi@890000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00890000 0 0x4000>;
    clocks = <&gcc 104>;
    clock-names = "se";
    interrupts = <0 605 4>;
    interconnects = <&qup_virt 0 0 &qup_virt 3 0>,
      <&gem_noc 0 0 &config_noc 37 0>;
    interconnect-names = "qup-core", "qup-config";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   uart4: serial@890000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00890000 0 0x4000>;
    clocks = <&gcc 104>;
    clock-names = "se";
    interrupts = <0 605 4>;
    interconnects = <&qup_virt 0 0 &qup_virt 3 0>,
      <&gem_noc 0 0 &config_noc 37 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c5: i2c@894000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00894000 0 0x4000>;
    clocks = <&gcc 106>;
    clock-names = "se";
    interrupts = <0 606 4>;
    interconnects = <&qup_virt 0 0 &qup_virt 3 0>,
      <&gem_noc 0 0 &config_noc 37 0>,
      <&aggre2_noc 4 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi5: spi@894000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00894000 0 0x4000>;
    clocks = <&gcc 106>;
    clock-names = "se";
    interrupts = <0 606 4>;
    interconnects = <&qup_virt 0 0 &qup_virt 3 0>,
      <&gem_noc 0 0 &config_noc 37 0>;
    interconnect-names = "qup-core", "qup-config";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   uart5: serial@894000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00894000 0 0x4000>;
    clocks = <&gcc 106>;
    clock-names = "se";
    interrupts = <0 606 4>;
    interconnects = <&qup_virt 0 0 &qup_virt 3 0>,
      <&gem_noc 0 0 &config_noc 37 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c6: i2c@898000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00898000 0 0x4000>;
    clocks = <&gcc 108>;
    clock-names = "se";
    interrupts = <0 607 4>;
    interconnects = <&qup_virt 0 0 &qup_virt 3 0>,
      <&gem_noc 0 0 &config_noc 37 0>,
      <&aggre2_noc 4 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi6: spi@898000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00898000 0 0x4000>;
    clocks = <&gcc 108>;
    clock-names = "se";
    interrupts = <0 607 4>;
    interconnects = <&qup_virt 0 0 &qup_virt 3 0>,
      <&gem_noc 0 0 &config_noc 37 0>;
    interconnect-names = "qup-core", "qup-config";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   uart6: serial@898000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00898000 0 0x4000>;
    clocks = <&gcc 108>;
    clock-names = "se";
    interrupts = <0 607 4>;
    interconnects = <&qup_virt 0 0 &qup_virt 3 0>,
      <&gem_noc 0 0 &config_noc 37 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c7: i2c@89c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x0089c000 0 0x4000>;
    clocks = <&gcc 110>;
    clock-names = "se";
    interrupts = <0 608 4>;
    interconnects = <&qup_virt 0 0 &qup_virt 3 0>,
      <&gem_noc 0 0 &config_noc 37 0>,
      <&aggre2_noc 4 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi7: spi@89c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x0089c000 0 0x4000>;
    clocks = <&gcc 110>;
    clock-names = "se";
    interrupts = <0 608 4>;
    interconnects = <&qup_virt 0 0 &qup_virt 3 0>,
      <&gem_noc 0 0 &config_noc 37 0>;
    interconnect-names = "qup-core", "qup-config";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   uart7: serial@89c000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x0089c000 0 0x4000>;
    clocks = <&gcc 110>;
    clock-names = "se";
    interrupts = <0 608 4>;
    interconnects = <&qup_virt 0 0 &qup_virt 3 0>,
      <&gem_noc 0 0 &config_noc 37 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };
  };

  qupv3_id_1: geniqup@ac0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0x0 0x00ac0000 0x0 0x6000>;
   clocks = <&gcc 138>,
     <&gcc 139>;
   clock-names = "m-ahb", "s-ahb";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   iommus = <&apps_smmu 0x603 0>;
   status = "disabled";

   i2c8: i2c@a80000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a80000 0 0x4000>;
    clocks = <&gcc 112>;
    clock-names = "se";
    interrupts = <0 353 4>;
    interconnects = <&qup_virt 1 0 &qup_virt 4 0>,
      <&gem_noc 0 0 &config_noc 35 0>,
      <&aggre2_noc 5 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi8: spi@a80000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a80000 0 0x4000>;
    clocks = <&gcc 112>;
    clock-names = "se";
    interrupts = <0 353 4>;
    interconnects = <&qup_virt 1 0 &qup_virt 4 0>,
      <&gem_noc 0 0 &config_noc 35 0>;
    interconnect-names = "qup-core", "qup-config";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   uart8: serial@a80000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00a80000 0 0x4000>;
    clocks = <&gcc 112>;
    clock-names = "se";
    interrupts = <0 353 4>;
    interconnects = <&qup_virt 1 0 &qup_virt 4 0>,
      <&gem_noc 0 0 &config_noc 35 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c9: i2c@a84000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a84000 0 0x4000>;
    clocks = <&gcc 114>;
    clock-names = "se";
    interrupts = <0 354 4>;
    interconnects = <&qup_virt 1 0 &qup_virt 4 0>,
      <&gem_noc 0 0 &config_noc 35 0>,
      <&aggre2_noc 5 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi9: spi@a84000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a84000 0 0x4000>;
    clocks = <&gcc 114>;
    clock-names = "se";
    interrupts = <0 354 4>;
    interconnects = <&qup_virt 1 0 &qup_virt 4 0>,
      <&gem_noc 0 0 &config_noc 35 0>;
    interconnect-names = "qup-core", "qup-config";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   uart9: serial@a84000 {
    compatible = "qcom,geni-debug-uart";
    reg = <0 0x00a84000 0 0x4000>;
    clocks = <&gcc 114>;
    clock-names = "se";
    interrupts = <0 354 4>;
    interconnects = <&qup_virt 1 0 &qup_virt 4 0>,
      <&gem_noc 0 0 &config_noc 35 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c10: i2c@a88000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a88000 0 0x4000>;
    clocks = <&gcc 116>;
    clock-names = "se";
    interrupts = <0 355 4>;
    interconnects = <&qup_virt 1 0 &qup_virt 4 0>,
      <&gem_noc 0 0 &config_noc 35 0>,
      <&aggre2_noc 5 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi10: spi@a88000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a88000 0 0x4000>;
    clocks = <&gcc 116>;
    clock-names = "se";
    interrupts = <0 355 4>;
    interconnects = <&qup_virt 1 0 &qup_virt 4 0>,
      <&gem_noc 0 0 &config_noc 35 0>;
    interconnect-names = "qup-core", "qup-config";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   uart10: serial@a88000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00a88000 0 0x4000>;
    clocks = <&gcc 116>;
    clock-names = "se";
    interrupts = <0 355 4>;
    interconnects = <&qup_virt 1 0 &qup_virt 4 0>,
      <&gem_noc 0 0 &config_noc 35 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c11: i2c@a8c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a8c000 0 0x4000>;
    clocks = <&gcc 118>;
    clock-names = "se";
    interrupts = <0 356 4>;
    interconnects = <&qup_virt 1 0 &qup_virt 4 0>,
      <&gem_noc 0 0 &config_noc 35 0>,
      <&aggre2_noc 5 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi11: spi@a8c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a8c000 0 0x4000>;
    clocks = <&gcc 118>;
    clock-names = "se";
    interrupts = <0 356 4>;
    interconnects = <&qup_virt 1 0 &qup_virt 4 0>,
      <&gem_noc 0 0 &config_noc 35 0>;
    interconnect-names = "qup-core", "qup-config";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   uart11: serial@a8c000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00a8c000 0 0x4000>;
    clocks = <&gcc 118>;
    clock-names = "se";
    interrupts = <0 356 4>;
    interconnects = <&qup_virt 1 0 &qup_virt 4 0>,
      <&gem_noc 0 0 &config_noc 35 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c12: i2c@a90000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a90000 0 0x4000>;
    clocks = <&gcc 120>;
    clock-names = "se";
    interrupts = <0 357 4>;
    interconnects = <&qup_virt 1 0 &qup_virt 4 0>,
      <&gem_noc 0 0 &config_noc 35 0>,
      <&aggre2_noc 5 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi12: spi@a90000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a90000 0 0x4000>;
    clocks = <&gcc 120>;
    clock-names = "se";
    interrupts = <0 357 4>;
    interconnects = <&qup_virt 1 0 &qup_virt 4 0>,
      <&gem_noc 0 0 &config_noc 35 0>;
    interconnect-names = "qup-core", "qup-config";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   uart12: serial@a90000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00a90000 0 0x4000>;
    clocks = <&gcc 120>;
    clock-names = "se";
    interrupts = <0 357 4>;
    interconnects = <&qup_virt 1 0 &qup_virt 4 0>,
      <&gem_noc 0 0 &config_noc 35 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c16: i2c@a94000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a94000 0 0x4000>;
    clocks = <&gcc 122>;
    clock-names = "se";
    interrupts = <0 358 4>;
    interconnects = <&qup_virt 1 0 &qup_virt 4 0>,
      <&gem_noc 0 0 &config_noc 35 0>,
      <&aggre2_noc 5 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi16: spi@a94000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a94000 0 0x4000>;
    clocks = <&gcc 122>;
    clock-names = "se";
    interrupts = <0 358 4>;
    interconnects = <&qup_virt 1 0 &qup_virt 4 0>,
      <&gem_noc 0 0 &config_noc 35 0>;
    interconnect-names = "qup-core", "qup-config";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   uart16: serial@a94000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00a94000 0 0x4000>;
    clocks = <&gcc 122>;
    clock-names = "se";
    interrupts = <0 358 4>;
    interconnects = <&qup_virt 1 0 &qup_virt 4 0>,
      <&gem_noc 0 0 &config_noc 35 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };
  };

  qupv3_id_2: geniqup@cc0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0x0 0x00cc0000 0x0 0x6000>;
   clocks = <&gcc 140>,
     <&gcc 141>;
   clock-names = "m-ahb", "s-ahb";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   iommus = <&apps_smmu 0x7a3 0>;
   status = "disabled";

   i2c17: i2c@c80000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00c80000 0 0x4000>;
    clocks = <&gcc 124>;
    clock-names = "se";
    interrupts = <0 373 4>;
    interconnects = <&qup_virt 2 0 &qup_virt 5 0>,
      <&gem_noc 0 0 &config_noc 36 0>,
      <&aggre2_noc 6 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi17: spi@c80000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00c80000 0 0x4000>;
    clocks = <&gcc 124>;
    clock-names = "se";
    interrupts = <0 373 4>;
    interconnects = <&qup_virt 2 0 &qup_virt 5 0>,
      <&gem_noc 0 0 &config_noc 36 0>;
    interconnect-names = "qup-core", "qup-config";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   uart17: serial@c80000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00c80000 0 0x4000>;
    clocks = <&gcc 124>;
    clock-names = "se";
    interrupts = <0 373 4>;
    interconnects = <&qup_virt 2 0 &qup_virt 5 0>,
      <&gem_noc 0 0 &config_noc 36 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c18: i2c@c84000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00c84000 0 0x4000>;
    clocks = <&gcc 126>;
    clock-names = "se";
    interrupts = <0 583 4>;
    interconnects = <&qup_virt 2 0 &qup_virt 5 0>,
      <&gem_noc 0 0 &config_noc 36 0>,
      <&aggre2_noc 6 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi18: spi@c84000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00c84000 0 0x4000>;
    clocks = <&gcc 126>;
    clock-names = "se";
    interrupts = <0 583 4>;
    interconnects = <&qup_virt 2 0 &qup_virt 5 0>,
      <&gem_noc 0 0 &config_noc 36 0>;
    interconnect-names = "qup-core", "qup-config";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   uart18: serial@c84000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00c84000 0 0x4000>;
    clocks = <&gcc 126>;
    clock-names = "se";
    interrupts = <0 583 4>;
    interconnects = <&qup_virt 2 0 &qup_virt 5 0>,
      <&gem_noc 0 0 &config_noc 36 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c19: i2c@c88000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00c88000 0 0x4000>;
    clocks = <&gcc 128>;
    clock-names = "se";
    interrupts = <0 584 4>;
    interconnects = <&qup_virt 2 0 &qup_virt 5 0>,
      <&gem_noc 0 0 &config_noc 36 0>,
      <&aggre2_noc 6 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi19: spi@c88000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00c88000 0 0x4000>;
    clocks = <&gcc 128>;
    clock-names = "se";
    interrupts = <0 584 4>;
    interconnects = <&qup_virt 2 0 &qup_virt 5 0>,
      <&gem_noc 0 0 &config_noc 36 0>;
    interconnect-names = "qup-core", "qup-config";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   uart19: serial@c88000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00c88000 0 0x4000>;
    clocks = <&gcc 128>;
    clock-names = "se";
    interrupts = <0 584 4>;
    interconnects = <&qup_virt 2 0 &qup_virt 5 0>,
      <&gem_noc 0 0 &config_noc 36 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c13: i2c@c8c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00c8c000 0 0x4000>;
    clocks = <&gcc 130>;
    clock-names = "se";
    interrupts = <0 585 4>;
    interconnects = <&qup_virt 2 0 &qup_virt 5 0>,
      <&gem_noc 0 0 &config_noc 36 0>,
      <&aggre2_noc 6 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi13: spi@c8c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00c8c000 0 0x4000>;
    clocks = <&gcc 130>;
    clock-names = "se";
    interrupts = <0 585 4>;
    interconnects = <&qup_virt 2 0 &qup_virt 5 0>,
      <&gem_noc 0 0 &config_noc 36 0>;
    interconnect-names = "qup-core", "qup-config";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   uart13: serial@c8c000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00c8c000 0 0x4000>;
    clocks = <&gcc 130>;
    clock-names = "se";
    interrupts = <0 585 4>;
    interconnects = <&qup_virt 2 0 &qup_virt 5 0>,
      <&gem_noc 0 0 &config_noc 36 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c14: i2c@c90000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00c90000 0 0x4000>;
    clocks = <&gcc 132>;
    clock-names = "se";
    interrupts = <0 586 4>;
    interconnects = <&qup_virt 2 0 &qup_virt 5 0>,
      <&gem_noc 0 0 &config_noc 36 0>,
      <&aggre2_noc 6 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi14: spi@c90000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00c90000 0 0x4000>;
    clocks = <&gcc 132>;
    clock-names = "se";
    interrupts = <0 586 4>;
    interconnects = <&qup_virt 2 0 &qup_virt 5 0>,
      <&gem_noc 0 0 &config_noc 36 0>;
    interconnect-names = "qup-core", "qup-config";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   uart14: serial@c90000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00c90000 0 0x4000>;
    clocks = <&gcc 132>;
    clock-names = "se";
    interrupts = <0 586 4>;
    interconnects = <&qup_virt 2 0 &qup_virt 5 0>,
      <&gem_noc 0 0 &config_noc 36 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c15: i2c@c94000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00c94000 0 0x4000>;
    clocks = <&gcc 134>;
    clock-names = "se";
    interrupts = <0 587 4>;
    interconnects = <&qup_virt 2 0 &qup_virt 5 0>,
      <&gem_noc 0 0 &config_noc 36 0>,
      <&aggre2_noc 6 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi15: spi@c94000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00c94000 0 0x4000>;
    clocks = <&gcc 134>;
    clock-names = "se";
    interrupts = <0 587 4>;
    interconnects = <&qup_virt 2 0 &qup_virt 5 0>,
      <&gem_noc 0 0 &config_noc 36 0>;
    interconnect-names = "qup-core", "qup-config";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   uart15: serial@c94000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00c94000 0 0x4000>;
    clocks = <&gcc 134>;
    clock-names = "se";
    interrupts = <0 587 4>;
    interconnects = <&qup_virt 2 0 &qup_virt 5 0>,
      <&gem_noc 0 0 &config_noc 36 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };
  };

  config_noc: interconnect@1500000 {
   compatible = "qcom,sc8180x-config-noc";
   reg = <0 0x01500000 0 0x7400>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  system_noc: interconnect@1620000 {
   compatible = "qcom,sc8180x-system-noc";
   reg = <0 0x01620000 0 0x19400>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  aggre1_noc: interconnect@16e0000 {
   compatible = "qcom,sc8180x-aggre1-noc";
   reg = <0 0x016e0000 0 0xd080>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  aggre2_noc: interconnect@1700000 {
   compatible = "qcom,sc8180x-aggre2-noc";
   reg = <0 0x01700000 0 0x20000>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  compute_noc: interconnect@1720000 {
   compatible = "qcom,sc8180x-compute-noc";
   reg = <0 0x01720000 0 0x7000>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  mmss_noc: interconnect@1740000 {
   compatible = "qcom,sc8180x-mmss-noc";
   reg = <0 0x01740000 0 0x1c100>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  pcie0: pci@1c00000 {
   compatible = "qcom,pcie-sc8180x";
   reg = <0 0x01c00000 0 0x3000>,
         <0 0x60000000 0 0xf1d>,
         <0 0x60000f20 0 0xa8>,
         <0 0x60001000 0 0x1000>,
         <0 0x60100000 0 0x100000>;
   reg-names = "parf",
        "dbi",
        "elbi",
        "atu",
        "config";
   device_type = "pci";
   linux,pci-domain = <0>;
   bus-range = <0x00 0xff>;
   num-lanes = <2>;

   #address-cells = <3>;
   #size-cells = <2>;

   ranges = <0x01000000 0x0 0x60200000 0x0 0x60200000 0x0 0x100000>,
     <0x02000000 0x0 0x60300000 0x0 0x60300000 0x0 0x3d00000>;

   interrupts = <0 141 4>;
   interrupt-names = "msi";
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 149 4>,
     <0 0 0 2 &intc 0 150 4>,
     <0 0 0 3 &intc 0 151 4>,
     <0 0 0 4 &intc 0 152 4>;

   clocks = <&gcc 54>,
     <&gcc 50>,
     <&gcc 52>,
     <&gcc 53>,
     <&gcc 55>,
     <&gcc 56>,
     <&gcc 233>,
     <&gcc 0>;
   clock-names = "pipe",
          "aux",
          "cfg",
          "bus_master",
          "bus_slave",
          "slave_q2a",
          "ref",
          "tbu";

   assigned-clocks = <&gcc 50>;
   assigned-clock-rates = <19200000>;

   iommus = <&apps_smmu 0x1d80 0x7f>;
   iommu-map = <0x0 &apps_smmu 0x1d80 0x1>,
        <0x100 &apps_smmu 0x1d81 0x1>;

   resets = <&gcc 4>;
   reset-names = "pci";

   power-domains = <&gcc 1>;

   interconnects = <&aggre2_noc 11 0 &mc_virt 1 0>,
     <&gem_noc 0 0 &config_noc 13 0>;
   interconnect-names = "pcie-mem", "cpu-pcie";

   phys = <&pcie0_phy>;
   phy-names = "pciephy";
   dma-coherent;

   status = "disabled";
  };

  pcie0_phy: phy@1c06000 {
   compatible = "qcom,sc8180x-qmp-pcie-phy";
   reg = <0 0x01c06000 0 0x1000>;
   clocks = <&gcc 78>,
     <&gcc 52>,
     <&gcc 233>,
     <&gcc 46>,
     <&gcc 54>;
   clock-names = "aux",
          "cfg_ahb",
          "ref",
          "refgen",
          "pipe";
   #clock-cells = <0>;
   clock-output-names = "pcie_0_pipe_clk";
   #phy-cells = <0>;

   resets = <&gcc 5>;
   reset-names = "phy";

   assigned-clocks = <&gcc 46>;
   assigned-clock-rates = <100000000>;

   status = "disabled";
  };

  pcie3: pci@1c08000 {
   compatible = "qcom,pcie-sc8180x";
   reg = <0 0x01c08000 0 0x3000>,
         <0 0x40000000 0 0xf1d>,
         <0 0x40000f20 0 0xa8>,
         <0 0x40001000 0 0x1000>,
         <0 0x40100000 0 0x100000>;
   reg-names = "parf",
        "dbi",
        "elbi",
        "atu",
        "config";
   device_type = "pci";
   linux,pci-domain = <3>;
   bus-range = <0x00 0xff>;
   num-lanes = <2>;

   #address-cells = <3>;
   #size-cells = <2>;

   ranges = <0x01000000 0x0 0x40200000 0x0 0x40200000 0x0 0x100000>,
     <0x02000000 0x0 0x40300000 0x0 0x40300000 0x0 0x1fd00000>;

   interrupts = <0 307 4>;
   interrupt-names = "msi";
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 434 4>,
     <0 0 0 2 &intc 0 435 4>,
     <0 0 0 3 &intc 0 438 4>,
     <0 0 0 4 &intc 0 439 4>;

   clocks = <&gcc 75>,
     <&gcc 71>,
     <&gcc 73>,
     <&gcc 74>,
     <&gcc 76>,
     <&gcc 77>,
     <&gcc 236>,
     <&gcc 0>;
   clock-names = "pipe",
          "aux",
          "cfg",
          "bus_master",
          "bus_slave",
          "slave_q2a",
          "ref",
          "tbu";

   assigned-clocks = <&gcc 71>;
   assigned-clock-rates = <19200000>;

   iommus = <&apps_smmu 0x1e00 0x7f>;
   iommu-map = <0x0 &apps_smmu 0x1e00 0x1>,
        <0x100 &apps_smmu 0x1e01 0x1>;

   resets = <&gcc 10>;
   reset-names = "pci";

   power-domains = <&gcc 4>;

   interconnects = <&aggre2_noc 14 0 &mc_virt 1 0>,
     <&gem_noc 0 0 &config_noc 13 0>;
   interconnect-names = "pcie-mem", "cpu-pcie";

   phys = <&pcie3_phy>;
   phy-names = "pciephy";
   dma-coherent;

   status = "disabled";
  };

  pcie3_phy: phy@1c0c000 {
   compatible = "qcom,sc8180x-qmp-pcie-phy";
   reg = <0 0x01c0c000 0 0x1000>;
   clocks = <&gcc 78>,
     <&gcc 73>,
     <&gcc 236>,
     <&gcc 49>,
     <&gcc 75>;
   clock-names = "aux",
          "cfg_ahb",
          "ref",
          "refgen",
          "pipe";
   #clock-cells = <0>;
   clock-output-names = "pcie_3_pipe_clk";

   #phy-cells = <0>;

   resets = <&gcc 11>;
   reset-names = "phy";

   assigned-clocks = <&gcc 49>;
   assigned-clock-rates = <100000000>;

   status = "disabled";
  };

  pcie1: pci@1c10000 {
   compatible = "qcom,pcie-sc8180x";
   reg = <0 0x01c10000 0 0x3000>,
         <0 0x68000000 0 0xf1d>,
         <0 0x68000f20 0 0xa8>,
         <0 0x68001000 0 0x1000>,
         <0 0x68100000 0 0x100000>;
   reg-names = "parf",
        "dbi",
        "elbi",
        "atu",
        "config";
   device_type = "pci";
   linux,pci-domain = <1>;
   bus-range = <0x00 0xff>;
   num-lanes = <2>;

   #address-cells = <3>;
   #size-cells = <2>;

   ranges = <0x01000000 0x0 0x68200000 0x0 0x68200000 0x0 0x100000>,
     <0x02000000 0x0 0x68300000 0x0 0x68300000 0x0 0x3d00000>;

   interrupts = <0 755 4>;
   interrupt-names = "msi";
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 747 4>,
     <0 0 0 2 &intc 0 746 4>,
     <0 0 0 3 &intc 0 745 4>,
     <0 0 0 4 &intc 0 744 4>;

   clocks = <&gcc 61>,
     <&gcc 57>,
     <&gcc 59>,
     <&gcc 60>,
     <&gcc 62>,
     <&gcc 63>,
     <&gcc 234>,
     <&gcc 0>;
   clock-names = "pipe",
          "aux",
          "cfg",
          "bus_master",
          "bus_slave",
          "slave_q2a",
          "ref",
          "tbu";

   assigned-clocks = <&gcc 57>;
   assigned-clock-rates = <19200000>;

   iommus = <&apps_smmu 0x1c80 0x7f>;
   iommu-map = <0x0 &apps_smmu 0x1c80 0x1>,
        <0x100 &apps_smmu 0x1c81 0x1>;

   resets = <&gcc 6>;
   reset-names = "pci";

   power-domains = <&gcc 2>;

   interconnects = <&aggre2_noc 12 0 &mc_virt 1 0>,
     <&gem_noc 0 0 &config_noc 13 0>;
   interconnect-names = "pcie-mem", "cpu-pcie";

   phys = <&pcie1_phy>;
   phy-names = "pciephy";
   dma-coherent;

   status = "disabled";
  };

  pcie1_phy: phy@1c16000 {
   compatible = "qcom,sc8180x-qmp-pcie-phy";
   reg = <0 0x01c16000 0 0x1000>;
   clocks = <&gcc 78>,
     <&gcc 59>,
     <&gcc 234>,
     <&gcc 47>,
     <&gcc 61>;
   clock-names = "aux",
          "cfg_ahb",
          "ref",
          "refgen",
          "pipe";
   #clock-cells = <0>;
   clock-output-names = "pcie_1_pipe_clk";

   #phy-cells = <0>;

   resets = <&gcc 7>;
   reset-names = "phy";

   assigned-clocks = <&gcc 47>;
   assigned-clock-rates = <100000000>;

   status = "disabled";
  };

  pcie2: pci@1c18000 {
   compatible = "qcom,pcie-sc8180x";
   reg = <0 0x01c18000 0 0x3000>,
         <0 0x70000000 0 0xf1d>,
         <0 0x70000f20 0 0xa8>,
         <0 0x70001000 0 0x1000>,
         <0 0x70100000 0 0x100000>;
   reg-names = "parf",
        "dbi",
        "elbi",
        "atu",
        "config";
   device_type = "pci";
   linux,pci-domain = <2>;
   bus-range = <0x00 0xff>;
   num-lanes = <4>;

   #address-cells = <3>;
   #size-cells = <2>;

   ranges = <0x01000000 0x0 0x70200000 0x0 0x70200000 0x0 0x100000>,
     <0x02000000 0x0 0x70300000 0x0 0x70300000 0x0 0x3d00000>;

   interrupts = <0 671 4>;
   interrupt-names = "msi";
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 663 4>,
     <0 0 0 2 &intc 0 662 4>,
     <0 0 0 3 &intc 0 661 4>,
     <0 0 0 4 &intc 0 660 4>;

   clocks = <&gcc 68>,
     <&gcc 64>,
     <&gcc 66>,
     <&gcc 67>,
     <&gcc 69>,
     <&gcc 70>,
     <&gcc 235>,
     <&gcc 0>;
   clock-names = "pipe",
          "aux",
          "cfg",
          "bus_master",
          "bus_slave",
          "slave_q2a",
          "ref",
          "tbu";

   assigned-clocks = <&gcc 64>;
   assigned-clock-rates = <19200000>;

   iommus = <&apps_smmu 0x1d00 0x7f>;
   iommu-map = <0x0 &apps_smmu 0x1d00 0x1>,
        <0x100 &apps_smmu 0x1d01 0x1>;

   resets = <&gcc 8>;
   reset-names = "pci";

   power-domains = <&gcc 3>;

   interconnects = <&aggre2_noc 13 0 &mc_virt 1 0>,
     <&gem_noc 0 0 &config_noc 13 0>;
   interconnect-names = "pcie-mem", "cpu-pcie";

   phys = <&pcie2_phy>;
   phy-names = "pciephy";
   dma-coherent;

   status = "disabled";
  };

  pcie2_phy: phy@1c1c000 {
   compatible = "qcom,sc8180x-qmp-pcie-phy";
   reg = <0 0x01c1c000 0 0x1000>;
   clocks = <&gcc 78>,
     <&gcc 66>,
     <&gcc 235>,
     <&gcc 48>,
     <&gcc 68>;
   clock-names = "aux",
          "cfg_ahb",
          "ref",
          "refgen",
          "pipe";
   #clock-cells = <0>;
   clock-output-names = "pcie_2_pipe_clk";

   #phy-cells = <0>;

   resets = <&gcc 9>;
   reset-names = "phy";

   assigned-clocks = <&gcc 48>;
   assigned-clock-rates = <100000000>;

   status = "disabled";
  };

  ufs_mem_hc: ufshc@1d84000 {
   compatible = "qcom,sc8180x-ufshc", "qcom,ufshc",
         "jedec,ufs-2.0";
   reg = <0 0x01d84000 0 0x2500>;
   interrupts = <0 265 4>;
   phys = <&ufs_mem_phy_lanes>;
   phy-names = "ufsphy";
   lanes-per-direction = <2>;
   #reset-cells = <1>;
   resets = <&gcc 36>;
   reset-names = "rst";

   iommus = <&apps_smmu 0x300 0>;

   clocks = <&gcc 182>,
     <&gcc 3>,
     <&gcc 181>,
     <&gcc 194>,
     <&rpmhcc 0>,
     <&gcc 193>,
     <&gcc 191>,
     <&gcc 192>;
   clock-names = "core_clk",
          "bus_aggr_clk",
          "iface_clk",
          "core_clk_unipro",
          "ref_clk",
          "tx_lane0_sync_clk",
          "rx_lane0_sync_clk",
          "rx_lane1_sync_clk";
   freq-table-hz = <37500000 300000000>,
     <0 0>,
     <0 0>,
     <37500000 300000000>,
     <0 0>,
     <0 0>,
     <0 0>,
     <0 0>;

   status = "disabled";
  };

  ufs_mem_phy: phy-wrapper@1d87000 {
   compatible = "qcom,sc8180x-qmp-ufs-phy";
   reg = <0 0x01d87000 0 0x1c0>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   clocks = <&rpmhcc 0>,
     <&gcc 188>;
   clock-names = "ref",
          "ref_aux";

   resets = <&ufs_mem_hc 0>;
   reset-names = "ufsphy";
   status = "disabled";

   ufs_mem_phy_lanes: phy@1d87400 {
    reg = <0 0x01d87400 0 0x108>,
          <0 0x01d87600 0 0x1e0>,
          <0 0x01d87c00 0 0x1dc>,
          <0 0x01d87800 0 0x108>,
          <0 0x01d87a00 0 0x1e0>;
    #phy-cells = <0>;
   };
  };

  ipa_virt: interconnect@1e00000 {
   compatible = "qcom,sc8180x-ipa-virt";
   reg = <0 0x01e00000 0 0x1000>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  tcsr_mutex: hwlock@1f40000 {
   compatible = "qcom,tcsr-mutex";
   reg = <0x0 0x01f40000 0x0 0x40000>;
   #hwlock-cells = <1>;
  };

  gpu: gpu@2c00000 {
   compatible = "qcom,adreno-680.1", "qcom,adreno";
   #stream-id-cells = <16>;

   reg = <0 0x02c00000 0 0x40000>;
   reg-names = "kgsl_3d0_reg_memory";

   interrupts = <0 300 4>;

   iommus = <&adreno_smmu 0 0xc01>;

   operating-points-v2 = <&gpu_opp_table>;

   interconnects = <&gem_noc 5 0 &mc_virt 1 0>;
   interconnect-names = "gfx-mem";

   qcom,gmu = <&gmu>;
   status = "disabled";

   gpu_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-514000000 {
     opp-hz = /bits/ 64 <514000000>;
     opp-level = <416>;
    };

    opp-500000000 {
     opp-hz = /bits/ 64 <500000000>;
     opp-level = <384>;
    };

    opp-461000000 {
     opp-hz = /bits/ 64 <461000000>;
     opp-level = <320>;
    };

    opp-405000000 {
     opp-hz = /bits/ 64 <405000000>;
     opp-level = <256>;
    };

    opp-315000000 {
     opp-hz = /bits/ 64 <315000000>;
     opp-level = <192>;
    };

    opp-256000000 {
     opp-hz = /bits/ 64 <256000000>;
     opp-level = <128>;
    };

    opp-177000000 {
     opp-hz = /bits/ 64 <177000000>;
     opp-level = <64>;
    };
   };
  };

  gmu: gmu@2c6a000 {
   compatible = "qcom,adreno-gmu-680.1", "qcom,adreno-gmu";

   reg = <0 0x02c6a000 0 0x30000>,
         <0 0x0b290000 0 0x10000>,
         <0 0x0b490000 0 0x10000>;
   reg-names = "gmu",
        "gmu_pdc",
        "gmu_pdc_seq";

   interrupts = <0 304 4>,
         <0 305 4>;
   interrupt-names = "hfi", "gmu";

   clocks = <&gpucc 0>,
     <&gpucc 3>,
     <&gpucc 6>,
     <&gcc 17>,
     <&gcc 38>;
   clock-names = "ahb", "gmu", "cxo", "axi", "memnoc";

   power-domains = <&gpucc 0>,
     <&gpucc 1>;
   power-domain-names = "cx", "gx";

   iommus = <&adreno_smmu 5 0xc00>;

   operating-points-v2 = <&gmu_opp_table>;

   gmu_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-200000000 {
     opp-hz = /bits/ 64 <200000000>;
     opp-level = <48>;
    };

    opp-500000000 {
     opp-hz = /bits/ 64 <500000000>;
     opp-level = <192>;
    };
   };
  };

  gpucc: clock-controller@2c90000 {
   compatible = "qcom,sc8180x-gpucc";
   reg = <0 0x02c90000 0 0x9000>;
   clocks = <&rpmhcc 0>,
     <&gcc 36>,
     <&gcc 37>;
   clock-names = "bi_tcxo",
          "gcc_gpu_gpll0_clk_src",
          "gcc_gpu_gpll0_div_clk_src";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  adreno_smmu: iommu@2ca0000 {
   compatible = "qcom,sc8180x-smmu-500", "qcom,adreno-smmu",
         "qcom,smmu-500", "arm,mmu-500";
   reg = <0 0x02ca0000 0 0x10000>;
   #iommu-cells = <2>;
   #global-interrupts = <1>;
   interrupts = <0 674 4>,
         <0 681 4>,
         <0 682 4>,
         <0 683 4>,
         <0 684 4>,
         <0 685 4>,
         <0 686 4>,
         <0 687 4>,
         <0 688 4>;
   clocks = <&gpucc 0>,
     <&gcc 38>,
     <&gcc 39>;
   clock-names = "ahb", "bus", "iface";

   power-domains = <&gpucc 0>;
  };

  tlmm: pinctrl@3100000 {
   compatible = "qcom,sc8180x-tlmm";
   reg = <0 0x03100000 0 0x300000>,
         <0 0x03500000 0 0x700000>,
         <0 0x03d00000 0 0x300000>;
   reg-names = "west", "east", "south";
   interrupts = <0 208 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   gpio-ranges = <&tlmm 0 0 191>;
   wakeup-parent = <&pdc>;
  };

  remoteproc_mpss: remoteproc@4080000 {
   compatible = "qcom,sc8180x-mpss-pas";
   reg = <0x0 0x04080000 0x0 0x4040>;

   interrupts-extended = <&intc 0 266 1>,
           <&modem_smp2p_in 0 1>,
           <&modem_smp2p_in 1 1>,
           <&modem_smp2p_in 2 1>,
           <&modem_smp2p_in 3 1>,
           <&modem_smp2p_in 7 1>;
   interrupt-names = "wdog", "fatal", "ready", "handover",
       "stop-ack", "shutdown-ack";

   clocks = <&rpmhcc 0>;
   clock-names = "xo";

   power-domains = <&rpmhpd 0>,
     <&rpmhpd 8>;
   power-domain-names = "cx", "mss";

   qcom,qmp = <&aoss_qmp>;

   qcom,smem-states = <&modem_smp2p_out 0>;
   qcom,smem-state-names = "stop";

   glink-edge {
    interrupts = <0 449 1>;
    label = "modem";
    qcom,remote-pid = <1>;
    mboxes = <&apss_shared 12>;
   };
  };

  remoteproc_cdsp: remoteproc@8300000 {
   compatible = "qcom,sc8180x-cdsp-pas";
   reg = <0x0 0x08300000 0x0 0x4040>;

   interrupts-extended = <&intc 0 578 1>,
           <&cdsp_smp2p_in 0 1>,
           <&cdsp_smp2p_in 1 1>,
           <&cdsp_smp2p_in 2 1>,
           <&cdsp_smp2p_in 3 1>;
   interrupt-names = "wdog", "fatal", "ready",
       "handover", "stop-ack";

   clocks = <&rpmhcc 0>;
   clock-names = "xo";

   power-domains = <&rpmhpd 0>;
   power-domain-names = "cx";

   qcom,qmp = <&aoss_qmp>;

   qcom,smem-states = <&cdsp_smp2p_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   glink-edge {
    interrupts = <0 574 1>;
    label = "cdsp";
    qcom,remote-pid = <5>;
    mboxes = <&apss_shared 4>;
   };
  };

  usb_prim_hsphy: phy@88e2000 {
   compatible = "qcom,sc8180x-usb-hs-phy",
         "qcom,usb-snps-hs-7nm-phy";
   reg = <0 0x088e2000 0 0x400>;
   clocks = <&rpmhcc 0>;
   clock-names = "ref";
   resets = <&gcc 23>;

   #phy-cells = <0>;

   status = "disabled";
  };

  usb_sec_hsphy: phy@88e3000 {
   compatible = "qcom,sc8180x-usb-hs-phy",
         "qcom,usb-snps-hs-7nm-phy";
   reg = <0 0x088e3000 0 0x400>;
   clocks = <&rpmhcc 0>;
   clock-names = "ref";
   resets = <&gcc 24>;

   #phy-cells = <0>;

   status = "disabled";
  };

  usb_prim_qmpphy: phy@88e9000 {
   compatible = "qcom,sc8180x-qmp-usb3-dp-phy";
   reg = <0 0x088e9000 0 0x18c>,
         <0 0x088e8000 0 0x38>,
         <0 0x088ea000 0 0x40>;
   reg-names = "reg-base", "dp_com";
   clocks = <&gcc 217>,
     <&rpmhcc 0>,
     <&gcc 237>,
     <&gcc 219>;
   clock-names = "aux",
          "ref_clk_src",
          "ref",
          "com_aux";
   resets = <&gcc 27>,
     <&gcc 25>;
   reset-names = "phy", "common";

   #clock-cells = <1>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;

     usb_prim_qmpphy_out: endpoint {};
    };

    port@2 {
     reg = <2>;

     usb_prim_qmpphy_dp_in: endpoint {};
    };
   };

   usb_prim_ssphy: usb3-phy@88e9200 {
    reg = <0 0x088e9200 0 0x200>,
          <0 0x088e9400 0 0x200>,
          <0 0x088e9c00 0 0x218>,
          <0 0x088e9600 0 0x200>,
          <0 0x088e9800 0 0x200>,
          <0 0x088e9a00 0 0x100>;
    #phy-cells = <0>;
    clocks = <&gcc 220>;
    clock-names = "pipe0";
    clock-output-names = "usb3_prim_phy_pipe_clk_src";
   };

   usb_prim_dpphy: dp-phy@88ea200 {
    reg = <0 0x088ea200 0 0x200>,
          <0 0x088ea400 0 0x200>,
          <0 0x088eaa00 0 0x200>,
          <0 0x088ea600 0 0x200>,
          <0 0x088ea800 0 0x200>;
    #clock-cells = <1>;
    #phy-cells = <0>;
   };
  };

  usb_sec_qmpphy: phy@88ee000 {
   compatible = "qcom,sc8180x-qmp-usb3-dp-phy";
   reg = <0 0x088ee000 0 0x18c>,
         <0 0x088ed000 0 0x10>,
         <0 0x088ef000 0 0x40>;
   reg-names = "reg-base", "dp_com";
   clocks = <&gcc 221>,
     <&rpmhcc 0>,
     <&gcc 238>,
     <&gcc 223>;
   clock-names = "aux",
          "ref_clk_src",
          "ref",
          "com_aux";
   resets = <&gcc 44>,
     <&gcc 29>;
   reset-names = "phy", "common";

   #clock-cells = <1>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;

     usb_sec_qmpphy_out: endpoint {};
    };

    port@2 {
     reg = <2>;

     usb_sec_qmpphy_dp_in: endpoint {};
    };
   };

   usb_sec_ssphy: usb3-phy@88e9200 {
    reg = <0 0x088ee200 0 0x200>,
          <0 0x088ee400 0 0x200>,
          <0 0x088eec00 0 0x218>,
          <0 0x088ee600 0 0x200>,
          <0 0x088ee800 0 0x200>,
          <0 0x088eea00 0 0x100>;
    #phy-cells = <0>;
    clocks = <&gcc 224>;
    clock-names = "pipe0";
    clock-output-names = "usb3_sec_phy_pipe_clk_src";
   };

   usb_sec_dpphy: dp-phy@88ef200 {
    reg = <0 0x088ef200 0 0x200>,
          <0 0x088ef400 0 0x200>,
          <0 0x088efa00 0 0x200>,
          <0 0x088ef600 0 0x200>,
          <0 0x088ef800 0 0x200>;
    #clock-cells = <1>;
    #phy-cells = <0>;
    clock-output-names = "qmp_dptx1_phy_pll_link_clk",
           "qmp_dptx1_phy_pll_vco_div_clk";
   };
  };

  system-cache-controller@9200000 {
   compatible = "qcom,sc8180x-llcc";
   reg = <0 0x09200000 0 0x50000>, <0 0x09280000 0 0x50000>,
         <0 0x09300000 0 0x50000>, <0 0x09380000 0 0x50000>,
         <0 0x09600000 0 0x50000>;
   reg-names = "llcc0_base", "llcc1_base", "llcc2_base",
        "llcc3_base", "llcc_broadcast_base";
   interrupts = <0 582 4>;
  };

  gem_noc: interconnect@9680000 {
   compatible = "qcom,sc8180x-gem-noc";
   reg = <0 0x09680000 0 0x58200>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  usb_prim: usb@a6f8800 {
   compatible = "qcom,sc8180x-dwc3", "qcom,dwc3";
   reg = <0 0x0a6f8800 0 0x400>;
   interrupts-extended = <&intc 0 131 4>,
           <&pdc 6 4>,
           <&pdc 8 (2 | 1)>,
           <&pdc 9 (2 | 1)>;
   interrupt-names = "hs_phy_irq",
       "ss_phy_irq",
       "dm_hs_phy_irq",
       "dp_hs_phy_irq";

   clocks = <&gcc 12>,
     <&gcc 202>,
     <&gcc 6>,
     <&gcc 204>,
     <&gcc 206>,
     <&gcc 238>;
   clock-names = "cfg_noc",
          "core",
          "iface",
          "mock_utmi",
          "sleep",
          "xo";
   resets = <&gcc 38>;
   power-domains = <&gcc 9>;

   interconnects = <&aggre1_noc 4 0 &mc_virt 1 0>,
     <&gem_noc 0 0 &config_noc 51 0>;
   interconnect-names = "usb-ddr", "apps-usb";

   assigned-clocks = <&gcc 204>,
       <&gcc 202>;
   assigned-clock-rates = <19200000>, <200000000>;

   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   dma-ranges;

   status = "disabled";

   usb_prim_dwc3: usb@a600000 {
    compatible = "snps,dwc3";
    reg = <0 0x0a600000 0 0xcd00>;
    interrupts = <0 133 4>;
    iommus = <&apps_smmu 0x140 0>;
    snps,dis_u2_susphy_quirk;
    snps,dis_enblslpm_quirk;
    phys = <&usb_prim_hsphy>, <&usb_prim_ssphy>;
    phy-names = "usb2-phy", "usb3-phy";

    port {
     usb_prim_role_switch: endpoint {
     };
    };
   };
  };

  usb_sec: usb@a8f8800 {
   compatible = "qcom,sc8180x-dwc3", "qcom,dwc3";
   reg = <0 0x0a8f8800 0 0x400>;

   clocks = <&gcc 13>,
     <&gcc 207>,
     <&gcc 7>,
     <&gcc 209>,
     <&gcc 211>,
     <&gcc 238>;
   clock-names = "cfg_noc",
          "core",
          "iface",
          "mock_utmi",
          "sleep",
          "xo";
   resets = <&gcc 39>;
   power-domains = <&gcc 10>;
   interrupts-extended = <&intc 0 136 4>,
           <&pdc 7 4>,
           <&pdc 10 (2 | 1)>,
           <&pdc 11 (2 | 1)>;
   interrupt-names = "hs_phy_irq", "ss_phy_irq",
       "dm_hs_phy_irq", "dp_hs_phy_irq";

   assigned-clocks = <&gcc 209>,
       <&gcc 207>;
   assigned-clock-rates = <19200000>, <200000000>;

   interconnects = <&aggre1_noc 5 0 &mc_virt 1 0>,
     <&gem_noc 0 0 &config_noc 52 0>;
   interconnect-names = "usb-ddr", "apps-usb";

   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   dma-ranges;

   status = "disabled";

   usb_sec_dwc3: usb@a800000 {
    compatible = "snps,dwc3";
    reg = <0 0x0a800000 0 0xcd00>;
    interrupts = <0 138 4>;
    iommus = <&apps_smmu 0x160 0>;
    snps,dis_u2_susphy_quirk;
    snps,dis_enblslpm_quirk;
    phys = <&usb_sec_hsphy>, <&usb_sec_ssphy>;
    phy-names = "usb2-phy", "usb3-phy";

    port {
     usb_sec_role_switch: endpoint {
     };
    };
   };
  };

  mdss: mdss@ae00000 {
   compatible = "qcom,sc8180x-mdss";
   reg = <0 0x0ae00000 0 0x1000>;
   reg-names = "mdss";

   power-domains = <&dispcc 0>;

   clocks = <&dispcc 0>,
     <&gcc 18>,
     <&gcc 19>,
     <&dispcc 32>;
   clock-names = "iface",
          "bus",
          "nrt_bus",
          "core";

   resets = <&dispcc 0>;

   interrupts = <0 83 4>;
   interrupt-controller;
   #interrupt-cells = <1>;

   interconnects = <&mmss_noc 4 0 &mc_virt 1 0>,
     <&mmss_noc 5 0 &mc_virt 1 0>;
   interconnect-names = "mdp0-mem", "mdp1-mem";

   iommus = <&apps_smmu 0x800 0x420>;

   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   status = "disabled";

   mdss_mdp: mdp@ae01000 {
    compatible = "qcom,sc8180x-dpu";
    reg = <0 0x0ae01000 0 0x8f000>,
          <0 0x0aeb0000 0 0x2008>;
    reg-names = "mdp", "vbif";

    clocks = <&dispcc 0>,
      <&gcc 18>,
      <&dispcc 32>,
      <&dispcc 44>;
    clock-names = "iface",
           "bus",
           "core",
           "vsync";

    assigned-clocks = <&dispcc 44>;
    assigned-clock-rates = <19200000>;

    operating-points-v2 = <&mdp_opp_table>;
    power-domains = <&rpmhpd 6>;

    interrupt-parent = <&mdss>;
    interrupts = <0 4>;

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      dpu_intf0_out: endpoint {
       remote-endpoint = <&dp0_in>;
      };
     };

     port@1 {
      reg = <1>;
      dpu_intf1_out: endpoint {
       remote-endpoint = <&mdss_dsi0_in>;
      };
     };

     port@2 {
      reg = <2>;
      dpu_intf2_out: endpoint {
       remote-endpoint = <&mdss_dsi1_in>;
      };
     };

     port@4 {
      reg = <4>;
      dpu_intf4_out: endpoint {
       remote-endpoint = <&dp1_in>;
      };
     };

     port@5 {
      reg = <5>;
      dpu_intf5_out: endpoint {
       remote-endpoint = <&edp_in>;
      };
     };
    };

    mdp_opp_table: opp-table {
     compatible = "operating-points-v2";

     opp-200000000 {
      opp-hz = /bits/ 64 <200000000>;
      required-opps = <&rpmhpd_opp_low_svs>;
     };

     opp-300000000 {
      opp-hz = /bits/ 64 <300000000>;
      required-opps = <&rpmhpd_opp_svs>;
     };

     opp-345000000 {
      opp-hz = /bits/ 64 <345000000>;
      required-opps = <&rpmhpd_opp_svs_l1>;
     };

     opp-460000000 {
      opp-hz = /bits/ 64 <460000000>;
      required-opps = <&rpmhpd_opp_nom>;
     };
    };
   };

   mdss_dsi0: dsi@ae94000 {
    compatible = "qcom,mdss-dsi-ctrl";
    reg = <0 0x0ae94000 0 0x400>;
    reg-names = "dsi_ctrl";

    interrupt-parent = <&mdss>;
    interrupts = <4 4>;

    clocks = <&dispcc 2>,
      <&dispcc 5>,
      <&dispcc 36>,
      <&dispcc 28>,
      <&dispcc 0>,
      <&gcc 18>;
    clock-names = "byte",
           "byte_intf",
           "pixel",
           "core",
           "iface",
           "bus";

    operating-points-v2 = <&dsi_opp_table>;
    power-domains = <&rpmhpd 6>;

    phys = <&mdss_dsi0_phy>;
    phy-names = "dsi";

    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      mdss_dsi0_in: endpoint {
       remote-endpoint = <&dpu_intf1_out>;
      };
     };

     port@1 {
      reg = <1>;
      mdss_dsi0_out: endpoint {
      };
     };
    };

    dsi_opp_table: opp-table {
     compatible = "operating-points-v2";

     opp-187500000 {
      opp-hz = /bits/ 64 <187500000>;
      required-opps = <&rpmhpd_opp_low_svs>;
     };

     opp-300000000 {
      opp-hz = /bits/ 64 <300000000>;
      required-opps = <&rpmhpd_opp_svs>;
     };

     opp-358000000 {
      opp-hz = /bits/ 64 <358000000>;
      required-opps = <&rpmhpd_opp_svs_l1>;
     };
    };
   };

   mdss_dsi0_phy: dsi-phy@ae94400 {
    compatible = "qcom,dsi-phy-7nm";
    reg = <0 0x0ae94400 0 0x200>,
          <0 0x0ae94600 0 0x280>,
          <0 0x0ae94900 0 0x260>;
    reg-names = "dsi_phy",
         "dsi_phy_lane",
         "dsi_pll";

    #clock-cells = <1>;
    #phy-cells = <0>;

    clocks = <&dispcc 0>,
      <&rpmhcc 0>;
    clock-names = "iface", "ref";

    status = "disabled";
   };

   mdss_dsi1: dsi@ae96000 {
    compatible = "qcom,mdss-dsi-ctrl";
    reg = <0 0x0ae96000 0 0x400>;
    reg-names = "dsi_ctrl";

    interrupt-parent = <&mdss>;
    interrupts = <5 4>;

    clocks = <&dispcc 6>,
      <&dispcc 9>,
      <&dispcc 38>,
      <&dispcc 30>,
      <&dispcc 0>,
      <&gcc 18>;
    clock-names = "byte",
           "byte_intf",
           "pixel",
           "core",
           "iface",
           "bus";

    operating-points-v2 = <&dsi_opp_table>;
    power-domains = <&rpmhpd 6>;

    phys = <&mdss_dsi1_phy>;
    phy-names = "dsi";

    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      mdss_dsi1_in: endpoint {
       remote-endpoint = <&dpu_intf2_out>;
      };
     };

     port@1 {
      reg = <1>;
      mdss_dsi1_out: endpoint {
      };
     };
    };
   };

   mdss_dsi1_phy: dsi-phy@ae96400 {
    compatible = "qcom,dsi-phy-7nm";
    reg = <0 0x0ae96400 0 0x200>,
          <0 0x0ae96600 0 0x280>,
          <0 0x0ae96900 0 0x260>;
    reg-names = "dsi_phy",
         "dsi_phy_lane",
         "dsi_pll";

    #clock-cells = <1>;
    #phy-cells = <0>;

    clocks = <&dispcc 0>,
      <&rpmhcc 0>;
    clock-names = "iface", "ref";

    status = "disabled";
   };

   mdss_dp0: displayport-controller@ae90000 {
    compatible = "qcom,sc8180x-dp";
    reg = <0 0xae90000 0 0x200>,
          <0 0xae90200 0 0x200>,
          <0 0xae90400 0 0x600>,
          <0 0xae90a00 0 0x400>;
    interrupt-parent = <&mdss>;
    interrupts = <12>;
    clocks = <&dispcc 0>,
      <&dispcc 12>,
      <&dispcc 18>,
      <&dispcc 21>,
      <&dispcc 26>;
    clock-names = "core_iface",
           "core_aux",
           "ctrl_link",
           "ctrl_link_iface",
           "stream_pixel";

    assigned-clocks = <&dispcc 19>,
        <&dispcc 27>;
    assigned-clock-parents = <&usb_prim_dpphy 0>, <&usb_prim_dpphy 1>;

    phys = <&usb_prim_dpphy>;
    phy-names = "dp";

    #sound-dai-cells = <0>;

    operating-points-v2 = <&dp0_opp_table>;
    power-domains = <&rpmhpd 6>;

    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      dp0_in: endpoint {
       remote-endpoint = <&dpu_intf0_out>;
      };
     };

     port@1 {
      reg = <1>;
      mdss_dp0_out: endpoint {
      };
     };
    };

    dp0_opp_table: opp-table {
     compatible = "operating-points-v2";

     opp-160000000 {
      opp-hz = /bits/ 64 <160000000>;
      required-opps = <&rpmhpd_opp_low_svs>;
     };

     opp-270000000 {
      opp-hz = /bits/ 64 <270000000>;
      required-opps = <&rpmhpd_opp_svs>;
     };

     opp-540000000 {
      opp-hz = /bits/ 64 <540000000>;
      required-opps = <&rpmhpd_opp_svs_l1>;
     };

     opp-810000000 {
      opp-hz = /bits/ 64 <810000000>;
      required-opps = <&rpmhpd_opp_nom>;
     };
    };
   };

   mdss_dp1: displayport-controller@ae98000 {
    compatible = "qcom,sc8180x-dp";
    reg = <0 0xae98000 0 0x200>,
          <0 0xae98200 0 0x200>,
          <0 0xae98400 0 0x600>,
          <0 0xae98a00 0 0x400>;
    interrupt-parent = <&mdss>;
    interrupts = <13>;
    clocks = <&dispcc 0>,
      <&dispcc 10>,
      <&dispcc 14>,
      <&dispcc 17>,
      <&dispcc 24>;
    clock-names = "core_iface",
           "core_aux",
           "ctrl_link",
           "ctrl_link_iface",
           "stream_pixel";

    assigned-clocks = <&dispcc 15>,
        <&dispcc 25>;
    assigned-clock-parents = <&usb_sec_dpphy 0>, <&usb_sec_dpphy 1>;

    phys = <&usb_sec_dpphy>;
    phy-names = "dp";

    #sound-dai-cells = <0>;

    operating-points-v2 = <&dp0_opp_table>;
    power-domains = <&rpmhpd 6>;

    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      dp1_in: endpoint {
       remote-endpoint = <&dpu_intf4_out>;
      };
     };

     port@1 {
      reg = <1>;
      mdss_dp1_out: endpoint {
      };
     };
    };

    dp1_opp_table: opp-table {
     compatible = "operating-points-v2";

     opp-160000000 {
      opp-hz = /bits/ 64 <160000000>;
      required-opps = <&rpmhpd_opp_low_svs>;
     };

     opp-270000000 {
      opp-hz = /bits/ 64 <270000000>;
      required-opps = <&rpmhpd_opp_svs>;
     };

     opp-540000000 {
      opp-hz = /bits/ 64 <540000000>;
      required-opps = <&rpmhpd_opp_svs_l1>;
     };

     opp-810000000 {
      opp-hz = /bits/ 64 <810000000>;
      required-opps = <&rpmhpd_opp_nom>;
     };
    };
   };

   mdss_edp: displayport-controller@ae9a000 {
    compatible = "qcom,sc8180x-edp";
    reg = <0 0xae9a000 0 0x200>,
          <0 0xae9a200 0 0x200>,
          <0 0xae9a400 0 0x600>,
          <0 0xae9aa00 0 0x400>;
    interrupt-parent = <&mdss>;
    interrupts = <14>;
    clocks = <&dispcc 0>,
      <&dispcc 48>,
      <&dispcc 52>,
      <&dispcc 54>,
      <&dispcc 55>;
    clock-names = "core_iface",
           "core_aux",
           "ctrl_link",
            "ctrl_link_iface",
           "stream_pixel";

    assigned-clocks = <&dispcc 53>,
        <&dispcc 56>;
    assigned-clock-parents = <&edp_phy 0>, <&edp_phy 1>;

    phys = <&edp_phy>;
    phy-names = "dp";

    #sound-dai-cells = <0>;

    operating-points-v2 = <&edp_opp_table>;
    power-domains = <&rpmhpd 6>;

    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      edp_in: endpoint {
       remote-endpoint = <&dpu_intf5_out>;
      };
     };
    };

    edp_opp_table: opp-table {
     compatible = "operating-points-v2";

     opp-160000000 {
      opp-hz = /bits/ 64 <160000000>;
      required-opps = <&rpmhpd_opp_low_svs>;
     };

     opp-270000000 {
      opp-hz = /bits/ 64 <270000000>;
      required-opps = <&rpmhpd_opp_svs>;
     };

     opp-540000000 {
      opp-hz = /bits/ 64 <540000000>;
      required-opps = <&rpmhpd_opp_svs_l1>;
     };

     opp-810000000 {
      opp-hz = /bits/ 64 <810000000>;
      required-opps = <&rpmhpd_opp_nom>;
     };
    };
   };
  };

  edp_phy: phy@aec2a00 {
   compatible = "qcom,sc8180x-edp-phy";
   reg = <0 0x0aec2a00 0 0x1c0>,
         <0 0x0aec2200 0 0xa0>,
         <0 0x0aec2600 0 0xa0>,
         <0 0x0aec2000 0 0x19c>;

   clocks = <&dispcc 48>,
     <&dispcc 0>;
   clock-names = "aux", "cfg_ahb";

   power-domains = <&rpmhpd 9>;

   #clock-cells = <1>;
   #phy-cells = <0>;
  };

  dispcc: clock-controller@af00000 {
   compatible = "qcom,sc8180x-dispcc";
   reg = <0 0x0af00000 0 0x20000>;
   clocks = <&rpmhcc 0>,
     <&sleep_clk>,
     <&usb_prim_dpphy 0>,
     <&usb_prim_dpphy 1>,
     <&usb_sec_dpphy 0>,
     <&usb_sec_dpphy 1>,
     <&edp_phy 0>,
     <&edp_phy 1>;
   clock-names = "bi_tcxo",
          "sleep_clk",
          "dp_phy_pll_link_clk",
          "dp_phy_pll_vco_div_clk",
          "dptx1_phy_pll_link_clk",
          "dptx1_phy_pll_vco_div_clk",
          "edp_phy_pll_link_clk",
          "edp_phy_pll_vco_div_clk";
   power-domains = <&rpmhpd 6>;
   required-opps = <&rpmhpd_opp_low_svs>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  pdc: interrupt-controller@b220000 {
   compatible = "qcom,sc8180x-pdc", "qcom,pdc";
   reg = <0 0x0b220000 0 0x30000>;
   qcom,pdc-ranges = <0 480 94>, <94 609 31>;
   #interrupt-cells = <2>;
   interrupt-parent = <&intc>;
   interrupt-controller;
  };

  tsens0: thermal-sensor@c263000 {
   compatible = "qcom,sc8180x-tsens", "qcom,tsens-v2";
   reg = <0 0x0c263000 0 0x1ff>,
         <0 0x0c222000 0 0x1ff>;
   #qcom,sensors = <16>;
   interrupts = <0 506 4>,
         <0 508 4>;
   interrupt-names = "uplow", "critical";
   #thermal-sensor-cells = <1>;
  };

  tsens1: thermal-sensor@c265000 {
   compatible = "qcom,sc8180x-tsens", "qcom,tsens-v2";
   reg = <0 0x0c265000 0 0x1ff>,
         <0 0x0c223000 0 0x1ff>;
   #qcom,sensors = <9>;
   interrupts = <0 507 4>,
         <0 509 4>;
   interrupt-names = "uplow", "critical";
   #thermal-sensor-cells = <1>;
  };

  aoss_qmp: power-controller@c300000 {
   compatible = "qcom,sc8180x-aoss-qmp", "qcom,aoss-qmp";
   reg = <0x0 0x0c300000 0x0 0x400>;
   interrupts = <0 389 1>;
   mboxes = <&apss_shared 0>;

   #clock-cells = <0>;
   #power-domain-cells = <1>;
  };

  spmi_bus: spmi@c440000 {
   compatible = "qcom,spmi-pmic-arb";
   reg = <0x0 0x0c440000 0x0 0x0001100>,
         <0x0 0x0c600000 0x0 0x2000000>,
         <0x0 0x0e600000 0x0 0x0100000>,
         <0x0 0x0e700000 0x0 0x00a0000>,
         <0x0 0x0c40a000 0x0 0x0026000>;
   reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
   interrupt-names = "periph_irq";
   interrupts = <0 481 4>;
   qcom,ee = <0>;
   qcom,channel = <0>;
   #address-cells = <2>;
   #size-cells = <0>;
   interrupt-controller;
   #interrupt-cells = <4>;
   cell-index = <0>;
  };

  apps_smmu: iommu@15000000 {
   compatible = "qcom,sc8180x-smmu-500", "arm,mmu-500";
   reg = <0 0x15000000 0 0x100000>;
   #iommu-cells = <2>;
   #global-interrupts = <1>;
   interrupts = <0 65 4>,
         <0 97 4>,
         <0 98 4>,
         <0 99 4>,
         <0 100 4>,
         <0 101 4>,
         <0 102 4>,
         <0 103 4>,
         <0 104 4>,
         <0 105 4>,
         <0 106 4>,
         <0 107 4>,
         <0 108 4>,
         <0 109 4>,
         <0 110 4>,
         <0 111 4>,
         <0 112 4>,
         <0 113 4>,
         <0 114 4>,
         <0 115 4>,
         <0 116 4>,
         <0 117 4>,
         <0 118 4>,
         <0 181 4>,
         <0 182 4>,
         <0 183 4>,
         <0 184 4>,
         <0 185 4>,
         <0 186 4>,
         <0 187 4>,
         <0 188 4>,
         <0 189 4>,
         <0 190 4>,
         <0 191 4>,
         <0 192 4>,
         <0 315 4>,
         <0 316 4>,
         <0 317 4>,
         <0 318 4>,
         <0 319 4>,
         <0 320 4>,
         <0 321 4>,
         <0 322 4>,
         <0 323 4>,
         <0 324 4>,
         <0 325 4>,
         <0 326 4>,
         <0 327 4>,
         <0 328 4>,
         <0 329 4>,
         <0 330 4>,
         <0 331 4>,
         <0 332 4>,
         <0 333 4>,
         <0 334 4>,
         <0 335 4>,
         <0 336 4>,
         <0 337 4>,
         <0 338 4>,
         <0 339 4>,
         <0 340 4>,
         <0 341 4>,
         <0 342 4>,
         <0 343 4>,
         <0 344 4>,
         <0 345 4>,
         <0 395 4>,
         <0 396 4>,
         <0 397 4>,
         <0 398 4>,
         <0 399 4>,
         <0 400 4>,
         <0 401 4>,
         <0 402 4>,
         <0 403 4>,
         <0 404 4>,
         <0 405 4>,
         <0 406 4>,
         <0 407 4>,
         <0 408 4>,
         <0 409 4>,
         <0 410 4>,
         <0 411 4>,
         <0 412 4>,
         <0 413 4>,
         <0 706 4>,
         <0 707 4>,
         <0 708 4>,
         <0 709 4>,
         <0 710 4>,
         <0 711 4>,
         <0 712 4>,
         <0 713 4>,
         <0 714 4>,
         <0 715 4>,
         <0 643 4>,
         <0 642 4>,
         <0 641 4>,
         <0 640 4>,
         <0 768 4>,
         <0 769 4>,
         <0 770 4>,
         <0 771 4>,
         <0 772 4>,
         <0 773 4>,
         <0 774 4>,
         <0 775 4>;

  };

  remoteproc_adsp: remoteproc@17300000 {
   compatible = "qcom,sc8180x-adsp-pas";
   reg = <0x0 0x17300000 0x0 0x4040>;

   interrupts-extended = <&intc 0 162 1>,
           <&adsp_smp2p_in 0 1>,
           <&adsp_smp2p_in 1 1>,
           <&adsp_smp2p_in 2 1>,
           <&adsp_smp2p_in 3 1>;
   interrupt-names = "wdog", "fatal", "ready",
       "handover", "stop-ack";

   clocks = <&rpmhcc 0>;
   clock-names = "xo";

   power-domains = <&rpmhpd 0>;
   power-domain-names = "cx";

   qcom,qmp = <&aoss_qmp>;

   qcom,smem-states = <&adsp_smp2p_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   remoteproc_adsp_glink: glink-edge {
    interrupts = <0 156 1>;
    label = "lpass";
    qcom,remote-pid = <2>;
    mboxes = <&apss_shared 8>;
   };
  };

  intc: interrupt-controller@17a00000 {
   compatible = "arm,gic-v3";
   interrupt-controller;
   #interrupt-cells = <3>;
   reg = <0x0 0x17a00000 0x0 0x10000>,
         <0x0 0x17a60000 0x0 0x100000>;
   interrupts = <1 9 4>;
  };

  apss_shared: mailbox@17c00000 {
   compatible = "qcom,sc8180x-apss-shared";
   reg = <0x0 0x17c00000 0x0 0x1000>;
   #mbox-cells = <1>;
  };

  timer@17c20000 {
   compatible = "arm,armv7-timer-mem";
   reg = <0x0 0x17c20000 0x0 0x1000>;

   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0 0 0x20000000>;

   frame@17c21000 {
    reg = <0x17c21000 0x1000>,
          <0x17c22000 0x1000>;
    frame-number = <0>;
    interrupts = <0 8 4>,
          <0 6 4>;
   };

   frame@17c23000 {
    reg = <0x17c23000 0x1000>;
    frame-number = <1>;
    interrupts = <0 9 4>;
    status = "disabled";
   };

   frame@17c25000 {
    reg = <0x17c25000 0x1000>;
    frame-number = <2>;
    interrupts = <0 10 4>;
    status = "disabled";
   };

   frame@17c27000 {
    reg = <0x17c26000 0x1000>;
    frame-number = <3>;
    interrupts = <0 11 4>;
    status = "disabled";
   };

   frame@17c29000 {
    reg = <0x17c29000 0x1000>;
    frame-number = <4>;
    interrupts = <0 12 4>;
    status = "disabled";
   };

   frame@17c2b000 {
    reg = <0x17c2b000 0x1000>;
    frame-number = <5>;
    interrupts = <0 13 4>;
    status = "disabled";
   };

   frame@17c2d000 {
    reg = <0x17c2d000 0x1000>;
    frame-number = <6>;
    interrupts = <0 14 4>;
    status = "disabled";
   };
  };

  apps_rsc: rsc@18200000 {
   compatible = "qcom,rpmh-rsc";
   reg = <0x0 0x18200000 0x0 0x10000>,
         <0x0 0x18210000 0x0 0x10000>,
         <0x0 0x18220000 0x0 0x10000>;
   reg-names = "drv-0", "drv-1", "drv-2";
   interrupts = <0 3 4>,
         <0 4 4>,
         <0 5 4>;
   qcom,tcs-offset = <0xd00>;
   qcom,drv-id = <2>;
   qcom,tcs-config = <2 2>,
       <0 1>,
       <1 1>,
       <3 0>;
   label = "apps_rsc";
   power-domains = <&CLUSTER_PD>;

   apps_bcm_voter: bcm-voter {
    compatible = "qcom,bcm-voter";
   };

   rpmhcc: clock-controller {
    compatible = "qcom,sc8180x-rpmh-clk";
    #clock-cells = <1>;
    clock-names = "xo";
    clocks = <&xo_board_clk>;
   };

   rpmhpd: power-controller {
    compatible = "qcom,sc8180x-rpmhpd";
    #power-domain-cells = <1>;
    operating-points-v2 = <&rpmhpd_opp_table>;

    rpmhpd_opp_table: opp-table {
     compatible = "operating-points-v2";

     rpmhpd_opp_ret: opp1 {
      opp-level = <16>;
     };

     rpmhpd_opp_min_svs: opp2 {
      opp-level = <48>;
     };

     rpmhpd_opp_low_svs: opp3 {
      opp-level = <64>;
     };

     rpmhpd_opp_svs: opp4 {
      opp-level = <128>;
     };

     rpmhpd_opp_svs_l1: opp5 {
      opp-level = <192>;
     };

     rpmhpd_opp_nom: opp6 {
      opp-level = <256>;
     };

     rpmhpd_opp_nom_l1: opp7 {
      opp-level = <320>;
     };

     rpmhpd_opp_nom_l2: opp8 {
      opp-level = <336>;
     };

     rpmhpd_opp_turbo: opp9 {
      opp-level = <384>;
     };

     rpmhpd_opp_turbo_l1: opp10 {
      opp-level = <416>;
     };
    };
   };
  };

  osm_l3: interconnect@18321000 {
   compatible = "qcom,sc8180x-osm-l3", "qcom,osm-l3";
   reg = <0 0x18321000 0 0x1400>;

   clocks = <&rpmhcc 0>, <&gcc 228>;
   clock-names = "xo", "alternate";

   #interconnect-cells = <1>;
  };

  lmh@18350800 {
   compatible = "qcom,sc8180x-lmh";
   reg = <0 0x18350800 0 0x400>;
   interrupts = <0 33 4>;
   cpus = <&CPU4>;
   qcom,lmh-temp-arm-millicelsius = <65000>;
   qcom,lmh-temp-low-millicelsius = <94500>;
   qcom,lmh-temp-high-millicelsius = <95000>;
   interrupt-controller;
   #interrupt-cells = <1>;
  };

  lmh@18358800 {
   compatible = "qcom,sc8180x-lmh";
   reg = <0 0x18358800 0 0x400>;
   interrupts = <0 32 4>;
   cpus = <&CPU0>;
   qcom,lmh-temp-arm-millicelsius = <65000>;
   qcom,lmh-temp-low-millicelsius = <94500>;
   qcom,lmh-temp-high-millicelsius = <95000>;
   interrupt-controller;
   #interrupt-cells = <1>;
  };

  cpufreq_hw: cpufreq@18323000 {
   compatible = "qcom,cpufreq-hw";
   reg = <0 0x18323000 0 0x1400>, <0 0x18325800 0 0x1400>;
   reg-names = "freq-domain0", "freq-domain1";

   clocks = <&rpmhcc 0>, <&gcc 228>;
   clock-names = "xo", "alternate";

   #freq-domain-cells = <1>;
   #clock-cells = <1>;
  };

  wifi: wifi@18800000 {
   compatible = "qcom,wcn3990-wifi";
   reg = <0 0x18800000 0 0x800000>;
   reg-names = "membase";
   clock-names = "cxo_ref_clk_pin";
   clocks = <&rpmhcc 8>;
   interrupts = <0 414 4>,
         <0 415 4>,
         <0 416 4>,
         <0 417 4>,
         <0 418 4>,
         <0 419 4>,
         <0 420 4>,
         <0 421 4>,
         <0 422 4>,
         <0 423 4>,
         <0 424 4>,
         <0 425 4>;
   iommus = <&apps_smmu 0x0640 0x1>;
   qcom,msa-fixed-perm;
   status = "disabled";
  };
 };

 thermal-zones {
  cpu0-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 1>;

   trips {
    cpu-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu1-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 2>;

   trips {
    cpu-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu2-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 3>;

   trips {
    cpu-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu3-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 4>;

   trips {
    cpu-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu4-top-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 7>;

   trips {
    cpu-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu5-top-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 8>;

   trips {
    cpu-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu6-top-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 9>;

   trips {
    cpu-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu7-top-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 10>;

   trips {
    cpu-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu4-bottom-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 11>;

   trips {
    cpu-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu5-bottom-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 12>;

   trips {
    cpu-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu6-bottom-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 13>;

   trips {
    cpu-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu7-bottom-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 14>;

   trips {
    cpu-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  aoss0-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 0>;

   trips {
    trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  cluster0-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 5>;

   trips {
    cluster-crit {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  cluster1-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 6>;

   trips {
    cluster-crit {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  gpu-top-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 15>;

   trips {
    trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  aoss1-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 0>;

   trips {
    trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  wlan-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 1>;

   trips {
    trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  video-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 2>;

   trips {
    trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  mem-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 3>;

   trips {
    trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  q6-hvx-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 4>;

   trips {
    trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  camera-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 5>;

   trips {
    trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  compute-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 6>;

   trips {
    trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  mdm-dsp-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 7>;

   trips {
    trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  npu-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 8>;

   trips {
    trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  gpu-bottom-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 11>;

   trips {
    trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 1 8>,
        <1 2 8>,
        <1 3 8>,
        <1 0 8>;
 };
};
# 14 "../arch/arm64/boot/dts/qcom/sc8180x-lenovo-flex-5g.dts" 2
# 1 "../arch/arm64/boot/dts/qcom/sc8180x-pmics.dtsi" 1








# 1 "../scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 10 "../arch/arm64/boot/dts/qcom/sc8180x-pmics.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/iio/qcom,spmi-vadc.h" 1
# 11 "../arch/arm64/boot/dts/qcom/sc8180x-pmics.dtsi" 2

/ {
 thermal-zones {
  pmc8180-thermal {
   polling-delay-passive = <100>;
   polling-delay = <0>;

   thermal-sensors = <&pmc8180_temp>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };

    trip2 {
     temperature = <145000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  pmc8180c-thermal {
   polling-delay-passive = <100>;
   polling-delay = <0>;

   thermal-sensors = <&pmc8180c_temp>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };

    trip2 {
     temperature = <145000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
 };
};

&spmi_bus {
 pmc8180_0: pmic@0 {
  compatible = "qcom,pm8150", "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pon: pon@800 {
   compatible = "qcom,pm8916-pon";
   reg = <0x0800>;
   pwrkey {
    compatible = "qcom,pm8941-pwrkey";
    interrupts = <0x0 0x8 0x0 (2 | 1)>;
    debounce = <15625>;
    bias-pull-up;
    linux,code = <116>;

    status = "disabled";
   };
  };

  pmc8180_temp: temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400>;
   interrupts = <0x0 0x24 0x0 (2 | 1)>;
   io-channels = <&pmc8180_adc 0x06>;
   io-channel-names = "thermal";
   #thermal-sensor-cells = <0>;
  };

  pmc8180_adc: adc@3100 {
   compatible = "qcom,spmi-adc5";
   reg = <0x3100>;
   #address-cells = <1>;
   #size-cells = <0>;
   #io-channel-cells = <1>;
   interrupts = <0x0 0x31 0x0 1>;

   channel@0 {
    reg = <0x00>;
    qcom,pre-scaling = <1 1>;
    label = "ref_gnd";
   };

   channel@1 {
    reg = <0x01>;
    qcom,pre-scaling = <1 1>;
    label = "vref_1p25";
   };

   channel@6 {
    reg = <0x06>;
    qcom,pre-scaling = <1 1>;
    label = "die_temp";
   };
  };

  pmc8180_adc_tm: adc-tm@3500 {
   compatible = "qcom,spmi-adc-tm5";
   reg = <0x3500>;
   interrupts = <0x0 0x35 0x0 1>;
   #thermal-sensor-cells = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  rtc@6000 {
   compatible = "qcom,pm8941-rtc";
   reg = <0x6000>;
   reg-names = "rtc", "alarm";
   interrupts = <0x0 0x61 0x1 0>;
  };

  pmc8180_gpios: gpio@c000 {
   compatible = "qcom,pmc8180-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pmc8180_gpios 0 0 10>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pmic@1 {
  compatible = "qcom,pmc8180", "qcom,spmi-pmic";
  reg = <0x1 0>;
  #address-cells = <1>;
  #size-cells = <0>;
 };

 pmic@2 {
  compatible = "qcom,smb2351", "qcom,spmi-pmic";
  reg = <0x2 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  adc@3100 {
   compatible = "qcom,spmi-adc-rev2";
   reg = <0x3100>;
   #address-cells = <1>;
   #size-cells = <0>;
   #io-channel-cells = <1>;
   interrupts = <0x2 0x31 0x0 1>;

   channel@0 {
    reg = <0x00>;
    qcom,pre-scaling = <1 1>;
    label = "ref_gnd";
   };

   channel@1 {
    reg = <0x01>;
    qcom,pre-scaling = <1 1>;
    label = "vref_1p25";
   };

   channel@85 {
    reg = <0x85>;
    qcom,pre-scaling = <1 1>;
    label = "vcoin2";
   };
  };
 };

 pmic@6 {
  compatible = "qcom,pm8150c", "qcom,spmi-pmic";
  reg = <0x6 0>;
  #address-cells = <1>;
  #size-cells = <0>;
 };

 pmic@8 {
  compatible = "qcom,pm8150", "qcom,spmi-pmic";
  reg = <0x8 0>;
  #address-cells = <1>;
  #size-cells = <0>;
 };

 pmic@a {
  compatible = "qcom,smb2351", "qcom,spmi-pmic";
  reg = <0xa 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  adc@3100 {
   compatible = "qcom,spmi-adc-rev2";
   reg = <0x3100>;
   #address-cells = <1>;
   #size-cells = <0>;
   #io-channel-cells = <1>;
   interrupts = <0xa 0x31 0x0 1>;

   channel@0 {
    reg = <0x00>;
    qcom,pre-scaling = <1 1>;
    label = "ref_gnd";
   };

   channel@1 {
    reg = <0x01>;
    qcom,pre-scaling = <1 1>;
    label = "vref_1p25";
   };

   channel@85 {
    reg = <0x85>;
    qcom,pre-scaling = <1 1>;
    label = "vcoin";
   };
  };
 };

 pmic@4 {
  compatible = "qcom,pm8150c", "qcom,spmi-pmic";
  reg = <0x4 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pon@800 {
   compatible = "qcom,pm8916-pon";
   reg = <0x0800>;

   status = "disabled";
  };

  pmc8180c_temp: temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400>;
   interrupts = <0x4 0x24 0x0 (2 | 1)>;
   io-channels = <&pmc8180c_adc 0x06>;
   io-channel-names = "thermal";
   #thermal-sensor-cells = <0>;
  };

  pmc8180c_adc: adc@3100 {
   compatible = "qcom,spmi-adc5";
   reg = <0x3100>;
   #address-cells = <1>;
   #size-cells = <0>;
   #io-channel-cells = <1>;
   interrupts = <0x4 0x31 0x0 1>;

   channel@0 {
    reg = <0x00>;
    qcom,pre-scaling = <1 1>;
    label = "ref_gnd";
   };

   channel@1 {
    reg = <0x01>;
    qcom,pre-scaling = <1 1>;
    label = "vref_1p25";
   };

   channel@6 {
    reg = <0x06>;
    qcom,pre-scaling = <1 1>;
    label = "die_temp";
   };
  };

  pmc8180c_adc_tm: adc-tm@3500 {
   compatible = "qcom,spmi-adc-tm5";
   reg = <0x3500>;
   interrupts = <0x4 0x35 0x0 1>;
   #thermal-sensor-cells = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  pmc8180c_gpios: gpio@c000 {
   compatible = "qcom,pmc8180c-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pmc8180c_gpios 0 0 12>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pmic@5 {
  compatible = "qcom,pmc8180c", "qcom,spmi-pmic";
  reg = <0x5 0>;

  pmc8180c_lpg: pwm {
   compatible = "qcom,pmc8180c-lpg";

   #address-cells = <1>;
   #size-cells = <0>;
   #pwm-cells = <2>;

   status = "disabled";
  };
 };
};
# 15 "../arch/arm64/boot/dts/qcom/sc8180x-lenovo-flex-5g.dts" 2

/ {
 model = "Lenovo Flex 5G";
 compatible = "lenovo,flex-5g", "qcom,sc8180x";

 aliases {
  serial0 = &uart13;
 };

 backlight: backlight {
  compatible = "pwm-backlight";
  pwms = <&pmc8180c_lpg 4 1000000>;
  enable-gpios = <&pmc8180c_gpios 8 0>;

  pinctrl-0 = <&bl_pwm_default>;
  pinctrl-names = "default";
 };

 gpio-keys {
  compatible = "gpio-keys";

  pinctrl-0 = <&hall_int_active_state>;
  pinctrl-names = "default";

  lid-switch {
   gpios = <&tlmm 121 1>;
   linux,input-type = <0x05>;
   linux,code = <0x00>;
   wakeup-source;
   wakeup-event-action = <0x02>;
  };
 };

 pmic-glink {
  compatible = "qcom,sc8180x-pmic-glink", "qcom,pmic-glink";

  #address-cells = <1>;
  #size-cells = <0>;

  connector@0 {
   compatible = "usb-c-connector";
   reg = <0>;
   power-role = "dual";
   data-role = "dual";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;

     pmic_glink_con0_hs: endpoint {
      remote-endpoint = <&usb_prim_role_switch>;
     };
    };

    port@1 {
     reg = <1>;

     pmic_glink_con0_ss: endpoint {
      remote-endpoint = <&usb_prim_qmpphy_out>;
     };
    };

    port@2 {
     reg = <2>;

     pmic_glink_con0_sbu: endpoint {
      remote-endpoint = <&usbprim_sbu_mux>;
     };
    };
   };
  };

  connector@1 {
   compatible = "usb-c-connector";
   reg = <1>;
   power-role = "dual";
   data-role = "dual";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;
    port@0 {
     reg = <0>;

     pmic_glink_con1_hs: endpoint {
      remote-endpoint = <&usb_sec_role_switch>;
     };
    };

    port@1 {
     reg = <1>;

     pmic_glink_con1_ss: endpoint {
      remote-endpoint = <&usb_sec_qmpphy_out>;
     };
    };

    port@2 {
     reg = <2>;

     pmic_glink_con1_sbu: endpoint {
      remote-endpoint = <&usbsec_sbu_mux>;
     };
    };
   };
  };
 };

 reserved-memory {
  rmtfs_mem: rmtfs-region@85500000 {
   compatible = "qcom,rmtfs-mem";
   reg = <0x0 0x85500000 0x0 0x200000>;
   no-map;

   qcom,client-id = <1>;
   qcom,vmid = <15>;
  };

  wlan_mem: wlan-region@8bc00000 {
   reg = <0x0 0x8bc00000 0x0 0x180000>;
   no-map;
  };

  mpss_mem: mpss-region@8d800000 {
   reg = <0x0 0x8d800000 0x0 0x3000000>;
   no-map;
  };

  adsp_mem: adsp-region@90800000 {
   reg = <0x0 0x90800000 0x0 0x1c00000>;
   no-map;
  };

  gpu_mem: gpu-region@98715000 {
   reg = <0x0 0x98715000 0x0 0x2000>;
   no-map;
  };

  cdsp_mem: cdsp-region@98900000 {
   reg = <0x0 0x98900000 0x0 0x1400000>;
   no-map;
  };
 };

 vph_pwr: vph-pwr-regulator {
  compatible = "regulator-fixed";
  regulator-name = "vph_pwr";
  regulator-min-microvolt = <3700000>;
  regulator-max-microvolt = <3700000>;
 };

 vreg_s4a_1p8: pm8150-s4-regulator {
  compatible = "regulator-fixed";
  regulator-name = "vreg_s4a_1p8";

  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;

  regulator-always-on;
  regulator-boot-on;

  vin-supply = <&vph_pwr>;
 };

 usbprim-sbu-mux {
  compatible = "pericom,pi3usb102", "gpio-sbu-mux";

  enable-gpios = <&tlmm 152 1>;
  select-gpios = <&tlmm 100 0>;

  pinctrl-names = "default";
  pinctrl-0 = <&usbprim_sbu_default>;

  mode-switch;
  orientation-switch;

  port {
   usbprim_sbu_mux: endpoint {
    remote-endpoint = <&pmic_glink_con0_sbu>;
   };
  };
 };

 usbsec-sbu-mux {
  compatible = "pericom,pi3usb102", "gpio-sbu-mux";

  enable-gpios = <&tlmm 188 1>;
  select-gpios = <&tlmm 187 0>;

  pinctrl-names = "default";
  pinctrl-0 = <&usbsec_sbu_default>;

  mode-switch;
  orientation-switch;

  port {
   usbsec_sbu_mux: endpoint {
    remote-endpoint = <&pmic_glink_con1_sbu>;
   };
  };
 };
};

&apps_rsc {
 regulators-0 {
  compatible = "qcom,pmc8180-rpmh-regulators";
  qcom,pmic-id = "a";

  vdd-s5-supply = <&vph_pwr>;
  vdd-l7-l12-l14-l15-supply = <&vreg_s5a_2p0>;

  vreg_s5a_2p0: smps5 {
   regulator-min-microvolt = <2040000>;
   regulator-max-microvolt = <2100000>;
  };

  vreg_l7a_1p8: ldo7 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l9a_1p3: ldo9 {
   regulator-min-microvolt = <1296000>;
   regulator-max-microvolt = <1304000>;
   regulator-initial-mode = <3>;
  };

  vreg_l12a_1p8: ldo12 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };
 };

 regulators-1 {
  compatible = "qcom,pmc8180c-rpmh-regulators";
  qcom,pmic-id = "c";

  vdd-s6-supply = <&vph_pwr>;
  vdd-l2-l3-supply = <&vreg_s6c_1p35>;
  vdd-bob-supply = <&vph_pwr>;

  vreg_s6c_1p35: smps6 {
   regulator-min-microvolt = <1350000>;
   regulator-max-microvolt = <1372000>;
   regulator-initial-mode = <3>;
  };

  vreg_l3c_1p2: ldo3 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-initial-mode = <3>;
  };

  vreg_l10c_3p3: ldo10 {
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3312000>;
   regulator-initial-mode = <3>;
  };

  vreg_l11c_3p3: ldo11 {
   regulator-min-microvolt = <3296000>;
   regulator-max-microvolt = <3304000>;
   regulator-initial-mode = <3>;
  };

  vreg_bob: bob {
   regulator-min-microvolt = <3296000>;
   regulator-max-microvolt = <3350000>;
   regulator-initial-mode = <3>;
  };
 };

 regulators-2 {
  compatible = "qcom,pmc8180-rpmh-regulators";
  qcom,pmic-id = "e";

  vdd-s4-supply = <&vph_pwr>;
  vdd-s5-supply = <&vph_pwr>;
  vdd-l2-l10-supply = <&vreg_bob>;
  vdd-l3-l4-l5-l18-supply = <&vreg_s4e_0p98>;
  vdd-l7-l12-l14-l15-supply = <&vreg_s5e_2p05>;
  vdd-l13-l16-l17-supply = <&vreg_bob>;

  vreg_s4e_0p98: smps4 {
   regulator-min-microvolt = <992000>;
   regulator-max-microvolt = <992000>;
   regulator-initial-mode = <3>;
  };

  vreg_s5e_2p05: smps5 {
   regulator-min-microvolt = <2040000>;
   regulator-max-microvolt = <2040000>;
   regulator-initial-mode = <3>;
  };

  vreg_l1e_0p75: ldo1 {
   regulator-min-microvolt = <752000>;
   regulator-max-microvolt = <752000>;
   regulator-initial-mode = <3>;
  };

  vreg_l5e_0p88: ldo5 {
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <880000>;
   regulator-initial-mode = <3>;
  };

  vreg_l7e_1p8: ldo7 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l10e_2p9: ldo10 {
   regulator-min-microvolt = <2904000>;
   regulator-max-microvolt = <2904000>;
   regulator-initial-mode = <3>;
  };

  vreg_l16e_3p0: ldo16 {
   regulator-min-microvolt = <3072000>;
   regulator-max-microvolt = <3072000>;
   regulator-initial-mode = <3>;
  };
 };
};

&gpu {
 status = "okay";

 zap-shader {
  memory-region = <&gpu_mem>;
  firmware-name = "qcom/sc8180x/qcdxkmsuc8180.mbn";
 };
};

&i2c1 {
 clock-frequency = <100000>;

 pinctrl-0 = <&i2c1_active>, <&i2c1_hid_active>;
 pinctrl-names = "default";

 status = "okay";

 hid@10 {
  compatible = "hid-over-i2c";
  reg = <0x10>;
  hid-descr-addr = <0x1>;

  interrupts-extended = <&tlmm 122 8>;
 };
};

&i2c7 {
 clock-frequency = <100000>;

 pinctrl-0 = <&i2c7_active>, <&i2c7_hid_active>;
 pinctrl-names = "default";

 status = "okay";

 hid@5 {
  compatible = "hid-over-i2c";
  reg = <0x5>;
  hid-descr-addr = <0x20>;

  interrupts-extended = <&tlmm 37 8>;
 };

 hid@2c {
  compatible = "hid-over-i2c";
  reg = <0x2c>;
  hid-descr-addr = <0x20>;

  interrupts-extended = <&tlmm 24 8>;
 };
};

&mdss {
 status = "okay";
};

&mdss_dp0 {
 status = "okay";
};

&mdss_dp0_out {
 data-lanes = <0 1>;
 remote-endpoint = <&usb_prim_qmpphy_dp_in>;
};

&mdss_dp1 {
 status = "okay";
};

&mdss_dp1_out {
 data-lanes = <0 1>;
 remote-endpoint = <&usb_sec_qmpphy_dp_in>;
};

&mdss_edp {
 data-lanes = <0 1 2 3>;

 pinctrl-0 = <&edp_hpd_active>;
 pinctrl-names = "default";

 status = "okay";

 aux-bus {
  panel {
   compatible = "edp-panel";
   no-hpd;

   backlight = <&backlight>;

   port {
    auo_b140han06_in: endpoint {
     remote-endpoint = <&mdss_edp_out>;
    };
   };
  };
 };

 ports {
  port@1 {
   reg = <1>;
   mdss_edp_out: endpoint {
    remote-endpoint = <&auo_b140han06_in>;
   };
  };
 };
};

&pcie3 {
 perst-gpio = <&tlmm 178 1>;
 wake-gpio = <&tlmm 180 0>;
 pinctrl-0 = <&pcie3_default_state>;
 pinctrl-names = "default";

 status = "okay";
};

&pcie3_phy {
 vdda-phy-supply = <&vreg_l5e_0p88>;
 vdda-pll-supply = <&vreg_l3c_1p2>;

 status = "okay";
};

&pmc8180c_lpg {
 status = "okay";
};

&qupv3_id_0 {
 status = "okay";
};

&qupv3_id_1 {
 status = "okay";
};

&qupv3_id_2 {
 status = "okay";
};

&remoteproc_adsp {
 memory-region = <&adsp_mem>;
 firmware-name = "qcom/sc8180x/LENOVO/82AK/qcadsp8180.mbn";

 status = "okay";
};

&remoteproc_cdsp {
 memory-region = <&cdsp_mem>;
 firmware-name = "qcom/sc8180x/LENOVO/82AK/qccdsp8180.mbn";

 status = "okay";
};

&remoteproc_mpss {
 memory-region = <&mpss_mem>;
 firmware-name = "qcom/sc8180x/LENOVO/82AK/qcmpss8180_nm.mbn";

 status = "okay";
};

&uart13 {
 pinctrl-0 = <&uart13_state>;
 pinctrl-names = "default";

 status = "okay";

 bluetooth {
  compatible = "qcom,wcn3998-bt";

  vddio-supply = <&vreg_s4a_1p8>;
  vddxo-supply = <&vreg_l7a_1p8>;
  vddrf-supply = <&vreg_l9a_1p3>;
  vddch0-supply = <&vreg_l11c_3p3>;
  max-speed = <3200000>;
 };
};

&ufs_mem_hc {
 reset-gpios = <&tlmm 190 1>;

 vcc-supply = <&vreg_l10e_2p9>;
 vcc-max-microamp = <155000>;

 vccq2-supply = <&vreg_l7e_1p8>;
 vccq2-max-microamp = <425000>;

 status = "okay";
};

&ufs_mem_phy {
 vdda-phy-supply = <&vreg_l5e_0p88>;
 vdda-pll-supply = <&vreg_l3c_1p2>;

 status = "okay";
};

&usb_prim_hsphy {
 vdda-pll-supply = <&vreg_l5e_0p88>;
 vdda18-supply = <&vreg_l12a_1p8>;
 vdda33-supply = <&vreg_l16e_3p0>;

 status = "okay";
};

&usb_prim_qmpphy {
 vdda-phy-supply = <&vreg_l3c_1p2>;
 vdda-pll-supply = <&vreg_l5e_0p88>;

 orientation-switch;

 status = "okay";
};

&usb_prim {
 status = "okay";
};

&usb_prim_dwc3 {
 dr_mode = "host";
};

&usb_prim_qmpphy_dp_in {
 remote-endpoint = <&mdss_dp0_out>;
};

&usb_prim_qmpphy_out {
 remote-endpoint = <&pmic_glink_con0_ss>;
};

&usb_prim_role_switch {
 remote-endpoint = <&pmic_glink_con0_hs>;
};

&usb_sec_hsphy {
 vdda-pll-supply = <&vreg_l5e_0p88>;
 vdda18-supply = <&vreg_l12a_1p8>;
 vdda33-supply = <&vreg_l16e_3p0>;

 status = "okay";
};

&usb_sec_qmpphy {
 vdda-phy-supply = <&vreg_l3c_1p2>;
 vdda-pll-supply = <&vreg_l5e_0p88>;

 orientation-switch;

 status = "okay";
};

&usb_sec_qmpphy_dp_in {
 remote-endpoint = <&mdss_dp1_out>;
};

&usb_sec_qmpphy_out {
 remote-endpoint = <&pmic_glink_con1_ss>;
};

&usb_sec_role_switch {
 remote-endpoint = <&pmic_glink_con1_hs>;
};

&usb_sec {
 status = "okay";
};

&usb_sec_dwc3 {
 dr_mode = "host";
};

&wifi {
 memory-region = <&wlan_mem>;

 vdd-0.8-cx-mx-supply = <&vreg_l1e_0p75>;
 vdd-1.8-xo-supply = <&vreg_l7a_1p8>;
 vdd-1.3-rfa-supply = <&vreg_l9a_1p3>;
 vdd-3.3-ch0-supply = <&vreg_l11c_3p3>;
 vdd-3.3-ch1-supply = <&vreg_l10c_3p3>;

 status = "okay";
};

&xo_board_clk {
 clock-frequency = <38400000>;
};



&pmc8180c_gpios {
 bl_pwm_default: bl-pwm-default-state {
  en-pins {
   pins = "gpio8";
   function = "normal";
  };

  pwm-pins {
   pins = "gpio10";
   function = "func1";
  };
 };
};

&tlmm {
 gpio-reserved-ranges = <0 4>, <47 4>, <126 4>;

 edp_hpd_active: epd-hpd-active-state {
  pins = "gpio10";
  function = "edp_hot";
 };

 hall_int_active_state: hall-int-active-state {
  pins = "gpio121";
  function = "gpio";

  bias-disable;
 };

 i2c1_active: i2c1-active-state {
  pins = "gpio114", "gpio115";
  function = "qup1";

  bias-pull-up = <1>;
  drive-strength = <2>;
 };

 i2c1_hid_active: i2c1-hid-active-state {
  pins = "gpio122";
  function = "gpio";

  bias-pull-up;
  drive-strength = <2>;
 };

 i2c7_active: i2c7-active-state {
  pins = "gpio98", "gpio99";
  function = "qup7";

  bias-pull-up;
  drive-strength = <2>;
 };

 i2c7_hid_active: i2c7-hid-active-state {
  pins = "gpio37", "gpio24";
  function = "gpio";

  bias-pull-up;
  drive-strength = <2>;
 };

 pcie3_default_state: pcie3-default-state {
  clkreq-pins {
   pins = "gpio179";
   function = "pci_e3";
   bias-pull-up;
  };

  reset-n-pins {
   pins = "gpio178";
   function = "gpio";

   drive-strength = <2>;
   output-low;
   bias-pull-down;
  };

  wake-n-pins {
   pins = "gpio180";
   function = "gpio";

   drive-strength = <2>;
   bias-pull-up;
  };
 };

 usbprim_sbu_default: usbprim-sbu-state {
  oe-n-pins {
   pins = "gpio152";
   function = "gpio";
   bias-disable;
   drive-strength = <16>;
   output-high;
  };

  sel-pins {
   pins = "gpio100";
   function = "gpio";
   bias-disable;
   drive-strength = <16>;
  };
 };

 usbsec_sbu_default: usbsec-sbu-state {
  oe-n-pins {
   pins = "gpio188";
   function = "gpio";
   bias-disable;
   drive-strength = <16>;
   output-high;
  };

  sel-pins {
   pins = "gpio187";
   function = "gpio";
   bias-disable;
   drive-strength = <16>;
  };
 };

 uart13_state: uart13-state {
  cts-pins {
   pins = "gpio43";
   function = "qup13";
   bias-pull-down;
  };

  rts-tx-pins {
   pins = "gpio44", "gpio45";
   function = "qup13";
   drive-strength = <2>;
   bias-disable;
  };

  rx-pins {
   pins = "gpio46";
   function = "qup13";
   bias-pull-up;
  };
 };
};
