{"Krishnamurthi Kannan": [0, ["The Design of a Mass Memory for a Database Computer", ["Krishnamurthi Kannan"], "https://doi.org/10.1145/800094.803026", 8, "isca", 1978]], "Suhas S. Patil": [0, ["An Approach to Using VLSI in Digital Systems", ["Suhas S. Patil", "Terry A. Welch"], "https://doi.org/10.1145/800094.803040", 5, "isca", 1978]], "Alan Huang": [0, ["An Optical Residue Arithmetic Unit", ["Alan Huang"], "https://doi.org/10.1145/800094.803022", 7, "isca", 1978]], "Glenford J. Myers": [0, ["Storage Concepts in a Software-Reliabiltiy", ["Glenford J. Myers"], "https://doi.org/10.1145/800094.803036", 7, "isca", 1978]], "Andy Hisgen": [0, ["A Language Implementation Design for a Multiprocessor Computer System", ["Peter G. Hibbard", "Andy Hisgen", "Thomas L. Rodeheffer"], "https://doi.org/10.1145/800094.803029", 7, "isca", 1978]], "Edgar Maymon": [0, ["Selection of Microprocessor Equipment", ["Edgar Maymon", "Daniel Tabak"], "https://doi.org/10.1145/800094.803032", 4, "isca", 1978]], "K. H. Kane Kim": [0.07199588790535927, ["Structure of an Efficient Duplex Memory for Processing Fault-Tolerant Programs", ["K. H. Kane Kim", "C. V. Ramamoorthy"], "https://doi.org/10.1145/800094.803039", 8, "isca", 1978]], "Takayuki Kimura": [0, ["Decentralized Parallel Algorithms for Matrix Computation", ["Rajani M. Kant", "Takayuki Kimura"], "https://doi.org/10.1145/800094.803034", 5, "isca", 1978]], "Richard L. Sites": [0, ["An Analysis of the Cray-1 Computer", ["Richard L. Sites"], "https://doi.org/10.1145/800094.803035", 6, "isca", 1978]], "V. Carl Hamacher": [0, ["Hardware Support for the Concurrent Programming in Loosely Coupled Multiprocessors", ["Hassan K. Reghbati", "V. Carl Hamacher"], "https://doi.org/10.1145/800094.803048", 7, "isca", 1978]], "P. Michel": [0, ["An Approach to a Fault-Tolerant System Architecture", ["L. Boi", "P. Michel"], "https://doi.org/10.1145/800094.803038", 8, "isca", 1978]], "Robert D. Russell": [0, ["The PDP-11: A Case Study of How Not to Design Condition Codes", ["Robert D. Russell"], "https://doi.org/10.1145/800094.803047", 5, "isca", 1978]], "Alice C. Parker": [0, ["Description and Simulation of Microcode Execution", ["Alice C. Parker", "Andrew W. Nagle"], "https://doi.org/10.1145/800094.803043", 7, "isca", 1978]], "Thomas L. Rodeheffer": [0, ["A Language Implementation Design for a Multiprocessor Computer System", ["Peter G. Hibbard", "Andy Hisgen", "Thomas L. Rodeheffer"], "https://doi.org/10.1145/800094.803029", 7, "isca", 1978]], "Hassan K. Reghbati": [0, ["Hardware Support for the Concurrent Programming in Loosely Coupled Multiprocessors", ["Hassan K. Reghbati", "V. Carl Hamacher"], "https://doi.org/10.1145/800094.803048", 7, "isca", 1978]], "David A. Patterson": [0, ["X-Tree: A Tree Structured Multi-Processor Computer Architecture", ["Alvin M. Despain", "David A. Patterson"], "https://doi.org/10.1145/800094.803041", 8, "isca", 1978]], "R. G. Arnold": [0, ["Analysis of a Multiprocessor System with a Shared Bus", ["Larry L. Kinney", "R. G. Arnold"], "https://doi.org/10.1145/800094.803033", 7, "isca", 1978]], "Christoph Schlier": [0, ["High Level Language Oriented Hardware and the Post-Von Neumann Era", ["Hans-Jurgen Burkle", "A. Frick", "Christoph Schlier"], "https://doi.org/10.1145/800094.803028", 6, "isca", 1978]], "M. La Manna": [0, ["The Serial Microprocessor Array (SMA): Microprogramming and Application Examples", ["Paolo Corsini", "Graziano Frosini", "Fabrizio Grandoni", "G. Galati", "M. La Manna"], "https://doi.org/10.1145/800094.803053", 6, "isca", 1978]], "Faye A. Briggs": [0, ["Performance of Memory Configurations for Parallel-Pipelined Computers", ["Faye A. Briggs"], "https://doi.org/10.1145/800094.803049", 8, "isca", 1978]], "S. Nishikawa": [0, ["Interconnection Unit for Poly-Processor System: An Analysis and Design", ["S. Nishikawa", "M. Sato", "Ken Murakami"], "https://doi.org/10.1145/800094.803051", 7, "isca", 1978]], "Philip E. Stanley": [0, ["Address Size Independence in a 16-Bit Minicomputer", ["Philip E. Stanley"], "https://doi.org/10.1145/800094.803042", 7, "isca", 1978]], "Gernot Metze": [0, ["Self-Checking Alternating Logic: Sequential Circuit Design", ["Scott E. Woodard", "Gernot Metze"], "https://doi.org/10.1145/800094.803037", 9, "isca", 1978]], "Amar Mukhopadhyay": [0, ["Hardware Alorithms for Nonnumeric Computation", ["Amar Mukhopadhyay"], "https://doi.org/10.1145/800094.803021", 9, "isca", 1978]], "David J. DeWitt": [0, ["DIRECT - A Multiprocessor Organization for Supporting Relational Data Base Management Systems", ["David J. DeWitt"], "https://doi.org/10.1145/800094.803046", 8, "isca", 1978]], "G. Jack Lipovski": [0, ["Architectural Features of CASSM: A Context Addressed Segment Sequential Memory", ["G. Jack Lipovski"], "https://doi.org/10.1145/800094.803024", 8, "isca", 1978]], "L. Boi": [0, ["An Approach to a Fault-Tolerant System Architecture", ["L. Boi", "P. Michel"], "https://doi.org/10.1145/800094.803038", 8, "isca", 1978]], "Hans-Jurgen Burkle": [0, ["High Level Language Oriented Hardware and the Post-Von Neumann Era", ["Hans-Jurgen Burkle", "A. Frick", "Christoph Schlier"], "https://doi.org/10.1145/800094.803028", 6, "isca", 1978]], "Donald F. Towsley": [0, ["The Effects of CPU: I/O Overlap on Computer System Configurations", ["Donald F. Towsley"], "https://doi.org/10.1145/800094.803055", 4, "isca", 1978]], "Scott E. Woodard": [0, ["Self-Checking Alternating Logic: Sequential Circuit Design", ["Scott E. Woodard", "Gernot Metze"], "https://doi.org/10.1145/800094.803037", 9, "isca", 1978]], "Jane W.-S. Liu": [0, ["Intelligent Magnetic Bubble Memories", ["Mario Jino", "Jane W.-S. Liu"], "https://doi.org/10.1145/800094.803044", 9, "isca", 1978]], "Esen A. Ozkarahan": [0, ["RAP.2 - An Associative Processor for Data Bases", ["Stewart A. Schuster", "H. B. Nguyen", "Esen A. Ozkarahan", "Kenneth C. Smith"], "https://doi.org/10.1145/800094.803027", 8, "isca", 1978]], "Harry J. Saal": [0, ["A Hardware Architecture for Controlling Information Flow", ["Harry J. Saal"], "https://doi.org/10.1145/800094.803030", 5, "isca", 1978]], "Lee A. Hollaar": [0, ["Rotating Memory Processors for the Matching of Complex Textual Patterns", ["Lee A. Hollaar"], "https://doi.org/10.1145/800094.803025", 5, "isca", 1978]], "Mary Jane Irwin": [0, ["A Pipelined Processing Unit for On-Line Division", ["Mary Jane Irwin"], "https://doi.org/10.1145/800094.803023", 7, "isca", 1978]], "Glen S. Miranker": [0, ["A Digital Signal Processor for Real Time Generation of Speech Waveforms", ["Glen S. Miranker"], "https://doi.org/10.1145/800094.803020", 7, "isca", 1978]], "G. Galati": [0, ["The Serial Microprocessor Array (SMA): Microprogramming and Application Examples", ["Paolo Corsini", "Graziano Frosini", "Fabrizio Grandoni", "G. Galati", "M. La Manna"], "https://doi.org/10.1145/800094.803053", 6, "isca", 1978]], "Fabrizio Grandoni": [0, ["The Serial Microprocessor Array (SMA): Microprogramming and Application Examples", ["Paolo Corsini", "Graziano Frosini", "Fabrizio Grandoni", "G. Galati", "M. La Manna"], "https://doi.org/10.1145/800094.803053", 6, "isca", 1978]], "Peter G. Hibbard": [0, ["A Language Implementation Design for a Multiprocessor Computer System", ["Peter G. Hibbard", "Andy Hisgen", "Thomas L. Rodeheffer"], "https://doi.org/10.1145/800094.803029", 7, "isca", 1978]], "Janak H. Patel": [0, ["Pipelines wth Internal Buffers", ["Janak H. Patel"], "https://doi.org/10.1145/800094.803057", 7, "isca", 1978]], "Helmut K. Berg": [0, ["Data Structure Architectures - A Major Operational Principle", ["Wolfgang K. Giloi", "Helmut K. Berg"], "https://doi.org/10.1145/800094.803045", 7, "isca", 1978]], "Klaus J. Berkling": [0, ["Computer Architecture for Correct Programming", ["Klaus J. Berkling"], "https://doi.org/10.1145/800094.803031", 7, "isca", 1978]], "Rajani M. Kant": [0, ["Decentralized Parallel Algorithms for Matrix Computation", ["Rajani M. Kant", "Takayuki Kimura"], "https://doi.org/10.1145/800094.803034", 5, "isca", 1978]], "Kenneth C. Smith": [0, ["RAP.2 - An Associative Processor for Data Bases", ["Stewart A. Schuster", "H. B. Nguyen", "Esen A. Ozkarahan", "Kenneth C. Smith"], "https://doi.org/10.1145/800094.803027", 8, "isca", 1978]], "Larry L. Kinney": [0, ["Analysis of a Multiprocessor System with a Shared Bus", ["Larry L. Kinney", "R. G. Arnold"], "https://doi.org/10.1145/800094.803033", 7, "isca", 1978]], "A. Frick": [0, ["High Level Language Oriented Hardware and the Post-Von Neumann Era", ["Hans-Jurgen Burkle", "A. Frick", "Christoph Schlier"], "https://doi.org/10.1145/800094.803028", 6, "isca", 1978]], "Paolo Corsini": [0, ["The Serial Microprocessor Array (SMA): Microprogramming and Application Examples", ["Paolo Corsini", "Graziano Frosini", "Fabrizio Grandoni", "G. Galati", "M. La Manna"], "https://doi.org/10.1145/800094.803053", 6, "isca", 1978]], "Stewart A. Schuster": [0, ["RAP.2 - An Associative Processor for Data Bases", ["Stewart A. Schuster", "H. B. Nguyen", "Esen A. Ozkarahan", "Kenneth C. Smith"], "https://doi.org/10.1145/800094.803027", 8, "isca", 1978]], "Alvin M. Despain": [0, ["X-Tree: A Tree Structured Multi-Processor Computer Architecture", ["Alvin M. Despain", "David A. Patterson"], "https://doi.org/10.1145/800094.803041", 8, "isca", 1978]], "M. Sato": [0, ["Interconnection Unit for Poly-Processor System: An Analysis and Design", ["S. Nishikawa", "M. Sato", "Ken Murakami"], "https://doi.org/10.1145/800094.803051", 7, "isca", 1978]], "Daniel Tabak": [0, ["Selection of Microprocessor Equipment", ["Edgar Maymon", "Daniel Tabak"], "https://doi.org/10.1145/800094.803032", 4, "isca", 1978]], "S. Diane Smith": [0, ["Study of Multistage SIMD Interconnection Networks", ["Howard Jay Siegel", "S. Diane Smith"], "https://doi.org/10.1145/800094.803052", 7, "isca", 1978]], "H. B. Nguyen": [0, ["RAP.2 - An Associative Processor for Data Bases", ["Stewart A. Schuster", "H. B. Nguyen", "Esen A. Ozkarahan", "Kenneth C. Smith"], "https://doi.org/10.1145/800094.803027", 8, "isca", 1978]], "Graziano Frosini": [0, ["The Serial Microprocessor Array (SMA): Microprogramming and Application Examples", ["Paolo Corsini", "Graziano Frosini", "Fabrizio Grandoni", "G. Galati", "M. La Manna"], "https://doi.org/10.1145/800094.803053", 6, "isca", 1978]], "Alan Jay Smith": [0, ["On the Effectiveness of Buffered and Multiple Arm Disks", ["Alan Jay Smith"], "https://doi.org/10.1145/800094.803056", 7, "isca", 1978]], "A. L. Davis": [0, ["The Architecure and System Method of DDM1: A Recursively Structured Data Driven Machine", ["A. L. Davis"], "https://doi.org/10.1145/800094.803050", 6, "isca", 1978]], "Wolfgang K. Giloi": [0, ["Data Structure Architectures - A Major Operational Principle", ["Wolfgang K. Giloi", "Helmut K. Berg"], "https://doi.org/10.1145/800094.803045", 7, "isca", 1978]], "Daniel Davies": [0, ["Reliable Synchronization of Redundant Systems", ["Daniel Davies"], "https://doi.org/10.1145/800094.803054", 2, "isca", 1978]], "Andrew W. Nagle": [0, ["Description and Simulation of Microcode Execution", ["Alice C. Parker", "Andrew W. Nagle"], "https://doi.org/10.1145/800094.803043", 7, "isca", 1978]], "Mario Jino": [0, ["Intelligent Magnetic Bubble Memories", ["Mario Jino", "Jane W.-S. Liu"], "https://doi.org/10.1145/800094.803044", 9, "isca", 1978]], "Ken Murakami": [0, ["Interconnection Unit for Poly-Processor System: An Analysis and Design", ["S. Nishikawa", "M. Sato", "Ken Murakami"], "https://doi.org/10.1145/800094.803051", 7, "isca", 1978]], "Howard Jay Siegel": [0, ["Study of Multistage SIMD Interconnection Networks", ["Howard Jay Siegel", "S. Diane Smith"], "https://doi.org/10.1145/800094.803052", 7, "isca", 1978]], "C. V. Ramamoorthy": [0, ["Structure of an Efficient Duplex Memory for Processing Fault-Tolerant Programs", ["K. H. Kane Kim", "C. V. Ramamoorthy"], "https://doi.org/10.1145/800094.803039", 8, "isca", 1978]], "Terry A. Welch": [0, ["An Approach to Using VLSI in Digital Systems", ["Suhas S. Patil", "Terry A. Welch"], "https://doi.org/10.1145/800094.803040", 5, "isca", 1978]]}