<html lang="en">
  <head>
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta name="author" content="Junwhan Ahn">
    <meta name="description" content="Junwhan Ahn is a Staff Software Engineer at Google, working on hardware/software codesign for datacenters.">

    <title>Junwhan Ahn - Staff Software Engineer at Google</title>

    <link href="https://fonts.gstatic.com" rel="preconnect" crossorigin>
    <link href="https://fonts.googleapis.com/css?family=Roboto:400,400i,500" rel="stylesheet">
    <link href="css/style.min.css" rel="stylesheet">
    <link rel="canonical" href="https://junwhanahn.com" />
  </head>
  <body>
    <div class="container">
      <div class="page-header">
        <h2>Junwhan Ahn</h2>
        <p>
          Staff Software Engineer at Google<br>
          <b>Email</b>: <a href="/cdn-cgi/l/email-protection" class="__cf_email__" data-cfemail="0c6679627b646d62226d4c6b616d6560226f6361">[email&#160;protected]</a>
        </p>
      </div>

      <h3>Work Experience</h3>
      <b>Google</b>, Staff Software Engineer &middot; Sunnyvale, CA, USA &middot; May 2017 &ndash; current<br>
      <ul>
        <li>Hardware/software co-design for datacenters</li>
        <li>System optimization for large-scale data analytics workloads</li>
        <li>Using machine learning to optimize systems</li>
      </ul>

      <b>Google</b>, Software Engineering Intern &middot; Mountain View, CA, USA &middot; Jun. 2016 &ndash; Sep. 2016
      <ul>
        <li>Mentor: Dr. Niket Agarwal</li>
        <li>Evaluated the potential of non-volatile memory technologies for datacenter applications</li>
      </ul>

      <b>Oracle Labs</b>, Research Assistant &middot; Belmont, CA, USA &middot; Oct. 2015 &ndash; Feb. 2016
      <ul>
        <li>Mentors: Dr. Hassan Chafi and Dr. Sungpack Hong</li>
        <li>Characterized and optimized analytic applications on a custom-built, rack-scale server architecture</li>
      </ul>

      <b>Seoul National University</b>, Graduate Research Assistant &middot; Seoul, Republic of Korea &middot; Mar. 2011 &ndash; Feb. 2017
      <ul>
        <li>Advisor: <a href="https://scholar.google.com/citations?user=_S_oE3gAAAAJ&hl=en">Prof. Kiyoung Choi</a></li>
        <li>Developed architectures and programming models for high-performance, energy-efficient memory systems</li>
        <li>Devised efficient algorithms for automatic custom instruction identification</li>
      </ul>

      <b>Seoul National University</b>, Undergraduate Research Assistant &middot; Seoul, Republic of Korea &middot; Mar. 2010 &ndash; Feb. 2011
      <ul>
        <li>Advisor: <a href="https://scholar.google.com/citations?user=_S_oE3gAAAAJ&hl=en">Prof. Kiyoung Choi</a></li>
        <li>Devised a fast algorithm for automatic custom instruction identification</li>
      </ul>

      <h3>Education</h3>
      <b>Seoul National University</b> &middot; Seoul, Republic of Korea &middot; Mar. 2011 &ndash; Feb. 2017
      <ul>
        <li>Ph.D. in Electrical Engineering and Computer Science</li>
        <li>Dissertation: <a href="https://hdl.handle.net/10371/119245">Architectural Techniques for Memory Systems based on Emerging Memory Technologies</a></li>
        <li>Advisor: <a href="https://scholar.google.com/citations?user=_S_oE3gAAAAJ&hl=en">Prof. Kiyoung Choi</a></li>
      </ul>

      <b>Seoul National University</b> &middot; Seoul, Republic of Korea &middot; Mar. 2007 &ndash; Feb. 2011
      <ul>
        <li>Bachelor of Science in Electrical Engineering (minor: Computer Science and Engineering)</li>
        <li>Thesis: A Polynomial-Time Custom Instruction Identification Algorithm Based on Dynamic Programming</li>
      </ul>

      <h3>Publications <small>(<a href="https://scholar.google.com/citations?user=JLHiWJMAAAAJ&hl=en">Google Scholar Citations</a>)</small></h3>
      <h4>2020</h4>
      <ul class="long">
        <li>
          Evan Z. Liu, Milad Hashemi, Kevin Swersky, Parthasarathy Ranganathan, and <u>Junwhan Ahn</u>, <br class="hidden-xs">
          <b><a href="https://arxiv.org/abs/2006.16239">An Imitation Learning Approach for Cache Replacement</a></b>, <br class="hidden-xs">
          in <i>Proceedings of the International Conference on Machine Learning (ICML)</i>, Jul. 2020.
        </li>
      </ul>

      <h4>2019</h4>
      <ul class="long">
        <li>
          Andres Lagar-Cavilla, <u>Junwhan Ahn</u>, Suleiman Souhlal, Neha Agarwal, Radoslaw Burny, Shakeel Butt, Jichuan Chang, Ashwin Chaugule, Nan Deng, Junaid Shahid, Greg Thelen, Kamil Adam Yurtsever, Yu Zhao, and Parthasarathy Ranganathan, <br class="hidden-xs">
          <b><a href="https://doi.org/10.1145/3297858.3304053">Software-Defined Far Memory in Warehouse-Scale Computers</a></b>, <br class="hidden-xs">
          in <i>Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)</i>, Apr. 2019. <br class="hidden-xs">
          <b><span class="text-success">Featured by <a href="https://blog.acolyer.org/2019/05/22/sw-far-memory/">The Morning Paper</a></span></b>.
        </li>
      </ul>

      <h4>2018</h4>
      <ul class="long">
        <li>
          Mungyu Son, <u>Junwhan Ahn</u>, and Sungjoo Yoo, <br class="hidden-xs">
          <b><a href="https://doi.org/10.1109/TCAD.2017.2774192">Non-Volatile Write Buffer-Based Journaling Bypass for Storage Write Reduction in Mobile Devices</a></b>, <br class="hidden-xs">
          <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i>, vol. 37, pp. 1747&ndash;1759, Sep. 2018.
        </li>
        <li>
          Namhyung Kim, <u>Junwhan Ahn</u>, Kiyoung Choi, Daniel Sanchez, Donghoon Yoo, and Soojung Ryu, <br class="hidden-xs">
          <b><a href="https://doi.org/10.1145/3177963">Benzene: An Energy-Efficient Distributed Hybrid Cache Architecture for Manycore Systems</a></b>, <br class="hidden-xs">
          <i>ACM Transactions on Architecture and Code Optimization</i>, vol. 15, pp. 10:1&ndash;10:23, Mar. 2018.
        </li>
        <li>
          Dongyoung Kim, <u>Junwhan Ahn</u>, and Sungjoo Yoo, <br class="hidden-xs">
          <b><a href="https://doi.org/10.1109/MDAT.2017.2741463">ZeNA: Zero-Aware Neural Network Accelerator</a></b>, <br class="hidden-xs">
          <i>IEEE Design & Test, Special Issue on Hardware Accelerators for Data Centers</i>, vol. 35, pp. 39&ndash;46, Feb. 2018.
        </li>
      </ul>

      <h4>2017</h4>
      <ul class="long">
        <li>
          Eunhyeok Park, <u>Junwhan Ahn</u>, and Sungjoo Yoo, <br class="hidden-xs">
          <b><a href="https://doi.org/10.1109/CVPR.2017.761">Weighted-Entropy-based Quantization for Deep Neural Networks</a></b>, <br class="hidden-xs">
          in <i>Proceedings of the Conference on Computer Vision and Pattern Recognition (CVPR)</i>, Jul. 2017.
        </li>
        <li>
          Mungyu Son, Hyunsun Park, <u>Junwhan Ahn</u>, and Sungjoo Yoo, <br class="hidden-xs">
          <b><a href="https://doi.org/10.1145/3061639.3062281">Making DRAM Stronger Against Row Hammering</a></b>, <br class="hidden-xs">
          to appear in <i>Proceedings of the Design Automation Conference (DAC)</i>, Jun. 2017.
        </li>
        <li>
          Dongyoung Kim, <u>Junwhan Ahn</u>, and Sungjoo Yoo, <br class="hidden-xs">
          <b><a href="https://doi.org/10.23919/DATE.2017.7927222">A Novel Zero Weight/Activation-Aware Hardware Architecture of Convolutional Neural Network</a></b>, <br class="hidden-xs">
          in <i>Proceedings of the Design, Automation, and Test in Europe (DATE)</i>, Mar. 2017.
        </li>
      </ul>

      <h4>2016</h4>
      <ul class="long">
        <li>
          <u>Junwhan Ahn</u>, Sungjoo Yoo, and Kiyoung Choi, <br class="hidden-xs">
          <b><a href="https://doi.org/10.1145/2994149">AIM: Energy-Efficient Aggregation inside the Memory Hierarchy</a></b>, <br class="hidden-xs">
          <i>ACM Transactions on Architecture and Code Optimization</i>, vol. 13, pp.34:1&ndash;34:24, Oct. 2016. <br class="hidden-xs">
          <b><span class="text-success">Presented at the HiPEAC conference, Jan. 2017</span></b>.
        </li>
        <li>
          Hyunsun Park, Dongyoung Kim, <u>Junwhan Ahn</u>, and Sungjoo Yoo, <br class="hidden-xs">
          <b><a href="https://doi.org/10.1145/2968456.2968476">Zero and Data Reuse-aware Fast Convolution for Deep Neural Networks on GPU</a></b>, <br class="hidden-xs">
          in <i>Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)</i>, Oct. 2016.
        </li>
        <li>
          Sungkwang Lee, Taemin Lee, Hyunsun Park, <u>Junwhan Ahn</u>, Sungjoo Yoo, Youjip Won, and Sunggu Lee, <br class="hidden-xs">
          <b><a href="https://doi.org/10.1145/2842613">Differential Write-Conscious Software Design on Phase-Change Memory: An SQLite Case Study</a></b>, <br class="hidden-xs">
          <i>ACM Transactions on Design Automation of Electronic Systems</i>, vol. 21, pp. 47:1&ndash;47:25, Apr. 2016.
        </li>
        <li>
          <u>Junwhan Ahn</u>, Sungjoo Yoo, and Kiyoung Choi, <br class="hidden-xs">
          <b><a href="https://doi.org/10.1109/TC.2015.2435772">Prediction Hybrid Cache: An Energy-Efficient STT-RAM Cache Architecture</a></b>, <br class="hidden-xs">
          <i>IEEE Transactions on Computers</i>, vol. 65, pp. 940&ndash;951, Mar. 2016.
        </li>
        <li>
          <u>Junwhan Ahn</u>, Sungjoo Yoo, and Kiyoung Choi, <br class="hidden-xs">
          <b><a href="https://doi.org/10.1109/TVLSI.2015.2420315">Low-Power Hybrid Memory Cubes with Link Power Management and Two-Level Prefetching</a></b>, <br class="hidden-xs">
          <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i>, vol. 24, pp. 453&ndash;464, Feb. 2016.
        </li>
      </ul>

      <h4>2015</h4>
      <ul class="long">
        <li>
          Namhyung Kim, <u>Junwhan Ahn</u>, Woong Seo, and Kiyoung Choi, <br class="hidden-xs">
          <b><a href="https://doi.org/10.1109/VLSI-SoC.2015.7314413">Energy-Efficient Exclusive Last-Level Hybrid Caches Consisting of SRAM and STT-RAM</a></b>, <br class="hidden-xs">
          in <i>Proceedings of the International Conference on Very Large Scale Integration (VLSI-SoC)</i>, Oct. 2015.
        </li>
        <li>
          Hyunsun Park, <u>Junwhan Ahn</u>, Eunhyeok Park, and Sungjoo Yoo, <br class="hidden-xs">
          <b><a href="https://doi.org/10.1109/VLSI-SoC.2015.7314415">Locality-Aware Vertex Scheduling for GPU-based Graph Computation</a></b>, <br class="hidden-xs">
          in <i>Proceedings of the International Conference on Very Large Scale Integration (VLSI-SoC)</i>, Oct. 2015.
        </li>
        <li>
          Mungyu Son, <u>Junwhan Ahn</u>, and Sungjoo Yoo, <br class="hidden-xs">
          <b><a href="https://doi.org/10.1109/CODESISSS.2015.7331364">A Tiny-Capacitor-backed Non-Volatile Buffer to Reduce Storage Writes in Smartphones</a></b>, <br class="hidden-xs">
          in <i>Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)</i>, Oct. 2015.
        </li>
        <li>
          <u>Junwhan Ahn</u>, Sungjoo Yoo, Onur Mutlu, and Kiyoung Choi, <br class="hidden-xs">
          <b><a href="https://doi.org/10.1145/2749469.2750385">PIM-Enabled Instructions: A Low-Overhead, Locality-Aware Processing-in-Memory Architecture</a></b>, <br class="hidden-xs">
          in <i>Proceedings of the International Symposium on Computer Architecture (ISCA)</i>, Jun. 2015.
        </li>
        <li>
          <u>Junwhan Ahn</u>, Sungpack Hong, Sungjoo Yoo, Onur Mutlu, and Kiyoung Choi, <br class="hidden-xs">
          <b><a href="https://doi.org/10.1145/2749469.2750386">A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing</a></b>, <br class="hidden-xs">
          in <i>Proceedings of the International Symposium on Computer Architecture (ISCA)</i>, Jun. 2015. <br class="hidden-xs">
          <b><span class="text-success">Selected as an Honorable Mention in the IEEE Micro Top Picks 2015</span></b>.
        </li>
        <li>
          Eunhyeok Park, <u>Junwhan Ahn</u>, Sungpack Hong, Sungjoo Yoo, and Sunggu Lee, <br class="hidden-xs">
          <b><a href="https://doi.org/10.7873/DATE.2015.0709">Memory Fast-Forward: A Low Cost Special Function Unit to Enhance Energy Efficiency in GPU for Big Data Processing</a></b>, <br class="hidden-xs">
          in <i>Proceedings of the Design, Automation, and Test in Europe (DATE)</i>, Mar. 2015.
        </li>
        <li>
          Jinho Lee, <u>Junwhan Ahn</u>, Kiyoung Choi, and Kyungsu Kang, <br class="hidden-xs">
          <b><a href="https://doi.org/10.1109/ASPDAC.2015.7059104">THOR: Orchestrated Thermal Management of Cores and Networks in 3D Many-Core Architectures</a></b>, <br class="hidden-xs">
          in <i>Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC)</i>, Jan. 2015.
        </li>
      </ul>

      <h4>2014</h4>
      <ul class="long">
        <li>
          <u>Junwhan Ahn</u>, Sungjoo Yoo, and Kiyoung Choi, <br class="hidden-xs">
          <b><a href="https://doi.org/10.1145/2593069.2593128">Dynamic Power Management of Off-Chip Links for Hybrid Memory Cubes</a></b>, <br class="hidden-xs">
          in <i>Proceedings of the Design Automation Conference (DAC)</i>, Jun. 2014.
        </li>
        <li>
          <u>Junwhan Ahn</u> and Kiyoung Choi, <br class="hidden-xs">
          <b><a href="https://doi.org/10.1109/TVLSI.2013.2265278">LASIC: Loop-Aware Sleepy Instruction Caches Based on STT-RAM Technology</a></b>, <br class="hidden-xs">
          <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i>, vol. 22, pp. 1197&ndash;1201, May 2014.
        </li>
        <li>
          <u>Junwhan Ahn</u>, Sungjoo Yoo, and Kiyoung Choi, <br class="hidden-xs">
          <b><a href="https://doi.org/10.1109/HPCA.2014.6835944">DASCA: Dead Write Prediction Assisted STT-RAM Cache Architecture</a></b>, <br class="hidden-xs">
          in <i>Proceedings of the International Symposium on High Performance Computer Architecture (HPCA)</i>, Feb. 2014.
        </li>
      </ul>

      <h4>2013</h4>
      <ul class="long">
        <li>
          <u>Junwhan Ahn</u>, Sungjoo Yoo, and Kiyoung Choi, <br class="hidden-xs">
          <b><a href="https://doi.org/10.1109/ISLPED.2013.6629298">Write Intensity Prediction for Energy-Efficient Non-Volatile Caches</a></b>, <br class="hidden-xs">
          in <i>Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED)</i>, Sep. 2013.
        </li>
        <li>
          Kyuseung Han, <u>Junwhan Ahn</u>, and Kiyoung Choi, <br class="hidden-xs">
          <b><a href="https://doi.org/10.1145/2459316.2459319">Power-Efficient Predication Techniques for Acceleration of Control Flow Execution on CGRA</a></b>, <br class="hidden-xs">
          <i>ACM Transactions on Architecture and Code Optimization</i>, vol. 10, pp. 8:1&ndash;8:25, May 2013.
        </li>
        <li>
          <u>Junwhan Ahn</u>, Sungjoo Yoo, and Kiyoung Choi, <br class="hidden-xs">
          <b><a href="https://doi.org/10.1109/ASPDAC.2013.6509610">Selectively Protecting Error-Correcting Code for Area-Efficient and Reliable STT-RAM Caches</a></b>, <br class="hidden-xs">
          in <i>Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC)</i>, Jan. 2013.
        </li>
        <li>
          <u>Junwhan Ahn</u> and Kiyoung Choi, <br class="hidden-xs">
          <b><a href="https://doi.org/10.1109/TCAD.2012.2214033">Isomorphism-Aware Identification of Custom Instructions with I/O Serialization</a></b>, <br class="hidden-xs">
          <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i>, vol. 32, pp. 34&ndash;46, Jan. 2013.
        </li>
      </ul>

      <h4>2012</h4>
      <ul class="long">
        <li>
          Di Wu, <u>Junwhan Ahn</u>, Imyong Lee, and Kiyoung Choi, <br class="hidden-xs">
          <b><a href="https://doi.org/10.1109/ISSoC.2012.6376353">Resource-shared Custom Instruction Generation under Performance/Area Constraints</a></b>, <br class="hidden-xs">
          in <i>Proceedings of the International Symposium on System-on-Chip (SOC)</i>, Oct. 2012.
        </li>
        <li>
          <u>Junwhan Ahn</u> and Kiyoung Choi, <br class="hidden-xs">
          <b><a href="https://doi.org/10.1109/ISCAS.2012.6272069">Lower-Bits Cache for Low Power STT-RAM Caches</a></b>, <br class="hidden-xs">
          in <i>Proceedings of the International Symposium on Circuits and Systems (ISCAS)</i>, May 2012.
        </li>
      </ul>

      <h4>2011</h4>
      <ul class="long">
        <li>
          <u>Junwhan Ahn</u> and Kiyoung Choi, <br class="hidden-xs">
          <b><a href="https://doi.org/10.1145/2039370.2039424">An Efficient Algorithm for Isomorphism-Aware Custom Instruction Identification for Extensible Processors</a></b>, <br class="hidden-xs">
          in <i>Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)</i>, Oct. 2011.
        </li>
        <li>
          Di Wu, Imyong Lee, <u>Junwhan Ahn</u>, and Kiyoung Choi, <br class="hidden-xs">
          <b><a href="https://doi.org/10.5573/JSTS.2011.11.1.051">Fast Generation of Multiple Custom Instructions under Area Constraints</a></b>, <br class="hidden-xs">
          <i>Journal of Semiconductor Technology and Science</i>, vol. 11, pp. 51&ndash;58, Mar. 2011.
        </li>
        <li>
          <u>Junwhan Ahn</u>, Imyong Lee, and Kiyoung Choi, <br class="hidden-xs">
          <b><a href="https://doi.org/10.1109/ASPDAC.2011.5722255">A Polynomial-Time Custom Instruction Identification Algorithm Based on Dynamic Programming</a></b>, <br class="hidden-xs">
          in <i>Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC)</i>, Jan. 2011. <br class="hidden-xs">
          <b><span class="text-success">Nominated for Best Paper Award</span></b>.
        </li>
      </ul>

      <h3>Invited Talks, Posters, and Others</h3>
      <ul class="long">
        <li>
          <b>Architectural Techniques for Memory Systems based on Emerging Memory Technologies</b>, <br class="hidden-xs">
          Student Poster Session at HiPEAC 2017, Stockholm, Sweden, Jan. 2017.
        </li>
        <li>
          <b>STT-RAM Cache Architectures for Low Power and Reliability</b>, <br class="hidden-xs">
          Asian Non-Volatile Memory Workshop (ANVMW), Beijing, China, Jul. 2012.
        </li>
        <li>
          <b>LASIC: Loop-Aware Sleepy Instruction Caches Based on STT-RAM Technology</b>, <br class="hidden-xs">
          Design Automation Conference (DAC) Work-in-Progress Forum, San Francisco, CA, USA, Jun. 2012.
        </li>
        <li>
          <b>Efficient Approaches to Custom Instruction Identification for Extensible Processors</b>, <br class="hidden-xs">
          ACM Student Research Competition at DAC, San Diego, CA, USA, Jun. 2011.
        </li>
      </ul>

      <h3>Awards and Honors</h3>
      <ul>
        <li><b>Deputy Prime Minister's Commendation for Outstanding BK21+ Graduate Student</b>, Ministry of Education &middot; 2017</li>
        <li><b>Distinguished Dissertation Award</b>, Department of ECE, Seoul National University &middot; 2017</li>
        <li><b>Gold Prize (co-author)</b>, Samsung HumanTech Paper Award &middot; 2017</li>
        <li><b>Outstanding Graduate Student Award</b>, Department of ECE, Seoul National University &middot; 2017</li>
        <li><b>Gold Prize</b>, Samsung HumanTech Paper Award &middot; 2016</li>
        <li><b>IEEE Micro Top Picks Honorable Mention</b> &middot; 2016</li>
        <li><b>Semi-Finalist</b>, ACM Student Research Competition at DAC &middot; 2011</li>
        <li><b>Best Paper Award Nomination</b>, Asia and South Pacific Design Automation Conference (ASP-DAC) &middot; 2011</li>
        <li><b>National Science and Technology Scholarship</b> &middot; 2007&ndash;2010</li>
      </ul>
    </div>

    <script data-cfasync="false" src="/cdn-cgi/scripts/5c5dd728/cloudflare-static/email-decode.min.js"></script><script>
      (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
      (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
      m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
      })(window,document,'script','https://www.google-analytics.com/analytics.js','ga');

      ga('create', 'UA-93508991-1', 'auto');
      ga('send', 'pageview');
    </script>
  </body>
</html>
