$date
	Wed Apr 19 23:37:25 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module JK_FLIP_FLOP_TB $end
$var wire 1 ! QBAR $end
$var wire 1 " Q $end
$var parameter 32 # CLKPERIOD $end
$var reg 1 $ CLK $end
$var reg 256 % COMMENT [255:0] $end
$var reg 32 & ERRORS [31:0] $end
$var reg 1 ' J $end
$var reg 1 ( K $end
$var reg 1 ) QEXPECTED $end
$var reg 32 * VECTORCOUNT [31:0] $end
$var integer 32 + COUNT [31:0] $end
$var integer 32 , FD [31:0] $end
$scope module UUT_jk_flip_flop $end
$var wire 1 $ clk $end
$var wire 1 ' j $end
$var wire 1 ( k $end
$var wire 1 " q $end
$var wire 1 ! qbar $end
$var wire 1 - r $end
$var wire 1 . s $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10100 #
$end
#0
$dumpvars
1.
1-
b10000000000000000000000000000011 ,
b11 +
b0 *
x)
0(
0'
b0 &
b0 %
0$
x"
x!
$end
#100
1$
#200
0$
#250
b1 *
b100 +
1)
1'
b10100110100010101010100 %
#300
x.
1$
#400
1.
b1 &
0$
#450
b10 *
0'
b10011100100111101011111010000110100100001000001010011100100011101000101 %
#500
1$
#600
b10 &
0$
#650
b11 *
0)
1(
b101001001000101010100110100010101010100 %
#700
x-
1$
#800
1-
b11 &
0$
#850
b100 *
0(
b10011100100111101011111010000110100100001000001010011100100011101000101 %
#900
1$
#1000
b100 &
0$
#1050
b101 *
1)
1'
b10100110100010101010100 %
#1100
x.
1$
#1200
1.
b101 &
0$
#1250
b110 *
0'
b10011100100111101011111010000110100100001000001010011100100011101000101 %
#1300
1$
#1400
b110 &
0$
#1450
b111 *
0)
1(
b101001001000101010100110100010101010100 %
#1500
x-
1$
#1600
1-
b111 &
0$
#1650
b1000 *
0(
b10011100100111101011111010000110100100001000001010011100100011101000101 %
#1700
1$
#1800
b1000 &
0$
#1850
b1001 *
1)
1(
1'
b10101000100111101000111010001110100110001000101 %
#1900
x.
x-
1$
#2000
1.
1-
b1001 &
0$
#2050
b1010 *
0)
#2100
x.
x-
1$
#2200
1.
1-
b1010 &
0$
#2250
b1011 *
1)
#2300
x.
x-
1$
#2400
1.
1-
b1011 &
0$
#2450
b1100 *
0)
#2500
x.
x-
1$
#2600
1.
1-
b1100 &
0$
#2650
b11111111111111111111111111111111 +
