
---------- Begin Simulation Statistics ----------
final_tick                               513520192500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  98460                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741388                       # Number of bytes of host memory used
host_op_rate                                   181342                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1015.64                       # Real time elapsed on the host
host_tick_rate                              505612737                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184177569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.513520                       # Number of seconds simulated
sim_ticks                                513520192500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.958479                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10561414                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565801                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1466                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562397                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 27                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             188                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              161                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570564                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2712                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          102                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184177569                       # Number of ops (including micro ops) committed
system.cpu.cpi                              10.270404                       # CPI: cycles per instruction
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        75500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        75500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        74500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        74500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        75500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        75500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        74500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        74500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044047                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044047                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61636.803874                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61636.803874                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59166.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59166.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      2043634                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043634                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     25456000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     25456000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000202                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000202                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data          413                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           413                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     23075000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     23075000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000191                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000191                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          390                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          390                       # number of ReadReq MSHR misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           40                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           40                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 78807.692308                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78807.692308                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           20                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            20                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_misses::.cpu.data           20                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           20                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1024500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1024500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.325000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.325000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           13                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           13                       # number of SoftPFReq MSHR misses
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data     84339639                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84339639                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83287.716028                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83287.716028                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82039.414222                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82039.414222                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     73815877                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       73815877                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 876500101000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 876500101000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124778                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124778                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data     10523762                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10523762                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      5260611                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5260611                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 431785825000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 431785825000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062404                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062404                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      5263151                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5263151                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     86383686                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86383686                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 83286.866381                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83286.866381                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 82037.719474                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82037.719474                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     75859511                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         75859511                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data 876525557000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 876525557000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.121831                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.121831                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data     10524175                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10524175                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data      5260634                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5260634                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 431808900000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 431808900000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.060932                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.060932                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data      5263541                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5263541                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     86383726                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86383726                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 83286.708105                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83286.708105                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 82037.711497                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82037.711497                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     75859531                       # number of overall hits
system.cpu.dcache.overall_hits::total        75859531                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data 876525557000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 876525557000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.121831                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.121831                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data     10524195                       # number of overall misses
system.cpu.dcache.overall_misses::total      10524195                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data      5260634                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5260634                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 431809924500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 431809924500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.060932                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060932                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5263554                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5263554                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 513520192500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                5262531                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          923                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             15.412236                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        178031143                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.457641                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999470                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999470                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 513520192500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs           5263555                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         178031143                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.457641                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            81123153                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks      5262169                       # number of writebacks
system.cpu.dcache.writebacks::total           5262169                       # number of writebacks
system.cpu.discardedOps                          4313                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 513520192500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 513520192500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44892637                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086543                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169423                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.icache.ReadReq_accesses::.cpu.inst     42406597                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     42406597                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76709.752322                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76709.752322                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75709.752322                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75709.752322                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     42405951                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        42405951                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     49554500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     49554500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst          646                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           646                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     48908500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     48908500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          646                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          646                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     42406597                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     42406597                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76709.752322                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76709.752322                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75709.752322                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75709.752322                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     42405951                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         42405951                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst     49554500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     49554500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000015                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst          646                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            646                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     48908500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     48908500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst          646                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          646                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     42406597                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     42406597                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76709.752322                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76709.752322                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75709.752322                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75709.752322                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     42405951                       # number of overall hits
system.cpu.icache.overall_hits::total        42405951                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst     49554500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     49554500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000015                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst          646                       # number of overall misses
system.cpu.icache.overall_misses::total           646                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     48908500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     48908500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst          646                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          646                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 513520192500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                    248                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          65644.886997                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         84813840                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   360.722792                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.704537                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.704537                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          398                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 513520192500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs               646                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          84813840                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           360.722792                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            42406597                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks          248                       # number of writebacks
system.cpu.icache.writebacks::total               248                       # number of writebacks
system.cpu.idleCycles                       774272857                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.097367                       # IPC: instructions per cycle
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 513520192500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 513520192500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                       1027040385                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640233     53.01%     53.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                9      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082603      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84340002     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184177569                       # Class of committed instruction
system.cpu.pwrStateResidencyTicks::ON    513520192500                       # Cumulative time (in ticks) in various power states
system.cpu.tickCycles                       252767528                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst          646                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            646                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81426.724138                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81426.724138                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71458.405546                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71458.405546                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             66                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 66                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst     47227500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     47227500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.897833                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.897833                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst          580                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              580                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     41231500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     41231500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.893189                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.893189                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          577                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          577                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data       5263151                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5263151                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80540.451462                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80540.451462                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70540.451462                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70540.451462                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data                78                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    78                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data 423890275500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  423890275500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.999985                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999985                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data         5263073                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5263073                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 371259545500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 371259545500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999985                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999985                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data      5263073                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5263073                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data          404                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           404                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84243.295019                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84243.295019                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74527.237354                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74527.237354                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           143                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               143                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data     21987500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     21987500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.646040                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.646040                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data          261                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             261                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     19153500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     19153500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.636139                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.636139                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data          257                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          257                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks          244                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          244                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          244                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              244                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks      5262169                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5262169                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks      5262169                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5262169                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst              646                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5263555                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5264201                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81426.724138                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80540.635080                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80540.732713                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71458.405546                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70540.646131                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70540.746731                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                   66                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  221                       # number of demand (read+write) hits
system.l2.demand_hits::total                      287                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst     47227500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 423912263000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     423959490500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.897833                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999958                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999945                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                580                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            5263334                       # number of demand (read+write) misses
system.l2.demand_misses::total                5263914                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst     41231500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 371278699000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 371319930500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.893189                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999957                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999944                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst           577                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       5263330                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5263907                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst             646                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5263555                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5264201                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 81426.724138                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80540.635080                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80540.732713                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71458.405546                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70540.646131                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70540.746731                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                  66                       # number of overall hits
system.l2.overall_hits::.cpu.data                 221                       # number of overall hits
system.l2.overall_hits::total                     287                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst     47227500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 423912263000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    423959490500                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.897833                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999958                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999945                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst               580                       # number of overall misses
system.l2.overall_misses::.cpu.data           5263334                       # number of overall misses
system.l2.overall_misses::total               5263914                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst     41231500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 371278699000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 371319930500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.893189                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999957                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999944                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst          577                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      5263330                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5263907                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 513520192500                       # Cumulative time (in ticks) in various power states
system.l2.replacements                        5231249                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          933                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         9292                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        22442                       # Occupied blocks per task id
system.l2.tags.avg_refs                      1.999778                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 89479009                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks       0.623160                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         4.945419                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32504.896108                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.991971                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992141                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 513520192500                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                   5264017                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  89479009                       # Number of tag accesses
system.l2.tags.tagsinuse                 32510.464687                       # Cycle average of tags in use
system.l2.tags.total_refs                    10526867                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks             5230333                       # number of writebacks
system.l2.writebacks::total                   5230333                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      48933.53                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                29781.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples   5230333.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       577.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263330.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     11031.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       656.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    656.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                       651.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    651.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      25.85                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                        10.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst        71911                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            71911                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst             71911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         655968597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             656040508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      651856182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            71911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        655968597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1307896690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      651856182                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            651856182                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       799926                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    839.613744                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   748.875616                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   288.436854                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        15796      1.97%      1.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        25736      3.22%      5.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        36535      4.57%      9.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        45433      5.68%     15.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        73800      9.23%     24.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        32015      4.00%     28.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        26676      3.33%     32.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        22424      2.80%     34.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       521511     65.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       799926                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM              336890048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys               336890048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               334739520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys            334741312                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        36928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         36928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          36928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336853120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336890048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    334741312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       334741312                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst          577                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5263330                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30494.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29781.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        36928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336853120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 71911.485739677111                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 655968596.600025534630                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17595500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 156751392250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks      5230333                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks   2401292.38                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks    334739520                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 651852692.238582134247                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 12559558790487                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds       326834                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState            15545259                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4920163                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds       326834                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst             577                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         5263330                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5263907                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5230333                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5230333                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    92.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0            329143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            329040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            328903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            328860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            328838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           329115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           328962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           328818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           328942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           328944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           329056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            326987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            327044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            326980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            326976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            326974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            326950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            326785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            326784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            326784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            326758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           326975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           326900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           326767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           326869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           326850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           326922                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000723914500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 513520192500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples       326834                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.105717                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.005903                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     49.346229                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       326832    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        326834                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                 5263016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   5263907                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5263907                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     5263907                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 91.93                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                  4839202                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                26319535000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  513520178000                       # Total gap between requests
system.mem_ctrls.totMemAccLat            156768987750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  58070731500                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples       326834                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.002940                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.002696                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.093744                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           326512     99.90%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.00%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3      0.00%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              318      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        326834                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 323400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 326836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 326834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 326836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 326835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 326837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 326850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 326840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 330551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 326837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 326835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 326835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 326839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 326836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 326838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 326835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                  5230333                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5230333                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                    5230333                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                92.83                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                 4855083                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy         122681377020                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               2857356600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            572.369092                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 240246444000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   17147520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  256126228500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_0.preBackEnergy          93881120640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy               1518717255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy             18794971860                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         40536737280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           293923086255                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy            13652805600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         122609082780                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy               2854122180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            572.319568                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 240405280250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   17147520000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  255967392250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.preBackEnergy          93942000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy               1517001915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy             18789324120                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         40536737280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           293897654775                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy            13649386500                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     15758545                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15758545                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    671631360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               671631360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 513520192500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         31416891987                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        27681277250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5263907                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5263907    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5263907                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5230741                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10494638                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp                834                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5230333                       # Transaction distribution
system.membus.trans_dist::CleanEvict              398                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5263073                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5263073                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           834                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1540                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15789641                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15791181                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        57216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    673646336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              673703552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 513520192500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        10525907000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            970497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7895334496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.snoopTraffic                 334741312                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10495450                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000059                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007710                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10494826     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    624      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10495450                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests          106                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5262779                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          518                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10526980                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            518                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                         5231249                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp              1050                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10492502                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          248                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1278                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5263151                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5263151                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           646                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          404                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
