#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Aug 29 20:03:21 2016
# Process ID: 63420
# Current directory: C:/Users/jsequeira/Proyectos
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent43032 C:\Users\jsequeira\Proyectos\Karatsuba.xpr
# Log file: C:/Users/jsequeira/Proyectos/vivado.log
# Journal file: C:/Users/jsequeira/Proyectos\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jsequeira/Proyectos/Karatsuba.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/jsequeira/Karatsuba' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 793.543 ; gain = 127.293
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Add_Subt.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Add_Subt.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/Adder_Round.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/Adder_Round.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/Barrel_Shifter_M.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/Barrel_Shifter_M.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Barrel_shifter.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Barrel_shifter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Comparator.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Comparator.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Comparator_Equal.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Comparator_Equal.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Comparator_Less.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Comparator_Less.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Comparators.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Comparators.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/Deco_Round_Mult.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/Deco_Round_Mult.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/Exp_operation_m.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/Exp_operation_m.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/FPU_Multiplication_Function.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/FPU_Multiplication_Function.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/FSM_Add_Subtract.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/FSM_Add_Subtract.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/FSM_Mult_Function.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/FSM_Mult_Function.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/First_Phase_M.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/First_Phase_M.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Full_Adder_PG_1b.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Full_Adder_PG_1b.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Greater_Comparator.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Greater_Comparator.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sources_1/new/KOA.v" into library work [C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sources_1/new/KOA.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sources_1/new/KOA_2.v" into library work [C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sources_1/new/KOA_2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/LZD.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/LZD.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/MultiplexTxT.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/MultiplexTxT.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Multiplexer_AC.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Multiplexer_AC.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Mux_3x1.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Mux_3x1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Mux_Array.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Mux_Array.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/OR_Module.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/OR_Module.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Oper_Start_In.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Oper_Start_In.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Priority_Codec_32.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Priority_Codec_32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Priority_Codec_64.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Priority_Codec_64.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sources_1/new/RKOA.v" into library work [C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sources_1/new/RKOA.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/RegisterAdd.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/RegisterAdd.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/RegisterMult.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/RegisterMult.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Rotate_Mux_Array.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Rotate_Mux_Array.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Round_Sgf_Dec.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Round_Sgf_Dec.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/Round_decoder_M.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/Round_decoder_M.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/Sgf_Multiplication.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/Sgf_Multiplication.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Tenth_Phase.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Tenth_Phase.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/XOR_M.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/XOR_M.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/Zero_InfMult_Unit.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/Zero_InfMult_Unit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/add_sub_carry_out.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/add_sub_carry_out.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/adder.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/adder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/exp_operation.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/exp_operation.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/multiplier.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/multiplier.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sources_1/new/multiplier_combinational.v" into library work [C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sources_1/new/multiplier_combinational.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/sgn_result.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/sgn_result.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/shift_mux.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/shift_mux.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/substractor.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/substractor.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/xor_tri.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/xor_tri.v:1]
[Mon Aug 29 20:06:45 2016] Launched synth_1...
Run output will be captured here: C:/Users/jsequeira/Proyectos/Karatsuba.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sources_1/new/KOA.v" into library work [C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sources_1/new/KOA.v:1]
[Mon Aug 29 20:21:49 2016] Launched synth_1...
Run output will be captured here: C:/Users/jsequeira/Proyectos/Karatsuba.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_RKOA' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jsequeira/Proyectos/Karatsuba.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_RKOA_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/substractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module substractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sources_1/new/multiplier_combinational.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/RegisterAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterAdd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sources_1/new/KOA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KOA_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sources_1/new/KOA_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KOA_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sim_1/new/testbench_RKOA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_RKOA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karatsuba.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jsequeira/Proyectos/Karatsuba.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 18d731859c97497dac15e6fc63958c7a --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_RKOA_behav xil_defaultlib.testbench_RKOA xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 14 differs from formal bit length 12 for port Data_B_i [C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sources_1/new/KOA.v:162]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiplier_C(W=3)
Compiling module xil_defaultlib.adder(W=3)
Compiling module xil_defaultlib.multiplier_C(W=4)
Compiling module xil_defaultlib.substractor(W=8)
Compiling module xil_defaultlib.adder(W=12)
Compiling module xil_defaultlib.KOA_1(SW=6)
Compiling module xil_defaultlib.adder(W=6)
Compiling module xil_defaultlib.adder(W=4)
Compiling module xil_defaultlib.multiplier_C(W=5)
Compiling module xil_defaultlib.substractor(W=10)
Compiling module xil_defaultlib.adder(W=16)
Compiling module xil_defaultlib.KOA_1(SW=8)
Compiling module xil_defaultlib.substractor(W=14)
Compiling module xil_defaultlib.adder(W=24)
Compiling module xil_defaultlib.RegisterAdd(W=24)
Compiling module xil_defaultlib.KOA_2(SW=12)
Compiling module xil_defaultlib.testbench_RKOA
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_RKOA_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/jsequeira/Proyectos/Karatsuba.sim/sim_1/behav/xsim.dir/testbench_RKOA_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 29 20:26:02 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jsequeira/Proyectos/Karatsuba.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_RKOA_behav -key {Behavioral:sim_1:Functional:testbench_RKOA} -tclbatch {testbench_RKOA.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source testbench_RKOA.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
   1   1       x
   1   1       1
   1   1       0
   1   1       1
   1   2       1
   1   2       1
   1   2       1
   1   2       0
   1   2       0
   1   2       0
   2   2       2
   2   2       2
   2   2       2
   2   2       4
   2   2       4
   2   2       4
   2   2       0
   2   2       0
   2   2       0
   3   2       0
   3   2       0
   3   2       0
   3   2       6
   3   2       6
   3   2       6
   4   2       6
   4   2       6
   4   2       6
   4   2       0
   4   2       0
   4   2       0
   5   2       8
   5   2       8
   5   2       8
   5   2      10
   5   2      10
   5   2      10
   5   2       0
   5   2       0
   5   2       0
   6   2       0
   6   2       0
   6   2       0
   6   2      12
   6   2      12
   6   2      12
   7   2      12
   7   2      12
   7   2      12
   7   2       0
   7   2       0
   7   2       0
   8   2      14
   8   2      14
   8   2      14
   8   2      16
   8   2      16
   8   2      16
   8   2       0
   8   2       0
   8   2       0
   9   2       0
   9   2       0
   9   2       0
   9   2      18
   9   2      18
   9   2      18
  10   2      18
  10   2      18
  10   2      18
  10   2       0
  10   2       0
  10   2       0
  11   2      20
  11   2      20
  11   2      20
  11   2      22
  11   2      22
  11   2      22
  11   2       0
  11   2       0
  11   2       0
  12   2       0
  12   2       0
  12   2       0
  12   2      24
  12   2      24
  12   2      24
  12   2       0
  12   2       0
  12   2       0
  12   2      24
  12   2      24
  12   2      24
  12   2       0
  12   2       0
  12   2       0
  12   2      24
  12   2      24
  12   2      24
  12   2       0
  12   2       0
  12   2       0
  12   2      24
  12   2      24
  12   2      24
  12   2       0
  12   2       0
  12   2       0
  12   2      24
  12   2      24
  12   2      24
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_RKOA_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 845.730 ; gain = 22.180
save_wave_config {C:/Users/jsequeira/Proyectos/testbench_RKOA_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/jsequeira/Proyectos/testbench_RKOA_behav.wcfg
set_property xsim.view C:/Users/jsequeira/Proyectos/testbench_RKOA_behav.wcfg [get_filesets sim_1]
restart
INFO: [Simtcl 6-17] Simulation restarted
run 920 ns
   1   1       x
   1   1       1
   1   1       0
   1   1       1
   1   2       1
   1   2       1
   1   2       1
   1   2       0
   1   2       0
   1   2       0
   2   2       2
   2   2       2
   2   2       2
   2   2       4
   2   2       4
   2   2       4
   2   2       0
   2   2       0
   2   2       0
   3   2       0
   3   2       0
   3   2       0
   3   2       6
   3   2       6
   3   2       6
   4   2       6
   4   2       6
   4   2       6
   4   2       0
   4   2       0
   4   2       0
   5   2       8
   5   2       8
   5   2       8
   5   2      10
   5   2      10
   5   2      10
   5   2       0
   5   2       0
   5   2       0
   6   2       0
   6   2       0
   6   2       0
   6   2      12
   6   2      12
   6   2      12
   7   2      12
   7   2      12
   7   2      12
   7   2       0
   7   2       0
   7   2       0
   8   2      14
   8   2      14
   8   2      14
   8   2      16
   8   2      16
   8   2      16
   8   2       0
   8   2       0
   8   2       0
   9   2       0
   9   2       0
   9   2       0
   9   2      18
   9   2      18
   9   2      18
  10   2      18
  10   2      18
  10   2      18
  10   2       0
  10   2       0
  10   2       0
  11   2      20
  11   2      20
  11   2      20
  11   2      22
  11   2      22
  11   2      22
  11   2       0
  11   2       0
  11   2       0
  12   2       0
  12   2       0
  12   2       0
  12   2      24
  12   2      24
  12   2      24
  12   2       0
  12   2       0
  12   2       0
  12   2      24
  12   2      24
  12   2      24
  12   2       0
  12   2       0
  12   2       0
  12   2      24
  12   2      24
  12   2      24
  12   2       0
  12   2       0
  12   2       0
  12   2      24
  12   2      24
  12   2      24
restart
INFO: [Simtcl 6-17] Simulation restarted
run 920 ns
   1   1       x
   1   1       1
   1   1       0
   1   1       1
   1   2       1
   1   2       1
   1   2       1
   1   2       0
   1   2       0
   1   2       0
   2   2       2
   2   2       2
   2   2       2
   2   2       4
   2   2       4
   2   2       4
   2   2       0
   2   2       0
   2   2       0
   3   2       0
   3   2       0
   3   2       0
   3   2       6
   3   2       6
   3   2       6
   4   2       6
   4   2       6
   4   2       6
   4   2       0
   4   2       0
   4   2       0
   5   2       8
   5   2       8
   5   2       8
   5   2      10
   5   2      10
   5   2      10
   5   2       0
   5   2       0
   5   2       0
   6   2       0
   6   2       0
   6   2       0
   6   2      12
   6   2      12
   6   2      12
   7   2      12
   7   2      12
   7   2      12
   7   2       0
   7   2       0
   7   2       0
   8   2      14
   8   2      14
   8   2      14
   8   2      16
   8   2      16
   8   2      16
   8   2       0
   8   2       0
   8   2       0
   9   2       0
   9   2       0
   9   2       0
   9   2      18
   9   2      18
   9   2      18
  10   2      18
  10   2      18
  10   2      18
  10   2       0
  10   2       0
  10   2       0
  11   2      20
  11   2      20
  11   2      20
  11   2      22
  11   2      22
  11   2      22
  11   2       0
  11   2       0
  11   2       0
  12   2       0
  12   2       0
  12   2       0
  12   2      24
  12   2      24
  12   2      24
  12   2       0
  12   2       0
  12   2       0
  12   2      24
  12   2      24
  12   2      24
  12   2       0
  12   2       0
  12   2       0
  12   2      24
  12   2      24
  12   2      24
  12   2       0
  12   2       0
  12   2       0
  12   2      24
  12   2      24
  12   2      24
save_wave_config {C:/Users/jsequeira/Proyectos/testbench_RKOA_behav.wcfg}
