Introduction to verilog RTL design and Synthesis 
