#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c97c2d4b80 .scope module, "SYS_CTRL_TB" "SYS_CTRL_TB" 2 4;
 .timescale -9 -12;
P_000001c97c3319c0 .param/l "Address_width" 0 2 8, +C4<00000000000000000000000000000100>;
P_000001c97c3319f8 .param/l "CLK_PERIOD" 0 2 9, +C4<00000000000000000000000000010100>;
P_000001c97c331a30 .param/l "Data_width" 0 2 7, +C4<00000000000000000000000000001000>;
P_000001c97c331a68 .param/l "TIMEOUT_CYCLES" 0 2 10, +C4<00000000000000000000000000010100>;
v000001c97c38ace0_0 .net "ALU_EN_tb", 0 0, v000001c97c32de80_0;  1 drivers
v000001c97c38bb40_0 .net "ALU_FUN_tb", 3 0, v000001c97c32df20_0;  1 drivers
v000001c97c38ac40_0 .var "ALU_OUT_tb", 7 0;
v000001c97c38a6a0_0 .net "Address_tb", 3 0, v000001c97c32e380_0;  1 drivers
v000001c97c38bf00_0 .net "CLK_EN_tb", 0 0, v000001c97c32d5c0_0;  1 drivers
v000001c97c38ab00_0 .var "CLK_tb", 0 0;
v000001c97c38a4c0_0 .var "FIFO_full_tb", 0 0;
v000001c97c38b1e0_0 .var "OUT_VALID_tb", 0 0;
v000001c97c38a740_0 .var "RST_tb", 0 0;
v000001c97c38a7e0_0 .var "RX_d_valid_tb", 0 0;
v000001c97c38a920_0 .var "RX_p_data_tb", 7 0;
v000001c97c38bdc0_0 .var "RdData_valid_tb", 0 0;
v000001c97c38ad80_0 .net "RdEN_tb", 0 0, v000001c97c32dde0_0;  1 drivers
v000001c97c38aa60_0 .var "Rd_data_tb", 7 0;
v000001c97c38b320_0 .net "TX_d_valid_tb", 0 0, v000001c97c32dfc0_0;  1 drivers
v000001c97c38ba00_0 .net "TX_p_data_tb", 7 0, v000001c97c38a880_0;  1 drivers
v000001c97c38aba0_0 .net "WrData_tb", 7 0, v000001c97c38b960_0;  1 drivers
v000001c97c38b3c0_0 .net "WrEN_tb", 0 0, v000001c97c38b820_0;  1 drivers
L_000001c97c3d07d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c97c38ae20_0 .net "clk_div_en_tb", 0 0, L_000001c97c3d07d8;  1 drivers
v000001c97c38aec0_0 .var/i "fail_count", 31 0;
v000001c97c38af60_0 .var/i "pass_count", 31 0;
v000001c97c38b6e0_0 .var/i "test_count", 31 0;
S_000001c97c2d29b0 .scope module, "DUT" "SYS_CNTRL" 2 43, 3 1 0, S_000001c97c2d4b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "ALU_OUT";
    .port_info 1 /INPUT 1 "OUT_VALID";
    .port_info 2 /INPUT 8 "RX_p_data";
    .port_info 3 /INPUT 1 "RX_d_valid";
    .port_info 4 /INPUT 8 "Rd_data";
    .port_info 5 /INPUT 1 "RdData_valid";
    .port_info 6 /INPUT 1 "FIFO_full";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RST";
    .port_info 9 /OUTPUT 1 "ALU_EN";
    .port_info 10 /OUTPUT 4 "ALU_FUN";
    .port_info 11 /OUTPUT 1 "CLK_EN";
    .port_info 12 /OUTPUT 4 "Address";
    .port_info 13 /OUTPUT 1 "WrEN";
    .port_info 14 /OUTPUT 1 "RdEN";
    .port_info 15 /OUTPUT 8 "WrData";
    .port_info 16 /OUTPUT 8 "TX_p_data";
    .port_info 17 /OUTPUT 1 "TX_d_valid";
    .port_info 18 /OUTPUT 1 "clk_div_en";
P_000001c97c2d1ef0 .param/l "ALU_OP_code" 1 3 45, C4<1000>;
P_000001c97c2d1f28 .param/l "ALU_operand_A" 1 3 43, C4<0110>;
P_000001c97c2d1f60 .param/l "ALU_operand_B" 1 3 44, C4<0111>;
P_000001c97c2d1f98 .param/l "ALU_operation" 1 3 46, C4<1001>;
P_000001c97c2d1fd0 .param/l "Address_width" 0 3 2, +C4<00000000000000000000000000000100>;
P_000001c97c2d2008 .param/l "Data_width" 0 3 2, +C4<00000000000000000000000000001000>;
P_000001c97c2d2040 .param/l "Idle" 1 3 37, C4<0000>;
P_000001c97c2d2078 .param/l "Read_operation" 1 3 41, C4<0100>;
P_000001c97c2d20b0 .param/l "Receive_Command" 1 3 38, C4<0001>;
P_000001c97c2d20e8 .param/l "Register_file_address" 1 3 39, C4<0010>;
P_000001c97c2d2120 .param/l "Register_file_data" 1 3 40, C4<0011>;
P_000001c97c2d2158 .param/l "Send_data_TX" 1 3 47, C4<1010>;
P_000001c97c2d2190 .param/l "Write_operation" 1 3 42, C4<0101>;
v000001c97c32de80_0 .var "ALU_EN", 0 0;
v000001c97c32df20_0 .var "ALU_FUN", 3 0;
v000001c97c32dac0_0 .net "ALU_OUT", 7 0, v000001c97c38ac40_0;  1 drivers
v000001c97c32d840_0 .var "ALU_fun", 3 0;
v000001c97c32e380_0 .var "Address", 3 0;
v000001c97c32dc00_0 .net "CLK", 0 0, v000001c97c38ab00_0;  1 drivers
v000001c97c32d5c0_0 .var "CLK_EN", 0 0;
v000001c97c32d660_0 .var "Current_state", 3 0;
v000001c97c32d700_0 .net "FIFO_full", 0 0, v000001c97c38a4c0_0;  1 drivers
v000001c97c32e240_0 .var "Next_state", 3 0;
v000001c97c32d8e0_0 .net "OUT_VALID", 0 0, v000001c97c38b1e0_0;  1 drivers
v000001c97c32db60_0 .var "RF_Address", 3 0;
v000001c97c32d980_0 .var "RF_Data", 7 0;
v000001c97c32dca0_0 .net "RST", 0 0, v000001c97c38a740_0;  1 drivers
v000001c97c32da20_0 .net "RX_d_valid", 0 0, v000001c97c38a7e0_0;  1 drivers
v000001c97c32e420_0 .net "RX_p_data", 7 0, v000001c97c38a920_0;  1 drivers
v000001c97c32dd40_0 .net "RdData_valid", 0 0, v000001c97c38bdc0_0;  1 drivers
v000001c97c32dde0_0 .var "RdEN", 0 0;
v000001c97c32e2e0_0 .net "Rd_data", 7 0, v000001c97c38aa60_0;  1 drivers
v000001c97c32dfc0_0 .var "TX_d_valid", 0 0;
v000001c97c38b280_0 .var "TX_data", 7 0;
v000001c97c38a880_0 .var "TX_p_data", 7 0;
v000001c97c38b960_0 .var "WrData", 7 0;
v000001c97c38b820_0 .var "WrEN", 0 0;
v000001c97c38b8c0_0 .net "clk_div_en", 0 0, L_000001c97c3d07d8;  alias, 1 drivers
v000001c97c38be60_0 .var "command", 7 0;
E_000001c97c322f00/0 .event negedge, v000001c97c32dca0_0;
E_000001c97c322f00/1 .event posedge, v000001c97c32dc00_0;
E_000001c97c322f00 .event/or E_000001c97c322f00/0, E_000001c97c322f00/1;
E_000001c97c31f9c0/0 .event anyedge, v000001c97c32db60_0, v000001c97c32d980_0, v000001c97c32d840_0, v000001c97c32d660_0;
E_000001c97c31f9c0/1 .event anyedge, v000001c97c32da20_0, v000001c97c32e420_0, v000001c97c32d700_0, v000001c97c38b280_0;
E_000001c97c31f9c0 .event/or E_000001c97c31f9c0/0, E_000001c97c31f9c0/1;
E_000001c97c31f980/0 .event anyedge, v000001c97c32d660_0, v000001c97c32da20_0, v000001c97c38be60_0, v000001c97c32dd40_0;
E_000001c97c31f980/1 .event anyedge, v000001c97c32d8e0_0;
E_000001c97c31f980 .event/or E_000001c97c31f980/0, E_000001c97c31f980/1;
S_000001c97c331cb0 .scope task, "check_signal" "check_signal" 2 126, 2 126 0, S_000001c97c2d4b80;
 .timescale -9 -12;
v000001c97c38c220_0 .var "actual", 31 0;
v000001c97c38bfa0_0 .var "expected", 31 0;
v000001c97c38baa0_0 .var "name", 200 0;
TD_SYS_CTRL_TB.check_signal ;
    %load/vec4 v000001c97c38b6e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c97c38b6e0_0, 0, 32;
    %load/vec4 v000001c97c38c220_0;
    %load/vec4 v000001c97c38bfa0_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 6;
    %vpi_call 2 130 "$display", "  \342\234\223 PASS: %s = 0x%0h", v000001c97c38baa0_0, v000001c97c38c220_0 {0 0 0};
    %load/vec4 v000001c97c38af60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c97c38af60_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 133 "$display", "  \342\234\227 FAIL: %s = 0x%0h (Expected: 0x%0h)", v000001c97c38baa0_0, v000001c97c38c220_0, v000001c97c38bfa0_0 {0 0 0};
    %load/vec4 v000001c97c38aec0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c97c38aec0_0, 0, 32;
T_0.1 ;
    %end;
S_000001c97c38c340 .scope task, "initialize_signals" "initialize_signals" 2 92, 2 92 0, S_000001c97c2d4b80;
 .timescale -9 -12;
TD_SYS_CTRL_TB.initialize_signals ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c97c38ac40_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c97c38b1e0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c97c38a920_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c97c38a7e0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c97c38aa60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c97c38bdc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c97c38a4c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c97c38a740_0, 0, 1;
    %end;
S_000001c97c38c4d0 .scope task, "print_results" "print_results" 2 283, 2 283 0, S_000001c97c2d4b80;
 .timescale -9 -12;
TD_SYS_CTRL_TB.print_results ;
    %vpi_call 2 285 "$display", "\012=== Test Results ===" {0 0 0};
    %vpi_call 2 286 "$display", "Total: %0d  Passed: %0d  Failed: %0d", v000001c97c38b6e0_0, v000001c97c38af60_0, v000001c97c38aec0_0 {0 0 0};
    %end;
S_000001c97c38c660 .scope task, "reset_sequence" "reset_sequence" 2 105, 2 105 0, S_000001c97c2d4b80;
 .timescale -9 -12;
TD_SYS_CTRL_TB.reset_sequence ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c97c38a740_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c97c38a740_0, 0, 1;
    %delay 20000, 0;
    %end;
S_000001c97c38e800 .scope task, "send_rx_data" "send_rx_data" 2 114, 2 114 0, S_000001c97c2d4b80;
 .timescale -9 -12;
v000001c97c38bbe0_0 .var "data", 7 0;
v000001c97c38c180_0 .var "desc", 200 0;
E_000001c97c31f740 .event negedge, v000001c97c32dc00_0;
E_000001c97c3200c0 .event posedge, v000001c97c32dc00_0;
TD_SYS_CTRL_TB.send_rx_data ;
    %vpi_call 2 116 "$display", "  Sending %s: 0x%0h", v000001c97c38c180_0, v000001c97c38bbe0_0 {0 0 0};
    %wait E_000001c97c31f740;
    %load/vec4 v000001c97c38bbe0_0;
    %store/vec4 v000001c97c38a920_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c97c38a7e0_0, 0, 1;
    %wait E_000001c97c3200c0;
    %wait E_000001c97c31f740;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c97c38a7e0_0, 0, 1;
    %end;
S_000001c97c38e990 .scope task, "test_add" "test_add" 2 230, 2 230 0, S_000001c97c2d4b80;
 .timescale -9 -12;
v000001c97c38b5a0_0 .var/i "ok", 31 0;
TD_SYS_CTRL_TB.test_add ;
    %vpi_call 2 233 "$display", "\012--- Test 3: ALU Add ---" {0 0 0};
    %pushi/vec4 204, 0, 8;
    %store/vec4 v000001c97c38bbe0_0, 0, 8;
    %pushi/vec4 2191043136, 0, 146;
    %concati/vec4 2262751962, 0, 32;
    %concati/vec4 6385252, 0, 23;
    %store/vec4 v000001c97c38c180_0, 0, 201;
    %fork TD_SYS_CTRL_TB.send_rx_data, S_000001c97c38e800;
    %join;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v000001c97c38bbe0_0, 0, 8;
    %pushi/vec4 2665532132, 0, 162;
    %concati/vec4 3269249088, 0, 32;
    %concati/vec4 65, 0, 7;
    %store/vec4 v000001c97c38c180_0, 0, 201;
    %fork TD_SYS_CTRL_TB.send_rx_data, S_000001c97c38e800;
    %join;
    %pushi/vec4 37, 0, 8;
    %store/vec4 v000001c97c38bbe0_0, 0, 8;
    %pushi/vec4 2665532132, 0, 162;
    %concati/vec4 3269249088, 0, 32;
    %concati/vec4 66, 0, 7;
    %store/vec4 v000001c97c38c180_0, 0, 201;
    %fork TD_SYS_CTRL_TB.send_rx_data, S_000001c97c38e800;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c97c38bbe0_0, 0, 8;
    %pushi/vec4 2359991430, 0, 170;
    %concati/vec4 1027695716, 0, 31;
    %store/vec4 v000001c97c38c180_0, 0, 201;
    %fork TD_SYS_CTRL_TB.send_rx_data, S_000001c97c38e800;
    %join;
    %fork TD_SYS_CTRL_TB.wait_for_alu_en, S_000001c97c3d0080;
    %join;
    %load/vec4 v000001c97c38a380_0;
    %store/vec4 v000001c97c38b5a0_0, 0, 32;
    %load/vec4 v000001c97c38b5a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %vpi_call 2 240 "$display", "  \342\234\227 TIMEOUT ALU_EN" {0 0 0};
    %jmp T_5.3;
T_5.2 ;
    %wait E_000001c97c3200c0;
    %pushi/vec4 53, 0, 8;
    %store/vec4 v000001c97c38ac40_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c97c38b1e0_0, 0, 1;
    %wait E_000001c97c3200c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c97c38b1e0_0, 0, 1;
    %fork TD_SYS_CTRL_TB.wait_for_tx_valid, S_000001c97c3d03a0;
    %join;
    %load/vec4 v000001c97c38a420_0;
    %store/vec4 v000001c97c38b5a0_0, 0, 32;
    %load/vec4 v000001c97c38b5a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %vpi_call 2 247 "$display", "  \342\234\227 TIMEOUT TX" {0 0 0};
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 2830155488, 0, 162;
    %concati/vec4 3200828136, 0, 32;
    %concati/vec4 97, 0, 7;
    %store/vec4 v000001c97c38baa0_0, 0, 201;
    %load/vec4 v000001c97c38ba00_0;
    %pad/u 32;
    %store/vec4 v000001c97c38c220_0, 0, 32;
    %pushi/vec4 53, 0, 32;
    %store/vec4 v000001c97c38bfa0_0, 0, 32;
    %fork TD_SYS_CTRL_TB.check_signal, S_000001c97c331cb0;
    %join;
    %pushi/vec4 2830155464, 0, 154;
    %concati/vec4 3203187416, 0, 32;
    %concati/vec4 26980, 0, 15;
    %store/vec4 v000001c97c38baa0_0, 0, 201;
    %load/vec4 v000001c97c38b320_0;
    %pad/u 32;
    %store/vec4 v000001c97c38c220_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c97c38bfa0_0, 0, 32;
    %fork TD_SYS_CTRL_TB.check_signal, S_000001c97c331cb0;
    %join;
T_5.5 ;
T_5.3 ;
    %end;
S_000001c97c38eb20 .scope task, "test_not" "test_not" 2 256, 2 256 0, S_000001c97c2d4b80;
 .timescale -9 -12;
v000001c97c38bc80_0 .var/i "ok", 31 0;
TD_SYS_CTRL_TB.test_not ;
    %vpi_call 2 259 "$display", "\012--- Test 4: ALU NOT ---" {0 0 0};
    %pushi/vec4 221, 0, 8;
    %store/vec4 v000001c97c38bbe0_0, 0, 8;
    %pushi/vec4 2191043136, 0, 122;
    %concati/vec4 2631817886, 0, 32;
    %concati/vec4 3771393218, 0, 32;
    %concati/vec4 28260, 0, 15;
    %store/vec4 v000001c97c38c180_0, 0, 201;
    %fork TD_SYS_CTRL_TB.send_rx_data, S_000001c97c38e800;
    %join;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001c97c38bbe0_0, 0, 8;
    %pushi/vec4 2359991430, 0, 170;
    %concati/vec4 1028542292, 0, 31;
    %store/vec4 v000001c97c38c180_0, 0, 201;
    %fork TD_SYS_CTRL_TB.send_rx_data, S_000001c97c38e800;
    %join;
    %fork TD_SYS_CTRL_TB.wait_for_alu_en, S_000001c97c3d0080;
    %join;
    %load/vec4 v000001c97c38a380_0;
    %store/vec4 v000001c97c38bc80_0, 0, 32;
    %load/vec4 v000001c97c38bc80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %vpi_call 2 264 "$display", "  \342\234\227 TIMEOUT ALU_EN" {0 0 0};
    %jmp T_6.7;
T_6.6 ;
    %wait E_000001c97c3200c0;
    %pushi/vec4 84, 0, 8;
    %store/vec4 v000001c97c38ac40_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c97c38b1e0_0, 0, 1;
    %wait E_000001c97c3200c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c97c38b1e0_0, 0, 1;
    %fork TD_SYS_CTRL_TB.wait_for_tx_valid, S_000001c97c3d03a0;
    %join;
    %load/vec4 v000001c97c38a420_0;
    %store/vec4 v000001c97c38bc80_0, 0, 32;
    %load/vec4 v000001c97c38bc80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %vpi_call 2 271 "$display", "  \342\234\227 TIMEOUT TX" {0 0 0};
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 2830155488, 0, 162;
    %concati/vec4 3200828136, 0, 32;
    %concati/vec4 97, 0, 7;
    %store/vec4 v000001c97c38baa0_0, 0, 201;
    %load/vec4 v000001c97c38ba00_0;
    %pad/u 32;
    %store/vec4 v000001c97c38c220_0, 0, 32;
    %pushi/vec4 84, 0, 32;
    %store/vec4 v000001c97c38bfa0_0, 0, 32;
    %fork TD_SYS_CTRL_TB.check_signal, S_000001c97c331cb0;
    %join;
    %pushi/vec4 2830155464, 0, 154;
    %concati/vec4 3203187416, 0, 32;
    %concati/vec4 26980, 0, 15;
    %store/vec4 v000001c97c38baa0_0, 0, 201;
    %load/vec4 v000001c97c38b320_0;
    %pad/u 32;
    %store/vec4 v000001c97c38c220_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c97c38bfa0_0, 0, 32;
    %fork TD_SYS_CTRL_TB.check_signal, S_000001c97c331cb0;
    %join;
T_6.9 ;
T_6.7 ;
    %end;
S_000001c97c38ecb0 .scope task, "test_read" "test_read" 2 207, 2 207 0, S_000001c97c2d4b80;
 .timescale -9 -12;
v000001c97c38a600_0 .var/i "ok", 31 0;
TD_SYS_CTRL_TB.test_read ;
    %vpi_call 2 210 "$display", "\012--- Test 2: Read ---" {0 0 0};
    %pushi/vec4 187, 0, 8;
    %store/vec4 v000001c97c38bbe0_0, 0, 8;
    %pushi/vec4 2764751560, 0, 138;
    %concati/vec4 2165161397, 0, 33;
    %concati/vec4 761359972, 0, 30;
    %store/vec4 v000001c97c38c180_0, 0, 201;
    %fork TD_SYS_CTRL_TB.send_rx_data, S_000001c97c38e800;
    %join;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001c97c38bbe0_0, 0, 8;
    %pushi/vec4 2194196708, 0, 178;
    %concati/vec4 6648691, 0, 23;
    %store/vec4 v000001c97c38c180_0, 0, 201;
    %fork TD_SYS_CTRL_TB.send_rx_data, S_000001c97c38e800;
    %join;
    %fork TD_SYS_CTRL_TB.wait_for_rden, S_000001c97c3d0210;
    %join;
    %load/vec4 v000001c97c38c0e0_0;
    %store/vec4 v000001c97c38a600_0, 0, 32;
    %load/vec4 v000001c97c38a600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %vpi_call 2 215 "$display", "  \342\234\227 TIMEOUT RdEN" {0 0 0};
    %jmp T_7.11;
T_7.10 ;
    %pushi/vec4 171, 0, 8;
    %store/vec4 v000001c97c38aa60_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c97c38bdc0_0, 0, 1;
    %wait E_000001c97c3200c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c97c38bdc0_0, 0, 1;
    %fork TD_SYS_CTRL_TB.wait_for_tx_valid, S_000001c97c3d03a0;
    %join;
    %load/vec4 v000001c97c38a420_0;
    %store/vec4 v000001c97c38a600_0, 0, 32;
    %load/vec4 v000001c97c38a600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %vpi_call 2 221 "$display", "  \342\234\227 TIMEOUT TX" {0 0 0};
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 2830155488, 0, 162;
    %concati/vec4 3200828136, 0, 32;
    %concati/vec4 97, 0, 7;
    %store/vec4 v000001c97c38baa0_0, 0, 201;
    %load/vec4 v000001c97c38ba00_0;
    %pad/u 32;
    %store/vec4 v000001c97c38c220_0, 0, 32;
    %pushi/vec4 171, 0, 32;
    %store/vec4 v000001c97c38bfa0_0, 0, 32;
    %fork TD_SYS_CTRL_TB.check_signal, S_000001c97c331cb0;
    %join;
    %pushi/vec4 2830155464, 0, 154;
    %concati/vec4 3203187416, 0, 32;
    %concati/vec4 26980, 0, 15;
    %store/vec4 v000001c97c38baa0_0, 0, 201;
    %load/vec4 v000001c97c38b320_0;
    %pad/u 32;
    %store/vec4 v000001c97c38c220_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c97c38bfa0_0, 0, 32;
    %fork TD_SYS_CTRL_TB.check_signal, S_000001c97c331cb0;
    %join;
T_7.13 ;
T_7.11 ;
    %end;
S_000001c97c38ee40 .scope task, "test_write" "test_write" 2 189, 2 189 0, S_000001c97c2d4b80;
 .timescale -9 -12;
v000001c97c38c040_0 .var/i "ok", 31 0;
TD_SYS_CTRL_TB.test_write ;
    %vpi_call 2 192 "$display", "\012--- Test 1: Write ---" {0 0 0};
    %pushi/vec4 170, 0, 8;
    %store/vec4 v000001c97c38bbe0_0, 0, 8;
    %pushi/vec4 2934231784, 0, 130;
    %concati/vec4 3393226462, 0, 32;
    %concati/vec4 3671769820, 0, 32;
    %concati/vec4 100, 0, 7;
    %store/vec4 v000001c97c38c180_0, 0, 201;
    %fork TD_SYS_CTRL_TB.send_rx_data, S_000001c97c38e800;
    %join;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001c97c38bbe0_0, 0, 8;
    %pushi/vec4 2194196708, 0, 178;
    %concati/vec4 6648691, 0, 23;
    %store/vec4 v000001c97c38c180_0, 0, 201;
    %fork TD_SYS_CTRL_TB.send_rx_data, S_000001c97c38e800;
    %join;
    %pushi/vec4 171, 0, 8;
    %store/vec4 v000001c97c38bbe0_0, 0, 8;
    %pushi/vec4 1147237473, 0, 201;
    %store/vec4 v000001c97c38c180_0, 0, 201;
    %fork TD_SYS_CTRL_TB.send_rx_data, S_000001c97c38e800;
    %join;
    %fork TD_SYS_CTRL_TB.wait_for_wren, S_000001c97c3d0530;
    %join;
    %load/vec4 v000001c97c38a560_0;
    %store/vec4 v000001c97c38c040_0, 0, 32;
    %load/vec4 v000001c97c38c040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %vpi_call 2 198 "$display", "  \342\234\227 TIMEOUT WrEN" {0 0 0};
    %jmp T_8.15;
T_8.14 ;
    %pushi/vec4 1467106638, 0, 201;
    %store/vec4 v000001c97c38baa0_0, 0, 201;
    %load/vec4 v000001c97c38b3c0_0;
    %pad/u 32;
    %store/vec4 v000001c97c38c220_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c97c38bfa0_0, 0, 32;
    %fork TD_SYS_CTRL_TB.check_signal, S_000001c97c331cb0;
    %join;
    %pushi/vec4 2194196708, 0, 178;
    %concati/vec4 6648691, 0, 23;
    %store/vec4 v000001c97c38baa0_0, 0, 201;
    %load/vec4 v000001c97c38a6a0_0;
    %pad/u 32;
    %store/vec4 v000001c97c38c220_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001c97c38bfa0_0, 0, 32;
    %fork TD_SYS_CTRL_TB.check_signal, S_000001c97c331cb0;
    %join;
    %pushi/vec4 2934212802, 0, 186;
    %concati/vec4 29793, 0, 15;
    %store/vec4 v000001c97c38baa0_0, 0, 201;
    %load/vec4 v000001c97c38aba0_0;
    %pad/u 32;
    %store/vec4 v000001c97c38c220_0, 0, 32;
    %pushi/vec4 171, 0, 32;
    %store/vec4 v000001c97c38bfa0_0, 0, 32;
    %fork TD_SYS_CTRL_TB.check_signal, S_000001c97c331cb0;
    %join;
T_8.15 ;
    %end;
S_000001c97c3d0080 .scope task, "wait_for_alu_en" "wait_for_alu_en" 2 164, 2 164 0, S_000001c97c2d4b80;
 .timescale -9 -12;
v000001c97c38a9c0_0 .var/i "i", 31 0;
v000001c97c38a380_0 .var/i "ok", 31 0;
TD_SYS_CTRL_TB.wait_for_alu_en ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c97c38a380_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c97c38a9c0_0, 0, 32;
T_9.16 ;
    %load/vec4 v000001c97c38a9c0_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_9.17, 5;
    %wait E_000001c97c3200c0;
    %load/vec4 v000001c97c38ace0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.18, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c97c38a380_0, 0, 32;
    %disable S_000001c97c3d0080;
T_9.18 ;
    %load/vec4 v000001c97c38a9c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c97c38a9c0_0, 0, 32;
    %jmp T_9.16;
T_9.17 ;
    %end;
S_000001c97c3d0210 .scope task, "wait_for_rden" "wait_for_rden" 2 153, 2 153 0, S_000001c97c2d4b80;
 .timescale -9 -12;
v000001c97c38bd20_0 .var/i "i", 31 0;
v000001c97c38c0e0_0 .var/i "ok", 31 0;
TD_SYS_CTRL_TB.wait_for_rden ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c97c38c0e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c97c38bd20_0, 0, 32;
T_10.20 ;
    %load/vec4 v000001c97c38bd20_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_10.21, 5;
    %wait E_000001c97c3200c0;
    %load/vec4 v000001c97c38ad80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.22, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c97c38c0e0_0, 0, 32;
    %disable S_000001c97c3d0210;
T_10.22 ;
    %load/vec4 v000001c97c38bd20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c97c38bd20_0, 0, 32;
    %jmp T_10.20;
T_10.21 ;
    %end;
S_000001c97c3d03a0 .scope task, "wait_for_tx_valid" "wait_for_tx_valid" 2 175, 2 175 0, S_000001c97c2d4b80;
 .timescale -9 -12;
v000001c97c38b0a0_0 .var/i "i", 31 0;
v000001c97c38a420_0 .var/i "ok", 31 0;
TD_SYS_CTRL_TB.wait_for_tx_valid ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c97c38a420_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c97c38b0a0_0, 0, 32;
T_11.24 ;
    %load/vec4 v000001c97c38b0a0_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_11.25, 5;
    %wait E_000001c97c3200c0;
    %load/vec4 v000001c97c38b320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.26, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c97c38a420_0, 0, 32;
    %disable S_000001c97c3d03a0;
T_11.26 ;
    %load/vec4 v000001c97c38b0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c97c38b0a0_0, 0, 32;
    %jmp T_11.24;
T_11.25 ;
    %end;
S_000001c97c3d0530 .scope task, "wait_for_wren" "wait_for_wren" 2 142, 2 142 0, S_000001c97c2d4b80;
 .timescale -9 -12;
v000001c97c38b640_0 .var/i "i", 31 0;
v000001c97c38a560_0 .var/i "ok", 31 0;
TD_SYS_CTRL_TB.wait_for_wren ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c97c38a560_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c97c38b640_0, 0, 32;
T_12.28 ;
    %load/vec4 v000001c97c38b640_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_12.29, 5;
    %wait E_000001c97c3200c0;
    %load/vec4 v000001c97c38b3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.30, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c97c38a560_0, 0, 32;
    %disable S_000001c97c3d0530;
T_12.30 ;
    %load/vec4 v000001c97c38b640_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c97c38b640_0, 0, 32;
    %jmp T_12.28;
T_12.29 ;
    %end;
    .scope S_000001c97c2d29b0;
T_13 ;
    %wait E_000001c97c322f00;
    %load/vec4 v000001c97c32dca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c97c32d660_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001c97c32e240_0;
    %assign/vec4 v000001c97c32d660_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001c97c2d29b0;
T_14 ;
    %wait E_000001c97c31f980;
    %load/vec4 v000001c97c32d660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c97c32e240_0, 0, 4;
    %jmp T_14.12;
T_14.0 ;
    %load/vec4 v000001c97c32da20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.13, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001c97c32e240_0, 0, 4;
    %jmp T_14.14;
T_14.13 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c97c32e240_0, 0, 4;
T_14.14 ;
    %jmp T_14.12;
T_14.1 ;
    %load/vec4 v000001c97c38be60_0;
    %dup/vec4;
    %pushi/vec4 170, 0, 8;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_14.16, 6;
    %dup/vec4;
    %pushi/vec4 204, 0, 8;
    %cmp/u;
    %jmp/1 T_14.17, 6;
    %dup/vec4;
    %pushi/vec4 221, 0, 8;
    %cmp/u;
    %jmp/1 T_14.18, 6;
    %load/vec4 v000001c97c32d660_0;
    %store/vec4 v000001c97c32e240_0, 0, 4;
    %jmp T_14.20;
T_14.15 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001c97c32e240_0, 0, 4;
    %jmp T_14.20;
T_14.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001c97c32e240_0, 0, 4;
    %jmp T_14.20;
T_14.17 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001c97c32e240_0, 0, 4;
    %jmp T_14.20;
T_14.18 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001c97c32e240_0, 0, 4;
    %jmp T_14.20;
T_14.20 ;
    %pop/vec4 1;
    %jmp T_14.12;
T_14.2 ;
    %load/vec4 v000001c97c32da20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.21, 8;
    %load/vec4 v000001c97c38be60_0;
    %cmpi/e 170, 0, 8;
    %jmp/0xz  T_14.23, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001c97c32e240_0, 0, 4;
    %jmp T_14.24;
T_14.23 ;
    %load/vec4 v000001c97c38be60_0;
    %cmpi/e 187, 0, 8;
    %jmp/0xz  T_14.25, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001c97c32e240_0, 0, 4;
    %jmp T_14.26;
T_14.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c97c32e240_0, 0, 4;
T_14.26 ;
T_14.24 ;
    %jmp T_14.22;
T_14.21 ;
    %load/vec4 v000001c97c32d660_0;
    %store/vec4 v000001c97c32e240_0, 0, 4;
T_14.22 ;
    %jmp T_14.12;
T_14.3 ;
    %load/vec4 v000001c97c32da20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.27, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001c97c32e240_0, 0, 4;
    %jmp T_14.28;
T_14.27 ;
    %load/vec4 v000001c97c32d660_0;
    %store/vec4 v000001c97c32e240_0, 0, 4;
T_14.28 ;
    %jmp T_14.12;
T_14.4 ;
    %load/vec4 v000001c97c32dd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.29, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001c97c32e240_0, 0, 4;
    %jmp T_14.30;
T_14.29 ;
    %load/vec4 v000001c97c32d660_0;
    %store/vec4 v000001c97c32e240_0, 0, 4;
T_14.30 ;
    %jmp T_14.12;
T_14.5 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001c97c32e240_0, 0, 4;
    %jmp T_14.12;
T_14.6 ;
    %load/vec4 v000001c97c32da20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.31, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001c97c32e240_0, 0, 4;
    %jmp T_14.32;
T_14.31 ;
    %load/vec4 v000001c97c32d660_0;
    %store/vec4 v000001c97c32e240_0, 0, 4;
T_14.32 ;
    %jmp T_14.12;
T_14.7 ;
    %load/vec4 v000001c97c32da20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.33, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001c97c32e240_0, 0, 4;
    %jmp T_14.34;
T_14.33 ;
    %load/vec4 v000001c97c32d660_0;
    %store/vec4 v000001c97c32e240_0, 0, 4;
T_14.34 ;
    %jmp T_14.12;
T_14.8 ;
    %load/vec4 v000001c97c32da20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.35, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001c97c32e240_0, 0, 4;
    %jmp T_14.36;
T_14.35 ;
    %load/vec4 v000001c97c32d660_0;
    %store/vec4 v000001c97c32e240_0, 0, 4;
T_14.36 ;
    %jmp T_14.12;
T_14.9 ;
    %load/vec4 v000001c97c32d8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.37, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001c97c32e240_0, 0, 4;
    %jmp T_14.38;
T_14.37 ;
    %load/vec4 v000001c97c32d660_0;
    %store/vec4 v000001c97c32e240_0, 0, 4;
T_14.38 ;
    %jmp T_14.12;
T_14.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c97c32e240_0, 0, 4;
    %jmp T_14.12;
T_14.12 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001c97c2d29b0;
T_15 ;
    %wait E_000001c97c31f9c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c97c32de80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c97c32d5c0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c97c38a880_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c97c32dfc0_0, 0, 1;
    %load/vec4 v000001c97c32db60_0;
    %store/vec4 v000001c97c32e380_0, 0, 4;
    %load/vec4 v000001c97c32d980_0;
    %store/vec4 v000001c97c38b960_0, 0, 8;
    %load/vec4 v000001c97c32d840_0;
    %store/vec4 v000001c97c32df20_0, 0, 4;
    %load/vec4 v000001c97c32d660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %jmp T_15.10;
T_15.0 ;
    %jmp T_15.10;
T_15.1 ;
    %load/vec4 v000001c97c32da20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.11, 8;
    %load/vec4 v000001c97c32e420_0;
    %store/vec4 v000001c97c38be60_0, 0, 8;
T_15.11 ;
    %jmp T_15.10;
T_15.2 ;
    %load/vec4 v000001c97c32da20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.13, 8;
    %load/vec4 v000001c97c32e420_0;
    %parti/s 4, 0, 2;
    %store/vec4 v000001c97c32db60_0, 0, 4;
T_15.13 ;
    %jmp T_15.10;
T_15.3 ;
    %load/vec4 v000001c97c32da20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.15, 8;
    %load/vec4 v000001c97c32e420_0;
    %store/vec4 v000001c97c32d980_0, 0, 8;
T_15.15 ;
    %jmp T_15.10;
T_15.4 ;
    %load/vec4 v000001c97c32da20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.17, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c97c32e380_0, 0, 4;
    %load/vec4 v000001c97c32e420_0;
    %store/vec4 v000001c97c38b960_0, 0, 8;
T_15.17 ;
    %jmp T_15.10;
T_15.5 ;
    %load/vec4 v000001c97c32da20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.19, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001c97c32e380_0, 0, 4;
    %load/vec4 v000001c97c32e420_0;
    %store/vec4 v000001c97c38b960_0, 0, 8;
T_15.19 ;
    %jmp T_15.10;
T_15.6 ;
    %load/vec4 v000001c97c32da20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.21, 8;
    %load/vec4 v000001c97c32e420_0;
    %parti/s 4, 0, 2;
    %store/vec4 v000001c97c32d840_0, 0, 4;
T_15.21 ;
    %jmp T_15.10;
T_15.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c97c32d5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c97c32de80_0, 0, 1;
    %load/vec4 v000001c97c32d840_0;
    %store/vec4 v000001c97c32df20_0, 0, 4;
    %jmp T_15.10;
T_15.8 ;
    %load/vec4 v000001c97c32d700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.23, 8;
    %load/vec4 v000001c97c38b280_0;
    %store/vec4 v000001c97c38a880_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c97c32dfc0_0, 0, 1;
T_15.23 ;
    %jmp T_15.10;
T_15.10 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001c97c2d29b0;
T_16 ;
    %wait E_000001c97c322f00;
    %load/vec4 v000001c97c32dca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c97c32db60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001c97c32d980_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c97c32d840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001c97c38b280_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001c97c38be60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c97c32dde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c97c38b820_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c97c32dde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c97c38b820_0, 0;
    %load/vec4 v000001c97c32d660_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %jmp T_16.10;
T_16.2 ;
    %jmp T_16.10;
T_16.3 ;
    %load/vec4 v000001c97c32da20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.11, 8;
    %load/vec4 v000001c97c32e420_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v000001c97c32db60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001c97c32d980_0, 0;
T_16.11 ;
    %jmp T_16.10;
T_16.4 ;
    %load/vec4 v000001c97c32da20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.13, 8;
    %load/vec4 v000001c97c32e420_0;
    %assign/vec4 v000001c97c32d980_0, 0;
T_16.13 ;
    %jmp T_16.10;
T_16.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c97c32dde0_0, 0;
    %load/vec4 v000001c97c32e2e0_0;
    %assign/vec4 v000001c97c38b280_0, 0;
    %jmp T_16.10;
T_16.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c97c38b820_0, 0;
    %jmp T_16.10;
T_16.7 ;
    %load/vec4 v000001c97c32da20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.15, 8;
    %load/vec4 v000001c97c32e420_0;
    %pad/u 4;
    %assign/vec4 v000001c97c32d840_0, 0;
T_16.15 ;
    %jmp T_16.10;
T_16.8 ;
    %load/vec4 v000001c97c32d8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.17, 8;
    %load/vec4 v000001c97c32dac0_0;
    %assign/vec4 v000001c97c38b280_0, 0;
T_16.17 ;
    %jmp T_16.10;
T_16.10 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001c97c2d4b80;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c97c38b6e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c97c38af60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c97c38aec0_0, 0, 32;
    %end;
    .thread T_17;
    .scope S_000001c97c2d4b80;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c97c38ab00_0, 0, 1;
T_18.0 ;
    %delay 10000, 0;
    %load/vec4 v000001c97c38ab00_0;
    %inv;
    %store/vec4 v000001c97c38ab00_0, 0, 1;
    %jmp T_18.0;
    %end;
    .thread T_18;
    .scope S_000001c97c2d4b80;
T_19 ;
    %vpi_call 2 73 "$dumpfile", "ABC.vcd" {0 0 0};
    %vpi_call 2 74 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c97c2d29b0 {0 0 0};
    %vpi_call 2 75 "$display", "=== SYS_CTRL Testbench ===" {0 0 0};
    %fork TD_SYS_CTRL_TB.initialize_signals, S_000001c97c38c340;
    %join;
    %fork TD_SYS_CTRL_TB.reset_sequence, S_000001c97c38c660;
    %join;
    %fork TD_SYS_CTRL_TB.test_write, S_000001c97c38ee40;
    %join;
    %fork TD_SYS_CTRL_TB.test_read, S_000001c97c38ecb0;
    %join;
    %fork TD_SYS_CTRL_TB.test_add, S_000001c97c38e990;
    %join;
    %fork TD_SYS_CTRL_TB.test_not, S_000001c97c38eb20;
    %join;
    %fork TD_SYS_CTRL_TB.print_results, S_000001c97c38c4d0;
    %join;
    %vpi_call 2 86 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "SYS_CNTRL_tb.v";
    "./SYS_CNTRL.v";
