\def\micro{\mu}
\documentclass[10pt,a4paper,oneside]{article}
\usepackage[left=2cm,right=2cm,top=2cm,bottom=2cm]{geometry}

\input{global_color_scheme.tex}
\usepackage[utf8]{inputenc}
\usepackage[english]{babel}
\usepackage{forloop}
\usepackage{amsmath}
\usepackage{amsfonts}
\usepackage{amssymb}
\usepackage{gensymb}
\usepackage{mdframed}
\usepackage{graphicx}
\usepackage{tikz}
\usetikzlibrary{arrows,automata,shapes}
\usepackage[siunitx]{circuitikz}

\usepackage[colorlinks=true,linkcolor=blue,urlcolor=black,bookmarksopen=true]{hyperref}
\usepackage{bookmark}
\usepackage{hyperref}
\usepackage{sepfootnotes}

\usepackage[digital,srcmeas]{circdia}

\usepackage{float}
\floatstyle{boxed} 
\restylefloat{figure}

\title{Libre Silicon process specification}
\date{\today} 
\author{David Lanzendörfer}
\makeindex

\newcounter{ct}
\def\CrossSectionOnly{0.3}
\def\CrossAndTopSection{0.2}
\def\CrossAndTopSectionBig{0.3}
\def\VLSILayout{0.4}

\DeclareMathOperator\erfc{erfc}

\setlength{\parindent}{0pt} % get rid of annoying indents

\begin{document}
\maketitle

\begin{abstract}
	Copyright © 2017 LANCEVILLE TECHNOLOGY GROUP CO., LIMITED. All rights reserved. \\

	This process is licensed under the Libre Silicon public license; you can redistribute it and/or modify it under the terms of the Libre Silicon public license
	as published by the Libre Silicon alliance, either version 1 of the License, or (at your option) any later version.

	This design is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
	See the Libre Silicon Public License for more details. \\

	This is the specification of the free silicon manufacturing standard for manufacturing the LibreSilicon standard logic cells\footnote{\url{https://github.com/chipforge/StdCellLib}} and related free technology nodes from the LibreSilicon project.
\end{abstract}

\newpage
\tableofcontents
\newpage
\input{cmos_nutshell.tex}
\newpage
\section{Physics}
In this chapter we deal with all the physics related to solid state device manufacturing.
In case there is anything unclear, please look up this chapter and its sub-chapters.
\input{physics_resistance_doping.tex}
\newpage
\input{physics_infusion.tex}
\newpage
\input{physics_predeposition.tex}
\newpage
\input{physics_implant.tex}
\input{physics_diffusion.tex}
\input{physics_well_diffusion.tex}
\newpage
\input{physics_capacity.tex}
\input{physics_threshold.tex}
\input{physics_threshold_adjust.tex}
\newpage
\section{Chemistry}
\input{chemistry_etching.tex}
\input{chemistry_growing.tex}
\newpage
\section{Process design}
\input{process_design_overview.tex}
\newpage
\input{process_design_requirements.tex}
\input{process_design_substrate.tex}
\input{process_design_isolation.tex}
\input{process_design_interconnect.tex}
\newpage
\input{process_design_gate_pre.tex}
\newpage
\input{process_design_nmos.tex}
\newpage
\input{process_design_pmos.tex}
\newpage
\input{process_design_gate_post.tex}
\newpage

\section{Process steps}
\input{process_overview.tex}\label{process_overview}
\newpage
\input{process_shallow_trench_isolation.tex}
\newpage
\input{process_nwell.tex}
\newpage
\input{process_pwell.tex}
\newpage
\input{process_nimplant.tex}
\newpage
\input{process_pimplant.tex}
\newpage
\input{process_gate.tex}
\newpage
\input{process_via1.tex}
\newpage
\input{process_metal1.tex}
\newpage
\input{process_via2.tex}
\newpage
\input{process_metal2.tex}

\newpage
\section{Testing}
\input{testing_overview.tex}

\newpage
\section{Design rules}
\input{design_rules_overview.tex}

\end{document}
