// Seed: 2410569814
`define pp_5 0
`timescale 1 ps / 1 ps
module module_0;
  logic id_1, id_2;
  type_5 id_3 (
      .id_0(id_1),
      .id_1(id_0 & 1),
      .id_2()
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  output id_4;
  input id_3;
  input id_2;
  inout id_1;
  assign id_4 = 1 ? id_3 : 1;
  logic id_5 = 1;
  assign id_5 = 1;
endmodule
