strict digraph "compose( ,  )" {
	node [label="\N"];
	"20:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f496ac7dc50>",
		clk_sens=True,
		fillcolor=gold,
		label="20:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'r_next']"];
	"21:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f496ac7d4d0>",
		fillcolor=turquoise,
		label="21:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"20:AL" -> "21:BL"	[cond="[]",
		lineno=None];
	"22:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f496b081610>",
		fillcolor=springgreen,
		label="22:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"21:BL" -> "22:IF"	[cond="[]",
		lineno=None];
	"18:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f496ac63610>",
		def_var="['feedback_value']",
		fillcolor=deepskyblue,
		label="18:AS
feedback_value = r_reg[4];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg']"];
	"19:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f496ac71550>",
		def_var="['r_next']",
		fillcolor=deepskyblue,
		label="19:AS
r_next = { r_reg[3:0], feedback_value };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg', 'feedback_value']"];
	"18:AS" -> "19:AS";
	"27:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f496ac66450>",
		fillcolor=turquoise,
		label="27:BL
r_reg <= r_next;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f496ac66290>]",
		style=filled,
		typ=Block];
	"22:IF" -> "27:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=22];
	"23:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f496ac71450>",
		fillcolor=turquoise,
		label="23:BL
r_reg <= 5'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f496ac66ad0>]",
		style=filled,
		typ=Block];
	"22:IF" -> "23:BL"	[cond="['reset']",
		label=reset,
		lineno=22];
	"19:AS" -> "20:AL";
	"Leaf_20:AL"	[def_var="['r_reg']",
		label="Leaf_20:AL"];
	"27:BL" -> "Leaf_20:AL"	[cond="[]",
		lineno=None];
	"Leaf_20:AL" -> "18:AS";
	"Leaf_20:AL" -> "19:AS";
	"17:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f496a9d6750>",
		def_var="['q']",
		fillcolor=deepskyblue,
		label="17:AS
q = r_reg;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg']"];
	"Leaf_20:AL" -> "17:AS";
	"23:BL" -> "Leaf_20:AL"	[cond="[]",
		lineno=None];
}
