
// Generated by Cadence Genus(TM) Synthesis Solution 18.14-s037_1
// Generated on: Apr 23 2022 15:49:16 EDT (Apr 23 2022 19:49:16 UTC)

// Verification Directory fv/delay 

module delay(grst, aclk, in, out, delay);
  input grst, aclk, in;
  input [6:0] delay;
  output out;
  wire grst, aclk, in;
  wire [6:0] delay;
  wire out;
  wire [6:0] counter;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_11, n_12, n_13, n_14, n_15, n_16, n_17;
  wire n_18, n_21, n_22, n_23, n_24, n_25, n_26, n_27;
  wire n_28, n_29, n_30, n_31, n_32, n_34, n_47, n_49;
  wire n_50, n_51;
  NOR2xp33_ASAP7_75t_R g714__8780(.A (n_30), .B (n_34), .Y (out));
  MAJIxp5_ASAP7_75t_R g715__4296(.A (n_32), .B (n_1), .C (counter[6]),
       .Y (n_34));
  ASYNC_DFFHx1_ASAP7_75t_R \counter_reg[6] (.RESET (grst), .SET (1'b0),
       .CLK (aclk), .D (n_31), .QN (counter[6]));
  ASYNC_DFFHx1_ASAP7_75t_R \counter_reg[5] (.RESET (grst), .SET (1'b0),
       .CLK (aclk), .D (n_29), .QN (counter[5]));
  MAJIxp5_ASAP7_75t_R g716__3772(.A (n_26), .B (n_2), .C (delay[5]), .Y
       (n_32));
  AOI22xp5_ASAP7_75t_R g719__1474(.A1 (n_28), .A2 (in), .B1
       (counter[6]), .B2 (n_30), .Y (n_31));
  AOI22xp5_ASAP7_75t_R g722__4547(.A1 (n_25), .A2 (in), .B1
       (counter[5]), .B2 (n_30), .Y (n_29));
  ASYNC_DFFHx1_ASAP7_75t_R \counter_reg[4] (.RESET (grst), .SET (1'b0),
       .CLK (aclk), .D (n_27), .QN (counter[4]));
  XNOR2xp5_ASAP7_75t_R g726__9682(.A (counter[6]), .B (n_24), .Y
       (n_28));
  AOI22xp5_ASAP7_75t_R g723__2683(.A1 (n_21), .A2 (in), .B1
       (counter[4]), .B2 (n_30), .Y (n_27));
  MAJIxp5_ASAP7_75t_R g720__1309(.A (n_47), .B (counter[4]), .C (n_3),
       .Y (n_26));
  ASYNC_DFFHx1_ASAP7_75t_R \counter_reg[3] (.RESET (grst), .SET (1'b0),
       .CLK (aclk), .D (n_23), .QN (counter[3]));
  OA21x2_ASAP7_75t_R g729__6877(.A1 (counter[5]), .A2 (n_22), .B
       (n_24), .Y (n_25));
  AOI22xp5_ASAP7_75t_R g728__2900(.A1 (n_17), .A2 (in), .B1
       (counter[3]), .B2 (n_30), .Y (n_23));
  ASYNC_DFFHx1_ASAP7_75t_R \counter_reg[2] (.RESET (grst), .SET (1'b0),
       .CLK (aclk), .D (n_18), .QN (counter[2]));
  NAND2xp5_ASAP7_75t_R g730__2391(.A (counter[5]), .B (n_22), .Y
       (n_24));
  AOI21xp33_ASAP7_75t_R g733__7675(.A1 (n_16), .A2 (n_15), .B (n_22),
       .Y (n_21));
  AOI22xp5_ASAP7_75t_R g732__8757(.A1 (n_12), .A2 (in), .B1
       (counter[2]), .B2 (n_30), .Y (n_18));
  ASYNC_DFFHx1_ASAP7_75t_R \counter_reg[1] (.RESET (grst), .SET (1'b0),
       .CLK (aclk), .D (n_14), .QN (counter[1]));
  OA21x2_ASAP7_75t_R g737__1786(.A1 (counter[3]), .A2 (n_13), .B
       (n_16), .Y (n_17));
  NOR2xp33_ASAP7_75t_R g735__5953(.A (n_15), .B (n_16), .Y (n_22));
  AOI22xp5_ASAP7_75t_R g736__5703(.A1 (n_7), .A2 (in), .B1
       (counter[1]), .B2 (n_30), .Y (n_14));
  NAND2xp5_ASAP7_75t_R g738__7114(.A (counter[3]), .B (n_13), .Y
       (n_16));
  AOI21xp33_ASAP7_75t_R g741__5266(.A1 (n_6), .A2 (n_11), .B (n_13), .Y
       (n_12));
  ASYNC_DFFHx1_ASAP7_75t_R \counter_reg[0] (.RESET (grst), .SET (1'b0),
       .CLK (aclk), .D (n_5), .QN (counter[0]));
  OA21x2_ASAP7_75t_R g743__2703(.A1 (counter[0]), .A2 (counter[1]), .B
       (n_6), .Y (n_7));
  NOR2xp33_ASAP7_75t_R g742__5795(.A (n_11), .B (n_6), .Y (n_13));
  XNOR2xp5_ASAP7_75t_R g744__7344(.A (counter[0]), .B (in), .Y (n_5));
  NAND2xp5_ASAP7_75t_R g746__5019(.A (counter[1]), .B (counter[0]), .Y
       (n_6));
  INVx1_ASAP7_75t_R g747(.A (delay[4]), .Y (n_3));
  INVxp67_ASAP7_75t_R g748(.A (counter[5]), .Y (n_2));
  INVxp67_ASAP7_75t_R g751(.A (counter[4]), .Y (n_15));
  INVx1_ASAP7_75t_R g750(.A (counter[2]), .Y (n_11));
  INVx1_ASAP7_75t_R g754(.A (delay[6]), .Y (n_1));
  INVx1_ASAP7_75t_R g753(.A (counter[0]), .Y (n_0));
  INVxp67_ASAP7_75t_R g749(.A (counter[3]), .Y (n_4));
  INVxp67_ASAP7_75t_R g752(.A (counter[1]), .Y (n_8));
  INVx1_ASAP7_75t_R g755(.A (in), .Y (n_30));
  MAJIxp5_ASAP7_75t_R g2(.A (n_49), .B (n_4), .C (delay[3]), .Y (n_47));
  MAJx2_ASAP7_75t_R g763(.A (n_51), .B (delay[2]), .C (n_11), .Y
       (n_49));
  MAJx2_ASAP7_75t_R g765(.A (n_50), .B (delay[1]), .C (n_8), .Y (n_51));
  AND2x2_ASAP7_75t_R g3(.A (delay[0]), .B (n_0), .Y (n_50));
endmodule

