

================================================================
== Vivado HLS Report for 'hls_demo'
================================================================
* Date:           Tue Sep 11 10:01:54 2018

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        hls_ruckus_project
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.16|      3.17|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   24|   24|    6|    6| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     122|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      2|     943|     943|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       3|
|Register         |        -|      -|     157|      83|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      2|    1100|    1151|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |hls_demo_mul_31s_cud_U2  |hls_demo_mul_31s_cud  |        0|      2|    0|    0|
    |hls_demo_sdiv_20nbkb_U1  |hls_demo_sdiv_20nbkb  |        0|      0|  943|  943|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      2|  943|  943|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |addconv1_fu_193_p2  |     +    |      0|  0|  18|          18|          18|
    |algo_out_z_V        |     +    |      0|  0|   9|           9|           9|
    |r_V_fu_155_p2       |     +    |      0|  0|  21|          21|          21|
    |tmp1_fu_183_p2      |     +    |      0|  0|  17|          17|          17|
    |tmp_2_fu_169_p2     |     +    |      0|  0|  25|          25|          25|
    |tmp_s_fu_215_p2     |     -    |      0|  0|  32|          32|          32|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 122|         122|         122|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |   1|          7|    1|          7|
    |ap_enable_reg_pp0_iter0  |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   1|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |   3|         11|    3|         11|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |addconv1_reg_265              |  18|   0|   18|          0|
    |algo_config_cfg1_V_r_reg_255  |  16|   0|   16|          0|
    |algo_config_cfg2_V_r_reg_250  |   8|   0|    8|          0|
    |algo_in_b_V_read_reg_234      |  20|   0|   20|          0|
    |ap_CS_fsm                     |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0_preg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4       |   1|   0|    1|          0|
    |tmp_2_reg_260                 |  25|   0|   25|          0|
    |tmp_3_reg_285                 |   9|   0|    9|          0|
    |tmp_4_reg_240                 |  18|   0|   18|          0|
    |tmp_s_reg_280                 |  32|   0|   32|          0|
    |addconv1_reg_265              |   0|  18|   18|          0|
    |algo_config_cfg2_V_r_reg_250  |   0|   8|    8|          0|
    |tmp_2_reg_260                 |   0|  25|   25|          0|
    |tmp_s_reg_280                 |   0|  32|   32|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 157|  83|  240|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------+-----+-----+------------+--------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |      hls_demo      | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |      hls_demo      | return value |
|ap_start            |  in |    1| ap_ctrl_hs |      hls_demo      | return value |
|ap_done             | out |    1| ap_ctrl_hs |      hls_demo      | return value |
|ap_idle             | out |    1| ap_ctrl_hs |      hls_demo      | return value |
|ap_ready            | out |    1| ap_ctrl_hs |      hls_demo      | return value |
|algo_config_cfg0_V  |  in |   32|   ap_none  | algo_config_cfg0_V |    scalar    |
|algo_config_cfg1_V  |  in |   16|   ap_none  | algo_config_cfg1_V |    scalar    |
|algo_config_cfg2_V  |  in |    8|   ap_none  | algo_config_cfg2_V |    scalar    |
|algo_in_a_V         |  in |    5|   ap_none  |     algo_in_a_V    |    scalar    |
|algo_in_b_V         |  in |   20|   ap_none  |     algo_in_b_V    |    scalar    |
|algo_in_c_V         |  in |   31|   ap_none  |     algo_in_c_V    |    scalar    |
|algo_in_d_V         |  in |   19|   ap_none  |     algo_in_d_V    |    scalar    |
|algo_out_w_V        | out |   25|   ap_none  |    algo_out_w_V    |    pointer   |
|algo_out_x_V        | out |   18|   ap_none  |    algo_out_x_V    |    pointer   |
|algo_out_y_V        | out |   32|   ap_none  |    algo_out_y_V    |    pointer   |
|algo_out_z_V        | out |    9|   ap_none  |    algo_out_z_V    |    pointer   |
+--------------------+-----+-----+------------+--------------------+--------------+

