%###############################################################################
%# WbXbc - Manual - Bus Arbiter                                                #
%###############################################################################
%#    Copyright 2018 Dirk Heisswolf                                            #
%#    This file is part of the WbXbc project.                                  #
%#                                                                             #
%#    WbXbc is free software: you can redistribute it and/or modify            #
%#    it under the terms of the GNU General Public License as published by     #
%#    the Free Software Foundation, either version 3 of the License, or        #
%#    (at your option) any later version.                                      #
%#                                                                             #
%#    WbXbc is distributed in the hope that it will be useful,                 #
%#    but WITHOUT ANY WARRANTY; without even the implied warranty of           #
%#    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the            #
%#    GNU General Public License for more details.                             #
%#                                                                             #
%#    You should have received a copy of the GNU General Public License        #
%#    along with WbXbc.  If not, see <http://www.gnu.org/licenses/>.           #
%###############################################################################
%# Version History:                                                            #
%#   September 25, 2018                                                        #
%#      - Initial release                                                      #
%###############################################################################

\subsection[WbXbc Arbiter]{WbXbc Arbiter (\texttt{WbXbc\_arbiter})}
\label{arb}

This module implements a bus arbiter for the pipelined Wishbone        
protocol. Accesses from multiple initiator busses are arbitrated and   
propagated to the target bus (see \figref{arb:diag}). Each initiator bus can request bus       
accesses at two priority levels. The priority levels are selected via a
set of address tags. Access requests of equal priority are arbitrated  
with a fixed priority (initiator 0 has the higheest priority).         
%              +-------------------+           
%          --->|                   |           
%              |                   |           
% Multiple --->|      WbXbc        |     One 
% Initiator    |      Arbiter      +---> Target
% Busses    ...|                   |     Bus 
%              |                   |           
%          --->|                   |           
%              +-------------------+           
\begin{figure}[!h]
  \begin{center}
    \begin{tikzpicture}
      %Block
      \draw [thick, fill=white] (4,0) rectangle (8,4);
      \node at (6,2)
            {\begin{minipage}[c]{8em}
                \begin{center}
                  \hyphenchar\font=-1
                  \large{\textbf{\nameref*{arb}}}
                \end{center}
             \end{minipage}};
      %Inputs     
      \node [left] at (3.5,2)
            {\begin{minipage}[c]{6em}
                \begin{flushright}
                  \hyphenchar\font=-1
                  \small{Multiple Initiator Busses}
                \end{flushright}
             \end{minipage}};
      \draw [ultra thick, ->] (3.5,2.75) -- (4,2.75);
      \draw [ultra thick, ->] (3.5,2.25) -- (4,2.25);
      \node [rotate=90] at (3.75,1.75) {\small{\texttt{...}}};
      \draw [ultra thick, ->] (3.5,1.25) -- (4,1.25);
     %Outputs     
      \node [right] at (8.5,2)
            {\begin{minipage}[c]{4em}
                \begin{flushleft}
                  \hyphenchar\font=-1
                  \small{Single Target Bus}
                \end{flushleft}
             \end{minipage}};
      \draw [ultra thick, ->] (8,2) -- (8.5,2);
    \end{tikzpicture}
    \caption{Block Diagram of the \nameref*{arb}}
    \label{arb:diag}
  \end{center}
\end{figure}
  
\subsubsection{Integration Parameters}
\label{arb:param}

The \nameref*{arb} supports the integration parameters listed in \tabref{arb:param:tab}. 
See \secref{param} for a detailed description of all integration parameters.

\begin{center}
  \rowcolors{1}{gray!12}{white}                                         %set alternating row color
  \begin{longtable}{|l|r|l|}
    \rowcolor{white}
    \caption{Integration Parameters of the \nameref*{arb}}
    \label{arb:param:tab} \\
    %Header
    \hline                                     
    \rowcolor{gray!25}
    \multicolumn{1}{|c|}{\textbf{\rule{0pt}{2.5ex} Parameter}}  &  
    \multicolumn{1}{c|}{\textbf{\rule{0pt}{2.5ex}  Default}}    & 
    \multicolumn{1}{c|}{\textbf{\rule{0pt}{2.5ex}  Decription}} \\
    \hline                                    
    \endhead                               
    %Footers
    \hline
    \rowcolor{white}
    \multicolumn{3}{r}{\tiny{...continued}} \\
    \endfoot
    \hline
    \endlastfoot
    %Content
    \texttt{ITR\_CNT   } & \texttt{4}  & Number of initiator busses           \\
    \texttt{ADR\_WIDTH} & \texttt{16}  & Width of the address bus             \\
    \texttt{DAT\_WIDTH} & \texttt{16}  & Width of each data bus               \\
    \texttt{SEL\_WIDTH } & \texttt{2}  & Number of data select lines          \\
    \texttt{TGA\_WIDTH } & \texttt{1}  & Number of address tags               \\
    \texttt{TGC\_WIDTH } & \texttt{1}  & Number of cycle tags                 \\
    \texttt{TGRD\_WIDTH} & \texttt{1}  & Number of read data tags             \\
    \texttt{TGWD\_WIDTH} & \texttt{1}  & Number of write data tags            \\
  \end{longtable}
\end{center}

\subsubsection{Interface Signals}
\label{arb:sig}

\tabref{arb:sig:tab} lists the interface signals of the \nameref*{arb}. 
See \secref{sig} for a detailed description of all interface signals.

\begingroup
\setlength{\LTleft}{-20cm plus -1fill}
\setlength{\LTright}{\LTleft}
\begin{center}
  \rowcolors{1}{gray!12}{white}                                         %set alternating row color
  \begin{longtable}{|l|r|l|l|}
    \rowcolor{white}
    \caption{Interface Signals of the \nameref*{arb}}
    \label{arb:sig:tab} \\
    %Header
    \hline                                     
    \rowcolor{gray!25}
    \multicolumn{1}{|c|}{\textbf{\rule{0pt}{2.5ex} Signal}}     &  
    \multicolumn{1}{c|}{\textbf{\rule{0pt}{2.5ex}  Range}}      & 
    \multicolumn{1}{c|}{\textbf{\rule{0pt}{2.5ex}  Direction}}  & 
    \multicolumn{1}{c|}{\textbf{\rule{0pt}{2.5ex}  Decription}} \\
    \hline
    \endhead                               
    %Footers
    \hline
    \rowcolor{white}
    \multicolumn{4}{r}{\tiny{...continued}} \\
    \endfoot
    \hline
    \endlastfoot
    %Section 'Clock and Reset'
    %\hline
    \rowcolor{gray!20}
    \multicolumn{4}{|c|}{\scriptsize{\rule{0pt}{2.5ex} Clock and Reset}} \global\rownum=1\relax \\  
    \hline                                    
    \texttt{clk\_i}        &                                & input & module clock              \\
    \texttt{async\_rst\_i} &                                & input & asynchronous reset        \\
    \texttt{sync\_rst\_i}  &                                & input & synchronous reset         \\
    %Section 'Initiator Interface'
    \hline                                 
    \rowcolor{gray!20}
    \multicolumn{4}{|c|}{\scriptsize{\rule{0pt}{2.5ex} Initiator Interface}} \global\rownum=1\relax \\    
    \hline                                 
    \texttt{itr\_cyc\_i}   & \texttt{ITR\_CNT-1:0}                 & input  & concatinated bus cycle indicators    \\
    \texttt{itr\_stb\_i}   & \texttt{ITR\_CNT-1:0}                 & input  & concatinated access requests	   \\
    \texttt{itr\_we\_i}    & \texttt{ITR\_CNT-1:0}                 & input  & concatinated write enables	   \\
    \texttt{itr\_lock\_i}  & \texttt{ITR\_CNT-1:0}                 & input  & concatinated bus cycle locks	   \\
    \texttt{itr\_sel\_i}   & \texttt{(ITR\_CNT*SEL\_WIDTH)-1:0}    & input  & concatinated write data selects	   \\
    \texttt{itr\_adr\_i}   & \texttt{(ITR\_CNT*ADR\_WIDTH)-1:0}   & input  & concatinated address busses	   \\
    \texttt{itr\_dat\_i}   & \texttt{(ITR\_CNT*DAT\_WIDTH)-1:0}   & input  & concatinated write data busses	   \\
    \texttt{itr\_tga\_i}   & \texttt{(ITR\_CNT*TGA\_WIDTH)-1:0}    & input  & concatinated address tags	           \\
    \texttt{itr\_tga\_prio\_i} & \texttt{ITR\_CNT-1:0}             & input  & concatinated access priorities	   \\
    \texttt{itr\_tgc\_i}   & \texttt{(ITR\_CNT*TGC\_WIDTH)-1:0}    & input  & concatinated bus cycle tags	   \\
    \texttt{itr\_tgd\_i}   & \texttt{(ITR\_CNT*TGWD\_WIDTH)-1:0}   & input  & concatinated write data tags	   \\
    \texttt{itr\_ack\_o}   & \texttt{ITR\_CNT-1:0}                 & output & concatinated bus cycle acknowledges  \\
    \texttt{itr\_err\_o}   & \texttt{ITR\_CNT-1:0}                 & output & concatinated error indicators	   \\
    \texttt{itr\_rty\_o}   & \texttt{ITR\_CNT-1:0}                 & output & concatinated retry requests	   \\
    \texttt{itr\_stall\_o} & \texttt{ITR\_CNT-1:0}                 & output & concatinated access delays	   \\
    \texttt{itr\_dat\_o}   & \texttt{(ITR\_CNT*DAT\_WIDTH)-1:0}   & output & concatinated read data buses	   \\
    \texttt{itr\_tgd\_o}   & \texttt{(ITR\_CNT*TGRD\_WIDTH)-1:0}   & output & concatinated read data tags          \\ 
    %Section 'Target Interface'
    \hline                                                                                      
    \rowcolor{gray!20}
    \multicolumn{4}{|c|}{\scriptsize{\rule{0pt}{2.5ex} Target Interface}} \global\rownum=1\relax \\  
    \hline                                                                                      
    \texttt{tgt\_cyc\_o}         &                          & output & bus cycle indicator       \\
    \texttt{tgt\_stb\_o}         &                          & output & access request            \\
    \texttt{tgt\_we\_o}          &                          & output & write enable              \\
    \texttt{tgt\_lock\_o}        &                          & output & uninterruptable bus cycle \\
    \texttt{tgt\_sel\_o}         & \texttt{SEL\_WIDTH-1:0}  & output & write data selects        \\
    \texttt{tgt\_adr\_o}         & \texttt{ADR\_WIDTH-1:0}  & output & write data selects        \\
    \texttt{tgt\_dat\_o}         & \texttt{DAT\_WIDTH-1:0}  & output & write data bus            \\
    \texttt{tgt\_tga\_o}         & \texttt{TGA\_WIDTH-1:0}  & output & address tags              \\
    \texttt{tgt\_tgc\_o}         & \texttt{TGC\_WIDTH-1:0}  & output & bus cycle tags            \\
    \texttt{tgt\_tgd\_o}         & \texttt{TGWD\_WIDTH-1:0} & output & write data tags           \\
    \texttt{tgt\_ack\_i}         &                          & input  & bus cycle acknowledge     \\
    \texttt{tgt\_err\_i}         &                          & input  & error indicator           \\
    \texttt{tgt\_rty\_i}         &                          & input  & retry request             \\
    \texttt{tgt\_stall\_i}       &                          & input  & access delay              \\
    \texttt{tgt\_dat\_i}         & \texttt{DAT\_WIDTH-1:0}  & input  & read data bus             \\
    \texttt{tgt\_tgd\_i}         & \texttt{TGRD\_WIDTH-1:0} & input  & read data tags            \\   
  \end{longtable}
\end{center}  
\endgroup

\subsubsection{Verification Status}
\label{arb:verif}

\tabref[Table]{arb:verif:tab} provides an overview of the verification status of the \nameref*{arb}.
Lint checks have been done with the Icarus Verilog simulator~\cite{iverilog} and the Yosys synthesis tool~\cite{yosys}.

\begin{center}
  \rowcolors{1}{gray!12}{white}                                         %set alternating row color
  \begin{longtable}{|lr|c|c|c|c|}
    \rowcolor{white}
    \caption[Interface Signals]{Verification Status of the \nameref*{arb}}
    \label{arb:verif:tab} \\
    %Header
    \hline                              
    \rowcolor{gray!25}
    \multicolumn{2}{|c|}{\textbf{\rule{0pt}{2.5ex} Configuration}} &  
    \multicolumn{1}{c|}{\textbf{\rule{0pt}{2.5ex}  Linting}}       &  
    \multicolumn{1}{c|}{\textbf{\rule{0pt}{2.5ex}  Simulation}}    &  
    \multicolumn{1}{c|}{\textbf{\rule{0pt}{2.5ex}  Formal}}        &  
    \multicolumn{1}{c|}{\textbf{\rule{0pt}{2.5ex}  FPGA}}          \\
    \hline                              
    \endhead                               
    %Footers
    \hline
    \rowcolor{white}
    \multicolumn{6}{r}{\tiny{...continued}} \\
    \endfoot
    \hline
    \endlastfoot
    %Content
    \makecell[l]{Default:             \\ 
                 \texttt{ITR\_CNT}    \\
                 \texttt{ADR\_WIDTH}  \\
                 \texttt{DAT\_WIDTH}  \\
                 \texttt{SEL\_WIDTH}  \\
                 \texttt{TGA\_WIDTH}  \\
                 \texttt{TGC\_WIDTH}  \\
                 \texttt{TGRD\_WIDTH} \\
                 \texttt{TGWD\_WIDTH}}   &
    \makecell[r]{                     \\ 
                 \texttt{4}           \\
                 \texttt{16}          \\
                 \texttt{16}          \\
                 \texttt{2}           \\
                 \texttt{1}           \\
                 \texttt{1}           \\
                 \texttt{1}           \\
                 \texttt{1}}             &     
    \makecell[c]{iVerilog~\cite{iverilog} \\                    
                 Yosis~\cite{yosys}}     &
    & & \\
  \end{longtable}
\end{center}
  

