Warning (10268): Verilog HDL information at test_bench.v(45): always construct contains both blocking and non-blocking assignments File: D:/edu/fpga_lab/quartus/non_pipeline_fir/test_bench.v Line: 45
Info (10281): Verilog HDL Declaration information at test_bench.v(40): object "C" differs only in case from object "c" in the same scope File: D:/edu/fpga_lab/quartus/non_pipeline_fir/test_bench.v Line: 40
Warning (10268): Verilog HDL information at design.v(17): always construct contains both blocking and non-blocking assignments File: D:/edu/fpga_lab/quartus/non_pipeline_fir/design.v Line: 17
