git clone --depth 1 --no-tags https://github.com/codearpit07/DigitalClock.git f:/verilog_sva_gh_scraper/data/full_repos/156628962
git clone --depth 1 --no-tags https://github.com/lyudchik/SiFO.git f:/verilog_sva_gh_scraper/data/full_repos/152752188
git clone --depth 1 --no-tags https://github.com/NJnisarg/COA_ASSIGNMENTS.git f:/verilog_sva_gh_scraper/data/full_repos/152973863
git clone --depth 1 --no-tags https://github.com/millionvoid/ComputerOrganizationPrinciples.git f:/verilog_sva_gh_scraper/data/full_repos/153043072
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCP_Netlist_for_Spartan7.git f:/verilog_sva_gh_scraper/data/full_repos/157169400
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCP_Sample_Code_for_KC705_SFP.git f:/verilog_sva_gh_scraper/data/full_repos/157175698
git clone --depth 1 --no-tags https://github.com/liushiqi/FinalElec.git f:/verilog_sva_gh_scraper/data/full_repos/157305338
git clone --depth 1 --no-tags https://github.com/j1m5s3/ADS_18.git f:/verilog_sva_gh_scraper/data/full_repos/157038994
git clone --depth 1 --no-tags https://github.com/shanthanu9/GCD-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/157504653
git clone --depth 1 --no-tags https://github.com/DCLab2018team03/lab2.git f:/verilog_sva_gh_scraper/data/full_repos/157493629
git clone --depth 1 --no-tags https://github.com/eigenform/metagecko.git f:/verilog_sva_gh_scraper/data/full_repos/157609086
git clone --depth 1 --no-tags https://github.com/jerry-jho/idvr.git f:/verilog_sva_gh_scraper/data/full_repos/157550807
git clone --depth 1 --no-tags https://github.com/himanshushkl691/Logic_Design_Memory_Chips.git f:/verilog_sva_gh_scraper/data/full_repos/153957863
git clone --depth 1 --no-tags https://github.com/ChrisPVille/raisin64-nexys4ddr.git f:/verilog_sva_gh_scraper/data/full_repos/155005690
git clone --depth 1 --no-tags https://github.com/nooshin-taghavi/CAD-CA1.git f:/verilog_sva_gh_scraper/data/full_repos/155000217
git clone --depth 1 --no-tags https://github.com/tventura97/Digital-System-Design-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/155120439
git clone --depth 1 --no-tags https://github.com/himanshushkl691/Expression_Memory_Chip.git f:/verilog_sva_gh_scraper/data/full_repos/155112683
git clone --depth 1 --no-tags https://github.com/teezhiyao/1D_ALU_CI03_7.git f:/verilog_sva_gh_scraper/data/full_repos/154459081
git clone --depth 1 --no-tags https://github.com/cdbm/ProjetoHardwareCPU.git f:/verilog_sva_gh_scraper/data/full_repos/154860096
git clone --depth 1 --no-tags https://github.com/cyon13/aria.git f:/verilog_sva_gh_scraper/data/full_repos/157372975
git clone --depth 1 --no-tags https://github.com/DfX-NYUAD/3D-SM-Attack.git f:/verilog_sva_gh_scraper/data/full_repos/156495002
git clone --depth 1 --no-tags https://github.com/YohnWang/dearv.git f:/verilog_sva_gh_scraper/data/full_repos/157069977
git clone --depth 1 --no-tags https://github.com/Bry1811/Verificacion_Funcional.git f:/verilog_sva_gh_scraper/data/full_repos/155771702
git clone --depth 1 --no-tags https://github.com/chestnut1208/CPU-54.git f:/verilog_sva_gh_scraper/data/full_repos/155714943
git clone --depth 1 --no-tags https://github.com/mfaisal97/Pegasus.git f:/verilog_sva_gh_scraper/data/full_repos/155557492
git clone --depth 1 --no-tags https://github.com/ThatOtherMikeGuy/MicroPTest1.git f:/verilog_sva_gh_scraper/data/full_repos/155595664
git clone --depth 1 --no-tags https://github.com/zsylov/synchronized_asychronous_reset.git f:/verilog_sva_gh_scraper/data/full_repos/155504596
git clone --depth 1 --no-tags https://github.com/markoizhou/inclinometer_cpld.git f:/verilog_sva_gh_scraper/data/full_repos/156230225
git clone --depth 1 --no-tags https://github.com/Yamin-Friedman/logic_cad.git f:/verilog_sva_gh_scraper/data/full_repos/156206192
git clone --depth 1 --no-tags https://github.com/GaryNotGay/BUAA_CS.git f:/verilog_sva_gh_scraper/data/full_repos/154352170
git clone --depth 1 --no-tags https://github.com/GlennChia/comp_struct_ALU16.git f:/verilog_sva_gh_scraper/data/full_repos/155199135
git clone --depth 1 --no-tags https://github.com/harshgo/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/156012506
git clone --depth 1 --no-tags https://github.com/sdcioc/temperature_map.git f:/verilog_sva_gh_scraper/data/full_repos/156127916
git clone --depth 1 --no-tags https://github.com/joo-ji/Alarm-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/156506242
git clone --depth 1 --no-tags https://github.com/andrewlaugit/Escape-the-Maze.git f:/verilog_sva_gh_scraper/data/full_repos/156625671
git clone --depth 1 --no-tags https://github.com/diCharles/Examen2_CharlesSuarezDiego.git f:/verilog_sva_gh_scraper/data/full_repos/156871201
git clone --depth 1 --no-tags https://github.com/zohashazaib/RISC_5.git f:/verilog_sva_gh_scraper/data/full_repos/156519190
git clone --depth 1 --no-tags https://github.com/rmoral45/Arquitectura2018.git f:/verilog_sva_gh_scraper/data/full_repos/153626877
git clone --depth 1 --no-tags https://github.com/AlexGeControl/MS-in-IOT-UMass-Amherest.git f:/verilog_sva_gh_scraper/data/full_repos/153128608
git clone --depth 1 --no-tags https://github.com/mikupa55/Verilog-Codes.git f:/verilog_sva_gh_scraper/data/full_repos/152697031
git clone --depth 1 --no-tags https://github.com/Gabriel-Sa-Barreto/PBLSistemasDigitais.git f:/verilog_sva_gh_scraper/data/full_repos/154118837
git clone --depth 1 --no-tags https://github.com/brendan-li/DSD_labs.git f:/verilog_sva_gh_scraper/data/full_repos/153301656
git clone --depth 1 --no-tags https://github.com/DinuDiana/SRAM.git f:/verilog_sva_gh_scraper/data/full_repos/154710642
git clone --depth 1 --no-tags https://github.com/terrymikekr/matiz_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/156145139
git clone --depth 1 --no-tags https://github.com/ITBA-E3-2018/tpf-team-2.git f:/verilog_sva_gh_scraper/data/full_repos/156035848
git clone --depth 1 --no-tags https://github.com/xcourtesy/ThietKeHeThongSo_DenGiaoThong.git f:/verilog_sva_gh_scraper/data/full_repos/155839904
git clone --depth 1 --no-tags https://github.com/tunglt6596/PCIe-DE2i-150.git f:/verilog_sva_gh_scraper/data/full_repos/154942770
git clone --depth 1 --no-tags https://github.com/h123a456rr789y/Computer_Organization.git f:/verilog_sva_gh_scraper/data/full_repos/154141994
git clone --depth 1 --no-tags https://github.com/xuannn1998/CO_LAB.git f:/verilog_sva_gh_scraper/data/full_repos/153739349
git clone --depth 1 --no-tags https://github.com/frexcuadillera/MIDTERM-PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/154000462
git clone --depth 1 --no-tags https://github.com/SericaLaw/IO-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/154102242
git clone --depth 1 --no-tags https://github.com/s-mathew/car-alarm.git f:/verilog_sva_gh_scraper/data/full_repos/154579934
git clone --depth 1 --no-tags https://github.com/zohashazaib/lab09.git f:/verilog_sva_gh_scraper/data/full_repos/154471801
git clone --depth 1 --no-tags https://github.com/DanielMcVay/467-SOC.git f:/verilog_sva_gh_scraper/data/full_repos/156483955
git clone --depth 1 --no-tags https://github.com/hrishikeshpujari/nn3.git f:/verilog_sva_gh_scraper/data/full_repos/156840894
git clone --depth 1 --no-tags https://github.com/tseng1026/NTU-ComputerArchitecture.git f:/verilog_sva_gh_scraper/data/full_repos/156745528
git clone --depth 1 --no-tags https://github.com/israelalan/Processor_Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/157507505
git clone --depth 1 --no-tags https://github.com/NooShinTghvi/Computer-Architecture-LAB.git f:/verilog_sva_gh_scraper/data/full_repos/153291063
git clone --depth 1 --no-tags https://github.com/matthewying/tpzxh.git f:/verilog_sva_gh_scraper/data/full_repos/153285156
git clone --depth 1 --no-tags https://github.com/paroque28/alarmclock.git f:/verilog_sva_gh_scraper/data/full_repos/153528712
git clone --depth 1 --no-tags https://github.com/kbob/icebreaker-fizzbuzz.git f:/verilog_sva_gh_scraper/data/full_repos/155381446
git clone --depth 1 --no-tags https://github.com/RongoDog/unsigned_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/157408354
git clone --depth 1 --no-tags https://github.com/sankalp-sangle/CS-F342-Computer-Architecture-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/157372876
git clone --depth 1 --no-tags https://github.com/SaEED-ABB/Booth-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/153635901
git clone --depth 1 --no-tags https://github.com/neoH/power_sim_lab.git f:/verilog_sva_gh_scraper/data/full_repos/152876427
git clone --depth 1 --no-tags https://github.com/swetiser/try_CPU_with_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/152728956
git clone --depth 1 --no-tags https://github.com/brian316/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/153526144
git clone --depth 1 --no-tags https://github.com/Brunogomes97/URNA-LCD.git f:/verilog_sva_gh_scraper/data/full_repos/153541989
git clone --depth 1 --no-tags https://github.com/nkkk98/MIPS54cpu-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/152994646
git clone --depth 1 --no-tags https://github.com/NMikhail/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/153796959
git clone --depth 1 --no-tags https://github.com/ITBA-E3-2018/tpf-team-3.git f:/verilog_sva_gh_scraper/data/full_repos/155987046
git clone --depth 1 --no-tags https://github.com/ahiguti/eth10g_capture.git f:/verilog_sva_gh_scraper/data/full_repos/156650005
git clone --depth 1 --no-tags https://github.com/dgutierrezATC/NAS_SpiNNaker_interface.git f:/verilog_sva_gh_scraper/data/full_repos/156407853
git clone --depth 1 --no-tags https://github.com/prazek/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/157287630
git clone --depth 1 --no-tags https://github.com/Joseph-Castrejon/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/156750086
git clone --depth 1 --no-tags https://github.com/hugewave/verilog_tools.git f:/verilog_sva_gh_scraper/data/full_repos/157536748
git clone --depth 1 --no-tags https://github.com/SunTalk/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/157346945
git clone --depth 1 --no-tags https://github.com/ECE3400-Team14/Lab4_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/155657096
git clone --depth 1 --no-tags https://github.com/ZacharyZampa/ECE287_Project.git f:/verilog_sva_gh_scraper/data/full_repos/155739909
git clone --depth 1 --no-tags https://github.com/ArthurC7/cs147-prj03.git f:/verilog_sva_gh_scraper/data/full_repos/155757738
git clone --depth 1 --no-tags https://github.com/siddharth17196/addersubtractor_verilog_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/156942670
git clone --depth 1 --no-tags https://github.com/gelloria/verif.git f:/verilog_sva_gh_scraper/data/full_repos/155468923
git clone --depth 1 --no-tags https://github.com/blasecocoa/1D-ALU-Final.git f:/verilog_sva_gh_scraper/data/full_repos/155457518
git clone --depth 1 --no-tags https://github.com/mathball31/3710Computer2.git f:/verilog_sva_gh_scraper/data/full_repos/156735074
git clone --depth 1 --no-tags https://github.com/zhangcjnt123/WorkLearning.git f:/verilog_sva_gh_scraper/data/full_repos/157089295
git clone --depth 1 --no-tags https://github.com/Digilent/Cora-Z7-10-Pmod-I2S2.git f:/verilog_sva_gh_scraper/data/full_repos/154738748
git clone --depth 1 --no-tags https://github.com/ksivaranjini/ARM.git f:/verilog_sva_gh_scraper/data/full_repos/154037613
git clone --depth 1 --no-tags https://github.com/Fzl1029/RiscStrong.git f:/verilog_sva_gh_scraper/data/full_repos/154014078
git clone --depth 1 --no-tags https://github.com/shreya231191/ARM.git f:/verilog_sva_gh_scraper/data/full_repos/154011752
git clone --depth 1 --no-tags https://github.com/2php/tcpiptoy.git f:/verilog_sva_gh_scraper/data/full_repos/154350027
git clone --depth 1 --no-tags https://github.com/ll550/jtag_fsm.git f:/verilog_sva_gh_scraper/data/full_repos/155394917
git clone --depth 1 --no-tags https://github.com/cani-ic/python.git f:/verilog_sva_gh_scraper/data/full_repos/155401461
git clone --depth 1 --no-tags https://github.com/bjelefano/station_34.git f:/verilog_sva_gh_scraper/data/full_repos/154926330
git clone --depth 1 --no-tags https://github.com/andrehadianto/50.002-16-bit-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/155163963
git clone --depth 1 --no-tags https://github.com/chris1214git/2018Spring-Dclab.git f:/verilog_sva_gh_scraper/data/full_repos/155204843
git clone --depth 1 --no-tags https://github.com/Daniel-International/Project2.git f:/verilog_sva_gh_scraper/data/full_repos/154854154
git clone --depth 1 --no-tags https://github.com/lyyh66/Projects.git f:/verilog_sva_gh_scraper/data/full_repos/155664401
git clone --depth 1 --no-tags https://github.com/doulouya/soft_tool.git f:/verilog_sva_gh_scraper/data/full_repos/154773439
git clone --depth 1 --no-tags https://github.com/smitkp/verilog-modules.git f:/verilog_sva_gh_scraper/data/full_repos/155038080
git clone --depth 1 --no-tags https://github.com/esolera/perla.git f:/verilog_sva_gh_scraper/data/full_repos/154880191
