{"Source Block": ["hdl/library/xilinx/util_adxcvr/util_adxcvr_xch.v@909:937@HdlStmIf", "  assign rx_prbslocked = ~rx_prbserr_sticky;\n  end\n  endgenerate\n\n  generate\n  if (XCVR_TYPE == GTHE3_TRANSCEIVERS) begin\n  BUFG_GT i_rx_bufg (\n    .CE (1'b1),\n    .CEMASK (1'b0),\n    .CLR (1'b0),\n    .CLRMASK (1'b0),\n    .DIV (3'd0),\n    .I (rx_out_clk_s),\n    .O (rx_out_clk));\n\n  BUFG_GT i_tx_bufg (\n    .CE (1'b1),\n    .CEMASK (1'b0),\n    .CLR (1'b0),\n    .CLRMASK (1'b0),\n    .DIV (3'd0),\n    .I (tx_out_clk_s),\n    .O (tx_out_clk));\n  end\n  endgenerate\n\n  generate\n  if (XCVR_TYPE == GTHE3_TRANSCEIVERS) begin\n  assign rx_sys_clk_sel_s = (up_rx_sys_clk_sel[1] == 0) ? 2'b00 : {1'b1,~up_rx_sys_clk_sel[0]};\n"], "Clone Blocks": [["hdl/library/xilinx/util_adxcvr/util_adxcvr_xch.v@2546:2574", "    .TXUSRCLK2 (tx_clk));\n  end\n  endgenerate\n\n  generate\n  if (XCVR_TYPE == GTYE4_TRANSCEIVERS) begin\n  BUFG_GT i_rx_bufg (\n    .CE (1'b1),\n    .CEMASK (1'b0),\n    .CLR (1'b0),\n    .CLRMASK (1'b0),\n    .DIV (3'd0),\n    .I (rx_out_clk_s),\n    .O (rx_out_clk));\n\n  BUFG_GT i_tx_bufg (\n    .CE (1'b1),\n    .CEMASK (1'b0),\n    .CLR (1'b0),\n    .CLRMASK (1'b0),\n    .DIV (3'd0),\n    .I (tx_out_clk_s),\n    .O (tx_out_clk));\n  end\n  endgenerate\n\n  generate\n  if (XCVR_TYPE == GTYE4_TRANSCEIVERS) begin\n  assign rx_sys_clk_sel_s = (up_rx_sys_clk_sel[1] == 0) ? 2'b00 : {1'b1,~up_rx_sys_clk_sel[0]};\n"], ["hdl/library/xilinx/util_adxcvr/util_adxcvr_xch.v@1664:1692", "    .TXUSRCLK2 (tx_clk));\n  end\n  endgenerate\n\n  generate\n  if (XCVR_TYPE == GTHE4_TRANSCEIVERS) begin\n  BUFG_GT i_rx_bufg (\n    .CE (1'b1),\n    .CEMASK (1'b0),\n    .CLR (1'b0),\n    .CLRMASK (1'b0),\n    .DIV (3'd0),\n    .I (rx_out_clk_s),\n    .O (rx_out_clk));\n\n  BUFG_GT i_tx_bufg (\n    .CE (1'b1),\n    .CEMASK (1'b0),\n    .CLR (1'b0),\n    .CLRMASK (1'b0),\n    .DIV (3'd0),\n    .I (tx_out_clk_s),\n    .O (tx_out_clk));\n  end\n  endgenerate\n\n  generate\n  if (XCVR_TYPE == GTHE4_TRANSCEIVERS) begin\n  assign rx_sys_clk_sel_s = (up_rx_sys_clk_sel[1] == 0) ? 2'b00 : {1'b1,~up_rx_sys_clk_sel[0]};\n"]], "Diff Content": {"Delete": [], "Add": [[931, "  BUFG_GT i_rx_div2_bufg (\n"], [931, "    .CE (1'b1),\n"], [931, "    .CEMASK (1'b0),\n"], [931, "    .CLR (1'b0),\n"], [931, "    .CLRMASK (1'b0),\n"], [931, "    .DIV (3'd1),\n"], [931, "    .I (rx_out_clk_s),\n"], [931, "    .O (rx_out_clk_div2));\n"], [931, "    BUFG_GT i_tx_div2_bufg (\n"], [931, "    .CE (1'b1),\n"], [931, "    .CEMASK (1'b0),\n"], [931, "    .CLR (1'b0),\n"], [931, "    .CLRMASK (1'b0),\n"], [931, "    .DIV (3'd1),\n"], [931, "    .I (tx_out_clk_s),\n"], [931, "    .O (tx_out_clk_div2));\n"]]}}