============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Tue May 14 17:10:40 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(107)
HDL-1007 : undeclared symbol 'sdcard_rd_reset', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(499)
HDL-7007 CRITICAL-WARNING: 'sdcard_rd_reset' is already implicitly declared on line 499 in ../../../rtl/CortexM0_SoC.v(741)
RUN-1001 : Project manager successfully analyzed 38 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.338153s wall, 1.125000s user + 0.078125s system = 1.203125s CPU (89.9%)

RUN-1004 : used memory is 270 MB, reserved memory is 246 MB, peak memory is 275 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 95537252532224"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4213362917376"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4204772982784"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 95537252532224"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 84920093376512"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4204772982784"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../apb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 69 trigger nets, 69 data nets.
KIT-1004 : Chipwatcher code = 1101010010010011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=4,BUS_DIN_NUM=69,BUS_CTRL_NUM=154,BUS_WIDTH='{32'sb01,32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb0100101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb01010110}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=176) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=176) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=4,BUS_DIN_NUM=69,BUS_CTRL_NUM=154,BUS_WIDTH='{32'sb01,32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb0100101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb01010110}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=69,BUS_CTRL_NUM=154,BUS_WIDTH='{32'sb01,32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb0100101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb01010110}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=4,BUS_DIN_NUM=69,BUS_CTRL_NUM=154,BUS_WIDTH='{32'sb01,32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb0100101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb01010110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=176)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=176)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=4,BUS_DIN_NUM=69,BUS_CTRL_NUM=154,BUS_WIDTH='{32'sb01,32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb0100101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb01010110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=69,BUS_CTRL_NUM=154,BUS_WIDTH='{32'sb01,32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb0100101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb01010110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 13855/20 useful/useless nets, 11605/9 useful/useless insts
SYN-1016 : Merged 25 instances.
SYN-1032 : 13443/2 useful/useless nets, 12174/2 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 13427/16 useful/useless nets, 12162/12 useful/useless insts
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 552 better
SYN-1014 : Optimize round 2
SYN-1032 : 13006/45 useful/useless nets, 11741/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.146307s wall, 0.875000s user + 0.031250s system = 0.906250s CPU (79.1%)

RUN-1004 : used memory is 282 MB, reserved memory is 255 MB, peak memory is 284 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 45 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 68 instances.
SYN-2501 : Optimize round 1, 138 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 13636/2 useful/useless nets, 12378/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 55354, tnet num: 13636, tinst num: 12377, tnode num: 68089, tedge num: 89673.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 13636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 312 (3.21), #lev = 7 (1.50)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 312 (3.21), #lev = 7 (1.50)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 649 instances into 312 LUTs, name keeping = 73%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 517 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 184 adder to BLE ...
SYN-4008 : Packed 184 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.061858s wall, 1.468750s user + 0.015625s system = 1.484375s CPU (72.0%)

RUN-1004 : used memory is 303 MB, reserved memory is 282 MB, peak memory is 427 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.340330s wall, 2.468750s user + 0.062500s system = 2.531250s CPU (75.8%)

RUN-1004 : used memory is 303 MB, reserved memory is 282 MB, peak memory is 427 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net u_logic/HADDR[31] will be merged to another kept net HADDR[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR[31]
SYN-5055 WARNING: The kept net u_logic/HADDR[30] will be merged to another kept net HADDR[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR[30]
SYN-5055 WARNING: The kept net u_logic/HADDR[29] will be merged to another kept net HADDR[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR[29]
SYN-5055 WARNING: The kept net u_logic/HADDR[28] will be merged to another kept net HADDR[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR[28]
SYN-5055 WARNING: The kept net u_logic/HADDR[27] will be merged to another kept net HADDR[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR[27]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (372 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 11071 instances
RUN-0007 : 6621 luts, 3465 seqs, 559 mslices, 286 lslices, 100 pads, 32 brams, 3 dsps
RUN-1001 : There are total 12362 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 7232 nets have 2 pins
RUN-1001 : 3767 nets have [3 - 5] pins
RUN-1001 : 808 nets have [6 - 10] pins
RUN-1001 : 312 nets have [11 - 20] pins
RUN-1001 : 216 nets have [21 - 99] pins
RUN-1001 : 19 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     229     
RUN-1001 :   No   |  No   |  Yes  |    1486     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     947     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  61   |     17     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 82
PHY-3001 : Initial placement ...
PHY-3001 : design contains 11069 instances, 6621 luts, 3465 seqs, 845 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-0007 : Cell area utilization is 42%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 52620, tnet num: 12360, tinst num: 11069, tnode num: 64308, tedge num: 86040.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12360 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.076089s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (68.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.91391e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 11069.
PHY-3001 : Level 1 #clusters 1639.
PHY-3001 : End clustering;  0.085920s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (72.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 42%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 865585, overlap = 329.938
PHY-3002 : Step(2): len = 763748, overlap = 352.5
PHY-3002 : Step(3): len = 544305, overlap = 485.469
PHY-3002 : Step(4): len = 485464, overlap = 526.406
PHY-3002 : Step(5): len = 384390, overlap = 602.594
PHY-3002 : Step(6): len = 338706, overlap = 664.156
PHY-3002 : Step(7): len = 272870, overlap = 721
PHY-3002 : Step(8): len = 241875, overlap = 772.344
PHY-3002 : Step(9): len = 210057, overlap = 810.156
PHY-3002 : Step(10): len = 195733, overlap = 828.281
PHY-3002 : Step(11): len = 171652, overlap = 868.75
PHY-3002 : Step(12): len = 161447, overlap = 893.25
PHY-3002 : Step(13): len = 148823, overlap = 907
PHY-3002 : Step(14): len = 136653, overlap = 925.844
PHY-3002 : Step(15): len = 126139, overlap = 938.062
PHY-3002 : Step(16): len = 117381, overlap = 948.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.61425e-06
PHY-3002 : Step(17): len = 125147, overlap = 929.562
PHY-3002 : Step(18): len = 164997, overlap = 820.375
PHY-3002 : Step(19): len = 184029, overlap = 790.406
PHY-3002 : Step(20): len = 192809, overlap = 763.906
PHY-3002 : Step(21): len = 190021, overlap = 756.781
PHY-3002 : Step(22): len = 187413, overlap = 750.406
PHY-3002 : Step(23): len = 181604, overlap = 716.781
PHY-3002 : Step(24): len = 178860, overlap = 705.125
PHY-3002 : Step(25): len = 175295, overlap = 703.281
PHY-3002 : Step(26): len = 171873, overlap = 708.5
PHY-3002 : Step(27): len = 169972, overlap = 704.812
PHY-3002 : Step(28): len = 168070, overlap = 715.406
PHY-3002 : Step(29): len = 166755, overlap = 711.156
PHY-3002 : Step(30): len = 165090, overlap = 709.062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.2285e-06
PHY-3002 : Step(31): len = 172235, overlap = 701.562
PHY-3002 : Step(32): len = 189023, overlap = 637.625
PHY-3002 : Step(33): len = 195781, overlap = 609.344
PHY-3002 : Step(34): len = 197790, overlap = 591.688
PHY-3002 : Step(35): len = 198234, overlap = 572.562
PHY-3002 : Step(36): len = 198012, overlap = 584.438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.45701e-06
PHY-3002 : Step(37): len = 208222, overlap = 569.219
PHY-3002 : Step(38): len = 230803, overlap = 537.406
PHY-3002 : Step(39): len = 241773, overlap = 525.188
PHY-3002 : Step(40): len = 245872, overlap = 518.625
PHY-3002 : Step(41): len = 245187, overlap = 527.219
PHY-3002 : Step(42): len = 244670, overlap = 508.219
PHY-3002 : Step(43): len = 241905, overlap = 511.062
PHY-3002 : Step(44): len = 240519, overlap = 521.375
PHY-3002 : Step(45): len = 238614, overlap = 516.531
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.2914e-05
PHY-3002 : Step(46): len = 255116, overlap = 486.594
PHY-3002 : Step(47): len = 275687, overlap = 390.75
PHY-3002 : Step(48): len = 285531, overlap = 400.344
PHY-3002 : Step(49): len = 289698, overlap = 404.656
PHY-3002 : Step(50): len = 290102, overlap = 388.125
PHY-3002 : Step(51): len = 289021, overlap = 366.531
PHY-3002 : Step(52): len = 285891, overlap = 358.688
PHY-3002 : Step(53): len = 285241, overlap = 354.188
PHY-3002 : Step(54): len = 283939, overlap = 357.875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.5828e-05
PHY-3002 : Step(55): len = 305013, overlap = 317.406
PHY-3002 : Step(56): len = 323635, overlap = 290.406
PHY-3002 : Step(57): len = 331677, overlap = 290.594
PHY-3002 : Step(58): len = 333602, overlap = 287.625
PHY-3002 : Step(59): len = 333078, overlap = 272.656
PHY-3002 : Step(60): len = 332902, overlap = 250.188
PHY-3002 : Step(61): len = 329965, overlap = 246.656
PHY-3002 : Step(62): len = 329690, overlap = 250.75
PHY-3002 : Step(63): len = 329026, overlap = 247.656
PHY-3002 : Step(64): len = 328504, overlap = 249.781
PHY-3002 : Step(65): len = 327196, overlap = 262.438
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.16561e-05
PHY-3002 : Step(66): len = 345152, overlap = 249.719
PHY-3002 : Step(67): len = 360800, overlap = 218.281
PHY-3002 : Step(68): len = 365861, overlap = 206.312
PHY-3002 : Step(69): len = 369098, overlap = 211.531
PHY-3002 : Step(70): len = 370968, overlap = 189.906
PHY-3002 : Step(71): len = 372256, overlap = 190.344
PHY-3002 : Step(72): len = 370424, overlap = 184.375
PHY-3002 : Step(73): len = 369750, overlap = 183.375
PHY-3002 : Step(74): len = 369035, overlap = 188.625
PHY-3002 : Step(75): len = 368478, overlap = 194.938
PHY-3002 : Step(76): len = 366591, overlap = 191.406
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000103312
PHY-3002 : Step(77): len = 380768, overlap = 185.688
PHY-3002 : Step(78): len = 393620, overlap = 169.25
PHY-3002 : Step(79): len = 395624, overlap = 163.594
PHY-3002 : Step(80): len = 398394, overlap = 165.625
PHY-3002 : Step(81): len = 401885, overlap = 164.375
PHY-3002 : Step(82): len = 405233, overlap = 156.281
PHY-3002 : Step(83): len = 405843, overlap = 155.75
PHY-3002 : Step(84): len = 404372, overlap = 156.25
PHY-3002 : Step(85): len = 404068, overlap = 161.156
PHY-3002 : Step(86): len = 403941, overlap = 156.594
PHY-3002 : Step(87): len = 402852, overlap = 151.094
PHY-3002 : Step(88): len = 402431, overlap = 145.938
PHY-3002 : Step(89): len = 402156, overlap = 147.312
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000206624
PHY-3002 : Step(90): len = 413581, overlap = 142.938
PHY-3002 : Step(91): len = 422233, overlap = 141.938
PHY-3002 : Step(92): len = 423703, overlap = 141.406
PHY-3002 : Step(93): len = 424987, overlap = 142.219
PHY-3002 : Step(94): len = 427350, overlap = 135.75
PHY-3002 : Step(95): len = 428970, overlap = 127.844
PHY-3002 : Step(96): len = 429043, overlap = 122.719
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000389079
PHY-3002 : Step(97): len = 436942, overlap = 101.969
PHY-3002 : Step(98): len = 444001, overlap = 97.5312
PHY-3002 : Step(99): len = 444992, overlap = 107.625
PHY-3002 : Step(100): len = 446221, overlap = 108.219
PHY-3002 : Step(101): len = 448702, overlap = 115.344
PHY-3002 : Step(102): len = 450371, overlap = 113.688
PHY-3002 : Step(103): len = 450828, overlap = 113.219
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000720559
PHY-3002 : Step(104): len = 456536, overlap = 104.219
PHY-3002 : Step(105): len = 462796, overlap = 95.3438
PHY-3002 : Step(106): len = 464266, overlap = 100.312
PHY-3002 : Step(107): len = 466922, overlap = 97.4375
PHY-3002 : Step(108): len = 469375, overlap = 85.8125
PHY-3002 : Step(109): len = 471988, overlap = 82.875
PHY-3002 : Step(110): len = 472573, overlap = 80.4688
PHY-3002 : Step(111): len = 473624, overlap = 86.6562
PHY-3002 : Step(112): len = 474676, overlap = 84.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00139372
PHY-3002 : Step(113): len = 477175, overlap = 82.5625
PHY-3002 : Step(114): len = 480795, overlap = 80.8438
PHY-3002 : Step(115): len = 482386, overlap = 82.25
PHY-3002 : Step(116): len = 483810, overlap = 79.0938
PHY-3002 : Step(117): len = 485242, overlap = 73.0312
PHY-3002 : Step(118): len = 486895, overlap = 70.875
PHY-3002 : Step(119): len = 487658, overlap = 74.375
PHY-3002 : Step(120): len = 488121, overlap = 73.2812
PHY-3002 : Step(121): len = 488597, overlap = 75.7812
PHY-3002 : Step(122): len = 489328, overlap = 75.0312
PHY-3002 : Step(123): len = 489822, overlap = 77.5938
PHY-3002 : Step(124): len = 490387, overlap = 71.25
PHY-3002 : Step(125): len = 490729, overlap = 69.8438
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00237378
PHY-3002 : Step(126): len = 492654, overlap = 68.2188
PHY-3002 : Step(127): len = 495423, overlap = 74.7812
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016428s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/12362.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 655296, over cnt = 1422(4%), over = 7951, worst = 32
PHY-1001 : End global iterations;  0.360727s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (47.6%)

PHY-1001 : Congestion index: top1 = 82.91, top5 = 64.50, top10 = 54.57, top15 = 48.12.
PHY-3001 : End congestion estimation;  0.487451s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (54.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12360 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.434116s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (90.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000193585
PHY-3002 : Step(128): len = 543788, overlap = 31.3438
PHY-3002 : Step(129): len = 544393, overlap = 36.625
PHY-3002 : Step(130): len = 538756, overlap = 35.8438
PHY-3002 : Step(131): len = 537000, overlap = 34.6562
PHY-3002 : Step(132): len = 537229, overlap = 32.75
PHY-3002 : Step(133): len = 538498, overlap = 32.0312
PHY-3002 : Step(134): len = 537591, overlap = 33.9375
PHY-3002 : Step(135): len = 535322, overlap = 33.2188
PHY-3002 : Step(136): len = 532988, overlap = 31.4375
PHY-3002 : Step(137): len = 531697, overlap = 29.75
PHY-3002 : Step(138): len = 528575, overlap = 31.25
PHY-3002 : Step(139): len = 525790, overlap = 30.0938
PHY-3002 : Step(140): len = 523751, overlap = 31.5625
PHY-3002 : Step(141): len = 521490, overlap = 32.625
PHY-3002 : Step(142): len = 519298, overlap = 33.2812
PHY-3002 : Step(143): len = 518092, overlap = 33.7188
PHY-3002 : Step(144): len = 516209, overlap = 35.5625
PHY-3002 : Step(145): len = 515001, overlap = 36.2188
PHY-3002 : Step(146): len = 514008, overlap = 37.625
PHY-3002 : Step(147): len = 514023, overlap = 36.1562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000387171
PHY-3002 : Step(148): len = 517261, overlap = 34.2812
PHY-3002 : Step(149): len = 523251, overlap = 33.4688
PHY-3002 : Step(150): len = 529011, overlap = 30.5625
PHY-3002 : Step(151): len = 533383, overlap = 25.2188
PHY-3002 : Step(152): len = 534201, overlap = 25.1875
PHY-3002 : Step(153): len = 534969, overlap = 25.375
PHY-3002 : Step(154): len = 535992, overlap = 24.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000774341
PHY-3002 : Step(155): len = 539335, overlap = 24.1875
PHY-3002 : Step(156): len = 544141, overlap = 22.4688
PHY-3002 : Step(157): len = 550688, overlap = 20.5625
PHY-3002 : Step(158): len = 557126, overlap = 16.25
PHY-3002 : Step(159): len = 556815, overlap = 16.9375
PHY-3002 : Step(160): len = 556416, overlap = 16.0938
PHY-3002 : Step(161): len = 556601, overlap = 17.4062
PHY-3002 : Step(162): len = 556750, overlap = 16.75
PHY-3002 : Step(163): len = 556309, overlap = 16.0625
PHY-3002 : Step(164): len = 555383, overlap = 16.4688
PHY-3002 : Step(165): len = 555585, overlap = 15.2812
PHY-3002 : Step(166): len = 556410, overlap = 16
PHY-3002 : Step(167): len = 555277, overlap = 16.4375
PHY-3002 : Step(168): len = 553740, overlap = 15.9062
PHY-3002 : Step(169): len = 552850, overlap = 16.5312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00154868
PHY-3002 : Step(170): len = 556067, overlap = 15.75
PHY-3002 : Step(171): len = 559680, overlap = 14.3438
PHY-3002 : Step(172): len = 562945, overlap = 15.0625
PHY-3002 : Step(173): len = 563869, overlap = 15.1875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00308166
PHY-3002 : Step(174): len = 564325, overlap = 15.5
PHY-3002 : Step(175): len = 565516, overlap = 15.0938
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 106/12362.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 667624, over cnt = 1978(5%), over = 8803, worst = 68
PHY-1001 : End global iterations;  0.406832s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (30.7%)

PHY-1001 : Congestion index: top1 = 85.06, top5 = 64.09, top10 = 54.36, top15 = 48.85.
PHY-3001 : End congestion estimation;  0.549078s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (45.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12360 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.434671s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (50.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000162974
PHY-3002 : Step(176): len = 560634, overlap = 113.375
PHY-3002 : Step(177): len = 558491, overlap = 90.9062
PHY-3002 : Step(178): len = 553020, overlap = 84.25
PHY-3002 : Step(179): len = 548022, overlap = 82.3438
PHY-3002 : Step(180): len = 542478, overlap = 70.25
PHY-3002 : Step(181): len = 537545, overlap = 62.3125
PHY-3002 : Step(182): len = 532445, overlap = 64.1875
PHY-3002 : Step(183): len = 526578, overlap = 65.5
PHY-3002 : Step(184): len = 520286, overlap = 72.1875
PHY-3002 : Step(185): len = 514012, overlap = 76.3125
PHY-3002 : Step(186): len = 508033, overlap = 74.6875
PHY-3002 : Step(187): len = 502603, overlap = 78.5312
PHY-3002 : Step(188): len = 497577, overlap = 80.25
PHY-3002 : Step(189): len = 493015, overlap = 89.7188
PHY-3002 : Step(190): len = 490258, overlap = 91.4062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000325947
PHY-3002 : Step(191): len = 492543, overlap = 82.5
PHY-3002 : Step(192): len = 496858, overlap = 77.6875
PHY-3002 : Step(193): len = 497299, overlap = 73.8125
PHY-3002 : Step(194): len = 497657, overlap = 66.6562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000648379
PHY-3002 : Step(195): len = 500994, overlap = 65.25
PHY-3002 : Step(196): len = 510136, overlap = 51.125
PHY-3002 : Step(197): len = 519219, overlap = 42.5312
PHY-3002 : Step(198): len = 520354, overlap = 45.1875
PHY-3002 : Step(199): len = 519066, overlap = 46.0625
PHY-3002 : Step(200): len = 518454, overlap = 47.0312
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 52620, tnet num: 12360, tinst num: 11069, tnode num: 64308, tedge num: 86040.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 310.75 peak overflow 3.88
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 179/12362.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 635032, over cnt = 2123(6%), over = 7347, worst = 29
PHY-1001 : End global iterations;  0.476405s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (59.0%)

PHY-1001 : Congestion index: top1 = 65.93, top5 = 53.37, top10 = 47.49, top15 = 43.91.
PHY-1001 : End incremental global routing;  0.621547s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (57.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12360 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.439455s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (81.8%)

OPT-1001 : 9 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 10957 has valid locations, 67 needs to be replaced
PHY-3001 : design contains 11127 instances, 6645 luts, 3499 seqs, 845 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 522608
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10366/12420.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 639712, over cnt = 2138(6%), over = 7405, worst = 29
PHY-1001 : End global iterations;  0.088520s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (70.6%)

PHY-1001 : Congestion index: top1 = 66.08, top5 = 53.51, top10 = 47.63, top15 = 44.01.
PHY-3001 : End congestion estimation;  0.243157s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (70.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 52852, tnet num: 12418, tinst num: 11127, tnode num: 64642, tedge num: 86388.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12418 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.286636s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (53.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(201): len = 522323, overlap = 0
PHY-3002 : Step(202): len = 522230, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10384/12420.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 638896, over cnt = 2139(6%), over = 7400, worst = 29
PHY-1001 : End global iterations;  0.081840s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (38.2%)

PHY-1001 : Congestion index: top1 = 66.10, top5 = 53.49, top10 = 47.61, top15 = 43.98.
PHY-3001 : End congestion estimation;  0.235487s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (66.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12418 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.484313s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (61.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000469198
PHY-3002 : Step(203): len = 522227, overlap = 47.25
PHY-3002 : Step(204): len = 522326, overlap = 47.2812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000938395
PHY-3002 : Step(205): len = 522451, overlap = 47.5312
PHY-3002 : Step(206): len = 522451, overlap = 47.5312
PHY-3001 : Final: Len = 522451, Over = 47.5312
PHY-3001 : End incremental placement;  2.600910s wall, 1.437500s user + 0.062500s system = 1.500000s CPU (57.7%)

OPT-1001 : Total overflow 312.19 peak overflow 3.81
OPT-1001 : End high-fanout net optimization;  3.923918s wall, 2.312500s user + 0.078125s system = 2.390625s CPU (60.9%)

OPT-1001 : Current memory(MB): used = 535, reserve = 515, peak = 546.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10380/12420.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 638840, over cnt = 2133(6%), over = 7279, worst = 29
PHY-1002 : len = 680080, over cnt = 1297(3%), over = 3144, worst = 22
PHY-1002 : len = 701088, over cnt = 536(1%), over = 1300, worst = 22
PHY-1002 : len = 711400, over cnt = 161(0%), over = 406, worst = 16
PHY-1002 : len = 715384, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  0.790209s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (73.2%)

PHY-1001 : Congestion index: top1 = 54.01, top5 = 47.38, top10 = 43.68, top15 = 41.42.
OPT-1001 : End congestion update;  0.955562s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (73.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12418 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.390333s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (72.1%)

OPT-0007 : Start: WNS -3595 TNS -352553 NUM_FEPS 366
OPT-0007 : Iter 1: improved WNS -3595 TNS -346321 NUM_FEPS 366 with 61 cells processed and 1582 slack improved
OPT-0007 : Iter 2: improved WNS -3595 TNS -346205 NUM_FEPS 366 with 6 cells processed and 166 slack improved
OPT-0007 : Iter 3: improved WNS -3595 TNS -346171 NUM_FEPS 366 with 2 cells processed and 50 slack improved
OPT-1001 : End global optimization;  1.370889s wall, 0.968750s user + 0.015625s system = 0.984375s CPU (71.8%)

OPT-1001 : Current memory(MB): used = 534, reserve = 514, peak = 546.
OPT-1001 : End physical optimization;  6.440760s wall, 4.125000s user + 0.109375s system = 4.234375s CPU (65.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6645 LUT to BLE ...
SYN-4008 : Packed 6645 LUT and 1248 SEQ to BLE.
SYN-4003 : Packing 2251 remaining SEQ's ...
SYN-4005 : Packed 1669 SEQ with LUT/SLICE
SYN-4006 : 3880 single LUT's are left
SYN-4006 : 582 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 7227/8798 primitive instances ...
PHY-3001 : End packing;  0.485557s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (80.4%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4956 instances
RUN-1001 : 2408 mslices, 2408 lslices, 100 pads, 32 brams, 3 dsps
RUN-1001 : There are total 11374 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5909 nets have 2 pins
RUN-1001 : 3937 nets have [3 - 5] pins
RUN-1001 : 916 nets have [6 - 10] pins
RUN-1001 : 341 nets have [11 - 20] pins
RUN-1001 : 253 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : design contains 4954 instances, 4816 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Cell area utilization is 56%
PHY-3001 : After packing: Len = 535176, Over = 116.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5932/11374.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 698024, over cnt = 1320(3%), over = 2114, worst = 8
PHY-1002 : len = 703632, over cnt = 828(2%), over = 1146, worst = 7
PHY-1002 : len = 711032, over cnt = 331(0%), over = 442, worst = 5
PHY-1002 : len = 716864, over cnt = 58(0%), over = 66, worst = 3
PHY-1002 : len = 718080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.872474s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (62.7%)

PHY-1001 : Congestion index: top1 = 53.97, top5 = 47.31, top10 = 43.74, top15 = 41.35.
PHY-3001 : End congestion estimation;  1.084446s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (66.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49537, tnet num: 11372, tinst num: 4954, tnode num: 58610, tedge num: 83627.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11372 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.415031s wall, 0.875000s user + 0.015625s system = 0.890625s CPU (62.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.94113e-05
PHY-3002 : Step(207): len = 527090, overlap = 113
PHY-3002 : Step(208): len = 521729, overlap = 125.5
PHY-3002 : Step(209): len = 518756, overlap = 130.5
PHY-3002 : Step(210): len = 516348, overlap = 133.75
PHY-3002 : Step(211): len = 514026, overlap = 136.25
PHY-3002 : Step(212): len = 512305, overlap = 145.75
PHY-3002 : Step(213): len = 510118, overlap = 149.5
PHY-3002 : Step(214): len = 508497, overlap = 146.25
PHY-3002 : Step(215): len = 506129, overlap = 154.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000118823
PHY-3002 : Step(216): len = 509960, overlap = 143.75
PHY-3002 : Step(217): len = 516389, overlap = 133
PHY-3002 : Step(218): len = 517344, overlap = 132.75
PHY-3002 : Step(219): len = 518381, overlap = 128.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000234776
PHY-3002 : Step(220): len = 526014, overlap = 112.5
PHY-3002 : Step(221): len = 537448, overlap = 102.5
PHY-3002 : Step(222): len = 537361, overlap = 102.5
PHY-3002 : Step(223): len = 537565, overlap = 99.75
PHY-3002 : Step(224): len = 539030, overlap = 97.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.774608s wall, 0.109375s user + 0.468750s system = 0.578125s CPU (74.6%)

PHY-3001 : Trial Legalized: Len = 584308
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 851/11374.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 718992, over cnt = 1775(5%), over = 2938, worst = 7
PHY-1002 : len = 730464, over cnt = 1021(2%), over = 1453, worst = 6
PHY-1002 : len = 739536, over cnt = 518(1%), over = 695, worst = 6
PHY-1002 : len = 745368, over cnt = 243(0%), over = 316, worst = 4
PHY-1002 : len = 749472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.100837s wall, 0.812500s user + 0.015625s system = 0.828125s CPU (75.2%)

PHY-1001 : Congestion index: top1 = 54.29, top5 = 48.74, top10 = 45.21, top15 = 42.79.
PHY-3001 : End congestion estimation;  1.342862s wall, 0.968750s user + 0.015625s system = 0.984375s CPU (73.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11372 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.479601s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (65.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000150669
PHY-3002 : Step(225): len = 567600, overlap = 19.75
PHY-3002 : Step(226): len = 558250, overlap = 34
PHY-3002 : Step(227): len = 550814, overlap = 44
PHY-3002 : Step(228): len = 545918, overlap = 51.75
PHY-3002 : Step(229): len = 542855, overlap = 60.25
PHY-3002 : Step(230): len = 541637, overlap = 61.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000301338
PHY-3002 : Step(231): len = 549466, overlap = 51
PHY-3002 : Step(232): len = 552829, overlap = 46.5
PHY-3002 : Step(233): len = 555281, overlap = 51.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000557381
PHY-3002 : Step(234): len = 560001, overlap = 46.25
PHY-3002 : Step(235): len = 567290, overlap = 43.75
PHY-3002 : Step(236): len = 575011, overlap = 41.75
PHY-3002 : Step(237): len = 575050, overlap = 42.75
PHY-3002 : Step(238): len = 574894, overlap = 43.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011462s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 588264, Over = 0
PHY-3001 : Spreading special nets. 58 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.030980s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (50.4%)

PHY-3001 : 83 instances has been re-located, deltaX = 18, deltaY = 38, maxDist = 2.
PHY-3001 : Final: Len = 589858, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49537, tnet num: 11372, tinst num: 4954, tnode num: 58610, tedge num: 83627.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.086936s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (50.3%)

RUN-1004 : used memory is 493 MB, reserved memory is 474 MB, peak memory is 557 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2368/11374.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 730960, over cnt = 1578(4%), over = 2568, worst = 7
PHY-1002 : len = 741176, over cnt = 863(2%), over = 1214, worst = 6
PHY-1002 : len = 749440, over cnt = 363(1%), over = 504, worst = 6
PHY-1002 : len = 755784, over cnt = 73(0%), over = 93, worst = 5
PHY-1002 : len = 756968, over cnt = 4(0%), over = 5, worst = 2
PHY-1001 : End global iterations;  1.046975s wall, 0.796875s user + 0.015625s system = 0.812500s CPU (77.6%)

PHY-1001 : Congestion index: top1 = 52.69, top5 = 46.39, top10 = 43.18, top15 = 40.88.
PHY-1001 : End incremental global routing;  1.267811s wall, 0.953125s user + 0.015625s system = 0.968750s CPU (76.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11372 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.470760s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (83.0%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4849 has valid locations, 11 needs to be replaced
PHY-3001 : design contains 4963 instances, 4825 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 592098
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10459/11383.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 760024, over cnt = 37(0%), over = 46, worst = 3
PHY-1002 : len = 760192, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 760264, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 760312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.381290s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (86.1%)

PHY-1001 : Congestion index: top1 = 52.87, top5 = 46.57, top10 = 43.31, top15 = 41.02.
PHY-3001 : End congestion estimation;  0.598920s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (80.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49639, tnet num: 11381, tinst num: 4963, tnode num: 58739, tedge num: 83773.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.058631s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (78.2%)

RUN-1004 : used memory is 516 MB, reserved memory is 500 MB, peak memory is 564 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11381 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.533076s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (78.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(239): len = 591127, overlap = 0
PHY-3002 : Step(240): len = 590828, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10453/11383.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 758176, over cnt = 23(0%), over = 33, worst = 6
PHY-1002 : len = 758400, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 758384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.291050s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (59.1%)

PHY-1001 : Congestion index: top1 = 52.93, top5 = 46.51, top10 = 43.23, top15 = 40.96.
PHY-3001 : End congestion estimation;  0.503311s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (65.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11381 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.496611s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (72.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000132153
PHY-3002 : Step(241): len = 590843, overlap = 0.25
PHY-3002 : Step(242): len = 590870, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003980s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 590874, Over = 0
PHY-3001 : End spreading;  0.029129s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (107.3%)

PHY-3001 : Final: Len = 590874, Over = 0
PHY-3001 : End incremental placement;  3.414537s wall, 2.593750s user + 0.015625s system = 2.609375s CPU (76.4%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.445771s wall, 4.203125s user + 0.031250s system = 4.234375s CPU (77.8%)

OPT-1001 : Current memory(MB): used = 569, reserve = 557, peak = 571.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10456/11383.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 758472, over cnt = 20(0%), over = 26, worst = 3
PHY-1002 : len = 758560, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 758712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.276739s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (101.6%)

PHY-1001 : Congestion index: top1 = 52.67, top5 = 46.42, top10 = 43.18, top15 = 40.92.
OPT-1001 : End congestion update;  0.502555s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (99.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11381 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.416023s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (63.8%)

OPT-0007 : Start: WNS -3355 TNS -184903 NUM_FEPS 252
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4860 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4963 instances, 4825 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Initial: Len = 599406, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.030708s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (50.9%)

PHY-3001 : 8 instances has been re-located, deltaX = 0, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 599596, Over = 0
PHY-3001 : End incremental legalization;  0.237135s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (72.5%)

OPT-0007 : Iter 1: improved WNS -3298 TNS -72046 NUM_FEPS 170 with 70 cells processed and 16835 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4860 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4963 instances, 4825 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Initial: Len = 602760, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027563s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 7 instances has been re-located, deltaX = 1, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 602796, Over = 0
PHY-3001 : End incremental legalization;  0.225357s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (62.4%)

OPT-0007 : Iter 2: improved WNS -3298 TNS -104249 NUM_FEPS 228 with 27 cells processed and 5372 slack improved
OPT-0007 : Iter 3: improved WNS -3298 TNS -104249 NUM_FEPS 228 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.615894s wall, 1.203125s user + 0.015625s system = 1.218750s CPU (75.4%)

OPT-1001 : Current memory(MB): used = 569, reserve = 557, peak = 572.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11381 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.376903s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (82.9%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10146/11383.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 770376, over cnt = 129(0%), over = 182, worst = 4
PHY-1002 : len = 770896, over cnt = 49(0%), over = 69, worst = 3
PHY-1002 : len = 771624, over cnt = 4(0%), over = 7, worst = 2
PHY-1002 : len = 771632, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 771648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.580608s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (53.8%)

PHY-1001 : Congestion index: top1 = 52.97, top5 = 46.73, top10 = 43.41, top15 = 41.20.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11381 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.369069s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (80.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3355 TNS -105550 NUM_FEPS 228
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 52.482759
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3355ps with logic level 2 and starts from PAD
RUN-1001 :       #2 path slack -3298ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 11383 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 11383 nets
OPT-1001 : End physical optimization;  9.903462s wall, 7.250000s user + 0.046875s system = 7.296875s CPU (73.7%)

RUN-1003 : finish command "place" in  31.605949s wall, 19.140625s user + 1.500000s system = 20.640625s CPU (65.3%)

RUN-1004 : used memory is 477 MB, reserved memory is 456 MB, peak memory is 572 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.154890s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (115.0%)

RUN-1004 : used memory is 481 MB, reserved memory is 461 MB, peak memory is 572 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4965 instances
RUN-1001 : 2413 mslices, 2412 lslices, 100 pads, 32 brams, 3 dsps
RUN-1001 : There are total 11383 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5906 nets have 2 pins
RUN-1001 : 3939 nets have [3 - 5] pins
RUN-1001 : 918 nets have [6 - 10] pins
RUN-1001 : 346 nets have [11 - 20] pins
RUN-1001 : 255 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49639, tnet num: 11381, tinst num: 4963, tnode num: 58739, tedge num: 83773.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2413 mslices, 2412 lslices, 100 pads, 32 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11381 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 731968, over cnt = 1667(4%), over = 2811, worst = 7
PHY-1002 : len = 744608, over cnt = 965(2%), over = 1341, worst = 7
PHY-1002 : len = 754016, over cnt = 391(1%), over = 536, worst = 7
PHY-1002 : len = 761912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.839882s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (54.0%)

PHY-1001 : Congestion index: top1 = 52.33, top5 = 46.51, top10 = 43.26, top15 = 41.05.
PHY-1001 : End global routing;  1.044856s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (59.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 576, reserve = 561, peak = 576.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 827, reserve = 813, peak = 827.
PHY-1001 : End build detailed router design. 2.842687s wall, 1.750000s user + 0.015625s system = 1.765625s CPU (62.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 137016, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.516165s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (67.0%)

PHY-1001 : Current memory(MB): used = 863, reserve = 850, peak = 863.
PHY-1001 : End phase 1; 1.522241s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (67.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 2.05675e+06, over cnt = 960(0%), over = 961, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 867, reserve = 853, peak = 867.
PHY-1001 : End initial routed; 31.574336s wall, 20.421875s user + 0.203125s system = 20.625000s CPU (65.3%)

PHY-1001 : Update timing.....
PHY-1001 : 330/10637(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.729   |  -778.979  |  355  
RUN-1001 :   Hold   |   0.103   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.722225s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (57.2%)

PHY-1001 : Current memory(MB): used = 872, reserve = 860, peak = 872.
PHY-1001 : End phase 2; 33.296631s wall, 21.406250s user + 0.203125s system = 21.609375s CPU (64.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 35 pins with SWNS -3.610ns STNS -768.331ns FEP 354.
PHY-1001 : End OPT Iter 1; 0.241325s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (64.7%)

PHY-1022 : len = 2.05702e+06, over cnt = 984(0%), over = 986, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.394178s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (71.4%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.03166e+06, over cnt = 372(0%), over = 375, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 0.972593s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (93.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.0243e+06, over cnt = 56(0%), over = 56, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.705017s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (64.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.02412e+06, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.158043s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (89.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.02432e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.131918s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (71.1%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.02441e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.114390s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (54.6%)

PHY-1001 : Update timing.....
PHY-1001 : 328/10637(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.610   |  -770.861  |  355  
RUN-1001 :   Hold   |   0.103   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.748405s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (74.2%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 257 feed throughs used by 185 nets
PHY-1001 : End commit to database; 1.277032s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (48.9%)

PHY-1001 : Current memory(MB): used = 946, reserve = 935, peak = 946.
PHY-1001 : End phase 3; 5.709043s wall, 4.000000s user + 0.015625s system = 4.015625s CPU (70.3%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 28 pins with SWNS -3.610ns STNS -766.681ns FEP 353.
PHY-1001 : End OPT Iter 1; 0.234001s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (33.4%)

PHY-1022 : len = 2.02446e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.379601s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (49.4%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.610ns, -766.681ns, 353}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.02433e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.116705s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (80.3%)

PHY-1001 : Update timing.....
PHY-1001 : 327/10637(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.610   |  -767.568  |  353  
RUN-1001 :   Hold   |   0.103   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.733537s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (53.2%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 260 feed throughs used by 188 nets
PHY-1001 : End commit to database; 1.333901s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (59.7%)

PHY-1001 : Current memory(MB): used = 952, reserve = 942, peak = 952.
PHY-1001 : End phase 4; 3.589187s wall, 2.015625s user + 0.000000s system = 2.015625s CPU (56.2%)

PHY-1003 : Routed, final wirelength = 2.02433e+06
PHY-1001 : Current memory(MB): used = 955, reserve = 945, peak = 955.
PHY-1001 : End export database. 0.034996s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (44.6%)

PHY-1001 : End detail routing;  47.237896s wall, 30.390625s user + 0.234375s system = 30.625000s CPU (64.8%)

RUN-1003 : finish command "route" in  49.789196s wall, 32.171875s user + 0.250000s system = 32.421875s CPU (65.1%)

RUN-1004 : used memory is 953 MB, reserved memory is 943 MB, peak memory is 955 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   11
  #output                  32
  #inout                    2

Utilization Statistics
#lut                     8776   out of  19600   44.78%
#reg                     3637   out of  19600   18.56%
#le                      9350
  #lut only              5713   out of   9350   61.10%
  #reg only               574   out of   9350    6.14%
  #lut&reg               3063   out of   9350   32.76%
#dsp                        3   out of     29   10.34%
#bram                      24   out of     64   37.50%
  #bram9k                  24
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                     6
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1698
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    259
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    243
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck               208
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 80
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    55


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                  |9350   |7931    |845     |3649    |32      |3       |
|  ISP                               |AHBISP                                        |1365   |734     |339     |768     |8       |0       |
|    u_5X5Window                     |slidingWindow_5X5                             |579    |239     |145     |347     |8       |0       |
|      u_fifo_1                      |fifo_buf                                      |71     |26      |18      |45      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |7      |7       |0       |7       |2       |0       |
|      u_fifo_2                      |fifo_buf                                      |70     |35      |18      |42      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |7      |2       |0       |7       |2       |0       |
|      u_fifo_3                      |fifo_buf                                      |67     |24      |18      |42      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |8      |1       |0       |8       |2       |0       |
|      u_fifo_4                      |fifo_buf                                      |67     |29      |18      |41      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |4      |4       |0       |4       |2       |0       |
|    u_bypass                        |bypass                                        |141    |101     |40      |36      |0       |0       |
|    u_demosaic                      |demosaic                                      |427    |193     |142     |279     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                    |103    |37      |31      |74      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                    |78     |33      |27      |50      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                    |81     |35      |27      |55      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                    |83     |39      |33      |64      |0       |0       |
|    u_gamma                         |gamma                                         |34     |34      |0       |16      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                     |12     |12      |0       |6       |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                     |14     |14      |0       |6       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                     |8      |8       |0       |4       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                          |19     |15      |4       |5       |0       |0       |
|    Decoder                         |AHBlite_Decoder                               |9      |9       |0       |1       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                              |10     |6       |4       |4       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                             |19     |8       |0       |18      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                             |29     |29      |0       |12      |0       |0       |
|  RAM_CODE                          |Block_RAM                                     |4      |4       |0       |0       |4       |0       |
|  RAM_DATA                          |Block_RAM                                     |6      |6       |0       |1       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                      |1      |1       |0       |1       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                            |29     |23      |0       |29      |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                               |4      |4       |0       |4       |0       |0       |
|  U_sdram                           |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                              |13     |13      |0       |9       |0       |0       |
|  clk_gen_inst                      |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                              |sd2isp_fifo                                   |143    |84      |18      |114     |2       |0       |
|    ram_inst                        |ram_infer_sd2isp_fifo                         |12     |12      |0       |12      |2       |0       |
|    rd_to_wr_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |40     |28      |0       |40      |0       |0       |
|    wr_to_rd_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |33     |22      |0       |33      |0       |0       |
|  kb                                |Keyboard                                      |109    |93      |16      |49      |0       |0       |
|  sd_reader                         |sd_reader                                     |727    |632     |94      |331     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                    |308    |274     |34      |160     |0       |0       |
|  sdram_top_inst                    |sdram_top                                     |798    |614     |121     |392     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                     |407    |271     |75      |271     |6       |0       |
|      rd_fifo_data                  |fifo_data                                     |148    |96      |21      |116     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |18     |13      |0       |18      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |31     |23      |0       |31      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |34     |33      |0       |33      |0       |0       |
|      wr_fifo_data                  |fifo_data                                     |163    |103     |30      |127     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |27     |18      |0       |27      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |37     |21      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |37     |33      |0       |37      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                    |391    |343     |46      |121     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                   |63     |51      |12      |22      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                   |73     |73      |0       |13      |0       |0       |
|      sdram_init_inst               |sdram_init                                    |47     |41      |4       |25      |0       |0       |
|      sdram_read_inst               |sdram_read                                    |129    |111     |18      |31      |0       |0       |
|      sdram_write_inst              |sdram_write                                   |79     |67      |12      |30      |0       |0       |
|  u_logic                           |cortexm0ds_logic                              |5145   |5094    |51      |1373    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                      |155    |89      |65      |28      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                                |758    |470     |131     |498     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                       |758    |470     |131     |498     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                   |364    |215     |0       |355     |0       |0       |
|        reg_inst                    |register                                      |363    |214     |0       |354     |0       |0       |
|        tap_inst                    |tap                                           |1      |1       |0       |1       |0       |0       |
|      trigger_inst                  |trigger                                       |394    |255     |131     |143     |0       |0       |
|        bus_inst                    |bus_top                                       |200    |126     |74      |56      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                       |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                       |15     |9       |6       |5       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                       |95     |61      |34      |29      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                       |89     |55      |34      |21      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                      |111    |82      |29      |55      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5861  
    #2          2       2395  
    #3          3       922   
    #4          4       622   
    #5        5-10      983   
    #6        11-50     515   
    #7       51-100      21   
    #8       101-500     3    
  Average     3.15            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.482879s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (78.0%)

RUN-1004 : used memory is 947 MB, reserved memory is 937 MB, peak memory is 1002 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49639, tnet num: 11381, tinst num: 4963, tnode num: 58739, tedge num: 83773.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 11381 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 39939740245f355450bed382ef7391234e3ab0b3b1c0fc01bf21b8bc7c800d50 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4963
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 11383, pip num: 131159
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 260
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3179 valid insts, and 353729 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111101001101010010010011
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  19.447853s wall, 104.250000s user + 1.578125s system = 105.828125s CPU (544.2%)

RUN-1004 : used memory is 964 MB, reserved memory is 962 MB, peak memory is 1139 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240514_171040.log"
