#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Jul 31 20:06:22 2021
# Process ID: 3481
# Current directory: /home/ukallakuri/hardware_design/designs/ARL_phase3
# Command line: vivado
# Log file: /home/ukallakuri/hardware_design/designs/ARL_phase3/vivado.log
# Journal file: /home/ukallakuri/hardware_design/designs/ARL_phase3/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 6416.898 ; gain = 154.457 ; free physical = 1918 ; free virtual = 6949
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 2
[Sat Jul 31 20:08:31 2021] Launched synth_1...
Run output will be captured here: /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.runs/synth_1/runme.log
[Sat Jul 31 20:08:31 2021] Launched impl_1...
Run output will be captured here: /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 1441 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.50 . Memory (MB): peak = 7474.863 ; gain = 14.004 ; free physical = 1092 ; free virtual = 5968
Restored from archive | CPU: 0.510000 secs | Memory: 10.993439 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.50 . Memory (MB): peak = 7474.863 ; gain = 14.004 ; free physical = 1092 ; free virtual = 5968
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7474.863 ; gain = 0.000 ; free physical = 1094 ; free virtual = 5969
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 64 instances

open_run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 7684.977 ; gain = 1093.363 ; free physical = 987 ; free virtual = 5866
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim/design_top_temp_tb_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim/design_top_temp_tb_func_impl.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_top_temp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
xvlog --incr --relax -prj design_top_temp_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim/design_top_temp_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cntr_tst
INFO: [VRFC 10-311] analyzing module debounce_logic
INFO: [VRFC 10-311] analyzing module debounce_logic_0
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-311] analyzing module design_top_temp
INFO: [VRFC 10-311] analyzing module manchester_rx_m
INFO: [VRFC 10-311] analyzing module manchester_rx_top
INFO: [VRFC 10-311] analyzing module manchester_tx_m
INFO: [VRFC 10-311] analyzing module manchester_tx_top
INFO: [VRFC 10-311] analyzing module mmcm_drp_rcf_0628
INFO: [VRFC 10-311] analyzing module reg_b
INFO: [VRFC 10-311] analyzing module sp_ram_sim
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module top_mmcme2
INFO: [VRFC 10-311] analyzing module uart_tx_wrapper
INFO: [VRFC 10-311] analyzing module uart_txm_ex
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sim_1/new/design_top_temp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_top_temp_tb
run_program: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 7684.977 ; gain = 0.000 ; free physical = 942 ; free virtual = 5869
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto a34d704084c54797a22dc952e5919eb5 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot design_top_temp_tb_func_impl xil_defaultlib.design_top_temp_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 8 for port 'LED_OUT' [/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sim_1/new/design_top_temp_tb.v:93]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.ODDR
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.debounce_logic
Compiling module xil_defaultlib.debounce_logic_0
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.reg_b
Compiling module xil_defaultlib.mmcm_drp_rcf_0628
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=60.0,...
Compiling module xil_defaultlib.top_mmcme2
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=4.25,...
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_design_1_cl...
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module unisims_ver.RAM32X1S
Compiling module xil_defaultlib.sp_ram_sim
Compiling module xil_defaultlib.manchester_rx_m
Compiling module xil_defaultlib.manchester_rx_top
Compiling module xil_defaultlib.cntr_tst
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.manchester_tx_m
Compiling module xil_defaultlib.manchester_tx_top
Compiling module xil_defaultlib.uart_txm_ex
Compiling module xil_defaultlib.uart_tx_wrapper
Compiling module xil_defaultlib.design_top_temp
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.design_top_temp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_top_temp_tb_func_impl
run_program: Time (s): cpu = 00:00:41 ; elapsed = 00:00:19 . Memory (MB): peak = 7684.977 ; gain = 0.000 ; free physical = 984 ; free virtual = 5849
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_top_temp_tb_func_impl -key {Post-Implementation:sim_1:Functional:design_top_temp_tb} -tclbatch {design_top_temp_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source design_top_temp_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_top_temp_tb_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:41 ; elapsed = 00:00:55 . Memory (MB): peak = 7706.453 ; gain = 1114.840 ; free physical = 889 ; free virtual = 5766
run all
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203A7DC66A
set_property PROGRAM.FILE {/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/bit_files/test/top_master.bit} [get_hw_devices xc7vx485t_0]
current_hw_device [get_hw_devices xc7vx485t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-1435] Device xc7vx485t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7vx485t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7vx485t_0]
set_property PROGRAM.FILE {/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/bit_files/test/top_slave.bit} [get_hw_devices xc7vx485t_0]
program_hw_devices [get_hw_devices xc7vx485t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 8546.676 ; gain = 0.000 ; free physical = 166 ; free virtual = 4865
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-1434] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim/design_top_temp_tb_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim/design_top_temp_tb_func_impl.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_top_temp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
xvlog --incr --relax -prj design_top_temp_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim/design_top_temp_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cntr_tst
INFO: [VRFC 10-311] analyzing module debounce_logic
INFO: [VRFC 10-311] analyzing module debounce_logic_0
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-311] analyzing module design_top_temp
INFO: [VRFC 10-311] analyzing module manchester_rx_m
INFO: [VRFC 10-311] analyzing module manchester_rx_top
INFO: [VRFC 10-311] analyzing module manchester_tx_m
INFO: [VRFC 10-311] analyzing module manchester_tx_top
INFO: [VRFC 10-311] analyzing module mmcm_drp_rcf_0628
INFO: [VRFC 10-311] analyzing module reg_b
INFO: [VRFC 10-311] analyzing module sp_ram_sim
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module top_mmcme2
INFO: [VRFC 10-311] analyzing module uart_tx_wrapper
INFO: [VRFC 10-311] analyzing module uart_txm_ex
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sim_1/new/design_top_temp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_top_temp_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto a34d704084c54797a22dc952e5919eb5 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot design_top_temp_tb_func_impl xil_defaultlib.design_top_temp_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 8 for port 'LED_OUT' [/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sim_1/new/design_top_temp_tb.v:93]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.ODDR
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.debounce_logic
Compiling module xil_defaultlib.debounce_logic_0
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.reg_b
Compiling module xil_defaultlib.mmcm_drp_rcf_0628
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=60.0,...
Compiling module xil_defaultlib.top_mmcme2
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=4.25,...
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_design_1_cl...
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module unisims_ver.RAM32X1S
Compiling module xil_defaultlib.sp_ram_sim
Compiling module xil_defaultlib.manchester_rx_m
Compiling module xil_defaultlib.manchester_rx_top
Compiling module xil_defaultlib.cntr_tst
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.manchester_tx_m
Compiling module xil_defaultlib.manchester_tx_top
Compiling module xil_defaultlib.uart_txm_ex
Compiling module xil_defaultlib.uart_tx_wrapper
Compiling module xil_defaultlib.design_top_temp
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.design_top_temp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_top_temp_tb_func_impl

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim/xsim.dir/design_top_temp_tb_func_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Aug  1 12:48:47 2021...
run_program: Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 8695.977 ; gain = 0.000 ; free physical = 984 ; free virtual = 4045
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
launch_simulation: Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 8695.977 ; gain = 0.000 ; free physical = 984 ; free virtual = 4045
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
ERROR: [Wavedata 42-21] A waveform data source could not be established for the requested wave configuration.
relaunch_sim: Time (s): cpu = 00:00:40 ; elapsed = 00:00:23 . Memory (MB): peak = 8695.977 ; gain = 0.000 ; free physical = 929 ; free virtual = 3999
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim/design_top_temp_tb_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim/design_top_temp_tb_func_impl.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_top_temp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
xvlog --incr --relax -prj design_top_temp_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim/design_top_temp_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cntr_tst
INFO: [VRFC 10-311] analyzing module debounce_logic
INFO: [VRFC 10-311] analyzing module debounce_logic_0
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-311] analyzing module design_top_temp
INFO: [VRFC 10-311] analyzing module manchester_rx_m
INFO: [VRFC 10-311] analyzing module manchester_rx_top
INFO: [VRFC 10-311] analyzing module manchester_tx_m
INFO: [VRFC 10-311] analyzing module manchester_tx_top
INFO: [VRFC 10-311] analyzing module mmcm_drp_rcf_0628
INFO: [VRFC 10-311] analyzing module reg_b
INFO: [VRFC 10-311] analyzing module sp_ram_sim
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module top_mmcme2
INFO: [VRFC 10-311] analyzing module uart_tx_wrapper
INFO: [VRFC 10-311] analyzing module uart_txm_ex
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sim_1/new/design_top_temp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_top_temp_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto a34d704084c54797a22dc952e5919eb5 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot design_top_temp_tb_func_impl xil_defaultlib.design_top_temp_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 8 for port 'LED_OUT' [/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sim_1/new/design_top_temp_tb.v:93]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.ODDR
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.debounce_logic
Compiling module xil_defaultlib.debounce_logic_0
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.reg_b
Compiling module xil_defaultlib.mmcm_drp_rcf_0628
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=60.0,...
Compiling module xil_defaultlib.top_mmcme2
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=4.25,...
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_design_1_cl...
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module unisims_ver.RAM32X1S
Compiling module xil_defaultlib.sp_ram_sim
Compiling module xil_defaultlib.manchester_rx_m
Compiling module xil_defaultlib.manchester_rx_top
Compiling module xil_defaultlib.cntr_tst
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.manchester_tx_m
Compiling module xil_defaultlib.manchester_tx_top
Compiling module xil_defaultlib.uart_txm_ex
Compiling module xil_defaultlib.uart_tx_wrapper
Compiling module xil_defaultlib.design_top_temp
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.design_top_temp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_top_temp_tb_func_impl
run_program: Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 8695.977 ; gain = 0.000 ; free physical = 1038 ; free virtual = 4043
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 8695.977 ; gain = 0.000 ; free physical = 1038 ; free virtual = 4043
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
ERROR: [Wavedata 42-21] A waveform data source could not be established for the requested wave configuration.
relaunch_sim: Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 8695.977 ; gain = 0.000 ; free physical = 983 ; free virtual = 3989
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/timing/xsim/design_top_temp_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/timing/xsim/design_top_temp_tb_time_impl.sdf"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'write_sdf' was cancelled
INFO: [Vivado 12-5357] 'setup' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim/design_top_temp_tb_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim/design_top_temp_tb_func_impl.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_top_temp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
xvlog --incr --relax -prj design_top_temp_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim/design_top_temp_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cntr_tst
INFO: [VRFC 10-311] analyzing module debounce_logic
INFO: [VRFC 10-311] analyzing module debounce_logic_0
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-311] analyzing module design_top_temp
INFO: [VRFC 10-311] analyzing module manchester_rx_m
INFO: [VRFC 10-311] analyzing module manchester_rx_top
INFO: [VRFC 10-311] analyzing module manchester_tx_m
INFO: [VRFC 10-311] analyzing module manchester_tx_top
INFO: [VRFC 10-311] analyzing module mmcm_drp_rcf_0628
INFO: [VRFC 10-311] analyzing module reg_b
INFO: [VRFC 10-311] analyzing module sp_ram_sim
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module top_mmcme2
INFO: [VRFC 10-311] analyzing module uart_tx_wrapper
INFO: [VRFC 10-311] analyzing module uart_txm_ex
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sim_1/new/design_top_temp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_top_temp_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto a34d704084c54797a22dc952e5919eb5 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot design_top_temp_tb_func_impl xil_defaultlib.design_top_temp_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 8 for port 'LED_OUT' [/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sim_1/new/design_top_temp_tb.v:93]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.ODDR
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.debounce_logic
Compiling module xil_defaultlib.debounce_logic_0
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.reg_b
Compiling module xil_defaultlib.mmcm_drp_rcf_0628
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=60.0,...
Compiling module xil_defaultlib.top_mmcme2
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=4.25,...
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_design_1_cl...
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module unisims_ver.RAM32X1S
Compiling module xil_defaultlib.sp_ram_sim
Compiling module xil_defaultlib.manchester_rx_m
Compiling module xil_defaultlib.manchester_rx_top
Compiling module xil_defaultlib.cntr_tst
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.manchester_tx_m
Compiling module xil_defaultlib.manchester_tx_top
Compiling module xil_defaultlib.uart_txm_ex
Compiling module xil_defaultlib.uart_tx_wrapper
Compiling module xil_defaultlib.design_top_temp
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.design_top_temp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_top_temp_tb_func_impl
run_program: Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 8695.977 ; gain = 0.000 ; free physical = 1216 ; free virtual = 4266
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_top_temp_tb_func_impl -key {Post-Implementation:sim_1:Functional:design_top_temp_tb} -tclbatch {design_top_temp_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source design_top_temp_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_top_temp_tb_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 8695.977 ; gain = 0.000 ; free physical = 1161 ; free virtual = 4227
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim/design_top_temp_tb_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim/design_top_temp_tb_func_impl.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_top_temp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
xvlog --incr --relax -prj design_top_temp_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim/design_top_temp_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cntr_tst
INFO: [VRFC 10-311] analyzing module debounce_logic
INFO: [VRFC 10-311] analyzing module debounce_logic_0
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-311] analyzing module design_top_temp
INFO: [VRFC 10-311] analyzing module manchester_rx_m
INFO: [VRFC 10-311] analyzing module manchester_rx_top
INFO: [VRFC 10-311] analyzing module manchester_tx_m
INFO: [VRFC 10-311] analyzing module manchester_tx_top
INFO: [VRFC 10-311] analyzing module mmcm_drp_rcf_0628
INFO: [VRFC 10-311] analyzing module reg_b
INFO: [VRFC 10-311] analyzing module sp_ram_sim
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module top_mmcme2
INFO: [VRFC 10-311] analyzing module uart_tx_wrapper
INFO: [VRFC 10-311] analyzing module uart_txm_ex
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sim_1/new/design_top_temp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_top_temp_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto a34d704084c54797a22dc952e5919eb5 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot design_top_temp_tb_func_impl xil_defaultlib.design_top_temp_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 8 for port 'LED_OUT' [/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sim_1/new/design_top_temp_tb.v:93]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.ODDR
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.debounce_logic
Compiling module xil_defaultlib.debounce_logic_0
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.reg_b
Compiling module xil_defaultlib.mmcm_drp_rcf_0628
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=60.0,...
Compiling module xil_defaultlib.top_mmcme2
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=4.25,...
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_design_1_cl...
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module unisims_ver.RAM32X1S
Compiling module xil_defaultlib.sp_ram_sim
Compiling module xil_defaultlib.manchester_rx_m
Compiling module xil_defaultlib.manchester_rx_top
Compiling module xil_defaultlib.cntr_tst
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.manchester_tx_m
Compiling module xil_defaultlib.manchester_tx_top
Compiling module xil_defaultlib.uart_txm_ex
Compiling module xil_defaultlib.uart_tx_wrapper
Compiling module xil_defaultlib.design_top_temp
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.design_top_temp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_top_temp_tb_func_impl
run_program: Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 8695.977 ; gain = 0.000 ; free physical = 1245 ; free virtual = 4299
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 8695.977 ; gain = 0.000 ; free physical = 1245 ; free virtual = 4299
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 8695.977 ; gain = 0.000 ; free physical = 1194 ; free virtual = 4247
run all
run: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:08 . Memory (MB): peak = 8695.977 ; gain = 0.000 ; free physical = 1165 ; free virtual = 4237
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim/design_top_temp_tb_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim/design_top_temp_tb_func_impl.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_top_temp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
xvlog --incr --relax -prj design_top_temp_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim/design_top_temp_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cntr_tst
INFO: [VRFC 10-311] analyzing module debounce_logic
INFO: [VRFC 10-311] analyzing module debounce_logic_0
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-311] analyzing module design_top_temp
INFO: [VRFC 10-311] analyzing module manchester_rx_m
INFO: [VRFC 10-311] analyzing module manchester_rx_top
INFO: [VRFC 10-311] analyzing module manchester_tx_m
INFO: [VRFC 10-311] analyzing module manchester_tx_top
INFO: [VRFC 10-311] analyzing module mmcm_drp_rcf_0628
INFO: [VRFC 10-311] analyzing module reg_b
INFO: [VRFC 10-311] analyzing module sp_ram_sim
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module top_mmcme2
INFO: [VRFC 10-311] analyzing module uart_tx_wrapper
INFO: [VRFC 10-311] analyzing module uart_txm_ex
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sim_1/new/design_top_temp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_top_temp_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto a34d704084c54797a22dc952e5919eb5 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot design_top_temp_tb_func_impl xil_defaultlib.design_top_temp_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 8 for port 'LED_OUT' [/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sim_1/new/design_top_temp_tb.v:93]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.ODDR
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.debounce_logic
Compiling module xil_defaultlib.debounce_logic_0
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.reg_b
Compiling module xil_defaultlib.mmcm_drp_rcf_0628
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=60.0,...
Compiling module xil_defaultlib.top_mmcme2
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=4.25,...
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_design_1_cl...
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module unisims_ver.RAM32X1S
Compiling module xil_defaultlib.sp_ram_sim
Compiling module xil_defaultlib.manchester_rx_m
Compiling module xil_defaultlib.manchester_rx_top
Compiling module xil_defaultlib.cntr_tst
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.manchester_tx_m
Compiling module xil_defaultlib.manchester_tx_top
Compiling module xil_defaultlib.uart_txm_ex
Compiling module xil_defaultlib.uart_tx_wrapper
Compiling module xil_defaultlib.design_top_temp
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.design_top_temp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_top_temp_tb_func_impl
run_program: Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 8695.977 ; gain = 0.000 ; free physical = 1182 ; free virtual = 4261
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 8695.977 ; gain = 0.000 ; free physical = 1182 ; free virtual = 4261
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:42 ; elapsed = 00:00:18 . Memory (MB): peak = 8695.977 ; gain = 0.000 ; free physical = 1130 ; free virtual = 4210
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 8695.977 ; gain = 0.000 ; free physical = 1114 ; free virtual = 4210
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -jobs 2
[Sun Aug  1 12:58:02 2021] Launched synth_1...
Run output will be captured here: /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.runs/synth_1/runme.log
[Sun Aug  1 12:58:02 2021] Launched impl_1...
Run output will be captured here: /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.runs/impl_1/runme.log
close_design
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 1445 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.68 . Memory (MB): peak = 8707.137 ; gain = 0.000 ; free physical = 1904 ; free virtual = 4250
Restored from archive | CPU: 0.700000 secs | Memory: 10.960861 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.68 . Memory (MB): peak = 8707.137 ; gain = 0.000 ; free physical = 1904 ; free virtual = 4250
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8707.137 ; gain = 0.000 ; free physical = 1904 ; free virtual = 4251
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 64 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 8707.137 ; gain = 0.000 ; free physical = 1970 ; free virtual = 4324
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/timing/xsim/design_top_temp_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/timing/xsim/design_top_temp_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/timing/xsim/design_top_temp_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/timing/xsim/design_top_temp_tb_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_top_temp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/timing/xsim'
xvlog --incr --relax -prj design_top_temp_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/timing/xsim/design_top_temp_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD100
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD101
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD102
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD103
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD104
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD105
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD106
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD107
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD108
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD109
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD110
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD111
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD112
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD113
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD114
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD115
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD116
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD117
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD118
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD119
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD120
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD121
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD122
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD123
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD124
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD125
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD126
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD64
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD65
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD66
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD67
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD68
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD69
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD70
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD71
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD72
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD73
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD74
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD75
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD76
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD77
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD78
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD79
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD80
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD81
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD82
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD83
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD84
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD85
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD86
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD87
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD88
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD89
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD90
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD91
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD92
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD93
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD94
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD95
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD96
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD97
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD98
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD99
INFO: [VRFC 10-311] analyzing module cntr_tst
INFO: [VRFC 10-311] analyzing module debounce_logic
INFO: [VRFC 10-311] analyzing module debounce_logic_0
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-311] analyzing module design_top_temp
INFO: [VRFC 10-311] analyzing module manchester_rx_m
INFO: [VRFC 10-311] analyzing module manchester_rx_top
INFO: [VRFC 10-311] analyzing module manchester_tx_m
INFO: [VRFC 10-311] analyzing module manchester_tx_top
INFO: [VRFC 10-311] analyzing module mmcm_drp_rcf_0628
INFO: [VRFC 10-311] analyzing module reg_b
INFO: [VRFC 10-311] analyzing module sp_ram_sim
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module top_mmcme2
INFO: [VRFC 10-311] analyzing module uart_tx_wrapper
INFO: [VRFC 10-311] analyzing module uart_txm_ex
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sim_1/new/design_top_temp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_top_temp_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto a34d704084c54797a22dc952e5919eb5 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot design_top_temp_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.design_top_temp_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 8 for port 'LED_OUT' [/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sim_1/new/design_top_temp_tb.v:93]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "design_top_temp_tb_time_impl.sdf", for root module "design_top_temp_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "design_top_temp_tb_time_impl.sdf", for root module "design_top_temp_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.ODDR
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.debounce_logic
Compiling module xil_defaultlib.debounce_logic_0
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.GND
Compiling module simprims_ver.VCC
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.reg_b
Compiling module xil_defaultlib.mmcm_drp_rcf_0628
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=60.0,...
Compiling module xil_defaultlib.top_mmcme2
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.IBUFDS
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=4.25,...
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_design_1_cl...
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1S_HD64
Compiling module xil_defaultlib.RAM32X1S_HD65
Compiling module xil_defaultlib.RAM32X1S_HD66
Compiling module xil_defaultlib.RAM32X1S_HD67
Compiling module xil_defaultlib.RAM32X1S_HD68
Compiling module xil_defaultlib.RAM32X1S_HD69
Compiling module xil_defaultlib.RAM32X1S_HD70
Compiling module xil_defaultlib.RAM32X1S_HD71
Compiling module xil_defaultlib.RAM32X1S_HD72
Compiling module xil_defaultlib.RAM32X1S_HD73
Compiling module xil_defaultlib.RAM32X1S_HD74
Compiling module xil_defaultlib.RAM32X1S_HD75
Compiling module xil_defaultlib.RAM32X1S_HD76
Compiling module xil_defaultlib.RAM32X1S_HD77
Compiling module xil_defaultlib.RAM32X1S_HD78
Compiling module xil_defaultlib.RAM32X1S_HD79
Compiling module xil_defaultlib.RAM32X1S_HD80
Compiling module xil_defaultlib.RAM32X1S_HD81
Compiling module xil_defaultlib.RAM32X1S_HD82
Compiling module xil_defaultlib.RAM32X1S_HD83
Compiling module xil_defaultlib.RAM32X1S_HD84
Compiling module xil_defaultlib.RAM32X1S_HD85
Compiling module xil_defaultlib.RAM32X1S_HD86
Compiling module xil_defaultlib.RAM32X1S_HD87
Compiling module xil_defaultlib.RAM32X1S_HD88
Compiling module xil_defaultlib.RAM32X1S_HD89
Compiling module xil_defaultlib.RAM32X1S_HD90
Compiling module xil_defaultlib.RAM32X1S_HD91
Compiling module xil_defaultlib.RAM32X1S_HD92
Compiling module xil_defaultlib.RAM32X1S_HD93
Compiling module xil_defaultlib.RAM32X1S_HD94
Compiling module xil_defaultlib.RAM32X1S_HD95
Compiling module xil_defaultlib.RAM32X1S_HD96
Compiling module xil_defaultlib.RAM32X1S_HD97
Compiling module xil_defaultlib.RAM32X1S_HD98
Compiling module xil_defaultlib.RAM32X1S_HD99
Compiling module xil_defaultlib.RAM32X1S_HD100
Compiling module xil_defaultlib.RAM32X1S_HD101
Compiling module xil_defaultlib.RAM32X1S_HD102
Compiling module xil_defaultlib.RAM32X1S_HD103
Compiling module xil_defaultlib.RAM32X1S_HD104
Compiling module xil_defaultlib.RAM32X1S_HD105
Compiling module xil_defaultlib.RAM32X1S_HD106
Compiling module xil_defaultlib.RAM32X1S_HD107
Compiling module xil_defaultlib.RAM32X1S_HD108
Compiling module xil_defaultlib.RAM32X1S_HD109
Compiling module xil_defaultlib.RAM32X1S_HD110
Compiling module xil_defaultlib.RAM32X1S_HD111
Compiling module xil_defaultlib.RAM32X1S_HD112
Compiling module xil_defaultlib.RAM32X1S_HD113
Compiling module xil_defaultlib.RAM32X1S_HD114
Compiling module xil_defaultlib.RAM32X1S_HD115
Compiling module xil_defaultlib.RAM32X1S_HD116
Compiling module xil_defaultlib.RAM32X1S_HD117
Compiling module xil_defaultlib.RAM32X1S_HD118
Compiling module xil_defaultlib.RAM32X1S_HD119
Compiling module xil_defaultlib.RAM32X1S_HD120
Compiling module xil_defaultlib.RAM32X1S_HD121
Compiling module xil_defaultlib.RAM32X1S_HD122
Compiling module xil_defaultlib.RAM32X1S_HD123
Compiling module xil_defaultlib.RAM32X1S_HD124
Compiling module xil_defaultlib.RAM32X1S_HD125
Compiling module xil_defaultlib.RAM32X1S_HD126
Compiling module xil_defaultlib.sp_ram_sim
Compiling module xil_defaultlib.manchester_rx_m
Compiling module xil_defaultlib.manchester_rx_top
Compiling module xil_defaultlib.cntr_tst
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.manchester_tx_m
Compiling module xil_defaultlib.manchester_tx_top
Compiling module xil_defaultlib.uart_txm_ex
Compiling module xil_defaultlib.uart_tx_wrapper
Compiling module xil_defaultlib.design_top_temp
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.design_top_temp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_top_temp_tb_time_impl

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/timing/xsim/xsim.dir/design_top_temp_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Aug  1 13:06:29 2021...
run_program: Time (s): cpu = 00:04:20 ; elapsed = 00:02:42 . Memory (MB): peak = 8707.137 ; gain = 0.000 ; free physical = 2066 ; free virtual = 4251
INFO: [USF-XSim-69] 'elaborate' step finished in '162' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_top_temp_tb_time_impl -key {Post-Implementation:sim_1:Timing:design_top_temp_tb} -tclbatch {design_top_temp_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source design_top_temp_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/MMCME2_ADV.v" Line 4488: Timing violation in scope /design_top_temp_tb/uut/feedback/mmcme2_test_inst/TChk4488_107937 at time 8276 ps $width (negedge CLKIN1,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/MMCME2_ADV.v" Line 4494: Timing violation in scope /design_top_temp_tb/uut/feedback/mmcme2_test_inst/TChk4494_107943 at time 13276 ps $width (posedge CLKIN1,(0:0:0),0,notifier) 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_top_temp_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:04:39 ; elapsed = 00:02:57 . Memory (MB): peak = 8707.137 ; gain = 0.000 ; free physical = 1823 ; free virtual = 4081
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/timing/xsim/design_top_temp_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/timing/xsim/design_top_temp_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/timing/xsim/design_top_temp_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/timing/xsim/design_top_temp_tb_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_top_temp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/timing/xsim'
xvlog --incr --relax -prj design_top_temp_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/timing/xsim/design_top_temp_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD100
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD101
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD102
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD103
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD104
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD105
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD106
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD107
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD108
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD109
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD110
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD111
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD112
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD113
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD114
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD115
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD116
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD117
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD118
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD119
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD120
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD121
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD122
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD123
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD124
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD125
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD126
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD64
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD65
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD66
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD67
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD68
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD69
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD70
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD71
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD72
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD73
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD74
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD75
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD76
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD77
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD78
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD79
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD80
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD81
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD82
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD83
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD84
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD85
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD86
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD87
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD88
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD89
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD90
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD91
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD92
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD93
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD94
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD95
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD96
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD97
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD98
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD99
INFO: [VRFC 10-311] analyzing module cntr_tst
INFO: [VRFC 10-311] analyzing module debounce_logic
INFO: [VRFC 10-311] analyzing module debounce_logic_0
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-311] analyzing module design_top_temp
INFO: [VRFC 10-311] analyzing module manchester_rx_m
INFO: [VRFC 10-311] analyzing module manchester_rx_top
INFO: [VRFC 10-311] analyzing module manchester_tx_m
INFO: [VRFC 10-311] analyzing module manchester_tx_top
INFO: [VRFC 10-311] analyzing module mmcm_drp_rcf_0628
INFO: [VRFC 10-311] analyzing module reg_b
INFO: [VRFC 10-311] analyzing module sp_ram_sim
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module top_mmcme2
INFO: [VRFC 10-311] analyzing module uart_tx_wrapper
INFO: [VRFC 10-311] analyzing module uart_txm_ex
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sim_1/new/design_top_temp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_top_temp_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8707.137 ; gain = 0.000 ; free physical = 1862 ; free virtual = 4226
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto a34d704084c54797a22dc952e5919eb5 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot design_top_temp_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.design_top_temp_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 8 for port 'LED_OUT' [/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sim_1/new/design_top_temp_tb.v:93]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "design_top_temp_tb_time_impl.sdf", for root module "design_top_temp_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "design_top_temp_tb_time_impl.sdf", for root module "design_top_temp_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.ODDR
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.debounce_logic
Compiling module xil_defaultlib.debounce_logic_0
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.GND
Compiling module simprims_ver.VCC
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.reg_b
Compiling module xil_defaultlib.mmcm_drp_rcf_0628
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=60.0,...
Compiling module xil_defaultlib.top_mmcme2
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.IBUFDS
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=4.25,...
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_design_1_cl...
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1S_HD64
Compiling module xil_defaultlib.RAM32X1S_HD65
Compiling module xil_defaultlib.RAM32X1S_HD66
Compiling module xil_defaultlib.RAM32X1S_HD67
Compiling module xil_defaultlib.RAM32X1S_HD68
Compiling module xil_defaultlib.RAM32X1S_HD69
Compiling module xil_defaultlib.RAM32X1S_HD70
Compiling module xil_defaultlib.RAM32X1S_HD71
Compiling module xil_defaultlib.RAM32X1S_HD72
Compiling module xil_defaultlib.RAM32X1S_HD73
Compiling module xil_defaultlib.RAM32X1S_HD74
Compiling module xil_defaultlib.RAM32X1S_HD75
Compiling module xil_defaultlib.RAM32X1S_HD76
Compiling module xil_defaultlib.RAM32X1S_HD77
Compiling module xil_defaultlib.RAM32X1S_HD78
Compiling module xil_defaultlib.RAM32X1S_HD79
Compiling module xil_defaultlib.RAM32X1S_HD80
Compiling module xil_defaultlib.RAM32X1S_HD81
Compiling module xil_defaultlib.RAM32X1S_HD82
Compiling module xil_defaultlib.RAM32X1S_HD83
Compiling module xil_defaultlib.RAM32X1S_HD84
Compiling module xil_defaultlib.RAM32X1S_HD85
Compiling module xil_defaultlib.RAM32X1S_HD86
Compiling module xil_defaultlib.RAM32X1S_HD87
Compiling module xil_defaultlib.RAM32X1S_HD88
Compiling module xil_defaultlib.RAM32X1S_HD89
Compiling module xil_defaultlib.RAM32X1S_HD90
Compiling module xil_defaultlib.RAM32X1S_HD91
Compiling module xil_defaultlib.RAM32X1S_HD92
Compiling module xil_defaultlib.RAM32X1S_HD93
Compiling module xil_defaultlib.RAM32X1S_HD94
Compiling module xil_defaultlib.RAM32X1S_HD95
Compiling module xil_defaultlib.RAM32X1S_HD96
Compiling module xil_defaultlib.RAM32X1S_HD97
Compiling module xil_defaultlib.RAM32X1S_HD98
Compiling module xil_defaultlib.RAM32X1S_HD99
Compiling module xil_defaultlib.RAM32X1S_HD100
Compiling module xil_defaultlib.RAM32X1S_HD101
Compiling module xil_defaultlib.RAM32X1S_HD102
Compiling module xil_defaultlib.RAM32X1S_HD103
Compiling module xil_defaultlib.RAM32X1S_HD104
Compiling module xil_defaultlib.RAM32X1S_HD105
Compiling module xil_defaultlib.RAM32X1S_HD106
Compiling module xil_defaultlib.RAM32X1S_HD107
Compiling module xil_defaultlib.RAM32X1S_HD108
Compiling module xil_defaultlib.RAM32X1S_HD109
Compiling module xil_defaultlib.RAM32X1S_HD110
Compiling module xil_defaultlib.RAM32X1S_HD111
Compiling module xil_defaultlib.RAM32X1S_HD112
Compiling module xil_defaultlib.RAM32X1S_HD113
Compiling module xil_defaultlib.RAM32X1S_HD114
Compiling module xil_defaultlib.RAM32X1S_HD115
Compiling module xil_defaultlib.RAM32X1S_HD116
Compiling module xil_defaultlib.RAM32X1S_HD117
Compiling module xil_defaultlib.RAM32X1S_HD118
Compiling module xil_defaultlib.RAM32X1S_HD119
Compiling module xil_defaultlib.RAM32X1S_HD120
Compiling module xil_defaultlib.RAM32X1S_HD121
Compiling module xil_defaultlib.RAM32X1S_HD122
Compiling module xil_defaultlib.RAM32X1S_HD123
Compiling module xil_defaultlib.RAM32X1S_HD124
Compiling module xil_defaultlib.RAM32X1S_HD125
Compiling module xil_defaultlib.RAM32X1S_HD126
Compiling module xil_defaultlib.sp_ram_sim
Compiling module xil_defaultlib.manchester_rx_m
Compiling module xil_defaultlib.manchester_rx_top
Compiling module xil_defaultlib.cntr_tst
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.manchester_tx_m
Compiling module xil_defaultlib.manchester_tx_top
Compiling module xil_defaultlib.uart_txm_ex
Compiling module xil_defaultlib.uart_tx_wrapper
Compiling module xil_defaultlib.design_top_temp
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.design_top_temp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_top_temp_tb_time_impl
run_program: Time (s): cpu = 00:04:30 ; elapsed = 00:02:33 . Memory (MB): peak = 8707.137 ; gain = 0.000 ; free physical = 2112 ; free virtual = 4156
INFO: [USF-XSim-69] 'elaborate' step finished in '153' seconds
launch_simulation: Time (s): cpu = 00:04:30 ; elapsed = 00:02:33 . Memory (MB): peak = 8707.137 ; gain = 0.000 ; free physical = 2112 ; free virtual = 4156
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/MMCME2_ADV.v" Line 4488: Timing violation in scope /design_top_temp_tb/uut/feedback/mmcme2_test_inst/TChk4488_107937 at time 8276 ps $width (negedge CLKIN1,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/MMCME2_ADV.v" Line 4494: Timing violation in scope /design_top_temp_tb/uut/feedback/mmcme2_test_inst/TChk4494_107943 at time 13276 ps $width (posedge CLKIN1,(0:0:0),0,notifier) 
relaunch_sim: Time (s): cpu = 00:04:39 ; elapsed = 00:02:43 . Memory (MB): peak = 8707.137 ; gain = 0.000 ; free physical = 1940 ; free virtual = 4008
run all
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[31]/TChk157_16343 at time 11131507 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[32]/TChk157_16343 at time 11131507 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[33]/TChk157_16343 at time 11131533 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[34]/TChk157_16343 at time 11131533 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[35]/TChk157_16343 at time 11131533 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[36]/TChk157_16343 at time 11131533 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[37]/TChk157_16343 at time 11131533 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[38]/TChk157_16343 at time 11131533 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[32]/TChk157_16343 at time 11131565 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[36]/TChk157_16343 at time 11131565 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[37]/TChk157_16343 at time 11131565 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[38]/TChk157_16343 at time 11131565 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[39]/TChk157_16343 at time 11131565 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[40]/TChk157_16343 at time 11131565 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[41]/TChk157_16343 at time 11131565 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[28]/TChk157_16343 at time 11131567 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[29]/TChk157_16343 at time 11131567 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[31]/TChk157_16343 at time 11131567 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[33]/TChk157_16343 at time 11131567 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[34]/TChk157_16343 at time 11131567 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[35]/TChk157_16343 at time 11131567 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[42]/TChk157_16343 at time 11131567 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[43]/TChk157_16343 at time 11131567 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[32]/TChk157_16343 at time 11131567 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[33]/TChk157_16343 at time 11131567 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[42]/TChk157_16343 at time 11131567 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[43]/TChk157_16343 at time 11131567 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[46]/TChk157_16343 at time 11131569 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[47]/TChk157_16343 at time 11131569 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[48]/TChk157_16343 at time 11131569 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[49]/TChk157_16343 at time 11131569 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[39]/TChk157_16343 at time 11131570 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[41]/TChk157_16343 at time 11131570 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[48]/TChk157_16343 at time 11131570 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[49]/TChk157_16343 at time 11131570 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[2]/TChk157_16343 at time 11131570 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[54]/TChk157_16343 at time 11131582 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[55]/TChk157_16343 at time 11131582 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[56]/TChk157_16343 at time 11131582 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[57]/TChk157_16343 at time 11131582 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[50]/TChk157_16343 at time 11131583 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[51]/TChk157_16343 at time 11131583 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[52]/TChk157_16343 at time 11131583 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[53]/TChk157_16343 at time 11131583 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[50]/TChk157_16343 at time 11131584 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[51]/TChk157_16343 at time 11131584 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[52]/TChk157_16343 at time 11131584 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[53]/TChk157_16343 at time 11131584 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[54]/TChk157_16343 at time 11131584 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[55]/TChk157_16343 at time 11131584 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[56]/TChk157_16343 at time 11131584 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[57]/TChk157_16343 at time 11131584 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[58]/TChk157_16343 at time 11131584 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[61]/TChk157_16343 at time 11131584 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[54]/TChk157_16343 at time 11131584 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[56]/TChk157_16343 at time 11131584 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[58]/TChk157_16343 at time 11131584 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[61]/TChk157_16343 at time 11131584 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[42]/TChk157_16343 at time 11131590 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[43]/TChk157_16343 at time 11131590 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[44]/TChk157_16343 at time 11131590 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[45]/TChk157_16343 at time 11131590 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[44]/TChk157_16343 at time 11131591 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[45]/TChk157_16343 at time 11131591 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[46]/TChk157_16343 at time 11131591 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[36]/TChk157_16343 at time 11131591 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[37]/TChk157_16343 at time 11131591 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[38]/TChk157_16343 at time 11131591 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[39]/TChk157_16343 at time 11131591 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[44]/TChk157_16343 at time 11131591 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[45]/TChk157_16343 at time 11131591 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[46]/TChk157_16343 at time 11131591 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[40]/TChk157_16343 at time 11131593 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[47]/TChk157_16343 at time 11131593 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[34]/TChk157_16343 at time 11131593 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[35]/TChk157_16343 at time 11131593 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[40]/TChk157_16343 at time 11131593 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[41]/TChk157_16343 at time 11131593 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[47]/TChk157_16343 at time 11131593 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[48]/TChk157_16343 at time 11131596 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[49]/TChk157_16343 at time 11131596 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[3]/TChk157_16343 at time 11131596 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[58]/TChk157_16343 at time 11131640 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[59]/TChk157_16343 at time 11131640 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[60]/TChk157_16343 at time 11131640 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[61]/TChk157_16343 at time 11131640 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_m/clk_cntr_reg[17]/TChk157_16343 at time 11131641 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_m/clk_cntr_reg[18]/TChk157_16343 at time 11131641 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_m/clk_cntr_reg[19]/TChk157_16343 at time 11131641 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_m/clk_cntr_reg[20]/TChk157_16343 at time 11131641 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_m/clk_cntr_reg[21]/TChk157_16343 at time 11131641 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_m/clk_cntr_reg[22]/TChk157_16343 at time 11131641 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_m/clk_cntr_reg[23]/TChk157_16343 at time 11131641 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_m/clk_cntr_reg[24]/TChk157_16343 at time 11131641 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_m/clk_cntr_reg[25]/TChk157_16343 at time 11131641 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_m/clk_cntr_reg[26]/TChk157_16343 at time 11131641 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_m/clk_cntr_reg[27]/TChk157_16343 at time 11131641 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_m/clk_cntr_reg[28]/TChk157_16343 at time 11131641 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_m/clk_cntr_reg[29]/TChk157_16343 at time 11131641 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_m/clk_cntr_reg[30]/TChk157_16343 at time 11131641 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_m/clk_cntr_reg[31]/TChk157_16343 at time 11131641 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[4]/TChk157_16343 at time 11131641 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[5]/TChk157_16343 at time 11131641 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[62]/TChk157_16343 at time 11131641 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[63]/TChk157_16343 at time 11131641 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[50]/TChk157_16343 at time 11131642 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[51]/TChk157_16343 at time 11131642 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[55]/TChk157_16343 at time 11131642 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[59]/TChk157_16343 at time 11131642 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[60]/TChk157_16343 at time 11131642 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[62]/TChk157_16343 at time 11131642 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_m/tx_out_reg/TChk157_16343 at time 11131667 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[59]/TChk157_16343 at time 11131667 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[60]/TChk157_16343 at time 11131667 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[62]/TChk157_16343 at time 11131667 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[63]/TChk157_16343 at time 11131667 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[52]/TChk157_16343 at time 11131667 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[53]/TChk157_16343 at time 11131667 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[57]/TChk157_16343 at time 11131667 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[63]/TChk157_16343 at time 11131667 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_m/bit_cnt_reg[1]/TChk157_16343 at time 11131668 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_m/bit_cnt_reg[4]/TChk157_16343 at time 11131668 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_m/bit_cnt_reg[5]/TChk157_16343 at time 11131668 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_m/sample_cnt_reg/TChk157_16343 at time 11131668 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/rx_m/rx_m/cntr_reg[3]/TChk157_16343 at time 11131676 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/cntr_reg[3]/TChk157_16343 at time 11131676 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/cntr_reg[4]/TChk157_16343 at time 11131676 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/rx_m/rx_m/cntr_reg[0]/TChk157_16343 at time 11131677 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/state_reg[1]/TChk157_16343 at time 11131677 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/cntr_reg[0]/TChk157_16343 at time 11131677 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/cntr_reg[5]/TChk157_16343 at time 11131677 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/cntr_reg[7]/TChk157_16343 at time 11131677 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/state_reg[1]/TChk157_16343 at time 11131677 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/state_reg[1]/TChk157_16343 at time 11131677 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart_flag_reg/TChk157_16343 at time 11131677 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[27]/TChk157_16343 at time 11131678 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[28]/TChk157_16343 at time 11131678 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[29]/TChk157_16343 at time 11131678 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[30]/TChk157_16343 at time 11131678 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/state_reg[3]/TChk157_16343 at time 11131678 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/rx_m/rx_m/cntr_reg[2]/TChk157_16343 at time 11131702 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/cntr_reg[2]/TChk157_16343 at time 11131702 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/rx_m/rx_m/cntr_reg[1]/TChk157_16343 at time 11131703 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/state_reg[0]/TChk157_16343 at time 11131703 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/state_reg[2]/TChk157_16343 at time 11131703 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/cntr_reg[1]/TChk157_16343 at time 11131703 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/cntr_reg[6]/TChk157_16343 at time 11131703 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/state_reg[0]/TChk157_16343 at time 11131703 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/state_reg[0]/TChk157_16343 at time 11131703 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/state_reg[2]/TChk157_16343 at time 11131703 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_on_reg/TChk157_16343 at time 11131703 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[23]/TChk157_16343 at time 11131704 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[24]/TChk157_16343 at time 11131704 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[25]/TChk157_16343 at time 11131704 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[26]/TChk157_16343 at time 11131704 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff_mem_addra_internal_1_reg[0]/TChk157_16343 at time 11131704 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff_mem_addra_internal_1_reg[1]/TChk157_16343 at time 11131704 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff_mem_addra_internal_1_reg[2]/TChk157_16343 at time 11131704 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff_mem_addra_internal_1_reg[3]/TChk157_16343 at time 11131704 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff_mem_addra_internal_2_reg[0]/TChk157_16343 at time 11131704 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff_mem_addra_internal_2_reg[1]/TChk157_16343 at time 11131704 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff_mem_addra_internal_2_reg[2]/TChk157_16343 at time 11131704 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff_mem_addra_internal_2_reg[3]/TChk157_16343 at time 11131704 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff_mem_en_reg/TChk157_16343 at time 11131704 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart_mem_en_reg/TChk157_16343 at time 11131704 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/rx_m/rx_m/op_load_reg/TChk157_16343 at time 11131734 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/rx_m/rx_m/rx_ready_internal_reg/TChk157_16343 at time 11131734 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/cntr_en_reg/TChk157_16343 at time 11131735 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart_tx_load_reg/TChk157_16343 at time 11131735 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[22]/TChk157_16343 at time 11131736 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[22]/TChk157_16343 at time 11131736 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[20]/TChk157_16343 at time 11131738 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[21]/TChk157_16343 at time 11131738 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[23]/TChk157_16343 at time 11131738 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[28]/TChk157_16343 at time 11131738 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[29]/TChk157_16343 at time 11131738 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[20]/TChk157_16343 at time 11131738 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[21]/TChk157_16343 at time 11131738 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[22]/TChk157_16343 at time 11131738 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[16]/TChk157_16343 at time 11131741 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[17]/TChk157_16343 at time 11131741 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[19]/TChk157_16343 at time 11131741 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[1]/TChk157_16343 at time 11131741 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[16]/TChk157_16343 at time 11131741 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[17]/TChk157_16343 at time 11131741 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[24]/TChk157_16343 at time 11131741 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[25]/TChk157_16343 at time 11131741 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[26]/TChk157_16343 at time 11131741 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[31]/TChk157_16343 at time 11131741 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[17]/TChk157_16343 at time 11131741 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[18]/TChk157_16343 at time 11131741 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[19]/TChk157_16343 at time 11131741 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[1]/TChk157_16343 at time 11131741 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[0]/TChk157_16343 at time 11131755 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[10]/TChk157_16343 at time 11131755 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[11]/TChk157_16343 at time 11131755 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[14]/TChk157_16343 at time 11131755 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[15]/TChk157_16343 at time 11131755 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[4]/TChk157_16343 at time 11131755 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[5]/TChk157_16343 at time 11131755 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[6]/TChk157_16343 at time 11131755 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[7]/TChk157_16343 at time 11131755 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[0]/TChk157_16343 at time 11131755 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[10]/TChk157_16343 at time 11131755 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[11]/TChk157_16343 at time 11131755 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[14]/TChk157_16343 at time 11131755 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[15]/TChk157_16343 at time 11131755 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[4]/TChk157_16343 at time 11131755 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[5]/TChk157_16343 at time 11131755 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[6]/TChk157_16343 at time 11131755 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[7]/TChk157_16343 at time 11131755 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[9]/TChk157_16343 at time 11131755 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[0]/TChk157_16343 at time 11131755 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[10]/TChk157_16343 at time 11131755 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[11]/TChk157_16343 at time 11131755 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[12]/TChk157_16343 at time 11131755 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[13]/TChk157_16343 at time 11131755 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[14]/TChk157_16343 at time 11131755 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[15]/TChk157_16343 at time 11131755 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[16]/TChk157_16343 at time 11131755 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl/ff1_reg/TChk157_16343 at time 11131759 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl_uart/ff1_reg/TChk157_16343 at time 11131759 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl/counter_reg[0]/TChk157_16343 at time 11131760 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl/counter_reg[1]/TChk157_16343 at time 11131760 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl/counter_reg[2]/TChk157_16343 at time 11131760 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl/counter_reg[3]/TChk157_16343 at time 11131760 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl/flag_reg/TChk157_16343 at time 11131760 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl_uart/counter_reg[0]/TChk157_16343 at time 11131760 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl_uart/counter_reg[1]/TChk157_16343 at time 11131760 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl_uart/counter_reg[2]/TChk157_16343 at time 11131760 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl_uart/counter_reg[3]/TChk157_16343 at time 11131760 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl_uart/flag_reg/TChk157_16343 at time 11131760 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl/counter_reg[4]/TChk157_16343 at time 11131762 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl/counter_reg[5]/TChk157_16343 at time 11131762 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl/counter_reg[6]/TChk157_16343 at time 11131762 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl/counter_reg[7]/TChk157_16343 at time 11131762 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl/ff2_reg/TChk157_16343 at time 11131762 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl/out_internal_reg/TChk157_16343 at time 11131762 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl_uart/counter_reg[4]/TChk157_16343 at time 11131762 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl_uart/counter_reg[5]/TChk157_16343 at time 11131762 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl_uart/counter_reg[6]/TChk157_16343 at time 11131762 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl_uart/counter_reg[7]/TChk157_16343 at time 11131762 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl_uart/ff2_reg/TChk157_16343 at time 11131762 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl_uart/out_internal_reg/TChk157_16343 at time 11131762 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/rx_m/rx_m/en_reg/TChk157_16343 at time 11131762 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[20]/TChk157_16343 at time 11131762 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[21]/TChk157_16343 at time 11131762 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[23]/TChk157_16343 at time 11131762 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_on_internal_reg/TChk157_16343 at time 11131762 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl/counter_reg[10]/TChk157_16343 at time 11131763 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl/counter_reg[11]/TChk157_16343 at time 11131763 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl/counter_reg[12]/TChk157_16343 at time 11131763 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl/counter_reg[13]/TChk157_16343 at time 11131763 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl/counter_reg[14]/TChk157_16343 at time 11131763 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl/counter_reg[15]/TChk157_16343 at time 11131763 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl/counter_reg[8]/TChk157_16343 at time 11131763 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl/counter_reg[9]/TChk157_16343 at time 11131763 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl_uart/counter_reg[10]/TChk157_16343 at time 11131763 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl_uart/counter_reg[11]/TChk157_16343 at time 11131763 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl_uart/counter_reg[12]/TChk157_16343 at time 11131763 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl_uart/counter_reg[13]/TChk157_16343 at time 11131763 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl_uart/counter_reg[14]/TChk157_16343 at time 11131763 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl_uart/counter_reg[15]/TChk157_16343 at time 11131763 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl_uart/counter_reg[8]/TChk157_16343 at time 11131763 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl_uart/counter_reg[9]/TChk157_16343 at time 11131763 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl/counter_reg[16]/TChk157_16343 at time 11131764 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl/counter_reg[17]/TChk157_16343 at time 11131764 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl/counter_reg[18]/TChk157_16343 at time 11131764 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl/counter_reg[19]/TChk157_16343 at time 11131764 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl_uart/counter_reg[16]/TChk157_16343 at time 11131764 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl_uart/counter_reg[17]/TChk157_16343 at time 11131764 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl_uart/counter_reg[18]/TChk157_16343 at time 11131764 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl_uart/counter_reg[19]/TChk157_16343 at time 11131764 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[18]/TChk157_16343 at time 11131764 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[27]/TChk157_16343 at time 11131764 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[30]/TChk157_16343 at time 11131764 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[27]/TChk157_16343 at time 11131764 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[30]/TChk157_16343 at time 11131764 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl/counter_reg[20]/TChk157_16343 at time 11131765 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl/counter_reg[21]/TChk157_16343 at time 11131765 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl/counter_reg[22]/TChk157_16343 at time 11131765 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl/counter_reg[23]/TChk157_16343 at time 11131765 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl/counter_reg[24]/TChk157_16343 at time 11131765 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl/counter_reg[25]/TChk157_16343 at time 11131765 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl/counter_reg[26]/TChk157_16343 at time 11131765 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl/counter_reg[27]/TChk157_16343 at time 11131765 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl_uart/counter_reg[20]/TChk157_16343 at time 11131765 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl_uart/counter_reg[21]/TChk157_16343 at time 11131765 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl_uart/counter_reg[22]/TChk157_16343 at time 11131765 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl_uart/counter_reg[23]/TChk157_16343 at time 11131765 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl_uart/counter_reg[24]/TChk157_16343 at time 11131765 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl_uart/counter_reg[25]/TChk157_16343 at time 11131765 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl_uart/counter_reg[26]/TChk157_16343 at time 11131765 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl_uart/counter_reg[27]/TChk157_16343 at time 11131765 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl/counter_reg[28]/TChk157_16343 at time 11131766 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl/counter_reg[29]/TChk157_16343 at time 11131766 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl/counter_reg[30]/TChk157_16343 at time 11131766 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl/counter_reg[31]/TChk157_16343 at time 11131766 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl_uart/counter_reg[28]/TChk157_16343 at time 11131766 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl_uart/counter_reg[29]/TChk157_16343 at time 11131766 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl_uart/counter_reg[30]/TChk157_16343 at time 11131766 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/dbl_uart/counter_reg[31]/TChk157_16343 at time 11131766 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[24]/TChk157_16343 at time 11131767 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[25]/TChk157_16343 at time 11131767 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[26]/TChk157_16343 at time 11131767 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[2]/TChk157_16343 at time 11131767 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[3]/TChk157_16343 at time 11131767 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[18]/TChk157_16343 at time 11131767 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[19]/TChk157_16343 at time 11131767 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[1]/TChk157_16343 at time 11131767 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[2]/TChk157_16343 at time 11131767 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[3]/TChk157_16343 at time 11131767 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_0_0/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_10_10/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_11_11/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_12_12/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_13_13/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_14_14/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_15_15/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_16_16/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_17_17/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_18_18/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_19_19/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_1_1/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_20_20/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_21_21/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_22_22/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_23_23/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_24_24/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_25_25/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_26_26/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_27_27/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_28_28/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_29_29/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_2_2/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_30_30/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_31_31/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_32_32/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_33_33/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_34_34/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_35_35/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_36_36/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_37_37/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_38_38/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_39_39/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_3_3/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_40_40/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_41_41/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_42_42/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_43_43/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_44_44/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_45_45/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_46_46/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_47_47/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_48_48/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_49_49/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_4_4/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_50_50/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_51_51/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_52_52/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_53_53/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_54_54/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_55_55/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_56_56/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_57_57/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_58_58/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_59_59/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_5_5/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_60_60/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_61_61/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_62_62/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_63_63/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_6_6/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_7_7/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_8_8/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/RAMS32.v" Line 209: Timing violation in scope /design_top_temp_tb/uut/top_sub1/dbuff/ram_sp_reg_0_15_9_9/SP/TChk209_111776 at time 11131781 ps $width (posedge CLK,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[12]/TChk157_16343 at time 11131781 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[13]/TChk157_16343 at time 11131781 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[8]/TChk157_16343 at time 11131781 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/coarse_ts_reg_reg[9]/TChk157_16343 at time 11131781 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[12]/TChk157_16343 at time 11131781 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[13]/TChk157_16343 at time 11131781 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_in_reg[8]/TChk157_16343 at time 11131781 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_serial_data_internal_reg/TChk157_22787 at time 11131810 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/sample_count_reg[0]/TChk157_16343 at time 11131811 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart_tx_load_internal_reg/TChk157_16343 at time 11131811 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_m/clk_cntr_reg[10]/TChk157_16343 at time 11131812 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_m/clk_cntr_reg[11]/TChk157_16343 at time 11131812 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_m/clk_cntr_reg[12]/TChk157_16343 at time 11131812 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_m/clk_cntr_reg[13]/TChk157_16343 at time 11131812 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_m/clk_cntr_reg[14]/TChk157_16343 at time 11131812 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_m/clk_cntr_reg[15]/TChk157_16343 at time 11131812 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_m/clk_cntr_reg[16]/TChk157_16343 at time 11131812 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_m/clk_cntr_reg[1]/TChk157_16343 at time 11131812 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_m/clk_cntr_reg[3]/TChk157_16343 at time 11131812 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_m/clk_cntr_reg[4]/TChk157_16343 at time 11131812 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_m/clk_cntr_reg[5]/TChk157_16343 at time 11131812 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_m/clk_cntr_reg[6]/TChk157_16343 at time 11131812 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_m/clk_cntr_reg[7]/TChk157_16343 at time 11131812 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_m/clk_cntr_reg[8]/TChk157_16343 at time 11131812 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_m/clk_cntr_reg[9]/TChk157_16343 at time 11131812 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/bit_count_reg[4]/TChk157_16343 at time 11131812 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/bit_count_reg[7]/TChk157_16343 at time 11131812 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/sample_count_reg[1]/TChk157_16343 at time 11131813 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/sample_count_reg[2]/TChk157_16343 at time 11131813 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/sample_count_reg[3]/TChk157_16343 at time 11131813 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/sample_count_reg[6]/TChk157_16343 at time 11131813 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_m/bit_cnt_reg[3]/TChk157_16343 at time 11131814 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_m/clk_cntr_reg[0]/TChk157_16343 at time 11131814 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/sample_count_reg[11]/TChk157_16343 at time 11131814 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/sample_count_reg[5]/TChk157_16343 at time 11131814 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/sample_count_reg[7]/TChk157_16343 at time 11131814 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/sample_count_reg[8]/TChk157_16343 at time 11131814 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/sample_count_reg[9]/TChk157_16343 at time 11131814 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[6]/TChk157_16343 at time 11131814 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[7]/TChk157_16343 at time 11131814 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[8]/TChk157_16343 at time 11131814 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/tx_reg_reg[9]/TChk157_16343 at time 11131814 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/bit_count_reg[0]/TChk157_16343 at time 11131836 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/bit_count_reg[1]/TChk157_16343 at time 11131836 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDSE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/ready_internal_reg/TChk157_22787 at time 11131837 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/sample_count_reg[4]/TChk157_16343 at time 11131837 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_m/clk_cntr_reg[2]/TChk157_135036 at time 11131838 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_m/pre_done_reg/TChk157_16343 at time 11131838 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/bit_count_reg[2]/TChk157_16343 at time 11131838 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/bit_count_reg[3]/TChk157_16343 at time 11131838 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/bit_count_reg[5]/TChk157_16343 at time 11131838 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/bit_count_reg[6]/TChk157_16343 at time 11131838 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/uart/tx/sample_count_reg[10]/TChk157_16343 at time 11131838 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_m/bit_cnt_reg[0]/TChk157_16343 at time 11131840 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_m/bit_cnt_reg[2]/TChk157_16343 at time 11131840 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDRE.v" Line 157: Timing violation in scope /design_top_temp_tb/uut/top_sub1/tx_m/tx_m/bit_cnt_reg[6]/TChk157_16343 at time 11131840 ps $width (posedge C &&& CE,(0:0:0),0,notifier) 
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 8707.137 ; gain = 0.000 ; free physical = 1900 ; free virtual = 4002
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/timing/xsim/design_top_temp_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/timing/xsim/design_top_temp_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/timing/xsim/design_top_temp_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/timing/xsim/design_top_temp_tb_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_top_temp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/timing/xsim'
xvlog --incr --relax -prj design_top_temp_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/timing/xsim/design_top_temp_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD100
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD101
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD102
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD103
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD104
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD105
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD106
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD107
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD108
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD109
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD110
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD111
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD112
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD113
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD114
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD115
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD116
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD117
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD118
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD119
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD120
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD121
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD122
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD123
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD124
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD125
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD126
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD64
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD65
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD66
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD67
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD68
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD69
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD70
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD71
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD72
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD73
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD74
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD75
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD76
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD77
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD78
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD79
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD80
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD81
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD82
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD83
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD84
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD85
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD86
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD87
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD88
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD89
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD90
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD91
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD92
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD93
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD94
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD95
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD96
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD97
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD98
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD99
INFO: [VRFC 10-311] analyzing module cntr_tst
INFO: [VRFC 10-311] analyzing module debounce_logic
INFO: [VRFC 10-311] analyzing module debounce_logic_0
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-311] analyzing module design_top_temp
INFO: [VRFC 10-311] analyzing module manchester_rx_m
INFO: [VRFC 10-311] analyzing module manchester_rx_top
INFO: [VRFC 10-311] analyzing module manchester_tx_m
INFO: [VRFC 10-311] analyzing module manchester_tx_top
INFO: [VRFC 10-311] analyzing module mmcm_drp_rcf_0628
INFO: [VRFC 10-311] analyzing module reg_b
INFO: [VRFC 10-311] analyzing module sp_ram_sim
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module top_mmcme2
INFO: [VRFC 10-311] analyzing module uart_tx_wrapper
INFO: [VRFC 10-311] analyzing module uart_txm_ex
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sim_1/new/design_top_temp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_top_temp_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8707.137 ; gain = 0.000 ; free physical = 1995 ; free virtual = 4148
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto a34d704084c54797a22dc952e5919eb5 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot design_top_temp_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.design_top_temp_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 8 for port 'LED_OUT' [/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sim_1/new/design_top_temp_tb.v:93]
Completed static elaboration
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 8707.137 ; gain = 0.000 ; free physical = 1979 ; free virtual = 4149
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 8707.137 ; gain = 0.000 ; free physical = 1979 ; free virtual = 4149
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim/design_top_temp_tb_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim/design_top_temp_tb_func_impl.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_top_temp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
xvlog --incr --relax -prj design_top_temp_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim/design_top_temp_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cntr_tst
INFO: [VRFC 10-311] analyzing module debounce_logic
INFO: [VRFC 10-311] analyzing module debounce_logic_0
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-311] analyzing module design_top_temp
INFO: [VRFC 10-311] analyzing module manchester_rx_m
INFO: [VRFC 10-311] analyzing module manchester_rx_top
INFO: [VRFC 10-311] analyzing module manchester_tx_m
INFO: [VRFC 10-311] analyzing module manchester_tx_top
INFO: [VRFC 10-311] analyzing module mmcm_drp_rcf_0628
INFO: [VRFC 10-311] analyzing module reg_b
INFO: [VRFC 10-311] analyzing module sp_ram_sim
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module top_mmcme2
INFO: [VRFC 10-311] analyzing module uart_tx_wrapper
INFO: [VRFC 10-311] analyzing module uart_txm_ex
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sim_1/new/design_top_temp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_top_temp_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto a34d704084c54797a22dc952e5919eb5 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot design_top_temp_tb_func_impl xil_defaultlib.design_top_temp_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 8 for port 'LED_OUT' [/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sim_1/new/design_top_temp_tb.v:93]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.ODDR
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.debounce_logic
Compiling module xil_defaultlib.debounce_logic_0
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.reg_b
Compiling module xil_defaultlib.mmcm_drp_rcf_0628
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=60.0,...
Compiling module xil_defaultlib.top_mmcme2
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=4.25,...
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_design_1_cl...
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module unisims_ver.RAM32X1S
Compiling module xil_defaultlib.sp_ram_sim
Compiling module xil_defaultlib.manchester_rx_m
Compiling module xil_defaultlib.manchester_rx_top
Compiling module xil_defaultlib.cntr_tst
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.manchester_tx_m
Compiling module xil_defaultlib.manchester_tx_top
Compiling module xil_defaultlib.uart_txm_ex
Compiling module xil_defaultlib.uart_tx_wrapper
Compiling module xil_defaultlib.design_top_temp
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.design_top_temp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_top_temp_tb_func_impl
run_program: Time (s): cpu = 00:00:53 ; elapsed = 00:00:20 . Memory (MB): peak = 8707.137 ; gain = 0.000 ; free physical = 1866 ; free virtual = 4079
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_top_temp_tb_func_impl -key {Post-Implementation:sim_1:Functional:design_top_temp_tb} -tclbatch {design_top_temp_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
