Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Nov 12 23:30:12 2025
| Host         : luke-MS-7E57 running 64-bit Linux Mint 22.1
| Command      : report_control_sets -verbose -file MatMul_v1_0_control_sets_placed.rpt
| Design       : MatMul_v1_0
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    42 |
|    Minimum number of control sets                        |    42 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    42 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    15 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    20 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             486 |          166 |
| Yes          | No                    | No                     |              67 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             194 |           37 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+-----------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|          Clock Signal         |                 Enable Signal                 |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+-----------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|  s00_axi_aclk_IBUF_BUFG       | accelerator/matr_agu/s00_axis_tready5_out     |                                          |                1 |              1 |         1.00 |
|  s00_axi_aclk_IBUF_BUFG       | accelerator/matr_agu/m00_axis_tlast3_out      |                                          |                1 |              1 |         1.00 |
|  s00_axi_aclk_IBUF_BUFG       | accelerator/matr_agu/m00_axis_tvalid4_out     |                                          |                1 |              1 |         1.00 |
|  s00_axi_aclk_IBUF_BUFG       | MatMul_v1_0_S00_AXI_inst/axi_arready0         | accelerator/MatrA/AR[0]                  |                1 |              2 |         2.00 |
|  s00_axi_aclk_IBUF_BUFG       | MatMul_v1_0_S00_AXI_inst/axi_awready0         | accelerator/MatrA/AR[0]                  |                1 |              2 |         2.00 |
|  s00_axi_aclk_IBUF_BUFG       |                                               | accelerator/MatrA/AR[0]                  |                5 |              6 |         1.20 |
|  s00_axi_aclk_IBUF_BUFG       | MatMul_v1_0_S00_AXI_inst/p_1_in[7]            | accelerator/MatrA/AR[0]                  |                1 |              7 |         7.00 |
|  s00_axi_aclk_IBUF_BUFG       | MatMul_v1_0_S00_AXI_inst/p_1_in[31]           | accelerator/MatrA/AR[0]                  |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG       | MatMul_v1_0_S00_AXI_inst/p_1_in[15]           | accelerator/MatrA/AR[0]                  |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG       | MatMul_v1_0_S00_AXI_inst/p_1_in[23]           | accelerator/MatrA/AR[0]                  |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG       | MatMul_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_9 | accelerator/MatrA/AR[0]                  |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG       | MatMul_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_9 | accelerator/MatrA/AR[0]                  |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG       | MatMul_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_9 | accelerator/MatrA/AR[0]                  |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG       | MatMul_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_9 | accelerator/MatrA/AR[0]                  |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG       | MatMul_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_9 | accelerator/MatrA/AR[0]                  |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG       | MatMul_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_9  | accelerator/MatrA/AR[0]                  |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG       | MatMul_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_9 | accelerator/MatrA/AR[0]                  |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG       | MatMul_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_9 | accelerator/MatrA/AR[0]                  |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG       | MatMul_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_9 | accelerator/MatrA/AR[0]                  |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG       | MatMul_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_9  | accelerator/MatrA/AR[0]                  |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG       | MatMul_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_9  | accelerator/MatrA/AR[0]                  |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG       | MatMul_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_9 | accelerator/MatrA/AR[0]                  |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG       |                                               |                                          |               10 |             16 |         1.60 |
|  s00_axi_aclk_IBUF_BUFG       | accelerator/matr_agu/counter[31]_i_2_n_9      | accelerator/matr_agu/counter[31]_i_1_n_9 |                8 |             31 |         3.88 |
|  accelerator/MatrR/data_local |                                               | accelerator/MatrA/AR[0]                  |               11 |             32 |         2.91 |
|  accelerator/MatrR/__0/i__n_9 |                                               | accelerator/MatrA/AR[0]                  |               11 |             32 |         2.91 |
|  accelerator/MatrR/__1/i__n_9 |                                               | accelerator/MatrA/AR[0]                  |               12 |             32 |         2.67 |
|  accelerator/MatrR/__2/i__n_9 |                                               | accelerator/MatrA/AR[0]                  |               11 |             32 |         2.91 |
|  MatrA/data_local             |                                               | accelerator/MatrA/AR[0]                  |               11 |             32 |         2.91 |
|  s00_axi_aclk_IBUF_BUFG       | MatMul_v1_0_S00_AXI_inst/slv_reg_rden__0      | accelerator/MatrA/AR[0]                  |               10 |             32 |         3.20 |
|  s00_axi_aclk_IBUF_BUFG       | accelerator/matr_agu/row                      |                                          |                8 |             32 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG       | accelerator/matr_agu/col                      |                                          |                8 |             32 |         4.00 |
|  n_8_373_BUFG                 |                                               | accelerator/MatrA/AR[0]                  |               10 |             32 |         3.20 |
|  n_7_262_BUFG                 |                                               | accelerator/MatrA/AR[0]                  |               11 |             32 |         2.91 |
|  n_6_263_BUFG                 |                                               | accelerator/MatrA/AR[0]                  |               11 |             32 |         2.91 |
|  n_5_260_BUFG                 |                                               | accelerator/MatrA/AR[0]                  |               11 |             32 |         2.91 |
|  n_4_417_BUFG                 |                                               | accelerator/MatrA/AR[0]                  |               10 |             32 |         3.20 |
|  n_3_226_BUFG                 |                                               | accelerator/MatrA/AR[0]                  |               10 |             32 |         3.20 |
|  n_2_227_BUFG                 |                                               | accelerator/MatrA/AR[0]                  |               11 |             32 |         2.91 |
|  n_1_224_BUFG                 |                                               | accelerator/MatrA/AR[0]                  |               10 |             32 |         3.20 |
|  n_0_416_BUFG                 |                                               | accelerator/MatrA/AR[0]                  |               11 |             32 |         2.91 |
|  MatrB/data_local             |                                               | accelerator/MatrA/AR[0]                  |               10 |             32 |         3.20 |
+-------------------------------+-----------------------------------------------+------------------------------------------+------------------+----------------+--------------+


