INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/I1/I1.srcs/sources_1/imports/new/I.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/I1/I1.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
