# Single_Cycle_RISCV_Core
A single cycle 5-stage RISCV core 


### Brief about the project
This project is about the implementation of a single cycle RISCV core.

The core has 5 stages,
- Instruction Fetch
- instruction Decode
- Execute
- Memory Access
- Write back

The Datapath is as follows,


<img width="390" alt="image" src="https://github.com/CinnamonSandwich/Single_Cycle_RISCV_Core/assets/92498341/5a70253c-889f-494c-bca2-f2d3b4805049">





This project contains both design and test bench files for all stages individually and is implemented using System Verilog.
