$comment
	File created using the following command:
		vcd file contador.msim.vcd -direction
$end
$date
	Sun Oct 09 15:24:54 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module contador_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [5] $end
$var wire 1 # KEY [4] $end
$var wire 1 $ KEY [3] $end
$var wire 1 % KEY [2] $end
$var wire 1 & KEY [1] $end
$var wire 1 ' KEY [0] $end
$var wire 1 ( LEDR [9] $end
$var wire 1 ) LEDR [8] $end
$var wire 1 * LEDR [7] $end
$var wire 1 + LEDR [6] $end
$var wire 1 , LEDR [5] $end
$var wire 1 - LEDR [4] $end
$var wire 1 . LEDR [3] $end
$var wire 1 / LEDR [2] $end
$var wire 1 0 LEDR [1] $end
$var wire 1 1 LEDR [0] $end
$var wire 1 2 PC_OUT [8] $end
$var wire 1 3 PC_OUT [7] $end
$var wire 1 4 PC_OUT [6] $end
$var wire 1 5 PC_OUT [5] $end
$var wire 1 6 PC_OUT [4] $end
$var wire 1 7 PC_OUT [3] $end
$var wire 1 8 PC_OUT [2] $end
$var wire 1 9 PC_OUT [1] $end
$var wire 1 : PC_OUT [0] $end

$scope module i1 $end
$var wire 1 ; gnd $end
$var wire 1 < vcc $end
$var wire 1 = unknown $end
$var wire 1 > devoe $end
$var wire 1 ? devclrn $end
$var wire 1 @ devpor $end
$var wire 1 A ww_devoe $end
$var wire 1 B ww_devclrn $end
$var wire 1 C ww_devpor $end
$var wire 1 D ww_CLOCK_50 $end
$var wire 1 E ww_KEY [5] $end
$var wire 1 F ww_KEY [4] $end
$var wire 1 G ww_KEY [3] $end
$var wire 1 H ww_KEY [2] $end
$var wire 1 I ww_KEY [1] $end
$var wire 1 J ww_KEY [0] $end
$var wire 1 K ww_PC_OUT [8] $end
$var wire 1 L ww_PC_OUT [7] $end
$var wire 1 M ww_PC_OUT [6] $end
$var wire 1 N ww_PC_OUT [5] $end
$var wire 1 O ww_PC_OUT [4] $end
$var wire 1 P ww_PC_OUT [3] $end
$var wire 1 Q ww_PC_OUT [2] $end
$var wire 1 R ww_PC_OUT [1] $end
$var wire 1 S ww_PC_OUT [0] $end
$var wire 1 T ww_LEDR [9] $end
$var wire 1 U ww_LEDR [8] $end
$var wire 1 V ww_LEDR [7] $end
$var wire 1 W ww_LEDR [6] $end
$var wire 1 X ww_LEDR [5] $end
$var wire 1 Y ww_LEDR [4] $end
$var wire 1 Z ww_LEDR [3] $end
$var wire 1 [ ww_LEDR [2] $end
$var wire 1 \ ww_LEDR [1] $end
$var wire 1 ] ww_LEDR [0] $end
$var wire 1 ^ \KEY[1]~input_o\ $end
$var wire 1 _ \KEY[2]~input_o\ $end
$var wire 1 ` \KEY[3]~input_o\ $end
$var wire 1 a \KEY[4]~input_o\ $end
$var wire 1 b \KEY[5]~input_o\ $end
$var wire 1 c \PC_OUT[0]~output_o\ $end
$var wire 1 d \PC_OUT[1]~output_o\ $end
$var wire 1 e \PC_OUT[2]~output_o\ $end
$var wire 1 f \PC_OUT[3]~output_o\ $end
$var wire 1 g \PC_OUT[4]~output_o\ $end
$var wire 1 h \PC_OUT[5]~output_o\ $end
$var wire 1 i \PC_OUT[6]~output_o\ $end
$var wire 1 j \PC_OUT[7]~output_o\ $end
$var wire 1 k \PC_OUT[8]~output_o\ $end
$var wire 1 l \LEDR[0]~output_o\ $end
$var wire 1 m \LEDR[1]~output_o\ $end
$var wire 1 n \LEDR[2]~output_o\ $end
$var wire 1 o \LEDR[3]~output_o\ $end
$var wire 1 p \LEDR[4]~output_o\ $end
$var wire 1 q \LEDR[5]~output_o\ $end
$var wire 1 r \LEDR[6]~output_o\ $end
$var wire 1 s \LEDR[7]~output_o\ $end
$var wire 1 t \LEDR[8]~output_o\ $end
$var wire 1 u \LEDR[9]~output_o\ $end
$var wire 1 v \KEY[0]~input_o\ $end
$var wire 1 w \CLOCK_50~input_o\ $end
$var wire 1 x \gravar:detectorSub0|saidaQ~0_combout\ $end
$var wire 1 y \gravar:detectorSub0|saidaQ~q\ $end
$var wire 1 z \gravar:detectorSub0|saida~combout\ $end
$var wire 1 { \CPU1|incrementaPC|Add0~1_sumout\ $end
$var wire 1 | \CPU1|incrementaPC|Add0~2\ $end
$var wire 1 } \CPU1|incrementaPC|Add0~5_sumout\ $end
$var wire 1 ~ \CPU1|incrementaPC|Add0~6\ $end
$var wire 1 !! \CPU1|incrementaPC|Add0~9_sumout\ $end
$var wire 1 "! \ROM1|memROM~8_combout\ $end
$var wire 1 #! \ROM1|memROM~3_combout\ $end
$var wire 1 $! \ROM1|memROM~4_combout\ $end
$var wire 1 %! \ROM1|memROM~5_combout\ $end
$var wire 1 &! \CPU1|DEC1|Equal6~0_combout\ $end
$var wire 1 '! \CPU1|incrementaPC|Add0~10\ $end
$var wire 1 (! \CPU1|incrementaPC|Add0~13_sumout\ $end
$var wire 1 )! \ROM1|memROM~9_combout\ $end
$var wire 1 *! \CPU1|incrementaPC|Add0~14\ $end
$var wire 1 +! \CPU1|incrementaPC|Add0~17_sumout\ $end
$var wire 1 ,! \CPU1|incrementaPC|Add0~18\ $end
$var wire 1 -! \CPU1|incrementaPC|Add0~21_sumout\ $end
$var wire 1 .! \ROM1|memROM~10_combout\ $end
$var wire 1 /! \CPU1|incrementaPC|Add0~22\ $end
$var wire 1 0! \CPU1|incrementaPC|Add0~25_sumout\ $end
$var wire 1 1! \CPU1|incrementaPC|Add0~26\ $end
$var wire 1 2! \CPU1|incrementaPC|Add0~29_sumout\ $end
$var wire 1 3! \CPU1|incrementaPC|Add0~30\ $end
$var wire 1 4! \CPU1|incrementaPC|Add0~33_sumout\ $end
$var wire 1 5! \ROM1|memROM~11_combout\ $end
$var wire 1 6! \ROM1|memROM~1_combout\ $end
$var wire 1 7! \ROM1|memROM~6_combout\ $end
$var wire 1 8! \ROM1|memROM~7_combout\ $end
$var wire 1 9! \ROM1|memROM~0_combout\ $end
$var wire 1 :! \ROM1|memROM~2_combout\ $end
$var wire 1 ;! \CPU1|DEC1|saida[6]~0_combout\ $end
$var wire 1 <! \CPU1|DEC1|Equal6~1_combout\ $end
$var wire 1 =! \RAM1|ram~557_combout\ $end
$var wire 1 >! \RAM1|ram~23_q\ $end
$var wire 1 ?! \RAM1|ram~556_combout\ $end
$var wire 1 @! \RAM1|ram~551_combout\ $end
$var wire 1 A! \RAM1|ram~558_combout\ $end
$var wire 1 B! \RAM1|ram~15_q\ $end
$var wire 1 C! \RAM1|ram~555_combout\ $end
$var wire 1 D! \RAM1|ram~550_combout\ $end
$var wire 1 E! \RAM1|ram~554_combout\ $end
$var wire 1 F! \RAM1|ram~542_combout\ $end
$var wire 1 G! \CPU1|ULA1|Add0~34_cout\ $end
$var wire 1 H! \CPU1|ULA1|Add0~1_sumout\ $end
$var wire 1 I! \RAM1|ram~552_combout\ $end
$var wire 1 J! \RAM1|ram~553_combout\ $end
$var wire 1 K! \RAM1|ram~527_combout\ $end
$var wire 1 L! \CPU1|MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 M! \CPU1|ULA1|saida[0]~0_combout\ $end
$var wire 1 N! \CPU1|DEC1|saida[5]~1_combout\ $end
$var wire 1 O! \CPU1|BancREG|registrador~11_q\ $end
$var wire 1 P! \habilita_REG_LEDs~1_combout\ $end
$var wire 1 Q! \RAM1|ram~16_q\ $end
$var wire 1 R! \RAM1|ram~528_combout\ $end
$var wire 1 S! \RAM1|ram~24_q\ $end
$var wire 1 T! \RAM1|ram~583_combout\ $end
$var wire 1 U! \RAM1|ram~529_combout\ $end
$var wire 1 V! \RAM1|ram~543_combout\ $end
$var wire 1 W! \CPU1|ULA1|Add0~2\ $end
$var wire 1 X! \CPU1|ULA1|Add0~5_sumout\ $end
$var wire 1 Y! \CPU1|MUX1|saida_MUX[1]~1_combout\ $end
$var wire 1 Z! \CPU1|BancREG|registrador~12_q\ $end
$var wire 1 [! \RAM1|ram~17_q\ $end
$var wire 1 \! \RAM1|ram~530_combout\ $end
$var wire 1 ]! \RAM1|ram~25_q\ $end
$var wire 1 ^! \RAM1|ram~531_combout\ $end
$var wire 1 _! \RAM1|ram~579_combout\ $end
$var wire 1 `! \RAM1|ram~544_combout\ $end
$var wire 1 a! \CPU1|ULA1|Add0~6\ $end
$var wire 1 b! \CPU1|ULA1|Add0~9_sumout\ $end
$var wire 1 c! \CPU1|MUX1|saida_MUX[2]~2_combout\ $end
$var wire 1 d! \CPU1|BancREG|registrador~13_q\ $end
$var wire 1 e! \RAM1|ram~18_q\ $end
$var wire 1 f! \RAM1|ram~532_combout\ $end
$var wire 1 g! \RAM1|ram~26_q\ $end
$var wire 1 h! \RAM1|ram~533_combout\ $end
$var wire 1 i! \RAM1|ram~575_combout\ $end
$var wire 1 j! \RAM1|ram~545_combout\ $end
$var wire 1 k! \CPU1|ULA1|Add0~10\ $end
$var wire 1 l! \CPU1|ULA1|Add0~13_sumout\ $end
$var wire 1 m! \CPU1|MUX1|saida_MUX[3]~3_combout\ $end
$var wire 1 n! \CPU1|BancREG|registrador~14_q\ $end
$var wire 1 o! \RAM1|ram~19_q\ $end
$var wire 1 p! \RAM1|ram~534_combout\ $end
$var wire 1 q! \RAM1|ram~27_q\ $end
$var wire 1 r! \RAM1|ram~535_combout\ $end
$var wire 1 s! \RAM1|ram~571_combout\ $end
$var wire 1 t! \RAM1|ram~546_combout\ $end
$var wire 1 u! \CPU1|ULA1|Add0~14\ $end
$var wire 1 v! \CPU1|ULA1|Add0~17_sumout\ $end
$var wire 1 w! \CPU1|MUX1|saida_MUX[4]~4_combout\ $end
$var wire 1 x! \CPU1|BancREG|registrador~15_q\ $end
$var wire 1 y! \RAM1|ram~20_q\ $end
$var wire 1 z! \RAM1|ram~536_combout\ $end
$var wire 1 {! \RAM1|ram~28_q\ $end
$var wire 1 |! \RAM1|ram~537_combout\ $end
$var wire 1 }! \RAM1|ram~567_combout\ $end
$var wire 1 ~! \RAM1|ram~547_combout\ $end
$var wire 1 !" \CPU1|ULA1|Add0~18\ $end
$var wire 1 "" \CPU1|ULA1|Add0~21_sumout\ $end
$var wire 1 #" \CPU1|MUX1|saida_MUX[5]~5_combout\ $end
$var wire 1 $" \CPU1|BancREG|registrador~16_q\ $end
$var wire 1 %" \RAM1|ram~21_q\ $end
$var wire 1 &" \RAM1|ram~538_combout\ $end
$var wire 1 '" \RAM1|ram~29_q\ $end
$var wire 1 (" \RAM1|ram~539_combout\ $end
$var wire 1 )" \RAM1|ram~563_combout\ $end
$var wire 1 *" \RAM1|ram~548_combout\ $end
$var wire 1 +" \CPU1|ULA1|Add0~22\ $end
$var wire 1 ," \CPU1|ULA1|Add0~25_sumout\ $end
$var wire 1 -" \CPU1|MUX1|saida_MUX[6]~6_combout\ $end
$var wire 1 ." \CPU1|BancREG|registrador~17_q\ $end
$var wire 1 /" \RAM1|ram~22_q\ $end
$var wire 1 0" \RAM1|ram~540_combout\ $end
$var wire 1 1" \RAM1|ram~30_q\ $end
$var wire 1 2" \RAM1|ram~541_combout\ $end
$var wire 1 3" \RAM1|ram~559_combout\ $end
$var wire 1 4" \RAM1|ram~549_combout\ $end
$var wire 1 5" \CPU1|ULA1|Add0~26\ $end
$var wire 1 6" \CPU1|ULA1|Add0~29_sumout\ $end
$var wire 1 7" \CPU1|MUX1|saida_MUX[7]~7_combout\ $end
$var wire 1 8" \CPU1|BancREG|registrador~18_q\ $end
$var wire 1 9" \RAM1|process_0~1_combout\ $end
$var wire 1 :" \RAM1|process_0~0_combout\ $end
$var wire 1 ;" \habilita_FF_LED8~0_combout\ $end
$var wire 1 <" \FF_LED8|DOUT~0_combout\ $end
$var wire 1 =" \FF_LED8|DOUT~q\ $end
$var wire 1 >" \habilita_REG_LEDs~0_combout\ $end
$var wire 1 ?" \FF_LED9|DOUT~0_combout\ $end
$var wire 1 @" \FF_LED9|DOUT~q\ $end
$var wire 1 A" \CPU1|PC|DOUT\ [8] $end
$var wire 1 B" \CPU1|PC|DOUT\ [7] $end
$var wire 1 C" \CPU1|PC|DOUT\ [6] $end
$var wire 1 D" \CPU1|PC|DOUT\ [5] $end
$var wire 1 E" \CPU1|PC|DOUT\ [4] $end
$var wire 1 F" \CPU1|PC|DOUT\ [3] $end
$var wire 1 G" \CPU1|PC|DOUT\ [2] $end
$var wire 1 H" \CPU1|PC|DOUT\ [1] $end
$var wire 1 I" \CPU1|PC|DOUT\ [0] $end
$var wire 1 J" \REG_LEDs|DOUT\ [7] $end
$var wire 1 K" \REG_LEDs|DOUT\ [6] $end
$var wire 1 L" \REG_LEDs|DOUT\ [5] $end
$var wire 1 M" \REG_LEDs|DOUT\ [4] $end
$var wire 1 N" \REG_LEDs|DOUT\ [3] $end
$var wire 1 O" \REG_LEDs|DOUT\ [2] $end
$var wire 1 P" \REG_LEDs|DOUT\ [1] $end
$var wire 1 Q" \REG_LEDs|DOUT\ [0] $end
$var wire 1 R" \RAM1|ALT_INV_ram~530_combout\ $end
$var wire 1 S" \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 T" \RAM1|ALT_INV_ram~529_combout\ $end
$var wire 1 U" \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 V" \RAM1|ALT_INV_ram~528_combout\ $end
$var wire 1 W" \RAM1|ALT_INV_ram~16_q\ $end
$var wire 1 X" \RAM1|ALT_INV_ram~527_combout\ $end
$var wire 1 Y" \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 Z" \RAM1|ALT_INV_ram~15_q\ $end
$var wire 1 [" \CPU1|DEC1|ALT_INV_saida[6]~0_combout\ $end
$var wire 1 \" \gravar:detectorSub0|ALT_INV_saidaQ~q\ $end
$var wire 1 ]" \ALT_INV_habilita_REG_LEDs~0_combout\ $end
$var wire 1 ^" \ALT_INV_habilita_FF_LED8~0_combout\ $end
$var wire 1 _" \RAM1|ALT_INV_process_0~0_combout\ $end
$var wire 1 `" \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 a" \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 b" \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 c" \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 d" \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 e" \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 f" \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 g" \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 h" \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 i" \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 j" \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 k" \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 l" \FF_LED9|ALT_INV_DOUT~q\ $end
$var wire 1 m" \FF_LED8|ALT_INV_DOUT~q\ $end
$var wire 1 n" \RAM1|ALT_INV_ram~583_combout\ $end
$var wire 1 o" \RAM1|ALT_INV_ram~579_combout\ $end
$var wire 1 p" \RAM1|ALT_INV_ram~575_combout\ $end
$var wire 1 q" \RAM1|ALT_INV_ram~571_combout\ $end
$var wire 1 r" \RAM1|ALT_INV_ram~567_combout\ $end
$var wire 1 s" \RAM1|ALT_INV_ram~563_combout\ $end
$var wire 1 t" \RAM1|ALT_INV_ram~559_combout\ $end
$var wire 1 u" \CPU1|BancREG|ALT_INV_registrador~18_q\ $end
$var wire 1 v" \CPU1|BancREG|ALT_INV_registrador~17_q\ $end
$var wire 1 w" \CPU1|BancREG|ALT_INV_registrador~16_q\ $end
$var wire 1 x" \CPU1|BancREG|ALT_INV_registrador~15_q\ $end
$var wire 1 y" \CPU1|BancREG|ALT_INV_registrador~14_q\ $end
$var wire 1 z" \CPU1|BancREG|ALT_INV_registrador~13_q\ $end
$var wire 1 {" \CPU1|BancREG|ALT_INV_registrador~12_q\ $end
$var wire 1 |" \CPU1|BancREG|ALT_INV_registrador~11_q\ $end
$var wire 1 }" \CPU1|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 ~" \CPU1|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 !# \CPU1|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 "# \CPU1|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 ## \CPU1|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 $# \CPU1|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 %# \CPU1|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 &# \CPU1|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 '# \CPU1|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 (# \ALT_INV_KEY[0]~input_o\ $end
$var wire 1 )# \RAM1|ALT_INV_process_0~1_combout\ $end
$var wire 1 *# \RAM1|ALT_INV_ram~556_combout\ $end
$var wire 1 +# \RAM1|ALT_INV_ram~555_combout\ $end
$var wire 1 ,# \RAM1|ALT_INV_ram~554_combout\ $end
$var wire 1 -# \RAM1|ALT_INV_ram~553_combout\ $end
$var wire 1 .# \RAM1|ALT_INV_ram~552_combout\ $end
$var wire 1 /# \RAM1|ALT_INV_ram~551_combout\ $end
$var wire 1 0# \RAM1|ALT_INV_ram~550_combout\ $end
$var wire 1 1# \RAM1|ALT_INV_ram~549_combout\ $end
$var wire 1 2# \RAM1|ALT_INV_ram~548_combout\ $end
$var wire 1 3# \RAM1|ALT_INV_ram~547_combout\ $end
$var wire 1 4# \RAM1|ALT_INV_ram~546_combout\ $end
$var wire 1 5# \RAM1|ALT_INV_ram~545_combout\ $end
$var wire 1 6# \RAM1|ALT_INV_ram~544_combout\ $end
$var wire 1 7# \RAM1|ALT_INV_ram~543_combout\ $end
$var wire 1 8# \RAM1|ALT_INV_ram~542_combout\ $end
$var wire 1 9# \CPU1|DEC1|ALT_INV_Equal6~1_combout\ $end
$var wire 1 :# \RAM1|ALT_INV_ram~541_combout\ $end
$var wire 1 ;# \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 <# \RAM1|ALT_INV_ram~540_combout\ $end
$var wire 1 =# \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 ># \RAM1|ALT_INV_ram~539_combout\ $end
$var wire 1 ?# \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 @# \RAM1|ALT_INV_ram~538_combout\ $end
$var wire 1 A# \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 B# \RAM1|ALT_INV_ram~537_combout\ $end
$var wire 1 C# \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 D# \RAM1|ALT_INV_ram~536_combout\ $end
$var wire 1 E# \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 F# \RAM1|ALT_INV_ram~535_combout\ $end
$var wire 1 G# \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 H# \RAM1|ALT_INV_ram~534_combout\ $end
$var wire 1 I# \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 J# \RAM1|ALT_INV_ram~533_combout\ $end
$var wire 1 K# \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 L# \RAM1|ALT_INV_ram~532_combout\ $end
$var wire 1 M# \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 N# \RAM1|ALT_INV_ram~531_combout\ $end
$var wire 1 O# \RAM1|ALT_INV_ram~25_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0;
1<
x=
1>
1?
1@
1A
1B
1C
xD
x^
x_
x`
xa
xb
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
xw
1x
0y
1z
1{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
16!
07!
08!
19!
1:!
1;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
1G!
1H!
0I!
0J!
0K!
1L!
1M!
1N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
1X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
1b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
1l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
1v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
1""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
1,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
16"
07"
08"
09"
1:"
1;"
0<"
0="
0>"
0?"
0@"
1R"
1S"
1T"
1U"
1V"
1W"
1X"
1Y"
1Z"
0["
1\"
1]"
0^"
0_"
1`"
1a"
1b"
1c"
1d"
1e"
1f"
1g"
1h"
0i"
0j"
0k"
1l"
1m"
1n"
1o"
1p"
1q"
1r"
1s"
1t"
1u"
1v"
1w"
1x"
1y"
1z"
1{"
1|"
1(#
1)#
1*#
1+#
1,#
1-#
1.#
1/#
10#
11#
12#
13#
14#
15#
16#
17#
18#
19#
1:#
1;#
1<#
1=#
1>#
1?#
1@#
1A#
1B#
1C#
1D#
1E#
1F#
1G#
1H#
1I#
1J#
1K#
1L#
1M#
1N#
1O#
x"
x#
x$
x%
x&
0'
xE
xF
xG
xH
xI
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
1}"
1~"
1!#
1"#
1##
1$#
1%#
1&#
1'#
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
$end
#10000
1'
1J
1v
0(#
0x
0z
#20000
0'
0J
0v
1(#
1x
1z
1I"
1O!
0|"
0'#
0{
1|
1$!
09!
1A!
19"
0H!
1W!
0)#
1k"
0g"
1c
0X!
1a!
1}
0;!
0N!
0:!
0;"
1S
0b!
1k!
1^"
1i"
1["
1:
1H!
0L!
0l!
1u!
0v!
1!"
0""
1+"
0,"
15"
06"
#30000
1'
1J
1v
0(#
0x
0z
#40000
0'
0J
0v
1(#
1x
1z
1H"
0I"
1B!
0Z"
1'#
0&#
0}
1~
1{
0|
1#!
0$!
1%!
0A!
09"
1D!
1I!
0.#
00#
1)#
0f"
1g"
0h"
0c
1d
1}
0~
1!!
1<!
0M!
1N!
0:"
1E!
1K!
0S
1R
0!!
0X"
0,#
1_"
09#
0:
19
0G!
0H!
1X!
0a!
1b!
0k!
1l!
0u!
1v!
0!"
1""
0+"
1,"
05"
16"
1F!
1L!
08#
06"
0,"
0""
0v!
0l!
0b!
1H!
0W!
0H!
1W!
0X!
1X!
#50000
1'
1J
1v
0(#
0x
0z
#60000
0'
0J
0v
1(#
1x
1z
1I"
0O!
1Z!
0{"
1|"
0'#
0{
1|
0#!
1$!
0%!
19!
1=!
19"
1H!
0W!
0X!
1a!
0)#
0k"
1f"
0g"
1h"
1c
1b!
1X!
0a!
0}
1~
0<!
1M!
0N!
1:"
1:!
1;"
1S
1!!
0b!
0^"
0i"
0_"
19#
1:
1G!
0X!
1a!
1b!
1l!
1v!
1""
1,"
16"
0F!
0H!
0K!
1X"
18#
0b!
1k!
1H!
0H!
1W!
0L!
0l!
1u!
1X!
0v!
1!"
0""
1+"
0,"
15"
06"
#70000
1'
1J
1v
0(#
0x
0z
#80000
0'
0J
0v
1(#
1x
1z
1G"
0H"
0I"
1S!
0U"
1'#
1&#
0%#
0!!
1'!
1}
0~
1{
0|
1%!
09!
0=!
1T!
0n"
1k"
0f"
0c
0d
1e
0}
1!!
0'!
1(!
1N!
0:"
0:!
0;"
1U!
0S
0R
1Q
0(!
0T"
1^"
1i"
1_"
0:
09
18
1F!
1K!
0U!
1V!
1Y!
07#
1T"
0X"
08#
1H!
0W!
1L!
0V!
0Y!
0X!
17#
1X!
0a!
0X!
1a!
1b!
0k!
0b!
1k!
1l!
0u!
0l!
1u!
1v!
0!"
0v!
1!"
1""
0+"
0""
1+"
1,"
05"
0,"
15"
16"
06"
#90000
1'
1J
1v
0(#
0x
0z
#100000
0'
0J
0v
1(#
1x
1z
1I"
1O!
0Z!
1{"
0|"
0'#
0{
1|
0%!
15!
19!
0H!
1W!
1X!
0a!
0k"
0`"
1f"
1c
1b!
0k!
0X!
1a!
1}
0N!
1:"
1:!
1;"
1S
0b!
1k!
1l!
0u!
0^"
0i"
0_"
1:
0F!
0K!
1U!
1<"
1v!
0!"
0l!
1u!
0T"
1X"
18#
0v!
1!"
1""
0+"
1H!
0L!
1V!
1Y!
1,"
05"
0""
1+"
07#
1X!
0a!
0,"
15"
16"
06"
1b!
0k!
1l!
0u!
1v!
0!"
1""
0+"
1,"
05"
16"
#110000
1'
1J
1v
0(#
0x
0z
#120000
0'
0J
0v
1(#
1x
1z
1H"
0I"
1="
0m"
1'#
0&#
0}
1~
1{
0|
17!
09!
0T!
1n"
1k"
0e"
1t
0c
1d
1}
0~
0!!
1'!
18!
0D!
0:!
0;"
0U!
1U
0S
1R
1(!
1!!
0'!
1T"
1^"
1i"
10#
0d"
1)
0:
19
0I!
0E!
1F!
1K!
1>"
0V!
0Y!
0(!
17#
0]"
0X"
08#
1,#
1.#
0K!
0F!
0H!
1L!
1?"
0X!
1a!
18#
1X"
0b!
1k!
0L!
1H!
0l!
1u!
0v!
1!"
0""
1+"
0,"
15"
06"
#130000
1'
1J
1v
0(#
0x
0z
#140000
0'
0J
0v
1(#
1x
1z
1I"
1@"
0l"
0'#
0{
1|
1"!
0$!
05!
07!
19!
1T!
09"
1)#
0n"
0k"
1e"
1`"
1g"
0c"
1u
1c
0}
1~
1;!
1N!
08!
1D!
1:!
1;"
0>"
1T
1S
0!!
1'!
1]"
0^"
0i"
00#
1d"
0["
1(
1:
1b!
0k!
1c!
1v!
0!"
1w!
1,"
05"
1-"
1I!
1E!
0H!
1L!
1U!
1(!
0T"
0,#
0.#
16"
1""
0+"
1l!
0u!
0v!
0,"
#150000
1'
1J
1v
0(#
0x
0z
#160000
0'
0J
0v
1(#
1x
1z
0G"
1F"
0H"
0I"
1d!
1x!
1."
0v"
0x"
0z"
1'#
1&#
0$#
1%#
1!!
0'!
0(!
1*!
1C!
1}
0~
1{
0|
0"!
1$!
15!
09!
1P!
19"
0b!
1k!
1v!
1,"
0)#
1k"
0`"
0g"
1c"
0+#
0c
0d
1f
0e
0l!
1u!
0}
0!!
1+!
1(!
0*!
1V!
1b!
0c!
0v!
1!"
0w!
0,"
15"
0-"
0;!
0N!
0:!
0;"
0S
0R
1P
0Q
0+!
1v!
1^"
1i"
1["
07#
0:
09
08
17
06"
0""
1+"
1X!
0a!
1Y!
1F!
1H!
1K!
0L!
0U!
1>"
1,"
0]"
1T"
0X"
08#
0b!
0H!
1L!
0V!
0Y!
17#
0X!
1a!
1b!
#170000
1'
1J
1v
0(#
0x
0z
#180000
0'
0J
0v
1(#
1x
1z
1I"
1Q"
1O"
1M"
1K"
0'#
0{
1|
0$!
1)!
1.!
05!
17!
1?!
0D!
0P!
0T!
09"
1)#
1n"
10#
0*#
0e"
1`"
0a"
0b"
1g"
1r
1p
1n
1l
1c
1}
1;!
1N!
0I!
0K!
18!
0E!
0>"
1W
1Y
1[
1]
1S
1]"
1,#
0d"
1X"
1.#
0["
11
1/
1-
1+
1:
1H!
1l!
0u!
1m!
1""
0+"
1#"
16"
17"
0L!
1X!
0a!
1Y!
0F!
18#
0b!
0,"
0v!
#190000
1'
1J
1v
0(#
0x
0z
#200000
0'
0J
0v
1(#
1x
1z
1H"
0I"
0O!
1Z!
0d!
1n!
0x!
1$"
0."
18"
0u"
1v"
0w"
1x"
0y"
1z"
0{"
1|"
1'#
0&#
0}
1~
1{
0|
1$!
0)!
0.!
15!
07!
0?!
1P!
1T!
19"
0H!
0X!
1a!
1b!
0k!
0l!
1u!
1v!
0!"
0""
1+"
1,"
05"
06"
0)#
0n"
1*#
1e"
0`"
1a"
1b"
0g"
0c
1d
16"
0,"
15"
1""
0+"
0v!
1!"
1l!
0u!
0b!
1k!
1}
0~
1!!
0;!
0N!
0l!
1u!
0m!
0""
1+"
0#"
06"
07"
08!
1D!
1>"
0S
1R
0!!
1l!
1v!
0!"
1""
1,"
05"
16"
0]"
00#
1d"
1["
0:
19
0,"
15"
0v!
1!"
1I!
1X!
0Y!
1E!
06"
0""
1""
16"
0,#
0.#
1K!
1F!
08#
0X"
1L!
1H!
0W!
0X!
#210000
1'
1J
1v
0(#
0x
0z
#220000
0'
0J
0v
1(#
1x
1z
1I"
0Q"
1P"
0O"
1N"
0M"
1L"
0K"
1J"
0'#
0{
1|
1#!
0$!
1)!
05!
17!
19!
1?!
0D!
0P!
0T!
09"
1)#
1n"
10#
0*#
0k"
0e"
1`"
0b"
1g"
0h"
1s
0r
1q
0p
1o
0n
1m
0l
1c
0}
1~
0:"
1&!
0M!
0I!
18!
1:!
0E!
0>"
1V
0W
1X
0Y
1Z
0[
1\
0]
1S
1!!
1]"
1,#
0i"
0d"
1.#
1_"
01
10
0/
1.
0-
1,
0+
1*
1:
0K!
0F!
18#
1X"
0L!
0H!
1W!
1X!
#230000
1'
1J
1v
0(#
0x
0z
#240000
0'
0J
0v
1(#
1x
1z
#250000
1'
1J
1v
0(#
0x
0z
#260000
0'
0J
0v
1(#
1x
1z
#270000
1'
1J
1v
0(#
0x
0z
#280000
0'
0J
0v
1(#
1x
1z
#290000
1'
1J
1v
0(#
0x
0z
#300000
0'
0J
0v
1(#
1x
1z
#310000
1'
1J
1v
0(#
0x
0z
#320000
0'
0J
0v
1(#
1x
1z
#330000
1'
1J
1v
0(#
0x
0z
#340000
0'
0J
0v
1(#
1x
1z
#350000
1'
1J
1v
0(#
0x
0z
#360000
0'
0J
0v
1(#
1x
1z
#370000
1'
1J
1v
0(#
0x
0z
#380000
0'
0J
0v
1(#
1x
1z
#390000
1'
1J
1v
0(#
0x
0z
#400000
0'
0J
0v
1(#
1x
1z
#410000
1'
1J
1v
0(#
0x
0z
#420000
0'
0J
0v
1(#
1x
1z
#430000
1'
1J
1v
0(#
0x
0z
#440000
0'
0J
0v
1(#
1x
1z
#450000
1'
1J
1v
0(#
0x
0z
#460000
0'
0J
0v
1(#
1x
1z
#470000
1'
1J
1v
0(#
0x
0z
#480000
0'
0J
0v
1(#
1x
1z
#490000
1'
1J
1v
0(#
0x
0z
#500000
0'
0J
0v
1(#
1x
1z
#510000
1'
1J
1v
0(#
0x
0z
#520000
0'
0J
0v
1(#
1x
1z
#530000
1'
1J
1v
0(#
0x
0z
#540000
0'
0J
0v
1(#
1x
1z
#550000
1'
1J
1v
0(#
0x
0z
#560000
0'
0J
0v
1(#
1x
1z
#570000
1'
1J
1v
0(#
0x
0z
#580000
0'
0J
0v
1(#
1x
1z
#590000
1'
1J
1v
0(#
0x
0z
#600000
0'
0J
0v
1(#
1x
1z
#610000
1'
1J
1v
0(#
0x
0z
#620000
0'
0J
0v
1(#
1x
1z
#630000
1'
1J
1v
0(#
0x
0z
#640000
0'
0J
0v
1(#
1x
1z
#650000
1'
1J
1v
0(#
0x
0z
#660000
0'
0J
0v
1(#
1x
1z
#670000
1'
1J
1v
0(#
0x
0z
#680000
0'
0J
0v
1(#
1x
1z
#690000
1'
1J
1v
0(#
0x
0z
#700000
0'
0J
0v
1(#
1x
1z
#710000
1'
1J
1v
0(#
0x
0z
#720000
0'
0J
0v
1(#
1x
1z
#730000
1'
1J
1v
0(#
0x
0z
#740000
0'
0J
0v
1(#
1x
1z
#750000
1'
1J
1v
0(#
0x
0z
#760000
0'
0J
0v
1(#
1x
1z
#770000
1'
1J
1v
0(#
0x
0z
#780000
0'
0J
0v
1(#
1x
1z
#790000
1'
1J
1v
0(#
0x
0z
#800000
0'
0J
0v
1(#
1x
1z
#810000
1'
1J
1v
0(#
0x
0z
#820000
0'
0J
0v
1(#
1x
1z
#830000
1'
1J
1v
0(#
0x
0z
#840000
0'
0J
0v
1(#
1x
1z
#850000
1'
1J
1v
0(#
0x
0z
#860000
0'
0J
0v
1(#
1x
1z
#870000
1'
1J
1v
0(#
0x
0z
#880000
0'
0J
0v
1(#
1x
1z
#890000
1'
1J
1v
0(#
0x
0z
#900000
0'
0J
0v
1(#
1x
1z
#910000
1'
1J
1v
0(#
0x
0z
#920000
0'
0J
0v
1(#
1x
1z
#930000
1'
1J
1v
0(#
0x
0z
#940000
0'
0J
0v
1(#
1x
1z
#950000
1'
1J
1v
0(#
0x
0z
#960000
0'
0J
0v
1(#
1x
1z
#970000
1'
1J
1v
0(#
0x
0z
#980000
0'
0J
0v
1(#
1x
1z
#990000
1'
1J
1v
0(#
0x
0z
#1000000
