Running: xsim.dir/test_SPI_Master_VHDL_behav/xsimk.exe -simmode gui -wdb test_SPI_Master_VHDL_behav.wdb -simrunnum 0 -socket 49970
Design successfully loaded
Design Loading Memory Usage: 6252 KB (Peak: 6252 KB)
Design Loading CPU Usage: 30 ms
Simulation completed
Simulation Memory Usage: 6752 KB (Peak: 6752 KB)
Simulation CPU Usage: 30 ms
