# compile vhdl design source files
vhdl xil_defaultlib  "../../../PipelinedMIPS.srcs/sources_1/imports/vhdl/system_types.vhdl"
vhdl xil_defaultlib  "../../../PipelinedMIPS.srcs/sources_1/imports/vhdl/Types_PipelinedMIPS.vhdl"
vhdl xil_defaultlib  "../../../PipelinedMIPS.srcs/sources_1/imports/vhdl/EX_ALU.vhdl"
vhdl xil_defaultlib  "../../../PipelinedMIPS.srcs/sources_1/imports/vhdl/EX_ALUControl.vhdl"
vhdl xil_defaultlib  "../../../PipelinedMIPS.srcs/sources_1/imports/vhdl/EX_BranchAdder.vhdl"
vhdl xil_defaultlib  "../../../PipelinedMIPS.srcs/sources_1/imports/vhdl/EX_BranchShift.vhdl"
vhdl xil_defaultlib  "../../../PipelinedMIPS.srcs/sources_1/imports/vhdl/EX_ForwardAMux.vhdl"
vhdl xil_defaultlib  "../../../PipelinedMIPS.srcs/sources_1/imports/vhdl/EX_ForwardBMux.vhdl"
vhdl xil_defaultlib  "../../../PipelinedMIPS.srcs/sources_1/imports/vhdl/EX_ForwardingUnit.vhdl"
vhdl xil_defaultlib  "../../../PipelinedMIPS.srcs/sources_1/imports/vhdl/EX_ImmMux.vhdl"
vhdl xil_defaultlib  "../../../PipelinedMIPS.srcs/sources_1/imports/vhdl/EX_JalMux.vhdl"
vhdl xil_defaultlib  "../../../PipelinedMIPS.srcs/sources_1/imports/vhdl/EX_JalUnit.vhdl"
vhdl xil_defaultlib  "../../../PipelinedMIPS.srcs/sources_1/imports/vhdl/EX_JumpJrMux.vhdl"
vhdl xil_defaultlib  "../../../PipelinedMIPS.srcs/sources_1/imports/vhdl/EX_JumpPacker.vhdl"
vhdl xil_defaultlib  "../../../PipelinedMIPS.srcs/sources_1/imports/vhdl/EX_JumpShift.vhdl"
vhdl xil_defaultlib  "../../../PipelinedMIPS.srcs/sources_1/imports/vhdl/EX_Pipe.vhdl"
vhdl xil_defaultlib  "../../../PipelinedMIPS.srcs/sources_1/imports/vhdl/EX_ShmtMux.vhdl"
vhdl xil_defaultlib  "../../../PipelinedMIPS.srcs/sources_1/imports/vhdl/ID_Splitter.vhdl"
vhdl xil_defaultlib  "../../../PipelinedMIPS.srcs/sources_1/imports/vhdl/ID_RegDstMux.vhdl"
vhdl xil_defaultlib  "../../../PipelinedMIPS.srcs/sources_1/imports/vhdl/ID_SignExtend.vhdl"
vhdl xil_defaultlib  "../../../PipelinedMIPS.srcs/sources_1/imports/vhdl/ID_Control.vhdl"
vhdl xil_defaultlib  "../../../PipelinedMIPS.srcs/sources_1/imports/vhdl/ID_HazardUnit.vhdl"
vhdl xil_defaultlib  "../../../PipelinedMIPS.srcs/sources_1/imports/vhdl/ID_Register.vhdl"
vhdl xil_defaultlib  "../../../PipelinedMIPS.srcs/sources_1/imports/vhdl/ID_Pipe.vhdl"
vhdl xil_defaultlib  "../../../PipelinedMIPS.srcs/sources_1/imports/vhdl/IF_PC.vhdl"
vhdl xil_defaultlib  "../../../PipelinedMIPS.srcs/sources_1/imports/vhdl/IF_PCSrcMux.vhdl"
vhdl xil_defaultlib  "../../../PipelinedMIPS.srcs/sources_1/imports/vhdl/IF_Incrementer.vhdl"
vhdl xil_defaultlib  "../../../PipelinedMIPS.srcs/sources_1/imports/vhdl/IF_InstructionMemory.vhdl"
vhdl xil_defaultlib  "../../../PipelinedMIPS.srcs/sources_1/imports/vhdl/IF_Pipe.vhdl"
vhdl xil_defaultlib  "../../../PipelinedMIPS.srcs/sources_1/imports/vhdl/MEM_Memory.vhdl"
vhdl xil_defaultlib  "../../../PipelinedMIPS.srcs/sources_1/imports/vhdl/MEM_Pipe.vhdl"
vhdl xil_defaultlib  "../../../PipelinedMIPS.srcs/sources_1/imports/vhdl/MEM_BranchOrJumpMux.vhdl"
vhdl xil_defaultlib  "../../../PipelinedMIPS.srcs/sources_1/imports/vhdl/MEM_Jump_Or.vhdl"
vhdl xil_defaultlib  "../../../PipelinedMIPS.srcs/sources_1/imports/vhdl/MEM_Jump_Condition.vhdl"
vhdl xil_defaultlib  "../../../PipelinedMIPS.srcs/sources_1/imports/vhdl/MEM_Jump_And.vhdl"
vhdl xil_defaultlib  "../../../PipelinedMIPS.srcs/sources_1/imports/vhdl/WB_MemMux.vhdl"
vhdl xil_defaultlib  "../../../PipelinedMIPS.srcs/sources_1/imports/vhdl/PipelinedMIPS.vhdl"
vhdl xil_defaultlib  "../../../PipelinedMIPS.srcs/sources_1/imports/vhdl/Export_PipelinedMIPS.vhdl"

# Do not sort compile order
nosort
