
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000784                       # Number of seconds simulated
sim_ticks                                   783860000                       # Number of ticks simulated
final_tick                                  783860000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  84975                       # Simulator instruction rate (inst/s)
host_op_rate                                   161424                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              108724316                       # Simulator tick rate (ticks/s)
host_mem_usage                                 707928                       # Number of bytes of host memory used
host_seconds                                     7.21                       # Real time elapsed on the host
sim_insts                                      612636                       # Number of instructions simulated
sim_ops                                       1163804                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    783860000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          108160                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           33600                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              141760                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       108160                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         108160                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1690                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              525                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2215                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          137983824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           42864797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              180848621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     137983824                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         137983824                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         137983824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          42864797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             180848621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1690.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       525.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 4517                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2215                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2215                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  141760                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   141760                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 66                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                232                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                251                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                260                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                176                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                153                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                116                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                150                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                138                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                107                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               125                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                88                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               156                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               125                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                18                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                54                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      783768500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2215                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1627                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      494                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       81                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       11                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          539                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     262.649351                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    167.671419                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    272.259582                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           194     35.99%     35.99% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          154     28.57%     64.56% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           59     10.95%     75.51% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           41      7.61%     83.12% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           26      4.82%     87.94% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           12      2.23%     90.17% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           16      2.97%     93.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            8      1.48%     94.62% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           29      5.38%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           539                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst       108160                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        33600                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 137983823.641976863146                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 42864797.285229504108                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1690                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          525                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     61795500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     25155000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     36565.38                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     47914.29                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      45419250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 86950500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    11075000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      20505.30                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 39255.30                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        180.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     180.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.41                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.41                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.12                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1674                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.58                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      353845.82                       # Average gap between requests
system.mem_ctrl.pageHitRate                     75.58                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2384760                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1263735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 10024560                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          32575920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              23162520                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1589280                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        119817420                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         37649760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy          93319560                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               321787515                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             410.516565                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             728668750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       2760500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       13780000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     368123000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     98044750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       38388500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    262763250                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1477980                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    781770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  5790540                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          49171200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              19779570                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               2884320                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        160037190                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         87723360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy          46244280                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               373913160                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             477.015232                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             732896250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       5506000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       20800000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     153514750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    228447750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       24609500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    350982000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    783860000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  222514                       # Number of BP lookups
system.cpu.branchPred.condPredicted            222514                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             37444                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               132453                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   85505                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              16096                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          132453                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              43584                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            88869                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        20214                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    783860000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      235326                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      177193                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1194                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           249                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    783860000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    783860000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      204325                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           276                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       783860000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1567721                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             161838                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1137727                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      222514                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             129089                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1273738                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   75746                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   96                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1210                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           20                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                    204170                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1505                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1474775                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.528651                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.802904                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   291619     19.77%     19.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   111896      7.59%     27.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1071260     72.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1474775                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.141935                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.725720                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   229870                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                102528                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1073278                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 31226                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  37873                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                2011566                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                129186                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  37873                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   349177                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   34771                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1663                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    982588                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 68703                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1879077                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 63580                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    36                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  10979                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  41440                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              667                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             1723030                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               4453032                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          3262656                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              3943                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1050245                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   672785                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 33                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             31                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     47262                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               321805                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              205985                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             37353                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            12673                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1747571                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 534                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1454908                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             21094                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          584300                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       905244                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            518                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1474775                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.986529                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.897065                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              603462     40.92%     40.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              287718     19.51%     60.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              583595     39.57%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1474775                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    471      0.39%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     30      0.02%      0.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    20      0.02%      0.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.43% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  77711     64.26%     64.69% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 42698     35.31%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              8488      0.58%      0.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1009462     69.38%     69.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  948      0.07%     70.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    58      0.00%     70.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     70.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     70.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     70.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     70.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     70.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     70.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     70.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     70.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   16      0.00%     70.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  742      0.05%     70.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     70.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  285      0.02%     70.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 278      0.02%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               250016     17.18%     87.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              183255     12.60%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             935      0.06%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            423      0.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1454908                       # Type of FU issued
system.cpu.iq.rate                           0.928040                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      120932                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.083120                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4520620                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2328701                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1332622                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                5997                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               4106                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         2326                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1564140                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    3212                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            81592                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       123682                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          486                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          410                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        38205                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           73                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            11                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  37873                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   17084                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3832                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1748105                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             41223                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                321805                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               205985                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                202                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     46                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3739                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            410                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          16819                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        23162                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                39981                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1361805                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                235190                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             93103                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       412349                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   119718                       # Number of branches executed
system.cpu.iew.exec_stores                     177159                       # Number of stores executed
system.cpu.iew.exec_rate                     0.868653                       # Inst execution rate
system.cpu.iew.wb_sent                        1344230                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1334948                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    908440                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1564312                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.851521                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.580728                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          518080                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              16                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             37532                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1422771                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.817984                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.914477                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       747960     52.57%     52.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       185818     13.06%     65.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       488993     34.37%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1422771                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               612636                       # Number of instructions committed
system.cpu.commit.committedOps                1163804                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         365903                       # Number of memory references committed
system.cpu.commit.loads                        198123                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     111689                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2194                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1152553                       # Number of committed integer instructions.
system.cpu.commit.function_calls                40011                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         3858      0.33%      0.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           791780     68.03%     68.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             895      0.08%     68.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               56      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             740      0.06%     68.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             278      0.02%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            276      0.02%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          197613     16.98%     85.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         167416     14.39%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          510      0.04%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          364      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1163804                       # Class of committed instruction
system.cpu.commit.bw_lim_events                488993                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      2615662                       # The number of ROB reads
system.cpu.rob.rob_writes                     3415797                       # The number of ROB writes
system.cpu.timesIdled                            1036                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           92946                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      612636                       # Number of Instructions Simulated
system.cpu.committedOps                       1163804                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.558976                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.558976                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.390781                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.390781                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  2336858                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1024529                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3077                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1665                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    222996                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   196799                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  630830                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    783860000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           425.131183                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              320141                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               543                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            589.578269                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   425.131183                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.830334                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.830334                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          475                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          452                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.927734                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2562911                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2562911                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    783860000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       152107                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          152107                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       167489                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         167489                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       319596                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           319596                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       319596                       # number of overall hits
system.cpu.dcache.overall_hits::total          319596                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          382                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           382                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          318                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          318                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          700                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            700                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          700                       # number of overall misses
system.cpu.dcache.overall_misses::total           700                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     28874000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     28874000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     33780500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     33780500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     62654500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     62654500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     62654500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     62654500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       152489                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       152489                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       167807                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       167807                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       320296                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       320296                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       320296                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       320296                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002505                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002505                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001895                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001895                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002185                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002185                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002185                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002185                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75586.387435                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75586.387435                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 106227.987421                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 106227.987421                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 89506.428571                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 89506.428571                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 89506.428571                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 89506.428571                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          495                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           55                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           35                       # number of writebacks
system.cpu.dcache.writebacks::total                35                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          155                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          155                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          155                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          155                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          155                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          155                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          227                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          227                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          318                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          318                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          545                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          545                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          545                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          545                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     18023500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     18023500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     33462500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     33462500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     51486000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     51486000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     51486000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     51486000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001489                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001489                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001895                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001895                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001702                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001702                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001702                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001702                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 79398.678414                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79398.678414                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 105227.987421                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 105227.987421                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 94469.724771                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 94469.724771                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 94469.724771                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 94469.724771                       # average overall mshr miss latency
system.cpu.dcache.replacements                     68                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    783860000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           491.709971                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              203669                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3017                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             67.507126                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   491.709971                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.960371                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.960371                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          180                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          221                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1636377                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1636377                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    783860000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       200652                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          200652                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       200652                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           200652                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       200652                       # number of overall hits
system.cpu.icache.overall_hits::total          200652                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3518                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3518                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         3518                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3518                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3518                       # number of overall misses
system.cpu.icache.overall_misses::total          3518                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    189078500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    189078500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    189078500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    189078500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    189078500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    189078500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       204170                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       204170                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       204170                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       204170                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       204170                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       204170                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.017231                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.017231                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.017231                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.017231                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.017231                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.017231                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 53746.020466                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53746.020466                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 53746.020466                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53746.020466                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 53746.020466                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53746.020466                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           41                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    20.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          500                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          500                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          500                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          500                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          500                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          500                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3018                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3018                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         3018                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3018                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3018                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3018                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    161077000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    161077000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    161077000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    161077000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    161077000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    161077000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.014782                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.014782                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.014782                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.014782                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.014782                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.014782                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 53372.100729                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53372.100729                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 53372.100729                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53372.100729                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 53372.100729                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53372.100729                       # average overall mshr miss latency
system.cpu.icache.replacements                   2504                       # number of replacements
system.l2bus.snoop_filter.tot_requests           6135                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         2585                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    783860000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                3244                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            35                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2541                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 2                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                316                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               316                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           3245                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8536                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1156                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    9692                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       192896                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        36992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   229888                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 7                       # Total snoops (count)
system.l2bus.snoopTraffic                         192                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               3567                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.007569                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.086684                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     3540     99.24%     99.24% # Request fanout histogram
system.l2bus.snoop_fanout::1                       27      0.76%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 3567                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              3137500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             7542500                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             1357999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    783860000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1782.030577                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   3592                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2215                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.621670                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1326.765723                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   455.264854                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.323917                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.111149                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.435066                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2211                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1993                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.539795                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                30959                       # Number of tag accesses
system.l2cache.tags.data_accesses               30959                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    783860000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks           35                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           35                       # number of WritebackDirty hits
system.l2cache.ReadSharedReq_hits::.cpu.inst         1324                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           18                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1342                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst            1324                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              18                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                1342                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1324                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             18                       # number of overall hits
system.l2cache.overall_hits::total               1342                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          316                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            316                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1691                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          209                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1900                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1691                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           525                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2216                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1691                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          525                       # number of overall misses
system.l2cache.overall_misses::total             2216                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     32977500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     32977500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    143274500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     17481500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    160756000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    143274500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     50459000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    193733500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    143274500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     50459000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    193733500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks           35                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           35                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          316                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          316                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3015                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          227                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         3242                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         3015                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          543                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            3558                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3015                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          543                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           3558                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.560862                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.920705                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.586058                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.560862                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.966851                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.622822                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.560862                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.966851                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.622822                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 104359.177215                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 104359.177215                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 84727.675931                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 83643.540670                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 84608.421053                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 84727.675931                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 96112.380952                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 87424.864621                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 84727.675931                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 96112.380952                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 87424.864621                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          316                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          316                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1691                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          209                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1900                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1691                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          525                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2216                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1691                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          525                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2216                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     32345500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     32345500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    139894500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     17063500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    156958000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    139894500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     49409000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    189303500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    139894500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     49409000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    189303500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.560862                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.920705                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.586058                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.560862                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.966851                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.622822                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.560862                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.966851                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.622822                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 102359.177215                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 102359.177215                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 82728.858664                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81643.540670                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 82609.473684                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 82728.858664                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 94112.380952                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 85425.767148                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 82728.858664                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 94112.380952                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 85425.767148                       # average overall mshr miss latency
system.l2cache.replacements                         4                       # number of replacements
system.l3bus.snoop_filter.tot_requests           2219                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            4                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED    783860000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                1899                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                 4                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                316                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               316                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           1899                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         4434                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       141760                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               2215                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     2215    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 2215                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1109500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             5537500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.7                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED    783860000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1783.409625                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   2215                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2215                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1327.438783                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   455.970842                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.040510                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.013915                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.054425                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2215                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         1997                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.067596                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                37655                       # Number of tag accesses
system.l3cache.tags.data_accesses               37655                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED    783860000                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          316                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            316                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1690                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          209                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1899                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1690                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           525                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2215                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1690                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          525                       # number of overall misses
system.l3cache.overall_misses::total             2215                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     29501500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     29501500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    124684500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     15182500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    139867000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    124684500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     44684000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    169368500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    124684500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     44684000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    169368500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          316                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          316                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1690                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          209                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         1899                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1690                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          525                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            2215                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1690                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          525                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           2215                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 93359.177215                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 93359.177215                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 73777.810651                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 72643.540670                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 73652.975250                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 73777.810651                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 85112.380952                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 76464.334086                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 73777.810651                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 85112.380952                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 76464.334086                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          316                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          316                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1690                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          209                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1899                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1690                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          525                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2215                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1690                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          525                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2215                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     28869500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     28869500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    121304500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     14764500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    136069000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    121304500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     43634000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    164938500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    121304500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     43634000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    164938500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 91359.177215                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 91359.177215                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 71777.810651                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70643.540670                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 71652.975250                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 71777.810651                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 83112.380952                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 74464.334086                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 71777.810651                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 83112.380952                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 74464.334086                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          2215                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    783860000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1899                       # Transaction distribution
system.membus.trans_dist::ReadExReq               316                       # Transaction distribution
system.membus.trans_dist::ReadExResp              316                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1899                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         4430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         4430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       141760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       141760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  141760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2215                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2215    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2215                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1107500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            6000500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
