

================================================================
== Vivado HLS Report for 'gaussian_box_muller'
================================================================
* Date:           Sat Nov 11 13:02:33 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        monte-carlo.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.792 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- GAUSS_LABEL  |      650|      650|        65|          -|          -|    10|    no    |
        |- LOG_LABEL    |      360|      360|        36|          -|          -|    10|    no    |
        |- SQRT_LABEL   |        ?|        ?|        50|          -|          -|     ?|    no    |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 281
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 67 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 2 
67 --> 68 157 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 145 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 109 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 276 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 276 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 226 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 282 [1/1] (1.76ns)   --->   "br label %1" [monte-carlo.cpp:152]   --->   Operation 282 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.51>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 283 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%x_assign = phi double [ 0.000000e+00, %0 ], [ %euclid_sq, %2 ]"   --->   Operation 284 'phi' 'x_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%x_0 = phi double [ 4.554300e-01, %0 ], [ %x_1, %2 ]"   --->   Operation 285 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (1.30ns)   --->   "%icmp_ln152 = icmp eq i4 %i_0, -6" [monte-carlo.cpp:152]   --->   Operation 286 'icmp' 'icmp_ln152' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 287 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [monte-carlo.cpp:152]   --->   Operation 288 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "br i1 %icmp_ln152, label %3, label %2" [monte-carlo.cpp:152]   --->   Operation 289 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%seed_load = load i32* @seed, align 4" [monte-carlo.cpp:39->monte-carlo.cpp:153]   --->   Operation 290 'load' 'seed_load' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (8.51ns)   --->   "%mul_ln39 = mul nsw i32 1103515245, %seed_load" [monte-carlo.cpp:39->monte-carlo.cpp:153]   --->   Operation 291 'mul' 'mul_ln39' <Predicate = (!icmp_ln152)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 292 [2/2] (5.46ns)   --->   "%tmp_11 = fcmp ole double %x_assign, 0.000000e+00" [monte-carlo.cpp:94->monte-carlo.cpp:171]   --->   Operation 292 'dcmp' 'tmp_11' <Predicate = (icmp_ln152)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 293 [1/1] (2.55ns)   --->   "%add_ln39 = add nsw i32 12345, %mul_ln39" [monte-carlo.cpp:39->monte-carlo.cpp:153]   --->   Operation 293 'add' 'add_ln39' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 294 [1/1] (8.51ns)   --->   "%mul_ln39_1 = mul nsw i32 1103515245, %add_ln39" [monte-carlo.cpp:39->monte-carlo.cpp:154]   --->   Operation 294 'mul' 'mul_ln39_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.55>
ST_5 : Operation 295 [1/1] (2.55ns)   --->   "%add_ln39_1 = add nsw i32 12345, %mul_ln39_1" [monte-carlo.cpp:39->monte-carlo.cpp:154]   --->   Operation 295 'add' 'add_ln39_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 296 [1/1] (0.00ns)   --->   "store i32 %add_ln39_1, i32* @seed, align 4" [monte-carlo.cpp:39->monte-carlo.cpp:154]   --->   Operation 296 'store' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 297 [6/6] (6.28ns)   --->   "%casted_seed = sitofp i32 %add_ln39 to double" [monte-carlo.cpp:40->monte-carlo.cpp:153]   --->   Operation 297 'sitodp' 'casted_seed' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 298 [6/6] (6.28ns)   --->   "%casted_seed_1 = sitofp i32 %add_ln39_1 to double" [monte-carlo.cpp:40->monte-carlo.cpp:154]   --->   Operation 298 'sitodp' 'casted_seed_1' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.28>
ST_7 : Operation 299 [5/6] (6.28ns)   --->   "%casted_seed = sitofp i32 %add_ln39 to double" [monte-carlo.cpp:40->monte-carlo.cpp:153]   --->   Operation 299 'sitodp' 'casted_seed' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 300 [5/6] (6.28ns)   --->   "%casted_seed_1 = sitofp i32 %add_ln39_1 to double" [monte-carlo.cpp:40->monte-carlo.cpp:154]   --->   Operation 300 'sitodp' 'casted_seed_1' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.28>
ST_8 : Operation 301 [4/6] (6.28ns)   --->   "%casted_seed = sitofp i32 %add_ln39 to double" [monte-carlo.cpp:40->monte-carlo.cpp:153]   --->   Operation 301 'sitodp' 'casted_seed' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 302 [4/6] (6.28ns)   --->   "%casted_seed_1 = sitofp i32 %add_ln39_1 to double" [monte-carlo.cpp:40->monte-carlo.cpp:154]   --->   Operation 302 'sitodp' 'casted_seed_1' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.28>
ST_9 : Operation 303 [3/6] (6.28ns)   --->   "%casted_seed = sitofp i32 %add_ln39 to double" [monte-carlo.cpp:40->monte-carlo.cpp:153]   --->   Operation 303 'sitodp' 'casted_seed' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 304 [3/6] (6.28ns)   --->   "%casted_seed_1 = sitofp i32 %add_ln39_1 to double" [monte-carlo.cpp:40->monte-carlo.cpp:154]   --->   Operation 304 'sitodp' 'casted_seed_1' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.28>
ST_10 : Operation 305 [2/6] (6.28ns)   --->   "%casted_seed = sitofp i32 %add_ln39 to double" [monte-carlo.cpp:40->monte-carlo.cpp:153]   --->   Operation 305 'sitodp' 'casted_seed' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 306 [2/6] (6.28ns)   --->   "%casted_seed_1 = sitofp i32 %add_ln39_1 to double" [monte-carlo.cpp:40->monte-carlo.cpp:154]   --->   Operation 306 'sitodp' 'casted_seed_1' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.28>
ST_11 : Operation 307 [1/6] (6.28ns)   --->   "%casted_seed = sitofp i32 %add_ln39 to double" [monte-carlo.cpp:40->monte-carlo.cpp:153]   --->   Operation 307 'sitodp' 'casted_seed' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 308 [1/6] (6.28ns)   --->   "%casted_seed_1 = sitofp i32 %add_ln39_1 to double" [monte-carlo.cpp:40->monte-carlo.cpp:154]   --->   Operation 308 'sitodp' 'casted_seed_1' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.78>
ST_12 : Operation 309 [6/6] (7.78ns)   --->   "%tmp_i = fmul double %casted_seed, 2.000000e+00" [monte-carlo.cpp:42->monte-carlo.cpp:153]   --->   Operation 309 'dmul' 'tmp_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 310 [6/6] (7.78ns)   --->   "%tmp_i5 = fmul double %casted_seed_1, 2.000000e+00" [monte-carlo.cpp:42->monte-carlo.cpp:154]   --->   Operation 310 'dmul' 'tmp_i5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.78>
ST_13 : Operation 311 [5/6] (7.78ns)   --->   "%tmp_i = fmul double %casted_seed, 2.000000e+00" [monte-carlo.cpp:42->monte-carlo.cpp:153]   --->   Operation 311 'dmul' 'tmp_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 312 [5/6] (7.78ns)   --->   "%tmp_i5 = fmul double %casted_seed_1, 2.000000e+00" [monte-carlo.cpp:42->monte-carlo.cpp:154]   --->   Operation 312 'dmul' 'tmp_i5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.78>
ST_14 : Operation 313 [4/6] (7.78ns)   --->   "%tmp_i = fmul double %casted_seed, 2.000000e+00" [monte-carlo.cpp:42->monte-carlo.cpp:153]   --->   Operation 313 'dmul' 'tmp_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 314 [4/6] (7.78ns)   --->   "%tmp_i5 = fmul double %casted_seed_1, 2.000000e+00" [monte-carlo.cpp:42->monte-carlo.cpp:154]   --->   Operation 314 'dmul' 'tmp_i5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.78>
ST_15 : Operation 315 [3/6] (7.78ns)   --->   "%tmp_i = fmul double %casted_seed, 2.000000e+00" [monte-carlo.cpp:42->monte-carlo.cpp:153]   --->   Operation 315 'dmul' 'tmp_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 316 [3/6] (7.78ns)   --->   "%tmp_i5 = fmul double %casted_seed_1, 2.000000e+00" [monte-carlo.cpp:42->monte-carlo.cpp:154]   --->   Operation 316 'dmul' 'tmp_i5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.78>
ST_16 : Operation 317 [2/6] (7.78ns)   --->   "%tmp_i = fmul double %casted_seed, 2.000000e+00" [monte-carlo.cpp:42->monte-carlo.cpp:153]   --->   Operation 317 'dmul' 'tmp_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 318 [2/6] (7.78ns)   --->   "%tmp_i5 = fmul double %casted_seed_1, 2.000000e+00" [monte-carlo.cpp:42->monte-carlo.cpp:154]   --->   Operation 318 'dmul' 'tmp_i5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.78>
ST_17 : Operation 319 [1/6] (7.78ns)   --->   "%tmp_i = fmul double %casted_seed, 2.000000e+00" [monte-carlo.cpp:42->monte-carlo.cpp:153]   --->   Operation 319 'dmul' 'tmp_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 320 [1/6] (7.78ns)   --->   "%tmp_i5 = fmul double %casted_seed_1, 2.000000e+00" [monte-carlo.cpp:42->monte-carlo.cpp:154]   --->   Operation 320 'dmul' 'tmp_i5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 9.79>
ST_18 : Operation 321 [31/31] (9.79ns)   --->   "%tmp_i_7 = fdiv double %tmp_i, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:153]   --->   Operation 321 'ddiv' 'tmp_i_7' <Predicate = true> <Delay = 9.79> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 322 [31/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %tmp_i5, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:154]   --->   Operation 322 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.62>
ST_19 : Operation 323 [30/31] (8.62ns)   --->   "%tmp_i_7 = fdiv double %tmp_i, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:153]   --->   Operation 323 'ddiv' 'tmp_i_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 324 [30/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %tmp_i5, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:154]   --->   Operation 324 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.62>
ST_20 : Operation 325 [29/31] (8.62ns)   --->   "%tmp_i_7 = fdiv double %tmp_i, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:153]   --->   Operation 325 'ddiv' 'tmp_i_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 326 [29/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %tmp_i5, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:154]   --->   Operation 326 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.62>
ST_21 : Operation 327 [28/31] (8.62ns)   --->   "%tmp_i_7 = fdiv double %tmp_i, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:153]   --->   Operation 327 'ddiv' 'tmp_i_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 328 [28/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %tmp_i5, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:154]   --->   Operation 328 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.62>
ST_22 : Operation 329 [27/31] (8.62ns)   --->   "%tmp_i_7 = fdiv double %tmp_i, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:153]   --->   Operation 329 'ddiv' 'tmp_i_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 330 [27/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %tmp_i5, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:154]   --->   Operation 330 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.62>
ST_23 : Operation 331 [26/31] (8.62ns)   --->   "%tmp_i_7 = fdiv double %tmp_i, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:153]   --->   Operation 331 'ddiv' 'tmp_i_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 332 [26/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %tmp_i5, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:154]   --->   Operation 332 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.62>
ST_24 : Operation 333 [25/31] (8.62ns)   --->   "%tmp_i_7 = fdiv double %tmp_i, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:153]   --->   Operation 333 'ddiv' 'tmp_i_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 334 [25/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %tmp_i5, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:154]   --->   Operation 334 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.62>
ST_25 : Operation 335 [24/31] (8.62ns)   --->   "%tmp_i_7 = fdiv double %tmp_i, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:153]   --->   Operation 335 'ddiv' 'tmp_i_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 336 [24/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %tmp_i5, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:154]   --->   Operation 336 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 8.62>
ST_26 : Operation 337 [23/31] (8.62ns)   --->   "%tmp_i_7 = fdiv double %tmp_i, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:153]   --->   Operation 337 'ddiv' 'tmp_i_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 338 [23/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %tmp_i5, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:154]   --->   Operation 338 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 8.62>
ST_27 : Operation 339 [22/31] (8.62ns)   --->   "%tmp_i_7 = fdiv double %tmp_i, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:153]   --->   Operation 339 'ddiv' 'tmp_i_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 340 [22/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %tmp_i5, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:154]   --->   Operation 340 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 8.62>
ST_28 : Operation 341 [21/31] (8.62ns)   --->   "%tmp_i_7 = fdiv double %tmp_i, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:153]   --->   Operation 341 'ddiv' 'tmp_i_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 342 [21/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %tmp_i5, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:154]   --->   Operation 342 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 8.62>
ST_29 : Operation 343 [20/31] (8.62ns)   --->   "%tmp_i_7 = fdiv double %tmp_i, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:153]   --->   Operation 343 'ddiv' 'tmp_i_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 344 [20/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %tmp_i5, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:154]   --->   Operation 344 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 8.62>
ST_30 : Operation 345 [19/31] (8.62ns)   --->   "%tmp_i_7 = fdiv double %tmp_i, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:153]   --->   Operation 345 'ddiv' 'tmp_i_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 346 [19/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %tmp_i5, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:154]   --->   Operation 346 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 8.62>
ST_31 : Operation 347 [18/31] (8.62ns)   --->   "%tmp_i_7 = fdiv double %tmp_i, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:153]   --->   Operation 347 'ddiv' 'tmp_i_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 348 [18/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %tmp_i5, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:154]   --->   Operation 348 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 8.62>
ST_32 : Operation 349 [17/31] (8.62ns)   --->   "%tmp_i_7 = fdiv double %tmp_i, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:153]   --->   Operation 349 'ddiv' 'tmp_i_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 350 [17/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %tmp_i5, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:154]   --->   Operation 350 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 8.62>
ST_33 : Operation 351 [16/31] (8.62ns)   --->   "%tmp_i_7 = fdiv double %tmp_i, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:153]   --->   Operation 351 'ddiv' 'tmp_i_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 352 [16/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %tmp_i5, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:154]   --->   Operation 352 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 8.62>
ST_34 : Operation 353 [15/31] (8.62ns)   --->   "%tmp_i_7 = fdiv double %tmp_i, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:153]   --->   Operation 353 'ddiv' 'tmp_i_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 354 [15/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %tmp_i5, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:154]   --->   Operation 354 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 8.62>
ST_35 : Operation 355 [14/31] (8.62ns)   --->   "%tmp_i_7 = fdiv double %tmp_i, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:153]   --->   Operation 355 'ddiv' 'tmp_i_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 356 [14/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %tmp_i5, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:154]   --->   Operation 356 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 8.62>
ST_36 : Operation 357 [13/31] (8.62ns)   --->   "%tmp_i_7 = fdiv double %tmp_i, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:153]   --->   Operation 357 'ddiv' 'tmp_i_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 358 [13/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %tmp_i5, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:154]   --->   Operation 358 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 8.62>
ST_37 : Operation 359 [12/31] (8.62ns)   --->   "%tmp_i_7 = fdiv double %tmp_i, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:153]   --->   Operation 359 'ddiv' 'tmp_i_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 360 [12/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %tmp_i5, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:154]   --->   Operation 360 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 8.62>
ST_38 : Operation 361 [11/31] (8.62ns)   --->   "%tmp_i_7 = fdiv double %tmp_i, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:153]   --->   Operation 361 'ddiv' 'tmp_i_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 362 [11/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %tmp_i5, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:154]   --->   Operation 362 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 8.62>
ST_39 : Operation 363 [10/31] (8.62ns)   --->   "%tmp_i_7 = fdiv double %tmp_i, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:153]   --->   Operation 363 'ddiv' 'tmp_i_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 364 [10/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %tmp_i5, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:154]   --->   Operation 364 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 8.62>
ST_40 : Operation 365 [9/31] (8.62ns)   --->   "%tmp_i_7 = fdiv double %tmp_i, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:153]   --->   Operation 365 'ddiv' 'tmp_i_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 366 [9/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %tmp_i5, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:154]   --->   Operation 366 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 8.62>
ST_41 : Operation 367 [8/31] (8.62ns)   --->   "%tmp_i_7 = fdiv double %tmp_i, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:153]   --->   Operation 367 'ddiv' 'tmp_i_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 368 [8/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %tmp_i5, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:154]   --->   Operation 368 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 8.62>
ST_42 : Operation 369 [7/31] (8.62ns)   --->   "%tmp_i_7 = fdiv double %tmp_i, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:153]   --->   Operation 369 'ddiv' 'tmp_i_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 370 [7/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %tmp_i5, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:154]   --->   Operation 370 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 8.62>
ST_43 : Operation 371 [6/31] (8.62ns)   --->   "%tmp_i_7 = fdiv double %tmp_i, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:153]   --->   Operation 371 'ddiv' 'tmp_i_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 372 [6/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %tmp_i5, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:154]   --->   Operation 372 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 8.62>
ST_44 : Operation 373 [5/31] (8.62ns)   --->   "%tmp_i_7 = fdiv double %tmp_i, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:153]   --->   Operation 373 'ddiv' 'tmp_i_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 374 [5/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %tmp_i5, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:154]   --->   Operation 374 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 8.62>
ST_45 : Operation 375 [4/31] (8.62ns)   --->   "%tmp_i_7 = fdiv double %tmp_i, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:153]   --->   Operation 375 'ddiv' 'tmp_i_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 376 [4/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %tmp_i5, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:154]   --->   Operation 376 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 8.62>
ST_46 : Operation 377 [3/31] (8.62ns)   --->   "%tmp_i_7 = fdiv double %tmp_i, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:153]   --->   Operation 377 'ddiv' 'tmp_i_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 378 [3/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %tmp_i5, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:154]   --->   Operation 378 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 8.62>
ST_47 : Operation 379 [2/31] (8.62ns)   --->   "%tmp_i_7 = fdiv double %tmp_i, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:153]   --->   Operation 379 'ddiv' 'tmp_i_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 380 [2/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %tmp_i5, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:154]   --->   Operation 380 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 8.62>
ST_48 : Operation 381 [1/31] (8.62ns)   --->   "%tmp_i_7 = fdiv double %tmp_i, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:153]   --->   Operation 381 'ddiv' 'tmp_i_7' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 382 [1/31] (8.62ns)   --->   "%tmp_i6 = fdiv double %tmp_i5, 0x41DFFFFFFFC00000" [monte-carlo.cpp:42->monte-carlo.cpp:154]   --->   Operation 382 'ddiv' 'tmp_i6' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 8.23>
ST_49 : Operation 383 [5/5] (8.23ns)   --->   "%temp_x = fadd double %tmp_i_7, -1.000000e+00" [monte-carlo.cpp:42->monte-carlo.cpp:153]   --->   Operation 383 'dadd' 'temp_x' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 384 [5/5] (8.23ns)   --->   "%temp_y = fadd double %tmp_i6, -1.000000e+00" [monte-carlo.cpp:42->monte-carlo.cpp:154]   --->   Operation 384 'dadd' 'temp_y' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 8.23>
ST_50 : Operation 385 [4/5] (8.23ns)   --->   "%temp_x = fadd double %tmp_i_7, -1.000000e+00" [monte-carlo.cpp:42->monte-carlo.cpp:153]   --->   Operation 385 'dadd' 'temp_x' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 386 [4/5] (8.23ns)   --->   "%temp_y = fadd double %tmp_i6, -1.000000e+00" [monte-carlo.cpp:42->monte-carlo.cpp:154]   --->   Operation 386 'dadd' 'temp_y' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 8.23>
ST_51 : Operation 387 [3/5] (8.23ns)   --->   "%temp_x = fadd double %tmp_i_7, -1.000000e+00" [monte-carlo.cpp:42->monte-carlo.cpp:153]   --->   Operation 387 'dadd' 'temp_x' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 388 [3/5] (8.23ns)   --->   "%temp_y = fadd double %tmp_i6, -1.000000e+00" [monte-carlo.cpp:42->monte-carlo.cpp:154]   --->   Operation 388 'dadd' 'temp_y' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 8.23>
ST_52 : Operation 389 [2/5] (8.23ns)   --->   "%temp_x = fadd double %tmp_i_7, -1.000000e+00" [monte-carlo.cpp:42->monte-carlo.cpp:153]   --->   Operation 389 'dadd' 'temp_x' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 390 [2/5] (8.23ns)   --->   "%temp_y = fadd double %tmp_i6, -1.000000e+00" [monte-carlo.cpp:42->monte-carlo.cpp:154]   --->   Operation 390 'dadd' 'temp_y' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 8.23>
ST_53 : Operation 391 [1/5] (8.23ns)   --->   "%temp_x = fadd double %tmp_i_7, -1.000000e+00" [monte-carlo.cpp:42->monte-carlo.cpp:153]   --->   Operation 391 'dadd' 'temp_x' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 392 [1/5] (8.23ns)   --->   "%temp_y = fadd double %tmp_i6, -1.000000e+00" [monte-carlo.cpp:42->monte-carlo.cpp:154]   --->   Operation 392 'dadd' 'temp_y' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.78>
ST_54 : Operation 393 [6/6] (7.78ns)   --->   "%tmp_s = fmul double %temp_x, %temp_x" [monte-carlo.cpp:155]   --->   Operation 393 'dmul' 'tmp_s' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 394 [6/6] (7.78ns)   --->   "%tmp_2 = fmul double %temp_y, %temp_y" [monte-carlo.cpp:155]   --->   Operation 394 'dmul' 'tmp_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.78>
ST_55 : Operation 395 [5/6] (7.78ns)   --->   "%tmp_s = fmul double %temp_x, %temp_x" [monte-carlo.cpp:155]   --->   Operation 395 'dmul' 'tmp_s' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 396 [5/6] (7.78ns)   --->   "%tmp_2 = fmul double %temp_y, %temp_y" [monte-carlo.cpp:155]   --->   Operation 396 'dmul' 'tmp_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.78>
ST_56 : Operation 397 [4/6] (7.78ns)   --->   "%tmp_s = fmul double %temp_x, %temp_x" [monte-carlo.cpp:155]   --->   Operation 397 'dmul' 'tmp_s' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 398 [4/6] (7.78ns)   --->   "%tmp_2 = fmul double %temp_y, %temp_y" [monte-carlo.cpp:155]   --->   Operation 398 'dmul' 'tmp_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.78>
ST_57 : Operation 399 [3/6] (7.78ns)   --->   "%tmp_s = fmul double %temp_x, %temp_x" [monte-carlo.cpp:155]   --->   Operation 399 'dmul' 'tmp_s' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 400 [3/6] (7.78ns)   --->   "%tmp_2 = fmul double %temp_y, %temp_y" [monte-carlo.cpp:155]   --->   Operation 400 'dmul' 'tmp_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.78>
ST_58 : Operation 401 [2/6] (7.78ns)   --->   "%tmp_s = fmul double %temp_x, %temp_x" [monte-carlo.cpp:155]   --->   Operation 401 'dmul' 'tmp_s' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 402 [2/6] (7.78ns)   --->   "%tmp_2 = fmul double %temp_y, %temp_y" [monte-carlo.cpp:155]   --->   Operation 402 'dmul' 'tmp_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.78>
ST_59 : Operation 403 [1/6] (7.78ns)   --->   "%tmp_s = fmul double %temp_x, %temp_x" [monte-carlo.cpp:155]   --->   Operation 403 'dmul' 'tmp_s' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 404 [1/6] (7.78ns)   --->   "%tmp_2 = fmul double %temp_y, %temp_y" [monte-carlo.cpp:155]   --->   Operation 404 'dmul' 'tmp_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 8.23>
ST_60 : Operation 405 [5/5] (8.23ns)   --->   "%euclid_sq = fadd double %tmp_s, %tmp_2" [monte-carlo.cpp:155]   --->   Operation 405 'dadd' 'euclid_sq' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 8.23>
ST_61 : Operation 406 [4/5] (8.23ns)   --->   "%euclid_sq = fadd double %tmp_s, %tmp_2" [monte-carlo.cpp:155]   --->   Operation 406 'dadd' 'euclid_sq' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 8.23>
ST_62 : Operation 407 [3/5] (8.23ns)   --->   "%euclid_sq = fadd double %tmp_s, %tmp_2" [monte-carlo.cpp:155]   --->   Operation 407 'dadd' 'euclid_sq' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 8.23>
ST_63 : Operation 408 [2/5] (8.23ns)   --->   "%euclid_sq = fadd double %tmp_s, %tmp_2" [monte-carlo.cpp:155]   --->   Operation 408 'dadd' 'euclid_sq' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 8.23>
ST_64 : Operation 409 [1/5] (8.23ns)   --->   "%euclid_sq = fadd double %tmp_s, %tmp_2" [monte-carlo.cpp:155]   --->   Operation 409 'dadd' 'euclid_sq' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.46>
ST_65 : Operation 410 [1/1] (0.00ns)   --->   "%bitcast_ln156 = bitcast double %euclid_sq to i64" [monte-carlo.cpp:156]   --->   Operation 410 'bitcast' 'bitcast_ln156' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_12 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln156, i32 52, i32 62)" [monte-carlo.cpp:156]   --->   Operation 411 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln156 = trunc i64 %bitcast_ln156 to i52" [monte-carlo.cpp:156]   --->   Operation 412 'trunc' 'trunc_ln156' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 413 [1/1] (1.88ns)   --->   "%icmp_ln156 = icmp ne i11 %tmp_12, -1" [monte-carlo.cpp:156]   --->   Operation 413 'icmp' 'icmp_ln156' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 414 [1/1] (2.89ns)   --->   "%icmp_ln156_1 = icmp eq i52 %trunc_ln156, 0" [monte-carlo.cpp:156]   --->   Operation 414 'icmp' 'icmp_ln156_1' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 415 [2/2] (5.46ns)   --->   "%tmp_13 = fcmp olt double %euclid_sq, 1.000000e+00" [monte-carlo.cpp:156]   --->   Operation 415 'dcmp' 'tmp_13' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.94>
ST_66 : Operation 416 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind" [monte-carlo.cpp:152]   --->   Operation 416 'specloopname' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%or_ln156 = or i1 %icmp_ln156_1, %icmp_ln156" [monte-carlo.cpp:156]   --->   Operation 417 'or' 'or_ln156' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 418 [1/2] (5.46ns)   --->   "%tmp_13 = fcmp olt double %euclid_sq, 1.000000e+00" [monte-carlo.cpp:156]   --->   Operation 418 'dcmp' 'tmp_13' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%and_ln156 = and i1 %or_ln156, %tmp_13" [monte-carlo.cpp:156]   --->   Operation 419 'and' 'and_ln156' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 420 [1/1] (1.48ns) (out node of the LUT)   --->   "%x_1 = select i1 %and_ln156, double %temp_x, double %x_0" [monte-carlo.cpp:156]   --->   Operation 420 'select' 'x_1' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 421 [1/1] (0.00ns)   --->   "br label %1" [monte-carlo.cpp:152]   --->   Operation 421 'br' <Predicate = true> <Delay = 0.00>

State 67 <SV = 2> <Delay = 8.23>
ST_67 : Operation 422 [1/1] (0.00ns)   --->   "%bitcast_ln94 = bitcast double %x_assign to i64" [monte-carlo.cpp:94->monte-carlo.cpp:171]   --->   Operation 422 'bitcast' 'bitcast_ln94' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 423 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln94, i32 52, i32 62)" [monte-carlo.cpp:94->monte-carlo.cpp:171]   --->   Operation 423 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 424 [1/1] (0.00ns)   --->   "%trunc_ln94 = trunc i64 %bitcast_ln94 to i52" [monte-carlo.cpp:94->monte-carlo.cpp:171]   --->   Operation 424 'trunc' 'trunc_ln94' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 425 [1/1] (1.88ns)   --->   "%icmp_ln94 = icmp ne i11 %tmp, -1" [monte-carlo.cpp:94->monte-carlo.cpp:171]   --->   Operation 425 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 426 [1/1] (2.89ns)   --->   "%icmp_ln94_1 = icmp eq i52 %trunc_ln94, 0" [monte-carlo.cpp:94->monte-carlo.cpp:171]   --->   Operation 426 'icmp' 'icmp_ln94_1' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node and_ln94)   --->   "%or_ln94 = or i1 %icmp_ln94_1, %icmp_ln94" [monte-carlo.cpp:94->monte-carlo.cpp:171]   --->   Operation 427 'or' 'or_ln94' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 428 [1/2] (5.46ns)   --->   "%tmp_11 = fcmp ole double %x_assign, 0.000000e+00" [monte-carlo.cpp:94->monte-carlo.cpp:171]   --->   Operation 428 'dcmp' 'tmp_11' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 429 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln94 = and i1 %or_ln94, %tmp_11" [monte-carlo.cpp:94->monte-carlo.cpp:171]   --->   Operation 429 'and' 'and_ln94' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 430 [1/1] (1.76ns)   --->   "br i1 %and_ln94, label %"custom_log<double>.exit", label %4" [monte-carlo.cpp:94->monte-carlo.cpp:171]   --->   Operation 430 'br' <Predicate = true> <Delay = 1.76>
ST_67 : Operation 431 [5/5] (8.23ns)   --->   "%tmp_i9 = fadd double %x_assign, -1.000000e+00" [monte-carlo.cpp:102->monte-carlo.cpp:171]   --->   Operation 431 'dadd' 'tmp_i9' <Predicate = (!and_ln94)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 432 [5/5] (8.23ns)   --->   "%tmp_24_i = fadd double %x_assign, 1.000000e+00" [monte-carlo.cpp:102->monte-carlo.cpp:171]   --->   Operation 432 'dadd' 'tmp_24_i' <Predicate = (!and_ln94)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 3> <Delay = 8.23>
ST_68 : Operation 433 [4/5] (8.23ns)   --->   "%tmp_i9 = fadd double %x_assign, -1.000000e+00" [monte-carlo.cpp:102->monte-carlo.cpp:171]   --->   Operation 433 'dadd' 'tmp_i9' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 434 [4/5] (8.23ns)   --->   "%tmp_24_i = fadd double %x_assign, 1.000000e+00" [monte-carlo.cpp:102->monte-carlo.cpp:171]   --->   Operation 434 'dadd' 'tmp_24_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 4> <Delay = 8.23>
ST_69 : Operation 435 [3/5] (8.23ns)   --->   "%tmp_i9 = fadd double %x_assign, -1.000000e+00" [monte-carlo.cpp:102->monte-carlo.cpp:171]   --->   Operation 435 'dadd' 'tmp_i9' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 436 [3/5] (8.23ns)   --->   "%tmp_24_i = fadd double %x_assign, 1.000000e+00" [monte-carlo.cpp:102->monte-carlo.cpp:171]   --->   Operation 436 'dadd' 'tmp_24_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 5> <Delay = 8.23>
ST_70 : Operation 437 [2/5] (8.23ns)   --->   "%tmp_i9 = fadd double %x_assign, -1.000000e+00" [monte-carlo.cpp:102->monte-carlo.cpp:171]   --->   Operation 437 'dadd' 'tmp_i9' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 438 [2/5] (8.23ns)   --->   "%tmp_24_i = fadd double %x_assign, 1.000000e+00" [monte-carlo.cpp:102->monte-carlo.cpp:171]   --->   Operation 438 'dadd' 'tmp_24_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 6> <Delay = 8.23>
ST_71 : Operation 439 [1/5] (8.23ns)   --->   "%tmp_i9 = fadd double %x_assign, -1.000000e+00" [monte-carlo.cpp:102->monte-carlo.cpp:171]   --->   Operation 439 'dadd' 'tmp_i9' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 440 [1/5] (8.23ns)   --->   "%tmp_24_i = fadd double %x_assign, 1.000000e+00" [monte-carlo.cpp:102->monte-carlo.cpp:171]   --->   Operation 440 'dadd' 'tmp_24_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 7> <Delay = 9.79>
ST_72 : Operation 441 [31/31] (9.79ns)   --->   "%term = fdiv double %tmp_i9, %tmp_24_i" [monte-carlo.cpp:102->monte-carlo.cpp:171]   --->   Operation 441 'ddiv' 'term' <Predicate = true> <Delay = 9.79> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 8> <Delay = 8.62>
ST_73 : Operation 442 [30/31] (8.62ns)   --->   "%term = fdiv double %tmp_i9, %tmp_24_i" [monte-carlo.cpp:102->monte-carlo.cpp:171]   --->   Operation 442 'ddiv' 'term' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 9> <Delay = 8.62>
ST_74 : Operation 443 [29/31] (8.62ns)   --->   "%term = fdiv double %tmp_i9, %tmp_24_i" [monte-carlo.cpp:102->monte-carlo.cpp:171]   --->   Operation 443 'ddiv' 'term' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 10> <Delay = 8.62>
ST_75 : Operation 444 [28/31] (8.62ns)   --->   "%term = fdiv double %tmp_i9, %tmp_24_i" [monte-carlo.cpp:102->monte-carlo.cpp:171]   --->   Operation 444 'ddiv' 'term' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 11> <Delay = 8.62>
ST_76 : Operation 445 [27/31] (8.62ns)   --->   "%term = fdiv double %tmp_i9, %tmp_24_i" [monte-carlo.cpp:102->monte-carlo.cpp:171]   --->   Operation 445 'ddiv' 'term' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 12> <Delay = 8.62>
ST_77 : Operation 446 [26/31] (8.62ns)   --->   "%term = fdiv double %tmp_i9, %tmp_24_i" [monte-carlo.cpp:102->monte-carlo.cpp:171]   --->   Operation 446 'ddiv' 'term' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 13> <Delay = 8.62>
ST_78 : Operation 447 [25/31] (8.62ns)   --->   "%term = fdiv double %tmp_i9, %tmp_24_i" [monte-carlo.cpp:102->monte-carlo.cpp:171]   --->   Operation 447 'ddiv' 'term' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 14> <Delay = 8.62>
ST_79 : Operation 448 [24/31] (8.62ns)   --->   "%term = fdiv double %tmp_i9, %tmp_24_i" [monte-carlo.cpp:102->monte-carlo.cpp:171]   --->   Operation 448 'ddiv' 'term' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 15> <Delay = 8.62>
ST_80 : Operation 449 [23/31] (8.62ns)   --->   "%term = fdiv double %tmp_i9, %tmp_24_i" [monte-carlo.cpp:102->monte-carlo.cpp:171]   --->   Operation 449 'ddiv' 'term' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 16> <Delay = 8.62>
ST_81 : Operation 450 [22/31] (8.62ns)   --->   "%term = fdiv double %tmp_i9, %tmp_24_i" [monte-carlo.cpp:102->monte-carlo.cpp:171]   --->   Operation 450 'ddiv' 'term' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 17> <Delay = 8.62>
ST_82 : Operation 451 [21/31] (8.62ns)   --->   "%term = fdiv double %tmp_i9, %tmp_24_i" [monte-carlo.cpp:102->monte-carlo.cpp:171]   --->   Operation 451 'ddiv' 'term' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 18> <Delay = 8.62>
ST_83 : Operation 452 [20/31] (8.62ns)   --->   "%term = fdiv double %tmp_i9, %tmp_24_i" [monte-carlo.cpp:102->monte-carlo.cpp:171]   --->   Operation 452 'ddiv' 'term' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 19> <Delay = 8.62>
ST_84 : Operation 453 [19/31] (8.62ns)   --->   "%term = fdiv double %tmp_i9, %tmp_24_i" [monte-carlo.cpp:102->monte-carlo.cpp:171]   --->   Operation 453 'ddiv' 'term' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 20> <Delay = 8.62>
ST_85 : Operation 454 [18/31] (8.62ns)   --->   "%term = fdiv double %tmp_i9, %tmp_24_i" [monte-carlo.cpp:102->monte-carlo.cpp:171]   --->   Operation 454 'ddiv' 'term' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 21> <Delay = 8.62>
ST_86 : Operation 455 [17/31] (8.62ns)   --->   "%term = fdiv double %tmp_i9, %tmp_24_i" [monte-carlo.cpp:102->monte-carlo.cpp:171]   --->   Operation 455 'ddiv' 'term' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 22> <Delay = 8.62>
ST_87 : Operation 456 [16/31] (8.62ns)   --->   "%term = fdiv double %tmp_i9, %tmp_24_i" [monte-carlo.cpp:102->monte-carlo.cpp:171]   --->   Operation 456 'ddiv' 'term' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 23> <Delay = 8.62>
ST_88 : Operation 457 [15/31] (8.62ns)   --->   "%term = fdiv double %tmp_i9, %tmp_24_i" [monte-carlo.cpp:102->monte-carlo.cpp:171]   --->   Operation 457 'ddiv' 'term' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 24> <Delay = 8.62>
ST_89 : Operation 458 [14/31] (8.62ns)   --->   "%term = fdiv double %tmp_i9, %tmp_24_i" [monte-carlo.cpp:102->monte-carlo.cpp:171]   --->   Operation 458 'ddiv' 'term' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 25> <Delay = 8.62>
ST_90 : Operation 459 [13/31] (8.62ns)   --->   "%term = fdiv double %tmp_i9, %tmp_24_i" [monte-carlo.cpp:102->monte-carlo.cpp:171]   --->   Operation 459 'ddiv' 'term' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 26> <Delay = 8.62>
ST_91 : Operation 460 [12/31] (8.62ns)   --->   "%term = fdiv double %tmp_i9, %tmp_24_i" [monte-carlo.cpp:102->monte-carlo.cpp:171]   --->   Operation 460 'ddiv' 'term' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 27> <Delay = 8.62>
ST_92 : Operation 461 [11/31] (8.62ns)   --->   "%term = fdiv double %tmp_i9, %tmp_24_i" [monte-carlo.cpp:102->monte-carlo.cpp:171]   --->   Operation 461 'ddiv' 'term' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 28> <Delay = 8.62>
ST_93 : Operation 462 [10/31] (8.62ns)   --->   "%term = fdiv double %tmp_i9, %tmp_24_i" [monte-carlo.cpp:102->monte-carlo.cpp:171]   --->   Operation 462 'ddiv' 'term' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 29> <Delay = 8.62>
ST_94 : Operation 463 [9/31] (8.62ns)   --->   "%term = fdiv double %tmp_i9, %tmp_24_i" [monte-carlo.cpp:102->monte-carlo.cpp:171]   --->   Operation 463 'ddiv' 'term' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 30> <Delay = 8.62>
ST_95 : Operation 464 [8/31] (8.62ns)   --->   "%term = fdiv double %tmp_i9, %tmp_24_i" [monte-carlo.cpp:102->monte-carlo.cpp:171]   --->   Operation 464 'ddiv' 'term' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 31> <Delay = 8.62>
ST_96 : Operation 465 [7/31] (8.62ns)   --->   "%term = fdiv double %tmp_i9, %tmp_24_i" [monte-carlo.cpp:102->monte-carlo.cpp:171]   --->   Operation 465 'ddiv' 'term' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 32> <Delay = 8.62>
ST_97 : Operation 466 [6/31] (8.62ns)   --->   "%term = fdiv double %tmp_i9, %tmp_24_i" [monte-carlo.cpp:102->monte-carlo.cpp:171]   --->   Operation 466 'ddiv' 'term' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 33> <Delay = 8.62>
ST_98 : Operation 467 [5/31] (8.62ns)   --->   "%term = fdiv double %tmp_i9, %tmp_24_i" [monte-carlo.cpp:102->monte-carlo.cpp:171]   --->   Operation 467 'ddiv' 'term' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 34> <Delay = 8.62>
ST_99 : Operation 468 [4/31] (8.62ns)   --->   "%term = fdiv double %tmp_i9, %tmp_24_i" [monte-carlo.cpp:102->monte-carlo.cpp:171]   --->   Operation 468 'ddiv' 'term' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 35> <Delay = 8.62>
ST_100 : Operation 469 [3/31] (8.62ns)   --->   "%term = fdiv double %tmp_i9, %tmp_24_i" [monte-carlo.cpp:102->monte-carlo.cpp:171]   --->   Operation 469 'ddiv' 'term' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 36> <Delay = 8.62>
ST_101 : Operation 470 [2/31] (8.62ns)   --->   "%term = fdiv double %tmp_i9, %tmp_24_i" [monte-carlo.cpp:102->monte-carlo.cpp:171]   --->   Operation 470 'ddiv' 'term' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 37> <Delay = 8.62>
ST_102 : Operation 471 [1/31] (8.62ns)   --->   "%term = fdiv double %tmp_i9, %tmp_24_i" [monte-carlo.cpp:102->monte-carlo.cpp:171]   --->   Operation 471 'ddiv' 'term' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 38> <Delay = 7.78>
ST_103 : Operation 472 [6/6] (7.78ns)   --->   "%term_squared = fmul double %term, %term" [monte-carlo.cpp:103->monte-carlo.cpp:171]   --->   Operation 472 'dmul' 'term_squared' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 39> <Delay = 7.78>
ST_104 : Operation 473 [5/6] (7.78ns)   --->   "%term_squared = fmul double %term, %term" [monte-carlo.cpp:103->monte-carlo.cpp:171]   --->   Operation 473 'dmul' 'term_squared' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 40> <Delay = 7.78>
ST_105 : Operation 474 [4/6] (7.78ns)   --->   "%term_squared = fmul double %term, %term" [monte-carlo.cpp:103->monte-carlo.cpp:171]   --->   Operation 474 'dmul' 'term_squared' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 41> <Delay = 7.78>
ST_106 : Operation 475 [3/6] (7.78ns)   --->   "%term_squared = fmul double %term, %term" [monte-carlo.cpp:103->monte-carlo.cpp:171]   --->   Operation 475 'dmul' 'term_squared' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 42> <Delay = 7.78>
ST_107 : Operation 476 [2/6] (7.78ns)   --->   "%term_squared = fmul double %term, %term" [monte-carlo.cpp:103->monte-carlo.cpp:171]   --->   Operation 476 'dmul' 'term_squared' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 43> <Delay = 7.78>
ST_108 : Operation 477 [1/6] (7.78ns)   --->   "%term_squared = fmul double %term, %term" [monte-carlo.cpp:103->monte-carlo.cpp:171]   --->   Operation 477 'dmul' 'term_squared' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 478 [1/1] (1.76ns)   --->   "br label %5" [monte-carlo.cpp:108->monte-carlo.cpp:171]   --->   Operation 478 'br' <Predicate = true> <Delay = 1.76>

State 109 <SV = 44> <Delay = 9.79>
ST_109 : Operation 479 [1/1] (0.00ns)   --->   "%numerator_0_i = phi double [ %term, %4 ], [ %numerator_1, %6 ]"   --->   Operation 479 'phi' 'numerator_0_i' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 480 [1/1] (0.00ns)   --->   "%result_0_i = phi double [ 0.000000e+00, %4 ], [ %result, %6 ]"   --->   Operation 480 'phi' 'result_0_i' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 481 [1/1] (0.00ns)   --->   "%denominator_0_i = phi double [ 1.000000e+00, %4 ], [ %denominator, %6 ]"   --->   Operation 481 'phi' 'denominator_0_i' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 482 [1/1] (0.00ns)   --->   "%i_0_i = phi i4 [ 1, %4 ], [ %i_1, %6 ]"   --->   Operation 482 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 483 [1/1] (1.30ns)   --->   "%icmp_ln108 = icmp eq i4 %i_0_i, -5" [monte-carlo.cpp:108->monte-carlo.cpp:171]   --->   Operation 483 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 484 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 484 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 485 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108, label %7, label %6" [monte-carlo.cpp:108->monte-carlo.cpp:171]   --->   Operation 485 'br' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 486 [31/31] (9.79ns)   --->   "%tmp_26_i = fdiv double %numerator_0_i, %denominator_0_i" [monte-carlo.cpp:110->monte-carlo.cpp:171]   --->   Operation 486 'ddiv' 'tmp_26_i' <Predicate = (!icmp_ln108)> <Delay = 9.79> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 487 [6/6] (7.78ns)   --->   "%numerator_1 = fmul double %numerator_0_i, %term_squared" [monte-carlo.cpp:111->monte-carlo.cpp:171]   --->   Operation 487 'dmul' 'numerator_1' <Predicate = (!icmp_ln108)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 488 [5/5] (8.23ns)   --->   "%denominator = fadd double %denominator_0_i, 2.000000e+00" [monte-carlo.cpp:112->monte-carlo.cpp:171]   --->   Operation 488 'dadd' 'denominator' <Predicate = (!icmp_ln108)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 489 [1/1] (1.73ns)   --->   "%i_1 = add i4 %i_0_i, 1" [monte-carlo.cpp:108->monte-carlo.cpp:171]   --->   Operation 489 'add' 'i_1' <Predicate = (!icmp_ln108)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 490 [6/6] (7.78ns)   --->   "%tmp_25_i = fmul double %result_0_i, 2.000000e+00" [monte-carlo.cpp:115->monte-carlo.cpp:171]   --->   Operation 490 'dmul' 'tmp_25_i' <Predicate = (icmp_ln108)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 45> <Delay = 8.62>
ST_110 : Operation 491 [30/31] (8.62ns)   --->   "%tmp_26_i = fdiv double %numerator_0_i, %denominator_0_i" [monte-carlo.cpp:110->monte-carlo.cpp:171]   --->   Operation 491 'ddiv' 'tmp_26_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 492 [5/6] (7.78ns)   --->   "%numerator_1 = fmul double %numerator_0_i, %term_squared" [monte-carlo.cpp:111->monte-carlo.cpp:171]   --->   Operation 492 'dmul' 'numerator_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 493 [4/5] (8.23ns)   --->   "%denominator = fadd double %denominator_0_i, 2.000000e+00" [monte-carlo.cpp:112->monte-carlo.cpp:171]   --->   Operation 493 'dadd' 'denominator' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 46> <Delay = 8.62>
ST_111 : Operation 494 [29/31] (8.62ns)   --->   "%tmp_26_i = fdiv double %numerator_0_i, %denominator_0_i" [monte-carlo.cpp:110->monte-carlo.cpp:171]   --->   Operation 494 'ddiv' 'tmp_26_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 495 [4/6] (7.78ns)   --->   "%numerator_1 = fmul double %numerator_0_i, %term_squared" [monte-carlo.cpp:111->monte-carlo.cpp:171]   --->   Operation 495 'dmul' 'numerator_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 496 [3/5] (8.23ns)   --->   "%denominator = fadd double %denominator_0_i, 2.000000e+00" [monte-carlo.cpp:112->monte-carlo.cpp:171]   --->   Operation 496 'dadd' 'denominator' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 47> <Delay = 8.62>
ST_112 : Operation 497 [28/31] (8.62ns)   --->   "%tmp_26_i = fdiv double %numerator_0_i, %denominator_0_i" [monte-carlo.cpp:110->monte-carlo.cpp:171]   --->   Operation 497 'ddiv' 'tmp_26_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 498 [3/6] (7.78ns)   --->   "%numerator_1 = fmul double %numerator_0_i, %term_squared" [monte-carlo.cpp:111->monte-carlo.cpp:171]   --->   Operation 498 'dmul' 'numerator_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 499 [2/5] (8.23ns)   --->   "%denominator = fadd double %denominator_0_i, 2.000000e+00" [monte-carlo.cpp:112->monte-carlo.cpp:171]   --->   Operation 499 'dadd' 'denominator' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 48> <Delay = 8.62>
ST_113 : Operation 500 [27/31] (8.62ns)   --->   "%tmp_26_i = fdiv double %numerator_0_i, %denominator_0_i" [monte-carlo.cpp:110->monte-carlo.cpp:171]   --->   Operation 500 'ddiv' 'tmp_26_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 501 [2/6] (7.78ns)   --->   "%numerator_1 = fmul double %numerator_0_i, %term_squared" [monte-carlo.cpp:111->monte-carlo.cpp:171]   --->   Operation 501 'dmul' 'numerator_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 502 [1/5] (8.23ns)   --->   "%denominator = fadd double %denominator_0_i, 2.000000e+00" [monte-carlo.cpp:112->monte-carlo.cpp:171]   --->   Operation 502 'dadd' 'denominator' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 49> <Delay = 8.62>
ST_114 : Operation 503 [26/31] (8.62ns)   --->   "%tmp_26_i = fdiv double %numerator_0_i, %denominator_0_i" [monte-carlo.cpp:110->monte-carlo.cpp:171]   --->   Operation 503 'ddiv' 'tmp_26_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 504 [1/6] (7.78ns)   --->   "%numerator_1 = fmul double %numerator_0_i, %term_squared" [monte-carlo.cpp:111->monte-carlo.cpp:171]   --->   Operation 504 'dmul' 'numerator_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 50> <Delay = 8.62>
ST_115 : Operation 505 [25/31] (8.62ns)   --->   "%tmp_26_i = fdiv double %numerator_0_i, %denominator_0_i" [monte-carlo.cpp:110->monte-carlo.cpp:171]   --->   Operation 505 'ddiv' 'tmp_26_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 51> <Delay = 8.62>
ST_116 : Operation 506 [24/31] (8.62ns)   --->   "%tmp_26_i = fdiv double %numerator_0_i, %denominator_0_i" [monte-carlo.cpp:110->monte-carlo.cpp:171]   --->   Operation 506 'ddiv' 'tmp_26_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 52> <Delay = 8.62>
ST_117 : Operation 507 [23/31] (8.62ns)   --->   "%tmp_26_i = fdiv double %numerator_0_i, %denominator_0_i" [monte-carlo.cpp:110->monte-carlo.cpp:171]   --->   Operation 507 'ddiv' 'tmp_26_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 53> <Delay = 8.62>
ST_118 : Operation 508 [22/31] (8.62ns)   --->   "%tmp_26_i = fdiv double %numerator_0_i, %denominator_0_i" [monte-carlo.cpp:110->monte-carlo.cpp:171]   --->   Operation 508 'ddiv' 'tmp_26_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 54> <Delay = 8.62>
ST_119 : Operation 509 [21/31] (8.62ns)   --->   "%tmp_26_i = fdiv double %numerator_0_i, %denominator_0_i" [monte-carlo.cpp:110->monte-carlo.cpp:171]   --->   Operation 509 'ddiv' 'tmp_26_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 55> <Delay = 8.62>
ST_120 : Operation 510 [20/31] (8.62ns)   --->   "%tmp_26_i = fdiv double %numerator_0_i, %denominator_0_i" [monte-carlo.cpp:110->monte-carlo.cpp:171]   --->   Operation 510 'ddiv' 'tmp_26_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 56> <Delay = 8.62>
ST_121 : Operation 511 [19/31] (8.62ns)   --->   "%tmp_26_i = fdiv double %numerator_0_i, %denominator_0_i" [monte-carlo.cpp:110->monte-carlo.cpp:171]   --->   Operation 511 'ddiv' 'tmp_26_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 57> <Delay = 8.62>
ST_122 : Operation 512 [18/31] (8.62ns)   --->   "%tmp_26_i = fdiv double %numerator_0_i, %denominator_0_i" [monte-carlo.cpp:110->monte-carlo.cpp:171]   --->   Operation 512 'ddiv' 'tmp_26_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 58> <Delay = 8.62>
ST_123 : Operation 513 [17/31] (8.62ns)   --->   "%tmp_26_i = fdiv double %numerator_0_i, %denominator_0_i" [monte-carlo.cpp:110->monte-carlo.cpp:171]   --->   Operation 513 'ddiv' 'tmp_26_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 59> <Delay = 8.62>
ST_124 : Operation 514 [16/31] (8.62ns)   --->   "%tmp_26_i = fdiv double %numerator_0_i, %denominator_0_i" [monte-carlo.cpp:110->monte-carlo.cpp:171]   --->   Operation 514 'ddiv' 'tmp_26_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 60> <Delay = 8.62>
ST_125 : Operation 515 [15/31] (8.62ns)   --->   "%tmp_26_i = fdiv double %numerator_0_i, %denominator_0_i" [monte-carlo.cpp:110->monte-carlo.cpp:171]   --->   Operation 515 'ddiv' 'tmp_26_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 61> <Delay = 8.62>
ST_126 : Operation 516 [14/31] (8.62ns)   --->   "%tmp_26_i = fdiv double %numerator_0_i, %denominator_0_i" [monte-carlo.cpp:110->monte-carlo.cpp:171]   --->   Operation 516 'ddiv' 'tmp_26_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 62> <Delay = 8.62>
ST_127 : Operation 517 [13/31] (8.62ns)   --->   "%tmp_26_i = fdiv double %numerator_0_i, %denominator_0_i" [monte-carlo.cpp:110->monte-carlo.cpp:171]   --->   Operation 517 'ddiv' 'tmp_26_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 63> <Delay = 8.62>
ST_128 : Operation 518 [12/31] (8.62ns)   --->   "%tmp_26_i = fdiv double %numerator_0_i, %denominator_0_i" [monte-carlo.cpp:110->monte-carlo.cpp:171]   --->   Operation 518 'ddiv' 'tmp_26_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 64> <Delay = 8.62>
ST_129 : Operation 519 [11/31] (8.62ns)   --->   "%tmp_26_i = fdiv double %numerator_0_i, %denominator_0_i" [monte-carlo.cpp:110->monte-carlo.cpp:171]   --->   Operation 519 'ddiv' 'tmp_26_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 65> <Delay = 8.62>
ST_130 : Operation 520 [10/31] (8.62ns)   --->   "%tmp_26_i = fdiv double %numerator_0_i, %denominator_0_i" [monte-carlo.cpp:110->monte-carlo.cpp:171]   --->   Operation 520 'ddiv' 'tmp_26_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 66> <Delay = 8.62>
ST_131 : Operation 521 [9/31] (8.62ns)   --->   "%tmp_26_i = fdiv double %numerator_0_i, %denominator_0_i" [monte-carlo.cpp:110->monte-carlo.cpp:171]   --->   Operation 521 'ddiv' 'tmp_26_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 67> <Delay = 8.62>
ST_132 : Operation 522 [8/31] (8.62ns)   --->   "%tmp_26_i = fdiv double %numerator_0_i, %denominator_0_i" [monte-carlo.cpp:110->monte-carlo.cpp:171]   --->   Operation 522 'ddiv' 'tmp_26_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 68> <Delay = 8.62>
ST_133 : Operation 523 [7/31] (8.62ns)   --->   "%tmp_26_i = fdiv double %numerator_0_i, %denominator_0_i" [monte-carlo.cpp:110->monte-carlo.cpp:171]   --->   Operation 523 'ddiv' 'tmp_26_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 69> <Delay = 8.62>
ST_134 : Operation 524 [6/31] (8.62ns)   --->   "%tmp_26_i = fdiv double %numerator_0_i, %denominator_0_i" [monte-carlo.cpp:110->monte-carlo.cpp:171]   --->   Operation 524 'ddiv' 'tmp_26_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 70> <Delay = 8.62>
ST_135 : Operation 525 [5/31] (8.62ns)   --->   "%tmp_26_i = fdiv double %numerator_0_i, %denominator_0_i" [monte-carlo.cpp:110->monte-carlo.cpp:171]   --->   Operation 525 'ddiv' 'tmp_26_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 71> <Delay = 8.62>
ST_136 : Operation 526 [4/31] (8.62ns)   --->   "%tmp_26_i = fdiv double %numerator_0_i, %denominator_0_i" [monte-carlo.cpp:110->monte-carlo.cpp:171]   --->   Operation 526 'ddiv' 'tmp_26_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 72> <Delay = 8.62>
ST_137 : Operation 527 [3/31] (8.62ns)   --->   "%tmp_26_i = fdiv double %numerator_0_i, %denominator_0_i" [monte-carlo.cpp:110->monte-carlo.cpp:171]   --->   Operation 527 'ddiv' 'tmp_26_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 73> <Delay = 8.62>
ST_138 : Operation 528 [2/31] (8.62ns)   --->   "%tmp_26_i = fdiv double %numerator_0_i, %denominator_0_i" [monte-carlo.cpp:110->monte-carlo.cpp:171]   --->   Operation 528 'ddiv' 'tmp_26_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 74> <Delay = 8.62>
ST_139 : Operation 529 [1/31] (8.62ns)   --->   "%tmp_26_i = fdiv double %numerator_0_i, %denominator_0_i" [monte-carlo.cpp:110->monte-carlo.cpp:171]   --->   Operation 529 'ddiv' 'tmp_26_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 75> <Delay = 8.23>
ST_140 : Operation 530 [5/5] (8.23ns)   --->   "%result = fadd double %result_0_i, %tmp_26_i" [monte-carlo.cpp:110->monte-carlo.cpp:171]   --->   Operation 530 'dadd' 'result' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 76> <Delay = 8.23>
ST_141 : Operation 531 [4/5] (8.23ns)   --->   "%result = fadd double %result_0_i, %tmp_26_i" [monte-carlo.cpp:110->monte-carlo.cpp:171]   --->   Operation 531 'dadd' 'result' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 77> <Delay = 8.23>
ST_142 : Operation 532 [3/5] (8.23ns)   --->   "%result = fadd double %result_0_i, %tmp_26_i" [monte-carlo.cpp:110->monte-carlo.cpp:171]   --->   Operation 532 'dadd' 'result' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 78> <Delay = 8.23>
ST_143 : Operation 533 [2/5] (8.23ns)   --->   "%result = fadd double %result_0_i, %tmp_26_i" [monte-carlo.cpp:110->monte-carlo.cpp:171]   --->   Operation 533 'dadd' 'result' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 79> <Delay = 8.23>
ST_144 : Operation 534 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str5) nounwind" [monte-carlo.cpp:109->monte-carlo.cpp:171]   --->   Operation 534 'specloopname' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 535 [1/5] (8.23ns)   --->   "%result = fadd double %result_0_i, %tmp_26_i" [monte-carlo.cpp:110->monte-carlo.cpp:171]   --->   Operation 535 'dadd' 'result' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 536 [1/1] (0.00ns)   --->   "br label %5" [monte-carlo.cpp:108->monte-carlo.cpp:171]   --->   Operation 536 'br' <Predicate = true> <Delay = 0.00>

State 145 <SV = 45> <Delay = 7.78>
ST_145 : Operation 537 [5/6] (7.78ns)   --->   "%tmp_25_i = fmul double %result_0_i, 2.000000e+00" [monte-carlo.cpp:115->monte-carlo.cpp:171]   --->   Operation 537 'dmul' 'tmp_25_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 46> <Delay = 7.78>
ST_146 : Operation 538 [4/6] (7.78ns)   --->   "%tmp_25_i = fmul double %result_0_i, 2.000000e+00" [monte-carlo.cpp:115->monte-carlo.cpp:171]   --->   Operation 538 'dmul' 'tmp_25_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 47> <Delay = 7.78>
ST_147 : Operation 539 [3/6] (7.78ns)   --->   "%tmp_25_i = fmul double %result_0_i, 2.000000e+00" [monte-carlo.cpp:115->monte-carlo.cpp:171]   --->   Operation 539 'dmul' 'tmp_25_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 48> <Delay = 7.78>
ST_148 : Operation 540 [2/6] (7.78ns)   --->   "%tmp_25_i = fmul double %result_0_i, 2.000000e+00" [monte-carlo.cpp:115->monte-carlo.cpp:171]   --->   Operation 540 'dmul' 'tmp_25_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 49> <Delay = 7.78>
ST_149 : Operation 541 [1/6] (7.78ns)   --->   "%tmp_25_i = fmul double %result_0_i, 2.000000e+00" [monte-carlo.cpp:115->monte-carlo.cpp:171]   --->   Operation 541 'dmul' 'tmp_25_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 50> <Delay = 7.78>
ST_150 : Operation 542 [6/6] (7.78ns)   --->   "%phitmp = fmul double %tmp_25_i, -2.000000e+00" [monte-carlo.cpp:115->monte-carlo.cpp:171]   --->   Operation 542 'dmul' 'phitmp' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 51> <Delay = 7.78>
ST_151 : Operation 543 [5/6] (7.78ns)   --->   "%phitmp = fmul double %tmp_25_i, -2.000000e+00" [monte-carlo.cpp:115->monte-carlo.cpp:171]   --->   Operation 543 'dmul' 'phitmp' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 52> <Delay = 7.78>
ST_152 : Operation 544 [4/6] (7.78ns)   --->   "%phitmp = fmul double %tmp_25_i, -2.000000e+00" [monte-carlo.cpp:115->monte-carlo.cpp:171]   --->   Operation 544 'dmul' 'phitmp' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 53> <Delay = 7.78>
ST_153 : Operation 545 [3/6] (7.78ns)   --->   "%phitmp = fmul double %tmp_25_i, -2.000000e+00" [monte-carlo.cpp:115->monte-carlo.cpp:171]   --->   Operation 545 'dmul' 'phitmp' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 54> <Delay = 7.78>
ST_154 : Operation 546 [2/6] (7.78ns)   --->   "%phitmp = fmul double %tmp_25_i, -2.000000e+00" [monte-carlo.cpp:115->monte-carlo.cpp:171]   --->   Operation 546 'dmul' 'phitmp' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 55> <Delay = 7.78>
ST_155 : Operation 547 [1/6] (7.78ns)   --->   "%phitmp = fmul double %tmp_25_i, -2.000000e+00" [monte-carlo.cpp:115->monte-carlo.cpp:171]   --->   Operation 547 'dmul' 'phitmp' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 56> <Delay = 1.76>
ST_156 : Operation 548 [1/1] (1.76ns)   --->   "br label %"custom_log<double>.exit"" [monte-carlo.cpp:115->monte-carlo.cpp:171]   --->   Operation 548 'br' <Predicate = true> <Delay = 1.76>

State 157 <SV = 57> <Delay = 9.79>
ST_157 : Operation 549 [1/1] (0.00ns)   --->   "%phi_ln171 = phi double [ %phitmp, %7 ], [ 2.000000e+00, %3 ]" [monte-carlo.cpp:171]   --->   Operation 549 'phi' 'phi_ln171' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 550 [31/31] (9.79ns)   --->   "%guess = fdiv double %phi_ln171, %x_assign" [monte-carlo.cpp:171]   --->   Operation 550 'ddiv' 'guess' <Predicate = true> <Delay = 9.79> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 58> <Delay = 8.62>
ST_158 : Operation 551 [30/31] (8.62ns)   --->   "%guess = fdiv double %phi_ln171, %x_assign" [monte-carlo.cpp:171]   --->   Operation 551 'ddiv' 'guess' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 59> <Delay = 8.62>
ST_159 : Operation 552 [29/31] (8.62ns)   --->   "%guess = fdiv double %phi_ln171, %x_assign" [monte-carlo.cpp:171]   --->   Operation 552 'ddiv' 'guess' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 60> <Delay = 8.62>
ST_160 : Operation 553 [28/31] (8.62ns)   --->   "%guess = fdiv double %phi_ln171, %x_assign" [monte-carlo.cpp:171]   --->   Operation 553 'ddiv' 'guess' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 61> <Delay = 8.62>
ST_161 : Operation 554 [27/31] (8.62ns)   --->   "%guess = fdiv double %phi_ln171, %x_assign" [monte-carlo.cpp:171]   --->   Operation 554 'ddiv' 'guess' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 62> <Delay = 8.62>
ST_162 : Operation 555 [26/31] (8.62ns)   --->   "%guess = fdiv double %phi_ln171, %x_assign" [monte-carlo.cpp:171]   --->   Operation 555 'ddiv' 'guess' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 63> <Delay = 8.62>
ST_163 : Operation 556 [25/31] (8.62ns)   --->   "%guess = fdiv double %phi_ln171, %x_assign" [monte-carlo.cpp:171]   --->   Operation 556 'ddiv' 'guess' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 64> <Delay = 8.62>
ST_164 : Operation 557 [24/31] (8.62ns)   --->   "%guess = fdiv double %phi_ln171, %x_assign" [monte-carlo.cpp:171]   --->   Operation 557 'ddiv' 'guess' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 65> <Delay = 8.62>
ST_165 : Operation 558 [23/31] (8.62ns)   --->   "%guess = fdiv double %phi_ln171, %x_assign" [monte-carlo.cpp:171]   --->   Operation 558 'ddiv' 'guess' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 66> <Delay = 8.62>
ST_166 : Operation 559 [22/31] (8.62ns)   --->   "%guess = fdiv double %phi_ln171, %x_assign" [monte-carlo.cpp:171]   --->   Operation 559 'ddiv' 'guess' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 67> <Delay = 8.62>
ST_167 : Operation 560 [21/31] (8.62ns)   --->   "%guess = fdiv double %phi_ln171, %x_assign" [monte-carlo.cpp:171]   --->   Operation 560 'ddiv' 'guess' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 68> <Delay = 8.62>
ST_168 : Operation 561 [20/31] (8.62ns)   --->   "%guess = fdiv double %phi_ln171, %x_assign" [monte-carlo.cpp:171]   --->   Operation 561 'ddiv' 'guess' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 69> <Delay = 8.62>
ST_169 : Operation 562 [19/31] (8.62ns)   --->   "%guess = fdiv double %phi_ln171, %x_assign" [monte-carlo.cpp:171]   --->   Operation 562 'ddiv' 'guess' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 70> <Delay = 8.62>
ST_170 : Operation 563 [18/31] (8.62ns)   --->   "%guess = fdiv double %phi_ln171, %x_assign" [monte-carlo.cpp:171]   --->   Operation 563 'ddiv' 'guess' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 71> <Delay = 8.62>
ST_171 : Operation 564 [17/31] (8.62ns)   --->   "%guess = fdiv double %phi_ln171, %x_assign" [monte-carlo.cpp:171]   --->   Operation 564 'ddiv' 'guess' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 72> <Delay = 8.62>
ST_172 : Operation 565 [16/31] (8.62ns)   --->   "%guess = fdiv double %phi_ln171, %x_assign" [monte-carlo.cpp:171]   --->   Operation 565 'ddiv' 'guess' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 73> <Delay = 8.62>
ST_173 : Operation 566 [15/31] (8.62ns)   --->   "%guess = fdiv double %phi_ln171, %x_assign" [monte-carlo.cpp:171]   --->   Operation 566 'ddiv' 'guess' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 74> <Delay = 8.62>
ST_174 : Operation 567 [14/31] (8.62ns)   --->   "%guess = fdiv double %phi_ln171, %x_assign" [monte-carlo.cpp:171]   --->   Operation 567 'ddiv' 'guess' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 75> <Delay = 8.62>
ST_175 : Operation 568 [13/31] (8.62ns)   --->   "%guess = fdiv double %phi_ln171, %x_assign" [monte-carlo.cpp:171]   --->   Operation 568 'ddiv' 'guess' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 76> <Delay = 8.62>
ST_176 : Operation 569 [12/31] (8.62ns)   --->   "%guess = fdiv double %phi_ln171, %x_assign" [monte-carlo.cpp:171]   --->   Operation 569 'ddiv' 'guess' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 77> <Delay = 8.62>
ST_177 : Operation 570 [11/31] (8.62ns)   --->   "%guess = fdiv double %phi_ln171, %x_assign" [monte-carlo.cpp:171]   --->   Operation 570 'ddiv' 'guess' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 78> <Delay = 8.62>
ST_178 : Operation 571 [10/31] (8.62ns)   --->   "%guess = fdiv double %phi_ln171, %x_assign" [monte-carlo.cpp:171]   --->   Operation 571 'ddiv' 'guess' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 79> <Delay = 8.62>
ST_179 : Operation 572 [9/31] (8.62ns)   --->   "%guess = fdiv double %phi_ln171, %x_assign" [monte-carlo.cpp:171]   --->   Operation 572 'ddiv' 'guess' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 80> <Delay = 8.62>
ST_180 : Operation 573 [8/31] (8.62ns)   --->   "%guess = fdiv double %phi_ln171, %x_assign" [monte-carlo.cpp:171]   --->   Operation 573 'ddiv' 'guess' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 81> <Delay = 8.62>
ST_181 : Operation 574 [7/31] (8.62ns)   --->   "%guess = fdiv double %phi_ln171, %x_assign" [monte-carlo.cpp:171]   --->   Operation 574 'ddiv' 'guess' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 82> <Delay = 8.62>
ST_182 : Operation 575 [6/31] (8.62ns)   --->   "%guess = fdiv double %phi_ln171, %x_assign" [monte-carlo.cpp:171]   --->   Operation 575 'ddiv' 'guess' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 83> <Delay = 8.62>
ST_183 : Operation 576 [5/31] (8.62ns)   --->   "%guess = fdiv double %phi_ln171, %x_assign" [monte-carlo.cpp:171]   --->   Operation 576 'ddiv' 'guess' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 84> <Delay = 8.62>
ST_184 : Operation 577 [4/31] (8.62ns)   --->   "%guess = fdiv double %phi_ln171, %x_assign" [monte-carlo.cpp:171]   --->   Operation 577 'ddiv' 'guess' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 85> <Delay = 8.62>
ST_185 : Operation 578 [3/31] (8.62ns)   --->   "%guess = fdiv double %phi_ln171, %x_assign" [monte-carlo.cpp:171]   --->   Operation 578 'ddiv' 'guess' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 86> <Delay = 8.62>
ST_186 : Operation 579 [2/31] (8.62ns)   --->   "%guess = fdiv double %phi_ln171, %x_assign" [monte-carlo.cpp:171]   --->   Operation 579 'ddiv' 'guess' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 87> <Delay = 8.62>
ST_187 : Operation 580 [1/31] (8.62ns)   --->   "%guess = fdiv double %phi_ln171, %x_assign" [monte-carlo.cpp:171]   --->   Operation 580 'ddiv' 'guess' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 88> <Delay = 5.46>
ST_188 : Operation 581 [2/2] (5.46ns)   --->   "%tmp_15 = fcmp olt double %guess, 0.000000e+00" [monte-carlo.cpp:58->monte-carlo.cpp:171]   --->   Operation 581 'dcmp' 'tmp_15' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 89> <Delay = 9.79>
ST_189 : Operation 582 [1/1] (0.00ns)   --->   "%bitcast_ln58 = bitcast double %guess to i64" [monte-carlo.cpp:58->monte-carlo.cpp:171]   --->   Operation 582 'bitcast' 'bitcast_ln58' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_14 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln58, i32 52, i32 62)" [monte-carlo.cpp:58->monte-carlo.cpp:171]   --->   Operation 583 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 584 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i64 %bitcast_ln58 to i52" [monte-carlo.cpp:58->monte-carlo.cpp:171]   --->   Operation 584 'trunc' 'trunc_ln58' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 585 [1/1] (1.88ns)   --->   "%icmp_ln58 = icmp ne i11 %tmp_14, -1" [monte-carlo.cpp:58->monte-carlo.cpp:171]   --->   Operation 585 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 586 [1/1] (2.89ns)   --->   "%icmp_ln58_1 = icmp eq i52 %trunc_ln58, 0" [monte-carlo.cpp:58->monte-carlo.cpp:171]   --->   Operation 586 'icmp' 'icmp_ln58_1' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node and_ln58)   --->   "%or_ln58 = or i1 %icmp_ln58_1, %icmp_ln58" [monte-carlo.cpp:58->monte-carlo.cpp:171]   --->   Operation 587 'or' 'or_ln58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 588 [1/2] (5.46ns)   --->   "%tmp_15 = fcmp olt double %guess, 0.000000e+00" [monte-carlo.cpp:58->monte-carlo.cpp:171]   --->   Operation 588 'dcmp' 'tmp_15' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 589 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln58 = and i1 %or_ln58, %tmp_15" [monte-carlo.cpp:58->monte-carlo.cpp:171]   --->   Operation 589 'and' 'and_ln58' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 590 [1/1] (1.76ns)   --->   "br i1 %and_ln58, label %"custom_sqrt<double>.exit", label %8" [monte-carlo.cpp:58->monte-carlo.cpp:171]   --->   Operation 590 'br' <Predicate = true> <Delay = 1.76>
ST_189 : Operation 591 [31/31] (9.79ns)   --->   "%tmp_i1 = fdiv double %guess, %guess" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 591 'ddiv' 'tmp_i1' <Predicate = (!and_ln58)> <Delay = 9.79> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 90> <Delay = 8.62>
ST_190 : Operation 592 [30/31] (8.62ns)   --->   "%tmp_i1 = fdiv double %guess, %guess" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 592 'ddiv' 'tmp_i1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 91> <Delay = 8.62>
ST_191 : Operation 593 [29/31] (8.62ns)   --->   "%tmp_i1 = fdiv double %guess, %guess" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 593 'ddiv' 'tmp_i1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 92> <Delay = 8.62>
ST_192 : Operation 594 [28/31] (8.62ns)   --->   "%tmp_i1 = fdiv double %guess, %guess" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 594 'ddiv' 'tmp_i1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 93> <Delay = 8.62>
ST_193 : Operation 595 [27/31] (8.62ns)   --->   "%tmp_i1 = fdiv double %guess, %guess" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 595 'ddiv' 'tmp_i1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 94> <Delay = 8.62>
ST_194 : Operation 596 [26/31] (8.62ns)   --->   "%tmp_i1 = fdiv double %guess, %guess" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 596 'ddiv' 'tmp_i1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 95> <Delay = 8.62>
ST_195 : Operation 597 [25/31] (8.62ns)   --->   "%tmp_i1 = fdiv double %guess, %guess" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 597 'ddiv' 'tmp_i1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 96> <Delay = 8.62>
ST_196 : Operation 598 [24/31] (8.62ns)   --->   "%tmp_i1 = fdiv double %guess, %guess" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 598 'ddiv' 'tmp_i1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 97> <Delay = 8.62>
ST_197 : Operation 599 [23/31] (8.62ns)   --->   "%tmp_i1 = fdiv double %guess, %guess" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 599 'ddiv' 'tmp_i1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 98> <Delay = 8.62>
ST_198 : Operation 600 [22/31] (8.62ns)   --->   "%tmp_i1 = fdiv double %guess, %guess" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 600 'ddiv' 'tmp_i1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 99> <Delay = 8.62>
ST_199 : Operation 601 [21/31] (8.62ns)   --->   "%tmp_i1 = fdiv double %guess, %guess" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 601 'ddiv' 'tmp_i1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 100> <Delay = 8.62>
ST_200 : Operation 602 [20/31] (8.62ns)   --->   "%tmp_i1 = fdiv double %guess, %guess" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 602 'ddiv' 'tmp_i1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 101> <Delay = 8.62>
ST_201 : Operation 603 [19/31] (8.62ns)   --->   "%tmp_i1 = fdiv double %guess, %guess" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 603 'ddiv' 'tmp_i1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 102> <Delay = 8.62>
ST_202 : Operation 604 [18/31] (8.62ns)   --->   "%tmp_i1 = fdiv double %guess, %guess" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 604 'ddiv' 'tmp_i1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 103> <Delay = 8.62>
ST_203 : Operation 605 [17/31] (8.62ns)   --->   "%tmp_i1 = fdiv double %guess, %guess" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 605 'ddiv' 'tmp_i1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 104> <Delay = 8.62>
ST_204 : Operation 606 [16/31] (8.62ns)   --->   "%tmp_i1 = fdiv double %guess, %guess" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 606 'ddiv' 'tmp_i1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 105> <Delay = 8.62>
ST_205 : Operation 607 [15/31] (8.62ns)   --->   "%tmp_i1 = fdiv double %guess, %guess" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 607 'ddiv' 'tmp_i1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 106> <Delay = 8.62>
ST_206 : Operation 608 [14/31] (8.62ns)   --->   "%tmp_i1 = fdiv double %guess, %guess" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 608 'ddiv' 'tmp_i1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 107> <Delay = 8.62>
ST_207 : Operation 609 [13/31] (8.62ns)   --->   "%tmp_i1 = fdiv double %guess, %guess" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 609 'ddiv' 'tmp_i1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 108> <Delay = 8.62>
ST_208 : Operation 610 [12/31] (8.62ns)   --->   "%tmp_i1 = fdiv double %guess, %guess" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 610 'ddiv' 'tmp_i1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 109> <Delay = 8.62>
ST_209 : Operation 611 [11/31] (8.62ns)   --->   "%tmp_i1 = fdiv double %guess, %guess" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 611 'ddiv' 'tmp_i1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 110> <Delay = 8.62>
ST_210 : Operation 612 [10/31] (8.62ns)   --->   "%tmp_i1 = fdiv double %guess, %guess" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 612 'ddiv' 'tmp_i1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 111> <Delay = 8.62>
ST_211 : Operation 613 [9/31] (8.62ns)   --->   "%tmp_i1 = fdiv double %guess, %guess" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 613 'ddiv' 'tmp_i1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 112> <Delay = 8.62>
ST_212 : Operation 614 [8/31] (8.62ns)   --->   "%tmp_i1 = fdiv double %guess, %guess" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 614 'ddiv' 'tmp_i1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 113> <Delay = 8.62>
ST_213 : Operation 615 [7/31] (8.62ns)   --->   "%tmp_i1 = fdiv double %guess, %guess" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 615 'ddiv' 'tmp_i1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 114> <Delay = 8.62>
ST_214 : Operation 616 [6/31] (8.62ns)   --->   "%tmp_i1 = fdiv double %guess, %guess" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 616 'ddiv' 'tmp_i1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 115> <Delay = 8.62>
ST_215 : Operation 617 [5/31] (8.62ns)   --->   "%tmp_i1 = fdiv double %guess, %guess" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 617 'ddiv' 'tmp_i1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 116> <Delay = 8.62>
ST_216 : Operation 618 [4/31] (8.62ns)   --->   "%tmp_i1 = fdiv double %guess, %guess" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 618 'ddiv' 'tmp_i1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 117> <Delay = 8.62>
ST_217 : Operation 619 [3/31] (8.62ns)   --->   "%tmp_i1 = fdiv double %guess, %guess" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 619 'ddiv' 'tmp_i1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 118> <Delay = 8.62>
ST_218 : Operation 620 [2/31] (8.62ns)   --->   "%tmp_i1 = fdiv double %guess, %guess" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 620 'ddiv' 'tmp_i1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 119> <Delay = 8.62>
ST_219 : Operation 621 [1/31] (8.62ns)   --->   "%tmp_i1 = fdiv double %guess, %guess" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 621 'ddiv' 'tmp_i1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 120> <Delay = 8.23>
ST_220 : Operation 622 [5/5] (8.23ns)   --->   "%tmp_18_i = fadd double %tmp_i1, %guess" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 622 'dadd' 'tmp_18_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 121> <Delay = 8.23>
ST_221 : Operation 623 [4/5] (8.23ns)   --->   "%tmp_18_i = fadd double %tmp_i1, %guess" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 623 'dadd' 'tmp_18_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 122> <Delay = 8.23>
ST_222 : Operation 624 [3/5] (8.23ns)   --->   "%tmp_18_i = fadd double %tmp_i1, %guess" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 624 'dadd' 'tmp_18_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 123> <Delay = 8.23>
ST_223 : Operation 625 [2/5] (8.23ns)   --->   "%tmp_18_i = fadd double %tmp_i1, %guess" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 625 'dadd' 'tmp_18_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 124> <Delay = 8.23>
ST_224 : Operation 626 [1/5] (8.23ns)   --->   "%tmp_18_i = fadd double %tmp_i1, %guess" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 626 'dadd' 'tmp_18_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 125> <Delay = 1.76>
ST_225 : Operation 627 [1/1] (1.76ns)   --->   "br label %9" [monte-carlo.cpp:83->monte-carlo.cpp:171]   --->   Operation 627 'br' <Predicate = true> <Delay = 1.76>

State 226 <SV = 126> <Delay = 7.78>
ST_226 : Operation 628 [1/1] (0.00ns)   --->   "%nextGuess_0_in_i = phi double [ %tmp_18_i, %8 ], [ %tmp_23_i, %11 ]" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 628 'phi' 'nextGuess_0_in_i' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 629 [6/6] (7.78ns)   --->   "%nextGuess = fmul double %nextGuess_0_in_i, 5.000000e-01" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 629 'dmul' 'nextGuess' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 127> <Delay = 7.78>
ST_227 : Operation 630 [5/6] (7.78ns)   --->   "%nextGuess = fmul double %nextGuess_0_in_i, 5.000000e-01" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 630 'dmul' 'nextGuess' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 128> <Delay = 7.78>
ST_228 : Operation 631 [4/6] (7.78ns)   --->   "%nextGuess = fmul double %nextGuess_0_in_i, 5.000000e-01" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 631 'dmul' 'nextGuess' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 129> <Delay = 7.78>
ST_229 : Operation 632 [3/6] (7.78ns)   --->   "%nextGuess = fmul double %nextGuess_0_in_i, 5.000000e-01" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 632 'dmul' 'nextGuess' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 130> <Delay = 7.78>
ST_230 : Operation 633 [2/6] (7.78ns)   --->   "%nextGuess = fmul double %nextGuess_0_in_i, 5.000000e-01" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 633 'dmul' 'nextGuess' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 131> <Delay = 7.78>
ST_231 : Operation 634 [1/6] (7.78ns)   --->   "%nextGuess = fmul double %nextGuess_0_in_i, 5.000000e-01" [monte-carlo.cpp:62->monte-carlo.cpp:171]   --->   Operation 634 'dmul' 'nextGuess' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 132> <Delay = 8.23>
ST_232 : Operation 635 [1/1] (0.00ns)   --->   "%guess_0_i = phi double [ %guess, %8 ], [ %nextGuess, %11 ]"   --->   Operation 635 'phi' 'guess_0_i' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 636 [5/5] (8.23ns)   --->   "%x_assign_2 = fsub double %guess_0_i, %nextGuess" [monte-carlo.cpp:83->monte-carlo.cpp:171]   --->   Operation 636 'dsub' 'x_assign_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 133> <Delay = 8.23>
ST_233 : Operation 637 [4/5] (8.23ns)   --->   "%x_assign_2 = fsub double %guess_0_i, %nextGuess" [monte-carlo.cpp:83->monte-carlo.cpp:171]   --->   Operation 637 'dsub' 'x_assign_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 134> <Delay = 8.23>
ST_234 : Operation 638 [3/5] (8.23ns)   --->   "%x_assign_2 = fsub double %guess_0_i, %nextGuess" [monte-carlo.cpp:83->monte-carlo.cpp:171]   --->   Operation 638 'dsub' 'x_assign_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 135> <Delay = 8.23>
ST_235 : Operation 639 [2/5] (8.23ns)   --->   "%x_assign_2 = fsub double %guess_0_i, %nextGuess" [monte-carlo.cpp:83->monte-carlo.cpp:171]   --->   Operation 639 'dsub' 'x_assign_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 136> <Delay = 8.23>
ST_236 : Operation 640 [1/5] (8.23ns)   --->   "%x_assign_2 = fsub double %guess_0_i, %nextGuess" [monte-carlo.cpp:83->monte-carlo.cpp:171]   --->   Operation 640 'dsub' 'x_assign_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 137> <Delay = 5.46>
ST_237 : Operation 641 [2/2] (5.46ns)   --->   "%tmp_17 = fcmp olt double %x_assign_2, 0.000000e+00" [monte-carlo.cpp:54->monte-carlo.cpp:83->monte-carlo.cpp:171]   --->   Operation 641 'dcmp' 'tmp_17' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 138> <Delay = 8.20>
ST_238 : Operation 642 [1/1] (0.00ns)   --->   "%bitcast_ln54 = bitcast double %x_assign_2 to i64" [monte-carlo.cpp:54->monte-carlo.cpp:83->monte-carlo.cpp:171]   --->   Operation 642 'bitcast' 'bitcast_ln54' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 643 [1/1] (0.00ns)   --->   "%tmp_16 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln54, i32 52, i32 62)" [monte-carlo.cpp:54->monte-carlo.cpp:83->monte-carlo.cpp:171]   --->   Operation 643 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 644 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i64 %bitcast_ln54 to i52" [monte-carlo.cpp:54->monte-carlo.cpp:83->monte-carlo.cpp:171]   --->   Operation 644 'trunc' 'trunc_ln54' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 645 [1/1] (1.88ns)   --->   "%icmp_ln54 = icmp ne i11 %tmp_16, -1" [monte-carlo.cpp:54->monte-carlo.cpp:83->monte-carlo.cpp:171]   --->   Operation 645 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 646 [1/1] (2.89ns)   --->   "%icmp_ln54_2 = icmp eq i52 %trunc_ln54, 0" [monte-carlo.cpp:54->monte-carlo.cpp:83->monte-carlo.cpp:171]   --->   Operation 646 'icmp' 'icmp_ln54_2' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node and_ln54)   --->   "%or_ln54 = or i1 %icmp_ln54_2, %icmp_ln54" [monte-carlo.cpp:54->monte-carlo.cpp:83->monte-carlo.cpp:171]   --->   Operation 647 'or' 'or_ln54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 648 [1/2] (5.46ns)   --->   "%tmp_17 = fcmp olt double %x_assign_2, 0.000000e+00" [monte-carlo.cpp:54->monte-carlo.cpp:83->monte-carlo.cpp:171]   --->   Operation 648 'dcmp' 'tmp_17' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 649 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln54 = and i1 %or_ln54, %tmp_17" [monte-carlo.cpp:54->monte-carlo.cpp:83->monte-carlo.cpp:171]   --->   Operation 649 'and' 'and_ln54' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 650 [1/1] (1.76ns)   --->   "br i1 %and_ln54, label %10, label %"custom_abs<double>.exit.i"" [monte-carlo.cpp:54->monte-carlo.cpp:83->monte-carlo.cpp:171]   --->   Operation 650 'br' <Predicate = true> <Delay = 1.76>
ST_238 : Operation 651 [1/1] (0.99ns)   --->   "%xor_ln54 = xor i64 %bitcast_ln54, -9223372036854775808" [monte-carlo.cpp:54->monte-carlo.cpp:83->monte-carlo.cpp:171]   --->   Operation 651 'xor' 'xor_ln54' <Predicate = (and_ln54)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 652 [1/1] (0.00ns)   --->   "%bitcast_ln54_2 = bitcast i64 %xor_ln54 to double" [monte-carlo.cpp:54->monte-carlo.cpp:83->monte-carlo.cpp:171]   --->   Operation 652 'bitcast' 'bitcast_ln54_2' <Predicate = (and_ln54)> <Delay = 0.00>
ST_238 : Operation 653 [1/1] (1.76ns)   --->   "br label %"custom_abs<double>.exit.i"" [monte-carlo.cpp:54->monte-carlo.cpp:83->monte-carlo.cpp:171]   --->   Operation 653 'br' <Predicate = (and_ln54)> <Delay = 1.76>

State 239 <SV = 139> <Delay = 5.46>
ST_239 : Operation 654 [1/1] (0.00ns)   --->   "%phi_ln54 = phi double [ %bitcast_ln54_2, %10 ], [ %x_assign_2, %9 ]" [monte-carlo.cpp:54->monte-carlo.cpp:83->monte-carlo.cpp:171]   --->   Operation 654 'phi' 'phi_ln54' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 655 [1/1] (0.00ns)   --->   "%bitcast_ln83 = bitcast double %phi_ln54 to i64" [monte-carlo.cpp:83->monte-carlo.cpp:171]   --->   Operation 655 'bitcast' 'bitcast_ln83' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_18 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln83, i32 52, i32 62)" [monte-carlo.cpp:83->monte-carlo.cpp:171]   --->   Operation 656 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 657 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i64 %bitcast_ln83 to i52" [monte-carlo.cpp:83->monte-carlo.cpp:171]   --->   Operation 657 'trunc' 'trunc_ln83' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 658 [1/1] (1.88ns)   --->   "%icmp_ln83 = icmp ne i11 %tmp_18, -1" [monte-carlo.cpp:83->monte-carlo.cpp:171]   --->   Operation 658 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 659 [1/1] (2.89ns)   --->   "%icmp_ln83_2 = icmp eq i52 %trunc_ln83, 0" [monte-carlo.cpp:83->monte-carlo.cpp:171]   --->   Operation 659 'icmp' 'icmp_ln83_2' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 660 [2/2] (5.46ns)   --->   "%tmp_19 = fcmp oge double %phi_ln54, 1.000000e-05" [monte-carlo.cpp:83->monte-carlo.cpp:171]   --->   Operation 660 'dcmp' 'tmp_19' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 140> <Delay = 9.79>
ST_240 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node and_ln83)   --->   "%or_ln83 = or i1 %icmp_ln83_2, %icmp_ln83" [monte-carlo.cpp:83->monte-carlo.cpp:171]   --->   Operation 661 'or' 'or_ln83' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 662 [1/2] (5.46ns)   --->   "%tmp_19 = fcmp oge double %phi_ln54, 1.000000e-05" [monte-carlo.cpp:83->monte-carlo.cpp:171]   --->   Operation 662 'dcmp' 'tmp_19' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 663 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln83 = and i1 %or_ln83, %tmp_19" [monte-carlo.cpp:83->monte-carlo.cpp:171]   --->   Operation 663 'and' 'and_ln83' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 664 [1/1] (0.00ns)   --->   "br i1 %and_ln83, label %11, label %"custom_sqrt<double>.exit.loopexit"" [monte-carlo.cpp:83->monte-carlo.cpp:171]   --->   Operation 664 'br' <Predicate = true> <Delay = 0.00>
ST_240 : Operation 665 [31/31] (9.79ns)   --->   "%tmp_22_i = fdiv double %guess, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:171]   --->   Operation 665 'ddiv' 'tmp_22_i' <Predicate = (and_ln83)> <Delay = 9.79> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 666 [1/1] (1.76ns)   --->   "br label %"custom_sqrt<double>.exit""   --->   Operation 666 'br' <Predicate = (!and_ln83)> <Delay = 1.76>

State 241 <SV = 141> <Delay = 8.62>
ST_241 : Operation 667 [30/31] (8.62ns)   --->   "%tmp_22_i = fdiv double %guess, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:171]   --->   Operation 667 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 142> <Delay = 8.62>
ST_242 : Operation 668 [29/31] (8.62ns)   --->   "%tmp_22_i = fdiv double %guess, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:171]   --->   Operation 668 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 143> <Delay = 8.62>
ST_243 : Operation 669 [28/31] (8.62ns)   --->   "%tmp_22_i = fdiv double %guess, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:171]   --->   Operation 669 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 144> <Delay = 8.62>
ST_244 : Operation 670 [27/31] (8.62ns)   --->   "%tmp_22_i = fdiv double %guess, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:171]   --->   Operation 670 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 145> <Delay = 8.62>
ST_245 : Operation 671 [26/31] (8.62ns)   --->   "%tmp_22_i = fdiv double %guess, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:171]   --->   Operation 671 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 146> <Delay = 8.62>
ST_246 : Operation 672 [25/31] (8.62ns)   --->   "%tmp_22_i = fdiv double %guess, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:171]   --->   Operation 672 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 147> <Delay = 8.62>
ST_247 : Operation 673 [24/31] (8.62ns)   --->   "%tmp_22_i = fdiv double %guess, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:171]   --->   Operation 673 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 148> <Delay = 8.62>
ST_248 : Operation 674 [23/31] (8.62ns)   --->   "%tmp_22_i = fdiv double %guess, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:171]   --->   Operation 674 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 149> <Delay = 8.62>
ST_249 : Operation 675 [22/31] (8.62ns)   --->   "%tmp_22_i = fdiv double %guess, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:171]   --->   Operation 675 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 150> <Delay = 8.62>
ST_250 : Operation 676 [21/31] (8.62ns)   --->   "%tmp_22_i = fdiv double %guess, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:171]   --->   Operation 676 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 151> <Delay = 8.62>
ST_251 : Operation 677 [20/31] (8.62ns)   --->   "%tmp_22_i = fdiv double %guess, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:171]   --->   Operation 677 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 152> <Delay = 8.62>
ST_252 : Operation 678 [19/31] (8.62ns)   --->   "%tmp_22_i = fdiv double %guess, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:171]   --->   Operation 678 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 153> <Delay = 8.62>
ST_253 : Operation 679 [18/31] (8.62ns)   --->   "%tmp_22_i = fdiv double %guess, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:171]   --->   Operation 679 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 154> <Delay = 8.62>
ST_254 : Operation 680 [17/31] (8.62ns)   --->   "%tmp_22_i = fdiv double %guess, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:171]   --->   Operation 680 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 155> <Delay = 8.62>
ST_255 : Operation 681 [16/31] (8.62ns)   --->   "%tmp_22_i = fdiv double %guess, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:171]   --->   Operation 681 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 156> <Delay = 8.62>
ST_256 : Operation 682 [15/31] (8.62ns)   --->   "%tmp_22_i = fdiv double %guess, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:171]   --->   Operation 682 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 157> <Delay = 8.62>
ST_257 : Operation 683 [14/31] (8.62ns)   --->   "%tmp_22_i = fdiv double %guess, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:171]   --->   Operation 683 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 158> <Delay = 8.62>
ST_258 : Operation 684 [13/31] (8.62ns)   --->   "%tmp_22_i = fdiv double %guess, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:171]   --->   Operation 684 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 159> <Delay = 8.62>
ST_259 : Operation 685 [12/31] (8.62ns)   --->   "%tmp_22_i = fdiv double %guess, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:171]   --->   Operation 685 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 160> <Delay = 8.62>
ST_260 : Operation 686 [11/31] (8.62ns)   --->   "%tmp_22_i = fdiv double %guess, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:171]   --->   Operation 686 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 161> <Delay = 8.62>
ST_261 : Operation 687 [10/31] (8.62ns)   --->   "%tmp_22_i = fdiv double %guess, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:171]   --->   Operation 687 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 162> <Delay = 8.62>
ST_262 : Operation 688 [9/31] (8.62ns)   --->   "%tmp_22_i = fdiv double %guess, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:171]   --->   Operation 688 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 163> <Delay = 8.62>
ST_263 : Operation 689 [8/31] (8.62ns)   --->   "%tmp_22_i = fdiv double %guess, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:171]   --->   Operation 689 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 164> <Delay = 8.62>
ST_264 : Operation 690 [7/31] (8.62ns)   --->   "%tmp_22_i = fdiv double %guess, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:171]   --->   Operation 690 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 165> <Delay = 8.62>
ST_265 : Operation 691 [6/31] (8.62ns)   --->   "%tmp_22_i = fdiv double %guess, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:171]   --->   Operation 691 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 166> <Delay = 8.62>
ST_266 : Operation 692 [5/31] (8.62ns)   --->   "%tmp_22_i = fdiv double %guess, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:171]   --->   Operation 692 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 167> <Delay = 8.62>
ST_267 : Operation 693 [4/31] (8.62ns)   --->   "%tmp_22_i = fdiv double %guess, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:171]   --->   Operation 693 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 168> <Delay = 8.62>
ST_268 : Operation 694 [3/31] (8.62ns)   --->   "%tmp_22_i = fdiv double %guess, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:171]   --->   Operation 694 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 169> <Delay = 8.62>
ST_269 : Operation 695 [2/31] (8.62ns)   --->   "%tmp_22_i = fdiv double %guess, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:171]   --->   Operation 695 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 170> <Delay = 8.62>
ST_270 : Operation 696 [1/31] (8.62ns)   --->   "%tmp_22_i = fdiv double %guess, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:171]   --->   Operation 696 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 171> <Delay = 8.23>
ST_271 : Operation 697 [5/5] (8.23ns)   --->   "%tmp_23_i = fadd double %nextGuess, %tmp_22_i" [monte-carlo.cpp:85->monte-carlo.cpp:171]   --->   Operation 697 'dadd' 'tmp_23_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 172> <Delay = 8.23>
ST_272 : Operation 698 [4/5] (8.23ns)   --->   "%tmp_23_i = fadd double %nextGuess, %tmp_22_i" [monte-carlo.cpp:85->monte-carlo.cpp:171]   --->   Operation 698 'dadd' 'tmp_23_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 173> <Delay = 8.23>
ST_273 : Operation 699 [3/5] (8.23ns)   --->   "%tmp_23_i = fadd double %nextGuess, %tmp_22_i" [monte-carlo.cpp:85->monte-carlo.cpp:171]   --->   Operation 699 'dadd' 'tmp_23_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 174> <Delay = 8.23>
ST_274 : Operation 700 [2/5] (8.23ns)   --->   "%tmp_23_i = fadd double %nextGuess, %tmp_22_i" [monte-carlo.cpp:85->monte-carlo.cpp:171]   --->   Operation 700 'dadd' 'tmp_23_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 175> <Delay = 8.23>
ST_275 : Operation 701 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind" [monte-carlo.cpp:83->monte-carlo.cpp:171]   --->   Operation 701 'specloopname' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 702 [1/5] (8.23ns)   --->   "%tmp_23_i = fadd double %nextGuess, %tmp_22_i" [monte-carlo.cpp:85->monte-carlo.cpp:171]   --->   Operation 702 'dadd' 'tmp_23_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 703 [1/1] (0.00ns)   --->   "br label %9" [monte-carlo.cpp:86->monte-carlo.cpp:171]   --->   Operation 703 'br' <Predicate = true> <Delay = 0.00>

State 276 <SV = 141> <Delay = 7.78>
ST_276 : Operation 704 [1/1] (0.00ns)   --->   "%p_0_i12 = phi double [ -1.000000e+00, %"custom_log<double>.exit" ], [ %nextGuess, %"custom_sqrt<double>.exit.loopexit" ]"   --->   Operation 704 'phi' 'p_0_i12' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 705 [6/6] (7.78ns)   --->   "%tmp_5 = fmul double %x_0, %p_0_i12" [monte-carlo.cpp:171]   --->   Operation 705 'dmul' 'tmp_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 142> <Delay = 7.78>
ST_277 : Operation 706 [5/6] (7.78ns)   --->   "%tmp_5 = fmul double %x_0, %p_0_i12" [monte-carlo.cpp:171]   --->   Operation 706 'dmul' 'tmp_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 143> <Delay = 7.78>
ST_278 : Operation 707 [4/6] (7.78ns)   --->   "%tmp_5 = fmul double %x_0, %p_0_i12" [monte-carlo.cpp:171]   --->   Operation 707 'dmul' 'tmp_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 279 <SV = 144> <Delay = 7.78>
ST_279 : Operation 708 [3/6] (7.78ns)   --->   "%tmp_5 = fmul double %x_0, %p_0_i12" [monte-carlo.cpp:171]   --->   Operation 708 'dmul' 'tmp_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 145> <Delay = 7.78>
ST_280 : Operation 709 [2/6] (7.78ns)   --->   "%tmp_5 = fmul double %x_0, %p_0_i12" [monte-carlo.cpp:171]   --->   Operation 709 'dmul' 'tmp_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 146> <Delay = 7.78>
ST_281 : Operation 710 [1/6] (7.78ns)   --->   "%tmp_5 = fmul double %x_0, %p_0_i12" [monte-carlo.cpp:171]   --->   Operation 710 'dmul' 'tmp_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 711 [1/1] (0.00ns)   --->   "ret double %tmp_5" [monte-carlo.cpp:171]   --->   Operation 711 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ seed]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln152           (br               ) [ 011111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_0                (phi              ) [ 001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_assign           (phi              ) [ 001000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_0                (phi              ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln152         (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i                  (add              ) [ 011111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln152           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
seed_load          (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln39           (mul              ) [ 000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln39           (add              ) [ 000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln39_1         (mul              ) [ 000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln39_1         (add              ) [ 000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln39         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
casted_seed        (sitodp           ) [ 000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
casted_seed_1      (sitodp           ) [ 000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i              (dmul             ) [ 000000000000000000111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i5             (dmul             ) [ 000000000000000000111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_7            (ddiv             ) [ 000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i6             (ddiv             ) [ 000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
temp_x             (dadd             ) [ 000000000000000000000000000000000000000000000000000000111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
temp_y             (dadd             ) [ 000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s              (dmul             ) [ 000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2              (dmul             ) [ 000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
euclid_sq          (dadd             ) [ 011000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln156      (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12             (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln156        (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln156         (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln156_1       (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln152 (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln156           (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_13             (dcmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln156          (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_1                (select           ) [ 011111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln152           (br               ) [ 011111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln94       (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln94         (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln94          (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln94_1        (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln94            (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_11             (dcmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln94           (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln94            (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i9             (dadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_24_i           (dadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
term               (ddiv             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
term_squared       (dmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln108           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
numerator_0_i      (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_0_i         (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
denominator_0_i    (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_0_i              (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln108         (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_8            (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln108           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_1                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
denominator        (dadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
numerator_1        (dmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000011111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_26_i           (ddiv             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln109 (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result             (dadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln108           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_25_i           (dmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phitmp             (dmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln115           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln171          (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
guess              (ddiv             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
bitcast_ln58       (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_14             (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln58         (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln58          (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln58_1        (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln58            (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15             (dcmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln58           (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln58            (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
tmp_i1             (ddiv             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000]
tmp_18_i           (dadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111000000]
br_ln83            (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111000000]
nextGuess_0_in_i   (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000]
nextGuess          (dmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000011111111111111111111111111111111111111111111100000]
guess_0_i          (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111000000000000000000000000000000000000000000000]
x_assign_2         (dsub             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000]
bitcast_ln54       (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_16             (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln54         (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln54          (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln54_2        (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln54            (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17             (dcmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln54           (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111000000]
br_ln54            (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111000000]
xor_ln54           (xor              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln54_2     (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111000000]
br_ln54            (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111000000]
phi_ln54           (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000]
bitcast_ln83       (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_18             (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln83         (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln83          (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000]
icmp_ln83_2        (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000]
or_ln83            (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_19             (dcmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln83           (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111000000]
br_ln83            (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000011111111111111111111111111111111111111111111111111100000]
tmp_22_i           (ddiv             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000]
specloopname_ln83  (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_23_i           (dadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111000000]
br_ln86            (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111000000]
p_0_i12            (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111]
tmp_5              (dmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln171          (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="seed">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seed"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1005" name="i_0_reg_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="4" slack="1"/>
<pin id="58" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="60" class="1004" name="i_0_phi_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="1"/>
<pin id="62" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="63" dir="0" index="2" bw="4" slack="0"/>
<pin id="64" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="67" class="1005" name="x_assign_reg_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="64" slack="1"/>
<pin id="69" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign (phireg) "/>
</bind>
</comp>

<comp id="71" class="1004" name="x_assign_phi_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="64" slack="1"/>
<pin id="73" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="64" slack="1"/>
<pin id="75" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_assign/2 "/>
</bind>
</comp>

<comp id="79" class="1005" name="x_0_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="64" slack="1"/>
<pin id="81" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="83" class="1004" name="x_0_phi_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="64" slack="1"/>
<pin id="85" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="64" slack="1"/>
<pin id="87" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="4" bw="64" slack="64"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/2 "/>
</bind>
</comp>

<comp id="91" class="1005" name="numerator_0_i_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="64" slack="1"/>
<pin id="93" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="numerator_0_i (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="numerator_0_i_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="7"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="64" slack="1"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="numerator_0_i/109 "/>
</bind>
</comp>

<comp id="101" class="1005" name="result_0_i_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="64" slack="1"/>
<pin id="103" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="result_0_i (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="result_0_i_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="64" slack="1"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="64" slack="1"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_0_i/109 "/>
</bind>
</comp>

<comp id="113" class="1005" name="denominator_0_i_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="64" slack="1"/>
<pin id="115" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="denominator_0_i (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="denominator_0_i_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="64" slack="1"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="64" slack="1"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="denominator_0_i/109 "/>
</bind>
</comp>

<comp id="125" class="1005" name="i_0_i_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="4" slack="1"/>
<pin id="127" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="i_0_i_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="4" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/109 "/>
</bind>
</comp>

<comp id="136" class="1005" name="phi_ln171_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="1"/>
<pin id="138" dir="1" index="1" bw="64" slack="55"/>
</pin_list>
<bind>
<opset="phi_ln171 (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="phi_ln171_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="2"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="64" slack="55"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln171/157 "/>
</bind>
</comp>

<comp id="148" class="1005" name="nextGuess_0_in_i_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="1"/>
<pin id="150" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="nextGuess_0_in_i (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="nextGuess_0_in_i_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="2"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="64" slack="1"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nextGuess_0_in_i/226 "/>
</bind>
</comp>

<comp id="158" class="1005" name="guess_0_i_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="1"/>
<pin id="160" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="guess_0_i (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="guess_0_i_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="45"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="64" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="guess_0_i/232 "/>
</bind>
</comp>

<comp id="168" class="1005" name="phi_ln54_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="1"/>
<pin id="170" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln54 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="phi_ln54_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="64" slack="3"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln54/239 "/>
</bind>
</comp>

<comp id="178" class="1005" name="p_0_i12_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="1"/>
<pin id="180" dir="1" index="1" bw="64" slack="52"/>
</pin_list>
<bind>
<opset="p_0_i12 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="p_0_i12_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="52"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="64" slack="10"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_i12/276 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="temp_x/49 euclid_sq/60 tmp_i9/67 denominator/109 result/140 tmp_18_i/220 x_assign_2/232 tmp_23_i/271 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="1"/>
<pin id="197" dir="0" index="1" bw="64" slack="0"/>
<pin id="198" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="temp_y/49 tmp_24_i/67 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="0"/>
<pin id="209" dir="0" index="1" bw="64" slack="0"/>
<pin id="210" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_i/12 tmp_s/54 term_squared/103 numerator_1/109 tmp_25_i/109 phitmp/150 nextGuess/226 tmp_5/276 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="1"/>
<pin id="214" dir="0" index="1" bw="64" slack="0"/>
<pin id="215" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_i5/12 tmp_2/54 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="0"/>
<pin id="226" dir="0" index="1" bw="64" slack="0"/>
<pin id="227" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="tmp_i_7/18 term/72 tmp_26_i/109 guess/157 tmp_i1/189 tmp_22_i/240 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="1"/>
<pin id="231" dir="0" index="1" bw="64" slack="0"/>
<pin id="232" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="tmp_i6/18 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="0"/>
<pin id="240" dir="0" index="1" bw="64" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_11/2 tmp_13/65 tmp_15/188 tmp_17/237 tmp_19/239 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="3"/>
<pin id="249" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="casted_seed/6 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="casted_seed_1/6 "/>
</bind>
</comp>

<comp id="253" class="1005" name="reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="1"/>
<pin id="255" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i tmp_s term_squared tmp_25_i phitmp nextGuess "/>
</bind>
</comp>

<comp id="266" class="1005" name="reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="1"/>
<pin id="268" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i5 tmp_2 "/>
</bind>
</comp>

<comp id="272" class="1005" name="reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="1"/>
<pin id="274" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_7 term guess "/>
</bind>
</comp>

<comp id="285" class="1005" name="reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="1"/>
<pin id="287" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="temp_x tmp_i9 denominator tmp_18_i "/>
</bind>
</comp>

<comp id="294" class="1005" name="reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="1"/>
<pin id="296" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="temp_y tmp_24_i "/>
</bind>
</comp>

<comp id="301" class="1005" name="reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="1"/>
<pin id="303" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="euclid_sq result x_assign_2 "/>
</bind>
</comp>

<comp id="309" class="1005" name="reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="1"/>
<pin id="311" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26_i tmp_i1 tmp_22_i "/>
</bind>
</comp>

<comp id="315" class="1004" name="icmp_ln152_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="0"/>
<pin id="317" dir="0" index="1" bw="4" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln152/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="i_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="seed_load_load_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seed_load/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="mul_ln39_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="0"/>
<pin id="334" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="add_ln39_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="15" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="1"/>
<pin id="340" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="mul_ln39_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="1"/>
<pin id="345" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39_1/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="add_ln39_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="15" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="1"/>
<pin id="350" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_1/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln39_store_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="bitcast_ln156_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="1"/>
<pin id="360" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln156/65 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_12_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="11" slack="0"/>
<pin id="364" dir="0" index="1" bw="64" slack="0"/>
<pin id="365" dir="0" index="2" bw="7" slack="0"/>
<pin id="366" dir="0" index="3" bw="7" slack="0"/>
<pin id="367" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/65 "/>
</bind>
</comp>

<comp id="372" class="1004" name="trunc_ln156_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="64" slack="0"/>
<pin id="374" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln156/65 "/>
</bind>
</comp>

<comp id="376" class="1004" name="icmp_ln156_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="11" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln156/65 "/>
</bind>
</comp>

<comp id="382" class="1004" name="icmp_ln156_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="52" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln156_1/65 "/>
</bind>
</comp>

<comp id="388" class="1004" name="or_ln156_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="1"/>
<pin id="390" dir="0" index="1" bw="1" slack="1"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln156/66 "/>
</bind>
</comp>

<comp id="392" class="1004" name="and_ln156_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln156/66 "/>
</bind>
</comp>

<comp id="398" class="1004" name="x_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="64" slack="13"/>
<pin id="401" dir="0" index="2" bw="64" slack="64"/>
<pin id="402" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_1/66 "/>
</bind>
</comp>

<comp id="406" class="1004" name="bitcast_ln94_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="64" slack="1"/>
<pin id="408" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln94/67 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="11" slack="0"/>
<pin id="412" dir="0" index="1" bw="64" slack="0"/>
<pin id="413" dir="0" index="2" bw="7" slack="0"/>
<pin id="414" dir="0" index="3" bw="7" slack="0"/>
<pin id="415" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/67 "/>
</bind>
</comp>

<comp id="420" class="1004" name="trunc_ln94_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="64" slack="0"/>
<pin id="422" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln94/67 "/>
</bind>
</comp>

<comp id="424" class="1004" name="icmp_ln94_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="11" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/67 "/>
</bind>
</comp>

<comp id="430" class="1004" name="icmp_ln94_1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="52" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94_1/67 "/>
</bind>
</comp>

<comp id="436" class="1004" name="or_ln94_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln94/67 "/>
</bind>
</comp>

<comp id="442" class="1004" name="and_ln94_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln94/67 "/>
</bind>
</comp>

<comp id="448" class="1004" name="icmp_ln108_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="4" slack="0"/>
<pin id="450" dir="0" index="1" bw="4" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/109 "/>
</bind>
</comp>

<comp id="454" class="1004" name="i_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="4" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/109 "/>
</bind>
</comp>

<comp id="460" class="1004" name="bitcast_ln58_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="64" slack="2"/>
<pin id="462" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln58/189 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_14_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="11" slack="0"/>
<pin id="466" dir="0" index="1" bw="64" slack="0"/>
<pin id="467" dir="0" index="2" bw="7" slack="0"/>
<pin id="468" dir="0" index="3" bw="7" slack="0"/>
<pin id="469" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/189 "/>
</bind>
</comp>

<comp id="474" class="1004" name="trunc_ln58_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="64" slack="0"/>
<pin id="476" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln58/189 "/>
</bind>
</comp>

<comp id="478" class="1004" name="icmp_ln58_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="11" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/189 "/>
</bind>
</comp>

<comp id="484" class="1004" name="icmp_ln58_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="52" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58_1/189 "/>
</bind>
</comp>

<comp id="490" class="1004" name="or_ln58_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln58/189 "/>
</bind>
</comp>

<comp id="496" class="1004" name="and_ln58_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln58/189 "/>
</bind>
</comp>

<comp id="502" class="1004" name="bitcast_ln54_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="64" slack="2"/>
<pin id="504" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln54/238 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_16_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="11" slack="0"/>
<pin id="508" dir="0" index="1" bw="64" slack="0"/>
<pin id="509" dir="0" index="2" bw="7" slack="0"/>
<pin id="510" dir="0" index="3" bw="7" slack="0"/>
<pin id="511" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/238 "/>
</bind>
</comp>

<comp id="516" class="1004" name="trunc_ln54_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="64" slack="0"/>
<pin id="518" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/238 "/>
</bind>
</comp>

<comp id="520" class="1004" name="icmp_ln54_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="11" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/238 "/>
</bind>
</comp>

<comp id="526" class="1004" name="icmp_ln54_2_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="52" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54_2/238 "/>
</bind>
</comp>

<comp id="532" class="1004" name="or_ln54_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln54/238 "/>
</bind>
</comp>

<comp id="538" class="1004" name="and_ln54_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln54/238 "/>
</bind>
</comp>

<comp id="544" class="1004" name="xor_ln54_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="64" slack="0"/>
<pin id="546" dir="0" index="1" bw="64" slack="0"/>
<pin id="547" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54/238 "/>
</bind>
</comp>

<comp id="550" class="1004" name="bitcast_ln54_2_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="64" slack="0"/>
<pin id="552" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln54_2/238 "/>
</bind>
</comp>

<comp id="554" class="1004" name="bitcast_ln83_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="64" slack="0"/>
<pin id="556" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln83/239 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_18_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="11" slack="0"/>
<pin id="560" dir="0" index="1" bw="64" slack="0"/>
<pin id="561" dir="0" index="2" bw="7" slack="0"/>
<pin id="562" dir="0" index="3" bw="7" slack="0"/>
<pin id="563" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/239 "/>
</bind>
</comp>

<comp id="568" class="1004" name="trunc_ln83_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="64" slack="0"/>
<pin id="570" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln83/239 "/>
</bind>
</comp>

<comp id="572" class="1004" name="icmp_ln83_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="11" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83/239 "/>
</bind>
</comp>

<comp id="578" class="1004" name="icmp_ln83_2_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="52" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83_2/239 "/>
</bind>
</comp>

<comp id="584" class="1004" name="or_ln83_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="1"/>
<pin id="586" dir="0" index="1" bw="1" slack="1"/>
<pin id="587" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln83/240 "/>
</bind>
</comp>

<comp id="588" class="1004" name="and_ln83_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="0"/>
<pin id="591" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln83/240 "/>
</bind>
</comp>

<comp id="597" class="1005" name="i_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="4" slack="0"/>
<pin id="599" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="602" class="1005" name="mul_ln39_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="1"/>
<pin id="604" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln39 "/>
</bind>
</comp>

<comp id="607" class="1005" name="add_ln39_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="1"/>
<pin id="609" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln39 "/>
</bind>
</comp>

<comp id="613" class="1005" name="mul_ln39_1_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="1"/>
<pin id="615" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln39_1 "/>
</bind>
</comp>

<comp id="618" class="1005" name="add_ln39_1_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="1"/>
<pin id="620" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln39_1 "/>
</bind>
</comp>

<comp id="623" class="1005" name="casted_seed_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="64" slack="1"/>
<pin id="625" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="casted_seed "/>
</bind>
</comp>

<comp id="628" class="1005" name="casted_seed_1_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="64" slack="1"/>
<pin id="630" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="casted_seed_1 "/>
</bind>
</comp>

<comp id="633" class="1005" name="tmp_i6_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="64" slack="1"/>
<pin id="635" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i6 "/>
</bind>
</comp>

<comp id="638" class="1005" name="icmp_ln156_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="1"/>
<pin id="640" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln156 "/>
</bind>
</comp>

<comp id="643" class="1005" name="icmp_ln156_1_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="1"/>
<pin id="645" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln156_1 "/>
</bind>
</comp>

<comp id="648" class="1005" name="x_1_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="64" slack="1"/>
<pin id="650" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="659" class="1005" name="i_1_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="4" slack="0"/>
<pin id="661" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="664" class="1005" name="numerator_1_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="64" slack="1"/>
<pin id="666" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="numerator_1 "/>
</bind>
</comp>

<comp id="675" class="1005" name="bitcast_ln54_2_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="64" slack="1"/>
<pin id="677" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln54_2 "/>
</bind>
</comp>

<comp id="680" class="1005" name="icmp_ln83_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="1"/>
<pin id="682" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln83 "/>
</bind>
</comp>

<comp id="685" class="1005" name="icmp_ln83_2_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="1"/>
<pin id="687" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln83_2 "/>
</bind>
</comp>

<comp id="693" class="1005" name="tmp_23_i_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="64" slack="1"/>
<pin id="695" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="66"><net_src comp="56" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="77"><net_src comp="67" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="78"><net_src comp="71" pin="4"/><net_sink comp="67" pin=0"/></net>

<net id="82"><net_src comp="6" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="79" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="90"><net_src comp="83" pin="4"/><net_sink comp="79" pin=0"/></net>

<net id="100"><net_src comp="94" pin="4"/><net_sink comp="91" pin=0"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="105" pin="4"/><net_sink comp="101" pin=0"/></net>

<net id="116"><net_src comp="36" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="117" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="147"><net_src comp="140" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="157"><net_src comp="151" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="167"><net_src comp="161" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="177"><net_src comp="171" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="182" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="194"><net_src comp="24" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="24" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="200"><net_src comp="67" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="67" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="36" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="203"><net_src comp="117" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="204"><net_src comp="20" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="205"><net_src comp="101" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="206"><net_src comp="161" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="211"><net_src comp="20" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="20" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="217"><net_src comp="94" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="105" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="219"><net_src comp="46" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="220"><net_src comp="151" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="221"><net_src comp="48" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="222"><net_src comp="79" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="223"><net_src comp="182" pin="4"/><net_sink comp="207" pin=1"/></net>

<net id="228"><net_src comp="22" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="22" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="234"><net_src comp="94" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="117" pin="4"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="140" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="237"><net_src comp="67" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="242"><net_src comp="71" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="4" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="244"><net_src comp="36" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="171" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="52" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="256"><net_src comp="207" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="259"><net_src comp="253" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="260"><net_src comp="253" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="261"><net_src comp="253" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="262"><net_src comp="253" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="263"><net_src comp="253" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="264"><net_src comp="253" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="265"><net_src comp="253" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="269"><net_src comp="212" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="275"><net_src comp="224" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="278"><net_src comp="272" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="279"><net_src comp="272" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="280"><net_src comp="272" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="281"><net_src comp="272" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="282"><net_src comp="272" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="283"><net_src comp="272" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="284"><net_src comp="272" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="288"><net_src comp="190" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="291"><net_src comp="285" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="292"><net_src comp="285" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="293"><net_src comp="285" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="297"><net_src comp="195" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="300"><net_src comp="294" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="304"><net_src comp="190" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="307"><net_src comp="301" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="308"><net_src comp="301" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="312"><net_src comp="224" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="319"><net_src comp="60" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="8" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="60" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="14" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="0" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="16" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="327" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="18" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="16" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="18" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="347" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="0" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="301" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="368"><net_src comp="26" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="358" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="370"><net_src comp="28" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="371"><net_src comp="30" pin="0"/><net_sink comp="362" pin=3"/></net>

<net id="375"><net_src comp="358" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="362" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="32" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="372" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="34" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="396"><net_src comp="388" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="238" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="403"><net_src comp="392" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="285" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="79" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="409"><net_src comp="67" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="416"><net_src comp="26" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="406" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="418"><net_src comp="28" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="419"><net_src comp="30" pin="0"/><net_sink comp="410" pin=3"/></net>

<net id="423"><net_src comp="406" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="410" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="32" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="420" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="34" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="430" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="424" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="436" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="238" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="129" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="42" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="129" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="14" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="272" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="470"><net_src comp="26" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="460" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="472"><net_src comp="28" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="473"><net_src comp="30" pin="0"/><net_sink comp="464" pin=3"/></net>

<net id="477"><net_src comp="460" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="464" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="32" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="474" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="34" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="478" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="490" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="238" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="505"><net_src comp="301" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="512"><net_src comp="26" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="502" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="514"><net_src comp="28" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="515"><net_src comp="30" pin="0"/><net_sink comp="506" pin=3"/></net>

<net id="519"><net_src comp="502" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="506" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="32" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="516" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="34" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="526" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="520" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="532" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="238" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="502" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="50" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="553"><net_src comp="544" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="171" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="564"><net_src comp="26" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="554" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="566"><net_src comp="28" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="567"><net_src comp="30" pin="0"/><net_sink comp="558" pin=3"/></net>

<net id="571"><net_src comp="554" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="576"><net_src comp="558" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="32" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="568" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="34" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="592"><net_src comp="584" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="238" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="600"><net_src comp="321" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="605"><net_src comp="331" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="610"><net_src comp="337" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="612"><net_src comp="607" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="616"><net_src comp="342" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="621"><net_src comp="347" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="626"><net_src comp="247" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="631"><net_src comp="250" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="636"><net_src comp="229" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="641"><net_src comp="376" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="646"><net_src comp="382" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="651"><net_src comp="398" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="662"><net_src comp="454" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="667"><net_src comp="207" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="678"><net_src comp="550" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="683"><net_src comp="572" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="688"><net_src comp="578" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="696"><net_src comp="190" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="151" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: seed | {5 }
 - Input state : 
	Port: gaussian_box_muller : seed | {2 }
  - Chain level:
	State 1
	State 2
		icmp_ln152 : 1
		i : 1
		br_ln152 : 2
		mul_ln39 : 1
		tmp_11 : 1
	State 3
	State 4
	State 5
		store_ln39 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
		tmp_12 : 1
		trunc_ln156 : 1
		icmp_ln156 : 2
		icmp_ln156_1 : 2
	State 66
		and_ln156 : 1
		x_1 : 1
	State 67
		tmp : 1
		trunc_ln94 : 1
		icmp_ln94 : 2
		icmp_ln94_1 : 2
		or_ln94 : 3
		and_ln94 : 3
		br_ln94 : 3
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
		icmp_ln108 : 1
		br_ln108 : 2
		tmp_26_i : 1
		numerator_1 : 1
		denominator : 1
		i_1 : 1
		tmp_25_i : 1
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
		guess : 1
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
		tmp_14 : 1
		trunc_ln58 : 1
		icmp_ln58 : 2
		icmp_ln58_1 : 2
		or_ln58 : 3
		and_ln58 : 3
		br_ln58 : 3
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
		nextGuess : 1
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
		x_assign_2 : 1
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
		tmp_16 : 1
		trunc_ln54 : 1
		icmp_ln54 : 2
		icmp_ln54_2 : 2
		or_ln54 : 3
		and_ln54 : 3
		br_ln54 : 3
		xor_ln54 : 1
		bitcast_ln54_2 : 1
	State 239
		bitcast_ln83 : 1
		tmp_18 : 2
		trunc_ln83 : 2
		icmp_ln83 : 3
		icmp_ln83_2 : 3
		tmp_19 : 1
	State 240
		and_ln83 : 1
		br_ln83 : 1
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
		tmp_5 : 1
	State 277
	State 278
	State 279
	State 280
	State 281
		ret_ln171 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   ddiv   |      grp_fu_224     |    0    |   3211  |   3658  |
|          |      grp_fu_229     |    0    |   3211  |   3658  |
|----------|---------------------|---------|---------|---------|
|   dadd   |      grp_fu_190     |    3    |   445   |   1149  |
|          |      grp_fu_195     |    3    |   445   |   1149  |
|----------|---------------------|---------|---------|---------|
|  sitodp  |      grp_fu_247     |    0    |   412   |   645   |
|          |      grp_fu_250     |    0    |   412   |   645   |
|----------|---------------------|---------|---------|---------|
|   dmul   |      grp_fu_207     |    11   |   317   |   578   |
|          |      grp_fu_212     |    11   |   317   |   578   |
|----------|---------------------|---------|---------|---------|
|   dcmp   |      grp_fu_238     |    0    |   130   |   469   |
|----------|---------------------|---------|---------|---------|
|          |  icmp_ln152_fu_315  |    0    |    0    |    9    |
|          |  icmp_ln156_fu_376  |    0    |    0    |    13   |
|          | icmp_ln156_1_fu_382 |    0    |    0    |    29   |
|          |   icmp_ln94_fu_424  |    0    |    0    |    13   |
|          |  icmp_ln94_1_fu_430 |    0    |    0    |    29   |
|   icmp   |  icmp_ln108_fu_448  |    0    |    0    |    9    |
|          |   icmp_ln58_fu_478  |    0    |    0    |    13   |
|          |  icmp_ln58_1_fu_484 |    0    |    0    |    29   |
|          |   icmp_ln54_fu_520  |    0    |    0    |    13   |
|          |  icmp_ln54_2_fu_526 |    0    |    0    |    29   |
|          |   icmp_ln83_fu_572  |    0    |    0    |    13   |
|          |  icmp_ln83_2_fu_578 |    0    |    0    |    29   |
|----------|---------------------|---------|---------|---------|
|          |       i_fu_321      |    0    |    0    |    13   |
|    add   |   add_ln39_fu_337   |    0    |    0    |    39   |
|          |  add_ln39_1_fu_347  |    0    |    0    |    39   |
|          |      i_1_fu_454     |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|  select  |      x_1_fu_398     |    0    |    0    |    64   |
|----------|---------------------|---------|---------|---------|
|    xor   |   xor_ln54_fu_544   |    0    |    0    |    64   |
|----------|---------------------|---------|---------|---------|
|    mul   |   mul_ln39_fu_331   |    3    |    0    |    20   |
|          |  mul_ln39_1_fu_342  |    3    |    0    |    20   |
|----------|---------------------|---------|---------|---------|
|          |   or_ln156_fu_388   |    0    |    0    |    2    |
|          |    or_ln94_fu_436   |    0    |    0    |    2    |
|    or    |    or_ln58_fu_490   |    0    |    0    |    2    |
|          |    or_ln54_fu_532   |    0    |    0    |    2    |
|          |    or_ln83_fu_584   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |   and_ln156_fu_392  |    0    |    0    |    2    |
|          |   and_ln94_fu_442   |    0    |    0    |    2    |
|    and   |   and_ln58_fu_496   |    0    |    0    |    2    |
|          |   and_ln54_fu_538   |    0    |    0    |    2    |
|          |   and_ln83_fu_588   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |    tmp_12_fu_362    |    0    |    0    |    0    |
|          |      tmp_fu_410     |    0    |    0    |    0    |
|partselect|    tmp_14_fu_464    |    0    |    0    |    0    |
|          |    tmp_16_fu_506    |    0    |    0    |    0    |
|          |    tmp_18_fu_558    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  trunc_ln156_fu_372 |    0    |    0    |    0    |
|          |  trunc_ln94_fu_420  |    0    |    0    |    0    |
|   trunc  |  trunc_ln58_fu_474  |    0    |    0    |    0    |
|          |  trunc_ln54_fu_516  |    0    |    0    |    0    |
|          |  trunc_ln83_fu_568  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    34   |   8900  |  13049  |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln39_1_reg_618   |   32   |
|    add_ln39_reg_607    |   32   |
| bitcast_ln54_2_reg_675 |   64   |
|  casted_seed_1_reg_628 |   64   |
|   casted_seed_reg_623  |   64   |
| denominator_0_i_reg_113|   64   |
|    guess_0_i_reg_158   |   64   |
|      i_0_i_reg_125     |    4   |
|       i_0_reg_56       |    4   |
|       i_1_reg_659      |    4   |
|        i_reg_597       |    4   |
|  icmp_ln156_1_reg_643  |    1   |
|   icmp_ln156_reg_638   |    1   |
|   icmp_ln83_2_reg_685  |    1   |
|    icmp_ln83_reg_680   |    1   |
|   mul_ln39_1_reg_613   |   32   |
|    mul_ln39_reg_602    |   32   |
|nextGuess_0_in_i_reg_148|   64   |
|  numerator_0_i_reg_91  |   64   |
|   numerator_1_reg_664  |   64   |
|     p_0_i12_reg_178    |   64   |
|    phi_ln171_reg_136   |   64   |
|    phi_ln54_reg_168    |   64   |
|         reg_253        |   64   |
|         reg_266        |   64   |
|         reg_272        |   64   |
|         reg_285        |   64   |
|         reg_294        |   64   |
|         reg_301        |   64   |
|         reg_309        |   64   |
|   result_0_i_reg_101   |   64   |
|    tmp_23_i_reg_693    |   64   |
|     tmp_i6_reg_633     |   64   |
|       x_0_reg_79       |   64   |
|       x_1_reg_648      |   64   |
|     x_assign_reg_67    |   64   |
+------------------------+--------+
|          Total         |  1684  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|     x_assign_reg_67     |  p0  |   2  |  64  |   128  ||    9    |
|        x_0_reg_79       |  p0  |   2  |  64  |   128  ||    9    |
|    result_0_i_reg_101   |  p0  |   2  |  64  |   128  ||    9    |
| denominator_0_i_reg_113 |  p0  |   2  |  64  |   128  ||    9    |
|    phi_ln171_reg_136    |  p0  |   2  |  64  |   128  ||    9    |
|     p_0_i12_reg_178     |  p0  |   2  |  64  |   128  ||    9    |
|        grp_fu_190       |  p0  |   7  |  64  |   448  ||    38   |
|        grp_fu_190       |  p1  |   6  |  64  |   384  ||    27   |
|        grp_fu_195       |  p0  |   2  |  64  |   128  ||    9    |
|        grp_fu_195       |  p1  |   2  |  64  |   128  |
|        grp_fu_207       |  p0  |   8  |  64  |   512  ||    41   |
|        grp_fu_207       |  p1  |   7  |  64  |   448  ||    27   |
|        grp_fu_212       |  p0  |   2  |  64  |   128  ||    9    |
|        grp_fu_212       |  p1  |   2  |  64  |   128  ||    9    |
|        grp_fu_224       |  p0  |   5  |  64  |   320  ||    27   |
|        grp_fu_224       |  p1  |   6  |  64  |   384  ||    33   |
|        grp_fu_238       |  p0  |   4  |  64  |   256  ||    21   |
|        grp_fu_238       |  p1  |   3  |  64  |   192  |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |  4224  || 33.1303 ||   295   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   34   |    -   |  8900  |  13049 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   33   |    -   |   295  |
|  Register |    -   |    -   |  1684  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   34   |   33   |  10584 |  13344 |
+-----------+--------+--------+--------+--------+
