Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Dec 20 22:37:46 2021
| Host         : LAPTOP-HYJWPK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TicTacToe_control_sets_placed.rpt
| Design       : TicTacToe
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    53 |
|    Minimum number of control sets                        |    53 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   174 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    53 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |    22 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              67 |           33 |
| No           | No                    | Yes                    |              12 |            7 |
| No           | Yes                   | No                     |              20 |           10 |
| Yes          | No                    | No                     |              79 |           33 |
| Yes          | No                    | Yes                    |              12 |            3 |
| Yes          | Yes                   | No                     |             348 |           97 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+--------------------------------------+--------------------------------+------------------+----------------+
|        Clock Signal       |             Enable Signal            |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+---------------------------+--------------------------------------+--------------------------------+------------------+----------------+
|  ai/pos1_reg[1]_i_2_n_0   |                                      | ai/pos1_reg[1]_i_3_n_0         |                1 |              1 |
|  ai/pos2_reg[1]_i_2_n_0   |                                      | ai/pos2_reg[1]_i_3_n_0         |                1 |              1 |
|  clk_IBUF_BUFG            | rx/rx_reg_113_out                    |                                |                1 |              1 |
|  clk_IBUF_BUFG            | rx/rx_reg_47_out                     |                                |                1 |              1 |
|  clk_IBUF_BUFG            | rx/rx_reg_211_out                    |                                |                1 |              1 |
|  clk_IBUF_BUFG            | rx/rx_reg_39_out                     |                                |                1 |              1 |
|  clk_IBUF_BUFG            | rx/rx_reg_71_out                     |                                |                1 |              1 |
|  clk_IBUF_BUFG            | rx/rx_reg_63_out                     |                                |                1 |              1 |
|  clk_IBUF_BUFG            | rx/rx_reg_015_out                    |                                |                1 |              1 |
|  clk_IBUF_BUFG            | rx/rx_reg_55_out                     |                                |                1 |              1 |
|  ai/pos1_reg[0]_i_2_n_0   |                                      | ai/pos1_reg[0]_i_3_n_0         |                1 |              2 |
|  ai/branch_reg[2]_i_2_n_0 |                                      |                                |                1 |              3 |
|  clk_IBUF_BUFG            | info/tx/tx_cnt[4]_i_1__2_n_0         |                                |                2 |              4 |
|  clk_IBUF_BUFG            | help/tx/tx_cnt[4]_i_1__1_n_0         |                                |                2 |              4 |
|  clk_IBUF_BUFG            | rx/E[0]                              | display/step_reg[0]            |                3 |              4 |
|  clk_IBUF_BUFG            | error/tx_data[5]_i_2_n_0             | error/signal_edge/start_edge   |                1 |              4 |
|  clk_IBUF_BUFG            | rx/rx_cnt[3]_i_1_n_0                 | rst_IBUF                       |                1 |              4 |
|  clk_IBUF_BUFG            | display/airun_reg_0[0]               |                                |                1 |              4 |
|  clk_IBUF_BUFG            | display/E[0]                         |                                |                1 |              4 |
|  clk_IBUF_BUFG            | display/airun_reg[0]                 |                                |                1 |              4 |
|  clk_IBUF_BUFG            | display/airun_reg_1[0]               |                                |                1 |              4 |
|  clk_IBUF_BUFG            | error/tx/tx_reg0                     |                                |                1 |              4 |
|  clk_IBUF_BUFG            | rx/pos1_reg[1]_0[0]                  | display/step_reg[0]            |                2 |              5 |
|  clk_IBUF_BUFG            | signal_edge/button_r1_reg_0          |                                |                1 |              5 |
|  clk_IBUF_BUFG            | display/tx/tx_cnt0                   |                                |                2 |              5 |
|  clk_IBUF_BUFG            | error/tx/tx_cnt[4]_i_1_n_0           |                                |                1 |              5 |
|  clk_IBUF_BUFG            | rx/pos1_reg[0][0]                    | display/step_reg[0]            |                2 |              5 |
|  clk_IBUF_BUFG            | rx/state_reg[2]_0[0]                 | display/step_reg[0]            |                1 |              5 |
|  clk_IBUF_BUFG            | rx/state_reg[2][0]                   | display/step_reg[0]            |                2 |              5 |
|  clk_IBUF_BUFG            | rx/state_reg[1][0]                   | display/step_reg[0]            |                2 |              5 |
|  clk_IBUF_BUFG            | rx/line11_reg[3][0]                  | display/step_reg[0]            |                2 |              5 |
|  clk_IBUF_BUFG            | rx/state_reg[4][0]                   | display/step_reg[0]            |                2 |              5 |
|  clk_IBUF_BUFG            | rx/pos2_reg[0][0]                    | display/step_reg[0]            |                2 |              5 |
|  clk_IBUF_BUFG            | rx/pos2_reg[0]_0[0]                  | display/step_reg[0]            |                3 |              5 |
|  clk_IBUF_BUFG            | display/signal_edge/E[0]             |                                |                6 |              7 |
|  clk_IBUF_BUFG            | help/tx/tx_reg0                      |                                |                2 |              7 |
|  clk_IBUF_BUFG            | help/tx_data[6]_i_1__1_n_0           | help/signal_edge/start_edge    |                3 |              7 |
|  clk_IBUF_BUFG            | help/state                           | help/signal_edge/start_edge    |                3 |              7 |
|  clk_IBUF_BUFG            | display/tx/tx_reg0                   |                                |                2 |              7 |
|  clk_IBUF_BUFG            | info/tx_data[6]_i_1__0_n_0           | info/signal_edge/start_edge    |                6 |              7 |
|  clk_IBUF_BUFG            | info/tx/tx_reg0                      |                                |                2 |              7 |
|  clk_IBUF_BUFG            |                                      | help/tx/div_cnt[7]_i_1__2_n_0  |                3 |              8 |
|  clk_IBUF_BUFG            |                                      | info/tx/div_cnt[9]_i_1__3_n_0  |                4 |              8 |
|  clk_IBUF_BUFG            | rx/rx_vld0                           | rst_IBUF                       |                2 |              8 |
|  clk_IBUF_BUFG            | signal_edge/p_0_in                   |                                |                1 |              8 |
|  clk_IBUF_BUFG            |                                      | rst_IBUF                       |                7 |             12 |
|  clk_IBUF_BUFG            | display/counter[0]_i_1__1_n_0        | display/signal_edge/start_edge |                8 |             32 |
|  clk_IBUF_BUFG            | error/counter[0]_i_1_n_0             | error/signal_edge/start_edge   |                8 |             32 |
|  clk_IBUF_BUFG            | help/counter[0]_i_1__0_n_0           | help/signal_edge/start_edge    |                8 |             32 |
|  clk_IBUF_BUFG            | info/counter[0]_i_1__2_n_0           | info/signal_edge/start_edge    |                8 |             32 |
|  clk_IBUF_BUFG            | display/FSM_onehot_state[54]_i_2_n_0 | display/signal_edge/start_edge |               13 |             55 |
|  clk_IBUF_BUFG            |                                      |                                |               32 |             64 |
|  clk_IBUF_BUFG            | info/state                           | info/signal_edge/start_edge    |               18 |             91 |
+---------------------------+--------------------------------------+--------------------------------+------------------+----------------+


