/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [23:0] _00_;
  wire celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [2:0] celloutsig_0_16z;
  wire [7:0] celloutsig_0_18z;
  wire [9:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [5:0] celloutsig_0_25z;
  wire [7:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire [18:0] celloutsig_0_31z;
  wire celloutsig_0_38z;
  wire celloutsig_0_41z;
  wire [18:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [16:0] celloutsig_0_7z;
  wire [15:0] celloutsig_0_8z;
  wire [15:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire [16:0] celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~(celloutsig_1_1z[4] & in_data[187]);
  assign celloutsig_0_6z = ~celloutsig_0_2z[4];
  assign celloutsig_0_13z = ~celloutsig_0_8z[9];
  assign celloutsig_0_0z = ~((in_data[66] | in_data[19]) & (in_data[74] | in_data[63]));
  assign celloutsig_1_6z = ~((celloutsig_1_4z[0] | celloutsig_1_3z[2]) & (celloutsig_1_1z[9] | celloutsig_1_0z));
  assign celloutsig_1_7z = ~((in_data[116] | celloutsig_1_4z[0]) & (celloutsig_1_4z[4] | celloutsig_1_0z));
  assign celloutsig_1_14z = ~((celloutsig_1_1z[0] | celloutsig_1_4z[0]) & (celloutsig_1_9z | celloutsig_1_11z));
  assign celloutsig_0_12z = ~((celloutsig_0_6z | celloutsig_0_9z[2]) & (celloutsig_0_11z | celloutsig_0_0z));
  assign celloutsig_0_14z = ~((celloutsig_0_4z | in_data[65]) & (celloutsig_0_6z | celloutsig_0_13z));
  assign celloutsig_0_20z = ~((celloutsig_0_15z | celloutsig_0_2z[4]) & (celloutsig_0_19z[8] | celloutsig_0_9z[0]));
  assign celloutsig_1_11z = celloutsig_1_7z | celloutsig_1_1z[0];
  assign celloutsig_1_3z = { celloutsig_1_1z[5:0], celloutsig_1_2z, celloutsig_1_0z } + in_data[112:105];
  assign celloutsig_1_10z = { celloutsig_1_3z[5:4], celloutsig_1_9z } + in_data[148:146];
  assign celloutsig_1_18z = in_data[183:167] + { celloutsig_1_13z[3], celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_25z = { celloutsig_0_2z[5:3], celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_4z } + celloutsig_0_19z[9:4];
  reg [2:0] _16_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _16_ <= 3'h0;
    else _16_ <= { in_data[93:92], celloutsig_0_0z };
  assign _00_[2:0] = _16_;
  assign celloutsig_0_9z = { celloutsig_0_8z[14:6], _00_[2:0], celloutsig_0_6z, _00_[2:0] } & { celloutsig_0_8z[14:1], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_2z = { in_data[31:30], celloutsig_0_1z } & { celloutsig_0_1z[3:2], celloutsig_0_1z };
  assign celloutsig_0_47z = { celloutsig_0_10z[10:2], celloutsig_0_22z, celloutsig_0_41z, celloutsig_0_38z, celloutsig_0_25z, celloutsig_0_22z } / { 1'h1, celloutsig_0_31z[17:0] };
  assign celloutsig_1_1z = in_data[179:170] / { 1'h1, in_data[121:113] };
  assign celloutsig_1_13z = { celloutsig_1_3z[4:3], celloutsig_1_11z, celloutsig_1_2z } / { 1'h1, celloutsig_1_3z[4:3], celloutsig_1_6z };
  assign celloutsig_0_7z = in_data[35:19] / { 1'h1, in_data[39:32], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_1z = { in_data[9:6], celloutsig_0_0z } / { 1'h1, in_data[15:12] };
  assign celloutsig_0_48z = ! { celloutsig_0_1z[2:1], celloutsig_0_15z };
  assign celloutsig_0_4z = ! { in_data[64:46], _00_[2:0] };
  assign celloutsig_1_8z = ! in_data[145:133];
  assign celloutsig_1_9z = ! celloutsig_1_5z;
  assign celloutsig_0_15z = ! celloutsig_0_2z[5:2];
  assign celloutsig_1_19z = in_data[154] ? { celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_7z } : { celloutsig_1_18z[7:3], celloutsig_1_13z, celloutsig_1_10z };
  assign celloutsig_0_19z = celloutsig_0_9z[2] ? celloutsig_0_7z[9:0] : celloutsig_0_10z[9:0];
  assign celloutsig_0_27z = celloutsig_0_18z[0] ? { celloutsig_0_2z[6], celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_20z } : { celloutsig_0_8z[15:9], celloutsig_0_15z };
  assign celloutsig_1_4z = - in_data[168:164];
  assign celloutsig_1_5z = - celloutsig_1_3z[4:1];
  assign celloutsig_0_8z = - { celloutsig_0_7z[10:4], _00_[2:0], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_5z, _00_[2:0] };
  assign celloutsig_0_18z = - { celloutsig_0_8z[2:0], celloutsig_0_1z };
  assign celloutsig_0_31z = { celloutsig_0_7z[15:1], celloutsig_0_22z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_11z } | { in_data[53:43], celloutsig_0_18z };
  assign celloutsig_0_10z = { in_data[57:55], _00_[2:0], celloutsig_0_5z, celloutsig_0_5z, _00_[2:0], celloutsig_0_4z } | { celloutsig_0_8z[10:6], celloutsig_0_2z };
  assign celloutsig_0_38z = & { celloutsig_0_29z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_0_41z = & { celloutsig_0_29z, celloutsig_0_22z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_8z[11:9], celloutsig_0_5z, celloutsig_0_2z[3:1], celloutsig_0_0z };
  assign celloutsig_0_11z = & celloutsig_0_8z[11:9];
  assign celloutsig_1_0z = in_data[152] & in_data[141];
  assign celloutsig_0_29z = celloutsig_0_27z[2] & celloutsig_0_5z;
  assign celloutsig_0_5z = ~^ { in_data[45:39], celloutsig_0_2z, celloutsig_0_4z, _00_[2:0] };
  assign celloutsig_0_22z = ~^ in_data[91:75];
  assign celloutsig_1_15z = { in_data[137:136], celloutsig_1_8z } - celloutsig_1_5z[3:1];
  assign celloutsig_1_12z = ~((celloutsig_1_11z & celloutsig_1_0z) | celloutsig_1_0z);
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_16z = 3'h0;
    else if (clkin_data[32]) celloutsig_0_16z = celloutsig_0_7z[5:3];
  assign { out_data[144:128], out_data[107:96], out_data[50:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
