# vsim "+define+UVM_REG_NO_INDIVIDUAL_FIELD_ACCESS" -vopt work.tb -voptargs="+acc=npr" -assertdebug -l simulation.log -coverage -c -do "coverage save -onexit -assert -directive -cvg -codeAll dma_coverage.ucdb; run -all; exit" "+UVM_TESTNAME=transfer_count_test" "+UVM_VERBOSITY=UVM_MEDIUM" 
# Start time: 15:32:33 on Feb 02,2026
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: dma_sequence.sv(248): (vopt-2240) Treating stand-alone use of function 'predict' as an implicit VOID cast.
# ** Warning: dma_sequence.sv(411): (vopt-2240) Treating stand-alone use of function 'predict' as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.dma_intf(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.dma_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading work.tb(fast)
# Loading work.dma_intf(fast)
# Loading work.dma_design(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# coverage save -onexit -assert -directive -cvg -codeAll dma_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test transfer_count_test...
# UVM_INFO dma_sequence.sv(210) @ 0: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] --------Testing RO Register: transfer_count_inst-------
# UVM_INFO dma_sequence.sv(214) @ 0: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Writing to transfer_count_inst via FRONTDOOR: 0x1def0 (simulating HW update)
# UVM_INFO dma_driver.sv(35) @ 15: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = 122608,wr_en = 1, rd_en = 0 
# UVM_INFO dma_monitor.sv(29) @ 25: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 122608,wr_en = 1, rd_en = 0, rdata = 0 
# UVM_INFO dma_sequence.sv(220) @ 45: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after FRONTDOOR WRITE - Desired: 0x0, Mirrored: 0x0
# UVM_INFO dma_sequence.sv(224) @ 45: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Reading to transfer_count_inst via FRONTDOOR using read method
# UVM_INFO dma_driver.sv(35) @ 55: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = x,wr_en = 0, rd_en = 1 
# UVM_INFO dma_monitor.sv(29) @ 65: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 122608,wr_en = 0, rd_en = 1, rdata = 0 
# UVM_INFO dma_sequence.sv(230) @ 85: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after FRONTDOOR READ - Desired: 0x0, Mirrored: 0x0
# UVM_INFO dma_sequence.sv(232) @ 85: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Writing to transfer_count_inst via BACKDOOR (RO access)
# UVM_INFO dma_sequence.sv(238) @ 85: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after POKE (BD) - Desired: 0x1def0, Mirrored: 0x1def0, ReadData: 0x0
# UVM_INFO dma_sequence.sv(247) @ 85: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Predicting the value of transfer_count_inst using predict method
# UVM_INFO dma_sequence.sv(253) @ 85: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after predicting - Desired: 0x1def0, Mirrored: 0x1def0
# UVM_INFO dma_driver.sv(35) @ 95: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = x,wr_en = 0, rd_en = 1 
# UVM_INFO dma_monitor.sv(29) @ 105: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 122608,wr_en = 0, rd_en = 1, rdata = 122608 
# UVM_INFO dma_sequence.sv(264) @ 125: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst Mirror verification passed (RO)
# UVM_INFO dma_sequence.sv(266) @ 125: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] -------transfer_count_inst RO Test Complete -------
# UVM_INFO dma_sequence.sv(210) @ 125: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] --------Testing RO Register: transfer_count_inst-------
# UVM_INFO dma_sequence.sv(214) @ 125: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Writing to transfer_count_inst via FRONTDOOR: 0x12153524 (simulating HW update)
# UVM_INFO dma_driver.sv(35) @ 135: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = 303379748,wr_en = 1, rd_en = 0 
# UVM_INFO dma_monitor.sv(29) @ 145: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 303379748,wr_en = 1, rd_en = 0, rdata = 122608 
# UVM_INFO dma_sequence.sv(220) @ 165: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after FRONTDOOR WRITE - Desired: 0x1def0, Mirrored: 0x1def0
# UVM_INFO dma_sequence.sv(224) @ 165: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Reading to transfer_count_inst via FRONTDOOR using read method
# UVM_INFO dma_driver.sv(35) @ 175: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = x,wr_en = 0, rd_en = 1 
# UVM_INFO dma_monitor.sv(29) @ 185: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 303379748,wr_en = 0, rd_en = 1, rdata = 122608 
# UVM_INFO dma_sequence.sv(230) @ 205: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after FRONTDOOR READ - Desired: 0x1def0, Mirrored: 0x1def0
# UVM_INFO dma_sequence.sv(232) @ 205: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Writing to transfer_count_inst via BACKDOOR (RO access)
# UVM_INFO dma_sequence.sv(238) @ 205: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after POKE (BD) - Desired: 0x12153524, Mirrored: 0x12153524, ReadData: 0x1def0
# UVM_INFO dma_sequence.sv(247) @ 205: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Predicting the value of transfer_count_inst using predict method
# UVM_INFO dma_sequence.sv(253) @ 205: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after predicting - Desired: 0x12153524, Mirrored: 0x12153524
# UVM_INFO dma_driver.sv(35) @ 215: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = x,wr_en = 0, rd_en = 1 
# UVM_INFO dma_monitor.sv(29) @ 225: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 303379748,wr_en = 0, rd_en = 1, rdata = 303379748 
# UVM_INFO dma_sequence.sv(264) @ 245: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst Mirror verification passed (RO)
# UVM_INFO dma_sequence.sv(266) @ 245: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] -------transfer_count_inst RO Test Complete -------
# UVM_INFO dma_sequence.sv(210) @ 245: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] --------Testing RO Register: transfer_count_inst-------
# UVM_INFO dma_sequence.sv(214) @ 245: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Writing to transfer_count_inst via FRONTDOOR: 0xc0895e81 (simulating HW update)
# UVM_INFO dma_driver.sv(35) @ 255: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = 3230228097,wr_en = 1, rd_en = 0 
# UVM_INFO dma_monitor.sv(29) @ 265: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 3230228097,wr_en = 1, rd_en = 0, rdata = 303379748 
# UVM_INFO dma_sequence.sv(220) @ 285: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after FRONTDOOR WRITE - Desired: 0x12153524, Mirrored: 0x12153524
# UVM_INFO dma_sequence.sv(224) @ 285: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Reading to transfer_count_inst via FRONTDOOR using read method
# UVM_INFO dma_driver.sv(35) @ 295: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = x,wr_en = 0, rd_en = 1 
# UVM_INFO dma_monitor.sv(29) @ 305: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 3230228097,wr_en = 0, rd_en = 1, rdata = 303379748 
# UVM_INFO dma_sequence.sv(230) @ 325: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after FRONTDOOR READ - Desired: 0x12153524, Mirrored: 0x12153524
# UVM_INFO dma_sequence.sv(232) @ 325: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Writing to transfer_count_inst via BACKDOOR (RO access)
# UVM_INFO dma_sequence.sv(238) @ 325: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after POKE (BD) - Desired: 0xc0895e81, Mirrored: 0xc0895e81, ReadData: 0x12153524
# UVM_INFO dma_sequence.sv(247) @ 325: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Predicting the value of transfer_count_inst using predict method
# UVM_INFO dma_sequence.sv(253) @ 325: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after predicting - Desired: 0xc0895e81, Mirrored: 0xc0895e81
# UVM_INFO dma_driver.sv(35) @ 335: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = x,wr_en = 0, rd_en = 1 
# UVM_INFO dma_monitor.sv(29) @ 345: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 3230228097,wr_en = 0, rd_en = 1, rdata = 3230228097 
# UVM_INFO dma_sequence.sv(264) @ 365: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst Mirror verification passed (RO)
# UVM_INFO dma_sequence.sv(266) @ 365: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] -------transfer_count_inst RO Test Complete -------
# UVM_INFO dma_sequence.sv(210) @ 365: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] --------Testing RO Register: transfer_count_inst-------
# UVM_INFO dma_sequence.sv(214) @ 365: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Writing to transfer_count_inst via FRONTDOOR: 0x8484d609 (simulating HW update)
# UVM_INFO dma_driver.sv(35) @ 375: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = 2223298057,wr_en = 1, rd_en = 0 
# UVM_INFO dma_monitor.sv(29) @ 385: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 2223298057,wr_en = 1, rd_en = 0, rdata = 3230228097 
# UVM_INFO dma_sequence.sv(220) @ 405: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after FRONTDOOR WRITE - Desired: 0xc0895e81, Mirrored: 0xc0895e81
# UVM_INFO dma_sequence.sv(224) @ 405: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Reading to transfer_count_inst via FRONTDOOR using read method
# UVM_INFO dma_driver.sv(35) @ 415: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = x,wr_en = 0, rd_en = 1 
# UVM_INFO dma_monitor.sv(29) @ 425: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 2223298057,wr_en = 0, rd_en = 1, rdata = 3230228097 
# UVM_INFO dma_sequence.sv(230) @ 445: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after FRONTDOOR READ - Desired: 0xc0895e81, Mirrored: 0xc0895e81
# UVM_INFO dma_sequence.sv(232) @ 445: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Writing to transfer_count_inst via BACKDOOR (RO access)
# UVM_INFO dma_sequence.sv(238) @ 445: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after POKE (BD) - Desired: 0x8484d609, Mirrored: 0x8484d609, ReadData: 0xc0895e81
# UVM_INFO dma_sequence.sv(247) @ 445: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Predicting the value of transfer_count_inst using predict method
# UVM_INFO dma_sequence.sv(253) @ 445: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after predicting - Desired: 0x8484d609, Mirrored: 0x8484d609
# UVM_INFO dma_driver.sv(35) @ 455: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = x,wr_en = 0, rd_en = 1 
# UVM_INFO dma_monitor.sv(29) @ 465: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 2223298057,wr_en = 0, rd_en = 1, rdata = 2223298057 
# UVM_INFO dma_sequence.sv(264) @ 485: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst Mirror verification passed (RO)
# UVM_INFO dma_sequence.sv(266) @ 485: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] -------transfer_count_inst RO Test Complete -------
# UVM_INFO dma_sequence.sv(210) @ 485: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] --------Testing RO Register: transfer_count_inst-------
# UVM_INFO dma_sequence.sv(214) @ 485: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Writing to transfer_count_inst via FRONTDOOR: 0xb1f05663 (simulating HW update)
# UVM_INFO dma_driver.sv(35) @ 495: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = 2985317987,wr_en = 1, rd_en = 0 
# UVM_INFO dma_monitor.sv(29) @ 505: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 2985317987,wr_en = 1, rd_en = 0, rdata = 2223298057 
# UVM_INFO dma_sequence.sv(220) @ 525: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after FRONTDOOR WRITE - Desired: 0x8484d609, Mirrored: 0x8484d609
# UVM_INFO dma_sequence.sv(224) @ 525: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Reading to transfer_count_inst via FRONTDOOR using read method
# UVM_INFO dma_driver.sv(35) @ 535: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = x,wr_en = 0, rd_en = 1 
# UVM_INFO dma_monitor.sv(29) @ 545: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 2985317987,wr_en = 0, rd_en = 1, rdata = 2223298057 
# UVM_INFO dma_sequence.sv(230) @ 565: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after FRONTDOOR READ - Desired: 0x8484d609, Mirrored: 0x8484d609
# UVM_INFO dma_sequence.sv(232) @ 565: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Writing to transfer_count_inst via BACKDOOR (RO access)
# UVM_INFO dma_sequence.sv(238) @ 565: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after POKE (BD) - Desired: 0xb1f05663, Mirrored: 0xb1f05663, ReadData: 0x8484d609
# UVM_INFO dma_sequence.sv(247) @ 565: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Predicting the value of transfer_count_inst using predict method
# UVM_INFO dma_sequence.sv(253) @ 565: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after predicting - Desired: 0xb1f05663, Mirrored: 0xb1f05663
# UVM_INFO dma_driver.sv(35) @ 575: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = x,wr_en = 0, rd_en = 1 
# UVM_INFO dma_monitor.sv(29) @ 585: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 2985317987,wr_en = 0, rd_en = 1, rdata = 2985317987 
# UVM_INFO dma_sequence.sv(264) @ 605: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst Mirror verification passed (RO)
# UVM_INFO dma_sequence.sv(266) @ 605: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] -------transfer_count_inst RO Test Complete -------
# UVM_INFO dma_sequence.sv(210) @ 605: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] --------Testing RO Register: transfer_count_inst-------
# UVM_INFO dma_sequence.sv(214) @ 605: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Writing to transfer_count_inst via FRONTDOOR: 0x6b97b0d (simulating HW update)
# UVM_INFO dma_driver.sv(35) @ 615: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = 112818957,wr_en = 1, rd_en = 0 
# UVM_INFO dma_monitor.sv(29) @ 625: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 112818957,wr_en = 1, rd_en = 0, rdata = 2985317987 
# UVM_INFO dma_sequence.sv(220) @ 645: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after FRONTDOOR WRITE - Desired: 0xb1f05663, Mirrored: 0xb1f05663
# UVM_INFO dma_sequence.sv(224) @ 645: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Reading to transfer_count_inst via FRONTDOOR using read method
# UVM_INFO dma_driver.sv(35) @ 655: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = x,wr_en = 0, rd_en = 1 
# UVM_INFO dma_monitor.sv(29) @ 665: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 112818957,wr_en = 0, rd_en = 1, rdata = 2985317987 
# UVM_INFO dma_sequence.sv(230) @ 685: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after FRONTDOOR READ - Desired: 0xb1f05663, Mirrored: 0xb1f05663
# UVM_INFO dma_sequence.sv(232) @ 685: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Writing to transfer_count_inst via BACKDOOR (RO access)
# UVM_INFO dma_sequence.sv(238) @ 685: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after POKE (BD) - Desired: 0x6b97b0d, Mirrored: 0x6b97b0d, ReadData: 0xb1f05663
# UVM_INFO dma_sequence.sv(247) @ 685: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Predicting the value of transfer_count_inst using predict method
# UVM_INFO dma_sequence.sv(253) @ 685: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after predicting - Desired: 0x6b97b0d, Mirrored: 0x6b97b0d
# UVM_INFO dma_driver.sv(35) @ 695: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = x,wr_en = 0, rd_en = 1 
# UVM_INFO dma_monitor.sv(29) @ 705: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 112818957,wr_en = 0, rd_en = 1, rdata = 112818957 
# UVM_INFO dma_sequence.sv(264) @ 725: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst Mirror verification passed (RO)
# UVM_INFO dma_sequence.sv(266) @ 725: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] -------transfer_count_inst RO Test Complete -------
# UVM_INFO dma_sequence.sv(210) @ 725: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] --------Testing RO Register: transfer_count_inst-------
# UVM_INFO dma_sequence.sv(214) @ 725: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Writing to transfer_count_inst via FRONTDOOR: 0x46df998d (simulating HW update)
# UVM_INFO dma_driver.sv(35) @ 735: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = 1189058957,wr_en = 1, rd_en = 0 
# UVM_INFO dma_monitor.sv(29) @ 745: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 1189058957,wr_en = 1, rd_en = 0, rdata = 112818957 
# UVM_INFO dma_sequence.sv(220) @ 765: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after FRONTDOOR WRITE - Desired: 0x6b97b0d, Mirrored: 0x6b97b0d
# UVM_INFO dma_sequence.sv(224) @ 765: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Reading to transfer_count_inst via FRONTDOOR using read method
# UVM_INFO dma_driver.sv(35) @ 775: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = x,wr_en = 0, rd_en = 1 
# UVM_INFO dma_monitor.sv(29) @ 785: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 1189058957,wr_en = 0, rd_en = 1, rdata = 112818957 
# UVM_INFO dma_sequence.sv(230) @ 805: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after FRONTDOOR READ - Desired: 0x6b97b0d, Mirrored: 0x6b97b0d
# UVM_INFO dma_sequence.sv(232) @ 805: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Writing to transfer_count_inst via BACKDOOR (RO access)
# UVM_INFO dma_sequence.sv(238) @ 805: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after POKE (BD) - Desired: 0x46df998d, Mirrored: 0x46df998d, ReadData: 0x6b97b0d
# UVM_INFO dma_sequence.sv(247) @ 805: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Predicting the value of transfer_count_inst using predict method
# UVM_INFO dma_sequence.sv(253) @ 805: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after predicting - Desired: 0x46df998d, Mirrored: 0x46df998d
# UVM_INFO dma_driver.sv(35) @ 815: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = x,wr_en = 0, rd_en = 1 
# UVM_INFO dma_monitor.sv(29) @ 825: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 1189058957,wr_en = 0, rd_en = 1, rdata = 1189058957 
# UVM_INFO dma_sequence.sv(264) @ 845: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst Mirror verification passed (RO)
# UVM_INFO dma_sequence.sv(266) @ 845: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] -------transfer_count_inst RO Test Complete -------
# UVM_INFO dma_sequence.sv(210) @ 845: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] --------Testing RO Register: transfer_count_inst-------
# UVM_INFO dma_sequence.sv(214) @ 845: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Writing to transfer_count_inst via FRONTDOOR: 0xb2c28465 (simulating HW update)
# UVM_INFO dma_driver.sv(35) @ 855: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = 2999092325,wr_en = 1, rd_en = 0 
# UVM_INFO dma_monitor.sv(29) @ 865: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 2999092325,wr_en = 1, rd_en = 0, rdata = 1189058957 
# UVM_INFO dma_sequence.sv(220) @ 885: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after FRONTDOOR WRITE - Desired: 0x46df998d, Mirrored: 0x46df998d
# UVM_INFO dma_sequence.sv(224) @ 885: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Reading to transfer_count_inst via FRONTDOOR using read method
# UVM_INFO dma_driver.sv(35) @ 895: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = x,wr_en = 0, rd_en = 1 
# UVM_INFO dma_monitor.sv(29) @ 905: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 2999092325,wr_en = 0, rd_en = 1, rdata = 1189058957 
# UVM_INFO dma_sequence.sv(230) @ 925: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after FRONTDOOR READ - Desired: 0x46df998d, Mirrored: 0x46df998d
# UVM_INFO dma_sequence.sv(232) @ 925: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Writing to transfer_count_inst via BACKDOOR (RO access)
# UVM_INFO dma_sequence.sv(238) @ 925: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after POKE (BD) - Desired: 0xb2c28465, Mirrored: 0xb2c28465, ReadData: 0x46df998d
# UVM_INFO dma_sequence.sv(247) @ 925: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Predicting the value of transfer_count_inst using predict method
# UVM_INFO dma_sequence.sv(253) @ 925: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after predicting - Desired: 0xb2c28465, Mirrored: 0xb2c28465
# UVM_INFO dma_driver.sv(35) @ 935: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = x,wr_en = 0, rd_en = 1 
# UVM_INFO dma_monitor.sv(29) @ 945: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 2999092325,wr_en = 0, rd_en = 1, rdata = 2999092325 
# UVM_INFO dma_sequence.sv(264) @ 965: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst Mirror verification passed (RO)
# UVM_INFO dma_sequence.sv(266) @ 965: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] -------transfer_count_inst RO Test Complete -------
# UVM_INFO dma_sequence.sv(210) @ 965: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] --------Testing RO Register: transfer_count_inst-------
# UVM_INFO dma_sequence.sv(214) @ 965: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Writing to transfer_count_inst via FRONTDOOR: 0x89375212 (simulating HW update)
# UVM_INFO dma_driver.sv(35) @ 975: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = 2302104082,wr_en = 1, rd_en = 0 
# UVM_INFO dma_monitor.sv(29) @ 985: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 2302104082,wr_en = 1, rd_en = 0, rdata = 2999092325 
# UVM_INFO dma_sequence.sv(220) @ 1005: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after FRONTDOOR WRITE - Desired: 0xb2c28465, Mirrored: 0xb2c28465
# UVM_INFO dma_sequence.sv(224) @ 1005: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Reading to transfer_count_inst via FRONTDOOR using read method
# UVM_INFO dma_driver.sv(35) @ 1015: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = x,wr_en = 0, rd_en = 1 
# UVM_INFO dma_monitor.sv(29) @ 1025: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 2302104082,wr_en = 0, rd_en = 1, rdata = 2999092325 
# UVM_INFO dma_sequence.sv(230) @ 1045: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after FRONTDOOR READ - Desired: 0xb2c28465, Mirrored: 0xb2c28465
# UVM_INFO dma_sequence.sv(232) @ 1045: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Writing to transfer_count_inst via BACKDOOR (RO access)
# UVM_INFO dma_sequence.sv(238) @ 1045: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after POKE (BD) - Desired: 0x89375212, Mirrored: 0x89375212, ReadData: 0xb2c28465
# UVM_INFO dma_sequence.sv(247) @ 1045: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Predicting the value of transfer_count_inst using predict method
# UVM_INFO dma_sequence.sv(253) @ 1045: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after predicting - Desired: 0x89375212, Mirrored: 0x89375212
# UVM_INFO dma_driver.sv(35) @ 1055: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = x,wr_en = 0, rd_en = 1 
# UVM_INFO dma_monitor.sv(29) @ 1065: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 2302104082,wr_en = 0, rd_en = 1, rdata = 2302104082 
# UVM_INFO dma_sequence.sv(264) @ 1085: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst Mirror verification passed (RO)
# UVM_INFO dma_sequence.sv(266) @ 1085: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] -------transfer_count_inst RO Test Complete -------
# UVM_INFO dma_sequence.sv(210) @ 1085: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] --------Testing RO Register: transfer_count_inst-------
# UVM_INFO dma_sequence.sv(214) @ 1085: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Writing to transfer_count_inst via FRONTDOOR: 0xf3e301 (simulating HW update)
# UVM_INFO dma_driver.sv(35) @ 1095: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = 15983361,wr_en = 1, rd_en = 0 
# UVM_INFO dma_monitor.sv(29) @ 1105: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 15983361,wr_en = 1, rd_en = 0, rdata = 2302104082 
# UVM_INFO dma_sequence.sv(220) @ 1125: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after FRONTDOOR WRITE - Desired: 0x89375212, Mirrored: 0x89375212
# UVM_INFO dma_sequence.sv(224) @ 1125: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Reading to transfer_count_inst via FRONTDOOR using read method
# UVM_INFO dma_driver.sv(35) @ 1135: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = x,wr_en = 0, rd_en = 1 
# UVM_INFO dma_monitor.sv(29) @ 1145: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 15983361,wr_en = 0, rd_en = 1, rdata = 2302104082 
# UVM_INFO dma_sequence.sv(230) @ 1165: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after FRONTDOOR READ - Desired: 0x89375212, Mirrored: 0x89375212
# UVM_INFO dma_sequence.sv(232) @ 1165: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Writing to transfer_count_inst via BACKDOOR (RO access)
# UVM_INFO dma_sequence.sv(238) @ 1165: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after POKE (BD) - Desired: 0xf3e301, Mirrored: 0xf3e301, ReadData: 0x89375212
# UVM_INFO dma_sequence.sv(247) @ 1165: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Predicting the value of transfer_count_inst using predict method
# UVM_INFO dma_sequence.sv(253) @ 1165: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after predicting - Desired: 0xf3e301, Mirrored: 0xf3e301
# UVM_INFO dma_driver.sv(35) @ 1175: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = x,wr_en = 0, rd_en = 1 
# UVM_INFO dma_monitor.sv(29) @ 1185: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 15983361,wr_en = 0, rd_en = 1, rdata = 15983361 
# UVM_INFO dma_sequence.sv(264) @ 1205: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst Mirror verification passed (RO)
# UVM_INFO dma_sequence.sv(266) @ 1205: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] -------transfer_count_inst RO Test Complete -------
# UVM_INFO dma_sequence.sv(210) @ 1205: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] --------Testing RO Register: transfer_count_inst-------
# UVM_INFO dma_sequence.sv(214) @ 1205: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Writing to transfer_count_inst via FRONTDOOR: 0x6d7cd0d (simulating HW update)
# UVM_INFO dma_driver.sv(35) @ 1215: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = 114806029,wr_en = 1, rd_en = 0 
# UVM_INFO dma_monitor.sv(29) @ 1225: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 114806029,wr_en = 1, rd_en = 0, rdata = 15983361 
# UVM_INFO dma_sequence.sv(220) @ 1245: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after FRONTDOOR WRITE - Desired: 0xf3e301, Mirrored: 0xf3e301
# UVM_INFO dma_sequence.sv(224) @ 1245: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Reading to transfer_count_inst via FRONTDOOR using read method
# UVM_INFO dma_driver.sv(35) @ 1255: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = x,wr_en = 0, rd_en = 1 
# UVM_INFO dma_monitor.sv(29) @ 1265: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 114806029,wr_en = 0, rd_en = 1, rdata = 15983361 
# UVM_INFO dma_sequence.sv(230) @ 1285: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after FRONTDOOR READ - Desired: 0xf3e301, Mirrored: 0xf3e301
# UVM_INFO dma_sequence.sv(232) @ 1285: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Writing to transfer_count_inst via BACKDOOR (RO access)
# UVM_INFO dma_sequence.sv(238) @ 1285: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after POKE (BD) - Desired: 0x6d7cd0d, Mirrored: 0x6d7cd0d, ReadData: 0xf3e301
# UVM_INFO dma_sequence.sv(247) @ 1285: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Predicting the value of transfer_count_inst using predict method
# UVM_INFO dma_sequence.sv(253) @ 1285: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after predicting - Desired: 0x6d7cd0d, Mirrored: 0x6d7cd0d
# UVM_INFO dma_driver.sv(35) @ 1295: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = x,wr_en = 0, rd_en = 1 
# UVM_INFO dma_monitor.sv(29) @ 1305: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 114806029,wr_en = 0, rd_en = 1, rdata = 114806029 
# UVM_INFO dma_sequence.sv(264) @ 1325: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst Mirror verification passed (RO)
# UVM_INFO dma_sequence.sv(266) @ 1325: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] -------transfer_count_inst RO Test Complete -------
# UVM_INFO dma_sequence.sv(210) @ 1325: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] --------Testing RO Register: transfer_count_inst-------
# UVM_INFO dma_sequence.sv(214) @ 1325: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Writing to transfer_count_inst via FRONTDOOR: 0x3b23f176 (simulating HW update)
# UVM_INFO dma_driver.sv(35) @ 1335: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = 992211318,wr_en = 1, rd_en = 0 
# UVM_INFO dma_monitor.sv(29) @ 1345: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 992211318,wr_en = 1, rd_en = 0, rdata = 114806029 
# UVM_INFO dma_sequence.sv(220) @ 1365: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after FRONTDOOR WRITE - Desired: 0x6d7cd0d, Mirrored: 0x6d7cd0d
# UVM_INFO dma_sequence.sv(224) @ 1365: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Reading to transfer_count_inst via FRONTDOOR using read method
# UVM_INFO dma_driver.sv(35) @ 1375: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = x,wr_en = 0, rd_en = 1 
# UVM_INFO dma_monitor.sv(29) @ 1385: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 992211318,wr_en = 0, rd_en = 1, rdata = 114806029 
# UVM_INFO dma_sequence.sv(230) @ 1405: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after FRONTDOOR READ - Desired: 0x6d7cd0d, Mirrored: 0x6d7cd0d
# UVM_INFO dma_sequence.sv(232) @ 1405: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Writing to transfer_count_inst via BACKDOOR (RO access)
# UVM_INFO dma_sequence.sv(238) @ 1405: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after POKE (BD) - Desired: 0x3b23f176, Mirrored: 0x3b23f176, ReadData: 0x6d7cd0d
# UVM_INFO dma_sequence.sv(247) @ 1405: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Predicting the value of transfer_count_inst using predict method
# UVM_INFO dma_sequence.sv(253) @ 1405: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after predicting - Desired: 0x3b23f176, Mirrored: 0x3b23f176
# UVM_INFO dma_driver.sv(35) @ 1415: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = x,wr_en = 0, rd_en = 1 
# UVM_INFO dma_monitor.sv(29) @ 1425: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 992211318,wr_en = 0, rd_en = 1, rdata = 992211318 
# UVM_INFO dma_sequence.sv(264) @ 1445: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst Mirror verification passed (RO)
# UVM_INFO dma_sequence.sv(266) @ 1445: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] -------transfer_count_inst RO Test Complete -------
# UVM_INFO dma_sequence.sv(210) @ 1445: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] --------Testing RO Register: transfer_count_inst-------
# UVM_INFO dma_sequence.sv(214) @ 1445: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Writing to transfer_count_inst via FRONTDOOR: 0x1e8dcd3d (simulating HW update)
# UVM_INFO dma_driver.sv(35) @ 1455: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = 512609597,wr_en = 1, rd_en = 0 
# UVM_INFO dma_monitor.sv(29) @ 1465: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 512609597,wr_en = 1, rd_en = 0, rdata = 992211318 
# UVM_INFO dma_sequence.sv(220) @ 1485: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after FRONTDOOR WRITE - Desired: 0x3b23f176, Mirrored: 0x3b23f176
# UVM_INFO dma_sequence.sv(224) @ 1485: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Reading to transfer_count_inst via FRONTDOOR using read method
# UVM_INFO dma_driver.sv(35) @ 1495: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = x,wr_en = 0, rd_en = 1 
# UVM_INFO dma_monitor.sv(29) @ 1505: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 512609597,wr_en = 0, rd_en = 1, rdata = 992211318 
# UVM_INFO dma_sequence.sv(230) @ 1525: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after FRONTDOOR READ - Desired: 0x3b23f176, Mirrored: 0x3b23f176
# UVM_INFO dma_sequence.sv(232) @ 1525: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Writing to transfer_count_inst via BACKDOOR (RO access)
# UVM_INFO dma_sequence.sv(238) @ 1525: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after POKE (BD) - Desired: 0x1e8dcd3d, Mirrored: 0x1e8dcd3d, ReadData: 0x3b23f176
# UVM_INFO dma_sequence.sv(247) @ 1525: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Predicting the value of transfer_count_inst using predict method
# UVM_INFO dma_sequence.sv(253) @ 1525: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after predicting - Desired: 0x1e8dcd3d, Mirrored: 0x1e8dcd3d
# UVM_INFO dma_driver.sv(35) @ 1535: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = x,wr_en = 0, rd_en = 1 
# UVM_INFO dma_monitor.sv(29) @ 1545: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 512609597,wr_en = 0, rd_en = 1, rdata = 512609597 
# UVM_INFO dma_sequence.sv(264) @ 1565: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst Mirror verification passed (RO)
# UVM_INFO dma_sequence.sv(266) @ 1565: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] -------transfer_count_inst RO Test Complete -------
# UVM_INFO dma_sequence.sv(210) @ 1565: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] --------Testing RO Register: transfer_count_inst-------
# UVM_INFO dma_sequence.sv(214) @ 1565: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Writing to transfer_count_inst via FRONTDOOR: 0x76d457ed (simulating HW update)
# UVM_INFO dma_driver.sv(35) @ 1575: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = 1993627629,wr_en = 1, rd_en = 0 
# UVM_INFO dma_monitor.sv(29) @ 1585: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 1993627629,wr_en = 1, rd_en = 0, rdata = 512609597 
# UVM_INFO dma_sequence.sv(220) @ 1605: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after FRONTDOOR WRITE - Desired: 0x1e8dcd3d, Mirrored: 0x1e8dcd3d
# UVM_INFO dma_sequence.sv(224) @ 1605: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Reading to transfer_count_inst via FRONTDOOR using read method
# UVM_INFO dma_driver.sv(35) @ 1615: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = x,wr_en = 0, rd_en = 1 
# UVM_INFO dma_monitor.sv(29) @ 1625: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 1993627629,wr_en = 0, rd_en = 1, rdata = 512609597 
# UVM_INFO dma_sequence.sv(230) @ 1645: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after FRONTDOOR READ - Desired: 0x1e8dcd3d, Mirrored: 0x1e8dcd3d
# UVM_INFO dma_sequence.sv(232) @ 1645: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Writing to transfer_count_inst via BACKDOOR (RO access)
# UVM_INFO dma_sequence.sv(238) @ 1645: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after POKE (BD) - Desired: 0x76d457ed, Mirrored: 0x76d457ed, ReadData: 0x1e8dcd3d
# UVM_INFO dma_sequence.sv(247) @ 1645: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Predicting the value of transfer_count_inst using predict method
# UVM_INFO dma_sequence.sv(253) @ 1645: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after predicting - Desired: 0x76d457ed, Mirrored: 0x76d457ed
# UVM_INFO dma_driver.sv(35) @ 1655: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = x,wr_en = 0, rd_en = 1 
# UVM_INFO dma_monitor.sv(29) @ 1665: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 1993627629,wr_en = 0, rd_en = 1, rdata = 1993627629 
# UVM_INFO dma_sequence.sv(264) @ 1685: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst Mirror verification passed (RO)
# UVM_INFO dma_sequence.sv(266) @ 1685: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] -------transfer_count_inst RO Test Complete -------
# UVM_INFO dma_sequence.sv(210) @ 1685: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] --------Testing RO Register: transfer_count_inst-------
# UVM_INFO dma_sequence.sv(214) @ 1685: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Writing to transfer_count_inst via FRONTDOOR: 0x462df78c (simulating HW update)
# UVM_INFO dma_driver.sv(35) @ 1695: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = 1177417612,wr_en = 1, rd_en = 0 
# UVM_INFO dma_monitor.sv(29) @ 1705: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 1177417612,wr_en = 1, rd_en = 0, rdata = 1993627629 
# UVM_INFO dma_sequence.sv(220) @ 1725: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after FRONTDOOR WRITE - Desired: 0x76d457ed, Mirrored: 0x76d457ed
# UVM_INFO dma_sequence.sv(224) @ 1725: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Reading to transfer_count_inst via FRONTDOOR using read method
# UVM_INFO dma_driver.sv(35) @ 1735: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = x,wr_en = 0, rd_en = 1 
# UVM_INFO dma_monitor.sv(29) @ 1745: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 1177417612,wr_en = 0, rd_en = 1, rdata = 1993627629 
# UVM_INFO dma_sequence.sv(230) @ 1765: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after FRONTDOOR READ - Desired: 0x76d457ed, Mirrored: 0x76d457ed
# UVM_INFO dma_sequence.sv(232) @ 1765: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Writing to transfer_count_inst via BACKDOOR (RO access)
# UVM_INFO dma_sequence.sv(238) @ 1765: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after POKE (BD) - Desired: 0x462df78c, Mirrored: 0x462df78c, ReadData: 0x76d457ed
# UVM_INFO dma_sequence.sv(247) @ 1765: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Predicting the value of transfer_count_inst using predict method
# UVM_INFO dma_sequence.sv(253) @ 1765: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after predicting - Desired: 0x462df78c, Mirrored: 0x462df78c
# UVM_INFO dma_driver.sv(35) @ 1775: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = x,wr_en = 0, rd_en = 1 
# UVM_INFO dma_monitor.sv(29) @ 1785: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 1177417612,wr_en = 0, rd_en = 1, rdata = 1177417612 
# UVM_INFO dma_sequence.sv(264) @ 1805: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst Mirror verification passed (RO)
# UVM_INFO dma_sequence.sv(266) @ 1805: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] -------transfer_count_inst RO Test Complete -------
# UVM_INFO dma_sequence.sv(210) @ 1805: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] --------Testing RO Register: transfer_count_inst-------
# UVM_INFO dma_sequence.sv(214) @ 1805: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Writing to transfer_count_inst via FRONTDOOR: 0x7cfde9f9 (simulating HW update)
# UVM_INFO dma_driver.sv(35) @ 1815: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = 2097015289,wr_en = 1, rd_en = 0 
# UVM_INFO dma_monitor.sv(29) @ 1825: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 2097015289,wr_en = 1, rd_en = 0, rdata = 1177417612 
# UVM_INFO dma_sequence.sv(220) @ 1845: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after FRONTDOOR WRITE - Desired: 0x462df78c, Mirrored: 0x462df78c
# UVM_INFO dma_sequence.sv(224) @ 1845: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Reading to transfer_count_inst via FRONTDOOR using read method
# UVM_INFO dma_driver.sv(35) @ 1855: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = x,wr_en = 0, rd_en = 1 
# UVM_INFO dma_monitor.sv(29) @ 1865: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 2097015289,wr_en = 0, rd_en = 1, rdata = 1177417612 
# UVM_INFO dma_sequence.sv(230) @ 1885: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after FRONTDOOR READ - Desired: 0x462df78c, Mirrored: 0x462df78c
# UVM_INFO dma_sequence.sv(232) @ 1885: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Writing to transfer_count_inst via BACKDOOR (RO access)
# UVM_INFO dma_sequence.sv(238) @ 1885: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after POKE (BD) - Desired: 0x7cfde9f9, Mirrored: 0x7cfde9f9, ReadData: 0x462df78c
# UVM_INFO dma_sequence.sv(247) @ 1885: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Predicting the value of transfer_count_inst using predict method
# UVM_INFO dma_sequence.sv(253) @ 1885: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after predicting - Desired: 0x7cfde9f9, Mirrored: 0x7cfde9f9
# UVM_INFO dma_driver.sv(35) @ 1895: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = x,wr_en = 0, rd_en = 1 
# UVM_INFO dma_monitor.sv(29) @ 1905: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 2097015289,wr_en = 0, rd_en = 1, rdata = 2097015289 
# UVM_INFO dma_sequence.sv(264) @ 1925: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst Mirror verification passed (RO)
# UVM_INFO dma_sequence.sv(266) @ 1925: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] -------transfer_count_inst RO Test Complete -------
# UVM_INFO dma_sequence.sv(210) @ 1925: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] --------Testing RO Register: transfer_count_inst-------
# UVM_INFO dma_sequence.sv(214) @ 1925: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Writing to transfer_count_inst via FRONTDOOR: 0xe33724c6 (simulating HW update)
# UVM_INFO dma_driver.sv(35) @ 1935: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = 3812041926,wr_en = 1, rd_en = 0 
# UVM_INFO dma_monitor.sv(29) @ 1945: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 3812041926,wr_en = 1, rd_en = 0, rdata = 2097015289 
# UVM_INFO dma_sequence.sv(220) @ 1965: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after FRONTDOOR WRITE - Desired: 0x7cfde9f9, Mirrored: 0x7cfde9f9
# UVM_INFO dma_sequence.sv(224) @ 1965: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Reading to transfer_count_inst via FRONTDOOR using read method
# UVM_INFO dma_driver.sv(35) @ 1975: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = x,wr_en = 0, rd_en = 1 
# UVM_INFO dma_monitor.sv(29) @ 1985: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 3812041926,wr_en = 0, rd_en = 1, rdata = 2097015289 
# UVM_INFO dma_sequence.sv(230) @ 2005: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after FRONTDOOR READ - Desired: 0x7cfde9f9, Mirrored: 0x7cfde9f9
# UVM_INFO dma_sequence.sv(232) @ 2005: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Writing to transfer_count_inst via BACKDOOR (RO access)
# UVM_INFO dma_sequence.sv(238) @ 2005: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after POKE (BD) - Desired: 0xe33724c6, Mirrored: 0xe33724c6, ReadData: 0x7cfde9f9
# UVM_INFO dma_sequence.sv(247) @ 2005: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Predicting the value of transfer_count_inst using predict method
# UVM_INFO dma_sequence.sv(253) @ 2005: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after predicting - Desired: 0xe33724c6, Mirrored: 0xe33724c6
# UVM_INFO dma_driver.sv(35) @ 2015: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = x,wr_en = 0, rd_en = 1 
# UVM_INFO dma_monitor.sv(29) @ 2025: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 3812041926,wr_en = 0, rd_en = 1, rdata = 3812041926 
# UVM_INFO dma_sequence.sv(264) @ 2045: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst Mirror verification passed (RO)
# UVM_INFO dma_sequence.sv(266) @ 2045: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] -------transfer_count_inst RO Test Complete -------
# UVM_INFO dma_sequence.sv(210) @ 2045: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] --------Testing RO Register: transfer_count_inst-------
# UVM_INFO dma_sequence.sv(214) @ 2045: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Writing to transfer_count_inst via FRONTDOOR: 0xe2f784c5 (simulating HW update)
# UVM_INFO dma_driver.sv(35) @ 2055: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = 3807872197,wr_en = 1, rd_en = 0 
# UVM_INFO dma_monitor.sv(29) @ 2065: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 3807872197,wr_en = 1, rd_en = 0, rdata = 3812041926 
# UVM_INFO dma_sequence.sv(220) @ 2085: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after FRONTDOOR WRITE - Desired: 0xe33724c6, Mirrored: 0xe33724c6
# UVM_INFO dma_sequence.sv(224) @ 2085: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Reading to transfer_count_inst via FRONTDOOR using read method
# UVM_INFO dma_driver.sv(35) @ 2095: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = x,wr_en = 0, rd_en = 1 
# UVM_INFO dma_monitor.sv(29) @ 2105: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 3807872197,wr_en = 0, rd_en = 1, rdata = 3812041926 
# UVM_INFO dma_sequence.sv(230) @ 2125: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after FRONTDOOR READ - Desired: 0xe33724c6, Mirrored: 0xe33724c6
# UVM_INFO dma_sequence.sv(232) @ 2125: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Writing to transfer_count_inst via BACKDOOR (RO access)
# UVM_INFO dma_sequence.sv(238) @ 2125: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after POKE (BD) - Desired: 0xe2f784c5, Mirrored: 0xe2f784c5, ReadData: 0xe33724c6
# UVM_INFO dma_sequence.sv(247) @ 2125: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Predicting the value of transfer_count_inst using predict method
# UVM_INFO dma_sequence.sv(253) @ 2125: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after predicting - Desired: 0xe2f784c5, Mirrored: 0xe2f784c5
# UVM_INFO dma_driver.sv(35) @ 2135: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = x,wr_en = 0, rd_en = 1 
# UVM_INFO dma_monitor.sv(29) @ 2145: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 3807872197,wr_en = 0, rd_en = 1, rdata = 3807872197 
# UVM_INFO dma_sequence.sv(264) @ 2165: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst Mirror verification passed (RO)
# UVM_INFO dma_sequence.sv(266) @ 2165: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] -------transfer_count_inst RO Test Complete -------
# UVM_INFO dma_sequence.sv(210) @ 2165: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] --------Testing RO Register: transfer_count_inst-------
# UVM_INFO dma_sequence.sv(214) @ 2165: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Writing to transfer_count_inst via FRONTDOOR: 0xd513d2aa (simulating HW update)
# UVM_INFO dma_driver.sv(35) @ 2175: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = 3574846122,wr_en = 1, rd_en = 0 
# UVM_INFO dma_monitor.sv(29) @ 2185: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 3574846122,wr_en = 1, rd_en = 0, rdata = 3807872197 
# UVM_INFO dma_sequence.sv(220) @ 2205: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after FRONTDOOR WRITE - Desired: 0xe2f784c5, Mirrored: 0xe2f784c5
# UVM_INFO dma_sequence.sv(224) @ 2205: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Reading to transfer_count_inst via FRONTDOOR using read method
# UVM_INFO dma_driver.sv(35) @ 2215: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = x,wr_en = 0, rd_en = 1 
# UVM_INFO dma_monitor.sv(29) @ 2225: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 3574846122,wr_en = 0, rd_en = 1, rdata = 3807872197 
# UVM_INFO dma_sequence.sv(230) @ 2245: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after FRONTDOOR READ - Desired: 0xe2f784c5, Mirrored: 0xe2f784c5
# UVM_INFO dma_sequence.sv(232) @ 2245: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Writing to transfer_count_inst via BACKDOOR (RO access)
# UVM_INFO dma_sequence.sv(238) @ 2245: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after POKE (BD) - Desired: 0xd513d2aa, Mirrored: 0xd513d2aa, ReadData: 0xe2f784c5
# UVM_INFO dma_sequence.sv(247) @ 2245: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Predicting the value of transfer_count_inst using predict method
# UVM_INFO dma_sequence.sv(253) @ 2245: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after predicting - Desired: 0xd513d2aa, Mirrored: 0xd513d2aa
# UVM_INFO dma_driver.sv(35) @ 2255: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = x,wr_en = 0, rd_en = 1 
# UVM_INFO dma_monitor.sv(29) @ 2265: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 3574846122,wr_en = 0, rd_en = 1, rdata = 3574846122 
# UVM_INFO dma_sequence.sv(264) @ 2285: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst Mirror verification passed (RO)
# UVM_INFO dma_sequence.sv(266) @ 2285: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] -------transfer_count_inst RO Test Complete -------
# UVM_INFO dma_sequence.sv(210) @ 2285: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] --------Testing RO Register: transfer_count_inst-------
# UVM_INFO dma_sequence.sv(214) @ 2285: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Writing to transfer_count_inst via FRONTDOOR: 0x72aff7e5 (simulating HW update)
# UVM_INFO dma_driver.sv(35) @ 2295: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = 1924134885,wr_en = 1, rd_en = 0 
# UVM_INFO dma_monitor.sv(29) @ 2305: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 1924134885,wr_en = 1, rd_en = 0, rdata = 3574846122 
# UVM_INFO dma_sequence.sv(220) @ 2325: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after FRONTDOOR WRITE - Desired: 0xd513d2aa, Mirrored: 0xd513d2aa
# UVM_INFO dma_sequence.sv(224) @ 2325: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Reading to transfer_count_inst via FRONTDOOR using read method
# UVM_INFO dma_driver.sv(35) @ 2335: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = x,wr_en = 0, rd_en = 1 
# UVM_INFO dma_monitor.sv(29) @ 2345: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 1924134885,wr_en = 0, rd_en = 1, rdata = 3574846122 
# UVM_INFO dma_sequence.sv(230) @ 2365: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after FRONTDOOR READ - Desired: 0xd513d2aa, Mirrored: 0xd513d2aa
# UVM_INFO dma_sequence.sv(232) @ 2365: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Writing to transfer_count_inst via BACKDOOR (RO access)
# UVM_INFO dma_sequence.sv(238) @ 2365: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after POKE (BD) - Desired: 0x72aff7e5, Mirrored: 0x72aff7e5, ReadData: 0xd513d2aa
# UVM_INFO dma_sequence.sv(247) @ 2365: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Predicting the value of transfer_count_inst using predict method
# UVM_INFO dma_sequence.sv(253) @ 2365: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after predicting - Desired: 0x72aff7e5, Mirrored: 0x72aff7e5
# UVM_INFO dma_driver.sv(35) @ 2375: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = x,wr_en = 0, rd_en = 1 
# UVM_INFO dma_monitor.sv(29) @ 2385: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 1924134885,wr_en = 0, rd_en = 1, rdata = 1924134885 
# UVM_INFO dma_sequence.sv(264) @ 2405: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst Mirror verification passed (RO)
# UVM_INFO dma_sequence.sv(266) @ 2405: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] -------transfer_count_inst RO Test Complete -------
# UVM_INFO dma_sequence.sv(210) @ 2405: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] --------Testing RO Register: transfer_count_inst-------
# UVM_INFO dma_sequence.sv(214) @ 2405: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Writing to transfer_count_inst via FRONTDOOR: 0xbbd27277 (simulating HW update)
# UVM_INFO dma_driver.sv(35) @ 2415: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = 3151131255,wr_en = 1, rd_en = 0 
# UVM_INFO dma_monitor.sv(29) @ 2425: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 3151131255,wr_en = 1, rd_en = 0, rdata = 1924134885 
# UVM_INFO dma_sequence.sv(220) @ 2445: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after FRONTDOOR WRITE - Desired: 0x72aff7e5, Mirrored: 0x72aff7e5
# UVM_INFO dma_sequence.sv(224) @ 2445: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Reading to transfer_count_inst via FRONTDOOR using read method
# UVM_INFO dma_driver.sv(35) @ 2455: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = x,wr_en = 0, rd_en = 1 
# UVM_INFO dma_monitor.sv(29) @ 2465: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 3151131255,wr_en = 0, rd_en = 1, rdata = 1924134885 
# UVM_INFO dma_sequence.sv(230) @ 2485: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after FRONTDOOR READ - Desired: 0x72aff7e5, Mirrored: 0x72aff7e5
# UVM_INFO dma_sequence.sv(232) @ 2485: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Writing to transfer_count_inst via BACKDOOR (RO access)
# UVM_INFO dma_sequence.sv(238) @ 2485: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after POKE (BD) - Desired: 0xbbd27277, Mirrored: 0xbbd27277, ReadData: 0x72aff7e5
# UVM_INFO dma_sequence.sv(247) @ 2485: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] Predicting the value of transfer_count_inst using predict method
# UVM_INFO dma_sequence.sv(253) @ 2485: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst after predicting - Desired: 0xbbd27277, Mirrored: 0xbbd27277
# UVM_INFO dma_driver.sv(35) @ 2495: uvm_test_top.env.agent_inst.drv [dma_driver] addr = 1048, wdata = x,wr_en = 0, rd_en = 1 
# UVM_INFO dma_monitor.sv(29) @ 2505: uvm_test_top.env.agent_inst.mon [dma_monitor] addr = 1048, wdata = 3151131255,wr_en = 0, rd_en = 1, rdata = 3151131255 
# UVM_INFO dma_sequence.sv(264) @ 2525: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] transfer_count_inst Mirror verification passed (RO)
# UVM_INFO dma_sequence.sv(266) @ 2525: uvm_test_top.env.agent_inst.seqr@@seq [transfer_count_reg_sequence] -------transfer_count_inst RO Test Complete -------
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 2525: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO dma_subscriber.sv(47) @ 2525: uvm_test_top.env.sub [dma_subscriber] Coverage --> 46.00
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  362
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [dma_driver]    63
# [dma_monitor]    63
# [dma_subscriber]     1
# [transfer_count_reg_sequence]   231
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 2525 ns  Iteration: 62  Instance: /tb
# Saving coverage database on exit...
# End time: 15:32:37 on Feb 02,2026, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2
