Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Jul 16 21:19:36 2023
| Host         : CAK-M3NSK32-556 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hello_world_timing_summary_routed.rpt -pb hello_world_timing_summary_routed.pb -rpx hello_world_timing_summary_routed.rpx -warn_on_violation
| Design       : hello_world
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.607        0.000                      0                 2091        0.133        0.000                      0                 2091        4.500        0.000                       0                   801  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clock      {0.000 5.000}      10.000          100.000         
  clkdiv2  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                           4.500        0.000                       0                     2  
  clkdiv2           1.607        0.000                      0                 2090        0.133        0.000                      0                 2090        8.750        0.000                       0                   799  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkdiv2       clock               8.029        0.000                      0                    1        0.285        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkdiv2                     
(none)                      clkdiv2       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46    internal_clock_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clkdiv2

Setup :            0  Failing Endpoints,  Worst Slack        1.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.607ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dual_port_ram_instance/ram_reg_3/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.843ns  (logic 4.986ns (27.944%)  route 12.857ns (72.056%))
  Logic Levels:           18  (CARRY4=3 LUT4=2 LUT5=6 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.581ns = ( 27.581 - 20.000 ) 
    Source Clock Delay      (SCD):    8.126ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.720     8.126    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X26Y126        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y126        FDRE (Prop_fdre_C_Q)         0.419     8.545 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/Q
                         net (fo=31, routed)          1.427     9.971    riscv_steel_core_instance/instruction_csr_address_stage3[0]
    SLICE_X33Y123        LUT5 (Prop_lut5_I3_O)        0.327    10.298 r  riscv_steel_core_instance/mscratch[31]_i_28/O
                         net (fo=1, routed)           0.693    10.991    riscv_steel_core_instance/mscratch[31]_i_28_n_0
    SLICE_X33Y123        LUT6 (Prop_lut6_I2_O)        0.326    11.317 f  riscv_steel_core_instance/mscratch[31]_i_14/O
                         net (fo=71, routed)          1.300    12.617    riscv_steel_core_instance/mscratch[31]_i_14_n_0
    SLICE_X23Y127        LUT4 (Prop_lut4_I0_O)        0.152    12.769 f  riscv_steel_core_instance/mscratch[8]_i_7/O
                         net (fo=1, routed)           0.948    13.717    riscv_steel_core_instance/mscratch[8]_i_7_n_0
    SLICE_X25Y127        LUT5 (Prop_lut5_I2_O)        0.354    14.071 f  riscv_steel_core_instance/mscratch[8]_i_5/O
                         net (fo=1, routed)           0.599    14.670    riscv_steel_core_instance/mscratch[8]_i_5_n_0
    SLICE_X25Y129        LUT6 (Prop_lut6_I1_O)        0.332    15.002 r  riscv_steel_core_instance/mscratch[8]_i_3/O
                         net (fo=1, routed)           0.585    15.587    riscv_steel_core_instance/mscratch[8]_i_3_n_0
    SLICE_X28Y131        LUT6 (Prop_lut6_I2_O)        0.124    15.711 r  riscv_steel_core_instance/mscratch[8]_i_2/O
                         net (fo=3, routed)           0.639    16.349    riscv_steel_core_instance/mscratch[8]_i_2_n_0
    SLICE_X17Y131        LUT5 (Prop_lut5_I0_O)        0.124    16.473 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_6_11_i_11/O
                         net (fo=1, routed)           0.000    16.473    riscv_steel_core_instance/integer_file_reg_r1_0_31_6_11_i_11_n_0
    SLICE_X17Y131        MUXF7 (Prop_muxf7_I1_O)      0.217    16.690 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_6_11_i_4/O
                         net (fo=5, routed)           1.002    17.692    riscv_steel_core_instance/writeback_multiplexer_output[8]
    SLICE_X13Y130        LUT4 (Prop_lut4_I2_O)        0.327    18.019 r  riscv_steel_core_instance/rs2_data_stage3[8]_i_1/O
                         net (fo=7, routed)           1.035    19.054    riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]_0
    SLICE_X12Y132        LUT6 (Prop_lut6_I0_O)        0.326    19.380 r  riscv_steel_core_instance/program_counter[1]_i_21/O
                         net (fo=1, routed)           0.000    19.380    riscv_steel_core_instance/program_counter[1]_i_21_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.760 r  riscv_steel_core_instance/program_counter_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.760    riscv_steel_core_instance/program_counter_reg[1]_i_15_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.877 r  riscv_steel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.877    riscv_steel_core_instance/program_counter_reg[1]_i_11_n_0
    SLICE_X12Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.106 r  riscv_steel_core_instance/program_counter_reg[1]_i_8/CO[2]
                         net (fo=2, routed)           0.813    20.919    dual_port_ram_instance/CO[0]
    SLICE_X12Y127        LUT5 (Prop_lut5_I0_O)        0.336    21.255 r  dual_port_ram_instance/misaligned_address_exception_i_5/O
                         net (fo=1, routed)           0.623    21.879    riscv_steel_core_instance/misaligned_address_exception_reg_1
    SLICE_X13Y127        LUT6 (Prop_lut6_I2_O)        0.328    22.207 f  riscv_steel_core_instance/misaligned_address_exception_i_2/O
                         net (fo=9, routed)           0.639    22.846    riscv_steel_core_instance/ram_reg_0_0
    SLICE_X15Y123        LUT5 (Prop_lut5_I1_O)        0.124    22.970 r  riscv_steel_core_instance/prev_write_request_i_3/O
                         net (fo=13, routed)          0.973    23.943    riscv_steel_core_instance/prev_write_request_i_3_n_0
    SLICE_X7Y125         LUT5 (Prop_lut5_I0_O)        0.118    24.061 f  riscv_steel_core_instance/ram_reg_0_i_23/O
                         net (fo=3, routed)           0.708    24.768    riscv_steel_core_instance/ram_reg_0_i_23_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I5_O)        0.326    25.094 r  riscv_steel_core_instance/ram_reg_3_i_9/O
                         net (fo=1, routed)           0.874    25.968    dual_port_ram_instance/ram_reg_3_19[2]
    RAMB36_X0Y26         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.651    27.581    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y26         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/CLKARDCLK
                         clock pessimism              0.562    28.143    
                         clock uncertainty           -0.035    28.108    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    27.576    dual_port_ram_instance/ram_reg_3
  -------------------------------------------------------------------
                         required time                         27.576    
                         arrival time                         -25.968    
  -------------------------------------------------------------------
                         slack                                  1.607    

Slack (MET) :             1.620ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dual_port_ram_instance/ram_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.827ns  (logic 4.986ns (27.969%)  route 12.841ns (72.031%))
  Logic Levels:           18  (CARRY4=3 LUT4=2 LUT5=6 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.578ns = ( 27.578 - 20.000 ) 
    Source Clock Delay      (SCD):    8.126ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.720     8.126    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X26Y126        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y126        FDRE (Prop_fdre_C_Q)         0.419     8.545 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/Q
                         net (fo=31, routed)          1.427     9.971    riscv_steel_core_instance/instruction_csr_address_stage3[0]
    SLICE_X33Y123        LUT5 (Prop_lut5_I3_O)        0.327    10.298 r  riscv_steel_core_instance/mscratch[31]_i_28/O
                         net (fo=1, routed)           0.693    10.991    riscv_steel_core_instance/mscratch[31]_i_28_n_0
    SLICE_X33Y123        LUT6 (Prop_lut6_I2_O)        0.326    11.317 f  riscv_steel_core_instance/mscratch[31]_i_14/O
                         net (fo=71, routed)          1.300    12.617    riscv_steel_core_instance/mscratch[31]_i_14_n_0
    SLICE_X23Y127        LUT4 (Prop_lut4_I0_O)        0.152    12.769 f  riscv_steel_core_instance/mscratch[8]_i_7/O
                         net (fo=1, routed)           0.948    13.717    riscv_steel_core_instance/mscratch[8]_i_7_n_0
    SLICE_X25Y127        LUT5 (Prop_lut5_I2_O)        0.354    14.071 f  riscv_steel_core_instance/mscratch[8]_i_5/O
                         net (fo=1, routed)           0.599    14.670    riscv_steel_core_instance/mscratch[8]_i_5_n_0
    SLICE_X25Y129        LUT6 (Prop_lut6_I1_O)        0.332    15.002 r  riscv_steel_core_instance/mscratch[8]_i_3/O
                         net (fo=1, routed)           0.585    15.587    riscv_steel_core_instance/mscratch[8]_i_3_n_0
    SLICE_X28Y131        LUT6 (Prop_lut6_I2_O)        0.124    15.711 r  riscv_steel_core_instance/mscratch[8]_i_2/O
                         net (fo=3, routed)           0.639    16.349    riscv_steel_core_instance/mscratch[8]_i_2_n_0
    SLICE_X17Y131        LUT5 (Prop_lut5_I0_O)        0.124    16.473 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_6_11_i_11/O
                         net (fo=1, routed)           0.000    16.473    riscv_steel_core_instance/integer_file_reg_r1_0_31_6_11_i_11_n_0
    SLICE_X17Y131        MUXF7 (Prop_muxf7_I1_O)      0.217    16.690 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_6_11_i_4/O
                         net (fo=5, routed)           1.002    17.692    riscv_steel_core_instance/writeback_multiplexer_output[8]
    SLICE_X13Y130        LUT4 (Prop_lut4_I2_O)        0.327    18.019 r  riscv_steel_core_instance/rs2_data_stage3[8]_i_1/O
                         net (fo=7, routed)           1.035    19.054    riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]_0
    SLICE_X12Y132        LUT6 (Prop_lut6_I0_O)        0.326    19.380 r  riscv_steel_core_instance/program_counter[1]_i_21/O
                         net (fo=1, routed)           0.000    19.380    riscv_steel_core_instance/program_counter[1]_i_21_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.760 r  riscv_steel_core_instance/program_counter_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.760    riscv_steel_core_instance/program_counter_reg[1]_i_15_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.877 r  riscv_steel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.877    riscv_steel_core_instance/program_counter_reg[1]_i_11_n_0
    SLICE_X12Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.106 r  riscv_steel_core_instance/program_counter_reg[1]_i_8/CO[2]
                         net (fo=2, routed)           0.813    20.919    dual_port_ram_instance/CO[0]
    SLICE_X12Y127        LUT5 (Prop_lut5_I0_O)        0.336    21.255 r  dual_port_ram_instance/misaligned_address_exception_i_5/O
                         net (fo=1, routed)           0.623    21.879    riscv_steel_core_instance/misaligned_address_exception_reg_1
    SLICE_X13Y127        LUT6 (Prop_lut6_I2_O)        0.328    22.207 f  riscv_steel_core_instance/misaligned_address_exception_i_2/O
                         net (fo=9, routed)           0.639    22.846    riscv_steel_core_instance/ram_reg_0_0
    SLICE_X15Y123        LUT5 (Prop_lut5_I1_O)        0.124    22.970 r  riscv_steel_core_instance/prev_write_request_i_3/O
                         net (fo=13, routed)          0.973    23.943    riscv_steel_core_instance/prev_write_request_i_3_n_0
    SLICE_X7Y125         LUT5 (Prop_lut5_I0_O)        0.118    24.061 f  riscv_steel_core_instance/ram_reg_0_i_23/O
                         net (fo=3, routed)           0.616    24.677    riscv_steel_core_instance/ram_reg_0_i_23_n_0
    SLICE_X7Y124         LUT6 (Prop_lut6_I5_O)        0.326    25.003 r  riscv_steel_core_instance/ram_reg_0_i_21/O
                         net (fo=1, routed)           0.949    25.952    dual_port_ram_instance/ram_reg_3_19[0]
    RAMB36_X0Y23         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.648    27.578    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0/CLKARDCLK
                         clock pessimism              0.562    28.140    
                         clock uncertainty           -0.035    28.105    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    27.573    dual_port_ram_instance/ram_reg_0
  -------------------------------------------------------------------
                         required time                         27.573    
                         arrival time                         -25.952    
  -------------------------------------------------------------------
                         slack                                  1.620    

Slack (MET) :             1.800ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dual_port_ram_instance/ram_reg_3/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.941ns  (logic 4.790ns (26.699%)  route 13.151ns (73.301%))
  Logic Levels:           18  (CARRY4=3 LUT4=2 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.581ns = ( 27.581 - 20.000 ) 
    Source Clock Delay      (SCD):    8.126ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.720     8.126    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X26Y126        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y126        FDRE (Prop_fdre_C_Q)         0.419     8.545 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/Q
                         net (fo=31, routed)          1.427     9.971    riscv_steel_core_instance/instruction_csr_address_stage3[0]
    SLICE_X33Y123        LUT5 (Prop_lut5_I3_O)        0.327    10.298 r  riscv_steel_core_instance/mscratch[31]_i_28/O
                         net (fo=1, routed)           0.693    10.991    riscv_steel_core_instance/mscratch[31]_i_28_n_0
    SLICE_X33Y123        LUT6 (Prop_lut6_I2_O)        0.326    11.317 f  riscv_steel_core_instance/mscratch[31]_i_14/O
                         net (fo=71, routed)          1.300    12.617    riscv_steel_core_instance/mscratch[31]_i_14_n_0
    SLICE_X23Y127        LUT4 (Prop_lut4_I0_O)        0.152    12.769 f  riscv_steel_core_instance/mscratch[8]_i_7/O
                         net (fo=1, routed)           0.948    13.717    riscv_steel_core_instance/mscratch[8]_i_7_n_0
    SLICE_X25Y127        LUT5 (Prop_lut5_I2_O)        0.354    14.071 f  riscv_steel_core_instance/mscratch[8]_i_5/O
                         net (fo=1, routed)           0.599    14.670    riscv_steel_core_instance/mscratch[8]_i_5_n_0
    SLICE_X25Y129        LUT6 (Prop_lut6_I1_O)        0.332    15.002 r  riscv_steel_core_instance/mscratch[8]_i_3/O
                         net (fo=1, routed)           0.585    15.587    riscv_steel_core_instance/mscratch[8]_i_3_n_0
    SLICE_X28Y131        LUT6 (Prop_lut6_I2_O)        0.124    15.711 r  riscv_steel_core_instance/mscratch[8]_i_2/O
                         net (fo=3, routed)           0.639    16.349    riscv_steel_core_instance/mscratch[8]_i_2_n_0
    SLICE_X17Y131        LUT5 (Prop_lut5_I0_O)        0.124    16.473 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_6_11_i_11/O
                         net (fo=1, routed)           0.000    16.473    riscv_steel_core_instance/integer_file_reg_r1_0_31_6_11_i_11_n_0
    SLICE_X17Y131        MUXF7 (Prop_muxf7_I1_O)      0.217    16.690 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_6_11_i_4/O
                         net (fo=5, routed)           1.002    17.692    riscv_steel_core_instance/writeback_multiplexer_output[8]
    SLICE_X13Y130        LUT4 (Prop_lut4_I2_O)        0.327    18.019 r  riscv_steel_core_instance/rs2_data_stage3[8]_i_1/O
                         net (fo=7, routed)           1.035    19.054    riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]_0
    SLICE_X12Y132        LUT6 (Prop_lut6_I0_O)        0.326    19.380 r  riscv_steel_core_instance/program_counter[1]_i_21/O
                         net (fo=1, routed)           0.000    19.380    riscv_steel_core_instance/program_counter[1]_i_21_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.760 r  riscv_steel_core_instance/program_counter_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.760    riscv_steel_core_instance/program_counter_reg[1]_i_15_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.877 r  riscv_steel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.877    riscv_steel_core_instance/program_counter_reg[1]_i_11_n_0
    SLICE_X12Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.106 r  riscv_steel_core_instance/program_counter_reg[1]_i_8/CO[2]
                         net (fo=2, routed)           0.813    20.919    dual_port_ram_instance/CO[0]
    SLICE_X12Y127        LUT5 (Prop_lut5_I0_O)        0.336    21.255 r  dual_port_ram_instance/misaligned_address_exception_i_5/O
                         net (fo=1, routed)           0.623    21.879    riscv_steel_core_instance/misaligned_address_exception_reg_1
    SLICE_X13Y127        LUT6 (Prop_lut6_I2_O)        0.328    22.207 f  riscv_steel_core_instance/misaligned_address_exception_i_2/O
                         net (fo=9, routed)           0.639    22.846    riscv_steel_core_instance/ram_reg_0_0
    SLICE_X15Y123        LUT5 (Prop_lut5_I1_O)        0.124    22.970 r  riscv_steel_core_instance/prev_write_request_i_3/O
                         net (fo=13, routed)          0.942    23.912    riscv_steel_core_instance/prev_write_request_i_3_n_0
    SLICE_X7Y126         LUT6 (Prop_lut6_I5_O)        0.124    24.036 r  riscv_steel_core_instance/ram_reg_3_i_11/O
                         net (fo=9, routed)           1.079    25.115    riscv_steel_core_instance/ram_reg_1_21
    SLICE_X9Y127         LUT6 (Prop_lut6_I2_O)        0.124    25.239 r  riscv_steel_core_instance/ram_reg_3_i_1/O
                         net (fo=1, routed)           0.827    26.066    dual_port_ram_instance/p_1_in[12]
    RAMB36_X0Y26         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.651    27.581    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y26         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/CLKARDCLK
                         clock pessimism              0.562    28.143    
                         clock uncertainty           -0.035    28.108    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.241    27.867    dual_port_ram_instance/ram_reg_3
  -------------------------------------------------------------------
                         required time                         27.867    
                         arrival time                         -26.066    
  -------------------------------------------------------------------
                         slack                                  1.800    

Slack (MET) :             1.860ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dual_port_ram_instance/ram_reg_3/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.881ns  (logic 4.790ns (26.788%)  route 13.091ns (73.212%))
  Logic Levels:           18  (CARRY4=3 LUT4=2 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.581ns = ( 27.581 - 20.000 ) 
    Source Clock Delay      (SCD):    8.126ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.720     8.126    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X26Y126        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y126        FDRE (Prop_fdre_C_Q)         0.419     8.545 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/Q
                         net (fo=31, routed)          1.427     9.971    riscv_steel_core_instance/instruction_csr_address_stage3[0]
    SLICE_X33Y123        LUT5 (Prop_lut5_I3_O)        0.327    10.298 r  riscv_steel_core_instance/mscratch[31]_i_28/O
                         net (fo=1, routed)           0.693    10.991    riscv_steel_core_instance/mscratch[31]_i_28_n_0
    SLICE_X33Y123        LUT6 (Prop_lut6_I2_O)        0.326    11.317 f  riscv_steel_core_instance/mscratch[31]_i_14/O
                         net (fo=71, routed)          1.300    12.617    riscv_steel_core_instance/mscratch[31]_i_14_n_0
    SLICE_X23Y127        LUT4 (Prop_lut4_I0_O)        0.152    12.769 f  riscv_steel_core_instance/mscratch[8]_i_7/O
                         net (fo=1, routed)           0.948    13.717    riscv_steel_core_instance/mscratch[8]_i_7_n_0
    SLICE_X25Y127        LUT5 (Prop_lut5_I2_O)        0.354    14.071 f  riscv_steel_core_instance/mscratch[8]_i_5/O
                         net (fo=1, routed)           0.599    14.670    riscv_steel_core_instance/mscratch[8]_i_5_n_0
    SLICE_X25Y129        LUT6 (Prop_lut6_I1_O)        0.332    15.002 r  riscv_steel_core_instance/mscratch[8]_i_3/O
                         net (fo=1, routed)           0.585    15.587    riscv_steel_core_instance/mscratch[8]_i_3_n_0
    SLICE_X28Y131        LUT6 (Prop_lut6_I2_O)        0.124    15.711 r  riscv_steel_core_instance/mscratch[8]_i_2/O
                         net (fo=3, routed)           0.639    16.349    riscv_steel_core_instance/mscratch[8]_i_2_n_0
    SLICE_X17Y131        LUT5 (Prop_lut5_I0_O)        0.124    16.473 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_6_11_i_11/O
                         net (fo=1, routed)           0.000    16.473    riscv_steel_core_instance/integer_file_reg_r1_0_31_6_11_i_11_n_0
    SLICE_X17Y131        MUXF7 (Prop_muxf7_I1_O)      0.217    16.690 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_6_11_i_4/O
                         net (fo=5, routed)           1.002    17.692    riscv_steel_core_instance/writeback_multiplexer_output[8]
    SLICE_X13Y130        LUT4 (Prop_lut4_I2_O)        0.327    18.019 r  riscv_steel_core_instance/rs2_data_stage3[8]_i_1/O
                         net (fo=7, routed)           1.035    19.054    riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]_0
    SLICE_X12Y132        LUT6 (Prop_lut6_I0_O)        0.326    19.380 r  riscv_steel_core_instance/program_counter[1]_i_21/O
                         net (fo=1, routed)           0.000    19.380    riscv_steel_core_instance/program_counter[1]_i_21_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.760 r  riscv_steel_core_instance/program_counter_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.760    riscv_steel_core_instance/program_counter_reg[1]_i_15_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.877 r  riscv_steel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.877    riscv_steel_core_instance/program_counter_reg[1]_i_11_n_0
    SLICE_X12Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.106 r  riscv_steel_core_instance/program_counter_reg[1]_i_8/CO[2]
                         net (fo=2, routed)           0.813    20.919    dual_port_ram_instance/CO[0]
    SLICE_X12Y127        LUT5 (Prop_lut5_I0_O)        0.336    21.255 r  dual_port_ram_instance/misaligned_address_exception_i_5/O
                         net (fo=1, routed)           0.623    21.879    riscv_steel_core_instance/misaligned_address_exception_reg_1
    SLICE_X13Y127        LUT6 (Prop_lut6_I2_O)        0.328    22.207 f  riscv_steel_core_instance/misaligned_address_exception_i_2/O
                         net (fo=9, routed)           0.639    22.846    riscv_steel_core_instance/ram_reg_0_0
    SLICE_X15Y123        LUT5 (Prop_lut5_I1_O)        0.124    22.970 r  riscv_steel_core_instance/prev_write_request_i_3/O
                         net (fo=13, routed)          0.942    23.912    riscv_steel_core_instance/prev_write_request_i_3_n_0
    SLICE_X7Y126         LUT6 (Prop_lut6_I5_O)        0.124    24.036 r  riscv_steel_core_instance/ram_reg_3_i_11/O
                         net (fo=9, routed)           1.129    25.165    riscv_steel_core_instance/ram_reg_1_21
    SLICE_X9Y129         LUT6 (Prop_lut6_I2_O)        0.124    25.289 r  riscv_steel_core_instance/ram_reg_3_i_5/O
                         net (fo=1, routed)           0.718    26.007    dual_port_ram_instance/p_1_in[9]
    RAMB36_X0Y26         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.651    27.581    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y26         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/CLKARDCLK
                         clock pessimism              0.562    28.143    
                         clock uncertainty           -0.035    28.108    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.241    27.867    dual_port_ram_instance/ram_reg_3
  -------------------------------------------------------------------
                         required time                         27.867    
                         arrival time                         -26.007    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.909ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dual_port_ram_instance/ram_reg_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.536ns  (logic 4.986ns (28.432%)  route 12.550ns (71.568%))
  Logic Levels:           18  (CARRY4=3 LUT4=2 LUT5=6 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.576ns = ( 27.576 - 20.000 ) 
    Source Clock Delay      (SCD):    8.126ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.720     8.126    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X26Y126        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y126        FDRE (Prop_fdre_C_Q)         0.419     8.545 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/Q
                         net (fo=31, routed)          1.427     9.971    riscv_steel_core_instance/instruction_csr_address_stage3[0]
    SLICE_X33Y123        LUT5 (Prop_lut5_I3_O)        0.327    10.298 r  riscv_steel_core_instance/mscratch[31]_i_28/O
                         net (fo=1, routed)           0.693    10.991    riscv_steel_core_instance/mscratch[31]_i_28_n_0
    SLICE_X33Y123        LUT6 (Prop_lut6_I2_O)        0.326    11.317 f  riscv_steel_core_instance/mscratch[31]_i_14/O
                         net (fo=71, routed)          1.300    12.617    riscv_steel_core_instance/mscratch[31]_i_14_n_0
    SLICE_X23Y127        LUT4 (Prop_lut4_I0_O)        0.152    12.769 f  riscv_steel_core_instance/mscratch[8]_i_7/O
                         net (fo=1, routed)           0.948    13.717    riscv_steel_core_instance/mscratch[8]_i_7_n_0
    SLICE_X25Y127        LUT5 (Prop_lut5_I2_O)        0.354    14.071 f  riscv_steel_core_instance/mscratch[8]_i_5/O
                         net (fo=1, routed)           0.599    14.670    riscv_steel_core_instance/mscratch[8]_i_5_n_0
    SLICE_X25Y129        LUT6 (Prop_lut6_I1_O)        0.332    15.002 r  riscv_steel_core_instance/mscratch[8]_i_3/O
                         net (fo=1, routed)           0.585    15.587    riscv_steel_core_instance/mscratch[8]_i_3_n_0
    SLICE_X28Y131        LUT6 (Prop_lut6_I2_O)        0.124    15.711 r  riscv_steel_core_instance/mscratch[8]_i_2/O
                         net (fo=3, routed)           0.639    16.349    riscv_steel_core_instance/mscratch[8]_i_2_n_0
    SLICE_X17Y131        LUT5 (Prop_lut5_I0_O)        0.124    16.473 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_6_11_i_11/O
                         net (fo=1, routed)           0.000    16.473    riscv_steel_core_instance/integer_file_reg_r1_0_31_6_11_i_11_n_0
    SLICE_X17Y131        MUXF7 (Prop_muxf7_I1_O)      0.217    16.690 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_6_11_i_4/O
                         net (fo=5, routed)           1.002    17.692    riscv_steel_core_instance/writeback_multiplexer_output[8]
    SLICE_X13Y130        LUT4 (Prop_lut4_I2_O)        0.327    18.019 r  riscv_steel_core_instance/rs2_data_stage3[8]_i_1/O
                         net (fo=7, routed)           1.035    19.054    riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]_0
    SLICE_X12Y132        LUT6 (Prop_lut6_I0_O)        0.326    19.380 r  riscv_steel_core_instance/program_counter[1]_i_21/O
                         net (fo=1, routed)           0.000    19.380    riscv_steel_core_instance/program_counter[1]_i_21_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.760 r  riscv_steel_core_instance/program_counter_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.760    riscv_steel_core_instance/program_counter_reg[1]_i_15_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.877 r  riscv_steel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.877    riscv_steel_core_instance/program_counter_reg[1]_i_11_n_0
    SLICE_X12Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.106 r  riscv_steel_core_instance/program_counter_reg[1]_i_8/CO[2]
                         net (fo=2, routed)           0.813    20.919    dual_port_ram_instance/CO[0]
    SLICE_X12Y127        LUT5 (Prop_lut5_I0_O)        0.336    21.255 r  dual_port_ram_instance/misaligned_address_exception_i_5/O
                         net (fo=1, routed)           0.623    21.879    riscv_steel_core_instance/misaligned_address_exception_reg_1
    SLICE_X13Y127        LUT6 (Prop_lut6_I2_O)        0.328    22.207 f  riscv_steel_core_instance/misaligned_address_exception_i_2/O
                         net (fo=9, routed)           0.639    22.846    riscv_steel_core_instance/ram_reg_0_0
    SLICE_X15Y123        LUT5 (Prop_lut5_I1_O)        0.124    22.970 r  riscv_steel_core_instance/prev_write_request_i_3/O
                         net (fo=13, routed)          0.973    23.943    riscv_steel_core_instance/prev_write_request_i_3_n_0
    SLICE_X7Y125         LUT5 (Prop_lut5_I0_O)        0.118    24.061 f  riscv_steel_core_instance/ram_reg_0_i_23/O
                         net (fo=3, routed)           0.588    24.649    riscv_steel_core_instance/ram_reg_0_i_23_n_0
    SLICE_X8Y124         LUT6 (Prop_lut6_I5_O)        0.326    24.975 r  riscv_steel_core_instance/ram_reg_2_i_9/O
                         net (fo=1, routed)           0.687    25.662    dual_port_ram_instance/ram_reg_3_19[1]
    RAMB36_X0Y25         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.646    27.576    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y25         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2/CLKARDCLK
                         clock pessimism              0.562    28.138    
                         clock uncertainty           -0.035    28.103    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    27.571    dual_port_ram_instance/ram_reg_2
  -------------------------------------------------------------------
                         required time                         27.571    
                         arrival time                         -25.662    
  -------------------------------------------------------------------
                         slack                                  1.909    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dual_port_ram_instance/ram_reg_3/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.784ns  (logic 4.790ns (26.934%)  route 12.994ns (73.066%))
  Logic Levels:           18  (CARRY4=3 LUT4=2 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.581ns = ( 27.581 - 20.000 ) 
    Source Clock Delay      (SCD):    8.126ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.720     8.126    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X26Y126        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y126        FDRE (Prop_fdre_C_Q)         0.419     8.545 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/Q
                         net (fo=31, routed)          1.427     9.971    riscv_steel_core_instance/instruction_csr_address_stage3[0]
    SLICE_X33Y123        LUT5 (Prop_lut5_I3_O)        0.327    10.298 r  riscv_steel_core_instance/mscratch[31]_i_28/O
                         net (fo=1, routed)           0.693    10.991    riscv_steel_core_instance/mscratch[31]_i_28_n_0
    SLICE_X33Y123        LUT6 (Prop_lut6_I2_O)        0.326    11.317 f  riscv_steel_core_instance/mscratch[31]_i_14/O
                         net (fo=71, routed)          1.300    12.617    riscv_steel_core_instance/mscratch[31]_i_14_n_0
    SLICE_X23Y127        LUT4 (Prop_lut4_I0_O)        0.152    12.769 f  riscv_steel_core_instance/mscratch[8]_i_7/O
                         net (fo=1, routed)           0.948    13.717    riscv_steel_core_instance/mscratch[8]_i_7_n_0
    SLICE_X25Y127        LUT5 (Prop_lut5_I2_O)        0.354    14.071 f  riscv_steel_core_instance/mscratch[8]_i_5/O
                         net (fo=1, routed)           0.599    14.670    riscv_steel_core_instance/mscratch[8]_i_5_n_0
    SLICE_X25Y129        LUT6 (Prop_lut6_I1_O)        0.332    15.002 r  riscv_steel_core_instance/mscratch[8]_i_3/O
                         net (fo=1, routed)           0.585    15.587    riscv_steel_core_instance/mscratch[8]_i_3_n_0
    SLICE_X28Y131        LUT6 (Prop_lut6_I2_O)        0.124    15.711 r  riscv_steel_core_instance/mscratch[8]_i_2/O
                         net (fo=3, routed)           0.639    16.349    riscv_steel_core_instance/mscratch[8]_i_2_n_0
    SLICE_X17Y131        LUT5 (Prop_lut5_I0_O)        0.124    16.473 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_6_11_i_11/O
                         net (fo=1, routed)           0.000    16.473    riscv_steel_core_instance/integer_file_reg_r1_0_31_6_11_i_11_n_0
    SLICE_X17Y131        MUXF7 (Prop_muxf7_I1_O)      0.217    16.690 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_6_11_i_4/O
                         net (fo=5, routed)           1.002    17.692    riscv_steel_core_instance/writeback_multiplexer_output[8]
    SLICE_X13Y130        LUT4 (Prop_lut4_I2_O)        0.327    18.019 r  riscv_steel_core_instance/rs2_data_stage3[8]_i_1/O
                         net (fo=7, routed)           1.035    19.054    riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]_0
    SLICE_X12Y132        LUT6 (Prop_lut6_I0_O)        0.326    19.380 r  riscv_steel_core_instance/program_counter[1]_i_21/O
                         net (fo=1, routed)           0.000    19.380    riscv_steel_core_instance/program_counter[1]_i_21_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.760 r  riscv_steel_core_instance/program_counter_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.760    riscv_steel_core_instance/program_counter_reg[1]_i_15_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.877 r  riscv_steel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.877    riscv_steel_core_instance/program_counter_reg[1]_i_11_n_0
    SLICE_X12Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.106 r  riscv_steel_core_instance/program_counter_reg[1]_i_8/CO[2]
                         net (fo=2, routed)           0.813    20.919    dual_port_ram_instance/CO[0]
    SLICE_X12Y127        LUT5 (Prop_lut5_I0_O)        0.336    21.255 r  dual_port_ram_instance/misaligned_address_exception_i_5/O
                         net (fo=1, routed)           0.623    21.879    riscv_steel_core_instance/misaligned_address_exception_reg_1
    SLICE_X13Y127        LUT6 (Prop_lut6_I2_O)        0.328    22.207 f  riscv_steel_core_instance/misaligned_address_exception_i_2/O
                         net (fo=9, routed)           0.639    22.846    riscv_steel_core_instance/ram_reg_0_0
    SLICE_X15Y123        LUT5 (Prop_lut5_I1_O)        0.124    22.970 r  riscv_steel_core_instance/prev_write_request_i_3/O
                         net (fo=13, routed)          0.818    23.787    riscv_steel_core_instance/prev_write_request_i_3_n_0
    SLICE_X7Y124         LUT6 (Prop_lut6_I5_O)        0.124    23.911 r  riscv_steel_core_instance/ram_reg_3_i_10/O
                         net (fo=8, routed)           1.056    24.967    dual_port_ram_instance/ram_reg_3_16
    SLICE_X7Y128         LUT6 (Prop_lut6_I1_O)        0.124    25.091 r  dual_port_ram_instance/ram_reg_3_i_3/O
                         net (fo=1, routed)           0.819    25.910    dual_port_ram_instance/ram_reg_3_i_3_n_0
    RAMB36_X0Y26         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.651    27.581    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y26         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/CLKARDCLK
                         clock pessimism              0.562    28.143    
                         clock uncertainty           -0.035    28.108    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.241    27.867    dual_port_ram_instance/ram_reg_3
  -------------------------------------------------------------------
                         required time                         27.867    
                         arrival time                         -25.910    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             2.021ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.190ns  (logic 4.782ns (27.819%)  route 12.408ns (72.181%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=2 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.537ns = ( 27.537 - 20.000 ) 
    Source Clock Delay      (SCD):    8.126ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.720     8.126    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X26Y126        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y126        FDRE (Prop_fdre_C_Q)         0.419     8.545 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/Q
                         net (fo=31, routed)          1.427     9.971    riscv_steel_core_instance/instruction_csr_address_stage3[0]
    SLICE_X33Y123        LUT5 (Prop_lut5_I3_O)        0.327    10.298 r  riscv_steel_core_instance/mscratch[31]_i_28/O
                         net (fo=1, routed)           0.693    10.991    riscv_steel_core_instance/mscratch[31]_i_28_n_0
    SLICE_X33Y123        LUT6 (Prop_lut6_I2_O)        0.326    11.317 f  riscv_steel_core_instance/mscratch[31]_i_14/O
                         net (fo=71, routed)          1.300    12.617    riscv_steel_core_instance/mscratch[31]_i_14_n_0
    SLICE_X23Y127        LUT4 (Prop_lut4_I0_O)        0.152    12.769 f  riscv_steel_core_instance/mscratch[8]_i_7/O
                         net (fo=1, routed)           0.948    13.717    riscv_steel_core_instance/mscratch[8]_i_7_n_0
    SLICE_X25Y127        LUT5 (Prop_lut5_I2_O)        0.354    14.071 f  riscv_steel_core_instance/mscratch[8]_i_5/O
                         net (fo=1, routed)           0.599    14.670    riscv_steel_core_instance/mscratch[8]_i_5_n_0
    SLICE_X25Y129        LUT6 (Prop_lut6_I1_O)        0.332    15.002 r  riscv_steel_core_instance/mscratch[8]_i_3/O
                         net (fo=1, routed)           0.585    15.587    riscv_steel_core_instance/mscratch[8]_i_3_n_0
    SLICE_X28Y131        LUT6 (Prop_lut6_I2_O)        0.124    15.711 r  riscv_steel_core_instance/mscratch[8]_i_2/O
                         net (fo=3, routed)           0.639    16.349    riscv_steel_core_instance/mscratch[8]_i_2_n_0
    SLICE_X17Y131        LUT5 (Prop_lut5_I0_O)        0.124    16.473 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_6_11_i_11/O
                         net (fo=1, routed)           0.000    16.473    riscv_steel_core_instance/integer_file_reg_r1_0_31_6_11_i_11_n_0
    SLICE_X17Y131        MUXF7 (Prop_muxf7_I1_O)      0.217    16.690 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_6_11_i_4/O
                         net (fo=5, routed)           1.002    17.692    riscv_steel_core_instance/writeback_multiplexer_output[8]
    SLICE_X13Y130        LUT4 (Prop_lut4_I2_O)        0.327    18.019 r  riscv_steel_core_instance/rs2_data_stage3[8]_i_1/O
                         net (fo=7, routed)           1.035    19.054    riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]_0
    SLICE_X12Y132        LUT6 (Prop_lut6_I0_O)        0.326    19.380 r  riscv_steel_core_instance/program_counter[1]_i_21/O
                         net (fo=1, routed)           0.000    19.380    riscv_steel_core_instance/program_counter[1]_i_21_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.760 r  riscv_steel_core_instance/program_counter_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.760    riscv_steel_core_instance/program_counter_reg[1]_i_15_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.877 r  riscv_steel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.877    riscv_steel_core_instance/program_counter_reg[1]_i_11_n_0
    SLICE_X12Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.106 r  riscv_steel_core_instance/program_counter_reg[1]_i_8/CO[2]
                         net (fo=2, routed)           0.813    20.919    dual_port_ram_instance/CO[0]
    SLICE_X12Y127        LUT5 (Prop_lut5_I0_O)        0.336    21.255 r  dual_port_ram_instance/misaligned_address_exception_i_5/O
                         net (fo=1, routed)           0.623    21.879    riscv_steel_core_instance/misaligned_address_exception_reg_1
    SLICE_X13Y127        LUT6 (Prop_lut6_I2_O)        0.328    22.207 f  riscv_steel_core_instance/misaligned_address_exception_i_2/O
                         net (fo=9, routed)           0.667    22.873    dual_port_ram_instance/tx_bit_counter[3]_i_3_1
    SLICE_X16Y123        LUT6 (Prop_lut6_I2_O)        0.124    22.997 r  dual_port_ram_instance/tx_bit_counter[3]_i_8/O
                         net (fo=1, routed)           0.604    23.601    dual_port_ram_instance/tx_bit_counter[3]_i_8_n_0
    SLICE_X12Y123        LUT6 (Prop_lut6_I5_O)        0.124    23.725 r  dual_port_ram_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.770    24.496    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X12Y119        LUT3 (Prop_lut3_I1_O)        0.116    24.612 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.704    25.315    uart_instance/tx_register
    SLICE_X10Y117        FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.607    27.537    uart_instance/internal_clock_BUFG
    SLICE_X10Y117        FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/C
                         clock pessimism              0.562    28.100    
                         clock uncertainty           -0.035    28.064    
    SLICE_X10Y117        FDRE (Setup_fdre_C_R)       -0.728    27.336    uart_instance/tx_cycle_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         27.336    
                         arrival time                         -25.315    
  -------------------------------------------------------------------
                         slack                                  2.021    

Slack (MET) :             2.021ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.190ns  (logic 4.782ns (27.819%)  route 12.408ns (72.181%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=2 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.537ns = ( 27.537 - 20.000 ) 
    Source Clock Delay      (SCD):    8.126ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.720     8.126    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X26Y126        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y126        FDRE (Prop_fdre_C_Q)         0.419     8.545 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/Q
                         net (fo=31, routed)          1.427     9.971    riscv_steel_core_instance/instruction_csr_address_stage3[0]
    SLICE_X33Y123        LUT5 (Prop_lut5_I3_O)        0.327    10.298 r  riscv_steel_core_instance/mscratch[31]_i_28/O
                         net (fo=1, routed)           0.693    10.991    riscv_steel_core_instance/mscratch[31]_i_28_n_0
    SLICE_X33Y123        LUT6 (Prop_lut6_I2_O)        0.326    11.317 f  riscv_steel_core_instance/mscratch[31]_i_14/O
                         net (fo=71, routed)          1.300    12.617    riscv_steel_core_instance/mscratch[31]_i_14_n_0
    SLICE_X23Y127        LUT4 (Prop_lut4_I0_O)        0.152    12.769 f  riscv_steel_core_instance/mscratch[8]_i_7/O
                         net (fo=1, routed)           0.948    13.717    riscv_steel_core_instance/mscratch[8]_i_7_n_0
    SLICE_X25Y127        LUT5 (Prop_lut5_I2_O)        0.354    14.071 f  riscv_steel_core_instance/mscratch[8]_i_5/O
                         net (fo=1, routed)           0.599    14.670    riscv_steel_core_instance/mscratch[8]_i_5_n_0
    SLICE_X25Y129        LUT6 (Prop_lut6_I1_O)        0.332    15.002 r  riscv_steel_core_instance/mscratch[8]_i_3/O
                         net (fo=1, routed)           0.585    15.587    riscv_steel_core_instance/mscratch[8]_i_3_n_0
    SLICE_X28Y131        LUT6 (Prop_lut6_I2_O)        0.124    15.711 r  riscv_steel_core_instance/mscratch[8]_i_2/O
                         net (fo=3, routed)           0.639    16.349    riscv_steel_core_instance/mscratch[8]_i_2_n_0
    SLICE_X17Y131        LUT5 (Prop_lut5_I0_O)        0.124    16.473 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_6_11_i_11/O
                         net (fo=1, routed)           0.000    16.473    riscv_steel_core_instance/integer_file_reg_r1_0_31_6_11_i_11_n_0
    SLICE_X17Y131        MUXF7 (Prop_muxf7_I1_O)      0.217    16.690 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_6_11_i_4/O
                         net (fo=5, routed)           1.002    17.692    riscv_steel_core_instance/writeback_multiplexer_output[8]
    SLICE_X13Y130        LUT4 (Prop_lut4_I2_O)        0.327    18.019 r  riscv_steel_core_instance/rs2_data_stage3[8]_i_1/O
                         net (fo=7, routed)           1.035    19.054    riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]_0
    SLICE_X12Y132        LUT6 (Prop_lut6_I0_O)        0.326    19.380 r  riscv_steel_core_instance/program_counter[1]_i_21/O
                         net (fo=1, routed)           0.000    19.380    riscv_steel_core_instance/program_counter[1]_i_21_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.760 r  riscv_steel_core_instance/program_counter_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.760    riscv_steel_core_instance/program_counter_reg[1]_i_15_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.877 r  riscv_steel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.877    riscv_steel_core_instance/program_counter_reg[1]_i_11_n_0
    SLICE_X12Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.106 r  riscv_steel_core_instance/program_counter_reg[1]_i_8/CO[2]
                         net (fo=2, routed)           0.813    20.919    dual_port_ram_instance/CO[0]
    SLICE_X12Y127        LUT5 (Prop_lut5_I0_O)        0.336    21.255 r  dual_port_ram_instance/misaligned_address_exception_i_5/O
                         net (fo=1, routed)           0.623    21.879    riscv_steel_core_instance/misaligned_address_exception_reg_1
    SLICE_X13Y127        LUT6 (Prop_lut6_I2_O)        0.328    22.207 f  riscv_steel_core_instance/misaligned_address_exception_i_2/O
                         net (fo=9, routed)           0.667    22.873    dual_port_ram_instance/tx_bit_counter[3]_i_3_1
    SLICE_X16Y123        LUT6 (Prop_lut6_I2_O)        0.124    22.997 r  dual_port_ram_instance/tx_bit_counter[3]_i_8/O
                         net (fo=1, routed)           0.604    23.601    dual_port_ram_instance/tx_bit_counter[3]_i_8_n_0
    SLICE_X12Y123        LUT6 (Prop_lut6_I5_O)        0.124    23.725 r  dual_port_ram_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.770    24.496    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X12Y119        LUT3 (Prop_lut3_I1_O)        0.116    24.612 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.704    25.315    uart_instance/tx_register
    SLICE_X10Y117        FDRE                                         r  uart_instance/tx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.607    27.537    uart_instance/internal_clock_BUFG
    SLICE_X10Y117        FDRE                                         r  uart_instance/tx_cycle_counter_reg[1]/C
                         clock pessimism              0.562    28.100    
                         clock uncertainty           -0.035    28.064    
    SLICE_X10Y117        FDRE (Setup_fdre_C_R)       -0.728    27.336    uart_instance/tx_cycle_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         27.336    
                         arrival time                         -25.315    
  -------------------------------------------------------------------
                         slack                                  2.021    

Slack (MET) :             2.021ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.190ns  (logic 4.782ns (27.819%)  route 12.408ns (72.181%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=2 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.537ns = ( 27.537 - 20.000 ) 
    Source Clock Delay      (SCD):    8.126ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.720     8.126    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X26Y126        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y126        FDRE (Prop_fdre_C_Q)         0.419     8.545 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/Q
                         net (fo=31, routed)          1.427     9.971    riscv_steel_core_instance/instruction_csr_address_stage3[0]
    SLICE_X33Y123        LUT5 (Prop_lut5_I3_O)        0.327    10.298 r  riscv_steel_core_instance/mscratch[31]_i_28/O
                         net (fo=1, routed)           0.693    10.991    riscv_steel_core_instance/mscratch[31]_i_28_n_0
    SLICE_X33Y123        LUT6 (Prop_lut6_I2_O)        0.326    11.317 f  riscv_steel_core_instance/mscratch[31]_i_14/O
                         net (fo=71, routed)          1.300    12.617    riscv_steel_core_instance/mscratch[31]_i_14_n_0
    SLICE_X23Y127        LUT4 (Prop_lut4_I0_O)        0.152    12.769 f  riscv_steel_core_instance/mscratch[8]_i_7/O
                         net (fo=1, routed)           0.948    13.717    riscv_steel_core_instance/mscratch[8]_i_7_n_0
    SLICE_X25Y127        LUT5 (Prop_lut5_I2_O)        0.354    14.071 f  riscv_steel_core_instance/mscratch[8]_i_5/O
                         net (fo=1, routed)           0.599    14.670    riscv_steel_core_instance/mscratch[8]_i_5_n_0
    SLICE_X25Y129        LUT6 (Prop_lut6_I1_O)        0.332    15.002 r  riscv_steel_core_instance/mscratch[8]_i_3/O
                         net (fo=1, routed)           0.585    15.587    riscv_steel_core_instance/mscratch[8]_i_3_n_0
    SLICE_X28Y131        LUT6 (Prop_lut6_I2_O)        0.124    15.711 r  riscv_steel_core_instance/mscratch[8]_i_2/O
                         net (fo=3, routed)           0.639    16.349    riscv_steel_core_instance/mscratch[8]_i_2_n_0
    SLICE_X17Y131        LUT5 (Prop_lut5_I0_O)        0.124    16.473 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_6_11_i_11/O
                         net (fo=1, routed)           0.000    16.473    riscv_steel_core_instance/integer_file_reg_r1_0_31_6_11_i_11_n_0
    SLICE_X17Y131        MUXF7 (Prop_muxf7_I1_O)      0.217    16.690 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_6_11_i_4/O
                         net (fo=5, routed)           1.002    17.692    riscv_steel_core_instance/writeback_multiplexer_output[8]
    SLICE_X13Y130        LUT4 (Prop_lut4_I2_O)        0.327    18.019 r  riscv_steel_core_instance/rs2_data_stage3[8]_i_1/O
                         net (fo=7, routed)           1.035    19.054    riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]_0
    SLICE_X12Y132        LUT6 (Prop_lut6_I0_O)        0.326    19.380 r  riscv_steel_core_instance/program_counter[1]_i_21/O
                         net (fo=1, routed)           0.000    19.380    riscv_steel_core_instance/program_counter[1]_i_21_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.760 r  riscv_steel_core_instance/program_counter_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.760    riscv_steel_core_instance/program_counter_reg[1]_i_15_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.877 r  riscv_steel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.877    riscv_steel_core_instance/program_counter_reg[1]_i_11_n_0
    SLICE_X12Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.106 r  riscv_steel_core_instance/program_counter_reg[1]_i_8/CO[2]
                         net (fo=2, routed)           0.813    20.919    dual_port_ram_instance/CO[0]
    SLICE_X12Y127        LUT5 (Prop_lut5_I0_O)        0.336    21.255 r  dual_port_ram_instance/misaligned_address_exception_i_5/O
                         net (fo=1, routed)           0.623    21.879    riscv_steel_core_instance/misaligned_address_exception_reg_1
    SLICE_X13Y127        LUT6 (Prop_lut6_I2_O)        0.328    22.207 f  riscv_steel_core_instance/misaligned_address_exception_i_2/O
                         net (fo=9, routed)           0.667    22.873    dual_port_ram_instance/tx_bit_counter[3]_i_3_1
    SLICE_X16Y123        LUT6 (Prop_lut6_I2_O)        0.124    22.997 r  dual_port_ram_instance/tx_bit_counter[3]_i_8/O
                         net (fo=1, routed)           0.604    23.601    dual_port_ram_instance/tx_bit_counter[3]_i_8_n_0
    SLICE_X12Y123        LUT6 (Prop_lut6_I5_O)        0.124    23.725 r  dual_port_ram_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.770    24.496    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X12Y119        LUT3 (Prop_lut3_I1_O)        0.116    24.612 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.704    25.315    uart_instance/tx_register
    SLICE_X10Y117        FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.607    27.537    uart_instance/internal_clock_BUFG
    SLICE_X10Y117        FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/C
                         clock pessimism              0.562    28.100    
                         clock uncertainty           -0.035    28.064    
    SLICE_X10Y117        FDRE (Setup_fdre_C_R)       -0.728    27.336    uart_instance/tx_cycle_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         27.336    
                         arrival time                         -25.315    
  -------------------------------------------------------------------
                         slack                                  2.021    

Slack (MET) :             2.021ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.190ns  (logic 4.782ns (27.819%)  route 12.408ns (72.181%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=2 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.537ns = ( 27.537 - 20.000 ) 
    Source Clock Delay      (SCD):    8.126ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.720     8.126    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X26Y126        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y126        FDRE (Prop_fdre_C_Q)         0.419     8.545 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/Q
                         net (fo=31, routed)          1.427     9.971    riscv_steel_core_instance/instruction_csr_address_stage3[0]
    SLICE_X33Y123        LUT5 (Prop_lut5_I3_O)        0.327    10.298 r  riscv_steel_core_instance/mscratch[31]_i_28/O
                         net (fo=1, routed)           0.693    10.991    riscv_steel_core_instance/mscratch[31]_i_28_n_0
    SLICE_X33Y123        LUT6 (Prop_lut6_I2_O)        0.326    11.317 f  riscv_steel_core_instance/mscratch[31]_i_14/O
                         net (fo=71, routed)          1.300    12.617    riscv_steel_core_instance/mscratch[31]_i_14_n_0
    SLICE_X23Y127        LUT4 (Prop_lut4_I0_O)        0.152    12.769 f  riscv_steel_core_instance/mscratch[8]_i_7/O
                         net (fo=1, routed)           0.948    13.717    riscv_steel_core_instance/mscratch[8]_i_7_n_0
    SLICE_X25Y127        LUT5 (Prop_lut5_I2_O)        0.354    14.071 f  riscv_steel_core_instance/mscratch[8]_i_5/O
                         net (fo=1, routed)           0.599    14.670    riscv_steel_core_instance/mscratch[8]_i_5_n_0
    SLICE_X25Y129        LUT6 (Prop_lut6_I1_O)        0.332    15.002 r  riscv_steel_core_instance/mscratch[8]_i_3/O
                         net (fo=1, routed)           0.585    15.587    riscv_steel_core_instance/mscratch[8]_i_3_n_0
    SLICE_X28Y131        LUT6 (Prop_lut6_I2_O)        0.124    15.711 r  riscv_steel_core_instance/mscratch[8]_i_2/O
                         net (fo=3, routed)           0.639    16.349    riscv_steel_core_instance/mscratch[8]_i_2_n_0
    SLICE_X17Y131        LUT5 (Prop_lut5_I0_O)        0.124    16.473 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_6_11_i_11/O
                         net (fo=1, routed)           0.000    16.473    riscv_steel_core_instance/integer_file_reg_r1_0_31_6_11_i_11_n_0
    SLICE_X17Y131        MUXF7 (Prop_muxf7_I1_O)      0.217    16.690 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_6_11_i_4/O
                         net (fo=5, routed)           1.002    17.692    riscv_steel_core_instance/writeback_multiplexer_output[8]
    SLICE_X13Y130        LUT4 (Prop_lut4_I2_O)        0.327    18.019 r  riscv_steel_core_instance/rs2_data_stage3[8]_i_1/O
                         net (fo=7, routed)           1.035    19.054    riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]_0
    SLICE_X12Y132        LUT6 (Prop_lut6_I0_O)        0.326    19.380 r  riscv_steel_core_instance/program_counter[1]_i_21/O
                         net (fo=1, routed)           0.000    19.380    riscv_steel_core_instance/program_counter[1]_i_21_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.760 r  riscv_steel_core_instance/program_counter_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.760    riscv_steel_core_instance/program_counter_reg[1]_i_15_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.877 r  riscv_steel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.877    riscv_steel_core_instance/program_counter_reg[1]_i_11_n_0
    SLICE_X12Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.106 r  riscv_steel_core_instance/program_counter_reg[1]_i_8/CO[2]
                         net (fo=2, routed)           0.813    20.919    dual_port_ram_instance/CO[0]
    SLICE_X12Y127        LUT5 (Prop_lut5_I0_O)        0.336    21.255 r  dual_port_ram_instance/misaligned_address_exception_i_5/O
                         net (fo=1, routed)           0.623    21.879    riscv_steel_core_instance/misaligned_address_exception_reg_1
    SLICE_X13Y127        LUT6 (Prop_lut6_I2_O)        0.328    22.207 f  riscv_steel_core_instance/misaligned_address_exception_i_2/O
                         net (fo=9, routed)           0.667    22.873    dual_port_ram_instance/tx_bit_counter[3]_i_3_1
    SLICE_X16Y123        LUT6 (Prop_lut6_I2_O)        0.124    22.997 r  dual_port_ram_instance/tx_bit_counter[3]_i_8/O
                         net (fo=1, routed)           0.604    23.601    dual_port_ram_instance/tx_bit_counter[3]_i_8_n_0
    SLICE_X12Y123        LUT6 (Prop_lut6_I5_O)        0.124    23.725 r  dual_port_ram_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.770    24.496    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X12Y119        LUT3 (Prop_lut3_I1_O)        0.116    24.612 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.704    25.315    uart_instance/tx_register
    SLICE_X10Y117        FDRE                                         r  uart_instance/tx_cycle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.607    27.537    uart_instance/internal_clock_BUFG
    SLICE_X10Y117        FDRE                                         r  uart_instance/tx_cycle_counter_reg[3]/C
                         clock pessimism              0.562    28.100    
                         clock uncertainty           -0.035    28.064    
    SLICE_X10Y117        FDRE (Setup_fdre_C_R)       -0.728    27.336    uart_instance/tx_cycle_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         27.336    
                         arrival time                         -25.315    
  -------------------------------------------------------------------
                         slack                                  2.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.533%)  route 0.336ns (70.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.418ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.637     2.563    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X16Y129        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y129        FDRE (Prop_fdre_C_Q)         0.141     2.704 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/Q
                         net (fo=94, routed)          0.336     3.040    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/ADDRD0
    SLICE_X14Y129        RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.909     3.418    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/WCLK
    SLICE_X14Y129        RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.822     2.597    
    SLICE_X14Y129        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.907    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.907    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.533%)  route 0.336ns (70.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.418ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.637     2.563    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X16Y129        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y129        FDRE (Prop_fdre_C_Q)         0.141     2.704 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/Q
                         net (fo=94, routed)          0.336     3.040    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/ADDRD0
    SLICE_X14Y129        RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.909     3.418    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/WCLK
    SLICE_X14Y129        RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.822     2.597    
    SLICE_X14Y129        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.907    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.907    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.533%)  route 0.336ns (70.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.418ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.637     2.563    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X16Y129        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y129        FDRE (Prop_fdre_C_Q)         0.141     2.704 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/Q
                         net (fo=94, routed)          0.336     3.040    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/ADDRD0
    SLICE_X14Y129        RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.909     3.418    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/WCLK
    SLICE_X14Y129        RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.822     2.597    
    SLICE_X14Y129        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.907    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.907    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.533%)  route 0.336ns (70.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.418ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.637     2.563    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X16Y129        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y129        FDRE (Prop_fdre_C_Q)         0.141     2.704 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/Q
                         net (fo=94, routed)          0.336     3.040    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/ADDRD0
    SLICE_X14Y129        RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.909     3.418    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/WCLK
    SLICE_X14Y129        RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.822     2.597    
    SLICE_X14Y129        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.907    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.907    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.533%)  route 0.336ns (70.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.418ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.637     2.563    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X16Y129        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y129        FDRE (Prop_fdre_C_Q)         0.141     2.704 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/Q
                         net (fo=94, routed)          0.336     3.040    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/ADDRD0
    SLICE_X14Y129        RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.909     3.418    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/WCLK
    SLICE_X14Y129        RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.822     2.597    
    SLICE_X14Y129        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.907    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.907    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.533%)  route 0.336ns (70.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.418ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.637     2.563    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X16Y129        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y129        FDRE (Prop_fdre_C_Q)         0.141     2.704 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/Q
                         net (fo=94, routed)          0.336     3.040    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/ADDRD0
    SLICE_X14Y129        RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.909     3.418    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/WCLK
    SLICE_X14Y129        RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.822     2.597    
    SLICE_X14Y129        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.907    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.907    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.533%)  route 0.336ns (70.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.418ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.637     2.563    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X16Y129        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y129        FDRE (Prop_fdre_C_Q)         0.141     2.704 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/Q
                         net (fo=94, routed)          0.336     3.040    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/ADDRD0
    SLICE_X14Y129        RAMS32                                       r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.909     3.418    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/WCLK
    SLICE_X14Y129        RAMS32                                       r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.822     2.597    
    SLICE_X14Y129        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.907    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.907    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.533%)  route 0.336ns (70.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.418ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.637     2.563    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X16Y129        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y129        FDRE (Prop_fdre_C_Q)         0.141     2.704 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/Q
                         net (fo=94, routed)          0.336     3.040    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/ADDRD0
    SLICE_X14Y129        RAMS32                                       r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.909     3.418    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/WCLK
    SLICE_X14Y129        RAMS32                                       r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.822     2.597    
    SLICE_X14Y129        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.907    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.907    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.639     2.565    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X27Y133        FDRE                                         r  riscv_steel_core_instance/program_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y133        FDRE (Prop_fdre_C_Q)         0.141     2.706 r  riscv_steel_core_instance/program_counter_reg[17]/Q
                         net (fo=3, routed)           0.068     2.774    riscv_steel_core_instance/program_counter_reg[31]_0[12]
    SLICE_X27Y133        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.911     3.420    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X27Y133        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[17]/C
                         clock pessimism             -0.856     2.565    
    SLICE_X27Y133        FDRE (Hold_fdre_C_D)         0.075     2.640    riscv_steel_core_instance/program_counter_stage3_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.640    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.355%)  route 0.282ns (66.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.418ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.637     2.563    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y129        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y129        FDRE (Prop_fdre_C_Q)         0.141     2.704 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[2]/Q
                         net (fo=94, routed)          0.282     2.986    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/ADDRD2
    SLICE_X12Y129        RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.909     3.418    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/WCLK
    SLICE_X12Y129        RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.822     2.597    
    SLICE_X12Y129        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.851    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.851    
                         arrival time                           2.986    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdiv2
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { internal_clock_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y23   dual_port_ram_instance/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y24   dual_port_ram_instance/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y25   dual_port_ram_instance/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y26   dual_port_ram_instance/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y23   dual_port_ram_instance/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y24   dual_port_ram_instance/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y25   dual_port_ram_instance/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y26   dual_port_ram_instance/ram_reg_3/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  internal_clock_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X27Y126  dual_port_ram_instance/port0_data_out_valid_reg/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y129  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y129  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y129  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y129  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y129  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y129  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y129  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y129  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y129  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y129  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y129  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y129  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y129  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y129  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y129  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y129  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y129  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y129  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y129  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y129  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        8.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.029ns  (required time - arrival time)
  Source:                 internal_clock_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            internal_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.124ns (8.923%)  route 1.266ns (91.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           1.266     6.840    internal_clock
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.964 f  internal_clock_i_1/O
                         net (fo=1, routed)           0.000     6.964    internal_clock_i_1_n_0
    SLICE_X36Y46         FDRE                                         f  internal_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    14.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/C
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    14.993    internal_clock_reg
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  8.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 internal_clock_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            internal_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@10.000ns - clkdiv2 fall@10.000ns)
  Data Path Delay:        0.504ns  (logic 0.045ns (8.936%)  route 0.459ns (91.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 11.992 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns = ( 11.619 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 fall edge)   10.000    10.000 f  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565    11.478    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    11.619 f  internal_clock_reg/Q
                         net (fo=2, routed)           0.459    12.078    internal_clock
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    12.123 r  internal_clock_i_1/O
                         net (fo=1, routed)           0.000    12.123    internal_clock_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834    11.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/C
                         clock pessimism             -0.245    11.747    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091    11.838    internal_clock_reg
  -------------------------------------------------------------------
                         required time                        -11.838    
                         arrival time                          12.123    
  -------------------------------------------------------------------
                         slack                                  0.285    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkdiv2
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.300ns  (logic 4.170ns (66.199%)  route 2.129ns (33.801%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.731     8.137    uart_instance/internal_clock_BUFG
    SLICE_X8Y117         FDRE                                         r  uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDRE (Prop_fdre_C_Q)         0.478     8.615 r  uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           2.129    10.744    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.692    14.436 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.436    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.423ns (71.463%)  route 0.568ns (28.537%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.640     2.566    uart_instance/internal_clock_BUFG
    SLICE_X8Y117         FDRE                                         r  uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDRE (Prop_fdre_C_Q)         0.148     2.714 r  uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           0.568     3.282    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.275     4.558 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.558    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkdiv2

Max Delay           911 Endpoints
Min Delay           911 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/uart_rdata_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.282ns  (logic 2.344ns (22.796%)  route 7.938ns (77.204%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=3)
  Clock Path Skew:        7.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=706, routed)         4.231     5.697    dual_port_ram_instance/reset_IBUF
    SLICE_X9Y125         LUT4 (Prop_lut4_I3_O)        0.152     5.849 r  dual_port_ram_instance/prev_rw_address[13]_i_1/O
                         net (fo=2, routed)           0.530     6.379    riscv_steel_core_instance/prev_rw_address_reg[30]_0[1]
    SLICE_X14Y124        LUT6 (Prop_lut6_I5_O)        0.353     6.732 r  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.161     6.893    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I5_O)        0.124     7.017 r  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           1.151     8.168    dual_port_ram_instance/uart_irq_reg_1
    SLICE_X11Y137        LUT6 (Prop_lut6_I0_O)        0.124     8.292 f  dual_port_ram_instance/uart_rdata[7]_i_3/O
                         net (fo=2, routed)           1.198     9.490    dual_port_ram_instance/uart_rdata[7]_i_3_n_0
    SLICE_X12Y123        LUT4 (Prop_lut4_I0_O)        0.124     9.614 r  dual_port_ram_instance/uart_rdata[7]_i_1/O
                         net (fo=8, routed)           0.668    10.282    uart_instance/SR[0]
    SLICE_X13Y122        FDRE                                         r  uart_instance/uart_rdata_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.601     7.531    uart_instance/internal_clock_BUFG
    SLICE_X13Y122        FDRE                                         r  uart_instance/uart_rdata_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/uart_rdata_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.282ns  (logic 2.344ns (22.796%)  route 7.938ns (77.204%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=3)
  Clock Path Skew:        7.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=706, routed)         4.231     5.697    dual_port_ram_instance/reset_IBUF
    SLICE_X9Y125         LUT4 (Prop_lut4_I3_O)        0.152     5.849 r  dual_port_ram_instance/prev_rw_address[13]_i_1/O
                         net (fo=2, routed)           0.530     6.379    riscv_steel_core_instance/prev_rw_address_reg[30]_0[1]
    SLICE_X14Y124        LUT6 (Prop_lut6_I5_O)        0.353     6.732 r  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.161     6.893    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I5_O)        0.124     7.017 r  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           1.151     8.168    dual_port_ram_instance/uart_irq_reg_1
    SLICE_X11Y137        LUT6 (Prop_lut6_I0_O)        0.124     8.292 f  dual_port_ram_instance/uart_rdata[7]_i_3/O
                         net (fo=2, routed)           1.198     9.490    dual_port_ram_instance/uart_rdata[7]_i_3_n_0
    SLICE_X12Y123        LUT4 (Prop_lut4_I0_O)        0.124     9.614 r  dual_port_ram_instance/uart_rdata[7]_i_1/O
                         net (fo=8, routed)           0.668    10.282    uart_instance/SR[0]
    SLICE_X13Y122        FDRE                                         r  uart_instance/uart_rdata_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.601     7.531    uart_instance/internal_clock_BUFG
    SLICE_X13Y122        FDRE                                         r  uart_instance/uart_rdata_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/uart_rdata_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.282ns  (logic 2.344ns (22.796%)  route 7.938ns (77.204%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=3)
  Clock Path Skew:        7.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=706, routed)         4.231     5.697    dual_port_ram_instance/reset_IBUF
    SLICE_X9Y125         LUT4 (Prop_lut4_I3_O)        0.152     5.849 r  dual_port_ram_instance/prev_rw_address[13]_i_1/O
                         net (fo=2, routed)           0.530     6.379    riscv_steel_core_instance/prev_rw_address_reg[30]_0[1]
    SLICE_X14Y124        LUT6 (Prop_lut6_I5_O)        0.353     6.732 r  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.161     6.893    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I5_O)        0.124     7.017 r  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           1.151     8.168    dual_port_ram_instance/uart_irq_reg_1
    SLICE_X11Y137        LUT6 (Prop_lut6_I0_O)        0.124     8.292 f  dual_port_ram_instance/uart_rdata[7]_i_3/O
                         net (fo=2, routed)           1.198     9.490    dual_port_ram_instance/uart_rdata[7]_i_3_n_0
    SLICE_X12Y123        LUT4 (Prop_lut4_I0_O)        0.124     9.614 r  dual_port_ram_instance/uart_rdata[7]_i_1/O
                         net (fo=8, routed)           0.668    10.282    uart_instance/SR[0]
    SLICE_X13Y122        FDRE                                         r  uart_instance/uart_rdata_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.601     7.531    uart_instance/internal_clock_BUFG
    SLICE_X13Y122        FDRE                                         r  uart_instance/uart_rdata_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/uart_rdata_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.282ns  (logic 2.344ns (22.796%)  route 7.938ns (77.204%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=3)
  Clock Path Skew:        7.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=706, routed)         4.231     5.697    dual_port_ram_instance/reset_IBUF
    SLICE_X9Y125         LUT4 (Prop_lut4_I3_O)        0.152     5.849 r  dual_port_ram_instance/prev_rw_address[13]_i_1/O
                         net (fo=2, routed)           0.530     6.379    riscv_steel_core_instance/prev_rw_address_reg[30]_0[1]
    SLICE_X14Y124        LUT6 (Prop_lut6_I5_O)        0.353     6.732 r  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.161     6.893    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I5_O)        0.124     7.017 r  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           1.151     8.168    dual_port_ram_instance/uart_irq_reg_1
    SLICE_X11Y137        LUT6 (Prop_lut6_I0_O)        0.124     8.292 f  dual_port_ram_instance/uart_rdata[7]_i_3/O
                         net (fo=2, routed)           1.198     9.490    dual_port_ram_instance/uart_rdata[7]_i_3_n_0
    SLICE_X12Y123        LUT4 (Prop_lut4_I0_O)        0.124     9.614 r  dual_port_ram_instance/uart_rdata[7]_i_1/O
                         net (fo=8, routed)           0.668    10.282    uart_instance/SR[0]
    SLICE_X13Y122        FDRE                                         r  uart_instance/uart_rdata_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.601     7.531    uart_instance/internal_clock_BUFG
    SLICE_X13Y122        FDRE                                         r  uart_instance/uart_rdata_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/uart_rdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.282ns  (logic 2.344ns (22.796%)  route 7.938ns (77.204%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=3)
  Clock Path Skew:        7.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=706, routed)         4.231     5.697    dual_port_ram_instance/reset_IBUF
    SLICE_X9Y125         LUT4 (Prop_lut4_I3_O)        0.152     5.849 r  dual_port_ram_instance/prev_rw_address[13]_i_1/O
                         net (fo=2, routed)           0.530     6.379    riscv_steel_core_instance/prev_rw_address_reg[30]_0[1]
    SLICE_X14Y124        LUT6 (Prop_lut6_I5_O)        0.353     6.732 r  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.161     6.893    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I5_O)        0.124     7.017 r  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           1.151     8.168    dual_port_ram_instance/uart_irq_reg_1
    SLICE_X11Y137        LUT6 (Prop_lut6_I0_O)        0.124     8.292 f  dual_port_ram_instance/uart_rdata[7]_i_3/O
                         net (fo=2, routed)           1.198     9.490    dual_port_ram_instance/uart_rdata[7]_i_3_n_0
    SLICE_X12Y123        LUT4 (Prop_lut4_I0_O)        0.124     9.614 r  dual_port_ram_instance/uart_rdata[7]_i_1/O
                         net (fo=8, routed)           0.668    10.282    uart_instance/SR[0]
    SLICE_X13Y122        FDRE                                         r  uart_instance/uart_rdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.601     7.531    uart_instance/internal_clock_BUFG
    SLICE_X13Y122        FDRE                                         r  uart_instance/uart_rdata_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/uart_rdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.282ns  (logic 2.344ns (22.796%)  route 7.938ns (77.204%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=3)
  Clock Path Skew:        7.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=706, routed)         4.231     5.697    dual_port_ram_instance/reset_IBUF
    SLICE_X9Y125         LUT4 (Prop_lut4_I3_O)        0.152     5.849 r  dual_port_ram_instance/prev_rw_address[13]_i_1/O
                         net (fo=2, routed)           0.530     6.379    riscv_steel_core_instance/prev_rw_address_reg[30]_0[1]
    SLICE_X14Y124        LUT6 (Prop_lut6_I5_O)        0.353     6.732 r  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.161     6.893    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I5_O)        0.124     7.017 r  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           1.151     8.168    dual_port_ram_instance/uart_irq_reg_1
    SLICE_X11Y137        LUT6 (Prop_lut6_I0_O)        0.124     8.292 f  dual_port_ram_instance/uart_rdata[7]_i_3/O
                         net (fo=2, routed)           1.198     9.490    dual_port_ram_instance/uart_rdata[7]_i_3_n_0
    SLICE_X12Y123        LUT4 (Prop_lut4_I0_O)        0.124     9.614 r  dual_port_ram_instance/uart_rdata[7]_i_1/O
                         net (fo=8, routed)           0.668    10.282    uart_instance/SR[0]
    SLICE_X13Y122        FDRE                                         r  uart_instance/uart_rdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.601     7.531    uart_instance/internal_clock_BUFG
    SLICE_X13Y122        FDRE                                         r  uart_instance/uart_rdata_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/uart_rdata_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.282ns  (logic 2.344ns (22.796%)  route 7.938ns (77.204%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=3)
  Clock Path Skew:        7.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=706, routed)         4.231     5.697    dual_port_ram_instance/reset_IBUF
    SLICE_X9Y125         LUT4 (Prop_lut4_I3_O)        0.152     5.849 r  dual_port_ram_instance/prev_rw_address[13]_i_1/O
                         net (fo=2, routed)           0.530     6.379    riscv_steel_core_instance/prev_rw_address_reg[30]_0[1]
    SLICE_X14Y124        LUT6 (Prop_lut6_I5_O)        0.353     6.732 r  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.161     6.893    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I5_O)        0.124     7.017 r  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           1.151     8.168    dual_port_ram_instance/uart_irq_reg_1
    SLICE_X11Y137        LUT6 (Prop_lut6_I0_O)        0.124     8.292 f  dual_port_ram_instance/uart_rdata[7]_i_3/O
                         net (fo=2, routed)           1.198     9.490    dual_port_ram_instance/uart_rdata[7]_i_3_n_0
    SLICE_X12Y123        LUT4 (Prop_lut4_I0_O)        0.124     9.614 r  dual_port_ram_instance/uart_rdata[7]_i_1/O
                         net (fo=8, routed)           0.668    10.282    uart_instance/SR[0]
    SLICE_X13Y122        FDRE                                         r  uart_instance/uart_rdata_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.601     7.531    uart_instance/internal_clock_BUFG
    SLICE_X13Y122        FDRE                                         r  uart_instance/uart_rdata_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.262ns  (logic 2.726ns (26.563%)  route 7.536ns (73.437%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        7.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.537ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=706, routed)         4.231     5.697    dual_port_ram_instance/reset_IBUF
    SLICE_X9Y125         LUT4 (Prop_lut4_I3_O)        0.152     5.849 r  dual_port_ram_instance/prev_rw_address[13]_i_1/O
                         net (fo=2, routed)           0.530     6.379    riscv_steel_core_instance/prev_rw_address_reg[30]_0[1]
    SLICE_X14Y124        LUT6 (Prop_lut6_I5_O)        0.353     6.732 r  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.161     6.893    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I5_O)        0.124     7.017 r  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.599     7.616    riscv_steel_core_instance/prev_rw_address_reg[4]_0
    SLICE_X12Y124        LUT5 (Prop_lut5_I4_O)        0.150     7.766 r  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.445     8.211    dual_port_ram_instance/tx_register_reg[0]_0
    SLICE_X12Y123        LUT6 (Prop_lut6_I0_O)        0.328     8.539 f  dual_port_ram_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          1.047     9.586    dual_port_ram_instance/prev_rw_address_reg[2]
    SLICE_X9Y119         LUT3 (Prop_lut3_I1_O)        0.152     9.738 r  dual_port_ram_instance/tx_register[0]_i_1/O
                         net (fo=1, routed)           0.524    10.262    uart_instance/tx_register_reg[8]_1[0]
    SLICE_X8Y117         FDRE                                         r  uart_instance/tx_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.607     7.537    uart_instance/internal_clock_BUFG
    SLICE_X8Y117         FDRE                                         r  uart_instance/tx_register_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/uart_rdata_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.258ns  (logic 2.344ns (22.849%)  route 7.914ns (77.151%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=3)
  Clock Path Skew:        7.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.534ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=706, routed)         4.231     5.697    dual_port_ram_instance/reset_IBUF
    SLICE_X9Y125         LUT4 (Prop_lut4_I3_O)        0.152     5.849 r  dual_port_ram_instance/prev_rw_address[13]_i_1/O
                         net (fo=2, routed)           0.530     6.379    riscv_steel_core_instance/prev_rw_address_reg[30]_0[1]
    SLICE_X14Y124        LUT6 (Prop_lut6_I5_O)        0.353     6.732 r  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.161     6.893    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I5_O)        0.124     7.017 r  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           1.151     8.168    dual_port_ram_instance/uart_irq_reg_1
    SLICE_X11Y137        LUT6 (Prop_lut6_I0_O)        0.124     8.292 f  dual_port_ram_instance/uart_rdata[7]_i_3/O
                         net (fo=2, routed)           1.198     9.490    dual_port_ram_instance/uart_rdata[7]_i_3_n_0
    SLICE_X12Y123        LUT4 (Prop_lut4_I0_O)        0.124     9.614 r  dual_port_ram_instance/uart_rdata[7]_i_1/O
                         net (fo=8, routed)           0.644    10.258    uart_instance/SR[0]
    SLICE_X13Y120        FDRE                                         r  uart_instance/uart_rdata_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.604     7.534    uart_instance/internal_clock_BUFG
    SLICE_X13Y120        FDRE                                         r  uart_instance/uart_rdata_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_register_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.139ns  (logic 2.690ns (26.531%)  route 7.449ns (73.469%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        7.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.537ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=706, routed)         4.231     5.697    dual_port_ram_instance/reset_IBUF
    SLICE_X9Y125         LUT4 (Prop_lut4_I3_O)        0.152     5.849 f  dual_port_ram_instance/prev_rw_address[13]_i_1/O
                         net (fo=2, routed)           0.530     6.379    riscv_steel_core_instance/prev_rw_address_reg[30]_0[1]
    SLICE_X14Y124        LUT6 (Prop_lut6_I5_O)        0.353     6.732 f  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.161     6.893    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I5_O)        0.124     7.017 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.599     7.616    riscv_steel_core_instance/prev_rw_address_reg[4]_0
    SLICE_X12Y124        LUT5 (Prop_lut5_I4_O)        0.150     7.766 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.445     8.211    dual_port_ram_instance/tx_register_reg[0]_0
    SLICE_X12Y123        LUT6 (Prop_lut6_I0_O)        0.328     8.539 r  dual_port_ram_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.770     9.309    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X12Y119        LUT3 (Prop_lut3_I1_O)        0.116     9.425 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.713    10.139    uart_instance/tx_register
    SLICE_X8Y117         FDRE                                         r  uart_instance/tx_register_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.607     7.537    uart_instance/internal_clock_BUFG
    SLICE_X8Y117         FDRE                                         r  uart_instance/tx_register_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/immediate_stage3_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.235ns (26.790%)  route 0.642ns (73.210%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=706, routed)         0.642     0.876    riscv_steel_core_instance/reset_IBUF
    SLICE_X11Y137        FDRE                                         r  riscv_steel_core_instance/immediate_stage3_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.917     3.426    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y137        FDRE                                         r  riscv_steel_core_instance/immediate_stage3_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/immediate_stage3_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.235ns (26.790%)  route 0.642ns (73.210%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=706, routed)         0.642     0.876    riscv_steel_core_instance/reset_IBUF
    SLICE_X10Y137        FDRE                                         r  riscv_steel_core_instance/immediate_stage3_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.917     3.426    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X10Y137        FDRE                                         r  riscv_steel_core_instance/immediate_stage3_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/immediate_stage3_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.235ns (26.790%)  route 0.642ns (73.210%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=706, routed)         0.642     0.876    riscv_steel_core_instance/reset_IBUF
    SLICE_X10Y137        FDRE                                         r  riscv_steel_core_instance/immediate_stage3_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.917     3.426    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X10Y137        FDRE                                         r  riscv_steel_core_instance/immediate_stage3_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/immediate_stage3_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.235ns (26.790%)  route 0.642ns (73.210%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=706, routed)         0.642     0.876    riscv_steel_core_instance/reset_IBUF
    SLICE_X11Y137        FDRE                                         r  riscv_steel_core_instance/immediate_stage3_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.917     3.426    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y137        FDRE                                         r  riscv_steel_core_instance/immediate_stage3_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/immediate_stage3_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.235ns (26.790%)  route 0.642ns (73.210%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=706, routed)         0.642     0.876    riscv_steel_core_instance/reset_IBUF
    SLICE_X10Y137        FDRE                                         r  riscv_steel_core_instance/immediate_stage3_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.917     3.426    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X10Y137        FDRE                                         r  riscv_steel_core_instance/immediate_stage3_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/rs1_data_stage3_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.235ns (26.790%)  route 0.642ns (73.210%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=706, routed)         0.642     0.876    riscv_steel_core_instance/reset_IBUF
    SLICE_X11Y137        FDRE                                         r  riscv_steel_core_instance/rs1_data_stage3_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.917     3.426    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y137        FDRE                                         r  riscv_steel_core_instance/rs1_data_stage3_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/rs2_data_stage3_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.235ns (26.790%)  route 0.642ns (73.210%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=706, routed)         0.642     0.876    riscv_steel_core_instance/reset_IBUF
    SLICE_X11Y137        FDRE                                         r  riscv_steel_core_instance/rs2_data_stage3_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.917     3.426    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y137        FDRE                                         r  riscv_steel_core_instance/rs2_data_stage3_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/prev_data_out_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.896ns  (logic 0.235ns (26.211%)  route 0.661ns (73.789%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=706, routed)         0.661     0.896    riscv_steel_core_instance/reset_IBUF
    SLICE_X7Y130         FDRE                                         r  riscv_steel_core_instance/prev_data_out_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.938     3.447    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X7Y130         FDRE                                         r  riscv_steel_core_instance/prev_data_out_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/prev_data_out_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.896ns  (logic 0.235ns (26.211%)  route 0.661ns (73.789%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=706, routed)         0.661     0.896    riscv_steel_core_instance/reset_IBUF
    SLICE_X7Y130         FDRE                                         r  riscv_steel_core_instance/prev_data_out_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.938     3.447    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X7Y130         FDRE                                         r  riscv_steel_core_instance/prev_data_out_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_3/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.898ns  (logic 0.235ns (26.135%)  route 0.664ns (73.865%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=706, routed)         0.664     0.898    dual_port_ram_instance/reset_IBUF
    RAMB36_X0Y26         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.957     3.466    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y26         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/CLKARDCLK





