
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -16.34

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.19

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.19

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.u2.d[3]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][11]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.u2.d[3]$_DFF_P_/CK (DFF_X1)
     1    2.32    0.01    0.06    0.06 ^ u0.u2.d[3]$_DFF_P_/QN (DFF_X1)
                                         _00420_ (net)
                  0.01    0.00    0.06 ^ _15902_/A (XNOR2_X1)
     2    4.06    0.01    0.02    0.08 v _15902_/ZN (XNOR2_X1)
                                         _06743_ (net)
                  0.01    0.00    0.08 v _16005_/B1 (AOI21_X1)
     1    1.25    0.01    0.02    0.11 ^ _16005_/ZN (AOI21_X1)
                                         _00323_ (net)
                  0.01    0.00    0.11 ^ u0.w[1][11]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][11]$_DFF_P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa21_sr[6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ld_r$_DFF_P_/CK (DFF_X1)
     1    3.16    0.01    0.08    0.08 v ld_r$_DFF_P_/Q (DFF_X1)
                                         ld_r (net)
                  0.01    0.00    0.08 v _18258_/A (BUF_X4)
     5   20.71    0.01    0.03    0.11 v _18258_/Z (BUF_X4)
                                         _08970_ (net)
                  0.01    0.00    0.11 v _18298_/A (INV_X4)
     5   16.31    0.01    0.02    0.13 ^ _18298_/ZN (INV_X4)
                                         _09009_ (net)
                  0.01    0.00    0.13 ^ _18299_/A (BUF_X8)
    10   29.20    0.01    0.03    0.16 ^ _18299_/Z (BUF_X8)
                                         _09010_ (net)
                  0.01    0.00    0.16 ^ _18392_/A (BUF_X4)
    10   42.22    0.02    0.04    0.20 ^ _18392_/Z (BUF_X4)
                                         _09099_ (net)
                  0.03    0.01    0.21 ^ _19163_/A (BUF_X4)
    10   36.88    0.02    0.04    0.25 ^ _19163_/Z (BUF_X4)
                                         _09856_ (net)
                  0.02    0.01    0.26 ^ _20526_/A (BUF_X4)
    10   42.53    0.03    0.04    0.30 ^ _20526_/Z (BUF_X4)
                                         _11191_ (net)
                  0.03    0.01    0.31 ^ _25933_/A2 (NAND3_X1)
     1    1.59    0.02    0.02    0.33 v _25933_/ZN (NAND3_X1)
                                         _02941_ (net)
                  0.02    0.00    0.33 v _25936_/B1 (AOI21_X1)
     1    1.02    0.02    0.03    0.36 ^ _25936_/ZN (AOI21_X1)
                                         _02944_ (net)
                  0.02    0.00    0.36 ^ _25945_/A1 (OR3_X1)
     1    7.24    0.02    0.04    0.40 ^ _25945_/ZN (OR3_X1)
                                         _02953_ (net)
                  0.02    0.00    0.40 ^ _25946_/A (BUF_X2)
    10   23.59    0.03    0.05    0.45 ^ _25946_/Z (BUF_X2)
                                         _02954_ (net)
                  0.03    0.00    0.45 ^ _26133_/A (BUF_X2)
    13   35.07    0.04    0.06    0.51 ^ _26133_/Z (BUF_X2)
                                         _15158_ (net)
                  0.04    0.00    0.51 ^ _29755_/A (HA_X1)
     1    1.82    0.02    0.05    0.57 ^ _29755_/S (HA_X1)
                                         _15161_ (net)
                  0.02    0.00    0.57 ^ _26032_/A (BUF_X2)
     9   19.36    0.02    0.04    0.61 ^ _26032_/Z (BUF_X2)
                                         _03036_ (net)
                  0.02    0.00    0.61 ^ _26354_/A1 (NAND3_X1)
     5    9.38    0.03    0.05    0.66 v _26354_/ZN (NAND3_X1)
                                         _03354_ (net)
                  0.03    0.00    0.66 v _26521_/A2 (AND3_X1)
     1    1.13    0.01    0.04    0.70 v _26521_/ZN (AND3_X1)
                                         _03518_ (net)
                  0.01    0.00    0.70 v _26523_/A2 (OR3_X1)
     1    1.78    0.01    0.08    0.78 v _26523_/ZN (OR3_X1)
                                         _03520_ (net)
                  0.01    0.00    0.78 v _26524_/A3 (NAND3_X1)
     1    3.28    0.02    0.03    0.80 ^ _26524_/ZN (NAND3_X1)
                                         _03521_ (net)
                  0.02    0.00    0.80 ^ _26530_/B1 (AOI21_X1)
     1    1.82    0.01    0.02    0.82 v _26530_/ZN (AOI21_X1)
                                         _03527_ (net)
                  0.01    0.00    0.82 v _26531_/A4 (NOR4_X1)
     1    7.63    0.10    0.14    0.96 ^ _26531_/ZN (NOR4_X1)
                                         _00126_ (net)
                  0.10    0.00    0.96 ^ sa21_sr[6]$_DFF_P_/D (DFF_X1)
                                  0.96   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa21_sr[6]$_DFF_P_/CK (DFF_X1)
                         -0.05    0.77   library setup time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -0.96   data arrival time
-----------------------------------------------------------------------------
                                 -0.19   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa21_sr[6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ld_r$_DFF_P_/CK (DFF_X1)
     1    3.16    0.01    0.08    0.08 v ld_r$_DFF_P_/Q (DFF_X1)
                                         ld_r (net)
                  0.01    0.00    0.08 v _18258_/A (BUF_X4)
     5   20.71    0.01    0.03    0.11 v _18258_/Z (BUF_X4)
                                         _08970_ (net)
                  0.01    0.00    0.11 v _18298_/A (INV_X4)
     5   16.31    0.01    0.02    0.13 ^ _18298_/ZN (INV_X4)
                                         _09009_ (net)
                  0.01    0.00    0.13 ^ _18299_/A (BUF_X8)
    10   29.20    0.01    0.03    0.16 ^ _18299_/Z (BUF_X8)
                                         _09010_ (net)
                  0.01    0.00    0.16 ^ _18392_/A (BUF_X4)
    10   42.22    0.02    0.04    0.20 ^ _18392_/Z (BUF_X4)
                                         _09099_ (net)
                  0.03    0.01    0.21 ^ _19163_/A (BUF_X4)
    10   36.88    0.02    0.04    0.25 ^ _19163_/Z (BUF_X4)
                                         _09856_ (net)
                  0.02    0.01    0.26 ^ _20526_/A (BUF_X4)
    10   42.53    0.03    0.04    0.30 ^ _20526_/Z (BUF_X4)
                                         _11191_ (net)
                  0.03    0.01    0.31 ^ _25933_/A2 (NAND3_X1)
     1    1.59    0.02    0.02    0.33 v _25933_/ZN (NAND3_X1)
                                         _02941_ (net)
                  0.02    0.00    0.33 v _25936_/B1 (AOI21_X1)
     1    1.02    0.02    0.03    0.36 ^ _25936_/ZN (AOI21_X1)
                                         _02944_ (net)
                  0.02    0.00    0.36 ^ _25945_/A1 (OR3_X1)
     1    7.24    0.02    0.04    0.40 ^ _25945_/ZN (OR3_X1)
                                         _02953_ (net)
                  0.02    0.00    0.40 ^ _25946_/A (BUF_X2)
    10   23.59    0.03    0.05    0.45 ^ _25946_/Z (BUF_X2)
                                         _02954_ (net)
                  0.03    0.00    0.45 ^ _26133_/A (BUF_X2)
    13   35.07    0.04    0.06    0.51 ^ _26133_/Z (BUF_X2)
                                         _15158_ (net)
                  0.04    0.00    0.51 ^ _29755_/A (HA_X1)
     1    1.82    0.02    0.05    0.57 ^ _29755_/S (HA_X1)
                                         _15161_ (net)
                  0.02    0.00    0.57 ^ _26032_/A (BUF_X2)
     9   19.36    0.02    0.04    0.61 ^ _26032_/Z (BUF_X2)
                                         _03036_ (net)
                  0.02    0.00    0.61 ^ _26354_/A1 (NAND3_X1)
     5    9.38    0.03    0.05    0.66 v _26354_/ZN (NAND3_X1)
                                         _03354_ (net)
                  0.03    0.00    0.66 v _26521_/A2 (AND3_X1)
     1    1.13    0.01    0.04    0.70 v _26521_/ZN (AND3_X1)
                                         _03518_ (net)
                  0.01    0.00    0.70 v _26523_/A2 (OR3_X1)
     1    1.78    0.01    0.08    0.78 v _26523_/ZN (OR3_X1)
                                         _03520_ (net)
                  0.01    0.00    0.78 v _26524_/A3 (NAND3_X1)
     1    3.28    0.02    0.03    0.80 ^ _26524_/ZN (NAND3_X1)
                                         _03521_ (net)
                  0.02    0.00    0.80 ^ _26530_/B1 (AOI21_X1)
     1    1.82    0.01    0.02    0.82 v _26530_/ZN (AOI21_X1)
                                         _03527_ (net)
                  0.01    0.00    0.82 v _26531_/A4 (NOR4_X1)
     1    7.63    0.10    0.14    0.96 ^ _26531_/ZN (NOR4_X1)
                                         _00126_ (net)
                  0.10    0.00    0.96 ^ sa21_sr[6]$_DFF_P_/D (DFF_X1)
                                  0.96   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa21_sr[6]$_DFF_P_/CK (DFF_X1)
                         -0.05    0.77   library setup time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -0.96   data arrival time
-----------------------------------------------------------------------------
                                 -0.19   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_17290_/ZN                             10.47   12.43   -1.96 (VIOLATED)
_28807_/ZN                             16.02   17.55   -1.53 (VIOLATED)
_21354_/ZN                             31.74   32.32   -0.58 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.05844290554523468

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2944

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-1.9616427421569824

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.1873

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 3

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 160

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa21_sr[6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ ld_r$_DFF_P_/CK (DFF_X1)
   0.08    0.08 v ld_r$_DFF_P_/Q (DFF_X1)
   0.03    0.11 v _18258_/Z (BUF_X4)
   0.02    0.13 ^ _18298_/ZN (INV_X4)
   0.03    0.16 ^ _18299_/Z (BUF_X8)
   0.04    0.20 ^ _18392_/Z (BUF_X4)
   0.05    0.25 ^ _19163_/Z (BUF_X4)
   0.05    0.30 ^ _20526_/Z (BUF_X4)
   0.03    0.33 v _25933_/ZN (NAND3_X1)
   0.03    0.36 ^ _25936_/ZN (AOI21_X1)
   0.04    0.40 ^ _25945_/ZN (OR3_X1)
   0.05    0.45 ^ _25946_/Z (BUF_X2)
   0.07    0.51 ^ _26133_/Z (BUF_X2)
   0.05    0.57 ^ _29755_/S (HA_X1)
   0.04    0.61 ^ _26032_/Z (BUF_X2)
   0.05    0.66 v _26354_/ZN (NAND3_X1)
   0.04    0.70 v _26521_/ZN (AND3_X1)
   0.08    0.78 v _26523_/ZN (OR3_X1)
   0.03    0.80 ^ _26524_/ZN (NAND3_X1)
   0.02    0.82 v _26530_/ZN (AOI21_X1)
   0.14    0.96 ^ _26531_/ZN (NOR4_X1)
   0.00    0.96 ^ sa21_sr[6]$_DFF_P_/D (DFF_X1)
           0.96   data arrival time

   0.82    0.82   clock clk (rise edge)
   0.00    0.82   clock network delay (ideal)
   0.00    0.82   clock reconvergence pessimism
           0.82 ^ sa21_sr[6]$_DFF_P_/CK (DFF_X1)
  -0.05    0.77   library setup time
           0.77   data required time
---------------------------------------------------------
           0.77   data required time
          -0.96   data arrival time
---------------------------------------------------------
          -0.19   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0.u2.d[3]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][11]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ u0.u2.d[3]$_DFF_P_/CK (DFF_X1)
   0.06    0.06 ^ u0.u2.d[3]$_DFF_P_/QN (DFF_X1)
   0.02    0.08 v _15902_/ZN (XNOR2_X1)
   0.02    0.11 ^ _16005_/ZN (AOI21_X1)
   0.00    0.11 ^ u0.w[1][11]$_DFF_P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ u0.w[1][11]$_DFF_P_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.9629

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.1891

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-19.638592

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.23e-03   1.07e-03   4.44e-05   1.03e-02   2.9%
Combinational          1.67e-01   1.79e-01   5.07e-04   3.46e-01  97.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.76e-01   1.80e-01   5.51e-04   3.56e-01 100.0%
                          49.4%      50.4%       0.2%
