SIM=icarus
TOPLEVEL_LANG = verilog
VERILOG_SOURCES = $(shell pwd)/adder_tree_tb.v
TOPLEVEL = adder_tree_tb
MODULE = adder_tree_test

include $(shell cocotb-config --makefiles)/Makefile.sim
