From ec76ea087ef8edd18390d87c13b72042a113227a Mon Sep 17 00:00:00 2001
Message-Id: <ec76ea087ef8edd18390d87c13b72042a113227a.1413837857.git.chang-joon.lee@intel.com>
In-Reply-To: <006497b7323eca32c2f489a1a9f662743c0d16d2.1413837855.git.chang-joon.lee@intel.com>
References: <006497b7323eca32c2f489a1a9f662743c0d16d2.1413837855.git.chang-joon.lee@intel.com>
From: Michel Thierry <michel.thierry@intel.com>
Date: Mon, 7 Jul 2014 13:59:04 +0100
Subject: [PATCH 136/312] FOR_UPSTREAM [VPG]: drm/i915: Add
 WaDisableFfDopClockGating:bdw

Disable FF DOP clock gating.

Issue: VIZ-4086
Change-Id: I5e420959d40760396a90d5e3009cc5e102404bef
Signed-off-by: Michel Thierry <michel.thierry@intel.com>
---
 drivers/gpu/drm/i915/i915_reg.h |    1 +
 drivers/gpu/drm/i915/intel_pm.c |    4 ++++
 2 files changed, 5 insertions(+)

diff --git a/drivers/gpu/drm/i915/i915_reg.h b/drivers/gpu/drm/i915/i915_reg.h
index 6c09364..9b4edca 100644
--- a/drivers/gpu/drm/i915/i915_reg.h
+++ b/drivers/gpu/drm/i915/i915_reg.h
@@ -5643,6 +5643,7 @@ enum punit_power_well {
 #define   GEN6_RC7			4
 
 #define GEN7_MISCCPCTL			(0x9424)
+#define   GEN8_DOP_CLOCK_GATE_CFCLK_ENABLE	(1<<2)
 #define   GEN7_DOP_CLOCK_GATE_ENABLE	(1<<0)
 
 /* IVYBRIDGE DPF */
diff --git a/drivers/gpu/drm/i915/intel_pm.c b/drivers/gpu/drm/i915/intel_pm.c
index 8a61278..47c0fe3 100644
--- a/drivers/gpu/drm/i915/intel_pm.c
+++ b/drivers/gpu/drm/i915/intel_pm.c
@@ -5608,6 +5608,10 @@ static void gen8_init_clock_gating(struct drm_device *dev)
 
 	/* WaProgramL3SqcReg1Default:bdw */
 	I915_WRITE(GEN8_L3SQCREG1, GEN8_L3SQCREG1_DEFAULT_VALUE);
+
+	/* WaDisableFfDopClockGating:bdw */
+	I915_WRITE(GEN7_MISCCPCTL, I915_READ(GEN7_MISCCPCTL) &
+			~GEN8_DOP_CLOCK_GATE_CFCLK_ENABLE);
 }
 
 static void haswell_init_clock_gating(struct drm_device *dev)
-- 
1.7.9.5

