{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ADS131A0X.qsys ADS131A0X.BAK.qsys " "Backing up file \"ADS131A0X.qsys\" to \"ADS131A0X.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1748493432413 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ADS131A0X/synthesis/ADS131A0X.v ADS131A0X.BAK.v " "Backing up file \"ADS131A0X/synthesis/ADS131A0X.v\" to \"ADS131A0X.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1748493432416 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys ADS131A0X.qsys " "Started upgrading IP component Qsys with file \"ADS131A0X.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1748493432416 ""}
{ "Info" "" "" "2025.05.29.12:37:19 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2025.05.29.12:37:19 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1748493439442 ""}
{ "Info" "" "" "2025.05.29.12:37:19 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2025.05.29.12:37:19 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1748493439452 ""}
{ "Info" "ADS131A0X_generation.rpt" "" "2025.05.29.12:37:27 Info: Saving generation log to C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X" {  } {  } 0 0 "2025.05.29.12:37:27 Info: Saving generation log to C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X" 0 0 "Shell" 0 -1 1748493447443 ""}
{ "Info" "" "" "2025.05.29.12:37:27 Info: Starting: Create simulation model" {  } {  } 0 0 "2025.05.29.12:37:27 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1748493447444 ""}
{ "Info" "" "" "2025.05.29.12:37:27 Info: qsys-generate C:\\Users\\guan-ming.dennis-won\\Documents\\Code\\ADS131A0X_Library\\ADS131A0X.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\guan-ming.dennis-won\\Documents\\Code\\ADS131A0X_Library\\ADS131A0X\\simulation --family=\"Cyclone 10 LP\" --part=10CL040YF484C8G" {  } {  } 0 0 "2025.05.29.12:37:27 Info: qsys-generate C:\\Users\\guan-ming.dennis-won\\Documents\\Code\\ADS131A0X_Library\\ADS131A0X.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\guan-ming.dennis-won\\Documents\\Code\\ADS131A0X_Library\\ADS131A0X\\simulation --family=\"Cyclone 10 LP\" --part=10CL040YF484C8G" 0 0 "Shell" 0 -1 1748493447449 ""}
{ "Info" "ADS131A0X.qsys" "" "2025.05.29.12:37:27 Info: Loading ADS131A0X_Library" {  } {  } 0 0 "2025.05.29.12:37:27 Info: Loading ADS131A0X_Library" 0 0 "Shell" 0 -1 1748493447490 ""}
{ "Info" "" "" "2025.05.29.12:37:28 Info: Reading input file" {  } {  } 0 0 "2025.05.29.12:37:28 Info: Reading input file" 0 0 "Shell" 0 -1 1748493448162 ""}
{ "Info" "" "" "2025.05.29.12:37:28 Info: Adding CLK \[clock_source 23.1\]" {  } {  } 0 0 "2025.05.29.12:37:28 Info: Adding CLK \[clock_source 23.1\]" 0 0 "Shell" 0 -1 1748493448166 ""}
{ "Info" "" "" "2025.05.29.12:37:28 Info: Parameterizing module CLK" {  } {  } 0 0 "2025.05.29.12:37:28 Info: Parameterizing module CLK" 0 0 "Shell" 0 -1 1748493448167 ""}
{ "Info" "" "" "2025.05.29.12:37:28 Info: Adding DEBUG \[altera_avalon_jtag_uart 23.1\]" {  } {  } 0 0 "2025.05.29.12:37:28 Info: Adding DEBUG \[altera_avalon_jtag_uart 23.1\]" 0 0 "Shell" 0 -1 1748493448167 ""}
{ "Info" "" "" "2025.05.29.12:37:28 Info: Parameterizing module DEBUG" {  } {  } 0 0 "2025.05.29.12:37:28 Info: Parameterizing module DEBUG" 0 0 "Shell" 0 -1 1748493448168 ""}
{ "Info" "" "" "2025.05.29.12:37:28 Info: Adding GPIO \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2025.05.29.12:37:28 Info: Adding GPIO \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1748493448169 ""}
{ "Info" "" "" "2025.05.29.12:37:28 Info: Parameterizing module GPIO" {  } {  } 0 0 "2025.05.29.12:37:28 Info: Parameterizing module GPIO" 0 0 "Shell" 0 -1 1748493448169 ""}
{ "Info" "" "" "2025.05.29.12:37:28 Info: Adding NIOS \[altera_nios2_gen2 23.1\]" {  } {  } 0 0 "2025.05.29.12:37:28 Info: Adding NIOS \[altera_nios2_gen2 23.1\]" 0 0 "Shell" 0 -1 1748493448170 ""}
{ "Info" "" "" "2025.05.29.12:37:28 Info: Parameterizing module NIOS" {  } {  } 0 0 "2025.05.29.12:37:28 Info: Parameterizing module NIOS" 0 0 "Shell" 0 -1 1748493448172 ""}
{ "Info" "" "" "2025.05.29.12:37:28 Info: Adding RAM \[altera_avalon_onchip_memory2 23.1\]" {  } {  } 0 0 "2025.05.29.12:37:28 Info: Adding RAM \[altera_avalon_onchip_memory2 23.1\]" 0 0 "Shell" 0 -1 1748493448174 ""}
{ "Info" "" "" "2025.05.29.12:37:28 Info: Parameterizing module RAM" {  } {  } 0 0 "2025.05.29.12:37:28 Info: Parameterizing module RAM" 0 0 "Shell" 0 -1 1748493448174 ""}
{ "Info" "" "" "2025.05.29.12:37:28 Info: Adding SPI \[altera_avalon_spi 23.1\]" {  } {  } 0 0 "2025.05.29.12:37:28 Info: Adding SPI \[altera_avalon_spi 23.1\]" 0 0 "Shell" 0 -1 1748493448175 ""}
{ "Info" "" "" "2025.05.29.12:37:28 Info: Parameterizing module SPI" {  } {  } 0 0 "2025.05.29.12:37:28 Info: Parameterizing module SPI" 0 0 "Shell" 0 -1 1748493448176 ""}
{ "Info" "" "" "2025.05.29.12:37:28 Info: Adding TIMER \[altera_avalon_timer 23.1\]" {  } {  } 0 0 "2025.05.29.12:37:28 Info: Adding TIMER \[altera_avalon_timer 23.1\]" 0 0 "Shell" 0 -1 1748493448177 ""}
{ "Info" "" "" "2025.05.29.12:37:28 Info: Parameterizing module TIMER" {  } {  } 0 0 "2025.05.29.12:37:28 Info: Parameterizing module TIMER" 0 0 "Shell" 0 -1 1748493448177 ""}
{ "Info" "" "" "2025.05.29.12:37:28 Info: Building connections" {  } {  } 0 0 "2025.05.29.12:37:28 Info: Building connections" 0 0 "Shell" 0 -1 1748493448177 ""}
{ "Info" "" "" "2025.05.29.12:37:28 Info: Parameterizing connections" {  } {  } 0 0 "2025.05.29.12:37:28 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1748493448180 ""}
{ "Info" "" "" "2025.05.29.12:37:28 Info: Validating" {  } {  } 0 0 "2025.05.29.12:37:28 Info: Validating" 0 0 "Shell" 0 -1 1748493448181 ""}
{ "Info" "" "" "2025.05.29.12:37:29 Info: Done reading input file" {  } {  } 0 0 "2025.05.29.12:37:29 Info: Done reading input file" 0 0 "Shell" 0 -1 1748493449004 ""}
{ "Info" "" "" "2025.05.29.12:37:30 Info: ADS131A0X.DEBUG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2025.05.29.12:37:30 Info: ADS131A0X.DEBUG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1748493450450 ""}
{ "Warning" "" "" "2025.05.29.12:37:30 Warning: ADS131A0X.NIOS: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable." {  } {  } 0 0 "2025.05.29.12:37:30 Warning: ADS131A0X.NIOS: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable." 0 0 "Shell" 0 -1 1748493450451 ""}
{ "Info" "" "" "2025.05.29.12:37:30 Info: ADS131A0X: Generating ADS131A0X \"ADS131A0X\" for SIM_VERILOG" {  } {  } 0 0 "2025.05.29.12:37:30 Info: ADS131A0X: Generating ADS131A0X \"ADS131A0X\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1748493450683 ""}
{ "Info" "" "" "2025.05.29.12:37:37 Info: DEBUG: Starting RTL generation for module 'ADS131A0X_DEBUG'" {  } {  } 0 0 "2025.05.29.12:37:37 Info: DEBUG: Starting RTL generation for module 'ADS131A0X_DEBUG'" 0 0 "Shell" 0 -1 1748493457993 ""}
{ "Info" "}]" "" "2025.05.29.12:37:37 Info: DEBUG:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=ADS131A0X_DEBUG --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0002_DEBUG_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0002_DEBUG_gen//ADS131A0X_DEBUG_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0002_DEBUG_gen" {  } {  } 0 0 "2025.05.29.12:37:37 Info: DEBUG:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=ADS131A0X_DEBUG --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0002_DEBUG_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0002_DEBUG_gen//ADS131A0X_DEBUG_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0002_DEBUG_gen" 0 0 "Shell" 0 -1 1748493457994 ""}
{ "Info" "" "" "2025.05.29.12:37:38 Info: DEBUG: Done RTL generation for module 'ADS131A0X_DEBUG'" {  } {  } 0 0 "2025.05.29.12:37:38 Info: DEBUG: Done RTL generation for module 'ADS131A0X_DEBUG'" 0 0 "Shell" 0 -1 1748493458441 ""}
{ "Info" "" "" "2025.05.29.12:37:38 Info: DEBUG: \"ADS131A0X\" instantiated altera_avalon_jtag_uart \"DEBUG\"" {  } {  } 0 0 "2025.05.29.12:37:38 Info: DEBUG: \"ADS131A0X\" instantiated altera_avalon_jtag_uart \"DEBUG\"" 0 0 "Shell" 0 -1 1748493458455 ""}
{ "Info" "" "" "2025.05.29.12:37:38 Info: GPIO: Starting RTL generation for module 'ADS131A0X_GPIO'" {  } {  } 0 0 "2025.05.29.12:37:38 Info: GPIO: Starting RTL generation for module 'ADS131A0X_GPIO'" 0 0 "Shell" 0 -1 1748493458466 ""}
{ "Info" "}]" "" "2025.05.29.12:37:38 Info: GPIO:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ADS131A0X_GPIO --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0003_GPIO_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0003_GPIO_gen//ADS131A0X_GPIO_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0003_GPIO_gen" {  } {  } 0 0 "2025.05.29.12:37:38 Info: GPIO:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ADS131A0X_GPIO --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0003_GPIO_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0003_GPIO_gen//ADS131A0X_GPIO_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0003_GPIO_gen" 0 0 "Shell" 0 -1 1748493458467 ""}
{ "Info" "" "" "2025.05.29.12:37:38 Info: GPIO: Done RTL generation for module 'ADS131A0X_GPIO'" {  } {  } 0 0 "2025.05.29.12:37:38 Info: GPIO: Done RTL generation for module 'ADS131A0X_GPIO'" 0 0 "Shell" 0 -1 1748493458754 ""}
{ "Info" "" "" "2025.05.29.12:37:38 Info: GPIO: \"ADS131A0X\" instantiated altera_avalon_pio \"GPIO\"" {  } {  } 0 0 "2025.05.29.12:37:38 Info: GPIO: \"ADS131A0X\" instantiated altera_avalon_pio \"GPIO\"" 0 0 "Shell" 0 -1 1748493458758 ""}
{ "Info" "" "" "2025.05.29.12:37:39 Info: NIOS: \"ADS131A0X\" instantiated altera_nios2_gen2 \"NIOS\"" {  } {  } 0 0 "2025.05.29.12:37:39 Info: NIOS: \"ADS131A0X\" instantiated altera_nios2_gen2 \"NIOS\"" 0 0 "Shell" 0 -1 1748493459938 ""}
{ "Info" "" "" "2025.05.29.12:37:39 Info: RAM: Starting RTL generation for module 'ADS131A0X_RAM'" {  } {  } 0 0 "2025.05.29.12:37:39 Info: RAM: Starting RTL generation for module 'ADS131A0X_RAM'" 0 0 "Shell" 0 -1 1748493459948 ""}
{ "Info" "}]" "" "2025.05.29.12:37:39 Info: RAM:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ADS131A0X_RAM --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0004_RAM_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0004_RAM_gen//ADS131A0X_RAM_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0004_RAM_gen" {  } {  } 0 0 "2025.05.29.12:37:39 Info: RAM:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ADS131A0X_RAM --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0004_RAM_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0004_RAM_gen//ADS131A0X_RAM_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0004_RAM_gen" 0 0 "Shell" 0 -1 1748493459948 ""}
{ "Info" "" "" "2025.05.29.12:37:40 Info: RAM: Done RTL generation for module 'ADS131A0X_RAM'" {  } {  } 0 0 "2025.05.29.12:37:40 Info: RAM: Done RTL generation for module 'ADS131A0X_RAM'" 0 0 "Shell" 0 -1 1748493460280 ""}
{ "Info" "" "" "2025.05.29.12:37:40 Info: RAM: \"ADS131A0X\" instantiated altera_avalon_onchip_memory2 \"RAM\"" {  } {  } 0 0 "2025.05.29.12:37:40 Info: RAM: \"ADS131A0X\" instantiated altera_avalon_onchip_memory2 \"RAM\"" 0 0 "Shell" 0 -1 1748493460292 ""}
{ "Info" "" "" "2025.05.29.12:37:40 Info: SPI: Starting RTL generation for module 'ADS131A0X_SPI'" {  } {  } 0 0 "2025.05.29.12:37:40 Info: SPI: Starting RTL generation for module 'ADS131A0X_SPI'" 0 0 "Shell" 0 -1 1748493460304 ""}
{ "Info" "}]" "" "2025.05.29.12:37:40 Info: SPI:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=ADS131A0X_SPI --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0005_SPI_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0005_SPI_gen//ADS131A0X_SPI_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0005_SPI_gen" {  } {  } 0 0 "2025.05.29.12:37:40 Info: SPI:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=ADS131A0X_SPI --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0005_SPI_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0005_SPI_gen//ADS131A0X_SPI_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0005_SPI_gen" 0 0 "Shell" 0 -1 1748493460305 ""}
{ "Info" "" "" "2025.05.29.12:37:40 Info: SPI: Done RTL generation for module 'ADS131A0X_SPI'" {  } {  } 0 0 "2025.05.29.12:37:40 Info: SPI: Done RTL generation for module 'ADS131A0X_SPI'" 0 0 "Shell" 0 -1 1748493460623 ""}
{ "Info" "" "" "2025.05.29.12:37:40 Info: SPI: \"ADS131A0X\" instantiated altera_avalon_spi \"SPI\"" {  } {  } 0 0 "2025.05.29.12:37:40 Info: SPI: \"ADS131A0X\" instantiated altera_avalon_spi \"SPI\"" 0 0 "Shell" 0 -1 1748493460629 ""}
{ "Info" "" "" "2025.05.29.12:37:40 Info: TIMER: Starting RTL generation for module 'ADS131A0X_TIMER'" {  } {  } 0 0 "2025.05.29.12:37:40 Info: TIMER: Starting RTL generation for module 'ADS131A0X_TIMER'" 0 0 "Shell" 0 -1 1748493460639 ""}
{ "Info" "}]" "" "2025.05.29.12:37:40 Info: TIMER:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=ADS131A0X_TIMER --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0006_TIMER_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0006_TIMER_gen//ADS131A0X_TIMER_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0006_TIMER_gen" {  } {  } 0 0 "2025.05.29.12:37:40 Info: TIMER:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=ADS131A0X_TIMER --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0006_TIMER_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0006_TIMER_gen//ADS131A0X_TIMER_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0006_TIMER_gen" 0 0 "Shell" 0 -1 1748493460640 ""}
{ "Info" "" "" "2025.05.29.12:37:40 Info: TIMER: Done RTL generation for module 'ADS131A0X_TIMER'" {  } {  } 0 0 "2025.05.29.12:37:40 Info: TIMER: Done RTL generation for module 'ADS131A0X_TIMER'" 0 0 "Shell" 0 -1 1748493460903 ""}
{ "Info" "" "" "2025.05.29.12:37:40 Info: TIMER: \"ADS131A0X\" instantiated altera_avalon_timer \"TIMER\"" {  } {  } 0 0 "2025.05.29.12:37:40 Info: TIMER: \"ADS131A0X\" instantiated altera_avalon_timer \"TIMER\"" 0 0 "Shell" 0 -1 1748493460908 ""}
{ "Info" "" "" "2025.05.29.12:37:47 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.05.29.12:37:47 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1748493467472 ""}
{ "Info" "" "" "2025.05.29.12:37:48 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.05.29.12:37:48 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1748493468138 ""}
{ "Info" "" "" "2025.05.29.12:37:48 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.05.29.12:37:48 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1748493468878 ""}
{ "Info" "" "" "2025.05.29.12:37:49 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.05.29.12:37:49 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1748493469545 ""}
{ "Info" "" "" "2025.05.29.12:37:50 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.05.29.12:37:50 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1748493470266 ""}
{ "Info" "" "" "2025.05.29.12:37:50 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.05.29.12:37:50 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1748493470827 ""}
{ "Info" "" "" "2025.05.29.12:37:55 Info: mm_interconnect_0: \"ADS131A0X\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2025.05.29.12:37:55 Info: mm_interconnect_0: \"ADS131A0X\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1748493475402 ""}
{ "Info" "" "" "2025.05.29.12:37:55 Info: irq_mapper: \"ADS131A0X\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2025.05.29.12:37:55 Info: irq_mapper: \"ADS131A0X\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1748493475415 ""}
{ "Info" "" "" "2025.05.29.12:37:55 Info: rst_controller: \"ADS131A0X\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2025.05.29.12:37:55 Info: rst_controller: \"ADS131A0X\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1748493475427 ""}
{ "Info" "" "" "2025.05.29.12:37:55 Info: cpu: Starting RTL generation for module 'ADS131A0X_NIOS_cpu'" {  } {  } 0 0 "2025.05.29.12:37:55 Info: cpu: Starting RTL generation for module 'ADS131A0X_NIOS_cpu'" 0 0 "Shell" 0 -1 1748493475454 ""}
{ "Info" "  ]" "" "2025.05.29.12:37:55 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=ADS131A0X_NIOS_cpu --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/23.1std/quartus/bin64/ --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0009_cpu_gen//ADS131A0X_NIOS_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0009_cpu_gen" {  } {  } 0 0 "2025.05.29.12:37:55 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=ADS131A0X_NIOS_cpu --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/23.1std/quartus/bin64/ --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0009_cpu_gen//ADS131A0X_NIOS_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0009_cpu_gen" 0 0 "Shell" 0 -1 1748493475455 ""}
{ "Info" "" "" "2025.05.29.12:37:57 Info: cpu: # 2025.05.29 12:37:55 (*) Starting Nios II generation" {  } {  } 0 0 "2025.05.29.12:37:57 Info: cpu: # 2025.05.29 12:37:55 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1748493477198 ""}
{ "Info" "" "" "2025.05.29.12:37:57 Info: cpu: # 2025.05.29 12:37:56 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2025.05.29.12:37:57 Info: cpu: # 2025.05.29 12:37:56 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1748493477198 ""}
{ "Info" "" "" "2025.05.29.12:37:57 Info: cpu: # 2025.05.29 12:37:56 (*)   Creating all objects for CPU" {  } {  } 0 0 "2025.05.29.12:37:57 Info: cpu: # 2025.05.29 12:37:56 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1748493477198 ""}
{ "Info" "ADS131A0X_NIOS_cpu_nios2_waves.do'" "" "2025.05.29.12:37:57 Info: cpu: # 2025.05.29 12:37:56 (*)   Creating 'C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0009_cpu_gen/" {  } {  } 0 0 "2025.05.29.12:37:57 Info: cpu: # 2025.05.29 12:37:56 (*)   Creating 'C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0009_cpu_gen/" 0 0 "Shell" 0 -1 1748493477199 ""}
{ "Info" "" "" "2025.05.29.12:37:57 Info: cpu: # 2025.05.29 12:37:56 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2025.05.29.12:37:57 Info: cpu: # 2025.05.29 12:37:56 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1748493477199 ""}
{ "Info" "" "" "2025.05.29.12:37:57 Info: cpu: # 2025.05.29 12:37:56 (*)   Creating plain-text RTL" {  } {  } 0 0 "2025.05.29.12:37:57 Info: cpu: # 2025.05.29 12:37:56 (*)   Creating plain-text RTL" 0 0 "Shell" 0 -1 1748493477199 ""}
{ "Info" "" "" "2025.05.29.12:37:57 Info: cpu: # 2025.05.29 12:37:57 (*) Done Nios II generation" {  } {  } 0 0 "2025.05.29.12:37:57 Info: cpu: # 2025.05.29 12:37:57 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1748493477200 ""}
{ "Info" "" "" "2025.05.29.12:37:57 Info: cpu: Done RTL generation for module 'ADS131A0X_NIOS_cpu'" {  } {  } 0 0 "2025.05.29.12:37:57 Info: cpu: Done RTL generation for module 'ADS131A0X_NIOS_cpu'" 0 0 "Shell" 0 -1 1748493477202 ""}
{ "Info" "" "" "2025.05.29.12:37:57 Info: cpu: \"NIOS\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2025.05.29.12:37:57 Info: cpu: \"NIOS\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1748493477221 ""}
{ "Info" "" "" "2025.05.29.12:37:57 Info: NIOS_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"NIOS_data_master_translator\"" {  } {  } 0 0 "2025.05.29.12:37:57 Info: NIOS_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"NIOS_data_master_translator\"" 0 0 "Shell" 0 -1 1748493477248 ""}
{ "Info" "" "" "2025.05.29.12:37:57 Info: DEBUG_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"DEBUG_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2025.05.29.12:37:57 Info: DEBUG_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"DEBUG_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1748493477255 ""}
{ "Info" "" "" "2025.05.29.12:37:57 Info: NIOS_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"NIOS_data_master_agent\"" {  } {  } 0 0 "2025.05.29.12:37:57 Info: NIOS_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"NIOS_data_master_agent\"" 0 0 "Shell" 0 -1 1748493477261 ""}
{ "Info" "" "" "2025.05.29.12:37:57 Info: DEBUG_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"DEBUG_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2025.05.29.12:37:57 Info: DEBUG_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"DEBUG_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1748493477269 ""}
{ "Info" "" "" "2025.05.29.12:37:57 Info: DEBUG_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"DEBUG_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2025.05.29.12:37:57 Info: DEBUG_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"DEBUG_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1748493477276 ""}
{ "Info" "" "" "2025.05.29.12:37:57 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2025.05.29.12:37:57 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1748493477295 ""}
{ "Info" "" "" "2025.05.29.12:37:57 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2025.05.29.12:37:57 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1748493477310 ""}
{ "Info" "" "" "2025.05.29.12:37:57 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2025.05.29.12:37:57 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1748493477325 ""}
{ "Info" "" "" "2025.05.29.12:37:57 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2025.05.29.12:37:57 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1748493477343 ""}
{ "Info" "" "" "2025.05.29.12:37:57 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2025.05.29.12:37:57 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1748493477355 ""}
{ "Info" "" "" "2025.05.29.12:37:57 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2025.05.29.12:37:57 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1748493477365 ""}
{ "Info" "" "" "2025.05.29.12:37:57 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2025.05.29.12:37:57 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1748493477402 ""}
{ "Info" "" "" "2025.05.29.12:37:57 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2025.05.29.12:37:57 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1748493477436 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.05.29.12:37:57 Info: Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X/simulation/submodules" {  } {  } 0 0 "2025.05.29.12:37:57 Info: Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X/simulation/submodules" 0 0 "Shell" 0 -1 1748493477439 ""}
{ "Info" "" "" "2025.05.29.12:37:57 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2025.05.29.12:37:57 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1748493477449 ""}
{ "Info" "" "" "2025.05.29.12:37:57 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2025.05.29.12:37:57 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1748493477474 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.05.29.12:37:57 Info: Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X/simulation/submodules" {  } {  } 0 0 "2025.05.29.12:37:57 Info: Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X/simulation/submodules" 0 0 "Shell" 0 -1 1748493477476 ""}
{ "Info" "" "" "2025.05.29.12:37:57 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2025.05.29.12:37:57 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1748493477493 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.05.29.12:37:57 Info: Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X/simulation/submodules" {  } {  } 0 0 "2025.05.29.12:37:57 Info: Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X/simulation/submodules" 0 0 "Shell" 0 -1 1748493477498 ""}
{ "Info" "" "" "2025.05.29.12:37:58 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2025.05.29.12:37:58 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1748493478750 ""}
{ "Info" "" "" "2025.05.29.12:37:58 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2025.05.29.12:37:58 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1748493478757 ""}
{ "Info" "" "" "2025.05.29.12:37:58 Info: ADS131A0X: Done \"ADS131A0X\" with 29 modules, 49 files" {  } {  } 0 0 "2025.05.29.12:37:58 Info: ADS131A0X: Done \"ADS131A0X\" with 29 modules, 49 files" 0 0 "Shell" 0 -1 1748493478759 ""}
{ "Info" "" "" "2025.05.29.12:37:58 Info: qsys-generate succeeded." {  } {  } 0 0 "2025.05.29.12:37:58 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1748493478791 ""}
{ "Info" "" "" "2025.05.29.12:37:58 Info: Finished: Create simulation model" {  } {  } 0 0 "2025.05.29.12:37:58 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1748493478791 ""}
{ "Info" "" "" "2025.05.29.12:37:58 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2025.05.29.12:37:58 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1748493478791 ""}
{ "Info" " --use-relative-paths=true" "" "2025.05.29.12:37:58 Info: sim-script-gen --spd=C:\\Users\\guan-ming.dennis-won\\Documents\\Code\\ADS131A0X_Library\\ADS131A0X\\ADS131A0X.spd --output-directory=C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X/simulation" {  } {  } 0 0 "2025.05.29.12:37:58 Info: sim-script-gen --spd=C:\\Users\\guan-ming.dennis-won\\Documents\\Code\\ADS131A0X_Library\\ADS131A0X\\ADS131A0X.spd --output-directory=C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X/simulation" 0 0 "Shell" 0 -1 1748493478792 ""}
{ "Info" " --use-relative-paths=true" "" "2025.05.29.12:37:58 Info: Doing: ip-make-simscript --spd=C:\\Users\\guan-ming.dennis-won\\Documents\\Code\\ADS131A0X_Library\\ADS131A0X\\ADS131A0X.spd --output-directory=C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X/simulation" {  } {  } 0 0 "2025.05.29.12:37:58 Info: Doing: ip-make-simscript --spd=C:\\Users\\guan-ming.dennis-won\\Documents\\Code\\ADS131A0X_Library\\ADS131A0X\\ADS131A0X.spd --output-directory=C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X/simulation" 0 0 "Shell" 0 -1 1748493478799 ""}
{ "Info" " directory:" "" "2025.05.29.12:37:59 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X/simulation" {  } {  } 0 0 "2025.05.29.12:37:59 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X/simulation" 0 0 "Shell" 0 -1 1748493479610 ""}
{ "Info" "msim_setup.tcl" "" "2025.05.29.12:37:59 Info:     mentor" {  } {  } 0 0 "2025.05.29.12:37:59 Info:     mentor" 0 0 "Shell" 0 -1 1748493479613 ""}
{ "Info" " directory:" "" "2025.05.29.12:37:59 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X/simulation" {  } {  } 0 0 "2025.05.29.12:37:59 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X/simulation" 0 0 "Shell" 0 -1 1748493479619 ""}
{ "Info" "rivierapro_setup.tcl" "" "2025.05.29.12:37:59 Info:     aldec" {  } {  } 0 0 "2025.05.29.12:37:59 Info:     aldec" 0 0 "Shell" 0 -1 1748493479621 ""}
{ "Info" "." "" "2025.05.29.12:37:59 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X/simulation" {  } {  } 0 0 "2025.05.29.12:37:59 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X/simulation" 0 0 "Shell" 0 -1 1748493479621 ""}
{ "Info" "" "" "2025.05.29.12:37:59 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2025.05.29.12:37:59 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1748493479621 ""}
{ "Info" "" "" "2025.05.29.12:37:59 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2025.05.29.12:37:59 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1748493479622 ""}
{ "Info" "" "" "2025.05.29.12:37:59 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2025.05.29.12:37:59 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1748493479622 ""}
{ "Info" "" "" "2025.05.29.12:37:59 Info: qsys-generate C:\\Users\\guan-ming.dennis-won\\Documents\\Code\\ADS131A0X_Library\\ADS131A0X.qsys --block-symbol-file --output-directory=C:\\Users\\guan-ming.dennis-won\\Documents\\Code\\ADS131A0X_Library\\ADS131A0X --family=\"Cyclone 10 LP\" --part=10CL040YF484C8G" {  } {  } 0 0 "2025.05.29.12:37:59 Info: qsys-generate C:\\Users\\guan-ming.dennis-won\\Documents\\Code\\ADS131A0X_Library\\ADS131A0X.qsys --block-symbol-file --output-directory=C:\\Users\\guan-ming.dennis-won\\Documents\\Code\\ADS131A0X_Library\\ADS131A0X --family=\"Cyclone 10 LP\" --part=10CL040YF484C8G" 0 0 "Shell" 0 -1 1748493479622 ""}
{ "Info" "ADS131A0X.qsys" "" "2025.05.29.12:37:59 Info: Loading ADS131A0X_Library" {  } {  } 0 0 "2025.05.29.12:37:59 Info: Loading ADS131A0X_Library" 0 0 "Shell" 0 -1 1748493479624 ""}
{ "Info" "" "" "2025.05.29.12:38:00 Info: Reading input file" {  } {  } 0 0 "2025.05.29.12:38:00 Info: Reading input file" 0 0 "Shell" 0 -1 1748493480287 ""}
{ "Info" "" "" "2025.05.29.12:38:00 Info: Adding CLK \[clock_source 23.1\]" {  } {  } 0 0 "2025.05.29.12:38:00 Info: Adding CLK \[clock_source 23.1\]" 0 0 "Shell" 0 -1 1748493480289 ""}
{ "Info" "" "" "2025.05.29.12:38:00 Info: Parameterizing module CLK" {  } {  } 0 0 "2025.05.29.12:38:00 Info: Parameterizing module CLK" 0 0 "Shell" 0 -1 1748493480289 ""}
{ "Info" "" "" "2025.05.29.12:38:00 Info: Adding DEBUG \[altera_avalon_jtag_uart 23.1\]" {  } {  } 0 0 "2025.05.29.12:38:00 Info: Adding DEBUG \[altera_avalon_jtag_uart 23.1\]" 0 0 "Shell" 0 -1 1748493480289 ""}
{ "Info" "" "" "2025.05.29.12:38:00 Info: Parameterizing module DEBUG" {  } {  } 0 0 "2025.05.29.12:38:00 Info: Parameterizing module DEBUG" 0 0 "Shell" 0 -1 1748493480290 ""}
{ "Info" "" "" "2025.05.29.12:38:00 Info: Adding GPIO \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2025.05.29.12:38:00 Info: Adding GPIO \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1748493480290 ""}
{ "Info" "" "" "2025.05.29.12:38:00 Info: Parameterizing module GPIO" {  } {  } 0 0 "2025.05.29.12:38:00 Info: Parameterizing module GPIO" 0 0 "Shell" 0 -1 1748493480290 ""}
{ "Info" "" "" "2025.05.29.12:38:00 Info: Adding NIOS \[altera_nios2_gen2 23.1\]" {  } {  } 0 0 "2025.05.29.12:38:00 Info: Adding NIOS \[altera_nios2_gen2 23.1\]" 0 0 "Shell" 0 -1 1748493480290 ""}
{ "Info" "" "" "2025.05.29.12:38:00 Info: Parameterizing module NIOS" {  } {  } 0 0 "2025.05.29.12:38:00 Info: Parameterizing module NIOS" 0 0 "Shell" 0 -1 1748493480291 ""}
{ "Info" "" "" "2025.05.29.12:38:00 Info: Adding RAM \[altera_avalon_onchip_memory2 23.1\]" {  } {  } 0 0 "2025.05.29.12:38:00 Info: Adding RAM \[altera_avalon_onchip_memory2 23.1\]" 0 0 "Shell" 0 -1 1748493480291 ""}
{ "Info" "" "" "2025.05.29.12:38:00 Info: Parameterizing module RAM" {  } {  } 0 0 "2025.05.29.12:38:00 Info: Parameterizing module RAM" 0 0 "Shell" 0 -1 1748493480292 ""}
{ "Info" "" "" "2025.05.29.12:38:00 Info: Adding SPI \[altera_avalon_spi 23.1\]" {  } {  } 0 0 "2025.05.29.12:38:00 Info: Adding SPI \[altera_avalon_spi 23.1\]" 0 0 "Shell" 0 -1 1748493480292 ""}
{ "Info" "" "" "2025.05.29.12:38:00 Info: Parameterizing module SPI" {  } {  } 0 0 "2025.05.29.12:38:00 Info: Parameterizing module SPI" 0 0 "Shell" 0 -1 1748493480292 ""}
{ "Info" "" "" "2025.05.29.12:38:00 Info: Adding TIMER \[altera_avalon_timer 23.1\]" {  } {  } 0 0 "2025.05.29.12:38:00 Info: Adding TIMER \[altera_avalon_timer 23.1\]" 0 0 "Shell" 0 -1 1748493480293 ""}
{ "Info" "" "" "2025.05.29.12:38:00 Info: Parameterizing module TIMER" {  } {  } 0 0 "2025.05.29.12:38:00 Info: Parameterizing module TIMER" 0 0 "Shell" 0 -1 1748493480293 ""}
{ "Info" "" "" "2025.05.29.12:38:00 Info: Building connections" {  } {  } 0 0 "2025.05.29.12:38:00 Info: Building connections" 0 0 "Shell" 0 -1 1748493480293 ""}
{ "Info" "" "" "2025.05.29.12:38:00 Info: Parameterizing connections" {  } {  } 0 0 "2025.05.29.12:38:00 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1748493480297 ""}
{ "Info" "" "" "2025.05.29.12:38:00 Info: Validating" {  } {  } 0 0 "2025.05.29.12:38:00 Info: Validating" 0 0 "Shell" 0 -1 1748493480298 ""}
{ "Info" "" "" "2025.05.29.12:38:00 Info: Done reading input file" {  } {  } 0 0 "2025.05.29.12:38:00 Info: Done reading input file" 0 0 "Shell" 0 -1 1748493480984 ""}
{ "Info" "" "" "2025.05.29.12:38:02 Info: ADS131A0X.DEBUG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2025.05.29.12:38:02 Info: ADS131A0X.DEBUG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1748493482422 ""}
{ "Warning" "" "" "2025.05.29.12:38:02 Warning: ADS131A0X.NIOS: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable." {  } {  } 0 0 "2025.05.29.12:38:02 Warning: ADS131A0X.NIOS: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable." 0 0 "Shell" 0 -1 1748493482422 ""}
{ "Info" "" "" "2025.05.29.12:38:02 Info: qsys-generate succeeded." {  } {  } 0 0 "2025.05.29.12:38:02 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1748493482787 ""}
{ "Info" "" "" "2025.05.29.12:38:02 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2025.05.29.12:38:02 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1748493482788 ""}
{ "Info" "" "" "2025.05.29.12:38:02 Info:" {  } {  } 0 0 "2025.05.29.12:38:02 Info:" 0 0 "Shell" 0 -1 1748493482788 ""}
{ "Info" "" "" "2025.05.29.12:38:02 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2025.05.29.12:38:02 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1748493482789 ""}
{ "Info" "" "" "2025.05.29.12:38:02 Info: qsys-generate C:\\Users\\guan-ming.dennis-won\\Documents\\Code\\ADS131A0X_Library\\ADS131A0X.qsys --synthesis=VERILOG --output-directory=C:\\Users\\guan-ming.dennis-won\\Documents\\Code\\ADS131A0X_Library\\ADS131A0X\\synthesis --family=\"Cyclone 10 LP\" --part=10CL040YF484C8G" {  } {  } 0 0 "2025.05.29.12:38:02 Info: qsys-generate C:\\Users\\guan-ming.dennis-won\\Documents\\Code\\ADS131A0X_Library\\ADS131A0X.qsys --synthesis=VERILOG --output-directory=C:\\Users\\guan-ming.dennis-won\\Documents\\Code\\ADS131A0X_Library\\ADS131A0X\\synthesis --family=\"Cyclone 10 LP\" --part=10CL040YF484C8G" 0 0 "Shell" 0 -1 1748493482789 ""}
{ "Info" "ADS131A0X.qsys" "" "2025.05.29.12:38:02 Info: Loading ADS131A0X_Library" {  } {  } 0 0 "2025.05.29.12:38:02 Info: Loading ADS131A0X_Library" 0 0 "Shell" 0 -1 1748493482793 ""}
{ "Info" "" "" "2025.05.29.12:38:03 Info: Reading input file" {  } {  } 0 0 "2025.05.29.12:38:03 Info: Reading input file" 0 0 "Shell" 0 -1 1748493483358 ""}
{ "Info" "" "" "2025.05.29.12:38:03 Info: Adding CLK \[clock_source 23.1\]" {  } {  } 0 0 "2025.05.29.12:38:03 Info: Adding CLK \[clock_source 23.1\]" 0 0 "Shell" 0 -1 1748493483359 ""}
{ "Info" "" "" "2025.05.29.12:38:03 Info: Parameterizing module CLK" {  } {  } 0 0 "2025.05.29.12:38:03 Info: Parameterizing module CLK" 0 0 "Shell" 0 -1 1748493483359 ""}
{ "Info" "" "" "2025.05.29.12:38:03 Info: Adding DEBUG \[altera_avalon_jtag_uart 23.1\]" {  } {  } 0 0 "2025.05.29.12:38:03 Info: Adding DEBUG \[altera_avalon_jtag_uart 23.1\]" 0 0 "Shell" 0 -1 1748493483360 ""}
{ "Info" "" "" "2025.05.29.12:38:03 Info: Parameterizing module DEBUG" {  } {  } 0 0 "2025.05.29.12:38:03 Info: Parameterizing module DEBUG" 0 0 "Shell" 0 -1 1748493483360 ""}
{ "Info" "" "" "2025.05.29.12:38:03 Info: Adding GPIO \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2025.05.29.12:38:03 Info: Adding GPIO \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1748493483360 ""}
{ "Info" "" "" "2025.05.29.12:38:03 Info: Parameterizing module GPIO" {  } {  } 0 0 "2025.05.29.12:38:03 Info: Parameterizing module GPIO" 0 0 "Shell" 0 -1 1748493483360 ""}
{ "Info" "" "" "2025.05.29.12:38:03 Info: Adding NIOS \[altera_nios2_gen2 23.1\]" {  } {  } 0 0 "2025.05.29.12:38:03 Info: Adding NIOS \[altera_nios2_gen2 23.1\]" 0 0 "Shell" 0 -1 1748493483360 ""}
{ "Info" "" "" "2025.05.29.12:38:03 Info: Parameterizing module NIOS" {  } {  } 0 0 "2025.05.29.12:38:03 Info: Parameterizing module NIOS" 0 0 "Shell" 0 -1 1748493483361 ""}
{ "Info" "" "" "2025.05.29.12:38:03 Info: Adding RAM \[altera_avalon_onchip_memory2 23.1\]" {  } {  } 0 0 "2025.05.29.12:38:03 Info: Adding RAM \[altera_avalon_onchip_memory2 23.1\]" 0 0 "Shell" 0 -1 1748493483364 ""}
{ "Info" "" "" "2025.05.29.12:38:03 Info: Parameterizing module RAM" {  } {  } 0 0 "2025.05.29.12:38:03 Info: Parameterizing module RAM" 0 0 "Shell" 0 -1 1748493483364 ""}
{ "Info" "" "" "2025.05.29.12:38:03 Info: Adding SPI \[altera_avalon_spi 23.1\]" {  } {  } 0 0 "2025.05.29.12:38:03 Info: Adding SPI \[altera_avalon_spi 23.1\]" 0 0 "Shell" 0 -1 1748493483365 ""}
{ "Info" "" "" "2025.05.29.12:38:03 Info: Parameterizing module SPI" {  } {  } 0 0 "2025.05.29.12:38:03 Info: Parameterizing module SPI" 0 0 "Shell" 0 -1 1748493483365 ""}
{ "Info" "" "" "2025.05.29.12:38:03 Info: Adding TIMER \[altera_avalon_timer 23.1\]" {  } {  } 0 0 "2025.05.29.12:38:03 Info: Adding TIMER \[altera_avalon_timer 23.1\]" 0 0 "Shell" 0 -1 1748493483365 ""}
{ "Info" "" "" "2025.05.29.12:38:03 Info: Parameterizing module TIMER" {  } {  } 0 0 "2025.05.29.12:38:03 Info: Parameterizing module TIMER" 0 0 "Shell" 0 -1 1748493483365 ""}
{ "Info" "" "" "2025.05.29.12:38:03 Info: Building connections" {  } {  } 0 0 "2025.05.29.12:38:03 Info: Building connections" 0 0 "Shell" 0 -1 1748493483366 ""}
{ "Info" "" "" "2025.05.29.12:38:03 Info: Parameterizing connections" {  } {  } 0 0 "2025.05.29.12:38:03 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1748493483367 ""}
{ "Info" "" "" "2025.05.29.12:38:03 Info: Validating" {  } {  } 0 0 "2025.05.29.12:38:03 Info: Validating" 0 0 "Shell" 0 -1 1748493483367 ""}
{ "Info" "" "" "2025.05.29.12:38:04 Info: Done reading input file" {  } {  } 0 0 "2025.05.29.12:38:04 Info: Done reading input file" 0 0 "Shell" 0 -1 1748493484161 ""}
{ "Info" "" "" "2025.05.29.12:38:05 Info: ADS131A0X.DEBUG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2025.05.29.12:38:05 Info: ADS131A0X.DEBUG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1748493485606 ""}
{ "Warning" "" "" "2025.05.29.12:38:05 Warning: ADS131A0X.NIOS: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable." {  } {  } 0 0 "2025.05.29.12:38:05 Warning: ADS131A0X.NIOS: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable." 0 0 "Shell" 0 -1 1748493485606 ""}
{ "Info" "" "" "2025.05.29.12:38:05 Info: ADS131A0X: Generating ADS131A0X \"ADS131A0X\" for QUARTUS_SYNTH" {  } {  } 0 0 "2025.05.29.12:38:05 Info: ADS131A0X: Generating ADS131A0X \"ADS131A0X\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1748493485790 ""}
{ "Info" "" "" "2025.05.29.12:38:11 Info: DEBUG: Starting RTL generation for module 'ADS131A0X_DEBUG'" {  } {  } 0 0 "2025.05.29.12:38:11 Info: DEBUG: Starting RTL generation for module 'ADS131A0X_DEBUG'" 0 0 "Shell" 0 -1 1748493491866 ""}
{ "Info" "ADS131A0X_DEBUG_component_configuration.pl --do_build_sim=0}]" "" "2025.05.29.12:38:11 Info: DEBUG:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=ADS131A0X_DEBUG --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0028_DEBUG_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0028_DEBUG_gen/" {  } {  } 0 0 "2025.05.29.12:38:11 Info: DEBUG:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=ADS131A0X_DEBUG --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0028_DEBUG_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0028_DEBUG_gen/" 0 0 "Shell" 0 -1 1748493491866 ""}
{ "Info" "" "" "2025.05.29.12:38:12 Info: DEBUG: Done RTL generation for module 'ADS131A0X_DEBUG'" {  } {  } 0 0 "2025.05.29.12:38:12 Info: DEBUG: Done RTL generation for module 'ADS131A0X_DEBUG'" 0 0 "Shell" 0 -1 1748493492161 ""}
{ "Info" "" "" "2025.05.29.12:38:12 Info: DEBUG: \"ADS131A0X\" instantiated altera_avalon_jtag_uart \"DEBUG\"" {  } {  } 0 0 "2025.05.29.12:38:12 Info: DEBUG: \"ADS131A0X\" instantiated altera_avalon_jtag_uart \"DEBUG\"" 0 0 "Shell" 0 -1 1748493492167 ""}
{ "Info" "" "" "2025.05.29.12:38:12 Info: GPIO: Starting RTL generation for module 'ADS131A0X_GPIO'" {  } {  } 0 0 "2025.05.29.12:38:12 Info: GPIO: Starting RTL generation for module 'ADS131A0X_GPIO'" 0 0 "Shell" 0 -1 1748493492173 ""}
{ "Info" "ADS131A0X_GPIO_component_configuration.pl --do_build_sim=0}]" "" "2025.05.29.12:38:12 Info: GPIO:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ADS131A0X_GPIO --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0029_GPIO_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0029_GPIO_gen/" {  } {  } 0 0 "2025.05.29.12:38:12 Info: GPIO:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ADS131A0X_GPIO --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0029_GPIO_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0029_GPIO_gen/" 0 0 "Shell" 0 -1 1748493492174 ""}
{ "Info" "" "" "2025.05.29.12:38:12 Info: GPIO: Done RTL generation for module 'ADS131A0X_GPIO'" {  } {  } 0 0 "2025.05.29.12:38:12 Info: GPIO: Done RTL generation for module 'ADS131A0X_GPIO'" 0 0 "Shell" 0 -1 1748493492424 ""}
{ "Info" "" "" "2025.05.29.12:38:12 Info: GPIO: \"ADS131A0X\" instantiated altera_avalon_pio \"GPIO\"" {  } {  } 0 0 "2025.05.29.12:38:12 Info: GPIO: \"ADS131A0X\" instantiated altera_avalon_pio \"GPIO\"" 0 0 "Shell" 0 -1 1748493492429 ""}
{ "Info" "" "" "2025.05.29.12:38:13 Info: NIOS: \"ADS131A0X\" instantiated altera_nios2_gen2 \"NIOS\"" {  } {  } 0 0 "2025.05.29.12:38:13 Info: NIOS: \"ADS131A0X\" instantiated altera_nios2_gen2 \"NIOS\"" 0 0 "Shell" 0 -1 1748493493651 ""}
{ "Info" "" "" "2025.05.29.12:38:13 Info: RAM: Starting RTL generation for module 'ADS131A0X_RAM'" {  } {  } 0 0 "2025.05.29.12:38:13 Info: RAM: Starting RTL generation for module 'ADS131A0X_RAM'" 0 0 "Shell" 0 -1 1748493493658 ""}
{ "Info" "ADS131A0X_RAM_component_configuration.pl --do_build_sim=0}]" "" "2025.05.29.12:38:13 Info: RAM:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ADS131A0X_RAM --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0030_RAM_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0030_RAM_gen/" {  } {  } 0 0 "2025.05.29.12:38:13 Info: RAM:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ADS131A0X_RAM --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0030_RAM_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0030_RAM_gen/" 0 0 "Shell" 0 -1 1748493493658 ""}
{ "Info" "" "" "2025.05.29.12:38:13 Info: RAM: Done RTL generation for module 'ADS131A0X_RAM'" {  } {  } 0 0 "2025.05.29.12:38:13 Info: RAM: Done RTL generation for module 'ADS131A0X_RAM'" 0 0 "Shell" 0 -1 1748493493984 ""}
{ "Info" "" "" "2025.05.29.12:38:13 Info: RAM: \"ADS131A0X\" instantiated altera_avalon_onchip_memory2 \"RAM\"" {  } {  } 0 0 "2025.05.29.12:38:13 Info: RAM: \"ADS131A0X\" instantiated altera_avalon_onchip_memory2 \"RAM\"" 0 0 "Shell" 0 -1 1748493493993 ""}
{ "Info" "" "" "2025.05.29.12:38:14 Info: SPI: Starting RTL generation for module 'ADS131A0X_SPI'" {  } {  } 0 0 "2025.05.29.12:38:14 Info: SPI: Starting RTL generation for module 'ADS131A0X_SPI'" 0 0 "Shell" 0 -1 1748493494001 ""}
{ "Info" "ADS131A0X_SPI_component_configuration.pl --do_build_sim=0}]" "" "2025.05.29.12:38:14 Info: SPI:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=ADS131A0X_SPI --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0031_SPI_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0031_SPI_gen/" {  } {  } 0 0 "2025.05.29.12:38:14 Info: SPI:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=ADS131A0X_SPI --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0031_SPI_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0031_SPI_gen/" 0 0 "Shell" 0 -1 1748493494002 ""}
{ "Info" "" "" "2025.05.29.12:38:14 Info: SPI: Done RTL generation for module 'ADS131A0X_SPI'" {  } {  } 0 0 "2025.05.29.12:38:14 Info: SPI: Done RTL generation for module 'ADS131A0X_SPI'" 0 0 "Shell" 0 -1 1748493494312 ""}
{ "Info" "" "" "2025.05.29.12:38:14 Info: SPI: \"ADS131A0X\" instantiated altera_avalon_spi \"SPI\"" {  } {  } 0 0 "2025.05.29.12:38:14 Info: SPI: \"ADS131A0X\" instantiated altera_avalon_spi \"SPI\"" 0 0 "Shell" 0 -1 1748493494316 ""}
{ "Info" "" "" "2025.05.29.12:38:14 Info: TIMER: Starting RTL generation for module 'ADS131A0X_TIMER'" {  } {  } 0 0 "2025.05.29.12:38:14 Info: TIMER: Starting RTL generation for module 'ADS131A0X_TIMER'" 0 0 "Shell" 0 -1 1748493494322 ""}
{ "Info" "ADS131A0X_TIMER_component_configuration.pl --do_build_sim=0}]" "" "2025.05.29.12:38:14 Info: TIMER:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=ADS131A0X_TIMER --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0032_TIMER_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0032_TIMER_gen/" {  } {  } 0 0 "2025.05.29.12:38:14 Info: TIMER:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=ADS131A0X_TIMER --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0032_TIMER_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0032_TIMER_gen/" 0 0 "Shell" 0 -1 1748493494322 ""}
{ "Info" "" "" "2025.05.29.12:38:14 Info: TIMER: Done RTL generation for module 'ADS131A0X_TIMER'" {  } {  } 0 0 "2025.05.29.12:38:14 Info: TIMER: Done RTL generation for module 'ADS131A0X_TIMER'" 0 0 "Shell" 0 -1 1748493494605 ""}
{ "Info" "" "" "2025.05.29.12:38:14 Info: TIMER: \"ADS131A0X\" instantiated altera_avalon_timer \"TIMER\"" {  } {  } 0 0 "2025.05.29.12:38:14 Info: TIMER: \"ADS131A0X\" instantiated altera_avalon_timer \"TIMER\"" 0 0 "Shell" 0 -1 1748493494610 ""}
{ "Info" "" "" "2025.05.29.12:38:21 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.05.29.12:38:21 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1748493501106 ""}
{ "Info" "" "" "2025.05.29.12:38:21 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.05.29.12:38:21 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1748493501634 ""}
{ "Info" "" "" "2025.05.29.12:38:22 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.05.29.12:38:22 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1748493502189 ""}
{ "Info" "" "" "2025.05.29.12:38:22 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.05.29.12:38:22 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1748493502879 ""}
{ "Info" "" "" "2025.05.29.12:38:23 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.05.29.12:38:23 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1748493503432 ""}
{ "Info" "" "" "2025.05.29.12:38:24 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.05.29.12:38:24 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1748493504020 ""}
{ "Info" "" "" "2025.05.29.12:38:28 Info: mm_interconnect_0: \"ADS131A0X\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2025.05.29.12:38:28 Info: mm_interconnect_0: \"ADS131A0X\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1748493508349 ""}
{ "Info" "" "" "2025.05.29.12:38:28 Info: irq_mapper: \"ADS131A0X\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2025.05.29.12:38:28 Info: irq_mapper: \"ADS131A0X\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1748493508358 ""}
{ "Info" "" "" "2025.05.29.12:38:28 Info: rst_controller: \"ADS131A0X\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2025.05.29.12:38:28 Info: rst_controller: \"ADS131A0X\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1748493508364 ""}
{ "Info" "" "" "2025.05.29.12:38:28 Info: cpu: Starting RTL generation for module 'ADS131A0X_NIOS_cpu'" {  } {  } 0 0 "2025.05.29.12:38:28 Info: cpu: Starting RTL generation for module 'ADS131A0X_NIOS_cpu'" 0 0 "Shell" 0 -1 1748493508385 ""}
{ "Info" "ADS131A0X_NIOS_cpu_processor_configuration.pl  --do_build_sim=0  ]" "" "2025.05.29.12:38:28 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=ADS131A0X_NIOS_cpu --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0035_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/23.1std/quartus/bin64/ --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0035_cpu_gen/" {  } {  } 0 0 "2025.05.29.12:38:28 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=ADS131A0X_NIOS_cpu --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0035_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/23.1std/quartus/bin64/ --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0237_3993563328190152093.dir/0035_cpu_gen/" 0 0 "Shell" 0 -1 1748493508386 ""}
{ "Info" "" "" "2025.05.29.12:38:29 Info: cpu: # 2025.05.29 12:38:28 (*) Starting Nios II generation" {  } {  } 0 0 "2025.05.29.12:38:29 Info: cpu: # 2025.05.29 12:38:28 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1748493509950 ""}
{ "Info" "" "" "2025.05.29.12:38:29 Info: cpu: # 2025.05.29 12:38:28 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2025.05.29.12:38:29 Info: cpu: # 2025.05.29 12:38:28 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1748493509950 ""}
{ "Info" "" "" "2025.05.29.12:38:29 Info: cpu: # 2025.05.29 12:38:28 (*)   Creating all objects for CPU" {  } {  } 0 0 "2025.05.29.12:38:29 Info: cpu: # 2025.05.29 12:38:28 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1748493509950 ""}
{ "Info" "" "" "2025.05.29.12:38:29 Info: cpu: # 2025.05.29 12:38:29 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2025.05.29.12:38:29 Info: cpu: # 2025.05.29 12:38:29 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1748493509951 ""}
{ "Info" "" "" "2025.05.29.12:38:29 Info: cpu: # 2025.05.29 12:38:29 (*)   Creating plain-text RTL" {  } {  } 0 0 "2025.05.29.12:38:29 Info: cpu: # 2025.05.29 12:38:29 (*)   Creating plain-text RTL" 0 0 "Shell" 0 -1 1748493509951 ""}
{ "Info" "" "" "2025.05.29.12:38:29 Info: cpu: # 2025.05.29 12:38:29 (*) Done Nios II generation" {  } {  } 0 0 "2025.05.29.12:38:29 Info: cpu: # 2025.05.29 12:38:29 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1748493509951 ""}
{ "Info" "" "" "2025.05.29.12:38:29 Info: cpu: Done RTL generation for module 'ADS131A0X_NIOS_cpu'" {  } {  } 0 0 "2025.05.29.12:38:29 Info: cpu: Done RTL generation for module 'ADS131A0X_NIOS_cpu'" 0 0 "Shell" 0 -1 1748493509953 ""}
{ "Info" "" "" "2025.05.29.12:38:29 Info: cpu: \"NIOS\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2025.05.29.12:38:29 Info: cpu: \"NIOS\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1748493509966 ""}
{ "Info" "" "" "2025.05.29.12:38:29 Info: NIOS_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"NIOS_data_master_translator\"" {  } {  } 0 0 "2025.05.29.12:38:29 Info: NIOS_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"NIOS_data_master_translator\"" 0 0 "Shell" 0 -1 1748493509979 ""}
{ "Info" "" "" "2025.05.29.12:38:29 Info: DEBUG_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"DEBUG_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2025.05.29.12:38:29 Info: DEBUG_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"DEBUG_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1748493509982 ""}
{ "Info" "" "" "2025.05.29.12:38:29 Info: NIOS_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"NIOS_data_master_agent\"" {  } {  } 0 0 "2025.05.29.12:38:29 Info: NIOS_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"NIOS_data_master_agent\"" 0 0 "Shell" 0 -1 1748493509985 ""}
{ "Info" "" "" "2025.05.29.12:38:29 Info: DEBUG_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"DEBUG_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2025.05.29.12:38:29 Info: DEBUG_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"DEBUG_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1748493509990 ""}
{ "Info" "" "" "2025.05.29.12:38:29 Info: DEBUG_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"DEBUG_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2025.05.29.12:38:29 Info: DEBUG_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"DEBUG_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1748493509995 ""}
{ "Info" "" "" "2025.05.29.12:38:30 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2025.05.29.12:38:30 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1748493510007 ""}
{ "Info" "" "" "2025.05.29.12:38:30 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2025.05.29.12:38:30 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1748493510020 ""}
{ "Info" "" "" "2025.05.29.12:38:30 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2025.05.29.12:38:30 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1748493510034 ""}
{ "Info" "" "" "2025.05.29.12:38:30 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2025.05.29.12:38:30 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1748493510046 ""}
{ "Info" "" "" "2025.05.29.12:38:30 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2025.05.29.12:38:30 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1748493510053 ""}
{ "Info" "" "" "2025.05.29.12:38:30 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2025.05.29.12:38:30 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1748493510061 ""}
{ "Info" "" "" "2025.05.29.12:38:30 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2025.05.29.12:38:30 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1748493510077 ""}
{ "Info" "" "" "2025.05.29.12:38:30 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2025.05.29.12:38:30 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1748493510091 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.05.29.12:38:30 Info: Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X/synthesis/submodules" {  } {  } 0 0 "2025.05.29.12:38:30 Info: Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X/synthesis/submodules" 0 0 "Shell" 0 -1 1748493510093 ""}
{ "Info" "" "" "2025.05.29.12:38:30 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2025.05.29.12:38:30 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1748493510096 ""}
{ "Info" "" "" "2025.05.29.12:38:30 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2025.05.29.12:38:30 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1748493510108 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.05.29.12:38:30 Info: Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X/synthesis/submodules" {  } {  } 0 0 "2025.05.29.12:38:30 Info: Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X/synthesis/submodules" 0 0 "Shell" 0 -1 1748493510111 ""}
{ "Info" "" "" "2025.05.29.12:38:30 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2025.05.29.12:38:30 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1748493510123 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.05.29.12:38:30 Info: Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X/synthesis/submodules" {  } {  } 0 0 "2025.05.29.12:38:30 Info: Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X/synthesis/submodules" 0 0 "Shell" 0 -1 1748493510125 ""}
{ "Info" "" "" "2025.05.29.12:38:31 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2025.05.29.12:38:31 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1748493511256 ""}
{ "Info" "" "" "2025.05.29.12:38:31 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2025.05.29.12:38:31 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1748493511264 ""}
{ "Info" "" "" "2025.05.29.12:38:31 Info: ADS131A0X: Done \"ADS131A0X\" with 29 modules, 42 files" {  } {  } 0 0 "2025.05.29.12:38:31 Info: ADS131A0X: Done \"ADS131A0X\" with 29 modules, 42 files" 0 0 "Shell" 0 -1 1748493511265 ""}
{ "Info" "" "" "2025.05.29.12:38:31 Info: qsys-generate succeeded." {  } {  } 0 0 "2025.05.29.12:38:31 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1748493511468 ""}
{ "Info" "" "" "2025.05.29.12:38:31 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2025.05.29.12:38:31 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1748493511468 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "clock_synthesis_module.v clock_synthesis_module.BAK.v " "Backing up file \"clock_synthesis_module.v\" to \"clock_synthesis_module.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1748493511718 ""}
{ "Info" "IIPMAN_IPRGEN_START" "ALTPLL clock_synthesis_module.v " "Started upgrading IP component ALTPLL with file \"clock_synthesis_module.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1748493511719 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys ADS131A0X.qsys " "Completed upgrading IP component Qsys with file \"ADS131A0X.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1748493512953 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "ALTPLL clock_synthesis_module.v " "Completed upgrading IP component ALTPLL with file \"clock_synthesis_module.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1748493512953 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1748493513157 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 3 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748493513158 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 29 12:38:33 2025 " "Processing ended: Thu May 29 12:38:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748493513158 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:30 " "Elapsed time: 00:01:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748493513158 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748493513158 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1748493513158 ""}
