
em9304_test_bridge_gcc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004db0  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .stack        00000800  10000000  10000000  00030000  2**2
                  ALLOC
  2 .data         0000004c  10000800  00004db0  00020800  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000464  1000084c  00004dfc  0002084c  2**2
                  ALLOC
  4 .ARM.attributes 00000037  00000000  00000000  0002084c  2**0
                  CONTENTS, READONLY
  5 .debug_info   00014a0b  00000000  00000000  00020883  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00003183  00000000  00000000  0003528e  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_aranges 00000b78  00000000  00000000  00038411  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_ranges 00001e68  00000000  00000000  00038f89  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00006e6b  00000000  00000000  0003adf1  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00004525  00000000  00000000  00041c5c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .comment      0000007c  00000000  00000000  00046181  2**0
                  CONTENTS, READONLY
 12 .debug_frame  000023ec  00000000  00000000  00046200  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000fbdd  00000000  00000000  000485ec  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <g_am_pfnVectors>:
       0:	00 08 00 10 dd 0f 00 00 45 10 00 00 85 10 00 00     ........E.......
      10:	85 10 00 00 85 10 00 00 85 10 00 00 00 00 00 00     ................
	...
      2c:	4b 10 00 00 4b 10 00 00 00 00 00 00 4b 10 00 00     K...K.......K...
      3c:	4b 10 00 00 4b 10 00 00 4b 10 00 00 4b 10 00 00     K...K...K...K...
      4c:	4b 10 00 00 4b 10 00 00 4b 10 00 00 59 04 00 00     K...K...K...Y...
      5c:	4b 10 00 00 4b 10 00 00 4b 10 00 00 4b 10 00 00     K...K...K...K...
      6c:	4b 10 00 00 fd 0d 00 00 b1 0d 00 00 41 0e 00 00     K...........A...
      7c:	4b 10 00 00 4b 10 00 00 4b 10 00 00 4b 10 00 00     K...K...K...K...
      8c:	4b 10 00 00 4b 10 00 00 4b 10 00 00 4b 10 00 00     K...K...K...K...
      9c:	4b 10 00 00 4b 10 00 00 4b 10 00 00 4b 10 00 00     K...K...K...K...
      ac:	4b 10 00 00 4b 10 00 00 4b 10 00 00 4b 10 00 00     K...K...K...K...
      bc:	4b 10 00 00                                         K...

000000c0 <am_devices_button_init>:
//! @return None.
//
//*****************************************************************************
void
am_devices_button_init(am_devices_button_t *psButton)
{
      c0:	b590      	push	{r4, r7, lr}
      c2:	b085      	sub	sp, #20
      c4:	af00      	add	r7, sp, #0
      c6:	6078      	str	r0, [r7, #4]
    // Disable the pin to save power.
    //
#if AM_APOLLO3_GPIO
    am_hal_gpio_pinconfig(psButton->ui32GPIONumber, g_AM_HAL_GPIO_DISABLE);
#else
    am_hal_gpio_pin_config(psButton->ui32GPIONumber, AM_HAL_PIN_DISABLE);
      c8:	687b      	ldr	r3, [r7, #4]
      ca:	681b      	ldr	r3, [r3, #0]
      cc:	2b31      	cmp	r3, #49	; 0x31
      ce:	d866      	bhi.n	19e <am_devices_button_init+0xde>
      d0:	f001 fd54 	bl	1b7c <am_hal_interrupt_master_disable>
      d4:	4603      	mov	r3, r0
      d6:	60fb      	str	r3, [r7, #12]
      d8:	4b37      	ldr	r3, [pc, #220]	; (1b8 <am_devices_button_init+0xf8>)
      da:	2273      	movs	r2, #115	; 0x73
      dc:	601a      	str	r2, [r3, #0]
      de:	687b      	ldr	r3, [r7, #4]
      e0:	681b      	ldr	r3, [r3, #0]
      e2:	085b      	lsrs	r3, r3, #1
      e4:	f003 027c 	and.w	r2, r3, #124	; 0x7c
      e8:	4b34      	ldr	r3, [pc, #208]	; (1bc <am_devices_button_init+0xfc>)
      ea:	4413      	add	r3, r2
      ec:	4618      	mov	r0, r3
      ee:	687b      	ldr	r3, [r7, #4]
      f0:	681b      	ldr	r3, [r3, #0]
      f2:	085b      	lsrs	r3, r3, #1
      f4:	f003 027c 	and.w	r2, r3, #124	; 0x7c
      f8:	4b30      	ldr	r3, [pc, #192]	; (1bc <am_devices_button_init+0xfc>)
      fa:	4413      	add	r3, r2
      fc:	681a      	ldr	r2, [r3, #0]
      fe:	687b      	ldr	r3, [r7, #4]
     100:	681b      	ldr	r3, [r3, #0]
     102:	009b      	lsls	r3, r3, #2
     104:	f003 031c 	and.w	r3, r3, #28
     108:	2107      	movs	r1, #7
     10a:	fa01 f303 	lsl.w	r3, r1, r3
     10e:	43db      	mvns	r3, r3
     110:	4013      	ands	r3, r2
     112:	6003      	str	r3, [r0, #0]
     114:	687b      	ldr	r3, [r7, #4]
     116:	681b      	ldr	r3, [r3, #0]
     118:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
     11c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
     120:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
     124:	461c      	mov	r4, r3
     126:	687b      	ldr	r3, [r7, #4]
     128:	681b      	ldr	r3, [r3, #0]
     12a:	00db      	lsls	r3, r3, #3
     12c:	f003 0318 	and.w	r3, r3, #24
     130:	2218      	movs	r2, #24
     132:	409a      	lsls	r2, r3
     134:	687b      	ldr	r3, [r7, #4]
     136:	681b      	ldr	r3, [r3, #0]
     138:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
     13c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
     140:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
     144:	6819      	ldr	r1, [r3, #0]
     146:	687b      	ldr	r3, [r7, #4]
     148:	681b      	ldr	r3, [r3, #0]
     14a:	00db      	lsls	r3, r3, #3
     14c:	f003 0318 	and.w	r3, r3, #24
     150:	20ff      	movs	r0, #255	; 0xff
     152:	fa00 f303 	lsl.w	r3, r0, r3
     156:	43db      	mvns	r3, r3
     158:	400b      	ands	r3, r1
     15a:	4313      	orrs	r3, r2
     15c:	6023      	str	r3, [r4, #0]
     15e:	687b      	ldr	r3, [r7, #4]
     160:	681b      	ldr	r3, [r3, #0]
     162:	f003 02fc 	and.w	r2, r3, #252	; 0xfc
     166:	4b16      	ldr	r3, [pc, #88]	; (1c0 <am_devices_button_init+0x100>)
     168:	4413      	add	r3, r2
     16a:	4618      	mov	r0, r3
     16c:	687b      	ldr	r3, [r7, #4]
     16e:	681b      	ldr	r3, [r3, #0]
     170:	f003 02fc 	and.w	r2, r3, #252	; 0xfc
     174:	4b12      	ldr	r3, [pc, #72]	; (1c0 <am_devices_button_init+0x100>)
     176:	4413      	add	r3, r2
     178:	681a      	ldr	r2, [r3, #0]
     17a:	687b      	ldr	r3, [r7, #4]
     17c:	681b      	ldr	r3, [r3, #0]
     17e:	00db      	lsls	r3, r3, #3
     180:	f003 0318 	and.w	r3, r3, #24
     184:	21ff      	movs	r1, #255	; 0xff
     186:	fa01 f303 	lsl.w	r3, r1, r3
     18a:	43db      	mvns	r3, r3
     18c:	4013      	ands	r3, r2
     18e:	6003      	str	r3, [r0, #0]
     190:	4b09      	ldr	r3, [pc, #36]	; (1b8 <am_devices_button_init+0xf8>)
     192:	2200      	movs	r2, #0
     194:	601a      	str	r2, [r3, #0]
     196:	68fb      	ldr	r3, [r7, #12]
     198:	4618      	mov	r0, r3
     19a:	f001 fcf3 	bl	1b84 <am_hal_interrupt_master_set>


    //
    // Initialize the state variables.
    //
    psButton->ui32Count = 0;
     19e:	687b      	ldr	r3, [r7, #4]
     1a0:	2200      	movs	r2, #0
     1a2:	609a      	str	r2, [r3, #8]
    psButton->bPressed = false;
     1a4:	687b      	ldr	r3, [r7, #4]
     1a6:	2200      	movs	r2, #0
     1a8:	731a      	strb	r2, [r3, #12]
    psButton->bChanged = false;
     1aa:	687b      	ldr	r3, [r7, #4]
     1ac:	2200      	movs	r2, #0
     1ae:	735a      	strb	r2, [r3, #13]
}
     1b0:	bf00      	nop
     1b2:	3714      	adds	r7, #20
     1b4:	46bd      	mov	sp, r7
     1b6:	bd90      	pop	{r4, r7, pc}
     1b8:	40010060 	.word	0x40010060
     1bc:	40010040 	.word	0x40010040
     1c0:	400100e0 	.word	0x400100e0

000001c4 <am_devices_button_array_init>:
//
//*****************************************************************************
void
am_devices_button_array_init(am_devices_button_t *psButtons,
                             uint32_t ui32NumButtons)
{
     1c4:	b580      	push	{r7, lr}
     1c6:	b084      	sub	sp, #16
     1c8:	af00      	add	r7, sp, #0
     1ca:	6078      	str	r0, [r7, #4]
     1cc:	6039      	str	r1, [r7, #0]
    uint32_t i;

    //
    // Loop through the list of buttons, configuring each one individually.
    //
    for ( i = 0; i < ui32NumButtons; i++ )
     1ce:	2300      	movs	r3, #0
     1d0:	60fb      	str	r3, [r7, #12]
     1d2:	e009      	b.n	1e8 <am_devices_button_array_init+0x24>
    {
        am_devices_button_init(psButtons + i);
     1d4:	68fb      	ldr	r3, [r7, #12]
     1d6:	011b      	lsls	r3, r3, #4
     1d8:	687a      	ldr	r2, [r7, #4]
     1da:	4413      	add	r3, r2
     1dc:	4618      	mov	r0, r3
     1de:	f7ff ff6f 	bl	c0 <am_devices_button_init>
    for ( i = 0; i < ui32NumButtons; i++ )
     1e2:	68fb      	ldr	r3, [r7, #12]
     1e4:	3301      	adds	r3, #1
     1e6:	60fb      	str	r3, [r7, #12]
     1e8:	68fa      	ldr	r2, [r7, #12]
     1ea:	683b      	ldr	r3, [r7, #0]
     1ec:	429a      	cmp	r2, r3
     1ee:	d3f1      	bcc.n	1d4 <am_devices_button_array_init+0x10>
    }
}
     1f0:	bf00      	nop
     1f2:	3710      	adds	r7, #16
     1f4:	46bd      	mov	sp, r7
     1f6:	bd80      	pop	{r7, pc}

000001f8 <am_devices_button_tick>:
//! @return None.
//
//*****************************************************************************
void
am_devices_button_tick(am_devices_button_t *psButton)
{
     1f8:	b590      	push	{r4, r7, lr}
     1fa:	b087      	sub	sp, #28
     1fc:	af00      	add	r7, sp, #0
     1fe:	6078      	str	r0, [r7, #4]
    // Enable the button pin.
    //
#if AM_APOLLO3_GPIO
    am_hal_gpio_pinconfig(psButton->ui32GPIONumber, g_AM_HAL_GPIO_INPUT);
#else
    am_hal_gpio_pin_config(psButton->ui32GPIONumber, AM_HAL_PIN_INPUT);
     200:	687b      	ldr	r3, [r7, #4]
     202:	681b      	ldr	r3, [r3, #0]
     204:	2b31      	cmp	r3, #49	; 0x31
     206:	d866      	bhi.n	2d6 <am_devices_button_tick+0xde>
     208:	f001 fcb8 	bl	1b7c <am_hal_interrupt_master_disable>
     20c:	4603      	mov	r3, r0
     20e:	60fb      	str	r3, [r7, #12]
     210:	4b87      	ldr	r3, [pc, #540]	; (430 <am_devices_button_tick+0x238>)
     212:	2273      	movs	r2, #115	; 0x73
     214:	601a      	str	r2, [r3, #0]
     216:	687b      	ldr	r3, [r7, #4]
     218:	681b      	ldr	r3, [r3, #0]
     21a:	085b      	lsrs	r3, r3, #1
     21c:	f003 027c 	and.w	r2, r3, #124	; 0x7c
     220:	4b84      	ldr	r3, [pc, #528]	; (434 <am_devices_button_tick+0x23c>)
     222:	4413      	add	r3, r2
     224:	4618      	mov	r0, r3
     226:	687b      	ldr	r3, [r7, #4]
     228:	681b      	ldr	r3, [r3, #0]
     22a:	085b      	lsrs	r3, r3, #1
     22c:	f003 027c 	and.w	r2, r3, #124	; 0x7c
     230:	4b80      	ldr	r3, [pc, #512]	; (434 <am_devices_button_tick+0x23c>)
     232:	4413      	add	r3, r2
     234:	681a      	ldr	r2, [r3, #0]
     236:	687b      	ldr	r3, [r7, #4]
     238:	681b      	ldr	r3, [r3, #0]
     23a:	009b      	lsls	r3, r3, #2
     23c:	f003 031c 	and.w	r3, r3, #28
     240:	2107      	movs	r1, #7
     242:	fa01 f303 	lsl.w	r3, r1, r3
     246:	43db      	mvns	r3, r3
     248:	4013      	ands	r3, r2
     24a:	6003      	str	r3, [r0, #0]
     24c:	687b      	ldr	r3, [r7, #4]
     24e:	681b      	ldr	r3, [r3, #0]
     250:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
     254:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
     258:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
     25c:	461c      	mov	r4, r3
     25e:	687b      	ldr	r3, [r7, #4]
     260:	681b      	ldr	r3, [r3, #0]
     262:	00db      	lsls	r3, r3, #3
     264:	f003 0318 	and.w	r3, r3, #24
     268:	221a      	movs	r2, #26
     26a:	409a      	lsls	r2, r3
     26c:	687b      	ldr	r3, [r7, #4]
     26e:	681b      	ldr	r3, [r3, #0]
     270:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
     274:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
     278:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
     27c:	6819      	ldr	r1, [r3, #0]
     27e:	687b      	ldr	r3, [r7, #4]
     280:	681b      	ldr	r3, [r3, #0]
     282:	00db      	lsls	r3, r3, #3
     284:	f003 0318 	and.w	r3, r3, #24
     288:	20ff      	movs	r0, #255	; 0xff
     28a:	fa00 f303 	lsl.w	r3, r0, r3
     28e:	43db      	mvns	r3, r3
     290:	400b      	ands	r3, r1
     292:	4313      	orrs	r3, r2
     294:	6023      	str	r3, [r4, #0]
     296:	687b      	ldr	r3, [r7, #4]
     298:	681b      	ldr	r3, [r3, #0]
     29a:	f003 02fc 	and.w	r2, r3, #252	; 0xfc
     29e:	4b66      	ldr	r3, [pc, #408]	; (438 <am_devices_button_tick+0x240>)
     2a0:	4413      	add	r3, r2
     2a2:	4618      	mov	r0, r3
     2a4:	687b      	ldr	r3, [r7, #4]
     2a6:	681b      	ldr	r3, [r3, #0]
     2a8:	f003 02fc 	and.w	r2, r3, #252	; 0xfc
     2ac:	4b62      	ldr	r3, [pc, #392]	; (438 <am_devices_button_tick+0x240>)
     2ae:	4413      	add	r3, r2
     2b0:	681a      	ldr	r2, [r3, #0]
     2b2:	687b      	ldr	r3, [r7, #4]
     2b4:	681b      	ldr	r3, [r3, #0]
     2b6:	00db      	lsls	r3, r3, #3
     2b8:	f003 0318 	and.w	r3, r3, #24
     2bc:	21ff      	movs	r1, #255	; 0xff
     2be:	fa01 f303 	lsl.w	r3, r1, r3
     2c2:	43db      	mvns	r3, r3
     2c4:	4013      	ands	r3, r2
     2c6:	6003      	str	r3, [r0, #0]
     2c8:	4b59      	ldr	r3, [pc, #356]	; (430 <am_devices_button_tick+0x238>)
     2ca:	2200      	movs	r2, #0
     2cc:	601a      	str	r2, [r3, #0]
     2ce:	68fb      	ldr	r3, [r7, #12]
     2d0:	4618      	mov	r0, r3
     2d2:	f001 fc57 	bl	1b84 <am_hal_interrupt_master_set>
    // its "state" counter to zero.
    //
#if AM_APOLLO3_GPIO
    am_hal_gpio_state_read(psButton->ui32GPIONumber, AM_HAL_GPIO_INPUT_READ, &ui32PinState);
#else
    ui32PinState = am_hal_gpio_input_bit_read(psButton->ui32GPIONumber);
     2d6:	687b      	ldr	r3, [r7, #4]
     2d8:	681b      	ldr	r3, [r3, #0]
     2da:	08db      	lsrs	r3, r3, #3
     2dc:	f003 0204 	and.w	r2, r3, #4
     2e0:	4b56      	ldr	r3, [pc, #344]	; (43c <am_devices_button_tick+0x244>)
     2e2:	4413      	add	r3, r2
     2e4:	681a      	ldr	r2, [r3, #0]
     2e6:	687b      	ldr	r3, [r7, #4]
     2e8:	681b      	ldr	r3, [r3, #0]
     2ea:	f003 031f 	and.w	r3, r3, #31
     2ee:	fa22 f303 	lsr.w	r3, r2, r3
     2f2:	f003 0301 	and.w	r3, r3, #1
     2f6:	2b00      	cmp	r3, #0
     2f8:	bf14      	ite	ne
     2fa:	2301      	movne	r3, #1
     2fc:	2300      	moveq	r3, #0
     2fe:	b2db      	uxtb	r3, r3
     300:	617b      	str	r3, [r7, #20]
#endif

    //
    // Check to see if the button is "pressed" according to our GPIO reading.
    //
    bRawButtonPressed = (ui32PinState != psButton->ui32Polarity);
     302:	687b      	ldr	r3, [r7, #4]
     304:	685a      	ldr	r2, [r3, #4]
     306:	697b      	ldr	r3, [r7, #20]
     308:	429a      	cmp	r2, r3
     30a:	bf14      	ite	ne
     30c:	2301      	movne	r3, #1
     30e:	2300      	moveq	r3, #0
     310:	74fb      	strb	r3, [r7, #19]

    //
    // Is this button state different from the last saved state?
    //
    if ( bRawButtonPressed != psButton->bPressed )
     312:	687b      	ldr	r3, [r7, #4]
     314:	7b1b      	ldrb	r3, [r3, #12]
     316:	7cfa      	ldrb	r2, [r7, #19]
     318:	429a      	cmp	r2, r3
     31a:	d005      	beq.n	328 <am_devices_button_tick+0x130>
    {
        //
        // If so, increase the debounce count.
        //
        psButton->ui32Count++;
     31c:	687b      	ldr	r3, [r7, #4]
     31e:	689b      	ldr	r3, [r3, #8]
     320:	1c5a      	adds	r2, r3, #1
     322:	687b      	ldr	r3, [r7, #4]
     324:	609a      	str	r2, [r3, #8]
     326:	e002      	b.n	32e <am_devices_button_tick+0x136>
    else
    {
        //
        // Otherwise, set the count back to zero.
        //
        psButton->ui32Count = 0;
     328:	687b      	ldr	r3, [r7, #4]
     32a:	2200      	movs	r2, #0
     32c:	609a      	str	r2, [r3, #8]

    //
    // If we hit the button debounce delay, record a button press to the
    // structure, and reset the count.
    //
    if ( psButton->ui32Count >= AM_DEVICES_BUTTON_DEBOUNCE_DELAY )
     32e:	687b      	ldr	r3, [r7, #4]
     330:	689b      	ldr	r3, [r3, #8]
     332:	2b03      	cmp	r3, #3
     334:	d909      	bls.n	34a <am_devices_button_tick+0x152>
    {
        psButton->bPressed = bRawButtonPressed;
     336:	687b      	ldr	r3, [r7, #4]
     338:	7cfa      	ldrb	r2, [r7, #19]
     33a:	731a      	strb	r2, [r3, #12]
        psButton->bChanged = true;
     33c:	687b      	ldr	r3, [r7, #4]
     33e:	2201      	movs	r2, #1
     340:	735a      	strb	r2, [r3, #13]
        psButton->ui32Count = 0;
     342:	687b      	ldr	r3, [r7, #4]
     344:	2200      	movs	r2, #0
     346:	609a      	str	r2, [r3, #8]
     348:	e002      	b.n	350 <am_devices_button_tick+0x158>
    {
        //
        // If we didn't just record a press/release event, update the structure
        // to say that the current state isn't new.
        //
        psButton->bChanged = false;
     34a:	687b      	ldr	r3, [r7, #4]
     34c:	2200      	movs	r2, #0
     34e:	735a      	strb	r2, [r3, #13]
    // Disable the button pin to save power.
    //
#if AM_APOLLO3_GPIO
    am_hal_gpio_pinconfig(psButton->ui32GPIONumber, g_AM_HAL_GPIO_DISABLE);
#else
    am_hal_gpio_pin_config(psButton->ui32GPIONumber, AM_HAL_PIN_DISABLE);
     350:	687b      	ldr	r3, [r7, #4]
     352:	681b      	ldr	r3, [r3, #0]
     354:	2b31      	cmp	r3, #49	; 0x31
     356:	d866      	bhi.n	426 <am_devices_button_tick+0x22e>
     358:	f001 fc10 	bl	1b7c <am_hal_interrupt_master_disable>
     35c:	4603      	mov	r3, r0
     35e:	60bb      	str	r3, [r7, #8]
     360:	4b33      	ldr	r3, [pc, #204]	; (430 <am_devices_button_tick+0x238>)
     362:	2273      	movs	r2, #115	; 0x73
     364:	601a      	str	r2, [r3, #0]
     366:	687b      	ldr	r3, [r7, #4]
     368:	681b      	ldr	r3, [r3, #0]
     36a:	085b      	lsrs	r3, r3, #1
     36c:	f003 027c 	and.w	r2, r3, #124	; 0x7c
     370:	4b30      	ldr	r3, [pc, #192]	; (434 <am_devices_button_tick+0x23c>)
     372:	4413      	add	r3, r2
     374:	4618      	mov	r0, r3
     376:	687b      	ldr	r3, [r7, #4]
     378:	681b      	ldr	r3, [r3, #0]
     37a:	085b      	lsrs	r3, r3, #1
     37c:	f003 027c 	and.w	r2, r3, #124	; 0x7c
     380:	4b2c      	ldr	r3, [pc, #176]	; (434 <am_devices_button_tick+0x23c>)
     382:	4413      	add	r3, r2
     384:	681a      	ldr	r2, [r3, #0]
     386:	687b      	ldr	r3, [r7, #4]
     388:	681b      	ldr	r3, [r3, #0]
     38a:	009b      	lsls	r3, r3, #2
     38c:	f003 031c 	and.w	r3, r3, #28
     390:	2107      	movs	r1, #7
     392:	fa01 f303 	lsl.w	r3, r1, r3
     396:	43db      	mvns	r3, r3
     398:	4013      	ands	r3, r2
     39a:	6003      	str	r3, [r0, #0]
     39c:	687b      	ldr	r3, [r7, #4]
     39e:	681b      	ldr	r3, [r3, #0]
     3a0:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
     3a4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
     3a8:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
     3ac:	461c      	mov	r4, r3
     3ae:	687b      	ldr	r3, [r7, #4]
     3b0:	681b      	ldr	r3, [r3, #0]
     3b2:	00db      	lsls	r3, r3, #3
     3b4:	f003 0318 	and.w	r3, r3, #24
     3b8:	2218      	movs	r2, #24
     3ba:	409a      	lsls	r2, r3
     3bc:	687b      	ldr	r3, [r7, #4]
     3be:	681b      	ldr	r3, [r3, #0]
     3c0:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
     3c4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
     3c8:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
     3cc:	6819      	ldr	r1, [r3, #0]
     3ce:	687b      	ldr	r3, [r7, #4]
     3d0:	681b      	ldr	r3, [r3, #0]
     3d2:	00db      	lsls	r3, r3, #3
     3d4:	f003 0318 	and.w	r3, r3, #24
     3d8:	20ff      	movs	r0, #255	; 0xff
     3da:	fa00 f303 	lsl.w	r3, r0, r3
     3de:	43db      	mvns	r3, r3
     3e0:	400b      	ands	r3, r1
     3e2:	4313      	orrs	r3, r2
     3e4:	6023      	str	r3, [r4, #0]
     3e6:	687b      	ldr	r3, [r7, #4]
     3e8:	681b      	ldr	r3, [r3, #0]
     3ea:	f003 02fc 	and.w	r2, r3, #252	; 0xfc
     3ee:	4b12      	ldr	r3, [pc, #72]	; (438 <am_devices_button_tick+0x240>)
     3f0:	4413      	add	r3, r2
     3f2:	4618      	mov	r0, r3
     3f4:	687b      	ldr	r3, [r7, #4]
     3f6:	681b      	ldr	r3, [r3, #0]
     3f8:	f003 02fc 	and.w	r2, r3, #252	; 0xfc
     3fc:	4b0e      	ldr	r3, [pc, #56]	; (438 <am_devices_button_tick+0x240>)
     3fe:	4413      	add	r3, r2
     400:	681a      	ldr	r2, [r3, #0]
     402:	687b      	ldr	r3, [r7, #4]
     404:	681b      	ldr	r3, [r3, #0]
     406:	00db      	lsls	r3, r3, #3
     408:	f003 0318 	and.w	r3, r3, #24
     40c:	21ff      	movs	r1, #255	; 0xff
     40e:	fa01 f303 	lsl.w	r3, r1, r3
     412:	43db      	mvns	r3, r3
     414:	4013      	ands	r3, r2
     416:	6003      	str	r3, [r0, #0]
     418:	4b05      	ldr	r3, [pc, #20]	; (430 <am_devices_button_tick+0x238>)
     41a:	2200      	movs	r2, #0
     41c:	601a      	str	r2, [r3, #0]
     41e:	68bb      	ldr	r3, [r7, #8]
     420:	4618      	mov	r0, r3
     422:	f001 fbaf 	bl	1b84 <am_hal_interrupt_master_set>
#endif // AM_APOLLO3_GPIO
}
     426:	bf00      	nop
     428:	371c      	adds	r7, #28
     42a:	46bd      	mov	sp, r7
     42c:	bd90      	pop	{r4, r7, pc}
     42e:	bf00      	nop
     430:	40010060 	.word	0x40010060
     434:	40010040 	.word	0x40010040
     438:	400100e0 	.word	0x400100e0
     43c:	40010080 	.word	0x40010080

00000440 <iom_write_complete>:
// IOM write complete callback
//
//*****************************************************************************
static void
iom_write_complete(void)
{
     440:	b480      	push	{r7}
     442:	af00      	add	r7, sp, #0
    gIomDone = true;
     444:	4b03      	ldr	r3, [pc, #12]	; (454 <iom_write_complete+0x14>)
     446:	2201      	movs	r2, #1
     448:	701a      	strb	r2, [r3, #0]
}
     44a:	bf00      	nop
     44c:	46bd      	mov	sp, r7
     44e:	f85d 7b04 	ldr.w	r7, [sp], #4
     452:	4770      	bx	lr
     454:	1000084d 	.word	0x1000084d

00000458 <am_iomaster0_isr>:
//
//*****************************************************************************
#if (0 == AM_BSP_EM9304_IOM)
void
am_iomaster0_isr(void)
{
     458:	b580      	push	{r7, lr}
     45a:	b082      	sub	sp, #8
     45c:	af00      	add	r7, sp, #0
    uint32_t ui32IntStatus;

    //
    // Read and clear the interrupt status.
    //
    ui32IntStatus = am_hal_iom_int_status_get(0, false);
     45e:	2100      	movs	r1, #0
     460:	2000      	movs	r0, #0
     462:	f003 fce1 	bl	3e28 <am_hal_iom_int_status_get>
     466:	6078      	str	r0, [r7, #4]
    am_hal_iom_int_clear(0, ui32IntStatus);
     468:	6879      	ldr	r1, [r7, #4]
     46a:	2000      	movs	r0, #0
     46c:	f003 fcd2 	bl	3e14 <am_hal_iom_int_clear>

    //
    // Service FIFO interrupts as necessary, and call IOM callbacks as
    // transfers are completed.
    //
    am_hal_iom_int_service(0, ui32IntStatus);
     470:	6879      	ldr	r1, [r7, #4]
     472:	2000      	movs	r0, #0
     474:	f003 fcbc 	bl	3df0 <am_hal_iom_int_service>
}
     478:	bf00      	nop
     47a:	3708      	adds	r7, #8
     47c:	46bd      	mov	sp, r7
     47e:	bd80      	pop	{r7, pc}

00000480 <isRevB2>:
// Checks to see if this processor is a Rev B2 device.
//
//*****************************************************************************
static bool
isRevB2(void)
{
     480:	b480      	push	{r7}
     482:	af00      	add	r7, sp, #0
    //
    // Check to make sure the major rev is B and the minor rev is zero.
    //
    if ( (AM_REG(MCUCTRL, CHIPREV) & 0xFF) ==
     484:	4b06      	ldr	r3, [pc, #24]	; (4a0 <isRevB2+0x20>)
     486:	681b      	ldr	r3, [r3, #0]
     488:	b2db      	uxtb	r3, r3
     48a:	2b22      	cmp	r3, #34	; 0x22
     48c:	d101      	bne.n	492 <isRevB2+0x12>
         (AM_REG_MCUCTRL_CHIPREV_REVMAJ_B | AM_REG_MCUCTRL_CHIPREV_REVMIN_REV2) )
    {
        return true;
     48e:	2301      	movs	r3, #1
     490:	e000      	b.n	494 <isRevB2+0x14>
    }
    else
    {
        return false;
     492:	2300      	movs	r3, #0
    }
}
     494:	4618      	mov	r0, r3
     496:	46bd      	mov	sp, r7
     498:	f85d 7b04 	ldr.w	r7, [sp], #4
     49c:	4770      	bx	lr
     49e:	bf00      	nop
     4a0:	4002000c 	.word	0x4002000c

000004a4 <am_devices_em9304_tx_starts>:
//! @return Number of bytes that can be written to EM9304.
//
//*****************************************************************************
uint8_t
am_devices_em9304_tx_starts(const am_devices_em9304_t *psDevice)
{
     4a4:	b590      	push	{r4, r7, lr}
     4a6:	b087      	sub	sp, #28
     4a8:	af02      	add	r7, sp, #8
     4aa:	6078      	str	r0, [r7, #4]
  // Indicates that a SPI transfer is in progress
  spiTxInProgress = 1;
     4ac:	4b29      	ldr	r3, [pc, #164]	; (554 <am_devices_em9304_tx_starts+0xb0>)
     4ae:	2201      	movs	r2, #1
     4b0:	701a      	strb	r2, [r3, #0]

  am_hal_iom_buffer(2) sCommand;
  am_hal_iom_buffer(2) sStas;
  sCommand.bytes[0] = EM9304_SPI_HEADER_TX;
     4b2:	2342      	movs	r3, #66	; 0x42
     4b4:	733b      	strb	r3, [r7, #12]
  sCommand.bytes[1] = 0x0;
     4b6:	2300      	movs	r3, #0
     4b8:	737b      	strb	r3, [r7, #13]

  // Select the EM9304
  EM9304_SPISLAVESELECT();
     4ba:	4b27      	ldr	r3, [pc, #156]	; (558 <am_devices_em9304_tx_starts+0xb4>)
     4bc:	f44f 6280 	mov.w	r2, #1024	; 0x400
     4c0:	601a      	str	r2, [r3, #0]

  // Wait EM9304 RDY signal
  while ( !EM9304_RDY_INT() );
     4c2:	bf00      	nop
     4c4:	f001 fad0 	bl	1a68 <am_hal_gpio_input_read>
     4c8:	460a      	mov	r2, r1
     4ca:	4601      	mov	r1, r0
     4cc:	f04f 0300 	mov.w	r3, #0
     4d0:	f44f 5480 	mov.w	r4, #4096	; 0x1000
     4d4:	ea03 0301 	and.w	r3, r3, r1
     4d8:	ea04 0402 	and.w	r4, r4, r2
     4dc:	4323      	orrs	r3, r4
     4de:	d0f1      	beq.n	4c4 <am_devices_em9304_tx_starts+0x20>

#if defined(AM_PART_APOLLO2)
  //
  // Full-Duplex operation is only supported for Apollo2 B2 Silicon.
  //
  if (isRevB2())
     4e0:	f7ff ffce 	bl	480 <isRevB2>
     4e4:	4603      	mov	r3, r0
     4e6:	2b00      	cmp	r3, #0
     4e8:	d019      	beq.n	51e <am_devices_em9304_tx_starts+0x7a>
  {
    //
    // Write to the IOM.
    //
    am_hal_iom_spi_fullduplex(psDevice->ui32IOMModule,
     4ea:	687b      	ldr	r3, [r7, #4]
     4ec:	6858      	ldr	r0, [r3, #4]
     4ee:	f107 0108 	add.w	r1, r7, #8
     4f2:	f107 020c 	add.w	r2, r7, #12
     4f6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     4fa:	9301      	str	r3, [sp, #4]
     4fc:	2302      	movs	r3, #2
     4fe:	9300      	str	r3, [sp, #0]
     500:	460b      	mov	r3, r1
     502:	2100      	movs	r1, #0
     504:	f003 fbf6 	bl	3cf4 <am_hal_iom_spi_fullduplex>
                              AM_HAL_IOM_RAW);

    //
    // Check that the EM9304 is ready.
    //
    if (sStas.bytes[0] != EM9304_STS1_READY_VALUE)
     508:	7a3b      	ldrb	r3, [r7, #8]
     50a:	2bc0      	cmp	r3, #192	; 0xc0
     50c:	d005      	beq.n	51a <am_devices_em9304_tx_starts+0x76>
    {
      // Error
      EM9304_SPISLAVEDESELECT();
     50e:	4b13      	ldr	r3, [pc, #76]	; (55c <am_devices_em9304_tx_starts+0xb8>)
     510:	f44f 6280 	mov.w	r2, #1024	; 0x400
     514:	601a      	str	r2, [r3, #0]
      am_util_debug_printf("HCI TX Failed to starts\n");
      am_util_debug_printf("%d, %d\n", sStas.bytes[0], sStas.bytes[1]);
      return 0;
     516:	2300      	movs	r3, #0
     518:	e018      	b.n	54c <am_devices_em9304_tx_starts+0xa8>
    }

    return sStas.bytes[1];
     51a:	7a7b      	ldrb	r3, [r7, #9]
     51c:	e016      	b.n	54c <am_devices_em9304_tx_starts+0xa8>
#endif
  {
    //
    // Write to the IOM.
    //
    am_hal_iom_spi_write(psDevice->ui32IOMModule,
     51e:	687b      	ldr	r3, [r7, #4]
     520:	6858      	ldr	r0, [r3, #4]
     522:	f107 020c 	add.w	r2, r7, #12
     526:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     52a:	9300      	str	r3, [sp, #0]
     52c:	2301      	movs	r3, #1
     52e:	2100      	movs	r1, #0
     530:	f002 fe92 	bl	3258 <am_hal_iom_spi_write>
                         AM_HAL_IOM_RAW);

    //
    // Read from the IOM.
    //
    am_hal_iom_spi_read(psDevice->ui32IOMModule,
     534:	687b      	ldr	r3, [r7, #4]
     536:	6858      	ldr	r0, [r3, #4]
     538:	f107 0208 	add.w	r2, r7, #8
     53c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     540:	9300      	str	r3, [sp, #0]
     542:	2301      	movs	r3, #1
     544:	2100      	movs	r1, #0
     546:	f003 f8d9 	bl	36fc <am_hal_iom_spi_read>
                        0, sStas.words, 1,
                        AM_HAL_IOM_RAW);

    return sStas.bytes[0];
     54a:	7a3b      	ldrb	r3, [r7, #8]
  }
}
     54c:	4618      	mov	r0, r3
     54e:	3714      	adds	r7, #20
     550:	46bd      	mov	sp, r7
     552:	bd90      	pop	{r4, r7, pc}
     554:	1000084c 	.word	0x1000084c
     558:	4001009c 	.word	0x4001009c
     55c:	40010094 	.word	0x40010094

00000560 <am_devices_em9304_tx_ends>:
//! @return None.
//
//*****************************************************************************
void
am_devices_em9304_tx_ends(void)
{
     560:	b580      	push	{r7, lr}
     562:	af00      	add	r7, sp, #0
    am_hal_iom_poll_complete(g_sEm9304.ui32IOMModule);
     564:	2300      	movs	r3, #0
     566:	4618      	mov	r0, r3
     568:	f003 fc38 	bl	3ddc <am_hal_iom_poll_complete>
    // Deselect the EM9304
    EM9304_SPISLAVEDESELECT();
     56c:	4b04      	ldr	r3, [pc, #16]	; (580 <am_devices_em9304_tx_ends+0x20>)
     56e:	f44f 6280 	mov.w	r2, #1024	; 0x400
     572:	601a      	str	r2, [r3, #0]

    // Indicates that the SPI transfer is finished
    spiTxInProgress = 0;
     574:	4b03      	ldr	r3, [pc, #12]	; (584 <am_devices_em9304_tx_ends+0x24>)
     576:	2200      	movs	r2, #0
     578:	701a      	strb	r2, [r3, #0]
}
     57a:	bf00      	nop
     57c:	bd80      	pop	{r7, pc}
     57e:	bf00      	nop
     580:	40010094 	.word	0x40010094
     584:	1000084c 	.word	0x1000084c

00000588 <am_devices_em9304_block_write>:
void
am_devices_em9304_block_write(const am_devices_em9304_t *psDevice,
                              uint8_t type,
                              uint8_t *pui8Values,
                              uint32_t ui32NumBytes)
{
     588:	b590      	push	{r4, r7, lr}
     58a:	b0cb      	sub	sp, #300	; 0x12c
     58c:	af02      	add	r7, sp, #8
     58e:	f107 040c 	add.w	r4, r7, #12
     592:	6020      	str	r0, [r4, #0]
     594:	4608      	mov	r0, r1
     596:	1d39      	adds	r1, r7, #4
     598:	600a      	str	r2, [r1, #0]
     59a:	463a      	mov	r2, r7
     59c:	6013      	str	r3, [r2, #0]
     59e:	f107 030b 	add.w	r3, r7, #11
     5a2:	4602      	mov	r2, r0
     5a4:	701a      	strb	r2, [r3, #0]
  am_hal_iom_buffer(EM9304_BUFFER_SIZE) sData;
  uint8_t em9304BufSize = 0;
     5a6:	2300      	movs	r3, #0
     5a8:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
  uint8_t hci_type_sent = 0;
     5ac:	2300      	movs	r3, #0
     5ae:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e

  // Check that we are not going to overwrite buffer.
  if ((ui32NumBytes + 1) > EM9304_BUFFER_SIZE)
     5b2:	463b      	mov	r3, r7
     5b4:	681b      	ldr	r3, [r3, #0]
     5b6:	3301      	adds	r3, #1
     5b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
     5bc:	f200 809a 	bhi.w	6f4 <am_devices_em9304_block_write+0x16c>
  {
    am_util_debug_printf("HCI TX Error (STATUS ERROR) Packet Too Large\n");
    return;
  }

  for ( uint32_t i = 0; i < ui32NumBytes; )
     5c0:	2300      	movs	r3, #0
     5c2:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
     5c6:	e08d      	b.n	6e4 <am_devices_em9304_block_write+0x15c>
  {
    if ( i < ui32NumBytes )
     5c8:	463b      	mov	r3, r7
     5ca:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
     5ce:	681b      	ldr	r3, [r3, #0]
     5d0:	429a      	cmp	r2, r3
     5d2:	d207      	bcs.n	5e4 <am_devices_em9304_block_write+0x5c>
    {
      em9304BufSize = am_devices_em9304_tx_starts(psDevice);
     5d4:	f107 030c 	add.w	r3, r7, #12
     5d8:	6818      	ldr	r0, [r3, #0]
     5da:	f7ff ff63 	bl	4a4 <am_devices_em9304_tx_starts>
     5de:	4603      	mov	r3, r0
     5e0:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    }

    uint32_t len = (em9304BufSize < (ui32NumBytes - i)) ? em9304BufSize : (ui32NumBytes - i);
     5e4:	463b      	mov	r3, r7
     5e6:	681a      	ldr	r2, [r3, #0]
     5e8:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
     5ec:	1ad2      	subs	r2, r2, r3
     5ee:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
     5f2:	4293      	cmp	r3, r2
     5f4:	bf28      	it	cs
     5f6:	4613      	movcs	r3, r2
     5f8:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114

    if (len > 0)  // check again if there is room to send more data
     5fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
     600:	2b00      	cmp	r3, #0
     602:	d06d      	beq.n	6e0 <am_devices_em9304_block_write+0x158>
    {
      if (hci_type_sent == 0)
     604:	f897 311e 	ldrb.w	r3, [r7, #286]	; 0x11e
     608:	2b00      	cmp	r3, #0
     60a:	d11c      	bne.n	646 <am_devices_em9304_block_write+0xbe>
      {
        sData.bytes[0] = type;
     60c:	f107 0310 	add.w	r3, r7, #16
     610:	f107 020b 	add.w	r2, r7, #11
     614:	7812      	ldrb	r2, [r2, #0]
     616:	701a      	strb	r2, [r3, #0]
        memcpy(&(sData.bytes[1]), pui8Values, len - 1);
     618:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
     61c:	1e59      	subs	r1, r3, #1
     61e:	1d3b      	adds	r3, r7, #4
     620:	f107 0210 	add.w	r2, r7, #16
     624:	1c50      	adds	r0, r2, #1
     626:	460a      	mov	r2, r1
     628:	6819      	ldr	r1, [r3, #0]
     62a:	f004 fa61 	bl	4af0 <memcpy>
        i += len -1;
     62e:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
     632:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
     636:	4413      	add	r3, r2
     638:	3b01      	subs	r3, #1
     63a:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
        hci_type_sent = 1;
     63e:	2301      	movs	r3, #1
     640:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
     644:	e012      	b.n	66c <am_devices_em9304_block_write+0xe4>
      }
      else
      {
        memcpy(&(sData.bytes[0]), pui8Values + i, len);
     646:	1d3b      	adds	r3, r7, #4
     648:	681a      	ldr	r2, [r3, #0]
     64a:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
     64e:	18d1      	adds	r1, r2, r3
     650:	f107 0310 	add.w	r3, r7, #16
     654:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
     658:	4618      	mov	r0, r3
     65a:	f004 fa49 	bl	4af0 <memcpy>
        i += len;
     65e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
     662:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
     666:	4413      	add	r3, r2
     668:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
      }

      while ( !EM9304_RDY_INT() );
     66c:	bf00      	nop
     66e:	f001 f9fb 	bl	1a68 <am_hal_gpio_input_read>
     672:	460a      	mov	r2, r1
     674:	4601      	mov	r1, r0
     676:	f04f 0300 	mov.w	r3, #0
     67a:	f44f 5480 	mov.w	r4, #4096	; 0x1000
     67e:	ea03 0301 	and.w	r3, r3, r1
     682:	ea04 0402 	and.w	r4, r4, r2
     686:	4323      	orrs	r3, r4
     688:	d0f1      	beq.n	66e <am_devices_em9304_block_write+0xe6>

#if defined(USE_IOM_NONBLOCKING)
      gIomDone = false;
     68a:	4b1d      	ldr	r3, [pc, #116]	; (700 <am_devices_em9304_block_write+0x178>)
     68c:	2200      	movs	r2, #0
     68e:	701a      	strb	r2, [r3, #0]
      am_hal_iom_spi_write_nb(psDevice->ui32IOMModule,
     690:	f107 030c 	add.w	r3, r7, #12
     694:	681b      	ldr	r3, [r3, #0]
     696:	6858      	ldr	r0, [r3, #4]
     698:	f107 0210 	add.w	r2, r7, #16
     69c:	4b19      	ldr	r3, [pc, #100]	; (704 <am_devices_em9304_block_write+0x17c>)
     69e:	9301      	str	r3, [sp, #4]
     6a0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     6a4:	9300      	str	r3, [sp, #0]
     6a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
     6aa:	2100      	movs	r1, #0
     6ac:	f003 fb4a 	bl	3d44 <am_hal_iom_spi_write_nb>
      while(1)
      {
        //
        // Disable interrupt while we decide whether we're going to sleep.
        //
        uint32_t ui32IntStatus = am_hal_interrupt_master_disable();
     6b0:	f001 fa64 	bl	1b7c <am_hal_interrupt_master_disable>
     6b4:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

        if (!gIomDone)
     6b8:	4b11      	ldr	r3, [pc, #68]	; (700 <am_devices_em9304_block_write+0x178>)
     6ba:	781b      	ldrb	r3, [r3, #0]
     6bc:	b2db      	uxtb	r3, r3
     6be:	f083 0301 	eor.w	r3, r3, #1
     6c2:	b2db      	uxtb	r3, r3
     6c4:	2b00      	cmp	r3, #0
     6c6:	d007      	beq.n	6d8 <am_devices_em9304_block_write+0x150>
        {
          //
          // Sleep while waiting for the IOM transaction to finish.
          //
          am_hal_sysctrl_sleep(AM_HAL_SYSCTRL_SLEEP_DEEP);
     6c8:	2001      	movs	r0, #1
     6ca:	f003 fee9 	bl	44a0 <am_hal_sysctrl_sleep>
          //
          // Enable interrupts
          //
          am_hal_interrupt_master_set(ui32IntStatus);
     6ce:	f8d7 0110 	ldr.w	r0, [r7, #272]	; 0x110
     6d2:	f001 fa57 	bl	1b84 <am_hal_interrupt_master_set>
     6d6:	e7eb      	b.n	6b0 <am_devices_em9304_block_write+0x128>
        else
        {
          //
          // Enable interrupts
          //
          am_hal_interrupt_master_set(ui32IntStatus);
     6d8:	f8d7 0110 	ldr.w	r0, [r7, #272]	; 0x110
     6dc:	f001 fa52 	bl	1b84 <am_hal_interrupt_master_set>
                           0, sData.words, len,
                           AM_HAL_IOM_RAW);
#endif
    }

    am_devices_em9304_tx_ends();
     6e0:	f7ff ff3e 	bl	560 <am_devices_em9304_tx_ends>
  for ( uint32_t i = 0; i < ui32NumBytes; )
     6e4:	463b      	mov	r3, r7
     6e6:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
     6ea:	681b      	ldr	r3, [r3, #0]
     6ec:	429a      	cmp	r2, r3
     6ee:	f4ff af6b 	bcc.w	5c8 <am_devices_em9304_block_write+0x40>
     6f2:	e000      	b.n	6f6 <am_devices_em9304_block_write+0x16e>
    return;
     6f4:	bf00      	nop

  }
}
     6f6:	f507 7792 	add.w	r7, r7, #292	; 0x124
     6fa:	46bd      	mov	sp, r7
     6fc:	bd90      	pop	{r4, r7, pc}
     6fe:	bf00      	nop
     700:	1000084d 	.word	0x1000084d
     704:	00000441 	.word	0x00000441

00000708 <am_devices_em9304_block_read>:
//*****************************************************************************
uint32_t
am_devices_em9304_block_read(const am_devices_em9304_t *psDevice,
                             uint32_t *pui32Values,
                             uint32_t ui32NumBytes)
{
     708:	b590      	push	{r4, r7, lr}
     70a:	b08d      	sub	sp, #52	; 0x34
     70c:	af02      	add	r7, sp, #8
     70e:	60f8      	str	r0, [r7, #12]
     710:	60b9      	str	r1, [r7, #8]
     712:	607a      	str	r2, [r7, #4]
  am_hal_iom_buffer(2) sCommand;
  am_hal_iom_buffer(2) sStas;
  uint8_t ui8RxBytes;
  uint8_t spiRxTotalBytesCount = 0;
     714:	2300      	movs	r3, #0
     716:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26


  sCommand.bytes[0] = EM9304_SPI_HEADER_RX;
     71a:	2381      	movs	r3, #129	; 0x81
     71c:	763b      	strb	r3, [r7, #24]
  sCommand.bytes[1] = 0x0;
     71e:	2300      	movs	r3, #0
     720:	767b      	strb	r3, [r7, #25]

  //
  // Check if the SPI is free
  //
  if ( spiTxInProgress )
     722:	4b56      	ldr	r3, [pc, #344]	; (87c <am_devices_em9304_block_read+0x174>)
     724:	781b      	ldrb	r3, [r3, #0]
     726:	2b00      	cmp	r3, #0
     728:	d001      	beq.n	72e <am_devices_em9304_block_read+0x26>
  {
    //
    // TX in progress -> Ignore RDY interrupt
    //
    am_util_debug_printf("HCI TX in progress\n");
    return 0;
     72a:	2300      	movs	r3, #0
     72c:	e0a2      	b.n	874 <am_devices_em9304_block_read+0x16c>
  }

  //
  // Check if they are still data to read
  //
  if ( !EM9304_RDY_INT() )
     72e:	f001 f99b 	bl	1a68 <am_hal_gpio_input_read>
     732:	460a      	mov	r2, r1
     734:	4601      	mov	r1, r0
     736:	f04f 0300 	mov.w	r3, #0
     73a:	f44f 5480 	mov.w	r4, #4096	; 0x1000
     73e:	ea03 0301 	and.w	r3, r3, r1
     742:	ea04 0402 	and.w	r4, r4, r2
     746:	4323      	orrs	r3, r4
     748:	d101      	bne.n	74e <am_devices_em9304_block_read+0x46>
  {
    // No data
    //am_util_debug_printf("HCI No data\n");
    return 0;
     74a:	2300      	movs	r3, #0
     74c:	e092      	b.n	874 <am_devices_em9304_block_read+0x16c>
  }

  //
  // Select the EM9304
  //
  EM9304_SPISLAVESELECT();
     74e:	4b4c      	ldr	r3, [pc, #304]	; (880 <am_devices_em9304_block_read+0x178>)
     750:	f44f 6280 	mov.w	r2, #1024	; 0x400
     754:	601a      	str	r2, [r3, #0]

#if defined(AM_PART_APOLLO2)
  //
  // Full-Duplex operation is only supported for Apollo2 B2 Silicon.
  //
  if (isRevB2())
     756:	f7ff fe93 	bl	480 <isRevB2>
     75a:	4603      	mov	r3, r0
     75c:	2b00      	cmp	r3, #0
     75e:	d01b      	beq.n	798 <am_devices_em9304_block_read+0x90>
  {
    //
    // Write to the IOM.
    //
    am_hal_iom_spi_fullduplex(psDevice->ui32IOMModule,
     760:	68fb      	ldr	r3, [r7, #12]
     762:	6858      	ldr	r0, [r3, #4]
     764:	f107 0114 	add.w	r1, r7, #20
     768:	f107 0218 	add.w	r2, r7, #24
     76c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     770:	9301      	str	r3, [sp, #4]
     772:	2302      	movs	r3, #2
     774:	9300      	str	r3, [sp, #0]
     776:	460b      	mov	r3, r1
     778:	2100      	movs	r1, #0
     77a:	f003 fabb 	bl	3cf4 <am_hal_iom_spi_fullduplex>
                              AM_HAL_IOM_RAW);

    //
    // Check that the EM9304 is ready.
    //
    if ( sStas.bytes[0] != EM9304_STS1_READY_VALUE )
     77e:	7d3b      	ldrb	r3, [r7, #20]
     780:	2bc0      	cmp	r3, #192	; 0xc0
     782:	d005      	beq.n	790 <am_devices_em9304_block_read+0x88>
    {
      // Error
      EM9304_SPISLAVEDESELECT();
     784:	4b3f      	ldr	r3, [pc, #252]	; (884 <am_devices_em9304_block_read+0x17c>)
     786:	f44f 6280 	mov.w	r2, #1024	; 0x400
     78a:	601a      	str	r2, [r3, #0]
      am_util_debug_printf("HCI RX Error (STATUS ERROR) EM9304 Not Ready\n");
      am_util_debug_printf("%d, %d\n", sStas.bytes[0], sStas.bytes[1]);
      return 0;
     78c:	2300      	movs	r3, #0
     78e:	e071      	b.n	874 <am_devices_em9304_block_read+0x16c>
    }

    //
    // Set the number of bytes to receive.
    //
    ui8RxBytes = sStas.bytes[1];
     790:	7d7b      	ldrb	r3, [r7, #21]
     792:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
     796:	e04f      	b.n	838 <am_devices_em9304_block_read+0x130>
#endif
  {
    //
    // Write to the IOM.
    //
    am_hal_iom_spi_write(psDevice->ui32IOMModule,
     798:	68fb      	ldr	r3, [r7, #12]
     79a:	6858      	ldr	r0, [r3, #4]
     79c:	f107 0218 	add.w	r2, r7, #24
     7a0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     7a4:	9300      	str	r3, [sp, #0]
     7a6:	2301      	movs	r3, #1
     7a8:	2100      	movs	r1, #0
     7aa:	f002 fd55 	bl	3258 <am_hal_iom_spi_write>
                         AM_HAL_IOM_RAW);

    //
    // Read from the IOM.
    //
    am_hal_iom_spi_read(psDevice->ui32IOMModule,
     7ae:	68fb      	ldr	r3, [r7, #12]
     7b0:	6858      	ldr	r0, [r3, #4]
     7b2:	f107 0214 	add.w	r2, r7, #20
     7b6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     7ba:	9300      	str	r3, [sp, #0]
     7bc:	2301      	movs	r3, #1
     7be:	2100      	movs	r1, #0
     7c0:	f002 ff9c 	bl	36fc <am_hal_iom_spi_read>
                        AM_HAL_IOM_RAW);

    //
    // Set the number of bytes to receive.
    //
    ui8RxBytes = sStas.bytes[0];
     7c4:	7d3b      	ldrb	r3, [r7, #20]
     7c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  while ( EM9304_RDY_INT() && (spiRxTotalBytesCount < ui8RxBytes) && (ui8RxBytes != 0))
     7ca:	e035      	b.n	838 <am_devices_em9304_block_read+0x130>
  {
    uint32_t len = 1;
     7cc:	2301      	movs	r3, #1
     7ce:	623b      	str	r3, [r7, #32]

    if ( (ui8RxBytes - spiRxTotalBytesCount) >= EM9304_BUFFER_SIZE )
     7d0:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
     7d4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
     7d8:	1ad3      	subs	r3, r2, r3
     7da:	2bff      	cmp	r3, #255	; 0xff
     7dc:	dd01      	ble.n	7e2 <am_devices_em9304_block_read+0xda>
      //
      // Error. Packet too large.
      //
      am_util_debug_printf("HCI RX Error (STATUS ERROR) Packet Too Large\n");
      am_util_debug_printf("%d, %d\n", sStas.bytes[0], sStas.bytes[1]);
      return 0;
     7de:	2300      	movs	r3, #0
     7e0:	e048      	b.n	874 <am_devices_em9304_block_read+0x16c>
    }
    else
    {
      len = ui8RxBytes;
     7e2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
     7e6:	623b      	str	r3, [r7, #32]
    }

#if defined(USE_IOM_NONBLOCKING)
    gIomDone = false;
     7e8:	4b27      	ldr	r3, [pc, #156]	; (888 <am_devices_em9304_block_read+0x180>)
     7ea:	2200      	movs	r2, #0
     7ec:	701a      	strb	r2, [r3, #0]
    am_hal_iom_spi_read_nb(psDevice->ui32IOMModule,
     7ee:	68fb      	ldr	r3, [r7, #12]
     7f0:	6858      	ldr	r0, [r3, #4]
     7f2:	4b26      	ldr	r3, [pc, #152]	; (88c <am_devices_em9304_block_read+0x184>)
     7f4:	9301      	str	r3, [sp, #4]
     7f6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     7fa:	9300      	str	r3, [sp, #0]
     7fc:	6a3b      	ldr	r3, [r7, #32]
     7fe:	68ba      	ldr	r2, [r7, #8]
     800:	2100      	movs	r1, #0
     802:	f003 fac5 	bl	3d90 <am_hal_iom_spi_read_nb>
    while(1)
    {
      //
      // Disable interrupt while we decide whether we're going to sleep.
      //
      uint32_t ui32IntStatus = am_hal_interrupt_master_disable();
     806:	f001 f9b9 	bl	1b7c <am_hal_interrupt_master_disable>
     80a:	61f8      	str	r0, [r7, #28]

      if (!gIomDone)
     80c:	4b1e      	ldr	r3, [pc, #120]	; (888 <am_devices_em9304_block_read+0x180>)
     80e:	781b      	ldrb	r3, [r3, #0]
     810:	b2db      	uxtb	r3, r3
     812:	f083 0301 	eor.w	r3, r3, #1
     816:	b2db      	uxtb	r3, r3
     818:	2b00      	cmp	r3, #0
     81a:	d006      	beq.n	82a <am_devices_em9304_block_read+0x122>
      {
        //
        // Sleep while waiting for the IOM transaction to finish.
        //
        am_hal_sysctrl_sleep(AM_HAL_SYSCTRL_SLEEP_DEEP);
     81c:	2001      	movs	r0, #1
     81e:	f003 fe3f 	bl	44a0 <am_hal_sysctrl_sleep>
        //
        // Enable interrupts
        //
        am_hal_interrupt_master_set(ui32IntStatus);
     822:	69f8      	ldr	r0, [r7, #28]
     824:	f001 f9ae 	bl	1b84 <am_hal_interrupt_master_set>
     828:	e7ed      	b.n	806 <am_devices_em9304_block_read+0xfe>
      else
      {
        //
        // Enable interrupts
        //
        am_hal_interrupt_master_set(ui32IntStatus);
     82a:	69f8      	ldr	r0, [r7, #28]
     82c:	f001 f9aa 	bl	1b84 <am_hal_interrupt_master_set>
        break;
     830:	bf00      	nop
    am_hal_iom_spi_read(psDevice->ui32IOMModule,
                        0, pui32Values,
                        len, AM_HAL_IOM_RAW);
#endif

    spiRxTotalBytesCount = len;
     832:	6a3b      	ldr	r3, [r7, #32]
     834:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  while ( EM9304_RDY_INT() && (spiRxTotalBytesCount < ui8RxBytes) && (ui8RxBytes != 0))
     838:	f001 f916 	bl	1a68 <am_hal_gpio_input_read>
     83c:	460a      	mov	r2, r1
     83e:	4601      	mov	r1, r0
     840:	f04f 0300 	mov.w	r3, #0
     844:	f44f 5480 	mov.w	r4, #4096	; 0x1000
     848:	ea03 0301 	and.w	r3, r3, r1
     84c:	ea04 0402 	and.w	r4, r4, r2
     850:	4323      	orrs	r3, r4
     852:	d009      	beq.n	868 <am_devices_em9304_block_read+0x160>
     854:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
     858:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
     85c:	429a      	cmp	r2, r3
     85e:	d203      	bcs.n	868 <am_devices_em9304_block_read+0x160>
     860:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
     864:	2b00      	cmp	r3, #0
     866:	d1b1      	bne.n	7cc <am_devices_em9304_block_read+0xc4>
  }

  // Deselect the EM9304
  EM9304_SPISLAVEDESELECT();
     868:	4b06      	ldr	r3, [pc, #24]	; (884 <am_devices_em9304_block_read+0x17c>)
     86a:	f44f 6280 	mov.w	r2, #1024	; 0x400
     86e:	601a      	str	r2, [r3, #0]

  return spiRxTotalBytesCount;
     870:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
}
     874:	4618      	mov	r0, r3
     876:	372c      	adds	r7, #44	; 0x2c
     878:	46bd      	mov	sp, r7
     87a:	bd90      	pop	{r4, r7, pc}
     87c:	1000084c 	.word	0x1000084c
     880:	4001009c 	.word	0x4001009c
     884:	40010094 	.word	0x40010094
     888:	1000084d 	.word	0x1000084d
     88c:	00000441 	.word	0x00000441

00000890 <am_devices_em9304_spi_init>:
//! @return None.
//
//*****************************************************************************
void
am_devices_em9304_spi_init(uint32_t ui32Module, const am_hal_iom_config_t *psIomConfig)
{
     890:	b580      	push	{r7, lr}
     892:	b082      	sub	sp, #8
     894:	af00      	add	r7, sp, #0
     896:	6078      	str	r0, [r7, #4]
     898:	6039      	str	r1, [r7, #0]
    if ( AM_REGn(IOMSTR, ui32Module, CFG) & AM_REG_IOMSTR_CFG_IFCEN_M )
     89a:	687b      	ldr	r3, [r7, #4]
     89c:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
     8a0:	3304      	adds	r3, #4
     8a2:	031b      	lsls	r3, r3, #12
     8a4:	f503 738e 	add.w	r3, r3, #284	; 0x11c
     8a8:	681b      	ldr	r3, [r3, #0]
     8aa:	2b00      	cmp	r3, #0
     8ac:	db1b      	blt.n	8e6 <am_devices_em9304_spi_init+0x56>
    {
        return;
    }

#if defined(AM_PART_APOLLO2)
    am_hal_iom_pwrctrl_enable(ui32Module);
     8ae:	6878      	ldr	r0, [r7, #4]
     8b0:	f001 fc2c 	bl	210c <am_hal_iom_pwrctrl_enable>
#endif
    //
    // Setup the pins for SPI mode.
    //
    am_bsp_iom_spi_pins_enable(ui32Module);
     8b4:	6878      	ldr	r0, [r7, #4]
     8b6:	f000 fc75 	bl	11a4 <am_bsp_iom_spi_pins_enable>

    //
    // Set the required configuration settings for the IOM.
    //
    am_hal_iom_config(ui32Module, psIomConfig);
     8ba:	6839      	ldr	r1, [r7, #0]
     8bc:	6878      	ldr	r0, [r7, #4]
     8be:	f001 fcc1 	bl	2244 <am_hal_iom_config>

    // Enable spi
    am_hal_iom_enable(ui32Module);
     8c2:	6878      	ldr	r0, [r7, #4]
     8c4:	f001 fc36 	bl	2134 <am_hal_iom_enable>

#if defined(USE_IOM_NONBLOCKING)
    //
    // Enable interrupts.
    //
    am_hal_iom_int_clear(ui32Module, AM_HAL_IOM_INT_CMDCMP | AM_HAL_IOM_INT_THR);
     8c8:	2103      	movs	r1, #3
     8ca:	6878      	ldr	r0, [r7, #4]
     8cc:	f003 faa2 	bl	3e14 <am_hal_iom_int_clear>
    am_hal_iom_int_enable(ui32Module, AM_HAL_IOM_INT_CMDCMP | AM_HAL_IOM_INT_THR);
     8d0:	2103      	movs	r1, #3
     8d2:	6878      	ldr	r0, [r7, #4]
     8d4:	f003 fa92 	bl	3dfc <am_hal_iom_int_enable>

#if (0 == AM_BSP_EM9304_IOM)
      am_hal_interrupt_enable(AM_HAL_INTERRUPT_IOMASTER0);
     8d8:	2016      	movs	r0, #22
     8da:	f001 f923 	bl	1b24 <am_hal_interrupt_enable>
#endif

    //
    // Reset the IOM Done flag.
    //
    gIomDone = false;
     8de:	4b04      	ldr	r3, [pc, #16]	; (8f0 <am_devices_em9304_spi_init+0x60>)
     8e0:	2200      	movs	r2, #0
     8e2:	701a      	strb	r2, [r3, #0]
     8e4:	e000      	b.n	8e8 <am_devices_em9304_spi_init+0x58>
        return;
     8e6:	bf00      	nop
#endif

}
     8e8:	3708      	adds	r7, #8
     8ea:	46bd      	mov	sp, r7
     8ec:	bd80      	pop	{r7, pc}
     8ee:	bf00      	nop
     8f0:	1000084d 	.word	0x1000084d

000008f4 <am_devices_em9304_spi_awake>:
//! @return None.
//
//*****************************************************************************
void
am_devices_em9304_spi_awake(uint32_t ui32Module)
{
     8f4:	b580      	push	{r7, lr}
     8f6:	b082      	sub	sp, #8
     8f8:	af00      	add	r7, sp, #0
     8fa:	6078      	str	r0, [r7, #4]

    if ( AM_REGn(IOMSTR, ui32Module, CFG) & AM_REG_IOMSTR_CFG_IFCEN_M )
     8fc:	687b      	ldr	r3, [r7, #4]
     8fe:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
     902:	3304      	adds	r3, #4
     904:	031b      	lsls	r3, r3, #12
     906:	f503 738e 	add.w	r3, r3, #284	; 0x11c
     90a:	681b      	ldr	r3, [r3, #0]
     90c:	2b00      	cmp	r3, #0
     90e:	db09      	blt.n	924 <am_devices_em9304_spi_awake+0x30>
    {
        return;
    }

#if defined(AM_PART_APOLLO2)
    am_hal_iom_power_on_restore(ui32Module);
     910:	6878      	ldr	r0, [r7, #4]
     912:	f001 fc39 	bl	2188 <am_hal_iom_power_on_restore>
#endif

    //
    // Setup the pins for SPI mode.
    //
    am_bsp_iom_spi_pins_enable(ui32Module);
     916:	6878      	ldr	r0, [r7, #4]
     918:	f000 fc44 	bl	11a4 <am_bsp_iom_spi_pins_enable>

    // Enable spi
    am_hal_iom_enable(ui32Module);
     91c:	6878      	ldr	r0, [r7, #4]
     91e:	f001 fc09 	bl	2134 <am_hal_iom_enable>
     922:	e000      	b.n	926 <am_devices_em9304_spi_awake+0x32>
        return;
     924:	bf00      	nop
}
     926:	3708      	adds	r7, #8
     928:	46bd      	mov	sp, r7
     92a:	bd80      	pop	{r7, pc}

0000092c <am_devices_em9304_configure_spi_sleep>:

void
am_devices_em9304_configure_spi_sleep(void)
{
     92c:	b580      	push	{r7, lr}
     92e:	b084      	sub	sp, #16
     930:	af00      	add	r7, sp, #0
  am_hal_gpio_state_write(AM_BSP_GPIO_IOM5_MISO, AM_HAL_GPIO_OUTPUT_CLEAR);
  am_hal_gpio_state_write(AM_BSP_GPIO_IOM5_MOSI, AM_HAL_GPIO_OUTPUT_CLEAR);
#endif
#else
#if (0 == AM_BSP_EM9304_IOM)
  am_hal_gpio_pin_config(AM_BSP_GPIO_IOM0_SCK, AM_HAL_PIN_OUTPUT);
     932:	f001 f923 	bl	1b7c <am_hal_interrupt_master_disable>
     936:	4603      	mov	r3, r0
     938:	60fb      	str	r3, [r7, #12]
     93a:	4b3a      	ldr	r3, [pc, #232]	; (a24 <am_devices_em9304_configure_spi_sleep+0xf8>)
     93c:	2273      	movs	r2, #115	; 0x73
     93e:	601a      	str	r2, [r3, #0]
     940:	4a39      	ldr	r2, [pc, #228]	; (a28 <am_devices_em9304_configure_spi_sleep+0xfc>)
     942:	4b39      	ldr	r3, [pc, #228]	; (a28 <am_devices_em9304_configure_spi_sleep+0xfc>)
     944:	681b      	ldr	r3, [r3, #0]
     946:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
     94a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
     94e:	6013      	str	r3, [r2, #0]
     950:	4a36      	ldr	r2, [pc, #216]	; (a2c <am_devices_em9304_configure_spi_sleep+0x100>)
     952:	4b36      	ldr	r3, [pc, #216]	; (a2c <am_devices_em9304_configure_spi_sleep+0x100>)
     954:	681b      	ldr	r3, [r3, #0]
     956:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
     95a:	f443 53c0 	orr.w	r3, r3, #6144	; 0x1800
     95e:	6013      	str	r3, [r2, #0]
     960:	4a33      	ldr	r2, [pc, #204]	; (a30 <am_devices_em9304_configure_spi_sleep+0x104>)
     962:	4b33      	ldr	r3, [pc, #204]	; (a30 <am_devices_em9304_configure_spi_sleep+0x104>)
     964:	681b      	ldr	r3, [r3, #0]
     966:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
     96a:	6013      	str	r3, [r2, #0]
     96c:	4b2d      	ldr	r3, [pc, #180]	; (a24 <am_devices_em9304_configure_spi_sleep+0xf8>)
     96e:	2200      	movs	r2, #0
     970:	601a      	str	r2, [r3, #0]
     972:	68fb      	ldr	r3, [r7, #12]
     974:	4618      	mov	r0, r3
     976:	f001 f905 	bl	1b84 <am_hal_interrupt_master_set>
  am_hal_gpio_pin_config(AM_BSP_GPIO_IOM0_MISO, AM_HAL_PIN_OUTPUT);
     97a:	f001 f8ff 	bl	1b7c <am_hal_interrupt_master_disable>
     97e:	4603      	mov	r3, r0
     980:	60bb      	str	r3, [r7, #8]
     982:	4b28      	ldr	r3, [pc, #160]	; (a24 <am_devices_em9304_configure_spi_sleep+0xf8>)
     984:	2273      	movs	r2, #115	; 0x73
     986:	601a      	str	r2, [r3, #0]
     988:	4a27      	ldr	r2, [pc, #156]	; (a28 <am_devices_em9304_configure_spi_sleep+0xfc>)
     98a:	4b27      	ldr	r3, [pc, #156]	; (a28 <am_devices_em9304_configure_spi_sleep+0xfc>)
     98c:	681b      	ldr	r3, [r3, #0]
     98e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
     992:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
     996:	6013      	str	r3, [r2, #0]
     998:	4a24      	ldr	r2, [pc, #144]	; (a2c <am_devices_em9304_configure_spi_sleep+0x100>)
     99a:	4b24      	ldr	r3, [pc, #144]	; (a2c <am_devices_em9304_configure_spi_sleep+0x100>)
     99c:	681b      	ldr	r3, [r3, #0]
     99e:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
     9a2:	f443 13c0 	orr.w	r3, r3, #1572864	; 0x180000
     9a6:	6013      	str	r3, [r2, #0]
     9a8:	4a21      	ldr	r2, [pc, #132]	; (a30 <am_devices_em9304_configure_spi_sleep+0x104>)
     9aa:	4b21      	ldr	r3, [pc, #132]	; (a30 <am_devices_em9304_configure_spi_sleep+0x104>)
     9ac:	681b      	ldr	r3, [r3, #0]
     9ae:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
     9b2:	6013      	str	r3, [r2, #0]
     9b4:	4b1b      	ldr	r3, [pc, #108]	; (a24 <am_devices_em9304_configure_spi_sleep+0xf8>)
     9b6:	2200      	movs	r2, #0
     9b8:	601a      	str	r2, [r3, #0]
     9ba:	68bb      	ldr	r3, [r7, #8]
     9bc:	4618      	mov	r0, r3
     9be:	f001 f8e1 	bl	1b84 <am_hal_interrupt_master_set>
  am_hal_gpio_pin_config(AM_BSP_GPIO_IOM0_MOSI, AM_HAL_PIN_OUTPUT);
     9c2:	f001 f8db 	bl	1b7c <am_hal_interrupt_master_disable>
     9c6:	4603      	mov	r3, r0
     9c8:	607b      	str	r3, [r7, #4]
     9ca:	4b16      	ldr	r3, [pc, #88]	; (a24 <am_devices_em9304_configure_spi_sleep+0xf8>)
     9cc:	2273      	movs	r2, #115	; 0x73
     9ce:	601a      	str	r2, [r3, #0]
     9d0:	4a15      	ldr	r2, [pc, #84]	; (a28 <am_devices_em9304_configure_spi_sleep+0xfc>)
     9d2:	4b15      	ldr	r3, [pc, #84]	; (a28 <am_devices_em9304_configure_spi_sleep+0xfc>)
     9d4:	681b      	ldr	r3, [r3, #0]
     9d6:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
     9da:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
     9de:	6013      	str	r3, [r2, #0]
     9e0:	4a12      	ldr	r2, [pc, #72]	; (a2c <am_devices_em9304_configure_spi_sleep+0x100>)
     9e2:	4b12      	ldr	r3, [pc, #72]	; (a2c <am_devices_em9304_configure_spi_sleep+0x100>)
     9e4:	681b      	ldr	r3, [r3, #0]
     9e6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
     9ea:	f043 53c0 	orr.w	r3, r3, #402653184	; 0x18000000
     9ee:	6013      	str	r3, [r2, #0]
     9f0:	4a0f      	ldr	r2, [pc, #60]	; (a30 <am_devices_em9304_configure_spi_sleep+0x104>)
     9f2:	4b0f      	ldr	r3, [pc, #60]	; (a30 <am_devices_em9304_configure_spi_sleep+0x104>)
     9f4:	681b      	ldr	r3, [r3, #0]
     9f6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
     9fa:	6013      	str	r3, [r2, #0]
     9fc:	4b09      	ldr	r3, [pc, #36]	; (a24 <am_devices_em9304_configure_spi_sleep+0xf8>)
     9fe:	2200      	movs	r2, #0
     a00:	601a      	str	r2, [r3, #0]
     a02:	687b      	ldr	r3, [r7, #4]
     a04:	4618      	mov	r0, r3
     a06:	f001 f8bd 	bl	1b84 <am_hal_interrupt_master_set>

  am_hal_gpio_out_bit_clear(AM_BSP_GPIO_IOM0_SCK);
     a0a:	4b0a      	ldr	r3, [pc, #40]	; (a34 <am_devices_em9304_configure_spi_sleep+0x108>)
     a0c:	2220      	movs	r2, #32
     a0e:	601a      	str	r2, [r3, #0]
  am_hal_gpio_out_bit_clear(AM_BSP_GPIO_IOM0_MISO);
     a10:	4b08      	ldr	r3, [pc, #32]	; (a34 <am_devices_em9304_configure_spi_sleep+0x108>)
     a12:	2240      	movs	r2, #64	; 0x40
     a14:	601a      	str	r2, [r3, #0]
  am_hal_gpio_out_bit_clear(AM_BSP_GPIO_IOM0_MOSI);
     a16:	4b07      	ldr	r3, [pc, #28]	; (a34 <am_devices_em9304_configure_spi_sleep+0x108>)
     a18:	2280      	movs	r2, #128	; 0x80
     a1a:	601a      	str	r2, [r3, #0]
  am_hal_gpio_out_bit_clear(AM_BSP_GPIO_IOM5_MISO);
  am_hal_gpio_out_bit_clear(AM_BSP_GPIO_IOM5_MOSI);
#endif
#endif // AM_APOLLO3_GPIO

}
     a1c:	bf00      	nop
     a1e:	3710      	adds	r7, #16
     a20:	46bd      	mov	sp, r7
     a22:	bd80      	pop	{r7, pc}
     a24:	40010060 	.word	0x40010060
     a28:	40010040 	.word	0x40010040
     a2c:	40010004 	.word	0x40010004
     a30:	400100e4 	.word	0x400100e4
     a34:	40010098 	.word	0x40010098

00000a38 <am_devices_em9304_spi_sleep>:
//! @return None.
//
//*****************************************************************************
void
am_devices_em9304_spi_sleep(uint32_t ui32Module)
{
     a38:	b580      	push	{r7, lr}
     a3a:	b082      	sub	sp, #8
     a3c:	af00      	add	r7, sp, #0
     a3e:	6078      	str	r0, [r7, #4]
    if ( !(AM_REGn(IOMSTR, ui32Module, CFG) & AM_REG_IOMSTR_CFG_IFCEN_M) )
     a40:	687b      	ldr	r3, [r7, #4]
     a42:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
     a46:	3304      	adds	r3, #4
     a48:	031b      	lsls	r3, r3, #12
     a4a:	f503 738e 	add.w	r3, r3, #284	; 0x11c
     a4e:	681b      	ldr	r3, [r3, #0]
     a50:	2b00      	cmp	r3, #0
     a52:	da08      	bge.n	a66 <am_devices_em9304_spi_sleep+0x2e>
    {
        return;
    }

    am_hal_iom_disable(ui32Module);
     a54:	6878      	ldr	r0, [r7, #4]
     a56:	f001 fb83 	bl	2160 <am_hal_iom_disable>

#if defined(AM_PART_APOLLO)
    am_bsp_iom_spi_pins_disable(ui32Module);
#else
    am_hal_iom_power_off_save(ui32Module);
     a5a:	6878      	ldr	r0, [r7, #4]
     a5c:	f001 fbc4 	bl	21e8 <am_hal_iom_power_off_save>
    am_devices_em9304_configure_spi_sleep();
     a60:	f7ff ff64 	bl	92c <am_devices_em9304_configure_spi_sleep>
     a64:	e000      	b.n	a68 <am_devices_em9304_spi_sleep+0x30>
        return;
     a66:	bf00      	nop
#endif
}
     a68:	3708      	adds	r7, #8
     a6a:	46bd      	mov	sp, r7
     a6c:	bd80      	pop	{r7, pc}
	...

00000a70 <am_devices_em9304_config_pins>:
//! @return None.
//
//*****************************************************************************
void
am_devices_em9304_config_pins(void)
{
     a70:	b580      	push	{r7, lr}
     a72:	b084      	sub	sp, #16
     a74:	af00      	add	r7, sp, #0
    am_hal_gpio_state_write(AM_BSP_GPIO_EM9304_CS, AM_HAL_GPIO_OUTPUT_SET);

    // Note - interrupt polarity is handled by the pin configuration.
    am_hal_gpio_interrupt_clear(AM_HAL_GPIO_BIT(AM_BSP_GPIO_EM9304_INT));
#else
    am_bsp_pin_enable(EM9304_CS);
     a76:	f001 f881 	bl	1b7c <am_hal_interrupt_master_disable>
     a7a:	4603      	mov	r3, r0
     a7c:	60fb      	str	r3, [r7, #12]
     a7e:	4b32      	ldr	r3, [pc, #200]	; (b48 <am_devices_em9304_config_pins+0xd8>)
     a80:	2273      	movs	r2, #115	; 0x73
     a82:	601a      	str	r2, [r3, #0]
     a84:	4a31      	ldr	r2, [pc, #196]	; (b4c <am_devices_em9304_config_pins+0xdc>)
     a86:	4b31      	ldr	r3, [pc, #196]	; (b4c <am_devices_em9304_config_pins+0xdc>)
     a88:	681b      	ldr	r3, [r3, #0]
     a8a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
     a8e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
     a92:	6013      	str	r3, [r2, #0]
     a94:	4a2e      	ldr	r2, [pc, #184]	; (b50 <am_devices_em9304_config_pins+0xe0>)
     a96:	4b2e      	ldr	r3, [pc, #184]	; (b50 <am_devices_em9304_config_pins+0xe0>)
     a98:	681b      	ldr	r3, [r3, #0]
     a9a:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
     a9e:	f443 13c0 	orr.w	r3, r3, #1572864	; 0x180000
     aa2:	6013      	str	r3, [r2, #0]
     aa4:	4a2b      	ldr	r2, [pc, #172]	; (b54 <am_devices_em9304_config_pins+0xe4>)
     aa6:	4b2b      	ldr	r3, [pc, #172]	; (b54 <am_devices_em9304_config_pins+0xe4>)
     aa8:	681b      	ldr	r3, [r3, #0]
     aaa:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
     aae:	6013      	str	r3, [r2, #0]
     ab0:	4b25      	ldr	r3, [pc, #148]	; (b48 <am_devices_em9304_config_pins+0xd8>)
     ab2:	2200      	movs	r2, #0
     ab4:	601a      	str	r2, [r3, #0]
     ab6:	68fb      	ldr	r3, [r7, #12]
     ab8:	4618      	mov	r0, r3
     aba:	f001 f863 	bl	1b84 <am_hal_interrupt_master_set>
    am_bsp_pin_enable(EM9304_INT);
     abe:	f001 f85d 	bl	1b7c <am_hal_interrupt_master_disable>
     ac2:	4603      	mov	r3, r0
     ac4:	60bb      	str	r3, [r7, #8]
     ac6:	4b20      	ldr	r3, [pc, #128]	; (b48 <am_devices_em9304_config_pins+0xd8>)
     ac8:	2273      	movs	r2, #115	; 0x73
     aca:	601a      	str	r2, [r3, #0]
     acc:	4a1f      	ldr	r2, [pc, #124]	; (b4c <am_devices_em9304_config_pins+0xdc>)
     ace:	4b1f      	ldr	r3, [pc, #124]	; (b4c <am_devices_em9304_config_pins+0xdc>)
     ad0:	681b      	ldr	r3, [r3, #0]
     ad2:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
     ad6:	6013      	str	r3, [r2, #0]
     ad8:	4a1f      	ldr	r2, [pc, #124]	; (b58 <am_devices_em9304_config_pins+0xe8>)
     ada:	4b1f      	ldr	r3, [pc, #124]	; (b58 <am_devices_em9304_config_pins+0xe8>)
     adc:	681b      	ldr	r3, [r3, #0]
     ade:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
     ae2:	f043 031a 	orr.w	r3, r3, #26
     ae6:	6013      	str	r3, [r2, #0]
     ae8:	4a1c      	ldr	r2, [pc, #112]	; (b5c <am_devices_em9304_config_pins+0xec>)
     aea:	4b1c      	ldr	r3, [pc, #112]	; (b5c <am_devices_em9304_config_pins+0xec>)
     aec:	681b      	ldr	r3, [r3, #0]
     aee:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
     af2:	6013      	str	r3, [r2, #0]
     af4:	4b14      	ldr	r3, [pc, #80]	; (b48 <am_devices_em9304_config_pins+0xd8>)
     af6:	2200      	movs	r2, #0
     af8:	601a      	str	r2, [r3, #0]
     afa:	68bb      	ldr	r3, [r7, #8]
     afc:	4618      	mov	r0, r3
     afe:	f001 f841 	bl	1b84 <am_hal_interrupt_master_set>

    am_hal_gpio_out_bit_set(AM_BSP_GPIO_EM9304_CS);
     b02:	4b17      	ldr	r3, [pc, #92]	; (b60 <am_devices_em9304_config_pins+0xf0>)
     b04:	f44f 6280 	mov.w	r2, #1024	; 0x400
     b08:	601a      	str	r2, [r3, #0]

    am_hal_gpio_int_polarity_bit_set(AM_BSP_GPIO_EM9304_INT, AM_HAL_GPIO_RISING);
     b0a:	f001 f837 	bl	1b7c <am_hal_interrupt_master_disable>
     b0e:	4603      	mov	r3, r0
     b10:	607b      	str	r3, [r7, #4]
     b12:	4b0d      	ldr	r3, [pc, #52]	; (b48 <am_devices_em9304_config_pins+0xd8>)
     b14:	2273      	movs	r2, #115	; 0x73
     b16:	601a      	str	r2, [r3, #0]
     b18:	4a0c      	ldr	r2, [pc, #48]	; (b4c <am_devices_em9304_config_pins+0xdc>)
     b1a:	4b0c      	ldr	r3, [pc, #48]	; (b4c <am_devices_em9304_config_pins+0xdc>)
     b1c:	681b      	ldr	r3, [r3, #0]
     b1e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
     b22:	6013      	str	r3, [r2, #0]
     b24:	4b08      	ldr	r3, [pc, #32]	; (b48 <am_devices_em9304_config_pins+0xd8>)
     b26:	2200      	movs	r2, #0
     b28:	601a      	str	r2, [r3, #0]
     b2a:	687b      	ldr	r3, [r7, #4]
     b2c:	4618      	mov	r0, r3
     b2e:	f001 f829 	bl	1b84 <am_hal_interrupt_master_set>
    am_hal_gpio_int_clear(AM_HAL_GPIO_BIT(AM_BSP_GPIO_EM9304_INT));
     b32:	f04f 0000 	mov.w	r0, #0
     b36:	f44f 5180 	mov.w	r1, #4096	; 0x1000
     b3a:	f000 ffb5 	bl	1aa8 <am_hal_gpio_int_clear>
#endif // AM_APOLLO3_GPIO
}
     b3e:	bf00      	nop
     b40:	3710      	adds	r7, #16
     b42:	46bd      	mov	sp, r7
     b44:	bd80      	pop	{r7, pc}
     b46:	bf00      	nop
     b48:	40010060 	.word	0x40010060
     b4c:	40010054 	.word	0x40010054
     b50:	40010028 	.word	0x40010028
     b54:	40010108 	.word	0x40010108
     b58:	4001002c 	.word	0x4001002c
     b5c:	4001010c 	.word	0x4001010c
     b60:	40010094 	.word	0x40010094

00000b64 <am_devices_em9304_enable_interrupt>:

    return true;
}

void am_devices_em9304_enable_interrupt(void)
{
     b64:	b580      	push	{r7, lr}
     b66:	af00      	add	r7, sp, #0
#if AM_APOLLO3_GPIO
    am_hal_gpio_interrupt_enable(AM_HAL_GPIO_BIT(AM_BSP_GPIO_EM9304_INT));
#else
    am_hal_gpio_int_enable(AM_HAL_GPIO_BIT(AM_BSP_GPIO_EM9304_INT));
     b68:	f04f 0000 	mov.w	r0, #0
     b6c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
     b70:	f000 ff8a 	bl	1a88 <am_hal_gpio_int_enable>
#endif
}
     b74:	bf00      	nop
     b76:	bd80      	pop	{r7, pc}

00000b78 <timer_init>:
// Set up a CTIMER at 32KHz
//
//*****************************************************************************
void
timer_init(void)
{
     b78:	b580      	push	{r7, lr}
     b7a:	af00      	add	r7, sp, #0
    am_hal_ctimer_config_single(0, AM_HAL_CTIMER_TIMERA,
     b7c:	f44f 7211 	mov.w	r2, #580	; 0x244
     b80:	f64f 71ff 	movw	r1, #65535	; 0xffff
     b84:	2000      	movs	r0, #0
     b86:	f000 fd95 	bl	16b4 <am_hal_ctimer_config_single>
                                   AM_HAL_CTIMER_HFRC_3MHZ |
                                   AM_HAL_CTIMER_FN_REPEAT |
                                   AM_HAL_CTIMER_INT_ENABLE);

    am_hal_ctimer_int_enable(AM_HAL_CTIMER_INT_TIMERA0);
     b8a:	2001      	movs	r0, #1
     b8c:	f000 fe92 	bl	18b4 <am_hal_ctimer_int_enable>

    am_hal_ctimer_period_set(0, AM_HAL_CTIMER_TIMERA, 49, 25);
     b90:	2319      	movs	r3, #25
     b92:	2231      	movs	r2, #49	; 0x31
     b94:	f64f 71ff 	movw	r1, #65535	; 0xffff
     b98:	2000      	movs	r0, #0
     b9a:	f000 fe31 	bl	1800 <am_hal_ctimer_period_set>


    //
    // Start the timer.
    //
    am_hal_ctimer_start(0, AM_HAL_CTIMER_TIMERA);
     b9e:	f64f 71ff 	movw	r1, #65535	; 0xffff
     ba2:	2000      	movs	r0, #0
     ba4:	f000 fe00 	bl	17a8 <am_hal_ctimer_start>

    //
    // Enable the timer interrupt.
    //
    am_hal_ctimer_int_enable(AM_HAL_CTIMER_INT_TIMERA0);
     ba8:	2001      	movs	r0, #1
     baa:	f000 fe83 	bl	18b4 <am_hal_ctimer_int_enable>
    am_hal_interrupt_enable(AM_HAL_INTERRUPT_CTIMER);
     bae:	201d      	movs	r0, #29
     bb0:	f000 ffb8 	bl	1b24 <am_hal_interrupt_enable>
}
     bb4:	bf00      	nop
     bb6:	bd80      	pop	{r7, pc}

00000bb8 <em9304_init>:
// Initialize the EM9304 BLE Controller
//
//*****************************************************************************
void
em9304_init(void)
{
     bb8:	b580      	push	{r7, lr}
     bba:	b082      	sub	sp, #8
     bbc:	af00      	add	r7, sp, #0
    //
    // Configurre the EM9303 pins.
    //
    am_hal_gpio_pin_config(HCI_APOLLO_RESET_PIN, AM_HAL_GPIO_OUTPUT);
     bbe:	f000 ffdd 	bl	1b7c <am_hal_interrupt_master_disable>
     bc2:	4603      	mov	r3, r0
     bc4:	607b      	str	r3, [r7, #4]
     bc6:	4b30      	ldr	r3, [pc, #192]	; (c88 <em9304_init+0xd0>)
     bc8:	2273      	movs	r2, #115	; 0x73
     bca:	601a      	str	r2, [r3, #0]
     bcc:	4a2f      	ldr	r2, [pc, #188]	; (c8c <em9304_init+0xd4>)
     bce:	4b2f      	ldr	r3, [pc, #188]	; (c8c <em9304_init+0xd4>)
     bd0:	681b      	ldr	r3, [r3, #0]
     bd2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
     bd6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
     bda:	6013      	str	r3, [r2, #0]
     bdc:	4a2c      	ldr	r2, [pc, #176]	; (c90 <em9304_init+0xd8>)
     bde:	4b2c      	ldr	r3, [pc, #176]	; (c90 <em9304_init+0xd8>)
     be0:	681b      	ldr	r3, [r3, #0]
     be2:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
     be6:	f443 13c0 	orr.w	r3, r3, #1572864	; 0x180000
     bea:	6013      	str	r3, [r2, #0]
     bec:	4a29      	ldr	r2, [pc, #164]	; (c94 <em9304_init+0xdc>)
     bee:	4b29      	ldr	r3, [pc, #164]	; (c94 <em9304_init+0xdc>)
     bf0:	681b      	ldr	r3, [r3, #0]
     bf2:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
     bf6:	6013      	str	r3, [r2, #0]
     bf8:	4b23      	ldr	r3, [pc, #140]	; (c88 <em9304_init+0xd0>)
     bfa:	2200      	movs	r2, #0
     bfc:	601a      	str	r2, [r3, #0]
     bfe:	687b      	ldr	r3, [r7, #4]
     c00:	4618      	mov	r0, r3
     c02:	f000 ffbf 	bl	1b84 <am_hal_interrupt_master_set>
    am_hal_gpio_pin_config(AM_BSP_GPIO_EM9304_PTM, AM_HAL_GPIO_OUTPUT);
     c06:	f000 ffb9 	bl	1b7c <am_hal_interrupt_master_disable>
     c0a:	4603      	mov	r3, r0
     c0c:	603b      	str	r3, [r7, #0]
     c0e:	4b1e      	ldr	r3, [pc, #120]	; (c88 <em9304_init+0xd0>)
     c10:	2273      	movs	r2, #115	; 0x73
     c12:	601a      	str	r2, [r3, #0]
     c14:	4a20      	ldr	r2, [pc, #128]	; (c98 <em9304_init+0xe0>)
     c16:	4b20      	ldr	r3, [pc, #128]	; (c98 <em9304_init+0xe0>)
     c18:	681b      	ldr	r3, [r3, #0]
     c1a:	f023 0307 	bic.w	r3, r3, #7
     c1e:	f043 0302 	orr.w	r3, r3, #2
     c22:	6013      	str	r3, [r2, #0]
     c24:	4a1d      	ldr	r2, [pc, #116]	; (c9c <em9304_init+0xe4>)
     c26:	4b1d      	ldr	r3, [pc, #116]	; (c9c <em9304_init+0xe4>)
     c28:	681b      	ldr	r3, [r3, #0]
     c2a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
     c2e:	f043 0318 	orr.w	r3, r3, #24
     c32:	6013      	str	r3, [r2, #0]
     c34:	4a1a      	ldr	r2, [pc, #104]	; (ca0 <em9304_init+0xe8>)
     c36:	4b1a      	ldr	r3, [pc, #104]	; (ca0 <em9304_init+0xe8>)
     c38:	681b      	ldr	r3, [r3, #0]
     c3a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
     c3e:	6013      	str	r3, [r2, #0]
     c40:	4b11      	ldr	r3, [pc, #68]	; (c88 <em9304_init+0xd0>)
     c42:	2200      	movs	r2, #0
     c44:	601a      	str	r2, [r3, #0]
     c46:	683b      	ldr	r3, [r7, #0]
     c48:	4618      	mov	r0, r3
     c4a:	f000 ff9b 	bl	1b84 <am_hal_interrupt_master_set>

    //
    // Assert RESET to the EM9304.
    //
    am_hal_gpio_out_bit_clear(HCI_APOLLO_RESET_PIN);
     c4e:	4b15      	ldr	r3, [pc, #84]	; (ca4 <em9304_init+0xec>)
     c50:	f44f 4280 	mov.w	r2, #16384	; 0x4000
     c54:	601a      	str	r2, [r3, #0]

    //
    // Setup SPI interface for EM9304
    //
    am_devices_em9304_config_pins();
     c56:	f7ff ff0b 	bl	a70 <am_devices_em9304_config_pins>
    am_devices_em9304_spi_init(g_sEm9304.ui32IOMModule, &g_sEm9304IOMConfigSPI);
     c5a:	4b13      	ldr	r3, [pc, #76]	; (ca8 <em9304_init+0xf0>)
     c5c:	685b      	ldr	r3, [r3, #4]
     c5e:	4913      	ldr	r1, [pc, #76]	; (cac <em9304_init+0xf4>)
     c60:	4618      	mov	r0, r3
     c62:	f7ff fe15 	bl	890 <am_devices_em9304_spi_init>

    // enable interrupt.
    am_devices_em9304_enable_interrupt();
     c66:	f7ff ff7d 	bl	b64 <am_devices_em9304_enable_interrupt>
    //
    // Delay for 20ms to make sure the em device gets ready for commands.
    //
    am_util_delay_ms(5);
     c6a:	2005      	movs	r0, #5
     c6c:	f000 f9f0 	bl	1050 <am_util_delay_ms>

    //
    // Enable the IOM and GPIO interrupt handlers.
    //
    am_hal_gpio_out_bit_set(HCI_APOLLO_RESET_PIN);
     c70:	4b0f      	ldr	r3, [pc, #60]	; (cb0 <em9304_init+0xf8>)
     c72:	f44f 4280 	mov.w	r2, #16384	; 0x4000
     c76:	601a      	str	r2, [r3, #0]

    //am_hal_interrupt_enable(AM_HAL_INTERRUPT_GPIO);

    am_util_debug_printf("HciDrvRadioBoot complete\n");

    am_util_delay_ms(20);
     c78:	2014      	movs	r0, #20
     c7a:	f000 f9e9 	bl	1050 <am_util_delay_ms>
}
     c7e:	bf00      	nop
     c80:	3708      	adds	r7, #8
     c82:	46bd      	mov	sp, r7
     c84:	bd80      	pop	{r7, pc}
     c86:	bf00      	nop
     c88:	40010060 	.word	0x40010060
     c8c:	40010054 	.word	0x40010054
     c90:	4001002c 	.word	0x4001002c
     c94:	4001010c 	.word	0x4001010c
     c98:	40010058 	.word	0x40010058
     c9c:	40010030 	.word	0x40010030
     ca0:	40010110 	.word	0x40010110
     ca4:	4001009c 	.word	0x4001009c
     ca8:	00004b14 	.word	0x00004b14
     cac:	00004b08 	.word	0x00004b08
     cb0:	40010094 	.word	0x40010094

00000cb4 <uart_init>:
// Initialize the UART
//
//*****************************************************************************
void
uart_init(uint32_t ui32Module)
{
     cb4:	b580      	push	{r7, lr}
     cb6:	b086      	sub	sp, #24
     cb8:	af02      	add	r7, sp, #8
     cba:	6078      	str	r0, [r7, #4]
    //
    // Make sure the UART RX and TX pins are enabled.
    //
    am_bsp_pin_enable(COM_UART_TX);
     cbc:	f000 ff5e 	bl	1b7c <am_hal_interrupt_master_disable>
     cc0:	4603      	mov	r3, r0
     cc2:	60fb      	str	r3, [r7, #12]
     cc4:	4b33      	ldr	r3, [pc, #204]	; (d94 <uart_init+0xe0>)
     cc6:	2273      	movs	r2, #115	; 0x73
     cc8:	601a      	str	r2, [r3, #0]
     cca:	4a33      	ldr	r2, [pc, #204]	; (d98 <uart_init+0xe4>)
     ccc:	4b32      	ldr	r3, [pc, #200]	; (d98 <uart_init+0xe4>)
     cce:	681b      	ldr	r3, [r3, #0]
     cd0:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
     cd4:	6013      	str	r3, [r2, #0]
     cd6:	4a31      	ldr	r2, [pc, #196]	; (d9c <uart_init+0xe8>)
     cd8:	4b30      	ldr	r3, [pc, #192]	; (d9c <uart_init+0xe8>)
     cda:	681b      	ldr	r3, [r3, #0]
     cdc:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
     ce0:	6013      	str	r3, [r2, #0]
     ce2:	4a2f      	ldr	r2, [pc, #188]	; (da0 <uart_init+0xec>)
     ce4:	4b2e      	ldr	r3, [pc, #184]	; (da0 <uart_init+0xec>)
     ce6:	681b      	ldr	r3, [r3, #0]
     ce8:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
     cec:	6013      	str	r3, [r2, #0]
     cee:	4b29      	ldr	r3, [pc, #164]	; (d94 <uart_init+0xe0>)
     cf0:	2200      	movs	r2, #0
     cf2:	601a      	str	r2, [r3, #0]
     cf4:	68fb      	ldr	r3, [r7, #12]
     cf6:	4618      	mov	r0, r3
     cf8:	f000 ff44 	bl	1b84 <am_hal_interrupt_master_set>
    am_bsp_pin_enable(COM_UART_RX);
     cfc:	f000 ff3e 	bl	1b7c <am_hal_interrupt_master_disable>
     d00:	4603      	mov	r3, r0
     d02:	60bb      	str	r3, [r7, #8]
     d04:	4b23      	ldr	r3, [pc, #140]	; (d94 <uart_init+0xe0>)
     d06:	2273      	movs	r2, #115	; 0x73
     d08:	601a      	str	r2, [r3, #0]
     d0a:	4a23      	ldr	r2, [pc, #140]	; (d98 <uart_init+0xe4>)
     d0c:	4b22      	ldr	r3, [pc, #136]	; (d98 <uart_init+0xe4>)
     d0e:	681b      	ldr	r3, [r3, #0]
     d10:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
     d14:	6013      	str	r3, [r2, #0]
     d16:	4a21      	ldr	r2, [pc, #132]	; (d9c <uart_init+0xe8>)
     d18:	4b20      	ldr	r3, [pc, #128]	; (d9c <uart_init+0xe8>)
     d1a:	681b      	ldr	r3, [r3, #0]
     d1c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
     d20:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
     d24:	6013      	str	r3, [r2, #0]
     d26:	4a1e      	ldr	r2, [pc, #120]	; (da0 <uart_init+0xec>)
     d28:	4b1d      	ldr	r3, [pc, #116]	; (da0 <uart_init+0xec>)
     d2a:	681b      	ldr	r3, [r3, #0]
     d2c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
     d30:	6013      	str	r3, [r2, #0]
     d32:	4b18      	ldr	r3, [pc, #96]	; (d94 <uart_init+0xe0>)
     d34:	2200      	movs	r2, #0
     d36:	601a      	str	r2, [r3, #0]
     d38:	68bb      	ldr	r3, [r7, #8]
     d3a:	4618      	mov	r0, r3
     d3c:	f000 ff22 	bl	1b84 <am_hal_interrupt_master_set>

    //
    // Power on the selected UART
    //
    am_hal_uart_pwrctrl_enable(ui32Module);
     d40:	6878      	ldr	r0, [r7, #4]
     d42:	f003 fcc5 	bl	46d0 <am_hal_uart_pwrctrl_enable>

    //
    // Start the UART interface, apply the desired configuration settings, and
    // enable the FIFOs.
    //
    am_hal_uart_clock_enable(ui32Module);
     d46:	6878      	ldr	r0, [r7, #4]
     d48:	f003 fcd6 	bl	46f8 <am_hal_uart_clock_enable>

    //
    // Disable the UART before configuring it.
    //
    am_hal_uart_disable(ui32Module);
     d4c:	6878      	ldr	r0, [r7, #4]
     d4e:	f003 fca9 	bl	46a4 <am_hal_uart_disable>

    //
    // Configure the UART.
    //
    am_hal_uart_config(ui32Module, &g_sUartConfig);
     d52:	4914      	ldr	r1, [pc, #80]	; (da4 <uart_init+0xf0>)
     d54:	6878      	ldr	r0, [r7, #4]
     d56:	f003 fc41 	bl	45dc <am_hal_uart_config>

    //
    // Enable the UART FIFO.
    //
    am_hal_uart_fifo_config(ui32Module, AM_HAL_UART_TX_FIFO_1_2 |
     d5a:	2112      	movs	r1, #18
     d5c:	6878      	ldr	r0, [r7, #4]
     d5e:	f003 fcdd 	bl	471c <am_hal_uart_fifo_config>
                                        AM_HAL_UART_RX_FIFO_1_2);

    //
    // Enable the UART.
    //
    am_hal_uart_enable(ui32Module);
     d62:	6878      	ldr	r0, [r7, #4]
     d64:	f003 fc88 	bl	4678 <am_hal_uart_enable>

#if AM_PART_APOLLO
    am_hal_uart_int_enable(ui32Module, AM_HAL_UART_INT_RX_TMOUT |
                                       AM_HAL_UART_INT_RX);
#else
    am_hal_uart_int_enable(ui32Module, AM_HAL_UART_INT_RX_TMOUT |
     d68:	2151      	movs	r1, #81	; 0x51
     d6a:	6878      	ldr	r0, [r7, #4]
     d6c:	f003 fc7c 	bl	4668 <am_hal_uart_int_enable>
#endif

    //
    // Initialize the buffered UART.
    //
    am_hal_uart_init_buffered(ui32Module, g_pui8UARTRXBuffer,
     d70:	2380      	movs	r3, #128	; 0x80
     d72:	9300      	str	r3, [sp, #0]
     d74:	4b0c      	ldr	r3, [pc, #48]	; (da8 <uart_init+0xf4>)
     d76:	2280      	movs	r2, #128	; 0x80
     d78:	490c      	ldr	r1, [pc, #48]	; (dac <uart_init+0xf8>)
     d7a:	6878      	ldr	r0, [r7, #4]
     d7c:	f003 fcec 	bl	4758 <am_hal_uart_init_buffered>
                              g_pui8UARTTXBuffer, MAX_UART_PACKET_SIZE);

    //
    // Enable the UART interrupt handler.
    //
    am_hal_interrupt_enable(AM_HAL_INTERRUPT_UART + ui32Module);
     d80:	687b      	ldr	r3, [r7, #4]
     d82:	331e      	adds	r3, #30
     d84:	4618      	mov	r0, r3
     d86:	f000 fecd 	bl	1b24 <am_hal_interrupt_enable>
}
     d8a:	bf00      	nop
     d8c:	3710      	adds	r7, #16
     d8e:	46bd      	mov	sp, r7
     d90:	bd80      	pop	{r7, pc}
     d92:	bf00      	nop
     d94:	40010060 	.word	0x40010060
     d98:	40010048 	.word	0x40010048
     d9c:	40010014 	.word	0x40010014
     da0:	400100f4 	.word	0x400100f4
     da4:	10000800 	.word	0x10000800
     da8:	1000086c 	.word	0x1000086c
     dac:	1000096c 	.word	0x1000096c

00000db0 <am_ctimer_isr>:
// Interrupt handler for the CTIMERs
//
//*****************************************************************************
void
am_ctimer_isr(void)
{
     db0:	b580      	push	{r7, lr}
     db2:	b082      	sub	sp, #8
     db4:	af00      	add	r7, sp, #0
    uint32_t ui32Status;

    //
    // Check and clear any active CTIMER interrupts.
    //
    ui32Status = am_hal_ctimer_int_status_get(true);
     db6:	2001      	movs	r0, #1
     db8:	f000 fd94 	bl	18e4 <am_hal_ctimer_int_status_get>
     dbc:	6078      	str	r0, [r7, #4]
    am_hal_ctimer_int_clear(ui32Status);
     dbe:	6878      	ldr	r0, [r7, #4]
     dc0:	f000 fd8a 	bl	18d8 <am_hal_ctimer_int_clear>

    //
    // If indicated, toggle the GPIO5 pin.
    //
    if (g_bPTMToggleFlag)
     dc4:	4b0b      	ldr	r3, [pc, #44]	; (df4 <am_ctimer_isr+0x44>)
     dc6:	781b      	ldrb	r3, [r3, #0]
     dc8:	b2db      	uxtb	r3, r3
     dca:	2b00      	cmp	r3, #0
     dcc:	d00d      	beq.n	dea <am_ctimer_isr+0x3a>
    {
      am_hal_gpio_out_bit_toggle(AM_BSP_GPIO_EM9304_PTM);
     dce:	f000 fed5 	bl	1b7c <am_hal_interrupt_master_disable>
     dd2:	4603      	mov	r3, r0
     dd4:	603b      	str	r3, [r7, #0]
     dd6:	4a08      	ldr	r2, [pc, #32]	; (df8 <am_ctimer_isr+0x48>)
     dd8:	4b07      	ldr	r3, [pc, #28]	; (df8 <am_ctimer_isr+0x48>)
     dda:	681b      	ldr	r3, [r3, #0]
     ddc:	f483 3380 	eor.w	r3, r3, #65536	; 0x10000
     de0:	6013      	str	r3, [r2, #0]
     de2:	683b      	ldr	r3, [r7, #0]
     de4:	4618      	mov	r0, r3
     de6:	f000 fecd 	bl	1b84 <am_hal_interrupt_master_set>
    }
}
     dea:	bf00      	nop
     dec:	3708      	adds	r7, #8
     dee:	46bd      	mov	sp, r7
     df0:	bd80      	pop	{r7, pc}
     df2:	bf00      	nop
     df4:	10000850 	.word	0x10000850
     df8:	4001008c 	.word	0x4001008c

00000dfc <am_gpio_isr>:
// Interrupt handler for the GPIO module
//
//*****************************************************************************
void
am_gpio_isr(void)
{
     dfc:	b590      	push	{r4, r7, lr}
     dfe:	b083      	sub	sp, #12
     e00:	af00      	add	r7, sp, #0
    uint64_t ui64Status;

    //
    // Check and clear the GPIO interrupt status
    //
    ui64Status = am_hal_gpio_int_status_get(true);
     e02:	2001      	movs	r0, #1
     e04:	f000 fe64 	bl	1ad0 <am_hal_gpio_int_status_get>
     e08:	e9c7 0100 	strd	r0, r1, [r7]
    am_hal_gpio_int_clear(ui64Status);
     e0c:	e9d7 0100 	ldrd	r0, r1, [r7]
     e10:	f000 fe4a 	bl	1aa8 <am_hal_gpio_int_clear>

    //
    // Check to see if this was a wakeup event from the BLE radio.
    //
    if ( ui64Status & AM_HAL_GPIO_BIT(AM_BSP_GPIO_EM9304_INT) )
     e14:	e897 0018 	ldmia.w	r7, {r3, r4}
     e18:	f04f 0100 	mov.w	r1, #0
     e1c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     e20:	ea03 0301 	and.w	r3, r3, r1
     e24:	ea04 0402 	and.w	r4, r4, r2
     e28:	4323      	orrs	r3, r4
     e2a:	d002      	beq.n	e32 <am_gpio_isr+0x36>
    {
        //
        // Indicate that HCI packet is ready from EM9304.
        //
        g_bEM9304HCIReady = true;
     e2c:	4b03      	ldr	r3, [pc, #12]	; (e3c <am_gpio_isr+0x40>)
     e2e:	2201      	movs	r2, #1
     e30:	701a      	strb	r2, [r3, #0]
    }
}
     e32:	bf00      	nop
     e34:	370c      	adds	r7, #12
     e36:	46bd      	mov	sp, r7
     e38:	bd90      	pop	{r4, r7, pc}
     e3a:	bf00      	nop
     e3c:	1000084e 	.word	0x1000084e

00000e40 <am_uart_isr>:
// Interrupt handler for the UART
//
//*****************************************************************************
void
am_uart_isr(void)
{
     e40:	b580      	push	{r7, lr}
     e42:	b082      	sub	sp, #8
     e44:	af00      	add	r7, sp, #0
    uint32_t ui32Status;

    //
    // Read the masked interrupt status from the UART.
    //
    ui32Status = am_hal_uart_int_status_get(HCI_BRIDGE_UART, true);
     e46:	2101      	movs	r1, #1
     e48:	2000      	movs	r0, #0
     e4a:	f003 fbfd 	bl	4648 <am_hal_uart_int_status_get>
     e4e:	6078      	str	r0, [r7, #4]

    //
    // Clear the UART interrupts.
    //
    am_hal_uart_int_clear(HCI_BRIDGE_UART, ui32Status);
     e50:	6879      	ldr	r1, [r7, #4]
     e52:	2000      	movs	r0, #0
     e54:	f003 fc02 	bl	465c <am_hal_uart_int_clear>

    //
    // If there are TMOUT, RX or TX interrupts then service them.
    //
    if (ui32Status & (AM_HAL_UART_INT_RX_TMOUT | AM_HAL_UART_INT_TX | AM_HAL_UART_INT_RX))
     e58:	687b      	ldr	r3, [r7, #4]
     e5a:	f003 0370 	and.w	r3, r3, #112	; 0x70
     e5e:	2b00      	cmp	r3, #0
     e60:	d003      	beq.n	e6a <am_uart_isr+0x2a>
    {
#ifdef AM_PART_APOLLO
      am_hal_uart_service_buffered(HCI_BRIDGE_UART, ui32Status);
#else
      am_hal_uart_service_buffered_timeout_save(HCI_BRIDGE_UART, ui32Status);
     e62:	6879      	ldr	r1, [r7, #4]
     e64:	2000      	movs	r0, #0
     e66:	f003 fcad 	bl	47c4 <am_hal_uart_service_buffered_timeout_save>
    }

    //
    // If there is a TMOUT interrupt, then indicate that to the main routine.
    //
    if (ui32Status & (AM_HAL_UART_INT_RX_TMOUT))
     e6a:	687b      	ldr	r3, [r7, #4]
     e6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
     e70:	2b00      	cmp	r3, #0
     e72:	d002      	beq.n	e7a <am_uart_isr+0x3a>
    {
        g_bRxTimeoutFlag = true;
     e74:	4b03      	ldr	r3, [pc, #12]	; (e84 <am_uart_isr+0x44>)
     e76:	2201      	movs	r2, #1
     e78:	701a      	strb	r2, [r3, #0]
    }
}
     e7a:	bf00      	nop
     e7c:	3708      	adds	r7, #8
     e7e:	46bd      	mov	sp, r7
     e80:	bd80      	pop	{r7, pc}
     e82:	bf00      	nop
     e84:	1000084f 	.word	0x1000084f

00000e88 <main>:
// Main function.
//
//*****************************************************************************
int
main(void)
{
     e88:	b580      	push	{r7, lr}
     e8a:	b082      	sub	sp, #8
     e8c:	af00      	add	r7, sp, #0
    uint32_t      ui32NumChars;

    //
    // Set the clock frequency.
    //
    am_hal_clkgen_sysclk_select(AM_HAL_CLKGEN_SYSCLK_MAX);
     e8e:	2000      	movs	r0, #0
     e90:	f000 fbba 	bl	1608 <am_hal_clkgen_sysclk_select>

    //
    // Set the default cache configuration
    //
    am_hal_cachectrl_enable(&am_hal_cachectrl_defaults);
     e94:	4844      	ldr	r0, [pc, #272]	; (fa8 <main+0x120>)
     e96:	f000 fb21 	bl	14dc <am_hal_cachectrl_enable>

    //
    // Configure the board for low power operation.
    //
    am_bsp_low_power_init();
     e9a:	f000 fb09 	bl	14b0 <am_bsp_low_power_init>

    //
    // Enable the buttons for user interaction.
    //
    am_devices_button_array_init(am_bsp_psButtons, AM_BSP_NUM_BUTTONS);
     e9e:	2103      	movs	r1, #3
     ea0:	4842      	ldr	r0, [pc, #264]	; (fac <main+0x124>)
     ea2:	f7ff f98f 	bl	1c4 <am_devices_button_array_init>

    // Initialize the CTIMERA0.
    timer_init();
     ea6:	f7ff fe67 	bl	b78 <timer_init>

    //
    // Initialize the EM9304 interface.
    //
    em9304_init();
     eaa:	f7ff fe85 	bl	bb8 <em9304_init>

    //
    // Initialize the UART, and set it as the default print interface.
    //
    uart_init(HCI_BRIDGE_UART);
     eae:	2000      	movs	r0, #0
     eb0:	f7ff ff00 	bl	cb4 <uart_init>

    //
    // Initialize the ITM debug interface.
    //
    am_util_stdio_printf_init((am_util_stdio_print_char_t) am_bsp_uart_string_print);
     eb4:	483e      	ldr	r0, [pc, #248]	; (fb0 <main+0x128>)
     eb6:	f000 f965 	bl	1184 <am_util_stdio_printf_init>

    //
    // Enable BLE data ready interrupt
    //
    am_hal_interrupt_enable(AM_HAL_INTERRUPT_GPIO);
     eba:	201c      	movs	r0, #28
     ebc:	f000 fe32 	bl	1b24 <am_hal_interrupt_enable>

    am_hal_interrupt_master_enable();
     ec0:	f000 fe58 	bl	1b74 <am_hal_interrupt_master_enable>
    while (1)
    {
        //
        // Check for any packets from the EM9304
        //
        if (g_bEM9304HCIReady)
     ec4:	4b3b      	ldr	r3, [pc, #236]	; (fb4 <main+0x12c>)
     ec6:	781b      	ldrb	r3, [r3, #0]
     ec8:	b2db      	uxtb	r3, r3
     eca:	2b00      	cmp	r3, #0
     ecc:	d025      	beq.n	f1a <main+0x92>
        {
            //
            // Reset the GPIO flag
            //
            g_bEM9304HCIReady = false;
     ece:	4b39      	ldr	r3, [pc, #228]	; (fb4 <main+0x12c>)
     ed0:	2200      	movs	r2, #0
     ed2:	701a      	strb	r2, [r3, #0]

            //
            // Turn on the IOM for this operation.
            //
            //am_devices_em9304_spi_init(g_sEm9304.ui32IOMModule, &g_sEm9304IOMConfigSPI);
            am_devices_em9304_spi_awake(g_sEm9304.ui32IOMModule);
     ed4:	4b38      	ldr	r3, [pc, #224]	; (fb8 <main+0x130>)
     ed6:	685b      	ldr	r3, [r3, #4]
     ed8:	4618      	mov	r0, r3
     eda:	f7ff fd0b 	bl	8f4 <am_devices_em9304_spi_awake>

            ui32NumChars = am_devices_em9304_block_read(&g_sEm9304, g_pui32TxArray, 0);
     ede:	2200      	movs	r2, #0
     ee0:	4936      	ldr	r1, [pc, #216]	; (fbc <main+0x134>)
     ee2:	4835      	ldr	r0, [pc, #212]	; (fb8 <main+0x130>)
     ee4:	f7ff fc10 	bl	708 <am_devices_em9304_block_read>
     ee8:	6038      	str	r0, [r7, #0]

            //
            // Disable IOM SPI pins and turn off the IOM after operation
            //
            am_devices_em9304_spi_sleep(g_sEm9304.ui32IOMModule);
     eea:	4b33      	ldr	r3, [pc, #204]	; (fb8 <main+0x130>)
     eec:	685b      	ldr	r3, [r3, #4]
     eee:	4618      	mov	r0, r3
     ef0:	f7ff fda2 	bl	a38 <am_devices_em9304_spi_sleep>

            //
            // Transmit the received SPI packet over the UART.
            //
            for (uint32_t i = 0; i < ui32NumChars; i++)
     ef4:	2300      	movs	r3, #0
     ef6:	607b      	str	r3, [r7, #4]
     ef8:	e00b      	b.n	f12 <main+0x8a>
            {
                am_hal_uart_char_transmit_buffered(AM_BSP_UART_BTLE_INST,
                                                   (char)g_pui8TxArray[i]);
     efa:	4b31      	ldr	r3, [pc, #196]	; (fc0 <main+0x138>)
     efc:	681a      	ldr	r2, [r3, #0]
     efe:	687b      	ldr	r3, [r7, #4]
     f00:	4413      	add	r3, r2
                am_hal_uart_char_transmit_buffered(AM_BSP_UART_BTLE_INST,
     f02:	781b      	ldrb	r3, [r3, #0]
     f04:	4619      	mov	r1, r3
     f06:	2000      	movs	r0, #0
     f08:	f003 fd4e 	bl	49a8 <am_hal_uart_char_transmit_buffered>
            for (uint32_t i = 0; i < ui32NumChars; i++)
     f0c:	687b      	ldr	r3, [r7, #4]
     f0e:	3301      	adds	r3, #1
     f10:	607b      	str	r3, [r7, #4]
     f12:	687a      	ldr	r2, [r7, #4]
     f14:	683b      	ldr	r3, [r7, #0]
     f16:	429a      	cmp	r2, r3
     f18:	d3ef      	bcc.n	efa <main+0x72>
            }
        }

        // Check for the completion of a UART receive operation.
        if (g_bRxTimeoutFlag)
     f1a:	4b2a      	ldr	r3, [pc, #168]	; (fc4 <main+0x13c>)
     f1c:	781b      	ldrb	r3, [r3, #0]
     f1e:	b2db      	uxtb	r3, r3
     f20:	2b00      	cmp	r3, #0
     f22:	d020      	beq.n	f66 <main+0xde>
        {
            //
            // Reset the RX timeout flag.
            //
            g_bRxTimeoutFlag = false;
     f24:	4b27      	ldr	r3, [pc, #156]	; (fc4 <main+0x13c>)
     f26:	2200      	movs	r2, #0
     f28:	701a      	strb	r2, [r3, #0]

            //
            // Check the UART RX Buffer for any received HCI packets.
            //
            ui32NumChars = am_hal_uart_char_receive_buffered(AM_BSP_UART_BTLE_INST,
     f2a:	2280      	movs	r2, #128	; 0x80
     f2c:	4926      	ldr	r1, [pc, #152]	; (fc8 <main+0x140>)
     f2e:	2000      	movs	r0, #0
     f30:	f003 fd5e 	bl	49f0 <am_hal_uart_char_receive_buffered>
     f34:	6038      	str	r0, [r7, #0]
                                                             (char *)g_pui8RxArray,
                                                             MAX_UART_PACKET_SIZE);
            if ( ui32NumChars > 0 )
     f36:	683b      	ldr	r3, [r7, #0]
     f38:	2b00      	cmp	r3, #0
     f3a:	d014      	beq.n	f66 <main+0xde>
            {
                //
                // Turn on the IOM for this operation.
                //
                am_devices_em9304_spi_awake(g_sEm9304.ui32IOMModule);
     f3c:	4b1e      	ldr	r3, [pc, #120]	; (fb8 <main+0x130>)
     f3e:	685b      	ldr	r3, [r3, #4]
     f40:	4618      	mov	r0, r3
     f42:	f7ff fcd7 	bl	8f4 <am_devices_em9304_spi_awake>

                //
                // Write the HCI packet to the EM9304.
                //
                am_devices_em9304_block_write(&g_sEm9304, g_pui8RxArray[0], &g_pui8RxArray[1], ui32NumChars - 1);
     f46:	4b20      	ldr	r3, [pc, #128]	; (fc8 <main+0x140>)
     f48:	7819      	ldrb	r1, [r3, #0]
     f4a:	683b      	ldr	r3, [r7, #0]
     f4c:	3b01      	subs	r3, #1
     f4e:	4a1f      	ldr	r2, [pc, #124]	; (fcc <main+0x144>)
     f50:	4819      	ldr	r0, [pc, #100]	; (fb8 <main+0x130>)
     f52:	f7ff fb19 	bl	588 <am_devices_em9304_block_write>

                //
                // Disable IOM SPI pins and turn off the IOM after operation
                //
                am_devices_em9304_spi_sleep(g_sEm9304.ui32IOMModule);
     f56:	4b18      	ldr	r3, [pc, #96]	; (fb8 <main+0x130>)
     f58:	685b      	ldr	r3, [r3, #4]
     f5a:	4618      	mov	r0, r3
     f5c:	f7ff fd6c 	bl	a38 <am_devices_em9304_spi_sleep>

                g_bEM9304HCIReady = true;
     f60:	4b14      	ldr	r3, [pc, #80]	; (fb4 <main+0x12c>)
     f62:	2201      	movs	r2, #1
     f64:	701a      	strb	r2, [r3, #0]
            }
        }

        // Check if Button #0 has been pressed, indicating reset EM9304 into Production Test Mode (PTM).
        am_devices_button_tick(&am_bsp_psButtons[0]);
     f66:	4811      	ldr	r0, [pc, #68]	; (fac <main+0x124>)
     f68:	f7ff f946 	bl	1f8 <am_devices_button_tick>
        if (am_devices_button_pressed(am_bsp_psButtons[0]))
     f6c:	4b0f      	ldr	r3, [pc, #60]	; (fac <main+0x124>)
     f6e:	7b1b      	ldrb	r3, [r3, #12]
     f70:	2b00      	cmp	r3, #0
     f72:	d0a7      	beq.n	ec4 <main+0x3c>
     f74:	4b0d      	ldr	r3, [pc, #52]	; (fac <main+0x124>)
     f76:	7b5b      	ldrb	r3, [r3, #13]
     f78:	2b00      	cmp	r3, #0
     f7a:	d0a3      	beq.n	ec4 <main+0x3c>
        {
          // Start toggling the GPIO5 in the CTIMER ISR
          g_bPTMToggleFlag = true;
     f7c:	4b14      	ldr	r3, [pc, #80]	; (fd0 <main+0x148>)
     f7e:	2201      	movs	r2, #1
     f80:	701a      	strb	r2, [r3, #0]

          // Assert RESET to the EM9304.
          am_hal_gpio_out_bit_clear(HCI_APOLLO_RESET_PIN);
     f82:	4b14      	ldr	r3, [pc, #80]	; (fd4 <main+0x14c>)
     f84:	f44f 4280 	mov.w	r2, #16384	; 0x4000
     f88:	601a      	str	r2, [r3, #0]

          // Delay for 5ms to make sure the EM9304 is in PTM.
          am_util_delay_ms(5);
     f8a:	2005      	movs	r0, #5
     f8c:	f000 f860 	bl	1050 <am_util_delay_ms>

          // Deassert RESET to the EM9304.
          am_hal_gpio_out_bit_set(HCI_APOLLO_RESET_PIN);
     f90:	4b11      	ldr	r3, [pc, #68]	; (fd8 <main+0x150>)
     f92:	f44f 4280 	mov.w	r2, #16384	; 0x4000
     f96:	601a      	str	r2, [r3, #0]

          // Delay for 5ms to make sure the EM9304 is in PTM.
          am_util_delay_ms(5);
     f98:	2005      	movs	r0, #5
     f9a:	f000 f859 	bl	1050 <am_util_delay_ms>

          // Stop toggling the GPIO5 in the CTIMER ISR
          g_bPTMToggleFlag = false;
     f9e:	4b0c      	ldr	r3, [pc, #48]	; (fd0 <main+0x148>)
     fa0:	2200      	movs	r2, #0
     fa2:	701a      	strb	r2, [r3, #0]
        if (g_bEM9304HCIReady)
     fa4:	e78e      	b.n	ec4 <main+0x3c>
     fa6:	bf00      	nop
     fa8:	00004b24 	.word	0x00004b24
     fac:	10000818 	.word	0x10000818
     fb0:	000014d5 	.word	0x000014d5
     fb4:	1000084e 	.word	0x1000084e
     fb8:	00004b14 	.word	0x00004b14
     fbc:	100008ec 	.word	0x100008ec
     fc0:	10000814 	.word	0x10000814
     fc4:	1000084f 	.word	0x1000084f
     fc8:	100009ec 	.word	0x100009ec
     fcc:	100009ed 	.word	0x100009ed
     fd0:	10000850 	.word	0x10000850
     fd4:	4001009c 	.word	0x4001009c
     fd8:	40010094 	.word	0x40010094

00000fdc <am_reset_isr>:
am_reset_isr(void)
{
    //
    // Set the vector table pointer.
    //
    __asm("    ldr    r0, =0xE000ED08\n"
     fdc:	4811      	ldr	r0, [pc, #68]	; (1024 <zero_loop+0x12>)
     fde:	4912      	ldr	r1, [pc, #72]	; (1028 <zero_loop+0x16>)
     fe0:	6001      	str	r1, [r0, #0]
          "    str    r1, [r0]");

    //
    // Set the stack pointer.
    //
    __asm("    ldr    sp, [r1]");
     fe2:	f8d1 d000 	ldr.w	sp, [r1]
#ifndef NOFPU
    //
    // Enable the FPU.
    //
    __asm("ldr  r0, =0xE000ED88\n"
     fe6:	4811      	ldr	r0, [pc, #68]	; (102c <zero_loop+0x1a>)
     fe8:	6801      	ldr	r1, [r0, #0]
     fea:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     fee:	6001      	str	r1, [r0, #0]
     ff0:	f3bf 8f4f 	dsb	sy
     ff4:	f3bf 8f6f 	isb	sy
          "isb\n");
#endif
    //
    // Copy the data segment initializers from flash to SRAM.
    //
    __asm("    ldr     r0, =_init_data\n"
     ff8:	480d      	ldr	r0, [pc, #52]	; (1030 <zero_loop+0x1e>)
     ffa:	490e      	ldr	r1, [pc, #56]	; (1034 <zero_loop+0x22>)
     ffc:	4a0e      	ldr	r2, [pc, #56]	; (1038 <zero_loop+0x26>)

00000ffe <copy_loop>:
     ffe:	f850 3b04 	ldr.w	r3, [r0], #4
    1002:	f841 3b04 	str.w	r3, [r1], #4
    1006:	4291      	cmp	r1, r2
    1008:	dbf9      	blt.n	ffe <copy_loop>
          "        cmp     r1, r2\n"
          "        blt     copy_loop\n");
    //
    // Zero fill the bss segment.
    //
    __asm("    ldr     r0, =_sbss\n"
    100a:	480c      	ldr	r0, [pc, #48]	; (103c <zero_loop+0x2a>)
    100c:	490c      	ldr	r1, [pc, #48]	; (1040 <zero_loop+0x2e>)
    100e:	f04f 0200 	mov.w	r2, #0

00001012 <zero_loop>:
    1012:	4288      	cmp	r0, r1
    1014:	bfb8      	it	lt
    1016:	f840 2b04 	strlt.w	r2, [r0], #4
    101a:	dbfa      	blt.n	1012 <zero_loop>
          "        blt     zero_loop");

    //
    // Call the application's entry point.
    //
    main();
    101c:	f7ff ff34 	bl	e88 <main>

    //
    // If main returns then execute a break point instruction
    //
    __asm("    bkpt     ");
    1020:	be00      	bkpt	0x0000
}
    1022:	bf00      	nop
    1024:	e000ed08 	.word	0xe000ed08
    1028:	00000000 	.word	0x00000000
    102c:	e000ed88 	.word	0xe000ed88
    1030:	00004db0 	.word	0x00004db0
    1034:	10000800 	.word	0x10000800
    1038:	1000084c 	.word	0x1000084c
    103c:	1000084c 	.word	0x1000084c
    1040:	10000cb0 	.word	0x10000cb0

00001044 <am_nmi_isr>:
// by a debugger.
//
//*****************************************************************************
void
am_nmi_isr(void)
{
    1044:	b480      	push	{r7}
    1046:	af00      	add	r7, sp, #0
    //
    // Go into an infinite loop.
    //
    while(1)
    1048:	e7fe      	b.n	1048 <am_nmi_isr+0x4>

0000104a <am_adc_isr>:
// for examination by a debugger.
//
//*****************************************************************************
void
am_default_isr(void)
{
    104a:	b480      	push	{r7}
    104c:	af00      	add	r7, sp, #0
    //
    // Go into an infinite loop.
    //
    while(1)
    104e:	e7fe      	b.n	104e <am_adc_isr+0x4>

00001050 <am_util_delay_ms>:
//! @returns None
//
//*****************************************************************************
void
am_util_delay_ms(uint32_t ui32MilliSeconds)
{
    1050:	b580      	push	{r7, lr}
    1052:	b084      	sub	sp, #16
    1054:	af00      	add	r7, sp, #0
    1056:	6078      	str	r0, [r7, #4]
#if AM_APOLLO3_CLKGEN
    am_hal_clkgen_status_t sClkgenStatus;
    am_hal_clkgen_status_get(&sClkgenStatus);
    ui32HFRC = sClkgenStatus.ui32SysclkFreq;
#else
    ui32HFRC = am_hal_clkgen_sysclk_get();
    1058:	f000 faee 	bl	1638 <am_hal_clkgen_sysclk_get>
    105c:	60f8      	str	r0, [r7, #12]
#endif
    ui32Loops = ui32MilliSeconds * (ui32HFRC / 3000);
    105e:	68fb      	ldr	r3, [r7, #12]
    1060:	4a07      	ldr	r2, [pc, #28]	; (1080 <am_util_delay_ms+0x30>)
    1062:	fba2 2303 	umull	r2, r3, r2, r3
    1066:	099b      	lsrs	r3, r3, #6
    1068:	687a      	ldr	r2, [r7, #4]
    106a:	fb02 f303 	mul.w	r3, r2, r3
    106e:	60bb      	str	r3, [r7, #8]

    //
    // Call the BOOTROM cycle delay function
    //
    am_hal_flash_delay(ui32Loops);
    1070:	68b8      	ldr	r0, [r7, #8]
    1072:	f000 fc53 	bl	191c <am_hal_flash_delay>
}
    1076:	bf00      	nop
    1078:	3710      	adds	r7, #16
    107a:	46bd      	mov	sp, r7
    107c:	bd80      	pop	{r7, pc}
    107e:	bf00      	nop
    1080:	057619f1 	.word	0x057619f1

00001084 <am_fault_isr>:
}
#elif defined(__GNUC_STDC_INLINE__)
uint32_t __attribute__((naked))
am_fault_isr(void)
{
    __asm("    push    {r7,lr}");
    1084:	b580      	push	{r7, lr}
    __asm("    mov     r0, sp");
    1086:	4668      	mov	r0, sp
    __asm("    adds    r0, #(2*4)");
    1088:	3008      	adds	r0, #8
    __asm("    bl      am_util_faultisr_collect_data");
    108a:	f000 f809 	bl	10a0 <am_util_faultisr_collect_data>
    __asm("    pop     {r0,pc}");
    108e:	bd01      	pop	{r0, pc}
}
    1090:	bf00      	nop
    1092:	4618      	mov	r0, r3

00001094 <getStackedReg>:

uint32_t __attribute__((naked))
getStackedReg(uint32_t regnum, uint32_t u32SP)
{
    __asm("    lsls    r0, r0, #2");
    1094:	0080      	lsls	r0, r0, #2
    __asm("    adds    r0, r1");
    1096:	1840      	adds	r0, r0, r1
    __asm("    ldr     r0, [r0]");
    1098:	6800      	ldr	r0, [r0, #0]
    __asm("    bx      lr");
    109a:	4770      	bx	lr
}
    109c:	bf00      	nop
    109e:	4618      	mov	r0, r3

000010a0 <am_util_faultisr_collect_data>:
// am_fault_isr() was called.
//
//*****************************************************************************
void
am_util_faultisr_collect_data(uint32_t u32IsrSP)
{
    10a0:	b580      	push	{r7, lr}
    10a2:	b096      	sub	sp, #88	; 0x58
    10a4:	af00      	add	r7, sp, #0
    10a6:	6078      	str	r0, [r7, #4]
    volatile am_fault_t sFaultData;
    am_hal_mcuctrl_fault_t sHalFaultData = {0};
    10a8:	f107 030c 	add.w	r3, r7, #12
    10ac:	2200      	movs	r2, #0
    10ae:	601a      	str	r2, [r3, #0]
    10b0:	605a      	str	r2, [r3, #4]
    10b2:	609a      	str	r2, [r3, #8]
    10b4:	60da      	str	r2, [r3, #12]
    10b6:	611a      	str	r2, [r3, #16]
    10b8:	615a      	str	r2, [r3, #20]

    uint32_t u32Mask = 0;
    10ba:	2300      	movs	r3, #0
    10bc:	657b      	str	r3, [r7, #84]	; 0x54
    // u32Mask is used for 2 things: 1) in the print loop, 2) as a spot to set
    // a breakpoint at the end of the routine.  If the printing is not used,
    // we'll get a compiler warning; so to avoid that warning, we'll use it
    // in a dummy assignment here.
    //
    sFaultData.u32CFSR = u32Mask;       // Avoid compiler warning
    10be:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    10c0:	64fb      	str	r3, [r7, #76]	; 0x4c
    sFaultData.u32CFSR = AM_REGVAL(AM_REG_SYSCTRL_CFSR_O);
    10c2:	4b2e      	ldr	r3, [pc, #184]	; (117c <am_util_faultisr_collect_data+0xdc>)
    10c4:	681b      	ldr	r3, [r3, #0]
    10c6:	64fb      	str	r3, [r7, #76]	; 0x4c
    sFaultData.u8MMSR  = (sFaultData.u32CFSR >> 0)  & 0xff;
    10c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    10ca:	b2db      	uxtb	r3, r3
    10cc:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    sFaultData.u8BFSR  = (sFaultData.u32CFSR >> 8)  & 0xff;
    10d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    10d2:	0a1b      	lsrs	r3, r3, #8
    10d4:	b2db      	uxtb	r3, r3
    10d6:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
    sFaultData.u16UFSR = (sFaultData.u32CFSR >> 16) & 0xffff;
    10da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    10dc:	0c1b      	lsrs	r3, r3, #16
    10de:	b29b      	uxth	r3, r3
    10e0:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

    //
    // The address of the location that caused the fault.  e.g. if accessing an
    // invalid data location caused the fault, that address will appear here.
    //
    sFaultData.u32BFAR = AM_REGVAL(AM_REG_SYSCTRL_BFAR_O);
    10e4:	4b26      	ldr	r3, [pc, #152]	; (1180 <am_util_faultisr_collect_data+0xe0>)
    10e6:	681b      	ldr	r3, [r3, #0]
    10e8:	64bb      	str	r3, [r7, #72]	; 0x48

    //
    // The address of the instruction that caused the fault is the stacked PC
    // if BFSR bit1 is set.
    //
    sFaultData.u32FaultAddr = (sFaultData.u8BFSR & 0x02) ? getStackedReg(6, u32IsrSP) : 0xffffffff;
    10ea:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
    10ee:	b2db      	uxtb	r3, r3
    10f0:	f003 0302 	and.w	r3, r3, #2
    10f4:	2b00      	cmp	r3, #0
    10f6:	d005      	beq.n	1104 <am_util_faultisr_collect_data+0x64>
    10f8:	6879      	ldr	r1, [r7, #4]
    10fa:	2006      	movs	r0, #6
    10fc:	f7ff ffca 	bl	1094 <getStackedReg>
    1100:	4603      	mov	r3, r0
    1102:	e001      	b.n	1108 <am_util_faultisr_collect_data+0x68>
    1104:	f04f 33ff 	mov.w	r3, #4294967295
    1108:	647b      	str	r3, [r7, #68]	; 0x44

    //
    // Get the stacked registers.
    // Note - the address of the instruction that caused the fault is u32PC.
    //
    sFaultData.u32R0  = getStackedReg(0, u32IsrSP);
    110a:	6879      	ldr	r1, [r7, #4]
    110c:	2000      	movs	r0, #0
    110e:	f7ff ffc1 	bl	1094 <getStackedReg>
    1112:	4603      	mov	r3, r0
    1114:	627b      	str	r3, [r7, #36]	; 0x24
    sFaultData.u32R1  = getStackedReg(1, u32IsrSP);
    1116:	6879      	ldr	r1, [r7, #4]
    1118:	2001      	movs	r0, #1
    111a:	f7ff ffbb 	bl	1094 <getStackedReg>
    111e:	4603      	mov	r3, r0
    1120:	62bb      	str	r3, [r7, #40]	; 0x28
    sFaultData.u32R2  = getStackedReg(2, u32IsrSP);
    1122:	6879      	ldr	r1, [r7, #4]
    1124:	2002      	movs	r0, #2
    1126:	f7ff ffb5 	bl	1094 <getStackedReg>
    112a:	4603      	mov	r3, r0
    112c:	62fb      	str	r3, [r7, #44]	; 0x2c
    sFaultData.u32R3  = getStackedReg(3, u32IsrSP);
    112e:	6879      	ldr	r1, [r7, #4]
    1130:	2003      	movs	r0, #3
    1132:	f7ff ffaf 	bl	1094 <getStackedReg>
    1136:	4603      	mov	r3, r0
    1138:	633b      	str	r3, [r7, #48]	; 0x30
    sFaultData.u32R12 = getStackedReg(4, u32IsrSP);
    113a:	6879      	ldr	r1, [r7, #4]
    113c:	2004      	movs	r0, #4
    113e:	f7ff ffa9 	bl	1094 <getStackedReg>
    1142:	4603      	mov	r3, r0
    1144:	637b      	str	r3, [r7, #52]	; 0x34
    sFaultData.u32LR  = getStackedReg(5, u32IsrSP);
    1146:	6879      	ldr	r1, [r7, #4]
    1148:	2005      	movs	r0, #5
    114a:	f7ff ffa3 	bl	1094 <getStackedReg>
    114e:	4603      	mov	r3, r0
    1150:	63bb      	str	r3, [r7, #56]	; 0x38
    sFaultData.u32PC  = getStackedReg(6, u32IsrSP);
    1152:	6879      	ldr	r1, [r7, #4]
    1154:	2006      	movs	r0, #6
    1156:	f7ff ff9d 	bl	1094 <getStackedReg>
    115a:	4603      	mov	r3, r0
    115c:	63fb      	str	r3, [r7, #60]	; 0x3c
    sFaultData.u32PSR = getStackedReg(7, u32IsrSP);
    115e:	6879      	ldr	r1, [r7, #4]
    1160:	2007      	movs	r0, #7
    1162:	f7ff ff97 	bl	1094 <getStackedReg>
    1166:	4603      	mov	r3, r0
    1168:	643b      	str	r3, [r7, #64]	; 0x40
    // Use the HAL MCUCTRL functions to read the fault data.
    //
#ifdef AM_APOLLO3_MCUCTRL
    am_hal_mcuctrl_info_get(AM_HAL_MCUCTRL_INFO_FAULT_STATUS, &sHalFaultData);
#else
    am_hal_mcuctrl_fault_status(&sHalFaultData);
    116a:	f107 030c 	add.w	r3, r7, #12
    116e:	4618      	mov	r0, r3
    1170:	f002 fe6c 	bl	3e4c <am_hal_mcuctrl_fault_status>
    }


#endif

    u32Mask = 0;
    1174:	2300      	movs	r3, #0
    1176:	657b      	str	r3, [r7, #84]	; 0x54
    //
    // Spin in an infinite loop.
    // We need to spin here inside the function so that we have access to
    // local data, i.e. sFaultData.
    //
    while(1)
    1178:	e7fe      	b.n	1178 <am_util_faultisr_collect_data+0xd8>
    117a:	bf00      	nop
    117c:	e000ed28 	.word	0xe000ed28
    1180:	e000ed38 	.word	0xe000ed38

00001184 <am_util_stdio_printf_init>:
//! @return None.
//
//*****************************************************************************
void
am_util_stdio_printf_init(am_util_stdio_print_char_t pfnCharPrint)
{
    1184:	b480      	push	{r7}
    1186:	b083      	sub	sp, #12
    1188:	af00      	add	r7, sp, #0
    118a:	6078      	str	r0, [r7, #4]
    g_pfnCharPrint = pfnCharPrint;
    118c:	4a04      	ldr	r2, [pc, #16]	; (11a0 <am_util_stdio_printf_init+0x1c>)
    118e:	687b      	ldr	r3, [r7, #4]
    1190:	6013      	str	r3, [r2, #0]
}
    1192:	bf00      	nop
    1194:	370c      	adds	r7, #12
    1196:	46bd      	mov	sp, r7
    1198:	f85d 7b04 	ldr.w	r7, [sp], #4
    119c:	4770      	bx	lr
    119e:	bf00      	nop
    11a0:	10000a6c 	.word	0x10000a6c

000011a4 <am_bsp_iom_spi_pins_enable>:
//! @return None.
//
//*****************************************************************************
void
am_bsp_iom_spi_pins_enable(uint32_t ui32Module)
{
    11a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    11a8:	b08d      	sub	sp, #52	; 0x34
    switch(ui32Module)
    11aa:	2805      	cmp	r0, #5
    11ac:	f200 815d 	bhi.w	146a <am_bsp_iom_spi_pins_enable+0x2c6>
    11b0:	e8df f010 	tbh	[pc, r0, lsl #1]
    11b4:	00b30106 	.word	0x00b30106
    11b8:	015b005e 	.word	0x015b005e
    11bc:	0006015b 	.word	0x0006015b
            break;
#endif

#ifdef AM_BSP_GPIO_IOM5_SCK
        case 5:
            am_bsp_pin_enable(IOM5_SCK);
    11c0:	f000 fcdc 	bl	1b7c <am_hal_interrupt_master_disable>
    11c4:	4ca9      	ldr	r4, [pc, #676]	; (146c <am_bsp_iom_spi_pins_enable+0x2c8>)
    11c6:	f8df 92e4 	ldr.w	r9, [pc, #740]	; 14ac <am_bsp_iom_spi_pins_enable+0x308>
    11ca:	9009      	str	r0, [sp, #36]	; 0x24
    11cc:	f04f 0873 	mov.w	r8, #115	; 0x73
    11d0:	f8c4 8000 	str.w	r8, [r4]
    11d4:	f8d9 3000 	ldr.w	r3, [r9]
    11d8:	4ea5      	ldr	r6, [pc, #660]	; (1470 <am_bsp_iom_spi_pins_enable+0x2cc>)
    11da:	4da6      	ldr	r5, [pc, #664]	; (1474 <am_bsp_iom_spi_pins_enable+0x2d0>)
    11dc:	f023 0007 	bic.w	r0, r3, #7
    11e0:	f8c9 0000 	str.w	r0, [r9]
    11e4:	6831      	ldr	r1, [r6, #0]
    11e6:	f021 02ff 	bic.w	r2, r1, #255	; 0xff
    11ea:	f042 072a 	orr.w	r7, r2, #42	; 0x2a
    11ee:	6037      	str	r7, [r6, #0]
    11f0:	682b      	ldr	r3, [r5, #0]
    11f2:	2700      	movs	r7, #0
    11f4:	f023 00ff 	bic.w	r0, r3, #255	; 0xff
    11f8:	6028      	str	r0, [r5, #0]
    11fa:	6027      	str	r7, [r4, #0]
    11fc:	9809      	ldr	r0, [sp, #36]	; 0x24
    11fe:	f000 fcc1 	bl	1b84 <am_hal_interrupt_master_set>
            am_bsp_pin_enable(IOM5_MISO);
    1202:	f000 fcbb 	bl	1b7c <am_hal_interrupt_master_disable>
    1206:	900a      	str	r0, [sp, #40]	; 0x28
    1208:	f8c4 8000 	str.w	r8, [r4]
    120c:	f8d9 1000 	ldr.w	r1, [r9]
    1210:	f021 0270 	bic.w	r2, r1, #112	; 0x70
    1214:	f8c9 2000 	str.w	r2, [r9]
    1218:	6833      	ldr	r3, [r6, #0]
    121a:	f423 407f 	bic.w	r0, r3, #65280	; 0xff00
    121e:	f440 5128 	orr.w	r1, r0, #10752	; 0x2a00
    1222:	6031      	str	r1, [r6, #0]
    1224:	682e      	ldr	r6, [r5, #0]
    1226:	f426 427f 	bic.w	r2, r6, #65280	; 0xff00
    122a:	602a      	str	r2, [r5, #0]
    122c:	6027      	str	r7, [r4, #0]
    122e:	980a      	ldr	r0, [sp, #40]	; 0x28
    1230:	f000 fca8 	bl	1b84 <am_hal_interrupt_master_set>
            am_bsp_pin_enable(IOM5_MOSI);
    1234:	f000 fca2 	bl	1b7c <am_hal_interrupt_master_disable>
    1238:	900b      	str	r0, [sp, #44]	; 0x2c
    123a:	f8c4 8000 	str.w	r8, [r4]
    123e:	f855 3cbc 	ldr.w	r3, [r5, #-188]
    1242:	488d      	ldr	r0, [pc, #564]	; (1478 <am_bsp_iom_spi_pins_enable+0x2d4>)
    1244:	498d      	ldr	r1, [pc, #564]	; (147c <am_bsp_iom_spi_pins_enable+0x2d8>)
    1246:	f023 46e0 	bic.w	r6, r3, #1879048192	; 0x70000000
    124a:	f845 6cbc 	str.w	r6, [r5, #-188]
    124e:	6805      	ldr	r5, [r0, #0]
    1250:	f025 427f 	bic.w	r2, r5, #4278190080	; 0xff000000
    1254:	f042 5320 	orr.w	r3, r2, #671088640	; 0x28000000
    1258:	6003      	str	r3, [r0, #0]
    125a:	6808      	ldr	r0, [r1, #0]
    125c:	f020 467f 	bic.w	r6, r0, #4278190080	; 0xff000000
    1260:	600e      	str	r6, [r1, #0]
    1262:	6027      	str	r7, [r4, #0]
    1264:	980b      	ldr	r0, [sp, #44]	; 0x2c
    1266:	f000 fc8d 	bl	1b84 <am_hal_interrupt_master_set>
        // debugging.
        //
        default:
            while(1);
    }
}
    126a:	b00d      	add	sp, #52	; 0x34
    126c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
            am_bsp_pin_enable(IOM2_SCK);
    1270:	f000 fc84 	bl	1b7c <am_hal_interrupt_master_disable>
    1274:	4c7d      	ldr	r4, [pc, #500]	; (146c <am_bsp_iom_spi_pins_enable+0x2c8>)
    1276:	4d82      	ldr	r5, [pc, #520]	; (1480 <am_bsp_iom_spi_pins_enable+0x2dc>)
    1278:	9006      	str	r0, [sp, #24]
    127a:	f04f 0973 	mov.w	r9, #115	; 0x73
    127e:	f8c4 9000 	str.w	r9, [r4]
    1282:	6829      	ldr	r1, [r5, #0]
    1284:	4f7f      	ldr	r7, [pc, #508]	; (1484 <am_bsp_iom_spi_pins_enable+0x2e0>)
    1286:	4e80      	ldr	r6, [pc, #512]	; (1488 <am_bsp_iom_spi_pins_enable+0x2e4>)
    1288:	f421 42e0 	bic.w	r2, r1, #28672	; 0x7000
    128c:	602a      	str	r2, [r5, #0]
    128e:	683b      	ldr	r3, [r7, #0]
    1290:	f023 407f 	bic.w	r0, r3, #4278190080	; 0xff000000
    1294:	f040 5138 	orr.w	r1, r0, #771751936	; 0x2e000000
    1298:	6039      	str	r1, [r7, #0]
    129a:	6832      	ldr	r2, [r6, #0]
    129c:	f04f 0800 	mov.w	r8, #0
    12a0:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
    12a4:	6033      	str	r3, [r6, #0]
    12a6:	f8c4 8000 	str.w	r8, [r4]
    12aa:	9806      	ldr	r0, [sp, #24]
    12ac:	f000 fc6a 	bl	1b84 <am_hal_interrupt_master_set>
            am_bsp_pin_enable(IOM2_MISO);
    12b0:	f000 fc64 	bl	1b7c <am_hal_interrupt_master_disable>
    12b4:	9007      	str	r0, [sp, #28]
    12b6:	f8c4 9000 	str.w	r9, [r4]
    12ba:	6828      	ldr	r0, [r5, #0]
    12bc:	f020 0170 	bic.w	r1, r0, #112	; 0x70
    12c0:	6029      	str	r1, [r5, #0]
    12c2:	683a      	ldr	r2, [r7, #0]
    12c4:	f422 4c7f 	bic.w	ip, r2, #65280	; 0xff00
    12c8:	f44c 5328 	orr.w	r3, ip, #10752	; 0x2a00
    12cc:	603b      	str	r3, [r7, #0]
    12ce:	6837      	ldr	r7, [r6, #0]
    12d0:	f427 407f 	bic.w	r0, r7, #65280	; 0xff00
    12d4:	6030      	str	r0, [r6, #0]
    12d6:	f8c4 8000 	str.w	r8, [r4]
    12da:	9807      	ldr	r0, [sp, #28]
    12dc:	f000 fc52 	bl	1b84 <am_hal_interrupt_master_set>
            am_bsp_pin_enable(IOM2_MOSI);
    12e0:	f000 fc4c 	bl	1b7c <am_hal_interrupt_master_disable>
    12e4:	9008      	str	r0, [sp, #32]
    12e6:	f8c4 9000 	str.w	r9, [r4]
    12ea:	682e      	ldr	r6, [r5, #0]
    12ec:	4967      	ldr	r1, [pc, #412]	; (148c <am_bsp_iom_spi_pins_enable+0x2e8>)
    12ee:	4a68      	ldr	r2, [pc, #416]	; (1490 <am_bsp_iom_spi_pins_enable+0x2ec>)
    12f0:	f426 23e0 	bic.w	r3, r6, #458752	; 0x70000
    12f4:	602b      	str	r3, [r5, #0]
    12f6:	680d      	ldr	r5, [r1, #0]
    12f8:	f025 07ff 	bic.w	r7, r5, #255	; 0xff
    12fc:	f047 0028 	orr.w	r0, r7, #40	; 0x28
    1300:	6008      	str	r0, [r1, #0]
    1302:	6816      	ldr	r6, [r2, #0]
    1304:	f026 01ff 	bic.w	r1, r6, #255	; 0xff
    1308:	6011      	str	r1, [r2, #0]
    130a:	f8c4 8000 	str.w	r8, [r4]
    130e:	9808      	ldr	r0, [sp, #32]
    1310:	f000 fc38 	bl	1b84 <am_hal_interrupt_master_set>
}
    1314:	b00d      	add	sp, #52	; 0x34
    1316:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
            am_bsp_pin_enable(IOM1_SCK);
    131a:	f000 fc2f 	bl	1b7c <am_hal_interrupt_master_disable>
    131e:	4c53      	ldr	r4, [pc, #332]	; (146c <am_bsp_iom_spi_pins_enable+0x2c8>)
    1320:	4f5c      	ldr	r7, [pc, #368]	; (1494 <am_bsp_iom_spi_pins_enable+0x2f0>)
    1322:	9003      	str	r0, [sp, #12]
    1324:	f04f 0973 	mov.w	r9, #115	; 0x73
    1328:	f8c4 9000 	str.w	r9, [r4]
    132c:	683a      	ldr	r2, [r7, #0]
    132e:	4e5a      	ldr	r6, [pc, #360]	; (1498 <am_bsp_iom_spi_pins_enable+0x2f4>)
    1330:	4d5a      	ldr	r5, [pc, #360]	; (149c <am_bsp_iom_spi_pins_enable+0x2f8>)
    1332:	f022 0307 	bic.w	r3, r2, #7
    1336:	603b      	str	r3, [r7, #0]
    1338:	6830      	ldr	r0, [r6, #0]
    133a:	f020 01ff 	bic.w	r1, r0, #255	; 0xff
    133e:	f041 020e 	orr.w	r2, r1, #14
    1342:	6032      	str	r2, [r6, #0]
    1344:	682b      	ldr	r3, [r5, #0]
    1346:	f04f 0800 	mov.w	r8, #0
    134a:	f023 00ff 	bic.w	r0, r3, #255	; 0xff
    134e:	6028      	str	r0, [r5, #0]
    1350:	f8c4 8000 	str.w	r8, [r4]
    1354:	9803      	ldr	r0, [sp, #12]
    1356:	f000 fc15 	bl	1b84 <am_hal_interrupt_master_set>
            am_bsp_pin_enable(IOM1_MISO);
    135a:	f000 fc0f 	bl	1b7c <am_hal_interrupt_master_disable>
    135e:	9004      	str	r0, [sp, #16]
    1360:	f8c4 9000 	str.w	r9, [r4]
    1364:	6839      	ldr	r1, [r7, #0]
    1366:	f021 0270 	bic.w	r2, r1, #112	; 0x70
    136a:	603a      	str	r2, [r7, #0]
    136c:	6833      	ldr	r3, [r6, #0]
    136e:	f423 407f 	bic.w	r0, r3, #65280	; 0xff00
    1372:	f440 6120 	orr.w	r1, r0, #2560	; 0xa00
    1376:	6031      	str	r1, [r6, #0]
    1378:	682a      	ldr	r2, [r5, #0]
    137a:	f422 437f 	bic.w	r3, r2, #65280	; 0xff00
    137e:	602b      	str	r3, [r5, #0]
    1380:	f8c4 8000 	str.w	r8, [r4]
    1384:	9804      	ldr	r0, [sp, #16]
    1386:	f000 fbfd 	bl	1b84 <am_hal_interrupt_master_set>
            am_bsp_pin_enable(IOM1_MOSI);
    138a:	f000 fbf7 	bl	1b7c <am_hal_interrupt_master_disable>
    138e:	9005      	str	r0, [sp, #20]
    1390:	f8c4 9000 	str.w	r9, [r4]
    1394:	6838      	ldr	r0, [r7, #0]
    1396:	f420 61e0 	bic.w	r1, r0, #1792	; 0x700
    139a:	6039      	str	r1, [r7, #0]
    139c:	6837      	ldr	r7, [r6, #0]
    139e:	f427 027f 	bic.w	r2, r7, #16711680	; 0xff0000
    13a2:	f442 2300 	orr.w	r3, r2, #524288	; 0x80000
    13a6:	6033      	str	r3, [r6, #0]
    13a8:	682e      	ldr	r6, [r5, #0]
    13aa:	f426 007f 	bic.w	r0, r6, #16711680	; 0xff0000
    13ae:	6028      	str	r0, [r5, #0]
    13b0:	f8c4 8000 	str.w	r8, [r4]
    13b4:	9805      	ldr	r0, [sp, #20]
    13b6:	f000 fbe5 	bl	1b84 <am_hal_interrupt_master_set>
}
    13ba:	b00d      	add	sp, #52	; 0x34
    13bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
            am_bsp_pin_enable(IOM0_SCK);
    13c0:	f000 fbdc 	bl	1b7c <am_hal_interrupt_master_disable>
    13c4:	4c29      	ldr	r4, [pc, #164]	; (146c <am_bsp_iom_spi_pins_enable+0x2c8>)
    13c6:	4f36      	ldr	r7, [pc, #216]	; (14a0 <am_bsp_iom_spi_pins_enable+0x2fc>)
    13c8:	9000      	str	r0, [sp, #0]
    13ca:	f04f 0973 	mov.w	r9, #115	; 0x73
    13ce:	f8c4 9000 	str.w	r9, [r4]
    13d2:	6839      	ldr	r1, [r7, #0]
    13d4:	4e33      	ldr	r6, [pc, #204]	; (14a4 <am_bsp_iom_spi_pins_enable+0x300>)
    13d6:	4d34      	ldr	r5, [pc, #208]	; (14a8 <am_bsp_iom_spi_pins_enable+0x304>)
    13d8:	f421 02e0 	bic.w	r2, r1, #7340032	; 0x700000
    13dc:	f442 1300 	orr.w	r3, r2, #2097152	; 0x200000
    13e0:	603b      	str	r3, [r7, #0]
    13e2:	6830      	ldr	r0, [r6, #0]
    13e4:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
    13e8:	f441 6260 	orr.w	r2, r1, #3584	; 0xe00
    13ec:	6032      	str	r2, [r6, #0]
    13ee:	682b      	ldr	r3, [r5, #0]
    13f0:	f04f 0800 	mov.w	r8, #0
    13f4:	f423 407f 	bic.w	r0, r3, #65280	; 0xff00
    13f8:	6028      	str	r0, [r5, #0]
    13fa:	f8c4 8000 	str.w	r8, [r4]
    13fe:	9800      	ldr	r0, [sp, #0]
    1400:	f000 fbc0 	bl	1b84 <am_hal_interrupt_master_set>
            am_bsp_pin_enable(IOM0_MISO);
    1404:	f000 fbba 	bl	1b7c <am_hal_interrupt_master_disable>
    1408:	9001      	str	r0, [sp, #4]
    140a:	f8c4 9000 	str.w	r9, [r4]
    140e:	6839      	ldr	r1, [r7, #0]
    1410:	f021 62e0 	bic.w	r2, r1, #117440512	; 0x7000000
    1414:	603a      	str	r2, [r7, #0]
    1416:	6833      	ldr	r3, [r6, #0]
    1418:	f423 007f 	bic.w	r0, r3, #16711680	; 0xff0000
    141c:	f440 2120 	orr.w	r1, r0, #655360	; 0xa0000
    1420:	6031      	str	r1, [r6, #0]
    1422:	682a      	ldr	r2, [r5, #0]
    1424:	f422 037f 	bic.w	r3, r2, #16711680	; 0xff0000
    1428:	602b      	str	r3, [r5, #0]
    142a:	f8c4 8000 	str.w	r8, [r4]
    142e:	9801      	ldr	r0, [sp, #4]
    1430:	f000 fba8 	bl	1b84 <am_hal_interrupt_master_set>
            am_bsp_pin_enable(IOM0_MOSI);
    1434:	f000 fba2 	bl	1b7c <am_hal_interrupt_master_disable>
    1438:	9002      	str	r0, [sp, #8]
    143a:	f8c4 9000 	str.w	r9, [r4]
    143e:	6838      	ldr	r0, [r7, #0]
    1440:	f020 41e0 	bic.w	r1, r0, #1879048192	; 0x70000000
    1444:	6039      	str	r1, [r7, #0]
    1446:	6837      	ldr	r7, [r6, #0]
    1448:	f027 427f 	bic.w	r2, r7, #4278190080	; 0xff000000
    144c:	f042 6300 	orr.w	r3, r2, #134217728	; 0x8000000
    1450:	6033      	str	r3, [r6, #0]
    1452:	682e      	ldr	r6, [r5, #0]
    1454:	f026 407f 	bic.w	r0, r6, #4278190080	; 0xff000000
    1458:	6028      	str	r0, [r5, #0]
    145a:	f8c4 8000 	str.w	r8, [r4]
    145e:	9802      	ldr	r0, [sp, #8]
    1460:	f000 fb90 	bl	1b84 <am_hal_interrupt_master_set>
}
    1464:	b00d      	add	sp, #52	; 0x34
    1466:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    146a:	e7fe      	b.n	146a <am_bsp_iom_spi_pins_enable+0x2c6>
    146c:	40010060 	.word	0x40010060
    1470:	40010030 	.word	0x40010030
    1474:	40010110 	.word	0x40010110
    1478:	4001002c 	.word	0x4001002c
    147c:	4001010c 	.word	0x4001010c
    1480:	4001004c 	.word	0x4001004c
    1484:	40010018 	.word	0x40010018
    1488:	400100f8 	.word	0x400100f8
    148c:	4001001c 	.word	0x4001001c
    1490:	400100fc 	.word	0x400100fc
    1494:	40010044 	.word	0x40010044
    1498:	40010008 	.word	0x40010008
    149c:	400100e8 	.word	0x400100e8
    14a0:	40010040 	.word	0x40010040
    14a4:	40010004 	.word	0x40010004
    14a8:	400100e4 	.word	0x400100e4
    14ac:	40010058 	.word	0x40010058

000014b0 <am_bsp_low_power_init>:
//! @return None.
//
//*****************************************************************************
void
am_bsp_low_power_init(void)
{
    14b0:	b508      	push	{r3, lr}
    //
    // Enable internal buck converters.
    //
    am_hal_pwrctrl_bucks_enable();
    14b2:	f002 fe59 	bl	4168 <am_hal_pwrctrl_bucks_enable>

    //
    // Initialize for low power in the power control block
    //
    am_hal_pwrctrl_low_power_init();
    14b6:	f002 fea1 	bl	41fc <am_hal_pwrctrl_low_power_init>

    //
    // Turn off the voltage comparator as this is enabled on reset.
    //
    am_hal_vcomp_disable();
    14ba:	f003 fb13 	bl	4ae4 <am_hal_vcomp_disable>

    //
    // Run the RTC off the LFRC.
    //
    am_hal_rtc_osc_select(AM_HAL_RTC_OSC_LFRC);
    14be:	2001      	movs	r0, #1
    14c0:	f002 ffd8 	bl	4474 <am_hal_rtc_osc_select>

    //
    // Stop the XTAL.
    //
    am_hal_clkgen_osc_stop(AM_HAL_CLKGEN_OSC_XT);
    14c4:	2001      	movs	r0, #1
    14c6:	f000 f8c7 	bl	1658 <am_hal_clkgen_osc_stop>

    //
    // Disable the RTC.
    //
    am_hal_rtc_osc_disable();
}
    14ca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    am_hal_rtc_osc_disable();
    14ce:	f002 bfdf 	b.w	4490 <am_hal_rtc_osc_disable>
    14d2:	bf00      	nop

000014d4 <am_bsp_uart_string_print>:
//
//*****************************************************************************
void
am_bsp_uart_string_print(char *pcString)
{
    am_hal_uart_string_transmit_polled(AM_BSP_UART_PRINT_INST, pcString);
    14d4:	4601      	mov	r1, r0
    14d6:	2000      	movs	r0, #0
    14d8:	f003 b92a 	b.w	4730 <am_hal_uart_string_transmit_polled>

000014dc <am_hal_cachectrl_enable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_cachectrl_enable(const am_hal_cachectrl_config_t *psConfig)
{
    14dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    14de:	4605      	mov	r5, r0
                       AM_REG_CACHECTRL_CACHECFG_ENABLE_MONITOR(psConfig->ui32EnableCacheMonitoring) );

    //
    // Make sure the cache is enabled in the power control block.
    //
    am_hal_pwrctrl_memory_enable(AM_HAL_PWRCTRL_MEMEN_CACHE);
    14e0:	f04f 4020 	mov.w	r0, #2684354560	; 0xa0000000
                       AM_REG_CACHECTRL_CACHECFG_ENABLE_NC0( (psConfig->ui32EnableNCregions & 0x1) >> 0 )   |
    14e4:	78ab      	ldrb	r3, [r5, #2]
                       AM_REG_CACHECTRL_CACHECFG_LRU( psConfig->ui32LRU )                                   |
    14e6:	786c      	ldrb	r4, [r5, #1]
    ui32ConfigValue = (AM_REG_CACHECTRL_CACHECFG_ENABLE( 1 )                                                |
    14e8:	78ef      	ldrb	r7, [r5, #3]
                       AM_REG_CACHECTRL_CACHECFG_SERIAL(psConfig->ui32SerialCacheMode)                      |
    14ea:	792e      	ldrb	r6, [r5, #4]
                       AM_REG_CACHECTRL_CACHECFG_CACHE_CLKGATE( psConfig->ui32EnableCacheClockGating )      |
    14ec:	79a9      	ldrb	r1, [r5, #6]
                       AM_REG_CACHECTRL_CACHECFG_ENABLE_NC0( (psConfig->ui32EnableNCregions & 0x1) >> 0 )   |
    14ee:	009a      	lsls	r2, r3, #2
                       AM_REG_CACHECTRL_CACHECFG_LRU( psConfig->ui32LRU )                                   |
    14f0:	0064      	lsls	r4, r4, #1
                       AM_REG_CACHECTRL_CACHECFG_ENABLE_NC0( (psConfig->ui32EnableNCregions & 0x1) >> 0 )   |
    14f2:	f002 0204 	and.w	r2, r2, #4
                       AM_REG_CACHECTRL_CACHECFG_LRU( psConfig->ui32LRU )                                   |
    14f6:	f004 0402 	and.w	r4, r4, #2
    ui32ConfigValue = (AM_REG_CACHECTRL_CACHECFG_ENABLE( 1 )                                                |
    14fa:	4314      	orrs	r4, r2
    14fc:	f047 0701 	orr.w	r7, r7, #1
                       AM_REG_CACHECTRL_CACHECFG_CACHE_LS(psConfig->ui32EnableLightSleep )                  |
    1500:	79ea      	ldrb	r2, [r5, #7]
                       AM_REG_CACHECTRL_CACHECFG_SERIAL(psConfig->ui32SerialCacheMode)                      |
    1502:	01f6      	lsls	r6, r6, #7
    ui32ConfigValue = (AM_REG_CACHECTRL_CACHECFG_ENABLE( 1 )                                                |
    1504:	433c      	orrs	r4, r7
                       AM_REG_CACHECTRL_CACHECFG_SERIAL(psConfig->ui32SerialCacheMode)                      |
    1506:	b2f6      	uxtb	r6, r6
                       AM_REG_CACHECTRL_CACHECFG_DLY( psConfig->ui32Dly )                                   |
    1508:	7a2f      	ldrb	r7, [r5, #8]
                       AM_REG_CACHECTRL_CACHECFG_CACHE_CLKGATE( psConfig->ui32EnableCacheClockGating )      |
    150a:	0289      	lsls	r1, r1, #10
    ui32ConfigValue = (AM_REG_CACHECTRL_CACHECFG_ENABLE( 1 )                                                |
    150c:	4334      	orrs	r4, r6
                       AM_REG_CACHECTRL_CACHECFG_CACHE_CLKGATE( psConfig->ui32EnableCacheClockGating )      |
    150e:	f401 6180 	and.w	r1, r1, #1024	; 0x400
                       AM_REG_CACHECTRL_CACHECFG_SMDLY( psConfig->ui32SMDly )                               |
    1512:	7a6e      	ldrb	r6, [r5, #9]
                       AM_REG_CACHECTRL_CACHECFG_CACHE_LS(psConfig->ui32EnableLightSleep )                  |
    1514:	02d2      	lsls	r2, r2, #11
    ui32ConfigValue = (AM_REG_CACHECTRL_CACHECFG_ENABLE( 1 )                                                |
    1516:	430c      	orrs	r4, r1
                       AM_REG_CACHECTRL_CACHECFG_CACHE_LS(psConfig->ui32EnableLightSleep )                  |
    1518:	f402 6200 	and.w	r2, r2, #2048	; 0x800
                       AM_REG_CACHECTRL_CACHECFG_DATA_CLKGATE(psConfig->ui32EnableDataClockGating)          |
    151c:	7aa9      	ldrb	r1, [r5, #10]
                       AM_REG_CACHECTRL_CACHECFG_DLY( psConfig->ui32Dly )                                   |
    151e:	033f      	lsls	r7, r7, #12
    ui32ConfigValue = (AM_REG_CACHECTRL_CACHECFG_ENABLE( 1 )                                                |
    1520:	4314      	orrs	r4, r2
                       AM_REG_CACHECTRL_CACHECFG_DLY( psConfig->ui32Dly )                                   |
    1522:	b2bf      	uxth	r7, r7
                       AM_REG_CACHECTRL_CACHECFG_SMDLY( psConfig->ui32SMDly )                               |
    1524:	0436      	lsls	r6, r6, #16
                       AM_REG_CACHECTRL_CACHECFG_ENABLE_MONITOR(psConfig->ui32EnableCacheMonitoring) );
    1526:	7aea      	ldrb	r2, [r5, #11]
    ui32ConfigValue = (AM_REG_CACHECTRL_CACHECFG_ENABLE( 1 )                                                |
    1528:	433c      	orrs	r4, r7
                       AM_REG_CACHECTRL_CACHECFG_DATA_CLKGATE(psConfig->ui32EnableDataClockGating)          |
    152a:	0509      	lsls	r1, r1, #20
                       AM_REG_CACHECTRL_CACHECFG_SMDLY( psConfig->ui32SMDly )                               |
    152c:	f406 2770 	and.w	r7, r6, #983040	; 0xf0000
                       AM_REG_CACHECTRL_CACHECFG_ENABLE_MONITOR(psConfig->ui32EnableCacheMonitoring) );
    1530:	0612      	lsls	r2, r2, #24
    ui32ConfigValue = (AM_REG_CACHECTRL_CACHECFG_ENABLE( 1 )                                                |
    1532:	433c      	orrs	r4, r7
                       AM_REG_CACHECTRL_CACHECFG_DATA_CLKGATE(psConfig->ui32EnableDataClockGating)          |
    1534:	f401 1680 	and.w	r6, r1, #1048576	; 0x100000
                       AM_REG_CACHECTRL_CACHECFG_ENABLE_NC1( (psConfig->ui32EnableNCregions & 0x2) >> 1 )   |
    1538:	009b      	lsls	r3, r3, #2
                       AM_REG_CACHECTRL_CACHECFG_ENABLE_MONITOR(psConfig->ui32EnableCacheMonitoring) );
    153a:	f002 7780 	and.w	r7, r2, #16777216	; 0x1000000
    ui32ConfigValue = (AM_REG_CACHECTRL_CACHECFG_ENABLE( 1 )                                                |
    153e:	4334      	orrs	r4, r6
                       AM_REG_CACHECTRL_CACHECFG_ENABLE_NC1( (psConfig->ui32EnableNCregions & 0x2) >> 1 )   |
    1540:	f003 0108 	and.w	r1, r3, #8
    ui32ConfigValue = (AM_REG_CACHECTRL_CACHECFG_ENABLE( 1 )                                                |
    1544:	433c      	orrs	r4, r7
    1546:	430c      	orrs	r4, r1
    am_hal_pwrctrl_memory_enable(AM_HAL_PWRCTRL_MEMEN_CACHE);
    1548:	f002 fd08 	bl	3f5c <am_hal_pwrctrl_memory_enable>

    //
    // Set the initial cache settings.
    //
    AM_REG(CACHECTRL, CACHECFG) = ui32ConfigValue;
    154c:	482c      	ldr	r0, [pc, #176]	; (1600 <am_hal_cachectrl_enable+0x124>)
    //
    // Wait for the cache ready signal.
    //
    for (ui32Timeout = 0; ui32Timeout < 50; ui32Timeout++)
    {
        if (AM_BFM(CACHECTRL, CACHECTRL, CACHE_READY))
    154e:	4b2d      	ldr	r3, [pc, #180]	; (1604 <am_hal_cachectrl_enable+0x128>)
    AM_REG(CACHECTRL, CACHECFG) = ui32ConfigValue;
    1550:	6004      	str	r4, [r0, #0]
    1552:	2232      	movs	r2, #50	; 0x32
        if (AM_BFM(CACHECTRL, CACHECTRL, CACHE_READY))
    1554:	681e      	ldr	r6, [r3, #0]
    1556:	0777      	lsls	r7, r6, #29
    1558:	d41e      	bmi.n	1598 <am_hal_cachectrl_enable+0xbc>
    155a:	681f      	ldr	r7, [r3, #0]
    155c:	077e      	lsls	r6, r7, #29
    155e:	f102 32ff 	add.w	r2, r2, #4294967295
    1562:	d419      	bmi.n	1598 <am_hal_cachectrl_enable+0xbc>
    1564:	6819      	ldr	r1, [r3, #0]
    1566:	074f      	lsls	r7, r1, #29
    1568:	d416      	bmi.n	1598 <am_hal_cachectrl_enable+0xbc>
    156a:	6818      	ldr	r0, [r3, #0]
    156c:	0746      	lsls	r6, r0, #29
    156e:	d413      	bmi.n	1598 <am_hal_cachectrl_enable+0xbc>
    1570:	681e      	ldr	r6, [r3, #0]
    1572:	0770      	lsls	r0, r6, #29
    1574:	d410      	bmi.n	1598 <am_hal_cachectrl_enable+0xbc>
    1576:	681f      	ldr	r7, [r3, #0]
    1578:	0779      	lsls	r1, r7, #29
    157a:	d40d      	bmi.n	1598 <am_hal_cachectrl_enable+0xbc>
    157c:	6819      	ldr	r1, [r3, #0]
    157e:	074f      	lsls	r7, r1, #29
    1580:	d40a      	bmi.n	1598 <am_hal_cachectrl_enable+0xbc>
    1582:	6818      	ldr	r0, [r3, #0]
    1584:	0746      	lsls	r6, r0, #29
    1586:	d407      	bmi.n	1598 <am_hal_cachectrl_enable+0xbc>
    1588:	681e      	ldr	r6, [r3, #0]
    158a:	0770      	lsls	r0, r6, #29
    158c:	d404      	bmi.n	1598 <am_hal_cachectrl_enable+0xbc>
    158e:	681f      	ldr	r7, [r3, #0]
    1590:	0779      	lsls	r1, r7, #29
    1592:	d401      	bmi.n	1598 <am_hal_cachectrl_enable+0xbc>
    for (ui32Timeout = 0; ui32Timeout < 50; ui32Timeout++)
    1594:	3a09      	subs	r2, #9
    1596:	d1dd      	bne.n	1554 <am_hal_cachectrl_enable+0x78>
    }

    //
    // Manually invalidate the cache (workaround for the issue described above.)
    //
    AM_BFW(CACHECTRL, CACHECTRL, INVALIDATE, 1);
    1598:	4b1a      	ldr	r3, [pc, #104]	; (1604 <am_hal_cachectrl_enable+0x128>)
    159a:	681a      	ldr	r2, [r3, #0]
    159c:	f042 0101 	orr.w	r1, r2, #1
    15a0:	6019      	str	r1, [r3, #0]
    15a2:	2232      	movs	r2, #50	; 0x32
    //
    // Wait for the cache ready signal again.
    //
    for (ui32Timeout = 0; ui32Timeout < 50; ui32Timeout++)
    {
        if (AM_BFM(CACHECTRL, CACHECTRL, CACHE_READY))
    15a4:	6818      	ldr	r0, [r3, #0]
    15a6:	0740      	lsls	r0, r0, #29
    15a8:	d41e      	bmi.n	15e8 <am_hal_cachectrl_enable+0x10c>
    15aa:	681e      	ldr	r6, [r3, #0]
    15ac:	0771      	lsls	r1, r6, #29
    15ae:	f102 32ff 	add.w	r2, r2, #4294967295
    15b2:	d419      	bmi.n	15e8 <am_hal_cachectrl_enable+0x10c>
    15b4:	681f      	ldr	r7, [r3, #0]
    15b6:	077f      	lsls	r7, r7, #29
    15b8:	d416      	bmi.n	15e8 <am_hal_cachectrl_enable+0x10c>
    15ba:	6819      	ldr	r1, [r3, #0]
    15bc:	074e      	lsls	r6, r1, #29
    15be:	d413      	bmi.n	15e8 <am_hal_cachectrl_enable+0x10c>
    15c0:	6818      	ldr	r0, [r3, #0]
    15c2:	0740      	lsls	r0, r0, #29
    15c4:	d410      	bmi.n	15e8 <am_hal_cachectrl_enable+0x10c>
    15c6:	681e      	ldr	r6, [r3, #0]
    15c8:	0771      	lsls	r1, r6, #29
    15ca:	d40d      	bmi.n	15e8 <am_hal_cachectrl_enable+0x10c>
    15cc:	681f      	ldr	r7, [r3, #0]
    15ce:	077f      	lsls	r7, r7, #29
    15d0:	d40a      	bmi.n	15e8 <am_hal_cachectrl_enable+0x10c>
    15d2:	6819      	ldr	r1, [r3, #0]
    15d4:	074e      	lsls	r6, r1, #29
    15d6:	d407      	bmi.n	15e8 <am_hal_cachectrl_enable+0x10c>
    15d8:	6818      	ldr	r0, [r3, #0]
    15da:	0740      	lsls	r0, r0, #29
    15dc:	d404      	bmi.n	15e8 <am_hal_cachectrl_enable+0x10c>
    15de:	681e      	ldr	r6, [r3, #0]
    15e0:	0771      	lsls	r1, r6, #29
    15e2:	d401      	bmi.n	15e8 <am_hal_cachectrl_enable+0x10c>
    for (ui32Timeout = 0; ui32Timeout < 50; ui32Timeout++)
    15e4:	3a09      	subs	r2, #9
    15e6:	d1dd      	bne.n	15a4 <am_hal_cachectrl_enable+0xc8>

    //
    // Now that the cache is running, and correctly marked invalid, we can OR in
    // the ICACHE and DCACHE settings.
    //
    ui32ConfigValue |= (AM_REG_CACHECTRL_CACHECFG_ICACHE_ENABLE( (psConfig->ui32FlashCachingEnables & 0x1) >> 0 )   |
    15e8:	796d      	ldrb	r5, [r5, #5]
                        AM_REG_CACHECTRL_CACHECFG_DCACHE_ENABLE( (psConfig->ui32FlashCachingEnables & 0x2) >> 1 ) );

    //
    // Write the final configuration settings to the CACHECTRL register.
    //
    AM_REG(CACHECTRL, CACHECFG) = ui32ConfigValue;
    15ea:	4f05      	ldr	r7, [pc, #20]	; (1600 <am_hal_cachectrl_enable+0x124>)
                        AM_REG_CACHECTRL_CACHECFG_DCACHE_ENABLE( (psConfig->ui32FlashCachingEnables & 0x2) >> 1 ) );
    15ec:	022b      	lsls	r3, r5, #8
    15ee:	f403 7100 	and.w	r1, r3, #512	; 0x200
    ui32ConfigValue |= (AM_REG_CACHECTRL_CACHECFG_ICACHE_ENABLE( (psConfig->ui32FlashCachingEnables & 0x1) >> 0 )   |
    15f2:	f403 7280 	and.w	r2, r3, #256	; 0x100
    15f6:	4311      	orrs	r1, r2
    15f8:	430c      	orrs	r4, r1
    AM_REG(CACHECTRL, CACHECFG) = ui32ConfigValue;
    15fa:	603c      	str	r4, [r7, #0]
    15fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    15fe:	bf00      	nop
    1600:	40018000 	.word	0x40018000
    1604:	40018008 	.word	0x40018008

00001608 <am_hal_clkgen_sysclk_select>:
//! @return None.
//
//*****************************************************************************
void
am_hal_clkgen_sysclk_select(uint32_t ui32ClockSetting)
{
    1608:	b510      	push	{r4, lr}
    am_hal_debug_assert_msg(ui32ClockSetting == AM_HAL_CLKGEN_SYSCLK_48MHZ,
    160a:	4604      	mov	r4, r0
    160c:	b120      	cbz	r0, 1618 <am_hal_clkgen_sysclk_select+0x10>
    160e:	4a06      	ldr	r2, [pc, #24]	; (1628 <am_hal_clkgen_sysclk_select+0x20>)
    1610:	4806      	ldr	r0, [pc, #24]	; (162c <am_hal_clkgen_sysclk_select+0x24>)
    1612:	2153      	movs	r1, #83	; 0x53
    1614:	f000 f980 	bl	1918 <am_hal_debug_error>
        "am_hal_clkgen_sysclk_select(): invalid clock setting.");

    //
    // Unlock the clock control register.
    //
    AM_REG(CLKGEN, CLKKEY) = AM_REG_CLKGEN_CLKKEY_KEYVAL;
    1618:	4b05      	ldr	r3, [pc, #20]	; (1630 <am_hal_clkgen_sysclk_select+0x28>)

    //
    // Set the HFRC divisor to the required operating value.
    //
    AM_REG(CLKGEN, CCTRL) = ui32ClockSetting;
    161a:	4906      	ldr	r1, [pc, #24]	; (1634 <am_hal_clkgen_sysclk_select+0x2c>)
    AM_REG(CLKGEN, CLKKEY) = AM_REG_CLKGEN_CLKKEY_KEYVAL;
    161c:	2047      	movs	r0, #71	; 0x47

    //
    // Lock the clock configuration registers.
    //
    AM_REG(CLKGEN, CLKKEY) = 0;
    161e:	2200      	movs	r2, #0
    AM_REG(CLKGEN, CLKKEY) = AM_REG_CLKGEN_CLKKEY_KEYVAL;
    1620:	6018      	str	r0, [r3, #0]
    AM_REG(CLKGEN, CCTRL) = ui32ClockSetting;
    1622:	600c      	str	r4, [r1, #0]
    AM_REG(CLKGEN, CLKKEY) = 0;
    1624:	601a      	str	r2, [r3, #0]
    1626:	bd10      	pop	{r4, pc}
    1628:	00004b30 	.word	0x00004b30
    162c:	00004b68 	.word	0x00004b68
    1630:	40004014 	.word	0x40004014
    1634:	40004018 	.word	0x40004018

00001638 <am_hal_clkgen_sysclk_get>:
    uint32_t ui32ClockSetting;

    //
    // Read the value of the clock divider.
    //
    ui32ClockSetting = AM_REG(CLKGEN, CCTRL) & AM_REG_CLKGEN_CCTRL_CORESEL_M;
    1638:	4b04      	ldr	r3, [pc, #16]	; (164c <am_hal_clkgen_sysclk_get+0x14>)

    switch ( ui32ClockSetting )
    {
        case AM_REG_CLKGEN_CCTRL_CORESEL_HFRC:
            return 48000000;
    163a:	4905      	ldr	r1, [pc, #20]	; (1650 <am_hal_clkgen_sysclk_get+0x18>)
    ui32ClockSetting = AM_REG(CLKGEN, CCTRL) & AM_REG_CLKGEN_CCTRL_CORESEL_M;
    163c:	681a      	ldr	r2, [r3, #0]
            return 48000000;
    163e:	4805      	ldr	r0, [pc, #20]	; (1654 <am_hal_clkgen_sysclk_get+0x1c>)
    switch ( ui32ClockSetting )
    1640:	f012 0f01 	tst.w	r2, #1
        case AM_REG_CLKGEN_CCTRL_CORESEL_HFRC_DIV2:
            return 24000000;
        default:
            return 0xFFFFFFFF;
    }
}
    1644:	bf08      	it	eq
    1646:	4608      	moveq	r0, r1
    1648:	4770      	bx	lr
    164a:	bf00      	nop
    164c:	40004018 	.word	0x40004018
    1650:	02dc6c00 	.word	0x02dc6c00
    1654:	016e3600 	.word	0x016e3600

00001658 <am_hal_clkgen_osc_stop>:
//
//*****************************************************************************
void
am_hal_clkgen_osc_stop(uint32_t ui32OscFlags)
{
    if ( ui32OscFlags & (AM_HAL_CLKGEN_OSC_LFRC | AM_HAL_CLKGEN_OSC_XT) )
    1658:	0783      	lsls	r3, r0, #30
    165a:	d003      	beq.n	1664 <am_hal_clkgen_osc_stop+0xc>
    {
        //
        // Stop the oscillator(s).
        // Note that these bits are set in order to stop the oscillator.
        //
        AM_REG(CLKGEN, OCTRL) |= ui32OscFlags;
    165c:	4b02      	ldr	r3, [pc, #8]	; (1668 <am_hal_clkgen_osc_stop+0x10>)
    165e:	681a      	ldr	r2, [r3, #0]
    1660:	4310      	orrs	r0, r2
    1662:	6018      	str	r0, [r3, #0]
    1664:	4770      	bx	lr
    1666:	bf00      	nop
    1668:	4000400c 	.word	0x4000400c

0000166c <am_hal_clkgen_uarten_set>:
void
am_hal_clkgen_uarten_set(uint32_t ui32Module, uint32_t ui32UartEn)
{
    uint32_t ui32Mask;

    if ( (ui32Module >= AM_REG_UART_NUM_MODULES)        ||
    166c:	2801      	cmp	r0, #1
    166e:	d900      	bls.n	1672 <am_hal_clkgen_uarten_set+0x6>
    1670:	4770      	bx	lr
    1672:	2903      	cmp	r1, #3
    1674:	d8fc      	bhi.n	1670 <am_hal_clkgen_uarten_set+0x4>
{
    1676:	b530      	push	{r4, r5, lr}
         (ui32UartEn > AM_HAL_CLKGEN_UARTEN_EN_POWER_SAV) )
    {
        return;
    }

    ui32UartEn <<= (ui32Module * AM_HAL_CLKGEN_UARTEN_UARTENn_S(ui32Module));
    1678:	fb00 f500 	mul.w	r5, r0, r0
{
    167c:	b083      	sub	sp, #12
    167e:	4604      	mov	r4, r0
    ui32UartEn <<= (ui32Module * AM_HAL_CLKGEN_UARTEN_UARTENn_S(ui32Module));
    1680:	00e8      	lsls	r0, r5, #3
    1682:	fa01 f500 	lsl.w	r5, r1, r0
    ui32Mask = ~(AM_HAL_CLKGEN_UARTEN_UARTENn_M(ui32Module));

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN_ASM
    1686:	f000 fa79 	bl	1b7c <am_hal_interrupt_master_disable>

    //
    // Set the UART clock
    //
    AM_REG(CLKGEN, UARTEN) &= ui32Mask;
    168a:	4b09      	ldr	r3, [pc, #36]	; (16b0 <am_hal_clkgen_uarten_set+0x44>)
    AM_CRITICAL_BEGIN_ASM
    168c:	9001      	str	r0, [sp, #4]
    AM_REG(CLKGEN, UARTEN) &= ui32Mask;
    168e:	681a      	ldr	r2, [r3, #0]
    ui32Mask = ~(AM_HAL_CLKGEN_UARTEN_UARTENn_M(ui32Module));
    1690:	f04f 0c03 	mov.w	ip, #3
    1694:	00e1      	lsls	r1, r4, #3
    1696:	fa0c f401 	lsl.w	r4, ip, r1
    AM_REG(CLKGEN, UARTEN) &= ui32Mask;
    169a:	ea22 0004 	bic.w	r0, r2, r4
    169e:	6018      	str	r0, [r3, #0]
    AM_REG(CLKGEN, UARTEN) |= ui32UartEn;
    16a0:	6819      	ldr	r1, [r3, #0]
    16a2:	430d      	orrs	r5, r1
    16a4:	601d      	str	r5, [r3, #0]

    //
    // Begin critical section.
    //
    AM_CRITICAL_END_ASM
    16a6:	9801      	ldr	r0, [sp, #4]
    16a8:	f000 fa6c 	bl	1b84 <am_hal_interrupt_master_set>
}
    16ac:	b003      	add	sp, #12
    16ae:	bd30      	pop	{r4, r5, pc}
    16b0:	40004034 	.word	0x40004034

000016b4 <am_hal_ctimer_config_single>:
//*****************************************************************************
void
am_hal_ctimer_config_single(uint32_t ui32TimerNumber,
                            uint32_t ui32TimerSegment,
                            uint32_t ui32ConfigVal)
{
    16b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    16b6:	b083      	sub	sp, #12
    16b8:	460d      	mov	r5, r1
    16ba:	4614      	mov	r4, r2

    //
    // Find the correct register to write based on the timer number.
    //
    pui32ConfigReg = (uint32_t *)(AM_REG_CTIMERn(0) + AM_REG_CTIMER_CTRL0_O +
                                  (ui32TimerNumber * TIMER_OFFSET));
    16bc:	0107      	lsls	r7, r0, #4

    //
    // Begin critical section while config registers are read and modified.
    //
    AM_CRITICAL_BEGIN_ASM
    16be:	f000 fa5d 	bl	1b7c <am_hal_interrupt_master_disable>
    pui32ConfigReg = (uint32_t *)(AM_REG_CTIMERn(0) + AM_REG_CTIMER_CTRL0_O +
    16c2:	4e33      	ldr	r6, [pc, #204]	; (1790 <am_hal_ctimer_config_single+0xdc>)
    AM_CRITICAL_BEGIN_ASM
    16c4:	9001      	str	r0, [sp, #4]
    //
    // If we're working with TIMERB, we need to shift our configuration value
    // up by 16 bits.
    //

    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
    16c6:	f515 3f80 	cmn.w	r5, #65536	; 0x10000
    ui32WriteVal = AM_REGVAL(pui32ConfigReg);
    16ca:	59ba      	ldr	r2, [r7, r6]
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
    16cc:	d05b      	beq.n	1786 <am_hal_ctimer_config_single+0xd2>

    //
    // Replace part of the saved register value with the configuration value
    // from the caller.
    //
    ui32WriteVal = (ui32WriteVal & ~(ui32TimerSegment)) | ui32ConfigVal;
    16ce:	ea22 0005 	bic.w	r0, r2, r5
    16d2:	4320      	orrs	r0, r4

    //
    // If we're configuring both timers, we need to set the "link" bit.
    //
    if ( ui32TimerSegment == AM_HAL_CTIMER_BOTH )
    16d4:	3501      	adds	r5, #1
    {
        ui32WriteVal |= AM_HAL_CTIMER_LINK;
    16d6:	bf08      	it	eq
    16d8:	f040 4000 	orreq.w	r0, r0, #2147483648	; 0x80000000
    }

    //
    // Write our completed configuration value.
    //
    AM_REGVAL(pui32ConfigReg) = ui32WriteVal;
    16dc:	51b8      	str	r0, [r7, r6]
    ui32TimerASrc = AM_BFR(CTIMER, STCFG, CLKSEL);
    16de:	4b2d      	ldr	r3, [pc, #180]	; (1794 <am_hal_ctimer_config_single+0xe0>)
    16e0:	681d      	ldr	r5, [r3, #0]
    16e2:	f005 0c0f 	and.w	ip, r5, #15
    if ( (ui32TimerASrc == AM_REG_CTIMER_STCFG_CLKSEL_HFRC_DIV16)   ||
    16e6:	f10c 34ff 	add.w	r4, ip, #4294967295
    16ea:	2c01      	cmp	r4, #1
    16ec:	d941      	bls.n	1772 <am_hal_ctimer_config_single+0xbe>
    ui32TimerASrc = AM_BFX(CTIMER, CTRL0, TMRA0CLK, *pui32ConfigReg) -
    16ee:	4f28      	ldr	r7, [pc, #160]	; (1790 <am_hal_ctimer_config_single+0xdc>)
    16f0:	683e      	ldr	r6, [r7, #0]
    16f2:	f3c6 0e44 	ubfx	lr, r6, #1, #5
    16f6:	f10e 32ff 	add.w	r2, lr, #4294967295
    ui32TimerBSrc = AM_BFX(CTIMER, CTRL0, TMRB0CLK, *pui32ConfigReg) -
    16fa:	f3c6 4044 	ubfx	r0, r6, #17, #5
    if ( (ui32TimerASrc <= (AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4K) -
    16fe:	2a04      	cmp	r2, #4
    ui32TimerBSrc = AM_BFX(CTIMER, CTRL0, TMRB0CLK, *pui32ConfigReg) -
    1700:	f100 31ff 	add.w	r1, r0, #4294967295
    if ( (ui32TimerASrc <= (AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4K) -
    1704:	d935      	bls.n	1772 <am_hal_ctimer_config_single+0xbe>
                            AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4)))  ||
    1706:	2904      	cmp	r1, #4
    1708:	d933      	bls.n	1772 <am_hal_ctimer_config_single+0xbe>
    ui32TimerASrc = AM_BFX(CTIMER, CTRL0, TMRA0CLK, *pui32ConfigReg) -
    170a:	4b23      	ldr	r3, [pc, #140]	; (1798 <am_hal_ctimer_config_single+0xe4>)
    170c:	681d      	ldr	r5, [r3, #0]
    170e:	f3c5 0c44 	ubfx	ip, r5, #1, #5
    1712:	f10c 34ff 	add.w	r4, ip, #4294967295
    ui32TimerBSrc = AM_BFX(CTIMER, CTRL0, TMRB0CLK, *pui32ConfigReg) -
    1716:	f3c5 4744 	ubfx	r7, r5, #17, #5
    if ( (ui32TimerASrc <= (AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4K) -
    171a:	2c04      	cmp	r4, #4
    ui32TimerBSrc = AM_BFX(CTIMER, CTRL0, TMRB0CLK, *pui32ConfigReg) -
    171c:	f107 36ff 	add.w	r6, r7, #4294967295
    if ( (ui32TimerASrc <= (AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4K) -
    1720:	d927      	bls.n	1772 <am_hal_ctimer_config_single+0xbe>
                            AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4)))  ||
    1722:	2e04      	cmp	r6, #4
    1724:	d925      	bls.n	1772 <am_hal_ctimer_config_single+0xbe>
    ui32TimerASrc = AM_BFX(CTIMER, CTRL0, TMRA0CLK, *pui32ConfigReg) -
    1726:	4a1d      	ldr	r2, [pc, #116]	; (179c <am_hal_ctimer_config_single+0xe8>)
    1728:	6810      	ldr	r0, [r2, #0]
    172a:	f3c0 0e44 	ubfx	lr, r0, #1, #5
    172e:	f10e 31ff 	add.w	r1, lr, #4294967295
    ui32TimerBSrc = AM_BFX(CTIMER, CTRL0, TMRB0CLK, *pui32ConfigReg) -
    1732:	f3c0 4344 	ubfx	r3, r0, #17, #5
    if ( (ui32TimerASrc <= (AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4K) -
    1736:	2904      	cmp	r1, #4
    ui32TimerBSrc = AM_BFX(CTIMER, CTRL0, TMRB0CLK, *pui32ConfigReg) -
    1738:	f103 35ff 	add.w	r5, r3, #4294967295
    if ( (ui32TimerASrc <= (AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4K) -
    173c:	d919      	bls.n	1772 <am_hal_ctimer_config_single+0xbe>
                            AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4)))  ||
    173e:	2d04      	cmp	r5, #4
    1740:	d917      	bls.n	1772 <am_hal_ctimer_config_single+0xbe>
    ui32TimerASrc = AM_BFX(CTIMER, CTRL0, TMRA0CLK, *pui32ConfigReg) -
    1742:	4c17      	ldr	r4, [pc, #92]	; (17a0 <am_hal_ctimer_config_single+0xec>)
    1744:	6827      	ldr	r7, [r4, #0]
    1746:	f3c7 0c44 	ubfx	ip, r7, #1, #5
    174a:	f10c 36ff 	add.w	r6, ip, #4294967295
    ui32TimerBSrc = AM_BFX(CTIMER, CTRL0, TMRB0CLK, *pui32ConfigReg) -
    174e:	f3c7 4244 	ubfx	r2, r7, #17, #5
    if ( (ui32TimerASrc <= (AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4K) -
    1752:	2e04      	cmp	r6, #4
    ui32TimerBSrc = AM_BFX(CTIMER, CTRL0, TMRB0CLK, *pui32ConfigReg) -
    1754:	f102 30ff 	add.w	r0, r2, #4294967295
    if ( (ui32TimerASrc <= (AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4K) -
    1758:	d90b      	bls.n	1772 <am_hal_ctimer_config_single+0xbe>
                            AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4)))  ||
    175a:	2804      	cmp	r0, #4
    175c:	d909      	bls.n	1772 <am_hal_ctimer_config_single+0xbe>
    {
        AM_BFW(PWRCTRL, MISCOPT, DIS_LDOLPMODE_TIMERS, 0);
    }
    else
    {
        AM_BFW(PWRCTRL, MISCOPT, DIS_LDOLPMODE_TIMERS, 1);
    175e:	4911      	ldr	r1, [pc, #68]	; (17a4 <am_hal_ctimer_config_single+0xf0>)
    1760:	680b      	ldr	r3, [r1, #0]
    1762:	f043 0504 	orr.w	r5, r3, #4
    1766:	600d      	str	r5, [r1, #0]
    }

    //
    // Done with critical section.
    //
    AM_CRITICAL_END_ASM
    1768:	9801      	ldr	r0, [sp, #4]
    176a:	f000 fa0b 	bl	1b84 <am_hal_interrupt_master_set>

} // am_hal_ctimer_config_single()
    176e:	b003      	add	sp, #12
    1770:	bdf0      	pop	{r4, r5, r6, r7, pc}
        AM_BFW(PWRCTRL, MISCOPT, DIS_LDOLPMODE_TIMERS, 0);
    1772:	4c0c      	ldr	r4, [pc, #48]	; (17a4 <am_hal_ctimer_config_single+0xf0>)
    1774:	6827      	ldr	r7, [r4, #0]
    1776:	f027 0604 	bic.w	r6, r7, #4
    177a:	6026      	str	r6, [r4, #0]
    AM_CRITICAL_END_ASM
    177c:	9801      	ldr	r0, [sp, #4]
    177e:	f000 fa01 	bl	1b84 <am_hal_interrupt_master_set>
} // am_hal_ctimer_config_single()
    1782:	b003      	add	sp, #12
    1784:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ui32WriteVal = (ui32WriteVal & ~(ui32TimerSegment)) | ui32ConfigVal;
    1786:	b291      	uxth	r1, r2
    1788:	ea41 4004 	orr.w	r0, r1, r4, lsl #16
    178c:	e7a6      	b.n	16dc <am_hal_ctimer_config_single+0x28>
    178e:	bf00      	nop
    1790:	4000800c 	.word	0x4000800c
    1794:	40008100 	.word	0x40008100
    1798:	4000801c 	.word	0x4000801c
    179c:	4000802c 	.word	0x4000802c
    17a0:	4000803c 	.word	0x4000803c
    17a4:	40021020 	.word	0x40021020

000017a8 <am_hal_ctimer_start>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_start(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment)
{
    17a8:	b570      	push	{r4, r5, r6, lr}
    17aa:	b082      	sub	sp, #8
    17ac:	460c      	mov	r4, r1

    //
    // Find the correct control register.
    //
    pui32ConfigReg = (uint32_t *)(AM_REG_CTIMERn(0) + AM_REG_CTIMER_CTRL0_O +
                                  (ui32TimerNumber * TIMER_OFFSET));
    17ae:	0106      	lsls	r6, r0, #4

    //
    // Begin critical section while config registers are read and modified.
    //
    AM_CRITICAL_BEGIN_ASM
    17b0:	f000 f9e4 	bl	1b7c <am_hal_interrupt_master_disable>
    pui32ConfigReg = (uint32_t *)(AM_REG_CTIMERn(0) + AM_REG_CTIMER_CTRL0_O +
    17b4:	4d07      	ldr	r5, [pc, #28]	; (17d4 <am_hal_ctimer_start+0x2c>)
    AM_CRITICAL_BEGIN_ASM
    17b6:	9001      	str	r0, [sp, #4]

    //
    // Read the current value.
    //
    ui32ConfigVal = *pui32ConfigReg;
    17b8:	5971      	ldr	r1, [r6, r5]

    //
    // Clear out the "clear" bit.
    //
    ui32ConfigVal &= ~(ui32TimerSegment & (AM_REG_CTIMER_CTRL0_TMRA0CLR_M |
    17ba:	f004 2308 	and.w	r3, r4, #134219776	; 0x8000800
    17be:	ea21 0003 	bic.w	r0, r1, r3
                                           AM_REG_CTIMER_CTRL0_TMRB0CLR_M));

    //
    // Set the "enable bit"
    //
    ui32ConfigVal |= (ui32TimerSegment & (AM_REG_CTIMER_CTRL0_TMRA0EN_M |
    17c2:	f004 1201 	and.w	r2, r4, #65537	; 0x10001
    17c6:	4302      	orrs	r2, r0
                                          AM_REG_CTIMER_CTRL0_TMRB0EN_M));

    //
    // Write the value back to the register.
    //
    AM_REGVAL(pui32ConfigReg) = ui32ConfigVal;
    17c8:	5172      	str	r2, [r6, r5]

    //
    // Done with critical section.
    //
    AM_CRITICAL_END_ASM
    17ca:	9801      	ldr	r0, [sp, #4]
    17cc:	f000 f9da 	bl	1b84 <am_hal_interrupt_master_set>
} // am_hal_ctimer_start()
    17d0:	b002      	add	sp, #8
    17d2:	bd70      	pop	{r4, r5, r6, pc}
    17d4:	4000800c 	.word	0x4000800c

000017d8 <am_hal_ctimer_clear>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_clear(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment)
{
    17d8:	b570      	push	{r4, r5, r6, lr}
    17da:	b082      	sub	sp, #8
    17dc:	460c      	mov	r4, r1

    //
    // Find the correct control register.
    //
    pui32ConfigReg = (uint32_t *)(AM_REG_CTIMERn(0) + AM_REG_CTIMER_CTRL0_O +
                                  (ui32TimerNumber * TIMER_OFFSET));
    17de:	0106      	lsls	r6, r0, #4

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN_ASM
    17e0:	f000 f9cc 	bl	1b7c <am_hal_interrupt_master_disable>
    pui32ConfigReg = (uint32_t *)(AM_REG_CTIMERn(0) + AM_REG_CTIMER_CTRL0_O +
    17e4:	4d05      	ldr	r5, [pc, #20]	; (17fc <am_hal_ctimer_clear+0x24>)
    AM_CRITICAL_BEGIN_ASM
    17e6:	9001      	str	r0, [sp, #4]

    //
    // Set the "clear" bit
    //
    AM_REGVAL(pui32ConfigReg) |= (ui32TimerSegment &
    17e8:	5971      	ldr	r1, [r6, r5]
    17ea:	f004 2008 	and.w	r0, r4, #134219776	; 0x8000800
    17ee:	4308      	orrs	r0, r1
    17f0:	5170      	str	r0, [r6, r5]
                                   AM_REG_CTIMER_CTRL0_TMRB0CLR_M));

    //
    // Done with critical section.
    //
    AM_CRITICAL_END_ASM
    17f2:	9801      	ldr	r0, [sp, #4]
    17f4:	f000 f9c6 	bl	1b84 <am_hal_interrupt_master_set>
} // am_hal_ctimer_clear()
    17f8:	b002      	add	sp, #8
    17fa:	bd70      	pop	{r4, r5, r6, pc}
    17fc:	4000800c 	.word	0x4000800c

00001800 <am_hal_ctimer_period_set>:
//
//*****************************************************************************
void
am_hal_ctimer_period_set(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment,
                         uint32_t ui32Period, uint32_t ui32OnTime)
{
    1800:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1804:	b082      	sub	sp, #8
    1806:	4688      	mov	r8, r1
    1808:	461f      	mov	r7, r3
    //
    // Find the correct control register to pull the function select field
    // from.
    //
    pui32ControlReg = (uint32_t *)(AM_REG_CTIMERn(0) + AM_REG_CTIMER_CTRL0_O +
                                   (ui32TimerNumber * TIMER_OFFSET));
    180a:	ea4f 1900 	mov.w	r9, r0, lsl #4
{
    180e:	4614      	mov	r4, r2
                                    (ui32TimerNumber * TIMER_OFFSET));

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN_ASM
    1810:	f000 f9b4 	bl	1b7c <am_hal_interrupt_master_disable>
    pui32ControlReg = (uint32_t *)(AM_REG_CTIMERn(0) + AM_REG_CTIMER_CTRL0_O +
    1814:	f8df a098 	ldr.w	sl, [pc, #152]	; 18b0 <am_hal_ctimer_period_set+0xb0>
    AM_CRITICAL_BEGIN_ASM
    1818:	9001      	str	r0, [sp, #4]
    //
    // Extract the timer mode from the register based on the ui32TimerSegment
    // selected by the user.
    //
    ui32Mode = *pui32ControlReg;
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
    181a:	f518 3f80 	cmn.w	r8, #65536	; 0x10000
                                    AM_REG_CTIMER_CMPRA0_O +
    181e:	4d21      	ldr	r5, [pc, #132]	; (18a4 <am_hal_ctimer_period_set+0xa4>)
                                    AM_REG_CTIMER_CMPRB0_O +
    1820:	4e21      	ldr	r6, [pc, #132]	; (18a8 <am_hal_ctimer_period_set+0xa8>)
    ui32Mode = *pui32ControlReg;
    1822:	f859 300a 	ldr.w	r3, [r9, sl]
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
    1826:	d01b      	beq.n	1860 <am_hal_ctimer_period_set+0x60>

    //
    // If the mode is a PWM mode, we'll need to calculate the correct CMPR0 and
    // CMPR1 values here.
    //
    if (ui32Mode == AM_HAL_CTIMER_FN_PWM_ONCE   ||
    1828:	f403 70c0 	and.w	r0, r3, #384	; 0x180
    182c:	2880      	cmp	r0, #128	; 0x80
    182e:	d01c      	beq.n	186a <am_hal_ctimer_period_set+0x6a>

    //
    // Based on the timer segment argument, write the calculated Compare 0 and
    // Compare 1 values to the correct halves of the correct registers.
    //
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERA )
    1830:	f64f 77ff 	movw	r7, #65535	; 0xffff
    1834:	2300      	movs	r3, #0
    1836:	45b8      	cmp	r8, r7
        ui32Comp1 = 0;
    1838:	461a      	mov	r2, r3
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERA )
    183a:	d01d      	beq.n	1878 <am_hal_ctimer_period_set+0x78>
        // For timer A, write the values to the TIMERA compare register.
        //
        *pui32CompareRegA = (AM_REG_CTIMER_CMPRA0_CMPR0A0(ui32Comp0) |
                             AM_REG_CTIMER_CMPRA0_CMPR1A0(ui32Comp1));
    }
    else if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
    183c:	491b      	ldr	r1, [pc, #108]	; (18ac <am_hal_ctimer_period_set+0xac>)
    183e:	4588      	cmp	r8, r1
    1840:	d025      	beq.n	188e <am_hal_ctimer_period_set+0x8e>
        //
        *pui32CompareRegA = (AM_REG_CTIMER_CMPRA0_CMPR0A0(ui32Comp0) |
                             AM_REG_CTIMER_CMPRA0_CMPR1A0(ui32Comp1));

        *pui32CompareRegB = (AM_REG_CTIMER_CMPRA0_CMPR0A0(ui32Comp0 >> 16) |
                             AM_REG_CTIMER_CMPRA0_CMPR1A0(ui32Comp1 >> 16));
    1842:	400a      	ands	r2, r1
        *pui32CompareRegA = (AM_REG_CTIMER_CMPRA0_CMPR0A0(ui32Comp0) |
    1844:	b2a0      	uxth	r0, r4
    1846:	4303      	orrs	r3, r0
        *pui32CompareRegB = (AM_REG_CTIMER_CMPRA0_CMPR0A0(ui32Comp0 >> 16) |
    1848:	ea42 4414 	orr.w	r4, r2, r4, lsr #16
        *pui32CompareRegA = (AM_REG_CTIMER_CMPRA0_CMPR0A0(ui32Comp0) |
    184c:	f849 3005 	str.w	r3, [r9, r5]
        *pui32CompareRegB = (AM_REG_CTIMER_CMPRA0_CMPR0A0(ui32Comp0 >> 16) |
    1850:	f849 4006 	str.w	r4, [r9, r6]
    }

    //
    // Done with critical section.
    //
    AM_CRITICAL_END_ASM
    1854:	9801      	ldr	r0, [sp, #4]
    1856:	f000 f995 	bl	1b84 <am_hal_interrupt_master_set>
} // am_hal_ctimer_period_set()
    185a:	b002      	add	sp, #8
    185c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        ui32Mode = ui32Mode >> 16;
    1860:	0c19      	lsrs	r1, r3, #16
    if (ui32Mode == AM_HAL_CTIMER_FN_PWM_ONCE   ||
    1862:	f401 70c0 	and.w	r0, r1, #384	; 0x180
    1866:	2880      	cmp	r0, #128	; 0x80
    1868:	d110      	bne.n	188c <am_hal_ctimer_period_set+0x8c>
    186a:	0423      	lsls	r3, r4, #16
        ui32Comp1 = ui32Period;
    186c:	4622      	mov	r2, r4
        ui32Comp0 = ui32Period - ui32OnTime;
    186e:	1be4      	subs	r4, r4, r7
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERA )
    1870:	f64f 77ff 	movw	r7, #65535	; 0xffff
    1874:	45b8      	cmp	r8, r7
    1876:	d1e1      	bne.n	183c <am_hal_ctimer_period_set+0x3c>
        *pui32CompareRegA = (AM_REG_CTIMER_CMPRA0_CMPR0A0(ui32Comp0) |
    1878:	b2a6      	uxth	r6, r4
    187a:	4333      	orrs	r3, r6
    187c:	f849 3005 	str.w	r3, [r9, r5]
    AM_CRITICAL_END_ASM
    1880:	9801      	ldr	r0, [sp, #4]
    1882:	f000 f97f 	bl	1b84 <am_hal_interrupt_master_set>
} // am_hal_ctimer_period_set()
    1886:	b002      	add	sp, #8
    1888:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if (ui32Mode == AM_HAL_CTIMER_FN_PWM_ONCE   ||
    188c:	2300      	movs	r3, #0
        *pui32CompareRegB = (AM_REG_CTIMER_CMPRA0_CMPR0A0(ui32Comp0) |
    188e:	b2a5      	uxth	r5, r4
    1890:	432b      	orrs	r3, r5
    1892:	f849 3006 	str.w	r3, [r9, r6]
    AM_CRITICAL_END_ASM
    1896:	9801      	ldr	r0, [sp, #4]
    1898:	f000 f974 	bl	1b84 <am_hal_interrupt_master_set>
} // am_hal_ctimer_period_set()
    189c:	b002      	add	sp, #8
    189e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    18a2:	bf00      	nop
    18a4:	40008004 	.word	0x40008004
    18a8:	40008008 	.word	0x40008008
    18ac:	ffff0000 	.word	0xffff0000
    18b0:	4000800c 	.word	0x4000800c

000018b4 <am_hal_ctimer_int_enable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_int_enable(uint32_t ui32Interrupt)
{
    18b4:	b510      	push	{r4, lr}
    18b6:	b082      	sub	sp, #8
    18b8:	4604      	mov	r4, r0
    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN_ASM
    18ba:	f000 f95f 	bl	1b7c <am_hal_interrupt_master_disable>

    //
    // Enable the interrupt at the module level.
    //
    AM_REGn(CTIMER, 0, INTEN) |= ui32Interrupt;
    18be:	4b05      	ldr	r3, [pc, #20]	; (18d4 <am_hal_ctimer_int_enable+0x20>)
    AM_CRITICAL_BEGIN_ASM
    18c0:	9001      	str	r0, [sp, #4]
    AM_REGn(CTIMER, 0, INTEN) |= ui32Interrupt;
    18c2:	6818      	ldr	r0, [r3, #0]
    18c4:	4320      	orrs	r0, r4
    18c6:	6018      	str	r0, [r3, #0]

    //
    // Done with critical section.
    //
    AM_CRITICAL_END_ASM
    18c8:	9801      	ldr	r0, [sp, #4]
    18ca:	f000 f95b 	bl	1b84 <am_hal_interrupt_master_set>
} // am_hal_ctimer_int_enable()
    18ce:	b002      	add	sp, #8
    18d0:	bd10      	pop	{r4, pc}
    18d2:	bf00      	nop
    18d4:	40008200 	.word	0x40008200

000018d8 <am_hal_ctimer_int_clear>:
am_hal_ctimer_int_clear(uint32_t ui32Interrupt)
{
    //
    // Disable the interrupt at the module level.
    //
    AM_REGn(CTIMER, 0, INTCLR) = ui32Interrupt;
    18d8:	4b01      	ldr	r3, [pc, #4]	; (18e0 <am_hal_ctimer_int_clear+0x8>)
    18da:	6018      	str	r0, [r3, #0]
    18dc:	4770      	bx	lr
    18de:	bf00      	nop
    18e0:	40008208 	.word	0x40008208

000018e4 <am_hal_ctimer_int_status_get>:
//! @return Returns either the timer interrupt status.
//
//*****************************************************************************
uint32_t
am_hal_ctimer_int_status_get(bool bEnabledOnly)
{
    18e4:	b510      	push	{r4, lr}
    18e6:	b082      	sub	sp, #8
    //
    // Return the desired status.
    //

    if ( bEnabledOnly )
    18e8:	b920      	cbnz	r0, 18f4 <am_hal_ctimer_int_status_get+0x10>

        return u32RetVal;
    }
    else
    {
        return AM_REGn(CTIMER, 0, INTSTAT);
    18ea:	4b09      	ldr	r3, [pc, #36]	; (1910 <am_hal_ctimer_int_status_get+0x2c>)
    18ec:	681c      	ldr	r4, [r3, #0]
    }
} // am_hal_ctimer_int_status_get()
    18ee:	4620      	mov	r0, r4
    18f0:	b002      	add	sp, #8
    18f2:	bd10      	pop	{r4, pc}
        AM_CRITICAL_BEGIN_ASM
    18f4:	f000 f942 	bl	1b7c <am_hal_interrupt_master_disable>
        u32RetVal  = AM_REGn(CTIMER, 0, INTSTAT);
    18f8:	4a05      	ldr	r2, [pc, #20]	; (1910 <am_hal_ctimer_int_status_get+0x2c>)
        u32RetVal &= AM_REGn(CTIMER, 0, INTEN);
    18fa:	4906      	ldr	r1, [pc, #24]	; (1914 <am_hal_ctimer_int_status_get+0x30>)
        AM_CRITICAL_BEGIN_ASM
    18fc:	9001      	str	r0, [sp, #4]
        u32RetVal  = AM_REGn(CTIMER, 0, INTSTAT);
    18fe:	6814      	ldr	r4, [r2, #0]
        u32RetVal &= AM_REGn(CTIMER, 0, INTEN);
    1900:	680b      	ldr	r3, [r1, #0]
        AM_CRITICAL_END_ASM
    1902:	9801      	ldr	r0, [sp, #4]
        u32RetVal &= AM_REGn(CTIMER, 0, INTEN);
    1904:	401c      	ands	r4, r3
        AM_CRITICAL_END_ASM
    1906:	f000 f93d 	bl	1b84 <am_hal_interrupt_master_set>
} // am_hal_ctimer_int_status_get()
    190a:	4620      	mov	r0, r4
    190c:	b002      	add	sp, #8
    190e:	bd10      	pop	{r4, pc}
    1910:	40008204 	.word	0x40008204
    1914:	40008200 	.word	0x40008200

00001918 <am_hal_debug_error>:
__weak void
#else
void __attribute__((weak))
#endif
am_hal_debug_error(const char *pcFile, uint32_t ui32Line, const char *pcMessage)
{
    1918:	e7fe      	b.n	1918 <am_hal_debug_error>
    191a:	bf00      	nop

0000191c <am_hal_flash_delay>:
//
//*****************************************************************************
void
am_hal_flash_delay(uint32_t ui32Iterations)
{
    g_am_hal_flash.delay_cycles(ui32Iterations);
    191c:	4b00      	ldr	r3, [pc, #0]	; (1920 <am_hal_flash_delay+0x4>)
    191e:	4718      	bx	r3
    1920:	0800009d 	.word	0x0800009d

00001924 <am_hal_flash_delay_status_change>:
//*****************************************************************************
uint32_t
am_hal_flash_delay_status_change(uint32_t ui32usMaxDelay, uint32_t ui32Address,
                                 uint32_t ui32Mask, uint32_t ui32Value)
{
    while ( ui32usMaxDelay-- )
    1924:	2800      	cmp	r0, #0
    1926:	f000 809a 	beq.w	1a5e <am_hal_flash_delay_status_change+0x13a>
{
    192a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    192e:	1e44      	subs	r4, r0, #1
    {
        //
        // Check the status
        //
        if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    1930:	6808      	ldr	r0, [r1, #0]
    1932:	4010      	ands	r0, r2
    1934:	4283      	cmp	r3, r0
    1936:	f000 808c 	beq.w	1a52 <am_hal_flash_delay_status_change+0x12e>
    193a:	f014 0907 	ands.w	r9, r4, #7
    193e:	461d      	mov	r5, r3
    1940:	4616      	mov	r6, r2
    1942:	460f      	mov	r7, r1
    g_am_hal_flash.delay_cycles(ui32Iterations);
    1944:	f8df 811c 	ldr.w	r8, [pc, #284]	; 1a64 <am_hal_flash_delay_status_change+0x140>
    1948:	d049      	beq.n	19de <am_hal_flash_delay_status_change+0xba>
    194a:	200c      	movs	r0, #12
    194c:	47c0      	blx	r8
        if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    194e:	683b      	ldr	r3, [r7, #0]
    1950:	4033      	ands	r3, r6
    1952:	42ab      	cmp	r3, r5
    while ( ui32usMaxDelay-- )
    1954:	f104 34ff 	add.w	r4, r4, #4294967295
        if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    1958:	d07b      	beq.n	1a52 <am_hal_flash_delay_status_change+0x12e>
    195a:	f1b9 0f01 	cmp.w	r9, #1
    195e:	d03e      	beq.n	19de <am_hal_flash_delay_status_change+0xba>
    1960:	f1b9 0f02 	cmp.w	r9, #2
    1964:	d033      	beq.n	19ce <am_hal_flash_delay_status_change+0xaa>
    1966:	f1b9 0f03 	cmp.w	r9, #3
    196a:	d028      	beq.n	19be <am_hal_flash_delay_status_change+0x9a>
    196c:	f1b9 0f04 	cmp.w	r9, #4
    1970:	d01d      	beq.n	19ae <am_hal_flash_delay_status_change+0x8a>
    1972:	f1b9 0f05 	cmp.w	r9, #5
    1976:	d012      	beq.n	199e <am_hal_flash_delay_status_change+0x7a>
    1978:	f1b9 0f06 	cmp.w	r9, #6
    197c:	d007      	beq.n	198e <am_hal_flash_delay_status_change+0x6a>
    g_am_hal_flash.delay_cycles(ui32Iterations);
    197e:	200c      	movs	r0, #12
    1980:	47c0      	blx	r8
        if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    1982:	6839      	ldr	r1, [r7, #0]
    1984:	4031      	ands	r1, r6
    1986:	42a9      	cmp	r1, r5
    while ( ui32usMaxDelay-- )
    1988:	f104 34ff 	add.w	r4, r4, #4294967295
        if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    198c:	d061      	beq.n	1a52 <am_hal_flash_delay_status_change+0x12e>
    g_am_hal_flash.delay_cycles(ui32Iterations);
    198e:	200c      	movs	r0, #12
    1990:	47c0      	blx	r8
        if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    1992:	683a      	ldr	r2, [r7, #0]
    1994:	4032      	ands	r2, r6
    1996:	42aa      	cmp	r2, r5
    while ( ui32usMaxDelay-- )
    1998:	f104 34ff 	add.w	r4, r4, #4294967295
        if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    199c:	d059      	beq.n	1a52 <am_hal_flash_delay_status_change+0x12e>
    g_am_hal_flash.delay_cycles(ui32Iterations);
    199e:	200c      	movs	r0, #12
    19a0:	47c0      	blx	r8
        if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    19a2:	6838      	ldr	r0, [r7, #0]
    19a4:	4030      	ands	r0, r6
    19a6:	42a8      	cmp	r0, r5
    while ( ui32usMaxDelay-- )
    19a8:	f104 34ff 	add.w	r4, r4, #4294967295
        if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    19ac:	d051      	beq.n	1a52 <am_hal_flash_delay_status_change+0x12e>
    g_am_hal_flash.delay_cycles(ui32Iterations);
    19ae:	200c      	movs	r0, #12
    19b0:	47c0      	blx	r8
        if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    19b2:	683b      	ldr	r3, [r7, #0]
    19b4:	4033      	ands	r3, r6
    19b6:	42ab      	cmp	r3, r5
    while ( ui32usMaxDelay-- )
    19b8:	f104 34ff 	add.w	r4, r4, #4294967295
        if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    19bc:	d049      	beq.n	1a52 <am_hal_flash_delay_status_change+0x12e>
    g_am_hal_flash.delay_cycles(ui32Iterations);
    19be:	200c      	movs	r0, #12
    19c0:	47c0      	blx	r8
        if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    19c2:	6839      	ldr	r1, [r7, #0]
    19c4:	4031      	ands	r1, r6
    19c6:	42a9      	cmp	r1, r5
    while ( ui32usMaxDelay-- )
    19c8:	f104 34ff 	add.w	r4, r4, #4294967295
        if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    19cc:	d041      	beq.n	1a52 <am_hal_flash_delay_status_change+0x12e>
    g_am_hal_flash.delay_cycles(ui32Iterations);
    19ce:	200c      	movs	r0, #12
    19d0:	47c0      	blx	r8
        if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    19d2:	683a      	ldr	r2, [r7, #0]
    19d4:	4032      	ands	r2, r6
    19d6:	42aa      	cmp	r2, r5
    while ( ui32usMaxDelay-- )
    19d8:	f104 34ff 	add.w	r4, r4, #4294967295
        if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    19dc:	d039      	beq.n	1a52 <am_hal_flash_delay_status_change+0x12e>
    g_am_hal_flash.delay_cycles(ui32Iterations);
    19de:	200c      	movs	r0, #12
    19e0:	47c0      	blx	r8
    19e2:	200c      	movs	r0, #12
    while ( ui32usMaxDelay-- )
    19e4:	2c00      	cmp	r4, #0
    19e6:	d037      	beq.n	1a58 <am_hal_flash_delay_status_change+0x134>
        if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    19e8:	683b      	ldr	r3, [r7, #0]
    19ea:	4033      	ands	r3, r6
    19ec:	42ab      	cmp	r3, r5
    while ( ui32usMaxDelay-- )
    19ee:	f1a4 0408 	sub.w	r4, r4, #8
        if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    19f2:	d02e      	beq.n	1a52 <am_hal_flash_delay_status_change+0x12e>
    g_am_hal_flash.delay_cycles(ui32Iterations);
    19f4:	47c0      	blx	r8
        if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    19f6:	6839      	ldr	r1, [r7, #0]
    19f8:	4031      	ands	r1, r6
    19fa:	42a9      	cmp	r1, r5
    g_am_hal_flash.delay_cycles(ui32Iterations);
    19fc:	f04f 000c 	mov.w	r0, #12
        if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    1a00:	d027      	beq.n	1a52 <am_hal_flash_delay_status_change+0x12e>
    g_am_hal_flash.delay_cycles(ui32Iterations);
    1a02:	47c0      	blx	r8
        if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    1a04:	683a      	ldr	r2, [r7, #0]
    1a06:	4032      	ands	r2, r6
    1a08:	42aa      	cmp	r2, r5
    g_am_hal_flash.delay_cycles(ui32Iterations);
    1a0a:	f04f 000c 	mov.w	r0, #12
        if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    1a0e:	d020      	beq.n	1a52 <am_hal_flash_delay_status_change+0x12e>
    g_am_hal_flash.delay_cycles(ui32Iterations);
    1a10:	47c0      	blx	r8
        if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    1a12:	683b      	ldr	r3, [r7, #0]
    1a14:	4033      	ands	r3, r6
    1a16:	42ab      	cmp	r3, r5
    g_am_hal_flash.delay_cycles(ui32Iterations);
    1a18:	f04f 000c 	mov.w	r0, #12
        if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    1a1c:	d019      	beq.n	1a52 <am_hal_flash_delay_status_change+0x12e>
    g_am_hal_flash.delay_cycles(ui32Iterations);
    1a1e:	47c0      	blx	r8
        if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    1a20:	6839      	ldr	r1, [r7, #0]
    1a22:	4031      	ands	r1, r6
    1a24:	42a9      	cmp	r1, r5
    g_am_hal_flash.delay_cycles(ui32Iterations);
    1a26:	f04f 000c 	mov.w	r0, #12
        if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    1a2a:	d012      	beq.n	1a52 <am_hal_flash_delay_status_change+0x12e>
    g_am_hal_flash.delay_cycles(ui32Iterations);
    1a2c:	47c0      	blx	r8
        if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    1a2e:	683a      	ldr	r2, [r7, #0]
    1a30:	4032      	ands	r2, r6
    1a32:	42aa      	cmp	r2, r5
    g_am_hal_flash.delay_cycles(ui32Iterations);
    1a34:	f04f 000c 	mov.w	r0, #12
        if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    1a38:	d00b      	beq.n	1a52 <am_hal_flash_delay_status_change+0x12e>
    g_am_hal_flash.delay_cycles(ui32Iterations);
    1a3a:	47c0      	blx	r8
        if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    1a3c:	683b      	ldr	r3, [r7, #0]
    1a3e:	4033      	ands	r3, r6
    1a40:	42ab      	cmp	r3, r5
    g_am_hal_flash.delay_cycles(ui32Iterations);
    1a42:	f04f 000c 	mov.w	r0, #12
        if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    1a46:	d004      	beq.n	1a52 <am_hal_flash_delay_status_change+0x12e>
    g_am_hal_flash.delay_cycles(ui32Iterations);
    1a48:	47c0      	blx	r8
        if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    1a4a:	6838      	ldr	r0, [r7, #0]
    1a4c:	4030      	ands	r0, r6
    1a4e:	42a8      	cmp	r0, r5
    1a50:	d1c5      	bne.n	19de <am_hal_flash_delay_status_change+0xba>
        {
            return 1;
    1a52:	2001      	movs	r0, #1
    1a54:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        // Call the BOOTROM cycle function to delay for about 1 microsecond.
        //
        am_hal_flash_delay( FLASH_CYCLES_US(1) );
    }

    return 0;
    1a58:	2000      	movs	r0, #0
    1a5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    1a5e:	2000      	movs	r0, #0
} // am_hal_flash_delay_status_change()
    1a60:	4770      	bx	lr
    1a62:	bf00      	nop
    1a64:	0800009d 	.word	0x0800009d

00001a68 <am_hal_gpio_input_read>:
    //
    // Combine upper or lower GPIO words into one 64 bit return value.
    //
    uint64_t ui64RetVal;

    ui64RetVal  = ((uint64_t) AM_REGn(GPIO, 0, RDB)) << 32;
    1a68:	4a05      	ldr	r2, [pc, #20]	; (1a80 <am_hal_gpio_input_read+0x18>)
    ui64RetVal |= ((uint64_t) AM_REGn(GPIO, 0, RDA)) << 0;
    1a6a:	4b06      	ldr	r3, [pc, #24]	; (1a84 <am_hal_gpio_input_read+0x1c>)
    ui64RetVal  = ((uint64_t) AM_REGn(GPIO, 0, RDB)) << 32;
    1a6c:	6811      	ldr	r1, [r2, #0]
    ui64RetVal |= ((uint64_t) AM_REGn(GPIO, 0, RDA)) << 0;
    1a6e:	6818      	ldr	r0, [r3, #0]
    ui64RetVal  = ((uint64_t) AM_REGn(GPIO, 0, RDB)) << 32;
    1a70:	2200      	movs	r2, #0
    1a72:	460b      	mov	r3, r1

    return ui64RetVal;
}
    1a74:	ea42 0200 	orr.w	r2, r2, r0
    1a78:	4610      	mov	r0, r2
    1a7a:	4619      	mov	r1, r3
    1a7c:	4770      	bx	lr
    1a7e:	bf00      	nop
    1a80:	40010084 	.word	0x40010084
    1a84:	40010080 	.word	0x40010080

00001a88 <am_hal_gpio_int_enable>:
//! @return None
//
//*****************************************************************************
void
am_hal_gpio_int_enable(uint64_t ui64InterruptMask)
{
    1a88:	b410      	push	{r4}
    //
    // Enable the interrupts.
    //
    AM_REG(GPIO, INT1EN) |= (ui64InterruptMask >> 32);
    1a8a:	4c05      	ldr	r4, [pc, #20]	; (1aa0 <am_hal_gpio_int_enable+0x18>)
    AM_REG(GPIO, INT0EN) |= (ui64InterruptMask & 0xFFFFFFFF);
    1a8c:	4a05      	ldr	r2, [pc, #20]	; (1aa4 <am_hal_gpio_int_enable+0x1c>)
    AM_REG(GPIO, INT1EN) |= (ui64InterruptMask >> 32);
    1a8e:	6823      	ldr	r3, [r4, #0]
    1a90:	4319      	orrs	r1, r3
    1a92:	6021      	str	r1, [r4, #0]
    AM_REG(GPIO, INT0EN) |= (ui64InterruptMask & 0xFFFFFFFF);
    1a94:	6811      	ldr	r1, [r2, #0]
}
    1a96:	f85d 4b04 	ldr.w	r4, [sp], #4
    AM_REG(GPIO, INT0EN) |= (ui64InterruptMask & 0xFFFFFFFF);
    1a9a:	4308      	orrs	r0, r1
    1a9c:	6010      	str	r0, [r2, #0]
}
    1a9e:	4770      	bx	lr
    1aa0:	40010210 	.word	0x40010210
    1aa4:	40010200 	.word	0x40010200

00001aa8 <am_hal_gpio_int_clear>:
//! @return None
//
//*****************************************************************************
void
am_hal_gpio_int_clear(uint64_t ui64InterruptMask)
{
    1aa8:	b530      	push	{r4, r5, lr}
    1aaa:	b083      	sub	sp, #12
    1aac:	460d      	mov	r5, r1
    1aae:	4604      	mov	r4, r0
    //
    // Clear the interrupts.
    //
    AM_CRITICAL_BEGIN_ASM
    1ab0:	f000 f864 	bl	1b7c <am_hal_interrupt_master_disable>
    AM_REG(GPIO, INT1CLR) = (ui64InterruptMask >> 32);
    1ab4:	4a04      	ldr	r2, [pc, #16]	; (1ac8 <am_hal_gpio_int_clear+0x20>)
    AM_REG(GPIO, INT0CLR) = (ui64InterruptMask & 0xFFFFFFFF);
    1ab6:	4b05      	ldr	r3, [pc, #20]	; (1acc <am_hal_gpio_int_clear+0x24>)
    AM_CRITICAL_BEGIN_ASM
    1ab8:	9001      	str	r0, [sp, #4]
    AM_REG(GPIO, INT1CLR) = (ui64InterruptMask >> 32);
    1aba:	6015      	str	r5, [r2, #0]
    AM_REG(GPIO, INT0CLR) = (ui64InterruptMask & 0xFFFFFFFF);
    1abc:	601c      	str	r4, [r3, #0]
    AM_CRITICAL_END_ASM
    1abe:	9801      	ldr	r0, [sp, #4]
    1ac0:	f000 f860 	bl	1b84 <am_hal_interrupt_master_set>
}
    1ac4:	b003      	add	sp, #12
    1ac6:	bd30      	pop	{r4, r5, pc}
    1ac8:	40010218 	.word	0x40010218
    1acc:	40010208 	.word	0x40010208

00001ad0 <am_hal_gpio_int_status_get>:
//! @return None
//
//*****************************************************************************
uint64_t
am_hal_gpio_int_status_get(bool bEnabledOnly)
{
    1ad0:	b570      	push	{r4, r5, r6, lr}
    1ad2:	b082      	sub	sp, #8
    1ad4:	4606      	mov	r6, r0
    //
    // Combine upper or lower GPIO words into one 64 bit return value.
    //
    ui64Mask   = 0xFFFFFFFFFFFFFFFF;

    AM_CRITICAL_BEGIN_ASM
    1ad6:	f000 f851 	bl	1b7c <am_hal_interrupt_master_disable>
    ui64RetVal  = ((uint64_t) AM_REGn(GPIO, 0, INT1STAT)) << 32;
    1ada:	4b0f      	ldr	r3, [pc, #60]	; (1b18 <am_hal_gpio_int_status_get+0x48>)
    AM_CRITICAL_BEGIN_ASM
    1adc:	9001      	str	r0, [sp, #4]
    ui64RetVal |= ((uint64_t) AM_REGn(GPIO, 0, INT0STAT)) << 0;
    1ade:	f1a3 0110 	sub.w	r1, r3, #16
    ui64RetVal  = ((uint64_t) AM_REGn(GPIO, 0, INT1STAT)) << 32;
    1ae2:	681d      	ldr	r5, [r3, #0]
    ui64RetVal |= ((uint64_t) AM_REGn(GPIO, 0, INT0STAT)) << 0;
    1ae4:	680a      	ldr	r2, [r1, #0]
    ui64RetVal  = ((uint64_t) AM_REGn(GPIO, 0, INT1STAT)) << 32;
    1ae6:	2000      	movs	r0, #0
    ui64RetVal |= ((uint64_t) AM_REGn(GPIO, 0, INT0STAT)) << 0;
    1ae8:	ea40 0402 	orr.w	r4, r0, r2

    if ( bEnabledOnly )
    1aec:	b176      	cbz	r6, 1b0c <am_hal_gpio_int_status_get+0x3c>
    {
        ui64Mask    = ((uint64_t) AM_REGn(GPIO, 0, INT1EN)) << 32;
    1aee:	490b      	ldr	r1, [pc, #44]	; (1b1c <am_hal_gpio_int_status_get+0x4c>)
        ui64Mask   |= ((uint64_t) AM_REGn(GPIO, 0, INT0EN)) << 0;
    1af0:	4a0b      	ldr	r2, [pc, #44]	; (1b20 <am_hal_gpio_int_status_get+0x50>)
        ui64Mask    = ((uint64_t) AM_REGn(GPIO, 0, INT1EN)) << 32;
    1af2:	680b      	ldr	r3, [r1, #0]
        ui64Mask   |= ((uint64_t) AM_REGn(GPIO, 0, INT0EN)) << 0;
    1af4:	6811      	ldr	r1, [r2, #0]
        ui64Mask    = ((uint64_t) AM_REGn(GPIO, 0, INT1EN)) << 32;
    1af6:	4606      	mov	r6, r0
        ui64Mask   |= ((uint64_t) AM_REGn(GPIO, 0, INT0EN)) << 0;
    1af8:	430e      	orrs	r6, r1
    }

    ui64RetVal &= ui64Mask;
    AM_CRITICAL_END_ASM
    1afa:	9801      	ldr	r0, [sp, #4]
    ui64RetVal &= ui64Mask;
    1afc:	401d      	ands	r5, r3
    AM_CRITICAL_END_ASM
    1afe:	f000 f841 	bl	1b84 <am_hal_interrupt_master_set>
    ui64RetVal &= ui64Mask;
    1b02:	4034      	ands	r4, r6

    return ui64RetVal;
}
    1b04:	4620      	mov	r0, r4
    1b06:	4629      	mov	r1, r5
    1b08:	b002      	add	sp, #8
    1b0a:	bd70      	pop	{r4, r5, r6, pc}
    ui64Mask   = 0xFFFFFFFFFFFFFFFF;
    1b0c:	f04f 36ff 	mov.w	r6, #4294967295
    1b10:	f04f 33ff 	mov.w	r3, #4294967295
    1b14:	e7f1      	b.n	1afa <am_hal_gpio_int_status_get+0x2a>
    1b16:	bf00      	nop
    1b18:	40010214 	.word	0x40010214
    1b1c:	40010210 	.word	0x40010210
    1b20:	40010200 	.word	0x40010200

00001b24 <am_hal_interrupt_enable>:
am_hal_interrupt_enable(uint32_t ui32Interrupt)
{
    //
    // Check to see what type of interrupt this is.
    //
    if ( ui32Interrupt > 15 )
    1b24:	280f      	cmp	r0, #15
    1b26:	d80b      	bhi.n	1b40 <am_hal_interrupt_enable+0x1c>
    {
        //
        // If this is an ARM internal interrupt number, route it to the
        // appropriate enable register.
        //
        switch(ui32Interrupt)
    1b28:	2805      	cmp	r0, #5
    1b2a:	d013      	beq.n	1b54 <am_hal_interrupt_enable+0x30>
    1b2c:	2806      	cmp	r0, #6
    1b2e:	d017      	beq.n	1b60 <am_hal_interrupt_enable+0x3c>
    1b30:	2804      	cmp	r0, #4
    1b32:	d104      	bne.n	1b3e <am_hal_interrupt_enable+0x1a>
            case AM_HAL_INTERRUPT_USAGEFAULT:
                AM_BFW(SYSCTRL, SHCSR, USAGEFAULTENA, 1);
            break;

            case AM_HAL_INTERRUPT_MPUFAULT:
                AM_BFW(SYSCTRL, SHCSR, MEMFAULTENA, 1);
    1b34:	4a0d      	ldr	r2, [pc, #52]	; (1b6c <am_hal_interrupt_enable+0x48>)
    1b36:	6813      	ldr	r3, [r2, #0]
    1b38:	f443 3080 	orr.w	r0, r3, #65536	; 0x10000
    1b3c:	6010      	str	r0, [r2, #0]
    1b3e:	4770      	bx	lr
        AM_REG(NVIC, ISER0) = 0x1 << ((ui32Interrupt - 16) & 0x1F);
    1b40:	f1a0 0310 	sub.w	r3, r0, #16
    1b44:	f003 0c1f 	and.w	ip, r3, #31
    1b48:	2001      	movs	r0, #1
    1b4a:	4909      	ldr	r1, [pc, #36]	; (1b70 <am_hal_interrupt_enable+0x4c>)
    1b4c:	fa00 f20c 	lsl.w	r2, r0, ip
    1b50:	600a      	str	r2, [r1, #0]
    1b52:	4770      	bx	lr
                AM_BFW(SYSCTRL, SHCSR, BUSFAULTENA, 1);
    1b54:	4805      	ldr	r0, [pc, #20]	; (1b6c <am_hal_interrupt_enable+0x48>)
    1b56:	6801      	ldr	r1, [r0, #0]
    1b58:	f441 3200 	orr.w	r2, r1, #131072	; 0x20000
    1b5c:	6002      	str	r2, [r0, #0]
            break;
    1b5e:	4770      	bx	lr
                AM_BFW(SYSCTRL, SHCSR, USAGEFAULTENA, 1);
    1b60:	4902      	ldr	r1, [pc, #8]	; (1b6c <am_hal_interrupt_enable+0x48>)
    1b62:	680a      	ldr	r2, [r1, #0]
    1b64:	f442 2380 	orr.w	r3, r2, #262144	; 0x40000
    1b68:	600b      	str	r3, [r1, #0]
            break;
    1b6a:	4770      	bx	lr
    1b6c:	e000ed24 	.word	0xe000ed24
    1b70:	e000e100 	.word	0xe000e100

00001b74 <am_hal_interrupt_master_enable>:
}
#elif defined(__GNUC_STDC_INLINE__)
uint32_t __attribute__((naked))
am_hal_interrupt_master_enable(void)
{
    __asm("    mrs     r0, PRIMASK");
    1b74:	f3ef 8010 	mrs	r0, PRIMASK
    __asm("    cpsie i");
    1b78:	b662      	cpsie	i
    __asm("    bx lr");
    1b7a:	4770      	bx	lr

00001b7c <am_hal_interrupt_master_disable>:
}
#elif defined(__GNUC_STDC_INLINE__)
uint32_t __attribute__((naked))
am_hal_interrupt_master_disable(void)
{
    __asm("    mrs     r0, PRIMASK");
    1b7c:	f3ef 8010 	mrs	r0, PRIMASK
    __asm("    cpsid i");
    1b80:	b672      	cpsid	i
    __asm("    bx lr");
    1b82:	4770      	bx	lr

00001b84 <am_hal_interrupt_master_set>:
//*****************************************************************************
#if defined(__GNUC_STDC_INLINE__)
void __attribute__((naked))
am_hal_interrupt_master_set(uint32_t ui32InterruptState)
{
    __asm("    msr     PRIMASK, r0");
    1b84:	f380 8810 	msr	PRIMASK, r0
    __asm("    bx lr");
    1b88:	4770      	bx	lr
    1b8a:	bf00      	nop

00001b8c <iom_workaround_loop>:
                    bool bRising)
{
    //
    // Check to see if this is a "rising edge" or "falling edge" detector.
    //
    __asm("    cbz      r2, falling_edge");
    1b8c:	b132      	cbz	r2, 1b9c <falling_edge>

00001b8e <rising_edge>:

    //
    // Read GPIO pin 44, and loop until it's HIGH.
    //
    __asm("rising_edge:");
    __asm("    ldr      r2, =0x40010084");
    1b8e:	4a07      	ldr	r2, [pc, #28]	; (1bac <falling_check_mosi+0xe>)

00001b90 <rising_check_mosi>:
    __asm("rising_check_mosi:");
    __asm("    ldr      r3, [r2]");
    1b90:	6813      	ldr	r3, [r2, #0]
    __asm("    ands     r3, r3, #0x1000");
    1b92:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
    __asm("    beq      rising_check_mosi");
    1b96:	d0fb      	beq.n	1b90 <rising_check_mosi>

    //
    // Write the PADREG Value to the PADREG register.
    //
    __asm("    str     r0, [r1]");
    1b98:	6008      	str	r0, [r1, #0]
    __asm("    bx      lr");
    1b9a:	4770      	bx	lr

00001b9c <falling_edge>:

    //
    // Read GPIO pin 44, and loop until it's LOW.
    //
    __asm("falling_edge:");
    __asm("    ldr      r2, =0x40010084");
    1b9c:	4a03      	ldr	r2, [pc, #12]	; (1bac <falling_check_mosi+0xe>)

00001b9e <falling_check_mosi>:
    __asm("falling_check_mosi:");
    __asm("    ldr      r3, [r2]");
    1b9e:	6813      	ldr	r3, [r2, #0]
    __asm("    ands     r3, r3, #0x1000");
    1ba0:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
    __asm("    bne      falling_check_mosi");
    1ba4:	d1fb      	bne.n	1b9e <falling_check_mosi>

    //
    // Write the PADREG Value to the PADREG register.
    //
    __asm("    str     r0, [r1]");
    1ba6:	6008      	str	r0, [r1, #0]
    __asm("    bx      lr");
    1ba8:	4770      	bx	lr
    1baa:	0000      	.short	0x0000
    1bac:	40010084 	.word	0x40010084

00001bb0 <am_hal_iom_sleeping_queue_flush>:
    uint32_t ui32Critical;

    //
    // Validate parameters
    //
    if ( ui32Module >= AM_REG_IOMSTR_NUM_MODULES )
    1bb0:	2805      	cmp	r0, #5
    1bb2:	d819      	bhi.n	1be8 <am_hal_iom_sleeping_queue_flush+0x38>
{
    1bb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1bb6:	4f0d      	ldr	r7, [pc, #52]	; (1bec <am_hal_iom_sleeping_queue_flush+0x3c>)
    1bb8:	4e0d      	ldr	r6, [pc, #52]	; (1bf0 <am_hal_iom_sleeping_queue_flush+0x40>)

        //
        // Check the queue and the IOM itself.
        //
        if ( (g_bIomBusy[ui32Module] == false) &&
            am_hal_queue_empty(&g_psIOMQueue[ui32Module]) )
    1bba:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    1bbe:	4604      	mov	r4, r0
    1bc0:	eb07 07c3 	add.w	r7, r7, r3, lsl #3
        ui32Critical = am_hal_interrupt_master_disable();
    1bc4:	f7ff ffda 	bl	1b7c <am_hal_interrupt_master_disable>
        if ( (g_bIomBusy[ui32Module] == false) &&
    1bc8:	5d31      	ldrb	r1, [r6, r4]
        ui32Critical = am_hal_interrupt_master_disable();
    1bca:	4605      	mov	r5, r0
        if ( (g_bIomBusy[ui32Module] == false) &&
    1bcc:	b929      	cbnz	r1, 1bda <am_hal_iom_sleeping_queue_flush+0x2a>
    1bce:	68ba      	ldr	r2, [r7, #8]
    1bd0:	b91a      	cbnz	r2, 1bda <am_hal_iom_sleeping_queue_flush+0x2a>
        //
        // End the critical section.
        //
        am_hal_interrupt_master_set(ui32Critical);
    }
}
    1bd2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
        am_hal_interrupt_master_set(ui32Critical);
    1bd6:	f7ff bfd5 	b.w	1b84 <am_hal_interrupt_master_set>
            am_hal_sysctrl_sleep(AM_HAL_SYSCTRL_SLEEP_NORMAL);
    1bda:	2000      	movs	r0, #0
    1bdc:	f002 fc60 	bl	44a0 <am_hal_sysctrl_sleep>
        am_hal_interrupt_master_set(ui32Critical);
    1be0:	4628      	mov	r0, r5
    1be2:	f7ff ffcf 	bl	1b84 <am_hal_interrupt_master_set>
    1be6:	e7ed      	b.n	1bc4 <am_hal_iom_sleeping_queue_flush+0x14>
    1be8:	4770      	bx	lr
    1bea:	bf00      	nop
    1bec:	10000b00 	.word	0x10000b00
    1bf0:	10000854 	.word	0x10000854

00001bf4 <am_hal_iom_int_service.part.20>:
am_hal_iom_int_service(uint32_t ui32Module, uint32_t ui32Status)
    1bf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    g_iom_error_status[ui32Module] |= ui32Status;
    1bf8:	4da8      	ldr	r5, [pc, #672]	; (1e9c <am_hal_iom_int_service.part.20+0x2a8>)
    1bfa:	5c2b      	ldrb	r3, [r5, r0]
    1bfc:	430b      	orrs	r3, r1
    1bfe:	b2db      	uxtb	r3, r3
    if ( ui32Status & AM_HAL_IOM_INT_CMDCMP )
    1c00:	07ca      	lsls	r2, r1, #31
am_hal_iom_int_service(uint32_t ui32Module, uint32_t ui32Status)
    1c02:	b085      	sub	sp, #20
    1c04:	4604      	mov	r4, r0
    g_iom_error_status[ui32Module] |= ui32Status;
    1c06:	542b      	strb	r3, [r5, r0]
    if ( ui32Status & AM_HAL_IOM_INT_CMDCMP )
    1c08:	f140 8094 	bpl.w	1d34 <am_hal_iom_int_service.part.20+0x140>
        if ( psBuffer->ui32State == BUFFER_IDLE )
    1c0c:	0086      	lsls	r6, r0, #2
    1c0e:	1830      	adds	r0, r6, r0
    1c10:	0082      	lsls	r2, r0, #2
    1c12:	4fa3      	ldr	r7, [pc, #652]	; (1ea0 <am_hal_iom_int_service.part.20+0x2ac>)
        g_bIomBusy[ui32Module] = false;
    1c14:	48a3      	ldr	r0, [pc, #652]	; (1ea4 <am_hal_iom_int_service.part.20+0x2b0>)
        if ( psBuffer->ui32State == BUFFER_IDLE )
    1c16:	58b9      	ldr	r1, [r7, r2]
        g_bIomBusy[ui32Module] = false;
    1c18:	f04f 0e00 	mov.w	lr, #0
        if ( psBuffer->ui32State == BUFFER_IDLE )
    1c1c:	443a      	add	r2, r7
        g_bIomBusy[ui32Module] = false;
    1c1e:	f800 e004 	strb.w	lr, [r0, r4]
        if ( psBuffer->ui32State == BUFFER_IDLE )
    1c22:	2900      	cmp	r1, #0
    1c24:	f000 8083 	beq.w	1d2e <am_hal_iom_int_service.part.20+0x13a>
    return AM_BFRn(IOMSTR, ui32Module, FIFOPTR, FIFOSIZ);
    1c28:	f504 28a0 	add.w	r8, r4, #327680	; 0x50000
    1c2c:	f108 0004 	add.w	r0, r8, #4
        if ( psBuffer->ui32State == BUFFER_RECEIVING )
    1c30:	2902      	cmp	r1, #2
    return AM_BFRn(IOMSTR, ui32Module, FIFOPTR, FIFOSIZ);
    1c32:	ea4f 3800 	mov.w	r8, r0, lsl #12
        if ( psBuffer->ui32State == BUFFER_RECEIVING )
    1c36:	f000 81e3 	beq.w	2000 <am_hal_iom_int_service.part.20+0x40c>
        psBuffer->ui32State = BUFFER_IDLE;
    1c3a:	1932      	adds	r2, r6, r4
    1c3c:	0090      	lsls	r0, r2, #2
    1c3e:	2100      	movs	r1, #0
    1c40:	5039      	str	r1, [r7, r0]
        uint32_t u32RetVal = AM_REGn(IOMSTR, ui32Module, INTSTAT);
        return u32RetVal & AM_REGn(IOMSTR, ui32Module, INTEN);
    }
    else
    {
        return AM_REGn(IOMSTR, ui32Module, INTSTAT);
    1c42:	f8d8 2204 	ldr.w	r2, [r8, #516]	; 0x204
    ui32IntStatus |= am_hal_iom_int_status_get(ui32Module, false);
    1c46:	4313      	orrs	r3, r2
    if (ui32IntStatus & AM_HAL_IOM_INT_SWERR)
    1c48:	f013 0fcc 	tst.w	r3, #204	; 0xcc
    1c4c:	f040 8098 	bne.w	1d80 <am_hal_iom_int_service.part.20+0x18c>
    else if (ui32IntStatus & AM_HAL_IOM_INT_I2CARBERR)
    1c50:	f413 6fe0 	tst.w	r3, #1792	; 0x700
    1c54:	f040 8096 	bne.w	1d84 <am_hal_iom_int_service.part.20+0x190>
    am_hal_iom_status_e ui32Status = AM_HAL_IOM_SUCCESS;
    1c58:	f013 0f10 	tst.w	r3, #16
    1c5c:	bf14      	ite	ne
    1c5e:	2306      	movne	r3, #6
    1c60:	460b      	moveq	r3, r1
        if ( psBuffer->pfnCallback )
    1c62:	4426      	add	r6, r4
    1c64:	eb07 0686 	add.w	r6, r7, r6, lsl #2
        g_iom_error_status[ui32Module] = internal_iom_get_int_err(ui32Module, g_iom_error_status[ui32Module]);
    1c68:	552b      	strb	r3, [r5, r4]
        if ( psBuffer->pfnCallback )
    1c6a:	6930      	ldr	r0, [r6, #16]
    1c6c:	2800      	cmp	r0, #0
    1c6e:	d05e      	beq.n	1d2e <am_hal_iom_int_service.part.20+0x13a>
}
    1c70:	b005      	add	sp, #20
    1c72:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
            psBuffer->pfnCallback();
    1c76:	4700      	bx	r0
                    am_hal_iom_fifo_read(ui32Module, psBuffer->pui32Data,
    1c78:	eb03 0c8b 	add.w	ip, r3, fp, lsl #2
    if ( AM_REG_IOMSTR_CFG_FULLDUP_NORMAL == (AM_REGn(IOMSTR, ui32Module, CFG) & AM_REG_IOMSTR_CFG_FULLDUP_M) )
    1c7c:	f8d8 311c 	ldr.w	r3, [r8, #284]	; 0x11c
                    am_hal_iom_fifo_read(ui32Module, psBuffer->pui32Data,
    1c80:	f8dc 5004 	ldr.w	r5, [ip, #4]
    if ( AM_REG_IOMSTR_CFG_FULLDUP_NORMAL == (AM_REGn(IOMSTR, ui32Module, CFG) & AM_REG_IOMSTR_CFG_FULLDUP_M) )
    1c84:	0719      	lsls	r1, r3, #28
    1c86:	d40a      	bmi.n	1c9e <am_hal_iom_int_service.part.20+0xaa>
    return AM_BFRn(IOMSTR, ui32Module, FIFOPTR, FIFOSIZ);
    1c88:	f8d8 6100 	ldr.w	r6, [r8, #256]	; 0x100
        am_hal_debug_assert_msg((am_hal_iom_fifo_full_slots(ui32Module) >= ui32NumBytes),
    1c8c:	b2f0      	uxtb	r0, r6
    1c8e:	4284      	cmp	r4, r0
    1c90:	d905      	bls.n	1c9e <am_hal_iom_int_service.part.20+0xaa>
    1c92:	4a85      	ldr	r2, [pc, #532]	; (1ea8 <am_hal_iom_int_service.part.20+0x2b4>)
    1c94:	4885      	ldr	r0, [pc, #532]	; (1eac <am_hal_iom_int_service.part.20+0x2b8>)
    1c96:	f44f 6178 	mov.w	r1, #3968	; 0xf80
    1c9a:	f7ff fe3d 	bl	1918 <am_hal_debug_error>
    for ( i = 0; i < ui32NumWords; i++ )
    1c9e:	ea5f 0994 	movs.w	r9, r4, lsr #2
    1ca2:	f007 0203 	and.w	r2, r7, #3
    1ca6:	d038      	beq.n	1d1a <am_hal_iom_int_service.part.20+0x126>
        pui32Data[i] = AM_REGn(IOMSTR, ui32Module, FIFO);
    1ca8:	462f      	mov	r7, r5
    1caa:	f8d8 1000 	ldr.w	r1, [r8]
    1cae:	f847 1b04 	str.w	r1, [r7], #4
    1cb2:	eb05 0389 	add.w	r3, r5, r9, lsl #2
    1cb6:	1b5c      	subs	r4, r3, r5
    1cb8:	1f26      	subs	r6, r4, #4
    for ( i = 0; i < ui32NumWords; i++ )
    1cba:	429f      	cmp	r7, r3
    1cbc:	f3c6 0182 	ubfx	r1, r6, #2, #3
    1cc0:	d02b      	beq.n	1d1a <am_hal_iom_int_service.part.20+0x126>
    1cc2:	2900      	cmp	r1, #0
    1cc4:	d060      	beq.n	1d88 <am_hal_iom_int_service.part.20+0x194>
    1cc6:	2901      	cmp	r1, #1
    1cc8:	d021      	beq.n	1d0e <am_hal_iom_int_service.part.20+0x11a>
    1cca:	2902      	cmp	r1, #2
    1ccc:	d01b      	beq.n	1d06 <am_hal_iom_int_service.part.20+0x112>
    1cce:	2903      	cmp	r1, #3
    1cd0:	d015      	beq.n	1cfe <am_hal_iom_int_service.part.20+0x10a>
    1cd2:	2904      	cmp	r1, #4
    1cd4:	d00f      	beq.n	1cf6 <am_hal_iom_int_service.part.20+0x102>
    1cd6:	2905      	cmp	r1, #5
    1cd8:	d009      	beq.n	1cee <am_hal_iom_int_service.part.20+0xfa>
    1cda:	2906      	cmp	r1, #6
        pui32Data[i] = AM_REGn(IOMSTR, ui32Module, FIFO);
    1cdc:	bf1c      	itt	ne
    1cde:	f8d8 1000 	ldrne.w	r1, [r8]
    1ce2:	f847 1b04 	strne.w	r1, [r7], #4
    1ce6:	f8d8 4000 	ldr.w	r4, [r8]
    1cea:	f847 4b04 	str.w	r4, [r7], #4
    1cee:	f8d8 6000 	ldr.w	r6, [r8]
    1cf2:	f847 6b04 	str.w	r6, [r7], #4
    1cf6:	f8d8 1000 	ldr.w	r1, [r8]
    1cfa:	f847 1b04 	str.w	r1, [r7], #4
    1cfe:	f8d8 4000 	ldr.w	r4, [r8]
    1d02:	f847 4b04 	str.w	r4, [r7], #4
    1d06:	f8d8 6000 	ldr.w	r6, [r8]
    1d0a:	f847 6b04 	str.w	r6, [r7], #4
    1d0e:	f8d8 1000 	ldr.w	r1, [r8]
    1d12:	f847 1b04 	str.w	r1, [r7], #4
    for ( i = 0; i < ui32NumWords; i++ )
    1d16:	429f      	cmp	r7, r3
    1d18:	d136      	bne.n	1d88 <am_hal_iom_int_service.part.20+0x194>
    if ( ui32Leftovers )
    1d1a:	b142      	cbz	r2, 1d2e <am_hal_iom_int_service.part.20+0x13a>
        sTempBuffer.words[0] = AM_REGn(IOMSTR, ui32Module, FIFO);
    1d1c:	a904      	add	r1, sp, #16
    1d1e:	f8d8 7000 	ldr.w	r7, [r8]
    1d22:	f841 7d04 	str.w	r7, [r1, #-4]!
    1d26:	eb05 0089 	add.w	r0, r5, r9, lsl #2
    1d2a:	f002 fee1 	bl	4af0 <memcpy>
}
    1d2e:	b005      	add	sp, #20
    1d30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    else if ( ui32Status & AM_HAL_IOM_INT_THR )
    1d34:	0788      	lsls	r0, r1, #30
    1d36:	d5fa      	bpl.n	1d2e <am_hal_iom_int_service.part.20+0x13a>
        if ( psBuffer->ui32State == BUFFER_IDLE )
    1d38:	eb04 0b84 	add.w	fp, r4, r4, lsl #2
    1d3c:	ea4f 068b 	mov.w	r6, fp, lsl #2
    1d40:	4b57      	ldr	r3, [pc, #348]	; (1ea0 <am_hal_iom_int_service.part.20+0x2ac>)
    1d42:	599a      	ldr	r2, [r3, r6]
    1d44:	441e      	add	r6, r3
    1d46:	2a00      	cmp	r2, #0
    1d48:	d0f1      	beq.n	1d2e <am_hal_iom_int_service.part.20+0x13a>
            thresh = AM_BFRn(IOMSTR, ui32Module, FIFOTHR, FIFOWTHR);
    1d4a:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
        if ( psBuffer->ui32State == BUFFER_SENDING )
    1d4e:	2a01      	cmp	r2, #1
            thresh = AM_BFRn(IOMSTR, ui32Module, FIFOTHR, FIFOWTHR);
    1d50:	f104 0404 	add.w	r4, r4, #4
        if ( psBuffer->ui32State == BUFFER_SENDING )
    1d54:	f000 80ac 	beq.w	1eb0 <am_hal_iom_int_service.part.20+0x2bc>
            thresh = AM_BFRn(IOMSTR, ui32Module, FIFOTHR, FIFORTHR);
    1d58:	ea4f 3804 	mov.w	r8, r4, lsl #12
    1d5c:	f508 7a80 	add.w	sl, r8, #256	; 0x100
    1d60:	f8d8 0108 	ldr.w	r0, [r8, #264]	; 0x108
    1d64:	f000 097f 	and.w	r9, r0, #127	; 0x7f
    1d68:	e004      	b.n	1d74 <am_hal_iom_int_service.part.20+0x180>
                if ( ui32NumBytes == psBuffer->ui32BytesLeft )
    1d6a:	68b4      	ldr	r4, [r6, #8]
    1d6c:	42ac      	cmp	r4, r5
    1d6e:	d083      	beq.n	1c78 <am_hal_iom_int_service.part.20+0x84>
                else if ( ui32NumBytes >= 4 )
    1d70:	2d03      	cmp	r5, #3
    1d72:	d828      	bhi.n	1dc6 <am_hal_iom_int_service.part.20+0x1d2>
    return AM_BFRn(IOMSTR, ui32Module, FIFOPTR, FIFOSIZ);
    1d74:	f8da 7000 	ldr.w	r7, [sl]
    1d78:	b2fd      	uxtb	r5, r7
            while ( (ui32NumBytes = am_hal_iom_fifo_full_slots(ui32Module)) >= thresh )
    1d7a:	45a9      	cmp	r9, r5
    1d7c:	d9f5      	bls.n	1d6a <am_hal_iom_int_service.part.20+0x176>
    1d7e:	e7d6      	b.n	1d2e <am_hal_iom_int_service.part.20+0x13a>
        ui32Status = AM_HAL_IOM_ERR_INVALID_OPER;
    1d80:	2305      	movs	r3, #5
    1d82:	e76e      	b.n	1c62 <am_hal_iom_int_service.part.20+0x6e>
        ui32Status = AM_HAL_IOM_ERR_I2C_ARB;
    1d84:	2307      	movs	r3, #7
    1d86:	e76c      	b.n	1c62 <am_hal_iom_int_service.part.20+0x6e>
        pui32Data[i] = AM_REGn(IOMSTR, ui32Module, FIFO);
    1d88:	46ba      	mov	sl, r7
    1d8a:	f8d8 0000 	ldr.w	r0, [r8]
    1d8e:	f84a 0b04 	str.w	r0, [sl], #4
    1d92:	f8d8 4000 	ldr.w	r4, [r8]
    1d96:	607c      	str	r4, [r7, #4]
    1d98:	f8d8 6000 	ldr.w	r6, [r8]
    1d9c:	f8ca 6004 	str.w	r6, [sl, #4]
    1da0:	f8d8 1000 	ldr.w	r1, [r8]
    1da4:	60f9      	str	r1, [r7, #12]
    1da6:	f8d8 0000 	ldr.w	r0, [r8]
    1daa:	6138      	str	r0, [r7, #16]
    1dac:	f8d8 4000 	ldr.w	r4, [r8]
    1db0:	617c      	str	r4, [r7, #20]
    1db2:	f8d8 6000 	ldr.w	r6, [r8]
    1db6:	61be      	str	r6, [r7, #24]
    1db8:	f8d8 1000 	ldr.w	r1, [r8]
    1dbc:	61f9      	str	r1, [r7, #28]
    1dbe:	3720      	adds	r7, #32
    for ( i = 0; i < ui32NumWords; i++ )
    1dc0:	429f      	cmp	r7, r3
    1dc2:	d1e1      	bne.n	1d88 <am_hal_iom_int_service.part.20+0x194>
    1dc4:	e7a9      	b.n	1d1a <am_hal_iom_int_service.part.20+0x126>
    if ( AM_REG_IOMSTR_CFG_FULLDUP_NORMAL == (AM_REGn(IOMSTR, ui32Module, CFG) & AM_REG_IOMSTR_CFG_FULLDUP_M) )
    1dc6:	f8d8 111c 	ldr.w	r1, [r8, #284]	; 0x11c
                    am_hal_iom_fifo_read(ui32Module, psBuffer->pui32Data, ui32NumBytes);
    1dca:	6874      	ldr	r4, [r6, #4]
    if ( AM_REG_IOMSTR_CFG_FULLDUP_NORMAL == (AM_REGn(IOMSTR, ui32Module, CFG) & AM_REG_IOMSTR_CFG_FULLDUP_M) )
    1dcc:	070a      	lsls	r2, r1, #28
                    ui32NumBytes = (ui32NumBytes & (~0x3));
    1dce:	f007 07fc 	and.w	r7, r7, #252	; 0xfc
    if ( AM_REG_IOMSTR_CFG_FULLDUP_NORMAL == (AM_REGn(IOMSTR, ui32Module, CFG) & AM_REG_IOMSTR_CFG_FULLDUP_M) )
    1dd2:	f140 8106 	bpl.w	1fe2 <am_hal_iom_int_service.part.20+0x3ee>
        pui32Data[i] = AM_REGn(IOMSTR, ui32Module, FIFO);
    1dd6:	4622      	mov	r2, r4
    1dd8:	f8d8 1000 	ldr.w	r1, [r8]
    1ddc:	f842 1b04 	str.w	r1, [r2], #4
    1de0:	f005 0cfc 	and.w	ip, r5, #252	; 0xfc
    1de4:	f1ac 0504 	sub.w	r5, ip, #4
    1de8:	44a4      	add	ip, r4
    for ( i = 0; i < ui32NumWords; i++ )
    1dea:	4594      	cmp	ip, r2
    1dec:	f3c5 0082 	ubfx	r0, r5, #2, #3
    1df0:	d047      	beq.n	1e82 <am_hal_iom_int_service.part.20+0x28e>
    1df2:	b348      	cbz	r0, 1e48 <am_hal_iom_int_service.part.20+0x254>
    1df4:	2801      	cmp	r0, #1
    1df6:	d021      	beq.n	1e3c <am_hal_iom_int_service.part.20+0x248>
    1df8:	2802      	cmp	r0, #2
    1dfa:	d01b      	beq.n	1e34 <am_hal_iom_int_service.part.20+0x240>
    1dfc:	2803      	cmp	r0, #3
    1dfe:	d015      	beq.n	1e2c <am_hal_iom_int_service.part.20+0x238>
    1e00:	2804      	cmp	r0, #4
    1e02:	d00f      	beq.n	1e24 <am_hal_iom_int_service.part.20+0x230>
    1e04:	2805      	cmp	r0, #5
    1e06:	d009      	beq.n	1e1c <am_hal_iom_int_service.part.20+0x228>
    1e08:	2806      	cmp	r0, #6
    1e0a:	d003      	beq.n	1e14 <am_hal_iom_int_service.part.20+0x220>
        pui32Data[i] = AM_REGn(IOMSTR, ui32Module, FIFO);
    1e0c:	f8d8 1000 	ldr.w	r1, [r8]
    1e10:	6061      	str	r1, [r4, #4]
    1e12:	3204      	adds	r2, #4
    1e14:	f8d8 4000 	ldr.w	r4, [r8]
    1e18:	f842 4b04 	str.w	r4, [r2], #4
    1e1c:	f8d8 5000 	ldr.w	r5, [r8]
    1e20:	f842 5b04 	str.w	r5, [r2], #4
    1e24:	f8d8 0000 	ldr.w	r0, [r8]
    1e28:	f842 0b04 	str.w	r0, [r2], #4
    1e2c:	f8d8 1000 	ldr.w	r1, [r8]
    1e30:	f842 1b04 	str.w	r1, [r2], #4
    1e34:	f8d8 4000 	ldr.w	r4, [r8]
    1e38:	f842 4b04 	str.w	r4, [r2], #4
    1e3c:	f8d8 5000 	ldr.w	r5, [r8]
    1e40:	f842 5b04 	str.w	r5, [r2], #4
    for ( i = 0; i < ui32NumWords; i++ )
    1e44:	4594      	cmp	ip, r2
    1e46:	d01c      	beq.n	1e82 <am_hal_iom_int_service.part.20+0x28e>
        pui32Data[i] = AM_REGn(IOMSTR, ui32Module, FIFO);
    1e48:	4610      	mov	r0, r2
    1e4a:	f8d8 1000 	ldr.w	r1, [r8]
    1e4e:	f840 1b04 	str.w	r1, [r0], #4
    1e52:	f8d8 4000 	ldr.w	r4, [r8]
    1e56:	6054      	str	r4, [r2, #4]
    1e58:	f8d8 5000 	ldr.w	r5, [r8]
    1e5c:	6045      	str	r5, [r0, #4]
    1e5e:	f8d8 0000 	ldr.w	r0, [r8]
    1e62:	60d0      	str	r0, [r2, #12]
    1e64:	f8d8 1000 	ldr.w	r1, [r8]
    1e68:	6111      	str	r1, [r2, #16]
    1e6a:	f8d8 4000 	ldr.w	r4, [r8]
    1e6e:	6154      	str	r4, [r2, #20]
    1e70:	f8d8 5000 	ldr.w	r5, [r8]
    1e74:	6195      	str	r5, [r2, #24]
    1e76:	f8d8 0000 	ldr.w	r0, [r8]
    1e7a:	61d0      	str	r0, [r2, #28]
    1e7c:	3220      	adds	r2, #32
    for ( i = 0; i < ui32NumWords; i++ )
    1e7e:	4594      	cmp	ip, r2
    1e80:	d1e2      	bne.n	1e48 <am_hal_iom_int_service.part.20+0x254>
                    psBuffer->ui32BytesLeft -= ui32NumBytes;
    1e82:	68b1      	ldr	r1, [r6, #8]
                    psBuffer->pui32Data += (ui32NumBytes / 4);
    1e84:	6872      	ldr	r2, [r6, #4]
                    psBuffer->ui32BytesLeft -= ui32NumBytes;
    1e86:	1bcc      	subs	r4, r1, r7
                    psBuffer->pui32Data += (ui32NumBytes / 4);
    1e88:	4417      	add	r7, r2
                    psBuffer->ui32BytesLeft -= ui32NumBytes;
    1e8a:	60b4      	str	r4, [r6, #8]
                    psBuffer->pui32Data += (ui32NumBytes / 4);
    1e8c:	6077      	str	r7, [r6, #4]
                    AM_BFWn(IOMSTR, ui32Module, INTCLR, THR, 1);
    1e8e:	f8d8 7208 	ldr.w	r7, [r8, #520]	; 0x208
    1e92:	f047 0502 	orr.w	r5, r7, #2
    1e96:	f8c8 5208 	str.w	r5, [r8, #520]	; 0x208
    1e9a:	e76b      	b.n	1d74 <am_hal_iom_int_service.part.20+0x180>
    1e9c:	1000085c 	.word	0x1000085c
    1ea0:	10000a88 	.word	0x10000a88
    1ea4:	10000854 	.word	0x10000854
    1ea8:	00004bc8 	.word	0x00004bc8
    1eac:	00004bb4 	.word	0x00004bb4
            thresh = AM_BFRn(IOMSTR, ui32Module, FIFOTHR, FIFOWTHR);
    1eb0:	0324      	lsls	r4, r4, #12
    1eb2:	6877      	ldr	r7, [r6, #4]
    1eb4:	f8d4 2108 	ldr.w	r2, [r4, #264]	; 0x108
    1eb8:	f504 7a02 	add.w	sl, r4, #520	; 0x208
    1ebc:	f3c2 2b06 	ubfx	fp, r2, #8, #7
    1ec0:	f504 798e 	add.w	r9, r4, #284	; 0x11c
    1ec4:	f504 7880 	add.w	r8, r4, #256	; 0x100
    ui32MaxFifoSize = ((0 == AM_BFRn(IOMSTR, ui32Module, CFG, FULLDUP)) ? AM_HAL_IOM_MAX_FIFO_SIZE : AM_HAL_IOM_MAX_FIFO_SIZE / 2);
    1ec8:	f8d9 3000 	ldr.w	r3, [r9]
    return (ui32MaxFifoSize - AM_BFRn(IOMSTR, ui32Module, FIFOPTR, FIFOSIZ)) & (~0x3);
    1ecc:	f8d8 5000 	ldr.w	r5, [r8]
    1ed0:	68b2      	ldr	r2, [r6, #8]
    ui32MaxFifoSize = ((0 == AM_BFRn(IOMSTR, ui32Module, CFG, FULLDUP)) ? AM_HAL_IOM_MAX_FIFO_SIZE : AM_HAL_IOM_MAX_FIFO_SIZE / 2);
    1ed2:	f8d9 1000 	ldr.w	r1, [r9]
    1ed6:	f013 0f08 	tst.w	r3, #8
    1eda:	bf14      	ite	ne
    1edc:	2340      	movne	r3, #64	; 0x40
    1ede:	2380      	moveq	r3, #128	; 0x80
    return (ui32MaxFifoSize - AM_BFRn(IOMSTR, ui32Module, FIFOPTR, FIFOSIZ)) & (~0x3);
    1ee0:	1b58      	subs	r0, r3, r5
                ui32SpaceInFifo = am_hal_iom_fifo_empty_slots(ui32Module);
    1ee2:	f000 05fc 	and.w	r5, r0, #252	; 0xfc
    1ee6:	4295      	cmp	r5, r2
    1ee8:	bf28      	it	cs
    1eea:	4615      	movcs	r5, r2
    return (ui32MaxFifoSize - AM_BFRn(IOMSTR, ui32Module, FIFOPTR, FIFOSIZ)) & (~0x3);
    1eec:	f8d8 3000 	ldr.w	r3, [r8]
    ui32MaxFifoSize = ((0 == AM_BFRn(IOMSTR, ui32Module, CFG, FULLDUP)) ? AM_HAL_IOM_MAX_FIFO_SIZE : AM_HAL_IOM_MAX_FIFO_SIZE / 2);
    1ef0:	f011 0f08 	tst.w	r1, #8
    1ef4:	bf14      	ite	ne
    1ef6:	2240      	movne	r2, #64	; 0x40
    1ef8:	2280      	moveq	r2, #128	; 0x80
    return (ui32MaxFifoSize - AM_BFRn(IOMSTR, ui32Module, FIFOPTR, FIFOSIZ)) & (~0x3);
    1efa:	1ad2      	subs	r2, r2, r3
    am_hal_debug_assert_msg((am_hal_iom_fifo_empty_slots(ui32Module) >= ui32NumBytes),
    1efc:	f002 01fc 	and.w	r1, r2, #252	; 0xfc
    1f00:	428d      	cmp	r5, r1
    1f02:	d867      	bhi.n	1fd4 <am_hal_iom_int_service.part.20+0x3e0>
    for ( ui32Index = 0; (4 * ui32Index) < ui32NumBytes; ui32Index++ )
    1f04:	2d00      	cmp	r5, #0
    1f06:	d04d      	beq.n	1fa4 <am_hal_iom_int_service.part.20+0x3b0>
        AM_REGn(IOMSTR, ui32Module, FIFO) = pui32Data[ui32Index];
    1f08:	463b      	mov	r3, r7
    1f0a:	43fa      	mvns	r2, r7
    1f0c:	f853 0b04 	ldr.w	r0, [r3], #4
    1f10:	6020      	str	r0, [r4, #0]
    1f12:	443a      	add	r2, r7
    for ( ui32Index = 0; (4 * ui32Index) < ui32NumBytes; ui32Index++ )
    1f14:	1bd8      	subs	r0, r3, r7
    1f16:	442a      	add	r2, r5
    1f18:	4285      	cmp	r5, r0
    1f1a:	f3c2 0182 	ubfx	r1, r2, #2, #3
    1f1e:	d941      	bls.n	1fa4 <am_hal_iom_int_service.part.20+0x3b0>
    1f20:	b319      	cbz	r1, 1f6a <am_hal_iom_int_service.part.20+0x376>
    1f22:	2901      	cmp	r1, #1
    1f24:	d01b      	beq.n	1f5e <am_hal_iom_int_service.part.20+0x36a>
    1f26:	2902      	cmp	r1, #2
    1f28:	d016      	beq.n	1f58 <am_hal_iom_int_service.part.20+0x364>
    1f2a:	2903      	cmp	r1, #3
    1f2c:	d011      	beq.n	1f52 <am_hal_iom_int_service.part.20+0x35e>
    1f2e:	2904      	cmp	r1, #4
    1f30:	d00c      	beq.n	1f4c <am_hal_iom_int_service.part.20+0x358>
    1f32:	2905      	cmp	r1, #5
    1f34:	d007      	beq.n	1f46 <am_hal_iom_int_service.part.20+0x352>
    1f36:	2906      	cmp	r1, #6
        AM_REGn(IOMSTR, ui32Module, FIFO) = pui32Data[ui32Index];
    1f38:	bf1c      	itt	ne
    1f3a:	f853 1b04 	ldrne.w	r1, [r3], #4
    1f3e:	6021      	strne	r1, [r4, #0]
    1f40:	f853 2b04 	ldr.w	r2, [r3], #4
    1f44:	6022      	str	r2, [r4, #0]
    1f46:	f853 0b04 	ldr.w	r0, [r3], #4
    1f4a:	6020      	str	r0, [r4, #0]
    1f4c:	f853 1b04 	ldr.w	r1, [r3], #4
    1f50:	6021      	str	r1, [r4, #0]
    1f52:	f853 2b04 	ldr.w	r2, [r3], #4
    1f56:	6022      	str	r2, [r4, #0]
    1f58:	f853 0b04 	ldr.w	r0, [r3], #4
    1f5c:	6020      	str	r0, [r4, #0]
    1f5e:	f853 1b04 	ldr.w	r1, [r3], #4
    1f62:	6021      	str	r1, [r4, #0]
    for ( ui32Index = 0; (4 * ui32Index) < ui32NumBytes; ui32Index++ )
    1f64:	1bda      	subs	r2, r3, r7
    1f66:	4295      	cmp	r5, r2
    1f68:	d91c      	bls.n	1fa4 <am_hal_iom_int_service.part.20+0x3b0>
        AM_REGn(IOMSTR, ui32Module, FIFO) = pui32Data[ui32Index];
    1f6a:	469c      	mov	ip, r3
    1f6c:	3320      	adds	r3, #32
    1f6e:	f85c 0b04 	ldr.w	r0, [ip], #4
    1f72:	6020      	str	r0, [r4, #0]
    1f74:	f853 1c1c 	ldr.w	r1, [r3, #-28]
    1f78:	6021      	str	r1, [r4, #0]
    1f7a:	f8dc 2004 	ldr.w	r2, [ip, #4]
    1f7e:	6022      	str	r2, [r4, #0]
    1f80:	f853 0c14 	ldr.w	r0, [r3, #-20]
    1f84:	6020      	str	r0, [r4, #0]
    1f86:	f853 1c10 	ldr.w	r1, [r3, #-16]
    1f8a:	6021      	str	r1, [r4, #0]
    1f8c:	f853 2c0c 	ldr.w	r2, [r3, #-12]
    1f90:	6022      	str	r2, [r4, #0]
    1f92:	f853 0c08 	ldr.w	r0, [r3, #-8]
    1f96:	6020      	str	r0, [r4, #0]
    1f98:	f853 1c04 	ldr.w	r1, [r3, #-4]
    1f9c:	6021      	str	r1, [r4, #0]
    for ( ui32Index = 0; (4 * ui32Index) < ui32NumBytes; ui32Index++ )
    1f9e:	1bda      	subs	r2, r3, r7
    1fa0:	4295      	cmp	r5, r2
    1fa2:	d8e2      	bhi.n	1f6a <am_hal_iom_int_service.part.20+0x376>
                AM_BFWn(IOMSTR, ui32Module, INTCLR, THR, 1);
    1fa4:	f8da 7000 	ldr.w	r7, [sl]
    1fa8:	f047 0302 	orr.w	r3, r7, #2
    1fac:	f8ca 3000 	str.w	r3, [sl]
                psBuffer->ui32BytesLeft -= ui32NumBytes;
    1fb0:	68b0      	ldr	r0, [r6, #8]
                psBuffer->pui32Data += (ui32NumBytes / 4);
    1fb2:	6877      	ldr	r7, [r6, #4]
    1fb4:	f025 0c03 	bic.w	ip, r5, #3
    1fb8:	4467      	add	r7, ip
                psBuffer->ui32BytesLeft -= ui32NumBytes;
    1fba:	1b45      	subs	r5, r0, r5
    1fbc:	60b5      	str	r5, [r6, #8]
                psBuffer->pui32Data += (ui32NumBytes / 4);
    1fbe:	6077      	str	r7, [r6, #4]
                if ( 0 == psBuffer->ui32BytesLeft )
    1fc0:	2d00      	cmp	r5, #0
    1fc2:	f43f aeb4 	beq.w	1d2e <am_hal_iom_int_service.part.20+0x13a>
    return AM_BFRn(IOMSTR, ui32Module, FIFOPTR, FIFOSIZ);
    1fc6:	f8d8 1000 	ldr.w	r1, [r8]
            } while ( am_hal_iom_fifo_full_slots(ui32Module) <= thresh );
    1fca:	b2ca      	uxtb	r2, r1
    1fcc:	4593      	cmp	fp, r2
    1fce:	f4bf af7b 	bcs.w	1ec8 <am_hal_iom_int_service.part.20+0x2d4>
    1fd2:	e6ac      	b.n	1d2e <am_hal_iom_int_service.part.20+0x13a>
    am_hal_debug_assert_msg((am_hal_iom_fifo_empty_slots(ui32Module) >= ui32NumBytes),
    1fd4:	4a4a      	ldr	r2, [pc, #296]	; (2100 <am_hal_iom_int_service.part.20+0x50c>)
    1fd6:	484b      	ldr	r0, [pc, #300]	; (2104 <am_hal_iom_int_service.part.20+0x510>)
    1fd8:	f640 7145 	movw	r1, #3909	; 0xf45
    1fdc:	f7ff fc9c 	bl	1918 <am_hal_debug_error>
    1fe0:	e792      	b.n	1f08 <am_hal_iom_int_service.part.20+0x314>
    return AM_BFRn(IOMSTR, ui32Module, FIFOPTR, FIFOSIZ);
    1fe2:	f8da 2000 	ldr.w	r2, [sl]
        am_hal_debug_assert_msg((am_hal_iom_fifo_full_slots(ui32Module) >= ui32NumBytes),
    1fe6:	b2d0      	uxtb	r0, r2
    1fe8:	4287      	cmp	r7, r0
    1fea:	f67f aef4 	bls.w	1dd6 <am_hal_iom_int_service.part.20+0x1e2>
    1fee:	4a46      	ldr	r2, [pc, #280]	; (2108 <am_hal_iom_int_service.part.20+0x514>)
    1ff0:	4844      	ldr	r0, [pc, #272]	; (2104 <am_hal_iom_int_service.part.20+0x510>)
    1ff2:	9301      	str	r3, [sp, #4]
    1ff4:	f44f 6178 	mov.w	r1, #3968	; 0xf80
    1ff8:	f7ff fc8e 	bl	1918 <am_hal_debug_error>
    1ffc:	9b01      	ldr	r3, [sp, #4]
    1ffe:	e6ea      	b.n	1dd6 <am_hal_iom_int_service.part.20+0x1e2>
    return AM_BFRn(IOMSTR, ui32Module, FIFOPTR, FIFOSIZ);
    2000:	f8d8 b100 	ldr.w	fp, [r8, #256]	; 0x100
    if ( AM_REG_IOMSTR_CFG_FULLDUP_NORMAL == (AM_REGn(IOMSTR, ui32Module, CFG) & AM_REG_IOMSTR_CFG_FULLDUP_M) )
    2004:	f8d8 311c 	ldr.w	r3, [r8, #284]	; 0x11c
            am_hal_iom_fifo_read(ui32Module, psBuffer->pui32Data, ui32NumBytes);
    2008:	f8d2 9004 	ldr.w	r9, [r2, #4]
    if ( AM_REG_IOMSTR_CFG_FULLDUP_NORMAL == (AM_REGn(IOMSTR, ui32Module, CFG) & AM_REG_IOMSTR_CFG_FULLDUP_M) )
    200c:	071b      	lsls	r3, r3, #28
    200e:	fa5f fa8b 	uxtb.w	sl, fp
    2012:	d569      	bpl.n	20e8 <am_hal_iom_int_service.part.20+0x4f4>
    for ( i = 0; i < ui32NumWords; i++ )
    2014:	ea5f 009a 	movs.w	r0, sl, lsr #2
    2018:	f00b 0203 	and.w	r2, fp, #3
    201c:	d058      	beq.n	20d0 <am_hal_iom_int_service.part.20+0x4dc>
        pui32Data[i] = AM_REGn(IOMSTR, ui32Module, FIFO);
    201e:	464b      	mov	r3, r9
    2020:	f8d8 1000 	ldr.w	r1, [r8]
    2024:	f843 1b04 	str.w	r1, [r3], #4
    2028:	eb09 0e80 	add.w	lr, r9, r0, lsl #2
    202c:	ebae 0c09 	sub.w	ip, lr, r9
    2030:	f1ac 0b04 	sub.w	fp, ip, #4
    for ( i = 0; i < ui32NumWords; i++ )
    2034:	4573      	cmp	r3, lr
    2036:	f3cb 0182 	ubfx	r1, fp, #2, #3
    203a:	d049      	beq.n	20d0 <am_hal_iom_int_service.part.20+0x4dc>
    203c:	b349      	cbz	r1, 2092 <am_hal_iom_int_service.part.20+0x49e>
    203e:	2901      	cmp	r1, #1
    2040:	d021      	beq.n	2086 <am_hal_iom_int_service.part.20+0x492>
    2042:	2902      	cmp	r1, #2
    2044:	d01b      	beq.n	207e <am_hal_iom_int_service.part.20+0x48a>
    2046:	2903      	cmp	r1, #3
    2048:	d015      	beq.n	2076 <am_hal_iom_int_service.part.20+0x482>
    204a:	2904      	cmp	r1, #4
    204c:	d00f      	beq.n	206e <am_hal_iom_int_service.part.20+0x47a>
    204e:	2905      	cmp	r1, #5
    2050:	d009      	beq.n	2066 <am_hal_iom_int_service.part.20+0x472>
    2052:	2906      	cmp	r1, #6
        pui32Data[i] = AM_REGn(IOMSTR, ui32Module, FIFO);
    2054:	bf1c      	itt	ne
    2056:	f8d8 1000 	ldrne.w	r1, [r8]
    205a:	f843 1b04 	strne.w	r1, [r3], #4
    205e:	f8d8 1000 	ldr.w	r1, [r8]
    2062:	f843 1b04 	str.w	r1, [r3], #4
    2066:	f8d8 1000 	ldr.w	r1, [r8]
    206a:	f843 1b04 	str.w	r1, [r3], #4
    206e:	f8d8 1000 	ldr.w	r1, [r8]
    2072:	f843 1b04 	str.w	r1, [r3], #4
    2076:	f8d8 1000 	ldr.w	r1, [r8]
    207a:	f843 1b04 	str.w	r1, [r3], #4
    207e:	f8d8 1000 	ldr.w	r1, [r8]
    2082:	f843 1b04 	str.w	r1, [r3], #4
    2086:	f8d8 1000 	ldr.w	r1, [r8]
    208a:	f843 1b04 	str.w	r1, [r3], #4
    for ( i = 0; i < ui32NumWords; i++ )
    208e:	4573      	cmp	r3, lr
    2090:	d01e      	beq.n	20d0 <am_hal_iom_int_service.part.20+0x4dc>
        pui32Data[i] = AM_REGn(IOMSTR, ui32Module, FIFO);
    2092:	469a      	mov	sl, r3
    2094:	f8d8 c000 	ldr.w	ip, [r8]
    2098:	f84a cb04 	str.w	ip, [sl], #4
    209c:	f8d8 b000 	ldr.w	fp, [r8]
    20a0:	f8c3 b004 	str.w	fp, [r3, #4]
    20a4:	f8d8 c000 	ldr.w	ip, [r8]
    20a8:	f8ca c004 	str.w	ip, [sl, #4]
    20ac:	f8d8 1000 	ldr.w	r1, [r8]
    20b0:	60d9      	str	r1, [r3, #12]
    20b2:	f8d8 1000 	ldr.w	r1, [r8]
    20b6:	6119      	str	r1, [r3, #16]
    20b8:	f8d8 1000 	ldr.w	r1, [r8]
    20bc:	6159      	str	r1, [r3, #20]
    20be:	f8d8 1000 	ldr.w	r1, [r8]
    20c2:	6199      	str	r1, [r3, #24]
    20c4:	f8d8 1000 	ldr.w	r1, [r8]
    20c8:	61d9      	str	r1, [r3, #28]
    20ca:	3320      	adds	r3, #32
    for ( i = 0; i < ui32NumWords; i++ )
    20cc:	4573      	cmp	r3, lr
    20ce:	d1e0      	bne.n	2092 <am_hal_iom_int_service.part.20+0x49e>
    if ( ui32Leftovers )
    20d0:	b142      	cbz	r2, 20e4 <am_hal_iom_int_service.part.20+0x4f0>
        sTempBuffer.words[0] = AM_REGn(IOMSTR, ui32Module, FIFO);
    20d2:	a904      	add	r1, sp, #16
    20d4:	f8d8 3000 	ldr.w	r3, [r8]
    20d8:	f841 3d04 	str.w	r3, [r1, #-4]!
    20dc:	eb09 0080 	add.w	r0, r9, r0, lsl #2
    20e0:	f002 fd06 	bl	4af0 <memcpy>
    20e4:	5d2b      	ldrb	r3, [r5, r4]
    20e6:	e5a8      	b.n	1c3a <am_hal_iom_int_service.part.20+0x46>
    return AM_BFRn(IOMSTR, ui32Module, FIFOPTR, FIFOSIZ);
    20e8:	f8d8 2100 	ldr.w	r2, [r8, #256]	; 0x100
        am_hal_debug_assert_msg((am_hal_iom_fifo_full_slots(ui32Module) >= ui32NumBytes),
    20ec:	b2d1      	uxtb	r1, r2
    20ee:	458a      	cmp	sl, r1
    20f0:	d990      	bls.n	2014 <am_hal_iom_int_service.part.20+0x420>
    20f2:	4a05      	ldr	r2, [pc, #20]	; (2108 <am_hal_iom_int_service.part.20+0x514>)
    20f4:	4803      	ldr	r0, [pc, #12]	; (2104 <am_hal_iom_int_service.part.20+0x510>)
    20f6:	f44f 6178 	mov.w	r1, #3968	; 0xf80
    20fa:	f7ff fc0d 	bl	1918 <am_hal_debug_error>
    20fe:	e789      	b.n	2014 <am_hal_iom_int_service.part.20+0x420>
    2100:	00004b80 	.word	0x00004b80
    2104:	00004bb4 	.word	0x00004bb4
    2108:	00004bc8 	.word	0x00004bc8

0000210c <am_hal_iom_pwrctrl_enable>:
    am_hal_debug_assert_msg(ui32Module < AM_REG_IOMSTR_NUM_MODULES,
    210c:	2805      	cmp	r0, #5
{
    210e:	b510      	push	{r4, lr}
    2110:	4604      	mov	r4, r0
    am_hal_debug_assert_msg(ui32Module < AM_REG_IOMSTR_NUM_MODULES,
    2112:	d905      	bls.n	2120 <am_hal_iom_pwrctrl_enable+0x14>
    2114:	4a05      	ldr	r2, [pc, #20]	; (212c <am_hal_iom_pwrctrl_enable+0x20>)
    2116:	4806      	ldr	r0, [pc, #24]	; (2130 <am_hal_iom_pwrctrl_enable+0x24>)
    2118:	f240 21d5 	movw	r1, #725	; 0x2d5
    211c:	f7ff fbfc 	bl	1918 <am_hal_debug_error>
    am_hal_pwrctrl_periph_enable(AM_HAL_PWRCTRL_IOM0 << ui32Module);
    2120:	2002      	movs	r0, #2
    2122:	40a0      	lsls	r0, r4
}
    2124:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    am_hal_pwrctrl_periph_enable(AM_HAL_PWRCTRL_IOM0 << ui32Module);
    2128:	f001 beb4 	b.w	3e94 <am_hal_pwrctrl_periph_enable>
    212c:	00004c34 	.word	0x00004c34
    2130:	00004bb4 	.word	0x00004bb4

00002134 <am_hal_iom_enable>:
    if ( ui32Module < AM_REG_IOMSTR_NUM_MODULES )
    2134:	2805      	cmp	r0, #5
    2136:	d80f      	bhi.n	2158 <am_hal_iom_enable+0x24>
        AM_REGn(IOMSTR, ui32Module, CFG) |= AM_REG_IOMSTR_CFG_IFCEN(1);
    2138:	f500 23a0 	add.w	r3, r0, #327680	; 0x50000
    213c:	3304      	adds	r3, #4
    213e:	031b      	lsls	r3, r3, #12
        g_bIomBusy[ui32Module] = false;
    2140:	4906      	ldr	r1, [pc, #24]	; (215c <am_hal_iom_enable+0x28>)
        AM_REGn(IOMSTR, ui32Module, CFG) |= AM_REG_IOMSTR_CFG_IFCEN(1);
    2142:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
{
    2146:	b410      	push	{r4}
        AM_REGn(IOMSTR, ui32Module, CFG) |= AM_REG_IOMSTR_CFG_IFCEN(1);
    2148:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
        g_bIomBusy[ui32Module] = false;
    214c:	2400      	movs	r4, #0
        AM_REGn(IOMSTR, ui32Module, CFG) |= AM_REG_IOMSTR_CFG_IFCEN(1);
    214e:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
        g_bIomBusy[ui32Module] = false;
    2152:	540c      	strb	r4, [r1, r0]
}
    2154:	f85d 4b04 	ldr.w	r4, [sp], #4
    2158:	4770      	bx	lr
    215a:	bf00      	nop
    215c:	10000854 	.word	0x10000854

00002160 <am_hal_iom_disable>:
    if ( ui32Module < AM_REG_IOMSTR_NUM_MODULES )
    2160:	2805      	cmp	r0, #5
    2162:	d80d      	bhi.n	2180 <am_hal_iom_disable+0x20>
    2164:	4a07      	ldr	r2, [pc, #28]	; (2184 <am_hal_iom_disable+0x24>)
    while ( g_bIomBusy[ui32Module] );
    2166:	5c13      	ldrb	r3, [r2, r0]
    2168:	2b00      	cmp	r3, #0
    216a:	d1fc      	bne.n	2166 <am_hal_iom_disable+0x6>
        AM_REGn(IOMSTR, ui32Module, CFG) &= ~(AM_REG_IOMSTR_CFG_IFCEN(1));
    216c:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
    2170:	3004      	adds	r0, #4
    2172:	0301      	lsls	r1, r0, #12
    2174:	f8d1 211c 	ldr.w	r2, [r1, #284]	; 0x11c
    2178:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
    217c:	f8c1 311c 	str.w	r3, [r1, #284]	; 0x11c
    2180:	4770      	bx	lr
    2182:	bf00      	nop
    2184:	10000854 	.word	0x10000854

00002188 <am_hal_iom_power_on_restore>:
    am_hal_debug_assert_msg(ui32Module < AM_REG_IOMSTR_NUM_MODULES,
    2188:	2805      	cmp	r0, #5
{
    218a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    218c:	4604      	mov	r4, r0
    am_hal_debug_assert_msg(ui32Module < AM_REG_IOMSTR_NUM_MODULES,
    218e:	d81d      	bhi.n	21cc <am_hal_iom_power_on_restore+0x44>
    if ( am_hal_iom_pwrsave[ui32Module].bValid == 0 )
    2190:	eb04 0584 	add.w	r5, r4, r4, lsl #2
    2194:	4f11      	ldr	r7, [pc, #68]	; (21dc <am_hal_iom_power_on_restore+0x54>)
    2196:	00ad      	lsls	r5, r5, #2
    2198:	197e      	adds	r6, r7, r5
    219a:	6933      	ldr	r3, [r6, #16]
    219c:	b1ab      	cbz	r3, 21ca <am_hal_iom_power_on_restore+0x42>
    am_hal_pwrctrl_periph_enable(AM_HAL_PWRCTRL_IOM0 << ui32Module);
    219e:	2002      	movs	r0, #2
    21a0:	40a0      	lsls	r0, r4
    21a2:	f001 fe77 	bl	3e94 <am_hal_pwrctrl_periph_enable>
    AM_REGn(IOMSTR, ui32Module, FIFOTHR) = am_hal_iom_pwrsave[ui32Module].FIFOTHR;
    21a6:	f504 20a0 	add.w	r0, r4, #327680	; 0x50000
    21aa:	3004      	adds	r0, #4
    21ac:	0301      	lsls	r1, r0, #12
    21ae:	597a      	ldr	r2, [r7, r5]
    21b0:	f8c1 2108 	str.w	r2, [r1, #264]	; 0x108
    AM_REGn(IOMSTR, ui32Module, CLKCFG) = am_hal_iom_pwrsave[ui32Module].CLKCFG;
    21b4:	6874      	ldr	r4, [r6, #4]
    21b6:	f8c1 410c 	str.w	r4, [r1, #268]	; 0x10c
    AM_REGn(IOMSTR, ui32Module, CFG) = am_hal_iom_pwrsave[ui32Module].CFG;
    21ba:	68b7      	ldr	r7, [r6, #8]
    21bc:	f8c1 711c 	str.w	r7, [r1, #284]	; 0x11c
    AM_REGn(IOMSTR, ui32Module, INTEN) = am_hal_iom_pwrsave[ui32Module].INTEN;
    21c0:	68f5      	ldr	r5, [r6, #12]
    21c2:	f8c1 5200 	str.w	r5, [r1, #512]	; 0x200
    am_hal_iom_pwrsave[ui32Module].bValid = 0;
    21c6:	2300      	movs	r3, #0
    21c8:	6133      	str	r3, [r6, #16]
    21ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    am_hal_debug_assert_msg(ui32Module < AM_REG_IOMSTR_NUM_MODULES,
    21cc:	4a04      	ldr	r2, [pc, #16]	; (21e0 <am_hal_iom_power_on_restore+0x58>)
    21ce:	4805      	ldr	r0, [pc, #20]	; (21e4 <am_hal_iom_power_on_restore+0x5c>)
    21d0:	f240 3136 	movw	r1, #822	; 0x336
    21d4:	f7ff fba0 	bl	1918 <am_hal_debug_error>
    21d8:	e7da      	b.n	2190 <am_hal_iom_power_on_restore+0x8>
    21da:	bf00      	nop
    21dc:	10000b90 	.word	0x10000b90
    21e0:	00004c34 	.word	0x00004c34
    21e4:	00004bb4 	.word	0x00004bb4

000021e8 <am_hal_iom_power_off_save>:
    am_hal_debug_assert_msg(ui32Module < AM_REG_IOMSTR_NUM_MODULES,
    21e8:	2805      	cmp	r0, #5
{
    21ea:	b510      	push	{r4, lr}
    21ec:	4604      	mov	r4, r0
    am_hal_debug_assert_msg(ui32Module < AM_REG_IOMSTR_NUM_MODULES,
    21ee:	d905      	bls.n	21fc <am_hal_iom_power_off_save+0x14>
    21f0:	4a11      	ldr	r2, [pc, #68]	; (2238 <am_hal_iom_power_off_save+0x50>)
    21f2:	4812      	ldr	r0, [pc, #72]	; (223c <am_hal_iom_power_off_save+0x54>)
    21f4:	f240 316a 	movw	r1, #874	; 0x36a
    21f8:	f7ff fb8e 	bl	1918 <am_hal_debug_error>
    am_hal_iom_pwrsave[ui32Module].FIFOTHR = AM_REGn(IOMSTR, ui32Module, FIFOTHR);
    21fc:	f504 23a0 	add.w	r3, r4, #327680	; 0x50000
    2200:	3304      	adds	r3, #4
    2202:	031b      	lsls	r3, r3, #12
    2204:	eb04 0284 	add.w	r2, r4, r4, lsl #2
    2208:	0091      	lsls	r1, r2, #2
    220a:	4a0d      	ldr	r2, [pc, #52]	; (2240 <am_hal_iom_power_off_save+0x58>)
    220c:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
    2210:	5050      	str	r0, [r2, r1]
    2212:	440a      	add	r2, r1
    am_hal_iom_pwrsave[ui32Module].CLKCFG = AM_REGn(IOMSTR, ui32Module, CLKCFG);
    2214:	f8d3 110c 	ldr.w	r1, [r3, #268]	; 0x10c
    2218:	6051      	str	r1, [r2, #4]
    am_hal_iom_pwrsave[ui32Module].CFG = AM_REGn(IOMSTR, ui32Module, CFG);
    221a:	f8d3 011c 	ldr.w	r0, [r3, #284]	; 0x11c
    221e:	6090      	str	r0, [r2, #8]
    am_hal_iom_pwrsave[ui32Module].INTEN = AM_REGn(IOMSTR, ui32Module, INTEN);
    2220:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    2224:	60d3      	str	r3, [r2, #12]
    am_hal_pwrctrl_periph_disable(AM_HAL_PWRCTRL_IOM0 << ui32Module);
    2226:	2002      	movs	r0, #2
    am_hal_iom_pwrsave[ui32Module].bValid = 1;
    2228:	2101      	movs	r1, #1
    am_hal_pwrctrl_periph_disable(AM_HAL_PWRCTRL_IOM0 << ui32Module);
    222a:	40a0      	lsls	r0, r4
    am_hal_iom_pwrsave[ui32Module].bValid = 1;
    222c:	6111      	str	r1, [r2, #16]
}
    222e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    am_hal_pwrctrl_periph_disable(AM_HAL_PWRCTRL_IOM0 << ui32Module);
    2232:	f001 be71 	b.w	3f18 <am_hal_pwrctrl_periph_disable>
    2236:	bf00      	nop
    2238:	00004c00 	.word	0x00004c00
    223c:	00004bb4 	.word	0x00004bb4
    2240:	10000b90 	.word	0x10000b90

00002244 <am_hal_iom_config>:
    if ( ui32Module >= AM_REG_IOMSTR_NUM_MODULES )
    2244:	2805      	cmp	r0, #5
    2246:	f200 80e0 	bhi.w	240a <am_hal_iom_config+0x1c6>
{
    224a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    if ( psConfig->bSPHA )
    224e:	7a0d      	ldrb	r5, [r1, #8]
    ui32Config = psConfig->ui32InterfaceMode;
    2250:	680b      	ldr	r3, [r1, #0]
    if ( psConfig->bSPHA )
    2252:	b10d      	cbz	r5, 2258 <am_hal_iom_config+0x14>
        ui32Config |= AM_REG_IOMSTR_CFG_SPHA(1);
    2254:	f043 0304 	orr.w	r3, r3, #4
    if ( psConfig->bSPOL )
    2258:	7a4a      	ldrb	r2, [r1, #9]
    225a:	b10a      	cbz	r2, 2260 <am_hal_iom_config+0x1c>
        ui32Config |= AM_REG_IOMSTR_CFG_SPOL(1);
    225c:	f043 0302 	orr.w	r3, r3, #2
    if ( psConfig->ui32ClockFrequency >= 16000000UL)
    2260:	684c      	ldr	r4, [r1, #4]
    2262:	4e83      	ldr	r6, [pc, #524]	; (2470 <am_hal_iom_config+0x22c>)
    AM_REGn(IOMSTR, ui32Module, CFG) = ui32Config;
    2264:	f500 27a0 	add.w	r7, r0, #327680	; 0x50000
    2268:	3704      	adds	r7, #4
    if ( psConfig->ui32ClockFrequency >= 16000000UL)
    226a:	42b4      	cmp	r4, r6
    AM_REGn(IOMSTR, ui32Module, CFG) = ui32Config;
    226c:	ea4f 3407 	mov.w	r4, r7, lsl #12
        ui32Config |= AM_REG_IOMSTR_CFG_STARTRD(2);
    2270:	bf88      	it	hi
    2272:	f043 0320 	orrhi.w	r3, r3, #32
    AM_REGn(IOMSTR, ui32Module, CFG) = ui32Config;
    2276:	f8c4 311c 	str.w	r3, [r4, #284]	; 0x11c
        (AM_REG_IOMSTR_FIFOTHR_FIFOWTHR(check_iom_threshold(psConfig->ui8WriteThreshold)) |
    227a:	7a8a      	ldrb	r2, [r1, #10]
         AM_REG_IOMSTR_FIFOTHR_FIFORTHR(check_iom_threshold(psConfig->ui8ReadThreshold)));
    227c:	7acb      	ldrb	r3, [r1, #11]
        (AM_REG_IOMSTR_FIFOTHR_FIFOWTHR(check_iom_threshold(psConfig->ui8WriteThreshold)) |
    227e:	2a7c      	cmp	r2, #124	; 0x7c
    2280:	bf28      	it	cs
    2282:	227c      	movcs	r2, #124	; 0x7c
    2284:	2a04      	cmp	r2, #4
    2286:	bf38      	it	cc
    2288:	2204      	movcc	r2, #4
    228a:	0216      	lsls	r6, r2, #8
         AM_REG_IOMSTR_FIFOTHR_FIFORTHR(check_iom_threshold(psConfig->ui8ReadThreshold)));
    228c:	2b7c      	cmp	r3, #124	; 0x7c
    228e:	bf28      	it	cs
    2290:	237c      	movcs	r3, #124	; 0x7c
        (AM_REG_IOMSTR_FIFOTHR_FIFOWTHR(check_iom_threshold(psConfig->ui8WriteThreshold)) |
    2292:	f406 47fe 	and.w	r7, r6, #32512	; 0x7f00
    2296:	2b04      	cmp	r3, #4
    2298:	bf2c      	ite	cs
    229a:	ea47 0203 	orrcs.w	r2, r7, r3
    229e:	f047 0204 	orrcc.w	r2, r7, #4
    if ((0 != ui32Module) && (4 != ui32Module) && (6 != ui32Module) &&
    22a2:	f030 0304 	bics.w	r3, r0, #4
    AM_REGn(IOMSTR, ui32Module, FIFOTHR) =
    22a6:	f8c4 2108 	str.w	r2, [r4, #264]	; 0x108
    if ((0 != ui32Module) && (4 != ui32Module) && (6 != ui32Module) &&
    22aa:	d005      	beq.n	22b8 <am_hal_iom_config+0x74>
    if ( (AM_REG(MCUCTRL, CHIPREV) & 0xFF) ==
    22ac:	4b71      	ldr	r3, [pc, #452]	; (2474 <am_hal_iom_config+0x230>)
    22ae:	681e      	ldr	r6, [r3, #0]
    22b0:	b2f7      	uxtb	r7, r6
    22b2:	2f22      	cmp	r7, #34	; 0x22
    22b4:	f000 80ae 	beq.w	2414 <am_hal_iom_config+0x1d0>
      ui32ClkCfg = iom_get_interface_clock_cfg(psConfig->ui32ClockFrequency,
    22b8:	f8d1 e004 	ldr.w	lr, [r1, #4]
    if ( ui32FreqHz == 0 )
    22bc:	f1be 0f00 	cmp.w	lr, #0
    22c0:	f000 8093 	beq.w	23ea <am_hal_iom_config+0x1a6>
    i32Div = (ui32HFRCfreqHz / ui32FreqHz) + ((ui32HFRCfreqHz % ui32FreqHz) ? 1 : 0);    // Round up (ceiling)
    22c4:	4b6c      	ldr	r3, [pc, #432]	; (2478 <am_hal_iom_config+0x234>)
    22c6:	fbb3 f7fe 	udiv	r7, r3, lr
    22ca:	fb0e 3617 	mls	r6, lr, r7, r3
    22ce:	2e00      	cmp	r6, #0
    22d0:	bf18      	it	ne
    22d2:	3701      	addne	r7, #1
    i32N = 31 - AM_INSTR_CLZ((i32Div & (-i32Div)));
    22d4:	427a      	negs	r2, r7
    22d6:	403a      	ands	r2, r7
    22d8:	fab2 f882 	clz	r8, r2
    22dc:	f1c8 031f 	rsb	r3, r8, #31
    22e0:	2b06      	cmp	r3, #6
    22e2:	bfa8      	it	ge
    22e4:	2306      	movge	r3, #6
                    (ui32FreqHz <= ((ui32HFRCfreqHz / 2) - 1)) ) ) ) ? 1 : 0;
    22e6:	f5be 6f37 	cmp.w	lr, #2928	; 0xb70
    22ea:	f240 808f 	bls.w	240c <am_hal_iom_config+0x1c8>
    22ee:	f5ae 0974 	sub.w	r9, lr, #15990784	; 0xf40000
    22f2:	4e62      	ldr	r6, [pc, #392]	; (247c <am_hal_iom_config+0x238>)
    22f4:	f5a9 5210 	sub.w	r2, r9, #9216	; 0x2400
    22f8:	42b2      	cmp	r2, r6
    22fa:	bf8b      	itete	hi
    22fc:	f04f 0c00 	movhi.w	ip, #0
    2300:	f44f 6c00 	movls.w	ip, #2048	; 0x800
    2304:	2201      	movhi	r2, #1
    2306:	2203      	movls	r2, #3
    ui32Denom = ( 1 << i32N ) * ( 1 + (ui32Div3 * 2) );
    2308:	fa02 fa03 	lsl.w	sl, r2, r3
    ui32TotPer = i32Div / ui32Denom;
    230c:	fbb7 f6fa 	udiv	r6, r7, sl
    ui32TotPer += (i32Div % ui32Denom) ? 1 : 0;
    2310:	fb0a 7b16 	mls	fp, sl, r6, r7
    2314:	f1bb 0f00 	cmp.w	fp, #0
    2318:	bf18      	it	ne
    231a:	3601      	addne	r6, #1
    ui32v1 = 31 - AM_INSTR_CLZ(ui32TotPer);     // v1 = log2(TotPer)
    231c:	fab6 f886 	clz	r8, r6
    2320:	f1c8 091f 	rsb	r9, r8, #31
    ui32Fsel = (ui32v1 > 7) ? ui32v1 + i32N - 7 : i32N;
    2324:	f1b9 0f07 	cmp.w	r9, #7
    2328:	f240 808f 	bls.w	244a <am_hal_iom_config+0x206>
    232c:	3b07      	subs	r3, #7
    232e:	444b      	add	r3, r9
    ui32Fsel++;
    2330:	f103 0b01 	add.w	fp, r3, #1
    if ( ui32Fsel > 7 )
    2334:	f1bb 0f07 	cmp.w	fp, #7
    2338:	d857      	bhi.n	23ea <am_hal_iom_config+0x1a6>
        ui32TotPer = ui32TotPer>>(ui32v1-7);
    233a:	f1a9 0807 	sub.w	r8, r9, #7
        ui32TotPer += ((ui32DivEn) % (1 << (ui32v1 - 7))) ? 1 : 0;
    233e:	f04f 0a01 	mov.w	sl, #1
    2342:	fa0a f908 	lsl.w	r9, sl, r8
    2346:	f109 3aff 	add.w	sl, r9, #4294967295
    234a:	ea0a 0906 	and.w	r9, sl, r6
        ui32TotPer = ui32TotPer>>(ui32v1-7);
    234e:	fa26 f608 	lsr.w	r6, r6, r8
                  ((1 << (ui32Fsel - 1)) == i32Div) ) ? 0 : 1;
    2352:	f8df 814c 	ldr.w	r8, [pc, #332]	; 24a0 <am_hal_iom_config+0x25c>
        ui32TotPer += ((ui32DivEn) % (1 << (ui32v1 - 7))) ? 1 : 0;
    2356:	f1b9 0f00 	cmp.w	r9, #0
    235a:	bf18      	it	ne
    235c:	3601      	addne	r6, #1
                  ((1 << (ui32Fsel - 1)) == i32Div) ) ? 0 : 1;
    235e:	45c6      	cmp	lr, r8
    2360:	d879      	bhi.n	2456 <am_hal_iom_config+0x212>
    2362:	f04f 0e01 	mov.w	lr, #1
    2366:	fa0e fa03 	lsl.w	sl, lr, r3
    236a:	4557      	cmp	r7, sl
    236c:	d073      	beq.n	2456 <am_hal_iom_config+0x212>
    236e:	1e77      	subs	r7, r6, #1
    2370:	46b1      	mov	r9, r6
    2372:	f44f 5e80 	mov.w	lr, #4096	; 0x1000
    if (ui32Phase == 1)
    2376:	2d00      	cmp	r5, #0
    2378:	d173      	bne.n	2462 <am_hal_iom_config+0x21e>
        ui32LowPer = (ui32TotPer - 1) / 2;          // Longer low phase
    237a:	087e      	lsrs	r6, r7, #1
    ui32Denomfinal = ((1 << (ui32Fsel - 1)) * (1 + ui32Div3 * 2) * (1 + ui32DivEn * (ui32TotPer)));
    237c:	409a      	lsls	r2, r3
    ui32ClkFreq = (ui32HFRCfreqHz) / ui32Denomfinal;                           // Compute the set frequency value
    237e:	4b3e      	ldr	r3, [pc, #248]	; (2478 <am_hal_iom_config+0x234>)
    if ( (ui32ClkFreq % 250000) == 0 )
    2380:	f8df 8120 	ldr.w	r8, [pc, #288]	; 24a4 <am_hal_iom_config+0x260>
    ui32Denomfinal = ((1 << (ui32Fsel - 1)) * (1 + ui32Div3 * 2) * (1 + ui32DivEn * (ui32TotPer)));
    2384:	fb09 f202 	mul.w	r2, r9, r2
    ui32ClkCfg = AM_REG_IOMSTR_CLKCFG_FSEL(ui32Fsel)                |
    2388:	ea4f 250b 	mov.w	r5, fp, lsl #8
    ui32ClkFreq = (ui32HFRCfreqHz) / ui32Denomfinal;                           // Compute the set frequency value
    238c:	fbb3 fbf2 	udiv	fp, r3, r2
    ui32ClkFreq +=  (((ui32HFRCfreqHz) % ui32Denomfinal) > (ui32Denomfinal / 2)) ? 1 : 0;
    2390:	fb02 331b 	mls	r3, r2, fp, r3
    2394:	0852      	lsrs	r2, r2, #1
    2396:	429a      	cmp	r2, r3
    2398:	bf2c      	ite	cs
    239a:	465b      	movcs	r3, fp
    239c:	f10b 0301 	addcc.w	r3, fp, #1
    ui32ClkCfg = AM_REG_IOMSTR_CLKCFG_FSEL(ui32Fsel)                |
    23a0:	f405 65e0 	and.w	r5, r5, #1792	; 0x700
    23a4:	ea45 020c 	orr.w	r2, r5, ip
    if ( (ui32ClkFreq % 250000) == 0 )
    23a8:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 24a8 <am_hal_iom_config+0x264>
    23ac:	fba8 ba03 	umull	fp, sl, r8, r3
    ui32ClkCfg = AM_REG_IOMSTR_CLKCFG_FSEL(ui32Fsel)                |
    23b0:	ea42 020e 	orr.w	r2, r2, lr
                 AM_REG_IOMSTR_CLKCFG_LOWPER(ui32LowPer)            |
    23b4:	0436      	lsls	r6, r6, #16
    if ( (ui32ClkFreq % 250000) == 0 )
    23b6:	ea4f 4e1a 	mov.w	lr, sl, lsr #16
    ui32ClkCfg = AM_REG_IOMSTR_CLKCFG_FSEL(ui32Fsel)                |
    23ba:	ea42 6207 	orr.w	r2, r2, r7, lsl #24
                 AM_REG_IOMSTR_CLKCFG_LOWPER(ui32LowPer)            |
    23be:	f406 0c7f 	and.w	ip, r6, #16711680	; 0xff0000
    if ( (ui32ClkFreq % 250000) == 0 )
    23c2:	fb09 371e 	mls	r7, r9, lr, r3
    ui32ClkCfg = AM_REG_IOMSTR_CLKCFG_FSEL(ui32Fsel)                |
    23c6:	ea42 020c 	orr.w	r2, r2, ip
    if ( (ui32ClkFreq % 250000) == 0 )
    23ca:	b93f      	cbnz	r7, 23dc <am_hal_iom_config+0x198>
    return ui32Value  &&  !(ui32Value & (ui32Value - 1));
    23cc:	f1be 0f00 	cmp.w	lr, #0
    23d0:	d004      	beq.n	23dc <am_hal_iom_config+0x198>
    23d2:	f10e 33ff 	add.w	r3, lr, #4294967295
    23d6:	ea13 0f0e 	tst.w	r3, lr
    23da:	d033      	beq.n	2444 <am_hal_iom_config+0x200>
    return ( ((uint64_t)ui32ClkFreq) << 32) | (uint64_t)ui32ClkCfg;
    23dc:	2500      	movs	r5, #0
    23de:	ea45 0602 	orr.w	r6, r5, r2
      ui32ClkCfg = iom_get_interface_clock_cfg(psConfig->ui32ClockFrequency,
    23e2:	4637      	mov	r7, r6
    if ( ui32ClkCfg )
    23e4:	b10e      	cbz	r6, 23ea <am_hal_iom_config+0x1a6>
        AM_REGn(IOMSTR, ui32Module, CLKCFG) = (uint32_t)ui32ClkCfg;
    23e6:	f8c4 710c 	str.w	r7, [r4, #268]	; 0x10c
    23ea:	468b      	mov	fp, r1
    23ec:	4604      	mov	r4, r0
    ui32HFRC = am_hal_clkgen_sysclk_get();
    23ee:	f7ff f923 	bl	1638 <am_hal_clkgen_sysclk_get>
    ui32StatusTimeout[ui32Module] = MAX_IOM_BITS * AM_HAL_IOM_MAX_FIFO_SIZE *
    23f2:	4f23      	ldr	r7, [pc, #140]	; (2480 <am_hal_iom_config+0x23c>)
      IOM_OVERHEAD_FACTOR * (ui32HFRC / psConfig->ui32ClockFrequency);
    23f4:	f8db 1004 	ldr.w	r1, [fp, #4]
    23f8:	fbb0 f0f1 	udiv	r0, r0, r1
    23fc:	eb00 02c0 	add.w	r2, r0, r0, lsl #3
    2400:	0216      	lsls	r6, r2, #8
    ui32StatusTimeout[ui32Module] = MAX_IOM_BITS * AM_HAL_IOM_MAX_FIFO_SIZE *
    2402:	f847 6024 	str.w	r6, [r7, r4, lsl #2]
    2406:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    240a:	4770      	bx	lr
                    (ui32FreqHz <= ((ui32HFRCfreqHz / 2) - 1)) ) ) ) ? 1 : 0;
    240c:	f44f 6c00 	mov.w	ip, #2048	; 0x800
    2410:	2203      	movs	r2, #3
    2412:	e779      	b.n	2308 <am_hal_iom_config+0xc4>
            isRevB2() && (AM_HAL_IOM_I2CMODE == psConfig->ui32InterfaceMode))
    2414:	680a      	ldr	r2, [r1, #0]
    2416:	2a00      	cmp	r2, #0
    2418:	f47f af4e 	bne.w	22b8 <am_hal_iom_config+0x74>
      AM_REGn(IOMSTR, ui32Module, CFG) |= AM_REG_IOMSTR_CFG_SPHA_M;
    241c:	f8d4 311c 	ldr.w	r3, [r4, #284]	; 0x11c
  if (ui32FreqHz == AM_HAL_IOM_800KHZ)
    2420:	4d18      	ldr	r5, [pc, #96]	; (2484 <am_hal_iom_config+0x240>)
      AM_REGn(IOMSTR, ui32Module, CFG) |= AM_REG_IOMSTR_CFG_SPHA_M;
    2422:	f043 0204 	orr.w	r2, r3, #4
    2426:	f8c4 211c 	str.w	r2, [r4, #284]	; 0x11c
      ui32ClkCfg = iom_get_i2c_workaround_clock_cfg(psConfig->ui32ClockFrequency);
    242a:	684a      	ldr	r2, [r1, #4]
  if (ui32FreqHz == AM_HAL_IOM_800KHZ)
    242c:	42aa      	cmp	r2, r5
    242e:	d01b      	beq.n	2468 <am_hal_iom_config+0x224>
  else if (ui32FreqHz == AM_HAL_IOM_400KHZ)
    2430:	4e15      	ldr	r6, [pc, #84]	; (2488 <am_hal_iom_config+0x244>)
    2432:	42b2      	cmp	r2, r6
    2434:	d01a      	beq.n	246c <am_hal_iom_config+0x228>
  else if (ui32FreqHz == AM_HAL_IOM_200KHZ)
    2436:	4b15      	ldr	r3, [pc, #84]	; (248c <am_hal_iom_config+0x248>)
    2438:	4f15      	ldr	r7, [pc, #84]	; (2490 <am_hal_iom_config+0x24c>)
    243a:	4d16      	ldr	r5, [pc, #88]	; (2494 <am_hal_iom_config+0x250>)
    243c:	429a      	cmp	r2, r3
    243e:	bf08      	it	eq
    2440:	462f      	moveq	r7, r5
    2442:	e7d0      	b.n	23e6 <am_hal_iom_config+0x1a2>
            ui32ClkCfg = AM_REG_IOMSTR_CLKCFG_FSEL(ui32Fsel)    |
    2444:	f445 6200 	orr.w	r2, r5, #2048	; 0x800
    2448:	e7c8      	b.n	23dc <am_hal_iom_config+0x198>
                  ((1 << (ui32Fsel - 1)) == i32Div) ) ? 0 : 1;
    244a:	f8df 8054 	ldr.w	r8, [pc, #84]	; 24a0 <am_hal_iom_config+0x25c>
    244e:	45c6      	cmp	lr, r8
    ui32Fsel++;
    2450:	f103 0b01 	add.w	fp, r3, #1
                  ((1 << (ui32Fsel - 1)) == i32Div) ) ? 0 : 1;
    2454:	d985      	bls.n	2362 <am_hal_iom_config+0x11e>
    2456:	1e77      	subs	r7, r6, #1
    2458:	f04f 0901 	mov.w	r9, #1
    245c:	f04f 0e00 	mov.w	lr, #0
    2460:	e789      	b.n	2376 <am_hal_iom_config+0x132>
        ui32LowPer = (ui32TotPer - 2) / 2;          // Longer high phase
    2462:	1eb5      	subs	r5, r6, #2
    2464:	086e      	lsrs	r6, r5, #1
    2466:	e789      	b.n	237c <am_hal_iom_config+0x138>
  if (ui32FreqHz == AM_HAL_IOM_800KHZ)
    2468:	4f0b      	ldr	r7, [pc, #44]	; (2498 <am_hal_iom_config+0x254>)
    246a:	e7bc      	b.n	23e6 <am_hal_iom_config+0x1a2>
  else if (ui32FreqHz == AM_HAL_IOM_400KHZ)
    246c:	4f0b      	ldr	r7, [pc, #44]	; (249c <am_hal_iom_config+0x258>)
    246e:	e7ba      	b.n	23e6 <am_hal_iom_config+0x1a2>
    2470:	00f423ff 	.word	0x00f423ff
    2474:	4002000c 	.word	0x4002000c
    2478:	02dc6c00 	.word	0x02dc6c00
    247c:	007a11ff 	.word	0x007a11ff
    2480:	10000a70 	.word	0x10000a70
    2484:	000c3500 	.word	0x000c3500
    2488:	00061a80 	.word	0x00061a80
    248c:	00030d40 	.word	0x00030d40
    2490:	1d0e1500 	.word	0x1d0e1500
    2494:	1d0e1400 	.word	0x1d0e1400
    2498:	1d0e1200 	.word	0x1d0e1200
    249c:	1d0e1300 	.word	0x1d0e1300
    24a0:	00b71aff 	.word	0x00b71aff
    24a4:	431bde83 	.word	0x431bde83
    24a8:	0003d090 	.word	0x0003d090

000024ac <am_hal_iom_workaround_word_write>:
{
    24ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    uint32_t ui32MaxFifoSize = ((0 == AM_BFRn(IOMSTR, WORKAROUND_IOM, CFG, FULLDUP)) ?
    24b0:	4cc9      	ldr	r4, [pc, #804]	; (27d8 <am_hal_iom_workaround_word_write+0x32c>)
    24b2:	6825      	ldr	r5, [r4, #0]
{
    24b4:	4691      	mov	r9, r2
                               AM_HAL_IOM_MAX_FIFO_SIZE : AM_HAL_IOM_MAX_FIFO_SIZE / 2);
    24b6:	f015 0f08 	tst.w	r5, #8
{
    24ba:	b08d      	sub	sp, #52	; 0x34
    am_hal_debug_assert_msg(ui32NumBytes <= 4091, "SPI transfer too big.");
    24bc:	f640 72fb 	movw	r2, #4091	; 0xffb
                               AM_HAL_IOM_MAX_FIFO_SIZE : AM_HAL_IOM_MAX_FIFO_SIZE / 2);
    24c0:	bf14      	ite	ne
    24c2:	2640      	movne	r6, #64	; 0x40
    24c4:	2680      	moveq	r6, #128	; 0x80
    am_hal_debug_assert_msg(ui32NumBytes <= 4091, "SPI transfer too big.");
    24c6:	4591      	cmp	r9, r2
{
    24c8:	4604      	mov	r4, r0
    24ca:	4688      	mov	r8, r1
    24cc:	9301      	str	r3, [sp, #4]
    am_hal_debug_assert_msg(ui32NumBytes <= 4091, "SPI transfer too big.");
    24ce:	f200 832b 	bhi.w	2b28 <am_hal_iom_workaround_word_write+0x67c>
    ui32ClkCfg = AM_REGn(IOMSTR, WORKAROUND_IOM, CLKCFG);
    24d2:	4bc2      	ldr	r3, [pc, #776]	; (27dc <am_hal_iom_workaround_word_write+0x330>)
    ui32ClkFreq = (ui32HFRCfreqHz) / ui32Denomfinal;                           // Compute the set frequency value
    24d4:	4fc2      	ldr	r7, [pc, #776]	; (27e0 <am_hal_iom_workaround_word_write+0x334>)
    ui32ClkCfg = AM_REGn(IOMSTR, WORKAROUND_IOM, CLKCFG);
    24d6:	681d      	ldr	r5, [r3, #0]
    uint32_t ui32ClkCfg = AM_REGn(IOMSTR, 4, CLKCFG);
    24d8:	681a      	ldr	r2, [r3, #0]
        if ( ui32Freq <= maxFreq && ui32Freq != 0 )
    24da:	49c2      	ldr	r1, [pc, #776]	; (27e4 <am_hal_iom_workaround_word_write+0x338>)
    24dc:	f3c2 3e00 	ubfx	lr, r2, #12, #1
    24e0:	f3c2 20c0 	ubfx	r0, r2, #11, #1
    24e4:	0e13      	lsrs	r3, r2, #24
    24e6:	fb03 f30e 	mul.w	r3, r3, lr
    24ea:	0040      	lsls	r0, r0, #1
    24ec:	3001      	adds	r0, #1
    24ee:	3301      	adds	r3, #1
    ui32Denomfinal = ((1 << (ui32Fsel - 1)) * (1 + ui32Div3 * 2) * (1 + ui32DivEn * (ui32TotPer)));
    24f0:	fb03 fa00 	mul.w	sl, r3, r0
    ui32ClkFreq +=  (((ui32HFRCfreqHz) % ui32Denomfinal) > (ui32Denomfinal / 2)) ? 1 : 0;
    24f4:	ea4f 0c5a 	mov.w	ip, sl, lsr #1
    ui32ClkFreq = (ui32HFRCfreqHz) / ui32Denomfinal;                           // Compute the set frequency value
    24f8:	fbb7 fbfa 	udiv	fp, r7, sl
    ui32ClkFreq +=  (((ui32HFRCfreqHz) % ui32Denomfinal) > (ui32Denomfinal / 2)) ? 1 : 0;
    24fc:	fb0a 721b 	mls	r2, sl, fp, r7
    2500:	4594      	cmp	ip, r2
    2502:	bf2c      	ite	cs
    2504:	46de      	movcs	lr, fp
    2506:	f10b 0e01 	addcc.w	lr, fp, #1
        if ( ui32Freq <= maxFreq && ui32Freq != 0 )
    250a:	458e      	cmp	lr, r1
    250c:	f240 835d 	bls.w	2bca <am_hal_iom_workaround_word_write+0x71e>
    ui32Denomfinal = ((1 << (ui32Fsel - 1)) * (1 + ui32Div3 * 2) * (1 + ui32DivEn * (ui32TotPer)));
    2510:	0040      	lsls	r0, r0, #1
    2512:	fb03 f300 	mul.w	r3, r3, r0
    ui32ClkFreq = (ui32HFRCfreqHz) / ui32Denomfinal;                           // Compute the set frequency value
    2516:	fbb7 faf3 	udiv	sl, r7, r3
    ui32ClkFreq +=  (((ui32HFRCfreqHz) % ui32Denomfinal) > (ui32Denomfinal / 2)) ? 1 : 0;
    251a:	fb03 771a 	mls	r7, r3, sl, r7
    251e:	085b      	lsrs	r3, r3, #1
    2520:	42bb      	cmp	r3, r7
    2522:	bf2c      	ite	cs
    2524:	4652      	movcs	r2, sl
    2526:	f10a 0201 	addcc.w	r2, sl, #1
    for ( ui32Fsel = 1; ui32Fsel < 8; ui32Fsel++ )
    252a:	428a      	cmp	r2, r1
    252c:	bf8c      	ite	hi
    252e:	f04f 0c03 	movhi.w	ip, #3
    2532:	f04f 0c02 	movls.w	ip, #2
    ui32Freq = compute_freq(AM_HAL_CLKGEN_FREQ_MAX_HZ,
    2536:	f3c5 21c0 	ubfx	r1, r5, #11, #1
    ui32Denomfinal = ((1 << (ui32Fsel - 1)) * (1 + ui32Div3 * 2) * (1 + ui32DivEn * (ui32TotPer)));
    253a:	0048      	lsls	r0, r1, #1
    ui32Freq = compute_freq(AM_HAL_CLKGEN_FREQ_MAX_HZ,
    253c:	f3c5 2b02 	ubfx	fp, r5, #8, #3
    ui32Denomfinal = ((1 << (ui32Fsel - 1)) * (1 + ui32Div3 * 2) * (1 + ui32DivEn * (ui32TotPer)));
    2540:	f10b 33ff 	add.w	r3, fp, #4294967295
    2544:	1c47      	adds	r7, r0, #1
    ui32Freq = compute_freq(AM_HAL_CLKGEN_FREQ_MAX_HZ,
    2546:	f3c5 3200 	ubfx	r2, r5, #12, #1
    254a:	0e29      	lsrs	r1, r5, #24
    ui32ClkFreq = (ui32HFRCfreqHz) / ui32Denomfinal;                           // Compute the set frequency value
    254c:	f8df b290 	ldr.w	fp, [pc, #656]	; 27e0 <am_hal_iom_workaround_word_write+0x334>
    ui32Denomfinal = ((1 << (ui32Fsel - 1)) * (1 + ui32Div3 * 2) * (1 + ui32DivEn * (ui32TotPer)));
    2550:	fa07 f003 	lsl.w	r0, r7, r3
    2554:	fb01 f102 	mul.w	r1, r1, r2
    2558:	fb01 0300 	mla	r3, r1, r0, r0
    ui32ClkFreq +=  (((ui32HFRCfreqHz) % ui32Denomfinal) > (ui32Denomfinal / 2)) ? 1 : 0;
    255c:	0859      	lsrs	r1, r3, #1
    ui32ClkFreq = (ui32HFRCfreqHz) / ui32Denomfinal;                           // Compute the set frequency value
    255e:	fbbb fef3 	udiv	lr, fp, r3
    ui32ClkFreq +=  (((ui32HFRCfreqHz) % ui32Denomfinal) > (ui32Denomfinal / 2)) ? 1 : 0;
    2562:	fb03 b01e 	mls	r0, r3, lr, fp
    2566:	4281      	cmp	r1, r0
    2568:	bf2c      	ite	cs
    256a:	4677      	movcs	r7, lr
    256c:	f10e 0701 	addcc.w	r7, lr, #1
    AM_REGn(IOMSTR, WORKAROUND_IOM, CLKCFG) = ui32HiClkCfg;
    2570:	4a9a      	ldr	r2, [pc, #616]	; (27dc <am_hal_iom_workaround_word_write+0x330>)
    ui32DelayTime = ((2 * AM_HAL_CLKGEN_FREQ_MAX_HZ) / (ui32NormalFreq * 3));
    2572:	499d      	ldr	r1, [pc, #628]	; (27e8 <am_hal_iom_workaround_word_write+0x33c>)
    ui32HiClkCfg = ((ui32ClkCfg & (~AM_REG_IOMSTR_CLKCFG_FSEL_M)) |
    2574:	f425 6ae0 	bic.w	sl, r5, #1792	; 0x700
    ui32DelayTime = ((2 * AM_HAL_CLKGEN_FREQ_MAX_HZ) / (ui32NormalFreq * 3));
    2578:	eb07 0347 	add.w	r3, r7, r7, lsl #1
    ui32HiClkCfg = ((ui32ClkCfg & (~AM_REG_IOMSTR_CLKCFG_FSEL_M)) |
    257c:	ea4a 270c 	orr.w	r7, sl, ip, lsl #8
    ((void (*)(uint32_t)) 0x0800009d)(ui32DelayTime);
    2580:	fbb1 f0f3 	udiv	r0, r1, r3
    AM_REGn(IOMSTR, WORKAROUND_IOM, CLKCFG) = ui32HiClkCfg;
    2584:	6017      	str	r7, [r2, #0]
    ((void (*)(uint32_t)) 0x0800009d)(ui32DelayTime);
    2586:	4b99      	ldr	r3, [pc, #612]	; (27ec <am_hal_iom_workaround_word_write+0x340>)
    2588:	4798      	blx	r3
    ui32Freq = compute_freq(AM_HAL_CLKGEN_FREQ_MAX_HZ,
    258a:	f3c7 22c0 	ubfx	r2, r7, #11, #1
    ui32Denomfinal = ((1 << (ui32Fsel - 1)) * (1 + ui32Div3 * 2) * (1 + ui32DivEn * (ui32TotPer)));
    258e:	0050      	lsls	r0, r2, #1
    ui32Freq = compute_freq(AM_HAL_CLKGEN_FREQ_MAX_HZ,
    2590:	f3c7 2c01 	ubfx	ip, r7, #8, #2
    2594:	f3c7 3100 	ubfx	r1, r7, #12, #1
    ui32Denomfinal = ((1 << (ui32Fsel - 1)) * (1 + ui32Div3 * 2) * (1 + ui32DivEn * (ui32TotPer)));
    2598:	3001      	adds	r0, #1
    259a:	f10c 33ff 	add.w	r3, ip, #4294967295
    ui32Freq = compute_freq(AM_HAL_CLKGEN_FREQ_MAX_HZ,
    259e:	0e3f      	lsrs	r7, r7, #24
    ui32Denomfinal = ((1 << (ui32Fsel - 1)) * (1 + ui32Div3 * 2) * (1 + ui32DivEn * (ui32TotPer)));
    25a0:	fb07 f701 	mul.w	r7, r7, r1
    25a4:	4098      	lsls	r0, r3
    25a6:	fb07 0000 	mla	r0, r7, r0, r0
    ui32ClkFreq +=  (((ui32HFRCfreqHz) % ui32Denomfinal) > (ui32Denomfinal / 2)) ? 1 : 0;
    25aa:	0842      	lsrs	r2, r0, #1
    ui32ClkFreq = (ui32HFRCfreqHz) / ui32Denomfinal;                           // Compute the set frequency value
    25ac:	fbbb f7f0 	udiv	r7, fp, r0
    ui32ClkFreq +=  (((ui32HFRCfreqHz) % ui32Denomfinal) > (ui32Denomfinal / 2)) ? 1 : 0;
    25b0:	fb00 bb17 	mls	fp, r0, r7, fp
    25b4:	455a      	cmp	r2, fp
    25b6:	bf38      	it	cc
    25b8:	3701      	addcc	r7, #1
    am_hal_debug_assert_msg(ui32HiFreq > 0, "Invalid Hi Frequency for IOM.");
    25ba:	2f00      	cmp	r7, #0
    25bc:	f000 82ad 	beq.w	2b1a <am_hal_iom_workaround_word_write+0x66e>
    uint32_t ui32ClkCfg = AM_REGn(IOMSTR, 4, CLKCFG);
    25c0:	4b86      	ldr	r3, [pc, #536]	; (27dc <am_hal_iom_workaround_word_write+0x330>)
    ui32ClkFreq = (ui32HFRCfreqHz) / ui32Denomfinal;                           // Compute the set frequency value
    25c2:	4a87      	ldr	r2, [pc, #540]	; (27e0 <am_hal_iom_workaround_word_write+0x334>)
    uint32_t ui32ClkCfg = AM_REGn(IOMSTR, 4, CLKCFG);
    25c4:	681b      	ldr	r3, [r3, #0]
        if ( ui32Freq <= maxFreq && ui32Freq != 0 )
    25c6:	f8df e234 	ldr.w	lr, [pc, #564]	; 27fc <am_hal_iom_workaround_word_write+0x350>
    25ca:	f3c3 3000 	ubfx	r0, r3, #12, #1
    25ce:	f3c3 21c0 	ubfx	r1, r3, #11, #1
    25d2:	0e1b      	lsrs	r3, r3, #24
    25d4:	fb03 f300 	mul.w	r3, r3, r0
    25d8:	0049      	lsls	r1, r1, #1
    25da:	3101      	adds	r1, #1
    25dc:	3301      	adds	r3, #1
    ui32Denomfinal = ((1 << (ui32Fsel - 1)) * (1 + ui32Div3 * 2) * (1 + ui32DivEn * (ui32TotPer)));
    25de:	fb03 f001 	mul.w	r0, r3, r1
    ui32ClkFreq +=  (((ui32HFRCfreqHz) % ui32Denomfinal) > (ui32Denomfinal / 2)) ? 1 : 0;
    25e2:	ea4f 0b50 	mov.w	fp, r0, lsr #1
    ui32ClkFreq = (ui32HFRCfreqHz) / ui32Denomfinal;                           // Compute the set frequency value
    25e6:	fbb2 fcf0 	udiv	ip, r2, r0
    ui32ClkFreq +=  (((ui32HFRCfreqHz) % ui32Denomfinal) > (ui32Denomfinal / 2)) ? 1 : 0;
    25ea:	fb00 201c 	mls	r0, r0, ip, r2
    25ee:	4583      	cmp	fp, r0
    25f0:	bf2c      	ite	cs
    25f2:	46e3      	movcs	fp, ip
    25f4:	f10c 0b01 	addcc.w	fp, ip, #1
        if ( ui32Freq <= maxFreq && ui32Freq != 0 )
    25f8:	45f3      	cmp	fp, lr
    25fa:	f240 82e4 	bls.w	2bc6 <am_hal_iom_workaround_word_write+0x71a>
    ui32Denomfinal = ((1 << (ui32Fsel - 1)) * (1 + ui32Div3 * 2) * (1 + ui32DivEn * (ui32TotPer)));
    25fe:	0048      	lsls	r0, r1, #1
    2600:	fb03 f000 	mul.w	r0, r3, r0
    ui32ClkFreq +=  (((ui32HFRCfreqHz) % ui32Denomfinal) > (ui32Denomfinal / 2)) ? 1 : 0;
    2604:	ea4f 0b50 	mov.w	fp, r0, lsr #1
    ui32ClkFreq = (ui32HFRCfreqHz) / ui32Denomfinal;                           // Compute the set frequency value
    2608:	fbb2 fcf0 	udiv	ip, r2, r0
    ui32ClkFreq +=  (((ui32HFRCfreqHz) % ui32Denomfinal) > (ui32Denomfinal / 2)) ? 1 : 0;
    260c:	fb00 201c 	mls	r0, r0, ip, r2
    2610:	4583      	cmp	fp, r0
    2612:	bf2c      	ite	cs
    2614:	46e3      	movcs	fp, ip
    2616:	f10c 0b01 	addcc.w	fp, ip, #1
        if ( ui32Freq <= maxFreq && ui32Freq != 0 )
    261a:	45f3      	cmp	fp, lr
    261c:	f240 82d8 	bls.w	2bd0 <am_hal_iom_workaround_word_write+0x724>
    ui32Denomfinal = ((1 << (ui32Fsel - 1)) * (1 + ui32Div3 * 2) * (1 + ui32DivEn * (ui32TotPer)));
    2620:	0088      	lsls	r0, r1, #2
    2622:	fb03 f000 	mul.w	r0, r3, r0
    ui32ClkFreq +=  (((ui32HFRCfreqHz) % ui32Denomfinal) > (ui32Denomfinal / 2)) ? 1 : 0;
    2626:	ea4f 0b50 	mov.w	fp, r0, lsr #1
    ui32ClkFreq = (ui32HFRCfreqHz) / ui32Denomfinal;                           // Compute the set frequency value
    262a:	fbb2 fcf0 	udiv	ip, r2, r0
    ui32ClkFreq +=  (((ui32HFRCfreqHz) % ui32Denomfinal) > (ui32Denomfinal / 2)) ? 1 : 0;
    262e:	fb00 201c 	mls	r0, r0, ip, r2
    2632:	4583      	cmp	fp, r0
    2634:	bf2c      	ite	cs
    2636:	46e3      	movcs	fp, ip
    2638:	f10c 0b01 	addcc.w	fp, ip, #1
        if ( ui32Freq <= maxFreq && ui32Freq != 0 )
    263c:	45f3      	cmp	fp, lr
    263e:	f240 82c9 	bls.w	2bd4 <am_hal_iom_workaround_word_write+0x728>
    ui32Denomfinal = ((1 << (ui32Fsel - 1)) * (1 + ui32Div3 * 2) * (1 + ui32DivEn * (ui32TotPer)));
    2642:	00c8      	lsls	r0, r1, #3
    2644:	fb03 f000 	mul.w	r0, r3, r0
    ui32ClkFreq +=  (((ui32HFRCfreqHz) % ui32Denomfinal) > (ui32Denomfinal / 2)) ? 1 : 0;
    2648:	ea4f 0b50 	mov.w	fp, r0, lsr #1
    ui32ClkFreq = (ui32HFRCfreqHz) / ui32Denomfinal;                           // Compute the set frequency value
    264c:	fbb2 fcf0 	udiv	ip, r2, r0
    ui32ClkFreq +=  (((ui32HFRCfreqHz) % ui32Denomfinal) > (ui32Denomfinal / 2)) ? 1 : 0;
    2650:	fb00 201c 	mls	r0, r0, ip, r2
    2654:	4583      	cmp	fp, r0
    2656:	bf2c      	ite	cs
    2658:	46e3      	movcs	fp, ip
    265a:	f10c 0b01 	addcc.w	fp, ip, #1
        if ( ui32Freq <= maxFreq && ui32Freq != 0 )
    265e:	45f3      	cmp	fp, lr
    2660:	f240 82ba 	bls.w	2bd8 <am_hal_iom_workaround_word_write+0x72c>
    ui32Denomfinal = ((1 << (ui32Fsel - 1)) * (1 + ui32Div3 * 2) * (1 + ui32DivEn * (ui32TotPer)));
    2664:	0108      	lsls	r0, r1, #4
    2666:	fb03 f000 	mul.w	r0, r3, r0
    ui32ClkFreq +=  (((ui32HFRCfreqHz) % ui32Denomfinal) > (ui32Denomfinal / 2)) ? 1 : 0;
    266a:	ea4f 0b50 	mov.w	fp, r0, lsr #1
    ui32ClkFreq = (ui32HFRCfreqHz) / ui32Denomfinal;                           // Compute the set frequency value
    266e:	fbb2 fcf0 	udiv	ip, r2, r0
    ui32ClkFreq +=  (((ui32HFRCfreqHz) % ui32Denomfinal) > (ui32Denomfinal / 2)) ? 1 : 0;
    2672:	fb00 201c 	mls	r0, r0, ip, r2
    2676:	4583      	cmp	fp, r0
    2678:	bf2c      	ite	cs
    267a:	46e3      	movcs	fp, ip
    267c:	f10c 0b01 	addcc.w	fp, ip, #1
        if ( ui32Freq <= maxFreq && ui32Freq != 0 )
    2680:	45f3      	cmp	fp, lr
    2682:	f240 82ab 	bls.w	2bdc <am_hal_iom_workaround_word_write+0x730>
    ui32Denomfinal = ((1 << (ui32Fsel - 1)) * (1 + ui32Div3 * 2) * (1 + ui32DivEn * (ui32TotPer)));
    2686:	0149      	lsls	r1, r1, #5
    2688:	fb03 f301 	mul.w	r3, r3, r1
    ui32ClkFreq = (ui32HFRCfreqHz) / ui32Denomfinal;                           // Compute the set frequency value
    268c:	fbb2 f0f3 	udiv	r0, r2, r3
    ui32ClkFreq +=  (((ui32HFRCfreqHz) % ui32Denomfinal) > (ui32Denomfinal / 2)) ? 1 : 0;
    2690:	fb03 2210 	mls	r2, r3, r0, r2
    2694:	085b      	lsrs	r3, r3, #1
    2696:	4293      	cmp	r3, r2
    2698:	bf2c      	ite	cs
    269a:	4601      	movcs	r1, r0
    269c:	1c41      	addcc	r1, r0, #1
    for ( ui32Fsel = 1; ui32Fsel < 8; ui32Fsel++ )
    269e:	4571      	cmp	r1, lr
    26a0:	bf8c      	ite	hi
    26a2:	2007      	movhi	r0, #7
    26a4:	2006      	movls	r0, #6
    if ( ui32Options & AM_HAL_IOM_RAW )
    26a6:	9b01      	ldr	r3, [sp, #4]
    ui32LowClkCfg = ((ui32ClkCfg & (~AM_REG_IOMSTR_CLKCFG_FSEL_M)) |
    26a8:	ea4a 2200 	orr.w	r2, sl, r0, lsl #8
    if ( ui32Options & AM_HAL_IOM_RAW )
    26ac:	f013 4080 	ands.w	r0, r3, #1073741824	; 0x40000000
    ui32LowClkCfg = ((ui32ClkCfg & (~AM_REG_IOMSTR_CLKCFG_FSEL_M)) |
    26b0:	9203      	str	r2, [sp, #12]
    if ( ui32Options & AM_HAL_IOM_RAW )
    26b2:	f000 813d 	beq.w	2930 <am_hal_iom_workaround_word_write+0x484>
        if ( pui32Data[0] & 0x80 )
    26b6:	f8d8 1000 	ldr.w	r1, [r8]
        ui32DelayTime = ((27 * AM_HAL_CLKGEN_FREQ_MAX_HZ) / (ui32HiFreq * 3));
    26ba:	4a4d      	ldr	r2, [pc, #308]	; (27f0 <am_hal_iom_workaround_word_write+0x344>)
        if ( pui32Data[0] & 0x80 )
    26bc:	f001 0380 	and.w	r3, r1, #128	; 0x80
            ui32FirstWord = 0x00000000;
    26c0:	2b00      	cmp	r3, #0
        ui32DelayTime = ((27 * AM_HAL_CLKGEN_FREQ_MAX_HZ) / (ui32HiFreq * 3));
    26c2:	eb07 0047 	add.w	r0, r7, r7, lsl #1
    26c6:	fbb2 f1f0 	udiv	r1, r2, r0
    26ca:	9107      	str	r1, [sp, #28]
            ui32FirstWord = 0x00000000;
    26cc:	bf0b      	itete	eq
    26ce:	2100      	moveq	r1, #0
    26d0:	2101      	movne	r1, #1
    26d2:	f06f 07ff 	mvneq.w	r7, #255	; 0xff
    26d6:	2700      	movne	r7, #0
    26d8:	9106      	str	r1, [sp, #24]
    ui32MaxFifoSize = ((0 == AM_BFRn(IOMSTR, ui32Module, CFG, FULLDUP)) ? AM_HAL_IOM_MAX_FIFO_SIZE : AM_HAL_IOM_MAX_FIFO_SIZE / 2);
    26da:	4b3f      	ldr	r3, [pc, #252]	; (27d8 <am_hal_iom_workaround_word_write+0x32c>)
    return (ui32MaxFifoSize - AM_BFRn(IOMSTR, ui32Module, FIFOPTR, FIFOSIZ)) & (~0x3);
    26dc:	4a45      	ldr	r2, [pc, #276]	; (27f4 <am_hal_iom_workaround_word_write+0x348>)
    ui32MaxFifoSize = ((0 == AM_BFRn(IOMSTR, ui32Module, CFG, FULLDUP)) ? AM_HAL_IOM_MAX_FIFO_SIZE : AM_HAL_IOM_MAX_FIFO_SIZE / 2);
    26de:	6818      	ldr	r0, [r3, #0]
    return (ui32MaxFifoSize - AM_BFRn(IOMSTR, ui32Module, FIFOPTR, FIFOSIZ)) & (~0x3);
    26e0:	6813      	ldr	r3, [r2, #0]
    ui32NumBytes += 4;
    26e2:	f109 0104 	add.w	r1, r9, #4
    ui32TransferSize = (ui32NumBytes <= ui32MaxFifoSize ? ui32NumBytes :
    26e6:	428e      	cmp	r6, r1
    26e8:	bf28      	it	cs
    26ea:	460e      	movcs	r6, r1
    ui32MaxFifoSize = ((0 == AM_BFRn(IOMSTR, ui32Module, CFG, FULLDUP)) ? AM_HAL_IOM_MAX_FIFO_SIZE : AM_HAL_IOM_MAX_FIFO_SIZE / 2);
    26ec:	f010 0f08 	tst.w	r0, #8
    26f0:	bf14      	ite	ne
    26f2:	2040      	movne	r0, #64	; 0x40
    26f4:	2080      	moveq	r0, #128	; 0x80
    return (ui32MaxFifoSize - AM_BFRn(IOMSTR, ui32Module, FIFOPTR, FIFOSIZ)) & (~0x3);
    26f6:	1ac2      	subs	r2, r0, r3
    am_hal_debug_assert_msg((am_hal_iom_fifo_empty_slots(ui32Module) >= ui32NumBytes),
    26f8:	f002 00fc 	and.w	r0, r2, #252	; 0xfc
    26fc:	2803      	cmp	r0, #3
    ui32NumBytes += 4;
    26fe:	9104      	str	r1, [sp, #16]
    am_hal_debug_assert_msg((am_hal_iom_fifo_empty_slots(ui32Module) >= ui32NumBytes),
    2700:	f240 8204 	bls.w	2b0c <am_hal_iom_workaround_word_write+0x660>
        AM_REGn(IOMSTR, ui32Module, FIFO) = pui32Data[ui32Index];
    2704:	493c      	ldr	r1, [pc, #240]	; (27f8 <am_hal_iom_workaround_word_write+0x34c>)
    ui32MaxFifoSize = ((0 == AM_BFRn(IOMSTR, ui32Module, CFG, FULLDUP)) ? AM_HAL_IOM_MAX_FIFO_SIZE : AM_HAL_IOM_MAX_FIFO_SIZE / 2);
    2706:	4b34      	ldr	r3, [pc, #208]	; (27d8 <am_hal_iom_workaround_word_write+0x32c>)
        AM_REGn(IOMSTR, ui32Module, FIFO) = pui32Data[ui32Index];
    2708:	600f      	str	r7, [r1, #0]
    ui32MaxFifoSize = ((0 == AM_BFRn(IOMSTR, ui32Module, CFG, FULLDUP)) ? AM_HAL_IOM_MAX_FIFO_SIZE : AM_HAL_IOM_MAX_FIFO_SIZE / 2);
    270a:	681f      	ldr	r7, [r3, #0]
    return (ui32MaxFifoSize - AM_BFRn(IOMSTR, ui32Module, FIFOPTR, FIFOSIZ)) & (~0x3);
    270c:	f853 2c1c 	ldr.w	r2, [r3, #-28]
    ui32MaxFifoSize = ((0 == AM_BFRn(IOMSTR, ui32Module, CFG, FULLDUP)) ? AM_HAL_IOM_MAX_FIFO_SIZE : AM_HAL_IOM_MAX_FIFO_SIZE / 2);
    2710:	f017 0f08 	tst.w	r7, #8
    return (ui32MaxFifoSize - AM_BFRn(IOMSTR, ui32Module, FIFOPTR, FIFOSIZ)) & (~0x3);
    2714:	f1a3 001c 	sub.w	r0, r3, #28
    ui32MaxFifoSize = ((0 == AM_BFRn(IOMSTR, ui32Module, CFG, FULLDUP)) ? AM_HAL_IOM_MAX_FIFO_SIZE : AM_HAL_IOM_MAX_FIFO_SIZE / 2);
    2718:	bf14      	ite	ne
    271a:	2040      	movne	r0, #64	; 0x40
    271c:	2080      	moveq	r0, #128	; 0x80
    return (ui32MaxFifoSize - AM_BFRn(IOMSTR, ui32Module, FIFOPTR, FIFOSIZ)) & (~0x3);
    271e:	1a81      	subs	r1, r0, r2
    am_hal_iom_fifo_write(WORKAROUND_IOM, pui32Data, ui32TransferSize - 4);
    2720:	3e04      	subs	r6, #4
    am_hal_debug_assert_msg((am_hal_iom_fifo_empty_slots(ui32Module) >= ui32NumBytes),
    2722:	f001 09fc 	and.w	r9, r1, #252	; 0xfc
    2726:	454e      	cmp	r6, r9
    2728:	f200 81e9 	bhi.w	2afe <am_hal_iom_workaround_word_write+0x652>
    for ( ui32Index = 0; (4 * ui32Index) < ui32NumBytes; ui32Index++ )
    272c:	2e00      	cmp	r6, #0
    272e:	d067      	beq.n	2800 <am_hal_iom_workaround_word_write+0x354>
        AM_REGn(IOMSTR, ui32Module, FIFO) = pui32Data[ui32Index];
    2730:	4643      	mov	r3, r8
    2732:	ea6f 0c08 	mvn.w	ip, r8
    2736:	f853 7b04 	ldr.w	r7, [r3], #4
    273a:	4a2f      	ldr	r2, [pc, #188]	; (27f8 <am_hal_iom_workaround_word_write+0x34c>)
    273c:	44c4      	add	ip, r8
    for ( ui32Index = 0; (4 * ui32Index) < ui32NumBytes; ui32Index++ )
    273e:	eba3 0b08 	sub.w	fp, r3, r8
    2742:	44b4      	add	ip, r6
    2744:	455e      	cmp	r6, fp
    2746:	f3cc 0082 	ubfx	r0, ip, #2, #3
        AM_REGn(IOMSTR, ui32Module, FIFO) = pui32Data[ui32Index];
    274a:	6017      	str	r7, [r2, #0]
    for ( ui32Index = 0; (4 * ui32Index) < ui32NumBytes; ui32Index++ )
    274c:	d958      	bls.n	2800 <am_hal_iom_workaround_word_write+0x354>
    274e:	b320      	cbz	r0, 279a <am_hal_iom_workaround_word_write+0x2ee>
    2750:	2801      	cmp	r0, #1
    2752:	d01b      	beq.n	278c <am_hal_iom_workaround_word_write+0x2e0>
    2754:	2802      	cmp	r0, #2
    2756:	d016      	beq.n	2786 <am_hal_iom_workaround_word_write+0x2da>
    2758:	2803      	cmp	r0, #3
    275a:	d011      	beq.n	2780 <am_hal_iom_workaround_word_write+0x2d4>
    275c:	2804      	cmp	r0, #4
    275e:	d00c      	beq.n	277a <am_hal_iom_workaround_word_write+0x2ce>
    2760:	2805      	cmp	r0, #5
    2762:	d007      	beq.n	2774 <am_hal_iom_workaround_word_write+0x2c8>
    2764:	2806      	cmp	r0, #6
        AM_REGn(IOMSTR, ui32Module, FIFO) = pui32Data[ui32Index];
    2766:	bf1c      	itt	ne
    2768:	f853 0b04 	ldrne.w	r0, [r3], #4
    276c:	6010      	strne	r0, [r2, #0]
    276e:	f853 1b04 	ldr.w	r1, [r3], #4
    2772:	6011      	str	r1, [r2, #0]
    2774:	f853 7b04 	ldr.w	r7, [r3], #4
    2778:	6017      	str	r7, [r2, #0]
    277a:	f853 0b04 	ldr.w	r0, [r3], #4
    277e:	6010      	str	r0, [r2, #0]
    2780:	f853 1b04 	ldr.w	r1, [r3], #4
    2784:	6011      	str	r1, [r2, #0]
    2786:	f853 7b04 	ldr.w	r7, [r3], #4
    278a:	6017      	str	r7, [r2, #0]
    278c:	f853 0b04 	ldr.w	r0, [r3], #4
    2790:	6010      	str	r0, [r2, #0]
    for ( ui32Index = 0; (4 * ui32Index) < ui32NumBytes; ui32Index++ )
    2792:	eba3 0a08 	sub.w	sl, r3, r8
    2796:	4556      	cmp	r6, sl
    2798:	d932      	bls.n	2800 <am_hal_iom_workaround_word_write+0x354>
        AM_REGn(IOMSTR, ui32Module, FIFO) = pui32Data[ui32Index];
    279a:	469e      	mov	lr, r3
    279c:	3320      	adds	r3, #32
    279e:	f85e 1b04 	ldr.w	r1, [lr], #4
    27a2:	6011      	str	r1, [r2, #0]
    27a4:	f853 7c1c 	ldr.w	r7, [r3, #-28]
    27a8:	6017      	str	r7, [r2, #0]
    27aa:	f8de 0004 	ldr.w	r0, [lr, #4]
    27ae:	6010      	str	r0, [r2, #0]
    27b0:	f853 1c14 	ldr.w	r1, [r3, #-20]
    27b4:	6011      	str	r1, [r2, #0]
    27b6:	f853 7c10 	ldr.w	r7, [r3, #-16]
    27ba:	6017      	str	r7, [r2, #0]
    27bc:	f853 0c0c 	ldr.w	r0, [r3, #-12]
    27c0:	6010      	str	r0, [r2, #0]
    27c2:	f853 1c08 	ldr.w	r1, [r3, #-8]
    27c6:	6011      	str	r1, [r2, #0]
    27c8:	f853 7c04 	ldr.w	r7, [r3, #-4]
    27cc:	6017      	str	r7, [r2, #0]
    for ( ui32Index = 0; (4 * ui32Index) < ui32NumBytes; ui32Index++ )
    27ce:	eba3 0008 	sub.w	r0, r3, r8
    27d2:	4286      	cmp	r6, r0
    27d4:	d8e1      	bhi.n	279a <am_hal_iom_workaround_word_write+0x2ee>
    27d6:	e013      	b.n	2800 <am_hal_iom_workaround_word_write+0x354>
    27d8:	5000811c 	.word	0x5000811c
    27dc:	5000810c 	.word	0x5000810c
    27e0:	02dc6c00 	.word	0x02dc6c00
    27e4:	00f42400 	.word	0x00f42400
    27e8:	05b8d800 	.word	0x05b8d800
    27ec:	0800009d 	.word	0x0800009d
    27f0:	4d3f6400 	.word	0x4d3f6400
    27f4:	50008100 	.word	0x50008100
    27f8:	50008000 	.word	0x50008000
    27fc:	000f4240 	.word	0x000f4240
        if ( g_IOMPads[index].channel == ui32ChipSelect )
    2800:	2c00      	cmp	r4, #0
    2802:	f000 8198 	beq.w	2b36 <am_hal_iom_workaround_word_write+0x68a>
    2806:	2c01      	cmp	r4, #1
    2808:	f000 80a3 	beq.w	2952 <am_hal_iom_workaround_word_write+0x4a6>
    280c:	2c02      	cmp	r4, #2
    280e:	f000 80b8 	beq.w	2982 <am_hal_iom_workaround_word_write+0x4d6>
    2812:	2c03      	cmp	r4, #3
    2814:	f000 80c6 	beq.w	29a4 <am_hal_iom_workaround_word_write+0x4f8>
    2818:	2c04      	cmp	r4, #4
    281a:	f000 811e 	beq.w	2a5a <am_hal_iom_workaround_word_write+0x5ae>
    281e:	2c05      	cmp	r4, #5
    2820:	f000 8133 	beq.w	2a8a <am_hal_iom_workaround_word_write+0x5de>
    2824:	2c06      	cmp	r4, #6
    2826:	f000 8148 	beq.w	2aba <am_hal_iom_workaround_word_write+0x60e>
    282a:	2c07      	cmp	r4, #7
    282c:	f000 8156 	beq.w	2adc <am_hal_iom_workaround_word_write+0x630>
    am_hal_debug_assert(0xDEADBEEF != ui32IOMGPIO);
    2830:	2200      	movs	r2, #0
    2832:	48cc      	ldr	r0, [pc, #816]	; (2b64 <am_hal_iom_workaround_word_write+0x6b8>)
    ui32CSPadregVal = *pui32CSPadreg;
    2834:	4fcc      	ldr	r7, [pc, #816]	; (2b68 <am_hal_iom_workaround_word_write+0x6bc>)
    am_hal_debug_assert(0xDEADBEEF != ui32IOMGPIO);
    2836:	f240 512d 	movw	r1, #1325	; 0x52d
    283a:	f7ff f86d 	bl	1918 <am_hal_debug_error>
    am_hal_gpio_out_bit_set(ui32IOMGPIO);
    283e:	48cb      	ldr	r0, [pc, #812]	; (2b6c <am_hal_iom_workaround_word_write+0x6c0>)
    ui32CSPadregVal = *pui32CSPadreg;
    2840:	683a      	ldr	r2, [r7, #0]
    2842:	9202      	str	r2, [sp, #8]
    am_hal_gpio_out_bit_set(ui32IOMGPIO);
    2844:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    pui32CSPadreg = (volatile uint32_t *)AM_HAL_GPIO_PADREG(ui32IOMGPIO);
    2848:	46bb      	mov	fp, r7
    am_hal_gpio_out_bit_set(ui32IOMGPIO);
    284a:	6003      	str	r3, [r0, #0]
    am_hal_gpio_pin_config(WORKAROUND_IOM_MOSI_PIN, WORKAROUND_IOM_MOSI_CFG | AM_HAL_PIN_DIR_INPUT);
    284c:	f7ff f996 	bl	1b7c <am_hal_interrupt_master_disable>
    2850:	4ec7      	ldr	r6, [pc, #796]	; (2b70 <am_hal_iom_workaround_word_write+0x6c4>)
    2852:	f8df 9360 	ldr.w	r9, [pc, #864]	; 2bb4 <am_hal_iom_workaround_word_write+0x708>
    2856:	900a      	str	r0, [sp, #40]	; 0x28
    2858:	2173      	movs	r1, #115	; 0x73
    285a:	6031      	str	r1, [r6, #0]
    285c:	f8d9 0000 	ldr.w	r0, [r9]
    2860:	f8df 8354 	ldr.w	r8, [pc, #852]	; 2bb8 <am_hal_iom_workaround_word_write+0x70c>
    2864:	9105      	str	r1, [sp, #20]
    2866:	f420 22e0 	bic.w	r2, r0, #458752	; 0x70000
    286a:	f8c9 2000 	str.w	r2, [r9]
    286e:	f8d8 3000 	ldr.w	r3, [r8]
    2872:	4fc0      	ldr	r7, [pc, #768]	; (2b74 <am_hal_iom_workaround_word_write+0x6c8>)
    2874:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
    2878:	f041 002a 	orr.w	r0, r1, #42	; 0x2a
    287c:	f8c8 0000 	str.w	r0, [r8]
    2880:	683a      	ldr	r2, [r7, #0]
    2882:	f04f 0a00 	mov.w	sl, #0
    2886:	f022 03ff 	bic.w	r3, r2, #255	; 0xff
    288a:	603b      	str	r3, [r7, #0]
    288c:	f8c6 a000 	str.w	sl, [r6]
    2890:	980a      	ldr	r0, [sp, #40]	; 0x28
    2892:	f7ff f977 	bl	1b84 <am_hal_interrupt_master_set>
    ui32Command |= ui32Options & 0x5C00FF00;
    2896:	9901      	ldr	r1, [sp, #4]
    ui32Command |= ((ui32ChipSelect << 16) & 0x00070000);
    2898:	0424      	lsls	r4, r4, #16
    289a:	f404 20e0 	and.w	r0, r4, #458752	; 0x70000
    ui32Command |= ui32Options & 0x5C00FF00;
    289e:	f021 4323 	bic.w	r3, r1, #2734686208	; 0xa3000000
    ui32Command |= (ui32NumBytes & 0xFF);
    28a2:	9904      	ldr	r1, [sp, #16]
    ui32Command |= ui32Options & 0x5C00FF00;
    28a4:	f003 24ff 	and.w	r4, r3, #4278255360	; 0xff00ff00
    28a8:	f040 4280 	orr.w	r2, r0, #1073741824	; 0x40000000
    28ac:	4322      	orrs	r2, r4
    ui32Command |= (ui32NumBytes & 0xFF);
    28ae:	b2c8      	uxtb	r0, r1
    ui32Command |= ((ui32NumBytes & 0xF00) << 15);
    28b0:	03cc      	lsls	r4, r1, #15
    AM_REGn(GPIO, 0, PADKEY) = AM_REG_GPIO_PADKEY_KEYVAL;
    28b2:	9b05      	ldr	r3, [sp, #20]
    28b4:	6033      	str	r3, [r6, #0]
    ui32Command |= ((ui32NumBytes & 0xF00) << 15);
    28b6:	f004 61f0 	and.w	r1, r4, #125829120	; 0x7800000
    ui32Command |= ui32Options & 0x5C00FF00;
    28ba:	4302      	orrs	r2, r0
    28bc:	430a      	orrs	r2, r1
    AM_REGn(GPIO, 0, PADKEY) = AM_REG_GPIO_PADKEY_KEYVAL;
    28be:	9305      	str	r3, [sp, #20]
    ui32Command |= ui32Options & 0x5C00FF00;
    28c0:	9204      	str	r2, [sp, #16]
    ui32Critical = am_hal_interrupt_master_disable();
    28c2:	f7ff f95b 	bl	1b7c <am_hal_interrupt_master_disable>
    28c6:	9001      	str	r0, [sp, #4]
    AM_REGn(IOMSTR, WORKAROUND_IOM, CMD) = ui32Command;
    28c8:	48ab      	ldr	r0, [pc, #684]	; (2b78 <am_hal_iom_workaround_word_write+0x6cc>)
    28ca:	9a04      	ldr	r2, [sp, #16]
    28cc:	6002      	str	r2, [r0, #0]
    ((void (*)(uint32_t)) 0x0800009d)(ui32DelayTime);
    28ce:	4cab      	ldr	r4, [pc, #684]	; (2b7c <am_hal_iom_workaround_word_write+0x6d0>)
    28d0:	9807      	ldr	r0, [sp, #28]
    28d2:	47a0      	blx	r4
    AM_REGn(IOMSTR, WORKAROUND_IOM, CLKCFG) = ui32LowClkCfg;
    28d4:	4baa      	ldr	r3, [pc, #680]	; (2b80 <am_hal_iom_workaround_word_write+0x6d4>)
    28d6:	9c03      	ldr	r4, [sp, #12]
    iom_workaround_loop(ui32CSPadregVal, pui32CSPadreg, bRising);
    28d8:	9a06      	ldr	r2, [sp, #24]
    28da:	9802      	ldr	r0, [sp, #8]
    AM_REGn(IOMSTR, WORKAROUND_IOM, CLKCFG) = ui32LowClkCfg;
    28dc:	601c      	str	r4, [r3, #0]
    iom_workaround_loop(ui32CSPadregVal, pui32CSPadreg, bRising);
    28de:	4659      	mov	r1, fp
    28e0:	f7ff f954 	bl	1b8c <iom_workaround_loop>
    AM_REGn(IOMSTR, WORKAROUND_IOM, CLKCFG) = ui32ClkCfg;
    28e4:	49a6      	ldr	r1, [pc, #664]	; (2b80 <am_hal_iom_workaround_word_write+0x6d4>)
    28e6:	600d      	str	r5, [r1, #0]
    am_hal_gpio_pin_config(WORKAROUND_IOM_MOSI_PIN, WORKAROUND_IOM_MOSI_CFG);
    28e8:	f7ff f948 	bl	1b7c <am_hal_interrupt_master_disable>
    28ec:	9d05      	ldr	r5, [sp, #20]
    28ee:	900b      	str	r0, [sp, #44]	; 0x2c
    28f0:	6035      	str	r5, [r6, #0]
    28f2:	f8d9 0000 	ldr.w	r0, [r9]
    28f6:	f420 22e0 	bic.w	r2, r0, #458752	; 0x70000
    28fa:	f8c9 2000 	str.w	r2, [r9]
    28fe:	f8d8 3000 	ldr.w	r3, [r8]
    2902:	f023 04ff 	bic.w	r4, r3, #255	; 0xff
    2906:	f044 0128 	orr.w	r1, r4, #40	; 0x28
    290a:	f8c8 1000 	str.w	r1, [r8]
    290e:	683d      	ldr	r5, [r7, #0]
    2910:	f025 00ff 	bic.w	r0, r5, #255	; 0xff
    2914:	6038      	str	r0, [r7, #0]
    2916:	f8c6 a000 	str.w	sl, [r6]
    291a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    291c:	f7ff f932 	bl	1b84 <am_hal_interrupt_master_set>
    am_hal_interrupt_master_set(ui32Critical);
    2920:	9801      	ldr	r0, [sp, #4]
    2922:	f7ff f92f 	bl	1b84 <am_hal_interrupt_master_set>
    AM_REGn(GPIO, 0, PADKEY) = 0;
    2926:	f8c6 a000 	str.w	sl, [r6]
}
    292a:	b00d      	add	sp, #52	; 0x34
    292c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        ui32FirstWord = ((ui32Options & 0xFF00) << 16);
    2930:	041a      	lsls	r2, r3, #16
        ui32DelayTime = ((19 * AM_HAL_CLKGEN_FREQ_MAX_HZ) / (ui32HiFreq * 3));
    2932:	eb07 0a47 	add.w	sl, r7, r7, lsl #1
    2936:	4f93      	ldr	r7, [pc, #588]	; (2b84 <am_hal_iom_workaround_word_write+0x6d8>)
    2938:	fbb7 f1fa 	udiv	r1, r7, sl
        if ( ui32FirstWord & 0x80000000 )
    293c:	f012 477f 	ands.w	r7, r2, #4278190080	; 0xff000000
        ui32DelayTime = ((19 * AM_HAL_CLKGEN_FREQ_MAX_HZ) / (ui32HiFreq * 3));
    2940:	9107      	str	r1, [sp, #28]
        if ( ui32FirstWord & 0x80000000 )
    2942:	f100 813d 	bmi.w	2bc0 <am_hal_iom_workaround_word_write+0x714>
            ui32FirstWord |= 0x00FFFF00;
    2946:	f447 037f 	orr.w	r3, r7, #16711680	; 0xff0000
    294a:	f443 477f 	orr.w	r7, r3, #65280	; 0xff00
            bRising = false;
    294e:	9006      	str	r0, [sp, #24]
    2950:	e6c3      	b.n	26da <am_hal_iom_workaround_word_write+0x22e>
            ui8PadRegVal = ((AM_REGVAL(AM_HAL_GPIO_PADREG(g_IOMPads[index].pad))) &
    2952:	4a8d      	ldr	r2, [pc, #564]	; (2b88 <am_hal_iom_workaround_word_write+0x6dc>)
    2954:	6813      	ldr	r3, [r2, #0]
            if ( ui8FncSelVal == g_IOMPads[index].funcsel )
    2956:	f3c3 46c2 	ubfx	r6, r3, #19, #3
    295a:	2e04      	cmp	r6, #4
    295c:	f000 814a 	beq.w	2bf4 <am_hal_iom_workaround_word_write+0x748>
            ui8PadRegVal = ((AM_REGVAL(AM_HAL_GPIO_PADREG(g_IOMPads[index].pad))) &
    2960:	3214      	adds	r2, #20
    2962:	6811      	ldr	r1, [r2, #0]
            if ( ui8FncSelVal == g_IOMPads[index].funcsel )
    2964:	f3c1 27c2 	ubfx	r7, r1, #11, #3
    2968:	2f05      	cmp	r7, #5
    296a:	f47f af61 	bne.w	2830 <am_hal_iom_workaround_word_write+0x384>
            ui8PadRegVal = ((AM_REGVAL(AM_HAL_GPIO_PADREG(g_IOMPads[index].pad))) &
    296e:	f04f 0825 	mov.w	r8, #37	; 0x25
    2972:	4693      	mov	fp, r2
    2974:	46c4      	mov	ip, r8
                             AM_HAL_GPIO_PADREG_M(g_IOMPads[index].pad)) >>
    2976:	f44f 497f 	mov.w	r9, #65280	; 0xff00
    297a:	f04f 0a08 	mov.w	sl, #8
            ui8PadRegVal = ((AM_REGVAL(AM_HAL_GPIO_PADREG(g_IOMPads[index].pad))) &
    297e:	2624      	movs	r6, #36	; 0x24
    2980:	e027      	b.n	29d2 <am_hal_iom_workaround_word_write+0x526>
    2982:	4982      	ldr	r1, [pc, #520]	; (2b8c <am_hal_iom_workaround_word_write+0x6e0>)
    2984:	680f      	ldr	r7, [r1, #0]
            if ( ui8FncSelVal == g_IOMPads[index].funcsel )
    2986:	f3c7 20c2 	ubfx	r0, r7, #11, #3
    298a:	2806      	cmp	r0, #6
    298c:	f47f af50 	bne.w	2830 <am_hal_iom_workaround_word_write+0x384>
            ui8PadRegVal = ((AM_REGVAL(AM_HAL_GPIO_PADREG(g_IOMPads[index].pad))) &
    2990:	f04f 0829 	mov.w	r8, #41	; 0x29
    2994:	468b      	mov	fp, r1
    2996:	46c4      	mov	ip, r8
                             AM_HAL_GPIO_PADREG_M(g_IOMPads[index].pad)) >>
    2998:	f44f 497f 	mov.w	r9, #65280	; 0xff00
    299c:	f04f 0a08 	mov.w	sl, #8
            ui8PadRegVal = ((AM_REGVAL(AM_HAL_GPIO_PADREG(g_IOMPads[index].pad))) &
    29a0:	2628      	movs	r6, #40	; 0x28
    29a2:	e016      	b.n	29d2 <am_hal_iom_workaround_word_write+0x526>
    29a4:	4f78      	ldr	r7, [pc, #480]	; (2b88 <am_hal_iom_workaround_word_write+0x6dc>)
    29a6:	6838      	ldr	r0, [r7, #0]
            if ( ui8FncSelVal == g_IOMPads[index].funcsel )
    29a8:	f3c0 22c2 	ubfx	r2, r0, #11, #3
    29ac:	2a04      	cmp	r2, #4
    29ae:	f000 812b 	beq.w	2c08 <am_hal_iom_workaround_word_write+0x75c>
            ui8PadRegVal = ((AM_REGVAL(AM_HAL_GPIO_PADREG(g_IOMPads[index].pad))) &
    29b2:	371c      	adds	r7, #28
    29b4:	683b      	ldr	r3, [r7, #0]
            if ( ui8FncSelVal == g_IOMPads[index].funcsel )
    29b6:	f3c3 26c2 	ubfx	r6, r3, #11, #3
    29ba:	2e04      	cmp	r6, #4
    29bc:	f47f af38 	bne.w	2830 <am_hal_iom_workaround_word_write+0x384>
            ui8PadRegVal = ((AM_REGVAL(AM_HAL_GPIO_PADREG(g_IOMPads[index].pad))) &
    29c0:	f04f 082d 	mov.w	r8, #45	; 0x2d
    29c4:	46bb      	mov	fp, r7
    29c6:	46c4      	mov	ip, r8
                             AM_HAL_GPIO_PADREG_M(g_IOMPads[index].pad)) >>
    29c8:	f44f 497f 	mov.w	r9, #65280	; 0xff00
    29cc:	f04f 0a08 	mov.w	sl, #8
            ui8PadRegVal = ((AM_REGVAL(AM_HAL_GPIO_PADREG(g_IOMPads[index].pad))) &
    29d0:	262c      	movs	r6, #44	; 0x2c
    am_hal_gpio_out_bit_set(ui32IOMGPIO);
    29d2:	ea4f 01d8 	mov.w	r1, r8, lsr #3
    29d6:	f001 0e04 	and.w	lr, r1, #4
    29da:	f00c 001f 	and.w	r0, ip, #31
    29de:	4b6c      	ldr	r3, [pc, #432]	; (2b90 <am_hal_iom_workaround_word_write+0x6e4>)
    ui32CSPadregVal = *pui32CSPadreg;
    29e0:	f8db 7000 	ldr.w	r7, [fp]
    29e4:	9702      	str	r7, [sp, #8]
    am_hal_gpio_out_bit_set(ui32IOMGPIO);
    29e6:	2201      	movs	r2, #1
    29e8:	4082      	lsls	r2, r0
    29ea:	f84e 2003 	str.w	r2, [lr, r3]
    am_hal_gpio_pin_config(ui32IOMGPIO, AM_HAL_GPIO_OUTPUT);
    29ee:	f7ff f8c5 	bl	1b7c <am_hal_interrupt_master_disable>
    29f2:	4f5f      	ldr	r7, [pc, #380]	; (2b70 <am_hal_iom_workaround_word_write+0x6c4>)
    29f4:	9009      	str	r0, [sp, #36]	; 0x24
    29f6:	ea4f 0c58 	mov.w	ip, r8, lsr #1
    29fa:	f00c 017c 	and.w	r1, ip, #124	; 0x7c
    29fe:	f8df e1bc 	ldr.w	lr, [pc, #444]	; 2bbc <am_hal_iom_workaround_word_write+0x710>
    2a02:	2073      	movs	r0, #115	; 0x73
    2a04:	6038      	str	r0, [r7, #0]
    2a06:	ea4f 0288 	mov.w	r2, r8, lsl #2
    2a0a:	f002 031c 	and.w	r3, r2, #28
    2a0e:	f851 800e 	ldr.w	r8, [r1, lr]
    2a12:	4860      	ldr	r0, [pc, #384]	; (2b94 <am_hal_iom_workaround_word_write+0x6e8>)
    2a14:	2207      	movs	r2, #7
    2a16:	409a      	lsls	r2, r3
    2a18:	f04f 0c02 	mov.w	ip, #2
    2a1c:	ea28 0202 	bic.w	r2, r8, r2
    2a20:	fa0c f303 	lsl.w	r3, ip, r3
    2a24:	4313      	orrs	r3, r2
    2a26:	f841 300e 	str.w	r3, [r1, lr]
    2a2a:	f8db 1000 	ldr.w	r1, [fp]
    2a2e:	ea6f 0909 	mvn.w	r9, r9
    2a32:	f04f 0e18 	mov.w	lr, #24
    2a36:	ea01 0809 	and.w	r8, r1, r9
    2a3a:	fa0e f20a 	lsl.w	r2, lr, sl
    2a3e:	ea42 0308 	orr.w	r3, r2, r8
    2a42:	f8cb 3000 	str.w	r3, [fp]
    2a46:	5831      	ldr	r1, [r6, r0]
    2a48:	2200      	movs	r2, #0
    2a4a:	ea09 0301 	and.w	r3, r9, r1
    2a4e:	5033      	str	r3, [r6, r0]
    2a50:	603a      	str	r2, [r7, #0]
    2a52:	9809      	ldr	r0, [sp, #36]	; 0x24
    2a54:	f7ff f896 	bl	1b84 <am_hal_interrupt_master_set>
    2a58:	e6f8      	b.n	284c <am_hal_iom_workaround_word_write+0x3a0>
            ui8PadRegVal = ((AM_REGVAL(AM_HAL_GPIO_PADREG(g_IOMPads[index].pad))) &
    2a5a:	484f      	ldr	r0, [pc, #316]	; (2b98 <am_hal_iom_workaround_word_write+0x6ec>)
    2a5c:	6802      	ldr	r2, [r0, #0]
            if ( ui8FncSelVal == g_IOMPads[index].funcsel )
    2a5e:	f3c2 43c2 	ubfx	r3, r2, #19, #3
    2a62:	2b06      	cmp	r3, #6
    2a64:	f000 80da 	beq.w	2c1c <am_hal_iom_workaround_word_write+0x770>
            ui8PadRegVal = ((AM_REGVAL(AM_HAL_GPIO_PADREG(g_IOMPads[index].pad))) &
    2a68:	3024      	adds	r0, #36	; 0x24
    2a6a:	6806      	ldr	r6, [r0, #0]
            if ( ui8FncSelVal == g_IOMPads[index].funcsel )
    2a6c:	f3c6 41c2 	ubfx	r1, r6, #19, #3
    2a70:	2906      	cmp	r1, #6
    2a72:	f47f aedd 	bne.w	2830 <am_hal_iom_workaround_word_write+0x384>
            ui8PadRegVal = ((AM_REGVAL(AM_HAL_GPIO_PADREG(g_IOMPads[index].pad))) &
    2a76:	f04f 082e 	mov.w	r8, #46	; 0x2e
    2a7a:	4683      	mov	fp, r0
    2a7c:	46c4      	mov	ip, r8
                             AM_HAL_GPIO_PADREG_M(g_IOMPads[index].pad)) >>
    2a7e:	f44f 097f 	mov.w	r9, #16711680	; 0xff0000
    2a82:	f04f 0a10 	mov.w	sl, #16
            ui8PadRegVal = ((AM_REGVAL(AM_HAL_GPIO_PADREG(g_IOMPads[index].pad))) &
    2a86:	262c      	movs	r6, #44	; 0x2c
    2a88:	e7a3      	b.n	29d2 <am_hal_iom_workaround_word_write+0x526>
    2a8a:	4a43      	ldr	r2, [pc, #268]	; (2b98 <am_hal_iom_workaround_word_write+0x6ec>)
    2a8c:	6813      	ldr	r3, [r2, #0]
            if ( ui8FncSelVal == g_IOMPads[index].funcsel )
    2a8e:	f3c3 26c2 	ubfx	r6, r3, #11, #3
    2a92:	2e04      	cmp	r6, #4
    2a94:	f000 80cc 	beq.w	2c30 <am_hal_iom_workaround_word_write+0x784>
            ui8PadRegVal = ((AM_REGVAL(AM_HAL_GPIO_PADREG(g_IOMPads[index].pad))) &
    2a98:	3224      	adds	r2, #36	; 0x24
    2a9a:	6811      	ldr	r1, [r2, #0]
            if ( ui8FncSelVal == g_IOMPads[index].funcsel )
    2a9c:	f3c1 67c2 	ubfx	r7, r1, #27, #3
    2aa0:	2f06      	cmp	r7, #6
    2aa2:	f47f aec5 	bne.w	2830 <am_hal_iom_workaround_word_write+0x384>
            ui8PadRegVal = ((AM_REGVAL(AM_HAL_GPIO_PADREG(g_IOMPads[index].pad))) &
    2aa6:	f04f 082f 	mov.w	r8, #47	; 0x2f
    2aaa:	4693      	mov	fp, r2
    2aac:	46c4      	mov	ip, r8
                             AM_HAL_GPIO_PADREG_M(g_IOMPads[index].pad)) >>
    2aae:	f04f 497f 	mov.w	r9, #4278190080	; 0xff000000
    2ab2:	f04f 0a18 	mov.w	sl, #24
            ui8PadRegVal = ((AM_REGVAL(AM_HAL_GPIO_PADREG(g_IOMPads[index].pad))) &
    2ab6:	262c      	movs	r6, #44	; 0x2c
    2ab8:	e78b      	b.n	29d2 <am_hal_iom_workaround_word_write+0x526>
    2aba:	4938      	ldr	r1, [pc, #224]	; (2b9c <am_hal_iom_workaround_word_write+0x6f0>)
    2abc:	680f      	ldr	r7, [r1, #0]
            if ( ui8FncSelVal == g_IOMPads[index].funcsel )
    2abe:	f3c7 60c2 	ubfx	r0, r7, #27, #3
    2ac2:	2804      	cmp	r0, #4
    2ac4:	f47f aeb4 	bne.w	2830 <am_hal_iom_workaround_word_write+0x384>
            ui8PadRegVal = ((AM_REGVAL(AM_HAL_GPIO_PADREG(g_IOMPads[index].pad))) &
    2ac8:	f04f 0823 	mov.w	r8, #35	; 0x23
    2acc:	468b      	mov	fp, r1
    2ace:	46c4      	mov	ip, r8
                             AM_HAL_GPIO_PADREG_M(g_IOMPads[index].pad)) >>
    2ad0:	f04f 497f 	mov.w	r9, #4278190080	; 0xff000000
    2ad4:	f04f 0a18 	mov.w	sl, #24
            ui8PadRegVal = ((AM_REGVAL(AM_HAL_GPIO_PADREG(g_IOMPads[index].pad))) &
    2ad8:	2620      	movs	r6, #32
    2ada:	e77a      	b.n	29d2 <am_hal_iom_workaround_word_write+0x526>
    2adc:	4e30      	ldr	r6, [pc, #192]	; (2ba0 <am_hal_iom_workaround_word_write+0x6f4>)
    2ade:	6833      	ldr	r3, [r6, #0]
            if ( ui8FncSelVal == g_IOMPads[index].funcsel )
    2ae0:	f3c3 42c2 	ubfx	r2, r3, #19, #3
    2ae4:	2a06      	cmp	r2, #6
    2ae6:	f47f aea3 	bne.w	2830 <am_hal_iom_workaround_word_write+0x384>
            ui8PadRegVal = ((AM_REGVAL(AM_HAL_GPIO_PADREG(g_IOMPads[index].pad))) &
    2aea:	f04f 0826 	mov.w	r8, #38	; 0x26
    2aee:	46b3      	mov	fp, r6
    2af0:	46c4      	mov	ip, r8
                             AM_HAL_GPIO_PADREG_M(g_IOMPads[index].pad)) >>
    2af2:	f44f 097f 	mov.w	r9, #16711680	; 0xff0000
    2af6:	f04f 0a10 	mov.w	sl, #16
            ui8PadRegVal = ((AM_REGVAL(AM_HAL_GPIO_PADREG(g_IOMPads[index].pad))) &
    2afa:	2624      	movs	r6, #36	; 0x24
    2afc:	e769      	b.n	29d2 <am_hal_iom_workaround_word_write+0x526>
    am_hal_debug_assert_msg((am_hal_iom_fifo_empty_slots(ui32Module) >= ui32NumBytes),
    2afe:	4a29      	ldr	r2, [pc, #164]	; (2ba4 <am_hal_iom_workaround_word_write+0x6f8>)
    2b00:	4818      	ldr	r0, [pc, #96]	; (2b64 <am_hal_iom_workaround_word_write+0x6b8>)
    2b02:	f640 7145 	movw	r1, #3909	; 0xf45
    2b06:	f7fe ff07 	bl	1918 <am_hal_debug_error>
    2b0a:	e611      	b.n	2730 <am_hal_iom_workaround_word_write+0x284>
    2b0c:	4a25      	ldr	r2, [pc, #148]	; (2ba4 <am_hal_iom_workaround_word_write+0x6f8>)
    2b0e:	4815      	ldr	r0, [pc, #84]	; (2b64 <am_hal_iom_workaround_word_write+0x6b8>)
    2b10:	f640 7145 	movw	r1, #3909	; 0xf45
    2b14:	f7fe ff00 	bl	1918 <am_hal_debug_error>
    2b18:	e5f4      	b.n	2704 <am_hal_iom_workaround_word_write+0x258>
    am_hal_debug_assert_msg(ui32HiFreq > 0, "Invalid Hi Frequency for IOM.");
    2b1a:	4a23      	ldr	r2, [pc, #140]	; (2ba8 <am_hal_iom_workaround_word_write+0x6fc>)
    2b1c:	4811      	ldr	r0, [pc, #68]	; (2b64 <am_hal_iom_workaround_word_write+0x6b8>)
    2b1e:	f240 41e5 	movw	r1, #1253	; 0x4e5
    2b22:	f7fe fef9 	bl	1918 <am_hal_debug_error>
    2b26:	e54b      	b.n	25c0 <am_hal_iom_workaround_word_write+0x114>
    am_hal_debug_assert_msg(ui32NumBytes <= 4091, "SPI transfer too big.");
    2b28:	4a20      	ldr	r2, [pc, #128]	; (2bac <am_hal_iom_workaround_word_write+0x700>)
    2b2a:	480e      	ldr	r0, [pc, #56]	; (2b64 <am_hal_iom_workaround_word_write+0x6b8>)
    2b2c:	f240 41ba 	movw	r1, #1210	; 0x4ba
    2b30:	f7fe fef2 	bl	1918 <am_hal_debug_error>
    2b34:	e4cd      	b.n	24d2 <am_hal_iom_workaround_word_write+0x26>
            ui8PadRegVal = ((AM_REGVAL(AM_HAL_GPIO_PADREG(g_IOMPads[index].pad))) &
    2b36:	481e      	ldr	r0, [pc, #120]	; (2bb0 <am_hal_iom_workaround_word_write+0x704>)
    2b38:	6802      	ldr	r2, [r0, #0]
            if ( ui8FncSelVal == g_IOMPads[index].funcsel )
    2b3a:	f3c2 23c2 	ubfx	r3, r2, #11, #3
    2b3e:	2b06      	cmp	r3, #6
    2b40:	d04e      	beq.n	2be0 <am_hal_iom_workaround_word_write+0x734>
            ui8PadRegVal = ((AM_REGVAL(AM_HAL_GPIO_PADREG(g_IOMPads[index].pad))) &
    2b42:	3004      	adds	r0, #4
    2b44:	6806      	ldr	r6, [r0, #0]
            if ( ui8FncSelVal == g_IOMPads[index].funcsel )
    2b46:	f3c6 41c2 	ubfx	r1, r6, #19, #3
    2b4a:	2906      	cmp	r1, #6
    2b4c:	f47f ae70 	bne.w	2830 <am_hal_iom_workaround_word_write+0x384>
            ui8PadRegVal = ((AM_REGVAL(AM_HAL_GPIO_PADREG(g_IOMPads[index].pad))) &
    2b50:	f04f 0822 	mov.w	r8, #34	; 0x22
    2b54:	4683      	mov	fp, r0
    2b56:	46c4      	mov	ip, r8
                             AM_HAL_GPIO_PADREG_M(g_IOMPads[index].pad)) >>
    2b58:	f44f 097f 	mov.w	r9, #16711680	; 0xff0000
    2b5c:	f04f 0a10 	mov.w	sl, #16
            ui8PadRegVal = ((AM_REGVAL(AM_HAL_GPIO_PADREG(g_IOMPads[index].pad))) &
    2b60:	2620      	movs	r6, #32
    2b62:	e736      	b.n	29d2 <am_hal_iom_workaround_word_write+0x526>
    2b64:	00004bb4 	.word	0x00004bb4
    2b68:	400100ec 	.word	0x400100ec
    2b6c:	40010094 	.word	0x40010094
    2b70:	40010060 	.word	0x40010060
    2b74:	4001010c 	.word	0x4001010c
    2b78:	50008110 	.word	0x50008110
    2b7c:	0800009d 	.word	0x0800009d
    2b80:	5000810c 	.word	0x5000810c
    2b84:	365c0400 	.word	0x365c0400
    2b88:	40010010 	.word	0x40010010
    2b8c:	40010028 	.word	0x40010028
    2b90:	40010090 	.word	0x40010090
    2b94:	400100e0 	.word	0x400100e0
    2b98:	40010008 	.word	0x40010008
    2b9c:	40010020 	.word	0x40010020
    2ba0:	40010024 	.word	0x40010024
    2ba4:	00004b80 	.word	0x00004b80
    2ba8:	00004ca4 	.word	0x00004ca4
    2bac:	00004c8c 	.word	0x00004c8c
    2bb0:	4001001c 	.word	0x4001001c
    2bb4:	40010054 	.word	0x40010054
    2bb8:	4001002c 	.word	0x4001002c
    2bbc:	40010040 	.word	0x40010040
            bRising = true;
    2bc0:	2001      	movs	r0, #1
    2bc2:	9006      	str	r0, [sp, #24]
    2bc4:	e589      	b.n	26da <am_hal_iom_workaround_word_write+0x22e>
    for ( ui32Fsel = 1; ui32Fsel < 8; ui32Fsel++ )
    2bc6:	2001      	movs	r0, #1
    2bc8:	e56d      	b.n	26a6 <am_hal_iom_workaround_word_write+0x1fa>
    2bca:	f04f 0c01 	mov.w	ip, #1
    2bce:	e4b2      	b.n	2536 <am_hal_iom_workaround_word_write+0x8a>
    2bd0:	2002      	movs	r0, #2
    2bd2:	e568      	b.n	26a6 <am_hal_iom_workaround_word_write+0x1fa>
    2bd4:	2003      	movs	r0, #3
    2bd6:	e566      	b.n	26a6 <am_hal_iom_workaround_word_write+0x1fa>
    2bd8:	2004      	movs	r0, #4
    2bda:	e564      	b.n	26a6 <am_hal_iom_workaround_word_write+0x1fa>
    2bdc:	2005      	movs	r0, #5
    2bde:	e562      	b.n	26a6 <am_hal_iom_workaround_word_write+0x1fa>
            ui8PadRegVal = ((AM_REGVAL(AM_HAL_GPIO_PADREG(g_IOMPads[index].pad))) &
    2be0:	f04f 081d 	mov.w	r8, #29
    2be4:	4683      	mov	fp, r0
    2be6:	46c4      	mov	ip, r8
                             AM_HAL_GPIO_PADREG_M(g_IOMPads[index].pad)) >>
    2be8:	f44f 497f 	mov.w	r9, #65280	; 0xff00
    2bec:	f04f 0a08 	mov.w	sl, #8
            ui8PadRegVal = ((AM_REGVAL(AM_HAL_GPIO_PADREG(g_IOMPads[index].pad))) &
    2bf0:	261c      	movs	r6, #28
    2bf2:	e6ee      	b.n	29d2 <am_hal_iom_workaround_word_write+0x526>
                             AM_HAL_GPIO_PADREG_M(g_IOMPads[index].pad)) >>
    2bf4:	f04f 0a10 	mov.w	sl, #16
            ui8PadRegVal = ((AM_REGVAL(AM_HAL_GPIO_PADREG(g_IOMPads[index].pad))) &
    2bf8:	f04f 0812 	mov.w	r8, #18
    2bfc:	4693      	mov	fp, r2
    2bfe:	4656      	mov	r6, sl
    2c00:	46c4      	mov	ip, r8
                             AM_HAL_GPIO_PADREG_M(g_IOMPads[index].pad)) >>
    2c02:	f44f 097f 	mov.w	r9, #16711680	; 0xff0000
    2c06:	e6e4      	b.n	29d2 <am_hal_iom_workaround_word_write+0x526>
            ui8PadRegVal = ((AM_REGVAL(AM_HAL_GPIO_PADREG(g_IOMPads[index].pad))) &
    2c08:	f04f 0811 	mov.w	r8, #17
    2c0c:	46bb      	mov	fp, r7
    2c0e:	46c4      	mov	ip, r8
                             AM_HAL_GPIO_PADREG_M(g_IOMPads[index].pad)) >>
    2c10:	f44f 497f 	mov.w	r9, #65280	; 0xff00
    2c14:	f04f 0a08 	mov.w	sl, #8
            ui8PadRegVal = ((AM_REGVAL(AM_HAL_GPIO_PADREG(g_IOMPads[index].pad))) &
    2c18:	2610      	movs	r6, #16
    2c1a:	e6da      	b.n	29d2 <am_hal_iom_workaround_word_write+0x526>
    2c1c:	f04f 080a 	mov.w	r8, #10
    2c20:	4683      	mov	fp, r0
    2c22:	46c4      	mov	ip, r8
                             AM_HAL_GPIO_PADREG_M(g_IOMPads[index].pad)) >>
    2c24:	f44f 097f 	mov.w	r9, #16711680	; 0xff0000
    2c28:	f04f 0a10 	mov.w	sl, #16
            ui8PadRegVal = ((AM_REGVAL(AM_HAL_GPIO_PADREG(g_IOMPads[index].pad))) &
    2c2c:	2608      	movs	r6, #8
    2c2e:	e6d0      	b.n	29d2 <am_hal_iom_workaround_word_write+0x526>
                             AM_HAL_GPIO_PADREG_M(g_IOMPads[index].pad)) >>
    2c30:	f04f 0a08 	mov.w	sl, #8
            ui8PadRegVal = ((AM_REGVAL(AM_HAL_GPIO_PADREG(g_IOMPads[index].pad))) &
    2c34:	f04f 0809 	mov.w	r8, #9
    2c38:	4693      	mov	fp, r2
    2c3a:	4656      	mov	r6, sl
    2c3c:	46c4      	mov	ip, r8
                             AM_HAL_GPIO_PADREG_M(g_IOMPads[index].pad)) >>
    2c3e:	f44f 497f 	mov.w	r9, #65280	; 0xff00
    2c42:	e6c6      	b.n	29d2 <am_hal_iom_workaround_word_write+0x526>

00002c44 <am_hal_iom_spi_write_nb.part.6>:
am_hal_iom_spi_write_nb(uint32_t ui32Module, uint32_t ui32ChipSelect,
    2c44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    ui32MaxFifoSize = ((0 == AM_BFRn(IOMSTR, ui32Module, CFG, FULLDUP)) ?
    2c48:	f500 24a0 	add.w	r4, r0, #327680	; 0x50000
    2c4c:	3404      	adds	r4, #4
    2c4e:	0324      	lsls	r4, r4, #12
am_hal_iom_spi_write_nb(uint32_t ui32Module, uint32_t ui32ChipSelect,
    2c50:	4606      	mov	r6, r0
    ui32MaxFifoSize = ((0 == AM_BFRn(IOMSTR, ui32Module, CFG, FULLDUP)) ?
    2c52:	f8d4 011c 	ldr.w	r0, [r4, #284]	; 0x11c
    g_bIomBusy[ui32Module] = true;
    2c56:	4d6b      	ldr	r5, [pc, #428]	; (2e04 <am_hal_iom_spi_write_nb.part.6+0x1c0>)
am_hal_iom_spi_write_nb(uint32_t ui32Module, uint32_t ui32ChipSelect,
    2c58:	f8dd 9020 	ldr.w	r9, [sp, #32]
    ui32MaxFifoSize = ((0 == AM_BFRn(IOMSTR, ui32Module, CFG, FULLDUP)) ?
    2c5c:	f000 0708 	and.w	r7, r0, #8
                      AM_HAL_IOM_MAX_FIFO_SIZE : AM_HAL_IOM_MAX_FIFO_SIZE / 2);
    2c60:	2f00      	cmp	r7, #0
    g_bIomBusy[ui32Module] = true;
    2c62:	f04f 0e01 	mov.w	lr, #1
    2c66:	f805 e006 	strb.w	lr, [r5, r6]
am_hal_iom_spi_write_nb(uint32_t ui32Module, uint32_t ui32ChipSelect,
    2c6a:	4617      	mov	r7, r2
    AM_REGn(IOMSTR, ui32Module, INTCLR) = AM_HAL_IOM_INT_ALL;
    2c6c:	f240 70ff 	movw	r0, #2047	; 0x7ff
                      AM_HAL_IOM_MAX_FIFO_SIZE : AM_HAL_IOM_MAX_FIFO_SIZE / 2);
    2c70:	bf15      	itete	ne
    2c72:	223c      	movne	r2, #60	; 0x3c
    2c74:	227c      	moveq	r2, #124	; 0x7c
    2c76:	2540      	movne	r5, #64	; 0x40
    2c78:	2580      	moveq	r5, #128	; 0x80
    if ( WORKAROUND_IOM == ui32Module && isRevB0() )
    2c7a:	2e04      	cmp	r6, #4
am_hal_iom_spi_write_nb(uint32_t ui32Module, uint32_t ui32ChipSelect,
    2c7c:	4688      	mov	r8, r1
    2c7e:	469a      	mov	sl, r3
    AM_REGn(IOMSTR, ui32Module, INTCLR) = AM_HAL_IOM_INT_ALL;
    2c80:	f8c4 0208 	str.w	r0, [r4, #520]	; 0x208
    if ( WORKAROUND_IOM == ui32Module && isRevB0() )
    2c84:	f000 808f 	beq.w	2da6 <am_hal_iom_spi_write_nb.part.6+0x162>
    ui32MaxFifoSize = ((0 == AM_BFRn(IOMSTR, ui32Module, CFG, FULLDUP)) ? AM_HAL_IOM_MAX_FIFO_SIZE : AM_HAL_IOM_MAX_FIFO_SIZE / 2);
    2c88:	f8d4 311c 	ldr.w	r3, [r4, #284]	; 0x11c
    return (ui32MaxFifoSize - AM_BFRn(IOMSTR, ui32Module, FIFOPTR, FIFOSIZ)) & (~0x3);
    2c8c:	f8d4 2100 	ldr.w	r2, [r4, #256]	; 0x100
        ui32TransferSize = (ui32NumBytes <= ui32MaxFifoSize ? ui32NumBytes :
    2c90:	4555      	cmp	r5, sl
    2c92:	bf28      	it	cs
    2c94:	4655      	movcs	r5, sl
    ui32MaxFifoSize = ((0 == AM_BFRn(IOMSTR, ui32Module, CFG, FULLDUP)) ? AM_HAL_IOM_MAX_FIFO_SIZE : AM_HAL_IOM_MAX_FIFO_SIZE / 2);
    2c96:	f013 0f08 	tst.w	r3, #8
    2c9a:	bf14      	ite	ne
    2c9c:	2340      	movne	r3, #64	; 0x40
    2c9e:	2380      	moveq	r3, #128	; 0x80
    return (ui32MaxFifoSize - AM_BFRn(IOMSTR, ui32Module, FIFOPTR, FIFOSIZ)) & (~0x3);
    2ca0:	1a99      	subs	r1, r3, r2
    am_hal_debug_assert_msg((am_hal_iom_fifo_empty_slots(ui32Module) >= ui32NumBytes),
    2ca2:	f001 00fc 	and.w	r0, r1, #252	; 0xfc
    2ca6:	4285      	cmp	r5, r0
    2ca8:	f200 809d 	bhi.w	2de6 <am_hal_iom_spi_write_nb.part.6+0x1a2>
    for ( ui32Index = 0; (4 * ui32Index) < ui32NumBytes; ui32Index++ )
    2cac:	2d00      	cmp	r5, #0
    2cae:	d077      	beq.n	2da0 <am_hal_iom_spi_write_nb.part.6+0x15c>
        AM_REGn(IOMSTR, ui32Module, FIFO) = pui32Data[ui32Index];
    2cb0:	463a      	mov	r2, r7
    2cb2:	43f9      	mvns	r1, r7
    2cb4:	f852 3b04 	ldr.w	r3, [r2], #4
    2cb8:	6023      	str	r3, [r4, #0]
    2cba:	4439      	add	r1, r7
    for ( ui32Index = 0; (4 * ui32Index) < ui32NumBytes; ui32Index++ )
    2cbc:	1bd0      	subs	r0, r2, r7
    2cbe:	4429      	add	r1, r5
    2cc0:	4285      	cmp	r5, r0
    2cc2:	f3c1 0182 	ubfx	r1, r1, #2, #3
    2cc6:	d941      	bls.n	2d4c <am_hal_iom_spi_write_nb.part.6+0x108>
    2cc8:	b319      	cbz	r1, 2d12 <am_hal_iom_spi_write_nb.part.6+0xce>
    2cca:	2901      	cmp	r1, #1
    2ccc:	d01b      	beq.n	2d06 <am_hal_iom_spi_write_nb.part.6+0xc2>
    2cce:	2902      	cmp	r1, #2
    2cd0:	d016      	beq.n	2d00 <am_hal_iom_spi_write_nb.part.6+0xbc>
    2cd2:	2903      	cmp	r1, #3
    2cd4:	d011      	beq.n	2cfa <am_hal_iom_spi_write_nb.part.6+0xb6>
    2cd6:	2904      	cmp	r1, #4
    2cd8:	d00c      	beq.n	2cf4 <am_hal_iom_spi_write_nb.part.6+0xb0>
    2cda:	2905      	cmp	r1, #5
    2cdc:	d007      	beq.n	2cee <am_hal_iom_spi_write_nb.part.6+0xaa>
    2cde:	2906      	cmp	r1, #6
        AM_REGn(IOMSTR, ui32Module, FIFO) = pui32Data[ui32Index];
    2ce0:	bf1c      	itt	ne
    2ce2:	f852 0b04 	ldrne.w	r0, [r2], #4
    2ce6:	6020      	strne	r0, [r4, #0]
    2ce8:	f852 3b04 	ldr.w	r3, [r2], #4
    2cec:	6023      	str	r3, [r4, #0]
    2cee:	f852 0b04 	ldr.w	r0, [r2], #4
    2cf2:	6020      	str	r0, [r4, #0]
    2cf4:	f852 1b04 	ldr.w	r1, [r2], #4
    2cf8:	6021      	str	r1, [r4, #0]
    2cfa:	f852 3b04 	ldr.w	r3, [r2], #4
    2cfe:	6023      	str	r3, [r4, #0]
    2d00:	f852 0b04 	ldr.w	r0, [r2], #4
    2d04:	6020      	str	r0, [r4, #0]
    2d06:	f852 1b04 	ldr.w	r1, [r2], #4
    2d0a:	6021      	str	r1, [r4, #0]
    for ( ui32Index = 0; (4 * ui32Index) < ui32NumBytes; ui32Index++ )
    2d0c:	1bd3      	subs	r3, r2, r7
    2d0e:	429d      	cmp	r5, r3
    2d10:	d91c      	bls.n	2d4c <am_hal_iom_spi_write_nb.part.6+0x108>
        AM_REGn(IOMSTR, ui32Module, FIFO) = pui32Data[ui32Index];
    2d12:	4694      	mov	ip, r2
    2d14:	3220      	adds	r2, #32
    2d16:	f85c 0b04 	ldr.w	r0, [ip], #4
    2d1a:	6020      	str	r0, [r4, #0]
    2d1c:	f852 1c1c 	ldr.w	r1, [r2, #-28]
    2d20:	6021      	str	r1, [r4, #0]
    2d22:	f8dc 3004 	ldr.w	r3, [ip, #4]
    2d26:	6023      	str	r3, [r4, #0]
    2d28:	f852 0c14 	ldr.w	r0, [r2, #-20]
    2d2c:	6020      	str	r0, [r4, #0]
    2d2e:	f852 1c10 	ldr.w	r1, [r2, #-16]
    2d32:	6021      	str	r1, [r4, #0]
    2d34:	f852 3c0c 	ldr.w	r3, [r2, #-12]
    2d38:	6023      	str	r3, [r4, #0]
    2d3a:	f852 0c08 	ldr.w	r0, [r2, #-8]
    2d3e:	6020      	str	r0, [r4, #0]
    2d40:	f852 1c04 	ldr.w	r1, [r2, #-4]
    2d44:	6021      	str	r1, [r4, #0]
    for ( ui32Index = 0; (4 * ui32Index) < ui32NumBytes; ui32Index++ )
    2d46:	1bd3      	subs	r3, r2, r7
    2d48:	429d      	cmp	r5, r3
    2d4a:	d8e2      	bhi.n	2d12 <am_hal_iom_spi_write_nb.part.6+0xce>
            g_psIOMBuffers[ui32Module].ui32State = BUFFER_SENDING;
    2d4c:	eb06 0686 	add.w	r6, r6, r6, lsl #2
    2d50:	4a2d      	ldr	r2, [pc, #180]	; (2e08 <am_hal_iom_spi_write_nb.part.6+0x1c4>)
    2d52:	00b0      	lsls	r0, r6, #2
    2d54:	1813      	adds	r3, r2, r0
            g_psIOMBuffers[ui32Module].pui32Data += (ui32TransferSize / 4);
    2d56:	f025 0c03 	bic.w	ip, r5, #3
            g_psIOMBuffers[ui32Module].ui32State = BUFFER_SENDING;
    2d5a:	2101      	movs	r1, #1
            g_psIOMBuffers[ui32Module].ui32BytesLeft -= ui32TransferSize;
    2d5c:	ebaa 0505 	sub.w	r5, sl, r5
            g_psIOMBuffers[ui32Module].pui32Data += (ui32TransferSize / 4);
    2d60:	4467      	add	r7, ip
            g_psIOMBuffers[ui32Module].pfnCallback = pfnCallback;
    2d62:	9e09      	ldr	r6, [sp, #36]	; 0x24
            g_psIOMBuffers[ui32Module].ui32State = BUFFER_SENDING;
    2d64:	5011      	str	r1, [r2, r0]
            g_psIOMBuffers[ui32Module].pfnCallback = pfnCallback;
    2d66:	611e      	str	r6, [r3, #16]
            g_psIOMBuffers[ui32Module].ui32Options = ui32Options;
    2d68:	f8c3 900c 	str.w	r9, [r3, #12]
            g_psIOMBuffers[ui32Module].ui32BytesLeft -= ui32TransferSize;
    2d6c:	609d      	str	r5, [r3, #8]
            g_psIOMBuffers[ui32Module].pui32Data += (ui32TransferSize / 4);
    2d6e:	605f      	str	r7, [r3, #4]
    am_hal_debug_assert_msg(ui32NumBytes > 0,
    2d70:	f1ba 0f00 	cmp.w	sl, #0
    2d74:	d03e      	beq.n	2df4 <am_hal_iom_spi_write_nb.part.6+0x1b0>
    ui32Command |= ((ui32ChipSelect << 16) & 0x00070000);
    2d76:	ea4f 4708 	mov.w	r7, r8, lsl #16
    ui32Command |= ui32Options & 0x5C00FF00;
    2d7a:	f029 4223 	bic.w	r2, r9, #2734686208	; 0xa3000000
    ui32Command |= ((ui32ChipSelect << 16) & 0x00070000);
    2d7e:	f407 20e0 	and.w	r0, r7, #458752	; 0x70000
    ui32Command |= ui32Options & 0x5C00FF00;
    2d82:	f002 23ff 	and.w	r3, r2, #4278255360	; 0xff00ff00
    2d86:	ea40 0103 	orr.w	r1, r0, r3
    ui32Command |= (ui32NumBytes & 0xFF);
    2d8a:	fa5f f58a 	uxtb.w	r5, sl
    ui32Command |= ((ui32NumBytes & 0xF00) << 15);
    2d8e:	ea4f 36ca 	mov.w	r6, sl, lsl #15
    ui32Command |= ui32Options & 0x5C00FF00;
    2d92:	4329      	orrs	r1, r5
    ui32Command |= ((ui32NumBytes & 0xF00) << 15);
    2d94:	f006 67f0 	and.w	r7, r6, #125829120	; 0x7800000
    ui32Command |= ui32Options & 0x5C00FF00;
    2d98:	ea41 0207 	orr.w	r2, r1, r7
    AM_REGn(IOMSTR, ui32Module, CMD) = ui32Command;
    2d9c:	f8c4 2110 	str.w	r2, [r4, #272]	; 0x110
}
    2da0:	2000      	movs	r0, #0
    2da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if ( (AM_REG(MCUCTRL, CHIPREV) & 0xFF) == AM_REG_MCUCTRL_CHIPREV_REVMAJ_B )
    2da6:	4b19      	ldr	r3, [pc, #100]	; (2e0c <am_hal_iom_spi_write_nb.part.6+0x1c8>)
    2da8:	6819      	ldr	r1, [r3, #0]
    2daa:	b2c8      	uxtb	r0, r1
    2dac:	2820      	cmp	r0, #32
    2dae:	f47f af6b 	bne.w	2c88 <am_hal_iom_spi_write_nb.part.6+0x44>
        ui32TransferSize = (ui32NumBytes <= (ui32MaxFifoSize - 4) ?  ui32NumBytes :
    2db2:	4552      	cmp	r2, sl
    2db4:	bf28      	it	cs
    2db6:	4652      	movcs	r2, sl
        g_psIOMBuffers[ui32Module].ui32State = BUFFER_SENDING;
    2db8:	4d13      	ldr	r5, [pc, #76]	; (2e08 <am_hal_iom_spi_write_nb.part.6+0x1c4>)
        g_psIOMBuffers[ui32Module].pui32Data = pui32Data + (ui32TransferSize / 4);
    2dba:	f022 0603 	bic.w	r6, r2, #3
    2dbe:	443e      	add	r6, r7
        g_psIOMBuffers[ui32Module].ui32BytesLeft = ui32NumBytes - ui32TransferSize;
    2dc0:	ebaa 0402 	sub.w	r4, sl, r2
        am_hal_iom_workaround_word_write(ui32ChipSelect, pui32Data,
    2dc4:	4639      	mov	r1, r7
        g_psIOMBuffers[ui32Module].pfnCallback = pfnCallback;
    2dc6:	9f09      	ldr	r7, [sp, #36]	; 0x24
        g_psIOMBuffers[ui32Module].pui32Data = pui32Data + (ui32TransferSize / 4);
    2dc8:	656e      	str	r6, [r5, #84]	; 0x54
        am_hal_iom_workaround_word_write(ui32ChipSelect, pui32Data,
    2dca:	4640      	mov	r0, r8
    2dcc:	4652      	mov	r2, sl
    2dce:	464b      	mov	r3, r9
        g_psIOMBuffers[ui32Module].ui32BytesLeft = ui32NumBytes - ui32TransferSize;
    2dd0:	65ac      	str	r4, [r5, #88]	; 0x58
        g_psIOMBuffers[ui32Module].ui32State = BUFFER_SENDING;
    2dd2:	f8c5 e050 	str.w	lr, [r5, #80]	; 0x50
        g_psIOMBuffers[ui32Module].pfnCallback = pfnCallback;
    2dd6:	662f      	str	r7, [r5, #96]	; 0x60
        g_psIOMBuffers[ui32Module].ui32Options = ui32Options;
    2dd8:	f8c5 905c 	str.w	r9, [r5, #92]	; 0x5c
        am_hal_iom_workaround_word_write(ui32ChipSelect, pui32Data,
    2ddc:	f7ff fb66 	bl	24ac <am_hal_iom_workaround_word_write>
}
    2de0:	2000      	movs	r0, #0
    2de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    am_hal_debug_assert_msg((am_hal_iom_fifo_empty_slots(ui32Module) >= ui32NumBytes),
    2de6:	4a0a      	ldr	r2, [pc, #40]	; (2e10 <am_hal_iom_spi_write_nb.part.6+0x1cc>)
    2de8:	480a      	ldr	r0, [pc, #40]	; (2e14 <am_hal_iom_spi_write_nb.part.6+0x1d0>)
    2dea:	f640 7145 	movw	r1, #3909	; 0xf45
    2dee:	f7fe fd93 	bl	1918 <am_hal_debug_error>
    2df2:	e75d      	b.n	2cb0 <am_hal_iom_spi_write_nb.part.6+0x6c>
    am_hal_debug_assert_msg(ui32NumBytes > 0,
    2df4:	4a08      	ldr	r2, [pc, #32]	; (2e18 <am_hal_iom_spi_write_nb.part.6+0x1d4>)
    2df6:	4807      	ldr	r0, [pc, #28]	; (2e14 <am_hal_iom_spi_write_nb.part.6+0x1d0>)
    2df8:	f640 21da 	movw	r1, #2778	; 0xada
    2dfc:	f7fe fd8c 	bl	1918 <am_hal_debug_error>
    2e00:	e7b9      	b.n	2d76 <am_hal_iom_spi_write_nb.part.6+0x132>
    2e02:	bf00      	nop
    2e04:	10000854 	.word	0x10000854
    2e08:	10000a88 	.word	0x10000a88
    2e0c:	4002000c 	.word	0x4002000c
    2e10:	00004b80 	.word	0x00004b80
    2e14:	00004bb4 	.word	0x00004bb4
    2e18:	00004c68 	.word	0x00004c68

00002e1c <am_hal_iom_spi_read_nb.part.7>:
am_hal_iom_spi_read_nb(uint32_t ui32Module, uint32_t ui32ChipSelect,
    2e1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    AM_REGn(IOMSTR, ui32Module, INTCLR) = AM_HAL_IOM_INT_ALL;
    2e20:	f500 27a0 	add.w	r7, r0, #327680	; 0x50000
    2e24:	3704      	adds	r7, #4
    2e26:	033f      	lsls	r7, r7, #12
    g_bIomBusy[ui32Module] = true;
    2e28:	f8df a0f8 	ldr.w	sl, [pc, #248]	; 2f24 <am_hal_iom_spi_read_nb.part.7+0x108>
    2e2c:	f04f 0801 	mov.w	r8, #1
    AM_REGn(IOMSTR, ui32Module, INTCLR) = AM_HAL_IOM_INT_ALL;
    2e30:	f240 7bff 	movw	fp, #2047	; 0x7ff
    if ( (WORKAROUND_IOM == ui32Module) && !(ui32Options & AM_HAL_IOM_RAW) &&
    2e34:	2804      	cmp	r0, #4
    g_bIomBusy[ui32Module] = true;
    2e36:	f80a 8000 	strb.w	r8, [sl, r0]
am_hal_iom_spi_read_nb(uint32_t ui32Module, uint32_t ui32ChipSelect,
    2e3a:	b083      	sub	sp, #12
    2e3c:	4604      	mov	r4, r0
    2e3e:	460e      	mov	r6, r1
    2e40:	4691      	mov	r9, r2
    2e42:	461d      	mov	r5, r3
    AM_REGn(IOMSTR, ui32Module, INTCLR) = AM_HAL_IOM_INT_ALL;
    2e44:	f8c7 b208 	str.w	fp, [r7, #520]	; 0x208
    if ( (WORKAROUND_IOM == ui32Module) && !(ui32Options & AM_HAL_IOM_RAW) &&
    2e48:	d02c      	beq.n	2ea4 <am_hal_iom_spi_read_nb.part.7+0x88>
    g_psIOMBuffers[ui32Module].ui32State = BUFFER_RECEIVING;
    2e4a:	482f      	ldr	r0, [pc, #188]	; (2f08 <am_hal_iom_spi_read_nb.part.7+0xec>)
    2e4c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    2e50:	00a2      	lsls	r2, r4, #2
    2e52:	1883      	adds	r3, r0, r2
    2e54:	2102      	movs	r1, #2
    2e56:	5081      	str	r1, [r0, r2]
    g_psIOMBuffers[ui32Module].pfnCallback = pfnCallback;
    2e58:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    g_psIOMBuffers[ui32Module].ui32Options = ui32Options;
    2e5a:	980c      	ldr	r0, [sp, #48]	; 0x30
    g_psIOMBuffers[ui32Module].pui32Data = pui32Data;
    2e5c:	f8c3 9004 	str.w	r9, [r3, #4]
    g_psIOMBuffers[ui32Module].ui32BytesLeft = ui32NumBytes;
    2e60:	609d      	str	r5, [r3, #8]
    g_psIOMBuffers[ui32Module].pfnCallback = pfnCallback;
    2e62:	611c      	str	r4, [r3, #16]
    g_psIOMBuffers[ui32Module].ui32Options = ui32Options;
    2e64:	60d8      	str	r0, [r3, #12]
    am_hal_debug_assert_msg(ui32NumBytes > 0,
    2e66:	b92d      	cbnz	r5, 2e74 <am_hal_iom_spi_read_nb.part.7+0x58>
    2e68:	4a28      	ldr	r2, [pc, #160]	; (2f0c <am_hal_iom_spi_read_nb.part.7+0xf0>)
    2e6a:	4829      	ldr	r0, [pc, #164]	; (2f10 <am_hal_iom_spi_read_nb.part.7+0xf4>)
    2e6c:	f640 21da 	movw	r1, #2778	; 0xada
    2e70:	f7fe fd52 	bl	1918 <am_hal_debug_error>
    ui32Command |= ((ui32NumBytes & 0xF00) << 15);
    2e74:	03ea      	lsls	r2, r5, #15
    ui32Command |= (ui32NumBytes & 0xFF);
    2e76:	fa5f fc85 	uxtb.w	ip, r5
    ui32Command |= ui32Options & 0x5C00FF00;
    2e7a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    ui32Command |= ((ui32NumBytes & 0xF00) << 15);
    2e7c:	f002 61f0 	and.w	r1, r2, #125829120	; 0x7800000
    ui32Command |= ((ui32ChipSelect << 16) & 0x00070000);
    2e80:	0436      	lsls	r6, r6, #16
    ui32Command |= (ui32NumBytes & 0xFF);
    2e82:	f04c 4500 	orr.w	r5, ip, #2147483648	; 0x80000000
    ui32Command |= ui32Options & 0x5C00FF00;
    2e86:	f023 4023 	bic.w	r0, r3, #2734686208	; 0xa3000000
    ui32Command |= ((ui32ChipSelect << 16) & 0x00070000);
    2e8a:	f406 24e0 	and.w	r4, r6, #458752	; 0x70000
    ui32Command |= (ui32NumBytes & 0xFF);
    2e8e:	430d      	orrs	r5, r1
    ui32Command |= ui32Options & 0x5C00FF00;
    2e90:	f000 22ff 	and.w	r2, r0, #4278255360	; 0xff00ff00
    ui32Command |= ((ui32ChipSelect << 16) & 0x00070000);
    2e94:	432c      	orrs	r4, r5
    ui32Command |= ui32Options & 0x5C00FF00;
    2e96:	4322      	orrs	r2, r4
    AM_REGn(IOMSTR, ui32Module, CMD) = ui32Command;
    2e98:	f8c7 2110 	str.w	r2, [r7, #272]	; 0x110
    return ui32Status;
    2e9c:	2000      	movs	r0, #0
}
    2e9e:	b003      	add	sp, #12
    2ea0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if ( (WORKAROUND_IOM == ui32Module) && !(ui32Options & AM_HAL_IOM_RAW) &&
    2ea4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    2ea6:	f013 4180 	ands.w	r1, r3, #1073741824	; 0x40000000
    2eaa:	d1ce      	bne.n	2e4a <am_hal_iom_spi_read_nb.part.7+0x2e>
    if ( (AM_REG(MCUCTRL, CHIPREV) & 0xFF) == AM_REG_MCUCTRL_CHIPREV_REVMAJ_B )
    2eac:	4819      	ldr	r0, [pc, #100]	; (2f14 <am_hal_iom_spi_read_nb.part.7+0xf8>)
    2eae:	6802      	ldr	r2, [r0, #0]
    2eb0:	b2d3      	uxtb	r3, r2
    2eb2:	2b20      	cmp	r3, #32
    2eb4:	d1c9      	bne.n	2e4a <am_hal_iom_spi_read_nb.part.7+0x2e>
        ui32IntConfig = AM_REGn(IOMSTR, 4, INTEN);
    2eb6:	4818      	ldr	r0, [pc, #96]	; (2f18 <am_hal_iom_spi_read_nb.part.7+0xfc>)
    2eb8:	6803      	ldr	r3, [r0, #0]
        AM_REGn(IOMSTR, 4, INTEN) = 0;
    2eba:	4817      	ldr	r0, [pc, #92]	; (2f18 <am_hal_iom_spi_read_nb.part.7+0xfc>)
        ui32IntConfig = AM_REGn(IOMSTR, 4, INTEN);
    2ebc:	9301      	str	r3, [sp, #4]
        AM_REGn(IOMSTR, 4, INTEN) = 0;
    2ebe:	6001      	str	r1, [r0, #0]
        am_hal_iom_workaround_word_write(ui32ChipSelect, pui32Data,
    2ec0:	460a      	mov	r2, r1
    2ec2:	990c      	ldr	r1, [sp, #48]	; 0x30
    2ec4:	4630      	mov	r0, r6
    2ec6:	f041 5380 	orr.w	r3, r1, #268435456	; 0x10000000
    2eca:	4649      	mov	r1, r9
    2ecc:	f7ff faee 	bl	24ac <am_hal_iom_workaround_word_write>
        waitStatus = am_hal_flash_delay_status_change(ui32StatusTimeout[ui32Module],
    2ed0:	4a12      	ldr	r2, [pc, #72]	; (2f1c <am_hal_iom_spi_read_nb.part.7+0x100>)
    2ed2:	4643      	mov	r3, r8
    2ed4:	6910      	ldr	r0, [r2, #16]
    2ed6:	f507 7101 	add.w	r1, r7, #516	; 0x204
    2eda:	4642      	mov	r2, r8
    2edc:	f7fe fd22 	bl	1924 <am_hal_flash_delay_status_change>
        if (waitStatus != 1)
    2ee0:	2801      	cmp	r0, #1
    2ee2:	d004      	beq.n	2eee <am_hal_iom_spi_read_nb.part.7+0xd2>
            g_iom_error_status[ui32Module] = ui32Status = AM_HAL_IOM_ERR_TIMEOUT;
    2ee4:	4f0e      	ldr	r7, [pc, #56]	; (2f20 <am_hal_iom_spi_read_nb.part.7+0x104>)
            return ui32Status;
    2ee6:	4640      	mov	r0, r8
            g_iom_error_status[ui32Module] = ui32Status = AM_HAL_IOM_ERR_TIMEOUT;
    2ee8:	f887 8004 	strb.w	r8, [r7, #4]
    2eec:	e7d7      	b.n	2e9e <am_hal_iom_spi_read_nb.part.7+0x82>
        ui32Options |= AM_HAL_IOM_RAW;
    2eee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
        AM_REGn(IOMSTR, 4, INTEN) = ui32IntConfig;
    2ef0:	4909      	ldr	r1, [pc, #36]	; (2f18 <am_hal_iom_spi_read_nb.part.7+0xfc>)
        g_bIomBusy[ui32Module] = true;
    2ef2:	f88a 0004 	strb.w	r0, [sl, #4]
        AM_REGn(IOMSTR, 4, INTEN) = ui32IntConfig;
    2ef6:	9a01      	ldr	r2, [sp, #4]
        AM_REGn(IOMSTR, ui32Module, INTCLR) = AM_HAL_IOM_INT_ALL;
    2ef8:	f8c7 b208 	str.w	fp, [r7, #520]	; 0x208
        ui32Options |= AM_HAL_IOM_RAW;
    2efc:	f043 4080 	orr.w	r0, r3, #1073741824	; 0x40000000
    2f00:	900c      	str	r0, [sp, #48]	; 0x30
        AM_REGn(IOMSTR, 4, INTEN) = ui32IntConfig;
    2f02:	600a      	str	r2, [r1, #0]
    2f04:	e7a1      	b.n	2e4a <am_hal_iom_spi_read_nb.part.7+0x2e>
    2f06:	bf00      	nop
    2f08:	10000a88 	.word	0x10000a88
    2f0c:	00004c68 	.word	0x00004c68
    2f10:	00004bb4 	.word	0x00004bb4
    2f14:	4002000c 	.word	0x4002000c
    2f18:	50008200 	.word	0x50008200
    2f1c:	10000a70 	.word	0x10000a70
    2f20:	1000085c 	.word	0x1000085c
    2f24:	10000854 	.word	0x10000854

00002f28 <am_hal_iom_spi_write_nq>:
    if ( ui32Module >= AM_REG_IOMSTR_NUM_MODULES )
    2f28:	2805      	cmp	r0, #5
    2f2a:	d901      	bls.n	2f30 <am_hal_iom_spi_write_nq+0x8>
        return AM_HAL_IOM_ERR_INVALID_MODULE;
    2f2c:	2002      	movs	r0, #2
    2f2e:	4770      	bx	lr
{
    2f30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2f34:	4dc1      	ldr	r5, [pc, #772]	; (323c <am_hal_iom_spi_write_nq+0x314>)
    2f36:	b083      	sub	sp, #12
    while ( g_bIomBusy[ui32Module] );
    2f38:	5c2c      	ldrb	r4, [r5, r0]
    2f3a:	f004 06ff 	and.w	r6, r4, #255	; 0xff
    2f3e:	2c00      	cmp	r4, #0
    2f40:	d1fa      	bne.n	2f38 <am_hal_iom_spi_write_nq+0x10>
    ui32Status = g_iom_error_status[ui32Module] = AM_HAL_IOM_SUCCESS;
    2f42:	f8df 930c 	ldr.w	r9, [pc, #780]	; 3250 <am_hal_iom_spi_write_nq+0x328>
    if (ui32NumBytes == 0)
    2f46:	1e5f      	subs	r7, r3, #1
    2f48:	f640 75fe 	movw	r5, #4094	; 0xffe
    2f4c:	42af      	cmp	r7, r5
    ui32Status = g_iom_error_status[ui32Module] = AM_HAL_IOM_SUCCESS;
    2f4e:	f809 6000 	strb.w	r6, [r9, r0]
    if (ui32NumBytes == 0)
    2f52:	d906      	bls.n	2f62 <am_hal_iom_spi_write_nq+0x3a>
        g_iom_error_status[ui32Module] = ui32Status = AM_HAL_IOM_ERR_INVALID_PARAM;
    2f54:	2403      	movs	r4, #3
    2f56:	f809 4000 	strb.w	r4, [r9, r0]
        return ui32Status;
    2f5a:	4620      	mov	r0, r4
}
    2f5c:	b003      	add	sp, #12
    2f5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2f62:	468b      	mov	fp, r1
    2f64:	9000      	str	r0, [sp, #0]
    2f66:	4601      	mov	r1, r0
    ui32MaxFifoSize = ((0 == AM_BFRn(IOMSTR, ui32Module, CFG, FULLDUP)) ?
    2f68:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
    2f6c:	3004      	adds	r0, #4
    2f6e:	0304      	lsls	r4, r0, #12
    2f70:	4698      	mov	r8, r3
    2f72:	f8d4 511c 	ldr.w	r5, [r4, #284]	; 0x11c
    ui32IntConfig = AM_REGn(IOMSTR, ui32Module, INTEN);
    2f76:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
    AM_REGn(IOMSTR, ui32Module, INTEN) = 0;
    2f7a:	f8c4 6200 	str.w	r6, [r4, #512]	; 0x200
    ui32MaxFifoSize = ((0 == AM_BFRn(IOMSTR, ui32Module, CFG, FULLDUP)) ?
    2f7e:	f005 0008 	and.w	r0, r5, #8
                       AM_HAL_IOM_MAX_FIFO_SIZE : AM_HAL_IOM_MAX_FIFO_SIZE / 2);
    2f82:	2800      	cmp	r0, #0
    2f84:	4617      	mov	r7, r2
    2f86:	bf18      	it	ne
    2f88:	f04f 0e3c 	movne.w	lr, #60	; 0x3c
    AM_REGn(IOMSTR, ui32Module, INTCLR) = AM_HAL_IOM_INT_ALL;
    2f8c:	f240 72ff 	movw	r2, #2047	; 0x7ff
                       AM_HAL_IOM_MAX_FIFO_SIZE : AM_HAL_IOM_MAX_FIFO_SIZE / 2);
    2f90:	bf0a      	itet	eq
    2f92:	f04f 0e7c 	moveq.w	lr, #124	; 0x7c
    2f96:	2640      	movne	r6, #64	; 0x40
    2f98:	2680      	moveq	r6, #128	; 0x80
    if ( WORKAROUND_IOM == ui32Module && isRevB0() )
    2f9a:	2904      	cmp	r1, #4
    ui32IntConfig = AM_REGn(IOMSTR, ui32Module, INTEN);
    2f9c:	9301      	str	r3, [sp, #4]
    AM_REGn(IOMSTR, ui32Module, INTCLR) = AM_HAL_IOM_INT_ALL;
    2f9e:	f8c4 2208 	str.w	r2, [r4, #520]	; 0x208
    ui32MaxFifoSize = ((0 == AM_BFRn(IOMSTR, ui32Module, CFG, FULLDUP)) ?
    2fa2:	f504 7a8e 	add.w	sl, r4, #284	; 0x11c
    if ( WORKAROUND_IOM == ui32Module && isRevB0() )
    2fa6:	d105      	bne.n	2fb4 <am_hal_iom_spi_write_nq+0x8c>
    if ( (AM_REG(MCUCTRL, CHIPREV) & 0xFF) == AM_REG_MCUCTRL_CHIPREV_REVMAJ_B )
    2fa8:	4aa5      	ldr	r2, [pc, #660]	; (3240 <am_hal_iom_spi_write_nq+0x318>)
    2faa:	6815      	ldr	r5, [r2, #0]
    2fac:	b2eb      	uxtb	r3, r5
    2fae:	2b20      	cmp	r3, #32
    2fb0:	f000 8136 	beq.w	3220 <am_hal_iom_spi_write_nq+0x2f8>
    ui32MaxFifoSize = ((0 == AM_BFRn(IOMSTR, ui32Module, CFG, FULLDUP)) ? AM_HAL_IOM_MAX_FIFO_SIZE : AM_HAL_IOM_MAX_FIFO_SIZE / 2);
    2fb4:	f8d4 011c 	ldr.w	r0, [r4, #284]	; 0x11c
    return (ui32MaxFifoSize - AM_BFRn(IOMSTR, ui32Module, FIFOPTR, FIFOSIZ)) & (~0x3);
    2fb8:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
        ui32TransferSize = (ui32NumBytes <= ui32MaxFifoSize ? ui32NumBytes :
    2fbc:	4546      	cmp	r6, r8
    2fbe:	bf28      	it	cs
    2fc0:	4646      	movcs	r6, r8
    ui32MaxFifoSize = ((0 == AM_BFRn(IOMSTR, ui32Module, CFG, FULLDUP)) ? AM_HAL_IOM_MAX_FIFO_SIZE : AM_HAL_IOM_MAX_FIFO_SIZE / 2);
    2fc2:	f010 0f08 	tst.w	r0, #8
    2fc6:	bf14      	ite	ne
    2fc8:	2040      	movne	r0, #64	; 0x40
    2fca:	2080      	moveq	r0, #128	; 0x80
    return (ui32MaxFifoSize - AM_BFRn(IOMSTR, ui32Module, FIFOPTR, FIFOSIZ)) & (~0x3);
    2fcc:	1a42      	subs	r2, r0, r1
    am_hal_debug_assert_msg((am_hal_iom_fifo_empty_slots(ui32Module) >= ui32NumBytes),
    2fce:	f002 05fc 	and.w	r5, r2, #252	; 0xfc
    2fd2:	42ae      	cmp	r6, r5
    2fd4:	f200 811d 	bhi.w	3212 <am_hal_iom_spi_write_nq+0x2ea>
        AM_REGn(IOMSTR, ui32Module, FIFO) = pui32Data[ui32Index];
    2fd8:	463b      	mov	r3, r7
    2fda:	43f8      	mvns	r0, r7
    2fdc:	f853 1b04 	ldr.w	r1, [r3], #4
    2fe0:	6021      	str	r1, [r4, #0]
    2fe2:	4438      	add	r0, r7
    for ( ui32Index = 0; (4 * ui32Index) < ui32NumBytes; ui32Index++ )
    2fe4:	1bdd      	subs	r5, r3, r7
    2fe6:	4430      	add	r0, r6
    2fe8:	42ae      	cmp	r6, r5
    2fea:	f3c0 0282 	ubfx	r2, r0, #2, #3
    2fee:	d941      	bls.n	3074 <am_hal_iom_spi_write_nq+0x14c>
    2ff0:	b31a      	cbz	r2, 303a <am_hal_iom_spi_write_nq+0x112>
    2ff2:	2a01      	cmp	r2, #1
    2ff4:	d01b      	beq.n	302e <am_hal_iom_spi_write_nq+0x106>
    2ff6:	2a02      	cmp	r2, #2
    2ff8:	d016      	beq.n	3028 <am_hal_iom_spi_write_nq+0x100>
    2ffa:	2a03      	cmp	r2, #3
    2ffc:	d011      	beq.n	3022 <am_hal_iom_spi_write_nq+0xfa>
    2ffe:	2a04      	cmp	r2, #4
    3000:	d00c      	beq.n	301c <am_hal_iom_spi_write_nq+0xf4>
    3002:	2a05      	cmp	r2, #5
    3004:	d007      	beq.n	3016 <am_hal_iom_spi_write_nq+0xee>
    3006:	2a06      	cmp	r2, #6
        AM_REGn(IOMSTR, ui32Module, FIFO) = pui32Data[ui32Index];
    3008:	bf1c      	itt	ne
    300a:	f853 2b04 	ldrne.w	r2, [r3], #4
    300e:	6022      	strne	r2, [r4, #0]
    3010:	f853 0b04 	ldr.w	r0, [r3], #4
    3014:	6020      	str	r0, [r4, #0]
    3016:	f853 1b04 	ldr.w	r1, [r3], #4
    301a:	6021      	str	r1, [r4, #0]
    301c:	f853 5b04 	ldr.w	r5, [r3], #4
    3020:	6025      	str	r5, [r4, #0]
    3022:	f853 2b04 	ldr.w	r2, [r3], #4
    3026:	6022      	str	r2, [r4, #0]
    3028:	f853 0b04 	ldr.w	r0, [r3], #4
    302c:	6020      	str	r0, [r4, #0]
    302e:	f853 1b04 	ldr.w	r1, [r3], #4
    3032:	6021      	str	r1, [r4, #0]
    for ( ui32Index = 0; (4 * ui32Index) < ui32NumBytes; ui32Index++ )
    3034:	1bdd      	subs	r5, r3, r7
    3036:	42ae      	cmp	r6, r5
    3038:	d91c      	bls.n	3074 <am_hal_iom_spi_write_nq+0x14c>
        AM_REGn(IOMSTR, ui32Module, FIFO) = pui32Data[ui32Index];
    303a:	469c      	mov	ip, r3
    303c:	3320      	adds	r3, #32
    303e:	f85c 2b04 	ldr.w	r2, [ip], #4
    3042:	6022      	str	r2, [r4, #0]
    3044:	f853 0c1c 	ldr.w	r0, [r3, #-28]
    3048:	6020      	str	r0, [r4, #0]
    304a:	f8dc 1004 	ldr.w	r1, [ip, #4]
    304e:	6021      	str	r1, [r4, #0]
    3050:	f853 5c14 	ldr.w	r5, [r3, #-20]
    3054:	6025      	str	r5, [r4, #0]
    3056:	f853 2c10 	ldr.w	r2, [r3, #-16]
    305a:	6022      	str	r2, [r4, #0]
    305c:	f853 0c0c 	ldr.w	r0, [r3, #-12]
    3060:	6020      	str	r0, [r4, #0]
    3062:	f853 1c08 	ldr.w	r1, [r3, #-8]
    3066:	6021      	str	r1, [r4, #0]
    3068:	f853 5c04 	ldr.w	r5, [r3, #-4]
    306c:	6025      	str	r5, [r4, #0]
    for ( ui32Index = 0; (4 * ui32Index) < ui32NumBytes; ui32Index++ )
    306e:	1bda      	subs	r2, r3, r7
    3070:	4296      	cmp	r6, r2
    3072:	d8e2      	bhi.n	303a <am_hal_iom_spi_write_nq+0x112>
    ui32Command |= ui32Options & 0x5C00FF00;
    3074:	990c      	ldr	r1, [sp, #48]	; 0x30
    ui32Command |= ((ui32ChipSelect << 16) & 0x00070000);
    3076:	ea4f 4e0b 	mov.w	lr, fp, lsl #16
    307a:	f40e 20e0 	and.w	r0, lr, #458752	; 0x70000
    ui32Command |= (ui32NumBytes & 0xFF);
    307e:	fa5f f388 	uxtb.w	r3, r8
    ui32Command |= ui32Options & 0x5C00FF00;
    3082:	f021 4523 	bic.w	r5, r1, #2734686208	; 0xa3000000
    3086:	4303      	orrs	r3, r0
    ui32Command |= ((ui32NumBytes & 0xF00) << 15);
    3088:	ea4f 3cc8 	mov.w	ip, r8, lsl #15
    ui32Command |= ui32Options & 0x5C00FF00;
    308c:	f005 20ff 	and.w	r0, r5, #4278255360	; 0xff00ff00
    3090:	4303      	orrs	r3, r0
    ui32Command |= ((ui32NumBytes & 0xF00) << 15);
    3092:	f00c 62f0 	and.w	r2, ip, #125829120	; 0x7800000
    ui32Command |= ui32Options & 0x5C00FF00;
    3096:	4313      	orrs	r3, r2
    AM_REGn(IOMSTR, ui32Module, CMD) = ui32Command;
    3098:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
    pui32Data += ui32TransferSize >> 2;
    309c:	f026 0e03 	bic.w	lr, r6, #3
    while ( ui32NumBytes && !AM_BFRn(IOMSTR, ui32Module, INTSTAT, CMDCMP) )
    30a0:	ebb8 0606 	subs.w	r6, r8, r6
    pui32Data += ui32TransferSize >> 2;
    30a4:	4477      	add	r7, lr
    30a6:	bf08      	it	eq
    30a8:	f504 7b01 	addeq.w	fp, r4, #516	; 0x204
    while ( ui32NumBytes && !AM_BFRn(IOMSTR, ui32Module, INTSTAT, CMDCMP) )
    30ac:	f000 8083 	beq.w	31b6 <am_hal_iom_spi_write_nq+0x28e>
    30b0:	f8d4 3204 	ldr.w	r3, [r4, #516]	; 0x204
    30b4:	07da      	lsls	r2, r3, #31
    30b6:	f504 7b01 	add.w	fp, r4, #516	; 0x204
    30ba:	d47c      	bmi.n	31b6 <am_hal_iom_spi_write_nq+0x28e>
    30bc:	f504 7580 	add.w	r5, r4, #256	; 0x100
    30c0:	46a8      	mov	r8, r5
    ui32MaxFifoSize = ((0 == AM_BFRn(IOMSTR, ui32Module, CFG, FULLDUP)) ? AM_HAL_IOM_MAX_FIFO_SIZE : AM_HAL_IOM_MAX_FIFO_SIZE / 2);
    30c2:	f8da 1000 	ldr.w	r1, [sl]
    return (ui32MaxFifoSize - AM_BFRn(IOMSTR, ui32Module, FIFOPTR, FIFOSIZ)) & (~0x3);
    30c6:	f8d8 0000 	ldr.w	r0, [r8]
    ui32MaxFifoSize = ((0 == AM_BFRn(IOMSTR, ui32Module, CFG, FULLDUP)) ? AM_HAL_IOM_MAX_FIFO_SIZE : AM_HAL_IOM_MAX_FIFO_SIZE / 2);
    30ca:	f011 0f08 	tst.w	r1, #8
    30ce:	bf14      	ite	ne
    30d0:	2140      	movne	r1, #64	; 0x40
    30d2:	2180      	moveq	r1, #128	; 0x80
    return (ui32MaxFifoSize - AM_BFRn(IOMSTR, ui32Module, FIFOPTR, FIFOSIZ)) & (~0x3);
    30d4:	1a0a      	subs	r2, r1, r0
        ui32SpaceInFifo =  am_hal_iom_fifo_empty_slots(ui32Module);
    30d6:	f002 03fc 	and.w	r3, r2, #252	; 0xfc
        if ( ui32NumBytes <= ui32SpaceInFifo )
    30da:	42b3      	cmp	r3, r6
    ui32MaxFifoSize = ((0 == AM_BFRn(IOMSTR, ui32Module, CFG, FULLDUP)) ? AM_HAL_IOM_MAX_FIFO_SIZE : AM_HAL_IOM_MAX_FIFO_SIZE / 2);
    30dc:	f8da 1000 	ldr.w	r1, [sl]
    return (ui32MaxFifoSize - AM_BFRn(IOMSTR, ui32Module, FIFOPTR, FIFOSIZ)) & (~0x3);
    30e0:	f8d8 0000 	ldr.w	r0, [r8]
            ui32TransferSize = ui32SpaceInFifo & ~(0x3);
    30e4:	bf3b      	ittet	cc
    30e6:	f023 0303 	biccc.w	r3, r3, #3
    30ea:	1af5      	subcc	r5, r6, r3
        if ( ui32NumBytes <= ui32SpaceInFifo )
    30ec:	2500      	movcs	r5, #0
            ui32TransferSize = ui32SpaceInFifo & ~(0x3);
    30ee:	461e      	movcc	r6, r3
    ui32MaxFifoSize = ((0 == AM_BFRn(IOMSTR, ui32Module, CFG, FULLDUP)) ? AM_HAL_IOM_MAX_FIFO_SIZE : AM_HAL_IOM_MAX_FIFO_SIZE / 2);
    30f0:	f011 0f08 	tst.w	r1, #8
    30f4:	bf14      	ite	ne
    30f6:	2140      	movne	r1, #64	; 0x40
    30f8:	2180      	moveq	r1, #128	; 0x80
    return (ui32MaxFifoSize - AM_BFRn(IOMSTR, ui32Module, FIFOPTR, FIFOSIZ)) & (~0x3);
    30fa:	1a0a      	subs	r2, r1, r0
    am_hal_debug_assert_msg((am_hal_iom_fifo_empty_slots(ui32Module) >= ui32NumBytes),
    30fc:	f002 0cfc 	and.w	ip, r2, #252	; 0xfc
    3100:	4566      	cmp	r6, ip
    3102:	d86e      	bhi.n	31e2 <am_hal_iom_spi_write_nq+0x2ba>
    for ( ui32Index = 0; (4 * ui32Index) < ui32NumBytes; ui32Index++ )
    3104:	2e00      	cmp	r6, #0
    3106:	d04d      	beq.n	31a4 <am_hal_iom_spi_write_nq+0x27c>
        AM_REGn(IOMSTR, ui32Module, FIFO) = pui32Data[ui32Index];
    3108:	463b      	mov	r3, r7
    310a:	43f8      	mvns	r0, r7
    310c:	f853 1b04 	ldr.w	r1, [r3], #4
    3110:	6021      	str	r1, [r4, #0]
    3112:	4438      	add	r0, r7
    for ( ui32Index = 0; (4 * ui32Index) < ui32NumBytes; ui32Index++ )
    3114:	1bd9      	subs	r1, r3, r7
    3116:	4430      	add	r0, r6
    3118:	428e      	cmp	r6, r1
    311a:	f3c0 0282 	ubfx	r2, r0, #2, #3
    311e:	d941      	bls.n	31a4 <am_hal_iom_spi_write_nq+0x27c>
    3120:	b31a      	cbz	r2, 316a <am_hal_iom_spi_write_nq+0x242>
    3122:	2a01      	cmp	r2, #1
    3124:	d01b      	beq.n	315e <am_hal_iom_spi_write_nq+0x236>
    3126:	2a02      	cmp	r2, #2
    3128:	d016      	beq.n	3158 <am_hal_iom_spi_write_nq+0x230>
    312a:	2a03      	cmp	r2, #3
    312c:	d011      	beq.n	3152 <am_hal_iom_spi_write_nq+0x22a>
    312e:	2a04      	cmp	r2, #4
    3130:	d00c      	beq.n	314c <am_hal_iom_spi_write_nq+0x224>
    3132:	2a05      	cmp	r2, #5
    3134:	d007      	beq.n	3146 <am_hal_iom_spi_write_nq+0x21e>
    3136:	2a06      	cmp	r2, #6
        AM_REGn(IOMSTR, ui32Module, FIFO) = pui32Data[ui32Index];
    3138:	bf1c      	itt	ne
    313a:	f853 2b04 	ldrne.w	r2, [r3], #4
    313e:	6022      	strne	r2, [r4, #0]
    3140:	f853 0b04 	ldr.w	r0, [r3], #4
    3144:	6020      	str	r0, [r4, #0]
    3146:	f853 1b04 	ldr.w	r1, [r3], #4
    314a:	6021      	str	r1, [r4, #0]
    314c:	f853 2b04 	ldr.w	r2, [r3], #4
    3150:	6022      	str	r2, [r4, #0]
    3152:	f853 0b04 	ldr.w	r0, [r3], #4
    3156:	6020      	str	r0, [r4, #0]
    3158:	f853 1b04 	ldr.w	r1, [r3], #4
    315c:	6021      	str	r1, [r4, #0]
    315e:	f853 2b04 	ldr.w	r2, [r3], #4
    3162:	6022      	str	r2, [r4, #0]
    for ( ui32Index = 0; (4 * ui32Index) < ui32NumBytes; ui32Index++ )
    3164:	1bd8      	subs	r0, r3, r7
    3166:	4286      	cmp	r6, r0
    3168:	d91c      	bls.n	31a4 <am_hal_iom_spi_write_nq+0x27c>
        AM_REGn(IOMSTR, ui32Module, FIFO) = pui32Data[ui32Index];
    316a:	469e      	mov	lr, r3
    316c:	3320      	adds	r3, #32
    316e:	f85e 1b04 	ldr.w	r1, [lr], #4
    3172:	6021      	str	r1, [r4, #0]
    3174:	f853 2c1c 	ldr.w	r2, [r3, #-28]
    3178:	6022      	str	r2, [r4, #0]
    317a:	f8de 0004 	ldr.w	r0, [lr, #4]
    317e:	6020      	str	r0, [r4, #0]
    3180:	f853 1c14 	ldr.w	r1, [r3, #-20]
    3184:	6021      	str	r1, [r4, #0]
    3186:	f853 2c10 	ldr.w	r2, [r3, #-16]
    318a:	6022      	str	r2, [r4, #0]
    318c:	f853 0c0c 	ldr.w	r0, [r3, #-12]
    3190:	6020      	str	r0, [r4, #0]
    3192:	f853 1c08 	ldr.w	r1, [r3, #-8]
    3196:	6021      	str	r1, [r4, #0]
    3198:	f853 2c04 	ldr.w	r2, [r3, #-4]
    319c:	6022      	str	r2, [r4, #0]
    for ( ui32Index = 0; (4 * ui32Index) < ui32NumBytes; ui32Index++ )
    319e:	1bd8      	subs	r0, r3, r7
    31a0:	4286      	cmp	r6, r0
    31a2:	d8e2      	bhi.n	316a <am_hal_iom_spi_write_nq+0x242>
        pui32Data += ui32TransferSize >> 2;
    31a4:	f026 0603 	bic.w	r6, r6, #3
    31a8:	4437      	add	r7, r6
    while ( ui32NumBytes && !AM_BFRn(IOMSTR, ui32Module, INTSTAT, CMDCMP) )
    31aa:	b125      	cbz	r5, 31b6 <am_hal_iom_spi_write_nq+0x28e>
    31ac:	f8db 3000 	ldr.w	r3, [fp]
    31b0:	07db      	lsls	r3, r3, #31
    31b2:	462e      	mov	r6, r5
    31b4:	d585      	bpl.n	30c2 <am_hal_iom_spi_write_nq+0x19a>
    waitStatus = am_hal_flash_delay_status_change(ui32StatusTimeout[ui32Module],
    31b6:	9d00      	ldr	r5, [sp, #0]
    31b8:	4f22      	ldr	r7, [pc, #136]	; (3244 <am_hal_iom_spi_write_nq+0x31c>)
    31ba:	2301      	movs	r3, #1
    31bc:	f857 0025 	ldr.w	r0, [r7, r5, lsl #2]
    31c0:	461a      	mov	r2, r3
    31c2:	4659      	mov	r1, fp
    31c4:	f7fe fbae 	bl	1924 <am_hal_flash_delay_status_change>
    if (waitStatus != 1)
    31c8:	2801      	cmp	r0, #1
    31ca:	d011      	beq.n	31f0 <am_hal_iom_spi_write_nq+0x2c8>
        g_iom_error_status[ui32Module] = ui32Status = AM_HAL_IOM_ERR_TIMEOUT;
    31cc:	2001      	movs	r0, #1
    31ce:	f809 0005 	strb.w	r0, [r9, r5]
    AM_REGn(IOMSTR, ui32Module, INTCLR) = AM_HAL_IOM_INT_ALL;
    31d2:	f240 73ff 	movw	r3, #2047	; 0x7ff
    AM_REGn(IOMSTR, ui32Module, INTEN) = ui32IntConfig;
    31d6:	9e01      	ldr	r6, [sp, #4]
    AM_REGn(IOMSTR, ui32Module, INTCLR) = AM_HAL_IOM_INT_ALL;
    31d8:	f8c4 3208 	str.w	r3, [r4, #520]	; 0x208
    AM_REGn(IOMSTR, ui32Module, INTEN) = ui32IntConfig;
    31dc:	f8c4 6200 	str.w	r6, [r4, #512]	; 0x200
    31e0:	e6bc      	b.n	2f5c <am_hal_iom_spi_write_nq+0x34>
    am_hal_debug_assert_msg((am_hal_iom_fifo_empty_slots(ui32Module) >= ui32NumBytes),
    31e2:	4a19      	ldr	r2, [pc, #100]	; (3248 <am_hal_iom_spi_write_nq+0x320>)
    31e4:	4819      	ldr	r0, [pc, #100]	; (324c <am_hal_iom_spi_write_nq+0x324>)
    31e6:	f640 7145 	movw	r1, #3909	; 0xf45
    31ea:	f7fe fb95 	bl	1918 <am_hal_debug_error>
    31ee:	e78b      	b.n	3108 <am_hal_iom_spi_write_nq+0x1e0>
        return AM_REGn(IOMSTR, ui32Module, INTSTAT);
    31f0:	f8db 1000 	ldr.w	r1, [fp]
    if (ui32IntStatus & AM_HAL_IOM_INT_SWERR)
    31f4:	f011 0fcc 	tst.w	r1, #204	; 0xcc
    31f8:	d11d      	bne.n	3236 <am_hal_iom_spi_write_nq+0x30e>
    else if (ui32IntStatus & AM_HAL_IOM_INT_I2CARBERR)
    31fa:	f411 6fe0 	tst.w	r1, #1792	; 0x700
    31fe:	d129      	bne.n	3254 <am_hal_iom_spi_write_nq+0x32c>
    am_hal_iom_status_e ui32Status = AM_HAL_IOM_SUCCESS;
    3200:	f011 0f10 	tst.w	r1, #16
    3204:	bf14      	ite	ne
    3206:	2006      	movne	r0, #6
    3208:	2000      	moveq	r0, #0
        g_iom_error_status[ui32Module] = ui32Status = internal_iom_get_int_err(ui32Module, 0);
    320a:	9a00      	ldr	r2, [sp, #0]
    320c:	f809 0002 	strb.w	r0, [r9, r2]
    3210:	e7df      	b.n	31d2 <am_hal_iom_spi_write_nq+0x2aa>
    am_hal_debug_assert_msg((am_hal_iom_fifo_empty_slots(ui32Module) >= ui32NumBytes),
    3212:	4a0d      	ldr	r2, [pc, #52]	; (3248 <am_hal_iom_spi_write_nq+0x320>)
    3214:	480d      	ldr	r0, [pc, #52]	; (324c <am_hal_iom_spi_write_nq+0x324>)
    3216:	f640 7145 	movw	r1, #3909	; 0xf45
    321a:	f7fe fb7d 	bl	1918 <am_hal_debug_error>
    321e:	e6db      	b.n	2fd8 <am_hal_iom_spi_write_nq+0xb0>
        ui32TransferSize = (ui32NumBytes <= (ui32MaxFifoSize - 4) ? ui32NumBytes :
    3220:	45c6      	cmp	lr, r8
        am_hal_iom_workaround_word_write(ui32ChipSelect, pui32Data,
    3222:	4658      	mov	r0, fp
    3224:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    3226:	4642      	mov	r2, r8
    3228:	4639      	mov	r1, r7
        ui32TransferSize = (ui32NumBytes <= (ui32MaxFifoSize - 4) ? ui32NumBytes :
    322a:	4676      	mov	r6, lr
    322c:	bf28      	it	cs
    322e:	4646      	movcs	r6, r8
        am_hal_iom_workaround_word_write(ui32ChipSelect, pui32Data,
    3230:	f7ff f93c 	bl	24ac <am_hal_iom_workaround_word_write>
    3234:	e732      	b.n	309c <am_hal_iom_spi_write_nq+0x174>
        ui32Status = AM_HAL_IOM_ERR_INVALID_OPER;
    3236:	2005      	movs	r0, #5
    3238:	e7e7      	b.n	320a <am_hal_iom_spi_write_nq+0x2e2>
    323a:	bf00      	nop
    323c:	10000854 	.word	0x10000854
    3240:	4002000c 	.word	0x4002000c
    3244:	10000a70 	.word	0x10000a70
    3248:	00004b80 	.word	0x00004b80
    324c:	00004bb4 	.word	0x00004bb4
    3250:	1000085c 	.word	0x1000085c
        ui32Status = AM_HAL_IOM_ERR_I2C_ARB;
    3254:	2007      	movs	r0, #7
    3256:	e7d8      	b.n	320a <am_hal_iom_spi_write_nq+0x2e2>

00003258 <am_hal_iom_spi_write>:
{
    3258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    if ( ui32Module >= AM_REG_IOMSTR_NUM_MODULES )
    325c:	2805      	cmp	r0, #5
{
    325e:	b08d      	sub	sp, #52	; 0x34
    if ( ui32Module >= AM_REG_IOMSTR_NUM_MODULES )
    3260:	d904      	bls.n	326c <am_hal_iom_spi_write+0x14>
        return AM_HAL_IOM_ERR_INVALID_MODULE;
    3262:	2502      	movs	r5, #2
}
    3264:	4628      	mov	r0, r5
    3266:	b00d      	add	sp, #52	; 0x34
    3268:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ui32Status = g_iom_error_status[ui32Module] = AM_HAL_IOM_SUCCESS;
    326c:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 3348 <am_hal_iom_spi_write+0xf0>
    3270:	f04f 0e00 	mov.w	lr, #0
    3274:	4604      	mov	r4, r0
    3276:	461d      	mov	r5, r3
    3278:	f808 e000 	strb.w	lr, [r8, r0]
    if (ui32NumBytes == 0)
    327c:	b933      	cbnz	r3, 328c <am_hal_iom_spi_write+0x34>
        g_iom_error_status[ui32Module] = ui32Status = AM_HAL_IOM_ERR_INVALID_PARAM;
    327e:	2503      	movs	r5, #3
    3280:	f808 5000 	strb.w	r5, [r8, r0]
}
    3284:	4628      	mov	r0, r5
    3286:	b00d      	add	sp, #52	; 0x34
    3288:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if ( g_psIOMQueue[ui32Module].pui8Data != NULL )
    328c:	ea4f 0a40 	mov.w	sl, r0, lsl #1
    3290:	f8df b0b8 	ldr.w	fp, [pc, #184]	; 334c <am_hal_iom_spi_write+0xf4>
    3294:	9103      	str	r1, [sp, #12]
    3296:	eb0a 0700 	add.w	r7, sl, r0
    329a:	eb0b 09c7 	add.w	r9, fp, r7, lsl #3
    329e:	f8d9 6014 	ldr.w	r6, [r9, #20]
    32a2:	2e00      	cmp	r6, #0
    32a4:	d045      	beq.n	3332 <am_hal_iom_spi_write+0xda>
    32a6:	4617      	mov	r7, r2
    ui32Critical = am_hal_interrupt_master_disable();
    32a8:	f7fe fc68 	bl	1b7c <am_hal_interrupt_master_disable>
    if ( (g_bIomBusy[ui32Module] == false) &&
    32ac:	4b24      	ldr	r3, [pc, #144]	; (3340 <am_hal_iom_spi_write+0xe8>)
    32ae:	5d1a      	ldrb	r2, [r3, r4]
    ui32Critical = am_hal_interrupt_master_disable();
    32b0:	4606      	mov	r6, r0
    if ( (g_bIomBusy[ui32Module] == false) &&
    32b2:	b912      	cbnz	r2, 32ba <am_hal_iom_spi_write+0x62>
    32b4:	f8d9 0008 	ldr.w	r0, [r9, #8]
    32b8:	b1c8      	cbz	r0, 32ee <am_hal_iom_spi_write+0x96>
        if ( am_hal_queue_item_add(&g_psIOMQueue[ui32Module], &sIOMTransaction, 1) == false )
    32ba:	eb0a 0104 	add.w	r1, sl, r4
    32be:	eb0b 00c1 	add.w	r0, fp, r1, lsl #3
        sIOMTransaction.ui32ChipSelect = ui32ChipSelect;
    32c2:	9903      	ldr	r1, [sp, #12]
    32c4:	9107      	str	r1, [sp, #28]
        sIOMTransaction.ui32Operation = AM_HAL_IOM_QUEUE_SPI_WRITE;
    32c6:	2300      	movs	r3, #0
        sIOMTransaction.ui32NumBytes = ui32NumBytes;
    32c8:	9509      	str	r5, [sp, #36]	; 0x24
        if ( am_hal_queue_item_add(&g_psIOMQueue[ui32Module], &sIOMTransaction, 1) == false )
    32ca:	2201      	movs	r2, #1
        sIOMTransaction.ui32Options = ui32Options;
    32cc:	9d16      	ldr	r5, [sp, #88]	; 0x58
        sIOMTransaction.ui32Module = ui32Module;
    32ce:	9406      	str	r4, [sp, #24]
        if ( am_hal_queue_item_add(&g_psIOMQueue[ui32Module], &sIOMTransaction, 1) == false )
    32d0:	a905      	add	r1, sp, #20
        sIOMTransaction.pui32Data = pui32Data;
    32d2:	9708      	str	r7, [sp, #32]
        sIOMTransaction.ui32Options = ui32Options;
    32d4:	950a      	str	r5, [sp, #40]	; 0x28
        sIOMTransaction.ui32Operation = AM_HAL_IOM_QUEUE_SPI_WRITE;
    32d6:	9305      	str	r3, [sp, #20]
        sIOMTransaction.pfnCallback = pfnCallback;
    32d8:	930b      	str	r3, [sp, #44]	; 0x2c
        if ( am_hal_queue_item_add(&g_psIOMQueue[ui32Module], &sIOMTransaction, 1) == false )
    32da:	f000 ffab 	bl	4234 <am_hal_queue_item_add>
    32de:	b9f0      	cbnz	r0, 331e <am_hal_iom_spi_write+0xc6>
            ui32Status = AM_HAL_IOM_ERR_RESOURCE_ERR;
    32e0:	2508      	movs	r5, #8
    am_hal_interrupt_master_set(ui32Critical);
    32e2:	4630      	mov	r0, r6
        g_iom_error_status[ui32Module] = ui32Status;
    32e4:	f808 5004 	strb.w	r5, [r8, r4]
    am_hal_interrupt_master_set(ui32Critical);
    32e8:	f7fe fc4c 	bl	1b84 <am_hal_interrupt_master_set>
    32ec:	e7ba      	b.n	3264 <am_hal_iom_spi_write+0xc>
    while ( g_bIomBusy[ui32Module] );
    32ee:	5d1a      	ldrb	r2, [r3, r4]
    32f0:	f002 00ff 	and.w	r0, r2, #255	; 0xff
    32f4:	2a00      	cmp	r2, #0
    32f6:	d1fa      	bne.n	32ee <am_hal_iom_spi_write+0x96>
    if (ui32NumBytes >= 4096)
    32f8:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
    ui32Status = g_iom_error_status[ui32Module] = AM_HAL_IOM_SUCCESS;
    32fc:	f808 0004 	strb.w	r0, [r8, r4]
    if (ui32NumBytes >= 4096)
    3300:	d301      	bcc.n	3306 <am_hal_iom_spi_write+0xae>
        return ui32Status;
    3302:	2503      	movs	r5, #3
    3304:	e7ed      	b.n	32e2 <am_hal_iom_spi_write+0x8a>
    3306:	9b16      	ldr	r3, [sp, #88]	; 0x58
    3308:	9001      	str	r0, [sp, #4]
    330a:	9300      	str	r3, [sp, #0]
    330c:	463a      	mov	r2, r7
    330e:	462b      	mov	r3, r5
    3310:	9903      	ldr	r1, [sp, #12]
    3312:	4620      	mov	r0, r4
    3314:	f7ff fc96 	bl	2c44 <am_hal_iom_spi_write_nb.part.6>
    if (ui32Status != AM_HAL_IOM_SUCCESS)
    3318:	4605      	mov	r5, r0
    331a:	2800      	cmp	r0, #0
    331c:	d1e1      	bne.n	32e2 <am_hal_iom_spi_write+0x8a>
            am_hal_iom_queue_flush(ui32Module);
    331e:	4f09      	ldr	r7, [pc, #36]	; (3344 <am_hal_iom_spi_write+0xec>)
    am_hal_interrupt_master_set(ui32Critical);
    3320:	4630      	mov	r0, r6
    3322:	f7fe fc2f 	bl	1b84 <am_hal_interrupt_master_set>
            am_hal_iom_queue_flush(ui32Module);
    3326:	4620      	mov	r0, r4
    3328:	683e      	ldr	r6, [r7, #0]
    332a:	47b0      	blx	r6
            ui32Status = g_iom_error_status[ui32Module];
    332c:	f818 5004 	ldrb.w	r5, [r8, r4]
    3330:	e798      	b.n	3264 <am_hal_iom_spi_write+0xc>
        ui32Status = am_hal_iom_spi_write_nq(ui32Module, ui32ChipSelect, pui32Data,
    3332:	9c16      	ldr	r4, [sp, #88]	; 0x58
    3334:	9400      	str	r4, [sp, #0]
    3336:	f7ff fdf7 	bl	2f28 <am_hal_iom_spi_write_nq>
    333a:	4605      	mov	r5, r0
    333c:	e792      	b.n	3264 <am_hal_iom_spi_write+0xc>
    333e:	bf00      	nop
    3340:	10000854 	.word	0x10000854
    3344:	10000848 	.word	0x10000848
    3348:	1000085c 	.word	0x1000085c
    334c:	10000b00 	.word	0x10000b00

00003350 <am_hal_iom_spi_read_nq>:
    if ( ui32Module >= AM_REG_IOMSTR_NUM_MODULES )
    3350:	2805      	cmp	r0, #5
    3352:	d901      	bls.n	3358 <am_hal_iom_spi_read_nq+0x8>
        return AM_HAL_IOM_ERR_INVALID_MODULE;
    3354:	2002      	movs	r0, #2
    3356:	4770      	bx	lr
{
    3358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    335c:	4688      	mov	r8, r1
    335e:	49b9      	ldr	r1, [pc, #740]	; (3644 <am_hal_iom_spi_read_nq+0x2f4>)
    3360:	b085      	sub	sp, #20
    3362:	4604      	mov	r4, r0
    3364:	4617      	mov	r7, r2
    3366:	461e      	mov	r6, r3
    while ( g_bIomBusy[ui32Module] );
    3368:	5d0b      	ldrb	r3, [r1, r4]
    336a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    336e:	2b00      	cmp	r3, #0
    3370:	d1fa      	bne.n	3368 <am_hal_iom_spi_read_nq+0x18>
    ui32Status = g_iom_error_status[ui32Module] = AM_HAL_IOM_SUCCESS;
    3372:	f8df 92e0 	ldr.w	r9, [pc, #736]	; 3654 <am_hal_iom_spi_read_nq+0x304>
    if (ui32NumBytes == 0)
    3376:	1e70      	subs	r0, r6, #1
    3378:	f640 75fe 	movw	r5, #4094	; 0xffe
    337c:	42a8      	cmp	r0, r5
    ui32Status = g_iom_error_status[ui32Module] = AM_HAL_IOM_SUCCESS;
    337e:	f809 2004 	strb.w	r2, [r9, r4]
    if (ui32NumBytes == 0)
    3382:	d905      	bls.n	3390 <am_hal_iom_spi_read_nq+0x40>
        g_iom_error_status[ui32Module] = ui32Status = AM_HAL_IOM_ERR_INVALID_PARAM;
    3384:	2003      	movs	r0, #3
    3386:	f809 0004 	strb.w	r0, [r9, r4]
}
    338a:	b005      	add	sp, #20
    338c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ui32IntConfig = AM_REGn(IOMSTR, ui32Module, INTEN);
    3390:	f504 21a0 	add.w	r1, r4, #327680	; 0x50000
    3394:	3104      	adds	r1, #4
    3396:	030b      	lsls	r3, r1, #12
    AM_REGn(IOMSTR, ui32Module, INTCLR) = AM_HAL_IOM_INT_ALL;
    3398:	f240 7bff 	movw	fp, #2047	; 0x7ff
    ui32IntConfig = AM_REGn(IOMSTR, ui32Module, INTEN);
    339c:	f8d3 5200 	ldr.w	r5, [r3, #512]	; 0x200
    33a0:	9300      	str	r3, [sp, #0]
    if ( (WORKAROUND_IOM == ui32Module) && !(ui32Options & AM_HAL_IOM_RAW) &&
    33a2:	2c04      	cmp	r4, #4
    AM_REGn(IOMSTR, ui32Module, INTEN) = 0;
    33a4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    ui32IntConfig = AM_REGn(IOMSTR, ui32Module, INTEN);
    33a8:	4618      	mov	r0, r3
    33aa:	9501      	str	r5, [sp, #4]
    AM_REGn(IOMSTR, ui32Module, INTCLR) = AM_HAL_IOM_INT_ALL;
    33ac:	f8c3 b208 	str.w	fp, [r3, #520]	; 0x208
    if ( (WORKAROUND_IOM == ui32Module) && !(ui32Options & AM_HAL_IOM_RAW) &&
    33b0:	f000 8152 	beq.w	3658 <am_hal_iom_spi_read_nq+0x308>
    33b4:	4aa4      	ldr	r2, [pc, #656]	; (3648 <am_hal_iom_spi_read_nq+0x2f8>)
    33b6:	9202      	str	r2, [sp, #8]
    33b8:	f503 7a01 	add.w	sl, r3, #516	; 0x204
    33bc:	461d      	mov	r5, r3
    ui32Command |= ((ui32ChipSelect << 16) & 0x00070000);
    33be:	ea4f 4108 	mov.w	r1, r8, lsl #16
    33c2:	f401 20e0 	and.w	r0, r1, #458752	; 0x70000
    33c6:	f040 4200 	orr.w	r2, r0, #2147483648	; 0x80000000
    ui32Command |= (ui32NumBytes & 0xFF);
    33ca:	b2f3      	uxtb	r3, r6
    ui32Command |= ((ui32ChipSelect << 16) & 0x00070000);
    33cc:	4313      	orrs	r3, r2
    ui32Command |= ui32Options & 0x5C00FF00;
    33ce:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    ui32Command |= ((ui32NumBytes & 0xF00) << 15);
    33d0:	03f1      	lsls	r1, r6, #15
    33d2:	f001 60f0 	and.w	r0, r1, #125829120	; 0x7800000
    ui32Command |= ui32Options & 0x5C00FF00;
    33d6:	f022 4123 	bic.w	r1, r2, #2734686208	; 0xa3000000
    ui32Command |= ((ui32ChipSelect << 16) & 0x00070000);
    33da:	4303      	orrs	r3, r0
    ui32Command |= ui32Options & 0x5C00FF00;
    33dc:	f001 20ff 	and.w	r0, r1, #4278255360	; 0xff00ff00
    33e0:	4303      	orrs	r3, r0
    AM_REGn(IOMSTR, ui32Module, CMD) = ui32Command;
    33e2:	f8c5 3110 	str.w	r3, [r5, #272]	; 0x110
    33e6:	f505 7b80 	add.w	fp, r5, #256	; 0x100
    uint32_t bCmdCmp = false;
    33ea:	2300      	movs	r3, #0
    return AM_BFRn(IOMSTR, ui32Module, FIFOPTR, FIFOSIZ);
    33ec:	f8db 2000 	ldr.w	r2, [fp]
    33f0:	fa5f f882 	uxtb.w	r8, r2
        if ( ui32BytesInFifo >= ui32NumBytes )
    33f4:	4546      	cmp	r6, r8
    33f6:	d910      	bls.n	341a <am_hal_iom_spi_read_nq+0xca>
        else if ( ui32BytesInFifo >= 4 )
    33f8:	f1b8 0f03 	cmp.w	r8, #3
    33fc:	f200 809f 	bhi.w	353e <am_hal_iom_spi_read_nq+0x1ee>
        if ( bCmdCmp == true )
    3400:	2b00      	cmp	r3, #0
    3402:	f040 80ff 	bne.w	3604 <am_hal_iom_spi_read_nq+0x2b4>
        bCmdCmp = AM_BFRn(IOMSTR, ui32Module, INTSTAT, CMDCMP);
    3406:	f8da 3000 	ldr.w	r3, [sl]
    return AM_BFRn(IOMSTR, ui32Module, FIFOPTR, FIFOSIZ);
    340a:	f8db 2000 	ldr.w	r2, [fp]
    340e:	fa5f f882 	uxtb.w	r8, r2
        if ( ui32BytesInFifo >= ui32NumBytes )
    3412:	4546      	cmp	r6, r8
        bCmdCmp = AM_BFRn(IOMSTR, ui32Module, INTSTAT, CMDCMP);
    3414:	f003 0301 	and.w	r3, r3, #1
        if ( ui32BytesInFifo >= ui32NumBytes )
    3418:	d8ee      	bhi.n	33f8 <am_hal_iom_spi_read_nq+0xa8>
    if ( AM_REG_IOMSTR_CFG_FULLDUP_NORMAL == (AM_REGn(IOMSTR, ui32Module, CFG) & AM_REG_IOMSTR_CFG_FULLDUP_M) )
    341a:	f8d5 211c 	ldr.w	r2, [r5, #284]	; 0x11c
    341e:	9500      	str	r5, [sp, #0]
    3420:	0710      	lsls	r0, r2, #28
    3422:	f140 80f1 	bpl.w	3608 <am_hal_iom_spi_read_nq+0x2b8>
    3426:	f006 0003 	and.w	r0, r6, #3
    for ( i = 0; i < ui32NumWords; i++ )
    342a:	08b6      	lsrs	r6, r6, #2
    342c:	d05a      	beq.n	34e4 <am_hal_iom_spi_read_nq+0x194>
        pui32Data[i] = AM_REGn(IOMSTR, ui32Module, FIFO);
    342e:	9d00      	ldr	r5, [sp, #0]
    3430:	463a      	mov	r2, r7
    3432:	6829      	ldr	r1, [r5, #0]
    3434:	f842 1b04 	str.w	r1, [r2], #4
    3438:	eb07 0b86 	add.w	fp, r7, r6, lsl #2
    343c:	ebab 0807 	sub.w	r8, fp, r7
    3440:	f1a8 0504 	sub.w	r5, r8, #4
    for ( i = 0; i < ui32NumWords; i++ )
    3444:	455a      	cmp	r2, fp
    3446:	f3c5 0182 	ubfx	r1, r5, #2, #3
    344a:	d04b      	beq.n	34e4 <am_hal_iom_spi_read_nq+0x194>
    344c:	b349      	cbz	r1, 34a2 <am_hal_iom_spi_read_nq+0x152>
    344e:	2901      	cmp	r1, #1
    3450:	d021      	beq.n	3496 <am_hal_iom_spi_read_nq+0x146>
    3452:	2902      	cmp	r1, #2
    3454:	d01b      	beq.n	348e <am_hal_iom_spi_read_nq+0x13e>
    3456:	2903      	cmp	r1, #3
    3458:	d015      	beq.n	3486 <am_hal_iom_spi_read_nq+0x136>
    345a:	2904      	cmp	r1, #4
    345c:	d00f      	beq.n	347e <am_hal_iom_spi_read_nq+0x12e>
    345e:	2905      	cmp	r1, #5
    3460:	d009      	beq.n	3476 <am_hal_iom_spi_read_nq+0x126>
    3462:	2906      	cmp	r1, #6
    3464:	d003      	beq.n	346e <am_hal_iom_spi_read_nq+0x11e>
        pui32Data[i] = AM_REGn(IOMSTR, ui32Module, FIFO);
    3466:	9d00      	ldr	r5, [sp, #0]
    3468:	6829      	ldr	r1, [r5, #0]
    346a:	f842 1b04 	str.w	r1, [r2], #4
    346e:	9d00      	ldr	r5, [sp, #0]
    3470:	6829      	ldr	r1, [r5, #0]
    3472:	f842 1b04 	str.w	r1, [r2], #4
    3476:	9d00      	ldr	r5, [sp, #0]
    3478:	6829      	ldr	r1, [r5, #0]
    347a:	f842 1b04 	str.w	r1, [r2], #4
    347e:	9d00      	ldr	r5, [sp, #0]
    3480:	6829      	ldr	r1, [r5, #0]
    3482:	f842 1b04 	str.w	r1, [r2], #4
    3486:	9d00      	ldr	r5, [sp, #0]
    3488:	6829      	ldr	r1, [r5, #0]
    348a:	f842 1b04 	str.w	r1, [r2], #4
    348e:	9d00      	ldr	r5, [sp, #0]
    3490:	6829      	ldr	r1, [r5, #0]
    3492:	f842 1b04 	str.w	r1, [r2], #4
    3496:	9d00      	ldr	r5, [sp, #0]
    3498:	6829      	ldr	r1, [r5, #0]
    349a:	f842 1b04 	str.w	r1, [r2], #4
    for ( i = 0; i < ui32NumWords; i++ )
    349e:	455a      	cmp	r2, fp
    34a0:	d020      	beq.n	34e4 <am_hal_iom_spi_read_nq+0x194>
    34a2:	9d00      	ldr	r5, [sp, #0]
        pui32Data[i] = AM_REGn(IOMSTR, ui32Module, FIFO);
    34a4:	f8d5 c000 	ldr.w	ip, [r5]
    34a8:	4696      	mov	lr, r2
    34aa:	3220      	adds	r2, #32
    34ac:	f84e cb04 	str.w	ip, [lr], #4
    34b0:	f8d5 8000 	ldr.w	r8, [r5]
    34b4:	f842 8c1c 	str.w	r8, [r2, #-28]
    34b8:	f8d5 c000 	ldr.w	ip, [r5]
    34bc:	f8ce c004 	str.w	ip, [lr, #4]
    34c0:	6829      	ldr	r1, [r5, #0]
    34c2:	f842 1c14 	str.w	r1, [r2, #-20]
    34c6:	6829      	ldr	r1, [r5, #0]
    34c8:	f842 1c10 	str.w	r1, [r2, #-16]
    34cc:	6829      	ldr	r1, [r5, #0]
    34ce:	f842 1c0c 	str.w	r1, [r2, #-12]
    34d2:	6829      	ldr	r1, [r5, #0]
    34d4:	f842 1c08 	str.w	r1, [r2, #-8]
    34d8:	6829      	ldr	r1, [r5, #0]
    34da:	f842 1c04 	str.w	r1, [r2, #-4]
    for ( i = 0; i < ui32NumWords; i++ )
    34de:	455a      	cmp	r2, fp
    34e0:	d1e0      	bne.n	34a4 <am_hal_iom_spi_read_nq+0x154>
    34e2:	9500      	str	r5, [sp, #0]
    if ( ui32Leftovers )
    34e4:	b188      	cbz	r0, 350a <am_hal_iom_spi_read_nq+0x1ba>
        sTempBuffer.words[0] = AM_REGn(IOMSTR, ui32Module, FIFO);
    34e6:	9a00      	ldr	r2, [sp, #0]
        for ( j = 0; j < ui32Leftovers; j++ )
    34e8:	2801      	cmp	r0, #1
        sTempBuffer.words[0] = AM_REGn(IOMSTR, ui32Module, FIFO);
    34ea:	6815      	ldr	r5, [r2, #0]
            pui8Data[j] = sTempBuffer.bytes[j];
    34ec:	f807 5026 	strb.w	r5, [r7, r6, lsl #2]
        pui8Data = (uint8_t *) (&pui32Data[i]);
    34f0:	ea4f 0686 	mov.w	r6, r6, lsl #2
        for ( j = 0; j < ui32Leftovers; j++ )
    34f4:	d009      	beq.n	350a <am_hal_iom_spi_read_nq+0x1ba>
            pui8Data[j] = sTempBuffer.bytes[j];
    34f6:	4437      	add	r7, r6
        for ( j = 0; j < ui32Leftovers; j++ )
    34f8:	2803      	cmp	r0, #3
            pui8Data[j] = sTempBuffer.bytes[j];
    34fa:	f3c5 2107 	ubfx	r1, r5, #8, #8
    34fe:	bf08      	it	eq
    3500:	f3c5 4507 	ubfxeq	r5, r5, #16, #8
    3504:	7079      	strb	r1, [r7, #1]
    3506:	bf08      	it	eq
    3508:	70bd      	strbeq	r5, [r7, #2]
        if ( bCmdCmp == true )
    350a:	b90b      	cbnz	r3, 3510 <am_hal_iom_spi_read_nq+0x1c0>
        bCmdCmp = AM_BFRn(IOMSTR, ui32Module, INTSTAT, CMDCMP);
    350c:	f8da 3000 	ldr.w	r3, [sl]
    waitStatus = am_hal_flash_delay_status_change(ui32StatusTimeout[ui32Module],
    3510:	9f02      	ldr	r7, [sp, #8]
    3512:	2301      	movs	r3, #1
    3514:	f857 0024 	ldr.w	r0, [r7, r4, lsl #2]
    3518:	461a      	mov	r2, r3
    351a:	4651      	mov	r1, sl
    351c:	f7fe fa02 	bl	1924 <am_hal_flash_delay_status_change>
    if (waitStatus != 1)
    3520:	2801      	cmp	r0, #1
    3522:	f000 80a8 	beq.w	3676 <am_hal_iom_spi_read_nq+0x326>
        g_iom_error_status[ui32Module] = ui32Status = AM_HAL_IOM_ERR_TIMEOUT;
    3526:	2001      	movs	r0, #1
    3528:	f809 0004 	strb.w	r0, [r9, r4]
    AM_REGn(IOMSTR, ui32Module, INTCLR) = AM_HAL_IOM_INT_ALL;
    352c:	9a00      	ldr	r2, [sp, #0]
    AM_REGn(IOMSTR, ui32Module, INTEN) = ui32IntConfig;
    352e:	9d01      	ldr	r5, [sp, #4]
    AM_REGn(IOMSTR, ui32Module, INTCLR) = AM_HAL_IOM_INT_ALL;
    3530:	f240 74ff 	movw	r4, #2047	; 0x7ff
    3534:	f8c2 4208 	str.w	r4, [r2, #520]	; 0x208
    AM_REGn(IOMSTR, ui32Module, INTEN) = ui32IntConfig;
    3538:	f8c2 5200 	str.w	r5, [r2, #512]	; 0x200
    353c:	e725      	b.n	338a <am_hal_iom_spi_read_nq+0x3a>
    if ( AM_REG_IOMSTR_CFG_FULLDUP_NORMAL == (AM_REGn(IOMSTR, ui32Module, CFG) & AM_REG_IOMSTR_CFG_FULLDUP_M) )
    353e:	f8d5 111c 	ldr.w	r1, [r5, #284]	; 0x11c
            am_hal_iom_fifo_read(ui32Module, pui32Data, ui32BytesInFifo & ~0x3);
    3542:	f002 00fc 	and.w	r0, r2, #252	; 0xfc
    if ( AM_REG_IOMSTR_CFG_FULLDUP_NORMAL == (AM_REGn(IOMSTR, ui32Module, CFG) & AM_REG_IOMSTR_CFG_FULLDUP_M) )
    3546:	0709      	lsls	r1, r1, #28
            am_hal_iom_fifo_read(ui32Module, pui32Data, ui32BytesInFifo & ~0x3);
    3548:	9000      	str	r0, [sp, #0]
    if ( AM_REG_IOMSTR_CFG_FULLDUP_NORMAL == (AM_REGn(IOMSTR, ui32Module, CFG) & AM_REG_IOMSTR_CFG_FULLDUP_M) )
    354a:	d56c      	bpl.n	3626 <am_hal_iom_spi_read_nq+0x2d6>
    for ( i = 0; i < ui32NumWords; i++ )
    354c:	9a00      	ldr	r2, [sp, #0]
    354e:	0890      	lsrs	r0, r2, #2
    3550:	2a00      	cmp	r2, #0
    3552:	d04b      	beq.n	35ec <am_hal_iom_spi_read_nq+0x29c>
        pui32Data[i] = AM_REGn(IOMSTR, ui32Module, FIFO);
    3554:	463a      	mov	r2, r7
    3556:	6829      	ldr	r1, [r5, #0]
    3558:	f842 1b04 	str.w	r1, [r2], #4
    355c:	eb07 0080 	add.w	r0, r7, r0, lsl #2
    3560:	1bc1      	subs	r1, r0, r7
    3562:	f1a1 0c04 	sub.w	ip, r1, #4
    for ( i = 0; i < ui32NumWords; i++ )
    3566:	4290      	cmp	r0, r2
    3568:	f3cc 0182 	ubfx	r1, ip, #2, #3
    356c:	d03d      	beq.n	35ea <am_hal_iom_spi_read_nq+0x29a>
    356e:	b311      	cbz	r1, 35b6 <am_hal_iom_spi_read_nq+0x266>
    3570:	2901      	cmp	r1, #1
    3572:	d01b      	beq.n	35ac <am_hal_iom_spi_read_nq+0x25c>
    3574:	2902      	cmp	r1, #2
    3576:	d016      	beq.n	35a6 <am_hal_iom_spi_read_nq+0x256>
    3578:	2903      	cmp	r1, #3
    357a:	d011      	beq.n	35a0 <am_hal_iom_spi_read_nq+0x250>
    357c:	2904      	cmp	r1, #4
    357e:	d00c      	beq.n	359a <am_hal_iom_spi_read_nq+0x24a>
    3580:	2905      	cmp	r1, #5
    3582:	d007      	beq.n	3594 <am_hal_iom_spi_read_nq+0x244>
    3584:	2906      	cmp	r1, #6
        pui32Data[i] = AM_REGn(IOMSTR, ui32Module, FIFO);
    3586:	bf1c      	itt	ne
    3588:	6829      	ldrne	r1, [r5, #0]
    358a:	f842 1b04 	strne.w	r1, [r2], #4
    358e:	6829      	ldr	r1, [r5, #0]
    3590:	f842 1b04 	str.w	r1, [r2], #4
    3594:	6829      	ldr	r1, [r5, #0]
    3596:	f842 1b04 	str.w	r1, [r2], #4
    359a:	6829      	ldr	r1, [r5, #0]
    359c:	f842 1b04 	str.w	r1, [r2], #4
    35a0:	6829      	ldr	r1, [r5, #0]
    35a2:	f842 1b04 	str.w	r1, [r2], #4
    35a6:	6829      	ldr	r1, [r5, #0]
    35a8:	f842 1b04 	str.w	r1, [r2], #4
    35ac:	6829      	ldr	r1, [r5, #0]
    35ae:	f842 1b04 	str.w	r1, [r2], #4
    for ( i = 0; i < ui32NumWords; i++ )
    35b2:	4290      	cmp	r0, r2
    35b4:	d019      	beq.n	35ea <am_hal_iom_spi_read_nq+0x29a>
        pui32Data[i] = AM_REGn(IOMSTR, ui32Module, FIFO);
    35b6:	4694      	mov	ip, r2
    35b8:	f8d5 e000 	ldr.w	lr, [r5]
    35bc:	f84c eb04 	str.w	lr, [ip], #4
    35c0:	f8d5 e000 	ldr.w	lr, [r5]
    35c4:	f8c2 e004 	str.w	lr, [r2, #4]
    35c8:	f8d5 e000 	ldr.w	lr, [r5]
    35cc:	f8cc e004 	str.w	lr, [ip, #4]
    35d0:	6829      	ldr	r1, [r5, #0]
    35d2:	60d1      	str	r1, [r2, #12]
    35d4:	6829      	ldr	r1, [r5, #0]
    35d6:	6111      	str	r1, [r2, #16]
    35d8:	6829      	ldr	r1, [r5, #0]
    35da:	6151      	str	r1, [r2, #20]
    35dc:	6829      	ldr	r1, [r5, #0]
    35de:	6191      	str	r1, [r2, #24]
    35e0:	6829      	ldr	r1, [r5, #0]
    35e2:	61d1      	str	r1, [r2, #28]
    35e4:	3220      	adds	r2, #32
    for ( i = 0; i < ui32NumWords; i++ )
    35e6:	4290      	cmp	r0, r2
    35e8:	d1e5      	bne.n	35b6 <am_hal_iom_spi_read_nq+0x266>
    35ea:	9a00      	ldr	r2, [sp, #0]
            pui32Data += ui32BytesInFifo >> 2;
    35ec:	f008 00fc 	and.w	r0, r8, #252	; 0xfc
    35f0:	4407      	add	r7, r0
            ui32NumBytes -= ui32BytesInFifo & ~0x3;
    35f2:	1ab6      	subs	r6, r6, r2
        if ( bCmdCmp == true )
    35f4:	b933      	cbnz	r3, 3604 <am_hal_iom_spi_read_nq+0x2b4>
        bCmdCmp = AM_BFRn(IOMSTR, ui32Module, INTSTAT, CMDCMP);
    35f6:	f8da 3000 	ldr.w	r3, [sl]
    35fa:	f003 0301 	and.w	r3, r3, #1
    while ( ui32NumBytes )
    35fe:	2e00      	cmp	r6, #0
    3600:	f47f aef4 	bne.w	33ec <am_hal_iom_spi_read_nq+0x9c>
    3604:	9500      	str	r5, [sp, #0]
    3606:	e783      	b.n	3510 <am_hal_iom_spi_read_nq+0x1c0>
    return AM_BFRn(IOMSTR, ui32Module, FIFOPTR, FIFOSIZ);
    3608:	f8d5 0100 	ldr.w	r0, [r5, #256]	; 0x100
        am_hal_debug_assert_msg((am_hal_iom_fifo_full_slots(ui32Module) >= ui32NumBytes),
    360c:	b2c1      	uxtb	r1, r0
    360e:	42b1      	cmp	r1, r6
    3610:	f4bf af09 	bcs.w	3426 <am_hal_iom_spi_read_nq+0xd6>
    3614:	4a0d      	ldr	r2, [pc, #52]	; (364c <am_hal_iom_spi_read_nq+0x2fc>)
    3616:	480e      	ldr	r0, [pc, #56]	; (3650 <am_hal_iom_spi_read_nq+0x300>)
    3618:	9303      	str	r3, [sp, #12]
    361a:	f44f 6178 	mov.w	r1, #3968	; 0xf80
    361e:	f7fe f97b 	bl	1918 <am_hal_debug_error>
    3622:	9b03      	ldr	r3, [sp, #12]
    3624:	e6ff      	b.n	3426 <am_hal_iom_spi_read_nq+0xd6>
    return AM_BFRn(IOMSTR, ui32Module, FIFOPTR, FIFOSIZ);
    3626:	f8db 2000 	ldr.w	r2, [fp]
        am_hal_debug_assert_msg((am_hal_iom_fifo_full_slots(ui32Module) >= ui32NumBytes),
    362a:	b2d1      	uxtb	r1, r2
    362c:	4288      	cmp	r0, r1
    362e:	d98d      	bls.n	354c <am_hal_iom_spi_read_nq+0x1fc>
    3630:	4a06      	ldr	r2, [pc, #24]	; (364c <am_hal_iom_spi_read_nq+0x2fc>)
    3632:	4807      	ldr	r0, [pc, #28]	; (3650 <am_hal_iom_spi_read_nq+0x300>)
    3634:	9303      	str	r3, [sp, #12]
    3636:	f44f 6178 	mov.w	r1, #3968	; 0xf80
    363a:	f7fe f96d 	bl	1918 <am_hal_debug_error>
    363e:	9b03      	ldr	r3, [sp, #12]
    3640:	e784      	b.n	354c <am_hal_iom_spi_read_nq+0x1fc>
    3642:	bf00      	nop
    3644:	10000854 	.word	0x10000854
    3648:	10000a70 	.word	0x10000a70
    364c:	00004bc8 	.word	0x00004bc8
    3650:	00004bb4 	.word	0x00004bb4
    3654:	1000085c 	.word	0x1000085c
    if ( (WORKAROUND_IOM == ui32Module) && !(ui32Options & AM_HAL_IOM_RAW) &&
    3658:	990e      	ldr	r1, [sp, #56]	; 0x38
    365a:	f011 4280 	ands.w	r2, r1, #1073741824	; 0x40000000
    365e:	d104      	bne.n	366a <am_hal_iom_spi_read_nq+0x31a>
    if ( (AM_REG(MCUCTRL, CHIPREV) & 0xFF) == AM_REG_MCUCTRL_CHIPREV_REVMAJ_B )
    3660:	4b24      	ldr	r3, [pc, #144]	; (36f4 <am_hal_iom_spi_read_nq+0x3a4>)
    3662:	681d      	ldr	r5, [r3, #0]
    3664:	b2e9      	uxtb	r1, r5
    3666:	2920      	cmp	r1, #32
    3668:	d017      	beq.n	369a <am_hal_iom_spi_read_nq+0x34a>
    366a:	f500 7a01 	add.w	sl, r0, #516	; 0x204
    366e:	4822      	ldr	r0, [pc, #136]	; (36f8 <am_hal_iom_spi_read_nq+0x3a8>)
    3670:	9002      	str	r0, [sp, #8]
    3672:	9d00      	ldr	r5, [sp, #0]
    3674:	e6a3      	b.n	33be <am_hal_iom_spi_read_nq+0x6e>
        return AM_REGn(IOMSTR, ui32Module, INTSTAT);
    3676:	f8da 3000 	ldr.w	r3, [sl]
    if (ui32IntStatus & AM_HAL_IOM_INT_SWERR)
    367a:	f013 0fcc 	tst.w	r3, #204	; 0xcc
    367e:	d10a      	bne.n	3696 <am_hal_iom_spi_read_nq+0x346>
    else if (ui32IntStatus & AM_HAL_IOM_INT_I2CARBERR)
    3680:	f413 6fe0 	tst.w	r3, #1792	; 0x700
    3684:	d127      	bne.n	36d6 <am_hal_iom_spi_read_nq+0x386>
    am_hal_iom_status_e ui32Status = AM_HAL_IOM_SUCCESS;
    3686:	f013 0f10 	tst.w	r3, #16
    368a:	bf14      	ite	ne
    368c:	2006      	movne	r0, #6
    368e:	2000      	moveq	r0, #0
        g_iom_error_status[ui32Module] = ui32Status = internal_iom_get_int_err(ui32Module, 0);
    3690:	f809 0004 	strb.w	r0, [r9, r4]
    3694:	e74a      	b.n	352c <am_hal_iom_spi_read_nq+0x1dc>
        ui32Status = AM_HAL_IOM_ERR_INVALID_OPER;
    3696:	2005      	movs	r0, #5
    3698:	e7fa      	b.n	3690 <am_hal_iom_spi_read_nq+0x340>
        am_hal_iom_workaround_word_write(ui32ChipSelect, pui32Data, 0,
    369a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
        waitStatus = am_hal_flash_delay_status_change(ui32StatusTimeout[ui32Module],
    369c:	4d16      	ldr	r5, [pc, #88]	; (36f8 <am_hal_iom_spi_read_nq+0x3a8>)
    369e:	9502      	str	r5, [sp, #8]
        am_hal_iom_workaround_word_write(ui32ChipSelect, pui32Data, 0,
    36a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    36a4:	4639      	mov	r1, r7
    36a6:	4640      	mov	r0, r8
    36a8:	f7fe ff00 	bl	24ac <am_hal_iom_workaround_word_write>
        waitStatus = am_hal_flash_delay_status_change(ui32StatusTimeout[ui32Module],
    36ac:	9a00      	ldr	r2, [sp, #0]
    36ae:	6928      	ldr	r0, [r5, #16]
    36b0:	f502 7a01 	add.w	sl, r2, #516	; 0x204
    36b4:	2301      	movs	r3, #1
    36b6:	4651      	mov	r1, sl
    36b8:	461a      	mov	r2, r3
    36ba:	f7fe f933 	bl	1924 <am_hal_flash_delay_status_change>
        if (waitStatus != 1)
    36be:	2801      	cmp	r0, #1
    36c0:	d00b      	beq.n	36da <am_hal_iom_spi_read_nq+0x38a>
            AM_REGn(IOMSTR, ui32Module, INTCLR) = AM_HAL_IOM_INT_ALL;
    36c2:	9e00      	ldr	r6, [sp, #0]
            AM_REGn(IOMSTR, ui32Module, INTEN) = ui32IntConfig;
    36c4:	9901      	ldr	r1, [sp, #4]
            AM_REGn(IOMSTR, ui32Module, INTCLR) = AM_HAL_IOM_INT_ALL;
    36c6:	f8c6 b208 	str.w	fp, [r6, #520]	; 0x208
            g_iom_error_status[ui32Module] = ui32Status = AM_HAL_IOM_ERR_TIMEOUT;
    36ca:	2001      	movs	r0, #1
    36cc:	f889 0004 	strb.w	r0, [r9, #4]
            AM_REGn(IOMSTR, ui32Module, INTEN) = ui32IntConfig;
    36d0:	f8c6 1200 	str.w	r1, [r6, #512]	; 0x200
    36d4:	e659      	b.n	338a <am_hal_iom_spi_read_nq+0x3a>
        ui32Status = AM_HAL_IOM_ERR_I2C_ARB;
    36d6:	2007      	movs	r0, #7
    36d8:	e7da      	b.n	3690 <am_hal_iom_spi_read_nq+0x340>
        AM_BFWn(IOMSTR, ui32Module, INTCLR, CMDCMP, 1);
    36da:	9d00      	ldr	r5, [sp, #0]
        ui32Options |= AM_HAL_IOM_RAW;
    36dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
        AM_BFWn(IOMSTR, ui32Module, INTCLR, CMDCMP, 1);
    36de:	f8d5 1208 	ldr.w	r1, [r5, #520]	; 0x208
        ui32Options |= AM_HAL_IOM_RAW;
    36e2:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
        AM_BFWn(IOMSTR, ui32Module, INTCLR, CMDCMP, 1);
    36e6:	f041 0001 	orr.w	r0, r1, #1
        ui32Options |= AM_HAL_IOM_RAW;
    36ea:	920e      	str	r2, [sp, #56]	; 0x38
        AM_BFWn(IOMSTR, ui32Module, INTCLR, CMDCMP, 1);
    36ec:	f8c5 0208 	str.w	r0, [r5, #520]	; 0x208
    36f0:	e665      	b.n	33be <am_hal_iom_spi_read_nq+0x6e>
    36f2:	bf00      	nop
    36f4:	4002000c 	.word	0x4002000c
    36f8:	10000a70 	.word	0x10000a70

000036fc <am_hal_iom_spi_read>:
{
    36fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    if ( ui32Module >= AM_REG_IOMSTR_NUM_MODULES )
    3700:	2805      	cmp	r0, #5
{
    3702:	b08d      	sub	sp, #52	; 0x34
    if ( ui32Module >= AM_REG_IOMSTR_NUM_MODULES )
    3704:	d904      	bls.n	3710 <am_hal_iom_spi_read+0x14>
        return AM_HAL_IOM_ERR_INVALID_MODULE;
    3706:	2602      	movs	r6, #2
}
    3708:	4630      	mov	r0, r6
    370a:	b00d      	add	sp, #52	; 0x34
    370c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    AM_REGn(IOMSTR, ui32Module, INTCLR) = AM_HAL_IOM_INT_ALL;
    3710:	f500 27a0 	add.w	r7, r0, #327680	; 0x50000
    3714:	3704      	adds	r7, #4
    3716:	033d      	lsls	r5, r7, #12
    3718:	f240 7cff 	movw	ip, #2047	; 0x7ff
    ui32Status = g_iom_error_status[ui32Module] = AM_HAL_IOM_SUCCESS;
    371c:	f8df 80dc 	ldr.w	r8, [pc, #220]	; 37fc <am_hal_iom_spi_read+0x100>
    AM_REGn(IOMSTR, ui32Module, INTCLR) = AM_HAL_IOM_INT_ALL;
    3720:	f8c5 c208 	str.w	ip, [r5, #520]	; 0x208
    if (ui32NumBytes == 0)
    3724:	f640 79fe 	movw	r9, #4094	; 0xffe
    3728:	1e5d      	subs	r5, r3, #1
    ui32Status = g_iom_error_status[ui32Module] = AM_HAL_IOM_SUCCESS;
    372a:	2600      	movs	r6, #0
    if (ui32NumBytes == 0)
    372c:	454d      	cmp	r5, r9
    372e:	4604      	mov	r4, r0
    3730:	469e      	mov	lr, r3
    ui32Status = g_iom_error_status[ui32Module] = AM_HAL_IOM_SUCCESS;
    3732:	f808 6000 	strb.w	r6, [r8, r0]
    if (ui32NumBytes == 0)
    3736:	d906      	bls.n	3746 <am_hal_iom_spi_read+0x4a>
        g_iom_error_status[ui32Module] = ui32Status = AM_HAL_IOM_ERR_INVALID_PARAM;
    3738:	2603      	movs	r6, #3
    373a:	f808 6000 	strb.w	r6, [r8, r0]
}
    373e:	4630      	mov	r0, r6
    3740:	b00d      	add	sp, #52	; 0x34
    3742:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if ( g_psIOMQueue[ui32Module].pui8Data != NULL )
    3746:	ea4f 0a40 	mov.w	sl, r0, lsl #1
    374a:	f8df b0b4 	ldr.w	fp, [pc, #180]	; 3800 <am_hal_iom_spi_read+0x104>
    374e:	9202      	str	r2, [sp, #8]
    3750:	eb0a 0500 	add.w	r5, sl, r0
    3754:	eb0b 09c5 	add.w	r9, fp, r5, lsl #3
    3758:	461f      	mov	r7, r3
    375a:	f8d9 6014 	ldr.w	r6, [r9, #20]
    375e:	2e00      	cmp	r6, #0
    3760:	d042      	beq.n	37e8 <am_hal_iom_spi_read+0xec>
    3762:	460d      	mov	r5, r1
    ui32Critical = am_hal_interrupt_master_disable();
    3764:	f7fe fa0a 	bl	1b7c <am_hal_interrupt_master_disable>
    if ( (g_bIomBusy[ui32Module] == false) &&
    3768:	4b22      	ldr	r3, [pc, #136]	; (37f4 <am_hal_iom_spi_read+0xf8>)
    ui32Critical = am_hal_interrupt_master_disable();
    376a:	9003      	str	r0, [sp, #12]
    if ( (g_bIomBusy[ui32Module] == false) &&
    376c:	5d1a      	ldrb	r2, [r3, r4]
    376e:	b912      	cbnz	r2, 3776 <am_hal_iom_spi_read+0x7a>
    3770:	f8d9 0008 	ldr.w	r0, [r9, #8]
    3774:	b1d0      	cbz	r0, 37ac <am_hal_iom_spi_read+0xb0>
        if ( am_hal_queue_item_add(&g_psIOMQueue[ui32Module], &sIOMTransaction, 1) == false )
    3776:	eb0a 0104 	add.w	r1, sl, r4
        sIOMTransaction.ui32Operation = AM_HAL_IOM_QUEUE_SPI_READ;
    377a:	2301      	movs	r3, #1
        if ( am_hal_queue_item_add(&g_psIOMQueue[ui32Module], &sIOMTransaction, 1) == false )
    377c:	eb0b 00c1 	add.w	r0, fp, r1, lsl #3
        sIOMTransaction.ui32ChipSelect = ui32ChipSelect;
    3780:	9507      	str	r5, [sp, #28]
        sIOMTransaction.pfnCallback = pfnCallback;
    3782:	2600      	movs	r6, #0
        sIOMTransaction.pui32Data = pui32Data;
    3784:	9d02      	ldr	r5, [sp, #8]
        sIOMTransaction.ui32NumBytes = ui32NumBytes;
    3786:	9709      	str	r7, [sp, #36]	; 0x24
        if ( am_hal_queue_item_add(&g_psIOMQueue[ui32Module], &sIOMTransaction, 1) == false )
    3788:	461a      	mov	r2, r3
        sIOMTransaction.ui32Options = ui32Options;
    378a:	9f16      	ldr	r7, [sp, #88]	; 0x58
        sIOMTransaction.ui32Module = ui32Module;
    378c:	9406      	str	r4, [sp, #24]
        if ( am_hal_queue_item_add(&g_psIOMQueue[ui32Module], &sIOMTransaction, 1) == false )
    378e:	a905      	add	r1, sp, #20
        sIOMTransaction.pui32Data = pui32Data;
    3790:	9508      	str	r5, [sp, #32]
        sIOMTransaction.ui32Options = ui32Options;
    3792:	970a      	str	r7, [sp, #40]	; 0x28
        sIOMTransaction.ui32Operation = AM_HAL_IOM_QUEUE_SPI_READ;
    3794:	9305      	str	r3, [sp, #20]
        sIOMTransaction.pfnCallback = pfnCallback;
    3796:	960b      	str	r6, [sp, #44]	; 0x2c
        if ( am_hal_queue_item_add(&g_psIOMQueue[ui32Module], &sIOMTransaction, 1) == false )
    3798:	f000 fd4c 	bl	4234 <am_hal_queue_item_add>
    379c:	b9d0      	cbnz	r0, 37d4 <am_hal_iom_spi_read+0xd8>
            ui32Status = AM_HAL_IOM_ERR_RESOURCE_ERR;
    379e:	2608      	movs	r6, #8
    am_hal_interrupt_master_set(ui32Critical);
    37a0:	9803      	ldr	r0, [sp, #12]
        g_iom_error_status[ui32Module] = ui32Status;
    37a2:	f808 6004 	strb.w	r6, [r8, r4]
    am_hal_interrupt_master_set(ui32Critical);
    37a6:	f7fe f9ed 	bl	1b84 <am_hal_interrupt_master_set>
    37aa:	e7ad      	b.n	3708 <am_hal_iom_spi_read+0xc>
    while ( g_bIomBusy[ui32Module] );
    37ac:	5d1a      	ldrb	r2, [r3, r4]
    37ae:	f002 0eff 	and.w	lr, r2, #255	; 0xff
    37b2:	2a00      	cmp	r2, #0
    37b4:	d1fa      	bne.n	37ac <am_hal_iom_spi_read+0xb0>
    37b6:	9816      	ldr	r0, [sp, #88]	; 0x58
    37b8:	9000      	str	r0, [sp, #0]
    37ba:	f8cd e004 	str.w	lr, [sp, #4]
    37be:	463b      	mov	r3, r7
    37c0:	9a02      	ldr	r2, [sp, #8]
    ui32Status = g_iom_error_status[ui32Module] = AM_HAL_IOM_SUCCESS;
    37c2:	f808 e004 	strb.w	lr, [r8, r4]
    37c6:	4629      	mov	r1, r5
    37c8:	4620      	mov	r0, r4
    37ca:	f7ff fb27 	bl	2e1c <am_hal_iom_spi_read_nb.part.7>
    if (ui32Status != AM_HAL_IOM_SUCCESS)
    37ce:	4606      	mov	r6, r0
    37d0:	2800      	cmp	r0, #0
    37d2:	d1e5      	bne.n	37a0 <am_hal_iom_spi_read+0xa4>
    am_hal_interrupt_master_set(ui32Critical);
    37d4:	9803      	ldr	r0, [sp, #12]
    37d6:	f7fe f9d5 	bl	1b84 <am_hal_interrupt_master_set>
            am_hal_iom_queue_flush(ui32Module);
    37da:	4907      	ldr	r1, [pc, #28]	; (37f8 <am_hal_iom_spi_read+0xfc>)
    37dc:	4620      	mov	r0, r4
    37de:	680b      	ldr	r3, [r1, #0]
    37e0:	4798      	blx	r3
            ui32Status = g_iom_error_status[ui32Module];
    37e2:	f818 6004 	ldrb.w	r6, [r8, r4]
    37e6:	e78f      	b.n	3708 <am_hal_iom_spi_read+0xc>
        ui32Status = am_hal_iom_spi_read_nq(ui32Module, ui32ChipSelect, pui32Data,
    37e8:	9c16      	ldr	r4, [sp, #88]	; 0x58
    37ea:	9400      	str	r4, [sp, #0]
    37ec:	f7ff fdb0 	bl	3350 <am_hal_iom_spi_read_nq>
    37f0:	4606      	mov	r6, r0
    37f2:	e789      	b.n	3708 <am_hal_iom_spi_read+0xc>
    37f4:	10000854 	.word	0x10000854
    37f8:	10000848 	.word	0x10000848
    37fc:	1000085c 	.word	0x1000085c
    3800:	10000b00 	.word	0x10000b00

00003804 <am_hal_iom_spi_fullduplex_nq>:
{
    3804:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    if ( ui32Module >= AM_REG_IOMSTR_NUM_MODULES )
    3808:	2805      	cmp	r0, #5
{
    380a:	b087      	sub	sp, #28
    if ( ui32Module >= AM_REG_IOMSTR_NUM_MODULES )
    380c:	d904      	bls.n	3818 <am_hal_iom_spi_fullduplex_nq+0x14>
        return AM_HAL_IOM_ERR_INVALID_MODULE;
    380e:	2602      	movs	r6, #2
}
    3810:	4630      	mov	r0, r6
    3812:	b007      	add	sp, #28
    3814:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3818:	460f      	mov	r7, r1
    381a:	4911      	ldr	r1, [pc, #68]	; (3860 <am_hal_iom_spi_fullduplex_nq+0x5c>)
    381c:	4604      	mov	r4, r0
    381e:	4616      	mov	r6, r2
    3820:	4698      	mov	r8, r3
    while ( g_bIomBusy[ui32Module] );
    3822:	5d0b      	ldrb	r3, [r1, r4]
    3824:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    3828:	2b00      	cmp	r3, #0
    382a:	d1fa      	bne.n	3822 <am_hal_iom_spi_fullduplex_nq+0x1e>
    if (ui32NumBytes == 0)
    382c:	9810      	ldr	r0, [sp, #64]	; 0x40
    ui32Status = g_iom_error_status[ui32Module] = AM_HAL_IOM_SUCCESS;
    382e:	f8df 9038 	ldr.w	r9, [pc, #56]	; 3868 <am_hal_iom_spi_fullduplex_nq+0x64>
    if (ui32NumBytes == 0)
    3832:	1e45      	subs	r5, r0, #1
    3834:	f640 71fe 	movw	r1, #4094	; 0xffe
    3838:	428d      	cmp	r5, r1
    ui32Status = g_iom_error_status[ui32Module] = AM_HAL_IOM_SUCCESS;
    383a:	f809 2004 	strb.w	r2, [r9, r4]
    if (ui32NumBytes == 0)
    383e:	d906      	bls.n	384e <am_hal_iom_spi_fullduplex_nq+0x4a>
        g_iom_error_status[ui32Module] = ui32Status = AM_HAL_IOM_ERR_INVALID_PARAM;
    3840:	2603      	movs	r6, #3
}
    3842:	4630      	mov	r0, r6
        g_iom_error_status[ui32Module] = ui32Status = AM_HAL_IOM_ERR_INVALID_PARAM;
    3844:	f809 6004 	strb.w	r6, [r9, r4]
}
    3848:	b007      	add	sp, #28
    384a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if ( (AM_REG(MCUCTRL, CHIPREV) & 0xFF) ==
    384e:	4b05      	ldr	r3, [pc, #20]	; (3864 <am_hal_iom_spi_fullduplex_nq+0x60>)
    3850:	6818      	ldr	r0, [r3, #0]
    3852:	b2c5      	uxtb	r5, r0
    3854:	2d22      	cmp	r5, #34	; 0x22
    3856:	d009      	beq.n	386c <am_hal_iom_spi_fullduplex_nq+0x68>
        g_iom_error_status[ui32Module] = ui32Status = AM_HAL_IOM_ERR_INVALID_OPER;
    3858:	2605      	movs	r6, #5
    385a:	f809 6004 	strb.w	r6, [r9, r4]
        return ui32Status;
    385e:	e7d7      	b.n	3810 <am_hal_iom_spi_fullduplex_nq+0xc>
    3860:	10000854 	.word	0x10000854
    3864:	4002000c 	.word	0x4002000c
    3868:	1000085c 	.word	0x1000085c
    AM_REGn(IOMSTR, ui32Module, CFG) |= AM_REG_IOMSTR_CFG_FULLDUP_FULLDUP;
    386c:	f504 21a0 	add.w	r1, r4, #327680	; 0x50000
    3870:	3104      	adds	r1, #4
    3872:	030d      	lsls	r5, r1, #12
    AM_REGn(IOMSTR, ui32Module, INTCLR) = AM_HAL_IOM_INT_ALL;
    3874:	f240 70ff 	movw	r0, #2047	; 0x7ff
    AM_REGn(IOMSTR, ui32Module, CFG) |= AM_REG_IOMSTR_CFG_FULLDUP_FULLDUP;
    3878:	f8d5 311c 	ldr.w	r3, [r5, #284]	; 0x11c
    387c:	f043 0108 	orr.w	r1, r3, #8
    3880:	f8c5 111c 	str.w	r1, [r5, #284]	; 0x11c
    ui32MaxFifoSize = ((0 == AM_BFRn(IOMSTR, ui32Module, CFG, FULLDUP)) ?
    3884:	f8d5 311c 	ldr.w	r3, [r5, #284]	; 0x11c
    ui32IntConfig = AM_REGn(IOMSTR, ui32Module, INTEN);
    3888:	f8d5 3200 	ldr.w	r3, [r5, #512]	; 0x200
    AM_REGn(IOMSTR, ui32Module, INTEN) = 0;
    388c:	f8c5 2200 	str.w	r2, [r5, #512]	; 0x200
    AM_REGn(IOMSTR, ui32Module, INTCLR) = AM_HAL_IOM_INT_ALL;
    3890:	f8c5 0208 	str.w	r0, [r5, #520]	; 0x208
    ui32MaxFifoSize = ((0 == AM_BFRn(IOMSTR, ui32Module, CFG, FULLDUP)) ? AM_HAL_IOM_MAX_FIFO_SIZE : AM_HAL_IOM_MAX_FIFO_SIZE / 2);
    3894:	f8d5 011c 	ldr.w	r0, [r5, #284]	; 0x11c
    ui32IntConfig = AM_REGn(IOMSTR, ui32Module, INTEN);
    3898:	9302      	str	r3, [sp, #8]
    ui32MaxFifoSize = ((0 == AM_BFRn(IOMSTR, ui32Module, CFG, FULLDUP)) ? AM_HAL_IOM_MAX_FIFO_SIZE : AM_HAL_IOM_MAX_FIFO_SIZE / 2);
    389a:	f010 0f08 	tst.w	r0, #8
    ui32WriteSize = ui32NumBytes > 64 ? 64 : ui32NumBytes;
    389e:	9b10      	ldr	r3, [sp, #64]	; 0x40
    return (ui32MaxFifoSize - AM_BFRn(IOMSTR, ui32Module, FIFOPTR, FIFOSIZ)) & (~0x3);
    38a0:	f8d5 2100 	ldr.w	r2, [r5, #256]	; 0x100
    ui32MaxFifoSize = ((0 == AM_BFRn(IOMSTR, ui32Module, CFG, FULLDUP)) ? AM_HAL_IOM_MAX_FIFO_SIZE : AM_HAL_IOM_MAX_FIFO_SIZE / 2);
    38a4:	bf14      	ite	ne
    38a6:	2040      	movne	r0, #64	; 0x40
    38a8:	2080      	moveq	r0, #128	; 0x80
    return (ui32MaxFifoSize - AM_BFRn(IOMSTR, ui32Module, FIFOPTR, FIFOSIZ)) & (~0x3);
    38aa:	1a81      	subs	r1, r0, r2
    ui32WriteSize = ui32NumBytes > 64 ? 64 : ui32NumBytes;
    38ac:	2b40      	cmp	r3, #64	; 0x40
    38ae:	bf28      	it	cs
    38b0:	2340      	movcs	r3, #64	; 0x40
    am_hal_debug_assert_msg((am_hal_iom_fifo_empty_slots(ui32Module) >= ui32NumBytes),
    38b2:	f001 0cfc 	and.w	ip, r1, #252	; 0xfc
    AM_REGn(IOMSTR, ui32Module, CFG) |= AM_REG_IOMSTR_CFG_FULLDUP_FULLDUP;
    38b6:	f505 708e 	add.w	r0, r5, #284	; 0x11c
    am_hal_debug_assert_msg((am_hal_iom_fifo_empty_slots(ui32Module) >= ui32NumBytes),
    38ba:	4563      	cmp	r3, ip
    ui32WriteSize = ui32NumBytes > 64 ? 64 : ui32NumBytes;
    38bc:	469b      	mov	fp, r3
    AM_REGn(IOMSTR, ui32Module, CFG) |= AM_REG_IOMSTR_CFG_FULLDUP_FULLDUP;
    38be:	9001      	str	r0, [sp, #4]
    return (ui32MaxFifoSize - AM_BFRn(IOMSTR, ui32Module, FIFOPTR, FIFOSIZ)) & (~0x3);
    38c0:	f505 7a80 	add.w	sl, r5, #256	; 0x100
    am_hal_debug_assert_msg((am_hal_iom_fifo_empty_slots(ui32Module) >= ui32NumBytes),
    38c4:	d905      	bls.n	38d2 <am_hal_iom_spi_fullduplex_nq+0xce>
    38c6:	4ab6      	ldr	r2, [pc, #728]	; (3ba0 <am_hal_iom_spi_fullduplex_nq+0x39c>)
    38c8:	48b6      	ldr	r0, [pc, #728]	; (3ba4 <am_hal_iom_spi_fullduplex_nq+0x3a0>)
    38ca:	f640 7145 	movw	r1, #3909	; 0xf45
    38ce:	f7fe f823 	bl	1918 <am_hal_debug_error>
        AM_REGn(IOMSTR, ui32Module, FIFO) = pui32Data[ui32Index];
    38d2:	4633      	mov	r3, r6
    38d4:	43f2      	mvns	r2, r6
    38d6:	f853 1b04 	ldr.w	r1, [r3], #4
    38da:	6029      	str	r1, [r5, #0]
    38dc:	4432      	add	r2, r6
    for ( ui32Index = 0; (4 * ui32Index) < ui32NumBytes; ui32Index++ )
    38de:	1b98      	subs	r0, r3, r6
    38e0:	445a      	add	r2, fp
    38e2:	4583      	cmp	fp, r0
    38e4:	f3c2 0282 	ubfx	r2, r2, #2, #3
    38e8:	d941      	bls.n	396e <am_hal_iom_spi_fullduplex_nq+0x16a>
    38ea:	b31a      	cbz	r2, 3934 <am_hal_iom_spi_fullduplex_nq+0x130>
    38ec:	2a01      	cmp	r2, #1
    38ee:	d01b      	beq.n	3928 <am_hal_iom_spi_fullduplex_nq+0x124>
    38f0:	2a02      	cmp	r2, #2
    38f2:	d016      	beq.n	3922 <am_hal_iom_spi_fullduplex_nq+0x11e>
    38f4:	2a03      	cmp	r2, #3
    38f6:	d011      	beq.n	391c <am_hal_iom_spi_fullduplex_nq+0x118>
    38f8:	2a04      	cmp	r2, #4
    38fa:	d00c      	beq.n	3916 <am_hal_iom_spi_fullduplex_nq+0x112>
    38fc:	2a05      	cmp	r2, #5
    38fe:	d007      	beq.n	3910 <am_hal_iom_spi_fullduplex_nq+0x10c>
    3900:	2a06      	cmp	r2, #6
        AM_REGn(IOMSTR, ui32Module, FIFO) = pui32Data[ui32Index];
    3902:	bf1c      	itt	ne
    3904:	f853 2b04 	ldrne.w	r2, [r3], #4
    3908:	602a      	strne	r2, [r5, #0]
    390a:	f853 1b04 	ldr.w	r1, [r3], #4
    390e:	6029      	str	r1, [r5, #0]
    3910:	f853 0b04 	ldr.w	r0, [r3], #4
    3914:	6028      	str	r0, [r5, #0]
    3916:	f853 2b04 	ldr.w	r2, [r3], #4
    391a:	602a      	str	r2, [r5, #0]
    391c:	f853 1b04 	ldr.w	r1, [r3], #4
    3920:	6029      	str	r1, [r5, #0]
    3922:	f853 0b04 	ldr.w	r0, [r3], #4
    3926:	6028      	str	r0, [r5, #0]
    3928:	f853 2b04 	ldr.w	r2, [r3], #4
    392c:	602a      	str	r2, [r5, #0]
    for ( ui32Index = 0; (4 * ui32Index) < ui32NumBytes; ui32Index++ )
    392e:	1b99      	subs	r1, r3, r6
    3930:	458b      	cmp	fp, r1
    3932:	d91c      	bls.n	396e <am_hal_iom_spi_fullduplex_nq+0x16a>
        AM_REGn(IOMSTR, ui32Module, FIFO) = pui32Data[ui32Index];
    3934:	469e      	mov	lr, r3
    3936:	3320      	adds	r3, #32
    3938:	f85e 0b04 	ldr.w	r0, [lr], #4
    393c:	6028      	str	r0, [r5, #0]
    393e:	f853 2c1c 	ldr.w	r2, [r3, #-28]
    3942:	602a      	str	r2, [r5, #0]
    3944:	f8de 1004 	ldr.w	r1, [lr, #4]
    3948:	6029      	str	r1, [r5, #0]
    394a:	f853 0c14 	ldr.w	r0, [r3, #-20]
    394e:	6028      	str	r0, [r5, #0]
    3950:	f853 2c10 	ldr.w	r2, [r3, #-16]
    3954:	602a      	str	r2, [r5, #0]
    3956:	f853 1c0c 	ldr.w	r1, [r3, #-12]
    395a:	6029      	str	r1, [r5, #0]
    395c:	f853 0c08 	ldr.w	r0, [r3, #-8]
    3960:	6028      	str	r0, [r5, #0]
    3962:	f853 2c04 	ldr.w	r2, [r3, #-4]
    3966:	602a      	str	r2, [r5, #0]
    for ( ui32Index = 0; (4 * ui32Index) < ui32NumBytes; ui32Index++ )
    3968:	1b99      	subs	r1, r3, r6
    396a:	458b      	cmp	fp, r1
    396c:	d8e2      	bhi.n	3934 <am_hal_iom_spi_fullduplex_nq+0x130>
    ui32Command |= ui32Options & 0x5C00FF00;
    396e:	9b11      	ldr	r3, [sp, #68]	; 0x44
    ui32Command |= (ui32NumBytes & 0xFF);
    3970:	f89d 1040 	ldrb.w	r1, [sp, #64]	; 0x40
    ui32Command |= ui32Options & 0x5C00FF00;
    3974:	f023 4023 	bic.w	r0, r3, #2734686208	; 0xa3000000
    ui32Command |= ((ui32ChipSelect << 16) & 0x00070000);
    3978:	043f      	lsls	r7, r7, #16
    ui32Command |= ui32Options & 0x5C00FF00;
    397a:	f000 22ff 	and.w	r2, r0, #4278255360	; 0xff00ff00
    ui32Command |= ((ui32NumBytes & 0xF00) << 15);
    397e:	9b10      	ldr	r3, [sp, #64]	; 0x40
    ui32Command |= ((ui32ChipSelect << 16) & 0x00070000);
    3980:	f407 27e0 	and.w	r7, r7, #458752	; 0x70000
    ui32Command |= ui32Options & 0x5C00FF00;
    3984:	4317      	orrs	r7, r2
    ui32Command |= ((ui32NumBytes & 0xF00) << 15);
    3986:	03d8      	lsls	r0, r3, #15
    ui32Command |= ui32Options & 0x5C00FF00;
    3988:	430f      	orrs	r7, r1
    while (ui32DataWritten < ui32NumBytes)
    398a:	9910      	ldr	r1, [sp, #64]	; 0x40
    ui32Command |= ((ui32NumBytes & 0xF00) << 15);
    398c:	f000 62f0 	and.w	r2, r0, #125829120	; 0x7800000
    ui32Command |= ui32Options & 0x5C00FF00;
    3990:	4317      	orrs	r7, r2
    pui32TxData += ui32WriteSize >> 2;
    3992:	f02b 0303 	bic.w	r3, fp, #3
    while (ui32DataWritten < ui32NumBytes)
    3996:	4559      	cmp	r1, fp
    AM_REGn(IOMSTR, ui32Module, CMD) = ui32Command;
    3998:	f8c5 7110 	str.w	r7, [r5, #272]	; 0x110
    pui32TxData += ui32WriteSize >> 2;
    399c:	441e      	add	r6, r3
    while (ui32DataWritten < ui32NumBytes)
    399e:	f04f 0700 	mov.w	r7, #0
    39a2:	bf88      	it	hi
    39a4:	9403      	strhi	r4, [sp, #12]
    39a6:	f240 8091 	bls.w	3acc <am_hal_iom_spi_fullduplex_nq+0x2c8>
    return AM_BFRn(IOMSTR, ui32Module, FIFOPTR, FIFOSIZ);
    39aa:	f8da 4000 	ldr.w	r4, [sl]
        uint32_t ui32DataSent = ui32DataWritten - am_hal_iom_fifo_full_slots(ui32Module);
    39ae:	b2e0      	uxtb	r0, r4
    39b0:	ebab 0200 	sub.w	r2, fp, r0
        ui32ReadSize = (ui32DataSent - ui32DataRead) & (~0x3);
    39b4:	1bd3      	subs	r3, r2, r7
    39b6:	f023 0103 	bic.w	r1, r3, #3
        if (ui32ReadSize <= 4)
    39ba:	2904      	cmp	r1, #4
    39bc:	f200 8115 	bhi.w	3bea <am_hal_iom_spi_fullduplex_nq+0x3e6>
    39c0:	f04f 0e00 	mov.w	lr, #0
            ui32ReadSize = 0;
    39c4:	4674      	mov	r4, lr
        ui32DataRead += ui32ReadSize;
    39c6:	4427      	add	r7, r4
    return AM_BFRn(IOMSTR, ui32Module, FIFOPTR, FIFOSIZ);
    39c8:	f8da 2000 	ldr.w	r2, [sl]
        uint32_t ui32WritesRemaining = ui32NumBytes - ui32DataWritten;
    39cc:	9c10      	ldr	r4, [sp, #64]	; 0x40
        uint32_t ui32ReadWriteDelta = ui32DataWritten - ui32DataRead;
    39ce:	ebab 0107 	sub.w	r1, fp, r7
        uint32_t ui32FifoSpace = 64 - am_hal_iom_fifo_full_slots(ui32Module);
    39d2:	b2d3      	uxtb	r3, r2
        if (ui32ReadWriteDelta > 64)
    39d4:	2940      	cmp	r1, #64	; 0x40
        pui32RxData += ui32ReadSize >> 2;
    39d6:	44f0      	add	r8, lr
        uint32_t ui32FifoSpace = 64 - am_hal_iom_fifo_full_slots(ui32Module);
    39d8:	f1c3 0040 	rsb	r0, r3, #64	; 0x40
        uint32_t ui32WritesRemaining = ui32NumBytes - ui32DataWritten;
    39dc:	eba4 040b 	sub.w	r4, r4, fp
        if (ui32ReadWriteDelta > 64)
    39e0:	f200 80fb 	bhi.w	3bda <am_hal_iom_spi_fullduplex_nq+0x3d6>
        uint32_t ui32ReadFifoSpace = 64 - ui32ReadWriteDelta;
    39e4:	f1c1 0240 	rsb	r2, r1, #64	; 0x40
        if ((ui32WritesRemaining <= ui32ReadFifoSpace) &&
    39e8:	4294      	cmp	r4, r2
    39ea:	d801      	bhi.n	39f0 <am_hal_iom_spi_fullduplex_nq+0x1ec>
    39ec:	4284      	cmp	r4, r0
    39ee:	d905      	bls.n	39fc <am_hal_iom_spi_fullduplex_nq+0x1f8>
        else if (ui32FifoSpace <= ui32ReadFifoSpace)
    39f0:	4290      	cmp	r0, r2
            ui32WriteSize = ui32FifoSpace & (~0x3);
    39f2:	bf94      	ite	ls
    39f4:	f020 0403 	bicls.w	r4, r0, #3
            ui32WriteSize = ui32ReadFifoSpace & (~0x3);
    39f8:	f022 0403 	bichi.w	r4, r2, #3
    ui32MaxFifoSize = ((0 == AM_BFRn(IOMSTR, ui32Module, CFG, FULLDUP)) ? AM_HAL_IOM_MAX_FIFO_SIZE : AM_HAL_IOM_MAX_FIFO_SIZE / 2);
    39fc:	9b01      	ldr	r3, [sp, #4]
    39fe:	6818      	ldr	r0, [r3, #0]
    return (ui32MaxFifoSize - AM_BFRn(IOMSTR, ui32Module, FIFOPTR, FIFOSIZ)) & (~0x3);
    3a00:	f8da 1000 	ldr.w	r1, [sl]
    ui32MaxFifoSize = ((0 == AM_BFRn(IOMSTR, ui32Module, CFG, FULLDUP)) ? AM_HAL_IOM_MAX_FIFO_SIZE : AM_HAL_IOM_MAX_FIFO_SIZE / 2);
    3a04:	f010 0f08 	tst.w	r0, #8
    3a08:	bf14      	ite	ne
    3a0a:	2040      	movne	r0, #64	; 0x40
    3a0c:	2080      	moveq	r0, #128	; 0x80
    return (ui32MaxFifoSize - AM_BFRn(IOMSTR, ui32Module, FIFOPTR, FIFOSIZ)) & (~0x3);
    3a0e:	1a42      	subs	r2, r0, r1
    am_hal_debug_assert_msg((am_hal_iom_fifo_empty_slots(ui32Module) >= ui32NumBytes),
    3a10:	f002 03fc 	and.w	r3, r2, #252	; 0xfc
    3a14:	429c      	cmp	r4, r3
    3a16:	f200 80e1 	bhi.w	3bdc <am_hal_iom_spi_fullduplex_nq+0x3d8>
    for ( ui32Index = 0; (4 * ui32Index) < ui32NumBytes; ui32Index++ )
    3a1a:	2c00      	cmp	r4, #0
    3a1c:	d04d      	beq.n	3aba <am_hal_iom_spi_fullduplex_nq+0x2b6>
        AM_REGn(IOMSTR, ui32Module, FIFO) = pui32Data[ui32Index];
    3a1e:	4632      	mov	r2, r6
    3a20:	43f1      	mvns	r1, r6
    3a22:	f852 0b04 	ldr.w	r0, [r2], #4
    3a26:	6028      	str	r0, [r5, #0]
    3a28:	4431      	add	r1, r6
    for ( ui32Index = 0; (4 * ui32Index) < ui32NumBytes; ui32Index++ )
    3a2a:	1b93      	subs	r3, r2, r6
    3a2c:	4421      	add	r1, r4
    3a2e:	429c      	cmp	r4, r3
    3a30:	f3c1 0182 	ubfx	r1, r1, #2, #3
    3a34:	d941      	bls.n	3aba <am_hal_iom_spi_fullduplex_nq+0x2b6>
    3a36:	b319      	cbz	r1, 3a80 <am_hal_iom_spi_fullduplex_nq+0x27c>
    3a38:	2901      	cmp	r1, #1
    3a3a:	d01b      	beq.n	3a74 <am_hal_iom_spi_fullduplex_nq+0x270>
    3a3c:	2902      	cmp	r1, #2
    3a3e:	d016      	beq.n	3a6e <am_hal_iom_spi_fullduplex_nq+0x26a>
    3a40:	2903      	cmp	r1, #3
    3a42:	d011      	beq.n	3a68 <am_hal_iom_spi_fullduplex_nq+0x264>
    3a44:	2904      	cmp	r1, #4
    3a46:	d00c      	beq.n	3a62 <am_hal_iom_spi_fullduplex_nq+0x25e>
    3a48:	2905      	cmp	r1, #5
    3a4a:	d007      	beq.n	3a5c <am_hal_iom_spi_fullduplex_nq+0x258>
    3a4c:	2906      	cmp	r1, #6
        AM_REGn(IOMSTR, ui32Module, FIFO) = pui32Data[ui32Index];
    3a4e:	bf1c      	itt	ne
    3a50:	f852 1b04 	ldrne.w	r1, [r2], #4
    3a54:	6029      	strne	r1, [r5, #0]
    3a56:	f852 0b04 	ldr.w	r0, [r2], #4
    3a5a:	6028      	str	r0, [r5, #0]
    3a5c:	f852 3b04 	ldr.w	r3, [r2], #4
    3a60:	602b      	str	r3, [r5, #0]
    3a62:	f852 1b04 	ldr.w	r1, [r2], #4
    3a66:	6029      	str	r1, [r5, #0]
    3a68:	f852 0b04 	ldr.w	r0, [r2], #4
    3a6c:	6028      	str	r0, [r5, #0]
    3a6e:	f852 3b04 	ldr.w	r3, [r2], #4
    3a72:	602b      	str	r3, [r5, #0]
    3a74:	f852 1b04 	ldr.w	r1, [r2], #4
    3a78:	6029      	str	r1, [r5, #0]
    for ( ui32Index = 0; (4 * ui32Index) < ui32NumBytes; ui32Index++ )
    3a7a:	1b90      	subs	r0, r2, r6
    3a7c:	4284      	cmp	r4, r0
    3a7e:	d91c      	bls.n	3aba <am_hal_iom_spi_fullduplex_nq+0x2b6>
        AM_REGn(IOMSTR, ui32Module, FIFO) = pui32Data[ui32Index];
    3a80:	4694      	mov	ip, r2
    3a82:	3220      	adds	r2, #32
    3a84:	f85c 3b04 	ldr.w	r3, [ip], #4
    3a88:	602b      	str	r3, [r5, #0]
    3a8a:	f852 1c1c 	ldr.w	r1, [r2, #-28]
    3a8e:	6029      	str	r1, [r5, #0]
    3a90:	f8dc 0004 	ldr.w	r0, [ip, #4]
    3a94:	6028      	str	r0, [r5, #0]
    3a96:	f852 3c14 	ldr.w	r3, [r2, #-20]
    3a9a:	602b      	str	r3, [r5, #0]
    3a9c:	f852 1c10 	ldr.w	r1, [r2, #-16]
    3aa0:	6029      	str	r1, [r5, #0]
    3aa2:	f852 0c0c 	ldr.w	r0, [r2, #-12]
    3aa6:	6028      	str	r0, [r5, #0]
    3aa8:	f852 3c08 	ldr.w	r3, [r2, #-8]
    3aac:	602b      	str	r3, [r5, #0]
    3aae:	f852 1c04 	ldr.w	r1, [r2, #-4]
    3ab2:	6029      	str	r1, [r5, #0]
    for ( ui32Index = 0; (4 * ui32Index) < ui32NumBytes; ui32Index++ )
    3ab4:	1b90      	subs	r0, r2, r6
    3ab6:	4284      	cmp	r4, r0
    3ab8:	d8e2      	bhi.n	3a80 <am_hal_iom_spi_fullduplex_nq+0x27c>
    while (ui32DataWritten < ui32NumBytes)
    3aba:	9a10      	ldr	r2, [sp, #64]	; 0x40
        ui32DataWritten += ui32WriteSize;
    3abc:	44a3      	add	fp, r4
        pui32TxData += ui32WriteSize >> 2;
    3abe:	f024 0e03 	bic.w	lr, r4, #3
    while (ui32DataWritten < ui32NumBytes)
    3ac2:	455a      	cmp	r2, fp
        pui32TxData += ui32WriteSize >> 2;
    3ac4:	4476      	add	r6, lr
    while (ui32DataWritten < ui32NumBytes)
    3ac6:	f63f af70 	bhi.w	39aa <am_hal_iom_spi_fullduplex_nq+0x1a6>
    3aca:	9c03      	ldr	r4, [sp, #12]
    waitStatus = am_hal_flash_delay_status_change(ui32StatusTimeout[ui32Module],
    3acc:	4936      	ldr	r1, [pc, #216]	; (3ba8 <am_hal_iom_spi_fullduplex_nq+0x3a4>)
    3ace:	2301      	movs	r3, #1
    3ad0:	f851 0024 	ldr.w	r0, [r1, r4, lsl #2]
    3ad4:	461a      	mov	r2, r3
    3ad6:	f505 7101 	add.w	r1, r5, #516	; 0x204
    3ada:	f7fd ff23 	bl	1924 <am_hal_flash_delay_status_change>
    if (waitStatus != 1)
    3ade:	2801      	cmp	r0, #1
    3ae0:	f000 80ee 	beq.w	3cc0 <am_hal_iom_spi_fullduplex_nq+0x4bc>
        g_iom_error_status[ui32Module] = ui32Status = AM_HAL_IOM_ERR_TIMEOUT;
    3ae4:	2601      	movs	r6, #1
    3ae6:	f809 6004 	strb.w	r6, [r9, r4]
    return AM_BFRn(IOMSTR, ui32Module, FIFOPTR, FIFOSIZ);
    3aea:	f8da 4000 	ldr.w	r4, [sl]
    while (am_hal_iom_fifo_full_slots(ui32Module));
    3aee:	f014 0fff 	tst.w	r4, #255	; 0xff
    3af2:	d1fa      	bne.n	3aea <am_hal_iom_spi_fullduplex_nq+0x2e6>
    if ( AM_REG_IOMSTR_CFG_FULLDUP_NORMAL == (AM_REGn(IOMSTR, ui32Module, CFG) & AM_REG_IOMSTR_CFG_FULLDUP_M) )
    3af4:	f8d5 011c 	ldr.w	r0, [r5, #284]	; 0x11c
    ui32ReadSize = ui32NumBytes - ui32DataRead;
    3af8:	9a10      	ldr	r2, [sp, #64]	; 0x40
    if ( AM_REG_IOMSTR_CFG_FULLDUP_NORMAL == (AM_REGn(IOMSTR, ui32Module, CFG) & AM_REG_IOMSTR_CFG_FULLDUP_M) )
    3afa:	0703      	lsls	r3, r0, #28
    ui32ReadSize = ui32NumBytes - ui32DataRead;
    3afc:	eba2 0707 	sub.w	r7, r2, r7
    if ( AM_REG_IOMSTR_CFG_FULLDUP_NORMAL == (AM_REGn(IOMSTR, ui32Module, CFG) & AM_REG_IOMSTR_CFG_FULLDUP_M) )
    3b00:	f140 80d0 	bpl.w	3ca4 <am_hal_iom_spi_fullduplex_nq+0x4a0>
    for ( i = 0; i < ui32NumWords; i++ )
    3b04:	ea5f 0c97 	movs.w	ip, r7, lsr #2
    3b08:	f007 0203 	and.w	r2, r7, #3
    3b0c:	d04e      	beq.n	3bac <am_hal_iom_spi_fullduplex_nq+0x3a8>
        pui32Data[i] = AM_REGn(IOMSTR, ui32Module, FIFO);
    3b0e:	4643      	mov	r3, r8
    3b10:	682c      	ldr	r4, [r5, #0]
    3b12:	f843 4b04 	str.w	r4, [r3], #4
    3b16:	eb08 0b8c 	add.w	fp, r8, ip, lsl #2
    3b1a:	ebab 0a08 	sub.w	sl, fp, r8
    3b1e:	f1aa 0004 	sub.w	r0, sl, #4
    for ( i = 0; i < ui32NumWords; i++ )
    3b22:	459b      	cmp	fp, r3
    3b24:	f3c0 0182 	ubfx	r1, r0, #2, #3
    3b28:	d040      	beq.n	3bac <am_hal_iom_spi_fullduplex_nq+0x3a8>
    3b2a:	b311      	cbz	r1, 3b72 <am_hal_iom_spi_fullduplex_nq+0x36e>
    3b2c:	2901      	cmp	r1, #1
    3b2e:	d01b      	beq.n	3b68 <am_hal_iom_spi_fullduplex_nq+0x364>
    3b30:	2902      	cmp	r1, #2
    3b32:	d016      	beq.n	3b62 <am_hal_iom_spi_fullduplex_nq+0x35e>
    3b34:	2903      	cmp	r1, #3
    3b36:	d011      	beq.n	3b5c <am_hal_iom_spi_fullduplex_nq+0x358>
    3b38:	2904      	cmp	r1, #4
    3b3a:	d00c      	beq.n	3b56 <am_hal_iom_spi_fullduplex_nq+0x352>
    3b3c:	2905      	cmp	r1, #5
    3b3e:	d007      	beq.n	3b50 <am_hal_iom_spi_fullduplex_nq+0x34c>
    3b40:	2906      	cmp	r1, #6
        pui32Data[i] = AM_REGn(IOMSTR, ui32Module, FIFO);
    3b42:	bf1c      	itt	ne
    3b44:	6829      	ldrne	r1, [r5, #0]
    3b46:	f843 1b04 	strne.w	r1, [r3], #4
    3b4a:	682c      	ldr	r4, [r5, #0]
    3b4c:	f843 4b04 	str.w	r4, [r3], #4
    3b50:	6828      	ldr	r0, [r5, #0]
    3b52:	f843 0b04 	str.w	r0, [r3], #4
    3b56:	6829      	ldr	r1, [r5, #0]
    3b58:	f843 1b04 	str.w	r1, [r3], #4
    3b5c:	682c      	ldr	r4, [r5, #0]
    3b5e:	f843 4b04 	str.w	r4, [r3], #4
    3b62:	6828      	ldr	r0, [r5, #0]
    3b64:	f843 0b04 	str.w	r0, [r3], #4
    3b68:	6829      	ldr	r1, [r5, #0]
    3b6a:	f843 1b04 	str.w	r1, [r3], #4
    for ( i = 0; i < ui32NumWords; i++ )
    3b6e:	459b      	cmp	fp, r3
    3b70:	d01c      	beq.n	3bac <am_hal_iom_spi_fullduplex_nq+0x3a8>
        pui32Data[i] = AM_REGn(IOMSTR, ui32Module, FIFO);
    3b72:	469e      	mov	lr, r3
    3b74:	682f      	ldr	r7, [r5, #0]
    3b76:	f84e 7b04 	str.w	r7, [lr], #4
    3b7a:	682c      	ldr	r4, [r5, #0]
    3b7c:	605c      	str	r4, [r3, #4]
    3b7e:	6828      	ldr	r0, [r5, #0]
    3b80:	f8ce 0004 	str.w	r0, [lr, #4]
    3b84:	6829      	ldr	r1, [r5, #0]
    3b86:	60d9      	str	r1, [r3, #12]
    3b88:	682f      	ldr	r7, [r5, #0]
    3b8a:	611f      	str	r7, [r3, #16]
    3b8c:	682c      	ldr	r4, [r5, #0]
    3b8e:	615c      	str	r4, [r3, #20]
    3b90:	6828      	ldr	r0, [r5, #0]
    3b92:	6198      	str	r0, [r3, #24]
    3b94:	6829      	ldr	r1, [r5, #0]
    3b96:	61d9      	str	r1, [r3, #28]
    3b98:	3320      	adds	r3, #32
    for ( i = 0; i < ui32NumWords; i++ )
    3b9a:	459b      	cmp	fp, r3
    3b9c:	d1e9      	bne.n	3b72 <am_hal_iom_spi_fullduplex_nq+0x36e>
    3b9e:	e005      	b.n	3bac <am_hal_iom_spi_fullduplex_nq+0x3a8>
    3ba0:	00004b80 	.word	0x00004b80
    3ba4:	00004bb4 	.word	0x00004bb4
    3ba8:	10000a70 	.word	0x10000a70
    if ( ui32Leftovers )
    3bac:	b13a      	cbz	r2, 3bbe <am_hal_iom_spi_fullduplex_nq+0x3ba>
        sTempBuffer.words[0] = AM_REGn(IOMSTR, ui32Module, FIFO);
    3bae:	a906      	add	r1, sp, #24
    3bb0:	682b      	ldr	r3, [r5, #0]
    3bb2:	f841 3d04 	str.w	r3, [r1, #-4]!
    3bb6:	eb08 008c 	add.w	r0, r8, ip, lsl #2
    3bba:	f000 ff99 	bl	4af0 <memcpy>
    AM_REGn(IOMSTR, ui32Module, INTCLR) = AM_HAL_IOM_INT_ALL;
    3bbe:	f240 72ff 	movw	r2, #2047	; 0x7ff
    AM_REGn(IOMSTR, ui32Module, INTEN) = ui32IntConfig;
    3bc2:	9f02      	ldr	r7, [sp, #8]
    AM_REGn(IOMSTR, ui32Module, INTCLR) = AM_HAL_IOM_INT_ALL;
    3bc4:	f8c5 2208 	str.w	r2, [r5, #520]	; 0x208
    AM_REGn(IOMSTR, ui32Module, INTEN) = ui32IntConfig;
    3bc8:	f8c5 7200 	str.w	r7, [r5, #512]	; 0x200
    AM_REGn(IOMSTR, ui32Module, CFG) &= ~AM_REG_IOMSTR_CFG_FULLDUP_FULLDUP;
    3bcc:	f8d5 411c 	ldr.w	r4, [r5, #284]	; 0x11c
    3bd0:	f024 0008 	bic.w	r0, r4, #8
    3bd4:	f8c5 011c 	str.w	r0, [r5, #284]	; 0x11c
    3bd8:	e61a      	b.n	3810 <am_hal_iom_spi_fullduplex_nq+0xc>
    3bda:	e7fe      	b.n	3bda <am_hal_iom_spi_fullduplex_nq+0x3d6>
    am_hal_debug_assert_msg((am_hal_iom_fifo_empty_slots(ui32Module) >= ui32NumBytes),
    3bdc:	4a42      	ldr	r2, [pc, #264]	; (3ce8 <am_hal_iom_spi_fullduplex_nq+0x4e4>)
    3bde:	4843      	ldr	r0, [pc, #268]	; (3cec <am_hal_iom_spi_fullduplex_nq+0x4e8>)
    3be0:	f640 7145 	movw	r1, #3909	; 0xf45
    3be4:	f7fd fe98 	bl	1918 <am_hal_debug_error>
    3be8:	e719      	b.n	3a1e <am_hal_iom_spi_fullduplex_nq+0x21a>
    if ( AM_REG_IOMSTR_CFG_FULLDUP_NORMAL == (AM_REGn(IOMSTR, ui32Module, CFG) & AM_REG_IOMSTR_CFG_FULLDUP_M) )
    3bea:	9c01      	ldr	r4, [sp, #4]
    3bec:	6820      	ldr	r0, [r4, #0]
    3bee:	0702      	lsls	r2, r0, #28
            ui32ReadSize -= 4;
    3bf0:	f1a1 0404 	sub.w	r4, r1, #4
    if ( AM_REG_IOMSTR_CFG_FULLDUP_NORMAL == (AM_REGn(IOMSTR, ui32Module, CFG) & AM_REG_IOMSTR_CFG_FULLDUP_M) )
    3bf4:	d54a      	bpl.n	3c8c <am_hal_iom_spi_fullduplex_nq+0x488>
    for ( i = 0; i < ui32NumWords; i++ )
    3bf6:	08a1      	lsrs	r1, r4, #2
    3bf8:	2c00      	cmp	r4, #0
    3bfa:	d045      	beq.n	3c88 <am_hal_iom_spi_fullduplex_nq+0x484>
        pui32Data[i] = AM_REGn(IOMSTR, ui32Module, FIFO);
    3bfc:	4642      	mov	r2, r8
    3bfe:	6828      	ldr	r0, [r5, #0]
    3c00:	f842 0b04 	str.w	r0, [r2], #4
    3c04:	0089      	lsls	r1, r1, #2
    3c06:	eb08 0e01 	add.w	lr, r8, r1
    3c0a:	1f0b      	subs	r3, r1, #4
    for ( i = 0; i < ui32NumWords; i++ )
    3c0c:	4596      	cmp	lr, r2
    3c0e:	f3c3 0082 	ubfx	r0, r3, #2, #3
    3c12:	d039      	beq.n	3c88 <am_hal_iom_spi_fullduplex_nq+0x484>
    3c14:	b310      	cbz	r0, 3c5c <am_hal_iom_spi_fullduplex_nq+0x458>
    3c16:	2801      	cmp	r0, #1
    3c18:	d01b      	beq.n	3c52 <am_hal_iom_spi_fullduplex_nq+0x44e>
    3c1a:	2802      	cmp	r0, #2
    3c1c:	d016      	beq.n	3c4c <am_hal_iom_spi_fullduplex_nq+0x448>
    3c1e:	2803      	cmp	r0, #3
    3c20:	d011      	beq.n	3c46 <am_hal_iom_spi_fullduplex_nq+0x442>
    3c22:	2804      	cmp	r0, #4
    3c24:	d00c      	beq.n	3c40 <am_hal_iom_spi_fullduplex_nq+0x43c>
    3c26:	2805      	cmp	r0, #5
    3c28:	d007      	beq.n	3c3a <am_hal_iom_spi_fullduplex_nq+0x436>
    3c2a:	2806      	cmp	r0, #6
        pui32Data[i] = AM_REGn(IOMSTR, ui32Module, FIFO);
    3c2c:	bf1c      	itt	ne
    3c2e:	6828      	ldrne	r0, [r5, #0]
    3c30:	f842 0b04 	strne.w	r0, [r2], #4
    3c34:	682b      	ldr	r3, [r5, #0]
    3c36:	f842 3b04 	str.w	r3, [r2], #4
    3c3a:	6828      	ldr	r0, [r5, #0]
    3c3c:	f842 0b04 	str.w	r0, [r2], #4
    3c40:	682b      	ldr	r3, [r5, #0]
    3c42:	f842 3b04 	str.w	r3, [r2], #4
    3c46:	6828      	ldr	r0, [r5, #0]
    3c48:	f842 0b04 	str.w	r0, [r2], #4
    3c4c:	682b      	ldr	r3, [r5, #0]
    3c4e:	f842 3b04 	str.w	r3, [r2], #4
    3c52:	6828      	ldr	r0, [r5, #0]
    3c54:	f842 0b04 	str.w	r0, [r2], #4
    for ( i = 0; i < ui32NumWords; i++ )
    3c58:	4596      	cmp	lr, r2
    3c5a:	d015      	beq.n	3c88 <am_hal_iom_spi_fullduplex_nq+0x484>
        pui32Data[i] = AM_REGn(IOMSTR, ui32Module, FIFO);
    3c5c:	4694      	mov	ip, r2
    3c5e:	682b      	ldr	r3, [r5, #0]
    3c60:	f84c 3b04 	str.w	r3, [ip], #4
    3c64:	6828      	ldr	r0, [r5, #0]
    3c66:	6050      	str	r0, [r2, #4]
    3c68:	682b      	ldr	r3, [r5, #0]
    3c6a:	f8cc 3004 	str.w	r3, [ip, #4]
    3c6e:	6828      	ldr	r0, [r5, #0]
    3c70:	60d0      	str	r0, [r2, #12]
    3c72:	682b      	ldr	r3, [r5, #0]
    3c74:	6113      	str	r3, [r2, #16]
    3c76:	6828      	ldr	r0, [r5, #0]
    3c78:	6150      	str	r0, [r2, #20]
    3c7a:	682b      	ldr	r3, [r5, #0]
    3c7c:	6193      	str	r3, [r2, #24]
    3c7e:	6828      	ldr	r0, [r5, #0]
    3c80:	61d0      	str	r0, [r2, #28]
    3c82:	3220      	adds	r2, #32
    for ( i = 0; i < ui32NumWords; i++ )
    3c84:	4596      	cmp	lr, r2
    3c86:	d1e9      	bne.n	3c5c <am_hal_iom_spi_fullduplex_nq+0x458>
    3c88:	468e      	mov	lr, r1
    3c8a:	e69c      	b.n	39c6 <am_hal_iom_spi_fullduplex_nq+0x1c2>
    return AM_BFRn(IOMSTR, ui32Module, FIFOPTR, FIFOSIZ);
    3c8c:	f8da 2000 	ldr.w	r2, [sl]
        am_hal_debug_assert_msg((am_hal_iom_fifo_full_slots(ui32Module) >= ui32NumBytes),
    3c90:	b2d3      	uxtb	r3, r2
    3c92:	429c      	cmp	r4, r3
    3c94:	d9af      	bls.n	3bf6 <am_hal_iom_spi_fullduplex_nq+0x3f2>
    3c96:	4a16      	ldr	r2, [pc, #88]	; (3cf0 <am_hal_iom_spi_fullduplex_nq+0x4ec>)
    3c98:	4814      	ldr	r0, [pc, #80]	; (3cec <am_hal_iom_spi_fullduplex_nq+0x4e8>)
    3c9a:	f44f 6178 	mov.w	r1, #3968	; 0xf80
    3c9e:	f7fd fe3b 	bl	1918 <am_hal_debug_error>
    3ca2:	e7a8      	b.n	3bf6 <am_hal_iom_spi_fullduplex_nq+0x3f2>
    return AM_BFRn(IOMSTR, ui32Module, FIFOPTR, FIFOSIZ);
    3ca4:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
        am_hal_debug_assert_msg((am_hal_iom_fifo_full_slots(ui32Module) >= ui32NumBytes),
    3ca8:	fa5f f981 	uxtb.w	r9, r1
    3cac:	454f      	cmp	r7, r9
    3cae:	f67f af29 	bls.w	3b04 <am_hal_iom_spi_fullduplex_nq+0x300>
    3cb2:	4a0f      	ldr	r2, [pc, #60]	; (3cf0 <am_hal_iom_spi_fullduplex_nq+0x4ec>)
    3cb4:	480d      	ldr	r0, [pc, #52]	; (3cec <am_hal_iom_spi_fullduplex_nq+0x4e8>)
    3cb6:	f44f 6178 	mov.w	r1, #3968	; 0xf80
    3cba:	f7fd fe2d 	bl	1918 <am_hal_debug_error>
    3cbe:	e721      	b.n	3b04 <am_hal_iom_spi_fullduplex_nq+0x300>
        return AM_REGn(IOMSTR, ui32Module, INTSTAT);
    3cc0:	f8d5 3204 	ldr.w	r3, [r5, #516]	; 0x204
    if (ui32IntStatus & AM_HAL_IOM_INT_SWERR)
    3cc4:	f013 0fcc 	tst.w	r3, #204	; 0xcc
    3cc8:	d10a      	bne.n	3ce0 <am_hal_iom_spi_fullduplex_nq+0x4dc>
    else if (ui32IntStatus & AM_HAL_IOM_INT_I2CARBERR)
    3cca:	f413 6fe0 	tst.w	r3, #1792	; 0x700
    3cce:	d109      	bne.n	3ce4 <am_hal_iom_spi_fullduplex_nq+0x4e0>
    am_hal_iom_status_e ui32Status = AM_HAL_IOM_SUCCESS;
    3cd0:	f013 0f10 	tst.w	r3, #16
    3cd4:	bf14      	ite	ne
    3cd6:	2606      	movne	r6, #6
    3cd8:	2600      	moveq	r6, #0
        g_iom_error_status[ui32Module] = ui32Status = internal_iom_get_int_err(ui32Module, 0);
    3cda:	f809 6004 	strb.w	r6, [r9, r4]
    3cde:	e704      	b.n	3aea <am_hal_iom_spi_fullduplex_nq+0x2e6>
        ui32Status = AM_HAL_IOM_ERR_INVALID_OPER;
    3ce0:	2605      	movs	r6, #5
    3ce2:	e7fa      	b.n	3cda <am_hal_iom_spi_fullduplex_nq+0x4d6>
        ui32Status = AM_HAL_IOM_ERR_I2C_ARB;
    3ce4:	2607      	movs	r6, #7
    3ce6:	e7f8      	b.n	3cda <am_hal_iom_spi_fullduplex_nq+0x4d6>
    3ce8:	00004b80 	.word	0x00004b80
    3cec:	00004bb4 	.word	0x00004bb4
    3cf0:	00004bc8 	.word	0x00004bc8

00003cf4 <am_hal_iom_spi_fullduplex>:
{
    3cf4:	b5f0      	push	{r4, r5, r6, r7, lr}
    if ( ui32Module >= AM_REG_IOMSTR_NUM_MODULES )
    3cf6:	2805      	cmp	r0, #5
{
    3cf8:	9d05      	ldr	r5, [sp, #20]
    3cfa:	9e06      	ldr	r6, [sp, #24]
    if ( ui32Module >= AM_REG_IOMSTR_NUM_MODULES )
    3cfc:	d901      	bls.n	3d02 <am_hal_iom_spi_fullduplex+0xe>
        return AM_HAL_IOM_ERR_INVALID_MODULE;
    3cfe:	2002      	movs	r0, #2
    3d00:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ui32Status = g_iom_error_status[ui32Module] = AM_HAL_IOM_SUCCESS;
    3d02:	4f0e      	ldr	r7, [pc, #56]	; (3d3c <am_hal_iom_spi_fullduplex+0x48>)
    3d04:	f04f 0e00 	mov.w	lr, #0
    3d08:	4604      	mov	r4, r0
    3d0a:	f807 e000 	strb.w	lr, [r7, r0]
    if (ui32NumBytes == 0)
    3d0e:	b915      	cbnz	r5, 3d16 <am_hal_iom_spi_fullduplex+0x22>
        g_iom_error_status[ui32Module] = ui32Status = AM_HAL_IOM_ERR_INVALID_PARAM;
    3d10:	2003      	movs	r0, #3
    3d12:	5538      	strb	r0, [r7, r4]
        return ui32Status;
    3d14:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ( (AM_REG(MCUCTRL, CHIPREV) & 0xFF) ==
    3d16:	f8df e028 	ldr.w	lr, [pc, #40]	; 3d40 <am_hal_iom_spi_fullduplex+0x4c>
    3d1a:	f8de c000 	ldr.w	ip, [lr]
    3d1e:	fa5f fe8c 	uxtb.w	lr, ip
    3d22:	f1be 0f22 	cmp.w	lr, #34	; 0x22
    3d26:	d002      	beq.n	3d2e <am_hal_iom_spi_fullduplex+0x3a>
        g_iom_error_status[ui32Module] = ui32Status = AM_HAL_IOM_ERR_INVALID_OPER;
    3d28:	2005      	movs	r0, #5
    3d2a:	5538      	strb	r0, [r7, r4]
        return ui32Status;
    3d2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        ui32Status = am_hal_iom_spi_fullduplex_nq(ui32Module, ui32ChipSelect,
    3d2e:	9606      	str	r6, [sp, #24]
    3d30:	9505      	str	r5, [sp, #20]
}
    3d32:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        ui32Status = am_hal_iom_spi_fullduplex_nq(ui32Module, ui32ChipSelect,
    3d36:	f7ff bd65 	b.w	3804 <am_hal_iom_spi_fullduplex_nq>
    3d3a:	bf00      	nop
    3d3c:	1000085c 	.word	0x1000085c
    3d40:	4002000c 	.word	0x4002000c

00003d44 <am_hal_iom_spi_write_nb>:
{
    3d44:	b5f0      	push	{r4, r5, r6, r7, lr}
    if ( ui32Module >= AM_REG_IOMSTR_NUM_MODULES )
    3d46:	2805      	cmp	r0, #5
{
    3d48:	9f05      	ldr	r7, [sp, #20]
    3d4a:	f8dd e018 	ldr.w	lr, [sp, #24]
    if ( ui32Module >= AM_REG_IOMSTR_NUM_MODULES )
    3d4e:	d901      	bls.n	3d54 <am_hal_iom_spi_write_nb+0x10>
        return AM_HAL_IOM_ERR_INVALID_MODULE;
    3d50:	2002      	movs	r0, #2
}
    3d52:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3d54:	4e0c      	ldr	r6, [pc, #48]	; (3d88 <am_hal_iom_spi_write_nb+0x44>)
    while ( g_bIomBusy[ui32Module] );
    3d56:	5c34      	ldrb	r4, [r6, r0]
    3d58:	f004 05ff 	and.w	r5, r4, #255	; 0xff
    3d5c:	2c00      	cmp	r4, #0
    3d5e:	d1fa      	bne.n	3d56 <am_hal_iom_spi_write_nb+0x12>
    ui32Status = g_iom_error_status[ui32Module] = AM_HAL_IOM_SUCCESS;
    3d60:	4c0a      	ldr	r4, [pc, #40]	; (3d8c <am_hal_iom_spi_write_nb+0x48>)
    if (ui32NumBytes == 0)
    3d62:	f103 3cff 	add.w	ip, r3, #4294967295
    3d66:	f640 76fe 	movw	r6, #4094	; 0xffe
    3d6a:	45b4      	cmp	ip, r6
    ui32Status = g_iom_error_status[ui32Module] = AM_HAL_IOM_SUCCESS;
    3d6c:	5425      	strb	r5, [r4, r0]
    if (ui32NumBytes == 0)
    3d6e:	d903      	bls.n	3d78 <am_hal_iom_spi_write_nb+0x34>
        g_iom_error_status[ui32Module] = ui32Status = AM_HAL_IOM_ERR_INVALID_PARAM;
    3d70:	2303      	movs	r3, #3
    3d72:	5423      	strb	r3, [r4, r0]
        return ui32Status;
    3d74:	4618      	mov	r0, r3
    3d76:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3d78:	f8cd e018 	str.w	lr, [sp, #24]
    3d7c:	9705      	str	r7, [sp, #20]
}
    3d7e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    3d82:	f7fe bf5f 	b.w	2c44 <am_hal_iom_spi_write_nb.part.6>
    3d86:	bf00      	nop
    3d88:	10000854 	.word	0x10000854
    3d8c:	1000085c 	.word	0x1000085c

00003d90 <am_hal_iom_spi_read_nb>:
{
    3d90:	b5f0      	push	{r4, r5, r6, r7, lr}
    if ( ui32Module >= AM_REG_IOMSTR_NUM_MODULES )
    3d92:	2805      	cmp	r0, #5
{
    3d94:	9f05      	ldr	r7, [sp, #20]
    3d96:	f8dd e018 	ldr.w	lr, [sp, #24]
    if ( ui32Module >= AM_REG_IOMSTR_NUM_MODULES )
    3d9a:	d901      	bls.n	3da0 <am_hal_iom_spi_read_nb+0x10>
        return AM_HAL_IOM_ERR_INVALID_MODULE;
    3d9c:	2002      	movs	r0, #2
}
    3d9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3da0:	4e0c      	ldr	r6, [pc, #48]	; (3dd4 <am_hal_iom_spi_read_nb+0x44>)
    while ( g_bIomBusy[ui32Module] );
    3da2:	5c34      	ldrb	r4, [r6, r0]
    3da4:	f004 05ff 	and.w	r5, r4, #255	; 0xff
    3da8:	2c00      	cmp	r4, #0
    3daa:	d1fa      	bne.n	3da2 <am_hal_iom_spi_read_nb+0x12>
    ui32Status = g_iom_error_status[ui32Module] = AM_HAL_IOM_SUCCESS;
    3dac:	4c0a      	ldr	r4, [pc, #40]	; (3dd8 <am_hal_iom_spi_read_nb+0x48>)
    if (ui32NumBytes == 0)
    3dae:	f103 3cff 	add.w	ip, r3, #4294967295
    3db2:	f640 76fe 	movw	r6, #4094	; 0xffe
    3db6:	45b4      	cmp	ip, r6
    ui32Status = g_iom_error_status[ui32Module] = AM_HAL_IOM_SUCCESS;
    3db8:	5425      	strb	r5, [r4, r0]
    if (ui32NumBytes == 0)
    3dba:	d903      	bls.n	3dc4 <am_hal_iom_spi_read_nb+0x34>
        g_iom_error_status[ui32Module] = ui32Status = AM_HAL_IOM_ERR_INVALID_PARAM;
    3dbc:	2303      	movs	r3, #3
    3dbe:	5423      	strb	r3, [r4, r0]
        return ui32Status;
    3dc0:	4618      	mov	r0, r3
    3dc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3dc4:	f8cd e018 	str.w	lr, [sp, #24]
    3dc8:	9705      	str	r7, [sp, #20]
}
    3dca:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    3dce:	f7ff b825 	b.w	2e1c <am_hal_iom_spi_read_nb.part.7>
    3dd2:	bf00      	nop
    3dd4:	10000854 	.word	0x10000854
    3dd8:	1000085c 	.word	0x1000085c

00003ddc <am_hal_iom_poll_complete>:
    if ( ui32Module >= AM_REG_IOMSTR_NUM_MODULES )
    3ddc:	2805      	cmp	r0, #5
    3dde:	d803      	bhi.n	3de8 <am_hal_iom_poll_complete+0xc>
    3de0:	4a02      	ldr	r2, [pc, #8]	; (3dec <am_hal_iom_poll_complete+0x10>)
    while ( g_bIomBusy[ui32Module] );
    3de2:	5c13      	ldrb	r3, [r2, r0]
    3de4:	2b00      	cmp	r3, #0
    3de6:	d1fc      	bne.n	3de2 <am_hal_iom_poll_complete+0x6>
    3de8:	4770      	bx	lr
    3dea:	bf00      	nop
    3dec:	10000854 	.word	0x10000854

00003df0 <am_hal_iom_int_service>:
    if ( ui32Module >= AM_REG_IOMSTR_NUM_MODULES )
    3df0:	2805      	cmp	r0, #5
    3df2:	d801      	bhi.n	3df8 <am_hal_iom_int_service+0x8>
    3df4:	f7fd befe 	b.w	1bf4 <am_hal_iom_int_service.part.20>
    3df8:	4770      	bx	lr
    3dfa:	bf00      	nop

00003dfc <am_hal_iom_int_enable>:
    if ( ui32Module >= AM_REG_IOMSTR_NUM_MODULES )
    3dfc:	2805      	cmp	r0, #5
    3dfe:	d808      	bhi.n	3e12 <am_hal_iom_int_enable+0x16>
    AM_REGn(IOMSTR, ui32Module, INTEN) |= ui32Interrupt;
    3e00:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
    3e04:	3004      	adds	r0, #4
    3e06:	0302      	lsls	r2, r0, #12
    3e08:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
    3e0c:	4319      	orrs	r1, r3
    3e0e:	f8c2 1200 	str.w	r1, [r2, #512]	; 0x200
    3e12:	4770      	bx	lr

00003e14 <am_hal_iom_int_clear>:
    if ( ui32Module >= AM_REG_IOMSTR_NUM_MODULES )
    3e14:	2805      	cmp	r0, #5
    3e16:	d805      	bhi.n	3e24 <am_hal_iom_int_clear+0x10>
    AM_REGn(IOMSTR, ui32Module, INTCLR) = ui32Interrupt;
    3e18:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
    3e1c:	3004      	adds	r0, #4
    3e1e:	0302      	lsls	r2, r0, #12
    3e20:	f8c2 1208 	str.w	r1, [r2, #520]	; 0x208
    3e24:	4770      	bx	lr
    3e26:	bf00      	nop

00003e28 <am_hal_iom_int_status_get>:
    if ( ui32Module >= AM_REG_IOMSTR_NUM_MODULES )
    3e28:	2805      	cmp	r0, #5
    3e2a:	d80d      	bhi.n	3e48 <am_hal_iom_int_status_get+0x20>
        uint32_t u32RetVal = AM_REGn(IOMSTR, ui32Module, INTSTAT);
    3e2c:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
    3e30:	3004      	adds	r0, #4
    3e32:	0302      	lsls	r2, r0, #12
    if ( bEnabledOnly )
    3e34:	b911      	cbnz	r1, 3e3c <am_hal_iom_int_status_get+0x14>
        return AM_REGn(IOMSTR, ui32Module, INTSTAT);
    3e36:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
    3e3a:	4770      	bx	lr
        uint32_t u32RetVal = AM_REGn(IOMSTR, ui32Module, INTSTAT);
    3e3c:	f8d2 3204 	ldr.w	r3, [r2, #516]	; 0x204
        return u32RetVal & AM_REGn(IOMSTR, ui32Module, INTEN);
    3e40:	f8d2 0200 	ldr.w	r0, [r2, #512]	; 0x200
    3e44:	4018      	ands	r0, r3
    3e46:	4770      	bx	lr
        return 0;
    3e48:	2000      	movs	r0, #0
    }
}
    3e4a:	4770      	bx	lr

00003e4c <am_hal_mcuctrl_fault_status>:
    psFault->bSYS = (ui32FaultStat & AM_REG_MCUCTRL_FAULTSTATUS_SYS_M);

    //
    // Read the DCODE fault capture address register.
    //
    psFault->ui32DCODE = AM_REG(MCUCTRL, DCODEFAULTADDR);
    3e4c:	490d      	ldr	r1, [pc, #52]	; (3e84 <am_hal_mcuctrl_fault_status+0x38>)
    ui32FaultStat = AM_REG(MCUCTRL, FAULTSTATUS);
    3e4e:	4b0e      	ldr	r3, [pc, #56]	; (3e88 <am_hal_mcuctrl_fault_status+0x3c>)

    //
    // Read the ICODE fault capture address register.
    //
    psFault->ui32ICODE |= AM_REG(MCUCTRL, ICODEFAULTADDR);
    3e50:	4a0e      	ldr	r2, [pc, #56]	; (3e8c <am_hal_mcuctrl_fault_status+0x40>)
    ui32FaultStat = AM_REG(MCUCTRL, FAULTSTATUS);
    3e52:	681b      	ldr	r3, [r3, #0]
{
    3e54:	b470      	push	{r4, r5, r6}
    psFault->ui32DCODE = AM_REG(MCUCTRL, DCODEFAULTADDR);
    3e56:	680d      	ldr	r5, [r1, #0]
    3e58:	60c5      	str	r5, [r0, #12]
    psFault->ui32ICODE |= AM_REG(MCUCTRL, ICODEFAULTADDR);
    3e5a:	6815      	ldr	r5, [r2, #0]
    3e5c:	6841      	ldr	r1, [r0, #4]

    //
    // Read the ICODE fault capture address register.
    //
    psFault->ui32SYS |= AM_REG(MCUCTRL, SYSFAULTADDR);
    3e5e:	4c0c      	ldr	r4, [pc, #48]	; (3e90 <am_hal_mcuctrl_fault_status+0x44>)
    3e60:	6942      	ldr	r2, [r0, #20]
    psFault->ui32ICODE |= AM_REG(MCUCTRL, ICODEFAULTADDR);
    3e62:	4329      	orrs	r1, r5
    3e64:	6041      	str	r1, [r0, #4]
    psFault->ui32SYS |= AM_REG(MCUCTRL, SYSFAULTADDR);
    3e66:	6824      	ldr	r4, [r4, #0]
    psFault->bICODE = (ui32FaultStat & AM_REG_MCUCTRL_FAULTSTATUS_ICODE_M);
    3e68:	f003 0601 	and.w	r6, r3, #1
    psFault->ui32SYS |= AM_REG(MCUCTRL, SYSFAULTADDR);
    3e6c:	4322      	orrs	r2, r4
    psFault->bICODE = (ui32FaultStat & AM_REG_MCUCTRL_FAULTSTATUS_ICODE_M);
    3e6e:	7006      	strb	r6, [r0, #0]
    psFault->bDCODE = (ui32FaultStat & AM_REG_MCUCTRL_FAULTSTATUS_DCODE_M);
    3e70:	f3c3 0640 	ubfx	r6, r3, #1, #1
    psFault->bSYS = (ui32FaultStat & AM_REG_MCUCTRL_FAULTSTATUS_SYS_M);
    3e74:	f3c3 0380 	ubfx	r3, r3, #2, #1
    psFault->bDCODE = (ui32FaultStat & AM_REG_MCUCTRL_FAULTSTATUS_DCODE_M);
    3e78:	7206      	strb	r6, [r0, #8]
    psFault->bSYS = (ui32FaultStat & AM_REG_MCUCTRL_FAULTSTATUS_SYS_M);
    3e7a:	7403      	strb	r3, [r0, #16]
    psFault->ui32SYS |= AM_REG(MCUCTRL, SYSFAULTADDR);
    3e7c:	6142      	str	r2, [r0, #20]
}
    3e7e:	bc70      	pop	{r4, r5, r6}
    3e80:	4770      	bx	lr
    3e82:	bf00      	nop
    3e84:	400201c4 	.word	0x400201c4
    3e88:	400201cc 	.word	0x400201cc
    3e8c:	400201c0 	.word	0x400201c0
    3e90:	400201c8 	.word	0x400201c8

00003e94 <am_hal_pwrctrl_periph_enable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_pwrctrl_periph_enable(uint32_t ui32Peripheral)
{
    3e94:	b510      	push	{r4, lr}

    am_hal_debug_assert_msg(ONE_BIT(ui32Peripheral),
    3e96:	4604      	mov	r4, r0
{
    3e98:	b082      	sub	sp, #8
    am_hal_debug_assert_msg(ONE_BIT(ui32Peripheral),
    3e9a:	b1b8      	cbz	r0, 3ecc <am_hal_pwrctrl_periph_enable+0x38>
    3e9c:	1e43      	subs	r3, r0, #1
    3e9e:	4203      	tst	r3, r0
    3ea0:	d114      	bne.n	3ecc <am_hal_pwrctrl_periph_enable+0x38>
                        "Cannot enable more than one peripheral at a time.");

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN_ASM
    3ea2:	f7fd fe6b 	bl	1b7c <am_hal_interrupt_master_disable>

    //
    // Enable power control for the given device.
    //
    AM_REG(PWRCTRL, DEVICEEN) |= ui32Peripheral;
    3ea6:	4a18      	ldr	r2, [pc, #96]	; (3f08 <am_hal_pwrctrl_periph_enable+0x74>)
    AM_CRITICAL_BEGIN_ASM
    3ea8:	9001      	str	r0, [sp, #4]
    AM_REG(PWRCTRL, DEVICEEN) |= ui32Peripheral;
    3eaa:	6810      	ldr	r0, [r2, #0]
    3eac:	4320      	orrs	r0, r4
    3eae:	6010      	str	r0, [r2, #0]

    //
    // End Critical Section.
    //
    AM_CRITICAL_END_ASM
    3eb0:	9801      	ldr	r0, [sp, #4]
    3eb2:	f7fd fe67 	bl	1b84 <am_hal_interrupt_master_set>

    //
    // Wait for the power to stablize.  Using a simple delay loop is more
    // power efficient than a polling loop.
    //
    am_hal_flash_delay(AM_HAL_PWRCTRL_DEVICEEN_DELAYCYCLES / 3);
    3eb6:	200e      	movs	r0, #14
    3eb8:	f7fd fd30 	bl	191c <am_hal_flash_delay>

    //
    // Quick check to guarantee we're good (should never be more than 1 read).
    //
    POLL_PWRSTATUS(ui32Peripheral);
    3ebc:	f014 0f0e 	tst.w	r4, #14
    3ec0:	d10a      	bne.n	3ed8 <am_hal_pwrctrl_periph_enable+0x44>
    3ec2:	f014 0f70 	tst.w	r4, #112	; 0x70
    3ec6:	d00e      	beq.n	3ee6 <am_hal_pwrctrl_periph_enable+0x52>
    3ec8:	2408      	movs	r4, #8
    3eca:	e006      	b.n	3eda <am_hal_pwrctrl_periph_enable+0x46>
    am_hal_debug_assert_msg(ONE_BIT(ui32Peripheral),
    3ecc:	4a0f      	ldr	r2, [pc, #60]	; (3f0c <am_hal_pwrctrl_periph_enable+0x78>)
    3ece:	4810      	ldr	r0, [pc, #64]	; (3f10 <am_hal_pwrctrl_periph_enable+0x7c>)
    3ed0:	2160      	movs	r1, #96	; 0x60
    3ed2:	f7fd fd21 	bl	1918 <am_hal_debug_error>
    3ed6:	e7e4      	b.n	3ea2 <am_hal_pwrctrl_periph_enable+0xe>
    POLL_PWRSTATUS(ui32Peripheral);
    3ed8:	2404      	movs	r4, #4
    3eda:	4a0e      	ldr	r2, [pc, #56]	; (3f14 <am_hal_pwrctrl_periph_enable+0x80>)
    3edc:	6813      	ldr	r3, [r2, #0]
    3ede:	421c      	tst	r4, r3
    3ee0:	d0fc      	beq.n	3edc <am_hal_pwrctrl_periph_enable+0x48>
}
    3ee2:	b002      	add	sp, #8
    3ee4:	bd10      	pop	{r4, pc}
    POLL_PWRSTATUS(ui32Peripheral);
    3ee6:	f240 1181 	movw	r1, #385	; 0x181
    3eea:	420c      	tst	r4, r1
    3eec:	d108      	bne.n	3f00 <am_hal_pwrctrl_periph_enable+0x6c>
    3eee:	05a3      	lsls	r3, r4, #22
    3ef0:	d408      	bmi.n	3f04 <am_hal_pwrctrl_periph_enable+0x70>
    3ef2:	f414 6f80 	tst.w	r4, #1024	; 0x400
    3ef6:	bf14      	ite	ne
    3ef8:	2410      	movne	r4, #16
    3efa:	f04f 34ff 	moveq.w	r4, #4294967295
    3efe:	e7ec      	b.n	3eda <am_hal_pwrctrl_periph_enable+0x46>
    3f00:	2402      	movs	r4, #2
    3f02:	e7ea      	b.n	3eda <am_hal_pwrctrl_periph_enable+0x46>
    3f04:	2480      	movs	r4, #128	; 0x80
    3f06:	e7e8      	b.n	3eda <am_hal_pwrctrl_periph_enable+0x46>
    3f08:	40021008 	.word	0x40021008
    3f0c:	00004cc4 	.word	0x00004cc4
    3f10:	00004cf8 	.word	0x00004cf8
    3f14:	40021014 	.word	0x40021014

00003f18 <am_hal_pwrctrl_periph_disable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_pwrctrl_periph_disable(uint32_t ui32Peripheral)
{
    3f18:	b510      	push	{r4, lr}

    am_hal_debug_assert_msg(ONE_BIT(ui32Peripheral),
    3f1a:	4604      	mov	r4, r0
{
    3f1c:	b082      	sub	sp, #8
    am_hal_debug_assert_msg(ONE_BIT(ui32Peripheral),
    3f1e:	b110      	cbz	r0, 3f26 <am_hal_pwrctrl_periph_disable+0xe>
    3f20:	1e43      	subs	r3, r0, #1
    3f22:	4203      	tst	r3, r0
    3f24:	d004      	beq.n	3f30 <am_hal_pwrctrl_periph_disable+0x18>
    3f26:	4a0a      	ldr	r2, [pc, #40]	; (3f50 <am_hal_pwrctrl_periph_disable+0x38>)
    3f28:	480a      	ldr	r0, [pc, #40]	; (3f54 <am_hal_pwrctrl_periph_disable+0x3c>)
    3f2a:	2190      	movs	r1, #144	; 0x90
    3f2c:	f7fd fcf4 	bl	1918 <am_hal_debug_error>
                        "Cannot enable more than one peripheral at a time.");

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN_ASM
    3f30:	f7fd fe24 	bl	1b7c <am_hal_interrupt_master_disable>

    //
    // Disable power control for the given device.
    //
    AM_REG(PWRCTRL, DEVICEEN) &= ~ui32Peripheral;
    3f34:	4a08      	ldr	r2, [pc, #32]	; (3f58 <am_hal_pwrctrl_periph_disable+0x40>)
    AM_CRITICAL_BEGIN_ASM
    3f36:	9001      	str	r0, [sp, #4]
    AM_REG(PWRCTRL, DEVICEEN) &= ~ui32Peripheral;
    3f38:	6810      	ldr	r0, [r2, #0]
    3f3a:	ea20 0104 	bic.w	r1, r0, r4
    3f3e:	6011      	str	r1, [r2, #0]

    //
    // End critical section.
    //
    AM_CRITICAL_END_ASM
    3f40:	9801      	ldr	r0, [sp, #4]
    3f42:	f7fd fe1f 	bl	1b84 <am_hal_interrupt_master_set>

    //
    // Wait for the power to stablize
    //
    am_hal_flash_delay(AM_HAL_PWRCTRL_DEVICEDIS_DELAYCYCLES / 3);
    3f46:	200e      	movs	r0, #14
    3f48:	f7fd fce8 	bl	191c <am_hal_flash_delay>
}
    3f4c:	b002      	add	sp, #8
    3f4e:	bd10      	pop	{r4, pc}
    3f50:	00004cc4 	.word	0x00004cc4
    3f54:	00004cf8 	.word	0x00004cf8
    3f58:	40021008 	.word	0x40021008

00003f5c <am_hal_pwrctrl_memory_enable>:
{
    uint32_t ui32MemEnMask, ui32MemDisMask;
    uint32_t ui32PwrStatEnMask, ui32PwrStatDisMask;
    int32_t i32TOcnt;

    if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_FLASH512K )
    3f5c:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
{
    3f60:	b430      	push	{r4, r5}
    if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_FLASH512K )
    3f62:	d03a      	beq.n	3fda <am_hal_pwrctrl_memory_enable+0x7e>
        ui32MemEnMask  = AM_REG_PWRCTRL_MEMEN_FLASH0_EN;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_FLASH1_EN;
        ui32PwrStatEnMask  = AM_REG_PWRCTRL_PWRONSTATUS_PD_FLAM0_M;
        ui32PwrStatDisMask = AM_REG_PWRCTRL_PWRONSTATUS_PD_FLAM1_M;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_FLASH1M )
    3f64:	f5b0 5fc0 	cmp.w	r0, #6144	; 0x1800
    3f68:	f000 809d 	beq.w	40a6 <am_hal_pwrctrl_memory_enable+0x14a>
        ui32MemDisMask = 0;
        ui32PwrStatEnMask  = AM_REG_PWRCTRL_PWRONSTATUS_PD_FLAM0_M  |
                             AM_REG_PWRCTRL_PWRONSTATUS_PD_FLAM1_M;
        ui32PwrStatDisMask = 0;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM8K )
    3f6c:	2801      	cmp	r0, #1
    3f6e:	f000 809d 	beq.w	40ac <am_hal_pwrctrl_memory_enable+0x150>
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM8K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_8K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_8K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM16K )
    3f72:	2803      	cmp	r0, #3
    3f74:	f000 80a6 	beq.w	40c4 <am_hal_pwrctrl_memory_enable+0x168>
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM16K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_16K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_16K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM24K )
    3f78:	2807      	cmp	r0, #7
    3f7a:	f000 809c 	beq.w	40b6 <am_hal_pwrctrl_memory_enable+0x15a>
                           AM_REG_PWRCTRL_MEMEN_SRAMEN_GROUP0_SRAM2);
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_24K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_24K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM32K )
    3f7e:	280f      	cmp	r0, #15
    3f80:	f000 80a5 	beq.w	40ce <am_hal_pwrctrl_memory_enable+0x172>
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM32K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_32K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_32K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM64K )
    3f84:	281f      	cmp	r0, #31
    3f86:	f000 80b0 	beq.w	40ea <am_hal_pwrctrl_memory_enable+0x18e>
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM64K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_64K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_64K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM96K )
    3f8a:	283f      	cmp	r0, #63	; 0x3f
    3f8c:	f000 80b4 	beq.w	40f8 <am_hal_pwrctrl_memory_enable+0x19c>
                         ~AM_HAL_PWRCTRL_MEMEN_SRAM96K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_96K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_96K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM128K )
    3f90:	287f      	cmp	r0, #127	; 0x7f
    3f92:	f000 80b8 	beq.w	4106 <am_hal_pwrctrl_memory_enable+0x1aa>
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM128K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_128K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_128K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM160K )
    3f96:	28ff      	cmp	r0, #255	; 0xff
    3f98:	f000 80a0 	beq.w	40dc <am_hal_pwrctrl_memory_enable+0x180>
                         ~AM_HAL_PWRCTRL_MEMEN_SRAM160K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_160K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_160K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM192K )
    3f9c:	f240 13ff 	movw	r3, #511	; 0x1ff
    3fa0:	4298      	cmp	r0, r3
    3fa2:	f000 80b7 	beq.w	4114 <am_hal_pwrctrl_memory_enable+0x1b8>
                         ~AM_HAL_PWRCTRL_MEMEN_SRAM192K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_192K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_192K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM224K )
    3fa6:	f240 31ff 	movw	r1, #1023	; 0x3ff
    3faa:	4288      	cmp	r0, r1
    3fac:	f000 80b8 	beq.w	4120 <am_hal_pwrctrl_memory_enable+0x1c4>
                         ~AM_HAL_PWRCTRL_MEMEN_SRAM224K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_224K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_224K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM256K )
    3fb0:	f240 72ff 	movw	r2, #2047	; 0x7ff
    3fb4:	4290      	cmp	r0, r2
    3fb6:	d00e      	beq.n	3fd6 <am_hal_pwrctrl_memory_enable+0x7a>
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM256K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_256K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_256K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_CACHE )
    3fb8:	f1b0 4f20 	cmp.w	r0, #2684354560	; 0xa0000000
    3fbc:	f000 80b6 	beq.w	412c <am_hal_pwrctrl_memory_enable+0x1d0>
        ui32MemDisMask = 0;
        ui32PwrStatEnMask  = AM_REG_PWRCTRL_PWRONSTATUS_PD_CACHEB2_M    |
                             AM_REG_PWRCTRL_PWRONSTATUS_PD_CACHEB0_M;
        ui32PwrStatDisMask = 0;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_CACHE_DIS )
    3fc0:	f06f 4420 	mvn.w	r4, #2684354560	; 0xa0000000
    3fc4:	42a0      	cmp	r0, r4
    3fc6:	f000 80b4 	beq.w	4132 <am_hal_pwrctrl_memory_enable+0x1d6>
                          AM_REG_PWRCTRL_MEMEN_CACHEB2_EN;
        ui32PwrStatEnMask  = 0;
        ui32PwrStatDisMask = AM_REG_PWRCTRL_PWRONSTATUS_PD_CACHEB2_M    |
                             AM_REG_PWRCTRL_PWRONSTATUS_PD_CACHEB0_M;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_ALL )
    3fca:	f104 4580 	add.w	r5, r4, #1073741824	; 0x40000000
    3fce:	f505 5c00 	add.w	ip, r5, #8192	; 0x2000
    3fd2:	4560      	cmp	r0, ip
    3fd4:	d132      	bne.n	403c <am_hal_pwrctrl_memory_enable+0xe0>
    {
        ui32MemEnMask  = AM_HAL_PWRCTRL_MEMEN_ALL;
        ui32MemDisMask = 0;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL;
    3fd6:	495b      	ldr	r1, [pc, #364]	; (4144 <am_hal_pwrctrl_memory_enable+0x1e8>)
    3fd8:	e066      	b.n	40a8 <am_hal_pwrctrl_memory_enable+0x14c>
    3fda:	f46f 5280 	mvn.w	r2, #4096	; 0x1000
        ui32PwrStatDisMask = AM_REG_PWRCTRL_PWRONSTATUS_PD_FLAM1_M;
    3fde:	2340      	movs	r3, #64	; 0x40
        ui32PwrStatEnMask  = AM_REG_PWRCTRL_PWRONSTATUS_PD_FLAM0_M;
    3fe0:	2120      	movs	r1, #32
    // for 2 reasons: 1) To only affect the specified type of memory, and 2)
    // To avoid inadvertently disabling any memory currently being depended on.
    //
    if ( ui32MemDisMask != 0 )
    {
        AM_REG(PWRCTRL, MEMEN) &= ~ui32MemDisMask;
    3fe2:	4c59      	ldr	r4, [pc, #356]	; (4148 <am_hal_pwrctrl_memory_enable+0x1ec>)
    3fe4:	6825      	ldr	r5, [r4, #0]
    3fe6:	402a      	ands	r2, r5
    3fe8:	6022      	str	r2, [r4, #0]
    //
    // Enable the required memory.
    //
    if ( ui32MemEnMask != 0 )
    {
        AM_REG(PWRCTRL, MEMEN) |= ui32MemEnMask;
    3fea:	4a57      	ldr	r2, [pc, #348]	; (4148 <am_hal_pwrctrl_memory_enable+0x1ec>)
    3fec:	6814      	ldr	r4, [r2, #0]
    3fee:	4320      	orrs	r0, r4
    3ff0:	6010      	str	r0, [r2, #0]
    //
    // Wait for the power to be turned on.
    // Apollo2 note - these loops typically end up taking 1 iteration.
    //
    i32TOcnt = 200;
    if ( ui32PwrStatDisMask )
    3ff2:	2b00      	cmp	r3, #0
    3ff4:	d029      	beq.n	404a <am_hal_pwrctrl_memory_enable+0xee>
    {
        while ( --i32TOcnt              &&
                ( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatDisMask ) );
    3ff6:	4d55      	ldr	r5, [pc, #340]	; (414c <am_hal_pwrctrl_memory_enable+0x1f0>)
    3ff8:	6828      	ldr	r0, [r5, #0]
        while ( --i32TOcnt              &&
    3ffa:	4218      	tst	r0, r3
    3ffc:	bf18      	it	ne
    3ffe:	20c6      	movne	r0, #198	; 0xc6
    4000:	d01f      	beq.n	4042 <am_hal_pwrctrl_memory_enable+0xe6>
                ( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatDisMask ) );
    4002:	682a      	ldr	r2, [r5, #0]
        while ( --i32TOcnt              &&
    4004:	421a      	tst	r2, r3
    4006:	d01c      	beq.n	4042 <am_hal_pwrctrl_memory_enable+0xe6>
                ( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatDisMask ) );
    4008:	682c      	ldr	r4, [r5, #0]
        while ( --i32TOcnt              &&
    400a:	421c      	tst	r4, r3
    400c:	d019      	beq.n	4042 <am_hal_pwrctrl_memory_enable+0xe6>
                ( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatDisMask ) );
    400e:	682a      	ldr	r2, [r5, #0]
        while ( --i32TOcnt              &&
    4010:	421a      	tst	r2, r3
    4012:	d016      	beq.n	4042 <am_hal_pwrctrl_memory_enable+0xe6>
                ( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatDisMask ) );
    4014:	682c      	ldr	r4, [r5, #0]
        while ( --i32TOcnt              &&
    4016:	421c      	tst	r4, r3
    4018:	d013      	beq.n	4042 <am_hal_pwrctrl_memory_enable+0xe6>
                ( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatDisMask ) );
    401a:	682a      	ldr	r2, [r5, #0]
        while ( --i32TOcnt              &&
    401c:	421a      	tst	r2, r3
    401e:	d010      	beq.n	4042 <am_hal_pwrctrl_memory_enable+0xe6>
                ( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatDisMask ) );
    4020:	682c      	ldr	r4, [r5, #0]
        while ( --i32TOcnt              &&
    4022:	421c      	tst	r4, r3
    4024:	d00d      	beq.n	4042 <am_hal_pwrctrl_memory_enable+0xe6>
                ( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatDisMask ) );
    4026:	682a      	ldr	r2, [r5, #0]
        while ( --i32TOcnt              &&
    4028:	421a      	tst	r2, r3
    402a:	d00a      	beq.n	4042 <am_hal_pwrctrl_memory_enable+0xe6>
                ( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatDisMask ) );
    402c:	682c      	ldr	r4, [r5, #0]
        while ( --i32TOcnt              &&
    402e:	421c      	tst	r4, r3
    4030:	d007      	beq.n	4042 <am_hal_pwrctrl_memory_enable+0xe6>
                ( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatDisMask ) );
    4032:	682a      	ldr	r2, [r5, #0]
        while ( --i32TOcnt              &&
    4034:	421a      	tst	r2, r3
    4036:	d004      	beq.n	4042 <am_hal_pwrctrl_memory_enable+0xe6>
    4038:	3809      	subs	r0, #9
    403a:	d1e2      	bne.n	4002 <am_hal_pwrctrl_memory_enable+0xa6>
        return false;
    403c:	2000      	movs	r0, #0
    {
        return false;
    }

    return true;
}
    403e:	bc30      	pop	{r4, r5}
    4040:	4770      	bx	lr
    if ( ui32PwrStatEnMask )
    4042:	b911      	cbnz	r1, 404a <am_hal_pwrctrl_memory_enable+0xee>
    return true;
    4044:	2001      	movs	r0, #1
}
    4046:	bc30      	pop	{r4, r5}
    4048:	4770      	bx	lr
            (( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatEnMask )
    404a:	4b40      	ldr	r3, [pc, #256]	; (414c <am_hal_pwrctrl_memory_enable+0x1f0>)
    404c:	681d      	ldr	r5, [r3, #0]
        while ( --i32TOcnt              &&
    404e:	ea31 0405 	bics.w	r4, r1, r5
    4052:	bf18      	it	ne
    4054:	24c6      	movne	r4, #198	; 0xc6
    4056:	d0f5      	beq.n	4044 <am_hal_pwrctrl_memory_enable+0xe8>
            (( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatEnMask )
    4058:	6818      	ldr	r0, [r3, #0]
        while ( --i32TOcnt              &&
    405a:	ea31 0000 	bics.w	r0, r1, r0
    405e:	d0f1      	beq.n	4044 <am_hal_pwrctrl_memory_enable+0xe8>
            (( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatEnMask )
    4060:	681a      	ldr	r2, [r3, #0]
        while ( --i32TOcnt              &&
    4062:	ea31 0002 	bics.w	r0, r1, r2
    4066:	d0ed      	beq.n	4044 <am_hal_pwrctrl_memory_enable+0xe8>
            (( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatEnMask )
    4068:	681d      	ldr	r5, [r3, #0]
        while ( --i32TOcnt              &&
    406a:	ea31 0005 	bics.w	r0, r1, r5
    406e:	d0e9      	beq.n	4044 <am_hal_pwrctrl_memory_enable+0xe8>
            (( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatEnMask )
    4070:	6818      	ldr	r0, [r3, #0]
        while ( --i32TOcnt              &&
    4072:	ea31 0000 	bics.w	r0, r1, r0
    4076:	d0e5      	beq.n	4044 <am_hal_pwrctrl_memory_enable+0xe8>
            (( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatEnMask )
    4078:	681a      	ldr	r2, [r3, #0]
        while ( --i32TOcnt              &&
    407a:	ea31 0002 	bics.w	r0, r1, r2
    407e:	d0e1      	beq.n	4044 <am_hal_pwrctrl_memory_enable+0xe8>
            (( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatEnMask )
    4080:	681d      	ldr	r5, [r3, #0]
        while ( --i32TOcnt              &&
    4082:	ea31 0005 	bics.w	r0, r1, r5
    4086:	d0dd      	beq.n	4044 <am_hal_pwrctrl_memory_enable+0xe8>
            (( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatEnMask )
    4088:	6818      	ldr	r0, [r3, #0]
        while ( --i32TOcnt              &&
    408a:	ea31 0000 	bics.w	r0, r1, r0
    408e:	d0d9      	beq.n	4044 <am_hal_pwrctrl_memory_enable+0xe8>
            (( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatEnMask )
    4090:	681a      	ldr	r2, [r3, #0]
        while ( --i32TOcnt              &&
    4092:	ea31 0002 	bics.w	r0, r1, r2
    4096:	d0d5      	beq.n	4044 <am_hal_pwrctrl_memory_enable+0xe8>
            (( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatEnMask )
    4098:	681d      	ldr	r5, [r3, #0]
        while ( --i32TOcnt              &&
    409a:	ea31 0005 	bics.w	r0, r1, r5
    409e:	d0d1      	beq.n	4044 <am_hal_pwrctrl_memory_enable+0xe8>
    40a0:	3c09      	subs	r4, #9
    40a2:	d1d9      	bne.n	4058 <am_hal_pwrctrl_memory_enable+0xfc>
    40a4:	e7ca      	b.n	403c <am_hal_pwrctrl_memory_enable+0xe0>
        ui32PwrStatEnMask  = AM_REG_PWRCTRL_PWRONSTATUS_PD_FLAM0_M  |
    40a6:	2160      	movs	r1, #96	; 0x60
{
    40a8:	2300      	movs	r3, #0
    40aa:	e79e      	b.n	3fea <am_hal_pwrctrl_memory_enable+0x8e>
    40ac:	4a28      	ldr	r2, [pc, #160]	; (4150 <am_hal_pwrctrl_memory_enable+0x1f4>)
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
    40ae:	4b29      	ldr	r3, [pc, #164]	; (4154 <am_hal_pwrctrl_memory_enable+0x1f8>)
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_8K;
    40b0:	f44f 7180 	mov.w	r1, #256	; 0x100
    40b4:	e795      	b.n	3fe2 <am_hal_pwrctrl_memory_enable+0x86>
    40b6:	f46f 62ff 	mvn.w	r2, #2040	; 0x7f8
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
    40ba:	f44f 23ff 	mov.w	r3, #522240	; 0x7f800
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_24K;
    40be:	f44f 61e0 	mov.w	r1, #1792	; 0x700
    40c2:	e78e      	b.n	3fe2 <am_hal_pwrctrl_memory_enable+0x86>
    40c4:	4a24      	ldr	r2, [pc, #144]	; (4158 <am_hal_pwrctrl_memory_enable+0x1fc>)
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
    40c6:	4b25      	ldr	r3, [pc, #148]	; (415c <am_hal_pwrctrl_memory_enable+0x200>)
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_16K;
    40c8:	f44f 7140 	mov.w	r1, #768	; 0x300
    40cc:	e789      	b.n	3fe2 <am_hal_pwrctrl_memory_enable+0x86>
    40ce:	f46f 62fe 	mvn.w	r2, #2032	; 0x7f0
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
    40d2:	f44f 23fe 	mov.w	r3, #520192	; 0x7f000
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_32K;
    40d6:	f44f 6170 	mov.w	r1, #3840	; 0xf00
    40da:	e782      	b.n	3fe2 <am_hal_pwrctrl_memory_enable+0x86>
    40dc:	f46f 62e0 	mvn.w	r2, #1792	; 0x700
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
    40e0:	f44f 23e0 	mov.w	r3, #458752	; 0x70000
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_160K;
    40e4:	f44f 417f 	mov.w	r1, #65280	; 0xff00
    40e8:	e77b      	b.n	3fe2 <am_hal_pwrctrl_memory_enable+0x86>
    40ea:	f46f 62fc 	mvn.w	r2, #2016	; 0x7e0
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
    40ee:	f44f 23fc 	mov.w	r3, #516096	; 0x7e000
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_64K;
    40f2:	f44f 51f8 	mov.w	r1, #7936	; 0x1f00
    40f6:	e774      	b.n	3fe2 <am_hal_pwrctrl_memory_enable+0x86>
    40f8:	f46f 62f8 	mvn.w	r2, #1984	; 0x7c0
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
    40fc:	f44f 23f8 	mov.w	r3, #507904	; 0x7c000
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_96K;
    4100:	f44f 517c 	mov.w	r1, #16128	; 0x3f00
    4104:	e76d      	b.n	3fe2 <am_hal_pwrctrl_memory_enable+0x86>
    4106:	f46f 62f0 	mvn.w	r2, #1920	; 0x780
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
    410a:	f44f 23f0 	mov.w	r3, #491520	; 0x78000
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_128K;
    410e:	f44f 41fe 	mov.w	r1, #32512	; 0x7f00
    4112:	e766      	b.n	3fe2 <am_hal_pwrctrl_memory_enable+0x86>
    4114:	f46f 62c0 	mvn.w	r2, #1536	; 0x600
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
    4118:	f44f 23c0 	mov.w	r3, #393216	; 0x60000
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_192K;
    411c:	4910      	ldr	r1, [pc, #64]	; (4160 <am_hal_pwrctrl_memory_enable+0x204>)
    411e:	e760      	b.n	3fe2 <am_hal_pwrctrl_memory_enable+0x86>
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_224K;
    4120:	4910      	ldr	r1, [pc, #64]	; (4164 <am_hal_pwrctrl_memory_enable+0x208>)
    4122:	f46f 6280 	mvn.w	r2, #1024	; 0x400
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
    4126:	f44f 2380 	mov.w	r3, #262144	; 0x40000
    412a:	e75a      	b.n	3fe2 <am_hal_pwrctrl_memory_enable+0x86>
        ui32PwrStatEnMask  = AM_REG_PWRCTRL_PWRONSTATUS_PD_CACHEB2_M    |
    412c:	f44f 1120 	mov.w	r1, #2621440	; 0x280000
    4130:	e7ba      	b.n	40a8 <am_hal_pwrctrl_memory_enable+0x14c>
        AM_REG(PWRCTRL, MEMEN) &= ~ui32MemDisMask;
    4132:	4805      	ldr	r0, [pc, #20]	; (4148 <am_hal_pwrctrl_memory_enable+0x1ec>)
    4134:	6803      	ldr	r3, [r0, #0]
    4136:	f023 4120 	bic.w	r1, r3, #2684354560	; 0xa0000000
    413a:	6001      	str	r1, [r0, #0]
        ui32PwrStatDisMask = AM_REG_PWRCTRL_PWRONSTATUS_PD_CACHEB2_M    |
    413c:	f44f 1320 	mov.w	r3, #2621440	; 0x280000
        ui32PwrStatEnMask  = 0;
    4140:	2100      	movs	r1, #0
    4142:	e758      	b.n	3ff6 <am_hal_pwrctrl_memory_enable+0x9a>
    4144:	0007ff00 	.word	0x0007ff00
    4148:	40021010 	.word	0x40021010
    414c:	40021014 	.word	0x40021014
    4150:	fffff801 	.word	0xfffff801
    4154:	0007fe00 	.word	0x0007fe00
    4158:	fffff803 	.word	0xfffff803
    415c:	0007fc00 	.word	0x0007fc00
    4160:	0001ff00 	.word	0x0001ff00
    4164:	0003ff00 	.word	0x0003ff00

00004168 <am_hal_pwrctrl_bucks_enable>:
am_hal_pwrctrl_bucks_enable(void)
{
    //
    // Check to see if the bucks are already on. If so, we can just return.
    //
    if ( AM_BFR(PWRCTRL, POWERSTATUS, COREBUCKON)   &&
    4168:	4b0b      	ldr	r3, [pc, #44]	; (4198 <am_hal_pwrctrl_bucks_enable+0x30>)
    416a:	681a      	ldr	r2, [r3, #0]
    416c:	0792      	lsls	r2, r2, #30
    416e:	d502      	bpl.n	4176 <am_hal_pwrctrl_bucks_enable+0xe>
         AM_BFR(PWRCTRL, POWERSTATUS, MEMBUCKON) )
    4170:	6818      	ldr	r0, [r3, #0]
    if ( AM_BFR(PWRCTRL, POWERSTATUS, COREBUCKON)   &&
    4172:	07c3      	lsls	r3, r0, #31
    4174:	d40e      	bmi.n	4194 <am_hal_pwrctrl_bucks_enable+0x2c>
    }

    //
    // Enable BUCK power up
    //
    AM_BFW(PWRCTRL, SUPPLYSRC, COREBUCKEN, 1);
    4176:	4b09      	ldr	r3, [pc, #36]	; (419c <am_hal_pwrctrl_bucks_enable+0x34>)
    AM_BFW(PWRCTRL, SUPPLYSRC, MEMBUCKEN, 1);

    //
    // Make sure bucks are ready.
    //
    while ( ( AM_REG(PWRCTRL, POWERSTATUS)                      &
    4178:	4a07      	ldr	r2, [pc, #28]	; (4198 <am_hal_pwrctrl_bucks_enable+0x30>)
    AM_BFW(PWRCTRL, SUPPLYSRC, COREBUCKEN, 1);
    417a:	6819      	ldr	r1, [r3, #0]
    417c:	f041 0002 	orr.w	r0, r1, #2
    4180:	6018      	str	r0, [r3, #0]
    AM_BFW(PWRCTRL, SUPPLYSRC, MEMBUCKEN, 1);
    4182:	6819      	ldr	r1, [r3, #0]
    4184:	f041 0001 	orr.w	r0, r1, #1
    4188:	6018      	str	r0, [r3, #0]
    while ( ( AM_REG(PWRCTRL, POWERSTATUS)                      &
    418a:	6813      	ldr	r3, [r2, #0]
    418c:	f003 0103 	and.w	r1, r3, #3
    4190:	2903      	cmp	r1, #3
    4192:	d1fa      	bne.n	418a <am_hal_pwrctrl_bucks_enable+0x22>
    4194:	4770      	bx	lr
    4196:	bf00      	nop
    4198:	40021004 	.word	0x40021004
    419c:	40021000 	.word	0x40021000

000041a0 <am_hal_pwrctrl_bucks_disable>:
am_hal_pwrctrl_bucks_disable(void)
{
    //
    // Check to see if the bucks are already off. If so, we can just return.
    //
    if ( AM_BFR(PWRCTRL, POWERSTATUS, COREBUCKON) == 0  &&
    41a0:	4b12      	ldr	r3, [pc, #72]	; (41ec <am_hal_pwrctrl_bucks_disable+0x4c>)
    41a2:	681a      	ldr	r2, [r3, #0]
    41a4:	0792      	lsls	r2, r2, #30
    41a6:	d402      	bmi.n	41ae <am_hal_pwrctrl_bucks_disable+0xe>
         AM_BFR(PWRCTRL, POWERSTATUS, MEMBUCKON) == 0)
    41a8:	6818      	ldr	r0, [r3, #0]
    if ( AM_BFR(PWRCTRL, POWERSTATUS, COREBUCKON) == 0  &&
    41aa:	07c3      	lsls	r3, r0, #31
    41ac:	d51c      	bpl.n	41e8 <am_hal_pwrctrl_bucks_disable+0x48>
    return AM_BFM(MCUCTRL, CHIPREV, REVMAJ) == AM_REG_MCUCTRL_CHIPREV_REVMAJ_B ?
    41ae:	4910      	ldr	r1, [pc, #64]	; (41f0 <am_hal_pwrctrl_bucks_disable+0x50>)
    41b0:	680b      	ldr	r3, [r1, #0]
    41b2:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
    }

    //
    // Handle the special case if only the ADC is powered.
    //
    if ( isRev_ADC()  &&
    41b6:	2a20      	cmp	r2, #32
    41b8:	d00b      	beq.n	41d2 <am_hal_pwrctrl_bucks_disable+0x32>
    else
    {
        //
        // Power them down
        //
        AM_BFW(PWRCTRL, SUPPLYSRC, COREBUCKEN, 0);
    41ba:	4b0e      	ldr	r3, [pc, #56]	; (41f4 <am_hal_pwrctrl_bucks_disable+0x54>)
    41bc:	681a      	ldr	r2, [r3, #0]
    41be:	f022 0002 	bic.w	r0, r2, #2
    41c2:	6018      	str	r0, [r3, #0]
        AM_BFW(PWRCTRL, SUPPLYSRC, MEMBUCKEN, 0);
    41c4:	6819      	ldr	r1, [r3, #0]
    41c6:	f021 0201 	bic.w	r2, r1, #1
    41ca:	601a      	str	r2, [r3, #0]
    }

    //
    // Wait until BUCKs are disabled.
    //
    am_hal_flash_delay(AM_HAL_PWRCTRL_BUCKDIS_DELAYCYCLES / 3);
    41cc:	200a      	movs	r0, #10
    41ce:	f7fd bba5 	b.w	191c <am_hal_flash_delay>
         (AM_REG(PWRCTRL, DEVICEEN) == AM_REG_PWRCTRL_DEVICEEN_PWRADC_EN) )
    41d2:	4809      	ldr	r0, [pc, #36]	; (41f8 <am_hal_pwrctrl_bucks_disable+0x58>)
    41d4:	6801      	ldr	r1, [r0, #0]
    if ( isRev_ADC()  &&
    41d6:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    41da:	d1ee      	bne.n	41ba <am_hal_pwrctrl_bucks_disable+0x1a>
            AM_REG(PWRCTRL, SUPPLYSRC) &=
    41dc:	4805      	ldr	r0, [pc, #20]	; (41f4 <am_hal_pwrctrl_bucks_disable+0x54>)
    41de:	6803      	ldr	r3, [r0, #0]
    41e0:	f003 0105 	and.w	r1, r3, #5
    41e4:	6001      	str	r1, [r0, #0]
    41e6:	e7f1      	b.n	41cc <am_hal_pwrctrl_bucks_disable+0x2c>
    41e8:	4770      	bx	lr
    41ea:	bf00      	nop
    41ec:	40021004 	.word	0x40021004
    41f0:	4002000c 	.word	0x4002000c
    41f4:	40021000 	.word	0x40021000
    41f8:	40021008 	.word	0x40021008

000041fc <am_hal_pwrctrl_low_power_init>:
am_hal_pwrctrl_low_power_init(void)
{
    //
    // For lowest power, we enable clock gating for all SRAM configuration.
    //
    AM_REG(PWRCTRL, SRAMCTRL) |=
    41fc:	4905      	ldr	r1, [pc, #20]	; (4214 <am_hal_pwrctrl_low_power_init+0x18>)
        AM_REG_PWRCTRL_SRAMCTRL_SRAM_LIGHT_SLEEP_DIS;

    //
    // For lowest deep sleep power, make sure we stay in BUCK mode.
    //
    AM_REG(PWRCTRL, SUPPLYSRC) &=
    41fe:	4a06      	ldr	r2, [pc, #24]	; (4218 <am_hal_pwrctrl_low_power_init+0x1c>)
    AM_REG(PWRCTRL, SRAMCTRL) |=
    4200:	680b      	ldr	r3, [r1, #0]
    4202:	f043 0006 	orr.w	r0, r3, #6
    4206:	6008      	str	r0, [r1, #0]
    AM_REG(PWRCTRL, SUPPLYSRC) &=
    4208:	6811      	ldr	r1, [r2, #0]
    420a:	f021 0304 	bic.w	r3, r1, #4
    420e:	6013      	str	r3, [r2, #0]
    4210:	4770      	bx	lr
    4212:	bf00      	nop
    4214:	40021018 	.word	0x40021018
    4218:	40021000 	.word	0x40021000

0000421c <am_hal_queue_init>:
//
//*****************************************************************************
void
am_hal_queue_init(am_hal_queue_t *psQueue, void *pvData, uint32_t ui32ItemSize,
                  uint32_t ui32ArraySize)
{
    421c:	b410      	push	{r4}
    psQueue->ui32WriteIndex = 0;
    421e:	2400      	movs	r4, #0
    4220:	6004      	str	r4, [r0, #0]
    psQueue->ui32ReadIndex = 0;
    4222:	6044      	str	r4, [r0, #4]
    psQueue->ui32Length = 0;
    4224:	6084      	str	r4, [r0, #8]
    psQueue->ui32Capacity = ui32ArraySize;
    4226:	60c3      	str	r3, [r0, #12]
    psQueue->ui32ItemSize = ui32ItemSize;
    4228:	6102      	str	r2, [r0, #16]
    psQueue->pui8Data = (uint8_t *) pvData;
    422a:	6141      	str	r1, [r0, #20]
}
    422c:	f85d 4b04 	ldr.w	r4, [sp], #4
    4230:	4770      	bx	lr
    4232:	bf00      	nop

00004234 <am_hal_queue_item_add>:
//! didn't have enough space.
//
//*****************************************************************************
bool
am_hal_queue_item_add(am_hal_queue_t *psQueue, const void *pvSource, uint32_t ui32NumItems)
{
    4234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4236:	4604      	mov	r4, r0
    uint32_t i;
    uint8_t *pui8Source;
    uint32_t ui32Bytes = ui32NumItems * psQueue->ui32ItemSize;
    4238:	6907      	ldr	r7, [r0, #16]
{
    423a:	460e      	mov	r6, r1
    uint32_t ui32Bytes = ui32NumItems * psQueue->ui32ItemSize;
    423c:	fb07 f702 	mul.w	r7, r7, r2
    bool bSuccess = false;
    uint32_t ui32Primask;

    pui8Source = (uint8_t *) pvSource;

    ui32Primask = am_hal_interrupt_master_disable();
    4240:	f7fd fc9c 	bl	1b7c <am_hal_interrupt_master_disable>

    //
    // Check to make sure that the buffer isn't already full
    //
    if ( am_hal_queue_space_left(psQueue) >= ui32Bytes )
    4244:	68a5      	ldr	r5, [r4, #8]
    4246:	68e3      	ldr	r3, [r4, #12]
    4248:	1b59      	subs	r1, r3, r5
    424a:	428f      	cmp	r7, r1
    424c:	d87c      	bhi.n	4348 <am_hal_queue_item_add+0x114>
    {
        //
        // Loop over the bytes in the source array.
        //
        for ( i = 0; i < ui32Bytes; i++ )
    424e:	2f00      	cmp	r7, #0
    4250:	d073      	beq.n	433a <am_hal_queue_item_add+0x106>
        {
            //
            // Write the value to the buffer.
            //
            psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    4252:	4635      	mov	r5, r6
    4254:	6823      	ldr	r3, [r4, #0]
    4256:	6962      	ldr	r2, [r4, #20]
    4258:	f815 1b01 	ldrb.w	r1, [r5], #1
    425c:	54d1      	strb	r1, [r2, r3]

            //
            // Advance the write index, making sure to wrap if necessary.
            //
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    425e:	6823      	ldr	r3, [r4, #0]
    4260:	f8d4 e00c 	ldr.w	lr, [r4, #12]
    4264:	1c5a      	adds	r2, r3, #1
    4266:	19f1      	adds	r1, r6, r7
    4268:	f107 3cff 	add.w	ip, r7, #4294967295
    426c:	fbb2 f6fe 	udiv	r6, r2, lr
        for ( i = 0; i < ui32Bytes; i++ )
    4270:	42a9      	cmp	r1, r5
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    4272:	fb0e 2316 	mls	r3, lr, r6, r2
    4276:	6023      	str	r3, [r4, #0]
    4278:	f00c 0203 	and.w	r2, ip, #3
        for ( i = 0; i < ui32Bytes; i++ )
    427c:	d05c      	beq.n	4338 <am_hal_queue_item_add+0x104>
    427e:	b34a      	cbz	r2, 42d4 <am_hal_queue_item_add+0xa0>
    4280:	2a01      	cmp	r2, #1
    4282:	d019      	beq.n	42b8 <am_hal_queue_item_add+0x84>
    4284:	2a02      	cmp	r2, #2
    4286:	d00b      	beq.n	42a0 <am_hal_queue_item_add+0x6c>
            psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    4288:	6962      	ldr	r2, [r4, #20]
    428a:	f815 6b01 	ldrb.w	r6, [r5], #1
    428e:	54d6      	strb	r6, [r2, r3]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    4290:	6823      	ldr	r3, [r4, #0]
    4292:	68e6      	ldr	r6, [r4, #12]
    4294:	1c5a      	adds	r2, r3, #1
    4296:	fbb2 fef6 	udiv	lr, r2, r6
    429a:	fb06 231e 	mls	r3, r6, lr, r2
    429e:	6023      	str	r3, [r4, #0]
            psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    42a0:	6962      	ldr	r2, [r4, #20]
    42a2:	f815 6b01 	ldrb.w	r6, [r5], #1
    42a6:	54d6      	strb	r6, [r2, r3]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    42a8:	6823      	ldr	r3, [r4, #0]
    42aa:	68e6      	ldr	r6, [r4, #12]
    42ac:	1c5a      	adds	r2, r3, #1
    42ae:	fbb2 fcf6 	udiv	ip, r2, r6
    42b2:	fb06 231c 	mls	r3, r6, ip, r2
    42b6:	6023      	str	r3, [r4, #0]
            psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    42b8:	6962      	ldr	r2, [r4, #20]
    42ba:	f815 6b01 	ldrb.w	r6, [r5], #1
    42be:	54d6      	strb	r6, [r2, r3]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    42c0:	6823      	ldr	r3, [r4, #0]
    42c2:	68e6      	ldr	r6, [r4, #12]
    42c4:	1c5a      	adds	r2, r3, #1
        for ( i = 0; i < ui32Bytes; i++ )
    42c6:	42a9      	cmp	r1, r5
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    42c8:	fbb2 fef6 	udiv	lr, r2, r6
    42cc:	fb06 231e 	mls	r3, r6, lr, r2
    42d0:	6023      	str	r3, [r4, #0]
        for ( i = 0; i < ui32Bytes; i++ )
    42d2:	d031      	beq.n	4338 <am_hal_queue_item_add+0x104>
            psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    42d4:	46ac      	mov	ip, r5
    42d6:	6962      	ldr	r2, [r4, #20]
    42d8:	f81c 6b01 	ldrb.w	r6, [ip], #1
    42dc:	54d6      	strb	r6, [r2, r3]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    42de:	6823      	ldr	r3, [r4, #0]
    42e0:	68e2      	ldr	r2, [r4, #12]
    42e2:	1c5e      	adds	r6, r3, #1
    42e4:	fbb6 fef2 	udiv	lr, r6, r2
    42e8:	fb02 631e 	mls	r3, r2, lr, r6
    42ec:	6023      	str	r3, [r4, #0]
            psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    42ee:	6962      	ldr	r2, [r4, #20]
    42f0:	786e      	ldrb	r6, [r5, #1]
    42f2:	54d6      	strb	r6, [r2, r3]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    42f4:	6823      	ldr	r3, [r4, #0]
    42f6:	68e2      	ldr	r2, [r4, #12]
    42f8:	1c5e      	adds	r6, r3, #1
    42fa:	fbb6 fef2 	udiv	lr, r6, r2
    42fe:	fb02 631e 	mls	r3, r2, lr, r6
    4302:	6023      	str	r3, [r4, #0]
            psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    4304:	6962      	ldr	r2, [r4, #20]
    4306:	f89c 6001 	ldrb.w	r6, [ip, #1]
    430a:	54d6      	strb	r6, [r2, r3]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    430c:	6823      	ldr	r3, [r4, #0]
    430e:	68e2      	ldr	r2, [r4, #12]
    4310:	1c5e      	adds	r6, r3, #1
    4312:	fbb6 fcf2 	udiv	ip, r6, r2
    4316:	fb02 631c 	mls	r3, r2, ip, r6
    431a:	6023      	str	r3, [r4, #0]
            psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    431c:	6962      	ldr	r2, [r4, #20]
    431e:	78ee      	ldrb	r6, [r5, #3]
    4320:	54d6      	strb	r6, [r2, r3]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    4322:	6823      	ldr	r3, [r4, #0]
    4324:	68e2      	ldr	r2, [r4, #12]
    4326:	1c5e      	adds	r6, r3, #1
    4328:	3504      	adds	r5, #4
    432a:	fbb6 fef2 	udiv	lr, r6, r2
        for ( i = 0; i < ui32Bytes; i++ )
    432e:	42a9      	cmp	r1, r5
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    4330:	fb02 631e 	mls	r3, r2, lr, r6
    4334:	6023      	str	r3, [r4, #0]
        for ( i = 0; i < ui32Bytes; i++ )
    4336:	d1cd      	bne.n	42d4 <am_hal_queue_item_add+0xa0>
    4338:	68a5      	ldr	r5, [r4, #8]
        }

        //
        // Update the length value appropriately.
        //
        psQueue->ui32Length += ui32Bytes;
    433a:	443d      	add	r5, r7
    433c:	60a5      	str	r5, [r4, #8]

        //
        // Report a success.
        //
        bSuccess = true;
    433e:	2401      	movs	r4, #1
        // failure.
        //
        bSuccess = false;
    }

    am_hal_interrupt_master_set(ui32Primask);
    4340:	f7fd fc20 	bl	1b84 <am_hal_interrupt_master_set>

    return bSuccess;
}
    4344:	4620      	mov	r0, r4
    4346:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        bSuccess = false;
    4348:	2400      	movs	r4, #0
    am_hal_interrupt_master_set(ui32Primask);
    434a:	f7fd fc1b 	bl	1b84 <am_hal_interrupt_master_set>
}
    434e:	4620      	mov	r0, r4
    4350:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4352:	bf00      	nop

00004354 <am_hal_queue_item_get>:
//! queue, or false if the queue didn't have that many items to pull.
//
//*****************************************************************************
bool
am_hal_queue_item_get(am_hal_queue_t *psQueue, void *pvDest, uint32_t ui32NumItems)
{
    4354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4356:	4604      	mov	r4, r0
    uint32_t i;
    uint8_t *pui8Dest;
    uint32_t ui32Bytes = ui32NumItems * psQueue->ui32ItemSize;
    4358:	6907      	ldr	r7, [r0, #16]
{
    435a:	460e      	mov	r6, r1
    uint32_t ui32Bytes = ui32NumItems * psQueue->ui32ItemSize;
    435c:	fb07 f702 	mul.w	r7, r7, r2
    bool bSuccess = false;
    uint32_t ui32Primask;

    pui8Dest = (uint8_t *) pvDest;

    ui32Primask = am_hal_interrupt_master_disable();
    4360:	f7fd fc0c 	bl	1b7c <am_hal_interrupt_master_disable>

    //
    // Check to make sure that the buffer isn't empty
    //
    if ( am_hal_queue_data_left(psQueue) >= ui32Bytes )
    4364:	68a5      	ldr	r5, [r4, #8]
    4366:	42af      	cmp	r7, r5
    4368:	d87e      	bhi.n	4468 <am_hal_queue_item_get+0x114>
    {
        //
        // Loop over the bytes in the destination array.
        //
        for ( i = 0; i < ui32Bytes; i++ )
    436a:	2f00      	cmp	r7, #0
    436c:	d075      	beq.n	445a <am_hal_queue_item_get+0x106>
    436e:	6863      	ldr	r3, [r4, #4]
        {
            //
            // Grab the next value from the buffer.
            //
            pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    4370:	6962      	ldr	r2, [r4, #20]
    4372:	4635      	mov	r5, r6
    4374:	5cd1      	ldrb	r1, [r2, r3]
    4376:	f805 1b01 	strb.w	r1, [r5], #1

            //
            // Advance the read index, wrapping if needed.
            //
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    437a:	6863      	ldr	r3, [r4, #4]
    437c:	f8d4 e00c 	ldr.w	lr, [r4, #12]
    4380:	1c5a      	adds	r2, r3, #1
    4382:	19f1      	adds	r1, r6, r7
    4384:	f107 3cff 	add.w	ip, r7, #4294967295
    4388:	fbb2 f6fe 	udiv	r6, r2, lr
        for ( i = 0; i < ui32Bytes; i++ )
    438c:	42a9      	cmp	r1, r5
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    438e:	fb0e 2316 	mls	r3, lr, r6, r2
    4392:	6063      	str	r3, [r4, #4]
    4394:	f00c 0203 	and.w	r2, ip, #3
        for ( i = 0; i < ui32Bytes; i++ )
    4398:	d05e      	beq.n	4458 <am_hal_queue_item_get+0x104>
    439a:	b35a      	cbz	r2, 43f4 <am_hal_queue_item_get+0xa0>
    439c:	2a01      	cmp	r2, #1
    439e:	d01a      	beq.n	43d6 <am_hal_queue_item_get+0x82>
    43a0:	2a02      	cmp	r2, #2
    43a2:	d00b      	beq.n	43bc <am_hal_queue_item_get+0x68>
            pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    43a4:	6966      	ldr	r6, [r4, #20]
    43a6:	5cf3      	ldrb	r3, [r6, r3]
    43a8:	f805 3b01 	strb.w	r3, [r5], #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    43ac:	6862      	ldr	r2, [r4, #4]
    43ae:	68e6      	ldr	r6, [r4, #12]
    43b0:	3201      	adds	r2, #1
    43b2:	fbb2 fef6 	udiv	lr, r2, r6
    43b6:	fb06 231e 	mls	r3, r6, lr, r2
    43ba:	6063      	str	r3, [r4, #4]
            pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    43bc:	6966      	ldr	r6, [r4, #20]
    43be:	f816 c003 	ldrb.w	ip, [r6, r3]
    43c2:	f805 cb01 	strb.w	ip, [r5], #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    43c6:	6863      	ldr	r3, [r4, #4]
    43c8:	68e6      	ldr	r6, [r4, #12]
    43ca:	1c5a      	adds	r2, r3, #1
    43cc:	fbb2 fef6 	udiv	lr, r2, r6
    43d0:	fb06 231e 	mls	r3, r6, lr, r2
    43d4:	6063      	str	r3, [r4, #4]
            pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    43d6:	6966      	ldr	r6, [r4, #20]
    43d8:	f816 c003 	ldrb.w	ip, [r6, r3]
    43dc:	f805 cb01 	strb.w	ip, [r5], #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    43e0:	6863      	ldr	r3, [r4, #4]
    43e2:	68e6      	ldr	r6, [r4, #12]
    43e4:	1c5a      	adds	r2, r3, #1
        for ( i = 0; i < ui32Bytes; i++ )
    43e6:	42a9      	cmp	r1, r5
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    43e8:	fbb2 fef6 	udiv	lr, r2, r6
    43ec:	fb06 231e 	mls	r3, r6, lr, r2
    43f0:	6063      	str	r3, [r4, #4]
        for ( i = 0; i < ui32Bytes; i++ )
    43f2:	d031      	beq.n	4458 <am_hal_queue_item_get+0x104>
            pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    43f4:	6966      	ldr	r6, [r4, #20]
    43f6:	46ac      	mov	ip, r5
    43f8:	5cf2      	ldrb	r2, [r6, r3]
    43fa:	f80c 2b01 	strb.w	r2, [ip], #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    43fe:	6863      	ldr	r3, [r4, #4]
    4400:	68e2      	ldr	r2, [r4, #12]
    4402:	1c5e      	adds	r6, r3, #1
    4404:	fbb6 fef2 	udiv	lr, r6, r2
    4408:	fb02 631e 	mls	r3, r2, lr, r6
            pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    440c:	6962      	ldr	r2, [r4, #20]
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    440e:	6063      	str	r3, [r4, #4]
            pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    4410:	5cd6      	ldrb	r6, [r2, r3]
    4412:	706e      	strb	r6, [r5, #1]
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    4414:	6863      	ldr	r3, [r4, #4]
    4416:	68e2      	ldr	r2, [r4, #12]
    4418:	1c5e      	adds	r6, r3, #1
    441a:	fbb6 fef2 	udiv	lr, r6, r2
    441e:	fb02 631e 	mls	r3, r2, lr, r6
            pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    4422:	6962      	ldr	r2, [r4, #20]
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    4424:	6063      	str	r3, [r4, #4]
            pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    4426:	5cd6      	ldrb	r6, [r2, r3]
    4428:	f88c 6001 	strb.w	r6, [ip, #1]
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    442c:	6863      	ldr	r3, [r4, #4]
    442e:	68e2      	ldr	r2, [r4, #12]
    4430:	1c5e      	adds	r6, r3, #1
    4432:	fbb6 fcf2 	udiv	ip, r6, r2
    4436:	fb02 631c 	mls	r3, r2, ip, r6
            pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    443a:	6962      	ldr	r2, [r4, #20]
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    443c:	6063      	str	r3, [r4, #4]
            pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    443e:	5cd6      	ldrb	r6, [r2, r3]
    4440:	70ee      	strb	r6, [r5, #3]
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    4442:	6863      	ldr	r3, [r4, #4]
    4444:	68e2      	ldr	r2, [r4, #12]
    4446:	1c5e      	adds	r6, r3, #1
    4448:	3504      	adds	r5, #4
    444a:	fbb6 fef2 	udiv	lr, r6, r2
        for ( i = 0; i < ui32Bytes; i++ )
    444e:	42a9      	cmp	r1, r5
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    4450:	fb02 631e 	mls	r3, r2, lr, r6
    4454:	6063      	str	r3, [r4, #4]
        for ( i = 0; i < ui32Bytes; i++ )
    4456:	d1cd      	bne.n	43f4 <am_hal_queue_item_get+0xa0>
    4458:	68a5      	ldr	r5, [r4, #8]
        }

        //
        // Adjust the length value to reflect the change.
        //
        psQueue->ui32Length -= ui32Bytes;
    445a:	1be9      	subs	r1, r5, r7
    445c:	60a1      	str	r1, [r4, #8]

        //
        // Report a success.
        //
        bSuccess = true;
    445e:	2401      	movs	r4, #1
        // If the buffer didn't have enough data, just return false.
        //
        bSuccess = false;
    }

    am_hal_interrupt_master_set(ui32Primask);
    4460:	f7fd fb90 	bl	1b84 <am_hal_interrupt_master_set>

    return bSuccess;
}
    4464:	4620      	mov	r0, r4
    4466:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        bSuccess = false;
    4468:	2400      	movs	r4, #0
    am_hal_interrupt_master_set(ui32Primask);
    446a:	f7fd fb8b 	bl	1b84 <am_hal_interrupt_master_set>
}
    446e:	4620      	mov	r0, r4
    4470:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4472:	bf00      	nop

00004474 <am_hal_rtc_osc_select>:
    // Set XT if flag is set.
    // Otherwise configure for LFRC.
    //
    if (ui32OSC)
    {
        AM_REG(CLKGEN, OCTRL) |= AM_REG_CLKGEN_OCTRL_OSEL_M;
    4474:	4a05      	ldr	r2, [pc, #20]	; (448c <am_hal_rtc_osc_select+0x18>)
    4476:	6813      	ldr	r3, [r2, #0]
    if (ui32OSC)
    4478:	b918      	cbnz	r0, 4482 <am_hal_rtc_osc_select+0xe>
    }
    else
    {
        AM_REG(CLKGEN, OCTRL) &= ~AM_REG_CLKGEN_OCTRL_OSEL_M;
    447a:	f023 0080 	bic.w	r0, r3, #128	; 0x80
    447e:	6010      	str	r0, [r2, #0]
    4480:	4770      	bx	lr
        AM_REG(CLKGEN, OCTRL) |= AM_REG_CLKGEN_OCTRL_OSEL_M;
    4482:	f043 0180 	orr.w	r1, r3, #128	; 0x80
    4486:	6011      	str	r1, [r2, #0]
    4488:	4770      	bx	lr
    448a:	bf00      	nop
    448c:	4000400c 	.word	0x4000400c

00004490 <am_hal_rtc_osc_disable>:
am_hal_rtc_osc_disable(void)
{
    //
    // Stop the RTC Oscillator.
    //
    AM_REG(RTC, RTCCTL) |= AM_REG_RTC_RTCCTL_RSTOP(1);
    4490:	4a02      	ldr	r2, [pc, #8]	; (449c <am_hal_rtc_osc_disable+0xc>)
    4492:	6813      	ldr	r3, [r2, #0]
    4494:	f043 0010 	orr.w	r0, r3, #16
    4498:	6010      	str	r0, [r2, #0]
    449a:	4770      	bx	lr
    449c:	40004050 	.word	0x40004050

000044a0 <am_hal_sysctrl_sleep>:
//! @return None.
//
//*****************************************************************************
void
am_hal_sysctrl_sleep(bool bSleepDeep)
{
    44a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    44a2:	b083      	sub	sp, #12
    44a4:	4604      	mov	r4, r0
    volatile uint32_t ui32BuckTimer;

    //
    // Disable interrupts and save the previous interrupt state.
    //
    ui32Critical = am_hal_interrupt_master_disable();
    44a6:	f7fd fb69 	bl	1b7c <am_hal_interrupt_master_disable>
    44aa:	4605      	mov	r5, r0

    //
    // If the user selected DEEPSLEEP and the TPIU is off, attempt to enter
    // DEEP SLEEP.
    //
    if ((bSleepDeep == AM_HAL_SYSCTRL_SLEEP_DEEP) &&
    44ac:	b124      	cbz	r4, 44b8 <am_hal_sysctrl_sleep+0x18>
        (AM_BFM(MCUCTRL, TPIUCTRL, ENABLE) == AM_REG_MCUCTRL_TPIUCTRL_ENABLE_DIS))
    44ae:	4b42      	ldr	r3, [pc, #264]	; (45b8 <am_hal_sysctrl_sleep+0x118>)
    44b0:	6818      	ldr	r0, [r3, #0]
    if ((bSleepDeep == AM_HAL_SYSCTRL_SLEEP_DEEP) &&
    44b2:	f010 0c01 	ands.w	ip, r0, #1
    44b6:	d00a      	beq.n	44ce <am_hal_sysctrl_sleep+0x2e>
    else
    {
        //
        // Prepare the core for normal sleep (write 0 to the DEEPSLEEP bit).
        //
        AM_BFW(SYSCTRL, SCR, SLEEPDEEP, 0);
    44b8:	4a40      	ldr	r2, [pc, #256]	; (45bc <am_hal_sysctrl_sleep+0x11c>)
    44ba:	6811      	ldr	r1, [r2, #0]
    44bc:	f021 0604 	bic.w	r6, r1, #4
    44c0:	6016      	str	r6, [r2, #0]

        //
        // Go to sleep.
        //
        AM_ASM_WFI;
    44c2:	bf30      	wfi
    }

    //
    // Restore the interrupt state.
    //
    am_hal_interrupt_master_set(ui32Critical);
    44c4:	4628      	mov	r0, r5
    44c6:	f7fd fb5d 	bl	1b84 <am_hal_interrupt_master_set>
}
    44ca:	b003      	add	sp, #12
    44cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
        AM_BFW(SYSCTRL, SCR, SLEEPDEEP, 1);
    44ce:	4c3b      	ldr	r4, [pc, #236]	; (45bc <am_hal_sysctrl_sleep+0x11c>)
    g_buckZX_chk = AM_BFM(MCUCTRL, CHIPREV, REVMAJ) == AM_REG_MCUCTRL_CHIPREV_REVMAJ_B ?
    44d0:	4b3b      	ldr	r3, [pc, #236]	; (45c0 <am_hal_sysctrl_sleep+0x120>)
        AM_BFW(SYSCTRL, SCR, SLEEPDEEP, 1);
    44d2:	6820      	ldr	r0, [r4, #0]
    g_buckZX_chk |= ( g_ui32BuckTimer - 1 ) <= BUCK_TIMER_MAX ?
    44d4:	4e3b      	ldr	r6, [pc, #236]	; (45c4 <am_hal_sysctrl_sleep+0x124>)
    ui32SupplySrc = AM_REG(PWRCTRL, DEVICEEN);
    44d6:	4f3c      	ldr	r7, [pc, #240]	; (45c8 <am_hal_sysctrl_sleep+0x128>)
    ui32SupplySrc = AM_REG(PWRCTRL, SUPPLYSRC);
    44d8:	f8df e0fc 	ldr.w	lr, [pc, #252]	; 45d8 <am_hal_sysctrl_sleep+0x138>
        AM_BFW(SYSCTRL, SCR, SLEEPDEEP, 1);
    44dc:	f040 0204 	orr.w	r2, r0, #4
    44e0:	6022      	str	r2, [r4, #0]
    g_buckZX_chk = AM_BFM(MCUCTRL, CHIPREV, REVMAJ) == AM_REG_MCUCTRL_CHIPREV_REVMAJ_B ?
    44e2:	681c      	ldr	r4, [r3, #0]
    g_buckZX_chk |= ( g_ui32BuckTimer - 1 ) <= BUCK_TIMER_MAX ?
    44e4:	6833      	ldr	r3, [r6, #0]
    ui32SupplySrc = AM_REG(PWRCTRL, SUPPLYSRC);
    44e6:	f8de 2000 	ldr.w	r2, [lr]
    ui32SupplySrc = AM_REG(PWRCTRL, DEVICEEN);
    44ea:	6839      	ldr	r1, [r7, #0]
    g_buckZX_chk = AM_BFM(MCUCTRL, CHIPREV, REVMAJ) == AM_REG_MCUCTRL_CHIPREV_REVMAJ_B ?
    44ec:	f004 07f0 	and.w	r7, r4, #240	; 0xf0
                   CHKBUCKZX_REV : 0x0;
    44f0:	2f20      	cmp	r7, #32
    g_buckZX_chk |= ( g_ui32BuckTimer - 1 ) <= BUCK_TIMER_MAX ?
    44f2:	f103 30ff 	add.w	r0, r3, #4294967295
                   CHKBUCKZX_REV : 0x0;
    44f6:	bf14      	ite	ne
    44f8:	2700      	movne	r7, #0
    44fa:	2702      	moveq	r7, #2
                    CHKBUCKZX_TIMER : 0x0;
    44fc:	2803      	cmp	r0, #3
    44fe:	bf98      	it	ls
    4500:	f04f 0c04 	movls.w	ip, #4
                     CHKBUCKZX_BUCKS : 0x0;
    4504:	f012 0403 	ands.w	r4, r2, #3
    4508:	bf18      	it	ne
    450a:	2401      	movne	r4, #1
    g_buckZX_chk |= ( ui32SupplySrc &
    450c:	f240 53ff 	movw	r3, #1535	; 0x5ff
    g_buckZX_chk |= (ui32SupplySrc &
    4510:	433c      	orrs	r4, r7
                0x0 : CHKBUCKZX_DEVEN;
    4512:	ea11 0703 	ands.w	r7, r1, r3
    g_buckZX_chk |= (ui32SupplySrc &
    4516:	ea44 040c 	orr.w	r4, r4, ip
                0x0 : CHKBUCKZX_DEVEN;
    451a:	d103      	bne.n	4524 <am_hal_sysctrl_sleep+0x84>
    g_buckZX_chk |= ( ui32SupplySrc &
    451c:	f044 0408 	orr.w	r4, r4, #8
        if ( bBuckZX_chk )
    4520:	2c0f      	cmp	r4, #15
    4522:	d00a      	beq.n	453a <am_hal_sysctrl_sleep+0x9a>
        AM_ASM_WFI;
    4524:	bf30      	wfi
        if ( bBuckZX_chk )
    4526:	2c0f      	cmp	r4, #15
    4528:	d01a      	beq.n	4560 <am_hal_sysctrl_sleep+0xc0>
            g_bBuckRestoreComplete = true;
    452a:	4e28      	ldr	r6, [pc, #160]	; (45cc <am_hal_sysctrl_sleep+0x12c>)
    452c:	2001      	movs	r0, #1
    452e:	7030      	strb	r0, [r6, #0]
    am_hal_interrupt_master_set(ui32Critical);
    4530:	4628      	mov	r0, r5
    4532:	f7fd fb27 	bl	1b84 <am_hal_interrupt_master_set>
}
    4536:	b003      	add	sp, #12
    4538:	bdf0      	pop	{r4, r5, r6, r7, pc}
            ui32BuckTimer = g_ui32BuckTimer - 1;
    453a:	6832      	ldr	r2, [r6, #0]
    453c:	1e51      	subs	r1, r2, #1
    453e:	9100      	str	r1, [sp, #0]
            am_hal_ctimer_clear(ui32BuckTimer, AM_HAL_CTIMER_BOTH);
    4540:	9800      	ldr	r0, [sp, #0]
    4542:	f04f 31ff 	mov.w	r1, #4294967295
    4546:	f7fd f947 	bl	17d8 <am_hal_ctimer_clear>
            am_hal_ctimer_period_set(ui32BuckTimer,
    454a:	9800      	ldr	r0, [sp, #0]
    454c:	463b      	mov	r3, r7
    454e:	f04f 1201 	mov.w	r2, #65537	; 0x10001
    4552:	f04f 31ff 	mov.w	r1, #4294967295
    4556:	f7fd f953 	bl	1800 <am_hal_ctimer_period_set>
            am_hal_pwrctrl_bucks_disable();
    455a:	f7ff fe21 	bl	41a0 <am_hal_pwrctrl_bucks_disable>
    455e:	e7e1      	b.n	4524 <am_hal_sysctrl_sleep+0x84>
    AM_CRITICAL_BEGIN_ASM
    4560:	f7fd fb0c 	bl	1b7c <am_hal_interrupt_master_disable>
    ui32SaveCore = AM_BFR(MCUCTRL, BUCK3, COREBUCKZXTRIM);
    4564:	4b1a      	ldr	r3, [pc, #104]	; (45d0 <am_hal_sysctrl_sleep+0x130>)
    AM_CRITICAL_BEGIN_ASM
    4566:	9001      	str	r0, [sp, #4]
    ui32SaveCore = AM_BFR(MCUCTRL, BUCK3, COREBUCKZXTRIM);
    4568:	681a      	ldr	r2, [r3, #0]
    ui32SaveMem  = AM_BFR(MCUCTRL, BUCK3, MEMBUCKZXTRIM);
    456a:	681a      	ldr	r2, [r3, #0]
            AM_BFW(MCUCTRL, BUCK3, COREBUCKZXTRIM, ui32NewCore);
    456c:	681f      	ldr	r7, [r3, #0]
    456e:	f027 043c 	bic.w	r4, r7, #60	; 0x3c
    4572:	f044 021c 	orr.w	r2, r4, #28
    4576:	601a      	str	r2, [r3, #0]
            AM_BFW(MCUCTRL, BUCK3, MEMBUCKZXTRIM,  ui32NewMem);
    4578:	6819      	ldr	r1, [r3, #0]
            g_bBuckRestoreComplete = false;
    457a:	4c14      	ldr	r4, [pc, #80]	; (45cc <am_hal_sysctrl_sleep+0x12c>)
            AM_BFW(MCUCTRL, BUCK3, MEMBUCKZXTRIM,  ui32NewMem);
    457c:	f421 30f0 	bic.w	r0, r1, #122880	; 0x1e000
    4580:	f440 4760 	orr.w	r7, r0, #57344	; 0xe000
    4584:	601f      	str	r7, [r3, #0]
    AM_CRITICAL_END_ASM
    4586:	9801      	ldr	r0, [sp, #4]
    4588:	f7fd fafc 	bl	1b84 <am_hal_interrupt_master_set>
            am_hal_flash_delay( FLASH_CYCLES_US(2) );
    458c:	201c      	movs	r0, #28
    458e:	f7fd f9c5 	bl	191c <am_hal_flash_delay>
            am_hal_pwrctrl_bucks_enable();
    4592:	f7ff fde9 	bl	4168 <am_hal_pwrctrl_bucks_enable>
            ui32BuckTimer = g_ui32BuckTimer - 1;
    4596:	6836      	ldr	r6, [r6, #0]
            g_ui32BuckInputs = 0;
    4598:	490e      	ldr	r1, [pc, #56]	; (45d4 <am_hal_sysctrl_sleep+0x134>)
            g_bBuckRestoreComplete = false;
    459a:	2200      	movs	r2, #0
            ui32BuckTimer = g_ui32BuckTimer - 1;
    459c:	1e73      	subs	r3, r6, #1
            am_hal_flash_delay( FLASH_CYCLES_US(5) );
    459e:	204c      	movs	r0, #76	; 0x4c
            ui32BuckTimer = g_ui32BuckTimer - 1;
    45a0:	9300      	str	r3, [sp, #0]
            g_bBuckRestoreComplete = false;
    45a2:	7022      	strb	r2, [r4, #0]
            g_ui32BuckInputs = 0;
    45a4:	600a      	str	r2, [r1, #0]
            am_hal_flash_delay( FLASH_CYCLES_US(5) );
    45a6:	f7fd f9b9 	bl	191c <am_hal_flash_delay>
            am_hal_ctimer_start(ui32BuckTimer, AM_HAL_CTIMER_BOTH);
    45aa:	9800      	ldr	r0, [sp, #0]
    45ac:	f04f 31ff 	mov.w	r1, #4294967295
    45b0:	f7fd f8fa 	bl	17a8 <am_hal_ctimer_start>
    45b4:	e786      	b.n	44c4 <am_hal_sysctrl_sleep+0x24>
    45b6:	bf00      	nop
    45b8:	40020250 	.word	0x40020250
    45bc:	e000ed10 	.word	0xe000ed10
    45c0:	4002000c 	.word	0x4002000c
    45c4:	10000868 	.word	0x10000868
    45c8:	40021008 	.word	0x40021008
    45cc:	10000863 	.word	0x10000863
    45d0:	40020068 	.word	0x40020068
    45d4:	10000864 	.word	0x10000864
    45d8:	40021000 	.word	0x40021000

000045dc <am_hal_uart_config>:
//
//*****************************************************************************
void
am_hal_uart_config(uint32_t ui32Module, am_hal_uart_config_t *psConfig)

{
    45dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    45de:	460d      	mov	r5, r1
    45e0:	4607      	mov	r7, r0
    uint32_t ui32HFRC;

    //
    // Configure the Baudrate.
    //
    ui32HFRC = am_hal_clkgen_sysclk_get();
    45e2:	f7fd f829 	bl	1638 <am_hal_clkgen_sysclk_get>
    ui32BaudClk = BAUDCLK * ui32Baudrate;
    45e6:	682b      	ldr	r3, [r5, #0]
    ui64IntermediateLong = (ui32UartClkFreq * 64) / ui32BaudClk;
    45e8:	0186      	lsls	r6, r0, #6
    ui32BaudClk = BAUDCLK * ui32Baudrate;
    45ea:	0159      	lsls	r1, r3, #5
    ui32IntegerDivisor = (uint32_t)(ui32UartClkFreq / ui32BaudClk);
    45ec:	fbb0 f4f1 	udiv	r4, r0, r1
    ui64IntermediateLong = (ui32UartClkFreq * 64) / ui32BaudClk;
    45f0:	fbb6 f0f1 	udiv	r0, r6, r1
    45f4:	eba0 1684 	sub.w	r6, r0, r4, lsl #6
    am_hal_debug_assert_msg(ui32IntegerDivisor > 0, "Integer divisor MUST be greater than or equal to 1.");
    45f8:	b924      	cbnz	r4, 4604 <am_hal_uart_config+0x28>
    45fa:	4a11      	ldr	r2, [pc, #68]	; (4640 <am_hal_uart_config+0x64>)
    45fc:	4811      	ldr	r0, [pc, #68]	; (4644 <am_hal_uart_config+0x68>)
    45fe:	2164      	movs	r1, #100	; 0x64
    4600:	f7fd f98a 	bl	1918 <am_hal_debug_error>
    AM_REGn(UART, ui32Module, IBRD) = ui32IntegerDivisor;
    4604:	f507 2280 	add.w	r2, r7, #262144	; 0x40000
    4608:	321c      	adds	r2, #28
    460a:	0317      	lsls	r7, r2, #12
    ui32ConfigVal |= psConfig->ui32DataBits;

    //
    // OR in the Two Stop bit if used.
    //
    ui32ConfigVal |= psConfig->bTwoStopBits ? AM_REG_UART_LCRH_STP2_M : 0;
    460c:	7a2b      	ldrb	r3, [r5, #8]
    AM_REGn(UART, ui32Module, IBRD) = ui32IntegerDivisor;
    460e:	627c      	str	r4, [r7, #36]	; 0x24
    AM_REGn(UART, ui32Module, IBRD) = ui32IntegerDivisor;
    4610:	627c      	str	r4, [r7, #36]	; 0x24
    AM_REGn(UART, ui32Module, FBRD) = ui32FractionDivisor;
    4612:	62be      	str	r6, [r7, #40]	; 0x28
    ui32ConfigVal |= psConfig->ui32DataBits;
    4614:	6868      	ldr	r0, [r5, #4]
    ui32ConfigVal |= psConfig->ui32Parity;

    //
    // Write config to Line control register.
    //
    AM_REGn(UART, ui32Module, LCRH) |= ui32ConfigVal;
    4616:	68ec      	ldr	r4, [r5, #12]
    4618:	6af9      	ldr	r1, [r7, #44]	; 0x2c
    ui32ConfigVal |= psConfig->bTwoStopBits ? AM_REG_UART_LCRH_STP2_M : 0;
    461a:	2b00      	cmp	r3, #0
    AM_REGn(UART, ui32Module, LCRH) |= ui32ConfigVal;
    461c:	ea40 0004 	orr.w	r0, r0, r4
    4620:	ea40 0001 	orr.w	r0, r0, r1
    ui32ConfigVal |= psConfig->bTwoStopBits ? AM_REG_UART_LCRH_STP2_M : 0;
    4624:	bf14      	ite	ne
    4626:	2108      	movne	r1, #8
    4628:	2100      	moveq	r1, #0
    AM_REGn(UART, ui32Module, LCRH) |= ui32ConfigVal;
    462a:	4308      	orrs	r0, r1
    462c:	62f8      	str	r0, [r7, #44]	; 0x2c

    //
    // Write the flow control settings to the control register.
    //
    AM_REGn(UART, ui32Module, CR) |= psConfig->ui32FlowCtrl;
    462e:	6b3e      	ldr	r6, [r7, #48]	; 0x30
    4630:	692d      	ldr	r5, [r5, #16]
    4632:	432e      	orrs	r6, r5
    4634:	633e      	str	r6, [r7, #48]	; 0x30

    //
    // Set the clock select field for 24MHz from the HFRC
    //
    AM_REGn(UART, ui32Module, CR) |= AM_REG_UART_CR_CLKSEL_24MHZ;
    4636:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    4638:	f042 0310 	orr.w	r3, r2, #16
    463c:	633b      	str	r3, [r7, #48]	; 0x30
    463e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4640:	00004d34 	.word	0x00004d34
    4644:	00004d68 	.word	0x00004d68

00004648 <am_hal_uart_int_status_get>:
    if (bEnabledOnly)
    {
        //
        // Read and return the Masked Interrupt Status.
        //
        return AM_REGn(UART, ui32Module, MIS);
    4648:	f500 2080 	add.w	r0, r0, #262144	; 0x40000
    464c:	301c      	adds	r0, #28
    464e:	0302      	lsls	r2, r0, #12
    if (bEnabledOnly)
    4650:	b909      	cbnz	r1, 4656 <am_hal_uart_int_status_get+0xe>
    else
    {
        //
        // Read and return the Raw Interrupt Status.
        //
        return AM_REGn(UART, ui32Module, IES);
    4652:	6bd0      	ldr	r0, [r2, #60]	; 0x3c
    }
}
    4654:	4770      	bx	lr
        return AM_REGn(UART, ui32Module, MIS);
    4656:	6c10      	ldr	r0, [r2, #64]	; 0x40
    4658:	4770      	bx	lr
    465a:	bf00      	nop

0000465c <am_hal_uart_int_clear>:
am_hal_uart_int_clear(uint32_t ui32Module, uint32_t ui32Interrupt)
{
    //
    // Clear the bits.
    //
    AM_REGn(UART, ui32Module, IEC) = ui32Interrupt;
    465c:	f500 2080 	add.w	r0, r0, #262144	; 0x40000
    4660:	301c      	adds	r0, #28
    4662:	0302      	lsls	r2, r0, #12
    4664:	6451      	str	r1, [r2, #68]	; 0x44
    4666:	4770      	bx	lr

00004668 <am_hal_uart_int_enable>:
am_hal_uart_int_enable(uint32_t ui32Module, uint32_t ui32Interrupt)
{
    //
    // Enable the interrupts.
    //
    AM_REGn(UART, ui32Module, IER) |= ui32Interrupt;
    4668:	f500 2080 	add.w	r0, r0, #262144	; 0x40000
    466c:	301c      	adds	r0, #28
    466e:	0302      	lsls	r2, r0, #12
    4670:	6b93      	ldr	r3, [r2, #56]	; 0x38
    4672:	4319      	orrs	r1, r3
    4674:	6391      	str	r1, [r2, #56]	; 0x38
    4676:	4770      	bx	lr

00004678 <am_hal_uart_enable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_uart_enable(uint32_t ui32Module)
{
    4678:	b510      	push	{r4, lr}
    467a:	4604      	mov	r4, r0
    467c:	b082      	sub	sp, #8
    //
    // Enable the UART, RX, and TX.
    //
    AM_REGan_SET(UART, ui32Module, CR, (AM_REG_UART_CR_UARTEN_M   |
    467e:	f7fd fa7d 	bl	1b7c <am_hal_interrupt_master_disable>
    4682:	f504 2380 	add.w	r3, r4, #262144	; 0x40000
    4686:	331c      	adds	r3, #28
    4688:	0319      	lsls	r1, r3, #12
    468a:	9001      	str	r0, [sp, #4]
    468c:	6b0a      	ldr	r2, [r1, #48]	; 0x30
    468e:	f442 7040 	orr.w	r0, r2, #768	; 0x300
    4692:	f040 0401 	orr.w	r4, r0, #1
    4696:	630c      	str	r4, [r1, #48]	; 0x30
    4698:	9801      	ldr	r0, [sp, #4]
    469a:	f7fd fa73 	bl	1b84 <am_hal_interrupt_master_set>
                                        AM_REG_UART_CR_RXE_M      |
                                        AM_REG_UART_CR_TXE_M) );
}
    469e:	b002      	add	sp, #8
    46a0:	bd10      	pop	{r4, pc}
    46a2:	bf00      	nop

000046a4 <am_hal_uart_disable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_uart_disable(uint32_t ui32Module)
{
    46a4:	b510      	push	{r4, lr}
    46a6:	4604      	mov	r4, r0
    46a8:	b082      	sub	sp, #8
    //
    // Disable the UART.
    //
    AM_REGan_CLR(UART, ui32Module, CR, (AM_REG_UART_CR_UARTEN_M   |
    46aa:	f7fd fa67 	bl	1b7c <am_hal_interrupt_master_disable>
    46ae:	f504 2380 	add.w	r3, r4, #262144	; 0x40000
    46b2:	331c      	adds	r3, #28
    46b4:	0319      	lsls	r1, r3, #12
    46b6:	9001      	str	r0, [sp, #4]
    46b8:	6b0a      	ldr	r2, [r1, #48]	; 0x30
    46ba:	f422 7040 	bic.w	r0, r2, #768	; 0x300
    46be:	f020 0401 	bic.w	r4, r0, #1
    46c2:	630c      	str	r4, [r1, #48]	; 0x30
    46c4:	9801      	ldr	r0, [sp, #4]
    46c6:	f7fd fa5d 	bl	1b84 <am_hal_interrupt_master_set>
                                        AM_REG_UART_CR_RXE_M      |
                                        AM_REG_UART_CR_TXE_M) );
}
    46ca:	b002      	add	sp, #8
    46cc:	bd10      	pop	{r4, pc}
    46ce:	bf00      	nop

000046d0 <am_hal_uart_pwrctrl_enable>:
am_hal_uart_pwrctrl_enable(uint32_t ui32Module)
{
    //
    // Check to make sure we're acting on a real UART module.
    //
    am_hal_debug_assert_msg(ui32Module < AM_REG_UART_NUM_MODULES,
    46d0:	2801      	cmp	r0, #1
{
    46d2:	b510      	push	{r4, lr}
    46d4:	4604      	mov	r4, r0
    am_hal_debug_assert_msg(ui32Module < AM_REG_UART_NUM_MODULES,
    46d6:	d905      	bls.n	46e4 <am_hal_uart_pwrctrl_enable+0x14>
    46d8:	4a05      	ldr	r2, [pc, #20]	; (46f0 <am_hal_uart_pwrctrl_enable+0x20>)
    46da:	4806      	ldr	r0, [pc, #24]	; (46f4 <am_hal_uart_pwrctrl_enable+0x24>)
    46dc:	f44f 71d4 	mov.w	r1, #424	; 0x1a8
    46e0:	f7fd f91a 	bl	1918 <am_hal_debug_error>
                            "Trying to disable a UART module that doesn't exist");

    am_hal_pwrctrl_periph_enable(AM_HAL_PWRCTRL_UART0 << ui32Module);
    46e4:	2080      	movs	r0, #128	; 0x80
    46e6:	40a0      	lsls	r0, r4
}
    46e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    am_hal_pwrctrl_periph_enable(AM_HAL_PWRCTRL_UART0 << ui32Module);
    46ec:	f7ff bbd2 	b.w	3e94 <am_hal_pwrctrl_periph_enable>
    46f0:	00004d7c 	.word	0x00004d7c
    46f4:	00004d68 	.word	0x00004d68

000046f8 <am_hal_uart_clock_enable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_uart_clock_enable(uint32_t ui32Module)
{
    46f8:	b510      	push	{r4, lr}
    //
    // Set CLKGEN.UARTEN, clear the field then write the desired enable value
    // Valid enable values are DIS, EN, REDUCE_FREQ, EN_POWER_SAV.
    //
    am_hal_clkgen_uarten_set(ui32Module, AM_HAL_CLKGEN_UARTEN_EN);
    46fa:	2101      	movs	r1, #1
{
    46fc:	4604      	mov	r4, r0
    am_hal_clkgen_uarten_set(ui32Module, AM_HAL_CLKGEN_UARTEN_EN);
    46fe:	f7fc ffb5 	bl	166c <am_hal_clkgen_uarten_set>

    //
    // Enable the UART clock.
    //
    AM_REGn(UART, ui32Module, CR) |= AM_REG_UART_CR_CLKEN_M;
    4702:	f504 2080 	add.w	r0, r4, #262144	; 0x40000
    4706:	301c      	adds	r0, #28
    4708:	0301      	lsls	r1, r0, #12
    470a:	6b0b      	ldr	r3, [r1, #48]	; 0x30
    470c:	f043 0208 	orr.w	r2, r3, #8
    4710:	630a      	str	r2, [r1, #48]	; 0x30

    //
    // Select default UART clock source
    //
    AM_REGn(UART, ui32Module, CR) |= AM_REG_UART_CR_CLKSEL_24MHZ;
    4712:	6b0c      	ldr	r4, [r1, #48]	; 0x30
    4714:	f044 0010 	orr.w	r0, r4, #16
    4718:	6308      	str	r0, [r1, #48]	; 0x30
    471a:	bd10      	pop	{r4, pc}

0000471c <am_hal_uart_fifo_config>:
am_hal_uart_fifo_config(uint32_t ui32Module, uint32_t ui32LvlCfg)
{
    //
    // Enable the use of FIFOs.
    //
    AM_REGn(UART, ui32Module, LCRH) |= AM_REG_UART_LCRH_FEN_M;
    471c:	f500 2080 	add.w	r0, r0, #262144	; 0x40000
    4720:	301c      	adds	r0, #28
    4722:	0302      	lsls	r2, r0, #12
    4724:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    4726:	f043 0010 	orr.w	r0, r3, #16
    472a:	62d0      	str	r0, [r2, #44]	; 0x2c

    //
    // Write the FIFO level register.
    //
    AM_REGn(UART, ui32Module, IFLS) = ui32LvlCfg;
    472c:	6351      	str	r1, [r2, #52]	; 0x34
    472e:	4770      	bx	lr

00004730 <am_hal_uart_string_transmit_polled>:
//! @return None.
//
//*****************************************************************************
void
am_hal_uart_string_transmit_polled(uint32_t ui32Module, char *pcString)
{
    4730:	b410      	push	{r4}
    while (*pcString)
    4732:	780c      	ldrb	r4, [r1, #0]
    4734:	b16c      	cbz	r4, 4752 <am_hal_uart_string_transmit_polled+0x22>
    4736:	f500 2080 	add.w	r0, r0, #262144	; 0x40000
    473a:	301c      	adds	r0, #28
    473c:	0300      	lsls	r0, r0, #12
    473e:	f100 0218 	add.w	r2, r0, #24
    {
        //
        // Wait for space, i.e.  TX FIFO EMPTY.
        //
        while (AM_BFRn(UART, ui32Module, FR, TXFF));
    4742:	6813      	ldr	r3, [r2, #0]
    4744:	069b      	lsls	r3, r3, #26
    4746:	d4fc      	bmi.n	4742 <am_hal_uart_string_transmit_polled+0x12>

        //
        // Write the char.
        //
        AM_REGn(UART, ui32Module, DR) = *pcString++;
    4748:	6004      	str	r4, [r0, #0]
    while (*pcString)
    474a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
    474e:	2c00      	cmp	r4, #0
    4750:	d1f7      	bne.n	4742 <am_hal_uart_string_transmit_polled+0x12>
    }
}
    4752:	f85d 4b04 	ldr.w	r4, [sp], #4
    4756:	4770      	bx	lr

00004758 <am_hal_uart_init_buffered>:
//*****************************************************************************
void
am_hal_uart_init_buffered(uint32_t ui32Module,
                          uint8_t *pui8RxArray, uint32_t ui32RxSize,
                          uint8_t *pui8TxArray, uint32_t ui32TxSize)
{
    4758:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    475c:	9e06      	ldr	r6, [sp, #24]
    475e:	4604      	mov	r4, r0
    4760:	461d      	mov	r5, r3
    if ( (pui8RxArray != NULL)  &&  (ui32RxSize > 0) )
    4762:	b101      	cbz	r1, 4766 <am_hal_uart_init_buffered+0xe>
    4764:	b91a      	cbnz	r2, 476e <am_hal_uart_init_buffered+0x16>
        // Initialize the RX ring buffer.
        //
        am_hal_queue_init(&g_psRxQueue[ui32Module], pui8RxArray, 1, ui32RxSize);
    }

    if ( (pui8TxArray != NULL)  &&  (ui32TxSize > 0) )
    4766:	b105      	cbz	r5, 476a <am_hal_uart_init_buffered+0x12>
    4768:	b99e      	cbnz	r6, 4792 <am_hal_uart_init_buffered+0x3a>
    476a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        AM_REGn(UART, ui32Module, IER) |= (AM_REG_UART_IES_RTRIS_M);
    476e:	f500 2380 	add.w	r3, r0, #262144	; 0x40000
    4772:	331c      	adds	r3, #28
    4774:	031f      	lsls	r7, r3, #12
        am_hal_queue_init(&g_psRxQueue[ui32Module], pui8RxArray, 1, ui32RxSize);
    4776:	4613      	mov	r3, r2
        AM_REGn(UART, ui32Module, IER) |= (AM_REG_UART_IES_RTRIS_M);
    4778:	6bba      	ldr	r2, [r7, #56]	; 0x38
        am_hal_queue_init(&g_psRxQueue[ui32Module], pui8RxArray, 1, ui32RxSize);
    477a:	4810      	ldr	r0, [pc, #64]	; (47bc <am_hal_uart_init_buffered+0x64>)
        AM_REGn(UART, ui32Module, IER) |= (AM_REG_UART_IES_RTRIS_M);
    477c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    4780:	63ba      	str	r2, [r7, #56]	; 0x38
        am_hal_queue_init(&g_psRxQueue[ui32Module], pui8RxArray, 1, ui32RxSize);
    4782:	eb04 0744 	add.w	r7, r4, r4, lsl #1
    4786:	eb00 00c7 	add.w	r0, r0, r7, lsl #3
    478a:	2201      	movs	r2, #1
    478c:	f7ff fd46 	bl	421c <am_hal_queue_init>
    4790:	e7e9      	b.n	4766 <am_hal_uart_init_buffered+0xe>
    {
        //
        // Enable the UART TX timeout interrupt.
        //
        AM_REGn(UART, ui32Module, IER) |= (AM_REG_UART_IES_TXRIS_M);
    4792:	f504 2180 	add.w	r1, r4, #262144	; 0x40000
    4796:	311c      	adds	r1, #28
    4798:	030a      	lsls	r2, r1, #12

        //
        // Initialize the TX ring buffer.
        //
        am_hal_queue_init(&g_psTxQueue[ui32Module], pui8TxArray, 1, ui32TxSize);
    479a:	4809      	ldr	r0, [pc, #36]	; (47c0 <am_hal_uart_init_buffered+0x68>)
        AM_REGn(UART, ui32Module, IER) |= (AM_REG_UART_IES_TXRIS_M);
    479c:	6b93      	ldr	r3, [r2, #56]	; 0x38
        am_hal_queue_init(&g_psTxQueue[ui32Module], pui8TxArray, 1, ui32TxSize);
    479e:	eb04 0844 	add.w	r8, r4, r4, lsl #1
        AM_REGn(UART, ui32Module, IER) |= (AM_REG_UART_IES_TXRIS_M);
    47a2:	f043 0420 	orr.w	r4, r3, #32
    47a6:	6394      	str	r4, [r2, #56]	; 0x38
        am_hal_queue_init(&g_psTxQueue[ui32Module], pui8TxArray, 1, ui32TxSize);
    47a8:	4633      	mov	r3, r6
    47aa:	4629      	mov	r1, r5
    47ac:	eb00 00c8 	add.w	r0, r0, r8, lsl #3
    47b0:	2201      	movs	r2, #1
    }
}
    47b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        am_hal_queue_init(&g_psTxQueue[ui32Module], pui8TxArray, 1, ui32TxSize);
    47b6:	f7ff bd31 	b.w	421c <am_hal_queue_init>
    47ba:	bf00      	nop
    47bc:	10000c50 	.word	0x10000c50
    47c0:	10000c80 	.word	0x10000c80

000047c4 <am_hal_uart_service_buffered_timeout_save>:
//! @return None
//
//*****************************************************************************
void
am_hal_uart_service_buffered_timeout_save(uint32_t ui32Module, uint32_t ui32Status)
{
    47c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    47c8:	b083      	sub	sp, #12
    uint8_t ui8Character = '\x00';
    47ca:	2300      	movs	r3, #0

    //
    // Check to see if we have filled the Rx FIFO past the configured limit, or
    // if we have an 'old' character or two sitting in the FIFO.
    //
    if (ui32Status & (AM_REG_UART_IES_RXRIS_M | AM_REG_UART_IES_RTRIS_M))
    47cc:	f011 0f50 	tst.w	r1, #80	; 0x50
{
    47d0:	468a      	mov	sl, r1
    47d2:	4604      	mov	r4, r0
    uint8_t ui8Character = '\x00';
    47d4:	f88d 3007 	strb.w	r3, [sp, #7]
    if (ui32Status & (AM_REG_UART_IES_RXRIS_M | AM_REG_UART_IES_RTRIS_M))
    47d8:	d06a      	beq.n	48b0 <am_hal_uart_service_buffered_timeout_save+0xec>
    {
        //
        // Check to see what our FIFO configuration setting is.
        //
        uint32_t ui32FifoThreshold;
        uint32_t ui32FifoCfg = AM_BFMn(UART, ui32Module, IFLS, RXIFLSEL);
    47da:	f500 2580 	add.w	r5, r0, #262144	; 0x40000
    47de:	351c      	adds	r5, #28
    47e0:	032d      	lsls	r5, r5, #12
    47e2:	6b68      	ldr	r0, [r5, #52]	; 0x34
    47e4:	f000 0138 	and.w	r1, r0, #56	; 0x38
    47e8:	2920      	cmp	r1, #32
    47ea:	f200 808b 	bhi.w	4904 <am_hal_uart_service_buffered_timeout_save+0x140>
    47ee:	4a6b      	ldr	r2, [pc, #428]	; (499c <am_hal_uart_service_buffered_timeout_save+0x1d8>)
    47f0:	f812 8001 	ldrb.w	r8, [r2, r1]
            // the FIFO.
            //
            if ( (ui32FifoEntry & 0xF00) == 0)
            {
                ui8Character = ui32FifoEntry & 0xFF;
                am_hal_queue_item_add(&g_psRxQueue[ui32Module], &ui8Character, 1);
    47f4:	4b6a      	ldr	r3, [pc, #424]	; (49a0 <am_hal_uart_service_buffered_timeout_save+0x1dc>)
    47f6:	462f      	mov	r7, r5
            }

            //
            // Leave one byte to trigger the RX timeout interrupt.
            //
            if ( ++ui32Count >= (ui32FifoThreshold - 1) )
    47f8:	f108 38ff 	add.w	r8, r8, #4294967295
        while (!AM_BFRn(UART, ui32Module, FR, RXFE))
    47fc:	f857 6f18 	ldr.w	r6, [r7, #24]!
    4800:	f108 30ff 	add.w	r0, r8, #4294967295
                am_hal_queue_item_add(&g_psRxQueue[ui32Module], &ui8Character, 1);
    4804:	eb04 0144 	add.w	r1, r4, r4, lsl #1
        while (!AM_BFRn(UART, ui32Module, FR, RXFE))
    4808:	06f6      	lsls	r6, r6, #27
    480a:	f000 0b03 	and.w	fp, r0, #3
                am_hal_queue_item_add(&g_psRxQueue[ui32Module], &ui8Character, 1);
    480e:	eb03 09c1 	add.w	r9, r3, r1, lsl #3
        while (!AM_BFRn(UART, ui32Module, FR, RXFE))
    4812:	d44d      	bmi.n	48b0 <am_hal_uart_service_buffered_timeout_save+0xec>
            ui32FifoEntry = AM_REGn(UART, ui32Module, DR);
    4814:	682e      	ldr	r6, [r5, #0]
            if ( (ui32FifoEntry & 0xF00) == 0)
    4816:	f416 6f70 	tst.w	r6, #3840	; 0xf00
    481a:	f000 809a 	beq.w	4952 <am_hal_uart_service_buffered_timeout_save+0x18e>
            if ( ++ui32Count >= (ui32FifoThreshold - 1) )
    481e:	2601      	movs	r6, #1
    4820:	4546      	cmp	r6, r8
    4822:	d245      	bcs.n	48b0 <am_hal_uart_service_buffered_timeout_save+0xec>
    4824:	f1bb 0f00 	cmp.w	fp, #0
    4828:	d021      	beq.n	486e <am_hal_uart_service_buffered_timeout_save+0xaa>
    482a:	45b3      	cmp	fp, r6
    482c:	d014      	beq.n	4858 <am_hal_uart_service_buffered_timeout_save+0x94>
    482e:	f1bb 0f02 	cmp.w	fp, #2
    4832:	d008      	beq.n	4846 <am_hal_uart_service_buffered_timeout_save+0x82>
        while (!AM_BFRn(UART, ui32Module, FR, RXFE))
    4834:	683a      	ldr	r2, [r7, #0]
    4836:	06d3      	lsls	r3, r2, #27
    4838:	d43a      	bmi.n	48b0 <am_hal_uart_service_buffered_timeout_save+0xec>
            ui32FifoEntry = AM_REGn(UART, ui32Module, DR);
    483a:	682b      	ldr	r3, [r5, #0]
            if ( (ui32FifoEntry & 0xF00) == 0)
    483c:	f413 6f70 	tst.w	r3, #3840	; 0xf00
    4840:	f000 8090 	beq.w	4964 <am_hal_uart_service_buffered_timeout_save+0x1a0>
            if ( ++ui32Count >= (ui32FifoThreshold - 1) )
    4844:	3601      	adds	r6, #1
        while (!AM_BFRn(UART, ui32Module, FR, RXFE))
    4846:	6838      	ldr	r0, [r7, #0]
    4848:	06c0      	lsls	r0, r0, #27
    484a:	d431      	bmi.n	48b0 <am_hal_uart_service_buffered_timeout_save+0xec>
            ui32FifoEntry = AM_REGn(UART, ui32Module, DR);
    484c:	682b      	ldr	r3, [r5, #0]
            if ( (ui32FifoEntry & 0xF00) == 0)
    484e:	f413 6f70 	tst.w	r3, #3840	; 0xf00
    4852:	f000 8090 	beq.w	4976 <am_hal_uart_service_buffered_timeout_save+0x1b2>
            if ( ++ui32Count >= (ui32FifoThreshold - 1) )
    4856:	3601      	adds	r6, #1
        while (!AM_BFRn(UART, ui32Module, FR, RXFE))
    4858:	6839      	ldr	r1, [r7, #0]
    485a:	06c9      	lsls	r1, r1, #27
    485c:	d428      	bmi.n	48b0 <am_hal_uart_service_buffered_timeout_save+0xec>
            ui32FifoEntry = AM_REGn(UART, ui32Module, DR);
    485e:	682b      	ldr	r3, [r5, #0]
            if ( (ui32FifoEntry & 0xF00) == 0)
    4860:	f413 6f70 	tst.w	r3, #3840	; 0xf00
    4864:	f000 8090 	beq.w	4988 <am_hal_uart_service_buffered_timeout_save+0x1c4>
            if ( ++ui32Count >= (ui32FifoThreshold - 1) )
    4868:	3601      	adds	r6, #1
    486a:	4546      	cmp	r6, r8
    486c:	d220      	bcs.n	48b0 <am_hal_uart_service_buffered_timeout_save+0xec>
        while (!AM_BFRn(UART, ui32Module, FR, RXFE))
    486e:	683a      	ldr	r2, [r7, #0]
    4870:	06d0      	lsls	r0, r2, #27
    4872:	d41d      	bmi.n	48b0 <am_hal_uart_service_buffered_timeout_save+0xec>
            ui32FifoEntry = AM_REGn(UART, ui32Module, DR);
    4874:	682b      	ldr	r3, [r5, #0]
            if ( (ui32FifoEntry & 0xF00) == 0)
    4876:	f413 6f70 	tst.w	r3, #3840	; 0xf00
    487a:	d046      	beq.n	490a <am_hal_uart_service_buffered_timeout_save+0x146>
        while (!AM_BFRn(UART, ui32Module, FR, RXFE))
    487c:	6838      	ldr	r0, [r7, #0]
    487e:	06c3      	lsls	r3, r0, #27
            if ( ++ui32Count >= (ui32FifoThreshold - 1) )
    4880:	f106 0601 	add.w	r6, r6, #1
        while (!AM_BFRn(UART, ui32Module, FR, RXFE))
    4884:	d414      	bmi.n	48b0 <am_hal_uart_service_buffered_timeout_save+0xec>
            ui32FifoEntry = AM_REGn(UART, ui32Module, DR);
    4886:	682b      	ldr	r3, [r5, #0]
            if ( (ui32FifoEntry & 0xF00) == 0)
    4888:	f413 6f70 	tst.w	r3, #3840	; 0xf00
    488c:	d046      	beq.n	491c <am_hal_uart_service_buffered_timeout_save+0x158>
        while (!AM_BFRn(UART, ui32Module, FR, RXFE))
    488e:	6839      	ldr	r1, [r7, #0]
    4890:	06ca      	lsls	r2, r1, #27
    4892:	d40d      	bmi.n	48b0 <am_hal_uart_service_buffered_timeout_save+0xec>
            ui32FifoEntry = AM_REGn(UART, ui32Module, DR);
    4894:	682b      	ldr	r3, [r5, #0]
            if ( (ui32FifoEntry & 0xF00) == 0)
    4896:	f413 6f70 	tst.w	r3, #3840	; 0xf00
    489a:	d048      	beq.n	492e <am_hal_uart_service_buffered_timeout_save+0x16a>
        while (!AM_BFRn(UART, ui32Module, FR, RXFE))
    489c:	683a      	ldr	r2, [r7, #0]
    489e:	06d3      	lsls	r3, r2, #27
    48a0:	d406      	bmi.n	48b0 <am_hal_uart_service_buffered_timeout_save+0xec>
            ui32FifoEntry = AM_REGn(UART, ui32Module, DR);
    48a2:	682b      	ldr	r3, [r5, #0]
            if ( (ui32FifoEntry & 0xF00) == 0)
    48a4:	f413 6f70 	tst.w	r3, #3840	; 0xf00
    48a8:	d04a      	beq.n	4940 <am_hal_uart_service_buffered_timeout_save+0x17c>
            if ( ++ui32Count >= (ui32FifoThreshold - 1) )
    48aa:	3603      	adds	r6, #3
    48ac:	4546      	cmp	r6, r8
    48ae:	d3de      	bcc.n	486e <am_hal_uart_service_buffered_timeout_save+0xaa>

    //
    // Check to see if our TX buffer has been recently emptied. If so, we
    // should refill it from the TX ring buffer.
    //
    if (ui32Status & AM_REG_UART_IES_TXRIS_M)
    48b0:	f01a 0f20 	tst.w	sl, #32
    48b4:	d023      	beq.n	48fe <am_hal_uart_service_buffered_timeout_save+0x13a>
    {
        //
        // Keep refilling until the fifo is full, or the ring buffer is empty,
        // whichever happens first.
        //
        while (am_hal_queue_data_left(&g_psTxQueue[ui32Module]) &&
    48b6:	4d3b      	ldr	r5, [pc, #236]	; (49a4 <am_hal_uart_service_buffered_timeout_save+0x1e0>)
    48b8:	eb04 0744 	add.w	r7, r4, r4, lsl #1
    48bc:	eb05 08c7 	add.w	r8, r5, r7, lsl #3
    48c0:	f8d8 6008 	ldr.w	r6, [r8, #8]
    48c4:	b1de      	cbz	r6, 48fe <am_hal_uart_service_buffered_timeout_save+0x13a>
               !AM_BFRn(UART, ui32Module, FR, TXFF))
    48c6:	f504 2480 	add.w	r4, r4, #262144	; 0x40000
    48ca:	341c      	adds	r4, #28
    48cc:	0325      	lsls	r5, r4, #12
    48ce:	f105 0b18 	add.w	fp, r5, #24
    48d2:	69a8      	ldr	r0, [r5, #24]
        while (am_hal_queue_data_left(&g_psTxQueue[ui32Module]) &&
    48d4:	0681      	lsls	r1, r0, #26
    48d6:	d412      	bmi.n	48fe <am_hal_uart_service_buffered_timeout_save+0x13a>
    48d8:	46c1      	mov	r9, r8
    48da:	e003      	b.n	48e4 <am_hal_uart_service_buffered_timeout_save+0x120>
               !AM_BFRn(UART, ui32Module, FR, TXFF))
    48dc:	f8db 3000 	ldr.w	r3, [fp]
        while (am_hal_queue_data_left(&g_psTxQueue[ui32Module]) &&
    48e0:	069a      	lsls	r2, r3, #26
    48e2:	d40c      	bmi.n	48fe <am_hal_uart_service_buffered_timeout_save+0x13a>
        {
            am_hal_queue_item_get(&g_psTxQueue[ui32Module], &ui8Character, 1);
    48e4:	2201      	movs	r2, #1
    48e6:	f10d 0107 	add.w	r1, sp, #7
    48ea:	4640      	mov	r0, r8
    48ec:	f7ff fd32 	bl	4354 <am_hal_queue_item_get>
            AM_REGn(UART, ui32Module , DR) = ui8Character;
    48f0:	f89d 1007 	ldrb.w	r1, [sp, #7]
    48f4:	6029      	str	r1, [r5, #0]
        while (am_hal_queue_data_left(&g_psTxQueue[ui32Module]) &&
    48f6:	f8d9 2008 	ldr.w	r2, [r9, #8]
    48fa:	2a00      	cmp	r2, #0
    48fc:	d1ee      	bne.n	48dc <am_hal_uart_service_buffered_timeout_save+0x118>
        }
    }
}
    48fe:	b003      	add	sp, #12
    4900:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        uint32_t ui32FifoCfg = AM_BFMn(UART, ui32Module, IFLS, RXIFLSEL);
    4904:	f04f 0820 	mov.w	r8, #32
    4908:	e774      	b.n	47f4 <am_hal_uart_service_buffered_timeout_save+0x30>
                am_hal_queue_item_add(&g_psRxQueue[ui32Module], &ui8Character, 1);
    490a:	2201      	movs	r2, #1
    490c:	f10d 0107 	add.w	r1, sp, #7
    4910:	4648      	mov	r0, r9
                ui8Character = ui32FifoEntry & 0xFF;
    4912:	f88d 3007 	strb.w	r3, [sp, #7]
                am_hal_queue_item_add(&g_psRxQueue[ui32Module], &ui8Character, 1);
    4916:	f7ff fc8d 	bl	4234 <am_hal_queue_item_add>
    491a:	e7af      	b.n	487c <am_hal_uart_service_buffered_timeout_save+0xb8>
    491c:	2201      	movs	r2, #1
    491e:	f10d 0107 	add.w	r1, sp, #7
    4922:	4648      	mov	r0, r9
                ui8Character = ui32FifoEntry & 0xFF;
    4924:	f88d 3007 	strb.w	r3, [sp, #7]
                am_hal_queue_item_add(&g_psRxQueue[ui32Module], &ui8Character, 1);
    4928:	f7ff fc84 	bl	4234 <am_hal_queue_item_add>
    492c:	e7af      	b.n	488e <am_hal_uart_service_buffered_timeout_save+0xca>
    492e:	2201      	movs	r2, #1
    4930:	f10d 0107 	add.w	r1, sp, #7
    4934:	4648      	mov	r0, r9
                ui8Character = ui32FifoEntry & 0xFF;
    4936:	f88d 3007 	strb.w	r3, [sp, #7]
                am_hal_queue_item_add(&g_psRxQueue[ui32Module], &ui8Character, 1);
    493a:	f7ff fc7b 	bl	4234 <am_hal_queue_item_add>
    493e:	e7ad      	b.n	489c <am_hal_uart_service_buffered_timeout_save+0xd8>
    4940:	2201      	movs	r2, #1
    4942:	f10d 0107 	add.w	r1, sp, #7
    4946:	4648      	mov	r0, r9
                ui8Character = ui32FifoEntry & 0xFF;
    4948:	f88d 3007 	strb.w	r3, [sp, #7]
                am_hal_queue_item_add(&g_psRxQueue[ui32Module], &ui8Character, 1);
    494c:	f7ff fc72 	bl	4234 <am_hal_queue_item_add>
    4950:	e7ab      	b.n	48aa <am_hal_uart_service_buffered_timeout_save+0xe6>
    4952:	2201      	movs	r2, #1
    4954:	f10d 0107 	add.w	r1, sp, #7
    4958:	4648      	mov	r0, r9
                ui8Character = ui32FifoEntry & 0xFF;
    495a:	f88d 6007 	strb.w	r6, [sp, #7]
                am_hal_queue_item_add(&g_psRxQueue[ui32Module], &ui8Character, 1);
    495e:	f7ff fc69 	bl	4234 <am_hal_queue_item_add>
    4962:	e75c      	b.n	481e <am_hal_uart_service_buffered_timeout_save+0x5a>
    4964:	4632      	mov	r2, r6
    4966:	f10d 0107 	add.w	r1, sp, #7
    496a:	4648      	mov	r0, r9
                ui8Character = ui32FifoEntry & 0xFF;
    496c:	f88d 3007 	strb.w	r3, [sp, #7]
                am_hal_queue_item_add(&g_psRxQueue[ui32Module], &ui8Character, 1);
    4970:	f7ff fc60 	bl	4234 <am_hal_queue_item_add>
    4974:	e766      	b.n	4844 <am_hal_uart_service_buffered_timeout_save+0x80>
    4976:	2201      	movs	r2, #1
    4978:	f10d 0107 	add.w	r1, sp, #7
    497c:	4648      	mov	r0, r9
                ui8Character = ui32FifoEntry & 0xFF;
    497e:	f88d 3007 	strb.w	r3, [sp, #7]
                am_hal_queue_item_add(&g_psRxQueue[ui32Module], &ui8Character, 1);
    4982:	f7ff fc57 	bl	4234 <am_hal_queue_item_add>
    4986:	e766      	b.n	4856 <am_hal_uart_service_buffered_timeout_save+0x92>
    4988:	2201      	movs	r2, #1
    498a:	f10d 0107 	add.w	r1, sp, #7
    498e:	4648      	mov	r0, r9
                ui8Character = ui32FifoEntry & 0xFF;
    4990:	f88d 3007 	strb.w	r3, [sp, #7]
                am_hal_queue_item_add(&g_psRxQueue[ui32Module], &ui8Character, 1);
    4994:	f7ff fc4e 	bl	4234 <am_hal_queue_item_add>
    4998:	e766      	b.n	4868 <am_hal_uart_service_buffered_timeout_save+0xa4>
    499a:	bf00      	nop
    499c:	00004d10 	.word	0x00004d10
    49a0:	10000c50 	.word	0x10000c50
    49a4:	10000c80 	.word	0x10000c80

000049a8 <am_hal_uart_char_transmit_buffered>:
//! @return None.
//
//*****************************************************************************
void
am_hal_uart_char_transmit_buffered(uint32_t ui32Module, char cChar)
{
    49a8:	b510      	push	{r4, lr}
    //
    // Check the status of the Tx fifo and the Tx ring buffer.
    //
    if (am_hal_queue_empty(&g_psTxQueue[ui32Module]) &&
    49aa:	0042      	lsls	r2, r0, #1
{
    49ac:	b082      	sub	sp, #8
    if (am_hal_queue_empty(&g_psTxQueue[ui32Module]) &&
    49ae:	4c0f      	ldr	r4, [pc, #60]	; (49ec <am_hal_uart_char_transmit_buffered+0x44>)
{
    49b0:	f88d 1007 	strb.w	r1, [sp, #7]
    if (am_hal_queue_empty(&g_psTxQueue[ui32Module]) &&
    49b4:	1813      	adds	r3, r2, r0
    49b6:	eb04 01c3 	add.w	r1, r4, r3, lsl #3
    49ba:	688b      	ldr	r3, [r1, #8]
    49bc:	b933      	cbnz	r3, 49cc <am_hal_uart_char_transmit_buffered+0x24>
        !AM_BFRn(UART, ui32Module, FR, TXFF))
    49be:	f500 2180 	add.w	r1, r0, #262144	; 0x40000
    49c2:	311c      	adds	r1, #28
    49c4:	030b      	lsls	r3, r1, #12
    49c6:	6999      	ldr	r1, [r3, #24]
    if (am_hal_queue_empty(&g_psTxQueue[ui32Module]) &&
    49c8:	0689      	lsls	r1, r1, #26
    49ca:	d509      	bpl.n	49e0 <am_hal_uart_char_transmit_buffered+0x38>
        // already in use. In either case, we need to use the ring buffer
        // to make sure that the transmitted data gets sent in the right
        // order. If the buffer is already full, we will simply lose this
        // byte.
        //
        am_hal_queue_item_add(&g_psTxQueue[ui32Module], &cChar, 1);
    49cc:	4410      	add	r0, r2
    49ce:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
    49d2:	2201      	movs	r2, #1
    49d4:	f10d 0107 	add.w	r1, sp, #7
    49d8:	f7ff fc2c 	bl	4234 <am_hal_queue_item_add>
    }
}
    49dc:	b002      	add	sp, #8
    49de:	bd10      	pop	{r4, pc}
        AM_REGn(UART, ui32Module, DR) = cChar;
    49e0:	f89d 0007 	ldrb.w	r0, [sp, #7]
    49e4:	6018      	str	r0, [r3, #0]
}
    49e6:	b002      	add	sp, #8
    49e8:	bd10      	pop	{r4, pc}
    49ea:	bf00      	nop
    49ec:	10000c80 	.word	0x10000c80

000049f0 <am_hal_uart_char_receive_buffered>:
//*****************************************************************************
uint32_t
am_hal_uart_char_receive_buffered(uint32_t ui32Module,
                                  char *pcString,
                                  uint32_t ui32MaxChars)
{
    49f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    uint32_t ui32NumChars = 0;

    //
    // Loop until ui32MaxChars or until empty.
    //
    while (am_hal_queue_data_left(&g_psRxQueue[ui32Module]) && ui32MaxChars)
    49f4:	4c3a      	ldr	r4, [pc, #232]	; (4ae0 <am_hal_uart_char_receive_buffered+0xf0>)
    49f6:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    49fa:	eb04 04c0 	add.w	r4, r4, r0, lsl #3
    49fe:	f8d4 9008 	ldr.w	r9, [r4, #8]
    4a02:	f1b9 0f00 	cmp.w	r9, #0
    4a06:	d066      	beq.n	4ad6 <am_hal_uart_char_receive_buffered+0xe6>
    4a08:	2a00      	cmp	r2, #0
    4a0a:	d067      	beq.n	4adc <am_hal_uart_char_receive_buffered+0xec>
    4a0c:	46a2      	mov	sl, r4
    4a0e:	1e53      	subs	r3, r2, #1
    4a10:	4617      	mov	r7, r2
    {
        //
        // Pull a char out of the ring buffer.
        //
        am_hal_queue_item_get(&g_psRxQueue[ui32Module], pcString, 1);
    4a12:	4620      	mov	r0, r4
    4a14:	2201      	movs	r2, #1
    4a16:	460d      	mov	r5, r1
    4a18:	f003 0803 	and.w	r8, r3, #3
    4a1c:	f7ff fc9a 	bl	4354 <am_hal_queue_item_get>
    while (am_hal_queue_data_left(&g_psRxQueue[ui32Module]) && ui32MaxChars)
    4a20:	f85a 1f08 	ldr.w	r1, [sl, #8]!
    4a24:	4626      	mov	r6, r4
        // Subtract from ui32MaxChars.
        // Add to ui32NumChars.
        // Move pointer in buffer.
        //
        ui32MaxChars--;
        ui32NumChars++;
    4a26:	f04f 0901 	mov.w	r9, #1
    while (am_hal_queue_data_left(&g_psRxQueue[ui32Module]) && ui32MaxChars)
    4a2a:	2900      	cmp	r1, #0
    4a2c:	d053      	beq.n	4ad6 <am_hal_uart_char_receive_buffered+0xe6>
    4a2e:	2f01      	cmp	r7, #1
    4a30:	d051      	beq.n	4ad6 <am_hal_uart_char_receive_buffered+0xe6>
    4a32:	f1b8 0f00 	cmp.w	r8, #0
    4a36:	d026      	beq.n	4a86 <am_hal_uart_char_receive_buffered+0x96>
    4a38:	f1b8 0f01 	cmp.w	r8, #1
    4a3c:	d017      	beq.n	4a6e <am_hal_uart_char_receive_buffered+0x7e>
    4a3e:	f1b8 0f02 	cmp.w	r8, #2
    4a42:	d00a      	beq.n	4a5a <am_hal_uart_char_receive_buffered+0x6a>
        am_hal_queue_item_get(&g_psRxQueue[ui32Module], pcString, 1);
    4a44:	464a      	mov	r2, r9
    4a46:	1c69      	adds	r1, r5, #1
    4a48:	4620      	mov	r0, r4
    4a4a:	f7ff fc83 	bl	4354 <am_hal_queue_item_get>
    while (am_hal_queue_data_left(&g_psRxQueue[ui32Module]) && ui32MaxChars)
    4a4e:	f8da 2000 	ldr.w	r2, [sl]
        ui32NumChars++;
    4a52:	f04f 0902 	mov.w	r9, #2
    while (am_hal_queue_data_left(&g_psRxQueue[ui32Module]) && ui32MaxChars)
    4a56:	2a00      	cmp	r2, #0
    4a58:	d03d      	beq.n	4ad6 <am_hal_uart_char_receive_buffered+0xe6>
        am_hal_queue_item_get(&g_psRxQueue[ui32Module], pcString, 1);
    4a5a:	eb05 0109 	add.w	r1, r5, r9
    4a5e:	2201      	movs	r2, #1
    4a60:	4620      	mov	r0, r4
    4a62:	f7ff fc77 	bl	4354 <am_hal_queue_item_get>
    while (am_hal_queue_data_left(&g_psRxQueue[ui32Module]) && ui32MaxChars)
    4a66:	68b0      	ldr	r0, [r6, #8]
        ui32NumChars++;
    4a68:	f109 0901 	add.w	r9, r9, #1
    while (am_hal_queue_data_left(&g_psRxQueue[ui32Module]) && ui32MaxChars)
    4a6c:	b398      	cbz	r0, 4ad6 <am_hal_uart_char_receive_buffered+0xe6>
        am_hal_queue_item_get(&g_psRxQueue[ui32Module], pcString, 1);
    4a6e:	eb05 0109 	add.w	r1, r5, r9
    4a72:	2201      	movs	r2, #1
    4a74:	4620      	mov	r0, r4
    4a76:	f7ff fc6d 	bl	4354 <am_hal_queue_item_get>
    while (am_hal_queue_data_left(&g_psRxQueue[ui32Module]) && ui32MaxChars)
    4a7a:	68b3      	ldr	r3, [r6, #8]
        ui32NumChars++;
    4a7c:	f109 0901 	add.w	r9, r9, #1
    while (am_hal_queue_data_left(&g_psRxQueue[ui32Module]) && ui32MaxChars)
    4a80:	b34b      	cbz	r3, 4ad6 <am_hal_uart_char_receive_buffered+0xe6>
    4a82:	454f      	cmp	r7, r9
    4a84:	d027      	beq.n	4ad6 <am_hal_uart_char_receive_buffered+0xe6>
        am_hal_queue_item_get(&g_psRxQueue[ui32Module], pcString, 1);
    4a86:	eb05 0109 	add.w	r1, r5, r9
    4a8a:	2201      	movs	r2, #1
    4a8c:	4620      	mov	r0, r4
    4a8e:	f7ff fc61 	bl	4354 <am_hal_queue_item_get>
    4a92:	2201      	movs	r2, #1
    while (am_hal_queue_data_left(&g_psRxQueue[ui32Module]) && ui32MaxChars)
    4a94:	68b3      	ldr	r3, [r6, #8]
        ui32NumChars++;
    4a96:	4491      	add	r9, r2
        am_hal_queue_item_get(&g_psRxQueue[ui32Module], pcString, 1);
    4a98:	4620      	mov	r0, r4
    4a9a:	eb05 0109 	add.w	r1, r5, r9
        ui32NumChars++;
    4a9e:	46ca      	mov	sl, r9
    while (am_hal_queue_data_left(&g_psRxQueue[ui32Module]) && ui32MaxChars)
    4aa0:	b1cb      	cbz	r3, 4ad6 <am_hal_uart_char_receive_buffered+0xe6>
        am_hal_queue_item_get(&g_psRxQueue[ui32Module], pcString, 1);
    4aa2:	f7ff fc57 	bl	4354 <am_hal_queue_item_get>
    4aa6:	2201      	movs	r2, #1
    while (am_hal_queue_data_left(&g_psRxQueue[ui32Module]) && ui32MaxChars)
    4aa8:	68b3      	ldr	r3, [r6, #8]
        ui32NumChars++;
    4aaa:	4491      	add	r9, r2
        am_hal_queue_item_get(&g_psRxQueue[ui32Module], pcString, 1);
    4aac:	4620      	mov	r0, r4
    4aae:	eb05 0109 	add.w	r1, r5, r9
    while (am_hal_queue_data_left(&g_psRxQueue[ui32Module]) && ui32MaxChars)
    4ab2:	b183      	cbz	r3, 4ad6 <am_hal_uart_char_receive_buffered+0xe6>
        am_hal_queue_item_get(&g_psRxQueue[ui32Module], pcString, 1);
    4ab4:	f7ff fc4e 	bl	4354 <am_hal_queue_item_get>
    while (am_hal_queue_data_left(&g_psRxQueue[ui32Module]) && ui32MaxChars)
    4ab8:	68b3      	ldr	r3, [r6, #8]
        ui32NumChars++;
    4aba:	f10a 0902 	add.w	r9, sl, #2
        am_hal_queue_item_get(&g_psRxQueue[ui32Module], pcString, 1);
    4abe:	2201      	movs	r2, #1
    4ac0:	4620      	mov	r0, r4
    4ac2:	eb05 0109 	add.w	r1, r5, r9
    while (am_hal_queue_data_left(&g_psRxQueue[ui32Module]) && ui32MaxChars)
    4ac6:	b133      	cbz	r3, 4ad6 <am_hal_uart_char_receive_buffered+0xe6>
        am_hal_queue_item_get(&g_psRxQueue[ui32Module], pcString, 1);
    4ac8:	f7ff fc44 	bl	4354 <am_hal_queue_item_get>
    while (am_hal_queue_data_left(&g_psRxQueue[ui32Module]) && ui32MaxChars)
    4acc:	68b1      	ldr	r1, [r6, #8]
        ui32NumChars++;
    4ace:	f10a 0903 	add.w	r9, sl, #3
    while (am_hal_queue_data_left(&g_psRxQueue[ui32Module]) && ui32MaxChars)
    4ad2:	2900      	cmp	r1, #0
    4ad4:	d1d5      	bne.n	4a82 <am_hal_uart_char_receive_buffered+0x92>

    //
    // return the number of chars received.
    //
    return ui32NumChars;
}
    4ad6:	4648      	mov	r0, r9
    4ad8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    uint32_t ui32NumChars = 0;
    4adc:	4691      	mov	r9, r2
    return ui32NumChars;
    4ade:	e7fa      	b.n	4ad6 <am_hal_uart_char_receive_buffered+0xe6>
    4ae0:	10000c50 	.word	0x10000c50

00004ae4 <am_hal_vcomp_disable>:
//
//*****************************************************************************
void
am_hal_vcomp_disable(void)
{
    AM_REG(VCOMP, PWDKEY) = AM_REG_VCOMP_PWDKEY_KEYVAL;
    4ae4:	4b01      	ldr	r3, [pc, #4]	; (4aec <am_hal_vcomp_disable+0x8>)
    4ae6:	2237      	movs	r2, #55	; 0x37
    4ae8:	601a      	str	r2, [r3, #0]
    4aea:	4770      	bx	lr
    4aec:	4000c008 	.word	0x4000c008

00004af0 <memcpy>:
    4af0:	b510      	push	{r4, lr}
    4af2:	1e43      	subs	r3, r0, #1
    4af4:	440a      	add	r2, r1
    4af6:	4291      	cmp	r1, r2
    4af8:	d100      	bne.n	4afc <memcpy+0xc>
    4afa:	bd10      	pop	{r4, pc}
    4afc:	f811 4b01 	ldrb.w	r4, [r1], #1
    4b00:	f803 4f01 	strb.w	r4, [r3, #1]!
    4b04:	e7f7      	b.n	4af6 <memcpy+0x6>
	...

00004b08 <g_sEm9304IOMConfigSPI>:
    4b08:	0001 0000 1200 007a 0000 1414               ......z.....

00004b14 <g_sEm9304>:
	...
    4b1c:	002a 0000 002c 0000                         *...,...

00004b24 <am_hal_cachectrl_defaults>:
    4b24:	0001 5000 0300 0001 0101 0001 6d61 685f     ...P........am_h
    4b34:	6c61 635f 6b6c 6567 5f6e 7973 6373 6b6c     al_clkgen_sysclk
    4b44:	735f 6c65 6365 2874 3a29 6920 766e 6c61     _select(): inval
    4b54:	6469 6320 6f6c 6b63 7320 7465 6974 676e     id clock setting
    4b64:	002e 0000 2e2e 2e5c 5c2e 6d61 685f 6c61     ......\..\am_hal
    4b74:	635f 6b6c 6567 2e6e 0063 0000 6854 2065     _clkgen.c...The 
    4b84:	6966 6f66 6320 756f 646c 276e 2074 6966     fifo couldn't fi
    4b94:	2074 6874 2065 6572 7571 7365 6574 2064     t the requested 
    4ba4:	756e 626d 7265 6f20 2066 7962 6574 0073     number of bytes.
    4bb4:	2e2e 2e5c 5c2e 6d61 685f 6c61 695f 6d6f     ..\..\am_hal_iom
    4bc4:	632e 0000 6854 2065 6966 6f66 6420 656f     .c..The fifo doe
    4bd4:	6e73 7427 6320 6e6f 6174 6e69 7420 6568     sn't contain the
    4be4:	7220 7165 6575 7473 6465 6e20 6d75 6562      requested numbe
    4bf4:	2072 666f 6220 7479 7365 002e 7254 6979     r of bytes..Tryi
    4c04:	676e 7420 206f 6964 6173 6c62 2065 6e61     ng to disable an
    4c14:	4920 4d4f 6d20 646f 6c75 2065 6874 7461      IOM module that
    4c24:	6420 656f 6e73 7427 6520 6978 7473 002e      doesn't exist..
    4c34:	7254 6979 676e 7420 206f 6e65 6261 656c     Trying to enable
    4c44:	6120 206e 4f49 204d 6f6d 7564 656c 7420      an IOM module t
    4c54:	6168 2074 6f64 7365 276e 2074 7865 7369     hat doesn't exis
    4c64:	2e74 0000 7254 6979 676e 7420 206f 6f64     t...Trying to do
    4c74:	6120 3020 6220 7479 2065 7274 6e61 6173      a 0 byte transa
    4c84:	7463 6f69 006e 0000 5053 2049 7274 6e61     ction...SPI tran
    4c94:	6673 7265 7420 6f6f 6220 6769 002e 0000     sfer too big....
    4ca4:	6e49 6176 696c 2064 6948 4620 6572 7571     Invalid Hi Frequ
    4cb4:	6e65 7963 6620 726f 4920 4d4f 002e 0000     ency for IOM....
    4cc4:	6143 6e6e 746f 6520 616e 6c62 2065 6f6d     Cannot enable mo
    4cd4:	6572 7420 6168 206e 6e6f 2065 6570 6972     re than one peri
    4ce4:	6870 7265 6c61 6120 2074 2061 6974 656d     pheral at a time
    4cf4:	002e 0000 2e2e 2e5c 5c2e 6d61 685f 6c61     ......\..\am_hal
    4d04:	705f 7277 7463 6c72 632e 0000               _pwrctrl.c..

00004d10 <CSWTCH.39>:
    4d10:	2004 2020 2020 2020 2008 2020 2020 2020     .       .       
    4d20:	2010 2020 2020 2020 2018 2020 2020 2020     .       .       
    4d30:	001c 0000 6e49 6574 6567 2072 6964 6976     ....Integer divi
    4d40:	6f73 2072 554d 5453 6220 2065 7267 6165     sor MUST be grea
    4d50:	6574 2072 6874 6e61 6f20 2072 7165 6175     ter than or equa
    4d60:	206c 6f74 3120 002e 2e2e 2e5c 5c2e 6d61     l to 1....\..\am
    4d70:	685f 6c61 755f 7261 2e74 0063 7254 6979     _hal_uart.c.Tryi
    4d80:	676e 7420 206f 6964 6173 6c62 2065 2061     ng to disable a 
    4d90:	4155 5452 6d20 646f 6c75 2065 6874 7461     UART module that
    4da0:	6420 656f 6e73 7427 6520 6978 7473 0000      doesn't exist..
