// Seed: 964435472
module module_0 (
    id_1
);
  input wire id_1;
  parameter id_2 = 1;
  wire id_3;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  tri0 id_2, id_3;
  id_4(
      1
  );
  wire id_5, id_6, id_7;
  assign id_2 = -1;
  assign id_2 = id_7;
  logic [7:0] id_8, id_9, id_10, id_11, id_12;
  initial begin : LABEL_0
    id_11[1'b0] <= 1'b0;
  end
  module_0 modCall_1 (id_5);
  id_13 :
  assert property (@(posedge id_13) id_10);
  wire id_14;
endmodule
