INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/albad/LaboratorioD/XADC_FIFO_Entregable/project_XADC_v2018_4.srcs/sim_1/new/prueba_xadc_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prueba_xadc_tb'
