   1              		.file	"ch32v30x_tim.c"
   2              		.option nopic
   3              		.attribute arch, "rv32i2p0_m2p0_a2p0_f2p0_c2p0_xw"
   4              		.attribute unaligned_access, 0
   5              		.attribute stack_align, 16
   6              		.text
   7              	.Ltext0:
   8              		.cfi_sections	.debug_frame
   9              		.file 0 "C:\\Users\\localhost\\Documents\\turbomoskal-repo\\qqexpert\\firmware\\MasterController\\
  10              		.section	.text.TI1_Config,"ax",@progbits
  11              		.align	1
  13              	TI1_Config:
  14              	.LFB116:
  15              		.file 1 "../Peripheral/src/ch32v30x_tim.c"
   1:../Peripheral/src/ch32v30x_tim.c **** /********************************** (C) COPYRIGHT *******************************
   2:../Peripheral/src/ch32v30x_tim.c **** * File Name          : ch32v30x_tim.c
   3:../Peripheral/src/ch32v30x_tim.c **** * Author             : WCH
   4:../Peripheral/src/ch32v30x_tim.c **** * Version            : V1.0.0
   5:../Peripheral/src/ch32v30x_tim.c **** * Date               : 2024/03/06
   6:../Peripheral/src/ch32v30x_tim.c **** * Description        : This file provides all the TIM firmware functions.
   7:../Peripheral/src/ch32v30x_tim.c **** *********************************************************************************
   8:../Peripheral/src/ch32v30x_tim.c **** * Copyright (c) 2021 Nanjing Qinheng Microelectronics Co., Ltd.
   9:../Peripheral/src/ch32v30x_tim.c **** * Attention: This software (modified or not) and binary are used for 
  10:../Peripheral/src/ch32v30x_tim.c **** * microcontroller manufactured by Nanjing Qinheng Microelectronics.
  11:../Peripheral/src/ch32v30x_tim.c **** *******************************************************************************/
  12:../Peripheral/src/ch32v30x_tim.c **** #include "ch32v30x_tim.h"
  13:../Peripheral/src/ch32v30x_tim.c **** #include "ch32v30x_rcc.h"
  14:../Peripheral/src/ch32v30x_tim.c **** 
  15:../Peripheral/src/ch32v30x_tim.c **** /* TIM registers bit mask */
  16:../Peripheral/src/ch32v30x_tim.c **** #define SMCFGR_ETR_Mask    ((uint16_t)0x00FF)
  17:../Peripheral/src/ch32v30x_tim.c **** #define CHCTLR_Offset      ((uint16_t)0x0018)
  18:../Peripheral/src/ch32v30x_tim.c **** #define CCER_CCE_Set       ((uint16_t)0x0001)
  19:../Peripheral/src/ch32v30x_tim.c **** #define CCER_CCNE_Set      ((uint16_t)0x0004)
  20:../Peripheral/src/ch32v30x_tim.c **** 
  21:../Peripheral/src/ch32v30x_tim.c **** static void TI1_Config(TIM_TypeDef *TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
  22:../Peripheral/src/ch32v30x_tim.c ****                        uint16_t TIM_ICFilter);
  23:../Peripheral/src/ch32v30x_tim.c **** static void TI2_Config(TIM_TypeDef *TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
  24:../Peripheral/src/ch32v30x_tim.c ****                        uint16_t TIM_ICFilter);
  25:../Peripheral/src/ch32v30x_tim.c **** static void TI3_Config(TIM_TypeDef *TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
  26:../Peripheral/src/ch32v30x_tim.c ****                        uint16_t TIM_ICFilter);
  27:../Peripheral/src/ch32v30x_tim.c **** static void TI4_Config(TIM_TypeDef *TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
  28:../Peripheral/src/ch32v30x_tim.c ****                        uint16_t TIM_ICFilter);
  29:../Peripheral/src/ch32v30x_tim.c **** 
  30:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
  31:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_DeInit
  32:../Peripheral/src/ch32v30x_tim.c ****  *
  33:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Deinitializes the TIMx peripheral registers to their default
  34:../Peripheral/src/ch32v30x_tim.c ****  *        reset values.
  35:../Peripheral/src/ch32v30x_tim.c ****  *
  36:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
  37:../Peripheral/src/ch32v30x_tim.c ****  *
  38:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
  39:../Peripheral/src/ch32v30x_tim.c ****  */
  40:../Peripheral/src/ch32v30x_tim.c **** void TIM_DeInit(TIM_TypeDef *TIMx)
  41:../Peripheral/src/ch32v30x_tim.c **** {
  42:../Peripheral/src/ch32v30x_tim.c ****     if(TIMx == TIM1)
  43:../Peripheral/src/ch32v30x_tim.c ****     {
  44:../Peripheral/src/ch32v30x_tim.c ****         RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
  45:../Peripheral/src/ch32v30x_tim.c ****         RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);
  46:../Peripheral/src/ch32v30x_tim.c ****     }
  47:../Peripheral/src/ch32v30x_tim.c ****     else if(TIMx == TIM8)
  48:../Peripheral/src/ch32v30x_tim.c ****     {
  49:../Peripheral/src/ch32v30x_tim.c ****         RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
  50:../Peripheral/src/ch32v30x_tim.c ****         RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);
  51:../Peripheral/src/ch32v30x_tim.c ****     }
  52:../Peripheral/src/ch32v30x_tim.c ****     else if(TIMx == TIM9)
  53:../Peripheral/src/ch32v30x_tim.c ****     {
  54:../Peripheral/src/ch32v30x_tim.c ****         RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
  55:../Peripheral/src/ch32v30x_tim.c ****         RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);
  56:../Peripheral/src/ch32v30x_tim.c ****     }
  57:../Peripheral/src/ch32v30x_tim.c ****     else if(TIMx == TIM10)
  58:../Peripheral/src/ch32v30x_tim.c ****     {
  59:../Peripheral/src/ch32v30x_tim.c ****         RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
  60:../Peripheral/src/ch32v30x_tim.c ****         RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);
  61:../Peripheral/src/ch32v30x_tim.c ****     }
  62:../Peripheral/src/ch32v30x_tim.c ****     else if(TIMx == TIM2)
  63:../Peripheral/src/ch32v30x_tim.c ****     {
  64:../Peripheral/src/ch32v30x_tim.c ****         RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
  65:../Peripheral/src/ch32v30x_tim.c ****         RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
  66:../Peripheral/src/ch32v30x_tim.c ****     }
  67:../Peripheral/src/ch32v30x_tim.c ****     else if(TIMx == TIM3)
  68:../Peripheral/src/ch32v30x_tim.c ****     {
  69:../Peripheral/src/ch32v30x_tim.c ****         RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
  70:../Peripheral/src/ch32v30x_tim.c ****         RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
  71:../Peripheral/src/ch32v30x_tim.c ****     }
  72:../Peripheral/src/ch32v30x_tim.c ****     else if(TIMx == TIM4)
  73:../Peripheral/src/ch32v30x_tim.c ****     {
  74:../Peripheral/src/ch32v30x_tim.c ****         RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
  75:../Peripheral/src/ch32v30x_tim.c ****         RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
  76:../Peripheral/src/ch32v30x_tim.c ****     }
  77:../Peripheral/src/ch32v30x_tim.c ****     else if(TIMx == TIM5)
  78:../Peripheral/src/ch32v30x_tim.c ****     {
  79:../Peripheral/src/ch32v30x_tim.c ****         RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
  80:../Peripheral/src/ch32v30x_tim.c ****         RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
  81:../Peripheral/src/ch32v30x_tim.c ****     }
  82:../Peripheral/src/ch32v30x_tim.c ****     else if(TIMx == TIM6)
  83:../Peripheral/src/ch32v30x_tim.c ****     {
  84:../Peripheral/src/ch32v30x_tim.c ****         RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
  85:../Peripheral/src/ch32v30x_tim.c ****         RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
  86:../Peripheral/src/ch32v30x_tim.c ****     }
  87:../Peripheral/src/ch32v30x_tim.c ****     else if(TIMx == TIM7)
  88:../Peripheral/src/ch32v30x_tim.c ****     {
  89:../Peripheral/src/ch32v30x_tim.c ****         RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
  90:../Peripheral/src/ch32v30x_tim.c ****         RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
  91:../Peripheral/src/ch32v30x_tim.c ****     }
  92:../Peripheral/src/ch32v30x_tim.c **** }
  93:../Peripheral/src/ch32v30x_tim.c **** 
  94:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
  95:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_TimeBaseInit
  96:../Peripheral/src/ch32v30x_tim.c ****  *
  97:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Initializes the TIMx Time Base Unit peripheral according to
  98:../Peripheral/src/ch32v30x_tim.c ****  *        the specified parameters in the TIM_TimeBaseInitStruct.
  99:../Peripheral/src/ch32v30x_tim.c ****  *
 100:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
 101:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_TimeBaseInitStruct - pointer to a TIM_TimeBaseInitTypeDef
 102:../Peripheral/src/ch32v30x_tim.c ****  *        structure.
 103:../Peripheral/src/ch32v30x_tim.c ****  *
 104:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
 105:../Peripheral/src/ch32v30x_tim.c ****  */
 106:../Peripheral/src/ch32v30x_tim.c **** void TIM_TimeBaseInit(TIM_TypeDef *TIMx, TIM_TimeBaseInitTypeDef *TIM_TimeBaseInitStruct)
 107:../Peripheral/src/ch32v30x_tim.c **** {
 108:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpcr1 = 0;
 109:../Peripheral/src/ch32v30x_tim.c **** 
 110:../Peripheral/src/ch32v30x_tim.c ****     tmpcr1 = TIMx->CTLR1;
 111:../Peripheral/src/ch32v30x_tim.c **** 
 112:../Peripheral/src/ch32v30x_tim.c ****     if((TIMx == TIM1) || (TIMx == TIM2) || (TIMx == TIM3) || (TIMx == TIM4) ||
 113:../Peripheral/src/ch32v30x_tim.c ****        (TIMx == TIM5) || (TIMx == TIM8) || (TIMx == TIM9) || (TIMx == TIM10))
 114:../Peripheral/src/ch32v30x_tim.c ****     {
 115:../Peripheral/src/ch32v30x_tim.c ****         tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_DIR | TIM_CMS)));
 116:../Peripheral/src/ch32v30x_tim.c ****         tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 117:../Peripheral/src/ch32v30x_tim.c ****     }
 118:../Peripheral/src/ch32v30x_tim.c **** 
 119:../Peripheral/src/ch32v30x_tim.c ****     if((TIMx != TIM6) && (TIMx != TIM7))
 120:../Peripheral/src/ch32v30x_tim.c ****     {
 121:../Peripheral/src/ch32v30x_tim.c ****         tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CTLR1_CKD));
 122:../Peripheral/src/ch32v30x_tim.c ****         tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 123:../Peripheral/src/ch32v30x_tim.c ****     }
 124:../Peripheral/src/ch32v30x_tim.c **** 
 125:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CTLR1 = tmpcr1;
 126:../Peripheral/src/ch32v30x_tim.c ****     TIMx->ATRLR = TIM_TimeBaseInitStruct->TIM_Period;
 127:../Peripheral/src/ch32v30x_tim.c ****     TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 128:../Peripheral/src/ch32v30x_tim.c **** 
 129:../Peripheral/src/ch32v30x_tim.c ****     if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM9) || (TIMx == TIM10))
 130:../Peripheral/src/ch32v30x_tim.c ****     {
 131:../Peripheral/src/ch32v30x_tim.c ****         TIMx->RPTCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 132:../Peripheral/src/ch32v30x_tim.c ****     }
 133:../Peripheral/src/ch32v30x_tim.c **** 
 134:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SWEVGR = TIM_PSCReloadMode_Immediate;
 135:../Peripheral/src/ch32v30x_tim.c **** }
 136:../Peripheral/src/ch32v30x_tim.c **** 
 137:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
 138:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_OC1Init
 139:../Peripheral/src/ch32v30x_tim.c ****  *
 140:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Initializes the TIMx Channel1 according to the specified
 141:../Peripheral/src/ch32v30x_tim.c ****  *        parameters in the TIM_OCInitStruct.
 142:../Peripheral/src/ch32v30x_tim.c ****  *
 143:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
 144:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_OCInitStruct - pointer to a TIM_OCInitTypeDef structure.
 145:../Peripheral/src/ch32v30x_tim.c ****  *
 146:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
 147:../Peripheral/src/ch32v30x_tim.c ****  */
 148:../Peripheral/src/ch32v30x_tim.c **** void TIM_OC1Init(TIM_TypeDef *TIMx, TIM_OCInitTypeDef *TIM_OCInitStruct)
 149:../Peripheral/src/ch32v30x_tim.c **** {
 150:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 151:../Peripheral/src/ch32v30x_tim.c **** 
 152:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CC1E);
 153:../Peripheral/src/ch32v30x_tim.c ****     tmpccer = TIMx->CCER;
 154:../Peripheral/src/ch32v30x_tim.c ****     tmpcr2 = TIMx->CTLR2;
 155:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx = TIMx->CHCTLR1;
 156:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx &= (uint16_t)(~((uint16_t)TIM_OC1M));
 157:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CC1S));
 158:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 159:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CC1P));
 160:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 161:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 162:../Peripheral/src/ch32v30x_tim.c **** 
 163:../Peripheral/src/ch32v30x_tim.c ****     if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM9) || (TIMx == TIM10))
 164:../Peripheral/src/ch32v30x_tim.c ****     {
 165:../Peripheral/src/ch32v30x_tim.c ****         tmpccer &= (uint16_t)(~((uint16_t)TIM_CC1NP));
 166:../Peripheral/src/ch32v30x_tim.c ****         tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 167:../Peripheral/src/ch32v30x_tim.c **** 
 168:../Peripheral/src/ch32v30x_tim.c ****         tmpccer &= (uint16_t)(~((uint16_t)TIM_CC1NE));
 169:../Peripheral/src/ch32v30x_tim.c ****         tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 170:../Peripheral/src/ch32v30x_tim.c **** 
 171:../Peripheral/src/ch32v30x_tim.c ****         tmpcr2 &= (uint16_t)(~((uint16_t)TIM_OIS1));
 172:../Peripheral/src/ch32v30x_tim.c ****         tmpcr2 &= (uint16_t)(~((uint16_t)TIM_OIS1N));
 173:../Peripheral/src/ch32v30x_tim.c **** 
 174:../Peripheral/src/ch32v30x_tim.c ****         tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 175:../Peripheral/src/ch32v30x_tim.c ****         tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 176:../Peripheral/src/ch32v30x_tim.c ****     }
 177:../Peripheral/src/ch32v30x_tim.c **** 
 178:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CTLR2 = tmpcr2;
 179:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 = tmpccmrx;
 180:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CH1CVR = TIM_OCInitStruct->TIM_Pulse;
 181:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
 182:../Peripheral/src/ch32v30x_tim.c **** }
 183:../Peripheral/src/ch32v30x_tim.c **** 
 184:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
 185:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_OC2Init
 186:../Peripheral/src/ch32v30x_tim.c ****  *
 187:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Initializes the TIMx Channel2 according to the specified
 188:../Peripheral/src/ch32v30x_tim.c ****  *        parameters in the TIM_OCInitStruct.
 189:../Peripheral/src/ch32v30x_tim.c ****  *
 190:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
 191:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_OCInitStruct - pointer to a TIM_OCInitTypeDef structure.
 192:../Peripheral/src/ch32v30x_tim.c ****  *
 193:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
 194:../Peripheral/src/ch32v30x_tim.c ****  */
 195:../Peripheral/src/ch32v30x_tim.c **** void TIM_OC2Init(TIM_TypeDef *TIMx, TIM_OCInitTypeDef *TIM_OCInitStruct)
 196:../Peripheral/src/ch32v30x_tim.c **** {
 197:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 198:../Peripheral/src/ch32v30x_tim.c **** 
 199:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CC2E));
 200:../Peripheral/src/ch32v30x_tim.c ****     tmpccer = TIMx->CCER;
 201:../Peripheral/src/ch32v30x_tim.c ****     tmpcr2 = TIMx->CTLR2;
 202:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx = TIMx->CHCTLR1;
 203:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx &= (uint16_t)(~((uint16_t)TIM_OC2M));
 204:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CC2S));
 205:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 206:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CC2P));
 207:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 208:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 209:../Peripheral/src/ch32v30x_tim.c **** 
 210:../Peripheral/src/ch32v30x_tim.c ****     if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM9) || (TIMx == TIM10))
 211:../Peripheral/src/ch32v30x_tim.c ****     {
 212:../Peripheral/src/ch32v30x_tim.c ****         tmpccer &= (uint16_t)(~((uint16_t)TIM_CC2NP));
 213:../Peripheral/src/ch32v30x_tim.c ****         tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 214:../Peripheral/src/ch32v30x_tim.c ****         tmpccer &= (uint16_t)(~((uint16_t)TIM_CC2NE));
 215:../Peripheral/src/ch32v30x_tim.c ****         tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 216:../Peripheral/src/ch32v30x_tim.c **** 
 217:../Peripheral/src/ch32v30x_tim.c ****         tmpcr2 &= (uint16_t)(~((uint16_t)TIM_OIS2));
 218:../Peripheral/src/ch32v30x_tim.c ****         tmpcr2 &= (uint16_t)(~((uint16_t)TIM_OIS2N));
 219:../Peripheral/src/ch32v30x_tim.c ****         tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 220:../Peripheral/src/ch32v30x_tim.c ****         tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 221:../Peripheral/src/ch32v30x_tim.c ****     }
 222:../Peripheral/src/ch32v30x_tim.c **** 
 223:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CTLR2 = tmpcr2;
 224:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 = tmpccmrx;
 225:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CH2CVR = TIM_OCInitStruct->TIM_Pulse;
 226:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
 227:../Peripheral/src/ch32v30x_tim.c **** }
 228:../Peripheral/src/ch32v30x_tim.c **** 
 229:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
 230:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_OC3Init
 231:../Peripheral/src/ch32v30x_tim.c ****  *
 232:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Initializes the TIMx Channel3 according to the specified
 233:../Peripheral/src/ch32v30x_tim.c ****  *        parameters in the TIM_OCInitStruct.
 234:../Peripheral/src/ch32v30x_tim.c ****  *
 235:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
 236:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_OCInitStruct - pointer to a TIM_OCInitTypeDef structure.
 237:../Peripheral/src/ch32v30x_tim.c ****  *
 238:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
 239:../Peripheral/src/ch32v30x_tim.c ****  */
 240:../Peripheral/src/ch32v30x_tim.c **** void TIM_OC3Init(TIM_TypeDef *TIMx, TIM_OCInitTypeDef *TIM_OCInitStruct)
 241:../Peripheral/src/ch32v30x_tim.c **** {
 242:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 243:../Peripheral/src/ch32v30x_tim.c **** 
 244:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CC3E));
 245:../Peripheral/src/ch32v30x_tim.c ****     tmpccer = TIMx->CCER;
 246:../Peripheral/src/ch32v30x_tim.c ****     tmpcr2 = TIMx->CTLR2;
 247:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx = TIMx->CHCTLR2;
 248:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx &= (uint16_t)(~((uint16_t)TIM_OC3M));
 249:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CC3S));
 250:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 251:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CC3P));
 252:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 253:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 254:../Peripheral/src/ch32v30x_tim.c **** 
 255:../Peripheral/src/ch32v30x_tim.c ****     if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM9) || (TIMx == TIM10))
 256:../Peripheral/src/ch32v30x_tim.c ****     {
 257:../Peripheral/src/ch32v30x_tim.c ****         tmpccer &= (uint16_t)(~((uint16_t)TIM_CC3NP));
 258:../Peripheral/src/ch32v30x_tim.c ****         tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 259:../Peripheral/src/ch32v30x_tim.c ****         tmpccer &= (uint16_t)(~((uint16_t)TIM_CC3NE));
 260:../Peripheral/src/ch32v30x_tim.c ****         tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 261:../Peripheral/src/ch32v30x_tim.c ****         tmpcr2 &= (uint16_t)(~((uint16_t)TIM_OIS3));
 262:../Peripheral/src/ch32v30x_tim.c ****         tmpcr2 &= (uint16_t)(~((uint16_t)TIM_OIS3N));
 263:../Peripheral/src/ch32v30x_tim.c ****         tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 264:../Peripheral/src/ch32v30x_tim.c ****         tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 265:../Peripheral/src/ch32v30x_tim.c ****     }
 266:../Peripheral/src/ch32v30x_tim.c **** 
 267:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CTLR2 = tmpcr2;
 268:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 = tmpccmrx;
 269:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CH3CVR = TIM_OCInitStruct->TIM_Pulse;
 270:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
 271:../Peripheral/src/ch32v30x_tim.c **** }
 272:../Peripheral/src/ch32v30x_tim.c **** 
 273:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
 274:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_OC4Init
 275:../Peripheral/src/ch32v30x_tim.c ****  *
 276:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Initializes the TIMx Channel4 according to the specified
 277:../Peripheral/src/ch32v30x_tim.c ****  *        parameters in the TIM_OCInitStruct.
 278:../Peripheral/src/ch32v30x_tim.c ****  *
 279:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
 280:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_OCInitStruct - pointer to a TIM_OCInitTypeDef structure.
 281:../Peripheral/src/ch32v30x_tim.c ****  *
 282:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
 283:../Peripheral/src/ch32v30x_tim.c ****  */
 284:../Peripheral/src/ch32v30x_tim.c **** void TIM_OC4Init(TIM_TypeDef *TIMx, TIM_OCInitTypeDef *TIM_OCInitStruct)
 285:../Peripheral/src/ch32v30x_tim.c **** {
 286:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 287:../Peripheral/src/ch32v30x_tim.c **** 
 288:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CC4E));
 289:../Peripheral/src/ch32v30x_tim.c ****     tmpccer = TIMx->CCER;
 290:../Peripheral/src/ch32v30x_tim.c ****     tmpcr2 = TIMx->CTLR2;
 291:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx = TIMx->CHCTLR2;
 292:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx &= (uint16_t)(~((uint16_t)TIM_OC4M));
 293:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CC4S));
 294:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 295:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CC4P));
 296:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 297:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 298:../Peripheral/src/ch32v30x_tim.c **** 
 299:../Peripheral/src/ch32v30x_tim.c ****     if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM9) || (TIMx == TIM10))
 300:../Peripheral/src/ch32v30x_tim.c ****     {
 301:../Peripheral/src/ch32v30x_tim.c ****         tmpcr2 &= (uint16_t)(~((uint16_t)TIM_OIS4));
 302:../Peripheral/src/ch32v30x_tim.c ****         tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 303:../Peripheral/src/ch32v30x_tim.c ****     }
 304:../Peripheral/src/ch32v30x_tim.c **** 
 305:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CTLR2 = tmpcr2;
 306:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 = tmpccmrx;
 307:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CH4CVR = TIM_OCInitStruct->TIM_Pulse;
 308:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
 309:../Peripheral/src/ch32v30x_tim.c **** }
 310:../Peripheral/src/ch32v30x_tim.c **** 
 311:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
 312:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_ICInit
 313:../Peripheral/src/ch32v30x_tim.c ****  *
 314:../Peripheral/src/ch32v30x_tim.c ****  * @brief   IInitializes the TIM peripheral according to the specified
 315:../Peripheral/src/ch32v30x_tim.c ****  *        parameters in the TIM_ICInitStruct.
 316:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
 317:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_ICInitStruct - pointer to a TIM_ICInitTypeDef structure.
 318:../Peripheral/src/ch32v30x_tim.c ****  *
 319:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
 320:../Peripheral/src/ch32v30x_tim.c ****  */
 321:../Peripheral/src/ch32v30x_tim.c **** void TIM_ICInit(TIM_TypeDef *TIMx, TIM_ICInitTypeDef *TIM_ICInitStruct)
 322:../Peripheral/src/ch32v30x_tim.c **** {
 323:../Peripheral/src/ch32v30x_tim.c ****     if(TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 324:../Peripheral/src/ch32v30x_tim.c ****     {
 325:../Peripheral/src/ch32v30x_tim.c ****         TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 326:../Peripheral/src/ch32v30x_tim.c ****                    TIM_ICInitStruct->TIM_ICSelection,
 327:../Peripheral/src/ch32v30x_tim.c ****                    TIM_ICInitStruct->TIM_ICFilter);
 328:../Peripheral/src/ch32v30x_tim.c ****         TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 329:../Peripheral/src/ch32v30x_tim.c ****     }
 330:../Peripheral/src/ch32v30x_tim.c ****     else if(TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 331:../Peripheral/src/ch32v30x_tim.c ****     {
 332:../Peripheral/src/ch32v30x_tim.c ****         TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 333:../Peripheral/src/ch32v30x_tim.c ****                    TIM_ICInitStruct->TIM_ICSelection,
 334:../Peripheral/src/ch32v30x_tim.c ****                    TIM_ICInitStruct->TIM_ICFilter);
 335:../Peripheral/src/ch32v30x_tim.c ****         TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 336:../Peripheral/src/ch32v30x_tim.c ****     }
 337:../Peripheral/src/ch32v30x_tim.c ****     else if(TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 338:../Peripheral/src/ch32v30x_tim.c ****     {
 339:../Peripheral/src/ch32v30x_tim.c ****         TI3_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 340:../Peripheral/src/ch32v30x_tim.c ****                    TIM_ICInitStruct->TIM_ICSelection,
 341:../Peripheral/src/ch32v30x_tim.c ****                    TIM_ICInitStruct->TIM_ICFilter);
 342:../Peripheral/src/ch32v30x_tim.c ****         TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 343:../Peripheral/src/ch32v30x_tim.c ****     }
 344:../Peripheral/src/ch32v30x_tim.c ****     else
 345:../Peripheral/src/ch32v30x_tim.c ****     {
 346:../Peripheral/src/ch32v30x_tim.c ****         TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 347:../Peripheral/src/ch32v30x_tim.c ****                    TIM_ICInitStruct->TIM_ICSelection,
 348:../Peripheral/src/ch32v30x_tim.c ****                    TIM_ICInitStruct->TIM_ICFilter);
 349:../Peripheral/src/ch32v30x_tim.c ****         TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 350:../Peripheral/src/ch32v30x_tim.c ****     }
 351:../Peripheral/src/ch32v30x_tim.c **** }
 352:../Peripheral/src/ch32v30x_tim.c **** 
 353:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
 354:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_PWMIConfig
 355:../Peripheral/src/ch32v30x_tim.c ****  *
 356:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Configures the TIM peripheral according to the specified
 357:../Peripheral/src/ch32v30x_tim.c ****  *        parameters in the TIM_ICInitStruct to measure an external
 358:../Peripheral/src/ch32v30x_tim.c ****  *        PWM signal.
 359:../Peripheral/src/ch32v30x_tim.c ****  *
 360:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
 361:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_ICInitStruct - pointer to a TIM_ICInitTypeDef structure.
 362:../Peripheral/src/ch32v30x_tim.c ****  *
 363:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
 364:../Peripheral/src/ch32v30x_tim.c ****  */
 365:../Peripheral/src/ch32v30x_tim.c **** void TIM_PWMIConfig(TIM_TypeDef *TIMx, TIM_ICInitTypeDef *TIM_ICInitStruct)
 366:../Peripheral/src/ch32v30x_tim.c **** {
 367:../Peripheral/src/ch32v30x_tim.c ****     uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
 368:../Peripheral/src/ch32v30x_tim.c ****     uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
 369:../Peripheral/src/ch32v30x_tim.c **** 
 370:../Peripheral/src/ch32v30x_tim.c ****     if(TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 371:../Peripheral/src/ch32v30x_tim.c ****     {
 372:../Peripheral/src/ch32v30x_tim.c ****         icoppositepolarity = TIM_ICPolarity_Falling;
 373:../Peripheral/src/ch32v30x_tim.c ****     }
 374:../Peripheral/src/ch32v30x_tim.c ****     else
 375:../Peripheral/src/ch32v30x_tim.c ****     {
 376:../Peripheral/src/ch32v30x_tim.c ****         icoppositepolarity = TIM_ICPolarity_Rising;
 377:../Peripheral/src/ch32v30x_tim.c ****     }
 378:../Peripheral/src/ch32v30x_tim.c **** 
 379:../Peripheral/src/ch32v30x_tim.c ****     if(TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 380:../Peripheral/src/ch32v30x_tim.c ****     {
 381:../Peripheral/src/ch32v30x_tim.c ****         icoppositeselection = TIM_ICSelection_IndirectTI;
 382:../Peripheral/src/ch32v30x_tim.c ****     }
 383:../Peripheral/src/ch32v30x_tim.c ****     else
 384:../Peripheral/src/ch32v30x_tim.c ****     {
 385:../Peripheral/src/ch32v30x_tim.c ****         icoppositeselection = TIM_ICSelection_DirectTI;
 386:../Peripheral/src/ch32v30x_tim.c ****     }
 387:../Peripheral/src/ch32v30x_tim.c **** 
 388:../Peripheral/src/ch32v30x_tim.c ****     if(TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 389:../Peripheral/src/ch32v30x_tim.c ****     {
 390:../Peripheral/src/ch32v30x_tim.c ****         TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 391:../Peripheral/src/ch32v30x_tim.c ****                    TIM_ICInitStruct->TIM_ICFilter);
 392:../Peripheral/src/ch32v30x_tim.c ****         TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 393:../Peripheral/src/ch32v30x_tim.c ****         TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 394:../Peripheral/src/ch32v30x_tim.c ****         TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 395:../Peripheral/src/ch32v30x_tim.c ****     }
 396:../Peripheral/src/ch32v30x_tim.c ****     else
 397:../Peripheral/src/ch32v30x_tim.c ****     {
 398:../Peripheral/src/ch32v30x_tim.c ****         TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 399:../Peripheral/src/ch32v30x_tim.c ****                    TIM_ICInitStruct->TIM_ICFilter);
 400:../Peripheral/src/ch32v30x_tim.c ****         TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 401:../Peripheral/src/ch32v30x_tim.c ****         TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 402:../Peripheral/src/ch32v30x_tim.c ****         TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 403:../Peripheral/src/ch32v30x_tim.c ****     }
 404:../Peripheral/src/ch32v30x_tim.c **** }
 405:../Peripheral/src/ch32v30x_tim.c **** 
 406:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
 407:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_BDTRConfig
 408:../Peripheral/src/ch32v30x_tim.c ****  *
 409:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Configures the: Break feature, dead time, Lock level, the OSSI,
 410:../Peripheral/src/ch32v30x_tim.c ****  *      the OSSR State and the AOE(automatic output enable).
 411:../Peripheral/src/ch32v30x_tim.c ****  *
 412:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
 413:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_BDTRInitStruct - pointer to a TIM_BDTRInitTypeDef structure.
 414:../Peripheral/src/ch32v30x_tim.c ****  *
 415:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
 416:../Peripheral/src/ch32v30x_tim.c ****  */
 417:../Peripheral/src/ch32v30x_tim.c **** void TIM_BDTRConfig(TIM_TypeDef *TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
 418:../Peripheral/src/ch32v30x_tim.c **** {
 419:../Peripheral/src/ch32v30x_tim.c ****     TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 420:../Peripheral/src/ch32v30x_tim.c ****                  TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 421:../Peripheral/src/ch32v30x_tim.c ****                  TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 422:../Peripheral/src/ch32v30x_tim.c ****                  TIM_BDTRInitStruct->TIM_AutomaticOutput;
 423:../Peripheral/src/ch32v30x_tim.c **** }
 424:../Peripheral/src/ch32v30x_tim.c **** 
 425:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
 426:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_TimeBaseStructInit
 427:../Peripheral/src/ch32v30x_tim.c ****  *
 428:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Fills each TIM_TimeBaseInitStruct member with its default value.
 429:../Peripheral/src/ch32v30x_tim.c ****  *
 430:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIM_TimeBaseInitStruct - pointer to a TIM_TimeBaseInitTypeDef structure.
 431:../Peripheral/src/ch32v30x_tim.c ****  *
 432:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
 433:../Peripheral/src/ch32v30x_tim.c ****  */
 434:../Peripheral/src/ch32v30x_tim.c **** void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef *TIM_TimeBaseInitStruct)
 435:../Peripheral/src/ch32v30x_tim.c **** {
 436:../Peripheral/src/ch32v30x_tim.c ****     TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 437:../Peripheral/src/ch32v30x_tim.c ****     TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 438:../Peripheral/src/ch32v30x_tim.c ****     TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 439:../Peripheral/src/ch32v30x_tim.c ****     TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 440:../Peripheral/src/ch32v30x_tim.c ****     TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 441:../Peripheral/src/ch32v30x_tim.c **** }
 442:../Peripheral/src/ch32v30x_tim.c **** 
 443:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
 444:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_OCStructInit
 445:../Peripheral/src/ch32v30x_tim.c ****  *
 446:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Fills each TIM_OCInitStruct member with its default value.
 447:../Peripheral/src/ch32v30x_tim.c ****  *
 448:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIM_OCInitStruct - pointer to a TIM_OCInitTypeDef structure.
 449:../Peripheral/src/ch32v30x_tim.c ****  *
 450:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
 451:../Peripheral/src/ch32v30x_tim.c ****  */
 452:../Peripheral/src/ch32v30x_tim.c **** void TIM_OCStructInit(TIM_OCInitTypeDef *TIM_OCInitStruct)
 453:../Peripheral/src/ch32v30x_tim.c **** {
 454:../Peripheral/src/ch32v30x_tim.c ****     TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 455:../Peripheral/src/ch32v30x_tim.c ****     TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 456:../Peripheral/src/ch32v30x_tim.c ****     TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 457:../Peripheral/src/ch32v30x_tim.c ****     TIM_OCInitStruct->TIM_Pulse = 0x0000;
 458:../Peripheral/src/ch32v30x_tim.c ****     TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 459:../Peripheral/src/ch32v30x_tim.c ****     TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 460:../Peripheral/src/ch32v30x_tim.c ****     TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 461:../Peripheral/src/ch32v30x_tim.c ****     TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 462:../Peripheral/src/ch32v30x_tim.c **** }
 463:../Peripheral/src/ch32v30x_tim.c **** 
 464:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
 465:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_ICStructInit
 466:../Peripheral/src/ch32v30x_tim.c ****  *
 467:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Fills each TIM_ICInitStruct member with its default value.
 468:../Peripheral/src/ch32v30x_tim.c ****  *
 469:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIM_ICInitStruct - pointer to a TIM_ICInitTypeDef structure.
 470:../Peripheral/src/ch32v30x_tim.c ****  *
 471:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
 472:../Peripheral/src/ch32v30x_tim.c ****  */
 473:../Peripheral/src/ch32v30x_tim.c **** void TIM_ICStructInit(TIM_ICInitTypeDef *TIM_ICInitStruct)
 474:../Peripheral/src/ch32v30x_tim.c **** {
 475:../Peripheral/src/ch32v30x_tim.c ****     TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 476:../Peripheral/src/ch32v30x_tim.c ****     TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 477:../Peripheral/src/ch32v30x_tim.c ****     TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 478:../Peripheral/src/ch32v30x_tim.c ****     TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 479:../Peripheral/src/ch32v30x_tim.c ****     TIM_ICInitStruct->TIM_ICFilter = 0x00;
 480:../Peripheral/src/ch32v30x_tim.c **** }
 481:../Peripheral/src/ch32v30x_tim.c **** 
 482:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
 483:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_BDTRStructInit
 484:../Peripheral/src/ch32v30x_tim.c ****  *
 485:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Fills each TIM_BDTRInitStruct member with its default value.
 486:../Peripheral/src/ch32v30x_tim.c ****  *
 487:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIM_BDTRInitStruct - pointer to a TIM_BDTRInitTypeDef structure.
 488:../Peripheral/src/ch32v30x_tim.c ****  *
 489:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
 490:../Peripheral/src/ch32v30x_tim.c ****  */
 491:../Peripheral/src/ch32v30x_tim.c **** void TIM_BDTRStructInit(TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
 492:../Peripheral/src/ch32v30x_tim.c **** {
 493:../Peripheral/src/ch32v30x_tim.c ****     TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 494:../Peripheral/src/ch32v30x_tim.c ****     TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 495:../Peripheral/src/ch32v30x_tim.c ****     TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 496:../Peripheral/src/ch32v30x_tim.c ****     TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 497:../Peripheral/src/ch32v30x_tim.c ****     TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 498:../Peripheral/src/ch32v30x_tim.c ****     TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 499:../Peripheral/src/ch32v30x_tim.c ****     TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 500:../Peripheral/src/ch32v30x_tim.c **** }
 501:../Peripheral/src/ch32v30x_tim.c **** 
 502:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
 503:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_Cmd
 504:../Peripheral/src/ch32v30x_tim.c ****  *
 505:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Enables or disables the specified TIM peripheral.
 506:../Peripheral/src/ch32v30x_tim.c ****  *
 507:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
 508:../Peripheral/src/ch32v30x_tim.c ****  *          NewState - ENABLE or DISABLE.
 509:../Peripheral/src/ch32v30x_tim.c ****  *
 510:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
 511:../Peripheral/src/ch32v30x_tim.c ****  */
 512:../Peripheral/src/ch32v30x_tim.c **** void TIM_Cmd(TIM_TypeDef *TIMx, FunctionalState NewState)
 513:../Peripheral/src/ch32v30x_tim.c **** {
 514:../Peripheral/src/ch32v30x_tim.c ****     if(NewState != DISABLE)
 515:../Peripheral/src/ch32v30x_tim.c ****     {
 516:../Peripheral/src/ch32v30x_tim.c ****         TIMx->CTLR1 |= TIM_CEN;
 517:../Peripheral/src/ch32v30x_tim.c ****     }
 518:../Peripheral/src/ch32v30x_tim.c ****     else
 519:../Peripheral/src/ch32v30x_tim.c ****     {
 520:../Peripheral/src/ch32v30x_tim.c ****         TIMx->CTLR1 &= (uint16_t)(~((uint16_t)TIM_CEN));
 521:../Peripheral/src/ch32v30x_tim.c ****     }
 522:../Peripheral/src/ch32v30x_tim.c **** }
 523:../Peripheral/src/ch32v30x_tim.c **** 
 524:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
 525:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_CtrlPWMOutputs
 526:../Peripheral/src/ch32v30x_tim.c ****  *
 527:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Enables or disables the TIM peripheral Main Outputs.
 528:../Peripheral/src/ch32v30x_tim.c ****  *
 529:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1/8/9/10 to select the TIM peripheral.
 530:../Peripheral/src/ch32v30x_tim.c ****  *          NewState - ENABLE or DISABLE.
 531:../Peripheral/src/ch32v30x_tim.c ****  *
 532:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
 533:../Peripheral/src/ch32v30x_tim.c ****  */
 534:../Peripheral/src/ch32v30x_tim.c **** void TIM_CtrlPWMOutputs(TIM_TypeDef *TIMx, FunctionalState NewState)
 535:../Peripheral/src/ch32v30x_tim.c **** {
 536:../Peripheral/src/ch32v30x_tim.c ****     if(NewState != DISABLE)
 537:../Peripheral/src/ch32v30x_tim.c ****     {
 538:../Peripheral/src/ch32v30x_tim.c ****         TIMx->BDTR |= TIM_MOE;
 539:../Peripheral/src/ch32v30x_tim.c ****     }
 540:../Peripheral/src/ch32v30x_tim.c ****     else
 541:../Peripheral/src/ch32v30x_tim.c ****     {
 542:../Peripheral/src/ch32v30x_tim.c ****         TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_MOE));
 543:../Peripheral/src/ch32v30x_tim.c ****     }
 544:../Peripheral/src/ch32v30x_tim.c **** }
 545:../Peripheral/src/ch32v30x_tim.c **** 
 546:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
 547:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_ITConfig
 548:../Peripheral/src/ch32v30x_tim.c ****  *
 549:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Enables or disables the specified TIM interrupts.
 550:../Peripheral/src/ch32v30x_tim.c ****  *
 551:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
 552:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_IT - specifies the TIM interrupts sources to be enabled or disabled.
 553:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_IT_Update - TIM update Interrupt source.
 554:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_IT_CC1 - TIM Capture Compare 1 Interrupt source.
 555:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_IT_CC2 - TIM Capture Compare 2 Interrupt source
 556:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_IT_CC3 - TIM Capture Compare 3 Interrupt source.
 557:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_IT_CC4 - TIM Capture Compare 4 Interrupt source.
 558:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_IT_COM - TIM Commutation Interrupt source.
 559:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_IT_Trigger - TIM Trigger Interrupt source.
 560:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_IT_Break - TIM Break Interrupt source.
 561:../Peripheral/src/ch32v30x_tim.c ****  *          NewState - ENABLE or DISABLE.
 562:../Peripheral/src/ch32v30x_tim.c ****  *
 563:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
 564:../Peripheral/src/ch32v30x_tim.c ****  */
 565:../Peripheral/src/ch32v30x_tim.c **** void TIM_ITConfig(TIM_TypeDef *TIMx, uint16_t TIM_IT, FunctionalState NewState)
 566:../Peripheral/src/ch32v30x_tim.c **** {
 567:../Peripheral/src/ch32v30x_tim.c ****     if(NewState != DISABLE)
 568:../Peripheral/src/ch32v30x_tim.c ****     {
 569:../Peripheral/src/ch32v30x_tim.c ****         TIMx->DMAINTENR |= TIM_IT;
 570:../Peripheral/src/ch32v30x_tim.c ****     }
 571:../Peripheral/src/ch32v30x_tim.c ****     else
 572:../Peripheral/src/ch32v30x_tim.c ****     {
 573:../Peripheral/src/ch32v30x_tim.c ****         TIMx->DMAINTENR &= (uint16_t)~TIM_IT;
 574:../Peripheral/src/ch32v30x_tim.c ****     }
 575:../Peripheral/src/ch32v30x_tim.c **** }
 576:../Peripheral/src/ch32v30x_tim.c **** 
 577:../Peripheral/src/ch32v30x_tim.c **** void TIM_GenerateEvent(TIM_TypeDef *TIMx, uint16_t TIM_EventSource)
 578:../Peripheral/src/ch32v30x_tim.c **** {
 579:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SWEVGR = TIM_EventSource;
 580:../Peripheral/src/ch32v30x_tim.c **** }
 581:../Peripheral/src/ch32v30x_tim.c **** 
 582:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
 583:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_DMAConfig
 584:../Peripheral/src/ch32v30x_tim.c ****  *
 585:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Configures the TIMx's DMA interface.
 586:../Peripheral/src/ch32v30x_tim.c ****  *
 587:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
 588:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_DMABase: DMA Base address.
 589:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_DMABase_CR.
 590:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_DMABase_CR2.
 591:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_DMABase_SMCR.
 592:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_DMABase_DIER.
 593:../Peripheral/src/ch32v30x_tim.c ****  *            TIM1_DMABase_SR.
 594:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_DMABase_EGR.
 595:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_DMABase_CCMR1.
 596:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_DMABase_CCMR2.
 597:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_DMABase_CCER.
 598:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_DMABase_CNT.
 599:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_DMABase_PSC.
 600:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_DMABase_CCR1.
 601:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_DMABase_CCR2.
 602:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_DMABase_CCR3.
 603:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_DMABase_CCR4.
 604:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_DMABase_BDTR.
 605:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_DMABase_DCR.
 606:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_DMABurstLength - DMA Burst length.
 607:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_DMABurstLength_1Transfer.
 608:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_DMABurstLength_18Transfers.
 609:../Peripheral/src/ch32v30x_tim.c ****  *
 610:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
 611:../Peripheral/src/ch32v30x_tim.c ****  */
 612:../Peripheral/src/ch32v30x_tim.c **** void TIM_DMAConfig(TIM_TypeDef *TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)
 613:../Peripheral/src/ch32v30x_tim.c **** {
 614:../Peripheral/src/ch32v30x_tim.c ****     TIMx->DMACFGR = TIM_DMABase | TIM_DMABurstLength;
 615:../Peripheral/src/ch32v30x_tim.c **** }
 616:../Peripheral/src/ch32v30x_tim.c **** 
 617:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
 618:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_DMACmd
 619:../Peripheral/src/ch32v30x_tim.c ****  *
 620:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Enables or disables the TIMx's DMA Requests.
 621:../Peripheral/src/ch32v30x_tim.c ****  *
 622:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
 623:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_DMASource - specifies the DMA Request sources.
 624:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_DMA_Update - TIM update Interrupt source.
 625:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_DMA_CC1 - TIM Capture Compare 1 DMA source.
 626:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_DMA_CC2 - TIM Capture Compare 2 DMA source.
 627:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_DMA_CC3 - TIM Capture Compare 3 DMA source.
 628:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_DMA_CC4 - TIM Capture Compare 4 DMA source.
 629:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_DMA_COM - TIM Commutation DMA source.
 630:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_DMA_Trigger - TIM Trigger DMA source.
 631:../Peripheral/src/ch32v30x_tim.c ****  *          NewState - ENABLE or DISABLE.
 632:../Peripheral/src/ch32v30x_tim.c ****  *
 633:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
 634:../Peripheral/src/ch32v30x_tim.c ****  */
 635:../Peripheral/src/ch32v30x_tim.c **** void TIM_DMACmd(TIM_TypeDef *TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
 636:../Peripheral/src/ch32v30x_tim.c **** {
 637:../Peripheral/src/ch32v30x_tim.c ****     if(NewState != DISABLE)
 638:../Peripheral/src/ch32v30x_tim.c ****     {
 639:../Peripheral/src/ch32v30x_tim.c ****         TIMx->DMAINTENR |= TIM_DMASource;
 640:../Peripheral/src/ch32v30x_tim.c ****     }
 641:../Peripheral/src/ch32v30x_tim.c ****     else
 642:../Peripheral/src/ch32v30x_tim.c ****     {
 643:../Peripheral/src/ch32v30x_tim.c ****         TIMx->DMAINTENR &= (uint16_t)~TIM_DMASource;
 644:../Peripheral/src/ch32v30x_tim.c ****     }
 645:../Peripheral/src/ch32v30x_tim.c **** }
 646:../Peripheral/src/ch32v30x_tim.c **** 
 647:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
 648:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_InternalClockConfig
 649:../Peripheral/src/ch32v30x_tim.c ****  *
 650:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Configures the TIMx internal Clock.
 651:../Peripheral/src/ch32v30x_tim.c ****  *
 652:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
 653:../Peripheral/src/ch32v30x_tim.c ****  *
 654:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
 655:../Peripheral/src/ch32v30x_tim.c ****  */
 656:../Peripheral/src/ch32v30x_tim.c **** void TIM_InternalClockConfig(TIM_TypeDef *TIMx)
 657:../Peripheral/src/ch32v30x_tim.c **** {
 658:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR &= (uint16_t)(~((uint16_t)TIM_SMS));
 659:../Peripheral/src/ch32v30x_tim.c **** }
 660:../Peripheral/src/ch32v30x_tim.c **** 
 661:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
 662:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_ITRxExternalClockConfig
 663:../Peripheral/src/ch32v30x_tim.c ****  *
 664:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Configures the TIMx Internal Trigger as External Clock.
 665:../Peripheral/src/ch32v30x_tim.c ****  *
 666:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
 667:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_InputTriggerSource: Trigger source.
 668:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_TS_ITR0 - Internal Trigger 0.
 669:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_TS_ITR1 - Internal Trigger 1.
 670:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_TS_ITR2 - Internal Trigger 2.
 671:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_TS_ITR3 - Internal Trigger 3.
 672:../Peripheral/src/ch32v30x_tim.c ****  *
 673:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
 674:../Peripheral/src/ch32v30x_tim.c ****  */
 675:../Peripheral/src/ch32v30x_tim.c **** void TIM_ITRxExternalClockConfig(TIM_TypeDef *TIMx, uint16_t TIM_InputTriggerSource)
 676:../Peripheral/src/ch32v30x_tim.c **** {
 677:../Peripheral/src/ch32v30x_tim.c ****     TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
 678:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR |= TIM_SlaveMode_External1;
 679:../Peripheral/src/ch32v30x_tim.c **** }
 680:../Peripheral/src/ch32v30x_tim.c **** 
 681:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
 682:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_TIxExternalClockConfig
 683:../Peripheral/src/ch32v30x_tim.c ****  *
 684:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Configures the TIMx Trigger as External Clock.
 685:../Peripheral/src/ch32v30x_tim.c ****  *
 686:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
 687:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_TIxExternalCLKSource - Trigger source.
 688:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_TIxExternalCLK1Source_TI1ED - TI1 Edge Detector.
 689:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_TIxExternalCLK1Source_TI1 - Filtered Timer Input 1.
 690:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_TIxExternalCLK1Source_TI2 - Filtered Timer Input 2.
 691:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_ICPolarity - specifies the TIx Polarity.
 692:../Peripheral/src/ch32v30x_tim.c ****  *             TIM_ICPolarity_Rising.
 693:../Peripheral/src/ch32v30x_tim.c ****  *             TIM_ICPolarity_Falling.
 694:../Peripheral/src/ch32v30x_tim.c ****  *             TIM_DMA_COM - TIM Commutation DMA source.
 695:../Peripheral/src/ch32v30x_tim.c ****  *             TIM_DMA_Trigger - TIM Trigger DMA source.
 696:../Peripheral/src/ch32v30x_tim.c ****  *          ICFilter - specifies the filter value.
 697:../Peripheral/src/ch32v30x_tim.c ****  *             This parameter must be a value between 0x0 and 0xF.
 698:../Peripheral/src/ch32v30x_tim.c ****  *
 699:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
 700:../Peripheral/src/ch32v30x_tim.c ****  */
 701:../Peripheral/src/ch32v30x_tim.c **** void TIM_TIxExternalClockConfig(TIM_TypeDef *TIMx, uint16_t TIM_TIxExternalCLKSource,
 702:../Peripheral/src/ch32v30x_tim.c ****                                 uint16_t TIM_ICPolarity, uint16_t ICFilter)
 703:../Peripheral/src/ch32v30x_tim.c **** {
 704:../Peripheral/src/ch32v30x_tim.c ****     if(TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 705:../Peripheral/src/ch32v30x_tim.c ****     {
 706:../Peripheral/src/ch32v30x_tim.c ****         TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 707:../Peripheral/src/ch32v30x_tim.c ****     }
 708:../Peripheral/src/ch32v30x_tim.c ****     else
 709:../Peripheral/src/ch32v30x_tim.c ****     {
 710:../Peripheral/src/ch32v30x_tim.c ****         TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 711:../Peripheral/src/ch32v30x_tim.c ****     }
 712:../Peripheral/src/ch32v30x_tim.c **** 
 713:../Peripheral/src/ch32v30x_tim.c ****     TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
 714:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR |= TIM_SlaveMode_External1;
 715:../Peripheral/src/ch32v30x_tim.c **** }
 716:../Peripheral/src/ch32v30x_tim.c **** 
 717:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
 718:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_ETRClockMode1Config
 719:../Peripheral/src/ch32v30x_tim.c ****  *
 720:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Configures the External clock Mode1.
 721:../Peripheral/src/ch32v30x_tim.c ****  *
 722:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
 723:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_ExtTRGPrescaler - The external Trigger Prescaler.
 724:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ExtTRGPSC_OFF - ETRP Prescaler OFF.
 725:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ExtTRGPSC_DIV2 - ETRP frequency divided by 2.
 726:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ExtTRGPSC_DIV4 - ETRP frequency divided by 4.
 727:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ExtTRGPSC_DIV8 - ETRP frequency divided by 8.
 728:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_ExtTRGPolarity - The external Trigger Polarity.
 729:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ExtTRGPolarity_Inverted - active low or falling edge active.
 730:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ExtTRGPolarity_NonInverted - active high or rising edge active.
 731:../Peripheral/src/ch32v30x_tim.c ****  *          ExtTRGFilter - External Trigger Filter.
 732:../Peripheral/src/ch32v30x_tim.c ****  *             This parameter must be a value between 0x0 and 0xF.
 733:../Peripheral/src/ch32v30x_tim.c ****  *
 734:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
 735:../Peripheral/src/ch32v30x_tim.c ****  */
 736:../Peripheral/src/ch32v30x_tim.c **** void TIM_ETRClockMode1Config(TIM_TypeDef *TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPo
 737:../Peripheral/src/ch32v30x_tim.c ****                              uint16_t ExtTRGFilter)
 738:../Peripheral/src/ch32v30x_tim.c **** {
 739:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpsmcr = 0;
 740:../Peripheral/src/ch32v30x_tim.c **** 
 741:../Peripheral/src/ch32v30x_tim.c ****     TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 742:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr = TIMx->SMCFGR;
 743:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMS));
 744:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr |= TIM_SlaveMode_External1;
 745:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr &= (uint16_t)(~((uint16_t)TIM_TS));
 746:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr |= TIM_TS_ETRF;
 747:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR = tmpsmcr;
 748:../Peripheral/src/ch32v30x_tim.c **** }
 749:../Peripheral/src/ch32v30x_tim.c **** 
 750:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
 751:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_ETRClockMode2Config
 752:../Peripheral/src/ch32v30x_tim.c ****  *
 753:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Configures the External clock Mode2.
 754:../Peripheral/src/ch32v30x_tim.c ****  *
 755:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
 756:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_ExtTRGPrescaler - The external Trigger Prescaler.
 757:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ExtTRGPSC_OFF - ETRP Prescaler OFF.
 758:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ExtTRGPSC_DIV2 - ETRP frequency divided by 2.
 759:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ExtTRGPSC_DIV4 - ETRP frequency divided by 4.
 760:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ExtTRGPSC_DIV8 - ETRP frequency divided by 8.
 761:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_ExtTRGPolarity - The external Trigger Polarity.
 762:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ExtTRGPolarity_Inverted - active low or falling edge active.
 763:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ExtTRGPolarity_NonInverted - active high or rising edge active.
 764:../Peripheral/src/ch32v30x_tim.c ****  *          ExtTRGFilter - External Trigger Filter.
 765:../Peripheral/src/ch32v30x_tim.c ****  *            This parameter must be a value between 0x0 and 0xF.
 766:../Peripheral/src/ch32v30x_tim.c ****  *
 767:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
 768:../Peripheral/src/ch32v30x_tim.c ****  */
 769:../Peripheral/src/ch32v30x_tim.c **** void TIM_ETRClockMode2Config(TIM_TypeDef *TIMx, uint16_t TIM_ExtTRGPrescaler,
 770:../Peripheral/src/ch32v30x_tim.c ****                              uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
 771:../Peripheral/src/ch32v30x_tim.c **** {
 772:../Peripheral/src/ch32v30x_tim.c ****     TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 773:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR |= TIM_ECE;
 774:../Peripheral/src/ch32v30x_tim.c **** }
 775:../Peripheral/src/ch32v30x_tim.c **** 
 776:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
 777:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_ETRConfig
 778:../Peripheral/src/ch32v30x_tim.c ****  *
 779:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Configures the TIMx External Trigger (ETR).
 780:../Peripheral/src/ch32v30x_tim.c ****  *
 781:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
 782:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_ExtTRGPrescaler - The external Trigger Prescaler.
 783:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ExtTRGPSC_OFF - ETRP Prescaler OFF.
 784:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ExtTRGPSC_DIV2 - ETRP frequency divided by 2.
 785:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ExtTRGPSC_DIV4 - ETRP frequency divided by 4.
 786:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ExtTRGPSC_DIV8 - ETRP frequency divided by 8.
 787:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_ExtTRGPolarity - The external Trigger Polarity.
 788:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ExtTRGPolarity_Inverted - active low or falling edge active.
 789:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ExtTRGPolarity_NonInverted - active high or rising edge active.
 790:../Peripheral/src/ch32v30x_tim.c ****  *          ExtTRGFilter - External Trigger Filter.
 791:../Peripheral/src/ch32v30x_tim.c ****  *            This parameter must be a value between 0x0 and 0xF.
 792:../Peripheral/src/ch32v30x_tim.c ****  *
 793:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
 794:../Peripheral/src/ch32v30x_tim.c ****  */
 795:../Peripheral/src/ch32v30x_tim.c **** void TIM_ETRConfig(TIM_TypeDef *TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
 796:../Peripheral/src/ch32v30x_tim.c ****                    uint16_t ExtTRGFilter)
 797:../Peripheral/src/ch32v30x_tim.c **** {
 798:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpsmcr = 0;
 799:../Peripheral/src/ch32v30x_tim.c **** 
 800:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr = TIMx->SMCFGR;
 801:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr &= SMCFGR_ETR_Mask;
 802:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFi
 803:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR = tmpsmcr;
 804:../Peripheral/src/ch32v30x_tim.c **** }
 805:../Peripheral/src/ch32v30x_tim.c **** 
 806:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
 807:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_PrescalerConfig
 808:../Peripheral/src/ch32v30x_tim.c ****  *
 809:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Configures the TIMx Prescaler.
 810:../Peripheral/src/ch32v30x_tim.c ****  *
 811:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
 812:../Peripheral/src/ch32v30x_tim.c ****  *          Prescaler - specifies the Prescaler Register value.
 813:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_PSCReloadMode - specifies the TIM Prescaler Reload mode.
 814:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_PSCReloadMode - specifies the TIM Prescaler Reload mode.
 815:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_PSCReloadMode_Update - The Prescaler is loaded at the update event.
 816:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_PSCReloadMode_Immediate - The Prescaler is loaded immediately.
 817:../Peripheral/src/ch32v30x_tim.c ****  *
 818:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
 819:../Peripheral/src/ch32v30x_tim.c ****  */
 820:../Peripheral/src/ch32v30x_tim.c **** void TIM_PrescalerConfig(TIM_TypeDef *TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)
 821:../Peripheral/src/ch32v30x_tim.c **** {
 822:../Peripheral/src/ch32v30x_tim.c ****     TIMx->PSC = Prescaler;
 823:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SWEVGR = TIM_PSCReloadMode;
 824:../Peripheral/src/ch32v30x_tim.c **** }
 825:../Peripheral/src/ch32v30x_tim.c **** 
 826:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
 827:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_CounterModeConfig
 828:../Peripheral/src/ch32v30x_tim.c ****  *
 829:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Specifies the TIMx Counter Mode to be used.
 830:../Peripheral/src/ch32v30x_tim.c ****  *
 831:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
 832:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_CounterMode - specifies the Counter Mode to be used.
 833:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_CounterMode_Up - TIM Up Counting Mode.
 834:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_CounterMode_Down - TIM Down Counting Mode.
 835:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_CounterMode_CenterAligned1 - TIM Center Aligned Mode1.
 836:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_CounterMode_CenterAligned2 - TIM Center Aligned Mode2.
 837:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_CounterMode_CenterAligned3 - TIM Center Aligned Mode3.
 838:../Peripheral/src/ch32v30x_tim.c ****  *
 839:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
 840:../Peripheral/src/ch32v30x_tim.c ****  */
 841:../Peripheral/src/ch32v30x_tim.c **** void TIM_CounterModeConfig(TIM_TypeDef *TIMx, uint16_t TIM_CounterMode)
 842:../Peripheral/src/ch32v30x_tim.c **** {
 843:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpcr1 = 0;
 844:../Peripheral/src/ch32v30x_tim.c **** 
 845:../Peripheral/src/ch32v30x_tim.c ****     tmpcr1 = TIMx->CTLR1;
 846:../Peripheral/src/ch32v30x_tim.c ****     tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_DIR | TIM_CMS)));
 847:../Peripheral/src/ch32v30x_tim.c ****     tmpcr1 |= TIM_CounterMode;
 848:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CTLR1 = tmpcr1;
 849:../Peripheral/src/ch32v30x_tim.c **** }
 850:../Peripheral/src/ch32v30x_tim.c **** 
 851:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
 852:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_SelectInputTrigger
 853:../Peripheral/src/ch32v30x_tim.c ****  *
 854:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Selects the Input Trigger source.
 855:../Peripheral/src/ch32v30x_tim.c ****  *
 856:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
 857:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_InputTriggerSource - The Input Trigger source.
 858:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_TS_ITR0 - Internal Trigger 0.
 859:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_TS_ITR1 - Internal Trigger 1.
 860:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_TS_ITR2 - Internal Trigger 2.
 861:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_TS_ITR3 - Internal Trigger 3.
 862:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_TS_TI1F_ED - TI1 Edge Detector.
 863:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_TS_TI1FP1 - Filtered Timer Input 1.
 864:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_TS_TI2FP2 - Filtered Timer Input 2.
 865:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_TS_ETRF - External Trigger input.
 866:../Peripheral/src/ch32v30x_tim.c ****  *
 867:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
 868:../Peripheral/src/ch32v30x_tim.c ****  */
 869:../Peripheral/src/ch32v30x_tim.c **** void TIM_SelectInputTrigger(TIM_TypeDef *TIMx, uint16_t TIM_InputTriggerSource)
 870:../Peripheral/src/ch32v30x_tim.c **** {
 871:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpsmcr = 0;
 872:../Peripheral/src/ch32v30x_tim.c **** 
 873:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr = TIMx->SMCFGR;
 874:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr &= (uint16_t)(~((uint16_t)TIM_TS));
 875:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr |= TIM_InputTriggerSource;
 876:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR = tmpsmcr;
 877:../Peripheral/src/ch32v30x_tim.c **** }
 878:../Peripheral/src/ch32v30x_tim.c **** 
 879:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
 880:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_EncoderInterfaceConfig
 881:../Peripheral/src/ch32v30x_tim.c ****  *
 882:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Configures the TIMx Encoder Interface.
 883:../Peripheral/src/ch32v30x_tim.c ****  *
 884:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
 885:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_EncoderMode - specifies the TIMx Encoder Mode.
 886:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_EncoderMode_TI1 - Counter counts on TI1FP1 edge depending
 887:../Peripheral/src/ch32v30x_tim.c ****  *        on TI2FP2 level.
 888:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_EncoderMode_TI2 - Counter counts on TI2FP2 edge depending
 889:../Peripheral/src/ch32v30x_tim.c ****  *        on TI1FP1 level.
 890:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_EncoderMode_TI12 - Counter counts on both TI1FP1 and
 891:../Peripheral/src/ch32v30x_tim.c ****  *        TI2FP2 edges depending.
 892:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_IC1Polarity - specifies the IC1 Polarity.
 893:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ICPolarity_Falling - IC Falling edge.
 894:../Peripheral/src/ch32v30x_tim.c ****  *            TTIM_ICPolarity_Rising - IC Rising edge.
 895:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_IC2Polarity - specifies the IC2 Polarity.
 896:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ICPolarity_Falling - IC Falling edge.
 897:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ICPolarity_Rising - IC Rising edge.
 898:../Peripheral/src/ch32v30x_tim.c ****  *
 899:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
 900:../Peripheral/src/ch32v30x_tim.c ****  */
 901:../Peripheral/src/ch32v30x_tim.c **** void TIM_EncoderInterfaceConfig(TIM_TypeDef *TIMx, uint16_t TIM_EncoderMode,
 902:../Peripheral/src/ch32v30x_tim.c ****                                 uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
 903:../Peripheral/src/ch32v30x_tim.c **** {
 904:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpsmcr = 0;
 905:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmr1 = 0;
 906:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccer = 0;
 907:../Peripheral/src/ch32v30x_tim.c **** 
 908:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr = TIMx->SMCFGR;
 909:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 = TIMx->CHCTLR1;
 910:../Peripheral/src/ch32v30x_tim.c ****     tmpccer = TIMx->CCER;
 911:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMS));
 912:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr |= TIM_EncoderMode;
 913:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 &= (uint16_t)(((uint16_t) ~((uint16_t)TIM_CC1S)) & (uint16_t)(~((uint16_t)TIM_CC2S)));
 914:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 |= TIM_CC1S_0 | TIM_CC2S_0;
 915:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t)(((uint16_t) ~((uint16_t)TIM_CC1P)) & ((uint16_t) ~((uint16_t)TIM_CC2P)));
 916:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 917:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR = tmpsmcr;
 918:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 = tmpccmr1;
 919:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
 920:../Peripheral/src/ch32v30x_tim.c **** }
 921:../Peripheral/src/ch32v30x_tim.c **** 
 922:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
 923:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_ForcedOC1Config
 924:../Peripheral/src/ch32v30x_tim.c ****  *
 925:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Forces the TIMx output 1 waveform to active or inactive level.
 926:../Peripheral/src/ch32v30x_tim.c ****  *
 927:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
 928:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_ForcedAction - specifies the forced Action to be set to the
 929:../Peripheral/src/ch32v30x_tim.c ****  *        output waveform.
 930:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ForcedAction_Active - Force active level on OC1REF.
 931:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ForcedAction_InActive - Force inactive level on OC1REF.
 932:../Peripheral/src/ch32v30x_tim.c ****  *
 933:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
 934:../Peripheral/src/ch32v30x_tim.c ****  */
 935:../Peripheral/src/ch32v30x_tim.c **** void TIM_ForcedOC1Config(TIM_TypeDef *TIMx, uint16_t TIM_ForcedAction)
 936:../Peripheral/src/ch32v30x_tim.c **** {
 937:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmr1 = 0;
 938:../Peripheral/src/ch32v30x_tim.c **** 
 939:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 = TIMx->CHCTLR1;
 940:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 &= (uint16_t) ~((uint16_t)TIM_OC1M);
 941:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 |= TIM_ForcedAction;
 942:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 = tmpccmr1;
 943:../Peripheral/src/ch32v30x_tim.c **** }
 944:../Peripheral/src/ch32v30x_tim.c **** 
 945:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
 946:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_ForcedOC2Config
 947:../Peripheral/src/ch32v30x_tim.c ****  *
 948:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Forces the TIMx output 2 waveform to active or inactive level.
 949:../Peripheral/src/ch32v30x_tim.c ****  *
 950:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
 951:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_ForcedAction - specifies the forced Action to be set to the
 952:../Peripheral/src/ch32v30x_tim.c ****  *        output waveform.
 953:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ForcedAction_Active - Force active level on OC2REF.
 954:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ForcedAction_InActive - Force inactive level on OC2REF.
 955:../Peripheral/src/ch32v30x_tim.c ****  *
 956:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
 957:../Peripheral/src/ch32v30x_tim.c ****  */
 958:../Peripheral/src/ch32v30x_tim.c **** void TIM_ForcedOC2Config(TIM_TypeDef *TIMx, uint16_t TIM_ForcedAction)
 959:../Peripheral/src/ch32v30x_tim.c **** {
 960:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmr1 = 0;
 961:../Peripheral/src/ch32v30x_tim.c **** 
 962:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 = TIMx->CHCTLR1;
 963:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 &= (uint16_t) ~((uint16_t)TIM_OC2M);
 964:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
 965:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 = tmpccmr1;
 966:../Peripheral/src/ch32v30x_tim.c **** }
 967:../Peripheral/src/ch32v30x_tim.c **** 
 968:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
 969:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_ForcedOC3Config
 970:../Peripheral/src/ch32v30x_tim.c ****  *
 971:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Forces the TIMx output 3 waveform to active or inactive level.
 972:../Peripheral/src/ch32v30x_tim.c ****  *
 973:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
 974:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_ForcedAction - specifies the forced Action to be set to the
 975:../Peripheral/src/ch32v30x_tim.c ****  *        output waveform.
 976:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ForcedAction_Active - Force active level on OC3REF.
 977:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ForcedAction_InActive - Force inactive level on OC3REF.
 978:../Peripheral/src/ch32v30x_tim.c ****  *
 979:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
 980:../Peripheral/src/ch32v30x_tim.c ****  */
 981:../Peripheral/src/ch32v30x_tim.c **** void TIM_ForcedOC3Config(TIM_TypeDef *TIMx, uint16_t TIM_ForcedAction)
 982:../Peripheral/src/ch32v30x_tim.c **** {
 983:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmr2 = 0;
 984:../Peripheral/src/ch32v30x_tim.c **** 
 985:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 = TIMx->CHCTLR2;
 986:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 &= (uint16_t) ~((uint16_t)TIM_OC3M);
 987:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 |= TIM_ForcedAction;
 988:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 = tmpccmr2;
 989:../Peripheral/src/ch32v30x_tim.c **** }
 990:../Peripheral/src/ch32v30x_tim.c **** 
 991:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
 992:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_ForcedOC4Config
 993:../Peripheral/src/ch32v30x_tim.c ****  *
 994:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Forces the TIMx output 4 waveform to active or inactive level.
 995:../Peripheral/src/ch32v30x_tim.c ****  *
 996:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
 997:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_ForcedAction - specifies the forced Action to be set to the
 998:../Peripheral/src/ch32v30x_tim.c ****  *        output waveform.
 999:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ForcedAction_Active - Force active level on OC4REF.
1000:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ForcedAction_InActive - Force inactive level on OC4REF.
1001:../Peripheral/src/ch32v30x_tim.c ****  *
1002:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1003:../Peripheral/src/ch32v30x_tim.c ****  */
1004:../Peripheral/src/ch32v30x_tim.c **** void TIM_ForcedOC4Config(TIM_TypeDef *TIMx, uint16_t TIM_ForcedAction)
1005:../Peripheral/src/ch32v30x_tim.c **** {
1006:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmr2 = 0;
1007:../Peripheral/src/ch32v30x_tim.c **** 
1008:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 = TIMx->CHCTLR2;
1009:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 &= (uint16_t) ~((uint16_t)TIM_OC4M);
1010:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
1011:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 = tmpccmr2;
1012:../Peripheral/src/ch32v30x_tim.c **** }
1013:../Peripheral/src/ch32v30x_tim.c **** 
1014:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1015:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_ARRPreloadConfig
1016:../Peripheral/src/ch32v30x_tim.c ****  *
1017:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Enables or disables TIMx peripheral Preload register on ARR.
1018:../Peripheral/src/ch32v30x_tim.c ****  *
1019:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
1020:../Peripheral/src/ch32v30x_tim.c ****  *          NewState - ENABLE or DISABLE.
1021:../Peripheral/src/ch32v30x_tim.c ****  *
1022:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1023:../Peripheral/src/ch32v30x_tim.c ****  */
1024:../Peripheral/src/ch32v30x_tim.c **** void TIM_ARRPreloadConfig(TIM_TypeDef *TIMx, FunctionalState NewState)
1025:../Peripheral/src/ch32v30x_tim.c **** {
1026:../Peripheral/src/ch32v30x_tim.c ****     if(NewState != DISABLE)
1027:../Peripheral/src/ch32v30x_tim.c ****     {
1028:../Peripheral/src/ch32v30x_tim.c ****         TIMx->CTLR1 |= TIM_ARPE;
1029:../Peripheral/src/ch32v30x_tim.c ****     }
1030:../Peripheral/src/ch32v30x_tim.c ****     else
1031:../Peripheral/src/ch32v30x_tim.c ****     {
1032:../Peripheral/src/ch32v30x_tim.c ****         TIMx->CTLR1 &= (uint16_t) ~((uint16_t)TIM_ARPE);
1033:../Peripheral/src/ch32v30x_tim.c ****     }
1034:../Peripheral/src/ch32v30x_tim.c **** }
1035:../Peripheral/src/ch32v30x_tim.c **** 
1036:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1037:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_SelectCOM
1038:../Peripheral/src/ch32v30x_tim.c ****  *
1039:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Selects the TIM peripheral Commutation event.
1040:../Peripheral/src/ch32v30x_tim.c ****  *
1041:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
1042:../Peripheral/src/ch32v30x_tim.c ****  *          NewState - ENABLE or DISABLE.
1043:../Peripheral/src/ch32v30x_tim.c ****  *
1044:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1045:../Peripheral/src/ch32v30x_tim.c ****  */
1046:../Peripheral/src/ch32v30x_tim.c **** void TIM_SelectCOM(TIM_TypeDef *TIMx, FunctionalState NewState)
1047:../Peripheral/src/ch32v30x_tim.c **** {
1048:../Peripheral/src/ch32v30x_tim.c ****     if(NewState != DISABLE)
1049:../Peripheral/src/ch32v30x_tim.c ****     {
1050:../Peripheral/src/ch32v30x_tim.c ****         TIMx->CTLR2 |= TIM_CCUS;
1051:../Peripheral/src/ch32v30x_tim.c ****     }
1052:../Peripheral/src/ch32v30x_tim.c ****     else
1053:../Peripheral/src/ch32v30x_tim.c ****     {
1054:../Peripheral/src/ch32v30x_tim.c ****         TIMx->CTLR2 &= (uint16_t) ~((uint16_t)TIM_CCUS);
1055:../Peripheral/src/ch32v30x_tim.c ****     }
1056:../Peripheral/src/ch32v30x_tim.c **** }
1057:../Peripheral/src/ch32v30x_tim.c **** 
1058:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1059:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_SelectCCDMA
1060:../Peripheral/src/ch32v30x_tim.c ****  *
1061:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Selects the TIMx peripheral Capture Compare DMA source.
1062:../Peripheral/src/ch32v30x_tim.c ****  *
1063:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
1064:../Peripheral/src/ch32v30x_tim.c ****  *          NewState - ENABLE or DISABLE.
1065:../Peripheral/src/ch32v30x_tim.c ****  *
1066:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1067:../Peripheral/src/ch32v30x_tim.c ****  */
1068:../Peripheral/src/ch32v30x_tim.c **** void TIM_SelectCCDMA(TIM_TypeDef *TIMx, FunctionalState NewState)
1069:../Peripheral/src/ch32v30x_tim.c **** {
1070:../Peripheral/src/ch32v30x_tim.c ****     if(NewState != DISABLE)
1071:../Peripheral/src/ch32v30x_tim.c ****     {
1072:../Peripheral/src/ch32v30x_tim.c ****         TIMx->CTLR2 |= TIM_CCDS;
1073:../Peripheral/src/ch32v30x_tim.c ****     }
1074:../Peripheral/src/ch32v30x_tim.c ****     else
1075:../Peripheral/src/ch32v30x_tim.c ****     {
1076:../Peripheral/src/ch32v30x_tim.c ****         TIMx->CTLR2 &= (uint16_t) ~((uint16_t)TIM_CCDS);
1077:../Peripheral/src/ch32v30x_tim.c ****     }
1078:../Peripheral/src/ch32v30x_tim.c **** }
1079:../Peripheral/src/ch32v30x_tim.c **** 
1080:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1081:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_CCPreloadControl
1082:../Peripheral/src/ch32v30x_tim.c ****  *
1083:../Peripheral/src/ch32v30x_tim.c ****  * @brief   DSets or Resets the TIM peripheral Capture Compare Preload Control bit.
1084:../Peripheral/src/ch32v30x_tim.c ****  *        reset values (Affects also the I2Ss).
1085:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
1086:../Peripheral/src/ch32v30x_tim.c ****  *          NewState - ENABLE or DISABLE.
1087:../Peripheral/src/ch32v30x_tim.c ****  *
1088:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1089:../Peripheral/src/ch32v30x_tim.c ****  */
1090:../Peripheral/src/ch32v30x_tim.c **** void TIM_CCPreloadControl(TIM_TypeDef *TIMx, FunctionalState NewState)
1091:../Peripheral/src/ch32v30x_tim.c **** {
1092:../Peripheral/src/ch32v30x_tim.c ****     if(NewState != DISABLE)
1093:../Peripheral/src/ch32v30x_tim.c ****     {
1094:../Peripheral/src/ch32v30x_tim.c ****         TIMx->CTLR2 |= TIM_CCPC;
1095:../Peripheral/src/ch32v30x_tim.c ****     }
1096:../Peripheral/src/ch32v30x_tim.c ****     else
1097:../Peripheral/src/ch32v30x_tim.c ****     {
1098:../Peripheral/src/ch32v30x_tim.c ****         TIMx->CTLR2 &= (uint16_t) ~((uint16_t)TIM_CCPC);
1099:../Peripheral/src/ch32v30x_tim.c ****     }
1100:../Peripheral/src/ch32v30x_tim.c **** }
1101:../Peripheral/src/ch32v30x_tim.c **** 
1102:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1103:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_OC1PreloadConfig
1104:../Peripheral/src/ch32v30x_tim.c ****  *
1105:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Enables or disables the TIMx peripheral Preload register on CCR1.
1106:../Peripheral/src/ch32v30x_tim.c ****  *
1107:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
1108:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_OCPreload - new state of the TIMx peripheral Preload register.
1109:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCPreload_Enable.
1110:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCPreload_Disable.
1111:../Peripheral/src/ch32v30x_tim.c ****  *
1112:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1113:../Peripheral/src/ch32v30x_tim.c ****  */
1114:../Peripheral/src/ch32v30x_tim.c **** void TIM_OC1PreloadConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCPreload)
1115:../Peripheral/src/ch32v30x_tim.c **** {
1116:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmr1 = 0;
1117:../Peripheral/src/ch32v30x_tim.c **** 
1118:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 = TIMx->CHCTLR1;
1119:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 &= (uint16_t) ~((uint16_t)TIM_OC1PE);
1120:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 |= TIM_OCPreload;
1121:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 = tmpccmr1;
1122:../Peripheral/src/ch32v30x_tim.c **** }
1123:../Peripheral/src/ch32v30x_tim.c **** 
1124:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1125:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_OC2PreloadConfig
1126:../Peripheral/src/ch32v30x_tim.c ****  *
1127:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Enables or disables the TIMx peripheral Preload register on CCR2.
1128:../Peripheral/src/ch32v30x_tim.c ****  *
1129:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
1130:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_OCPreload - new state of the TIMx peripheral Preload register.
1131:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCPreload_Enable.
1132:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCPreload_Disable.
1133:../Peripheral/src/ch32v30x_tim.c ****  *
1134:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1135:../Peripheral/src/ch32v30x_tim.c ****  */
1136:../Peripheral/src/ch32v30x_tim.c **** void TIM_OC2PreloadConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCPreload)
1137:../Peripheral/src/ch32v30x_tim.c **** {
1138:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmr1 = 0;
1139:../Peripheral/src/ch32v30x_tim.c **** 
1140:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 = TIMx->CHCTLR1;
1141:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 &= (uint16_t) ~((uint16_t)TIM_OC2PE);
1142:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
1143:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 = tmpccmr1;
1144:../Peripheral/src/ch32v30x_tim.c **** }
1145:../Peripheral/src/ch32v30x_tim.c **** 
1146:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1147:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_OC3PreloadConfig
1148:../Peripheral/src/ch32v30x_tim.c ****  *
1149:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Enables or disables the TIMx peripheral Preload register on CCR3.
1150:../Peripheral/src/ch32v30x_tim.c ****  *
1151:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
1152:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_OCPreload - new state of the TIMx peripheral Preload register.
1153:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCPreload_Enable.
1154:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCPreload_Disable.
1155:../Peripheral/src/ch32v30x_tim.c ****  *
1156:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1157:../Peripheral/src/ch32v30x_tim.c ****  */
1158:../Peripheral/src/ch32v30x_tim.c **** void TIM_OC3PreloadConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCPreload)
1159:../Peripheral/src/ch32v30x_tim.c **** {
1160:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmr2 = 0;
1161:../Peripheral/src/ch32v30x_tim.c **** 
1162:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 = TIMx->CHCTLR2;
1163:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 &= (uint16_t) ~((uint16_t)TIM_OC3PE);
1164:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 |= TIM_OCPreload;
1165:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 = tmpccmr2;
1166:../Peripheral/src/ch32v30x_tim.c **** }
1167:../Peripheral/src/ch32v30x_tim.c **** 
1168:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1169:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_OC4PreloadConfig
1170:../Peripheral/src/ch32v30x_tim.c ****  *
1171:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Enables or disables the TIMx peripheral Preload register on CCR4.
1172:../Peripheral/src/ch32v30x_tim.c ****  *
1173:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
1174:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_OCPreload - new state of the TIMx peripheral Preload register.
1175:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCPreload_Enable.
1176:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCPreload_Disable.
1177:../Peripheral/src/ch32v30x_tim.c ****  *
1178:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1179:../Peripheral/src/ch32v30x_tim.c ****  */
1180:../Peripheral/src/ch32v30x_tim.c **** void TIM_OC4PreloadConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCPreload)
1181:../Peripheral/src/ch32v30x_tim.c **** {
1182:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmr2 = 0;
1183:../Peripheral/src/ch32v30x_tim.c **** 
1184:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 = TIMx->CHCTLR2;
1185:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 &= (uint16_t) ~((uint16_t)TIM_OC4PE);
1186:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
1187:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 = tmpccmr2;
1188:../Peripheral/src/ch32v30x_tim.c **** }
1189:../Peripheral/src/ch32v30x_tim.c **** 
1190:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1191:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_OC1FastConfig
1192:../Peripheral/src/ch32v30x_tim.c ****  *
1193:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Configures the TIMx Output Compare 1 Fast feature.
1194:../Peripheral/src/ch32v30x_tim.c ****  *
1195:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
1196:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_OCFast - new state of the Output Compare Fast Enable Bit.
1197:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCFast_Enable - TIM output compare fast enable.
1198:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCFast_Disable - TIM output compare fast disable.
1199:../Peripheral/src/ch32v30x_tim.c ****  *
1200:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1201:../Peripheral/src/ch32v30x_tim.c ****  */
1202:../Peripheral/src/ch32v30x_tim.c **** void TIM_OC1FastConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCFast)
1203:../Peripheral/src/ch32v30x_tim.c **** {
1204:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmr1 = 0;
1205:../Peripheral/src/ch32v30x_tim.c **** 
1206:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 = TIMx->CHCTLR1;
1207:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 &= (uint16_t) ~((uint16_t)TIM_OC1FE);
1208:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 |= TIM_OCFast;
1209:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 = tmpccmr1;
1210:../Peripheral/src/ch32v30x_tim.c **** }
1211:../Peripheral/src/ch32v30x_tim.c **** 
1212:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1213:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_OC2FastConfig
1214:../Peripheral/src/ch32v30x_tim.c ****  *
1215:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Configures the TIMx Output Compare 2 Fast feature.
1216:../Peripheral/src/ch32v30x_tim.c ****  *
1217:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
1218:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_OCFast - new state of the Output Compare Fast Enable Bit.
1219:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCFast_Enable - TIM output compare fast enable.
1220:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCFast_Disable - TIM output compare fast disable.
1221:../Peripheral/src/ch32v30x_tim.c ****  *
1222:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1223:../Peripheral/src/ch32v30x_tim.c ****  */
1224:../Peripheral/src/ch32v30x_tim.c **** void TIM_OC2FastConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCFast)
1225:../Peripheral/src/ch32v30x_tim.c **** {
1226:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmr1 = 0;
1227:../Peripheral/src/ch32v30x_tim.c **** 
1228:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 = TIMx->CHCTLR1;
1229:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 &= (uint16_t) ~((uint16_t)TIM_OC2FE);
1230:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
1231:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 = tmpccmr1;
1232:../Peripheral/src/ch32v30x_tim.c **** }
1233:../Peripheral/src/ch32v30x_tim.c **** 
1234:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1235:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_OC3FastConfig
1236:../Peripheral/src/ch32v30x_tim.c ****  *
1237:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Configures the TIMx Output Compare 3 Fast feature.
1238:../Peripheral/src/ch32v30x_tim.c ****  *
1239:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
1240:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_OCFast - new state of the Output Compare Fast Enable Bit.
1241:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCFast_Enable - TIM output compare fast enable.
1242:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCFast_Disable - TIM output compare fast disable.
1243:../Peripheral/src/ch32v30x_tim.c ****  *
1244:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1245:../Peripheral/src/ch32v30x_tim.c ****  */
1246:../Peripheral/src/ch32v30x_tim.c **** void TIM_OC3FastConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCFast)
1247:../Peripheral/src/ch32v30x_tim.c **** {
1248:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmr2 = 0;
1249:../Peripheral/src/ch32v30x_tim.c **** 
1250:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 = TIMx->CHCTLR2;
1251:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 &= (uint16_t) ~((uint16_t)TIM_OC3FE);
1252:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 |= TIM_OCFast;
1253:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 = tmpccmr2;
1254:../Peripheral/src/ch32v30x_tim.c **** }
1255:../Peripheral/src/ch32v30x_tim.c **** 
1256:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1257:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_OC4FastConfig
1258:../Peripheral/src/ch32v30x_tim.c ****  *
1259:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Configures the TIMx Output Compare 4 Fast feature.
1260:../Peripheral/src/ch32v30x_tim.c ****  *
1261:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
1262:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_OCFast - new state of the Output Compare Fast Enable Bit.
1263:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCFast_Enable - TIM output compare fast enable.
1264:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCFast_Disable - TIM output compare fast disable.
1265:../Peripheral/src/ch32v30x_tim.c ****  *
1266:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1267:../Peripheral/src/ch32v30x_tim.c ****  */
1268:../Peripheral/src/ch32v30x_tim.c **** void TIM_OC4FastConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCFast)
1269:../Peripheral/src/ch32v30x_tim.c **** {
1270:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmr2 = 0;
1271:../Peripheral/src/ch32v30x_tim.c **** 
1272:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 = TIMx->CHCTLR2;
1273:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 &= (uint16_t) ~((uint16_t)TIM_OC4FE);
1274:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
1275:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 = tmpccmr2;
1276:../Peripheral/src/ch32v30x_tim.c **** }
1277:../Peripheral/src/ch32v30x_tim.c **** 
1278:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1279:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_ClearOC1Ref
1280:../Peripheral/src/ch32v30x_tim.c ****  *
1281:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Clears or safeguards the OCREF1 signal on an external event.
1282:../Peripheral/src/ch32v30x_tim.c ****  *
1283:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
1284:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_OCClear - new state of the Output Compare Clear Enable Bit.
1285:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCClear_Enable - TIM Output clear enable.
1286:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCClear_Disable - TIM Output clear disable.
1287:../Peripheral/src/ch32v30x_tim.c ****  *
1288:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1289:../Peripheral/src/ch32v30x_tim.c ****  */
1290:../Peripheral/src/ch32v30x_tim.c **** void TIM_ClearOC1Ref(TIM_TypeDef *TIMx, uint16_t TIM_OCClear)
1291:../Peripheral/src/ch32v30x_tim.c **** {
1292:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmr1 = 0;
1293:../Peripheral/src/ch32v30x_tim.c **** 
1294:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 = TIMx->CHCTLR1;
1295:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 &= (uint16_t) ~((uint16_t)TIM_OC1CE);
1296:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 |= TIM_OCClear;
1297:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 = tmpccmr1;
1298:../Peripheral/src/ch32v30x_tim.c **** }
1299:../Peripheral/src/ch32v30x_tim.c **** 
1300:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1301:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_ClearOC2Ref
1302:../Peripheral/src/ch32v30x_tim.c ****  *
1303:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Clears or safeguards the OCREF2 signal on an external event.
1304:../Peripheral/src/ch32v30x_tim.c ****  *
1305:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
1306:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_OCClear - new state of the Output Compare Clear Enable Bit.
1307:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCClear_Enable - TIM Output clear enable.
1308:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCClear_Disable - TIM Output clear disable.
1309:../Peripheral/src/ch32v30x_tim.c ****  *
1310:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1311:../Peripheral/src/ch32v30x_tim.c ****  */
1312:../Peripheral/src/ch32v30x_tim.c **** void TIM_ClearOC2Ref(TIM_TypeDef *TIMx, uint16_t TIM_OCClear)
1313:../Peripheral/src/ch32v30x_tim.c **** {
1314:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmr1 = 0;
1315:../Peripheral/src/ch32v30x_tim.c **** 
1316:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 = TIMx->CHCTLR1;
1317:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 &= (uint16_t) ~((uint16_t)TIM_OC2CE);
1318:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
1319:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 = tmpccmr1;
1320:../Peripheral/src/ch32v30x_tim.c **** }
1321:../Peripheral/src/ch32v30x_tim.c **** 
1322:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1323:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_ClearOC3Ref
1324:../Peripheral/src/ch32v30x_tim.c ****  *
1325:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Clears or safeguards the OCREF3 signal on an external event.
1326:../Peripheral/src/ch32v30x_tim.c ****  *
1327:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
1328:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_OCClear - new state of the Output Compare Clear Enable Bit.
1329:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCClear_Enable - TIM Output clear enable.
1330:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCClear_Disable - TIM Output clear disable.
1331:../Peripheral/src/ch32v30x_tim.c ****  *
1332:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1333:../Peripheral/src/ch32v30x_tim.c ****  */
1334:../Peripheral/src/ch32v30x_tim.c **** void TIM_ClearOC3Ref(TIM_TypeDef *TIMx, uint16_t TIM_OCClear)
1335:../Peripheral/src/ch32v30x_tim.c **** {
1336:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmr2 = 0;
1337:../Peripheral/src/ch32v30x_tim.c **** 
1338:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 = TIMx->CHCTLR2;
1339:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 &= (uint16_t) ~((uint16_t)TIM_OC3CE);
1340:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 |= TIM_OCClear;
1341:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 = tmpccmr2;
1342:../Peripheral/src/ch32v30x_tim.c **** }
1343:../Peripheral/src/ch32v30x_tim.c **** 
1344:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1345:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_ClearOC4Ref
1346:../Peripheral/src/ch32v30x_tim.c ****  *
1347:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Clears or safeguards the OCREF4 signal on an external event.
1348:../Peripheral/src/ch32v30x_tim.c ****  *
1349:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
1350:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_OCClear - new state of the Output Compare Clear Enable Bit.
1351:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCClear_Enable - TIM Output clear enable.
1352:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCClear_Disable - TIM Output clear disable.
1353:../Peripheral/src/ch32v30x_tim.c ****  *
1354:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1355:../Peripheral/src/ch32v30x_tim.c ****  */
1356:../Peripheral/src/ch32v30x_tim.c **** void TIM_ClearOC4Ref(TIM_TypeDef *TIMx, uint16_t TIM_OCClear)
1357:../Peripheral/src/ch32v30x_tim.c **** {
1358:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmr2 = 0;
1359:../Peripheral/src/ch32v30x_tim.c **** 
1360:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 = TIMx->CHCTLR2;
1361:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 &= (uint16_t) ~((uint16_t)TIM_OC4CE);
1362:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
1363:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 = tmpccmr2;
1364:../Peripheral/src/ch32v30x_tim.c **** }
1365:../Peripheral/src/ch32v30x_tim.c **** 
1366:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1367:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_OC1PolarityConfig
1368:../Peripheral/src/ch32v30x_tim.c ****  *
1369:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Configures the TIMx channel 1 polarity.
1370:../Peripheral/src/ch32v30x_tim.c ****  *
1371:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
1372:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_OCPolarity - specifies the OC1 Polarity.
1373:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCPolarity_High - Output Compare active high.
1374:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCPolarity_Low - Output Compare active low.
1375:../Peripheral/src/ch32v30x_tim.c ****  *
1376:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1377:../Peripheral/src/ch32v30x_tim.c ****  */
1378:../Peripheral/src/ch32v30x_tim.c **** void TIM_OC1PolarityConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCPolarity)
1379:../Peripheral/src/ch32v30x_tim.c **** {
1380:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccer = 0;
1381:../Peripheral/src/ch32v30x_tim.c **** 
1382:../Peripheral/src/ch32v30x_tim.c ****     tmpccer = TIMx->CCER;
1383:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t) ~((uint16_t)TIM_CC1P);
1384:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= TIM_OCPolarity;
1385:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
1386:../Peripheral/src/ch32v30x_tim.c **** }
1387:../Peripheral/src/ch32v30x_tim.c **** 
1388:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1389:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_OC1NPolarityConfig
1390:../Peripheral/src/ch32v30x_tim.c ****  *
1391:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Configures the TIMx channel 1 polarity.
1392:../Peripheral/src/ch32v30x_tim.c ****  *
1393:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to select the TIM peripheral.
1394:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_OCNPolarity - specifies the OC1N Polarity.
1395:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCNPolarity_High - Output Compare active high.
1396:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCNPolarity_Low - Output Compare active low.
1397:../Peripheral/src/ch32v30x_tim.c ****  *
1398:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1399:../Peripheral/src/ch32v30x_tim.c ****  */
1400:../Peripheral/src/ch32v30x_tim.c **** void TIM_OC1NPolarityConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCNPolarity)
1401:../Peripheral/src/ch32v30x_tim.c **** {
1402:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccer = 0;
1403:../Peripheral/src/ch32v30x_tim.c **** 
1404:../Peripheral/src/ch32v30x_tim.c ****     tmpccer = TIMx->CCER;
1405:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t) ~((uint16_t)TIM_CC1NP);
1406:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= TIM_OCNPolarity;
1407:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
1408:../Peripheral/src/ch32v30x_tim.c **** }
1409:../Peripheral/src/ch32v30x_tim.c **** 
1410:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1411:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_OC2PolarityConfig
1412:../Peripheral/src/ch32v30x_tim.c ****  *
1413:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Configures the TIMx channel 2 polarity.
1414:../Peripheral/src/ch32v30x_tim.c ****  *
1415:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 to select the TIM peripheral.
1416:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_OCPolarity - specifies the OC2 Polarity.
1417:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCPolarity_High - Output Compare active high.
1418:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCPolarity_Low - Output Compare active low.
1419:../Peripheral/src/ch32v30x_tim.c ****  *
1420:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1421:../Peripheral/src/ch32v30x_tim.c ****  */
1422:../Peripheral/src/ch32v30x_tim.c **** void TIM_OC2PolarityConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCPolarity)
1423:../Peripheral/src/ch32v30x_tim.c **** {
1424:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccer = 0;
1425:../Peripheral/src/ch32v30x_tim.c **** 
1426:../Peripheral/src/ch32v30x_tim.c ****     tmpccer = TIMx->CCER;
1427:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t) ~((uint16_t)TIM_CC2P);
1428:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
1429:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
1430:../Peripheral/src/ch32v30x_tim.c **** }
1431:../Peripheral/src/ch32v30x_tim.c **** 
1432:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1433:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_OC2NPolarityConfig
1434:../Peripheral/src/ch32v30x_tim.c ****  *
1435:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Configures the TIMx channel 2 polarity.
1436:../Peripheral/src/ch32v30x_tim.c ****  *
1437:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to select the TIM peripheral.
1438:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_OCNPolarity - specifies the OC1N Polarity.
1439:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCNPolarity_High - Output Compare active high.
1440:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCNPolarity_Low - Output Compare active low.
1441:../Peripheral/src/ch32v30x_tim.c ****  *
1442:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1443:../Peripheral/src/ch32v30x_tim.c ****  */
1444:../Peripheral/src/ch32v30x_tim.c **** void TIM_OC2NPolarityConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCNPolarity)
1445:../Peripheral/src/ch32v30x_tim.c **** {
1446:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccer = 0;
1447:../Peripheral/src/ch32v30x_tim.c **** 
1448:../Peripheral/src/ch32v30x_tim.c ****     tmpccer = TIMx->CCER;
1449:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t) ~((uint16_t)TIM_CC2NP);
1450:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
1451:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
1452:../Peripheral/src/ch32v30x_tim.c **** }
1453:../Peripheral/src/ch32v30x_tim.c **** 
1454:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1455:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_OC3PolarityConfig
1456:../Peripheral/src/ch32v30x_tim.c ****  *
1457:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Configures the TIMx Channel 3 polarity.
1458:../Peripheral/src/ch32v30x_tim.c ****  *
1459:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 select the TIM peripheral.
1460:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_OCPolarit - specifies the OC3 Polarity.
1461:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCPolarity_High - Output Compare active high.
1462:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCPolarity_Low - Output Compare active low.
1463:../Peripheral/src/ch32v30x_tim.c ****  *
1464:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1465:../Peripheral/src/ch32v30x_tim.c ****  */
1466:../Peripheral/src/ch32v30x_tim.c **** void TIM_OC3PolarityConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCPolarity)
1467:../Peripheral/src/ch32v30x_tim.c **** {
1468:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccer = 0;
1469:../Peripheral/src/ch32v30x_tim.c **** 
1470:../Peripheral/src/ch32v30x_tim.c ****     tmpccer = TIMx->CCER;
1471:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t) ~((uint16_t)TIM_CC3P);
1472:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
1473:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
1474:../Peripheral/src/ch32v30x_tim.c **** }
1475:../Peripheral/src/ch32v30x_tim.c **** 
1476:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1477:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_OC3NPolarityConfig
1478:../Peripheral/src/ch32v30x_tim.c ****  *
1479:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Configures the TIMx Channel 3N polarity.
1480:../Peripheral/src/ch32v30x_tim.c ****  *
1481:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to select the TIM peripheral.
1482:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_OCNPolarity - specifies the OC2N Polarity.
1483:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCNPolarity_High - Output Compare active high.
1484:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCNPolarity_Low - Output Compare active low.
1485:../Peripheral/src/ch32v30x_tim.c ****  *
1486:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1487:../Peripheral/src/ch32v30x_tim.c ****  */
1488:../Peripheral/src/ch32v30x_tim.c **** void TIM_OC3NPolarityConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCNPolarity)
1489:../Peripheral/src/ch32v30x_tim.c **** {
1490:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccer = 0;
1491:../Peripheral/src/ch32v30x_tim.c **** 
1492:../Peripheral/src/ch32v30x_tim.c ****     tmpccer = TIMx->CCER;
1493:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t) ~((uint16_t)TIM_CC3NP);
1494:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
1495:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
1496:../Peripheral/src/ch32v30x_tim.c **** }
1497:../Peripheral/src/ch32v30x_tim.c **** 
1498:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1499:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_OC4PolarityConfig
1500:../Peripheral/src/ch32v30x_tim.c ****  *
1501:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Configures the TIMx Channel 4 polarity.
1502:../Peripheral/src/ch32v30x_tim.c ****  *
1503:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 select the TIM peripheral.
1504:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_OCPolarit - specifies the OC3 Polarity.
1505:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCPolarity_High - Output Compare active high.
1506:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCPolarity_Low - Output Compare active low.
1507:../Peripheral/src/ch32v30x_tim.c ****  *
1508:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1509:../Peripheral/src/ch32v30x_tim.c ****  */
1510:../Peripheral/src/ch32v30x_tim.c **** void TIM_OC4PolarityConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCPolarity)
1511:../Peripheral/src/ch32v30x_tim.c **** {
1512:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccer = 0;
1513:../Peripheral/src/ch32v30x_tim.c **** 
1514:../Peripheral/src/ch32v30x_tim.c ****     tmpccer = TIMx->CCER;
1515:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t) ~((uint16_t)TIM_CC4P);
1516:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
1517:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
1518:../Peripheral/src/ch32v30x_tim.c **** }
1519:../Peripheral/src/ch32v30x_tim.c **** 
1520:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1521:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_CCxCmd
1522:../Peripheral/src/ch32v30x_tim.c ****  *
1523:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Enables or disables the TIM Capture Compare Channel x.
1524:../Peripheral/src/ch32v30x_tim.c ****  *
1525:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 select the TIM peripheral.
1526:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_Channel - specifies the TIM Channel.
1527:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_Channel_1 - TIM Channel 1.
1528:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_Channel_2 - TIM Channel 2.
1529:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_Channel_3 - TIM Channel 3.
1530:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_Channel_4 - TIM Channel 4.
1531:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_CCx - specifies the TIM Channel CCxE bit new state.
1532:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_CCx_Enable.
1533:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_CCx_Disable.
1534:../Peripheral/src/ch32v30x_tim.c ****  *
1535:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1536:../Peripheral/src/ch32v30x_tim.c ****  */
1537:../Peripheral/src/ch32v30x_tim.c **** void TIM_CCxCmd(TIM_TypeDef *TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
1538:../Peripheral/src/ch32v30x_tim.c **** {
1539:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmp = 0;
1540:../Peripheral/src/ch32v30x_tim.c **** 
1541:../Peripheral/src/ch32v30x_tim.c ****     tmp = CCER_CCE_Set << TIM_Channel;
1542:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER &= (uint16_t)~tmp;
1543:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER |= (uint16_t)(TIM_CCx << TIM_Channel);
1544:../Peripheral/src/ch32v30x_tim.c **** }
1545:../Peripheral/src/ch32v30x_tim.c **** 
1546:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1547:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_CCxNCmd
1548:../Peripheral/src/ch32v30x_tim.c ****  *
1549:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Enables or disables the TIM Capture Compare Channel xN.
1550:../Peripheral/src/ch32v30x_tim.c ****  *
1551:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 select the TIM peripheral.
1552:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_Channel - specifies the TIM Channel.
1553:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_Channel_1 - TIM Channel 1.
1554:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_Channel_2 - TIM Channel 2.
1555:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_Channel_3 - TIM Channel 3.
1556:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_CCxN - specifies the TIM Channel CCxNE bit new state.
1557:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_CCxN_Enable.
1558:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_CCxN_Disable.
1559:../Peripheral/src/ch32v30x_tim.c ****  *
1560:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1561:../Peripheral/src/ch32v30x_tim.c ****  */
1562:../Peripheral/src/ch32v30x_tim.c **** void TIM_CCxNCmd(TIM_TypeDef *TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
1563:../Peripheral/src/ch32v30x_tim.c **** {
1564:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmp = 0;
1565:../Peripheral/src/ch32v30x_tim.c **** 
1566:../Peripheral/src/ch32v30x_tim.c ****     tmp = CCER_CCNE_Set << TIM_Channel;
1567:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER &= (uint16_t)~tmp;
1568:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER |= (uint16_t)(TIM_CCxN << TIM_Channel);
1569:../Peripheral/src/ch32v30x_tim.c **** }
1570:../Peripheral/src/ch32v30x_tim.c **** 
1571:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1572:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_SelectOCxM
1573:../Peripheral/src/ch32v30x_tim.c ****  *
1574:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Selects the TIM Output Compare Mode.
1575:../Peripheral/src/ch32v30x_tim.c ****  *
1576:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 select the TIM peripheral.
1577:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_Channel - specifies the TIM Channel.
1578:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_Channel_1 - TIM Channel 1.
1579:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_Channel_2 - TIM Channel 2.
1580:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_Channel_3 - TIM Channel 3.
1581:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_Channel_4 - TIM Channel 4.
1582:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_OCMode - specifies the TIM Output Compare Mode.
1583:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCMode_Timing.
1584:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCMode_Active.
1585:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCMode_Toggle.
1586:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCMode_PWM1.
1587:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OCMode_PWM2.
1588:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ForcedAction_Active.
1589:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ForcedAction_InActive.
1590:../Peripheral/src/ch32v30x_tim.c ****  *
1591:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1592:../Peripheral/src/ch32v30x_tim.c ****  */
1593:../Peripheral/src/ch32v30x_tim.c **** void TIM_SelectOCxM(TIM_TypeDef *TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
1594:../Peripheral/src/ch32v30x_tim.c **** {
1595:../Peripheral/src/ch32v30x_tim.c ****     uint32_t tmp = 0;
1596:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmp1 = 0;
1597:../Peripheral/src/ch32v30x_tim.c **** 
1598:../Peripheral/src/ch32v30x_tim.c ****     tmp = (uint32_t)TIMx;
1599:../Peripheral/src/ch32v30x_tim.c ****     tmp += CHCTLR_Offset;
1600:../Peripheral/src/ch32v30x_tim.c ****     tmp1 = CCER_CCE_Set << (uint16_t)TIM_Channel;
1601:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER &= (uint16_t)~tmp1;
1602:../Peripheral/src/ch32v30x_tim.c **** 
1603:../Peripheral/src/ch32v30x_tim.c ****     if((TIM_Channel == TIM_Channel_1) || (TIM_Channel == TIM_Channel_3))
1604:../Peripheral/src/ch32v30x_tim.c ****     {
1605:../Peripheral/src/ch32v30x_tim.c ****         tmp += (TIM_Channel >> 1);
1606:../Peripheral/src/ch32v30x_tim.c ****         *(__IO uint32_t *)tmp &= (uint32_t) ~((uint32_t)TIM_OC1M);
1607:../Peripheral/src/ch32v30x_tim.c ****         *(__IO uint32_t *)tmp |= TIM_OCMode;
1608:../Peripheral/src/ch32v30x_tim.c ****     }
1609:../Peripheral/src/ch32v30x_tim.c ****     else
1610:../Peripheral/src/ch32v30x_tim.c ****     {
1611:../Peripheral/src/ch32v30x_tim.c ****         tmp += (uint16_t)(TIM_Channel - (uint16_t)4) >> (uint16_t)1;
1612:../Peripheral/src/ch32v30x_tim.c ****         *(__IO uint32_t *)tmp &= (uint32_t) ~((uint32_t)TIM_OC2M);
1613:../Peripheral/src/ch32v30x_tim.c ****         *(__IO uint32_t *)tmp |= (uint16_t)(TIM_OCMode << 8);
1614:../Peripheral/src/ch32v30x_tim.c ****     }
1615:../Peripheral/src/ch32v30x_tim.c **** }
1616:../Peripheral/src/ch32v30x_tim.c **** 
1617:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1618:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_UpdateDisableConfig
1619:../Peripheral/src/ch32v30x_tim.c ****  *
1620:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Enables or Disables the TIMx Update event.
1621:../Peripheral/src/ch32v30x_tim.c ****  *
1622:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 select the TIM peripheral.
1623:../Peripheral/src/ch32v30x_tim.c ****  *          NewState - ENABLE or DISABLE.
1624:../Peripheral/src/ch32v30x_tim.c ****  *
1625:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1626:../Peripheral/src/ch32v30x_tim.c ****  */
1627:../Peripheral/src/ch32v30x_tim.c **** void TIM_UpdateDisableConfig(TIM_TypeDef *TIMx, FunctionalState NewState)
1628:../Peripheral/src/ch32v30x_tim.c **** {
1629:../Peripheral/src/ch32v30x_tim.c ****     if(NewState != DISABLE)
1630:../Peripheral/src/ch32v30x_tim.c ****     {
1631:../Peripheral/src/ch32v30x_tim.c ****         TIMx->CTLR1 |= TIM_UDIS;
1632:../Peripheral/src/ch32v30x_tim.c ****     }
1633:../Peripheral/src/ch32v30x_tim.c ****     else
1634:../Peripheral/src/ch32v30x_tim.c ****     {
1635:../Peripheral/src/ch32v30x_tim.c ****         TIMx->CTLR1 &= (uint16_t) ~((uint16_t)TIM_UDIS);
1636:../Peripheral/src/ch32v30x_tim.c ****     }
1637:../Peripheral/src/ch32v30x_tim.c **** }
1638:../Peripheral/src/ch32v30x_tim.c **** 
1639:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1640:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_UpdateRequestConfig
1641:../Peripheral/src/ch32v30x_tim.c ****  *
1642:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Configures the TIMx Update Request Interrupt source.
1643:../Peripheral/src/ch32v30x_tim.c ****  *
1644:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 select the TIM peripheral.
1645:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_UpdateSource - specifies the Update source.
1646:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_UpdateSource_Regular.
1647:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_UpdateSource_Global.
1648:../Peripheral/src/ch32v30x_tim.c ****  *
1649:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1650:../Peripheral/src/ch32v30x_tim.c ****  */
1651:../Peripheral/src/ch32v30x_tim.c **** void TIM_UpdateRequestConfig(TIM_TypeDef *TIMx, uint16_t TIM_UpdateSource)
1652:../Peripheral/src/ch32v30x_tim.c **** {
1653:../Peripheral/src/ch32v30x_tim.c ****     if(TIM_UpdateSource != TIM_UpdateSource_Global)
1654:../Peripheral/src/ch32v30x_tim.c ****     {
1655:../Peripheral/src/ch32v30x_tim.c ****         TIMx->CTLR1 |= TIM_URS;
1656:../Peripheral/src/ch32v30x_tim.c ****     }
1657:../Peripheral/src/ch32v30x_tim.c ****     else
1658:../Peripheral/src/ch32v30x_tim.c ****     {
1659:../Peripheral/src/ch32v30x_tim.c ****         TIMx->CTLR1 &= (uint16_t) ~((uint16_t)TIM_URS);
1660:../Peripheral/src/ch32v30x_tim.c ****     }
1661:../Peripheral/src/ch32v30x_tim.c **** }
1662:../Peripheral/src/ch32v30x_tim.c **** 
1663:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1664:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_SelectHallSensor
1665:../Peripheral/src/ch32v30x_tim.c ****  *
1666:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Enables or disables the TIMx's Hall sensor interface.
1667:../Peripheral/src/ch32v30x_tim.c ****  *
1668:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 select the TIM peripheral.
1669:../Peripheral/src/ch32v30x_tim.c ****  *          NewState - ENABLE or DISABLE.
1670:../Peripheral/src/ch32v30x_tim.c ****  *
1671:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1672:../Peripheral/src/ch32v30x_tim.c ****  */
1673:../Peripheral/src/ch32v30x_tim.c **** void TIM_SelectHallSensor(TIM_TypeDef *TIMx, FunctionalState NewState)
1674:../Peripheral/src/ch32v30x_tim.c **** {
1675:../Peripheral/src/ch32v30x_tim.c ****     if(NewState != DISABLE)
1676:../Peripheral/src/ch32v30x_tim.c ****     {
1677:../Peripheral/src/ch32v30x_tim.c ****         TIMx->CTLR2 |= TIM_TI1S;
1678:../Peripheral/src/ch32v30x_tim.c ****     }
1679:../Peripheral/src/ch32v30x_tim.c ****     else
1680:../Peripheral/src/ch32v30x_tim.c ****     {
1681:../Peripheral/src/ch32v30x_tim.c ****         TIMx->CTLR2 &= (uint16_t) ~((uint16_t)TIM_TI1S);
1682:../Peripheral/src/ch32v30x_tim.c ****     }
1683:../Peripheral/src/ch32v30x_tim.c **** }
1684:../Peripheral/src/ch32v30x_tim.c **** 
1685:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1686:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_SelectOnePulseMode
1687:../Peripheral/src/ch32v30x_tim.c ****  *
1688:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Selects the TIMx's One Pulse Mode.
1689:../Peripheral/src/ch32v30x_tim.c ****  *
1690:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 select the TIM peripheral.
1691:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_OPMode - specifies the OPM Mode to be used.
1692:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OPMode_Single.
1693:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_OPMode_Repetitive.
1694:../Peripheral/src/ch32v30x_tim.c ****  *
1695:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1696:../Peripheral/src/ch32v30x_tim.c ****  */
1697:../Peripheral/src/ch32v30x_tim.c **** void TIM_SelectOnePulseMode(TIM_TypeDef *TIMx, uint16_t TIM_OPMode)
1698:../Peripheral/src/ch32v30x_tim.c **** {
1699:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CTLR1 &= (uint16_t) ~((uint16_t)TIM_OPM);
1700:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CTLR1 |= TIM_OPMode;
1701:../Peripheral/src/ch32v30x_tim.c **** }
1702:../Peripheral/src/ch32v30x_tim.c **** 
1703:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1704:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_SelectOutputTrigger
1705:../Peripheral/src/ch32v30x_tim.c ****  *
1706:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Selects the TIMx Trigger Output Mode.
1707:../Peripheral/src/ch32v30x_tim.c ****  *
1708:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 select the TIM peripheral.
1709:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_TRGOSource - specifies the Trigger Output source.
1710:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_TRGOSource_Reset -  The UG bit in the TIM_EGR register is
1711:../Peripheral/src/ch32v30x_tim.c ****  *        used as the trigger output (TRGO).
1712:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_TRGOSource_Enable - The Counter Enable CEN is used as the
1713:../Peripheral/src/ch32v30x_tim.c ****  *        trigger output (TRGO).
1714:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_TRGOSource_Update - The update event is selected as the
1715:../Peripheral/src/ch32v30x_tim.c ****  *        trigger output (TRGO).
1716:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_TRGOSource_OC1 - The trigger output sends a positive pulse
1717:../Peripheral/src/ch32v30x_tim.c ****  *        when the CC1IF flag is to be set, as soon as a capture or compare match occurs (TRGO).
1718:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_TRGOSource_OC1Ref - OC1REF signal is used as the trigger output (TRGO).
1719:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_TRGOSource_OC2Ref - OC2REF signal is used as the trigger output (TRGO).
1720:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_TRGOSource_OC3Ref - OC3REF signal is used as the trigger output (TRGO).
1721:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_TRGOSource_OC4Ref - OC4REF signal is used as the trigger output (TRGO).
1722:../Peripheral/src/ch32v30x_tim.c ****  *
1723:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1724:../Peripheral/src/ch32v30x_tim.c ****  */
1725:../Peripheral/src/ch32v30x_tim.c **** void TIM_SelectOutputTrigger(TIM_TypeDef *TIMx, uint16_t TIM_TRGOSource)
1726:../Peripheral/src/ch32v30x_tim.c **** {
1727:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CTLR2 &= (uint16_t) ~((uint16_t)TIM_MMS);
1728:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CTLR2 |= TIM_TRGOSource;
1729:../Peripheral/src/ch32v30x_tim.c **** }
1730:../Peripheral/src/ch32v30x_tim.c **** 
1731:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1732:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_SelectSlaveMode
1733:../Peripheral/src/ch32v30x_tim.c ****  *
1734:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Selects the TIMx Slave Mode.
1735:../Peripheral/src/ch32v30x_tim.c ****  *
1736:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 select the TIM peripheral.
1737:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_SlaveMode - specifies the Timer Slave Mode.
1738:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_SlaveMode_Reset - Rising edge of the selected trigger
1739:../Peripheral/src/ch32v30x_tim.c ****  *        signal (TRGI) re-initializes.
1740:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_SlaveMode_Gated - The counter clock is enabled when the
1741:../Peripheral/src/ch32v30x_tim.c ****  *        trigger signal (TRGI) is high.
1742:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_SlaveMode_Trigger - The counter starts at a rising edge
1743:../Peripheral/src/ch32v30x_tim.c ****  *        of the trigger TRGI.
1744:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_SlaveMode_External1 - Rising edges of the selected trigger
1745:../Peripheral/src/ch32v30x_tim.c ****  *        (TRGI) clock the counter.
1746:../Peripheral/src/ch32v30x_tim.c ****  *
1747:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1748:../Peripheral/src/ch32v30x_tim.c ****  */
1749:../Peripheral/src/ch32v30x_tim.c **** void TIM_SelectSlaveMode(TIM_TypeDef *TIMx, uint16_t TIM_SlaveMode)
1750:../Peripheral/src/ch32v30x_tim.c **** {
1751:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR &= (uint16_t) ~((uint16_t)TIM_SMS);
1752:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR |= TIM_SlaveMode;
1753:../Peripheral/src/ch32v30x_tim.c **** }
1754:../Peripheral/src/ch32v30x_tim.c **** 
1755:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1756:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_SelectMasterSlaveMode
1757:../Peripheral/src/ch32v30x_tim.c ****  *
1758:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Sets or Resets the TIMx Master/Slave Mode.
1759:../Peripheral/src/ch32v30x_tim.c ****  *
1760:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 select the TIM peripheral.
1761:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_MasterSlaveMode - specifies the Timer Master Slave Mode.
1762:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_MasterSlaveMode_Enable - synchronization between the current
1763:../Peripheral/src/ch32v30x_tim.c ****  *        timer and its slaves (through TRGO).
1764:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_MasterSlaveMode_Disable - No action.
1765:../Peripheral/src/ch32v30x_tim.c ****  *
1766:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1767:../Peripheral/src/ch32v30x_tim.c ****  */
1768:../Peripheral/src/ch32v30x_tim.c **** void TIM_SelectMasterSlaveMode(TIM_TypeDef *TIMx, uint16_t TIM_MasterSlaveMode)
1769:../Peripheral/src/ch32v30x_tim.c **** {
1770:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR &= (uint16_t) ~((uint16_t)TIM_MSM);
1771:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR |= TIM_MasterSlaveMode;
1772:../Peripheral/src/ch32v30x_tim.c **** }
1773:../Peripheral/src/ch32v30x_tim.c **** 
1774:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1775:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_SetCounter
1776:../Peripheral/src/ch32v30x_tim.c ****  *
1777:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Sets the TIMx Counter Register value.
1778:../Peripheral/src/ch32v30x_tim.c ****  *
1779:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 select the TIM peripheral.
1780:../Peripheral/src/ch32v30x_tim.c ****  *          Counter - specifies the Counter register new value.
1781:../Peripheral/src/ch32v30x_tim.c ****  *
1782:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1783:../Peripheral/src/ch32v30x_tim.c ****  */
1784:../Peripheral/src/ch32v30x_tim.c **** void TIM_SetCounter(TIM_TypeDef *TIMx, uint16_t Counter)
1785:../Peripheral/src/ch32v30x_tim.c **** {
1786:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CNT = Counter;
1787:../Peripheral/src/ch32v30x_tim.c **** }
1788:../Peripheral/src/ch32v30x_tim.c **** 
1789:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1790:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_SetAutoreload
1791:../Peripheral/src/ch32v30x_tim.c ****  *
1792:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Sets the TIMx Autoreload Register value.
1793:../Peripheral/src/ch32v30x_tim.c ****  *
1794:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 select the TIM peripheral.
1795:../Peripheral/src/ch32v30x_tim.c ****  *          Autoreload - specifies the Autoreload register new value.
1796:../Peripheral/src/ch32v30x_tim.c ****  *
1797:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1798:../Peripheral/src/ch32v30x_tim.c ****  */
1799:../Peripheral/src/ch32v30x_tim.c **** void TIM_SetAutoreload(TIM_TypeDef *TIMx, uint16_t Autoreload)
1800:../Peripheral/src/ch32v30x_tim.c **** {
1801:../Peripheral/src/ch32v30x_tim.c ****     TIMx->ATRLR = Autoreload;
1802:../Peripheral/src/ch32v30x_tim.c **** }
1803:../Peripheral/src/ch32v30x_tim.c **** 
1804:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1805:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_SetCompare1
1806:../Peripheral/src/ch32v30x_tim.c ****  *
1807:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Sets the TIMx Capture Compare1 Register value.
1808:../Peripheral/src/ch32v30x_tim.c ****  *
1809:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 select the TIM peripheral.
1810:../Peripheral/src/ch32v30x_tim.c ****  *          Compare1 - specifies the Capture Compare1 register new value.
1811:../Peripheral/src/ch32v30x_tim.c ****  *
1812:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1813:../Peripheral/src/ch32v30x_tim.c ****  */
1814:../Peripheral/src/ch32v30x_tim.c **** void TIM_SetCompare1(TIM_TypeDef *TIMx, uint16_t Compare1)
1815:../Peripheral/src/ch32v30x_tim.c **** {
1816:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CH1CVR = Compare1;
1817:../Peripheral/src/ch32v30x_tim.c **** }
1818:../Peripheral/src/ch32v30x_tim.c **** 
1819:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1820:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_SetCompare2
1821:../Peripheral/src/ch32v30x_tim.c ****  *
1822:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Sets the TIMx Capture Compare2 Register value.
1823:../Peripheral/src/ch32v30x_tim.c ****  *
1824:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 select the TIM peripheral.
1825:../Peripheral/src/ch32v30x_tim.c ****  *          Compare1 - specifies the Capture Compare1 register new value.
1826:../Peripheral/src/ch32v30x_tim.c ****  *
1827:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1828:../Peripheral/src/ch32v30x_tim.c ****  */
1829:../Peripheral/src/ch32v30x_tim.c **** void TIM_SetCompare2(TIM_TypeDef *TIMx, uint16_t Compare2)
1830:../Peripheral/src/ch32v30x_tim.c **** {
1831:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CH2CVR = Compare2;
1832:../Peripheral/src/ch32v30x_tim.c **** }
1833:../Peripheral/src/ch32v30x_tim.c **** 
1834:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1835:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_SetCompare3
1836:../Peripheral/src/ch32v30x_tim.c ****  *
1837:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Sets the TIMx Capture Compare3 Register value.
1838:../Peripheral/src/ch32v30x_tim.c ****  *
1839:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 select the TIM peripheral.
1840:../Peripheral/src/ch32v30x_tim.c ****  *          Compare1 - specifies the Capture Compare1 register new value.
1841:../Peripheral/src/ch32v30x_tim.c ****  *
1842:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1843:../Peripheral/src/ch32v30x_tim.c ****  */
1844:../Peripheral/src/ch32v30x_tim.c **** void TIM_SetCompare3(TIM_TypeDef *TIMx, uint16_t Compare3)
1845:../Peripheral/src/ch32v30x_tim.c **** {
1846:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CH3CVR = Compare3;
1847:../Peripheral/src/ch32v30x_tim.c **** }
1848:../Peripheral/src/ch32v30x_tim.c **** 
1849:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1850:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_SetCompare4
1851:../Peripheral/src/ch32v30x_tim.c ****  *
1852:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Sets the TIMx Capture Compare4 Register value.
1853:../Peripheral/src/ch32v30x_tim.c ****  *
1854:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 select the TIM peripheral.
1855:../Peripheral/src/ch32v30x_tim.c ****  *          Compare1 - specifies the Capture Compare1 register new value.
1856:../Peripheral/src/ch32v30x_tim.c ****  *
1857:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1858:../Peripheral/src/ch32v30x_tim.c ****  */
1859:../Peripheral/src/ch32v30x_tim.c **** void TIM_SetCompare4(TIM_TypeDef *TIMx, uint16_t Compare4)
1860:../Peripheral/src/ch32v30x_tim.c **** {
1861:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CH4CVR = Compare4;
1862:../Peripheral/src/ch32v30x_tim.c **** }
1863:../Peripheral/src/ch32v30x_tim.c **** 
1864:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1865:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_SetIC1Prescaler
1866:../Peripheral/src/ch32v30x_tim.c ****  *
1867:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Sets the TIMx Input Capture 1 prescaler.
1868:../Peripheral/src/ch32v30x_tim.c ****  *
1869:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 select the TIM peripheral.
1870:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_ICPSC - specifies the Input Capture1 prescaler new value.
1871:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ICPSC_DIV1 - no prescaler.
1872:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ICPSC_DIV2 - capture is done once every 2 events.
1873:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ICPSC_DIV4 - capture is done once every 4 events.
1874:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ICPSC_DIV8 - capture is done once every 8 events.
1875:../Peripheral/src/ch32v30x_tim.c ****  *
1876:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1877:../Peripheral/src/ch32v30x_tim.c ****  */
1878:../Peripheral/src/ch32v30x_tim.c **** void TIM_SetIC1Prescaler(TIM_TypeDef *TIMx, uint16_t TIM_ICPSC)
1879:../Peripheral/src/ch32v30x_tim.c **** {
1880:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 &= (uint16_t) ~((uint16_t)TIM_IC1PSC);
1881:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 |= TIM_ICPSC;
1882:../Peripheral/src/ch32v30x_tim.c **** }
1883:../Peripheral/src/ch32v30x_tim.c **** 
1884:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1885:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_SetIC2Prescaler
1886:../Peripheral/src/ch32v30x_tim.c ****  *
1887:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Sets the TIMx Input Capture 2 prescaler.
1888:../Peripheral/src/ch32v30x_tim.c ****  *
1889:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 select the TIM peripheral.
1890:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_ICPSC - specifies the Input Capture1 prescaler new value.
1891:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ICPSC_DIV1 - no prescaler.
1892:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ICPSC_DIV2 - capture is done once every 2 events.
1893:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ICPSC_DIV4 - capture is done once every 4 events.
1894:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ICPSC_DIV8 - capture is done once every 8 events.
1895:../Peripheral/src/ch32v30x_tim.c ****  *
1896:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1897:../Peripheral/src/ch32v30x_tim.c ****  */
1898:../Peripheral/src/ch32v30x_tim.c **** void TIM_SetIC2Prescaler(TIM_TypeDef *TIMx, uint16_t TIM_ICPSC)
1899:../Peripheral/src/ch32v30x_tim.c **** {
1900:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 &= (uint16_t) ~((uint16_t)TIM_IC2PSC);
1901:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 |= (uint16_t)(TIM_ICPSC << 8);
1902:../Peripheral/src/ch32v30x_tim.c **** }
1903:../Peripheral/src/ch32v30x_tim.c **** 
1904:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1905:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_SetIC3Prescaler
1906:../Peripheral/src/ch32v30x_tim.c ****  *
1907:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Sets the TIMx Input Capture 3 prescaler.
1908:../Peripheral/src/ch32v30x_tim.c ****  *
1909:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 select the TIM peripheral.
1910:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_ICPSC - specifies the Input Capture1 prescaler new value.
1911:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ICPSC_DIV1 - no prescaler.
1912:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ICPSC_DIV2 - capture is done once every 2 events.
1913:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ICPSC_DIV4 - capture is done once every 4 events.
1914:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ICPSC_DIV8 - capture is done once every 8 events.
1915:../Peripheral/src/ch32v30x_tim.c ****  *
1916:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1917:../Peripheral/src/ch32v30x_tim.c ****  */
1918:../Peripheral/src/ch32v30x_tim.c **** void TIM_SetIC3Prescaler(TIM_TypeDef *TIMx, uint16_t TIM_ICPSC)
1919:../Peripheral/src/ch32v30x_tim.c **** {
1920:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 &= (uint16_t) ~((uint16_t)TIM_IC3PSC);
1921:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 |= TIM_ICPSC;
1922:../Peripheral/src/ch32v30x_tim.c **** }
1923:../Peripheral/src/ch32v30x_tim.c **** 
1924:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1925:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_SetIC4Prescaler
1926:../Peripheral/src/ch32v30x_tim.c ****  *
1927:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Sets the TIMx Input Capture 4 prescaler.
1928:../Peripheral/src/ch32v30x_tim.c ****  *
1929:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 select the TIM peripheral.
1930:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_ICPSC - specifies the Input Capture1 prescaler new value.
1931:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ICPSC_DIV1 - no prescaler.
1932:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ICPSC_DIV2 - capture is done once every 2 events.
1933:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ICPSC_DIV4 - capture is done once every 4 events.
1934:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_ICPSC_DIV8 - capture is done once every 8 events.
1935:../Peripheral/src/ch32v30x_tim.c ****  *
1936:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1937:../Peripheral/src/ch32v30x_tim.c ****  */
1938:../Peripheral/src/ch32v30x_tim.c **** void TIM_SetIC4Prescaler(TIM_TypeDef *TIMx, uint16_t TIM_ICPSC)
1939:../Peripheral/src/ch32v30x_tim.c **** {
1940:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 &= (uint16_t) ~((uint16_t)TIM_IC4PSC);
1941:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 |= (uint16_t)(TIM_ICPSC << 8);
1942:../Peripheral/src/ch32v30x_tim.c **** }
1943:../Peripheral/src/ch32v30x_tim.c **** 
1944:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1945:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_SetClockDivision
1946:../Peripheral/src/ch32v30x_tim.c ****  *
1947:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Sets the TIMx Clock Division value.
1948:../Peripheral/src/ch32v30x_tim.c ****  *
1949:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 select the TIM peripheral.
1950:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_CKD - specifies the clock division value.
1951:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_CKD_DIV1 - TDTS = Tck_tim.
1952:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_CKD_DIV2 - TDTS = 2*Tck_tim.
1953:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_CKD_DIV4 - TDTS = 4*Tck_tim.
1954:../Peripheral/src/ch32v30x_tim.c ****  *
1955:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
1956:../Peripheral/src/ch32v30x_tim.c ****  */
1957:../Peripheral/src/ch32v30x_tim.c **** void TIM_SetClockDivision(TIM_TypeDef *TIMx, uint16_t TIM_CKD)
1958:../Peripheral/src/ch32v30x_tim.c **** {
1959:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CTLR1 &= (uint16_t) ~((uint16_t)TIM_CTLR1_CKD);
1960:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CTLR1 |= TIM_CKD;
1961:../Peripheral/src/ch32v30x_tim.c **** }
1962:../Peripheral/src/ch32v30x_tim.c **** 
1963:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1964:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_GetCapture1
1965:../Peripheral/src/ch32v30x_tim.c ****  *
1966:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Gets the TIMx Input Capture 1 value.
1967:../Peripheral/src/ch32v30x_tim.c ****  *
1968:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 select the TIM peripheral.
1969:../Peripheral/src/ch32v30x_tim.c ****  *
1970:../Peripheral/src/ch32v30x_tim.c ****  * @return  TIMx->CH1CVR - Capture Compare 1 Register value.
1971:../Peripheral/src/ch32v30x_tim.c ****  */
1972:../Peripheral/src/ch32v30x_tim.c **** uint16_t TIM_GetCapture1(TIM_TypeDef *TIMx)
1973:../Peripheral/src/ch32v30x_tim.c **** {
1974:../Peripheral/src/ch32v30x_tim.c ****     return TIMx->CH1CVR;
1975:../Peripheral/src/ch32v30x_tim.c **** }
1976:../Peripheral/src/ch32v30x_tim.c **** 
1977:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1978:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_GetCapture2
1979:../Peripheral/src/ch32v30x_tim.c ****  *
1980:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Gets the TIMx Input Capture 2 value.
1981:../Peripheral/src/ch32v30x_tim.c ****  *
1982:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 select the TIM peripheral.
1983:../Peripheral/src/ch32v30x_tim.c ****  *
1984:../Peripheral/src/ch32v30x_tim.c ****  * @return  TIMx->CH2CVR - Capture Compare 2 Register value.
1985:../Peripheral/src/ch32v30x_tim.c ****  */
1986:../Peripheral/src/ch32v30x_tim.c **** uint16_t TIM_GetCapture2(TIM_TypeDef *TIMx)
1987:../Peripheral/src/ch32v30x_tim.c **** {
1988:../Peripheral/src/ch32v30x_tim.c ****     return TIMx->CH2CVR;
1989:../Peripheral/src/ch32v30x_tim.c **** }
1990:../Peripheral/src/ch32v30x_tim.c **** 
1991:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
1992:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_GetCapture3
1993:../Peripheral/src/ch32v30x_tim.c ****  *
1994:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Gets the TIMx Input Capture 3 value.
1995:../Peripheral/src/ch32v30x_tim.c ****  *
1996:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 select the TIM peripheral.
1997:../Peripheral/src/ch32v30x_tim.c ****  *
1998:../Peripheral/src/ch32v30x_tim.c ****  * @return  TIMx->CH3CVR - Capture Compare 3 Register value.
1999:../Peripheral/src/ch32v30x_tim.c ****  */
2000:../Peripheral/src/ch32v30x_tim.c **** uint16_t TIM_GetCapture3(TIM_TypeDef *TIMx)
2001:../Peripheral/src/ch32v30x_tim.c **** {
2002:../Peripheral/src/ch32v30x_tim.c ****     return TIMx->CH3CVR;
2003:../Peripheral/src/ch32v30x_tim.c **** }
2004:../Peripheral/src/ch32v30x_tim.c **** 
2005:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
2006:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_GetCapture4
2007:../Peripheral/src/ch32v30x_tim.c ****  *
2008:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Gets the TIMx Input Capture 4 value.
2009:../Peripheral/src/ch32v30x_tim.c ****  *
2010:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 select the TIM peripheral.
2011:../Peripheral/src/ch32v30x_tim.c ****  *
2012:../Peripheral/src/ch32v30x_tim.c ****  * @return  TIMx->CH4CVR - Capture Compare 4 Register value.
2013:../Peripheral/src/ch32v30x_tim.c ****  */
2014:../Peripheral/src/ch32v30x_tim.c **** uint16_t TIM_GetCapture4(TIM_TypeDef *TIMx)
2015:../Peripheral/src/ch32v30x_tim.c **** {
2016:../Peripheral/src/ch32v30x_tim.c ****     return TIMx->CH4CVR;
2017:../Peripheral/src/ch32v30x_tim.c **** }
2018:../Peripheral/src/ch32v30x_tim.c **** 
2019:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
2020:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_GetCounter
2021:../Peripheral/src/ch32v30x_tim.c ****  *
2022:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Gets the TIMx Counter value.
2023:../Peripheral/src/ch32v30x_tim.c ****  *
2024:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 select the TIM peripheral.
2025:../Peripheral/src/ch32v30x_tim.c ****  *
2026:../Peripheral/src/ch32v30x_tim.c ****  * @return  TIMx->CNT - Counter Register value.
2027:../Peripheral/src/ch32v30x_tim.c ****  */
2028:../Peripheral/src/ch32v30x_tim.c **** uint16_t TIM_GetCounter(TIM_TypeDef *TIMx)
2029:../Peripheral/src/ch32v30x_tim.c **** {
2030:../Peripheral/src/ch32v30x_tim.c ****     return TIMx->CNT;
2031:../Peripheral/src/ch32v30x_tim.c **** }
2032:../Peripheral/src/ch32v30x_tim.c **** 
2033:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
2034:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_GetPrescaler
2035:../Peripheral/src/ch32v30x_tim.c ****  *
2036:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Gets the TIMx Prescaler value.
2037:../Peripheral/src/ch32v30x_tim.c ****  *
2038:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 select the TIM peripheral.
2039:../Peripheral/src/ch32v30x_tim.c ****  *
2040:../Peripheral/src/ch32v30x_tim.c ****  * @return  TIMx->PSC - Prescaler Register value.
2041:../Peripheral/src/ch32v30x_tim.c ****  */
2042:../Peripheral/src/ch32v30x_tim.c **** uint16_t TIM_GetPrescaler(TIM_TypeDef *TIMx)
2043:../Peripheral/src/ch32v30x_tim.c **** {
2044:../Peripheral/src/ch32v30x_tim.c ****     return TIMx->PSC;
2045:../Peripheral/src/ch32v30x_tim.c **** }
2046:../Peripheral/src/ch32v30x_tim.c **** 
2047:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
2048:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_GetFlagStatus
2049:../Peripheral/src/ch32v30x_tim.c ****  *
2050:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Checks whether the specified TIM flag is set or not.
2051:../Peripheral/src/ch32v30x_tim.c ****  *
2052:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 select the TIM peripheral.
2053:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_FLAG - specifies the flag to check.
2054:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_FLAG_Update - TIM update Flag.
2055:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_FLAG_CC1 - TIM Capture Compare 1 Flag.
2056:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_FLAG_CC2 - TIM Capture Compare 2 Flag.
2057:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_FLAG_CC3 - TIM Capture Compare 3 Flag.
2058:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_FLAG_CC4 - TIM Capture Compare 4 Flag.
2059:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_FLAG_COM - TIM Commutation Flag.
2060:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_FLAG_Trigger - TIM Trigger Flag.
2061:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_FLAG_Break - TIM Break Flag.
2062:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_FLAG_CC1OF - TIM Capture Compare 1 overcapture Flag.
2063:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_FLAG_CC2OF - TIM Capture Compare 2 overcapture Flag.
2064:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_FLAG_CC3OF - TIM Capture Compare 3 overcapture Flag.
2065:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_FLAG_CC4OF - TIM Capture Compare 4 overcapture Flag.
2066:../Peripheral/src/ch32v30x_tim.c ****  *
2067:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
2068:../Peripheral/src/ch32v30x_tim.c ****  */
2069:../Peripheral/src/ch32v30x_tim.c **** FlagStatus TIM_GetFlagStatus(TIM_TypeDef *TIMx, uint16_t TIM_FLAG)
2070:../Peripheral/src/ch32v30x_tim.c **** {
2071:../Peripheral/src/ch32v30x_tim.c ****     ITStatus bitstatus = RESET;
2072:../Peripheral/src/ch32v30x_tim.c **** 
2073:../Peripheral/src/ch32v30x_tim.c ****     if((TIMx->INTFR & TIM_FLAG) != (uint16_t)RESET)
2074:../Peripheral/src/ch32v30x_tim.c ****     {
2075:../Peripheral/src/ch32v30x_tim.c ****         bitstatus = SET;
2076:../Peripheral/src/ch32v30x_tim.c ****     }
2077:../Peripheral/src/ch32v30x_tim.c ****     else
2078:../Peripheral/src/ch32v30x_tim.c ****     {
2079:../Peripheral/src/ch32v30x_tim.c ****         bitstatus = RESET;
2080:../Peripheral/src/ch32v30x_tim.c ****     }
2081:../Peripheral/src/ch32v30x_tim.c **** 
2082:../Peripheral/src/ch32v30x_tim.c ****     return bitstatus;
2083:../Peripheral/src/ch32v30x_tim.c **** }
2084:../Peripheral/src/ch32v30x_tim.c **** 
2085:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
2086:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_ClearFlag
2087:../Peripheral/src/ch32v30x_tim.c ****  *
2088:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Clears the TIMx's pending flags.
2089:../Peripheral/src/ch32v30x_tim.c ****  *
2090:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 select the TIM peripheral.
2091:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_FLAG - specifies the flag to check.
2092:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_FLAG_Update - TIM update Flag.
2093:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_FLAG_CC1 - TIM Capture Compare 1 Flag.
2094:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_FLAG_CC2 - TIM Capture Compare 2 Flag.
2095:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_FLAG_CC3 - TIM Capture Compare 3 Flag.
2096:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_FLAG_CC4 - TIM Capture Compare 4 Flag.
2097:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_FLAG_COM - TIM Commutation Flag.
2098:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_FLAG_Trigger - TIM Trigger Flag.
2099:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_FLAG_Break - TIM Break Flag.
2100:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_FLAG_CC1OF - TIM Capture Compare 1 overcapture Flag.
2101:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_FLAG_CC2OF - TIM Capture Compare 2 overcapture Flag.
2102:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_FLAG_CC3OF - TIM Capture Compare 3 overcapture Flag.
2103:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_FLAG_CC4OF - TIM Capture Compare 4 overcapture Flag.
2104:../Peripheral/src/ch32v30x_tim.c ****  *
2105:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
2106:../Peripheral/src/ch32v30x_tim.c ****  */
2107:../Peripheral/src/ch32v30x_tim.c **** void TIM_ClearFlag(TIM_TypeDef *TIMx, uint16_t TIM_FLAG)
2108:../Peripheral/src/ch32v30x_tim.c **** {
2109:../Peripheral/src/ch32v30x_tim.c ****     TIMx->INTFR = (uint16_t)~TIM_FLAG;
2110:../Peripheral/src/ch32v30x_tim.c **** }
2111:../Peripheral/src/ch32v30x_tim.c **** 
2112:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
2113:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_GetITStatus
2114:../Peripheral/src/ch32v30x_tim.c ****  *
2115:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Checks whether the TIM interrupt has occurred or not.
2116:../Peripheral/src/ch32v30x_tim.c ****  *
2117:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 select the TIM peripheral.
2118:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_IT - specifies the TIM interrupt source to check.
2119:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_IT_Update - TIM update Interrupt source.
2120:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_IT_CC1 - TIM Capture Compare 1 Interrupt source.
2121:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_IT_CC2 - TIM Capture Compare 2 Interrupt source.
2122:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_IT_CC3 - TIM Capture Compare 3 Interrupt source.
2123:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_IT_CC4 - TIM Capture Compare 4 Interrupt source.
2124:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_IT_COM - TIM Commutation Interrupt source.
2125:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_IT_Trigger - TIM Trigger Interrupt source.
2126:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_IT_Break - TIM Break Interrupt source.
2127:../Peripheral/src/ch32v30x_tim.c ****  *
2128:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
2129:../Peripheral/src/ch32v30x_tim.c ****  */
2130:../Peripheral/src/ch32v30x_tim.c **** ITStatus TIM_GetITStatus(TIM_TypeDef *TIMx, uint16_t TIM_IT)
2131:../Peripheral/src/ch32v30x_tim.c **** {
2132:../Peripheral/src/ch32v30x_tim.c ****     ITStatus bitstatus = RESET;
2133:../Peripheral/src/ch32v30x_tim.c ****     uint16_t itstatus = 0x0, itenable = 0x0;
2134:../Peripheral/src/ch32v30x_tim.c **** 
2135:../Peripheral/src/ch32v30x_tim.c ****     itstatus = TIMx->INTFR & TIM_IT;
2136:../Peripheral/src/ch32v30x_tim.c **** 
2137:../Peripheral/src/ch32v30x_tim.c ****     itenable = TIMx->DMAINTENR & TIM_IT;
2138:../Peripheral/src/ch32v30x_tim.c ****     if((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
2139:../Peripheral/src/ch32v30x_tim.c ****     {
2140:../Peripheral/src/ch32v30x_tim.c ****         bitstatus = SET;
2141:../Peripheral/src/ch32v30x_tim.c ****     }
2142:../Peripheral/src/ch32v30x_tim.c ****     else
2143:../Peripheral/src/ch32v30x_tim.c ****     {
2144:../Peripheral/src/ch32v30x_tim.c ****         bitstatus = RESET;
2145:../Peripheral/src/ch32v30x_tim.c ****     }
2146:../Peripheral/src/ch32v30x_tim.c **** 
2147:../Peripheral/src/ch32v30x_tim.c ****     return bitstatus;
2148:../Peripheral/src/ch32v30x_tim.c **** }
2149:../Peripheral/src/ch32v30x_tim.c **** 
2150:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
2151:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TIM_ClearITPendingBit
2152:../Peripheral/src/ch32v30x_tim.c ****  *
2153:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Clears the TIMx's interrupt pending bits.
2154:../Peripheral/src/ch32v30x_tim.c ****  *
2155:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 select the TIM peripheral.
2156:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_IT - specifies the TIM interrupt source to check.
2157:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_IT_Update - TIM update Interrupt source.
2158:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_IT_CC1 - TIM Capture Compare 1 Interrupt source.
2159:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_IT_CC2 - TIM Capture Compare 2 Interrupt source.
2160:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_IT_CC3 - TIM Capture Compare 3 Interrupt source.
2161:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_IT_CC4 - TIM Capture Compare 4 Interrupt source.
2162:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_IT_COM - TIM Commutation Interrupt source.
2163:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_IT_Trigger - TIM Trigger Interrupt source.
2164:../Peripheral/src/ch32v30x_tim.c ****  *            TIM_IT_Break - TIM Break Interrupt source.
2165:../Peripheral/src/ch32v30x_tim.c ****  *
2166:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
2167:../Peripheral/src/ch32v30x_tim.c ****  */
2168:../Peripheral/src/ch32v30x_tim.c **** void TIM_ClearITPendingBit(TIM_TypeDef *TIMx, uint16_t TIM_IT)
2169:../Peripheral/src/ch32v30x_tim.c **** {
2170:../Peripheral/src/ch32v30x_tim.c ****     TIMx->INTFR = (uint16_t)~TIM_IT;
2171:../Peripheral/src/ch32v30x_tim.c **** }
2172:../Peripheral/src/ch32v30x_tim.c **** 
2173:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
2174:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TI1_Config
2175:../Peripheral/src/ch32v30x_tim.c ****  *
2176:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Configure the TI1 as Input.
2177:../Peripheral/src/ch32v30x_tim.c ****  *
2178:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 select the TIM peripheral.
2179:../Peripheral/src/ch32v30x_tim.c ****  *          IM_ICPolarity - The Input Polarity.
2180:../Peripheral/src/ch32v30x_tim.c ****  *             TIM_ICPolarity_Rising.
2181:../Peripheral/src/ch32v30x_tim.c ****  *             TIM_ICPolarity_Falling.
2182:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_ICSelection - specifies the input to be used.
2183:../Peripheral/src/ch32v30x_tim.c ****  *             TIM_ICSelection_DirectTI - TIM Input 1 is selected to be
2184:../Peripheral/src/ch32v30x_tim.c ****  *        connected to IC1.
2185:../Peripheral/src/ch32v30x_tim.c ****  *             TIM_ICSelection_IndirectTI - TIM Input 1 is selected to be
2186:../Peripheral/src/ch32v30x_tim.c ****  *        connected to IC2.
2187:../Peripheral/src/ch32v30x_tim.c ****  *             TIM_ICSelection_TRC - TIM Input 1 is selected to be connected
2188:../Peripheral/src/ch32v30x_tim.c ****  *        to TRC.
2189:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_ICFilter - Specifies the Input Capture Filter.
2190:../Peripheral/src/ch32v30x_tim.c ****  *            This parameter must be a value between 0x00 and 0x0F.
2191:../Peripheral/src/ch32v30x_tim.c ****  *
2192:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
2193:../Peripheral/src/ch32v30x_tim.c ****  */
2194:../Peripheral/src/ch32v30x_tim.c **** static void TI1_Config(TIM_TypeDef *TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
2195:../Peripheral/src/ch32v30x_tim.c ****                        uint16_t TIM_ICFilter)
2196:../Peripheral/src/ch32v30x_tim.c **** {
  16              		.loc 1 2196 1
  17              		.cfi_startproc
  18              	.LVL0:
2197:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmr1 = 0, tmpccer = 0;
  19              		.loc 1 2197 5
2198:../Peripheral/src/ch32v30x_tim.c **** 
2199:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER &= (uint16_t) ~((uint16_t)TIM_CC1E);
  20              		.loc 1 2199 5
  21              		.loc 1 2199 9 is_stmt 0
  22 0000 1E31     		lhu	a5,32(a0)
2200:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 = TIMx->CHCTLR1;
2201:../Peripheral/src/ch32v30x_tim.c ****     tmpccer = TIMx->CCER;
2202:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 &= (uint16_t)(((uint16_t) ~((uint16_t)TIM_CC1S)) & ((uint16_t) ~((uint16_t)TIM_IC1F)))
2203:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
  23              		.loc 1 2203 46
  24 0002 9206     		slli	a3,a3,4
  25              	.LVL1:
  26              		.loc 1 2203 17
  27 0004 558E     		or	a2,a2,a3
  28              	.LVL2:
2199:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 = TIMx->CHCTLR1;
  29              		.loc 1 2199 9
  30 0006 C207     		slli	a5,a5,16
  31 0008 C183     		srli	a5,a5,16
2199:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 = TIMx->CHCTLR1;
  32              		.loc 1 2199 16
  33 000a F99B     		andi	a5,a5,-2
  34 000c C207     		slli	a5,a5,16
  35 000e C183     		srli	a5,a5,16
  36 0010 1EB1     		sh	a5,32(a0)
2200:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 = TIMx->CHCTLR1;
  37              		.loc 1 2200 5 is_stmt 1
2200:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 = TIMx->CHCTLR1;
  38              		.loc 1 2200 14 is_stmt 0
  39 0012 1A2D     		lhu	a4,24(a0)
2201:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 &= (uint16_t)(((uint16_t) ~((uint16_t)TIM_CC1S)) & ((uint16_t) ~((uint16_t)TIM_IC1F)))
  40              		.loc 1 2201 13
  41 0014 1E31     		lhu	a5,32(a0)
2204:../Peripheral/src/ch32v30x_tim.c **** 
2205:../Peripheral/src/ch32v30x_tim.c ****     if((TIMx == TIM1) || (TIMx == TIM2) || (TIMx == TIM3) || (TIMx == TIM4) ||
  42              		.loc 1 2205 7
  43 0016 B7360140 		li	a3,1073819648
2200:../Peripheral/src/ch32v30x_tim.c ****     tmpccer = TIMx->CCER;
  44              		.loc 1 2200 14
  45 001a 4207     		slli	a4,a4,16
  46 001c 4183     		srli	a4,a4,16
  47              	.LVL3:
2201:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 &= (uint16_t)(((uint16_t) ~((uint16_t)TIM_CC1S)) & ((uint16_t) ~((uint16_t)TIM_IC1F)))
  48              		.loc 1 2201 5 is_stmt 1
2202:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
  49              		.loc 1 2202 14 is_stmt 0
  50 001e 1377C7F0 		andi	a4,a4,-244
  51              	.LVL4:
2203:../Peripheral/src/ch32v30x_tim.c **** 
  52              		.loc 1 2203 14
  53 0022 518F     		or	a4,a4,a2
2201:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 &= (uint16_t)(((uint16_t) ~((uint16_t)TIM_CC1S)) & ((uint16_t) ~((uint16_t)TIM_IC1F)))
  54              		.loc 1 2201 13
  55 0024 C207     		slli	a5,a5,16
2203:../Peripheral/src/ch32v30x_tim.c **** 
  56              		.loc 1 2203 14
  57 0026 4207     		slli	a4,a4,16
  58              		.loc 1 2205 7
  59 0028 138606C0 		addi	a2,a3,-1024
2201:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 &= (uint16_t)(((uint16_t) ~((uint16_t)TIM_CC1S)) & ((uint16_t) ~((uint16_t)TIM_IC1F)))
  60              		.loc 1 2201 13
  61 002c C183     		srli	a5,a5,16
  62              	.LVL5:
2202:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
  63              		.loc 1 2202 5 is_stmt 1
2203:../Peripheral/src/ch32v30x_tim.c **** 
  64              		.loc 1 2203 5
2203:../Peripheral/src/ch32v30x_tim.c **** 
  65              		.loc 1 2203 14 is_stmt 0
  66 002e 4183     		srli	a4,a4,16
  67              	.LVL6:
  68              		.loc 1 2205 5 is_stmt 1
  69              		.loc 1 2205 7 is_stmt 0
  70 0030 6300C504 		beq	a0,a2,.L2
  71              		.loc 1 2205 23 discriminator 1
  72 0034 37060040 		li	a2,1073741824
  73 0038 630CC502 		beq	a0,a2,.L2
  74              		.loc 1 2205 41 discriminator 2
  75 003c 13060640 		addi	a2,a2,1024
  76 0040 6308C502 		beq	a0,a2,.L2
  77              		.loc 1 2205 59 discriminator 3
  78 0044 37160040 		li	a2,1073745920
  79 0048 13080680 		addi	a6,a2,-2048
  80 004c 63020503 		beq	a0,a6,.L2
  81              		.loc 1 2205 77 discriminator 4
  82 0050 130606C0 		addi	a2,a2,-1024
  83 0054 630EC500 		beq	a0,a2,.L2
2206:../Peripheral/src/ch32v30x_tim.c ****        (TIMx == TIM5) || (TIMx == TIM8) || (TIMx == TIM9) || (TIMx == TIM10))
  84              		.loc 1 2206 23
  85 0058 93860640 		addi	a3,a3,1024
  86 005c 630AD500 		beq	a0,a3,.L2
  87              		.loc 1 2206 41 discriminator 1
  88 0060 B7560140 		li	a3,1073827840
  89 0064 138606C0 		addi	a2,a3,-1024
  90 0068 6304C500 		beq	a0,a2,.L2
  91              		.loc 1 2206 59 discriminator 2
  92 006c 6319D500 		bne	a0,a3,.L3
  93              	.L2:
2207:../Peripheral/src/ch32v30x_tim.c ****     {
2208:../Peripheral/src/ch32v30x_tim.c ****         tmpccer &= (uint16_t) ~((uint16_t)(TIM_CC1P));
  94              		.loc 1 2208 9 is_stmt 1
  95              	.LVL7:
2209:../Peripheral/src/ch32v30x_tim.c ****         tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CC1E);
  96              		.loc 1 2209 9
2208:../Peripheral/src/ch32v30x_tim.c ****         tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CC1E);
  97              		.loc 1 2208 17 is_stmt 0
  98 0070 F59B     		andi	a5,a5,-3
  99              	.LVL8:
 100              	.L5:
2210:../Peripheral/src/ch32v30x_tim.c ****     }
2211:../Peripheral/src/ch32v30x_tim.c ****     else
2212:../Peripheral/src/ch32v30x_tim.c ****     {
2213:../Peripheral/src/ch32v30x_tim.c ****         tmpccer &= (uint16_t) ~((uint16_t)(TIM_CC1P | TIM_CC1NP));
2214:../Peripheral/src/ch32v30x_tim.c ****         tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CC1E);
 101              		.loc 1 2214 17
 102 0072 DD8D     		or	a1,a1,a5
 103              	.LVL9:
 104 0074 93E51500 		ori	a1,a1,1
 105              	.LVL10:
2215:../Peripheral/src/ch32v30x_tim.c ****     }
2216:../Peripheral/src/ch32v30x_tim.c **** 
2217:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 = tmpccmr1;
 106              		.loc 1 2217 5 is_stmt 1
 107              		.loc 1 2217 19 is_stmt 0
 108 0078 1AAD     		sh	a4,24(a0)
2218:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
 109              		.loc 1 2218 5 is_stmt 1
 110              		.loc 1 2218 16 is_stmt 0
 111 007a 0EB1     		sh	a1,32(a0)
2219:../Peripheral/src/ch32v30x_tim.c **** }
 112              		.loc 1 2219 1
 113 007c 8280     		ret
 114              	.LVL11:
 115              	.L3:
2213:../Peripheral/src/ch32v30x_tim.c ****         tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CC1E);
 116              		.loc 1 2213 9 is_stmt 1
2214:../Peripheral/src/ch32v30x_tim.c ****     }
 117              		.loc 1 2214 9
2213:../Peripheral/src/ch32v30x_tim.c ****         tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CC1E);
 118              		.loc 1 2213 17 is_stmt 0
 119 007e D59B     		andi	a5,a5,-11
 120              	.LVL12:
 121 0080 CDBF     		j	.L5
 122              		.cfi_endproc
 123              	.LFE116:
 125              		.section	.text.TI2_Config,"ax",@progbits
 126              		.align	1
 128              	TI2_Config:
 129              	.LFB117:
2220:../Peripheral/src/ch32v30x_tim.c **** 
2221:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
2222:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TI2_Config
2223:../Peripheral/src/ch32v30x_tim.c ****  *
2224:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Configure the TI2 as Input.
2225:../Peripheral/src/ch32v30x_tim.c ****  *
2226:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 select the TIM peripheral.
2227:../Peripheral/src/ch32v30x_tim.c ****  *          IM_ICPolarity - The Input Polarity.
2228:../Peripheral/src/ch32v30x_tim.c ****  *             TIM_ICPolarity_Rising.
2229:../Peripheral/src/ch32v30x_tim.c ****  *             TIM_ICPolarity_Falling.
2230:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_ICSelection - specifies the input to be used.
2231:../Peripheral/src/ch32v30x_tim.c ****  *             TIM_ICSelection_DirectTI - TIM Input 1 is selected to be
2232:../Peripheral/src/ch32v30x_tim.c ****  *        connected to IC1.
2233:../Peripheral/src/ch32v30x_tim.c ****  *             TIM_ICSelection_IndirectTI - TIM Input 1 is selected to be
2234:../Peripheral/src/ch32v30x_tim.c ****  *        connected to IC2.
2235:../Peripheral/src/ch32v30x_tim.c ****  *             TIM_ICSelection_TRC - TIM Input 1 is selected to be connected
2236:../Peripheral/src/ch32v30x_tim.c ****  *        to TRC.
2237:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_ICFilter - Specifies the Input Capture Filter.
2238:../Peripheral/src/ch32v30x_tim.c ****  *            This parameter must be a value between 0x00 and 0x0F.
2239:../Peripheral/src/ch32v30x_tim.c ****  *
2240:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
2241:../Peripheral/src/ch32v30x_tim.c ****  */
2242:../Peripheral/src/ch32v30x_tim.c **** static void TI2_Config(TIM_TypeDef *TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
2243:../Peripheral/src/ch32v30x_tim.c ****                        uint16_t TIM_ICFilter)
2244:../Peripheral/src/ch32v30x_tim.c **** {
 130              		.loc 1 2244 1 is_stmt 1
 131              		.cfi_startproc
 132              	.LVL13:
2245:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
 133              		.loc 1 2245 5
2246:../Peripheral/src/ch32v30x_tim.c **** 
2247:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER &= (uint16_t) ~((uint16_t)TIM_CC2E);
 134              		.loc 1 2247 5
 135              		.loc 1 2247 9 is_stmt 0
 136 0000 1E31     		lhu	a5,32(a0)
2248:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 = TIMx->CHCTLR1;
2249:../Peripheral/src/ch32v30x_tim.c ****     tmpccer = TIMx->CCER;
2250:../Peripheral/src/ch32v30x_tim.c ****     tmp = (uint16_t)(TIM_ICPolarity << 4);
2251:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 &= (uint16_t)(((uint16_t) ~((uint16_t)TIM_CC2S)) & ((uint16_t) ~((uint16_t)TIM_IC2F)))
 137              		.loc 1 2251 14
 138 0002 8568     		li	a7,4096
2252:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
2253:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 139              		.loc 1 2253 17
 140 0004 2206     		slli	a2,a2,8
 141              	.LVL14:
2247:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 = TIMx->CHCTLR1;
 142              		.loc 1 2247 9
 143 0006 C207     		slli	a5,a5,16
 144 0008 C183     		srli	a5,a5,16
2247:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 = TIMx->CHCTLR1;
 145              		.loc 1 2247 16
 146 000a BD9B     		andi	a5,a5,-17
 147 000c C207     		slli	a5,a5,16
 148 000e C183     		srli	a5,a5,16
 149 0010 1EB1     		sh	a5,32(a0)
2248:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 = TIMx->CHCTLR1;
 150              		.loc 1 2248 5 is_stmt 1
2248:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 = TIMx->CHCTLR1;
 151              		.loc 1 2248 14 is_stmt 0
 152 0012 1A2D     		lhu	a4,24(a0)
 153              	.LVL15:
2249:../Peripheral/src/ch32v30x_tim.c ****     tmp = (uint16_t)(TIM_ICPolarity << 4);
 154              		.loc 1 2249 5 is_stmt 1
2251:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 155              		.loc 1 2251 14 is_stmt 0
 156 0014 9388F8CF 		addi	a7,a7,-769
2249:../Peripheral/src/ch32v30x_tim.c ****     tmp = (uint16_t)(TIM_ICPolarity << 4);
 157              		.loc 1 2249 13
 158 0018 1E31     		lhu	a5,32(a0)
2252:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 159              		.loc 1 2252 17
 160 001a B206     		slli	a3,a3,12
 161              	.LVL16:
 162              		.loc 1 2253 14
 163 001c D18E     		or	a3,a3,a2
2251:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 164              		.loc 1 2251 14
 165 001e 33771701 		and	a4,a4,a7
 166              	.LVL17:
 167              		.loc 1 2253 14
 168 0022 558F     		or	a4,a4,a3
2250:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 &= (uint16_t)(((uint16_t) ~((uint16_t)TIM_CC2S)) & ((uint16_t) ~((uint16_t)TIM_IC2F)))
 169              		.loc 1 2250 9
 170 0024 13984500 		slli	a6,a1,4
2254:../Peripheral/src/ch32v30x_tim.c **** 
2255:../Peripheral/src/ch32v30x_tim.c ****     if((TIMx == TIM1) || (TIMx == TIM2) || (TIMx == TIM3) || (TIMx == TIM4) ||
 171              		.loc 1 2255 7
 172 0028 B7360140 		li	a3,1073819648
2249:../Peripheral/src/ch32v30x_tim.c ****     tmp = (uint16_t)(TIM_ICPolarity << 4);
 173              		.loc 1 2249 13
 174 002c C207     		slli	a5,a5,16
2250:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 &= (uint16_t)(((uint16_t) ~((uint16_t)TIM_CC2S)) & ((uint16_t) ~((uint16_t)TIM_IC2F)))
 175              		.loc 1 2250 9
 176 002e 4208     		slli	a6,a6,16
2253:../Peripheral/src/ch32v30x_tim.c **** 
 177              		.loc 1 2253 14
 178 0030 4207     		slli	a4,a4,16
 179              		.loc 1 2255 7
 180 0032 138606C0 		addi	a2,a3,-1024
2249:../Peripheral/src/ch32v30x_tim.c ****     tmp = (uint16_t)(TIM_ICPolarity << 4);
 181              		.loc 1 2249 13
 182 0036 C183     		srli	a5,a5,16
 183              	.LVL18:
2250:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 &= (uint16_t)(((uint16_t) ~((uint16_t)TIM_CC2S)) & ((uint16_t) ~((uint16_t)TIM_IC2F)))
 184              		.loc 1 2250 5 is_stmt 1
2250:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 &= (uint16_t)(((uint16_t) ~((uint16_t)TIM_CC2S)) & ((uint16_t) ~((uint16_t)TIM_IC2F)))
 185              		.loc 1 2250 9 is_stmt 0
 186 0038 13580801 		srli	a6,a6,16
 187              	.LVL19:
2251:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 188              		.loc 1 2251 5 is_stmt 1
2252:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 189              		.loc 1 2252 5
2253:../Peripheral/src/ch32v30x_tim.c **** 
 190              		.loc 1 2253 5
2253:../Peripheral/src/ch32v30x_tim.c **** 
 191              		.loc 1 2253 14 is_stmt 0
 192 003c 4183     		srli	a4,a4,16
 193              	.LVL20:
 194              		.loc 1 2255 5 is_stmt 1
 195              		.loc 1 2255 7 is_stmt 0
 196 003e 6300C504 		beq	a0,a2,.L7
 197              		.loc 1 2255 23 discriminator 1
 198 0042 37060040 		li	a2,1073741824
 199 0046 630CC502 		beq	a0,a2,.L7
 200              		.loc 1 2255 41 discriminator 2
 201 004a 13060640 		addi	a2,a2,1024
 202 004e 6308C502 		beq	a0,a2,.L7
 203              		.loc 1 2255 59 discriminator 3
 204 0052 37160040 		li	a2,1073745920
 205 0056 93080680 		addi	a7,a2,-2048
 206 005a 63021503 		beq	a0,a7,.L7
 207              		.loc 1 2255 77 discriminator 4
 208 005e 130606C0 		addi	a2,a2,-1024
 209 0062 630EC500 		beq	a0,a2,.L7
2256:../Peripheral/src/ch32v30x_tim.c ****        (TIMx == TIM5) || (TIMx == TIM8) || (TIMx == TIM9) || (TIMx == TIM10))
 210              		.loc 1 2256 23
 211 0066 93860640 		addi	a3,a3,1024
 212 006a 630AD500 		beq	a0,a3,.L7
 213              		.loc 1 2256 41 discriminator 1
 214 006e B7560140 		li	a3,1073827840
 215 0072 138606C0 		addi	a2,a3,-1024
 216 0076 6304C500 		beq	a0,a2,.L7
 217              		.loc 1 2256 59 discriminator 2
 218 007a 631BD500 		bne	a0,a3,.L8
 219              	.L7:
2257:../Peripheral/src/ch32v30x_tim.c ****     {
2258:../Peripheral/src/ch32v30x_tim.c ****         tmpccer &= (uint16_t) ~((uint16_t)(TIM_CC2P));
 220              		.loc 1 2258 9 is_stmt 1
 221              	.LVL21:
2259:../Peripheral/src/ch32v30x_tim.c ****         tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CC2E);
 222              		.loc 1 2259 9
2258:../Peripheral/src/ch32v30x_tim.c ****         tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CC2E);
 223              		.loc 1 2258 17 is_stmt 0
 224 007e 93F7F7FD 		andi	a5,a5,-33
 225              	.LVL22:
 226              		.loc 1 2259 17
 227 0082 3368F800 		or	a6,a6,a5
 228              	.LVL23:
 229 0086 93650801 		ori	a1,a6,16
 230              	.LVL24:
 231              	.L9:
2260:../Peripheral/src/ch32v30x_tim.c ****     }
2261:../Peripheral/src/ch32v30x_tim.c ****     else
2262:../Peripheral/src/ch32v30x_tim.c ****     {
2263:../Peripheral/src/ch32v30x_tim.c ****         tmpccer &= (uint16_t) ~((uint16_t)(TIM_CC2P | TIM_CC2NP));
2264:../Peripheral/src/ch32v30x_tim.c ****         tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CC2E);
2265:../Peripheral/src/ch32v30x_tim.c ****     }
2266:../Peripheral/src/ch32v30x_tim.c **** 
2267:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 = tmpccmr1;
 232              		.loc 1 2267 5 is_stmt 1
 233              		.loc 1 2267 19 is_stmt 0
 234 008a 1AAD     		sh	a4,24(a0)
2268:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
 235              		.loc 1 2268 5 is_stmt 1
 236              		.loc 1 2268 16 is_stmt 0
 237 008c 0EB1     		sh	a1,32(a0)
2269:../Peripheral/src/ch32v30x_tim.c **** }
 238              		.loc 1 2269 1
 239 008e 8280     		ret
 240              	.LVL25:
 241              	.L8:
2263:../Peripheral/src/ch32v30x_tim.c ****         tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CC2E);
 242              		.loc 1 2263 9 is_stmt 1
2264:../Peripheral/src/ch32v30x_tim.c ****     }
 243              		.loc 1 2264 9
2263:../Peripheral/src/ch32v30x_tim.c ****         tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CC2E);
 244              		.loc 1 2263 17 is_stmt 0
 245 0090 93F7F7F5 		andi	a5,a5,-161
 246              	.LVL26:
2264:../Peripheral/src/ch32v30x_tim.c ****     }
 247              		.loc 1 2264 17
 248 0094 DD8D     		or	a1,a1,a5
 249              	.LVL27:
 250 0096 93E50501 		ori	a1,a1,16
 251              	.LVL28:
 252 009a C5BF     		j	.L9
 253              		.cfi_endproc
 254              	.LFE117:
 256              		.section	.text.TIM_DeInit,"ax",@progbits
 257              		.align	1
 258              		.globl	TIM_DeInit
 260              	TIM_DeInit:
 261              	.LFB29:
  41:../Peripheral/src/ch32v30x_tim.c ****     if(TIMx == TIM1)
 262              		.loc 1 41 1 is_stmt 1
 263              		.cfi_startproc
 264              	.LVL29:
 265 0000 17030000 		call	t0,__riscv_save_1
 265      E7020300 
 266              		.cfi_offset 8, -8
 267              		.cfi_offset 1, -4
 268              		.cfi_def_cfa_offset 16
  42:../Peripheral/src/ch32v30x_tim.c ****     {
 269              		.loc 1 42 5
  42:../Peripheral/src/ch32v30x_tim.c ****     {
 270              		.loc 1 42 7 is_stmt 0
 271 0008 B7370140 		li	a5,1073819648
 272 000c 138707C0 		addi	a4,a5,-1024
 273 0010 6315E502 		bne	a0,a4,.L11
  44:../Peripheral/src/ch32v30x_tim.c ****         RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);
 274              		.loc 1 44 9 is_stmt 1
 275 0014 0564     		li	s0,4096
 276 0016 8545     		li	a1,1
 277 0018 13050480 		addi	a0,s0,-2048
 278              	.LVL30:
 279 001c 97000000 		call	RCC_APB2PeriphResetCmd
 279      E7800000 
 280              	.LVL31:
  45:../Peripheral/src/ch32v30x_tim.c ****     }
 281              		.loc 1 45 9
 282 0024 8145     		li	a1,0
 283 0026 13050480 		addi	a0,s0,-2048
 284              	.L22:
  50:../Peripheral/src/ch32v30x_tim.c ****     }
 285              		.loc 1 50 9 is_stmt 0
 286 002a 97000000 		call	RCC_APB2PeriphResetCmd
 286      E7800000 
 287              	.LVL32:
 288              	.L10:
  92:../Peripheral/src/ch32v30x_tim.c **** 
 289              		.loc 1 92 1
 290 0032 17030000 		tail	__riscv_restore_1
 290      67000300 
 291              		.cfi_remember_state
 292              		.cfi_restore 8
 293              		.cfi_restore 1
 294              		.cfi_def_cfa_offset 0
 295              	.LVL33:
 296              	.L11:
 297              		.cfi_restore_state
  47:../Peripheral/src/ch32v30x_tim.c ****     {
 298              		.loc 1 47 10 is_stmt 1
  47:../Peripheral/src/ch32v30x_tim.c ****     {
 299              		.loc 1 47 12 is_stmt 0
 300 003a 93870740 		addi	a5,a5,1024
 301 003e 631BF500 		bne	a0,a5,.L13
  49:../Peripheral/src/ch32v30x_tim.c ****         RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);
 302              		.loc 1 49 9 is_stmt 1
 303 0042 8545     		li	a1,1
 304 0044 0965     		li	a0,8192
 305              	.LVL34:
 306 0046 97000000 		call	RCC_APB2PeriphResetCmd
 306      E7800000 
 307              	.LVL35:
  50:../Peripheral/src/ch32v30x_tim.c ****     }
 308              		.loc 1 50 9
 309 004e 8145     		li	a1,0
 310 0050 0965     		li	a0,8192
 311 0052 E1BF     		j	.L22
 312              	.LVL36:
 313              	.L13:
  52:../Peripheral/src/ch32v30x_tim.c ****     {
 314              		.loc 1 52 10
  52:../Peripheral/src/ch32v30x_tim.c ****     {
 315              		.loc 1 52 12 is_stmt 0
 316 0054 B7570140 		li	a5,1073827840
 317 0058 138707C0 		addi	a4,a5,-1024
 318 005c 631DE500 		bne	a0,a4,.L14
  54:../Peripheral/src/ch32v30x_tim.c ****         RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);
 319              		.loc 1 54 9 is_stmt 1
 320 0060 8545     		li	a1,1
 321 0062 37050800 		li	a0,524288
 322              	.LVL37:
 323 0066 97000000 		call	RCC_APB2PeriphResetCmd
 323      E7800000 
 324              	.LVL38:
  55:../Peripheral/src/ch32v30x_tim.c ****     }
 325              		.loc 1 55 9
 326 006e 8145     		li	a1,0
 327 0070 37050800 		li	a0,524288
 328 0074 5DBF     		j	.L22
 329              	.LVL39:
 330              	.L14:
  57:../Peripheral/src/ch32v30x_tim.c ****     {
 331              		.loc 1 57 10
  57:../Peripheral/src/ch32v30x_tim.c ****     {
 332              		.loc 1 57 12 is_stmt 0
 333 0076 631DF500 		bne	a0,a5,.L15
  59:../Peripheral/src/ch32v30x_tim.c ****         RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);
 334              		.loc 1 59 9 is_stmt 1
 335 007a 8545     		li	a1,1
 336 007c 37051000 		li	a0,1048576
 337              	.LVL40:
 338 0080 97000000 		call	RCC_APB2PeriphResetCmd
 338      E7800000 
 339              	.LVL41:
  60:../Peripheral/src/ch32v30x_tim.c ****     }
 340              		.loc 1 60 9
 341 0088 8145     		li	a1,0
 342 008a 37051000 		li	a0,1048576
 343 008e 71BF     		j	.L22
 344              	.LVL42:
 345              	.L15:
  62:../Peripheral/src/ch32v30x_tim.c ****     {
 346              		.loc 1 62 10
  62:../Peripheral/src/ch32v30x_tim.c ****     {
 347              		.loc 1 62 12 is_stmt 0
 348 0090 B7070040 		li	a5,1073741824
 349 0094 631FF500 		bne	a0,a5,.L16
  64:../Peripheral/src/ch32v30x_tim.c ****         RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 350              		.loc 1 64 9 is_stmt 1
 351 0098 8545     		li	a1,1
 352 009a 0545     		li	a0,1
 353              	.LVL43:
 354 009c 97000000 		call	RCC_APB1PeriphResetCmd
 354      E7800000 
 355              	.LVL44:
  65:../Peripheral/src/ch32v30x_tim.c ****     }
 356              		.loc 1 65 9
 357 00a4 8145     		li	a1,0
 358 00a6 0545     		li	a0,1
 359              	.L23:
  90:../Peripheral/src/ch32v30x_tim.c ****     }
 360              		.loc 1 90 9 is_stmt 0
 361 00a8 97000000 		call	RCC_APB1PeriphResetCmd
 361      E7800000 
 362              	.LVL45:
  92:../Peripheral/src/ch32v30x_tim.c **** 
 363              		.loc 1 92 1
 364 00b0 49B7     		j	.L10
 365              	.LVL46:
 366              	.L16:
  67:../Peripheral/src/ch32v30x_tim.c ****     {
 367              		.loc 1 67 10 is_stmt 1
  67:../Peripheral/src/ch32v30x_tim.c ****     {
 368              		.loc 1 67 12 is_stmt 0
 369 00b2 93870740 		addi	a5,a5,1024
 370 00b6 631BF500 		bne	a0,a5,.L17
  69:../Peripheral/src/ch32v30x_tim.c ****         RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 371              		.loc 1 69 9 is_stmt 1
 372 00ba 8545     		li	a1,1
 373 00bc 0945     		li	a0,2
 374              	.LVL47:
 375 00be 97000000 		call	RCC_APB1PeriphResetCmd
 375      E7800000 
 376              	.LVL48:
  70:../Peripheral/src/ch32v30x_tim.c ****     }
 377              		.loc 1 70 9
 378 00c6 8145     		li	a1,0
 379 00c8 0945     		li	a0,2
 380 00ca F9BF     		j	.L23
 381              	.LVL49:
 382              	.L17:
  72:../Peripheral/src/ch32v30x_tim.c ****     {
 383              		.loc 1 72 10
  72:../Peripheral/src/ch32v30x_tim.c ****     {
 384              		.loc 1 72 12 is_stmt 0
 385 00cc B7170040 		li	a5,1073745920
 386 00d0 13870780 		addi	a4,a5,-2048
 387 00d4 631BE500 		bne	a0,a4,.L18
  74:../Peripheral/src/ch32v30x_tim.c ****         RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 388              		.loc 1 74 9 is_stmt 1
 389 00d8 8545     		li	a1,1
 390 00da 1145     		li	a0,4
 391              	.LVL50:
 392 00dc 97000000 		call	RCC_APB1PeriphResetCmd
 392      E7800000 
 393              	.LVL51:
  75:../Peripheral/src/ch32v30x_tim.c ****     }
 394              		.loc 1 75 9
 395 00e4 8145     		li	a1,0
 396 00e6 1145     		li	a0,4
 397 00e8 C1B7     		j	.L23
 398              	.LVL52:
 399              	.L18:
  77:../Peripheral/src/ch32v30x_tim.c ****     {
 400              		.loc 1 77 10
  77:../Peripheral/src/ch32v30x_tim.c ****     {
 401              		.loc 1 77 12 is_stmt 0
 402 00ea 138707C0 		addi	a4,a5,-1024
 403 00ee 631BE500 		bne	a0,a4,.L19
  79:../Peripheral/src/ch32v30x_tim.c ****         RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 404              		.loc 1 79 9 is_stmt 1
 405 00f2 8545     		li	a1,1
 406 00f4 2145     		li	a0,8
 407              	.LVL53:
 408 00f6 97000000 		call	RCC_APB1PeriphResetCmd
 408      E7800000 
 409              	.LVL54:
  80:../Peripheral/src/ch32v30x_tim.c ****     }
 410              		.loc 1 80 9
 411 00fe 8145     		li	a1,0
 412 0100 2145     		li	a0,8
 413 0102 5DB7     		j	.L23
 414              	.LVL55:
 415              	.L19:
  82:../Peripheral/src/ch32v30x_tim.c ****     {
 416              		.loc 1 82 10
  82:../Peripheral/src/ch32v30x_tim.c ****     {
 417              		.loc 1 82 12 is_stmt 0
 418 0104 631BF500 		bne	a0,a5,.L20
  84:../Peripheral/src/ch32v30x_tim.c ****         RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 419              		.loc 1 84 9 is_stmt 1
 420 0108 8545     		li	a1,1
 421 010a 4145     		li	a0,16
 422              	.LVL56:
 423 010c 97000000 		call	RCC_APB1PeriphResetCmd
 423      E7800000 
 424              	.LVL57:
  85:../Peripheral/src/ch32v30x_tim.c ****     }
 425              		.loc 1 85 9
 426 0114 8145     		li	a1,0
 427 0116 4145     		li	a0,16
 428 0118 41BF     		j	.L23
 429              	.LVL58:
 430              	.L20:
  87:../Peripheral/src/ch32v30x_tim.c ****     {
 431              		.loc 1 87 10
  87:../Peripheral/src/ch32v30x_tim.c ****     {
 432              		.loc 1 87 12 is_stmt 0
 433 011a 93870740 		addi	a5,a5,1024
 434 011e E31AF5F0 		bne	a0,a5,.L10
  89:../Peripheral/src/ch32v30x_tim.c ****         RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 435              		.loc 1 89 9 is_stmt 1
 436 0122 8545     		li	a1,1
 437 0124 13050002 		li	a0,32
 438              	.LVL59:
 439 0128 97000000 		call	RCC_APB1PeriphResetCmd
 439      E7800000 
 440              	.LVL60:
  90:../Peripheral/src/ch32v30x_tim.c ****     }
 441              		.loc 1 90 9
 442 0130 8145     		li	a1,0
 443 0132 13050002 		li	a0,32
 444 0136 8DBF     		j	.L23
 445              		.cfi_endproc
 446              	.LFE29:
 448              		.section	.text.TIM_TimeBaseInit,"ax",@progbits
 449              		.align	1
 450              		.globl	TIM_TimeBaseInit
 452              	TIM_TimeBaseInit:
 453              	.LFB30:
 107:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpcr1 = 0;
 454              		.loc 1 107 1
 455              		.cfi_startproc
 456              	.LVL61:
 108:../Peripheral/src/ch32v30x_tim.c **** 
 457              		.loc 1 108 5
 110:../Peripheral/src/ch32v30x_tim.c **** 
 458              		.loc 1 110 5
 110:../Peripheral/src/ch32v30x_tim.c **** 
 459              		.loc 1 110 12 is_stmt 0
 460 0000 1E21     		lhu	a5,0(a0)
 112:../Peripheral/src/ch32v30x_tim.c ****        (TIMx == TIM5) || (TIMx == TIM8) || (TIMx == TIM9) || (TIMx == TIM10))
 461              		.loc 1 112 7
 462 0002 37380140 		li	a6,1073819648
 463 0006 130708C0 		addi	a4,a6,-1024
 110:../Peripheral/src/ch32v30x_tim.c **** 
 464              		.loc 1 110 12
 465 000a C207     		slli	a5,a5,16
 127:../Peripheral/src/ch32v30x_tim.c **** 
 466              		.loc 1 127 39
 467 000c 9621     		lhu	a3,0(a1)
 126:../Peripheral/src/ch32v30x_tim.c ****     TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 468              		.loc 1 126 41
 469 000e D221     		lhu	a2,4(a1)
 110:../Peripheral/src/ch32v30x_tim.c **** 
 470              		.loc 1 110 12
 471 0010 C183     		srli	a5,a5,16
 472              	.LVL62:
 112:../Peripheral/src/ch32v30x_tim.c ****        (TIMx == TIM5) || (TIMx == TIM8) || (TIMx == TIM9) || (TIMx == TIM10))
 473              		.loc 1 112 5 is_stmt 1
 112:../Peripheral/src/ch32v30x_tim.c ****        (TIMx == TIM5) || (TIMx == TIM8) || (TIMx == TIM9) || (TIMx == TIM10))
 474              		.loc 1 112 7 is_stmt 0
 475 0012 6316E502 		bne	a0,a4,.L25
 476              	.L28:
 115:../Peripheral/src/ch32v30x_tim.c ****         tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 477              		.loc 1 115 9 is_stmt 1
 116:../Peripheral/src/ch32v30x_tim.c ****     }
 478              		.loc 1 116 16 is_stmt 0
 479 0016 BA21     		lhu	a4,2(a1)
 115:../Peripheral/src/ch32v30x_tim.c ****         tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 480              		.loc 1 115 16
 481 0018 93F7F7F8 		andi	a5,a5,-113
 482              	.LVL63:
 116:../Peripheral/src/ch32v30x_tim.c ****     }
 483              		.loc 1 116 9 is_stmt 1
 116:../Peripheral/src/ch32v30x_tim.c ****     }
 484              		.loc 1 116 16 is_stmt 0
 485 001c D98F     		or	a5,a5,a4
 486              	.LVL64:
 119:../Peripheral/src/ch32v30x_tim.c ****     {
 487              		.loc 1 119 5 is_stmt 1
 121:../Peripheral/src/ch32v30x_tim.c ****         tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 488              		.loc 1 121 9
 122:../Peripheral/src/ch32v30x_tim.c ****     }
 489              		.loc 1 122 16 is_stmt 0
 490 001e FA21     		lhu	a4,6(a1)
 121:../Peripheral/src/ch32v30x_tim.c ****         tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 491              		.loc 1 121 16
 492 0020 93F7F7CF 		andi	a5,a5,-769
 493              	.LVL65:
 122:../Peripheral/src/ch32v30x_tim.c ****     }
 494              		.loc 1 122 9 is_stmt 1
 122:../Peripheral/src/ch32v30x_tim.c ****     }
 495              		.loc 1 122 16 is_stmt 0
 496 0024 D98F     		or	a5,a5,a4
 497              	.LVL66:
 125:../Peripheral/src/ch32v30x_tim.c ****     TIMx->ATRLR = TIM_TimeBaseInitStruct->TIM_Period;
 498              		.loc 1 125 5 is_stmt 1
 125:../Peripheral/src/ch32v30x_tim.c ****     TIMx->ATRLR = TIM_TimeBaseInitStruct->TIM_Period;
 499              		.loc 1 125 17 is_stmt 0
 500 0026 1EA1     		sh	a5,0(a0)
 126:../Peripheral/src/ch32v30x_tim.c ****     TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 501              		.loc 1 126 5 is_stmt 1
 126:../Peripheral/src/ch32v30x_tim.c ****     TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 502              		.loc 1 126 17 is_stmt 0
 503 0028 52B5     		sh	a2,44(a0)
 127:../Peripheral/src/ch32v30x_tim.c **** 
 504              		.loc 1 127 5 is_stmt 1
 129:../Peripheral/src/ch32v30x_tim.c ****     {
 505              		.loc 1 129 7 is_stmt 0
 506 002a B7370140 		li	a5,1073819648
 507              	.LVL67:
 127:../Peripheral/src/ch32v30x_tim.c **** 
 508              		.loc 1 127 15
 509 002e 16B5     		sh	a3,40(a0)
 129:../Peripheral/src/ch32v30x_tim.c ****     {
 510              		.loc 1 129 5 is_stmt 1
 129:../Peripheral/src/ch32v30x_tim.c ****     {
 511              		.loc 1 129 7 is_stmt 0
 512 0030 938707C0 		addi	a5,a5,-1024
 513 0034 631DF506 		bne	a0,a5,.L37
 514              	.LVL68:
 515              	.L38:
 131:../Peripheral/src/ch32v30x_tim.c ****     }
 516              		.loc 1 131 9 is_stmt 1
 131:../Peripheral/src/ch32v30x_tim.c ****     }
 517              		.loc 1 131 45 is_stmt 0
 518 0038 9C25     		lbu	a5,8(a1)
 131:../Peripheral/src/ch32v30x_tim.c ****     }
 519              		.loc 1 131 21
 520 003a 1EB9     		sh	a5,48(a0)
 521 003c A1A0     		j	.L35
 522              	.LVL69:
 523              	.L25:
 112:../Peripheral/src/ch32v30x_tim.c ****        (TIMx == TIM5) || (TIMx == TIM8) || (TIMx == TIM9) || (TIMx == TIM10))
 524              		.loc 1 112 23 discriminator 1
 525 003e 37070040 		li	a4,1073741824
 526 0042 E30AE5FC 		beq	a0,a4,.L28
 112:../Peripheral/src/ch32v30x_tim.c ****        (TIMx == TIM5) || (TIMx == TIM8) || (TIMx == TIM9) || (TIMx == TIM10))
 527              		.loc 1 112 41 discriminator 2
 528 0046 13070740 		addi	a4,a4,1024
 529 004a E306E5FC 		beq	a0,a4,.L28
 112:../Peripheral/src/ch32v30x_tim.c ****        (TIMx == TIM5) || (TIMx == TIM8) || (TIMx == TIM9) || (TIMx == TIM10))
 530              		.loc 1 112 59 discriminator 3
 531 004e 37170040 		li	a4,1073745920
 532 0052 93080780 		addi	a7,a4,-2048
 533 0056 E30015FD 		beq	a0,a7,.L28
 112:../Peripheral/src/ch32v30x_tim.c ****        (TIMx == TIM5) || (TIMx == TIM8) || (TIMx == TIM9) || (TIMx == TIM10))
 534              		.loc 1 112 77 discriminator 4
 535 005a 930807C0 		addi	a7,a4,-1024
 536 005e E30C15FB 		beq	a0,a7,.L28
 113:../Peripheral/src/ch32v30x_tim.c ****     {
 537              		.loc 1 113 23
 538 0062 13080840 		addi	a6,a6,1024
 539 0066 E30805FB 		beq	a0,a6,.L28
 113:../Peripheral/src/ch32v30x_tim.c ****     {
 540              		.loc 1 113 41 discriminator 1
 541 006a 37580140 		li	a6,1073827840
 542 006e 930808C0 		addi	a7,a6,-1024
 543 0072 E30215FB 		beq	a0,a7,.L28
 113:../Peripheral/src/ch32v30x_tim.c ****     {
 544              		.loc 1 113 59 discriminator 2
 545 0076 E30005FB 		beq	a0,a6,.L28
 119:../Peripheral/src/ch32v30x_tim.c ****     {
 546              		.loc 1 119 5 is_stmt 1
 119:../Peripheral/src/ch32v30x_tim.c ****     {
 547              		.loc 1 119 7 is_stmt 0
 548 007a 6318E500 		bne	a0,a4,.L34
 125:../Peripheral/src/ch32v30x_tim.c ****     TIMx->ATRLR = TIM_TimeBaseInitStruct->TIM_Period;
 549              		.loc 1 125 5 is_stmt 1
 125:../Peripheral/src/ch32v30x_tim.c ****     TIMx->ATRLR = TIM_TimeBaseInitStruct->TIM_Period;
 550              		.loc 1 125 17 is_stmt 0
 551 007e 1EA1     		sh	a5,0(a0)
 126:../Peripheral/src/ch32v30x_tim.c ****     TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 552              		.loc 1 126 5 is_stmt 1
 126:../Peripheral/src/ch32v30x_tim.c ****     TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 553              		.loc 1 126 17 is_stmt 0
 554 0080 52B5     		sh	a2,44(a0)
 127:../Peripheral/src/ch32v30x_tim.c **** 
 555              		.loc 1 127 5 is_stmt 1
 127:../Peripheral/src/ch32v30x_tim.c **** 
 556              		.loc 1 127 15 is_stmt 0
 557 0082 16B5     		sh	a3,40(a0)
 129:../Peripheral/src/ch32v30x_tim.c ****     {
 558              		.loc 1 129 5 is_stmt 1
 559              	.LVL70:
 560              	.L35:
 134:../Peripheral/src/ch32v30x_tim.c **** }
 561              		.loc 1 134 5
 134:../Peripheral/src/ch32v30x_tim.c **** }
 562              		.loc 1 134 18 is_stmt 0
 563 0084 8547     		li	a5,1
 564 0086 5EA9     		sh	a5,20(a0)
 135:../Peripheral/src/ch32v30x_tim.c **** 
 565              		.loc 1 135 1
 566 0088 8280     		ret
 567              	.LVL71:
 568              	.L34:
 119:../Peripheral/src/ch32v30x_tim.c ****     {
 569              		.loc 1 119 23 discriminator 1
 570 008a 13070740 		addi	a4,a4,1024
 571 008e 6319E500 		bne	a0,a4,.L36
 125:../Peripheral/src/ch32v30x_tim.c ****     TIMx->ATRLR = TIM_TimeBaseInitStruct->TIM_Period;
 572              		.loc 1 125 5 is_stmt 1
 125:../Peripheral/src/ch32v30x_tim.c ****     TIMx->ATRLR = TIM_TimeBaseInitStruct->TIM_Period;
 573              		.loc 1 125 17 is_stmt 0
 574 0092 B7150040 		li	a1,1073745920
 575              	.LVL72:
 576 0096 2390F540 		sh	a5,1024(a1)
 126:../Peripheral/src/ch32v30x_tim.c ****     TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 577              		.loc 1 126 5 is_stmt 1
 126:../Peripheral/src/ch32v30x_tim.c ****     TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 578              		.loc 1 126 17 is_stmt 0
 579 009a 52B7     		sh	a2,44(a4)
 127:../Peripheral/src/ch32v30x_tim.c **** 
 580              		.loc 1 127 5 is_stmt 1
 127:../Peripheral/src/ch32v30x_tim.c **** 
 581              		.loc 1 127 15 is_stmt 0
 582 009c 16B7     		sh	a3,40(a4)
 129:../Peripheral/src/ch32v30x_tim.c ****     {
 583              		.loc 1 129 5 is_stmt 1
 584 009e DDB7     		j	.L35
 585              	.LVL73:
 586              	.L36:
 121:../Peripheral/src/ch32v30x_tim.c ****         tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 587              		.loc 1 121 9
 122:../Peripheral/src/ch32v30x_tim.c ****     }
 588              		.loc 1 122 16 is_stmt 0
 589 00a0 FA21     		lhu	a4,6(a1)
 121:../Peripheral/src/ch32v30x_tim.c ****         tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 590              		.loc 1 121 16
 591 00a2 93F7F7CF 		andi	a5,a5,-769
 592              	.LVL74:
 122:../Peripheral/src/ch32v30x_tim.c ****     }
 593              		.loc 1 122 9 is_stmt 1
 122:../Peripheral/src/ch32v30x_tim.c ****     }
 594              		.loc 1 122 16 is_stmt 0
 595 00a6 D98F     		or	a5,a5,a4
 596              	.LVL75:
 125:../Peripheral/src/ch32v30x_tim.c ****     TIMx->ATRLR = TIM_TimeBaseInitStruct->TIM_Period;
 597              		.loc 1 125 5 is_stmt 1
 125:../Peripheral/src/ch32v30x_tim.c ****     TIMx->ATRLR = TIM_TimeBaseInitStruct->TIM_Period;
 598              		.loc 1 125 17 is_stmt 0
 599 00a8 1EA1     		sh	a5,0(a0)
 126:../Peripheral/src/ch32v30x_tim.c ****     TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 600              		.loc 1 126 5 is_stmt 1
 126:../Peripheral/src/ch32v30x_tim.c ****     TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 601              		.loc 1 126 17 is_stmt 0
 602 00aa 52B5     		sh	a2,44(a0)
 127:../Peripheral/src/ch32v30x_tim.c **** 
 603              		.loc 1 127 5 is_stmt 1
 127:../Peripheral/src/ch32v30x_tim.c **** 
 604              		.loc 1 127 15 is_stmt 0
 605 00ac 16B5     		sh	a3,40(a0)
 129:../Peripheral/src/ch32v30x_tim.c ****     {
 606              		.loc 1 129 5 is_stmt 1
 607              	.LVL76:
 608              	.L37:
 129:../Peripheral/src/ch32v30x_tim.c ****     {
 609              		.loc 1 129 23 is_stmt 0 discriminator 1
 610 00ae B7370140 		li	a5,1073819648
 611 00b2 93870740 		addi	a5,a5,1024
 612 00b6 E301F5F8 		beq	a0,a5,.L38
 129:../Peripheral/src/ch32v30x_tim.c ****     {
 613              		.loc 1 129 41 discriminator 2
 614 00ba B7570140 		li	a5,1073827840
 615 00be 138707C0 		addi	a4,a5,-1024
 616 00c2 E30BE5F6 		beq	a0,a4,.L38
 129:../Peripheral/src/ch32v30x_tim.c ****     {
 617              		.loc 1 129 59 discriminator 3
 618 00c6 E309F5F6 		beq	a0,a5,.L38
 619 00ca 6DBF     		j	.L35
 620              		.cfi_endproc
 621              	.LFE30:
 623              		.section	.text.TIM_OC1Init,"ax",@progbits
 624              		.align	1
 625              		.globl	TIM_OC1Init
 627              	TIM_OC1Init:
 628              	.LFB31:
 149:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 629              		.loc 1 149 1 is_stmt 1
 630              		.cfi_startproc
 631              	.LVL77:
 150:../Peripheral/src/ch32v30x_tim.c **** 
 632              		.loc 1 150 5
 152:../Peripheral/src/ch32v30x_tim.c ****     tmpccer = TIMx->CCER;
 633              		.loc 1 152 5
 152:../Peripheral/src/ch32v30x_tim.c ****     tmpccer = TIMx->CCER;
 634              		.loc 1 152 9 is_stmt 0
 635 0000 1E31     		lhu	a5,32(a0)
 158:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CC1P));
 636              		.loc 1 158 14
 637 0002 9221     		lhu	a2,0(a1)
 161:../Peripheral/src/ch32v30x_tim.c **** 
 638              		.loc 1 161 13
 639 0004 03D82500 		lhu	a6,2(a1)
 152:../Peripheral/src/ch32v30x_tim.c ****     tmpccer = TIMx->CCER;
 640              		.loc 1 152 9
 641 0008 C207     		slli	a5,a5,16
 642 000a C183     		srli	a5,a5,16
 152:../Peripheral/src/ch32v30x_tim.c ****     tmpccer = TIMx->CCER;
 643              		.loc 1 152 16
 644 000c F99B     		andi	a5,a5,-2
 645 000e C207     		slli	a5,a5,16
 646 0010 C183     		srli	a5,a5,16
 647 0012 1EB1     		sh	a5,32(a0)
 153:../Peripheral/src/ch32v30x_tim.c ****     tmpcr2 = TIMx->CTLR2;
 648              		.loc 1 153 5 is_stmt 1
 153:../Peripheral/src/ch32v30x_tim.c ****     tmpcr2 = TIMx->CTLR2;
 649              		.loc 1 153 13 is_stmt 0
 650 0014 1E31     		lhu	a5,32(a0)
 154:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx = TIMx->CHCTLR1;
 651              		.loc 1 154 12
 652 0016 5621     		lhu	a3,4(a0)
 155:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx &= (uint16_t)(~((uint16_t)TIM_OC1M));
 653              		.loc 1 155 14
 654 0018 1A2D     		lhu	a4,24(a0)
 153:../Peripheral/src/ch32v30x_tim.c ****     tmpcr2 = TIMx->CTLR2;
 655              		.loc 1 153 13
 656 001a C207     		slli	a5,a5,16
 657 001c C183     		srli	a5,a5,16
 658              	.LVL78:
 154:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx = TIMx->CHCTLR1;
 659              		.loc 1 154 5 is_stmt 1
 155:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx &= (uint16_t)(~((uint16_t)TIM_OC1M));
 660              		.loc 1 155 14 is_stmt 0
 661 001e 4207     		slli	a4,a4,16
 662 0020 4183     		srli	a4,a4,16
 157:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 663              		.loc 1 157 14
 664 0022 1377C7F8 		andi	a4,a4,-116
 158:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CC1P));
 665              		.loc 1 158 14
 666 0026 518F     		or	a4,a4,a2
 161:../Peripheral/src/ch32v30x_tim.c **** 
 667              		.loc 1 161 13
 668 0028 9225     		lhu	a2,8(a1)
 159:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 669              		.loc 1 159 13
 670 002a F59B     		andi	a5,a5,-3
 671              	.LVL79:
 154:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx = TIMx->CHCTLR1;
 672              		.loc 1 154 12
 673 002c C206     		slli	a3,a3,16
 161:../Peripheral/src/ch32v30x_tim.c **** 
 674              		.loc 1 161 13
 675 002e 33660601 		or	a2,a2,a6
 676 0032 D18F     		or	a5,a5,a2
 163:../Peripheral/src/ch32v30x_tim.c ****     {
 677              		.loc 1 163 7
 678 0034 37360140 		li	a2,1073819648
 679 0038 130806C0 		addi	a6,a2,-1024
 154:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx = TIMx->CHCTLR1;
 680              		.loc 1 154 12
 681 003c C182     		srli	a3,a3,16
 682              	.LVL80:
 155:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx &= (uint16_t)(~((uint16_t)TIM_OC1M));
 683              		.loc 1 155 5 is_stmt 1
 156:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CC1S));
 684              		.loc 1 156 5
 157:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 685              		.loc 1 157 5
 158:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CC1P));
 686              		.loc 1 158 5
 159:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 687              		.loc 1 159 5
 160:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 688              		.loc 1 160 5
 161:../Peripheral/src/ch32v30x_tim.c **** 
 689              		.loc 1 161 5
 163:../Peripheral/src/ch32v30x_tim.c ****     {
 690              		.loc 1 163 5
 163:../Peripheral/src/ch32v30x_tim.c ****     {
 691              		.loc 1 163 7 is_stmt 0
 692 003e 630E0501 		beq	a0,a6,.L40
 163:../Peripheral/src/ch32v30x_tim.c ****     {
 693              		.loc 1 163 23 discriminator 1
 694 0042 13060640 		addi	a2,a2,1024
 695 0046 630AC500 		beq	a0,a2,.L40
 163:../Peripheral/src/ch32v30x_tim.c ****     {
 696              		.loc 1 163 41 discriminator 2
 697 004a 37560140 		li	a2,1073827840
 698 004e 130806C0 		addi	a6,a2,-1024
 699 0052 63040501 		beq	a0,a6,.L40
 163:../Peripheral/src/ch32v30x_tim.c ****     {
 700              		.loc 1 163 59 discriminator 3
 701 0056 6310C502 		bne	a0,a2,.L41
 702              	.L40:
 165:../Peripheral/src/ch32v30x_tim.c ****         tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 703              		.loc 1 165 9 is_stmt 1
 166:../Peripheral/src/ch32v30x_tim.c **** 
 704              		.loc 1 166 17 is_stmt 0
 705 005a B225     		lhu	a2,10(a1)
 165:../Peripheral/src/ch32v30x_tim.c ****         tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 706              		.loc 1 165 17
 707 005c DD9B     		andi	a5,a5,-9
 708              	.LVL81:
 166:../Peripheral/src/ch32v30x_tim.c **** 
 709              		.loc 1 166 9 is_stmt 1
 175:../Peripheral/src/ch32v30x_tim.c ****     }
 710              		.loc 1 175 16 is_stmt 0
 711 005e 03D8E500 		lhu	a6,14(a1)
 166:../Peripheral/src/ch32v30x_tim.c **** 
 712              		.loc 1 166 17
 713 0062 D18F     		or	a5,a5,a2
 714              	.LVL82:
 168:../Peripheral/src/ch32v30x_tim.c ****         tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 715              		.loc 1 168 9 is_stmt 1
 169:../Peripheral/src/ch32v30x_tim.c **** 
 716              		.loc 1 169 17 is_stmt 0
 717 0064 D221     		lhu	a2,4(a1)
 168:../Peripheral/src/ch32v30x_tim.c ****         tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 718              		.loc 1 168 17
 719 0066 ED9B     		andi	a5,a5,-5
 720              	.LVL83:
 169:../Peripheral/src/ch32v30x_tim.c **** 
 721              		.loc 1 169 9 is_stmt 1
 172:../Peripheral/src/ch32v30x_tim.c **** 
 722              		.loc 1 172 16 is_stmt 0
 723 0068 93F6F6CF 		andi	a3,a3,-769
 724              	.LVL84:
 169:../Peripheral/src/ch32v30x_tim.c **** 
 725              		.loc 1 169 17
 726 006c D18F     		or	a5,a5,a2
 727              	.LVL85:
 171:../Peripheral/src/ch32v30x_tim.c ****         tmpcr2 &= (uint16_t)(~((uint16_t)TIM_OIS1N));
 728              		.loc 1 171 9 is_stmt 1
 172:../Peripheral/src/ch32v30x_tim.c **** 
 729              		.loc 1 172 9
 174:../Peripheral/src/ch32v30x_tim.c ****         tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 730              		.loc 1 174 9
 175:../Peripheral/src/ch32v30x_tim.c ****     }
 731              		.loc 1 175 9
 175:../Peripheral/src/ch32v30x_tim.c ****     }
 732              		.loc 1 175 16 is_stmt 0
 733 006e D225     		lhu	a2,12(a1)
 734 0070 33660601 		or	a2,a2,a6
 735 0074 D18E     		or	a3,a3,a2
 736              	.LVL86:
 737              	.L41:
 178:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 = tmpccmrx;
 738              		.loc 1 178 5 is_stmt 1
 178:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 = tmpccmrx;
 739              		.loc 1 178 17 is_stmt 0
 740 0076 56A1     		sh	a3,4(a0)
 179:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CH1CVR = TIM_OCInitStruct->TIM_Pulse;
 741              		.loc 1 179 5 is_stmt 1
 179:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CH1CVR = TIM_OCInitStruct->TIM_Pulse;
 742              		.loc 1 179 19 is_stmt 0
 743 0078 1AAD     		sh	a4,24(a0)
 180:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
 744              		.loc 1 180 5 is_stmt 1
 180:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
 745              		.loc 1 180 36 is_stmt 0
 746 007a FA21     		lhu	a4,6(a1)
 747              	.LVL87:
 180:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
 748              		.loc 1 180 18
 749 007c 5AB9     		sh	a4,52(a0)
 750              	.LVL88:
 181:../Peripheral/src/ch32v30x_tim.c **** }
 751              		.loc 1 181 5 is_stmt 1
 181:../Peripheral/src/ch32v30x_tim.c **** }
 752              		.loc 1 181 16 is_stmt 0
 753 007e 1EB1     		sh	a5,32(a0)
 182:../Peripheral/src/ch32v30x_tim.c **** 
 754              		.loc 1 182 1
 755 0080 8280     		ret
 756              		.cfi_endproc
 757              	.LFE31:
 759              		.section	.text.TIM_OC2Init,"ax",@progbits
 760              		.align	1
 761              		.globl	TIM_OC2Init
 763              	TIM_OC2Init:
 764              	.LFB32:
 196:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 765              		.loc 1 196 1 is_stmt 1
 766              		.cfi_startproc
 767              	.LVL89:
 197:../Peripheral/src/ch32v30x_tim.c **** 
 768              		.loc 1 197 5
 199:../Peripheral/src/ch32v30x_tim.c ****     tmpccer = TIMx->CCER;
 769              		.loc 1 199 5
 199:../Peripheral/src/ch32v30x_tim.c ****     tmpccer = TIMx->CCER;
 770              		.loc 1 199 9 is_stmt 0
 771 0000 1E31     		lhu	a5,32(a0)
 204:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 772              		.loc 1 204 14
 773 0002 E576     		li	a3,-28672
 774 0004 9386F6CF 		addi	a3,a3,-769
 199:../Peripheral/src/ch32v30x_tim.c ****     tmpccer = TIMx->CCER;
 775              		.loc 1 199 9
 776 0008 C207     		slli	a5,a5,16
 777 000a C183     		srli	a5,a5,16
 199:../Peripheral/src/ch32v30x_tim.c ****     tmpccer = TIMx->CCER;
 778              		.loc 1 199 16
 779 000c BD9B     		andi	a5,a5,-17
 780 000e C207     		slli	a5,a5,16
 781 0010 C183     		srli	a5,a5,16
 782 0012 1EB1     		sh	a5,32(a0)
 200:../Peripheral/src/ch32v30x_tim.c ****     tmpcr2 = TIMx->CTLR2;
 783              		.loc 1 200 5 is_stmt 1
 200:../Peripheral/src/ch32v30x_tim.c ****     tmpcr2 = TIMx->CTLR2;
 784              		.loc 1 200 13 is_stmt 0
 785 0014 1E31     		lhu	a5,32(a0)
 201:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx = TIMx->CHCTLR1;
 786              		.loc 1 201 12
 787 0016 5221     		lhu	a2,4(a0)
 202:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx &= (uint16_t)(~((uint16_t)TIM_OC2M));
 788              		.loc 1 202 14
 789 0018 1A2D     		lhu	a4,24(a0)
 207:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 790              		.loc 1 207 16
 791 001a 03D88500 		lhu	a6,8(a1)
 200:../Peripheral/src/ch32v30x_tim.c ****     tmpcr2 = TIMx->CTLR2;
 792              		.loc 1 200 13
 793 001e C207     		slli	a5,a5,16
 204:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 794              		.loc 1 204 14
 795 0020 758F     		and	a4,a4,a3
 205:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CC2P));
 796              		.loc 1 205 17
 797 0022 9621     		lhu	a3,0(a1)
 200:../Peripheral/src/ch32v30x_tim.c ****     tmpcr2 = TIMx->CTLR2;
 798              		.loc 1 200 13
 799 0024 C183     		srli	a5,a5,16
 800              	.LVL90:
 201:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx = TIMx->CHCTLR1;
 801              		.loc 1 201 5 is_stmt 1
 206:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 802              		.loc 1 206 13 is_stmt 0
 803 0026 93F7F7FD 		andi	a5,a5,-33
 804              	.LVL91:
 205:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CC2P));
 805              		.loc 1 205 17
 806 002a A206     		slli	a3,a3,8
 205:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CC2P));
 807              		.loc 1 205 14
 808 002c 558F     		or	a4,a4,a3
 208:../Peripheral/src/ch32v30x_tim.c **** 
 809              		.loc 1 208 16
 810 002e B621     		lhu	a3,2(a1)
 201:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx = TIMx->CHCTLR1;
 811              		.loc 1 201 12
 812 0030 4206     		slli	a2,a2,16
 205:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CC2P));
 813              		.loc 1 205 14
 814 0032 4207     		slli	a4,a4,16
 208:../Peripheral/src/ch32v30x_tim.c **** 
 815              		.loc 1 208 16
 816 0034 B3E60601 		or	a3,a3,a6
 208:../Peripheral/src/ch32v30x_tim.c **** 
 817              		.loc 1 208 13
 818 0038 9206     		slli	a3,a3,4
 819 003a D58F     		or	a5,a5,a3
 210:../Peripheral/src/ch32v30x_tim.c ****     {
 820              		.loc 1 210 7
 821 003c B7360140 		li	a3,1073819648
 208:../Peripheral/src/ch32v30x_tim.c **** 
 822              		.loc 1 208 13
 823 0040 C207     		slli	a5,a5,16
 210:../Peripheral/src/ch32v30x_tim.c ****     {
 824              		.loc 1 210 7
 825 0042 138806C0 		addi	a6,a3,-1024
 201:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx = TIMx->CHCTLR1;
 826              		.loc 1 201 12
 827 0046 4182     		srli	a2,a2,16
 828              	.LVL92:
 202:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx &= (uint16_t)(~((uint16_t)TIM_OC2M));
 829              		.loc 1 202 5 is_stmt 1
 203:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CC2S));
 830              		.loc 1 203 5
 204:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 831              		.loc 1 204 5
 205:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CC2P));
 832              		.loc 1 205 5
 205:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CC2P));
 833              		.loc 1 205 14 is_stmt 0
 834 0048 4183     		srli	a4,a4,16
 835              	.LVL93:
 206:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 836              		.loc 1 206 5 is_stmt 1
 207:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 837              		.loc 1 207 5
 208:../Peripheral/src/ch32v30x_tim.c **** 
 838              		.loc 1 208 5
 208:../Peripheral/src/ch32v30x_tim.c **** 
 839              		.loc 1 208 13 is_stmt 0
 840 004a C183     		srli	a5,a5,16
 841              	.LVL94:
 210:../Peripheral/src/ch32v30x_tim.c ****     {
 842              		.loc 1 210 5 is_stmt 1
 210:../Peripheral/src/ch32v30x_tim.c ****     {
 843              		.loc 1 210 7 is_stmt 0
 844 004c 630E0501 		beq	a0,a6,.L43
 210:../Peripheral/src/ch32v30x_tim.c ****     {
 845              		.loc 1 210 23 discriminator 1
 846 0050 93860640 		addi	a3,a3,1024
 847 0054 630AD500 		beq	a0,a3,.L43
 210:../Peripheral/src/ch32v30x_tim.c ****     {
 848              		.loc 1 210 41 discriminator 2
 849 0058 B7560140 		li	a3,1073827840
 850 005c 138806C0 		addi	a6,a3,-1024
 851 0060 63040501 		beq	a0,a6,.L43
 210:../Peripheral/src/ch32v30x_tim.c ****     {
 852              		.loc 1 210 59 discriminator 3
 853 0064 631ED502 		bne	a0,a3,.L44
 854              	.L43:
 212:../Peripheral/src/ch32v30x_tim.c ****         tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 855              		.loc 1 212 9 is_stmt 1
 213:../Peripheral/src/ch32v30x_tim.c ****         tmpccer &= (uint16_t)(~((uint16_t)TIM_CC2NE));
 856              		.loc 1 213 20 is_stmt 0
 857 0068 B625     		lhu	a3,10(a1)
 212:../Peripheral/src/ch32v30x_tim.c ****         tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 858              		.loc 1 212 17
 859 006a 93F7F7F7 		andi	a5,a5,-129
 860              	.LVL95:
 213:../Peripheral/src/ch32v30x_tim.c ****         tmpccer &= (uint16_t)(~((uint16_t)TIM_CC2NE));
 861              		.loc 1 213 9 is_stmt 1
 219:../Peripheral/src/ch32v30x_tim.c ****         tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 862              		.loc 1 219 19 is_stmt 0
 863 006e 03D8C500 		lhu	a6,12(a1)
 213:../Peripheral/src/ch32v30x_tim.c ****         tmpccer &= (uint16_t)(~((uint16_t)TIM_CC2NE));
 864              		.loc 1 213 20
 865 0072 9206     		slli	a3,a3,4
 213:../Peripheral/src/ch32v30x_tim.c ****         tmpccer &= (uint16_t)(~((uint16_t)TIM_CC2NE));
 866              		.loc 1 213 17
 867 0074 D58F     		or	a5,a5,a3
 868              	.LVL96:
 215:../Peripheral/src/ch32v30x_tim.c **** 
 869              		.loc 1 215 20
 870 0076 D621     		lhu	a3,4(a1)
 213:../Peripheral/src/ch32v30x_tim.c ****         tmpccer &= (uint16_t)(~((uint16_t)TIM_CC2NE));
 871              		.loc 1 213 17
 872 0078 C207     		slli	a5,a5,16
 873 007a C183     		srli	a5,a5,16
 874              	.LVL97:
 214:../Peripheral/src/ch32v30x_tim.c ****         tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 875              		.loc 1 214 9 is_stmt 1
 215:../Peripheral/src/ch32v30x_tim.c **** 
 876              		.loc 1 215 20 is_stmt 0
 877 007c 9206     		slli	a3,a3,4
 214:../Peripheral/src/ch32v30x_tim.c ****         tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 878              		.loc 1 214 17
 879 007e 93F7F7FB 		andi	a5,a5,-65
 880              	.LVL98:
 215:../Peripheral/src/ch32v30x_tim.c **** 
 881              		.loc 1 215 9 is_stmt 1
 215:../Peripheral/src/ch32v30x_tim.c **** 
 882              		.loc 1 215 17 is_stmt 0
 883 0082 D58F     		or	a5,a5,a3
 884              	.LVL99:
 218:../Peripheral/src/ch32v30x_tim.c ****         tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 885              		.loc 1 218 16
 886 0084 FD76     		li	a3,-4096
 887 0086 9386F63F 		addi	a3,a3,1023
 888 008a F18E     		and	a3,a2,a3
 220:../Peripheral/src/ch32v30x_tim.c ****     }
 889              		.loc 1 220 19
 890 008c F225     		lhu	a2,14(a1)
 891              	.LVL100:
 215:../Peripheral/src/ch32v30x_tim.c **** 
 892              		.loc 1 215 17
 893 008e C207     		slli	a5,a5,16
 894 0090 C183     		srli	a5,a5,16
 895              	.LVL101:
 217:../Peripheral/src/ch32v30x_tim.c ****         tmpcr2 &= (uint16_t)(~((uint16_t)TIM_OIS2N));
 896              		.loc 1 217 9 is_stmt 1
 218:../Peripheral/src/ch32v30x_tim.c ****         tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 897              		.loc 1 218 9
 219:../Peripheral/src/ch32v30x_tim.c ****         tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 898              		.loc 1 219 9
 220:../Peripheral/src/ch32v30x_tim.c ****     }
 899              		.loc 1 220 9
 220:../Peripheral/src/ch32v30x_tim.c ****     }
 900              		.loc 1 220 19 is_stmt 0
 901 0092 33660601 		or	a2,a2,a6
 220:../Peripheral/src/ch32v30x_tim.c ****     }
 902              		.loc 1 220 16
 903 0096 0A06     		slli	a2,a2,2
 904 0098 D18E     		or	a3,a3,a2
 905              	.LVL102:
 906 009a 13960601 		slli	a2,a3,16
 907 009e 4182     		srli	a2,a2,16
 908              	.LVL103:
 909              	.L44:
 223:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 = tmpccmrx;
 910              		.loc 1 223 5 is_stmt 1
 223:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 = tmpccmrx;
 911              		.loc 1 223 17 is_stmt 0
 912 00a0 52A1     		sh	a2,4(a0)
 224:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CH2CVR = TIM_OCInitStruct->TIM_Pulse;
 913              		.loc 1 224 5 is_stmt 1
 224:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CH2CVR = TIM_OCInitStruct->TIM_Pulse;
 914              		.loc 1 224 19 is_stmt 0
 915 00a2 1AAD     		sh	a4,24(a0)
 225:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
 916              		.loc 1 225 5 is_stmt 1
 225:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
 917              		.loc 1 225 36 is_stmt 0
 918 00a4 FA21     		lhu	a4,6(a1)
 919              	.LVL104:
 225:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
 920              		.loc 1 225 18
 921 00a6 1ABD     		sh	a4,56(a0)
 922              	.LVL105:
 226:../Peripheral/src/ch32v30x_tim.c **** }
 923              		.loc 1 226 5 is_stmt 1
 226:../Peripheral/src/ch32v30x_tim.c **** }
 924              		.loc 1 226 16 is_stmt 0
 925 00a8 1EB1     		sh	a5,32(a0)
 227:../Peripheral/src/ch32v30x_tim.c **** 
 926              		.loc 1 227 1
 927 00aa 8280     		ret
 928              		.cfi_endproc
 929              	.LFE32:
 931              		.section	.text.TIM_OC3Init,"ax",@progbits
 932              		.align	1
 933              		.globl	TIM_OC3Init
 935              	TIM_OC3Init:
 936              	.LFB33:
 241:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 937              		.loc 1 241 1 is_stmt 1
 938              		.cfi_startproc
 939              	.LVL106:
 242:../Peripheral/src/ch32v30x_tim.c **** 
 940              		.loc 1 242 5
 244:../Peripheral/src/ch32v30x_tim.c ****     tmpccer = TIMx->CCER;
 941              		.loc 1 244 5
 244:../Peripheral/src/ch32v30x_tim.c ****     tmpccer = TIMx->CCER;
 942              		.loc 1 244 9 is_stmt 0
 943 0000 1E31     		lhu	a5,32(a0)
 250:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CC3P));
 944              		.loc 1 250 14
 945 0002 9621     		lhu	a3,0(a1)
 252:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 946              		.loc 1 252 16
 947 0004 03D88500 		lhu	a6,8(a1)
 244:../Peripheral/src/ch32v30x_tim.c ****     tmpccer = TIMx->CCER;
 948              		.loc 1 244 9
 949 0008 C207     		slli	a5,a5,16
 950 000a C183     		srli	a5,a5,16
 244:../Peripheral/src/ch32v30x_tim.c ****     tmpccer = TIMx->CCER;
 951              		.loc 1 244 16
 952 000c 93F7F7EF 		andi	a5,a5,-257
 953 0010 C207     		slli	a5,a5,16
 954 0012 C183     		srli	a5,a5,16
 955 0014 1EB1     		sh	a5,32(a0)
 245:../Peripheral/src/ch32v30x_tim.c ****     tmpcr2 = TIMx->CTLR2;
 956              		.loc 1 245 5 is_stmt 1
 245:../Peripheral/src/ch32v30x_tim.c ****     tmpcr2 = TIMx->CTLR2;
 957              		.loc 1 245 13 is_stmt 0
 958 0016 1E31     		lhu	a5,32(a0)
 246:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx = TIMx->CHCTLR2;
 959              		.loc 1 246 12
 960 0018 5221     		lhu	a2,4(a0)
 247:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx &= (uint16_t)(~((uint16_t)TIM_OC3M));
 961              		.loc 1 247 14
 962 001a 5A2D     		lhu	a4,28(a0)
 245:../Peripheral/src/ch32v30x_tim.c ****     tmpcr2 = TIMx->CTLR2;
 963              		.loc 1 245 13
 964 001c C207     		slli	a5,a5,16
 965 001e C183     		srli	a5,a5,16
 966              	.LVL107:
 246:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx = TIMx->CHCTLR2;
 967              		.loc 1 246 5 is_stmt 1
 247:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx &= (uint16_t)(~((uint16_t)TIM_OC3M));
 968              		.loc 1 247 14 is_stmt 0
 969 0020 4207     		slli	a4,a4,16
 970 0022 4183     		srli	a4,a4,16
 249:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 971              		.loc 1 249 14
 972 0024 1377C7F8 		andi	a4,a4,-116
 250:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CC3P));
 973              		.loc 1 250 14
 974 0028 558F     		or	a4,a4,a3
 253:../Peripheral/src/ch32v30x_tim.c **** 
 975              		.loc 1 253 16
 976 002a B621     		lhu	a3,2(a1)
 251:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 977              		.loc 1 251 13
 978 002c 93F7F7DF 		andi	a5,a5,-513
 979              	.LVL108:
 246:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx = TIMx->CHCTLR2;
 980              		.loc 1 246 12
 981 0030 4206     		slli	a2,a2,16
 253:../Peripheral/src/ch32v30x_tim.c **** 
 982              		.loc 1 253 16
 983 0032 B3E60601 		or	a3,a3,a6
 253:../Peripheral/src/ch32v30x_tim.c **** 
 984              		.loc 1 253 13
 985 0036 A206     		slli	a3,a3,8
 986 0038 D58F     		or	a5,a5,a3
 255:../Peripheral/src/ch32v30x_tim.c ****     {
 987              		.loc 1 255 7
 988 003a B7360140 		li	a3,1073819648
 253:../Peripheral/src/ch32v30x_tim.c **** 
 989              		.loc 1 253 13
 990 003e C207     		slli	a5,a5,16
 255:../Peripheral/src/ch32v30x_tim.c ****     {
 991              		.loc 1 255 7
 992 0040 138806C0 		addi	a6,a3,-1024
 246:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx = TIMx->CHCTLR2;
 993              		.loc 1 246 12
 994 0044 4182     		srli	a2,a2,16
 995              	.LVL109:
 247:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx &= (uint16_t)(~((uint16_t)TIM_OC3M));
 996              		.loc 1 247 5 is_stmt 1
 248:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CC3S));
 997              		.loc 1 248 5
 249:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 998              		.loc 1 249 5
 250:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CC3P));
 999              		.loc 1 250 5
 251:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 1000              		.loc 1 251 5
 252:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 1001              		.loc 1 252 5
 253:../Peripheral/src/ch32v30x_tim.c **** 
 1002              		.loc 1 253 5
 253:../Peripheral/src/ch32v30x_tim.c **** 
 1003              		.loc 1 253 13 is_stmt 0
 1004 0046 C183     		srli	a5,a5,16
 1005              	.LVL110:
 255:../Peripheral/src/ch32v30x_tim.c ****     {
 1006              		.loc 1 255 5 is_stmt 1
 255:../Peripheral/src/ch32v30x_tim.c ****     {
 1007              		.loc 1 255 7 is_stmt 0
 1008 0048 630E0501 		beq	a0,a6,.L46
 255:../Peripheral/src/ch32v30x_tim.c ****     {
 1009              		.loc 1 255 23 discriminator 1
 1010 004c 93860640 		addi	a3,a3,1024
 1011 0050 630AD500 		beq	a0,a3,.L46
 255:../Peripheral/src/ch32v30x_tim.c ****     {
 1012              		.loc 1 255 41 discriminator 2
 1013 0054 B7560140 		li	a3,1073827840
 1014 0058 138806C0 		addi	a6,a3,-1024
 1015 005c 63040501 		beq	a0,a6,.L46
 255:../Peripheral/src/ch32v30x_tim.c ****     {
 1016              		.loc 1 255 59 discriminator 3
 1017 0060 631FD502 		bne	a0,a3,.L47
 1018              	.L46:
 257:../Peripheral/src/ch32v30x_tim.c ****         tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 1019              		.loc 1 257 9 is_stmt 1
 257:../Peripheral/src/ch32v30x_tim.c ****         tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 1020              		.loc 1 257 17 is_stmt 0
 1021 0064 FD76     		li	a3,-4096
 1022 0066 9386F67F 		addi	a3,a3,2047
 1023 006a F58F     		and	a5,a5,a3
 1024              	.LVL111:
 258:../Peripheral/src/ch32v30x_tim.c ****         tmpccer &= (uint16_t)(~((uint16_t)TIM_CC3NE));
 1025              		.loc 1 258 9 is_stmt 1
 258:../Peripheral/src/ch32v30x_tim.c ****         tmpccer &= (uint16_t)(~((uint16_t)TIM_CC3NE));
 1026              		.loc 1 258 20 is_stmt 0
 1027 006c B625     		lhu	a3,10(a1)
 263:../Peripheral/src/ch32v30x_tim.c ****         tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 1028              		.loc 1 263 19
 1029 006e 03D8C500 		lhu	a6,12(a1)
 258:../Peripheral/src/ch32v30x_tim.c ****         tmpccer &= (uint16_t)(~((uint16_t)TIM_CC3NE));
 1030              		.loc 1 258 20
 1031 0072 A206     		slli	a3,a3,8
 258:../Peripheral/src/ch32v30x_tim.c ****         tmpccer &= (uint16_t)(~((uint16_t)TIM_CC3NE));
 1032              		.loc 1 258 17
 1033 0074 D58F     		or	a5,a5,a3
 1034              	.LVL112:
 260:../Peripheral/src/ch32v30x_tim.c ****         tmpcr2 &= (uint16_t)(~((uint16_t)TIM_OIS3));
 1035              		.loc 1 260 20
 1036 0076 D621     		lhu	a3,4(a1)
 258:../Peripheral/src/ch32v30x_tim.c ****         tmpccer &= (uint16_t)(~((uint16_t)TIM_CC3NE));
 1037              		.loc 1 258 17
 1038 0078 C207     		slli	a5,a5,16
 1039 007a C183     		srli	a5,a5,16
 1040              	.LVL113:
 259:../Peripheral/src/ch32v30x_tim.c ****         tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 1041              		.loc 1 259 9 is_stmt 1
 260:../Peripheral/src/ch32v30x_tim.c ****         tmpcr2 &= (uint16_t)(~((uint16_t)TIM_OIS3));
 1042              		.loc 1 260 20 is_stmt 0
 1043 007c A206     		slli	a3,a3,8
 259:../Peripheral/src/ch32v30x_tim.c ****         tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 1044              		.loc 1 259 17
 1045 007e 93F7F7BF 		andi	a5,a5,-1025
 1046              	.LVL114:
 260:../Peripheral/src/ch32v30x_tim.c ****         tmpcr2 &= (uint16_t)(~((uint16_t)TIM_OIS3));
 1047              		.loc 1 260 9 is_stmt 1
 260:../Peripheral/src/ch32v30x_tim.c ****         tmpcr2 &= (uint16_t)(~((uint16_t)TIM_OIS3));
 1048              		.loc 1 260 17 is_stmt 0
 1049 0082 D58F     		or	a5,a5,a3
 1050              	.LVL115:
 262:../Peripheral/src/ch32v30x_tim.c ****         tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 1051              		.loc 1 262 16
 1052 0084 F576     		li	a3,-12288
 1053 0086 FD16     		addi	a3,a3,-1
 1054 0088 F18E     		and	a3,a2,a3
 264:../Peripheral/src/ch32v30x_tim.c ****     }
 1055              		.loc 1 264 19
 1056 008a F225     		lhu	a2,14(a1)
 1057              	.LVL116:
 260:../Peripheral/src/ch32v30x_tim.c ****         tmpcr2 &= (uint16_t)(~((uint16_t)TIM_OIS3));
 1058              		.loc 1 260 17
 1059 008c C207     		slli	a5,a5,16
 1060 008e C183     		srli	a5,a5,16
 1061              	.LVL117:
 261:../Peripheral/src/ch32v30x_tim.c ****         tmpcr2 &= (uint16_t)(~((uint16_t)TIM_OIS3N));
 1062              		.loc 1 261 9 is_stmt 1
 262:../Peripheral/src/ch32v30x_tim.c ****         tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 1063              		.loc 1 262 9
 263:../Peripheral/src/ch32v30x_tim.c ****         tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 1064              		.loc 1 263 9
 264:../Peripheral/src/ch32v30x_tim.c ****     }
 1065              		.loc 1 264 9
 264:../Peripheral/src/ch32v30x_tim.c ****     }
 1066              		.loc 1 264 19 is_stmt 0
 1067 0090 33660601 		or	a2,a2,a6
 264:../Peripheral/src/ch32v30x_tim.c ****     }
 1068              		.loc 1 264 16
 1069 0094 1206     		slli	a2,a2,4
 1070 0096 D18E     		or	a3,a3,a2
 1071              	.LVL118:
 1072 0098 13960601 		slli	a2,a3,16
 1073 009c 4182     		srli	a2,a2,16
 1074              	.LVL119:
 1075              	.L47:
 267:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 = tmpccmrx;
 1076              		.loc 1 267 5 is_stmt 1
 267:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 = tmpccmrx;
 1077              		.loc 1 267 17 is_stmt 0
 1078 009e 52A1     		sh	a2,4(a0)
 268:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CH3CVR = TIM_OCInitStruct->TIM_Pulse;
 1079              		.loc 1 268 5 is_stmt 1
 268:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CH3CVR = TIM_OCInitStruct->TIM_Pulse;
 1080              		.loc 1 268 19 is_stmt 0
 1081 00a0 5AAD     		sh	a4,28(a0)
 269:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
 1082              		.loc 1 269 5 is_stmt 1
 269:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
 1083              		.loc 1 269 36 is_stmt 0
 1084 00a2 FA21     		lhu	a4,6(a1)
 1085              	.LVL120:
 269:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
 1086              		.loc 1 269 18
 1087 00a4 5ABD     		sh	a4,60(a0)
 1088              	.LVL121:
 270:../Peripheral/src/ch32v30x_tim.c **** }
 1089              		.loc 1 270 5 is_stmt 1
 270:../Peripheral/src/ch32v30x_tim.c **** }
 1090              		.loc 1 270 16 is_stmt 0
 1091 00a6 1EB1     		sh	a5,32(a0)
 271:../Peripheral/src/ch32v30x_tim.c **** 
 1092              		.loc 1 271 1
 1093 00a8 8280     		ret
 1094              		.cfi_endproc
 1095              	.LFE33:
 1097              		.section	.text.TIM_OC4Init,"ax",@progbits
 1098              		.align	1
 1099              		.globl	TIM_OC4Init
 1101              	TIM_OC4Init:
 1102              	.LFB34:
 285:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1103              		.loc 1 285 1 is_stmt 1
 1104              		.cfi_startproc
 1105              	.LVL122:
 286:../Peripheral/src/ch32v30x_tim.c **** 
 1106              		.loc 1 286 5
 288:../Peripheral/src/ch32v30x_tim.c ****     tmpccer = TIMx->CCER;
 1107              		.loc 1 288 5
 288:../Peripheral/src/ch32v30x_tim.c ****     tmpccer = TIMx->CCER;
 1108              		.loc 1 288 9 is_stmt 0
 1109 0000 1E31     		lhu	a5,32(a0)
 288:../Peripheral/src/ch32v30x_tim.c ****     tmpccer = TIMx->CCER;
 1110              		.loc 1 288 16
 1111 0002 7D77     		li	a4,-4096
 1112 0004 7D17     		addi	a4,a4,-1
 1113 0006 F98F     		and	a5,a5,a4
 1114 0008 1EB1     		sh	a5,32(a0)
 289:../Peripheral/src/ch32v30x_tim.c ****     tmpcr2 = TIMx->CTLR2;
 1115              		.loc 1 289 5 is_stmt 1
 289:../Peripheral/src/ch32v30x_tim.c ****     tmpcr2 = TIMx->CTLR2;
 1116              		.loc 1 289 13 is_stmt 0
 1117 000a 1E31     		lhu	a5,32(a0)
 1118              	.LVL123:
 290:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx = TIMx->CHCTLR2;
 1119              		.loc 1 290 5 is_stmt 1
 290:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx = TIMx->CHCTLR2;
 1120              		.loc 1 290 12 is_stmt 0
 1121 000c 5221     		lhu	a2,4(a0)
 291:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx &= (uint16_t)(~((uint16_t)TIM_OC4M));
 1122              		.loc 1 291 14
 1123 000e 5A2D     		lhu	a4,28(a0)
 293:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 1124              		.loc 1 293 14
 1125 0010 E576     		li	a3,-28672
 1126 0012 9386F6CF 		addi	a3,a3,-769
 1127 0016 758F     		and	a4,a4,a3
 294:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CC4P));
 1128              		.loc 1 294 17
 1129 0018 9621     		lhu	a3,0(a1)
 296:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 1130              		.loc 1 296 16
 1131 001a 03D88500 		lhu	a6,8(a1)
 290:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx = TIMx->CHCTLR2;
 1132              		.loc 1 290 12
 1133 001e 4206     		slli	a2,a2,16
 294:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CC4P));
 1134              		.loc 1 294 17
 1135 0020 A206     		slli	a3,a3,8
 294:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CC4P));
 1136              		.loc 1 294 14
 1137 0022 558F     		or	a4,a4,a3
 295:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 1138              		.loc 1 295 13
 1139 0024 F976     		li	a3,-8192
 1140 0026 FD16     		addi	a3,a3,-1
 1141 0028 F58F     		and	a5,a5,a3
 1142              	.LVL124:
 297:../Peripheral/src/ch32v30x_tim.c **** 
 1143              		.loc 1 297 16
 1144 002a B621     		lhu	a3,2(a1)
 294:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CC4P));
 1145              		.loc 1 294 14
 1146 002c 4207     		slli	a4,a4,16
 290:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx = TIMx->CHCTLR2;
 1147              		.loc 1 290 12
 1148 002e 4182     		srli	a2,a2,16
 1149              	.LVL125:
 291:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx &= (uint16_t)(~((uint16_t)TIM_OC4M));
 1150              		.loc 1 291 5 is_stmt 1
 292:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CC4S));
 1151              		.loc 1 292 5
 293:../Peripheral/src/ch32v30x_tim.c ****     tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 1152              		.loc 1 293 5
 294:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CC4P));
 1153              		.loc 1 294 5
 297:../Peripheral/src/ch32v30x_tim.c **** 
 1154              		.loc 1 297 16 is_stmt 0
 1155 0030 B3E60601 		or	a3,a3,a6
 297:../Peripheral/src/ch32v30x_tim.c **** 
 1156              		.loc 1 297 13
 1157 0034 B206     		slli	a3,a3,12
 1158 0036 D58F     		or	a5,a5,a3
 299:../Peripheral/src/ch32v30x_tim.c ****     {
 1159              		.loc 1 299 7
 1160 0038 B7360140 		li	a3,1073819648
 297:../Peripheral/src/ch32v30x_tim.c **** 
 1161              		.loc 1 297 13
 1162 003c C207     		slli	a5,a5,16
 299:../Peripheral/src/ch32v30x_tim.c ****     {
 1163              		.loc 1 299 7
 1164 003e 138806C0 		addi	a6,a3,-1024
 294:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CC4P));
 1165              		.loc 1 294 14
 1166 0042 4183     		srli	a4,a4,16
 1167              	.LVL126:
 295:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 1168              		.loc 1 295 5 is_stmt 1
 296:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 1169              		.loc 1 296 5
 297:../Peripheral/src/ch32v30x_tim.c **** 
 1170              		.loc 1 297 5
 297:../Peripheral/src/ch32v30x_tim.c **** 
 1171              		.loc 1 297 13 is_stmt 0
 1172 0044 C183     		srli	a5,a5,16
 1173              	.LVL127:
 299:../Peripheral/src/ch32v30x_tim.c ****     {
 1174              		.loc 1 299 5 is_stmt 1
 299:../Peripheral/src/ch32v30x_tim.c ****     {
 1175              		.loc 1 299 7 is_stmt 0
 1176 0046 630E0501 		beq	a0,a6,.L49
 299:../Peripheral/src/ch32v30x_tim.c ****     {
 1177              		.loc 1 299 23 discriminator 1
 1178 004a 93860640 		addi	a3,a3,1024
 1179 004e 630AD500 		beq	a0,a3,.L49
 299:../Peripheral/src/ch32v30x_tim.c ****     {
 1180              		.loc 1 299 41 discriminator 2
 1181 0052 B7560140 		li	a3,1073827840
 1182 0056 138806C0 		addi	a6,a3,-1024
 1183 005a 63040501 		beq	a0,a6,.L49
 299:../Peripheral/src/ch32v30x_tim.c ****     {
 1184              		.loc 1 299 59 discriminator 3
 1185 005e 631BD500 		bne	a0,a3,.L50
 1186              	.L49:
 301:../Peripheral/src/ch32v30x_tim.c ****         tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 1187              		.loc 1 301 9 is_stmt 1
 301:../Peripheral/src/ch32v30x_tim.c ****         tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 1188              		.loc 1 301 16 is_stmt 0
 1189 0062 F176     		li	a3,-16384
 1190 0064 FD16     		addi	a3,a3,-1
 1191 0066 F18E     		and	a3,a2,a3
 1192              	.LVL128:
 302:../Peripheral/src/ch32v30x_tim.c ****     }
 1193              		.loc 1 302 9 is_stmt 1
 302:../Peripheral/src/ch32v30x_tim.c ****     }
 1194              		.loc 1 302 19 is_stmt 0
 1195 0068 D225     		lhu	a2,12(a1)
 1196 006a 1A06     		slli	a2,a2,6
 302:../Peripheral/src/ch32v30x_tim.c ****     }
 1197              		.loc 1 302 16
 1198 006c D18E     		or	a3,a3,a2
 1199              	.LVL129:
 1200 006e 13960601 		slli	a2,a3,16
 1201 0072 4182     		srli	a2,a2,16
 1202              	.LVL130:
 1203              	.L50:
 305:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 = tmpccmrx;
 1204              		.loc 1 305 5 is_stmt 1
 305:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 = tmpccmrx;
 1205              		.loc 1 305 17 is_stmt 0
 1206 0074 52A1     		sh	a2,4(a0)
 306:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CH4CVR = TIM_OCInitStruct->TIM_Pulse;
 1207              		.loc 1 306 5 is_stmt 1
 306:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CH4CVR = TIM_OCInitStruct->TIM_Pulse;
 1208              		.loc 1 306 19 is_stmt 0
 1209 0076 5AAD     		sh	a4,28(a0)
 307:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
 1210              		.loc 1 307 5 is_stmt 1
 307:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
 1211              		.loc 1 307 36 is_stmt 0
 1212 0078 FA21     		lhu	a4,6(a1)
 1213              	.LVL131:
 307:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
 1214              		.loc 1 307 18
 1215 007a 2310E504 		sh	a4,64(a0)
 1216              	.LVL132:
 308:../Peripheral/src/ch32v30x_tim.c **** }
 1217              		.loc 1 308 5 is_stmt 1
 308:../Peripheral/src/ch32v30x_tim.c **** }
 1218              		.loc 1 308 16 is_stmt 0
 1219 007e 1EB1     		sh	a5,32(a0)
 309:../Peripheral/src/ch32v30x_tim.c **** 
 1220              		.loc 1 309 1
 1221 0080 8280     		ret
 1222              		.cfi_endproc
 1223              	.LFE34:
 1225              		.section	.text.TIM_BDTRConfig,"ax",@progbits
 1226              		.align	1
 1227              		.globl	TIM_BDTRConfig
 1229              	TIM_BDTRConfig:
 1230              	.LFB37:
 418:../Peripheral/src/ch32v30x_tim.c ****     TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 1231              		.loc 1 418 1 is_stmt 1
 1232              		.cfi_startproc
 1233              	.LVL133:
 419:../Peripheral/src/ch32v30x_tim.c ****                  TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 1234              		.loc 1 419 5
 419:../Peripheral/src/ch32v30x_tim.c ****                  TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 1235              		.loc 1 419 16 is_stmt 0
 1236 0000 BA21     		lhu	a4,2(a1)
 1237 0002 9E21     		lhu	a5,0(a1)
 1238 0004 D98F     		or	a5,a5,a4
 1239 0006 DA21     		lhu	a4,4(a1)
 1240 0008 D98F     		or	a5,a5,a4
 1241 000a FA21     		lhu	a4,6(a1)
 1242 000c D98F     		or	a5,a5,a4
 1243 000e 9A25     		lhu	a4,8(a1)
 1244 0010 D98F     		or	a5,a5,a4
 1245 0012 BA25     		lhu	a4,10(a1)
 1246 0014 D98F     		or	a5,a5,a4
 1247 0016 DA25     		lhu	a4,12(a1)
 1248 0018 D98F     		or	a5,a5,a4
 1249 001a 2312F504 		sh	a5,68(a0)
 423:../Peripheral/src/ch32v30x_tim.c **** 
 1250              		.loc 1 423 1
 1251 001e 8280     		ret
 1252              		.cfi_endproc
 1253              	.LFE37:
 1255              		.section	.text.TIM_TimeBaseStructInit,"ax",@progbits
 1256              		.align	1
 1257              		.globl	TIM_TimeBaseStructInit
 1259              	TIM_TimeBaseStructInit:
 1260              	.LFB38:
 435:../Peripheral/src/ch32v30x_tim.c ****     TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 1261              		.loc 1 435 1 is_stmt 1
 1262              		.cfi_startproc
 1263              	.LVL134:
 436:../Peripheral/src/ch32v30x_tim.c ****     TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 1264              		.loc 1 436 5
 436:../Peripheral/src/ch32v30x_tim.c ****     TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 1265              		.loc 1 436 40 is_stmt 0
 1266 0000 FD57     		li	a5,-1
 1267 0002 5EA1     		sh	a5,4(a0)
 437:../Peripheral/src/ch32v30x_tim.c ****     TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 1268              		.loc 1 437 5 is_stmt 1
 437:../Peripheral/src/ch32v30x_tim.c ****     TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 1269              		.loc 1 437 43 is_stmt 0
 1270 0004 23100500 		sh	zero,0(a0)
 438:../Peripheral/src/ch32v30x_tim.c ****     TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 1271              		.loc 1 438 5 is_stmt 1
 438:../Peripheral/src/ch32v30x_tim.c ****     TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 1272              		.loc 1 438 47 is_stmt 0
 1273 0008 23130500 		sh	zero,6(a0)
 439:../Peripheral/src/ch32v30x_tim.c ****     TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 1274              		.loc 1 439 5 is_stmt 1
 439:../Peripheral/src/ch32v30x_tim.c ****     TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 1275              		.loc 1 439 45 is_stmt 0
 1276 000c 23110500 		sh	zero,2(a0)
 440:../Peripheral/src/ch32v30x_tim.c **** }
 1277              		.loc 1 440 5 is_stmt 1
 440:../Peripheral/src/ch32v30x_tim.c **** }
 1278              		.loc 1 440 51 is_stmt 0
 1279 0010 23040500 		sb	zero,8(a0)
 441:../Peripheral/src/ch32v30x_tim.c **** 
 1280              		.loc 1 441 1
 1281 0014 8280     		ret
 1282              		.cfi_endproc
 1283              	.LFE38:
 1285              		.section	.text.TIM_OCStructInit,"ax",@progbits
 1286              		.align	1
 1287              		.globl	TIM_OCStructInit
 1289              	TIM_OCStructInit:
 1290              	.LFB39:
 453:../Peripheral/src/ch32v30x_tim.c ****     TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 1291              		.loc 1 453 1 is_stmt 1
 1292              		.cfi_startproc
 1293              	.LVL135:
 454:../Peripheral/src/ch32v30x_tim.c ****     TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 1294              		.loc 1 454 5
 454:../Peripheral/src/ch32v30x_tim.c ****     TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 1295              		.loc 1 454 34 is_stmt 0
 1296 0000 23100500 		sh	zero,0(a0)
 455:../Peripheral/src/ch32v30x_tim.c ****     TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 1297              		.loc 1 455 5 is_stmt 1
 455:../Peripheral/src/ch32v30x_tim.c ****     TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 1298              		.loc 1 455 39 is_stmt 0
 1299 0004 23110500 		sh	zero,2(a0)
 456:../Peripheral/src/ch32v30x_tim.c ****     TIM_OCInitStruct->TIM_Pulse = 0x0000;
 1300              		.loc 1 456 5 is_stmt 1
 456:../Peripheral/src/ch32v30x_tim.c ****     TIM_OCInitStruct->TIM_Pulse = 0x0000;
 1301              		.loc 1 456 40 is_stmt 0
 1302 0008 23120500 		sh	zero,4(a0)
 457:../Peripheral/src/ch32v30x_tim.c ****     TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 1303              		.loc 1 457 5 is_stmt 1
 457:../Peripheral/src/ch32v30x_tim.c ****     TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 1304              		.loc 1 457 33 is_stmt 0
 1305 000c 23130500 		sh	zero,6(a0)
 458:../Peripheral/src/ch32v30x_tim.c ****     TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 1306              		.loc 1 458 5 is_stmt 1
 458:../Peripheral/src/ch32v30x_tim.c ****     TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 1307              		.loc 1 458 38 is_stmt 0
 1308 0010 23140500 		sh	zero,8(a0)
 459:../Peripheral/src/ch32v30x_tim.c ****     TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 1309              		.loc 1 459 5 is_stmt 1
 459:../Peripheral/src/ch32v30x_tim.c ****     TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 1310              		.loc 1 459 39 is_stmt 0
 1311 0014 23150500 		sh	zero,10(a0)
 460:../Peripheral/src/ch32v30x_tim.c ****     TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 1312              		.loc 1 460 5 is_stmt 1
 460:../Peripheral/src/ch32v30x_tim.c ****     TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 1313              		.loc 1 460 39 is_stmt 0
 1314 0018 23160500 		sh	zero,12(a0)
 461:../Peripheral/src/ch32v30x_tim.c **** }
 1315              		.loc 1 461 5 is_stmt 1
 461:../Peripheral/src/ch32v30x_tim.c **** }
 1316              		.loc 1 461 40 is_stmt 0
 1317 001c 23170500 		sh	zero,14(a0)
 462:../Peripheral/src/ch32v30x_tim.c **** 
 1318              		.loc 1 462 1
 1319 0020 8280     		ret
 1320              		.cfi_endproc
 1321              	.LFE39:
 1323              		.section	.text.TIM_ICStructInit,"ax",@progbits
 1324              		.align	1
 1325              		.globl	TIM_ICStructInit
 1327              	TIM_ICStructInit:
 1328              	.LFB40:
 474:../Peripheral/src/ch32v30x_tim.c ****     TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 1329              		.loc 1 474 1 is_stmt 1
 1330              		.cfi_startproc
 1331              	.LVL136:
 475:../Peripheral/src/ch32v30x_tim.c ****     TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 1332              		.loc 1 475 5
 477:../Peripheral/src/ch32v30x_tim.c ****     TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 1333              		.loc 1 477 39 is_stmt 0
 1334 0000 8547     		li	a5,1
 475:../Peripheral/src/ch32v30x_tim.c ****     TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 1335              		.loc 1 475 35
 1336 0002 23100500 		sh	zero,0(a0)
 476:../Peripheral/src/ch32v30x_tim.c ****     TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 1337              		.loc 1 476 5 is_stmt 1
 476:../Peripheral/src/ch32v30x_tim.c ****     TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 1338              		.loc 1 476 38 is_stmt 0
 1339 0006 23110500 		sh	zero,2(a0)
 477:../Peripheral/src/ch32v30x_tim.c ****     TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 1340              		.loc 1 477 5 is_stmt 1
 477:../Peripheral/src/ch32v30x_tim.c ****     TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 1341              		.loc 1 477 39 is_stmt 0
 1342 000a 5EA1     		sh	a5,4(a0)
 478:../Peripheral/src/ch32v30x_tim.c ****     TIM_ICInitStruct->TIM_ICFilter = 0x00;
 1343              		.loc 1 478 5 is_stmt 1
 478:../Peripheral/src/ch32v30x_tim.c ****     TIM_ICInitStruct->TIM_ICFilter = 0x00;
 1344              		.loc 1 478 39 is_stmt 0
 1345 000c 23130500 		sh	zero,6(a0)
 479:../Peripheral/src/ch32v30x_tim.c **** }
 1346              		.loc 1 479 5 is_stmt 1
 479:../Peripheral/src/ch32v30x_tim.c **** }
 1347              		.loc 1 479 36 is_stmt 0
 1348 0010 23140500 		sh	zero,8(a0)
 480:../Peripheral/src/ch32v30x_tim.c **** 
 1349              		.loc 1 480 1
 1350 0014 8280     		ret
 1351              		.cfi_endproc
 1352              	.LFE40:
 1354              		.section	.text.TIM_BDTRStructInit,"ax",@progbits
 1355              		.align	1
 1356              		.globl	TIM_BDTRStructInit
 1358              	TIM_BDTRStructInit:
 1359              	.LFB41:
 492:../Peripheral/src/ch32v30x_tim.c ****     TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 1360              		.loc 1 492 1 is_stmt 1
 1361              		.cfi_startproc
 1362              	.LVL137:
 493:../Peripheral/src/ch32v30x_tim.c ****     TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 1363              		.loc 1 493 5
 493:../Peripheral/src/ch32v30x_tim.c ****     TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 1364              		.loc 1 493 39 is_stmt 0
 1365 0000 23100500 		sh	zero,0(a0)
 494:../Peripheral/src/ch32v30x_tim.c ****     TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 1366              		.loc 1 494 5 is_stmt 1
 494:../Peripheral/src/ch32v30x_tim.c ****     TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 1367              		.loc 1 494 39 is_stmt 0
 1368 0004 23110500 		sh	zero,2(a0)
 495:../Peripheral/src/ch32v30x_tim.c ****     TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 1369              		.loc 1 495 5 is_stmt 1
 495:../Peripheral/src/ch32v30x_tim.c ****     TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 1370              		.loc 1 495 39 is_stmt 0
 1371 0008 23120500 		sh	zero,4(a0)
 496:../Peripheral/src/ch32v30x_tim.c ****     TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 1372              		.loc 1 496 5 is_stmt 1
 496:../Peripheral/src/ch32v30x_tim.c ****     TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 1373              		.loc 1 496 38 is_stmt 0
 1374 000c 23130500 		sh	zero,6(a0)
 497:../Peripheral/src/ch32v30x_tim.c ****     TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 1375              		.loc 1 497 5 is_stmt 1
 497:../Peripheral/src/ch32v30x_tim.c ****     TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 1376              		.loc 1 497 35 is_stmt 0
 1377 0010 23140500 		sh	zero,8(a0)
 498:../Peripheral/src/ch32v30x_tim.c ****     TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 1378              		.loc 1 498 5 is_stmt 1
 498:../Peripheral/src/ch32v30x_tim.c ****     TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 1379              		.loc 1 498 43 is_stmt 0
 1380 0014 23150500 		sh	zero,10(a0)
 499:../Peripheral/src/ch32v30x_tim.c **** }
 1381              		.loc 1 499 5 is_stmt 1
 499:../Peripheral/src/ch32v30x_tim.c **** }
 1382              		.loc 1 499 45 is_stmt 0
 1383 0018 23160500 		sh	zero,12(a0)
 500:../Peripheral/src/ch32v30x_tim.c **** 
 1384              		.loc 1 500 1
 1385 001c 8280     		ret
 1386              		.cfi_endproc
 1387              	.LFE41:
 1389              		.section	.text.TIM_Cmd,"ax",@progbits
 1390              		.align	1
 1391              		.globl	TIM_Cmd
 1393              	TIM_Cmd:
 1394              	.LFB42:
 513:../Peripheral/src/ch32v30x_tim.c ****     if(NewState != DISABLE)
 1395              		.loc 1 513 1 is_stmt 1
 1396              		.cfi_startproc
 1397              	.LVL138:
 514:../Peripheral/src/ch32v30x_tim.c ****     {
 1398              		.loc 1 514 5
 516:../Peripheral/src/ch32v30x_tim.c ****     }
 1399              		.loc 1 516 13 is_stmt 0
 1400 0000 1E21     		lhu	a5,0(a0)
 514:../Peripheral/src/ch32v30x_tim.c ****     {
 1401              		.loc 1 514 7
 1402 0002 89C5     		beq	a1,zero,.L57
 516:../Peripheral/src/ch32v30x_tim.c ****     }
 1403              		.loc 1 516 9 is_stmt 1
 516:../Peripheral/src/ch32v30x_tim.c ****     }
 1404              		.loc 1 516 21 is_stmt 0
 1405 0004 93E71700 		ori	a5,a5,1
 1406              	.L59:
 520:../Peripheral/src/ch32v30x_tim.c ****     }
 1407              		.loc 1 520 21
 1408 0008 1EA1     		sh	a5,0(a0)
 522:../Peripheral/src/ch32v30x_tim.c **** 
 1409              		.loc 1 522 1
 1410 000a 8280     		ret
 1411              	.L57:
 520:../Peripheral/src/ch32v30x_tim.c ****     }
 1412              		.loc 1 520 9 is_stmt 1
 520:../Peripheral/src/ch32v30x_tim.c ****     }
 1413              		.loc 1 520 13 is_stmt 0
 1414 000c C207     		slli	a5,a5,16
 1415 000e C183     		srli	a5,a5,16
 520:../Peripheral/src/ch32v30x_tim.c ****     }
 1416              		.loc 1 520 21
 1417 0010 F99B     		andi	a5,a5,-2
 1418 0012 C207     		slli	a5,a5,16
 1419 0014 C183     		srli	a5,a5,16
 1420 0016 CDBF     		j	.L59
 1421              		.cfi_endproc
 1422              	.LFE42:
 1424              		.section	.text.TIM_CtrlPWMOutputs,"ax",@progbits
 1425              		.align	1
 1426              		.globl	TIM_CtrlPWMOutputs
 1428              	TIM_CtrlPWMOutputs:
 1429              	.LFB43:
 535:../Peripheral/src/ch32v30x_tim.c ****     if(NewState != DISABLE)
 1430              		.loc 1 535 1 is_stmt 1
 1431              		.cfi_startproc
 1432              	.LVL139:
 536:../Peripheral/src/ch32v30x_tim.c ****     {
 1433              		.loc 1 536 5
 538:../Peripheral/src/ch32v30x_tim.c ****     }
 1434              		.loc 1 538 13 is_stmt 0
 1435 0000 83574504 		lhu	a5,68(a0)
 536:../Peripheral/src/ch32v30x_tim.c ****     {
 1436              		.loc 1 536 7
 1437 0004 91C5     		beq	a1,zero,.L61
 538:../Peripheral/src/ch32v30x_tim.c ****     }
 1438              		.loc 1 538 9 is_stmt 1
 538:../Peripheral/src/ch32v30x_tim.c ****     }
 1439              		.loc 1 538 20 is_stmt 0
 1440 0006 2167     		li	a4,32768
 1441 0008 D98F     		or	a5,a5,a4
 1442              	.L63:
 542:../Peripheral/src/ch32v30x_tim.c ****     }
 1443              		.loc 1 542 20
 1444 000a 2312F504 		sh	a5,68(a0)
 544:../Peripheral/src/ch32v30x_tim.c **** 
 1445              		.loc 1 544 1
 1446 000e 8280     		ret
 1447              	.L61:
 542:../Peripheral/src/ch32v30x_tim.c ****     }
 1448              		.loc 1 542 9 is_stmt 1
 542:../Peripheral/src/ch32v30x_tim.c ****     }
 1449              		.loc 1 542 20 is_stmt 0
 1450 0010 C607     		slli	a5,a5,17
 1451 0012 C583     		srli	a5,a5,17
 1452 0014 DDBF     		j	.L63
 1453              		.cfi_endproc
 1454              	.LFE43:
 1456              		.section	.text.TIM_ITConfig,"ax",@progbits
 1457              		.align	1
 1458              		.globl	TIM_ITConfig
 1460              	TIM_ITConfig:
 1461              	.LFB44:
 566:../Peripheral/src/ch32v30x_tim.c ****     if(NewState != DISABLE)
 1462              		.loc 1 566 1 is_stmt 1
 1463              		.cfi_startproc
 1464              	.LVL140:
 567:../Peripheral/src/ch32v30x_tim.c ****     {
 1465              		.loc 1 567 5
 569:../Peripheral/src/ch32v30x_tim.c ****     }
 1466              		.loc 1 569 13 is_stmt 0
 1467 0000 5E25     		lhu	a5,12(a0)
 567:../Peripheral/src/ch32v30x_tim.c ****     {
 1468              		.loc 1 567 7
 1469 0002 01C6     		beq	a2,zero,.L65
 569:../Peripheral/src/ch32v30x_tim.c ****     }
 1470              		.loc 1 569 9 is_stmt 1
 569:../Peripheral/src/ch32v30x_tim.c ****     }
 1471              		.loc 1 569 25 is_stmt 0
 1472 0004 CD8F     		or	a5,a5,a1
 1473              	.LVL141:
 1474              	.L67:
 573:../Peripheral/src/ch32v30x_tim.c ****     }
 1475              		.loc 1 573 25
 1476 0006 5EA5     		sh	a5,12(a0)
 575:../Peripheral/src/ch32v30x_tim.c **** 
 1477              		.loc 1 575 1
 1478 0008 8280     		ret
 1479              	.LVL142:
 1480              	.L65:
 573:../Peripheral/src/ch32v30x_tim.c ****     }
 1481              		.loc 1 573 9 is_stmt 1
 573:../Peripheral/src/ch32v30x_tim.c ****     }
 1482              		.loc 1 573 28 is_stmt 0
 1483 000a 93C5F5FF 		not	a1,a1
 1484              	.LVL143:
 573:../Peripheral/src/ch32v30x_tim.c ****     }
 1485              		.loc 1 573 25
 1486 000e ED8F     		and	a5,a5,a1
 1487 0010 DDBF     		j	.L67
 1488              		.cfi_endproc
 1489              	.LFE44:
 1491              		.section	.text.TIM_GenerateEvent,"ax",@progbits
 1492              		.align	1
 1493              		.globl	TIM_GenerateEvent
 1495              	TIM_GenerateEvent:
 1496              	.LFB45:
 578:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SWEVGR = TIM_EventSource;
 1497              		.loc 1 578 1 is_stmt 1
 1498              		.cfi_startproc
 1499              	.LVL144:
 579:../Peripheral/src/ch32v30x_tim.c **** }
 1500              		.loc 1 579 5
 579:../Peripheral/src/ch32v30x_tim.c **** }
 1501              		.loc 1 579 18 is_stmt 0
 1502 0000 4EA9     		sh	a1,20(a0)
 580:../Peripheral/src/ch32v30x_tim.c **** 
 1503              		.loc 1 580 1
 1504 0002 8280     		ret
 1505              		.cfi_endproc
 1506              	.LFE45:
 1508              		.section	.text.TIM_DMAConfig,"ax",@progbits
 1509              		.align	1
 1510              		.globl	TIM_DMAConfig
 1512              	TIM_DMAConfig:
 1513              	.LFB46:
 613:../Peripheral/src/ch32v30x_tim.c ****     TIMx->DMACFGR = TIM_DMABase | TIM_DMABurstLength;
 1514              		.loc 1 613 1 is_stmt 1
 1515              		.cfi_startproc
 1516              	.LVL145:
 614:../Peripheral/src/ch32v30x_tim.c **** }
 1517              		.loc 1 614 5
 614:../Peripheral/src/ch32v30x_tim.c **** }
 1518              		.loc 1 614 19 is_stmt 0
 1519 0000 D18D     		or	a1,a1,a2
 1520              	.LVL146:
 1521 0002 2314B504 		sh	a1,72(a0)
 615:../Peripheral/src/ch32v30x_tim.c **** 
 1522              		.loc 1 615 1
 1523 0006 8280     		ret
 1524              		.cfi_endproc
 1525              	.LFE46:
 1527              		.section	.text.TIM_DMACmd,"ax",@progbits
 1528              		.align	1
 1529              		.globl	TIM_DMACmd
 1531              	TIM_DMACmd:
 1532              	.LFB121:
 1533              		.cfi_startproc
 635:../Peripheral/src/ch32v30x_tim.c **** {
 1534              		.loc 1 635 6 is_stmt 1
 1535 0000 17030000 		tail	TIM_ITConfig
 1535      67000300 
 1536              		.cfi_endproc
 1537              	.LFE121:
 1539              		.section	.text.TIM_InternalClockConfig,"ax",@progbits
 1540              		.align	1
 1541              		.globl	TIM_InternalClockConfig
 1543              	TIM_InternalClockConfig:
 1544              	.LFB48:
 657:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR &= (uint16_t)(~((uint16_t)TIM_SMS));
 1545              		.loc 1 657 1
 1546              		.cfi_startproc
 1547              	.LVL147:
 658:../Peripheral/src/ch32v30x_tim.c **** }
 1548              		.loc 1 658 5
 658:../Peripheral/src/ch32v30x_tim.c **** }
 1549              		.loc 1 658 9 is_stmt 0
 1550 0000 1E25     		lhu	a5,8(a0)
 1551 0002 C207     		slli	a5,a5,16
 1552 0004 C183     		srli	a5,a5,16
 658:../Peripheral/src/ch32v30x_tim.c **** }
 1553              		.loc 1 658 18
 1554 0006 E19B     		andi	a5,a5,-8
 1555 0008 C207     		slli	a5,a5,16
 1556 000a C183     		srli	a5,a5,16
 1557 000c 1EA5     		sh	a5,8(a0)
 659:../Peripheral/src/ch32v30x_tim.c **** 
 1558              		.loc 1 659 1
 1559 000e 8280     		ret
 1560              		.cfi_endproc
 1561              	.LFE48:
 1563              		.section	.text.TIM_ITRxExternalClockConfig,"ax",@progbits
 1564              		.align	1
 1565              		.globl	TIM_ITRxExternalClockConfig
 1567              	TIM_ITRxExternalClockConfig:
 1568              	.LFB49:
 676:../Peripheral/src/ch32v30x_tim.c ****     TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
 1569              		.loc 1 676 1 is_stmt 1
 1570              		.cfi_startproc
 1571              	.LVL148:
 677:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR |= TIM_SlaveMode_External1;
 1572              		.loc 1 677 5
 1573              	.LBB6:
 1574              	.LBB7:
 871:../Peripheral/src/ch32v30x_tim.c **** 
 1575              		.loc 1 871 5
 873:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr &= (uint16_t)(~((uint16_t)TIM_TS));
 1576              		.loc 1 873 5
 873:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr &= (uint16_t)(~((uint16_t)TIM_TS));
 1577              		.loc 1 873 13 is_stmt 0
 1578 0000 1E25     		lhu	a5,8(a0)
 1579 0002 C207     		slli	a5,a5,16
 1580 0004 C183     		srli	a5,a5,16
 1581              	.LVL149:
 874:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr |= TIM_InputTriggerSource;
 1582              		.loc 1 874 5 is_stmt 1
 874:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr |= TIM_InputTriggerSource;
 1583              		.loc 1 874 13 is_stmt 0
 1584 0006 93F7F7F8 		andi	a5,a5,-113
 1585              	.LVL150:
 875:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR = tmpsmcr;
 1586              		.loc 1 875 5 is_stmt 1
 875:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR = tmpsmcr;
 1587              		.loc 1 875 13 is_stmt 0
 1588 000a DD8D     		or	a1,a1,a5
 1589              	.LVL151:
 876:../Peripheral/src/ch32v30x_tim.c **** }
 1590              		.loc 1 876 5 is_stmt 1
 876:../Peripheral/src/ch32v30x_tim.c **** }
 1591              		.loc 1 876 18 is_stmt 0
 1592 000c 0EA5     		sh	a1,8(a0)
 1593              	.LVL152:
 1594              	.LBE7:
 1595              	.LBE6:
 678:../Peripheral/src/ch32v30x_tim.c **** }
 1596              		.loc 1 678 5 is_stmt 1
 678:../Peripheral/src/ch32v30x_tim.c **** }
 1597              		.loc 1 678 9 is_stmt 0
 1598 000e 1E25     		lhu	a5,8(a0)
 678:../Peripheral/src/ch32v30x_tim.c **** }
 1599              		.loc 1 678 18
 1600 0010 93E77700 		ori	a5,a5,7
 1601 0014 1EA5     		sh	a5,8(a0)
 679:../Peripheral/src/ch32v30x_tim.c **** 
 1602              		.loc 1 679 1
 1603 0016 8280     		ret
 1604              		.cfi_endproc
 1605              	.LFE49:
 1607              		.section	.text.TIM_TIxExternalClockConfig,"ax",@progbits
 1608              		.align	1
 1609              		.globl	TIM_TIxExternalClockConfig
 1611              	TIM_TIxExternalClockConfig:
 1612              	.LFB50:
 703:../Peripheral/src/ch32v30x_tim.c ****     if(TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 1613              		.loc 1 703 1 is_stmt 1
 1614              		.cfi_startproc
 1615              	.LVL153:
 1616 0000 17030000 		call	t0,__riscv_save_2
 1616      E7020300 
 1617              		.cfi_offset 9, -12
 1618              		.cfi_offset 8, -8
 1619              		.cfi_offset 1, -4
 1620              		.cfi_def_cfa_offset 16
 704:../Peripheral/src/ch32v30x_tim.c ****     {
 1621              		.loc 1 704 5
 703:../Peripheral/src/ch32v30x_tim.c ****     if(TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 1622              		.loc 1 703 1 is_stmt 0
 1623 0008 AE84     		mv	s1,a1
 704:../Peripheral/src/ch32v30x_tim.c ****     {
 1624              		.loc 1 704 7
 1625 000a 93070006 		li	a5,96
 703:../Peripheral/src/ch32v30x_tim.c ****     if(TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 1626              		.loc 1 703 1
 1627 000e B285     		mv	a1,a2
 1628              	.LVL154:
 1629 0010 2A84     		mv	s0,a0
 706:../Peripheral/src/ch32v30x_tim.c ****     }
 1630              		.loc 1 706 9
 1631 0012 0546     		li	a2,1
 1632              	.LVL155:
 704:../Peripheral/src/ch32v30x_tim.c ****     {
 1633              		.loc 1 704 7
 1634 0014 6395F402 		bne	s1,a5,.L75
 706:../Peripheral/src/ch32v30x_tim.c ****     }
 1635              		.loc 1 706 9 is_stmt 1
 1636 0018 97000000 		call	TI2_Config
 1636      E7800000 
 1637              	.LVL156:
 1638              	.L76:
 713:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR |= TIM_SlaveMode_External1;
 1639              		.loc 1 713 5
 1640              	.LBB8:
 1641              	.LBB9:
 871:../Peripheral/src/ch32v30x_tim.c **** 
 1642              		.loc 1 871 5
 873:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr &= (uint16_t)(~((uint16_t)TIM_TS));
 1643              		.loc 1 873 5
 873:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr &= (uint16_t)(~((uint16_t)TIM_TS));
 1644              		.loc 1 873 13 is_stmt 0
 1645 0020 1E24     		lhu	a5,8(s0)
 1646 0022 C207     		slli	a5,a5,16
 1647 0024 C183     		srli	a5,a5,16
 1648              	.LVL157:
 874:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr |= TIM_InputTriggerSource;
 1649              		.loc 1 874 5 is_stmt 1
 874:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr |= TIM_InputTriggerSource;
 1650              		.loc 1 874 13 is_stmt 0
 1651 0026 93F7F7F8 		andi	a5,a5,-113
 1652              	.LVL158:
 875:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR = tmpsmcr;
 1653              		.loc 1 875 5 is_stmt 1
 875:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR = tmpsmcr;
 1654              		.loc 1 875 13 is_stmt 0
 1655 002a DD8C     		or	s1,s1,a5
 1656              	.LVL159:
 876:../Peripheral/src/ch32v30x_tim.c **** }
 1657              		.loc 1 876 5 is_stmt 1
 876:../Peripheral/src/ch32v30x_tim.c **** }
 1658              		.loc 1 876 18 is_stmt 0
 1659 002c 06A4     		sh	s1,8(s0)
 1660              	.LVL160:
 1661              	.LBE9:
 1662              	.LBE8:
 714:../Peripheral/src/ch32v30x_tim.c **** }
 1663              		.loc 1 714 5 is_stmt 1
 714:../Peripheral/src/ch32v30x_tim.c **** }
 1664              		.loc 1 714 9 is_stmt 0
 1665 002e 1E24     		lhu	a5,8(s0)
 714:../Peripheral/src/ch32v30x_tim.c **** }
 1666              		.loc 1 714 18
 1667 0030 93E77700 		ori	a5,a5,7
 1668 0034 1EA4     		sh	a5,8(s0)
 715:../Peripheral/src/ch32v30x_tim.c **** 
 1669              		.loc 1 715 1
 1670 0036 17030000 		tail	__riscv_restore_2
 1670      67000300 
 1671              		.cfi_remember_state
 1672              		.cfi_restore 9
 1673              		.cfi_restore 8
 1674              		.cfi_restore 1
 1675              		.cfi_def_cfa_offset 0
 1676              	.LVL161:
 1677              	.L75:
 1678              		.cfi_restore_state
 710:../Peripheral/src/ch32v30x_tim.c ****     }
 1679              		.loc 1 710 9 is_stmt 1
 1680 003e 97000000 		call	TI1_Config
 1680      E7800000 
 1681              	.LVL162:
 1682 0046 E9BF     		j	.L76
 1683              		.cfi_endproc
 1684              	.LFE50:
 1686              		.section	.text.TIM_ETRConfig,"ax",@progbits
 1687              		.align	1
 1688              		.globl	TIM_ETRConfig
 1690              	TIM_ETRConfig:
 1691              	.LFB53:
 797:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpsmcr = 0;
 1692              		.loc 1 797 1
 1693              		.cfi_startproc
 1694              	.LVL163:
 798:../Peripheral/src/ch32v30x_tim.c **** 
 1695              		.loc 1 798 5
 800:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr &= SMCFGR_ETR_Mask;
 1696              		.loc 1 800 5
 800:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr &= SMCFGR_ETR_Mask;
 1697              		.loc 1 800 13 is_stmt 0
 1698 0000 1E25     		lhu	a5,8(a0)
 1699              	.LVL164:
 801:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFi
 1700              		.loc 1 801 5 is_stmt 1
 802:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR = tmpsmcr;
 1701              		.loc 1 802 81 is_stmt 0
 1702 0002 A206     		slli	a3,a3,8
 1703              	.LVL165:
 802:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR = tmpsmcr;
 1704              		.loc 1 802 16
 1705 0004 4D8E     		or	a2,a2,a1
 1706              	.LVL166:
 801:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFi
 1707              		.loc 1 801 13
 1708 0006 93F7F70F 		andi	a5,a5,0xff
 1709              	.LVL167:
 802:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR = tmpsmcr;
 1710              		.loc 1 802 5 is_stmt 1
 802:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR = tmpsmcr;
 1711              		.loc 1 802 16 is_stmt 0
 1712 000a D18E     		or	a3,a3,a2
 802:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR = tmpsmcr;
 1713              		.loc 1 802 13
 1714 000c D58F     		or	a5,a5,a3
 1715              	.LVL168:
 1716 000e C207     		slli	a5,a5,16
 1717 0010 C183     		srli	a5,a5,16
 1718              	.LVL169:
 803:../Peripheral/src/ch32v30x_tim.c **** }
 1719              		.loc 1 803 5 is_stmt 1
 803:../Peripheral/src/ch32v30x_tim.c **** }
 1720              		.loc 1 803 18 is_stmt 0
 1721 0012 1EA5     		sh	a5,8(a0)
 804:../Peripheral/src/ch32v30x_tim.c **** 
 1722              		.loc 1 804 1
 1723 0014 8280     		ret
 1724              		.cfi_endproc
 1725              	.LFE53:
 1727              		.section	.text.TIM_ETRClockMode1Config,"ax",@progbits
 1728              		.align	1
 1729              		.globl	TIM_ETRClockMode1Config
 1731              	TIM_ETRClockMode1Config:
 1732              	.LFB51:
 738:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpsmcr = 0;
 1733              		.loc 1 738 1 is_stmt 1
 1734              		.cfi_startproc
 1735              	.LVL170:
 1736 0000 17030000 		call	t0,__riscv_save_1
 1736      E7020300 
 1737              		.cfi_offset 8, -8
 1738              		.cfi_offset 1, -4
 1739              		.cfi_def_cfa_offset 16
 739:../Peripheral/src/ch32v30x_tim.c **** 
 1740              		.loc 1 739 5
 1741              	.LVL171:
 741:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr = TIMx->SMCFGR;
 1742              		.loc 1 741 5
 738:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpsmcr = 0;
 1743              		.loc 1 738 1 is_stmt 0
 1744 0008 2A84     		mv	s0,a0
 741:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr = TIMx->SMCFGR;
 1745              		.loc 1 741 5
 1746 000a 97000000 		call	TIM_ETRConfig
 1746      E7800000 
 1747              	.LVL172:
 742:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMS));
 1748              		.loc 1 742 5 is_stmt 1
 742:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMS));
 1749              		.loc 1 742 13 is_stmt 0
 1750 0012 1E24     		lhu	a5,8(s0)
 1751 0014 C207     		slli	a5,a5,16
 1752 0016 C183     		srli	a5,a5,16
 1753              	.LVL173:
 743:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr |= TIM_SlaveMode_External1;
 1754              		.loc 1 743 5 is_stmt 1
 744:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr &= (uint16_t)(~((uint16_t)TIM_TS));
 1755              		.loc 1 744 5
 745:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr |= TIM_TS_ETRF;
 1756              		.loc 1 745 5
 1757 0018 93F787F8 		andi	a5,a5,-120
 1758              	.LVL174:
 746:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR = tmpsmcr;
 1759              		.loc 1 746 5
 746:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR = tmpsmcr;
 1760              		.loc 1 746 13 is_stmt 0
 1761 001c 93E77707 		ori	a5,a5,119
 1762              	.LVL175:
 747:../Peripheral/src/ch32v30x_tim.c **** }
 1763              		.loc 1 747 5 is_stmt 1
 747:../Peripheral/src/ch32v30x_tim.c **** }
 1764              		.loc 1 747 18 is_stmt 0
 1765 0020 1EA4     		sh	a5,8(s0)
 748:../Peripheral/src/ch32v30x_tim.c **** 
 1766              		.loc 1 748 1
 1767 0022 17030000 		tail	__riscv_restore_1
 1767      67000300 
 1768              		.cfi_restore 8
 1769              		.cfi_restore 1
 1770              		.cfi_def_cfa_offset 0
 1771              		.cfi_endproc
 1772              	.LFE51:
 1774              		.section	.text.TIM_ETRClockMode2Config,"ax",@progbits
 1775              		.align	1
 1776              		.globl	TIM_ETRClockMode2Config
 1778              	TIM_ETRClockMode2Config:
 1779              	.LFB52:
 771:../Peripheral/src/ch32v30x_tim.c ****     TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 1780              		.loc 1 771 1 is_stmt 1
 1781              		.cfi_startproc
 1782              	.LVL176:
 1783 0000 17030000 		call	t0,__riscv_save_1
 1783      E7020300 
 1784              		.cfi_offset 8, -8
 1785              		.cfi_offset 1, -4
 1786              		.cfi_def_cfa_offset 16
 772:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR |= TIM_ECE;
 1787              		.loc 1 772 5
 771:../Peripheral/src/ch32v30x_tim.c ****     TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 1788              		.loc 1 771 1 is_stmt 0
 1789 0008 2A84     		mv	s0,a0
 772:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR |= TIM_ECE;
 1790              		.loc 1 772 5
 1791 000a 97000000 		call	TIM_ETRConfig
 1791      E7800000 
 1792              	.LVL177:
 773:../Peripheral/src/ch32v30x_tim.c **** }
 1793              		.loc 1 773 5 is_stmt 1
 773:../Peripheral/src/ch32v30x_tim.c **** }
 1794              		.loc 1 773 9 is_stmt 0
 1795 0012 1E24     		lhu	a5,8(s0)
 773:../Peripheral/src/ch32v30x_tim.c **** }
 1796              		.loc 1 773 18
 1797 0014 1167     		li	a4,16384
 1798 0016 D98F     		or	a5,a5,a4
 1799 0018 1EA4     		sh	a5,8(s0)
 774:../Peripheral/src/ch32v30x_tim.c **** 
 1800              		.loc 1 774 1
 1801 001a 17030000 		tail	__riscv_restore_1
 1801      67000300 
 1802              		.cfi_restore 8
 1803              		.cfi_restore 1
 1804              		.cfi_def_cfa_offset 0
 1805              		.cfi_endproc
 1806              	.LFE52:
 1808              		.section	.text.TIM_PrescalerConfig,"ax",@progbits
 1809              		.align	1
 1810              		.globl	TIM_PrescalerConfig
 1812              	TIM_PrescalerConfig:
 1813              	.LFB54:
 821:../Peripheral/src/ch32v30x_tim.c ****     TIMx->PSC = Prescaler;
 1814              		.loc 1 821 1 is_stmt 1
 1815              		.cfi_startproc
 1816              	.LVL178:
 822:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SWEVGR = TIM_PSCReloadMode;
 1817              		.loc 1 822 5
 822:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SWEVGR = TIM_PSCReloadMode;
 1818              		.loc 1 822 15 is_stmt 0
 1819 0000 0EB5     		sh	a1,40(a0)
 823:../Peripheral/src/ch32v30x_tim.c **** }
 1820              		.loc 1 823 5 is_stmt 1
 823:../Peripheral/src/ch32v30x_tim.c **** }
 1821              		.loc 1 823 18 is_stmt 0
 1822 0002 52A9     		sh	a2,20(a0)
 824:../Peripheral/src/ch32v30x_tim.c **** 
 1823              		.loc 1 824 1
 1824 0004 8280     		ret
 1825              		.cfi_endproc
 1826              	.LFE54:
 1828              		.section	.text.TIM_CounterModeConfig,"ax",@progbits
 1829              		.align	1
 1830              		.globl	TIM_CounterModeConfig
 1832              	TIM_CounterModeConfig:
 1833              	.LFB55:
 842:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpcr1 = 0;
 1834              		.loc 1 842 1 is_stmt 1
 1835              		.cfi_startproc
 1836              	.LVL179:
 843:../Peripheral/src/ch32v30x_tim.c **** 
 1837              		.loc 1 843 5
 845:../Peripheral/src/ch32v30x_tim.c ****     tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_DIR | TIM_CMS)));
 1838              		.loc 1 845 5
 845:../Peripheral/src/ch32v30x_tim.c ****     tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_DIR | TIM_CMS)));
 1839              		.loc 1 845 12 is_stmt 0
 1840 0000 1E21     		lhu	a5,0(a0)
 1841 0002 C207     		slli	a5,a5,16
 1842 0004 C183     		srli	a5,a5,16
 1843              	.LVL180:
 846:../Peripheral/src/ch32v30x_tim.c ****     tmpcr1 |= TIM_CounterMode;
 1844              		.loc 1 846 5 is_stmt 1
 846:../Peripheral/src/ch32v30x_tim.c ****     tmpcr1 |= TIM_CounterMode;
 1845              		.loc 1 846 12 is_stmt 0
 1846 0006 93F7F7F8 		andi	a5,a5,-113
 1847              	.LVL181:
 847:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CTLR1 = tmpcr1;
 1848              		.loc 1 847 5 is_stmt 1
 847:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CTLR1 = tmpcr1;
 1849              		.loc 1 847 12 is_stmt 0
 1850 000a CD8F     		or	a5,a5,a1
 1851              	.LVL182:
 848:../Peripheral/src/ch32v30x_tim.c **** }
 1852              		.loc 1 848 5 is_stmt 1
 848:../Peripheral/src/ch32v30x_tim.c **** }
 1853              		.loc 1 848 17 is_stmt 0
 1854 000c 1EA1     		sh	a5,0(a0)
 849:../Peripheral/src/ch32v30x_tim.c **** 
 1855              		.loc 1 849 1
 1856 000e 8280     		ret
 1857              		.cfi_endproc
 1858              	.LFE55:
 1860              		.section	.text.TIM_SelectInputTrigger,"ax",@progbits
 1861              		.align	1
 1862              		.globl	TIM_SelectInputTrigger
 1864              	TIM_SelectInputTrigger:
 1865              	.LFB56:
 870:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpsmcr = 0;
 1866              		.loc 1 870 1 is_stmt 1
 1867              		.cfi_startproc
 1868              	.LVL183:
 871:../Peripheral/src/ch32v30x_tim.c **** 
 1869              		.loc 1 871 5
 873:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr &= (uint16_t)(~((uint16_t)TIM_TS));
 1870              		.loc 1 873 5
 873:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr &= (uint16_t)(~((uint16_t)TIM_TS));
 1871              		.loc 1 873 13 is_stmt 0
 1872 0000 1E25     		lhu	a5,8(a0)
 1873 0002 C207     		slli	a5,a5,16
 1874 0004 C183     		srli	a5,a5,16
 1875              	.LVL184:
 874:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr |= TIM_InputTriggerSource;
 1876              		.loc 1 874 5 is_stmt 1
 874:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr |= TIM_InputTriggerSource;
 1877              		.loc 1 874 13 is_stmt 0
 1878 0006 93F7F7F8 		andi	a5,a5,-113
 1879              	.LVL185:
 875:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR = tmpsmcr;
 1880              		.loc 1 875 5 is_stmt 1
 875:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR = tmpsmcr;
 1881              		.loc 1 875 13 is_stmt 0
 1882 000a CD8F     		or	a5,a5,a1
 1883              	.LVL186:
 876:../Peripheral/src/ch32v30x_tim.c **** }
 1884              		.loc 1 876 5 is_stmt 1
 876:../Peripheral/src/ch32v30x_tim.c **** }
 1885              		.loc 1 876 18 is_stmt 0
 1886 000c 1EA5     		sh	a5,8(a0)
 877:../Peripheral/src/ch32v30x_tim.c **** 
 1887              		.loc 1 877 1
 1888 000e 8280     		ret
 1889              		.cfi_endproc
 1890              	.LFE56:
 1892              		.section	.text.TIM_EncoderInterfaceConfig,"ax",@progbits
 1893              		.align	1
 1894              		.globl	TIM_EncoderInterfaceConfig
 1896              	TIM_EncoderInterfaceConfig:
 1897              	.LFB57:
 903:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpsmcr = 0;
 1898              		.loc 1 903 1 is_stmt 1
 1899              		.cfi_startproc
 1900              	.LVL187:
 904:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmr1 = 0;
 1901              		.loc 1 904 5
 905:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccer = 0;
 1902              		.loc 1 905 5
 906:../Peripheral/src/ch32v30x_tim.c **** 
 1903              		.loc 1 906 5
 908:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 = TIMx->CHCTLR1;
 1904              		.loc 1 908 5
 908:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 = TIMx->CHCTLR1;
 1905              		.loc 1 908 13 is_stmt 0
 1906 0000 03588500 		lhu	a6,8(a0)
 909:../Peripheral/src/ch32v30x_tim.c ****     tmpccer = TIMx->CCER;
 1907              		.loc 1 909 14
 1908 0004 1A2D     		lhu	a4,24(a0)
 910:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMS));
 1909              		.loc 1 910 13
 1910 0006 1E31     		lhu	a5,32(a0)
 908:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 = TIMx->CHCTLR1;
 1911              		.loc 1 908 13
 1912 0008 4208     		slli	a6,a6,16
 1913 000a 13580801 		srli	a6,a6,16
 1914              	.LVL188:
 909:../Peripheral/src/ch32v30x_tim.c ****     tmpccer = TIMx->CCER;
 1915              		.loc 1 909 5 is_stmt 1
 910:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMS));
 1916              		.loc 1 910 13 is_stmt 0
 1917 000e C207     		slli	a5,a5,16
 909:../Peripheral/src/ch32v30x_tim.c ****     tmpccer = TIMx->CCER;
 1918              		.loc 1 909 14
 1919 0010 4207     		slli	a4,a4,16
 910:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMS));
 1920              		.loc 1 910 13
 1921 0012 C183     		srli	a5,a5,16
 916:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR = tmpsmcr;
 1922              		.loc 1 916 45
 1923 0014 9206     		slli	a3,a3,4
 1924              	.LVL189:
 909:../Peripheral/src/ch32v30x_tim.c ****     tmpccer = TIMx->CCER;
 1925              		.loc 1 909 14
 1926 0016 4183     		srli	a4,a4,16
 1927              	.LVL190:
 910:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMS));
 1928              		.loc 1 910 5 is_stmt 1
 911:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr |= TIM_EncoderMode;
 1929              		.loc 1 911 5
 911:../Peripheral/src/ch32v30x_tim.c ****     tmpsmcr |= TIM_EncoderMode;
 1930              		.loc 1 911 13 is_stmt 0
 1931 0018 137888FF 		andi	a6,a6,-8
 1932              	.LVL191:
 912:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 &= (uint16_t)(((uint16_t) ~((uint16_t)TIM_CC1S)) & (uint16_t)(~((uint16_t)TIM_CC2S)));
 1933              		.loc 1 912 5 is_stmt 1
 915:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 1934              		.loc 1 915 13 is_stmt 0
 1935 001c 93F7D7FD 		andi	a5,a5,-35
 1936              	.LVL192:
 916:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR = tmpsmcr;
 1937              		.loc 1 916 16
 1938 0020 558E     		or	a2,a2,a3
 1939              	.LVL193:
 912:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 &= (uint16_t)(((uint16_t) ~((uint16_t)TIM_CC1S)) & (uint16_t)(~((uint16_t)TIM_CC2S)));
 1940              		.loc 1 912 13
 1941 0022 3368B800 		or	a6,a6,a1
 1942              	.LVL194:
 913:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 |= TIM_CC1S_0 | TIM_CC2S_0;
 1943              		.loc 1 913 5 is_stmt 1
 913:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 |= TIM_CC1S_0 | TIM_CC2S_0;
 1944              		.loc 1 913 14 is_stmt 0
 1945 0026 1377C7CF 		andi	a4,a4,-772
 1946              	.LVL195:
 914:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t)(((uint16_t) ~((uint16_t)TIM_CC1P)) & ((uint16_t) ~((uint16_t)TIM_CC2P)));
 1947              		.loc 1 914 5 is_stmt 1
 916:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR = tmpsmcr;
 1948              		.loc 1 916 13 is_stmt 0
 1949 002a D18F     		or	a5,a5,a2
 917:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 = tmpccmr1;
 1950              		.loc 1 917 18
 1951 002c 23140501 		sh	a6,8(a0)
 914:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t)(((uint16_t) ~((uint16_t)TIM_CC1P)) & ((uint16_t) ~((uint16_t)TIM_CC2P)));
 1952              		.loc 1 914 14
 1953 0030 13671710 		ori	a4,a4,257
 1954              	.LVL196:
 915:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 1955              		.loc 1 915 5 is_stmt 1
 916:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR = tmpsmcr;
 1956              		.loc 1 916 5
 916:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR = tmpsmcr;
 1957              		.loc 1 916 13 is_stmt 0
 1958 0034 C207     		slli	a5,a5,16
 1959 0036 C183     		srli	a5,a5,16
 1960              	.LVL197:
 917:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 = tmpccmr1;
 1961              		.loc 1 917 5 is_stmt 1
 918:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
 1962              		.loc 1 918 5
 918:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
 1963              		.loc 1 918 19 is_stmt 0
 1964 0038 1AAD     		sh	a4,24(a0)
 919:../Peripheral/src/ch32v30x_tim.c **** }
 1965              		.loc 1 919 5 is_stmt 1
 919:../Peripheral/src/ch32v30x_tim.c **** }
 1966              		.loc 1 919 16 is_stmt 0
 1967 003a 1EB1     		sh	a5,32(a0)
 920:../Peripheral/src/ch32v30x_tim.c **** 
 1968              		.loc 1 920 1
 1969 003c 8280     		ret
 1970              		.cfi_endproc
 1971              	.LFE57:
 1973              		.section	.text.TIM_ForcedOC1Config,"ax",@progbits
 1974              		.align	1
 1975              		.globl	TIM_ForcedOC1Config
 1977              	TIM_ForcedOC1Config:
 1978              	.LFB58:
 936:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmr1 = 0;
 1979              		.loc 1 936 1 is_stmt 1
 1980              		.cfi_startproc
 1981              	.LVL198:
 937:../Peripheral/src/ch32v30x_tim.c **** 
 1982              		.loc 1 937 5
 939:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 &= (uint16_t) ~((uint16_t)TIM_OC1M);
 1983              		.loc 1 939 5
 939:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 &= (uint16_t) ~((uint16_t)TIM_OC1M);
 1984              		.loc 1 939 14 is_stmt 0
 1985 0000 1E2D     		lhu	a5,24(a0)
 1986 0002 C207     		slli	a5,a5,16
 1987 0004 C183     		srli	a5,a5,16
 1988              	.LVL199:
 940:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 |= TIM_ForcedAction;
 1989              		.loc 1 940 5 is_stmt 1
 940:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 |= TIM_ForcedAction;
 1990              		.loc 1 940 14 is_stmt 0
 1991 0006 93F7F7F8 		andi	a5,a5,-113
 1992              	.LVL200:
 941:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 = tmpccmr1;
 1993              		.loc 1 941 5 is_stmt 1
 941:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 = tmpccmr1;
 1994              		.loc 1 941 14 is_stmt 0
 1995 000a CD8F     		or	a5,a5,a1
 1996              	.LVL201:
 942:../Peripheral/src/ch32v30x_tim.c **** }
 1997              		.loc 1 942 5 is_stmt 1
 942:../Peripheral/src/ch32v30x_tim.c **** }
 1998              		.loc 1 942 19 is_stmt 0
 1999 000c 1EAD     		sh	a5,24(a0)
 943:../Peripheral/src/ch32v30x_tim.c **** 
 2000              		.loc 1 943 1
 2001 000e 8280     		ret
 2002              		.cfi_endproc
 2003              	.LFE58:
 2005              		.section	.text.TIM_ForcedOC2Config,"ax",@progbits
 2006              		.align	1
 2007              		.globl	TIM_ForcedOC2Config
 2009              	TIM_ForcedOC2Config:
 2010              	.LFB59:
 959:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmr1 = 0;
 2011              		.loc 1 959 1 is_stmt 1
 2012              		.cfi_startproc
 2013              	.LVL202:
 960:../Peripheral/src/ch32v30x_tim.c **** 
 2014              		.loc 1 960 5
 962:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 &= (uint16_t) ~((uint16_t)TIM_OC2M);
 2015              		.loc 1 962 5
 962:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 &= (uint16_t) ~((uint16_t)TIM_OC2M);
 2016              		.loc 1 962 14 is_stmt 0
 2017 0000 1E2D     		lhu	a5,24(a0)
 2018              	.LVL203:
 963:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
 2019              		.loc 1 963 5 is_stmt 1
 963:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
 2020              		.loc 1 963 14 is_stmt 0
 2021 0002 6577     		li	a4,-28672
 2022 0004 7D17     		addi	a4,a4,-1
 2023 0006 F98F     		and	a5,a5,a4
 2024              	.LVL204:
 964:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 = tmpccmr1;
 2025              		.loc 1 964 5 is_stmt 1
 964:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 = tmpccmr1;
 2026              		.loc 1 964 17 is_stmt 0
 2027 0008 A205     		slli	a1,a1,8
 2028              	.LVL205:
 964:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 = tmpccmr1;
 2029              		.loc 1 964 14
 2030 000a CD8F     		or	a5,a5,a1
 2031              	.LVL206:
 2032 000c C207     		slli	a5,a5,16
 2033 000e C183     		srli	a5,a5,16
 2034              	.LVL207:
 965:../Peripheral/src/ch32v30x_tim.c **** }
 2035              		.loc 1 965 5 is_stmt 1
 965:../Peripheral/src/ch32v30x_tim.c **** }
 2036              		.loc 1 965 19 is_stmt 0
 2037 0010 1EAD     		sh	a5,24(a0)
 966:../Peripheral/src/ch32v30x_tim.c **** 
 2038              		.loc 1 966 1
 2039 0012 8280     		ret
 2040              		.cfi_endproc
 2041              	.LFE59:
 2043              		.section	.text.TIM_ForcedOC3Config,"ax",@progbits
 2044              		.align	1
 2045              		.globl	TIM_ForcedOC3Config
 2047              	TIM_ForcedOC3Config:
 2048              	.LFB60:
 982:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmr2 = 0;
 2049              		.loc 1 982 1 is_stmt 1
 2050              		.cfi_startproc
 2051              	.LVL208:
 983:../Peripheral/src/ch32v30x_tim.c **** 
 2052              		.loc 1 983 5
 985:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 &= (uint16_t) ~((uint16_t)TIM_OC3M);
 2053              		.loc 1 985 5
 985:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 &= (uint16_t) ~((uint16_t)TIM_OC3M);
 2054              		.loc 1 985 14 is_stmt 0
 2055 0000 5E2D     		lhu	a5,28(a0)
 2056 0002 C207     		slli	a5,a5,16
 2057 0004 C183     		srli	a5,a5,16
 2058              	.LVL209:
 986:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 |= TIM_ForcedAction;
 2059              		.loc 1 986 5 is_stmt 1
 986:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 |= TIM_ForcedAction;
 2060              		.loc 1 986 14 is_stmt 0
 2061 0006 93F7F7F8 		andi	a5,a5,-113
 2062              	.LVL210:
 987:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 = tmpccmr2;
 2063              		.loc 1 987 5 is_stmt 1
 987:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 = tmpccmr2;
 2064              		.loc 1 987 14 is_stmt 0
 2065 000a CD8F     		or	a5,a5,a1
 2066              	.LVL211:
 988:../Peripheral/src/ch32v30x_tim.c **** }
 2067              		.loc 1 988 5 is_stmt 1
 988:../Peripheral/src/ch32v30x_tim.c **** }
 2068              		.loc 1 988 19 is_stmt 0
 2069 000c 5EAD     		sh	a5,28(a0)
 989:../Peripheral/src/ch32v30x_tim.c **** 
 2070              		.loc 1 989 1
 2071 000e 8280     		ret
 2072              		.cfi_endproc
 2073              	.LFE60:
 2075              		.section	.text.TIM_ForcedOC4Config,"ax",@progbits
 2076              		.align	1
 2077              		.globl	TIM_ForcedOC4Config
 2079              	TIM_ForcedOC4Config:
 2080              	.LFB61:
1005:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmr2 = 0;
 2081              		.loc 1 1005 1 is_stmt 1
 2082              		.cfi_startproc
 2083              	.LVL212:
1006:../Peripheral/src/ch32v30x_tim.c **** 
 2084              		.loc 1 1006 5
1008:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 &= (uint16_t) ~((uint16_t)TIM_OC4M);
 2085              		.loc 1 1008 5
1008:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 &= (uint16_t) ~((uint16_t)TIM_OC4M);
 2086              		.loc 1 1008 14 is_stmt 0
 2087 0000 5E2D     		lhu	a5,28(a0)
 2088              	.LVL213:
1009:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
 2089              		.loc 1 1009 5 is_stmt 1
1009:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
 2090              		.loc 1 1009 14 is_stmt 0
 2091 0002 6577     		li	a4,-28672
 2092 0004 7D17     		addi	a4,a4,-1
 2093 0006 F98F     		and	a5,a5,a4
 2094              	.LVL214:
1010:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 = tmpccmr2;
 2095              		.loc 1 1010 5 is_stmt 1
1010:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 = tmpccmr2;
 2096              		.loc 1 1010 17 is_stmt 0
 2097 0008 A205     		slli	a1,a1,8
 2098              	.LVL215:
1010:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 = tmpccmr2;
 2099              		.loc 1 1010 14
 2100 000a CD8F     		or	a5,a5,a1
 2101              	.LVL216:
 2102 000c C207     		slli	a5,a5,16
 2103 000e C183     		srli	a5,a5,16
 2104              	.LVL217:
1011:../Peripheral/src/ch32v30x_tim.c **** }
 2105              		.loc 1 1011 5 is_stmt 1
1011:../Peripheral/src/ch32v30x_tim.c **** }
 2106              		.loc 1 1011 19 is_stmt 0
 2107 0010 5EAD     		sh	a5,28(a0)
1012:../Peripheral/src/ch32v30x_tim.c **** 
 2108              		.loc 1 1012 1
 2109 0012 8280     		ret
 2110              		.cfi_endproc
 2111              	.LFE61:
 2113              		.section	.text.TIM_ARRPreloadConfig,"ax",@progbits
 2114              		.align	1
 2115              		.globl	TIM_ARRPreloadConfig
 2117              	TIM_ARRPreloadConfig:
 2118              	.LFB62:
1025:../Peripheral/src/ch32v30x_tim.c ****     if(NewState != DISABLE)
 2119              		.loc 1 1025 1 is_stmt 1
 2120              		.cfi_startproc
 2121              	.LVL218:
1026:../Peripheral/src/ch32v30x_tim.c ****     {
 2122              		.loc 1 1026 5
1028:../Peripheral/src/ch32v30x_tim.c ****     }
 2123              		.loc 1 1028 13 is_stmt 0
 2124 0000 1E21     		lhu	a5,0(a0)
1026:../Peripheral/src/ch32v30x_tim.c ****     {
 2125              		.loc 1 1026 7
 2126 0002 89C5     		beq	a1,zero,.L92
1028:../Peripheral/src/ch32v30x_tim.c ****     }
 2127              		.loc 1 1028 9 is_stmt 1
1028:../Peripheral/src/ch32v30x_tim.c ****     }
 2128              		.loc 1 1028 21 is_stmt 0
 2129 0004 93E70708 		ori	a5,a5,128
 2130              	.L94:
1032:../Peripheral/src/ch32v30x_tim.c ****     }
 2131              		.loc 1 1032 21
 2132 0008 1EA1     		sh	a5,0(a0)
1034:../Peripheral/src/ch32v30x_tim.c **** 
 2133              		.loc 1 1034 1
 2134 000a 8280     		ret
 2135              	.L92:
1032:../Peripheral/src/ch32v30x_tim.c ****     }
 2136              		.loc 1 1032 9 is_stmt 1
1032:../Peripheral/src/ch32v30x_tim.c ****     }
 2137              		.loc 1 1032 13 is_stmt 0
 2138 000c C207     		slli	a5,a5,16
 2139 000e C183     		srli	a5,a5,16
1032:../Peripheral/src/ch32v30x_tim.c ****     }
 2140              		.loc 1 1032 21
 2141 0010 93F7F7F7 		andi	a5,a5,-129
 2142 0014 C207     		slli	a5,a5,16
 2143 0016 C183     		srli	a5,a5,16
 2144 0018 C5BF     		j	.L94
 2145              		.cfi_endproc
 2146              	.LFE62:
 2148              		.section	.text.TIM_SelectCOM,"ax",@progbits
 2149              		.align	1
 2150              		.globl	TIM_SelectCOM
 2152              	TIM_SelectCOM:
 2153              	.LFB63:
1047:../Peripheral/src/ch32v30x_tim.c ****     if(NewState != DISABLE)
 2154              		.loc 1 1047 1 is_stmt 1
 2155              		.cfi_startproc
 2156              	.LVL219:
1048:../Peripheral/src/ch32v30x_tim.c ****     {
 2157              		.loc 1 1048 5
1050:../Peripheral/src/ch32v30x_tim.c ****     }
 2158              		.loc 1 1050 13 is_stmt 0
 2159 0000 5E21     		lhu	a5,4(a0)
1048:../Peripheral/src/ch32v30x_tim.c ****     {
 2160              		.loc 1 1048 7
 2161 0002 89C5     		beq	a1,zero,.L96
1050:../Peripheral/src/ch32v30x_tim.c ****     }
 2162              		.loc 1 1050 9 is_stmt 1
1050:../Peripheral/src/ch32v30x_tim.c ****     }
 2163              		.loc 1 1050 21 is_stmt 0
 2164 0004 93E74700 		ori	a5,a5,4
 2165              	.L98:
1054:../Peripheral/src/ch32v30x_tim.c ****     }
 2166              		.loc 1 1054 21
 2167 0008 5EA1     		sh	a5,4(a0)
1056:../Peripheral/src/ch32v30x_tim.c **** 
 2168              		.loc 1 1056 1
 2169 000a 8280     		ret
 2170              	.L96:
1054:../Peripheral/src/ch32v30x_tim.c ****     }
 2171              		.loc 1 1054 9 is_stmt 1
1054:../Peripheral/src/ch32v30x_tim.c ****     }
 2172              		.loc 1 1054 13 is_stmt 0
 2173 000c C207     		slli	a5,a5,16
 2174 000e C183     		srli	a5,a5,16
1054:../Peripheral/src/ch32v30x_tim.c ****     }
 2175              		.loc 1 1054 21
 2176 0010 ED9B     		andi	a5,a5,-5
 2177 0012 C207     		slli	a5,a5,16
 2178 0014 C183     		srli	a5,a5,16
 2179 0016 CDBF     		j	.L98
 2180              		.cfi_endproc
 2181              	.LFE63:
 2183              		.section	.text.TIM_SelectCCDMA,"ax",@progbits
 2184              		.align	1
 2185              		.globl	TIM_SelectCCDMA
 2187              	TIM_SelectCCDMA:
 2188              	.LFB64:
1069:../Peripheral/src/ch32v30x_tim.c ****     if(NewState != DISABLE)
 2189              		.loc 1 1069 1 is_stmt 1
 2190              		.cfi_startproc
 2191              	.LVL220:
1070:../Peripheral/src/ch32v30x_tim.c ****     {
 2192              		.loc 1 1070 5
1072:../Peripheral/src/ch32v30x_tim.c ****     }
 2193              		.loc 1 1072 13 is_stmt 0
 2194 0000 5E21     		lhu	a5,4(a0)
1070:../Peripheral/src/ch32v30x_tim.c ****     {
 2195              		.loc 1 1070 7
 2196 0002 89C5     		beq	a1,zero,.L100
1072:../Peripheral/src/ch32v30x_tim.c ****     }
 2197              		.loc 1 1072 9 is_stmt 1
1072:../Peripheral/src/ch32v30x_tim.c ****     }
 2198              		.loc 1 1072 21 is_stmt 0
 2199 0004 93E78700 		ori	a5,a5,8
 2200              	.L102:
1076:../Peripheral/src/ch32v30x_tim.c ****     }
 2201              		.loc 1 1076 21
 2202 0008 5EA1     		sh	a5,4(a0)
1078:../Peripheral/src/ch32v30x_tim.c **** 
 2203              		.loc 1 1078 1
 2204 000a 8280     		ret
 2205              	.L100:
1076:../Peripheral/src/ch32v30x_tim.c ****     }
 2206              		.loc 1 1076 9 is_stmt 1
1076:../Peripheral/src/ch32v30x_tim.c ****     }
 2207              		.loc 1 1076 13 is_stmt 0
 2208 000c C207     		slli	a5,a5,16
 2209 000e C183     		srli	a5,a5,16
1076:../Peripheral/src/ch32v30x_tim.c ****     }
 2210              		.loc 1 1076 21
 2211 0010 DD9B     		andi	a5,a5,-9
 2212 0012 C207     		slli	a5,a5,16
 2213 0014 C183     		srli	a5,a5,16
 2214 0016 CDBF     		j	.L102
 2215              		.cfi_endproc
 2216              	.LFE64:
 2218              		.section	.text.TIM_CCPreloadControl,"ax",@progbits
 2219              		.align	1
 2220              		.globl	TIM_CCPreloadControl
 2222              	TIM_CCPreloadControl:
 2223              	.LFB65:
1091:../Peripheral/src/ch32v30x_tim.c ****     if(NewState != DISABLE)
 2224              		.loc 1 1091 1 is_stmt 1
 2225              		.cfi_startproc
 2226              	.LVL221:
1092:../Peripheral/src/ch32v30x_tim.c ****     {
 2227              		.loc 1 1092 5
1094:../Peripheral/src/ch32v30x_tim.c ****     }
 2228              		.loc 1 1094 13 is_stmt 0
 2229 0000 5E21     		lhu	a5,4(a0)
1092:../Peripheral/src/ch32v30x_tim.c ****     {
 2230              		.loc 1 1092 7
 2231 0002 89C5     		beq	a1,zero,.L104
1094:../Peripheral/src/ch32v30x_tim.c ****     }
 2232              		.loc 1 1094 9 is_stmt 1
1094:../Peripheral/src/ch32v30x_tim.c ****     }
 2233              		.loc 1 1094 21 is_stmt 0
 2234 0004 93E71700 		ori	a5,a5,1
 2235              	.L106:
1098:../Peripheral/src/ch32v30x_tim.c ****     }
 2236              		.loc 1 1098 21
 2237 0008 5EA1     		sh	a5,4(a0)
1100:../Peripheral/src/ch32v30x_tim.c **** 
 2238              		.loc 1 1100 1
 2239 000a 8280     		ret
 2240              	.L104:
1098:../Peripheral/src/ch32v30x_tim.c ****     }
 2241              		.loc 1 1098 9 is_stmt 1
1098:../Peripheral/src/ch32v30x_tim.c ****     }
 2242              		.loc 1 1098 13 is_stmt 0
 2243 000c C207     		slli	a5,a5,16
 2244 000e C183     		srli	a5,a5,16
1098:../Peripheral/src/ch32v30x_tim.c ****     }
 2245              		.loc 1 1098 21
 2246 0010 F99B     		andi	a5,a5,-2
 2247 0012 C207     		slli	a5,a5,16
 2248 0014 C183     		srli	a5,a5,16
 2249 0016 CDBF     		j	.L106
 2250              		.cfi_endproc
 2251              	.LFE65:
 2253              		.section	.text.TIM_OC1PreloadConfig,"ax",@progbits
 2254              		.align	1
 2255              		.globl	TIM_OC1PreloadConfig
 2257              	TIM_OC1PreloadConfig:
 2258              	.LFB66:
1115:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmr1 = 0;
 2259              		.loc 1 1115 1 is_stmt 1
 2260              		.cfi_startproc
 2261              	.LVL222:
1116:../Peripheral/src/ch32v30x_tim.c **** 
 2262              		.loc 1 1116 5
1118:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 &= (uint16_t) ~((uint16_t)TIM_OC1PE);
 2263              		.loc 1 1118 5
1118:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 &= (uint16_t) ~((uint16_t)TIM_OC1PE);
 2264              		.loc 1 1118 14 is_stmt 0
 2265 0000 1E2D     		lhu	a5,24(a0)
 2266 0002 C207     		slli	a5,a5,16
 2267 0004 C183     		srli	a5,a5,16
 2268              	.LVL223:
1119:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 |= TIM_OCPreload;
 2269              		.loc 1 1119 5 is_stmt 1
1119:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 |= TIM_OCPreload;
 2270              		.loc 1 1119 14 is_stmt 0
 2271 0006 DD9B     		andi	a5,a5,-9
 2272              	.LVL224:
1120:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 = tmpccmr1;
 2273              		.loc 1 1120 5 is_stmt 1
1120:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 = tmpccmr1;
 2274              		.loc 1 1120 14 is_stmt 0
 2275 0008 CD8F     		or	a5,a5,a1
 2276              	.LVL225:
1121:../Peripheral/src/ch32v30x_tim.c **** }
 2277              		.loc 1 1121 5 is_stmt 1
1121:../Peripheral/src/ch32v30x_tim.c **** }
 2278              		.loc 1 1121 19 is_stmt 0
 2279 000a 1EAD     		sh	a5,24(a0)
1122:../Peripheral/src/ch32v30x_tim.c **** 
 2280              		.loc 1 1122 1
 2281 000c 8280     		ret
 2282              		.cfi_endproc
 2283              	.LFE66:
 2285              		.section	.text.TIM_OC2PreloadConfig,"ax",@progbits
 2286              		.align	1
 2287              		.globl	TIM_OC2PreloadConfig
 2289              	TIM_OC2PreloadConfig:
 2290              	.LFB67:
1137:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmr1 = 0;
 2291              		.loc 1 1137 1 is_stmt 1
 2292              		.cfi_startproc
 2293              	.LVL226:
1138:../Peripheral/src/ch32v30x_tim.c **** 
 2294              		.loc 1 1138 5
1140:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 &= (uint16_t) ~((uint16_t)TIM_OC2PE);
 2295              		.loc 1 1140 5
1140:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 &= (uint16_t) ~((uint16_t)TIM_OC2PE);
 2296              		.loc 1 1140 14 is_stmt 0
 2297 0000 1E2D     		lhu	a5,24(a0)
 2298              	.LVL227:
1141:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 2299              		.loc 1 1141 5 is_stmt 1
1141:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 2300              		.loc 1 1141 14 is_stmt 0
 2301 0002 7D77     		li	a4,-4096
 2302 0004 1307F77F 		addi	a4,a4,2047
 2303 0008 F98F     		and	a5,a5,a4
 2304              	.LVL228:
1142:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 = tmpccmr1;
 2305              		.loc 1 1142 5 is_stmt 1
1142:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 = tmpccmr1;
 2306              		.loc 1 1142 17 is_stmt 0
 2307 000a A205     		slli	a1,a1,8
 2308              	.LVL229:
1142:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 = tmpccmr1;
 2309              		.loc 1 1142 14
 2310 000c CD8F     		or	a5,a5,a1
 2311              	.LVL230:
 2312 000e C207     		slli	a5,a5,16
 2313 0010 C183     		srli	a5,a5,16
 2314              	.LVL231:
1143:../Peripheral/src/ch32v30x_tim.c **** }
 2315              		.loc 1 1143 5 is_stmt 1
1143:../Peripheral/src/ch32v30x_tim.c **** }
 2316              		.loc 1 1143 19 is_stmt 0
 2317 0012 1EAD     		sh	a5,24(a0)
1144:../Peripheral/src/ch32v30x_tim.c **** 
 2318              		.loc 1 1144 1
 2319 0014 8280     		ret
 2320              		.cfi_endproc
 2321              	.LFE67:
 2323              		.section	.text.TIM_OC3PreloadConfig,"ax",@progbits
 2324              		.align	1
 2325              		.globl	TIM_OC3PreloadConfig
 2327              	TIM_OC3PreloadConfig:
 2328              	.LFB68:
1159:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmr2 = 0;
 2329              		.loc 1 1159 1 is_stmt 1
 2330              		.cfi_startproc
 2331              	.LVL232:
1160:../Peripheral/src/ch32v30x_tim.c **** 
 2332              		.loc 1 1160 5
1162:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 &= (uint16_t) ~((uint16_t)TIM_OC3PE);
 2333              		.loc 1 1162 5
1162:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 &= (uint16_t) ~((uint16_t)TIM_OC3PE);
 2334              		.loc 1 1162 14 is_stmt 0
 2335 0000 5E2D     		lhu	a5,28(a0)
 2336 0002 C207     		slli	a5,a5,16
 2337 0004 C183     		srli	a5,a5,16
 2338              	.LVL233:
1163:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 |= TIM_OCPreload;
 2339              		.loc 1 1163 5 is_stmt 1
1163:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 |= TIM_OCPreload;
 2340              		.loc 1 1163 14 is_stmt 0
 2341 0006 DD9B     		andi	a5,a5,-9
 2342              	.LVL234:
1164:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 = tmpccmr2;
 2343              		.loc 1 1164 5 is_stmt 1
1164:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 = tmpccmr2;
 2344              		.loc 1 1164 14 is_stmt 0
 2345 0008 CD8F     		or	a5,a5,a1
 2346              	.LVL235:
1165:../Peripheral/src/ch32v30x_tim.c **** }
 2347              		.loc 1 1165 5 is_stmt 1
1165:../Peripheral/src/ch32v30x_tim.c **** }
 2348              		.loc 1 1165 19 is_stmt 0
 2349 000a 5EAD     		sh	a5,28(a0)
1166:../Peripheral/src/ch32v30x_tim.c **** 
 2350              		.loc 1 1166 1
 2351 000c 8280     		ret
 2352              		.cfi_endproc
 2353              	.LFE68:
 2355              		.section	.text.TIM_OC4PreloadConfig,"ax",@progbits
 2356              		.align	1
 2357              		.globl	TIM_OC4PreloadConfig
 2359              	TIM_OC4PreloadConfig:
 2360              	.LFB69:
1181:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmr2 = 0;
 2361              		.loc 1 1181 1 is_stmt 1
 2362              		.cfi_startproc
 2363              	.LVL236:
1182:../Peripheral/src/ch32v30x_tim.c **** 
 2364              		.loc 1 1182 5
1184:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 &= (uint16_t) ~((uint16_t)TIM_OC4PE);
 2365              		.loc 1 1184 5
1184:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 &= (uint16_t) ~((uint16_t)TIM_OC4PE);
 2366              		.loc 1 1184 14 is_stmt 0
 2367 0000 5E2D     		lhu	a5,28(a0)
 2368              	.LVL237:
1185:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 2369              		.loc 1 1185 5 is_stmt 1
1185:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 2370              		.loc 1 1185 14 is_stmt 0
 2371 0002 7D77     		li	a4,-4096
 2372 0004 1307F77F 		addi	a4,a4,2047
 2373 0008 F98F     		and	a5,a5,a4
 2374              	.LVL238:
1186:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 = tmpccmr2;
 2375              		.loc 1 1186 5 is_stmt 1
1186:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 = tmpccmr2;
 2376              		.loc 1 1186 17 is_stmt 0
 2377 000a A205     		slli	a1,a1,8
 2378              	.LVL239:
1186:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 = tmpccmr2;
 2379              		.loc 1 1186 14
 2380 000c CD8F     		or	a5,a5,a1
 2381              	.LVL240:
 2382 000e C207     		slli	a5,a5,16
 2383 0010 C183     		srli	a5,a5,16
 2384              	.LVL241:
1187:../Peripheral/src/ch32v30x_tim.c **** }
 2385              		.loc 1 1187 5 is_stmt 1
1187:../Peripheral/src/ch32v30x_tim.c **** }
 2386              		.loc 1 1187 19 is_stmt 0
 2387 0012 5EAD     		sh	a5,28(a0)
1188:../Peripheral/src/ch32v30x_tim.c **** 
 2388              		.loc 1 1188 1
 2389 0014 8280     		ret
 2390              		.cfi_endproc
 2391              	.LFE69:
 2393              		.section	.text.TIM_OC1FastConfig,"ax",@progbits
 2394              		.align	1
 2395              		.globl	TIM_OC1FastConfig
 2397              	TIM_OC1FastConfig:
 2398              	.LFB70:
1203:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmr1 = 0;
 2399              		.loc 1 1203 1 is_stmt 1
 2400              		.cfi_startproc
 2401              	.LVL242:
1204:../Peripheral/src/ch32v30x_tim.c **** 
 2402              		.loc 1 1204 5
1206:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 &= (uint16_t) ~((uint16_t)TIM_OC1FE);
 2403              		.loc 1 1206 5
1206:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 &= (uint16_t) ~((uint16_t)TIM_OC1FE);
 2404              		.loc 1 1206 14 is_stmt 0
 2405 0000 1E2D     		lhu	a5,24(a0)
 2406 0002 C207     		slli	a5,a5,16
 2407 0004 C183     		srli	a5,a5,16
 2408              	.LVL243:
1207:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 |= TIM_OCFast;
 2409              		.loc 1 1207 5 is_stmt 1
1207:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 |= TIM_OCFast;
 2410              		.loc 1 1207 14 is_stmt 0
 2411 0006 ED9B     		andi	a5,a5,-5
 2412              	.LVL244:
1208:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 = tmpccmr1;
 2413              		.loc 1 1208 5 is_stmt 1
1208:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 = tmpccmr1;
 2414              		.loc 1 1208 14 is_stmt 0
 2415 0008 CD8F     		or	a5,a5,a1
 2416              	.LVL245:
1209:../Peripheral/src/ch32v30x_tim.c **** }
 2417              		.loc 1 1209 5 is_stmt 1
1209:../Peripheral/src/ch32v30x_tim.c **** }
 2418              		.loc 1 1209 19 is_stmt 0
 2419 000a 1EAD     		sh	a5,24(a0)
1210:../Peripheral/src/ch32v30x_tim.c **** 
 2420              		.loc 1 1210 1
 2421 000c 8280     		ret
 2422              		.cfi_endproc
 2423              	.LFE70:
 2425              		.section	.text.TIM_OC2FastConfig,"ax",@progbits
 2426              		.align	1
 2427              		.globl	TIM_OC2FastConfig
 2429              	TIM_OC2FastConfig:
 2430              	.LFB71:
1225:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmr1 = 0;
 2431              		.loc 1 1225 1 is_stmt 1
 2432              		.cfi_startproc
 2433              	.LVL246:
1226:../Peripheral/src/ch32v30x_tim.c **** 
 2434              		.loc 1 1226 5
1228:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 &= (uint16_t) ~((uint16_t)TIM_OC2FE);
 2435              		.loc 1 1228 5
1228:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 &= (uint16_t) ~((uint16_t)TIM_OC2FE);
 2436              		.loc 1 1228 14 is_stmt 0
 2437 0000 1E2D     		lhu	a5,24(a0)
1230:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 = tmpccmr1;
 2438              		.loc 1 1230 17
 2439 0002 A205     		slli	a1,a1,8
 2440              	.LVL247:
1228:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 &= (uint16_t) ~((uint16_t)TIM_OC2FE);
 2441              		.loc 1 1228 14
 2442 0004 C207     		slli	a5,a5,16
 2443 0006 C183     		srli	a5,a5,16
 2444              	.LVL248:
1229:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
 2445              		.loc 1 1229 5 is_stmt 1
1229:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
 2446              		.loc 1 1229 14 is_stmt 0
 2447 0008 93F7F7BF 		andi	a5,a5,-1025
 2448              	.LVL249:
1230:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 = tmpccmr1;
 2449              		.loc 1 1230 5 is_stmt 1
1230:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 = tmpccmr1;
 2450              		.loc 1 1230 14 is_stmt 0
 2451 000c CD8F     		or	a5,a5,a1
 2452              	.LVL250:
 2453 000e C207     		slli	a5,a5,16
 2454 0010 C183     		srli	a5,a5,16
 2455              	.LVL251:
1231:../Peripheral/src/ch32v30x_tim.c **** }
 2456              		.loc 1 1231 5 is_stmt 1
1231:../Peripheral/src/ch32v30x_tim.c **** }
 2457              		.loc 1 1231 19 is_stmt 0
 2458 0012 1EAD     		sh	a5,24(a0)
1232:../Peripheral/src/ch32v30x_tim.c **** 
 2459              		.loc 1 1232 1
 2460 0014 8280     		ret
 2461              		.cfi_endproc
 2462              	.LFE71:
 2464              		.section	.text.TIM_OC3FastConfig,"ax",@progbits
 2465              		.align	1
 2466              		.globl	TIM_OC3FastConfig
 2468              	TIM_OC3FastConfig:
 2469              	.LFB72:
1247:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmr2 = 0;
 2470              		.loc 1 1247 1 is_stmt 1
 2471              		.cfi_startproc
 2472              	.LVL252:
1248:../Peripheral/src/ch32v30x_tim.c **** 
 2473              		.loc 1 1248 5
1250:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 &= (uint16_t) ~((uint16_t)TIM_OC3FE);
 2474              		.loc 1 1250 5
1250:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 &= (uint16_t) ~((uint16_t)TIM_OC3FE);
 2475              		.loc 1 1250 14 is_stmt 0
 2476 0000 5E2D     		lhu	a5,28(a0)
 2477 0002 C207     		slli	a5,a5,16
 2478 0004 C183     		srli	a5,a5,16
 2479              	.LVL253:
1251:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 |= TIM_OCFast;
 2480              		.loc 1 1251 5 is_stmt 1
1251:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 |= TIM_OCFast;
 2481              		.loc 1 1251 14 is_stmt 0
 2482 0006 ED9B     		andi	a5,a5,-5
 2483              	.LVL254:
1252:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 = tmpccmr2;
 2484              		.loc 1 1252 5 is_stmt 1
1252:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 = tmpccmr2;
 2485              		.loc 1 1252 14 is_stmt 0
 2486 0008 CD8F     		or	a5,a5,a1
 2487              	.LVL255:
1253:../Peripheral/src/ch32v30x_tim.c **** }
 2488              		.loc 1 1253 5 is_stmt 1
1253:../Peripheral/src/ch32v30x_tim.c **** }
 2489              		.loc 1 1253 19 is_stmt 0
 2490 000a 5EAD     		sh	a5,28(a0)
1254:../Peripheral/src/ch32v30x_tim.c **** 
 2491              		.loc 1 1254 1
 2492 000c 8280     		ret
 2493              		.cfi_endproc
 2494              	.LFE72:
 2496              		.section	.text.TIM_OC4FastConfig,"ax",@progbits
 2497              		.align	1
 2498              		.globl	TIM_OC4FastConfig
 2500              	TIM_OC4FastConfig:
 2501              	.LFB73:
1269:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmr2 = 0;
 2502              		.loc 1 1269 1 is_stmt 1
 2503              		.cfi_startproc
 2504              	.LVL256:
1270:../Peripheral/src/ch32v30x_tim.c **** 
 2505              		.loc 1 1270 5
1272:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 &= (uint16_t) ~((uint16_t)TIM_OC4FE);
 2506              		.loc 1 1272 5
1272:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 &= (uint16_t) ~((uint16_t)TIM_OC4FE);
 2507              		.loc 1 1272 14 is_stmt 0
 2508 0000 5E2D     		lhu	a5,28(a0)
1274:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 = tmpccmr2;
 2509              		.loc 1 1274 17
 2510 0002 A205     		slli	a1,a1,8
 2511              	.LVL257:
1272:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 &= (uint16_t) ~((uint16_t)TIM_OC4FE);
 2512              		.loc 1 1272 14
 2513 0004 C207     		slli	a5,a5,16
 2514 0006 C183     		srli	a5,a5,16
 2515              	.LVL258:
1273:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
 2516              		.loc 1 1273 5 is_stmt 1
1273:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
 2517              		.loc 1 1273 14 is_stmt 0
 2518 0008 93F7F7BF 		andi	a5,a5,-1025
 2519              	.LVL259:
1274:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 = tmpccmr2;
 2520              		.loc 1 1274 5 is_stmt 1
1274:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 = tmpccmr2;
 2521              		.loc 1 1274 14 is_stmt 0
 2522 000c CD8F     		or	a5,a5,a1
 2523              	.LVL260:
 2524 000e C207     		slli	a5,a5,16
 2525 0010 C183     		srli	a5,a5,16
 2526              	.LVL261:
1275:../Peripheral/src/ch32v30x_tim.c **** }
 2527              		.loc 1 1275 5 is_stmt 1
1275:../Peripheral/src/ch32v30x_tim.c **** }
 2528              		.loc 1 1275 19 is_stmt 0
 2529 0012 5EAD     		sh	a5,28(a0)
1276:../Peripheral/src/ch32v30x_tim.c **** 
 2530              		.loc 1 1276 1
 2531 0014 8280     		ret
 2532              		.cfi_endproc
 2533              	.LFE73:
 2535              		.section	.text.TIM_ClearOC1Ref,"ax",@progbits
 2536              		.align	1
 2537              		.globl	TIM_ClearOC1Ref
 2539              	TIM_ClearOC1Ref:
 2540              	.LFB74:
1291:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmr1 = 0;
 2541              		.loc 1 1291 1 is_stmt 1
 2542              		.cfi_startproc
 2543              	.LVL262:
1292:../Peripheral/src/ch32v30x_tim.c **** 
 2544              		.loc 1 1292 5
1294:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 &= (uint16_t) ~((uint16_t)TIM_OC1CE);
 2545              		.loc 1 1294 5
1294:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 &= (uint16_t) ~((uint16_t)TIM_OC1CE);
 2546              		.loc 1 1294 14 is_stmt 0
 2547 0000 1E2D     		lhu	a5,24(a0)
 2548 0002 C207     		slli	a5,a5,16
 2549 0004 C183     		srli	a5,a5,16
 2550              	.LVL263:
1295:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 |= TIM_OCClear;
 2551              		.loc 1 1295 5 is_stmt 1
1295:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 |= TIM_OCClear;
 2552              		.loc 1 1295 14 is_stmt 0
 2553 0006 93F7F7F7 		andi	a5,a5,-129
 2554              	.LVL264:
1296:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 = tmpccmr1;
 2555              		.loc 1 1296 5 is_stmt 1
1296:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 = tmpccmr1;
 2556              		.loc 1 1296 14 is_stmt 0
 2557 000a CD8F     		or	a5,a5,a1
 2558              	.LVL265:
1297:../Peripheral/src/ch32v30x_tim.c **** }
 2559              		.loc 1 1297 5 is_stmt 1
1297:../Peripheral/src/ch32v30x_tim.c **** }
 2560              		.loc 1 1297 19 is_stmt 0
 2561 000c 1EAD     		sh	a5,24(a0)
1298:../Peripheral/src/ch32v30x_tim.c **** 
 2562              		.loc 1 1298 1
 2563 000e 8280     		ret
 2564              		.cfi_endproc
 2565              	.LFE74:
 2567              		.section	.text.TIM_ClearOC2Ref,"ax",@progbits
 2568              		.align	1
 2569              		.globl	TIM_ClearOC2Ref
 2571              	TIM_ClearOC2Ref:
 2572              	.LFB75:
1313:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmr1 = 0;
 2573              		.loc 1 1313 1 is_stmt 1
 2574              		.cfi_startproc
 2575              	.LVL266:
1314:../Peripheral/src/ch32v30x_tim.c **** 
 2576              		.loc 1 1314 5
1316:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 &= (uint16_t) ~((uint16_t)TIM_OC2CE);
 2577              		.loc 1 1316 5
1316:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 &= (uint16_t) ~((uint16_t)TIM_OC2CE);
 2578              		.loc 1 1316 14 is_stmt 0
 2579 0000 1E2D     		lhu	a5,24(a0)
 2580              	.LVL267:
1317:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
 2581              		.loc 1 1317 5 is_stmt 1
1318:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 = tmpccmr1;
 2582              		.loc 1 1318 17 is_stmt 0
 2583 0002 A205     		slli	a1,a1,8
 2584              	.LVL268:
1317:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
 2585              		.loc 1 1317 14
 2586 0004 C607     		slli	a5,a5,17
 2587              	.LVL269:
 2588 0006 C583     		srli	a5,a5,17
 2589              	.LVL270:
1318:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 = tmpccmr1;
 2590              		.loc 1 1318 5 is_stmt 1
1318:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 = tmpccmr1;
 2591              		.loc 1 1318 14 is_stmt 0
 2592 0008 CD8F     		or	a5,a5,a1
 2593              	.LVL271:
 2594 000a C207     		slli	a5,a5,16
 2595 000c C183     		srli	a5,a5,16
 2596              	.LVL272:
1319:../Peripheral/src/ch32v30x_tim.c **** }
 2597              		.loc 1 1319 5 is_stmt 1
1319:../Peripheral/src/ch32v30x_tim.c **** }
 2598              		.loc 1 1319 19 is_stmt 0
 2599 000e 1EAD     		sh	a5,24(a0)
1320:../Peripheral/src/ch32v30x_tim.c **** 
 2600              		.loc 1 1320 1
 2601 0010 8280     		ret
 2602              		.cfi_endproc
 2603              	.LFE75:
 2605              		.section	.text.TIM_ClearOC3Ref,"ax",@progbits
 2606              		.align	1
 2607              		.globl	TIM_ClearOC3Ref
 2609              	TIM_ClearOC3Ref:
 2610              	.LFB76:
1335:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmr2 = 0;
 2611              		.loc 1 1335 1 is_stmt 1
 2612              		.cfi_startproc
 2613              	.LVL273:
1336:../Peripheral/src/ch32v30x_tim.c **** 
 2614              		.loc 1 1336 5
1338:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 &= (uint16_t) ~((uint16_t)TIM_OC3CE);
 2615              		.loc 1 1338 5
1338:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 &= (uint16_t) ~((uint16_t)TIM_OC3CE);
 2616              		.loc 1 1338 14 is_stmt 0
 2617 0000 5E2D     		lhu	a5,28(a0)
 2618 0002 C207     		slli	a5,a5,16
 2619 0004 C183     		srli	a5,a5,16
 2620              	.LVL274:
1339:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 |= TIM_OCClear;
 2621              		.loc 1 1339 5 is_stmt 1
1339:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 |= TIM_OCClear;
 2622              		.loc 1 1339 14 is_stmt 0
 2623 0006 93F7F7F7 		andi	a5,a5,-129
 2624              	.LVL275:
1340:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 = tmpccmr2;
 2625              		.loc 1 1340 5 is_stmt 1
1340:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 = tmpccmr2;
 2626              		.loc 1 1340 14 is_stmt 0
 2627 000a CD8F     		or	a5,a5,a1
 2628              	.LVL276:
1341:../Peripheral/src/ch32v30x_tim.c **** }
 2629              		.loc 1 1341 5 is_stmt 1
1341:../Peripheral/src/ch32v30x_tim.c **** }
 2630              		.loc 1 1341 19 is_stmt 0
 2631 000c 5EAD     		sh	a5,28(a0)
1342:../Peripheral/src/ch32v30x_tim.c **** 
 2632              		.loc 1 1342 1
 2633 000e 8280     		ret
 2634              		.cfi_endproc
 2635              	.LFE76:
 2637              		.section	.text.TIM_ClearOC4Ref,"ax",@progbits
 2638              		.align	1
 2639              		.globl	TIM_ClearOC4Ref
 2641              	TIM_ClearOC4Ref:
 2642              	.LFB77:
1357:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmr2 = 0;
 2643              		.loc 1 1357 1 is_stmt 1
 2644              		.cfi_startproc
 2645              	.LVL277:
1358:../Peripheral/src/ch32v30x_tim.c **** 
 2646              		.loc 1 1358 5
1360:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 &= (uint16_t) ~((uint16_t)TIM_OC4CE);
 2647              		.loc 1 1360 5
1360:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 &= (uint16_t) ~((uint16_t)TIM_OC4CE);
 2648              		.loc 1 1360 14 is_stmt 0
 2649 0000 5E2D     		lhu	a5,28(a0)
 2650              	.LVL278:
1361:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
 2651              		.loc 1 1361 5 is_stmt 1
1362:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 = tmpccmr2;
 2652              		.loc 1 1362 17 is_stmt 0
 2653 0002 A205     		slli	a1,a1,8
 2654              	.LVL279:
1361:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
 2655              		.loc 1 1361 14
 2656 0004 C607     		slli	a5,a5,17
 2657              	.LVL280:
 2658 0006 C583     		srli	a5,a5,17
 2659              	.LVL281:
1362:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 = tmpccmr2;
 2660              		.loc 1 1362 5 is_stmt 1
1362:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 = tmpccmr2;
 2661              		.loc 1 1362 14 is_stmt 0
 2662 0008 CD8F     		or	a5,a5,a1
 2663              	.LVL282:
 2664 000a C207     		slli	a5,a5,16
 2665 000c C183     		srli	a5,a5,16
 2666              	.LVL283:
1363:../Peripheral/src/ch32v30x_tim.c **** }
 2667              		.loc 1 1363 5 is_stmt 1
1363:../Peripheral/src/ch32v30x_tim.c **** }
 2668              		.loc 1 1363 19 is_stmt 0
 2669 000e 5EAD     		sh	a5,28(a0)
1364:../Peripheral/src/ch32v30x_tim.c **** 
 2670              		.loc 1 1364 1
 2671 0010 8280     		ret
 2672              		.cfi_endproc
 2673              	.LFE77:
 2675              		.section	.text.TIM_OC1PolarityConfig,"ax",@progbits
 2676              		.align	1
 2677              		.globl	TIM_OC1PolarityConfig
 2679              	TIM_OC1PolarityConfig:
 2680              	.LFB78:
1379:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccer = 0;
 2681              		.loc 1 1379 1 is_stmt 1
 2682              		.cfi_startproc
 2683              	.LVL284:
1380:../Peripheral/src/ch32v30x_tim.c **** 
 2684              		.loc 1 1380 5
1382:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t) ~((uint16_t)TIM_CC1P);
 2685              		.loc 1 1382 5
1382:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t) ~((uint16_t)TIM_CC1P);
 2686              		.loc 1 1382 13 is_stmt 0
 2687 0000 1E31     		lhu	a5,32(a0)
 2688 0002 C207     		slli	a5,a5,16
 2689 0004 C183     		srli	a5,a5,16
 2690              	.LVL285:
1383:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= TIM_OCPolarity;
 2691              		.loc 1 1383 5 is_stmt 1
1383:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= TIM_OCPolarity;
 2692              		.loc 1 1383 13 is_stmt 0
 2693 0006 F59B     		andi	a5,a5,-3
 2694              	.LVL286:
1384:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
 2695              		.loc 1 1384 5 is_stmt 1
1384:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
 2696              		.loc 1 1384 13 is_stmt 0
 2697 0008 CD8F     		or	a5,a5,a1
 2698              	.LVL287:
1385:../Peripheral/src/ch32v30x_tim.c **** }
 2699              		.loc 1 1385 5 is_stmt 1
1385:../Peripheral/src/ch32v30x_tim.c **** }
 2700              		.loc 1 1385 16 is_stmt 0
 2701 000a 1EB1     		sh	a5,32(a0)
1386:../Peripheral/src/ch32v30x_tim.c **** 
 2702              		.loc 1 1386 1
 2703 000c 8280     		ret
 2704              		.cfi_endproc
 2705              	.LFE78:
 2707              		.section	.text.TIM_OC1NPolarityConfig,"ax",@progbits
 2708              		.align	1
 2709              		.globl	TIM_OC1NPolarityConfig
 2711              	TIM_OC1NPolarityConfig:
 2712              	.LFB79:
1401:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccer = 0;
 2713              		.loc 1 1401 1 is_stmt 1
 2714              		.cfi_startproc
 2715              	.LVL288:
1402:../Peripheral/src/ch32v30x_tim.c **** 
 2716              		.loc 1 1402 5
1404:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t) ~((uint16_t)TIM_CC1NP);
 2717              		.loc 1 1404 5
1404:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t) ~((uint16_t)TIM_CC1NP);
 2718              		.loc 1 1404 13 is_stmt 0
 2719 0000 1E31     		lhu	a5,32(a0)
 2720 0002 C207     		slli	a5,a5,16
 2721 0004 C183     		srli	a5,a5,16
 2722              	.LVL289:
1405:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= TIM_OCNPolarity;
 2723              		.loc 1 1405 5 is_stmt 1
1405:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= TIM_OCNPolarity;
 2724              		.loc 1 1405 13 is_stmt 0
 2725 0006 DD9B     		andi	a5,a5,-9
 2726              	.LVL290:
1406:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
 2727              		.loc 1 1406 5 is_stmt 1
1406:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
 2728              		.loc 1 1406 13 is_stmt 0
 2729 0008 CD8F     		or	a5,a5,a1
 2730              	.LVL291:
1407:../Peripheral/src/ch32v30x_tim.c **** }
 2731              		.loc 1 1407 5 is_stmt 1
1407:../Peripheral/src/ch32v30x_tim.c **** }
 2732              		.loc 1 1407 16 is_stmt 0
 2733 000a 1EB1     		sh	a5,32(a0)
1408:../Peripheral/src/ch32v30x_tim.c **** 
 2734              		.loc 1 1408 1
 2735 000c 8280     		ret
 2736              		.cfi_endproc
 2737              	.LFE79:
 2739              		.section	.text.TIM_OC2PolarityConfig,"ax",@progbits
 2740              		.align	1
 2741              		.globl	TIM_OC2PolarityConfig
 2743              	TIM_OC2PolarityConfig:
 2744              	.LFB80:
1423:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccer = 0;
 2745              		.loc 1 1423 1 is_stmt 1
 2746              		.cfi_startproc
 2747              	.LVL292:
1424:../Peripheral/src/ch32v30x_tim.c **** 
 2748              		.loc 1 1424 5
1426:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t) ~((uint16_t)TIM_CC2P);
 2749              		.loc 1 1426 5
1426:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t) ~((uint16_t)TIM_CC2P);
 2750              		.loc 1 1426 13 is_stmt 0
 2751 0000 1E31     		lhu	a5,32(a0)
1428:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
 2752              		.loc 1 1428 16
 2753 0002 9205     		slli	a1,a1,4
 2754              	.LVL293:
1426:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t) ~((uint16_t)TIM_CC2P);
 2755              		.loc 1 1426 13
 2756 0004 C207     		slli	a5,a5,16
 2757 0006 C183     		srli	a5,a5,16
 2758              	.LVL294:
1427:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 2759              		.loc 1 1427 5 is_stmt 1
1427:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 2760              		.loc 1 1427 13 is_stmt 0
 2761 0008 93F7F7FD 		andi	a5,a5,-33
 2762              	.LVL295:
1428:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
 2763              		.loc 1 1428 5 is_stmt 1
1428:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
 2764              		.loc 1 1428 13 is_stmt 0
 2765 000c CD8F     		or	a5,a5,a1
 2766              	.LVL296:
 2767 000e C207     		slli	a5,a5,16
 2768 0010 C183     		srli	a5,a5,16
 2769              	.LVL297:
1429:../Peripheral/src/ch32v30x_tim.c **** }
 2770              		.loc 1 1429 5 is_stmt 1
1429:../Peripheral/src/ch32v30x_tim.c **** }
 2771              		.loc 1 1429 16 is_stmt 0
 2772 0012 1EB1     		sh	a5,32(a0)
1430:../Peripheral/src/ch32v30x_tim.c **** 
 2773              		.loc 1 1430 1
 2774 0014 8280     		ret
 2775              		.cfi_endproc
 2776              	.LFE80:
 2778              		.section	.text.TIM_OC2NPolarityConfig,"ax",@progbits
 2779              		.align	1
 2780              		.globl	TIM_OC2NPolarityConfig
 2782              	TIM_OC2NPolarityConfig:
 2783              	.LFB81:
1445:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccer = 0;
 2784              		.loc 1 1445 1 is_stmt 1
 2785              		.cfi_startproc
 2786              	.LVL298:
1446:../Peripheral/src/ch32v30x_tim.c **** 
 2787              		.loc 1 1446 5
1448:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t) ~((uint16_t)TIM_CC2NP);
 2788              		.loc 1 1448 5
1448:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t) ~((uint16_t)TIM_CC2NP);
 2789              		.loc 1 1448 13 is_stmt 0
 2790 0000 1E31     		lhu	a5,32(a0)
1450:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
 2791              		.loc 1 1450 16
 2792 0002 9205     		slli	a1,a1,4
 2793              	.LVL299:
1448:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t) ~((uint16_t)TIM_CC2NP);
 2794              		.loc 1 1448 13
 2795 0004 C207     		slli	a5,a5,16
 2796 0006 C183     		srli	a5,a5,16
 2797              	.LVL300:
1449:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
 2798              		.loc 1 1449 5 is_stmt 1
1449:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
 2799              		.loc 1 1449 13 is_stmt 0
 2800 0008 93F7F7F7 		andi	a5,a5,-129
 2801              	.LVL301:
1450:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
 2802              		.loc 1 1450 5 is_stmt 1
1450:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
 2803              		.loc 1 1450 13 is_stmt 0
 2804 000c CD8F     		or	a5,a5,a1
 2805              	.LVL302:
 2806 000e C207     		slli	a5,a5,16
 2807 0010 C183     		srli	a5,a5,16
 2808              	.LVL303:
1451:../Peripheral/src/ch32v30x_tim.c **** }
 2809              		.loc 1 1451 5 is_stmt 1
1451:../Peripheral/src/ch32v30x_tim.c **** }
 2810              		.loc 1 1451 16 is_stmt 0
 2811 0012 1EB1     		sh	a5,32(a0)
1452:../Peripheral/src/ch32v30x_tim.c **** 
 2812              		.loc 1 1452 1
 2813 0014 8280     		ret
 2814              		.cfi_endproc
 2815              	.LFE81:
 2817              		.section	.text.TIM_OC3PolarityConfig,"ax",@progbits
 2818              		.align	1
 2819              		.globl	TIM_OC3PolarityConfig
 2821              	TIM_OC3PolarityConfig:
 2822              	.LFB82:
1467:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccer = 0;
 2823              		.loc 1 1467 1 is_stmt 1
 2824              		.cfi_startproc
 2825              	.LVL304:
1468:../Peripheral/src/ch32v30x_tim.c **** 
 2826              		.loc 1 1468 5
1470:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t) ~((uint16_t)TIM_CC3P);
 2827              		.loc 1 1470 5
1470:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t) ~((uint16_t)TIM_CC3P);
 2828              		.loc 1 1470 13 is_stmt 0
 2829 0000 1E31     		lhu	a5,32(a0)
1472:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
 2830              		.loc 1 1472 16
 2831 0002 A205     		slli	a1,a1,8
 2832              	.LVL305:
1470:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t) ~((uint16_t)TIM_CC3P);
 2833              		.loc 1 1470 13
 2834 0004 C207     		slli	a5,a5,16
 2835 0006 C183     		srli	a5,a5,16
 2836              	.LVL306:
1471:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 2837              		.loc 1 1471 5 is_stmt 1
1471:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 2838              		.loc 1 1471 13 is_stmt 0
 2839 0008 93F7F7DF 		andi	a5,a5,-513
 2840              	.LVL307:
1472:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
 2841              		.loc 1 1472 5 is_stmt 1
1472:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
 2842              		.loc 1 1472 13 is_stmt 0
 2843 000c CD8F     		or	a5,a5,a1
 2844              	.LVL308:
 2845 000e C207     		slli	a5,a5,16
 2846 0010 C183     		srli	a5,a5,16
 2847              	.LVL309:
1473:../Peripheral/src/ch32v30x_tim.c **** }
 2848              		.loc 1 1473 5 is_stmt 1
1473:../Peripheral/src/ch32v30x_tim.c **** }
 2849              		.loc 1 1473 16 is_stmt 0
 2850 0012 1EB1     		sh	a5,32(a0)
1474:../Peripheral/src/ch32v30x_tim.c **** 
 2851              		.loc 1 1474 1
 2852 0014 8280     		ret
 2853              		.cfi_endproc
 2854              	.LFE82:
 2856              		.section	.text.TIM_OC3NPolarityConfig,"ax",@progbits
 2857              		.align	1
 2858              		.globl	TIM_OC3NPolarityConfig
 2860              	TIM_OC3NPolarityConfig:
 2861              	.LFB83:
1489:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccer = 0;
 2862              		.loc 1 1489 1 is_stmt 1
 2863              		.cfi_startproc
 2864              	.LVL310:
1490:../Peripheral/src/ch32v30x_tim.c **** 
 2865              		.loc 1 1490 5
1492:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t) ~((uint16_t)TIM_CC3NP);
 2866              		.loc 1 1492 5
1492:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t) ~((uint16_t)TIM_CC3NP);
 2867              		.loc 1 1492 13 is_stmt 0
 2868 0000 1E31     		lhu	a5,32(a0)
 2869              	.LVL311:
1493:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
 2870              		.loc 1 1493 5 is_stmt 1
1493:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
 2871              		.loc 1 1493 13 is_stmt 0
 2872 0002 7D77     		li	a4,-4096
 2873 0004 1307F77F 		addi	a4,a4,2047
 2874 0008 F98F     		and	a5,a5,a4
 2875              	.LVL312:
1494:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
 2876              		.loc 1 1494 5 is_stmt 1
1494:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
 2877              		.loc 1 1494 16 is_stmt 0
 2878 000a A205     		slli	a1,a1,8
 2879              	.LVL313:
1494:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
 2880              		.loc 1 1494 13
 2881 000c CD8F     		or	a5,a5,a1
 2882              	.LVL314:
 2883 000e C207     		slli	a5,a5,16
 2884 0010 C183     		srli	a5,a5,16
 2885              	.LVL315:
1495:../Peripheral/src/ch32v30x_tim.c **** }
 2886              		.loc 1 1495 5 is_stmt 1
1495:../Peripheral/src/ch32v30x_tim.c **** }
 2887              		.loc 1 1495 16 is_stmt 0
 2888 0012 1EB1     		sh	a5,32(a0)
1496:../Peripheral/src/ch32v30x_tim.c **** 
 2889              		.loc 1 1496 1
 2890 0014 8280     		ret
 2891              		.cfi_endproc
 2892              	.LFE83:
 2894              		.section	.text.TIM_OC4PolarityConfig,"ax",@progbits
 2895              		.align	1
 2896              		.globl	TIM_OC4PolarityConfig
 2898              	TIM_OC4PolarityConfig:
 2899              	.LFB84:
1511:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccer = 0;
 2900              		.loc 1 1511 1 is_stmt 1
 2901              		.cfi_startproc
 2902              	.LVL316:
1512:../Peripheral/src/ch32v30x_tim.c **** 
 2903              		.loc 1 1512 5
1514:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t) ~((uint16_t)TIM_CC4P);
 2904              		.loc 1 1514 5
1514:../Peripheral/src/ch32v30x_tim.c ****     tmpccer &= (uint16_t) ~((uint16_t)TIM_CC4P);
 2905              		.loc 1 1514 13 is_stmt 0
 2906 0000 1E31     		lhu	a5,32(a0)
 2907              	.LVL317:
1515:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
 2908              		.loc 1 1515 5 is_stmt 1
1515:../Peripheral/src/ch32v30x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
 2909              		.loc 1 1515 13 is_stmt 0
 2910 0002 7977     		li	a4,-8192
 2911 0004 7D17     		addi	a4,a4,-1
 2912 0006 F98F     		and	a5,a5,a4
 2913              	.LVL318:
1516:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
 2914              		.loc 1 1516 5 is_stmt 1
1516:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
 2915              		.loc 1 1516 16 is_stmt 0
 2916 0008 B205     		slli	a1,a1,12
 2917              	.LVL319:
1516:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
 2918              		.loc 1 1516 13
 2919 000a CD8F     		or	a5,a5,a1
 2920              	.LVL320:
 2921 000c C207     		slli	a5,a5,16
 2922 000e C183     		srli	a5,a5,16
 2923              	.LVL321:
1517:../Peripheral/src/ch32v30x_tim.c **** }
 2924              		.loc 1 1517 5 is_stmt 1
1517:../Peripheral/src/ch32v30x_tim.c **** }
 2925              		.loc 1 1517 16 is_stmt 0
 2926 0010 1EB1     		sh	a5,32(a0)
1518:../Peripheral/src/ch32v30x_tim.c **** 
 2927              		.loc 1 1518 1
 2928 0012 8280     		ret
 2929              		.cfi_endproc
 2930              	.LFE84:
 2932              		.section	.text.TIM_CCxCmd,"ax",@progbits
 2933              		.align	1
 2934              		.globl	TIM_CCxCmd
 2936              	TIM_CCxCmd:
 2937              	.LFB85:
1538:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmp = 0;
 2938              		.loc 1 1538 1 is_stmt 1
 2939              		.cfi_startproc
 2940              	.LVL322:
1539:../Peripheral/src/ch32v30x_tim.c **** 
 2941              		.loc 1 1539 5
1541:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER &= (uint16_t)~tmp;
 2942              		.loc 1 1541 5
1542:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER |= (uint16_t)(TIM_CCx << TIM_Channel);
 2943              		.loc 1 1542 5
1542:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER |= (uint16_t)(TIM_CCx << TIM_Channel);
 2944              		.loc 1 1542 9 is_stmt 0
 2945 0000 1A31     		lhu	a4,32(a0)
1541:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER &= (uint16_t)~tmp;
 2946              		.loc 1 1541 24
 2947 0002 8547     		li	a5,1
 2948 0004 B397B700 		sll	a5,a5,a1
1542:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER |= (uint16_t)(TIM_CCx << TIM_Channel);
 2949              		.loc 1 1542 19
 2950 0008 93C7F7FF 		not	a5,a5
1542:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER |= (uint16_t)(TIM_CCx << TIM_Channel);
 2951              		.loc 1 1542 16
 2952 000c F98F     		and	a5,a4,a5
 2953 000e 1EB1     		sh	a5,32(a0)
1543:../Peripheral/src/ch32v30x_tim.c **** }
 2954              		.loc 1 1543 5 is_stmt 1
1543:../Peripheral/src/ch32v30x_tim.c **** }
 2955              		.loc 1 1543 9 is_stmt 0
 2956 0010 1E31     		lhu	a5,32(a0)
1543:../Peripheral/src/ch32v30x_tim.c **** }
 2957              		.loc 1 1543 38
 2958 0012 3316B600 		sll	a2,a2,a1
 2959              	.LVL323:
1543:../Peripheral/src/ch32v30x_tim.c **** }
 2960              		.loc 1 1543 16
 2961 0016 D18F     		or	a5,a5,a2
 2962 0018 C207     		slli	a5,a5,16
 2963 001a C183     		srli	a5,a5,16
 2964 001c 1EB1     		sh	a5,32(a0)
1544:../Peripheral/src/ch32v30x_tim.c **** 
 2965              		.loc 1 1544 1
 2966 001e 8280     		ret
 2967              		.cfi_endproc
 2968              	.LFE85:
 2970              		.section	.text.TIM_CCxNCmd,"ax",@progbits
 2971              		.align	1
 2972              		.globl	TIM_CCxNCmd
 2974              	TIM_CCxNCmd:
 2975              	.LFB86:
1563:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmp = 0;
 2976              		.loc 1 1563 1 is_stmt 1
 2977              		.cfi_startproc
 2978              	.LVL324:
1564:../Peripheral/src/ch32v30x_tim.c **** 
 2979              		.loc 1 1564 5
1566:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER &= (uint16_t)~tmp;
 2980              		.loc 1 1566 5
1567:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER |= (uint16_t)(TIM_CCxN << TIM_Channel);
 2981              		.loc 1 1567 5
1567:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER |= (uint16_t)(TIM_CCxN << TIM_Channel);
 2982              		.loc 1 1567 9 is_stmt 0
 2983 0000 1A31     		lhu	a4,32(a0)
1566:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER &= (uint16_t)~tmp;
 2984              		.loc 1 1566 25
 2985 0002 9147     		li	a5,4
 2986 0004 B397B700 		sll	a5,a5,a1
1567:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER |= (uint16_t)(TIM_CCxN << TIM_Channel);
 2987              		.loc 1 1567 19
 2988 0008 93C7F7FF 		not	a5,a5
1567:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER |= (uint16_t)(TIM_CCxN << TIM_Channel);
 2989              		.loc 1 1567 16
 2990 000c F98F     		and	a5,a4,a5
 2991 000e 1EB1     		sh	a5,32(a0)
1568:../Peripheral/src/ch32v30x_tim.c **** }
 2992              		.loc 1 1568 5 is_stmt 1
1568:../Peripheral/src/ch32v30x_tim.c **** }
 2993              		.loc 1 1568 9 is_stmt 0
 2994 0010 1E31     		lhu	a5,32(a0)
1568:../Peripheral/src/ch32v30x_tim.c **** }
 2995              		.loc 1 1568 39
 2996 0012 3316B600 		sll	a2,a2,a1
 2997              	.LVL325:
1568:../Peripheral/src/ch32v30x_tim.c **** }
 2998              		.loc 1 1568 16
 2999 0016 D18F     		or	a5,a5,a2
 3000 0018 C207     		slli	a5,a5,16
 3001 001a C183     		srli	a5,a5,16
 3002 001c 1EB1     		sh	a5,32(a0)
1569:../Peripheral/src/ch32v30x_tim.c **** 
 3003              		.loc 1 1569 1
 3004 001e 8280     		ret
 3005              		.cfi_endproc
 3006              	.LFE86:
 3008              		.section	.text.TIM_SelectOCxM,"ax",@progbits
 3009              		.align	1
 3010              		.globl	TIM_SelectOCxM
 3012              	TIM_SelectOCxM:
 3013              	.LFB87:
1594:../Peripheral/src/ch32v30x_tim.c ****     uint32_t tmp = 0;
 3014              		.loc 1 1594 1 is_stmt 1
 3015              		.cfi_startproc
 3016              	.LVL326:
1595:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmp1 = 0;
 3017              		.loc 1 1595 5
1596:../Peripheral/src/ch32v30x_tim.c **** 
 3018              		.loc 1 1596 5
1598:../Peripheral/src/ch32v30x_tim.c ****     tmp += CHCTLR_Offset;
 3019              		.loc 1 1598 5
1599:../Peripheral/src/ch32v30x_tim.c ****     tmp1 = CCER_CCE_Set << (uint16_t)TIM_Channel;
 3020              		.loc 1 1599 5
1601:../Peripheral/src/ch32v30x_tim.c **** 
 3021              		.loc 1 1601 9 is_stmt 0
 3022 0000 1A31     		lhu	a4,32(a0)
1600:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER &= (uint16_t)~tmp1;
 3023              		.loc 1 1600 25
 3024 0002 8547     		li	a5,1
 3025 0004 B397B700 		sll	a5,a5,a1
1601:../Peripheral/src/ch32v30x_tim.c **** 
 3026              		.loc 1 1601 19
 3027 0008 93C7F7FF 		not	a5,a5
1601:../Peripheral/src/ch32v30x_tim.c **** 
 3028              		.loc 1 1601 16
 3029 000c F98F     		and	a5,a4,a5
 3030 000e 1EB1     		sh	a5,32(a0)
1603:../Peripheral/src/ch32v30x_tim.c ****     {
 3031              		.loc 1 1603 7
 3032 0010 93F775FF 		andi	a5,a1,-9
1599:../Peripheral/src/ch32v30x_tim.c ****     tmp1 = CCER_CCE_Set << (uint16_t)TIM_Channel;
 3033              		.loc 1 1599 9
 3034 0014 93068501 		addi	a3,a0,24
 3035              	.LVL327:
1600:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER &= (uint16_t)~tmp1;
 3036              		.loc 1 1600 5 is_stmt 1
1601:../Peripheral/src/ch32v30x_tim.c **** 
 3037              		.loc 1 1601 5
1603:../Peripheral/src/ch32v30x_tim.c ****     {
 3038              		.loc 1 1603 5
1603:../Peripheral/src/ch32v30x_tim.c ****     {
 3039              		.loc 1 1603 7 is_stmt 0
 3040 0018 99EB     		bne	a5,zero,.L129
1605:../Peripheral/src/ch32v30x_tim.c ****         *(__IO uint32_t *)tmp &= (uint32_t) ~((uint32_t)TIM_OC1M);
 3041              		.loc 1 1605 9 is_stmt 1
 3042              	.LVL328:
1606:../Peripheral/src/ch32v30x_tim.c ****         *(__IO uint32_t *)tmp |= TIM_OCMode;
 3043              		.loc 1 1606 9
1605:../Peripheral/src/ch32v30x_tim.c ****         *(__IO uint32_t *)tmp &= (uint32_t) ~((uint32_t)TIM_OC1M);
 3044              		.loc 1 1605 29 is_stmt 0
 3045 001a 8581     		srli	a1,a1,1
 3046              	.LVL329:
1605:../Peripheral/src/ch32v30x_tim.c ****         *(__IO uint32_t *)tmp &= (uint32_t) ~((uint32_t)TIM_OC1M);
 3047              		.loc 1 1605 13
 3048 001c B695     		add	a1,a1,a3
1606:../Peripheral/src/ch32v30x_tim.c ****         *(__IO uint32_t *)tmp |= TIM_OCMode;
 3049              		.loc 1 1606 9
 3050 001e 9C41     		lw	a5,0(a1)
1606:../Peripheral/src/ch32v30x_tim.c ****         *(__IO uint32_t *)tmp |= TIM_OCMode;
 3051              		.loc 1 1606 31
 3052 0020 93F7F7F8 		andi	a5,a5,-113
 3053 0024 9CC1     		sw	a5,0(a1)
1607:../Peripheral/src/ch32v30x_tim.c ****     }
 3054              		.loc 1 1607 9 is_stmt 1
 3055 0026 9C41     		lw	a5,0(a1)
 3056              	.LVL330:
 3057              	.L131:
1613:../Peripheral/src/ch32v30x_tim.c ****     }
 3058              		.loc 1 1613 31 is_stmt 0
 3059 0028 5D8E     		or	a2,a2,a5
 3060 002a 90C1     		sw	a2,0(a1)
1615:../Peripheral/src/ch32v30x_tim.c **** 
 3061              		.loc 1 1615 1
 3062 002c 8280     		ret
 3063              	.LVL331:
 3064              	.L129:
1611:../Peripheral/src/ch32v30x_tim.c ****         *(__IO uint32_t *)tmp &= (uint32_t) ~((uint32_t)TIM_OC2M);
 3065              		.loc 1 1611 9 is_stmt 1
1612:../Peripheral/src/ch32v30x_tim.c ****         *(__IO uint32_t *)tmp |= (uint16_t)(TIM_OCMode << 8);
 3066              		.loc 1 1612 9
1611:../Peripheral/src/ch32v30x_tim.c ****         *(__IO uint32_t *)tmp &= (uint32_t) ~((uint32_t)TIM_OC2M);
 3067              		.loc 1 1611 16 is_stmt 0
 3068 002e F115     		addi	a1,a1,-4
 3069              	.LVL332:
1611:../Peripheral/src/ch32v30x_tim.c ****         *(__IO uint32_t *)tmp &= (uint32_t) ~((uint32_t)TIM_OC2M);
 3070              		.loc 1 1611 54
 3071 0030 C205     		slli	a1,a1,16
 3072 0032 C181     		srli	a1,a1,16
 3073 0034 8581     		srli	a1,a1,1
1611:../Peripheral/src/ch32v30x_tim.c ****         *(__IO uint32_t *)tmp &= (uint32_t) ~((uint32_t)TIM_OC2M);
 3074              		.loc 1 1611 13
 3075 0036 B695     		add	a1,a1,a3
1612:../Peripheral/src/ch32v30x_tim.c ****         *(__IO uint32_t *)tmp |= (uint16_t)(TIM_OCMode << 8);
 3076              		.loc 1 1612 9
 3077 0038 9C41     		lw	a5,0(a1)
1612:../Peripheral/src/ch32v30x_tim.c ****         *(__IO uint32_t *)tmp |= (uint16_t)(TIM_OCMode << 8);
 3078              		.loc 1 1612 31
 3079 003a 6577     		li	a4,-28672
 3080 003c 7D17     		addi	a4,a4,-1
 3081 003e F98F     		and	a5,a5,a4
1613:../Peripheral/src/ch32v30x_tim.c ****     }
 3082              		.loc 1 1613 34
 3083 0040 2206     		slli	a2,a2,8
 3084              	.LVL333:
1612:../Peripheral/src/ch32v30x_tim.c ****         *(__IO uint32_t *)tmp |= (uint16_t)(TIM_OCMode << 8);
 3085              		.loc 1 1612 31
 3086 0042 9CC1     		sw	a5,0(a1)
1613:../Peripheral/src/ch32v30x_tim.c ****     }
 3087              		.loc 1 1613 9 is_stmt 1
1613:../Peripheral/src/ch32v30x_tim.c ****     }
 3088              		.loc 1 1613 34 is_stmt 0
 3089 0044 4206     		slli	a2,a2,16
1613:../Peripheral/src/ch32v30x_tim.c ****     }
 3090              		.loc 1 1613 9
 3091 0046 9C41     		lw	a5,0(a1)
1613:../Peripheral/src/ch32v30x_tim.c ****     }
 3092              		.loc 1 1613 34
 3093 0048 4182     		srli	a2,a2,16
 3094 004a F9BF     		j	.L131
 3095              		.cfi_endproc
 3096              	.LFE87:
 3098              		.section	.text.TIM_UpdateDisableConfig,"ax",@progbits
 3099              		.align	1
 3100              		.globl	TIM_UpdateDisableConfig
 3102              	TIM_UpdateDisableConfig:
 3103              	.LFB88:
1628:../Peripheral/src/ch32v30x_tim.c ****     if(NewState != DISABLE)
 3104              		.loc 1 1628 1 is_stmt 1
 3105              		.cfi_startproc
 3106              	.LVL334:
1629:../Peripheral/src/ch32v30x_tim.c ****     {
 3107              		.loc 1 1629 5
1631:../Peripheral/src/ch32v30x_tim.c ****     }
 3108              		.loc 1 1631 13 is_stmt 0
 3109 0000 1E21     		lhu	a5,0(a0)
1629:../Peripheral/src/ch32v30x_tim.c ****     {
 3110              		.loc 1 1629 7
 3111 0002 89C5     		beq	a1,zero,.L133
1631:../Peripheral/src/ch32v30x_tim.c ****     }
 3112              		.loc 1 1631 9 is_stmt 1
1631:../Peripheral/src/ch32v30x_tim.c ****     }
 3113              		.loc 1 1631 21 is_stmt 0
 3114 0004 93E72700 		ori	a5,a5,2
 3115              	.L135:
1635:../Peripheral/src/ch32v30x_tim.c ****     }
 3116              		.loc 1 1635 21
 3117 0008 1EA1     		sh	a5,0(a0)
1637:../Peripheral/src/ch32v30x_tim.c **** 
 3118              		.loc 1 1637 1
 3119 000a 8280     		ret
 3120              	.L133:
1635:../Peripheral/src/ch32v30x_tim.c ****     }
 3121              		.loc 1 1635 9 is_stmt 1
1635:../Peripheral/src/ch32v30x_tim.c ****     }
 3122              		.loc 1 1635 13 is_stmt 0
 3123 000c C207     		slli	a5,a5,16
 3124 000e C183     		srli	a5,a5,16
1635:../Peripheral/src/ch32v30x_tim.c ****     }
 3125              		.loc 1 1635 21
 3126 0010 F59B     		andi	a5,a5,-3
 3127 0012 C207     		slli	a5,a5,16
 3128 0014 C183     		srli	a5,a5,16
 3129 0016 CDBF     		j	.L135
 3130              		.cfi_endproc
 3131              	.LFE88:
 3133              		.section	.text.TIM_UpdateRequestConfig,"ax",@progbits
 3134              		.align	1
 3135              		.globl	TIM_UpdateRequestConfig
 3137              	TIM_UpdateRequestConfig:
 3138              	.LFB89:
1652:../Peripheral/src/ch32v30x_tim.c ****     if(TIM_UpdateSource != TIM_UpdateSource_Global)
 3139              		.loc 1 1652 1 is_stmt 1
 3140              		.cfi_startproc
 3141              	.LVL335:
1653:../Peripheral/src/ch32v30x_tim.c ****     {
 3142              		.loc 1 1653 5
1655:../Peripheral/src/ch32v30x_tim.c ****     }
 3143              		.loc 1 1655 13 is_stmt 0
 3144 0000 1E21     		lhu	a5,0(a0)
1653:../Peripheral/src/ch32v30x_tim.c ****     {
 3145              		.loc 1 1653 7
 3146 0002 89C5     		beq	a1,zero,.L137
1655:../Peripheral/src/ch32v30x_tim.c ****     }
 3147              		.loc 1 1655 9 is_stmt 1
1655:../Peripheral/src/ch32v30x_tim.c ****     }
 3148              		.loc 1 1655 21 is_stmt 0
 3149 0004 93E74700 		ori	a5,a5,4
 3150              	.L139:
1659:../Peripheral/src/ch32v30x_tim.c ****     }
 3151              		.loc 1 1659 21
 3152 0008 1EA1     		sh	a5,0(a0)
1661:../Peripheral/src/ch32v30x_tim.c **** 
 3153              		.loc 1 1661 1
 3154 000a 8280     		ret
 3155              	.L137:
1659:../Peripheral/src/ch32v30x_tim.c ****     }
 3156              		.loc 1 1659 9 is_stmt 1
1659:../Peripheral/src/ch32v30x_tim.c ****     }
 3157              		.loc 1 1659 13 is_stmt 0
 3158 000c C207     		slli	a5,a5,16
 3159 000e C183     		srli	a5,a5,16
1659:../Peripheral/src/ch32v30x_tim.c ****     }
 3160              		.loc 1 1659 21
 3161 0010 ED9B     		andi	a5,a5,-5
 3162 0012 C207     		slli	a5,a5,16
 3163 0014 C183     		srli	a5,a5,16
 3164 0016 CDBF     		j	.L139
 3165              		.cfi_endproc
 3166              	.LFE89:
 3168              		.section	.text.TIM_SelectHallSensor,"ax",@progbits
 3169              		.align	1
 3170              		.globl	TIM_SelectHallSensor
 3172              	TIM_SelectHallSensor:
 3173              	.LFB90:
1674:../Peripheral/src/ch32v30x_tim.c ****     if(NewState != DISABLE)
 3174              		.loc 1 1674 1 is_stmt 1
 3175              		.cfi_startproc
 3176              	.LVL336:
1675:../Peripheral/src/ch32v30x_tim.c ****     {
 3177              		.loc 1 1675 5
1677:../Peripheral/src/ch32v30x_tim.c ****     }
 3178              		.loc 1 1677 13 is_stmt 0
 3179 0000 5E21     		lhu	a5,4(a0)
1675:../Peripheral/src/ch32v30x_tim.c ****     {
 3180              		.loc 1 1675 7
 3181 0002 89C5     		beq	a1,zero,.L141
1677:../Peripheral/src/ch32v30x_tim.c ****     }
 3182              		.loc 1 1677 9 is_stmt 1
1677:../Peripheral/src/ch32v30x_tim.c ****     }
 3183              		.loc 1 1677 21 is_stmt 0
 3184 0004 93E70708 		ori	a5,a5,128
 3185              	.L143:
1681:../Peripheral/src/ch32v30x_tim.c ****     }
 3186              		.loc 1 1681 21
 3187 0008 5EA1     		sh	a5,4(a0)
1683:../Peripheral/src/ch32v30x_tim.c **** 
 3188              		.loc 1 1683 1
 3189 000a 8280     		ret
 3190              	.L141:
1681:../Peripheral/src/ch32v30x_tim.c ****     }
 3191              		.loc 1 1681 9 is_stmt 1
1681:../Peripheral/src/ch32v30x_tim.c ****     }
 3192              		.loc 1 1681 13 is_stmt 0
 3193 000c C207     		slli	a5,a5,16
 3194 000e C183     		srli	a5,a5,16
1681:../Peripheral/src/ch32v30x_tim.c ****     }
 3195              		.loc 1 1681 21
 3196 0010 93F7F7F7 		andi	a5,a5,-129
 3197 0014 C207     		slli	a5,a5,16
 3198 0016 C183     		srli	a5,a5,16
 3199 0018 C5BF     		j	.L143
 3200              		.cfi_endproc
 3201              	.LFE90:
 3203              		.section	.text.TIM_SelectOnePulseMode,"ax",@progbits
 3204              		.align	1
 3205              		.globl	TIM_SelectOnePulseMode
 3207              	TIM_SelectOnePulseMode:
 3208              	.LFB91:
1698:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CTLR1 &= (uint16_t) ~((uint16_t)TIM_OPM);
 3209              		.loc 1 1698 1 is_stmt 1
 3210              		.cfi_startproc
 3211              	.LVL337:
1699:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CTLR1 |= TIM_OPMode;
 3212              		.loc 1 1699 5
1699:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CTLR1 |= TIM_OPMode;
 3213              		.loc 1 1699 9 is_stmt 0
 3214 0000 1E21     		lhu	a5,0(a0)
 3215 0002 C207     		slli	a5,a5,16
 3216 0004 C183     		srli	a5,a5,16
1699:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CTLR1 |= TIM_OPMode;
 3217              		.loc 1 1699 17
 3218 0006 DD9B     		andi	a5,a5,-9
 3219 0008 C207     		slli	a5,a5,16
 3220 000a C183     		srli	a5,a5,16
 3221 000c 1EA1     		sh	a5,0(a0)
1700:../Peripheral/src/ch32v30x_tim.c **** }
 3222              		.loc 1 1700 5 is_stmt 1
1700:../Peripheral/src/ch32v30x_tim.c **** }
 3223              		.loc 1 1700 9 is_stmt 0
 3224 000e 1E21     		lhu	a5,0(a0)
1700:../Peripheral/src/ch32v30x_tim.c **** }
 3225              		.loc 1 1700 17
 3226 0010 CD8F     		or	a5,a5,a1
 3227 0012 1EA1     		sh	a5,0(a0)
1701:../Peripheral/src/ch32v30x_tim.c **** 
 3228              		.loc 1 1701 1
 3229 0014 8280     		ret
 3230              		.cfi_endproc
 3231              	.LFE91:
 3233              		.section	.text.TIM_SelectOutputTrigger,"ax",@progbits
 3234              		.align	1
 3235              		.globl	TIM_SelectOutputTrigger
 3237              	TIM_SelectOutputTrigger:
 3238              	.LFB92:
1726:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CTLR2 &= (uint16_t) ~((uint16_t)TIM_MMS);
 3239              		.loc 1 1726 1 is_stmt 1
 3240              		.cfi_startproc
 3241              	.LVL338:
1727:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CTLR2 |= TIM_TRGOSource;
 3242              		.loc 1 1727 5
1727:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CTLR2 |= TIM_TRGOSource;
 3243              		.loc 1 1727 9 is_stmt 0
 3244 0000 5E21     		lhu	a5,4(a0)
 3245 0002 C207     		slli	a5,a5,16
 3246 0004 C183     		srli	a5,a5,16
1727:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CTLR2 |= TIM_TRGOSource;
 3247              		.loc 1 1727 17
 3248 0006 93F7F7F8 		andi	a5,a5,-113
 3249 000a C207     		slli	a5,a5,16
 3250 000c C183     		srli	a5,a5,16
 3251 000e 5EA1     		sh	a5,4(a0)
1728:../Peripheral/src/ch32v30x_tim.c **** }
 3252              		.loc 1 1728 5 is_stmt 1
1728:../Peripheral/src/ch32v30x_tim.c **** }
 3253              		.loc 1 1728 9 is_stmt 0
 3254 0010 5E21     		lhu	a5,4(a0)
1728:../Peripheral/src/ch32v30x_tim.c **** }
 3255              		.loc 1 1728 17
 3256 0012 CD8F     		or	a5,a5,a1
 3257 0014 5EA1     		sh	a5,4(a0)
1729:../Peripheral/src/ch32v30x_tim.c **** 
 3258              		.loc 1 1729 1
 3259 0016 8280     		ret
 3260              		.cfi_endproc
 3261              	.LFE92:
 3263              		.section	.text.TIM_SelectSlaveMode,"ax",@progbits
 3264              		.align	1
 3265              		.globl	TIM_SelectSlaveMode
 3267              	TIM_SelectSlaveMode:
 3268              	.LFB93:
1750:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR &= (uint16_t) ~((uint16_t)TIM_SMS);
 3269              		.loc 1 1750 1 is_stmt 1
 3270              		.cfi_startproc
 3271              	.LVL339:
1751:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR |= TIM_SlaveMode;
 3272              		.loc 1 1751 5
1751:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR |= TIM_SlaveMode;
 3273              		.loc 1 1751 9 is_stmt 0
 3274 0000 1E25     		lhu	a5,8(a0)
 3275 0002 C207     		slli	a5,a5,16
 3276 0004 C183     		srli	a5,a5,16
1751:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR |= TIM_SlaveMode;
 3277              		.loc 1 1751 18
 3278 0006 E19B     		andi	a5,a5,-8
 3279 0008 C207     		slli	a5,a5,16
 3280 000a C183     		srli	a5,a5,16
 3281 000c 1EA5     		sh	a5,8(a0)
1752:../Peripheral/src/ch32v30x_tim.c **** }
 3282              		.loc 1 1752 5 is_stmt 1
1752:../Peripheral/src/ch32v30x_tim.c **** }
 3283              		.loc 1 1752 9 is_stmt 0
 3284 000e 1E25     		lhu	a5,8(a0)
1752:../Peripheral/src/ch32v30x_tim.c **** }
 3285              		.loc 1 1752 18
 3286 0010 CD8F     		or	a5,a5,a1
 3287 0012 1EA5     		sh	a5,8(a0)
1753:../Peripheral/src/ch32v30x_tim.c **** 
 3288              		.loc 1 1753 1
 3289 0014 8280     		ret
 3290              		.cfi_endproc
 3291              	.LFE93:
 3293              		.section	.text.TIM_SelectMasterSlaveMode,"ax",@progbits
 3294              		.align	1
 3295              		.globl	TIM_SelectMasterSlaveMode
 3297              	TIM_SelectMasterSlaveMode:
 3298              	.LFB94:
1769:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR &= (uint16_t) ~((uint16_t)TIM_MSM);
 3299              		.loc 1 1769 1 is_stmt 1
 3300              		.cfi_startproc
 3301              	.LVL340:
1770:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR |= TIM_MasterSlaveMode;
 3302              		.loc 1 1770 5
1770:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR |= TIM_MasterSlaveMode;
 3303              		.loc 1 1770 9 is_stmt 0
 3304 0000 1E25     		lhu	a5,8(a0)
 3305 0002 C207     		slli	a5,a5,16
 3306 0004 C183     		srli	a5,a5,16
1770:../Peripheral/src/ch32v30x_tim.c ****     TIMx->SMCFGR |= TIM_MasterSlaveMode;
 3307              		.loc 1 1770 18
 3308 0006 93F7F7F7 		andi	a5,a5,-129
 3309 000a C207     		slli	a5,a5,16
 3310 000c C183     		srli	a5,a5,16
 3311 000e 1EA5     		sh	a5,8(a0)
1771:../Peripheral/src/ch32v30x_tim.c **** }
 3312              		.loc 1 1771 5 is_stmt 1
1771:../Peripheral/src/ch32v30x_tim.c **** }
 3313              		.loc 1 1771 9 is_stmt 0
 3314 0010 1E25     		lhu	a5,8(a0)
1771:../Peripheral/src/ch32v30x_tim.c **** }
 3315              		.loc 1 1771 18
 3316 0012 CD8F     		or	a5,a5,a1
 3317 0014 1EA5     		sh	a5,8(a0)
1772:../Peripheral/src/ch32v30x_tim.c **** 
 3318              		.loc 1 1772 1
 3319 0016 8280     		ret
 3320              		.cfi_endproc
 3321              	.LFE94:
 3323              		.section	.text.TIM_SetCounter,"ax",@progbits
 3324              		.align	1
 3325              		.globl	TIM_SetCounter
 3327              	TIM_SetCounter:
 3328              	.LFB95:
1785:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CNT = Counter;
 3329              		.loc 1 1785 1 is_stmt 1
 3330              		.cfi_startproc
 3331              	.LVL341:
1786:../Peripheral/src/ch32v30x_tim.c **** }
 3332              		.loc 1 1786 5
1786:../Peripheral/src/ch32v30x_tim.c **** }
 3333              		.loc 1 1786 15 is_stmt 0
 3334 0000 4EB1     		sh	a1,36(a0)
1787:../Peripheral/src/ch32v30x_tim.c **** 
 3335              		.loc 1 1787 1
 3336 0002 8280     		ret
 3337              		.cfi_endproc
 3338              	.LFE95:
 3340              		.section	.text.TIM_SetAutoreload,"ax",@progbits
 3341              		.align	1
 3342              		.globl	TIM_SetAutoreload
 3344              	TIM_SetAutoreload:
 3345              	.LFB96:
1800:../Peripheral/src/ch32v30x_tim.c ****     TIMx->ATRLR = Autoreload;
 3346              		.loc 1 1800 1 is_stmt 1
 3347              		.cfi_startproc
 3348              	.LVL342:
1801:../Peripheral/src/ch32v30x_tim.c **** }
 3349              		.loc 1 1801 5
1801:../Peripheral/src/ch32v30x_tim.c **** }
 3350              		.loc 1 1801 17 is_stmt 0
 3351 0000 4EB5     		sh	a1,44(a0)
1802:../Peripheral/src/ch32v30x_tim.c **** 
 3352              		.loc 1 1802 1
 3353 0002 8280     		ret
 3354              		.cfi_endproc
 3355              	.LFE96:
 3357              		.section	.text.TIM_SetCompare1,"ax",@progbits
 3358              		.align	1
 3359              		.globl	TIM_SetCompare1
 3361              	TIM_SetCompare1:
 3362              	.LFB97:
1815:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CH1CVR = Compare1;
 3363              		.loc 1 1815 1 is_stmt 1
 3364              		.cfi_startproc
 3365              	.LVL343:
1816:../Peripheral/src/ch32v30x_tim.c **** }
 3366              		.loc 1 1816 5
1816:../Peripheral/src/ch32v30x_tim.c **** }
 3367              		.loc 1 1816 18 is_stmt 0
 3368 0000 4EB9     		sh	a1,52(a0)
1817:../Peripheral/src/ch32v30x_tim.c **** 
 3369              		.loc 1 1817 1
 3370 0002 8280     		ret
 3371              		.cfi_endproc
 3372              	.LFE97:
 3374              		.section	.text.TIM_SetCompare2,"ax",@progbits
 3375              		.align	1
 3376              		.globl	TIM_SetCompare2
 3378              	TIM_SetCompare2:
 3379              	.LFB98:
1830:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CH2CVR = Compare2;
 3380              		.loc 1 1830 1 is_stmt 1
 3381              		.cfi_startproc
 3382              	.LVL344:
1831:../Peripheral/src/ch32v30x_tim.c **** }
 3383              		.loc 1 1831 5
1831:../Peripheral/src/ch32v30x_tim.c **** }
 3384              		.loc 1 1831 18 is_stmt 0
 3385 0000 0EBD     		sh	a1,56(a0)
1832:../Peripheral/src/ch32v30x_tim.c **** 
 3386              		.loc 1 1832 1
 3387 0002 8280     		ret
 3388              		.cfi_endproc
 3389              	.LFE98:
 3391              		.section	.text.TIM_SetCompare3,"ax",@progbits
 3392              		.align	1
 3393              		.globl	TIM_SetCompare3
 3395              	TIM_SetCompare3:
 3396              	.LFB99:
1845:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CH3CVR = Compare3;
 3397              		.loc 1 1845 1 is_stmt 1
 3398              		.cfi_startproc
 3399              	.LVL345:
1846:../Peripheral/src/ch32v30x_tim.c **** }
 3400              		.loc 1 1846 5
1846:../Peripheral/src/ch32v30x_tim.c **** }
 3401              		.loc 1 1846 18 is_stmt 0
 3402 0000 4EBD     		sh	a1,60(a0)
1847:../Peripheral/src/ch32v30x_tim.c **** 
 3403              		.loc 1 1847 1
 3404 0002 8280     		ret
 3405              		.cfi_endproc
 3406              	.LFE99:
 3408              		.section	.text.TIM_SetCompare4,"ax",@progbits
 3409              		.align	1
 3410              		.globl	TIM_SetCompare4
 3412              	TIM_SetCompare4:
 3413              	.LFB100:
1860:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CH4CVR = Compare4;
 3414              		.loc 1 1860 1 is_stmt 1
 3415              		.cfi_startproc
 3416              	.LVL346:
1861:../Peripheral/src/ch32v30x_tim.c **** }
 3417              		.loc 1 1861 5
1861:../Peripheral/src/ch32v30x_tim.c **** }
 3418              		.loc 1 1861 18 is_stmt 0
 3419 0000 2310B504 		sh	a1,64(a0)
1862:../Peripheral/src/ch32v30x_tim.c **** 
 3420              		.loc 1 1862 1
 3421 0004 8280     		ret
 3422              		.cfi_endproc
 3423              	.LFE100:
 3425              		.section	.text.TIM_SetIC1Prescaler,"ax",@progbits
 3426              		.align	1
 3427              		.globl	TIM_SetIC1Prescaler
 3429              	TIM_SetIC1Prescaler:
 3430              	.LFB101:
1879:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 &= (uint16_t) ~((uint16_t)TIM_IC1PSC);
 3431              		.loc 1 1879 1 is_stmt 1
 3432              		.cfi_startproc
 3433              	.LVL347:
1880:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 |= TIM_ICPSC;
 3434              		.loc 1 1880 5
1880:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 |= TIM_ICPSC;
 3435              		.loc 1 1880 9 is_stmt 0
 3436 0000 1E2D     		lhu	a5,24(a0)
 3437 0002 C207     		slli	a5,a5,16
 3438 0004 C183     		srli	a5,a5,16
1880:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 |= TIM_ICPSC;
 3439              		.loc 1 1880 19
 3440 0006 CD9B     		andi	a5,a5,-13
 3441 0008 C207     		slli	a5,a5,16
 3442 000a C183     		srli	a5,a5,16
 3443 000c 1EAD     		sh	a5,24(a0)
1881:../Peripheral/src/ch32v30x_tim.c **** }
 3444              		.loc 1 1881 5 is_stmt 1
1881:../Peripheral/src/ch32v30x_tim.c **** }
 3445              		.loc 1 1881 9 is_stmt 0
 3446 000e 1E2D     		lhu	a5,24(a0)
1881:../Peripheral/src/ch32v30x_tim.c **** }
 3447              		.loc 1 1881 19
 3448 0010 CD8F     		or	a5,a5,a1
 3449 0012 1EAD     		sh	a5,24(a0)
1882:../Peripheral/src/ch32v30x_tim.c **** 
 3450              		.loc 1 1882 1
 3451 0014 8280     		ret
 3452              		.cfi_endproc
 3453              	.LFE101:
 3455              		.section	.text.TIM_SetIC2Prescaler,"ax",@progbits
 3456              		.align	1
 3457              		.globl	TIM_SetIC2Prescaler
 3459              	TIM_SetIC2Prescaler:
 3460              	.LFB102:
1899:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 &= (uint16_t) ~((uint16_t)TIM_IC2PSC);
 3461              		.loc 1 1899 1 is_stmt 1
 3462              		.cfi_startproc
 3463              	.LVL348:
1900:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 |= (uint16_t)(TIM_ICPSC << 8);
 3464              		.loc 1 1900 5
1900:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 |= (uint16_t)(TIM_ICPSC << 8);
 3465              		.loc 1 1900 9 is_stmt 0
 3466 0000 1E2D     		lhu	a5,24(a0)
1900:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR1 |= (uint16_t)(TIM_ICPSC << 8);
 3467              		.loc 1 1900 19
 3468 0002 7D77     		li	a4,-4096
 3469 0004 1307F73F 		addi	a4,a4,1023
 3470 0008 F98F     		and	a5,a5,a4
 3471 000a 1EAD     		sh	a5,24(a0)
1901:../Peripheral/src/ch32v30x_tim.c **** }
 3472              		.loc 1 1901 5 is_stmt 1
1901:../Peripheral/src/ch32v30x_tim.c **** }
 3473              		.loc 1 1901 9 is_stmt 0
 3474 000c 1E2D     		lhu	a5,24(a0)
1901:../Peripheral/src/ch32v30x_tim.c **** }
 3475              		.loc 1 1901 22
 3476 000e A205     		slli	a1,a1,8
 3477              	.LVL349:
1901:../Peripheral/src/ch32v30x_tim.c **** }
 3478              		.loc 1 1901 19
 3479 0010 CD8F     		or	a5,a5,a1
 3480 0012 C207     		slli	a5,a5,16
 3481 0014 C183     		srli	a5,a5,16
 3482 0016 1EAD     		sh	a5,24(a0)
1902:../Peripheral/src/ch32v30x_tim.c **** 
 3483              		.loc 1 1902 1
 3484 0018 8280     		ret
 3485              		.cfi_endproc
 3486              	.LFE102:
 3488              		.section	.text.TIM_PWMIConfig,"ax",@progbits
 3489              		.align	1
 3490              		.globl	TIM_PWMIConfig
 3492              	TIM_PWMIConfig:
 3493              	.LFB36:
 366:../Peripheral/src/ch32v30x_tim.c ****     uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
 3494              		.loc 1 366 1 is_stmt 1
 3495              		.cfi_startproc
 3496              	.LVL350:
 3497 0000 17030000 		call	t0,__riscv_save_4
 3497      E7020300 
 3498              		.cfi_offset 19, -20
 3499              		.cfi_offset 18, -16
 3500              		.cfi_offset 9, -12
 3501              		.cfi_offset 8, -8
 3502              		.cfi_offset 1, -4
 3503              		.cfi_def_cfa_offset 32
 367:../Peripheral/src/ch32v30x_tim.c ****     uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
 3504              		.loc 1 367 5
 3505              	.LVL351:
 368:../Peripheral/src/ch32v30x_tim.c **** 
 3506              		.loc 1 368 5
 370:../Peripheral/src/ch32v30x_tim.c ****     {
 3507              		.loc 1 370 5
 366:../Peripheral/src/ch32v30x_tim.c ****     uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
 3508              		.loc 1 366 1 is_stmt 0
 3509 0008 AE84     		mv	s1,a1
 370:../Peripheral/src/ch32v30x_tim.c ****     {
 3510              		.loc 1 370 24
 3511 000a AE21     		lhu	a1,2(a1)
 3512              	.LVL352:
 379:../Peripheral/src/ch32v30x_tim.c ****     {
 3513              		.loc 1 379 24
 3514 000c D220     		lhu	a2,4(s1)
 379:../Peripheral/src/ch32v30x_tim.c ****     {
 3515              		.loc 1 379 7
 3516 000e 8547     		li	a5,1
 370:../Peripheral/src/ch32v30x_tim.c ****     {
 3517              		.loc 1 370 7
 3518 0010 13B91500 		seqz	s2,a1
 366:../Peripheral/src/ch32v30x_tim.c ****     uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
 3519              		.loc 1 366 1
 3520 0014 4111     		addi	sp,sp,-16
 3521              		.cfi_def_cfa_offset 48
 366:../Peripheral/src/ch32v30x_tim.c ****     uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
 3522              		.loc 1 366 1
 3523 0016 2A84     		mv	s0,a0
 370:../Peripheral/src/ch32v30x_tim.c ****     {
 3524              		.loc 1 370 7
 3525 0018 0609     		slli	s2,s2,1
 3526              	.LVL353:
 379:../Peripheral/src/ch32v30x_tim.c ****     {
 3527              		.loc 1 379 5 is_stmt 1
 385:../Peripheral/src/ch32v30x_tim.c ****     }
 3528              		.loc 1 385 29 is_stmt 0
 3529 001a 8549     		li	s3,1
 379:../Peripheral/src/ch32v30x_tim.c ****     {
 3530              		.loc 1 379 7
 3531 001c 6313F600 		bne	a2,a5,.L157
 3532 0020 8949     		li	s3,2
 3533              	.L157:
 3534              	.LVL354:
 388:../Peripheral/src/ch32v30x_tim.c ****     {
 3535              		.loc 1 388 5 is_stmt 1
 390:../Peripheral/src/ch32v30x_tim.c ****                    TIM_ICInitStruct->TIM_ICFilter);
 3536              		.loc 1 390 9 is_stmt 0
 3537 0022 9624     		lhu	a3,8(s1)
 388:../Peripheral/src/ch32v30x_tim.c ****     {
 3538              		.loc 1 388 7
 3539 0024 9E20     		lhu	a5,0(s1)
 390:../Peripheral/src/ch32v30x_tim.c ****                    TIM_ICInitStruct->TIM_ICFilter);
 3540              		.loc 1 390 9
 3541 0026 2285     		mv	a0,s0
 3542              	.LVL355:
 3543 0028 36C6     		sw	a3,12(sp)
 388:../Peripheral/src/ch32v30x_tim.c ****     {
 3544              		.loc 1 388 7
 3545 002a 9DEF     		bne	a5,zero,.L158
 390:../Peripheral/src/ch32v30x_tim.c ****                    TIM_ICInitStruct->TIM_ICFilter);
 3546              		.loc 1 390 9 is_stmt 1
 3547 002c 97000000 		call	TI1_Config
 3547      E7800000 
 3548              	.LVL356:
 392:../Peripheral/src/ch32v30x_tim.c ****         TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 3549              		.loc 1 392 9
 3550 0034 E620     		lhu	s1,6(s1)
 3551              	.LVL357:
 3552 0036 2285     		mv	a0,s0
 3553 0038 A685     		mv	a1,s1
 3554 003a 97000000 		call	TIM_SetIC1Prescaler
 3554      E7800000 
 3555              	.LVL358:
 393:../Peripheral/src/ch32v30x_tim.c ****         TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 3556              		.loc 1 393 9
 3557 0042 B246     		lw	a3,12(sp)
 3558 0044 CA85     		mv	a1,s2
 3559 0046 2285     		mv	a0,s0
 3560 0048 4E86     		mv	a2,s3
 3561 004a 97000000 		call	TI2_Config
 3561      E7800000 
 3562              	.LVL359:
 394:../Peripheral/src/ch32v30x_tim.c ****     }
 3563              		.loc 1 394 9
 3564 0052 A685     		mv	a1,s1
 3565 0054 2285     		mv	a0,s0
 3566 0056 97000000 		call	TIM_SetIC2Prescaler
 3566      E7800000 
 3567              	.LVL360:
 3568              	.L156:
 404:../Peripheral/src/ch32v30x_tim.c **** 
 3569              		.loc 1 404 1 is_stmt 0
 3570 005e 4101     		addi	sp,sp,16
 3571              		.cfi_remember_state
 3572              		.cfi_def_cfa_offset 0
 3573 0060 17030000 		tail	__riscv_restore_4
 3573      67000300 
 3574              		.cfi_restore 19
 3575              		.cfi_restore 18
 3576              		.cfi_restore 9
 3577              		.cfi_restore 8
 3578              		.cfi_restore 1
 3579              		.cfi_def_cfa_offset -32
 3580              	.LVL361:
 3581              	.L158:
 3582              		.cfi_restore_state
 398:../Peripheral/src/ch32v30x_tim.c ****                    TIM_ICInitStruct->TIM_ICFilter);
 3583              		.loc 1 398 9 is_stmt 1
 3584 0068 97000000 		call	TI2_Config
 3584      E7800000 
 3585              	.LVL362:
 400:../Peripheral/src/ch32v30x_tim.c ****         TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 3586              		.loc 1 400 9
 3587 0070 E620     		lhu	s1,6(s1)
 3588              	.LVL363:
 3589 0072 2285     		mv	a0,s0
 3590 0074 A685     		mv	a1,s1
 3591 0076 97000000 		call	TIM_SetIC2Prescaler
 3591      E7800000 
 3592              	.LVL364:
 401:../Peripheral/src/ch32v30x_tim.c ****         TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 3593              		.loc 1 401 9
 3594 007e B246     		lw	a3,12(sp)
 3595 0080 CA85     		mv	a1,s2
 3596 0082 2285     		mv	a0,s0
 3597 0084 4E86     		mv	a2,s3
 3598 0086 97000000 		call	TI1_Config
 3598      E7800000 
 3599              	.LVL365:
 402:../Peripheral/src/ch32v30x_tim.c ****     }
 3600              		.loc 1 402 9
 3601 008e A685     		mv	a1,s1
 3602 0090 2285     		mv	a0,s0
 3603 0092 97000000 		call	TIM_SetIC1Prescaler
 3603      E7800000 
 3604              	.LVL366:
 404:../Peripheral/src/ch32v30x_tim.c **** 
 3605              		.loc 1 404 1 is_stmt 0
 3606 009a D1B7     		j	.L156
 3607              		.cfi_endproc
 3608              	.LFE36:
 3610              		.section	.text.TIM_SetIC3Prescaler,"ax",@progbits
 3611              		.align	1
 3612              		.globl	TIM_SetIC3Prescaler
 3614              	TIM_SetIC3Prescaler:
 3615              	.LFB103:
1919:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 &= (uint16_t) ~((uint16_t)TIM_IC3PSC);
 3616              		.loc 1 1919 1 is_stmt 1
 3617              		.cfi_startproc
 3618              	.LVL367:
1920:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 |= TIM_ICPSC;
 3619              		.loc 1 1920 5
1920:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 |= TIM_ICPSC;
 3620              		.loc 1 1920 9 is_stmt 0
 3621 0000 5E2D     		lhu	a5,28(a0)
 3622 0002 C207     		slli	a5,a5,16
 3623 0004 C183     		srli	a5,a5,16
1920:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 |= TIM_ICPSC;
 3624              		.loc 1 1920 19
 3625 0006 CD9B     		andi	a5,a5,-13
 3626 0008 C207     		slli	a5,a5,16
 3627 000a C183     		srli	a5,a5,16
 3628 000c 5EAD     		sh	a5,28(a0)
1921:../Peripheral/src/ch32v30x_tim.c **** }
 3629              		.loc 1 1921 5 is_stmt 1
1921:../Peripheral/src/ch32v30x_tim.c **** }
 3630              		.loc 1 1921 9 is_stmt 0
 3631 000e 5E2D     		lhu	a5,28(a0)
1921:../Peripheral/src/ch32v30x_tim.c **** }
 3632              		.loc 1 1921 19
 3633 0010 CD8F     		or	a5,a5,a1
 3634 0012 5EAD     		sh	a5,28(a0)
1922:../Peripheral/src/ch32v30x_tim.c **** 
 3635              		.loc 1 1922 1
 3636 0014 8280     		ret
 3637              		.cfi_endproc
 3638              	.LFE103:
 3640              		.section	.text.TIM_SetIC4Prescaler,"ax",@progbits
 3641              		.align	1
 3642              		.globl	TIM_SetIC4Prescaler
 3644              	TIM_SetIC4Prescaler:
 3645              	.LFB104:
1939:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 &= (uint16_t) ~((uint16_t)TIM_IC4PSC);
 3646              		.loc 1 1939 1 is_stmt 1
 3647              		.cfi_startproc
 3648              	.LVL368:
1940:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 |= (uint16_t)(TIM_ICPSC << 8);
 3649              		.loc 1 1940 5
1940:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 |= (uint16_t)(TIM_ICPSC << 8);
 3650              		.loc 1 1940 9 is_stmt 0
 3651 0000 5E2D     		lhu	a5,28(a0)
1940:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 |= (uint16_t)(TIM_ICPSC << 8);
 3652              		.loc 1 1940 19
 3653 0002 7D77     		li	a4,-4096
 3654 0004 1307F73F 		addi	a4,a4,1023
 3655 0008 F98F     		and	a5,a5,a4
 3656 000a 5EAD     		sh	a5,28(a0)
1941:../Peripheral/src/ch32v30x_tim.c **** }
 3657              		.loc 1 1941 5 is_stmt 1
1941:../Peripheral/src/ch32v30x_tim.c **** }
 3658              		.loc 1 1941 9 is_stmt 0
 3659 000c 5E2D     		lhu	a5,28(a0)
1941:../Peripheral/src/ch32v30x_tim.c **** }
 3660              		.loc 1 1941 22
 3661 000e A205     		slli	a1,a1,8
 3662              	.LVL369:
1941:../Peripheral/src/ch32v30x_tim.c **** }
 3663              		.loc 1 1941 19
 3664 0010 CD8F     		or	a5,a5,a1
 3665 0012 C207     		slli	a5,a5,16
 3666 0014 C183     		srli	a5,a5,16
 3667 0016 5EAD     		sh	a5,28(a0)
1942:../Peripheral/src/ch32v30x_tim.c **** 
 3668              		.loc 1 1942 1
 3669 0018 8280     		ret
 3670              		.cfi_endproc
 3671              	.LFE104:
 3673              		.section	.text.TIM_ICInit,"ax",@progbits
 3674              		.align	1
 3675              		.globl	TIM_ICInit
 3677              	TIM_ICInit:
 3678              	.LFB35:
 322:../Peripheral/src/ch32v30x_tim.c ****     if(TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 3679              		.loc 1 322 1 is_stmt 1
 3680              		.cfi_startproc
 3681              	.LVL370:
 3682 0000 17030000 		call	t0,__riscv_save_2
 3682      E7020300 
 3683              		.cfi_offset 9, -12
 3684              		.cfi_offset 8, -8
 3685              		.cfi_offset 1, -4
 3686              		.cfi_def_cfa_offset 16
 323:../Peripheral/src/ch32v30x_tim.c ****     {
 3687              		.loc 1 323 24 is_stmt 0
 3688 0008 9A21     		lhu	a4,0(a1)
 325:../Peripheral/src/ch32v30x_tim.c ****                    TIM_ICInitStruct->TIM_ICSelection,
 3689              		.loc 1 325 9
 3690 000a BE21     		lhu	a5,2(a1)
 3691 000c D221     		lhu	a2,4(a1)
 3692 000e 9625     		lhu	a3,8(a1)
 322:../Peripheral/src/ch32v30x_tim.c ****     if(TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 3693              		.loc 1 322 1
 3694 0010 2A84     		mv	s0,a0
 323:../Peripheral/src/ch32v30x_tim.c ****     {
 3695              		.loc 1 323 5 is_stmt 1
 322:../Peripheral/src/ch32v30x_tim.c ****     if(TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 3696              		.loc 1 322 1 is_stmt 0
 3697 0012 AE84     		mv	s1,a1
 323:../Peripheral/src/ch32v30x_tim.c ****     {
 3698              		.loc 1 323 7
 3699 0014 05E3     		bne	a4,zero,.L166
 325:../Peripheral/src/ch32v30x_tim.c ****                    TIM_ICInitStruct->TIM_ICSelection,
 3700              		.loc 1 325 9 is_stmt 1
 3701 0016 BE85     		mv	a1,a5
 3702              	.LVL371:
 3703 0018 97000000 		call	TI1_Config
 3703      E7800000 
 3704              	.LVL372:
 328:../Peripheral/src/ch32v30x_tim.c ****     }
 3705              		.loc 1 328 9
 3706 0020 EE20     		lhu	a1,6(s1)
 3707 0022 2285     		mv	a0,s0
 3708 0024 97000000 		call	TIM_SetIC1Prescaler
 3708      E7800000 
 3709              	.LVL373:
 3710              	.L165:
 351:../Peripheral/src/ch32v30x_tim.c **** 
 3711              		.loc 1 351 1 is_stmt 0
 3712 002c 17030000 		tail	__riscv_restore_2
 3712      67000300 
 3713              		.cfi_remember_state
 3714              		.cfi_restore 9
 3715              		.cfi_restore 8
 3716              		.cfi_restore 1
 3717              		.cfi_def_cfa_offset 0
 3718              	.L166:
 3719              		.cfi_restore_state
 330:../Peripheral/src/ch32v30x_tim.c ****     {
 3720              		.loc 1 330 10 is_stmt 1
 330:../Peripheral/src/ch32v30x_tim.c ****     {
 3721              		.loc 1 330 12 is_stmt 0
 3722 0034 9145     		li	a1,4
 3723 0036 631EB700 		bne	a4,a1,.L168
 332:../Peripheral/src/ch32v30x_tim.c ****                    TIM_ICInitStruct->TIM_ICSelection,
 3724              		.loc 1 332 9 is_stmt 1
 3725 003a BE85     		mv	a1,a5
 3726 003c 97000000 		call	TI2_Config
 3726      E7800000 
 3727              	.LVL374:
 335:../Peripheral/src/ch32v30x_tim.c ****     }
 3728              		.loc 1 335 9
 3729 0044 EE20     		lhu	a1,6(s1)
 3730 0046 2285     		mv	a0,s0
 3731 0048 97000000 		call	TIM_SetIC2Prescaler
 3731      E7800000 
 3732              	.LVL375:
 3733 0050 F1BF     		j	.L165
 3734              	.L168:
 337:../Peripheral/src/ch32v30x_tim.c ****     {
 3735              		.loc 1 337 10
 337:../Peripheral/src/ch32v30x_tim.c ****     {
 3736              		.loc 1 337 12 is_stmt 0
 3737 0052 2145     		li	a0,8
 3738 0054 EE20     		lhu	a1,6(s1)
 3739 0056 6318A70A 		bne	a4,a0,.L169
 339:../Peripheral/src/ch32v30x_tim.c ****                    TIM_ICInitStruct->TIM_ICSelection,
 3740              		.loc 1 339 9 is_stmt 1
 3741              	.LVL376:
 3742              	.LBB14:
 3743              	.LBB15:
2270:../Peripheral/src/ch32v30x_tim.c **** 
2271:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
2272:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TI3_Config
2273:../Peripheral/src/ch32v30x_tim.c ****  *
2274:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Configure the TI3 as Input.
2275:../Peripheral/src/ch32v30x_tim.c ****  *
2276:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 select the TIM peripheral.
2277:../Peripheral/src/ch32v30x_tim.c ****  *          IM_ICPolarity - The Input Polarity.
2278:../Peripheral/src/ch32v30x_tim.c ****  *             TIM_ICPolarity_Rising.
2279:../Peripheral/src/ch32v30x_tim.c ****  *             TIM_ICPolarity_Falling.
2280:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_ICSelection - specifies the input to be used.
2281:../Peripheral/src/ch32v30x_tim.c ****  *             TIM_ICSelection_DirectTI - TIM Input 1 is selected to be
2282:../Peripheral/src/ch32v30x_tim.c ****  *        connected to IC1.
2283:../Peripheral/src/ch32v30x_tim.c ****  *             TIM_ICSelection_IndirectTI - TIM Input 1 is selected to be
2284:../Peripheral/src/ch32v30x_tim.c ****  *        connected to IC2.
2285:../Peripheral/src/ch32v30x_tim.c ****  *             TIM_ICSelection_TRC - TIM Input 1 is selected to be connected
2286:../Peripheral/src/ch32v30x_tim.c ****  *        to TRC.
2287:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_ICFilter - Specifies the Input Capture Filter.
2288:../Peripheral/src/ch32v30x_tim.c ****  *            This parameter must be a value between 0x00 and 0x0F.
2289:../Peripheral/src/ch32v30x_tim.c ****  *
2290:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
2291:../Peripheral/src/ch32v30x_tim.c ****  */
2292:../Peripheral/src/ch32v30x_tim.c **** static void TI3_Config(TIM_TypeDef *TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
2293:../Peripheral/src/ch32v30x_tim.c ****                        uint16_t TIM_ICFilter)
2294:../Peripheral/src/ch32v30x_tim.c **** {
2295:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 3744              		.loc 1 2295 5
2296:../Peripheral/src/ch32v30x_tim.c **** 
2297:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER &= (uint16_t) ~((uint16_t)TIM_CC3E);
 3745              		.loc 1 2297 5
 3746              		.loc 1 2297 9 is_stmt 0
 3747 005a 1A30     		lhu	a4,32(s0)
2298:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 = TIMx->CHCTLR2;
2299:../Peripheral/src/ch32v30x_tim.c ****     tmpccer = TIMx->CCER;
2300:../Peripheral/src/ch32v30x_tim.c ****     tmp = (uint16_t)(TIM_ICPolarity << 8);
2301:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 &= (uint16_t)(((uint16_t) ~((uint16_t)TIM_CC3S)) & ((uint16_t) ~((uint16_t)TIM_IC3F)))
2302:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 3748              		.loc 1 2302 46
 3749 005c 9206     		slli	a3,a3,4
2300:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 &= (uint16_t)(((uint16_t) ~((uint16_t)TIM_CC3S)) & ((uint16_t) ~((uint16_t)TIM_IC3F)))
 3750              		.loc 1 2300 9
 3751 005e 13988700 		slli	a6,a5,8
2297:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 = TIMx->CHCTLR2;
 3752              		.loc 1 2297 9
 3753 0062 4207     		slli	a4,a4,16
 3754 0064 4183     		srli	a4,a4,16
2297:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 = TIMx->CHCTLR2;
 3755              		.loc 1 2297 16
 3756 0066 1377F7EF 		andi	a4,a4,-257
 3757 006a 4207     		slli	a4,a4,16
 3758 006c 4183     		srli	a4,a4,16
 3759 006e 1AB0     		sh	a4,32(s0)
2298:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 = TIMx->CHCTLR2;
 3760              		.loc 1 2298 5 is_stmt 1
2298:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 = TIMx->CHCTLR2;
 3761              		.loc 1 2298 14 is_stmt 0
 3762 0070 4A2C     		lhu	a0,28(s0)
2299:../Peripheral/src/ch32v30x_tim.c ****     tmp = (uint16_t)(TIM_ICPolarity << 8);
 3763              		.loc 1 2299 13
 3764 0072 1A30     		lhu	a4,32(s0)
2300:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 &= (uint16_t)(((uint16_t) ~((uint16_t)TIM_CC3S)) & ((uint16_t) ~((uint16_t)TIM_IC3F)))
 3765              		.loc 1 2300 9
 3766 0074 4208     		slli	a6,a6,16
2298:../Peripheral/src/ch32v30x_tim.c ****     tmpccer = TIMx->CCER;
 3767              		.loc 1 2298 14
 3768 0076 4205     		slli	a0,a0,16
 3769 0078 4181     		srli	a0,a0,16
 3770              	.LVL377:
2299:../Peripheral/src/ch32v30x_tim.c ****     tmp = (uint16_t)(TIM_ICPolarity << 8);
 3771              		.loc 1 2299 5 is_stmt 1
2301:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 3772              		.loc 1 2301 14 is_stmt 0
 3773 007a 1375C5F0 		andi	a0,a0,-244
 3774              	.LVL378:
 3775 007e 518D     		or	a0,a2,a0
 3776              		.loc 1 2302 14
 3777 0080 558D     		or	a0,a0,a3
2303:../Peripheral/src/ch32v30x_tim.c **** 
2304:../Peripheral/src/ch32v30x_tim.c ****     if((TIMx == TIM1) || (TIMx == TIM2) || (TIMx == TIM3) || (TIMx == TIM4) ||
 3778              		.loc 1 2304 7
 3779 0082 B7360140 		li	a3,1073819648
2299:../Peripheral/src/ch32v30x_tim.c ****     tmp = (uint16_t)(TIM_ICPolarity << 8);
 3780              		.loc 1 2299 13
 3781 0086 4207     		slli	a4,a4,16
2302:../Peripheral/src/ch32v30x_tim.c **** 
 3782              		.loc 1 2302 14
 3783 0088 4205     		slli	a0,a0,16
 3784              		.loc 1 2304 7
 3785 008a 138606C0 		addi	a2,a3,-1024
2299:../Peripheral/src/ch32v30x_tim.c ****     tmp = (uint16_t)(TIM_ICPolarity << 8);
 3786              		.loc 1 2299 13
 3787 008e 4183     		srli	a4,a4,16
 3788              	.LVL379:
2300:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 &= (uint16_t)(((uint16_t) ~((uint16_t)TIM_CC3S)) & ((uint16_t) ~((uint16_t)TIM_IC3F)))
 3789              		.loc 1 2300 5 is_stmt 1
2300:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 &= (uint16_t)(((uint16_t) ~((uint16_t)TIM_CC3S)) & ((uint16_t) ~((uint16_t)TIM_IC3F)))
 3790              		.loc 1 2300 9 is_stmt 0
 3791 0090 13580801 		srli	a6,a6,16
 3792              	.LVL380:
2301:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 3793              		.loc 1 2301 5 is_stmt 1
2302:../Peripheral/src/ch32v30x_tim.c **** 
 3794              		.loc 1 2302 5
2302:../Peripheral/src/ch32v30x_tim.c **** 
 3795              		.loc 1 2302 14 is_stmt 0
 3796 0094 4181     		srli	a0,a0,16
 3797              	.LVL381:
 3798              		.loc 1 2304 5 is_stmt 1
 3799              		.loc 1 2304 7 is_stmt 0
 3800 0096 6302C404 		beq	s0,a2,.L170
 3801              		.loc 1 2304 23
 3802 009a 37060040 		li	a2,1073741824
 3803 009e 630EC402 		beq	s0,a2,.L170
 3804              		.loc 1 2304 41
 3805 00a2 13060640 		addi	a2,a2,1024
 3806 00a6 630AC402 		beq	s0,a2,.L170
 3807              		.loc 1 2304 59
 3808 00aa 37160040 		li	a2,1073745920
 3809 00ae 93080680 		addi	a7,a2,-2048
 3810 00b2 63041403 		beq	s0,a7,.L170
 3811              		.loc 1 2304 77
 3812 00b6 130606C0 		addi	a2,a2,-1024
 3813 00ba 6300C402 		beq	s0,a2,.L170
2305:../Peripheral/src/ch32v30x_tim.c ****        (TIMx == TIM5) || (TIMx == TIM8) || (TIMx == TIM9) || (TIMx == TIM10))
 3814              		.loc 1 2305 23
 3815 00be 93860640 		addi	a3,a3,1024
 3816 00c2 630CD400 		beq	s0,a3,.L170
 3817              		.loc 1 2305 41
 3818 00c6 B7560140 		li	a3,1073827840
 3819 00ca 938606C0 		addi	a3,a3,-1024
 3820 00ce 6306D400 		beq	s0,a3,.L170
 3821              		.loc 1 2305 59
 3822 00d2 B7560140 		li	a3,1073827840
 3823 00d6 6310D402 		bne	s0,a3,.L171
 3824              	.L170:
2306:../Peripheral/src/ch32v30x_tim.c ****     {
2307:../Peripheral/src/ch32v30x_tim.c ****         tmpccer &= (uint16_t) ~((uint16_t)(TIM_CC3P));
 3825              		.loc 1 2307 9 is_stmt 1
 3826              	.LVL382:
2308:../Peripheral/src/ch32v30x_tim.c ****         tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CC3E);
 3827              		.loc 1 2308 9
2307:../Peripheral/src/ch32v30x_tim.c ****         tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CC3E);
 3828              		.loc 1 2307 17 is_stmt 0
 3829 00da 1377F7DF 		andi	a4,a4,-513
 3830              	.LVL383:
 3831              		.loc 1 2308 17
 3832 00de 3368E800 		or	a6,a6,a4
 3833              	.LVL384:
 3834 00e2 13670810 		ori	a4,a6,256
 3835              	.LVL385:
 3836              	.L172:
2309:../Peripheral/src/ch32v30x_tim.c ****     }
2310:../Peripheral/src/ch32v30x_tim.c ****     else
2311:../Peripheral/src/ch32v30x_tim.c ****     {
2312:../Peripheral/src/ch32v30x_tim.c ****         tmpccer &= (uint16_t) ~((uint16_t)(TIM_CC3P | TIM_CC3NP));
2313:../Peripheral/src/ch32v30x_tim.c ****         tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CC3E);
2314:../Peripheral/src/ch32v30x_tim.c ****     }
2315:../Peripheral/src/ch32v30x_tim.c **** 
2316:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 = tmpccmr2;
 3837              		.loc 1 2316 5 is_stmt 1
 3838              		.loc 1 2316 19 is_stmt 0
 3839 00e6 4AAC     		sh	a0,28(s0)
2317:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
 3840              		.loc 1 2317 5 is_stmt 1
 3841              		.loc 1 2317 16 is_stmt 0
 3842 00e8 1AB0     		sh	a4,32(s0)
 3843              	.LVL386:
 3844              	.LBE15:
 3845              	.LBE14:
 342:../Peripheral/src/ch32v30x_tim.c ****     }
 3846              		.loc 1 342 9 is_stmt 1
 3847 00ea 2285     		mv	a0,s0
 3848 00ec 97000000 		call	TIM_SetIC3Prescaler
 3848      E7800000 
 3849              	.LVL387:
 3850 00f4 25BF     		j	.L165
 3851              	.LVL388:
 3852              	.L171:
 3853              	.LBB17:
 3854              	.LBB16:
2312:../Peripheral/src/ch32v30x_tim.c ****         tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CC3E);
 3855              		.loc 1 2312 9
2313:../Peripheral/src/ch32v30x_tim.c ****     }
 3856              		.loc 1 2313 9
2312:../Peripheral/src/ch32v30x_tim.c ****         tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CC3E);
 3857              		.loc 1 2312 17 is_stmt 0
 3858 00f6 FD76     		li	a3,-4096
 3859 00f8 9386F65F 		addi	a3,a3,1535
 3860 00fc 758F     		and	a4,a4,a3
 3861              	.LVL389:
2313:../Peripheral/src/ch32v30x_tim.c ****     }
 3862              		.loc 1 2313 17
 3863 00fe 5D8F     		or	a4,a5,a4
 3864 0100 13670710 		ori	a4,a4,256
 3865              	.LVL390:
 3866 0104 CDB7     		j	.L172
 3867              	.LVL391:
 3868              	.L169:
 3869              	.LBE16:
 3870              	.LBE17:
 346:../Peripheral/src/ch32v30x_tim.c ****                    TIM_ICInitStruct->TIM_ICSelection,
 3871              		.loc 1 346 9 is_stmt 1
 3872              	.LBB18:
 3873              	.LBB19:
2318:../Peripheral/src/ch32v30x_tim.c **** }
2319:../Peripheral/src/ch32v30x_tim.c **** 
2320:../Peripheral/src/ch32v30x_tim.c **** /*********************************************************************
2321:../Peripheral/src/ch32v30x_tim.c ****  * @fn      TI4_Config
2322:../Peripheral/src/ch32v30x_tim.c ****  *
2323:../Peripheral/src/ch32v30x_tim.c ****  * @brief   Configure the TI4 as Input.
2324:../Peripheral/src/ch32v30x_tim.c ****  *
2325:../Peripheral/src/ch32v30x_tim.c ****  * @param   TIMx - where x can be 1 to 4 select the TIM peripheral.
2326:../Peripheral/src/ch32v30x_tim.c ****  *          IM_ICPolarity - The Input Polarity.
2327:../Peripheral/src/ch32v30x_tim.c ****  *             TIM_ICPolarity_Rising.
2328:../Peripheral/src/ch32v30x_tim.c ****  *             TIM_ICPolarity_Falling.
2329:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_ICSelection - specifies the input to be used.
2330:../Peripheral/src/ch32v30x_tim.c ****  *             TIM_ICSelection_DirectTI - TIM Input 1 is selected to be
2331:../Peripheral/src/ch32v30x_tim.c ****  *        connected to IC1.
2332:../Peripheral/src/ch32v30x_tim.c ****  *             TIM_ICSelection_IndirectTI - TIM Input 1 is selected to be
2333:../Peripheral/src/ch32v30x_tim.c ****  *        connected to IC2.
2334:../Peripheral/src/ch32v30x_tim.c ****  *             TIM_ICSelection_TRC - TIM Input 1 is selected to be connected
2335:../Peripheral/src/ch32v30x_tim.c ****  *        to TRC.
2336:../Peripheral/src/ch32v30x_tim.c ****  *          TIM_ICFilter - Specifies the Input Capture Filter.
2337:../Peripheral/src/ch32v30x_tim.c ****  *            This parameter must be a value between 0x00 and 0x0F.
2338:../Peripheral/src/ch32v30x_tim.c ****  *
2339:../Peripheral/src/ch32v30x_tim.c ****  * @return  none
2340:../Peripheral/src/ch32v30x_tim.c ****  */
2341:../Peripheral/src/ch32v30x_tim.c **** static void TI4_Config(TIM_TypeDef *TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
2342:../Peripheral/src/ch32v30x_tim.c ****                        uint16_t TIM_ICFilter)
2343:../Peripheral/src/ch32v30x_tim.c **** {
2344:../Peripheral/src/ch32v30x_tim.c ****     uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 3874              		.loc 1 2344 5
2345:../Peripheral/src/ch32v30x_tim.c **** 
2346:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER &= (uint16_t) ~((uint16_t)TIM_CC4E);
 3875              		.loc 1 2346 5
 3876              		.loc 1 2346 9 is_stmt 0
 3877 0106 1A30     		lhu	a4,32(s0)
 3878              		.loc 1 2346 16
 3879 0108 7D75     		li	a0,-4096
 3880 010a 7D15     		addi	a0,a0,-1
 3881 010c 698F     		and	a4,a4,a0
 3882 010e 1AB0     		sh	a4,32(s0)
2347:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 = TIMx->CHCTLR2;
 3883              		.loc 1 2347 5 is_stmt 1
 3884              		.loc 1 2347 14 is_stmt 0
 3885 0110 5A2C     		lhu	a4,28(s0)
 3886              	.LVL392:
2348:../Peripheral/src/ch32v30x_tim.c ****     tmpccer = TIMx->CCER;
 3887              		.loc 1 2348 5 is_stmt 1
2349:../Peripheral/src/ch32v30x_tim.c ****     tmp = (uint16_t)(TIM_ICPolarity << 12);
2350:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CC4S) & ((uint16_t) ~((uint16_t)TIM_IC4F)));
 3888              		.loc 1 2350 14 is_stmt 0
 3889 0112 8568     		li	a7,4096
2351:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
2352:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 3890              		.loc 1 2352 17
 3891 0114 B206     		slli	a3,a3,12
2348:../Peripheral/src/ch32v30x_tim.c ****     tmp = (uint16_t)(TIM_ICPolarity << 12);
 3892              		.loc 1 2348 13
 3893 0116 0A30     		lhu	a0,32(s0)
2350:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 3894              		.loc 1 2350 14
 3895 0118 9388F8CF 		addi	a7,a7,-769
2351:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 3896              		.loc 1 2351 17
 3897 011c 2206     		slli	a2,a2,8
 3898              		.loc 1 2352 14
 3899 011e 558E     		or	a2,a2,a3
2350:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 3900              		.loc 1 2350 14
 3901 0120 33771701 		and	a4,a4,a7
 3902              	.LVL393:
 3903              		.loc 1 2352 14
 3904 0124 518F     		or	a4,a4,a2
2349:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CC4S) & ((uint16_t) ~((uint16_t)TIM_IC4F)));
 3905              		.loc 1 2349 9
 3906 0126 1398C700 		slli	a6,a5,12
2353:../Peripheral/src/ch32v30x_tim.c **** 
2354:../Peripheral/src/ch32v30x_tim.c ****     if((TIMx == TIM1) || (TIMx == TIM2) || (TIMx == TIM3) || (TIMx == TIM4) ||
 3907              		.loc 1 2354 7
 3908 012a B7360140 		li	a3,1073819648
2348:../Peripheral/src/ch32v30x_tim.c ****     tmp = (uint16_t)(TIM_ICPolarity << 12);
 3909              		.loc 1 2348 13
 3910 012e 4205     		slli	a0,a0,16
2349:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CC4S) & ((uint16_t) ~((uint16_t)TIM_IC4F)));
 3911              		.loc 1 2349 9
 3912 0130 4208     		slli	a6,a6,16
2352:../Peripheral/src/ch32v30x_tim.c **** 
 3913              		.loc 1 2352 14
 3914 0132 4207     		slli	a4,a4,16
 3915              		.loc 1 2354 7
 3916 0134 138606C0 		addi	a2,a3,-1024
2348:../Peripheral/src/ch32v30x_tim.c ****     tmp = (uint16_t)(TIM_ICPolarity << 12);
 3917              		.loc 1 2348 13
 3918 0138 4181     		srli	a0,a0,16
 3919              	.LVL394:
2349:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CC4S) & ((uint16_t) ~((uint16_t)TIM_IC4F)));
 3920              		.loc 1 2349 5 is_stmt 1
2349:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CC4S) & ((uint16_t) ~((uint16_t)TIM_IC4F)));
 3921              		.loc 1 2349 9 is_stmt 0
 3922 013a 13580801 		srli	a6,a6,16
 3923              	.LVL395:
2350:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 3924              		.loc 1 2350 5 is_stmt 1
2351:../Peripheral/src/ch32v30x_tim.c ****     tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 3925              		.loc 1 2351 5
2352:../Peripheral/src/ch32v30x_tim.c **** 
 3926              		.loc 1 2352 5
2352:../Peripheral/src/ch32v30x_tim.c **** 
 3927              		.loc 1 2352 14 is_stmt 0
 3928 013e 4183     		srli	a4,a4,16
 3929              	.LVL396:
 3930              		.loc 1 2354 5 is_stmt 1
 3931              		.loc 1 2354 7 is_stmt 0
 3932 0140 6302C404 		beq	s0,a2,.L173
 3933              		.loc 1 2354 23
 3934 0144 37060040 		li	a2,1073741824
 3935 0148 630EC402 		beq	s0,a2,.L173
 3936              		.loc 1 2354 41
 3937 014c 13060640 		addi	a2,a2,1024
 3938 0150 630AC402 		beq	s0,a2,.L173
 3939              		.loc 1 2354 59
 3940 0154 37160040 		li	a2,1073745920
 3941 0158 93080680 		addi	a7,a2,-2048
 3942 015c 63041403 		beq	s0,a7,.L173
 3943              		.loc 1 2354 77
 3944 0160 130606C0 		addi	a2,a2,-1024
 3945 0164 6300C402 		beq	s0,a2,.L173
2355:../Peripheral/src/ch32v30x_tim.c ****        (TIMx == TIM5) || (TIMx == TIM8) || (TIMx == TIM9) || (TIMx == TIM10))
 3946              		.loc 1 2355 23
 3947 0168 93860640 		addi	a3,a3,1024
 3948 016c 630CD400 		beq	s0,a3,.L173
 3949              		.loc 1 2355 41
 3950 0170 B7560140 		li	a3,1073827840
 3951 0174 938606C0 		addi	a3,a3,-1024
 3952 0178 6306D400 		beq	s0,a3,.L173
 3953              		.loc 1 2355 59
 3954 017c B7560140 		li	a3,1073827840
 3955 0180 6312D402 		bne	s0,a3,.L174
 3956              	.L173:
2356:../Peripheral/src/ch32v30x_tim.c ****     {
2357:../Peripheral/src/ch32v30x_tim.c ****         tmpccer &= (uint16_t) ~((uint16_t)(TIM_CC4P));
 3957              		.loc 1 2357 9 is_stmt 1
 3958              	.LVL397:
2358:../Peripheral/src/ch32v30x_tim.c ****         tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CC4E);
 3959              		.loc 1 2358 9
2357:../Peripheral/src/ch32v30x_tim.c ****         tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CC4E);
 3960              		.loc 1 2357 17 is_stmt 0
 3961 0184 F977     		li	a5,-8192
 3962 0186 FD17     		addi	a5,a5,-1
 3963 0188 E98F     		and	a5,a0,a5
 3964              		.loc 1 2358 17
 3965 018a 3368F800 		or	a6,a6,a5
 3966              	.LVL398:
 3967 018e 8567     		li	a5,4096
 3968 0190 B367F800 		or	a5,a6,a5
 3969              	.LVL399:
 3970              	.L175:
2359:../Peripheral/src/ch32v30x_tim.c ****     }
2360:../Peripheral/src/ch32v30x_tim.c ****     else
2361:../Peripheral/src/ch32v30x_tim.c ****     {
2362:../Peripheral/src/ch32v30x_tim.c ****         tmpccer &= (uint16_t) ~((uint16_t)(TIM_CC3P));
2363:../Peripheral/src/ch32v30x_tim.c ****         tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CC4E);
2364:../Peripheral/src/ch32v30x_tim.c ****     }
2365:../Peripheral/src/ch32v30x_tim.c **** 
2366:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CHCTLR2 = tmpccmr2;
 3971              		.loc 1 2366 5 is_stmt 1
 3972              		.loc 1 2366 19 is_stmt 0
 3973 0194 5AAC     		sh	a4,28(s0)
2367:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CCER = tmpccer;
 3974              		.loc 1 2367 5 is_stmt 1
 3975              		.loc 1 2367 16 is_stmt 0
 3976 0196 1EB0     		sh	a5,32(s0)
 3977              	.LVL400:
 3978              	.LBE19:
 3979              	.LBE18:
 349:../Peripheral/src/ch32v30x_tim.c ****     }
 3980              		.loc 1 349 9 is_stmt 1
 3981 0198 2285     		mv	a0,s0
 3982 019a 97000000 		call	TIM_SetIC4Prescaler
 3982      E7800000 
 3983              	.LVL401:
 351:../Peripheral/src/ch32v30x_tim.c **** 
 3984              		.loc 1 351 1 is_stmt 0
 3985 01a2 69B5     		j	.L165
 3986              	.LVL402:
 3987              	.L174:
 3988              	.LBB21:
 3989              	.LBB20:
2362:../Peripheral/src/ch32v30x_tim.c ****         tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CC4E);
 3990              		.loc 1 2362 9 is_stmt 1
2363:../Peripheral/src/ch32v30x_tim.c ****     }
 3991              		.loc 1 2363 9
2362:../Peripheral/src/ch32v30x_tim.c ****         tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CC4E);
 3992              		.loc 1 2362 17 is_stmt 0
 3993 01a4 1375F5DF 		andi	a0,a0,-513
 3994              	.LVL403:
2363:../Peripheral/src/ch32v30x_tim.c ****     }
 3995              		.loc 1 2363 17
 3996 01a8 C98F     		or	a5,a5,a0
 3997 01aa 8566     		li	a3,4096
 3998 01ac D58F     		or	a5,a5,a3
 3999              	.LVL404:
 4000 01ae DDB7     		j	.L175
 4001              	.LBE20:
 4002              	.LBE21:
 4003              		.cfi_endproc
 4004              	.LFE35:
 4006              		.section	.text.TIM_SetClockDivision,"ax",@progbits
 4007              		.align	1
 4008              		.globl	TIM_SetClockDivision
 4010              	TIM_SetClockDivision:
 4011              	.LFB105:
1958:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CTLR1 &= (uint16_t) ~((uint16_t)TIM_CTLR1_CKD);
 4012              		.loc 1 1958 1 is_stmt 1
 4013              		.cfi_startproc
 4014              	.LVL405:
1959:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CTLR1 |= TIM_CKD;
 4015              		.loc 1 1959 5
1959:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CTLR1 |= TIM_CKD;
 4016              		.loc 1 1959 9 is_stmt 0
 4017 0000 1E21     		lhu	a5,0(a0)
 4018 0002 C207     		slli	a5,a5,16
 4019 0004 C183     		srli	a5,a5,16
1959:../Peripheral/src/ch32v30x_tim.c ****     TIMx->CTLR1 |= TIM_CKD;
 4020              		.loc 1 1959 17
 4021 0006 93F7F7CF 		andi	a5,a5,-769
 4022 000a C207     		slli	a5,a5,16
 4023 000c C183     		srli	a5,a5,16
 4024 000e 1EA1     		sh	a5,0(a0)
1960:../Peripheral/src/ch32v30x_tim.c **** }
 4025              		.loc 1 1960 5 is_stmt 1
1960:../Peripheral/src/ch32v30x_tim.c **** }
 4026              		.loc 1 1960 9 is_stmt 0
 4027 0010 1E21     		lhu	a5,0(a0)
1960:../Peripheral/src/ch32v30x_tim.c **** }
 4028              		.loc 1 1960 17
 4029 0012 CD8F     		or	a5,a5,a1
 4030 0014 1EA1     		sh	a5,0(a0)
1961:../Peripheral/src/ch32v30x_tim.c **** 
 4031              		.loc 1 1961 1
 4032 0016 8280     		ret
 4033              		.cfi_endproc
 4034              	.LFE105:
 4036              		.section	.text.TIM_GetCapture1,"ax",@progbits
 4037              		.align	1
 4038              		.globl	TIM_GetCapture1
 4040              	TIM_GetCapture1:
 4041              	.LFB106:
1973:../Peripheral/src/ch32v30x_tim.c ****     return TIMx->CH1CVR;
 4042              		.loc 1 1973 1 is_stmt 1
 4043              		.cfi_startproc
 4044              	.LVL406:
1974:../Peripheral/src/ch32v30x_tim.c **** }
 4045              		.loc 1 1974 5
1974:../Peripheral/src/ch32v30x_tim.c **** }
 4046              		.loc 1 1974 16 is_stmt 0
 4047 0000 4A39     		lhu	a0,52(a0)
 4048              	.LVL407:
1975:../Peripheral/src/ch32v30x_tim.c **** 
 4049              		.loc 1 1975 1
 4050 0002 8280     		ret
 4051              		.cfi_endproc
 4052              	.LFE106:
 4054              		.section	.text.TIM_GetCapture2,"ax",@progbits
 4055              		.align	1
 4056              		.globl	TIM_GetCapture2
 4058              	TIM_GetCapture2:
 4059              	.LFB107:
1987:../Peripheral/src/ch32v30x_tim.c ****     return TIMx->CH2CVR;
 4060              		.loc 1 1987 1 is_stmt 1
 4061              		.cfi_startproc
 4062              	.LVL408:
1988:../Peripheral/src/ch32v30x_tim.c **** }
 4063              		.loc 1 1988 5
1988:../Peripheral/src/ch32v30x_tim.c **** }
 4064              		.loc 1 1988 16 is_stmt 0
 4065 0000 0A3D     		lhu	a0,56(a0)
 4066              	.LVL409:
1989:../Peripheral/src/ch32v30x_tim.c **** 
 4067              		.loc 1 1989 1
 4068 0002 8280     		ret
 4069              		.cfi_endproc
 4070              	.LFE107:
 4072              		.section	.text.TIM_GetCapture3,"ax",@progbits
 4073              		.align	1
 4074              		.globl	TIM_GetCapture3
 4076              	TIM_GetCapture3:
 4077              	.LFB108:
2001:../Peripheral/src/ch32v30x_tim.c ****     return TIMx->CH3CVR;
 4078              		.loc 1 2001 1 is_stmt 1
 4079              		.cfi_startproc
 4080              	.LVL410:
2002:../Peripheral/src/ch32v30x_tim.c **** }
 4081              		.loc 1 2002 5
2002:../Peripheral/src/ch32v30x_tim.c **** }
 4082              		.loc 1 2002 16 is_stmt 0
 4083 0000 4A3D     		lhu	a0,60(a0)
 4084              	.LVL411:
2003:../Peripheral/src/ch32v30x_tim.c **** 
 4085              		.loc 1 2003 1
 4086 0002 8280     		ret
 4087              		.cfi_endproc
 4088              	.LFE108:
 4090              		.section	.text.TIM_GetCapture4,"ax",@progbits
 4091              		.align	1
 4092              		.globl	TIM_GetCapture4
 4094              	TIM_GetCapture4:
 4095              	.LFB109:
2015:../Peripheral/src/ch32v30x_tim.c ****     return TIMx->CH4CVR;
 4096              		.loc 1 2015 1 is_stmt 1
 4097              		.cfi_startproc
 4098              	.LVL412:
2016:../Peripheral/src/ch32v30x_tim.c **** }
 4099              		.loc 1 2016 5
2016:../Peripheral/src/ch32v30x_tim.c **** }
 4100              		.loc 1 2016 16 is_stmt 0
 4101 0000 03550504 		lhu	a0,64(a0)
 4102              	.LVL413:
2017:../Peripheral/src/ch32v30x_tim.c **** 
 4103              		.loc 1 2017 1
 4104 0004 8280     		ret
 4105              		.cfi_endproc
 4106              	.LFE109:
 4108              		.section	.text.TIM_GetCounter,"ax",@progbits
 4109              		.align	1
 4110              		.globl	TIM_GetCounter
 4112              	TIM_GetCounter:
 4113              	.LFB110:
2029:../Peripheral/src/ch32v30x_tim.c ****     return TIMx->CNT;
 4114              		.loc 1 2029 1 is_stmt 1
 4115              		.cfi_startproc
 4116              	.LVL414:
2030:../Peripheral/src/ch32v30x_tim.c **** }
 4117              		.loc 1 2030 5
2030:../Peripheral/src/ch32v30x_tim.c **** }
 4118              		.loc 1 2030 16 is_stmt 0
 4119 0000 4A31     		lhu	a0,36(a0)
 4120              	.LVL415:
2031:../Peripheral/src/ch32v30x_tim.c **** 
 4121              		.loc 1 2031 1
 4122 0002 8280     		ret
 4123              		.cfi_endproc
 4124              	.LFE110:
 4126              		.section	.text.TIM_GetPrescaler,"ax",@progbits
 4127              		.align	1
 4128              		.globl	TIM_GetPrescaler
 4130              	TIM_GetPrescaler:
 4131              	.LFB111:
2043:../Peripheral/src/ch32v30x_tim.c ****     return TIMx->PSC;
 4132              		.loc 1 2043 1 is_stmt 1
 4133              		.cfi_startproc
 4134              	.LVL416:
2044:../Peripheral/src/ch32v30x_tim.c **** }
 4135              		.loc 1 2044 5
2044:../Peripheral/src/ch32v30x_tim.c **** }
 4136              		.loc 1 2044 16 is_stmt 0
 4137 0000 0A35     		lhu	a0,40(a0)
 4138              	.LVL417:
2045:../Peripheral/src/ch32v30x_tim.c **** 
 4139              		.loc 1 2045 1
 4140 0002 8280     		ret
 4141              		.cfi_endproc
 4142              	.LFE111:
 4144              		.section	.text.TIM_GetFlagStatus,"ax",@progbits
 4145              		.align	1
 4146              		.globl	TIM_GetFlagStatus
 4148              	TIM_GetFlagStatus:
 4149              	.LFB112:
2070:../Peripheral/src/ch32v30x_tim.c ****     ITStatus bitstatus = RESET;
 4150              		.loc 1 2070 1 is_stmt 1
 4151              		.cfi_startproc
 4152              	.LVL418:
2071:../Peripheral/src/ch32v30x_tim.c **** 
 4153              		.loc 1 2071 5
2073:../Peripheral/src/ch32v30x_tim.c ****     {
 4154              		.loc 1 2073 5
2073:../Peripheral/src/ch32v30x_tim.c ****     {
 4155              		.loc 1 2073 13 is_stmt 0
 4156 0000 0A29     		lhu	a0,16(a0)
 4157              	.LVL419:
2082:../Peripheral/src/ch32v30x_tim.c **** }
 4158              		.loc 1 2082 5 is_stmt 1
2073:../Peripheral/src/ch32v30x_tim.c ****     {
 4159              		.loc 1 2073 7 is_stmt 0
 4160 0002 6D8D     		and	a0,a0,a1
 4161              	.LVL420:
2083:../Peripheral/src/ch32v30x_tim.c **** 
 4162              		.loc 1 2083 1
 4163 0004 3335A000 		snez	a0,a0
 4164 0008 8280     		ret
 4165              		.cfi_endproc
 4166              	.LFE112:
 4168              		.section	.text.TIM_ClearFlag,"ax",@progbits
 4169              		.align	1
 4170              		.globl	TIM_ClearFlag
 4172              	TIM_ClearFlag:
 4173              	.LFB113:
2108:../Peripheral/src/ch32v30x_tim.c ****     TIMx->INTFR = (uint16_t)~TIM_FLAG;
 4174              		.loc 1 2108 1 is_stmt 1
 4175              		.cfi_startproc
 4176              	.LVL421:
2109:../Peripheral/src/ch32v30x_tim.c **** }
 4177              		.loc 1 2109 5
2109:../Peripheral/src/ch32v30x_tim.c **** }
 4178              		.loc 1 2109 19 is_stmt 0
 4179 0000 93C5F5FF 		not	a1,a1
 4180              	.LVL422:
 4181 0004 C205     		slli	a1,a1,16
 4182 0006 C181     		srli	a1,a1,16
2109:../Peripheral/src/ch32v30x_tim.c **** }
 4183              		.loc 1 2109 17
 4184 0008 0EA9     		sh	a1,16(a0)
2110:../Peripheral/src/ch32v30x_tim.c **** 
 4185              		.loc 1 2110 1
 4186 000a 8280     		ret
 4187              		.cfi_endproc
 4188              	.LFE113:
 4190              		.section	.text.TIM_GetITStatus,"ax",@progbits
 4191              		.align	1
 4192              		.globl	TIM_GetITStatus
 4194              	TIM_GetITStatus:
 4195              	.LFB114:
2131:../Peripheral/src/ch32v30x_tim.c ****     ITStatus bitstatus = RESET;
 4196              		.loc 1 2131 1 is_stmt 1
 4197              		.cfi_startproc
 4198              	.LVL423:
2132:../Peripheral/src/ch32v30x_tim.c ****     uint16_t itstatus = 0x0, itenable = 0x0;
 4199              		.loc 1 2132 5
2133:../Peripheral/src/ch32v30x_tim.c **** 
 4200              		.loc 1 2133 5
2135:../Peripheral/src/ch32v30x_tim.c **** 
 4201              		.loc 1 2135 5
2135:../Peripheral/src/ch32v30x_tim.c **** 
 4202              		.loc 1 2135 20 is_stmt 0
 4203 0000 1E29     		lhu	a5,16(a0)
 4204              	.LVL424:
2137:../Peripheral/src/ch32v30x_tim.c ****     if((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 4205              		.loc 1 2137 5 is_stmt 1
2137:../Peripheral/src/ch32v30x_tim.c ****     if((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 4206              		.loc 1 2137 20 is_stmt 0
 4207 0002 4A25     		lhu	a0,12(a0)
 4208              	.LVL425:
2138:../Peripheral/src/ch32v30x_tim.c ****     {
 4209              		.loc 1 2138 7
 4210 0004 ED8F     		and	a5,a5,a1
 4211              	.LVL426:
2137:../Peripheral/src/ch32v30x_tim.c ****     if((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 4212              		.loc 1 2137 20
 4213 0006 4205     		slli	a0,a0,16
 4214 0008 4181     		srli	a0,a0,16
 4215              	.LVL427:
2138:../Peripheral/src/ch32v30x_tim.c ****     {
 4216              		.loc 1 2138 5 is_stmt 1
2138:../Peripheral/src/ch32v30x_tim.c ****     {
 4217              		.loc 1 2138 7 is_stmt 0
 4218 000a 89C7     		beq	a5,zero,.L188
2138:../Peripheral/src/ch32v30x_tim.c ****     {
 4219              		.loc 1 2138 38 discriminator 1
 4220 000c 6D8D     		and	a0,a0,a1
 4221              	.LVL428:
 4222 000e 3335A000 		snez	a0,a0
 4223 0012 8280     		ret
 4224              	.LVL429:
 4225              	.L188:
2144:../Peripheral/src/ch32v30x_tim.c ****     }
 4226              		.loc 1 2144 19
 4227 0014 0145     		li	a0,0
 4228              	.LVL430:
2147:../Peripheral/src/ch32v30x_tim.c **** }
 4229              		.loc 1 2147 5 is_stmt 1
2148:../Peripheral/src/ch32v30x_tim.c **** 
 4230              		.loc 1 2148 1 is_stmt 0
 4231 0016 8280     		ret
 4232              		.cfi_endproc
 4233              	.LFE114:
 4235              		.section	.text.TIM_ClearITPendingBit,"ax",@progbits
 4236              		.align	1
 4237              		.globl	TIM_ClearITPendingBit
 4239              	TIM_ClearITPendingBit:
 4240              	.LFB123:
 4241              		.cfi_startproc
2168:../Peripheral/src/ch32v30x_tim.c **** {
 4242              		.loc 1 2168 6 is_stmt 1
 4243 0000 93C5F5FF 		not	a1,a1
 4244 0004 C205     		slli	a1,a1,16
 4245 0006 C181     		srli	a1,a1,16
 4246 0008 0EA9     		sh	a1,16(a0)
 4247 000a 8280     		ret
 4248              		.cfi_endproc
 4249              	.LFE123:
 4251              		.text
 4252              	.Letext0:
 4253              		.file 2 "d:\\software\\mounriver_studio\\toolchain\\risc-v embedded gcc12\\riscv-none-elf\\include
 4254              		.file 3 "d:\\software\\mounriver_studio\\toolchain\\risc-v embedded gcc12\\riscv-none-elf\\include
 4255              		.file 4 "C:\\Users\\localhost\\Documents\\turbomoskal-repo\\qqexpert\\firmware\\MasterController\\
 4256              		.file 5 "C:\\Users\\localhost\\Documents\\turbomoskal-repo\\qqexpert\\firmware\\MasterController\\
 4257              		.file 6 "C:\\Users\\localhost\\Documents\\turbomoskal-repo\\qqexpert\\firmware\\MasterController\\
 4258              		.file 7 "C:\\Users\\localhost\\Documents\\turbomoskal-repo\\qqexpert\\firmware\\MasterController\\
DEFINED SYMBOLS
                            *ABS*:0000000000000000 ch32v30x_tim.c
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:13     .text.TI1_Config:0000000000000000 TI1_Config
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:17     .text.TI1_Config:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:19     .text.TI1_Config:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:20     .text.TI1_Config:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:21     .text.TI1_Config:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:22     .text.TI1_Config:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:22     .text.TI1_Config:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:24     .text.TI1_Config:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:27     .text.TI1_Config:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:30     .text.TI1_Config:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:33     .text.TI1_Config:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:38     .text.TI1_Config:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:39     .text.TI1_Config:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:41     .text.TI1_Config:0000000000000014 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:43     .text.TI1_Config:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:45     .text.TI1_Config:000000000000001a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:49     .text.TI1_Config:000000000000001e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:50     .text.TI1_Config:000000000000001e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:53     .text.TI1_Config:0000000000000022 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:55     .text.TI1_Config:0000000000000024 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:57     .text.TI1_Config:0000000000000026 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:59     .text.TI1_Config:0000000000000028 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:61     .text.TI1_Config:000000000000002c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:64     .text.TI1_Config:000000000000002e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:65     .text.TI1_Config:000000000000002e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:66     .text.TI1_Config:000000000000002e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:69     .text.TI1_Config:0000000000000030 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:70     .text.TI1_Config:0000000000000030 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:72     .text.TI1_Config:0000000000000034 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:75     .text.TI1_Config:000000000000003c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:78     .text.TI1_Config:0000000000000044 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:82     .text.TI1_Config:0000000000000050 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:85     .text.TI1_Config:0000000000000058 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:88     .text.TI1_Config:0000000000000060 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:92     .text.TI1_Config:000000000000006c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:96     .text.TI1_Config:0000000000000070 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:97     .text.TI1_Config:0000000000000070 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:98     .text.TI1_Config:0000000000000070 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:102    .text.TI1_Config:0000000000000072 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:107    .text.TI1_Config:0000000000000078 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:108    .text.TI1_Config:0000000000000078 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:110    .text.TI1_Config:000000000000007a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:111    .text.TI1_Config:000000000000007a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:113    .text.TI1_Config:000000000000007c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:117    .text.TI1_Config:000000000000007e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:118    .text.TI1_Config:000000000000007e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:119    .text.TI1_Config:000000000000007e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:122    .text.TI1_Config:0000000000000082 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:128    .text.TI2_Config:0000000000000000 TI2_Config
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:131    .text.TI2_Config:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:133    .text.TI2_Config:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:134    .text.TI2_Config:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:135    .text.TI2_Config:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:136    .text.TI2_Config:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:136    .text.TI2_Config:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:138    .text.TI2_Config:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:140    .text.TI2_Config:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:143    .text.TI2_Config:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:146    .text.TI2_Config:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:151    .text.TI2_Config:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:152    .text.TI2_Config:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:155    .text.TI2_Config:0000000000000014 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:156    .text.TI2_Config:0000000000000014 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:158    .text.TI2_Config:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:160    .text.TI2_Config:000000000000001a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:163    .text.TI2_Config:000000000000001c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:165    .text.TI2_Config:000000000000001e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:168    .text.TI2_Config:0000000000000022 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:170    .text.TI2_Config:0000000000000024 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:172    .text.TI2_Config:0000000000000028 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:174    .text.TI2_Config:000000000000002c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:176    .text.TI2_Config:000000000000002e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:178    .text.TI2_Config:0000000000000030 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:180    .text.TI2_Config:0000000000000032 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:182    .text.TI2_Config:0000000000000036 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:185    .text.TI2_Config:0000000000000038 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:186    .text.TI2_Config:0000000000000038 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:189    .text.TI2_Config:000000000000003c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:190    .text.TI2_Config:000000000000003c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:191    .text.TI2_Config:000000000000003c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:192    .text.TI2_Config:000000000000003c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:195    .text.TI2_Config:000000000000003e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:196    .text.TI2_Config:000000000000003e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:198    .text.TI2_Config:0000000000000042 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:201    .text.TI2_Config:000000000000004a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:204    .text.TI2_Config:0000000000000052 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:208    .text.TI2_Config:000000000000005e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:211    .text.TI2_Config:0000000000000066 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:214    .text.TI2_Config:000000000000006e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:218    .text.TI2_Config:000000000000007a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:222    .text.TI2_Config:000000000000007e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:223    .text.TI2_Config:000000000000007e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:224    .text.TI2_Config:000000000000007e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:227    .text.TI2_Config:0000000000000082 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:233    .text.TI2_Config:000000000000008a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:234    .text.TI2_Config:000000000000008a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:236    .text.TI2_Config:000000000000008c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:237    .text.TI2_Config:000000000000008c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:239    .text.TI2_Config:000000000000008e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:243    .text.TI2_Config:0000000000000090 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:244    .text.TI2_Config:0000000000000090 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:245    .text.TI2_Config:0000000000000090 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:248    .text.TI2_Config:0000000000000094 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:253    .text.TI2_Config:000000000000009c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:260    .text.TIM_DeInit:0000000000000000 TIM_DeInit
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:263    .text.TIM_DeInit:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:265    .text.TIM_DeInit:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:265    .text.TIM_DeInit:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:266    .text.TIM_DeInit:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:267    .text.TIM_DeInit:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:268    .text.TIM_DeInit:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:270    .text.TIM_DeInit:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:271    .text.TIM_DeInit:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:275    .text.TIM_DeInit:0000000000000014 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:282    .text.TIM_DeInit:0000000000000024 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:286    .text.TIM_DeInit:000000000000002a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:290    .text.TIM_DeInit:0000000000000032 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:291    .text.TIM_DeInit:000000000000003a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:292    .text.TIM_DeInit:000000000000003a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:293    .text.TIM_DeInit:000000000000003a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:294    .text.TIM_DeInit:000000000000003a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:297    .text.TIM_DeInit:000000000000003a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:299    .text.TIM_DeInit:000000000000003a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:300    .text.TIM_DeInit:000000000000003a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:303    .text.TIM_DeInit:0000000000000042 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:309    .text.TIM_DeInit:000000000000004e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:315    .text.TIM_DeInit:0000000000000054 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:316    .text.TIM_DeInit:0000000000000054 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:320    .text.TIM_DeInit:0000000000000060 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:326    .text.TIM_DeInit:000000000000006e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:332    .text.TIM_DeInit:0000000000000076 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:333    .text.TIM_DeInit:0000000000000076 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:335    .text.TIM_DeInit:000000000000007a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:341    .text.TIM_DeInit:0000000000000088 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:347    .text.TIM_DeInit:0000000000000090 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:348    .text.TIM_DeInit:0000000000000090 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:351    .text.TIM_DeInit:0000000000000098 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:357    .text.TIM_DeInit:00000000000000a4 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:361    .text.TIM_DeInit:00000000000000a8 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:364    .text.TIM_DeInit:00000000000000b0 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:368    .text.TIM_DeInit:00000000000000b2 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:369    .text.TIM_DeInit:00000000000000b2 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:372    .text.TIM_DeInit:00000000000000ba .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:378    .text.TIM_DeInit:00000000000000c6 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:384    .text.TIM_DeInit:00000000000000cc .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:385    .text.TIM_DeInit:00000000000000cc .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:389    .text.TIM_DeInit:00000000000000d8 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:395    .text.TIM_DeInit:00000000000000e4 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:401    .text.TIM_DeInit:00000000000000ea .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:402    .text.TIM_DeInit:00000000000000ea .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:405    .text.TIM_DeInit:00000000000000f2 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:411    .text.TIM_DeInit:00000000000000fe .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:417    .text.TIM_DeInit:0000000000000104 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:418    .text.TIM_DeInit:0000000000000104 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:420    .text.TIM_DeInit:0000000000000108 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:426    .text.TIM_DeInit:0000000000000114 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:432    .text.TIM_DeInit:000000000000011a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:433    .text.TIM_DeInit:000000000000011a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:436    .text.TIM_DeInit:0000000000000122 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:442    .text.TIM_DeInit:0000000000000130 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:445    .text.TIM_DeInit:0000000000000138 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:452    .text.TIM_TimeBaseInit:0000000000000000 TIM_TimeBaseInit
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:455    .text.TIM_TimeBaseInit:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:457    .text.TIM_TimeBaseInit:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:458    .text.TIM_TimeBaseInit:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:459    .text.TIM_TimeBaseInit:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:460    .text.TIM_TimeBaseInit:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:460    .text.TIM_TimeBaseInit:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:462    .text.TIM_TimeBaseInit:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:465    .text.TIM_TimeBaseInit:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:467    .text.TIM_TimeBaseInit:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:469    .text.TIM_TimeBaseInit:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:471    .text.TIM_TimeBaseInit:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:474    .text.TIM_TimeBaseInit:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:475    .text.TIM_TimeBaseInit:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:478    .text.TIM_TimeBaseInit:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:479    .text.TIM_TimeBaseInit:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:481    .text.TIM_TimeBaseInit:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:484    .text.TIM_TimeBaseInit:000000000000001c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:485    .text.TIM_TimeBaseInit:000000000000001c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:488    .text.TIM_TimeBaseInit:000000000000001e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:489    .text.TIM_TimeBaseInit:000000000000001e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:490    .text.TIM_TimeBaseInit:000000000000001e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:492    .text.TIM_TimeBaseInit:0000000000000020 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:495    .text.TIM_TimeBaseInit:0000000000000024 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:496    .text.TIM_TimeBaseInit:0000000000000024 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:499    .text.TIM_TimeBaseInit:0000000000000026 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:500    .text.TIM_TimeBaseInit:0000000000000026 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:502    .text.TIM_TimeBaseInit:0000000000000028 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:503    .text.TIM_TimeBaseInit:0000000000000028 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:505    .text.TIM_TimeBaseInit:000000000000002a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:506    .text.TIM_TimeBaseInit:000000000000002a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:509    .text.TIM_TimeBaseInit:000000000000002e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:511    .text.TIM_TimeBaseInit:0000000000000030 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:512    .text.TIM_TimeBaseInit:0000000000000030 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:517    .text.TIM_TimeBaseInit:0000000000000038 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:518    .text.TIM_TimeBaseInit:0000000000000038 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:520    .text.TIM_TimeBaseInit:000000000000003a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:525    .text.TIM_TimeBaseInit:000000000000003e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:528    .text.TIM_TimeBaseInit:0000000000000046 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:531    .text.TIM_TimeBaseInit:000000000000004e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:535    .text.TIM_TimeBaseInit:000000000000005a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:538    .text.TIM_TimeBaseInit:0000000000000062 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:541    .text.TIM_TimeBaseInit:000000000000006a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:545    .text.TIM_TimeBaseInit:0000000000000076 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:547    .text.TIM_TimeBaseInit:000000000000007a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:548    .text.TIM_TimeBaseInit:000000000000007a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:550    .text.TIM_TimeBaseInit:000000000000007e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:551    .text.TIM_TimeBaseInit:000000000000007e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:553    .text.TIM_TimeBaseInit:0000000000000080 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:554    .text.TIM_TimeBaseInit:0000000000000080 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:556    .text.TIM_TimeBaseInit:0000000000000082 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:557    .text.TIM_TimeBaseInit:0000000000000082 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:561    .text.TIM_TimeBaseInit:0000000000000084 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:562    .text.TIM_TimeBaseInit:0000000000000084 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:563    .text.TIM_TimeBaseInit:0000000000000084 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:566    .text.TIM_TimeBaseInit:0000000000000088 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:570    .text.TIM_TimeBaseInit:000000000000008a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:573    .text.TIM_TimeBaseInit:0000000000000092 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:574    .text.TIM_TimeBaseInit:0000000000000092 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:578    .text.TIM_TimeBaseInit:000000000000009a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:579    .text.TIM_TimeBaseInit:000000000000009a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:581    .text.TIM_TimeBaseInit:000000000000009c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:582    .text.TIM_TimeBaseInit:000000000000009c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:584    .text.TIM_TimeBaseInit:000000000000009e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:588    .text.TIM_TimeBaseInit:00000000000000a0 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:589    .text.TIM_TimeBaseInit:00000000000000a0 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:591    .text.TIM_TimeBaseInit:00000000000000a2 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:594    .text.TIM_TimeBaseInit:00000000000000a6 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:595    .text.TIM_TimeBaseInit:00000000000000a6 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:598    .text.TIM_TimeBaseInit:00000000000000a8 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:599    .text.TIM_TimeBaseInit:00000000000000a8 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:601    .text.TIM_TimeBaseInit:00000000000000aa .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:602    .text.TIM_TimeBaseInit:00000000000000aa .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:604    .text.TIM_TimeBaseInit:00000000000000ac .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:605    .text.TIM_TimeBaseInit:00000000000000ac .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:609    .text.TIM_TimeBaseInit:00000000000000ae .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:610    .text.TIM_TimeBaseInit:00000000000000ae .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:614    .text.TIM_TimeBaseInit:00000000000000ba .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:618    .text.TIM_TimeBaseInit:00000000000000c6 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:620    .text.TIM_TimeBaseInit:00000000000000cc .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:627    .text.TIM_OC1Init:0000000000000000 TIM_OC1Init
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:630    .text.TIM_OC1Init:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:632    .text.TIM_OC1Init:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:633    .text.TIM_OC1Init:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:634    .text.TIM_OC1Init:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:635    .text.TIM_OC1Init:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:635    .text.TIM_OC1Init:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:637    .text.TIM_OC1Init:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:639    .text.TIM_OC1Init:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:641    .text.TIM_OC1Init:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:644    .text.TIM_OC1Init:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:649    .text.TIM_OC1Init:0000000000000014 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:650    .text.TIM_OC1Init:0000000000000014 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:652    .text.TIM_OC1Init:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:654    .text.TIM_OC1Init:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:656    .text.TIM_OC1Init:000000000000001a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:660    .text.TIM_OC1Init:000000000000001e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:661    .text.TIM_OC1Init:000000000000001e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:664    .text.TIM_OC1Init:0000000000000022 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:666    .text.TIM_OC1Init:0000000000000026 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:668    .text.TIM_OC1Init:0000000000000028 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:670    .text.TIM_OC1Init:000000000000002a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:673    .text.TIM_OC1Init:000000000000002c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:675    .text.TIM_OC1Init:000000000000002e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:678    .text.TIM_OC1Init:0000000000000034 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:681    .text.TIM_OC1Init:000000000000003c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:684    .text.TIM_OC1Init:000000000000003e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:685    .text.TIM_OC1Init:000000000000003e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:686    .text.TIM_OC1Init:000000000000003e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:687    .text.TIM_OC1Init:000000000000003e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:688    .text.TIM_OC1Init:000000000000003e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:689    .text.TIM_OC1Init:000000000000003e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:690    .text.TIM_OC1Init:000000000000003e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:691    .text.TIM_OC1Init:000000000000003e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:692    .text.TIM_OC1Init:000000000000003e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:694    .text.TIM_OC1Init:0000000000000042 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:697    .text.TIM_OC1Init:000000000000004a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:701    .text.TIM_OC1Init:0000000000000056 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:704    .text.TIM_OC1Init:000000000000005a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:705    .text.TIM_OC1Init:000000000000005a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:707    .text.TIM_OC1Init:000000000000005c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:710    .text.TIM_OC1Init:000000000000005e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:711    .text.TIM_OC1Init:000000000000005e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:713    .text.TIM_OC1Init:0000000000000062 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:716    .text.TIM_OC1Init:0000000000000064 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:717    .text.TIM_OC1Init:0000000000000064 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:719    .text.TIM_OC1Init:0000000000000066 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:722    .text.TIM_OC1Init:0000000000000068 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:723    .text.TIM_OC1Init:0000000000000068 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:726    .text.TIM_OC1Init:000000000000006c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:729    .text.TIM_OC1Init:000000000000006e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:730    .text.TIM_OC1Init:000000000000006e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:731    .text.TIM_OC1Init:000000000000006e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:732    .text.TIM_OC1Init:000000000000006e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:733    .text.TIM_OC1Init:000000000000006e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:739    .text.TIM_OC1Init:0000000000000076 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:740    .text.TIM_OC1Init:0000000000000076 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:742    .text.TIM_OC1Init:0000000000000078 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:743    .text.TIM_OC1Init:0000000000000078 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:745    .text.TIM_OC1Init:000000000000007a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:746    .text.TIM_OC1Init:000000000000007a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:749    .text.TIM_OC1Init:000000000000007c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:752    .text.TIM_OC1Init:000000000000007e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:753    .text.TIM_OC1Init:000000000000007e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:755    .text.TIM_OC1Init:0000000000000080 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:756    .text.TIM_OC1Init:0000000000000082 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:763    .text.TIM_OC2Init:0000000000000000 TIM_OC2Init
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:766    .text.TIM_OC2Init:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:768    .text.TIM_OC2Init:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:769    .text.TIM_OC2Init:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:770    .text.TIM_OC2Init:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:771    .text.TIM_OC2Init:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:771    .text.TIM_OC2Init:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:773    .text.TIM_OC2Init:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:776    .text.TIM_OC2Init:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:779    .text.TIM_OC2Init:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:784    .text.TIM_OC2Init:0000000000000014 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:785    .text.TIM_OC2Init:0000000000000014 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:787    .text.TIM_OC2Init:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:789    .text.TIM_OC2Init:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:791    .text.TIM_OC2Init:000000000000001a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:793    .text.TIM_OC2Init:000000000000001e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:795    .text.TIM_OC2Init:0000000000000020 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:797    .text.TIM_OC2Init:0000000000000022 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:799    .text.TIM_OC2Init:0000000000000024 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:802    .text.TIM_OC2Init:0000000000000026 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:803    .text.TIM_OC2Init:0000000000000026 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:806    .text.TIM_OC2Init:000000000000002a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:808    .text.TIM_OC2Init:000000000000002c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:810    .text.TIM_OC2Init:000000000000002e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:812    .text.TIM_OC2Init:0000000000000030 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:814    .text.TIM_OC2Init:0000000000000032 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:816    .text.TIM_OC2Init:0000000000000034 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:818    .text.TIM_OC2Init:0000000000000038 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:821    .text.TIM_OC2Init:000000000000003c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:823    .text.TIM_OC2Init:0000000000000040 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:825    .text.TIM_OC2Init:0000000000000042 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:827    .text.TIM_OC2Init:0000000000000046 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:830    .text.TIM_OC2Init:0000000000000048 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:831    .text.TIM_OC2Init:0000000000000048 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:832    .text.TIM_OC2Init:0000000000000048 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:833    .text.TIM_OC2Init:0000000000000048 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:834    .text.TIM_OC2Init:0000000000000048 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:837    .text.TIM_OC2Init:000000000000004a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:838    .text.TIM_OC2Init:000000000000004a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:839    .text.TIM_OC2Init:000000000000004a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:840    .text.TIM_OC2Init:000000000000004a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:843    .text.TIM_OC2Init:000000000000004c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:844    .text.TIM_OC2Init:000000000000004c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:846    .text.TIM_OC2Init:0000000000000050 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:849    .text.TIM_OC2Init:0000000000000058 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:853    .text.TIM_OC2Init:0000000000000064 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:856    .text.TIM_OC2Init:0000000000000068 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:857    .text.TIM_OC2Init:0000000000000068 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:859    .text.TIM_OC2Init:000000000000006a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:862    .text.TIM_OC2Init:000000000000006e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:863    .text.TIM_OC2Init:000000000000006e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:865    .text.TIM_OC2Init:0000000000000072 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:867    .text.TIM_OC2Init:0000000000000074 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:870    .text.TIM_OC2Init:0000000000000076 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:872    .text.TIM_OC2Init:0000000000000078 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:876    .text.TIM_OC2Init:000000000000007c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:877    .text.TIM_OC2Init:000000000000007c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:879    .text.TIM_OC2Init:000000000000007e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:882    .text.TIM_OC2Init:0000000000000082 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:883    .text.TIM_OC2Init:0000000000000082 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:886    .text.TIM_OC2Init:0000000000000084 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:890    .text.TIM_OC2Init:000000000000008c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:893    .text.TIM_OC2Init:000000000000008e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:897    .text.TIM_OC2Init:0000000000000092 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:898    .text.TIM_OC2Init:0000000000000092 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:899    .text.TIM_OC2Init:0000000000000092 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:900    .text.TIM_OC2Init:0000000000000092 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:901    .text.TIM_OC2Init:0000000000000092 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:903    .text.TIM_OC2Init:0000000000000096 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:911    .text.TIM_OC2Init:00000000000000a0 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:912    .text.TIM_OC2Init:00000000000000a0 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:914    .text.TIM_OC2Init:00000000000000a2 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:915    .text.TIM_OC2Init:00000000000000a2 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:917    .text.TIM_OC2Init:00000000000000a4 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:918    .text.TIM_OC2Init:00000000000000a4 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:921    .text.TIM_OC2Init:00000000000000a6 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:924    .text.TIM_OC2Init:00000000000000a8 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:925    .text.TIM_OC2Init:00000000000000a8 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:927    .text.TIM_OC2Init:00000000000000aa .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:928    .text.TIM_OC2Init:00000000000000ac .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:935    .text.TIM_OC3Init:0000000000000000 TIM_OC3Init
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:938    .text.TIM_OC3Init:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:940    .text.TIM_OC3Init:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:941    .text.TIM_OC3Init:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:942    .text.TIM_OC3Init:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:943    .text.TIM_OC3Init:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:943    .text.TIM_OC3Init:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:945    .text.TIM_OC3Init:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:947    .text.TIM_OC3Init:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:949    .text.TIM_OC3Init:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:952    .text.TIM_OC3Init:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:957    .text.TIM_OC3Init:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:958    .text.TIM_OC3Init:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:960    .text.TIM_OC3Init:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:962    .text.TIM_OC3Init:000000000000001a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:964    .text.TIM_OC3Init:000000000000001c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:968    .text.TIM_OC3Init:0000000000000020 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:969    .text.TIM_OC3Init:0000000000000020 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:972    .text.TIM_OC3Init:0000000000000024 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:974    .text.TIM_OC3Init:0000000000000028 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:976    .text.TIM_OC3Init:000000000000002a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:978    .text.TIM_OC3Init:000000000000002c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:981    .text.TIM_OC3Init:0000000000000030 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:983    .text.TIM_OC3Init:0000000000000032 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:985    .text.TIM_OC3Init:0000000000000036 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:988    .text.TIM_OC3Init:000000000000003a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:990    .text.TIM_OC3Init:000000000000003e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:992    .text.TIM_OC3Init:0000000000000040 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:994    .text.TIM_OC3Init:0000000000000044 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:997    .text.TIM_OC3Init:0000000000000046 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:998    .text.TIM_OC3Init:0000000000000046 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:999    .text.TIM_OC3Init:0000000000000046 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1000   .text.TIM_OC3Init:0000000000000046 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1001   .text.TIM_OC3Init:0000000000000046 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1002   .text.TIM_OC3Init:0000000000000046 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1003   .text.TIM_OC3Init:0000000000000046 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1004   .text.TIM_OC3Init:0000000000000046 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1007   .text.TIM_OC3Init:0000000000000048 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1008   .text.TIM_OC3Init:0000000000000048 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1010   .text.TIM_OC3Init:000000000000004c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1013   .text.TIM_OC3Init:0000000000000054 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1017   .text.TIM_OC3Init:0000000000000060 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1020   .text.TIM_OC3Init:0000000000000064 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1021   .text.TIM_OC3Init:0000000000000064 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1026   .text.TIM_OC3Init:000000000000006c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1027   .text.TIM_OC3Init:000000000000006c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1029   .text.TIM_OC3Init:000000000000006e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1031   .text.TIM_OC3Init:0000000000000072 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1033   .text.TIM_OC3Init:0000000000000074 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1036   .text.TIM_OC3Init:0000000000000076 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1038   .text.TIM_OC3Init:0000000000000078 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1042   .text.TIM_OC3Init:000000000000007c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1043   .text.TIM_OC3Init:000000000000007c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1045   .text.TIM_OC3Init:000000000000007e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1048   .text.TIM_OC3Init:0000000000000082 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1049   .text.TIM_OC3Init:0000000000000082 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1052   .text.TIM_OC3Init:0000000000000084 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1056   .text.TIM_OC3Init:000000000000008a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1059   .text.TIM_OC3Init:000000000000008c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1063   .text.TIM_OC3Init:0000000000000090 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1064   .text.TIM_OC3Init:0000000000000090 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1065   .text.TIM_OC3Init:0000000000000090 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1066   .text.TIM_OC3Init:0000000000000090 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1067   .text.TIM_OC3Init:0000000000000090 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1069   .text.TIM_OC3Init:0000000000000094 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1077   .text.TIM_OC3Init:000000000000009e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1078   .text.TIM_OC3Init:000000000000009e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1080   .text.TIM_OC3Init:00000000000000a0 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1081   .text.TIM_OC3Init:00000000000000a0 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1083   .text.TIM_OC3Init:00000000000000a2 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1084   .text.TIM_OC3Init:00000000000000a2 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1087   .text.TIM_OC3Init:00000000000000a4 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1090   .text.TIM_OC3Init:00000000000000a6 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1091   .text.TIM_OC3Init:00000000000000a6 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1093   .text.TIM_OC3Init:00000000000000a8 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1094   .text.TIM_OC3Init:00000000000000aa .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1101   .text.TIM_OC4Init:0000000000000000 TIM_OC4Init
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1104   .text.TIM_OC4Init:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1106   .text.TIM_OC4Init:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1107   .text.TIM_OC4Init:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1108   .text.TIM_OC4Init:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1109   .text.TIM_OC4Init:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1109   .text.TIM_OC4Init:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1111   .text.TIM_OC4Init:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1116   .text.TIM_OC4Init:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1117   .text.TIM_OC4Init:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1120   .text.TIM_OC4Init:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1121   .text.TIM_OC4Init:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1123   .text.TIM_OC4Init:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1125   .text.TIM_OC4Init:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1129   .text.TIM_OC4Init:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1131   .text.TIM_OC4Init:000000000000001a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1133   .text.TIM_OC4Init:000000000000001e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1135   .text.TIM_OC4Init:0000000000000020 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1137   .text.TIM_OC4Init:0000000000000022 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1139   .text.TIM_OC4Init:0000000000000024 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1144   .text.TIM_OC4Init:000000000000002a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1146   .text.TIM_OC4Init:000000000000002c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1148   .text.TIM_OC4Init:000000000000002e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1151   .text.TIM_OC4Init:0000000000000030 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1152   .text.TIM_OC4Init:0000000000000030 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1153   .text.TIM_OC4Init:0000000000000030 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1154   .text.TIM_OC4Init:0000000000000030 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1155   .text.TIM_OC4Init:0000000000000030 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1157   .text.TIM_OC4Init:0000000000000034 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1160   .text.TIM_OC4Init:0000000000000038 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1162   .text.TIM_OC4Init:000000000000003c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1164   .text.TIM_OC4Init:000000000000003e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1166   .text.TIM_OC4Init:0000000000000042 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1169   .text.TIM_OC4Init:0000000000000044 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1170   .text.TIM_OC4Init:0000000000000044 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1171   .text.TIM_OC4Init:0000000000000044 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1172   .text.TIM_OC4Init:0000000000000044 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1175   .text.TIM_OC4Init:0000000000000046 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1176   .text.TIM_OC4Init:0000000000000046 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1178   .text.TIM_OC4Init:000000000000004a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1181   .text.TIM_OC4Init:0000000000000052 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1185   .text.TIM_OC4Init:000000000000005e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1188   .text.TIM_OC4Init:0000000000000062 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1189   .text.TIM_OC4Init:0000000000000062 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1194   .text.TIM_OC4Init:0000000000000068 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1195   .text.TIM_OC4Init:0000000000000068 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1198   .text.TIM_OC4Init:000000000000006c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1205   .text.TIM_OC4Init:0000000000000074 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1206   .text.TIM_OC4Init:0000000000000074 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1208   .text.TIM_OC4Init:0000000000000076 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1209   .text.TIM_OC4Init:0000000000000076 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1211   .text.TIM_OC4Init:0000000000000078 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1212   .text.TIM_OC4Init:0000000000000078 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1215   .text.TIM_OC4Init:000000000000007a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1218   .text.TIM_OC4Init:000000000000007e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1219   .text.TIM_OC4Init:000000000000007e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1221   .text.TIM_OC4Init:0000000000000080 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1222   .text.TIM_OC4Init:0000000000000082 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1229   .text.TIM_BDTRConfig:0000000000000000 TIM_BDTRConfig
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1232   .text.TIM_BDTRConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1234   .text.TIM_BDTRConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1235   .text.TIM_BDTRConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1236   .text.TIM_BDTRConfig:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1236   .text.TIM_BDTRConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1251   .text.TIM_BDTRConfig:000000000000001e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1252   .text.TIM_BDTRConfig:0000000000000020 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1259   .text.TIM_TimeBaseStructInit:0000000000000000 TIM_TimeBaseStructInit
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1262   .text.TIM_TimeBaseStructInit:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1264   .text.TIM_TimeBaseStructInit:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1265   .text.TIM_TimeBaseStructInit:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1266   .text.TIM_TimeBaseStructInit:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1266   .text.TIM_TimeBaseStructInit:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1269   .text.TIM_TimeBaseStructInit:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1270   .text.TIM_TimeBaseStructInit:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1272   .text.TIM_TimeBaseStructInit:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1273   .text.TIM_TimeBaseStructInit:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1275   .text.TIM_TimeBaseStructInit:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1276   .text.TIM_TimeBaseStructInit:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1278   .text.TIM_TimeBaseStructInit:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1279   .text.TIM_TimeBaseStructInit:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1281   .text.TIM_TimeBaseStructInit:0000000000000014 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1282   .text.TIM_TimeBaseStructInit:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1289   .text.TIM_OCStructInit:0000000000000000 TIM_OCStructInit
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1292   .text.TIM_OCStructInit:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1294   .text.TIM_OCStructInit:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1295   .text.TIM_OCStructInit:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1296   .text.TIM_OCStructInit:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1296   .text.TIM_OCStructInit:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1298   .text.TIM_OCStructInit:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1299   .text.TIM_OCStructInit:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1301   .text.TIM_OCStructInit:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1302   .text.TIM_OCStructInit:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1304   .text.TIM_OCStructInit:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1305   .text.TIM_OCStructInit:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1307   .text.TIM_OCStructInit:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1308   .text.TIM_OCStructInit:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1310   .text.TIM_OCStructInit:0000000000000014 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1311   .text.TIM_OCStructInit:0000000000000014 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1313   .text.TIM_OCStructInit:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1314   .text.TIM_OCStructInit:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1316   .text.TIM_OCStructInit:000000000000001c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1317   .text.TIM_OCStructInit:000000000000001c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1319   .text.TIM_OCStructInit:0000000000000020 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1320   .text.TIM_OCStructInit:0000000000000022 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1327   .text.TIM_ICStructInit:0000000000000000 TIM_ICStructInit
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1330   .text.TIM_ICStructInit:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1332   .text.TIM_ICStructInit:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1333   .text.TIM_ICStructInit:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1334   .text.TIM_ICStructInit:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1334   .text.TIM_ICStructInit:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1336   .text.TIM_ICStructInit:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1338   .text.TIM_ICStructInit:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1339   .text.TIM_ICStructInit:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1341   .text.TIM_ICStructInit:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1342   .text.TIM_ICStructInit:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1344   .text.TIM_ICStructInit:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1345   .text.TIM_ICStructInit:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1347   .text.TIM_ICStructInit:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1348   .text.TIM_ICStructInit:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1350   .text.TIM_ICStructInit:0000000000000014 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1351   .text.TIM_ICStructInit:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1358   .text.TIM_BDTRStructInit:0000000000000000 TIM_BDTRStructInit
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1361   .text.TIM_BDTRStructInit:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1363   .text.TIM_BDTRStructInit:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1364   .text.TIM_BDTRStructInit:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1365   .text.TIM_BDTRStructInit:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1365   .text.TIM_BDTRStructInit:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1367   .text.TIM_BDTRStructInit:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1368   .text.TIM_BDTRStructInit:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1370   .text.TIM_BDTRStructInit:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1371   .text.TIM_BDTRStructInit:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1373   .text.TIM_BDTRStructInit:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1374   .text.TIM_BDTRStructInit:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1376   .text.TIM_BDTRStructInit:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1377   .text.TIM_BDTRStructInit:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1379   .text.TIM_BDTRStructInit:0000000000000014 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1380   .text.TIM_BDTRStructInit:0000000000000014 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1382   .text.TIM_BDTRStructInit:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1383   .text.TIM_BDTRStructInit:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1385   .text.TIM_BDTRStructInit:000000000000001c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1386   .text.TIM_BDTRStructInit:000000000000001e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1393   .text.TIM_Cmd:0000000000000000 TIM_Cmd
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1396   .text.TIM_Cmd:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1398   .text.TIM_Cmd:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1399   .text.TIM_Cmd:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1400   .text.TIM_Cmd:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1400   .text.TIM_Cmd:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1402   .text.TIM_Cmd:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1404   .text.TIM_Cmd:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1405   .text.TIM_Cmd:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1408   .text.TIM_Cmd:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1410   .text.TIM_Cmd:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1413   .text.TIM_Cmd:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1414   .text.TIM_Cmd:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1417   .text.TIM_Cmd:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1421   .text.TIM_Cmd:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1428   .text.TIM_CtrlPWMOutputs:0000000000000000 TIM_CtrlPWMOutputs
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1431   .text.TIM_CtrlPWMOutputs:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1433   .text.TIM_CtrlPWMOutputs:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1434   .text.TIM_CtrlPWMOutputs:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1435   .text.TIM_CtrlPWMOutputs:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1435   .text.TIM_CtrlPWMOutputs:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1437   .text.TIM_CtrlPWMOutputs:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1439   .text.TIM_CtrlPWMOutputs:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1440   .text.TIM_CtrlPWMOutputs:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1444   .text.TIM_CtrlPWMOutputs:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1446   .text.TIM_CtrlPWMOutputs:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1449   .text.TIM_CtrlPWMOutputs:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1450   .text.TIM_CtrlPWMOutputs:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1453   .text.TIM_CtrlPWMOutputs:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1460   .text.TIM_ITConfig:0000000000000000 TIM_ITConfig
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1463   .text.TIM_ITConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1465   .text.TIM_ITConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1466   .text.TIM_ITConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1467   .text.TIM_ITConfig:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1467   .text.TIM_ITConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1469   .text.TIM_ITConfig:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1471   .text.TIM_ITConfig:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1472   .text.TIM_ITConfig:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1476   .text.TIM_ITConfig:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1478   .text.TIM_ITConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1482   .text.TIM_ITConfig:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1483   .text.TIM_ITConfig:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1486   .text.TIM_ITConfig:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1488   .text.TIM_ITConfig:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1495   .text.TIM_GenerateEvent:0000000000000000 TIM_GenerateEvent
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1498   .text.TIM_GenerateEvent:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1500   .text.TIM_GenerateEvent:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1501   .text.TIM_GenerateEvent:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1502   .text.TIM_GenerateEvent:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1502   .text.TIM_GenerateEvent:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1504   .text.TIM_GenerateEvent:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1505   .text.TIM_GenerateEvent:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1512   .text.TIM_DMAConfig:0000000000000000 TIM_DMAConfig
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1515   .text.TIM_DMAConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1517   .text.TIM_DMAConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1518   .text.TIM_DMAConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1519   .text.TIM_DMAConfig:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1519   .text.TIM_DMAConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1523   .text.TIM_DMAConfig:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1524   .text.TIM_DMAConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1531   .text.TIM_DMACmd:0000000000000000 TIM_DMACmd
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1533   .text.TIM_DMACmd:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1535   .text.TIM_DMACmd:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1535   .text.TIM_DMACmd:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1536   .text.TIM_DMACmd:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1543   .text.TIM_InternalClockConfig:0000000000000000 TIM_InternalClockConfig
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1546   .text.TIM_InternalClockConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1548   .text.TIM_InternalClockConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1549   .text.TIM_InternalClockConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1550   .text.TIM_InternalClockConfig:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1550   .text.TIM_InternalClockConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1554   .text.TIM_InternalClockConfig:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1559   .text.TIM_InternalClockConfig:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1560   .text.TIM_InternalClockConfig:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1567   .text.TIM_ITRxExternalClockConfig:0000000000000000 TIM_ITRxExternalClockConfig
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1570   .text.TIM_ITRxExternalClockConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1572   .text.TIM_ITRxExternalClockConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1575   .text.TIM_ITRxExternalClockConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1576   .text.TIM_ITRxExternalClockConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1577   .text.TIM_ITRxExternalClockConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1578   .text.TIM_ITRxExternalClockConfig:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1578   .text.TIM_ITRxExternalClockConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1583   .text.TIM_ITRxExternalClockConfig:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1584   .text.TIM_ITRxExternalClockConfig:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1587   .text.TIM_ITRxExternalClockConfig:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1588   .text.TIM_ITRxExternalClockConfig:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1591   .text.TIM_ITRxExternalClockConfig:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1592   .text.TIM_ITRxExternalClockConfig:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1597   .text.TIM_ITRxExternalClockConfig:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1598   .text.TIM_ITRxExternalClockConfig:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1600   .text.TIM_ITRxExternalClockConfig:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1603   .text.TIM_ITRxExternalClockConfig:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1604   .text.TIM_ITRxExternalClockConfig:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1611   .text.TIM_TIxExternalClockConfig:0000000000000000 TIM_TIxExternalClockConfig
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1614   .text.TIM_TIxExternalClockConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1616   .text.TIM_TIxExternalClockConfig:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1616   .text.TIM_TIxExternalClockConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1617   .text.TIM_TIxExternalClockConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1618   .text.TIM_TIxExternalClockConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1619   .text.TIM_TIxExternalClockConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1620   .text.TIM_TIxExternalClockConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1622   .text.TIM_TIxExternalClockConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1623   .text.TIM_TIxExternalClockConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1625   .text.TIM_TIxExternalClockConfig:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1627   .text.TIM_TIxExternalClockConfig:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1631   .text.TIM_TIxExternalClockConfig:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1634   .text.TIM_TIxExternalClockConfig:0000000000000014 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1636   .text.TIM_TIxExternalClockConfig:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1642   .text.TIM_TIxExternalClockConfig:0000000000000020 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1643   .text.TIM_TIxExternalClockConfig:0000000000000020 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1644   .text.TIM_TIxExternalClockConfig:0000000000000020 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1645   .text.TIM_TIxExternalClockConfig:0000000000000020 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1650   .text.TIM_TIxExternalClockConfig:0000000000000026 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1651   .text.TIM_TIxExternalClockConfig:0000000000000026 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1654   .text.TIM_TIxExternalClockConfig:000000000000002a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1655   .text.TIM_TIxExternalClockConfig:000000000000002a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1658   .text.TIM_TIxExternalClockConfig:000000000000002c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1659   .text.TIM_TIxExternalClockConfig:000000000000002c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1664   .text.TIM_TIxExternalClockConfig:000000000000002e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1665   .text.TIM_TIxExternalClockConfig:000000000000002e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1667   .text.TIM_TIxExternalClockConfig:0000000000000030 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1670   .text.TIM_TIxExternalClockConfig:0000000000000036 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1671   .text.TIM_TIxExternalClockConfig:000000000000003e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1672   .text.TIM_TIxExternalClockConfig:000000000000003e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1673   .text.TIM_TIxExternalClockConfig:000000000000003e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1674   .text.TIM_TIxExternalClockConfig:000000000000003e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1675   .text.TIM_TIxExternalClockConfig:000000000000003e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1678   .text.TIM_TIxExternalClockConfig:000000000000003e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1680   .text.TIM_TIxExternalClockConfig:000000000000003e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1683   .text.TIM_TIxExternalClockConfig:0000000000000048 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1690   .text.TIM_ETRConfig:0000000000000000 TIM_ETRConfig
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1693   .text.TIM_ETRConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1695   .text.TIM_ETRConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1696   .text.TIM_ETRConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1697   .text.TIM_ETRConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1698   .text.TIM_ETRConfig:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1698   .text.TIM_ETRConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1701   .text.TIM_ETRConfig:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1702   .text.TIM_ETRConfig:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1705   .text.TIM_ETRConfig:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1708   .text.TIM_ETRConfig:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1711   .text.TIM_ETRConfig:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1712   .text.TIM_ETRConfig:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1714   .text.TIM_ETRConfig:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1720   .text.TIM_ETRConfig:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1721   .text.TIM_ETRConfig:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1723   .text.TIM_ETRConfig:0000000000000014 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1724   .text.TIM_ETRConfig:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1731   .text.TIM_ETRClockMode1Config:0000000000000000 TIM_ETRClockMode1Config
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1734   .text.TIM_ETRClockMode1Config:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1736   .text.TIM_ETRClockMode1Config:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1736   .text.TIM_ETRClockMode1Config:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1737   .text.TIM_ETRClockMode1Config:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1738   .text.TIM_ETRClockMode1Config:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1739   .text.TIM_ETRClockMode1Config:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1742   .text.TIM_ETRClockMode1Config:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1743   .text.TIM_ETRClockMode1Config:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1744   .text.TIM_ETRClockMode1Config:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1746   .text.TIM_ETRClockMode1Config:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1749   .text.TIM_ETRClockMode1Config:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1750   .text.TIM_ETRClockMode1Config:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1755   .text.TIM_ETRClockMode1Config:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1756   .text.TIM_ETRClockMode1Config:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1757   .text.TIM_ETRClockMode1Config:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1760   .text.TIM_ETRClockMode1Config:000000000000001c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1761   .text.TIM_ETRClockMode1Config:000000000000001c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1764   .text.TIM_ETRClockMode1Config:0000000000000020 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1765   .text.TIM_ETRClockMode1Config:0000000000000020 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1767   .text.TIM_ETRClockMode1Config:0000000000000022 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1768   .text.TIM_ETRClockMode1Config:000000000000002a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1769   .text.TIM_ETRClockMode1Config:000000000000002a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1770   .text.TIM_ETRClockMode1Config:000000000000002a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1771   .text.TIM_ETRClockMode1Config:000000000000002a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1778   .text.TIM_ETRClockMode2Config:0000000000000000 TIM_ETRClockMode2Config
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1781   .text.TIM_ETRClockMode2Config:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1783   .text.TIM_ETRClockMode2Config:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1783   .text.TIM_ETRClockMode2Config:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1784   .text.TIM_ETRClockMode2Config:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1785   .text.TIM_ETRClockMode2Config:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1786   .text.TIM_ETRClockMode2Config:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1788   .text.TIM_ETRClockMode2Config:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1789   .text.TIM_ETRClockMode2Config:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1791   .text.TIM_ETRClockMode2Config:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1794   .text.TIM_ETRClockMode2Config:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1795   .text.TIM_ETRClockMode2Config:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1797   .text.TIM_ETRClockMode2Config:0000000000000014 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1801   .text.TIM_ETRClockMode2Config:000000000000001a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1802   .text.TIM_ETRClockMode2Config:0000000000000022 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1803   .text.TIM_ETRClockMode2Config:0000000000000022 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1804   .text.TIM_ETRClockMode2Config:0000000000000022 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1805   .text.TIM_ETRClockMode2Config:0000000000000022 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1812   .text.TIM_PrescalerConfig:0000000000000000 TIM_PrescalerConfig
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1815   .text.TIM_PrescalerConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1817   .text.TIM_PrescalerConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1818   .text.TIM_PrescalerConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1819   .text.TIM_PrescalerConfig:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1819   .text.TIM_PrescalerConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1821   .text.TIM_PrescalerConfig:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1822   .text.TIM_PrescalerConfig:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1824   .text.TIM_PrescalerConfig:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1825   .text.TIM_PrescalerConfig:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1832   .text.TIM_CounterModeConfig:0000000000000000 TIM_CounterModeConfig
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1835   .text.TIM_CounterModeConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1837   .text.TIM_CounterModeConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1838   .text.TIM_CounterModeConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1839   .text.TIM_CounterModeConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1840   .text.TIM_CounterModeConfig:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1840   .text.TIM_CounterModeConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1845   .text.TIM_CounterModeConfig:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1846   .text.TIM_CounterModeConfig:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1849   .text.TIM_CounterModeConfig:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1850   .text.TIM_CounterModeConfig:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1853   .text.TIM_CounterModeConfig:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1854   .text.TIM_CounterModeConfig:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1856   .text.TIM_CounterModeConfig:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1857   .text.TIM_CounterModeConfig:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1864   .text.TIM_SelectInputTrigger:0000000000000000 TIM_SelectInputTrigger
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1867   .text.TIM_SelectInputTrigger:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1869   .text.TIM_SelectInputTrigger:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1870   .text.TIM_SelectInputTrigger:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1871   .text.TIM_SelectInputTrigger:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1872   .text.TIM_SelectInputTrigger:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1872   .text.TIM_SelectInputTrigger:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1877   .text.TIM_SelectInputTrigger:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1878   .text.TIM_SelectInputTrigger:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1881   .text.TIM_SelectInputTrigger:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1882   .text.TIM_SelectInputTrigger:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1885   .text.TIM_SelectInputTrigger:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1886   .text.TIM_SelectInputTrigger:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1888   .text.TIM_SelectInputTrigger:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1889   .text.TIM_SelectInputTrigger:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1896   .text.TIM_EncoderInterfaceConfig:0000000000000000 TIM_EncoderInterfaceConfig
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1899   .text.TIM_EncoderInterfaceConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1901   .text.TIM_EncoderInterfaceConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1902   .text.TIM_EncoderInterfaceConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1903   .text.TIM_EncoderInterfaceConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1904   .text.TIM_EncoderInterfaceConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1905   .text.TIM_EncoderInterfaceConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1906   .text.TIM_EncoderInterfaceConfig:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1906   .text.TIM_EncoderInterfaceConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1908   .text.TIM_EncoderInterfaceConfig:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1910   .text.TIM_EncoderInterfaceConfig:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1912   .text.TIM_EncoderInterfaceConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1916   .text.TIM_EncoderInterfaceConfig:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1917   .text.TIM_EncoderInterfaceConfig:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1919   .text.TIM_EncoderInterfaceConfig:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1921   .text.TIM_EncoderInterfaceConfig:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1923   .text.TIM_EncoderInterfaceConfig:0000000000000014 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1926   .text.TIM_EncoderInterfaceConfig:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1929   .text.TIM_EncoderInterfaceConfig:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1930   .text.TIM_EncoderInterfaceConfig:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1931   .text.TIM_EncoderInterfaceConfig:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1934   .text.TIM_EncoderInterfaceConfig:000000000000001c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1935   .text.TIM_EncoderInterfaceConfig:000000000000001c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1938   .text.TIM_EncoderInterfaceConfig:0000000000000020 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1941   .text.TIM_EncoderInterfaceConfig:0000000000000022 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1944   .text.TIM_EncoderInterfaceConfig:0000000000000026 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1945   .text.TIM_EncoderInterfaceConfig:0000000000000026 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1948   .text.TIM_EncoderInterfaceConfig:000000000000002a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1949   .text.TIM_EncoderInterfaceConfig:000000000000002a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1951   .text.TIM_EncoderInterfaceConfig:000000000000002c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1953   .text.TIM_EncoderInterfaceConfig:0000000000000030 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1956   .text.TIM_EncoderInterfaceConfig:0000000000000034 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1957   .text.TIM_EncoderInterfaceConfig:0000000000000034 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1958   .text.TIM_EncoderInterfaceConfig:0000000000000034 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1962   .text.TIM_EncoderInterfaceConfig:0000000000000038 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1963   .text.TIM_EncoderInterfaceConfig:0000000000000038 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1964   .text.TIM_EncoderInterfaceConfig:0000000000000038 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1966   .text.TIM_EncoderInterfaceConfig:000000000000003a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1967   .text.TIM_EncoderInterfaceConfig:000000000000003a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1969   .text.TIM_EncoderInterfaceConfig:000000000000003c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1970   .text.TIM_EncoderInterfaceConfig:000000000000003e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1977   .text.TIM_ForcedOC1Config:0000000000000000 TIM_ForcedOC1Config
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1980   .text.TIM_ForcedOC1Config:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1982   .text.TIM_ForcedOC1Config:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1983   .text.TIM_ForcedOC1Config:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1984   .text.TIM_ForcedOC1Config:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1985   .text.TIM_ForcedOC1Config:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1985   .text.TIM_ForcedOC1Config:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1990   .text.TIM_ForcedOC1Config:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1991   .text.TIM_ForcedOC1Config:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1994   .text.TIM_ForcedOC1Config:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1995   .text.TIM_ForcedOC1Config:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1998   .text.TIM_ForcedOC1Config:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1999   .text.TIM_ForcedOC1Config:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2001   .text.TIM_ForcedOC1Config:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2002   .text.TIM_ForcedOC1Config:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2009   .text.TIM_ForcedOC2Config:0000000000000000 TIM_ForcedOC2Config
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2012   .text.TIM_ForcedOC2Config:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2014   .text.TIM_ForcedOC2Config:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2015   .text.TIM_ForcedOC2Config:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2016   .text.TIM_ForcedOC2Config:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2017   .text.TIM_ForcedOC2Config:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2017   .text.TIM_ForcedOC2Config:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2020   .text.TIM_ForcedOC2Config:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2021   .text.TIM_ForcedOC2Config:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2026   .text.TIM_ForcedOC2Config:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2027   .text.TIM_ForcedOC2Config:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2030   .text.TIM_ForcedOC2Config:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2036   .text.TIM_ForcedOC2Config:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2037   .text.TIM_ForcedOC2Config:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2039   .text.TIM_ForcedOC2Config:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2040   .text.TIM_ForcedOC2Config:0000000000000014 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2047   .text.TIM_ForcedOC3Config:0000000000000000 TIM_ForcedOC3Config
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2050   .text.TIM_ForcedOC3Config:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2052   .text.TIM_ForcedOC3Config:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2053   .text.TIM_ForcedOC3Config:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2054   .text.TIM_ForcedOC3Config:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2055   .text.TIM_ForcedOC3Config:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2055   .text.TIM_ForcedOC3Config:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2060   .text.TIM_ForcedOC3Config:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2061   .text.TIM_ForcedOC3Config:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2064   .text.TIM_ForcedOC3Config:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2065   .text.TIM_ForcedOC3Config:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2068   .text.TIM_ForcedOC3Config:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2069   .text.TIM_ForcedOC3Config:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2071   .text.TIM_ForcedOC3Config:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2072   .text.TIM_ForcedOC3Config:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2079   .text.TIM_ForcedOC4Config:0000000000000000 TIM_ForcedOC4Config
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2082   .text.TIM_ForcedOC4Config:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2084   .text.TIM_ForcedOC4Config:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2085   .text.TIM_ForcedOC4Config:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2086   .text.TIM_ForcedOC4Config:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2087   .text.TIM_ForcedOC4Config:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2087   .text.TIM_ForcedOC4Config:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2090   .text.TIM_ForcedOC4Config:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2091   .text.TIM_ForcedOC4Config:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2096   .text.TIM_ForcedOC4Config:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2097   .text.TIM_ForcedOC4Config:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2100   .text.TIM_ForcedOC4Config:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2106   .text.TIM_ForcedOC4Config:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2107   .text.TIM_ForcedOC4Config:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2109   .text.TIM_ForcedOC4Config:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2110   .text.TIM_ForcedOC4Config:0000000000000014 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2117   .text.TIM_ARRPreloadConfig:0000000000000000 TIM_ARRPreloadConfig
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2120   .text.TIM_ARRPreloadConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2122   .text.TIM_ARRPreloadConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2123   .text.TIM_ARRPreloadConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2124   .text.TIM_ARRPreloadConfig:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2124   .text.TIM_ARRPreloadConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2126   .text.TIM_ARRPreloadConfig:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2128   .text.TIM_ARRPreloadConfig:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2129   .text.TIM_ARRPreloadConfig:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2132   .text.TIM_ARRPreloadConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2134   .text.TIM_ARRPreloadConfig:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2137   .text.TIM_ARRPreloadConfig:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2138   .text.TIM_ARRPreloadConfig:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2141   .text.TIM_ARRPreloadConfig:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2145   .text.TIM_ARRPreloadConfig:000000000000001a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2152   .text.TIM_SelectCOM:0000000000000000 TIM_SelectCOM
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2155   .text.TIM_SelectCOM:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2157   .text.TIM_SelectCOM:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2158   .text.TIM_SelectCOM:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2159   .text.TIM_SelectCOM:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2159   .text.TIM_SelectCOM:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2161   .text.TIM_SelectCOM:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2163   .text.TIM_SelectCOM:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2164   .text.TIM_SelectCOM:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2167   .text.TIM_SelectCOM:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2169   .text.TIM_SelectCOM:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2172   .text.TIM_SelectCOM:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2173   .text.TIM_SelectCOM:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2176   .text.TIM_SelectCOM:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2180   .text.TIM_SelectCOM:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2187   .text.TIM_SelectCCDMA:0000000000000000 TIM_SelectCCDMA
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2190   .text.TIM_SelectCCDMA:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2192   .text.TIM_SelectCCDMA:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2193   .text.TIM_SelectCCDMA:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2194   .text.TIM_SelectCCDMA:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2194   .text.TIM_SelectCCDMA:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2196   .text.TIM_SelectCCDMA:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2198   .text.TIM_SelectCCDMA:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2199   .text.TIM_SelectCCDMA:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2202   .text.TIM_SelectCCDMA:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2204   .text.TIM_SelectCCDMA:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2207   .text.TIM_SelectCCDMA:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2208   .text.TIM_SelectCCDMA:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2211   .text.TIM_SelectCCDMA:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2215   .text.TIM_SelectCCDMA:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2222   .text.TIM_CCPreloadControl:0000000000000000 TIM_CCPreloadControl
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2225   .text.TIM_CCPreloadControl:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2227   .text.TIM_CCPreloadControl:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2228   .text.TIM_CCPreloadControl:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2229   .text.TIM_CCPreloadControl:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2229   .text.TIM_CCPreloadControl:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2231   .text.TIM_CCPreloadControl:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2233   .text.TIM_CCPreloadControl:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2234   .text.TIM_CCPreloadControl:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2237   .text.TIM_CCPreloadControl:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2239   .text.TIM_CCPreloadControl:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2242   .text.TIM_CCPreloadControl:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2243   .text.TIM_CCPreloadControl:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2246   .text.TIM_CCPreloadControl:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2250   .text.TIM_CCPreloadControl:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2257   .text.TIM_OC1PreloadConfig:0000000000000000 TIM_OC1PreloadConfig
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2260   .text.TIM_OC1PreloadConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2262   .text.TIM_OC1PreloadConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2263   .text.TIM_OC1PreloadConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2264   .text.TIM_OC1PreloadConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2265   .text.TIM_OC1PreloadConfig:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2265   .text.TIM_OC1PreloadConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2270   .text.TIM_OC1PreloadConfig:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2271   .text.TIM_OC1PreloadConfig:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2274   .text.TIM_OC1PreloadConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2275   .text.TIM_OC1PreloadConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2278   .text.TIM_OC1PreloadConfig:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2279   .text.TIM_OC1PreloadConfig:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2281   .text.TIM_OC1PreloadConfig:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2282   .text.TIM_OC1PreloadConfig:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2289   .text.TIM_OC2PreloadConfig:0000000000000000 TIM_OC2PreloadConfig
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2292   .text.TIM_OC2PreloadConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2294   .text.TIM_OC2PreloadConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2295   .text.TIM_OC2PreloadConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2296   .text.TIM_OC2PreloadConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2297   .text.TIM_OC2PreloadConfig:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2297   .text.TIM_OC2PreloadConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2300   .text.TIM_OC2PreloadConfig:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2301   .text.TIM_OC2PreloadConfig:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2306   .text.TIM_OC2PreloadConfig:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2307   .text.TIM_OC2PreloadConfig:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2310   .text.TIM_OC2PreloadConfig:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2316   .text.TIM_OC2PreloadConfig:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2317   .text.TIM_OC2PreloadConfig:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2319   .text.TIM_OC2PreloadConfig:0000000000000014 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2320   .text.TIM_OC2PreloadConfig:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2327   .text.TIM_OC3PreloadConfig:0000000000000000 TIM_OC3PreloadConfig
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2330   .text.TIM_OC3PreloadConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2332   .text.TIM_OC3PreloadConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2333   .text.TIM_OC3PreloadConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2334   .text.TIM_OC3PreloadConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2335   .text.TIM_OC3PreloadConfig:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2335   .text.TIM_OC3PreloadConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2340   .text.TIM_OC3PreloadConfig:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2341   .text.TIM_OC3PreloadConfig:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2344   .text.TIM_OC3PreloadConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2345   .text.TIM_OC3PreloadConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2348   .text.TIM_OC3PreloadConfig:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2349   .text.TIM_OC3PreloadConfig:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2351   .text.TIM_OC3PreloadConfig:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2352   .text.TIM_OC3PreloadConfig:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2359   .text.TIM_OC4PreloadConfig:0000000000000000 TIM_OC4PreloadConfig
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2362   .text.TIM_OC4PreloadConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2364   .text.TIM_OC4PreloadConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2365   .text.TIM_OC4PreloadConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2366   .text.TIM_OC4PreloadConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2367   .text.TIM_OC4PreloadConfig:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2367   .text.TIM_OC4PreloadConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2370   .text.TIM_OC4PreloadConfig:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2371   .text.TIM_OC4PreloadConfig:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2376   .text.TIM_OC4PreloadConfig:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2377   .text.TIM_OC4PreloadConfig:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2380   .text.TIM_OC4PreloadConfig:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2386   .text.TIM_OC4PreloadConfig:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2387   .text.TIM_OC4PreloadConfig:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2389   .text.TIM_OC4PreloadConfig:0000000000000014 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2390   .text.TIM_OC4PreloadConfig:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2397   .text.TIM_OC1FastConfig:0000000000000000 TIM_OC1FastConfig
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2400   .text.TIM_OC1FastConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2402   .text.TIM_OC1FastConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2403   .text.TIM_OC1FastConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2404   .text.TIM_OC1FastConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2405   .text.TIM_OC1FastConfig:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2405   .text.TIM_OC1FastConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2410   .text.TIM_OC1FastConfig:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2411   .text.TIM_OC1FastConfig:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2414   .text.TIM_OC1FastConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2415   .text.TIM_OC1FastConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2418   .text.TIM_OC1FastConfig:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2419   .text.TIM_OC1FastConfig:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2421   .text.TIM_OC1FastConfig:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2422   .text.TIM_OC1FastConfig:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2429   .text.TIM_OC2FastConfig:0000000000000000 TIM_OC2FastConfig
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2432   .text.TIM_OC2FastConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2434   .text.TIM_OC2FastConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2435   .text.TIM_OC2FastConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2436   .text.TIM_OC2FastConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2437   .text.TIM_OC2FastConfig:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2437   .text.TIM_OC2FastConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2439   .text.TIM_OC2FastConfig:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2442   .text.TIM_OC2FastConfig:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2446   .text.TIM_OC2FastConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2447   .text.TIM_OC2FastConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2450   .text.TIM_OC2FastConfig:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2451   .text.TIM_OC2FastConfig:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2457   .text.TIM_OC2FastConfig:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2458   .text.TIM_OC2FastConfig:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2460   .text.TIM_OC2FastConfig:0000000000000014 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2461   .text.TIM_OC2FastConfig:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2468   .text.TIM_OC3FastConfig:0000000000000000 TIM_OC3FastConfig
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2471   .text.TIM_OC3FastConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2473   .text.TIM_OC3FastConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2474   .text.TIM_OC3FastConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2475   .text.TIM_OC3FastConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2476   .text.TIM_OC3FastConfig:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2476   .text.TIM_OC3FastConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2481   .text.TIM_OC3FastConfig:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2482   .text.TIM_OC3FastConfig:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2485   .text.TIM_OC3FastConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2486   .text.TIM_OC3FastConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2489   .text.TIM_OC3FastConfig:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2490   .text.TIM_OC3FastConfig:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2492   .text.TIM_OC3FastConfig:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2493   .text.TIM_OC3FastConfig:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2500   .text.TIM_OC4FastConfig:0000000000000000 TIM_OC4FastConfig
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2503   .text.TIM_OC4FastConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2505   .text.TIM_OC4FastConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2506   .text.TIM_OC4FastConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2507   .text.TIM_OC4FastConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2508   .text.TIM_OC4FastConfig:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2508   .text.TIM_OC4FastConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2510   .text.TIM_OC4FastConfig:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2513   .text.TIM_OC4FastConfig:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2517   .text.TIM_OC4FastConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2518   .text.TIM_OC4FastConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2521   .text.TIM_OC4FastConfig:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2522   .text.TIM_OC4FastConfig:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2528   .text.TIM_OC4FastConfig:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2529   .text.TIM_OC4FastConfig:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2531   .text.TIM_OC4FastConfig:0000000000000014 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2532   .text.TIM_OC4FastConfig:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2539   .text.TIM_ClearOC1Ref:0000000000000000 TIM_ClearOC1Ref
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2542   .text.TIM_ClearOC1Ref:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2544   .text.TIM_ClearOC1Ref:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2545   .text.TIM_ClearOC1Ref:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2546   .text.TIM_ClearOC1Ref:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2547   .text.TIM_ClearOC1Ref:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2547   .text.TIM_ClearOC1Ref:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2552   .text.TIM_ClearOC1Ref:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2553   .text.TIM_ClearOC1Ref:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2556   .text.TIM_ClearOC1Ref:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2557   .text.TIM_ClearOC1Ref:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2560   .text.TIM_ClearOC1Ref:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2561   .text.TIM_ClearOC1Ref:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2563   .text.TIM_ClearOC1Ref:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2564   .text.TIM_ClearOC1Ref:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2571   .text.TIM_ClearOC2Ref:0000000000000000 TIM_ClearOC2Ref
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2574   .text.TIM_ClearOC2Ref:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2576   .text.TIM_ClearOC2Ref:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2577   .text.TIM_ClearOC2Ref:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2578   .text.TIM_ClearOC2Ref:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2579   .text.TIM_ClearOC2Ref:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2579   .text.TIM_ClearOC2Ref:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2582   .text.TIM_ClearOC2Ref:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2583   .text.TIM_ClearOC2Ref:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2586   .text.TIM_ClearOC2Ref:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2591   .text.TIM_ClearOC2Ref:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2592   .text.TIM_ClearOC2Ref:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2598   .text.TIM_ClearOC2Ref:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2599   .text.TIM_ClearOC2Ref:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2601   .text.TIM_ClearOC2Ref:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2602   .text.TIM_ClearOC2Ref:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2609   .text.TIM_ClearOC3Ref:0000000000000000 TIM_ClearOC3Ref
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2612   .text.TIM_ClearOC3Ref:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2614   .text.TIM_ClearOC3Ref:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2615   .text.TIM_ClearOC3Ref:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2616   .text.TIM_ClearOC3Ref:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2617   .text.TIM_ClearOC3Ref:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2617   .text.TIM_ClearOC3Ref:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2622   .text.TIM_ClearOC3Ref:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2623   .text.TIM_ClearOC3Ref:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2626   .text.TIM_ClearOC3Ref:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2627   .text.TIM_ClearOC3Ref:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2630   .text.TIM_ClearOC3Ref:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2631   .text.TIM_ClearOC3Ref:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2633   .text.TIM_ClearOC3Ref:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2634   .text.TIM_ClearOC3Ref:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2641   .text.TIM_ClearOC4Ref:0000000000000000 TIM_ClearOC4Ref
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2644   .text.TIM_ClearOC4Ref:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2646   .text.TIM_ClearOC4Ref:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2647   .text.TIM_ClearOC4Ref:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2648   .text.TIM_ClearOC4Ref:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2649   .text.TIM_ClearOC4Ref:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2649   .text.TIM_ClearOC4Ref:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2652   .text.TIM_ClearOC4Ref:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2653   .text.TIM_ClearOC4Ref:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2656   .text.TIM_ClearOC4Ref:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2661   .text.TIM_ClearOC4Ref:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2662   .text.TIM_ClearOC4Ref:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2668   .text.TIM_ClearOC4Ref:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2669   .text.TIM_ClearOC4Ref:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2671   .text.TIM_ClearOC4Ref:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2672   .text.TIM_ClearOC4Ref:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2679   .text.TIM_OC1PolarityConfig:0000000000000000 TIM_OC1PolarityConfig
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2682   .text.TIM_OC1PolarityConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2684   .text.TIM_OC1PolarityConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2685   .text.TIM_OC1PolarityConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2686   .text.TIM_OC1PolarityConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2687   .text.TIM_OC1PolarityConfig:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2687   .text.TIM_OC1PolarityConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2692   .text.TIM_OC1PolarityConfig:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2693   .text.TIM_OC1PolarityConfig:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2696   .text.TIM_OC1PolarityConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2697   .text.TIM_OC1PolarityConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2700   .text.TIM_OC1PolarityConfig:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2701   .text.TIM_OC1PolarityConfig:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2703   .text.TIM_OC1PolarityConfig:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2704   .text.TIM_OC1PolarityConfig:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2711   .text.TIM_OC1NPolarityConfig:0000000000000000 TIM_OC1NPolarityConfig
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2714   .text.TIM_OC1NPolarityConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2716   .text.TIM_OC1NPolarityConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2717   .text.TIM_OC1NPolarityConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2718   .text.TIM_OC1NPolarityConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2719   .text.TIM_OC1NPolarityConfig:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2719   .text.TIM_OC1NPolarityConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2724   .text.TIM_OC1NPolarityConfig:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2725   .text.TIM_OC1NPolarityConfig:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2728   .text.TIM_OC1NPolarityConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2729   .text.TIM_OC1NPolarityConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2732   .text.TIM_OC1NPolarityConfig:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2733   .text.TIM_OC1NPolarityConfig:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2735   .text.TIM_OC1NPolarityConfig:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2736   .text.TIM_OC1NPolarityConfig:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2743   .text.TIM_OC2PolarityConfig:0000000000000000 TIM_OC2PolarityConfig
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2746   .text.TIM_OC2PolarityConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2748   .text.TIM_OC2PolarityConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2749   .text.TIM_OC2PolarityConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2750   .text.TIM_OC2PolarityConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2751   .text.TIM_OC2PolarityConfig:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2751   .text.TIM_OC2PolarityConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2753   .text.TIM_OC2PolarityConfig:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2756   .text.TIM_OC2PolarityConfig:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2760   .text.TIM_OC2PolarityConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2761   .text.TIM_OC2PolarityConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2764   .text.TIM_OC2PolarityConfig:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2765   .text.TIM_OC2PolarityConfig:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2771   .text.TIM_OC2PolarityConfig:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2772   .text.TIM_OC2PolarityConfig:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2774   .text.TIM_OC2PolarityConfig:0000000000000014 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2775   .text.TIM_OC2PolarityConfig:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2782   .text.TIM_OC2NPolarityConfig:0000000000000000 TIM_OC2NPolarityConfig
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2785   .text.TIM_OC2NPolarityConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2787   .text.TIM_OC2NPolarityConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2788   .text.TIM_OC2NPolarityConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2789   .text.TIM_OC2NPolarityConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2790   .text.TIM_OC2NPolarityConfig:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2790   .text.TIM_OC2NPolarityConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2792   .text.TIM_OC2NPolarityConfig:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2795   .text.TIM_OC2NPolarityConfig:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2799   .text.TIM_OC2NPolarityConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2800   .text.TIM_OC2NPolarityConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2803   .text.TIM_OC2NPolarityConfig:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2804   .text.TIM_OC2NPolarityConfig:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2810   .text.TIM_OC2NPolarityConfig:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2811   .text.TIM_OC2NPolarityConfig:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2813   .text.TIM_OC2NPolarityConfig:0000000000000014 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2814   .text.TIM_OC2NPolarityConfig:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2821   .text.TIM_OC3PolarityConfig:0000000000000000 TIM_OC3PolarityConfig
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2824   .text.TIM_OC3PolarityConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2826   .text.TIM_OC3PolarityConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2827   .text.TIM_OC3PolarityConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2828   .text.TIM_OC3PolarityConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2829   .text.TIM_OC3PolarityConfig:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2829   .text.TIM_OC3PolarityConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2831   .text.TIM_OC3PolarityConfig:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2834   .text.TIM_OC3PolarityConfig:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2838   .text.TIM_OC3PolarityConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2839   .text.TIM_OC3PolarityConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2842   .text.TIM_OC3PolarityConfig:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2843   .text.TIM_OC3PolarityConfig:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2849   .text.TIM_OC3PolarityConfig:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2850   .text.TIM_OC3PolarityConfig:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2852   .text.TIM_OC3PolarityConfig:0000000000000014 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2853   .text.TIM_OC3PolarityConfig:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2860   .text.TIM_OC3NPolarityConfig:0000000000000000 TIM_OC3NPolarityConfig
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2863   .text.TIM_OC3NPolarityConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2865   .text.TIM_OC3NPolarityConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2866   .text.TIM_OC3NPolarityConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2867   .text.TIM_OC3NPolarityConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2868   .text.TIM_OC3NPolarityConfig:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2868   .text.TIM_OC3NPolarityConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2871   .text.TIM_OC3NPolarityConfig:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2872   .text.TIM_OC3NPolarityConfig:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2877   .text.TIM_OC3NPolarityConfig:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2878   .text.TIM_OC3NPolarityConfig:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2881   .text.TIM_OC3NPolarityConfig:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2887   .text.TIM_OC3NPolarityConfig:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2888   .text.TIM_OC3NPolarityConfig:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2890   .text.TIM_OC3NPolarityConfig:0000000000000014 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2891   .text.TIM_OC3NPolarityConfig:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2898   .text.TIM_OC4PolarityConfig:0000000000000000 TIM_OC4PolarityConfig
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2901   .text.TIM_OC4PolarityConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2903   .text.TIM_OC4PolarityConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2904   .text.TIM_OC4PolarityConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2905   .text.TIM_OC4PolarityConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2906   .text.TIM_OC4PolarityConfig:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2906   .text.TIM_OC4PolarityConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2909   .text.TIM_OC4PolarityConfig:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2910   .text.TIM_OC4PolarityConfig:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2915   .text.TIM_OC4PolarityConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2916   .text.TIM_OC4PolarityConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2919   .text.TIM_OC4PolarityConfig:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2925   .text.TIM_OC4PolarityConfig:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2926   .text.TIM_OC4PolarityConfig:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2928   .text.TIM_OC4PolarityConfig:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2929   .text.TIM_OC4PolarityConfig:0000000000000014 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2936   .text.TIM_CCxCmd:0000000000000000 TIM_CCxCmd
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2939   .text.TIM_CCxCmd:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2941   .text.TIM_CCxCmd:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2942   .text.TIM_CCxCmd:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2943   .text.TIM_CCxCmd:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2944   .text.TIM_CCxCmd:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2945   .text.TIM_CCxCmd:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2945   .text.TIM_CCxCmd:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2947   .text.TIM_CCxCmd:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2950   .text.TIM_CCxCmd:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2952   .text.TIM_CCxCmd:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2955   .text.TIM_CCxCmd:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2956   .text.TIM_CCxCmd:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2958   .text.TIM_CCxCmd:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2961   .text.TIM_CCxCmd:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2966   .text.TIM_CCxCmd:000000000000001e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2967   .text.TIM_CCxCmd:0000000000000020 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2974   .text.TIM_CCxNCmd:0000000000000000 TIM_CCxNCmd
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2977   .text.TIM_CCxNCmd:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2979   .text.TIM_CCxNCmd:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2980   .text.TIM_CCxNCmd:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2981   .text.TIM_CCxNCmd:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2982   .text.TIM_CCxNCmd:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2983   .text.TIM_CCxNCmd:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2983   .text.TIM_CCxNCmd:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2985   .text.TIM_CCxNCmd:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2988   .text.TIM_CCxNCmd:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2990   .text.TIM_CCxNCmd:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2993   .text.TIM_CCxNCmd:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2994   .text.TIM_CCxNCmd:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2996   .text.TIM_CCxNCmd:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2999   .text.TIM_CCxNCmd:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3004   .text.TIM_CCxNCmd:000000000000001e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3005   .text.TIM_CCxNCmd:0000000000000020 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3012   .text.TIM_SelectOCxM:0000000000000000 TIM_SelectOCxM
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3015   .text.TIM_SelectOCxM:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3017   .text.TIM_SelectOCxM:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3018   .text.TIM_SelectOCxM:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3019   .text.TIM_SelectOCxM:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3020   .text.TIM_SelectOCxM:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3021   .text.TIM_SelectOCxM:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3022   .text.TIM_SelectOCxM:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3022   .text.TIM_SelectOCxM:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3024   .text.TIM_SelectOCxM:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3027   .text.TIM_SelectOCxM:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3029   .text.TIM_SelectOCxM:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3032   .text.TIM_SelectOCxM:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3034   .text.TIM_SelectOCxM:0000000000000014 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3037   .text.TIM_SelectOCxM:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3038   .text.TIM_SelectOCxM:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3039   .text.TIM_SelectOCxM:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3040   .text.TIM_SelectOCxM:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3043   .text.TIM_SelectOCxM:000000000000001a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3044   .text.TIM_SelectOCxM:000000000000001a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3045   .text.TIM_SelectOCxM:000000000000001a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3048   .text.TIM_SelectOCxM:000000000000001c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3050   .text.TIM_SelectOCxM:000000000000001e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3052   .text.TIM_SelectOCxM:0000000000000020 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3055   .text.TIM_SelectOCxM:0000000000000026 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3059   .text.TIM_SelectOCxM:0000000000000028 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3062   .text.TIM_SelectOCxM:000000000000002c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3066   .text.TIM_SelectOCxM:000000000000002e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3067   .text.TIM_SelectOCxM:000000000000002e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3068   .text.TIM_SelectOCxM:000000000000002e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3071   .text.TIM_SelectOCxM:0000000000000030 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3075   .text.TIM_SelectOCxM:0000000000000036 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3077   .text.TIM_SelectOCxM:0000000000000038 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3079   .text.TIM_SelectOCxM:000000000000003a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3083   .text.TIM_SelectOCxM:0000000000000040 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3086   .text.TIM_SelectOCxM:0000000000000042 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3088   .text.TIM_SelectOCxM:0000000000000044 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3089   .text.TIM_SelectOCxM:0000000000000044 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3091   .text.TIM_SelectOCxM:0000000000000046 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3093   .text.TIM_SelectOCxM:0000000000000048 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3095   .text.TIM_SelectOCxM:000000000000004c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3102   .text.TIM_UpdateDisableConfig:0000000000000000 TIM_UpdateDisableConfig
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3105   .text.TIM_UpdateDisableConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3107   .text.TIM_UpdateDisableConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3108   .text.TIM_UpdateDisableConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3109   .text.TIM_UpdateDisableConfig:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3109   .text.TIM_UpdateDisableConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3111   .text.TIM_UpdateDisableConfig:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3113   .text.TIM_UpdateDisableConfig:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3114   .text.TIM_UpdateDisableConfig:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3117   .text.TIM_UpdateDisableConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3119   .text.TIM_UpdateDisableConfig:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3122   .text.TIM_UpdateDisableConfig:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3123   .text.TIM_UpdateDisableConfig:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3126   .text.TIM_UpdateDisableConfig:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3130   .text.TIM_UpdateDisableConfig:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3137   .text.TIM_UpdateRequestConfig:0000000000000000 TIM_UpdateRequestConfig
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3140   .text.TIM_UpdateRequestConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3142   .text.TIM_UpdateRequestConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3143   .text.TIM_UpdateRequestConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3144   .text.TIM_UpdateRequestConfig:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3144   .text.TIM_UpdateRequestConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3146   .text.TIM_UpdateRequestConfig:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3148   .text.TIM_UpdateRequestConfig:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3149   .text.TIM_UpdateRequestConfig:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3152   .text.TIM_UpdateRequestConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3154   .text.TIM_UpdateRequestConfig:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3157   .text.TIM_UpdateRequestConfig:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3158   .text.TIM_UpdateRequestConfig:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3161   .text.TIM_UpdateRequestConfig:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3165   .text.TIM_UpdateRequestConfig:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3172   .text.TIM_SelectHallSensor:0000000000000000 TIM_SelectHallSensor
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3175   .text.TIM_SelectHallSensor:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3177   .text.TIM_SelectHallSensor:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3178   .text.TIM_SelectHallSensor:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3179   .text.TIM_SelectHallSensor:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3179   .text.TIM_SelectHallSensor:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3181   .text.TIM_SelectHallSensor:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3183   .text.TIM_SelectHallSensor:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3184   .text.TIM_SelectHallSensor:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3187   .text.TIM_SelectHallSensor:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3189   .text.TIM_SelectHallSensor:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3192   .text.TIM_SelectHallSensor:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3193   .text.TIM_SelectHallSensor:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3196   .text.TIM_SelectHallSensor:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3200   .text.TIM_SelectHallSensor:000000000000001a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3207   .text.TIM_SelectOnePulseMode:0000000000000000 TIM_SelectOnePulseMode
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3210   .text.TIM_SelectOnePulseMode:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3212   .text.TIM_SelectOnePulseMode:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3213   .text.TIM_SelectOnePulseMode:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3214   .text.TIM_SelectOnePulseMode:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3214   .text.TIM_SelectOnePulseMode:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3218   .text.TIM_SelectOnePulseMode:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3223   .text.TIM_SelectOnePulseMode:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3224   .text.TIM_SelectOnePulseMode:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3226   .text.TIM_SelectOnePulseMode:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3229   .text.TIM_SelectOnePulseMode:0000000000000014 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3230   .text.TIM_SelectOnePulseMode:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3237   .text.TIM_SelectOutputTrigger:0000000000000000 TIM_SelectOutputTrigger
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3240   .text.TIM_SelectOutputTrigger:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3242   .text.TIM_SelectOutputTrigger:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3243   .text.TIM_SelectOutputTrigger:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3244   .text.TIM_SelectOutputTrigger:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3244   .text.TIM_SelectOutputTrigger:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3248   .text.TIM_SelectOutputTrigger:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3253   .text.TIM_SelectOutputTrigger:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3254   .text.TIM_SelectOutputTrigger:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3256   .text.TIM_SelectOutputTrigger:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3259   .text.TIM_SelectOutputTrigger:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3260   .text.TIM_SelectOutputTrigger:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3267   .text.TIM_SelectSlaveMode:0000000000000000 TIM_SelectSlaveMode
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3270   .text.TIM_SelectSlaveMode:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3272   .text.TIM_SelectSlaveMode:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3273   .text.TIM_SelectSlaveMode:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3274   .text.TIM_SelectSlaveMode:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3274   .text.TIM_SelectSlaveMode:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3278   .text.TIM_SelectSlaveMode:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3283   .text.TIM_SelectSlaveMode:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3284   .text.TIM_SelectSlaveMode:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3286   .text.TIM_SelectSlaveMode:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3289   .text.TIM_SelectSlaveMode:0000000000000014 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3290   .text.TIM_SelectSlaveMode:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3297   .text.TIM_SelectMasterSlaveMode:0000000000000000 TIM_SelectMasterSlaveMode
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3300   .text.TIM_SelectMasterSlaveMode:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3302   .text.TIM_SelectMasterSlaveMode:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3303   .text.TIM_SelectMasterSlaveMode:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3304   .text.TIM_SelectMasterSlaveMode:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3304   .text.TIM_SelectMasterSlaveMode:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3308   .text.TIM_SelectMasterSlaveMode:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3313   .text.TIM_SelectMasterSlaveMode:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3314   .text.TIM_SelectMasterSlaveMode:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3316   .text.TIM_SelectMasterSlaveMode:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3319   .text.TIM_SelectMasterSlaveMode:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3320   .text.TIM_SelectMasterSlaveMode:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3327   .text.TIM_SetCounter:0000000000000000 TIM_SetCounter
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3330   .text.TIM_SetCounter:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3332   .text.TIM_SetCounter:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3333   .text.TIM_SetCounter:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3334   .text.TIM_SetCounter:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3334   .text.TIM_SetCounter:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3336   .text.TIM_SetCounter:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3337   .text.TIM_SetCounter:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3344   .text.TIM_SetAutoreload:0000000000000000 TIM_SetAutoreload
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3347   .text.TIM_SetAutoreload:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3349   .text.TIM_SetAutoreload:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3350   .text.TIM_SetAutoreload:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3351   .text.TIM_SetAutoreload:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3351   .text.TIM_SetAutoreload:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3353   .text.TIM_SetAutoreload:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3354   .text.TIM_SetAutoreload:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3361   .text.TIM_SetCompare1:0000000000000000 TIM_SetCompare1
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3364   .text.TIM_SetCompare1:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3366   .text.TIM_SetCompare1:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3367   .text.TIM_SetCompare1:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3368   .text.TIM_SetCompare1:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3368   .text.TIM_SetCompare1:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3370   .text.TIM_SetCompare1:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3371   .text.TIM_SetCompare1:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3378   .text.TIM_SetCompare2:0000000000000000 TIM_SetCompare2
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3381   .text.TIM_SetCompare2:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3383   .text.TIM_SetCompare2:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3384   .text.TIM_SetCompare2:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3385   .text.TIM_SetCompare2:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3385   .text.TIM_SetCompare2:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3387   .text.TIM_SetCompare2:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3388   .text.TIM_SetCompare2:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3395   .text.TIM_SetCompare3:0000000000000000 TIM_SetCompare3
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3398   .text.TIM_SetCompare3:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3400   .text.TIM_SetCompare3:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3401   .text.TIM_SetCompare3:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3402   .text.TIM_SetCompare3:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3402   .text.TIM_SetCompare3:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3404   .text.TIM_SetCompare3:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3405   .text.TIM_SetCompare3:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3412   .text.TIM_SetCompare4:0000000000000000 TIM_SetCompare4
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3415   .text.TIM_SetCompare4:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3417   .text.TIM_SetCompare4:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3418   .text.TIM_SetCompare4:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3419   .text.TIM_SetCompare4:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3419   .text.TIM_SetCompare4:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3421   .text.TIM_SetCompare4:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3422   .text.TIM_SetCompare4:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3429   .text.TIM_SetIC1Prescaler:0000000000000000 TIM_SetIC1Prescaler
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3432   .text.TIM_SetIC1Prescaler:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3434   .text.TIM_SetIC1Prescaler:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3435   .text.TIM_SetIC1Prescaler:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3436   .text.TIM_SetIC1Prescaler:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3436   .text.TIM_SetIC1Prescaler:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3440   .text.TIM_SetIC1Prescaler:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3445   .text.TIM_SetIC1Prescaler:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3446   .text.TIM_SetIC1Prescaler:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3448   .text.TIM_SetIC1Prescaler:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3451   .text.TIM_SetIC1Prescaler:0000000000000014 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3452   .text.TIM_SetIC1Prescaler:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3459   .text.TIM_SetIC2Prescaler:0000000000000000 TIM_SetIC2Prescaler
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3462   .text.TIM_SetIC2Prescaler:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3464   .text.TIM_SetIC2Prescaler:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3465   .text.TIM_SetIC2Prescaler:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3466   .text.TIM_SetIC2Prescaler:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3466   .text.TIM_SetIC2Prescaler:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3468   .text.TIM_SetIC2Prescaler:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3473   .text.TIM_SetIC2Prescaler:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3474   .text.TIM_SetIC2Prescaler:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3476   .text.TIM_SetIC2Prescaler:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3479   .text.TIM_SetIC2Prescaler:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3484   .text.TIM_SetIC2Prescaler:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3485   .text.TIM_SetIC2Prescaler:000000000000001a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3492   .text.TIM_PWMIConfig:0000000000000000 TIM_PWMIConfig
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3495   .text.TIM_PWMIConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3497   .text.TIM_PWMIConfig:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3497   .text.TIM_PWMIConfig:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3498   .text.TIM_PWMIConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3499   .text.TIM_PWMIConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3500   .text.TIM_PWMIConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3501   .text.TIM_PWMIConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3502   .text.TIM_PWMIConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3503   .text.TIM_PWMIConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3506   .text.TIM_PWMIConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3507   .text.TIM_PWMIConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3508   .text.TIM_PWMIConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3509   .text.TIM_PWMIConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3511   .text.TIM_PWMIConfig:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3514   .text.TIM_PWMIConfig:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3516   .text.TIM_PWMIConfig:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3518   .text.TIM_PWMIConfig:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3520   .text.TIM_PWMIConfig:0000000000000014 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3521   .text.TIM_PWMIConfig:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3523   .text.TIM_PWMIConfig:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3525   .text.TIM_PWMIConfig:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3528   .text.TIM_PWMIConfig:000000000000001a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3529   .text.TIM_PWMIConfig:000000000000001a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3531   .text.TIM_PWMIConfig:000000000000001c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3536   .text.TIM_PWMIConfig:0000000000000022 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3537   .text.TIM_PWMIConfig:0000000000000022 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3539   .text.TIM_PWMIConfig:0000000000000024 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3541   .text.TIM_PWMIConfig:0000000000000026 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3545   .text.TIM_PWMIConfig:000000000000002a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3547   .text.TIM_PWMIConfig:000000000000002c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3550   .text.TIM_PWMIConfig:0000000000000034 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3557   .text.TIM_PWMIConfig:0000000000000042 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3564   .text.TIM_PWMIConfig:0000000000000052 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3570   .text.TIM_PWMIConfig:000000000000005e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3571   .text.TIM_PWMIConfig:0000000000000060 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3572   .text.TIM_PWMIConfig:0000000000000060 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3574   .text.TIM_PWMIConfig:0000000000000068 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3575   .text.TIM_PWMIConfig:0000000000000068 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3576   .text.TIM_PWMIConfig:0000000000000068 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3577   .text.TIM_PWMIConfig:0000000000000068 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3578   .text.TIM_PWMIConfig:0000000000000068 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3579   .text.TIM_PWMIConfig:0000000000000068 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3582   .text.TIM_PWMIConfig:0000000000000068 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3584   .text.TIM_PWMIConfig:0000000000000068 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3587   .text.TIM_PWMIConfig:0000000000000070 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3594   .text.TIM_PWMIConfig:000000000000007e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3601   .text.TIM_PWMIConfig:000000000000008e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3606   .text.TIM_PWMIConfig:000000000000009a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3607   .text.TIM_PWMIConfig:000000000000009c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3614   .text.TIM_SetIC3Prescaler:0000000000000000 TIM_SetIC3Prescaler
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3617   .text.TIM_SetIC3Prescaler:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3619   .text.TIM_SetIC3Prescaler:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3620   .text.TIM_SetIC3Prescaler:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3621   .text.TIM_SetIC3Prescaler:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3621   .text.TIM_SetIC3Prescaler:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3625   .text.TIM_SetIC3Prescaler:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3630   .text.TIM_SetIC3Prescaler:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3631   .text.TIM_SetIC3Prescaler:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3633   .text.TIM_SetIC3Prescaler:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3636   .text.TIM_SetIC3Prescaler:0000000000000014 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3637   .text.TIM_SetIC3Prescaler:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3644   .text.TIM_SetIC4Prescaler:0000000000000000 TIM_SetIC4Prescaler
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3647   .text.TIM_SetIC4Prescaler:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3649   .text.TIM_SetIC4Prescaler:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3650   .text.TIM_SetIC4Prescaler:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3651   .text.TIM_SetIC4Prescaler:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3651   .text.TIM_SetIC4Prescaler:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3653   .text.TIM_SetIC4Prescaler:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3658   .text.TIM_SetIC4Prescaler:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3659   .text.TIM_SetIC4Prescaler:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3661   .text.TIM_SetIC4Prescaler:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3664   .text.TIM_SetIC4Prescaler:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3669   .text.TIM_SetIC4Prescaler:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3670   .text.TIM_SetIC4Prescaler:000000000000001a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3677   .text.TIM_ICInit:0000000000000000 TIM_ICInit
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3680   .text.TIM_ICInit:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3682   .text.TIM_ICInit:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3682   .text.TIM_ICInit:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3683   .text.TIM_ICInit:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3684   .text.TIM_ICInit:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3685   .text.TIM_ICInit:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3686   .text.TIM_ICInit:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3688   .text.TIM_ICInit:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3690   .text.TIM_ICInit:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3694   .text.TIM_ICInit:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3696   .text.TIM_ICInit:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3697   .text.TIM_ICInit:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3699   .text.TIM_ICInit:0000000000000014 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3701   .text.TIM_ICInit:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3706   .text.TIM_ICInit:0000000000000020 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3712   .text.TIM_ICInit:000000000000002c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3713   .text.TIM_ICInit:0000000000000034 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3714   .text.TIM_ICInit:0000000000000034 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3715   .text.TIM_ICInit:0000000000000034 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3716   .text.TIM_ICInit:0000000000000034 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3717   .text.TIM_ICInit:0000000000000034 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3719   .text.TIM_ICInit:0000000000000034 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3721   .text.TIM_ICInit:0000000000000034 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3722   .text.TIM_ICInit:0000000000000034 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3725   .text.TIM_ICInit:000000000000003a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3729   .text.TIM_ICInit:0000000000000044 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3736   .text.TIM_ICInit:0000000000000052 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3737   .text.TIM_ICInit:0000000000000052 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3744   .text.TIM_ICInit:000000000000005a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3745   .text.TIM_ICInit:000000000000005a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3746   .text.TIM_ICInit:000000000000005a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3747   .text.TIM_ICInit:000000000000005a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3749   .text.TIM_ICInit:000000000000005c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3751   .text.TIM_ICInit:000000000000005e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3753   .text.TIM_ICInit:0000000000000062 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3756   .text.TIM_ICInit:0000000000000066 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3761   .text.TIM_ICInit:0000000000000070 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3762   .text.TIM_ICInit:0000000000000070 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3764   .text.TIM_ICInit:0000000000000072 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3766   .text.TIM_ICInit:0000000000000074 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3768   .text.TIM_ICInit:0000000000000076 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3772   .text.TIM_ICInit:000000000000007a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3773   .text.TIM_ICInit:000000000000007a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3777   .text.TIM_ICInit:0000000000000080 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3779   .text.TIM_ICInit:0000000000000082 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3781   .text.TIM_ICInit:0000000000000086 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3783   .text.TIM_ICInit:0000000000000088 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3785   .text.TIM_ICInit:000000000000008a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3787   .text.TIM_ICInit:000000000000008e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3790   .text.TIM_ICInit:0000000000000090 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3791   .text.TIM_ICInit:0000000000000090 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3794   .text.TIM_ICInit:0000000000000094 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3795   .text.TIM_ICInit:0000000000000094 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3796   .text.TIM_ICInit:0000000000000094 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3799   .text.TIM_ICInit:0000000000000096 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3800   .text.TIM_ICInit:0000000000000096 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3802   .text.TIM_ICInit:000000000000009a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3805   .text.TIM_ICInit:00000000000000a2 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3808   .text.TIM_ICInit:00000000000000aa .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3812   .text.TIM_ICInit:00000000000000b6 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3815   .text.TIM_ICInit:00000000000000be .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3818   .text.TIM_ICInit:00000000000000c6 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3822   .text.TIM_ICInit:00000000000000d2 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3827   .text.TIM_ICInit:00000000000000da .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3828   .text.TIM_ICInit:00000000000000da .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3829   .text.TIM_ICInit:00000000000000da .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3832   .text.TIM_ICInit:00000000000000de .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3838   .text.TIM_ICInit:00000000000000e6 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3839   .text.TIM_ICInit:00000000000000e6 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3841   .text.TIM_ICInit:00000000000000e8 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3842   .text.TIM_ICInit:00000000000000e8 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3847   .text.TIM_ICInit:00000000000000ea .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3856   .text.TIM_ICInit:00000000000000f6 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3857   .text.TIM_ICInit:00000000000000f6 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3858   .text.TIM_ICInit:00000000000000f6 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3863   .text.TIM_ICInit:00000000000000fe .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3874   .text.TIM_ICInit:0000000000000106 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3875   .text.TIM_ICInit:0000000000000106 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3876   .text.TIM_ICInit:0000000000000106 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3877   .text.TIM_ICInit:0000000000000106 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3879   .text.TIM_ICInit:0000000000000108 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3884   .text.TIM_ICInit:0000000000000110 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3885   .text.TIM_ICInit:0000000000000110 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3888   .text.TIM_ICInit:0000000000000112 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3889   .text.TIM_ICInit:0000000000000112 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3891   .text.TIM_ICInit:0000000000000114 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3893   .text.TIM_ICInit:0000000000000116 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3895   .text.TIM_ICInit:0000000000000118 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3897   .text.TIM_ICInit:000000000000011c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3899   .text.TIM_ICInit:000000000000011e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3901   .text.TIM_ICInit:0000000000000120 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3904   .text.TIM_ICInit:0000000000000124 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3906   .text.TIM_ICInit:0000000000000126 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3908   .text.TIM_ICInit:000000000000012a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3910   .text.TIM_ICInit:000000000000012e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3912   .text.TIM_ICInit:0000000000000130 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3914   .text.TIM_ICInit:0000000000000132 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3916   .text.TIM_ICInit:0000000000000134 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3918   .text.TIM_ICInit:0000000000000138 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3921   .text.TIM_ICInit:000000000000013a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3922   .text.TIM_ICInit:000000000000013a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3925   .text.TIM_ICInit:000000000000013e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3926   .text.TIM_ICInit:000000000000013e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3927   .text.TIM_ICInit:000000000000013e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3928   .text.TIM_ICInit:000000000000013e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3931   .text.TIM_ICInit:0000000000000140 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3932   .text.TIM_ICInit:0000000000000140 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3934   .text.TIM_ICInit:0000000000000144 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3937   .text.TIM_ICInit:000000000000014c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3940   .text.TIM_ICInit:0000000000000154 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3944   .text.TIM_ICInit:0000000000000160 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3947   .text.TIM_ICInit:0000000000000168 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3950   .text.TIM_ICInit:0000000000000170 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3954   .text.TIM_ICInit:000000000000017c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3959   .text.TIM_ICInit:0000000000000184 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3960   .text.TIM_ICInit:0000000000000184 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3961   .text.TIM_ICInit:0000000000000184 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3965   .text.TIM_ICInit:000000000000018a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3972   .text.TIM_ICInit:0000000000000194 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3973   .text.TIM_ICInit:0000000000000194 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3975   .text.TIM_ICInit:0000000000000196 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3976   .text.TIM_ICInit:0000000000000196 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3981   .text.TIM_ICInit:0000000000000198 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3985   .text.TIM_ICInit:00000000000001a2 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3991   .text.TIM_ICInit:00000000000001a4 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3992   .text.TIM_ICInit:00000000000001a4 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3993   .text.TIM_ICInit:00000000000001a4 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3996   .text.TIM_ICInit:00000000000001a8 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4003   .text.TIM_ICInit:00000000000001b0 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4010   .text.TIM_SetClockDivision:0000000000000000 TIM_SetClockDivision
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4013   .text.TIM_SetClockDivision:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4015   .text.TIM_SetClockDivision:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4016   .text.TIM_SetClockDivision:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4017   .text.TIM_SetClockDivision:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4017   .text.TIM_SetClockDivision:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4021   .text.TIM_SetClockDivision:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4026   .text.TIM_SetClockDivision:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4027   .text.TIM_SetClockDivision:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4029   .text.TIM_SetClockDivision:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4032   .text.TIM_SetClockDivision:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4033   .text.TIM_SetClockDivision:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4040   .text.TIM_GetCapture1:0000000000000000 TIM_GetCapture1
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4043   .text.TIM_GetCapture1:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4045   .text.TIM_GetCapture1:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4046   .text.TIM_GetCapture1:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4047   .text.TIM_GetCapture1:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4047   .text.TIM_GetCapture1:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4050   .text.TIM_GetCapture1:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4051   .text.TIM_GetCapture1:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4058   .text.TIM_GetCapture2:0000000000000000 TIM_GetCapture2
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4061   .text.TIM_GetCapture2:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4063   .text.TIM_GetCapture2:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4064   .text.TIM_GetCapture2:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4065   .text.TIM_GetCapture2:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4065   .text.TIM_GetCapture2:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4068   .text.TIM_GetCapture2:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4069   .text.TIM_GetCapture2:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4076   .text.TIM_GetCapture3:0000000000000000 TIM_GetCapture3
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4079   .text.TIM_GetCapture3:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4081   .text.TIM_GetCapture3:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4082   .text.TIM_GetCapture3:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4083   .text.TIM_GetCapture3:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4083   .text.TIM_GetCapture3:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4086   .text.TIM_GetCapture3:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4087   .text.TIM_GetCapture3:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4094   .text.TIM_GetCapture4:0000000000000000 TIM_GetCapture4
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4097   .text.TIM_GetCapture4:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4099   .text.TIM_GetCapture4:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4100   .text.TIM_GetCapture4:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4101   .text.TIM_GetCapture4:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4101   .text.TIM_GetCapture4:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4104   .text.TIM_GetCapture4:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4105   .text.TIM_GetCapture4:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4112   .text.TIM_GetCounter:0000000000000000 TIM_GetCounter
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4115   .text.TIM_GetCounter:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4117   .text.TIM_GetCounter:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4118   .text.TIM_GetCounter:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4119   .text.TIM_GetCounter:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4119   .text.TIM_GetCounter:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4122   .text.TIM_GetCounter:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4123   .text.TIM_GetCounter:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4130   .text.TIM_GetPrescaler:0000000000000000 TIM_GetPrescaler
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4133   .text.TIM_GetPrescaler:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4135   .text.TIM_GetPrescaler:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4136   .text.TIM_GetPrescaler:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4137   .text.TIM_GetPrescaler:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4137   .text.TIM_GetPrescaler:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4140   .text.TIM_GetPrescaler:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4141   .text.TIM_GetPrescaler:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4148   .text.TIM_GetFlagStatus:0000000000000000 TIM_GetFlagStatus
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4151   .text.TIM_GetFlagStatus:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4153   .text.TIM_GetFlagStatus:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4154   .text.TIM_GetFlagStatus:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4155   .text.TIM_GetFlagStatus:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4156   .text.TIM_GetFlagStatus:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4156   .text.TIM_GetFlagStatus:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4159   .text.TIM_GetFlagStatus:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4160   .text.TIM_GetFlagStatus:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4163   .text.TIM_GetFlagStatus:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4165   .text.TIM_GetFlagStatus:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4172   .text.TIM_ClearFlag:0000000000000000 TIM_ClearFlag
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4175   .text.TIM_ClearFlag:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4177   .text.TIM_ClearFlag:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4178   .text.TIM_ClearFlag:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4179   .text.TIM_ClearFlag:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4179   .text.TIM_ClearFlag:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4184   .text.TIM_ClearFlag:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4186   .text.TIM_ClearFlag:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4187   .text.TIM_ClearFlag:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4194   .text.TIM_GetITStatus:0000000000000000 TIM_GetITStatus
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4197   .text.TIM_GetITStatus:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4199   .text.TIM_GetITStatus:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4200   .text.TIM_GetITStatus:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4201   .text.TIM_GetITStatus:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4202   .text.TIM_GetITStatus:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4203   .text.TIM_GetITStatus:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4203   .text.TIM_GetITStatus:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4206   .text.TIM_GetITStatus:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4207   .text.TIM_GetITStatus:0000000000000002 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4210   .text.TIM_GetITStatus:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4213   .text.TIM_GetITStatus:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4217   .text.TIM_GetITStatus:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4218   .text.TIM_GetITStatus:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4220   .text.TIM_GetITStatus:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4227   .text.TIM_GetITStatus:0000000000000014 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4230   .text.TIM_GetITStatus:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4231   .text.TIM_GetITStatus:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4232   .text.TIM_GetITStatus:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4239   .text.TIM_ClearITPendingBit:0000000000000000 TIM_ClearITPendingBit
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4241   .text.TIM_ClearITPendingBit:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4243   .text.TIM_ClearITPendingBit:0000000000000000 $x
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4243   .text.TIM_ClearITPendingBit:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4248   .text.TIM_ClearITPendingBit:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12304  .debug_line_str:0000000000000076 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12304  .debug_line_str:00000000000000cb .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12304  .debug_line_str:00000000000000dd .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12304  .debug_line_str:0000000000000139 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12304  .debug_line_str:0000000000000191 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12304  .debug_line_str:00000000000001e7 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12304  .debug_line_str:0000000000000247 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12304  .debug_line_str:0000000000000256 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12304  .debug_line_str:0000000000000265 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12304  .debug_line_str:0000000000000276 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12304  .debug_line_str:0000000000000280 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12304  .debug_line_str:000000000000028d .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12304  .debug_line_str:0000000000000298 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12304  .debug_line_str:00000000000002a7 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:125    .text.TI1_Config:0000000000000082 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:256    .text.TI2_Config:000000000000009c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:448    .text.TIM_DeInit:0000000000000138 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:623    .text.TIM_TimeBaseInit:00000000000000cc .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:759    .text.TIM_OC1Init:0000000000000082 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:931    .text.TIM_OC2Init:00000000000000ac .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1097   .text.TIM_OC3Init:00000000000000aa .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1225   .text.TIM_OC4Init:0000000000000082 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1255   .text.TIM_BDTRConfig:0000000000000020 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1285   .text.TIM_TimeBaseStructInit:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1323   .text.TIM_OCStructInit:0000000000000022 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1354   .text.TIM_ICStructInit:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1389   .text.TIM_BDTRStructInit:000000000000001e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1424   .text.TIM_Cmd:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1456   .text.TIM_CtrlPWMOutputs:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1491   .text.TIM_ITConfig:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1508   .text.TIM_GenerateEvent:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1527   .text.TIM_DMAConfig:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1539   .text.TIM_DMACmd:0000000000000008 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1563   .text.TIM_InternalClockConfig:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1607   .text.TIM_ITRxExternalClockConfig:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1686   .text.TIM_TIxExternalClockConfig:0000000000000048 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1727   .text.TIM_ETRConfig:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1774   .text.TIM_ETRClockMode1Config:000000000000002a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1808   .text.TIM_ETRClockMode2Config:0000000000000022 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1828   .text.TIM_PrescalerConfig:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1860   .text.TIM_CounterModeConfig:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1892   .text.TIM_SelectInputTrigger:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1973   .text.TIM_EncoderInterfaceConfig:000000000000003e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2005   .text.TIM_ForcedOC1Config:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2043   .text.TIM_ForcedOC2Config:0000000000000014 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2075   .text.TIM_ForcedOC3Config:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2113   .text.TIM_ForcedOC4Config:0000000000000014 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2148   .text.TIM_ARRPreloadConfig:000000000000001a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2183   .text.TIM_SelectCOM:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2218   .text.TIM_SelectCCDMA:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2253   .text.TIM_CCPreloadControl:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2285   .text.TIM_OC1PreloadConfig:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2323   .text.TIM_OC2PreloadConfig:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2355   .text.TIM_OC3PreloadConfig:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2393   .text.TIM_OC4PreloadConfig:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2425   .text.TIM_OC1FastConfig:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2464   .text.TIM_OC2FastConfig:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2496   .text.TIM_OC3FastConfig:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2535   .text.TIM_OC4FastConfig:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2567   .text.TIM_ClearOC1Ref:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2605   .text.TIM_ClearOC2Ref:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2637   .text.TIM_ClearOC3Ref:0000000000000010 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2675   .text.TIM_ClearOC4Ref:0000000000000012 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2707   .text.TIM_OC1PolarityConfig:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2739   .text.TIM_OC1NPolarityConfig:000000000000000e .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2778   .text.TIM_OC2PolarityConfig:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2817   .text.TIM_OC2NPolarityConfig:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2856   .text.TIM_OC3PolarityConfig:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2894   .text.TIM_OC3NPolarityConfig:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2932   .text.TIM_OC4PolarityConfig:0000000000000014 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2970   .text.TIM_CCxCmd:0000000000000020 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3008   .text.TIM_CCxNCmd:0000000000000020 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3098   .text.TIM_SelectOCxM:000000000000004c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3133   .text.TIM_UpdateDisableConfig:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3168   .text.TIM_UpdateRequestConfig:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3203   .text.TIM_SelectHallSensor:000000000000001a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3233   .text.TIM_SelectOnePulseMode:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3263   .text.TIM_SelectOutputTrigger:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3293   .text.TIM_SelectSlaveMode:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3323   .text.TIM_SelectMasterSlaveMode:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3340   .text.TIM_SetCounter:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3357   .text.TIM_SetAutoreload:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3374   .text.TIM_SetCompare1:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3391   .text.TIM_SetCompare2:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3408   .text.TIM_SetCompare3:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3425   .text.TIM_SetCompare4:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3455   .text.TIM_SetIC1Prescaler:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3488   .text.TIM_SetIC2Prescaler:000000000000001a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3610   .text.TIM_PWMIConfig:000000000000009c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3640   .text.TIM_SetIC3Prescaler:0000000000000016 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3673   .text.TIM_SetIC4Prescaler:000000000000001a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4006   .text.TIM_ICInit:00000000000001b0 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4036   .text.TIM_SetClockDivision:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4054   .text.TIM_GetCapture1:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4072   .text.TIM_GetCapture2:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4090   .text.TIM_GetCapture3:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4108   .text.TIM_GetCapture4:0000000000000006 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4126   .text.TIM_GetCounter:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4144   .text.TIM_GetPrescaler:0000000000000004 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4168   .text.TIM_GetFlagStatus:000000000000000a .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4190   .text.TIM_ClearFlag:000000000000000c .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4235   .text.TIM_GetITStatus:0000000000000018 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4251   .text.TIM_ClearITPendingBit:000000000000000c .L0 
                     .debug_frame:0000000000000000 .L0 
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:93     .text.TI1_Config:0000000000000070 .L2
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:115    .text.TI1_Config:000000000000007e .L3
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:100    .text.TI1_Config:0000000000000072 .L5
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:219    .text.TI2_Config:000000000000007e .L7
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:241    .text.TI2_Config:0000000000000090 .L8
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:231    .text.TI2_Config:000000000000008a .L9
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:296    .text.TIM_DeInit:000000000000003a .L11
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:313    .text.TIM_DeInit:0000000000000054 .L13
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:284    .text.TIM_DeInit:000000000000002a .L22
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:330    .text.TIM_DeInit:0000000000000076 .L14
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:345    .text.TIM_DeInit:0000000000000090 .L15
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:366    .text.TIM_DeInit:00000000000000b2 .L16
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:288    .text.TIM_DeInit:0000000000000032 .L10
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:382    .text.TIM_DeInit:00000000000000cc .L17
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:359    .text.TIM_DeInit:00000000000000a8 .L23
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:399    .text.TIM_DeInit:00000000000000ea .L18
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:415    .text.TIM_DeInit:0000000000000104 .L19
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:430    .text.TIM_DeInit:000000000000011a .L20
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:523    .text.TIM_TimeBaseInit:000000000000003e .L25
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:608    .text.TIM_TimeBaseInit:00000000000000ae .L37
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:560    .text.TIM_TimeBaseInit:0000000000000084 .L35
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:476    .text.TIM_TimeBaseInit:0000000000000016 .L28
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:568    .text.TIM_TimeBaseInit:000000000000008a .L34
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:586    .text.TIM_TimeBaseInit:00000000000000a0 .L36
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:515    .text.TIM_TimeBaseInit:0000000000000038 .L38
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:702    .text.TIM_OC1Init:000000000000005a .L40
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:737    .text.TIM_OC1Init:0000000000000076 .L41
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:854    .text.TIM_OC2Init:0000000000000068 .L43
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:909    .text.TIM_OC2Init:00000000000000a0 .L44
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1018   .text.TIM_OC3Init:0000000000000064 .L46
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1075   .text.TIM_OC3Init:000000000000009e .L47
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1186   .text.TIM_OC4Init:0000000000000062 .L49
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1203   .text.TIM_OC4Init:0000000000000074 .L50
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1411   .text.TIM_Cmd:000000000000000c .L57
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1406   .text.TIM_Cmd:0000000000000008 .L59
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1447   .text.TIM_CtrlPWMOutputs:0000000000000010 .L61
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1442   .text.TIM_CtrlPWMOutputs:000000000000000a .L63
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1480   .text.TIM_ITConfig:000000000000000a .L65
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1474   .text.TIM_ITConfig:0000000000000006 .L67
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1677   .text.TIM_TIxExternalClockConfig:000000000000003e .L75
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1638   .text.TIM_TIxExternalClockConfig:0000000000000020 .L76
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2135   .text.TIM_ARRPreloadConfig:000000000000000c .L92
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2130   .text.TIM_ARRPreloadConfig:0000000000000008 .L94
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2170   .text.TIM_SelectCOM:000000000000000c .L96
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2165   .text.TIM_SelectCOM:0000000000000008 .L98
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2205   .text.TIM_SelectCCDMA:000000000000000c .L100
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2200   .text.TIM_SelectCCDMA:0000000000000008 .L102
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2240   .text.TIM_CCPreloadControl:000000000000000c .L104
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2235   .text.TIM_CCPreloadControl:0000000000000008 .L106
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3064   .text.TIM_SelectOCxM:000000000000002e .L129
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3057   .text.TIM_SelectOCxM:0000000000000028 .L131
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3120   .text.TIM_UpdateDisableConfig:000000000000000c .L133
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3115   .text.TIM_UpdateDisableConfig:0000000000000008 .L135
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3155   .text.TIM_UpdateRequestConfig:000000000000000c .L137
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3150   .text.TIM_UpdateRequestConfig:0000000000000008 .L139
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3190   .text.TIM_SelectHallSensor:000000000000000c .L141
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3185   .text.TIM_SelectHallSensor:0000000000000008 .L143
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3533   .text.TIM_PWMIConfig:0000000000000022 .L157
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3581   .text.TIM_PWMIConfig:0000000000000068 .L158
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3568   .text.TIM_PWMIConfig:000000000000005e .L156
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3718   .text.TIM_ICInit:0000000000000034 .L166
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3734   .text.TIM_ICInit:0000000000000052 .L168
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3710   .text.TIM_ICInit:000000000000002c .L165
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3868   .text.TIM_ICInit:0000000000000106 .L169
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3824   .text.TIM_ICInit:00000000000000da .L170
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3852   .text.TIM_ICInit:00000000000000f6 .L171
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3836   .text.TIM_ICInit:00000000000000e6 .L172
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3956   .text.TIM_ICInit:0000000000000184 .L173
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3987   .text.TIM_ICInit:00000000000001a4 .L174
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3970   .text.TIM_ICInit:0000000000000194 .L175
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4225   .text.TIM_GetITStatus:0000000000000014 .L188
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:7893   .debug_abbrev:0000000000000000 .Ldebug_abbrev0
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12167  .debug_str:00000000000009a5 .LASF242
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12302  .debug_line_str:0000000000000055 .LASF0
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12300  .debug_line_str:0000000000000000 .LASF1
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11544  .debug_rnglists:0000000000000032 .LLRL136
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11815  .debug_line:0000000000000000 .Ldebug_line0
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12007  .debug_str:0000000000000502 .LASF2
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11907  .debug_str:000000000000029f .LASF3
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11845  .debug_str:00000000000000d1 .LASF6
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12147  .debug_str:0000000000000909 .LASF4
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12155  .debug_str:0000000000000941 .LASF5
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12199  .debug_str:0000000000000b7f .LASF7
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12033  .debug_str:00000000000005eb .LASF8
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11939  .debug_str:000000000000034f .LASF9
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11985  .debug_str:0000000000000462 .LASF10
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12187  .debug_str:0000000000000b2d .LASF11
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11949  .debug_str:000000000000037e .LASF12
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11875  .debug_str:000000000000018e .LASF13
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12253  .debug_str:0000000000000d2d .LASF14
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11951  .debug_str:000000000000038c .LASF15
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12241  .debug_str:0000000000000cd4 .LASF16
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11869  .debug_str:0000000000000168 .LASF17
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11943  .debug_str:0000000000000369 .LASF18
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12105  .debug_str:00000000000007f0 .LASF19
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12065  .debug_str:00000000000006dc .LASF20
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11843  .debug_str:00000000000000c6 .LASF21
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12259  .debug_str:0000000000000d56 .LASF22
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11981  .debug_str:0000000000000450 .LASF23
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12169  .debug_str:0000000000000aa6 .LASF24
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12059  .debug_str:00000000000006c3 .LASF25
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12129  .debug_str:00000000000008ab .LASF26
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12271  .debug_str:0000000000000dbb .LASF27
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12131  .debug_str:00000000000008b5 .LASF28
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12055  .debug_str:00000000000006a7 .LASF29
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12133  .debug_str:00000000000008bf .LASF30
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11911  .debug_str:00000000000002b9 .LASF31
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12135  .debug_str:00000000000008c9 .LASF32
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11881  .debug_str:00000000000001ca .LASF33
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12137  .debug_str:00000000000008d3 .LASF34
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11955  .debug_str:000000000000039d .LASF35
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12139  .debug_str:00000000000008dd .LASF36
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11957  .debug_str:00000000000003a5 .LASF37
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12179  .debug_str:0000000000000af3 .LASF38
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11947  .debug_str:0000000000000379 .LASF39
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12141  .debug_str:00000000000008e7 .LASF40
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12143  .debug_str:00000000000008f1 .LASF41
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11919  .debug_str:00000000000002e1 .LASF42
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11817  .debug_str:0000000000000000 .LASF43
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11921  .debug_str:00000000000002ec .LASF44
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12285  .debug_str:0000000000000e1a .LASF45
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11923  .debug_str:00000000000002f7 .LASF46
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11961  .debug_str:00000000000003bf .LASF47
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11925  .debug_str:0000000000000302 .LASF48
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12171  .debug_str:0000000000000ab0 .LASF49
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11927  .debug_str:000000000000030d .LASF50
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12063  .debug_str:00000000000006d5 .LASF51
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11929  .debug_str:0000000000000318 .LASF52
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12071  .debug_str:00000000000006fd .LASF53
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11931  .debug_str:0000000000000323 .LASF54
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12157  .debug_str:000000000000094b .LASF55
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11933  .debug_str:000000000000032e .LASF56
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12293  .debug_str:0000000000000e5f .LASF57
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11935  .debug_str:0000000000000339 .LASF58
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12005  .debug_str:00000000000004fb .LASF59
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11937  .debug_str:0000000000000344 .LASF60
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11993  .debug_str:00000000000004a3 .LASF61
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11983  .debug_str:0000000000000456 .LASF62
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12083  .debug_str:000000000000074e .LASF63
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12191  .debug_str:0000000000000b4f .LASF64
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12145  .debug_str:00000000000008fb .LASF65
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11835  .debug_str:0000000000000087 .LASF66
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12205  .debug_str:0000000000000baa .LASF67
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12013  .debug_str:0000000000000529 .LASF68
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12263  .debug_str:0000000000000d6b .LASF69
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12287  .debug_str:0000000000000e20 .LASF70
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12231  .debug_str:0000000000000c7b .LASF71
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12123  .debug_str:000000000000087c .LASF72
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11941  .debug_str:0000000000000358 .LASF73
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11859  .debug_str:000000000000012e .LASF74
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12011  .debug_str:000000000000051a .LASF75
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12189  .debug_str:0000000000000b3f .LASF76
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12277  .debug_str:0000000000000ddf .LASF77
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12097  .debug_str:00000000000007b6 .LASF78
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12247  .debug_str:0000000000000d03 .LASF79
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11899  .debug_str:0000000000000258 .LASF80
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12127  .debug_str:000000000000089c .LASF81
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11885  .debug_str:00000000000001e6 .LASF82
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12091  .debug_str:0000000000000791 .LASF83
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11877  .debug_str:00000000000001a5 .LASF84
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12209  .debug_str:0000000000000bcb .LASF85
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12035  .debug_str:00000000000005fe .LASF86
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12165  .debug_str:0000000000000997 .LASF87
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12149  .debug_str:0000000000000917 .LASF88
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12085  .debug_str:000000000000075a .LASF89
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12081  .debug_str:0000000000000744 .LASF90
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12235  .debug_str:0000000000000c96 .LASF91
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12043  .debug_str:0000000000000637 .LASF92
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12029  .debug_str:00000000000005c6 .LASF93
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11861  .debug_str:0000000000000138 .LASF94
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12113  .debug_str:0000000000000837 .LASF95
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12009  .debug_str:000000000000050f .LASF99
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12037  .debug_str:000000000000060c .LASF96
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11865  .debug_str:0000000000000158 .LASF97
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12001  .debug_str:00000000000004dc .LASF98
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12053  .debug_str:000000000000069c .LASF100
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12183  .debug_str:0000000000000b10 .LASF102
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:129    .text.TI2_Config:0000000000000000 .LFB117
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:254    .text.TI2_Config:000000000000009c .LFE117
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:8703   .debug_loclists:000000000000000c .LLST5
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:8731   .debug_loclists:000000000000003f .LLST6
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:8746   .debug_loclists:0000000000000059 .LLST7
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11863  .debug_str:000000000000014f .LASF101
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:8761   .debug_loclists:0000000000000073 .LLST8
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:8779   .debug_loclists:0000000000000096 .LLST9
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:8822   .debug_loclists:00000000000000e5 .LLST10
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12195  .debug_str:0000000000000b6c .LASF103
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:14     .text.TI1_Config:0000000000000000 .LFB116
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:123    .text.TI1_Config:0000000000000082 .LFE116
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:8853   .debug_loclists:000000000000011b .LLST0
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:8873   .debug_loclists:0000000000000140 .LLST1
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:8888   .debug_loclists:000000000000015a .LLST2
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:8903   .debug_loclists:0000000000000174 .LLST3
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:8921   .debug_loclists:0000000000000197 .LLST4
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12207  .debug_str:0000000000000bb5 .LASF210
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12077  .debug_str:0000000000000729 .LASF104
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12109  .debug_str:0000000000000810 .LASF110
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4195   .text.TIM_GetITStatus:0000000000000000 .LFB114
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4233   .text.TIM_GetITStatus:0000000000000018 .LFE114
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:8959   .debug_loclists:00000000000001da .LLST133
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12269  .debug_str:0000000000000db1 .LASF105
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12099  .debug_str:00000000000007c7 .LASF106
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:8974   .debug_loclists:00000000000001f4 .LLST134
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12251  .debug_str:0000000000000d24 .LASF107
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:8992   .debug_loclists:0000000000000211 .LLST135
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11991  .debug_str:0000000000000495 .LASF108
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11847  .debug_str:00000000000000db .LASF109
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12027  .debug_str:00000000000005b4 .LASF111
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4149   .text.TIM_GetFlagStatus:0000000000000000 .LFB112
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4166   .text.TIM_GetFlagStatus:000000000000000a .LFE112
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9020   .debug_loclists:000000000000023e .LLST130
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9035   .debug_loclists:0000000000000258 .LLST131
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12015  .debug_str:000000000000053b .LASF112
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4131   .text.TIM_GetPrescaler:0000000000000000 .LFB111
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4142   .text.TIM_GetPrescaler:0000000000000004 .LFE111
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9060   .debug_loclists:000000000000027c .LLST129
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12017  .debug_str:000000000000054c .LASF113
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4113   .text.TIM_GetCounter:0000000000000000 .LFB110
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4124   .text.TIM_GetCounter:0000000000000004 .LFE110
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9075   .debug_loclists:0000000000000296 .LLST128
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11969  .debug_str:00000000000003f7 .LASF114
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4095   .text.TIM_GetCapture4:0000000000000000 .LFB109
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4106   .text.TIM_GetCapture4:0000000000000006 .LFE109
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9090   .debug_loclists:00000000000002b0 .LLST127
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11967  .debug_str:00000000000003e7 .LASF115
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4077   .text.TIM_GetCapture3:0000000000000000 .LFB108
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4088   .text.TIM_GetCapture3:0000000000000004 .LFE108
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9105   .debug_loclists:00000000000002ca .LLST126
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11965  .debug_str:00000000000003d7 .LASF116
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4059   .text.TIM_GetCapture2:0000000000000000 .LFB107
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4070   .text.TIM_GetCapture2:0000000000000004 .LFE107
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9120   .debug_loclists:00000000000002e4 .LLST125
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12215  .debug_str:0000000000000bf4 .LASF117
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4041   .text.TIM_GetCapture1:0000000000000000 .LFB106
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4052   .text.TIM_GetCapture1:0000000000000004 .LFE106
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9135   .debug_loclists:00000000000002fe .LLST124
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12115  .debug_str:000000000000084e .LASF119
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4011   .text.TIM_SetClockDivision:0000000000000000 .LFB105
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4034   .text.TIM_SetClockDivision:0000000000000018 .LFE105
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11953  .debug_str:0000000000000395 .LASF118
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12295  .debug_str:0000000000000e67 .LASF120
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3645   .text.TIM_SetIC4Prescaler:0000000000000000 .LFB104
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3671   .text.TIM_SetIC4Prescaler:000000000000001a .LFE104
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12281  .debug_str:0000000000000e02 .LASF121
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9150   .debug_loclists:0000000000000318 .LLST105
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12201  .debug_str:0000000000000b8a .LASF122
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3615   .text.TIM_SetIC3Prescaler:0000000000000000 .LFB103
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3638   .text.TIM_SetIC3Prescaler:0000000000000016 .LFE103
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12159  .debug_str:0000000000000950 .LASF123
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3460   .text.TIM_SetIC2Prescaler:0000000000000000 .LFB102
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3486   .text.TIM_SetIC2Prescaler:000000000000001a .LFE102
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9165   .debug_loclists:0000000000000332 .LLST100
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12049  .debug_str:0000000000000679 .LASF124
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3430   .text.TIM_SetIC1Prescaler:0000000000000000 .LFB101
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3453   .text.TIM_SetIC1Prescaler:0000000000000016 .LFE101
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12107  .debug_str:0000000000000800 .LASF125
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3413   .text.TIM_SetCompare4:0000000000000000 .LFB100
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3423   .text.TIM_SetCompare4:0000000000000006 .LFE100
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12095  .debug_str:00000000000007ad .LASF126
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11997  .debug_str:00000000000004be .LASF127
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3396   .text.TIM_SetCompare3:0000000000000000 .LFB99
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3406   .text.TIM_SetCompare3:0000000000000004 .LFE99
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11857  .debug_str:0000000000000125 .LASF128
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11995  .debug_str:00000000000004ae .LASF129
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3379   .text.TIM_SetCompare2:0000000000000000 .LFB98
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3389   .text.TIM_SetCompare2:0000000000000004 .LFE98
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12121  .debug_str:0000000000000873 .LASF130
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11851  .debug_str:00000000000000ed .LASF131
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3362   .text.TIM_SetCompare1:0000000000000000 .LFB97
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3372   .text.TIM_SetCompare1:0000000000000004 .LFE97
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11849  .debug_str:00000000000000e4 .LASF132
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11959  .debug_str:00000000000003ad .LASF133
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3345   .text.TIM_SetAutoreload:0000000000000000 .LFB96
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3355   .text.TIM_SetAutoreload:0000000000000004 .LFE96
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11837  .debug_str:0000000000000097 .LASF134
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12249  .debug_str:0000000000000d15 .LASF135
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3328   .text.TIM_SetCounter:0000000000000000 .LFB95
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3338   .text.TIM_SetCounter:0000000000000004 .LFE95
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12119  .debug_str:000000000000086b .LASF136
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12025  .debug_str:000000000000059a .LASF137
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3298   .text.TIM_SelectMasterSlaveMode:0000000000000000 .LFB94
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3321   .text.TIM_SelectMasterSlaveMode:0000000000000018 .LFE94
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12021  .debug_str:0000000000000572 .LASF138
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12023  .debug_str:0000000000000586 .LASF139
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3268   .text.TIM_SelectSlaveMode:0000000000000000 .LFB93
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3291   .text.TIM_SelectSlaveMode:0000000000000016 .LFE93
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12229  .debug_str:0000000000000c6d .LASF140
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12047  .debug_str:0000000000000661 .LASF141
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3238   .text.TIM_SelectOutputTrigger:0000000000000000 .LFB92
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3261   .text.TIM_SelectOutputTrigger:0000000000000018 .LFE92
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11833  .debug_str:0000000000000078 .LASF142
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11825  .debug_str:000000000000002e .LASF143
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3208   .text.TIM_SelectOnePulseMode:0000000000000000 .LFB91
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3231   .text.TIM_SelectOnePulseMode:0000000000000016 .LFE91
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11819  .debug_str:0000000000000006 .LASF144
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12265  .debug_str:0000000000000d81 .LASF145
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3173   .text.TIM_SelectHallSensor:0000000000000000 .LFB90
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3201   .text.TIM_SelectHallSensor:000000000000001a .LFE90
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11821  .debug_str:0000000000000011 .LASF146
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12219  .debug_str:0000000000000c13 .LASF147
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3138   .text.TIM_UpdateRequestConfig:0000000000000000 .LFB89
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3166   .text.TIM_UpdateRequestConfig:0000000000000018 .LFE89
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11975  .debug_str:0000000000000426 .LASF148
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11855  .debug_str:000000000000010d .LASF149
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3103   .text.TIM_UpdateDisableConfig:0000000000000000 .LFB88
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3131   .text.TIM_UpdateDisableConfig:0000000000000018 .LFE88
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12217  .debug_str:0000000000000c04 .LASF150
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3013   .text.TIM_SelectOCxM:0000000000000000 .LFB87
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3096   .text.TIM_SelectOCxM:000000000000004c .LFE87
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9180   .debug_loclists:000000000000034c .LLST96
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9208   .debug_loclists:000000000000037f .LLST97
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9236   .debug_loclists:00000000000003b2 .LLST98
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11887  .debug_str:00000000000001f6 .LASF151
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9312   .debug_loclists:0000000000000425 .LLST99
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12093  .debug_str:00000000000007a1 .LASF152
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2975   .text.TIM_CCxNCmd:0000000000000000 .LFB86
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3006   .text.TIM_CCxNCmd:0000000000000020 .LFE86
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11977  .debug_str:0000000000000437 .LASF153
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9358   .debug_loclists:0000000000000470 .LLST95
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11913  .debug_str:00000000000002bf .LASF154
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2937   .text.TIM_CCxCmd:0000000000000000 .LFB85
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2968   .text.TIM_CCxCmd:0000000000000020 .LFE85
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12117  .debug_str:0000000000000863 .LASF155
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9373   .debug_loclists:000000000000048a .LLST94
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12041  .debug_str:0000000000000621 .LASF156
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2899   .text.TIM_OC4PolarityConfig:0000000000000000 .LFB84
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2930   .text.TIM_OC4PolarityConfig:0000000000000014 .LFE84
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9388   .debug_loclists:00000000000004a4 .LLST92
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9403   .debug_loclists:00000000000004be .LLST93
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12163  .debug_str:0000000000000980 .LASF157
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2861   .text.TIM_OC3NPolarityConfig:0000000000000000 .LFB83
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2892   .text.TIM_OC3NPolarityConfig:0000000000000016 .LFE83
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9421   .debug_loclists:00000000000004e1 .LLST90
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9436   .debug_loclists:00000000000004fb .LLST91
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12255  .debug_str:0000000000000d35 .LASF158
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2822   .text.TIM_OC3PolarityConfig:0000000000000000 .LFB82
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2854   .text.TIM_OC3PolarityConfig:0000000000000016 .LFE82
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9454   .debug_loclists:000000000000051e .LLST88
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9469   .debug_loclists:0000000000000538 .LLST89
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12003  .debug_str:00000000000004e4 .LASF159
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2783   .text.TIM_OC2NPolarityConfig:0000000000000000 .LFB81
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2815   .text.TIM_OC2NPolarityConfig:0000000000000016 .LFE81
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9487   .debug_loclists:000000000000055b .LLST86
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9502   .debug_loclists:0000000000000575 .LLST87
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12045  .debug_str:000000000000064b .LASF160
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2744   .text.TIM_OC2PolarityConfig:0000000000000000 .LFB80
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2776   .text.TIM_OC2PolarityConfig:0000000000000016 .LFE80
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9520   .debug_loclists:0000000000000598 .LLST84
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9535   .debug_loclists:00000000000005b2 .LLST85
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12237  .debug_str:0000000000000ca8 .LASF161
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2712   .text.TIM_OC1NPolarityConfig:0000000000000000 .LFB79
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2737   .text.TIM_OC1NPolarityConfig:000000000000000e .LFE79
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9553   .debug_loclists:00000000000005d5 .LLST83
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12087  .debug_str:0000000000000767 .LASF162
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2680   .text.TIM_OC1PolarityConfig:0000000000000000 .LFB78
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2705   .text.TIM_OC1PolarityConfig:000000000000000e .LFE78
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9566   .debug_loclists:00000000000005ed .LLST82
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12233  .debug_str:0000000000000c86 .LASF163
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2642   .text.TIM_ClearOC4Ref:0000000000000000 .LFB77
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2673   .text.TIM_ClearOC4Ref:0000000000000012 .LFE77
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12061  .debug_str:00000000000006c9 .LASF164
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9579   .debug_loclists:0000000000000605 .LLST80
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9594   .debug_loclists:000000000000061f .LLST81
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12227  .debug_str:0000000000000c5d .LASF165
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2610   .text.TIM_ClearOC3Ref:0000000000000000 .LFB76
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2635   .text.TIM_ClearOC3Ref:0000000000000010 .LFE76
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9617   .debug_loclists:000000000000064d .LLST79
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12273  .debug_str:0000000000000dc2 .LASF166
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2572   .text.TIM_ClearOC2Ref:0000000000000000 .LFB75
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2603   .text.TIM_ClearOC2Ref:0000000000000012 .LFE75
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9630   .debug_loclists:0000000000000665 .LLST77
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9645   .debug_loclists:000000000000067f .LLST78
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11841  .debug_str:00000000000000b6 .LASF167
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2540   .text.TIM_ClearOC1Ref:0000000000000000 .LFB74
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2565   .text.TIM_ClearOC1Ref:0000000000000010 .LFE74
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9668   .debug_loclists:00000000000006ad .LLST76
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12173  .debug_str:0000000000000ab7 .LASF168
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2501   .text.TIM_OC4FastConfig:0000000000000000 .LFB73
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2533   .text.TIM_OC4FastConfig:0000000000000016 .LFE73
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11897  .debug_str:000000000000024d .LASF169
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9681   .debug_loclists:00000000000006c5 .LLST74
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9696   .debug_loclists:00000000000006df .LLST75
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12289  .debug_str:0000000000000e38 .LASF170
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2469   .text.TIM_OC3FastConfig:0000000000000000 .LFB72
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2494   .text.TIM_OC3FastConfig:000000000000000e .LFE72
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9714   .debug_loclists:0000000000000702 .LLST73
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12185  .debug_str:0000000000000b1b .LASF171
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2430   .text.TIM_OC2FastConfig:0000000000000000 .LFB71
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2462   .text.TIM_OC2FastConfig:0000000000000016 .LFE71
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9727   .debug_loclists:000000000000071a .LLST71
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9742   .debug_loclists:0000000000000734 .LLST72
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12297  .debug_str:0000000000000e7b .LASF172
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2398   .text.TIM_OC1FastConfig:0000000000000000 .LFB70
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2423   .text.TIM_OC1FastConfig:000000000000000e .LFE70
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9760   .debug_loclists:0000000000000757 .LLST70
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12225  .debug_str:0000000000000c48 .LASF173
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2360   .text.TIM_OC4PreloadConfig:0000000000000000 .LFB69
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2391   .text.TIM_OC4PreloadConfig:0000000000000016 .LFE69
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11917  .debug_str:00000000000002d3 .LASF174
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9773   .debug_loclists:000000000000076f .LLST68
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9788   .debug_loclists:0000000000000789 .LLST69
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12291  .debug_str:0000000000000e4a .LASF175
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2328   .text.TIM_OC3PreloadConfig:0000000000000000 .LFB68
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2353   .text.TIM_OC3PreloadConfig:000000000000000e .LFE68
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9806   .debug_loclists:00000000000007ac .LLST67
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11891  .debug_str:0000000000000216 .LASF176
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2290   .text.TIM_OC2PreloadConfig:0000000000000000 .LFB67
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2321   .text.TIM_OC2PreloadConfig:0000000000000016 .LFE67
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9819   .debug_loclists:00000000000007c4 .LLST65
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9834   .debug_loclists:00000000000007de .LLST66
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11987  .debug_str:000000000000046d .LASF177
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2258   .text.TIM_OC1PreloadConfig:0000000000000000 .LFB66
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2283   .text.TIM_OC1PreloadConfig:000000000000000e .LFE66
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9852   .debug_loclists:0000000000000801 .LLST64
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12239  .debug_str:0000000000000cbf .LASF178
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2223   .text.TIM_CCPreloadControl:0000000000000000 .LFB65
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2251   .text.TIM_CCPreloadControl:0000000000000018 .LFE65
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11979  .debug_str:0000000000000440 .LASF179
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2188   .text.TIM_SelectCCDMA:0000000000000000 .LFB64
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2216   .text.TIM_SelectCCDMA:0000000000000018 .LFE64
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11999  .debug_str:00000000000004ce .LASF180
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2153   .text.TIM_SelectCOM:0000000000000000 .LFB63
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2181   .text.TIM_SelectCOM:0000000000000018 .LFE63
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11883  .debug_str:00000000000001d1 .LASF181
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2118   .text.TIM_ARRPreloadConfig:0000000000000000 .LFB62
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2146   .text.TIM_ARRPreloadConfig:000000000000001a .LFE62
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11839  .debug_str:00000000000000a2 .LASF182
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2080   .text.TIM_ForcedOC4Config:0000000000000000 .LFB61
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2111   .text.TIM_ForcedOC4Config:0000000000000014 .LFE61
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11829  .debug_str:0000000000000050 .LASF183
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9865   .debug_loclists:0000000000000819 .LLST62
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9880   .debug_loclists:0000000000000833 .LLST63
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12089  .debug_str:000000000000077d .LASF184
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2048   .text.TIM_ForcedOC3Config:0000000000000000 .LFB60
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2073   .text.TIM_ForcedOC3Config:0000000000000010 .LFE60
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9898   .debug_loclists:0000000000000856 .LLST61
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11823  .debug_str:000000000000001a .LASF185
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2010   .text.TIM_ForcedOC2Config:0000000000000000 .LFB59
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2041   .text.TIM_ForcedOC2Config:0000000000000014 .LFE59
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9911   .debug_loclists:000000000000086e .LLST59
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9926   .debug_loclists:0000000000000888 .LLST60
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12075  .debug_str:0000000000000715 .LASF186
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1978   .text.TIM_ForcedOC1Config:0000000000000000 .LFB58
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2003   .text.TIM_ForcedOC1Config:0000000000000010 .LFE58
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9944   .debug_loclists:00000000000008ab .LLST58
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11889  .debug_str:00000000000001fb .LASF187
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1897   .text.TIM_EncoderInterfaceConfig:0000000000000000 .LFB57
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1971   .text.TIM_EncoderInterfaceConfig:000000000000003e .LFE57
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12039  .debug_str:0000000000000611 .LASF188
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11895  .debug_str:000000000000023d .LASF189
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9957   .debug_loclists:00000000000008c3 .LLST53
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11853  .debug_str:00000000000000fd .LASF190
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9972   .debug_loclists:00000000000008dd .LLST54
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12067  .debug_str:00000000000006e2 .LASF191
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:9987   .debug_loclists:00000000000008f7 .LLST55
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10000  .debug_loclists:000000000000090f .LLST56
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10013  .debug_loclists:0000000000000927 .LLST57
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11873  .debug_str:0000000000000177 .LASF192
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11831  .debug_str:0000000000000061 .LASF193
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11905  .debug_str:0000000000000289 .LASF194
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1833   .text.TIM_CounterModeConfig:0000000000000000 .LFB55
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1858   .text.TIM_CounterModeConfig:0000000000000010 .LFE55
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11867  .debug_str:0000000000000161 .LASF195
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10031  .debug_loclists:000000000000094a .LLST51
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11901  .debug_str:0000000000000264 .LASF196
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1813   .text.TIM_PrescalerConfig:0000000000000000 .LFB54
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1826   .text.TIM_PrescalerConfig:0000000000000006 .LFE54
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12221  .debug_str:0000000000000c2b .LASF197
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12057  .debug_str:00000000000006b1 .LASF198
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12283  .debug_str:0000000000000e0c .LASF199
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1691   .text.TIM_ETRConfig:0000000000000000 .LFB53
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1725   .text.TIM_ETRConfig:0000000000000016 .LFE53
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12079  .debug_str:0000000000000730 .LASF200
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12069  .debug_str:00000000000006ea .LASF201
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10044  .debug_loclists:0000000000000962 .LLST39
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12275  .debug_str:0000000000000dd2 .LASF202
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10059  .debug_loclists:000000000000097c .LLST40
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10074  .debug_loclists:0000000000000996 .LLST41
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12193  .debug_str:0000000000000b54 .LASF203
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1779   .text.TIM_ETRClockMode2Config:0000000000000000 .LFB52
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1806   .text.TIM_ETRClockMode2Config:0000000000000022 .LFE52
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10092  .debug_loclists:00000000000009b9 .LLST47
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10104  .debug_loclists:00000000000009d0 .LLST48
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10119  .debug_loclists:00000000000009ea .LLST49
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10134  .debug_loclists:0000000000000a04 .LLST50
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1792   .text.TIM_ETRClockMode2Config:0000000000000012 .LVL177
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12243  .debug_str:0000000000000cdd .LASF204
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1732   .text.TIM_ETRClockMode1Config:0000000000000000 .LFB51
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1772   .text.TIM_ETRClockMode1Config:000000000000002a .LFE51
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10149  .debug_loclists:0000000000000a1e .LLST42
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10161  .debug_loclists:0000000000000a35 .LLST43
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10176  .debug_loclists:0000000000000a4f .LLST44
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10191  .debug_loclists:0000000000000a69 .LLST45
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10206  .debug_loclists:0000000000000a83 .LLST46
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1747   .text.TIM_ETRClockMode1Config:0000000000000012 .LVL172
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12267  .debug_str:0000000000000d96 .LASF205
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1612   .text.TIM_TIxExternalClockConfig:0000000000000000 .LFB50
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1684   .text.TIM_TIxExternalClockConfig:0000000000000048 .LFE50
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10228  .debug_loclists:0000000000000aaa .LLST32
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12177  .debug_str:0000000000000ada .LASF206
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10240  .debug_loclists:0000000000000ac1 .LLST33
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10255  .debug_loclists:0000000000000adb .LLST34
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11915  .debug_str:00000000000002ca .LASF207
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10270  .debug_loclists:0000000000000af5 .LLST35
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1640   .text.TIM_TIxExternalClockConfig:0000000000000020 .LBB8
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1662   .text.TIM_TIxExternalClockConfig:000000000000002e .LBE8
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10298  .debug_loclists:0000000000000b28 .LLST36
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10305  .debug_loclists:0000000000000b34 .LLST37
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10312  .debug_loclists:0000000000000b40 .LLST38
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1637   .text.TIM_TIxExternalClockConfig:0000000000000020 .LVL156
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1681   .text.TIM_TIxExternalClockConfig:0000000000000046 .LVL162
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12161  .debug_str:0000000000000964 .LASF208
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1568   .text.TIM_ITRxExternalClockConfig:0000000000000000 .LFB49
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1605   .text.TIM_ITRxExternalClockConfig:0000000000000018 .LFE49
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10330  .debug_loclists:0000000000000b63 .LLST28
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1573   .text.TIM_ITRxExternalClockConfig:0000000000000000 .LBB6
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1595   .text.TIM_ITRxExternalClockConfig:000000000000000e .LBE6
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10345  .debug_loclists:0000000000000b7d .LLST29
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10360  .debug_loclists:0000000000000b97 .LLST30
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10367  .debug_loclists:0000000000000ba3 .LLST31
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11879  .debug_str:00000000000001b2 .LASF209
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1544   .text.TIM_InternalClockConfig:0000000000000000 .LFB48
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1561   .text.TIM_InternalClockConfig:0000000000000010 .LFE48
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11827  .debug_str:0000000000000045 .LASF211
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12245  .debug_str:0000000000000cf5 .LASF212
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11909  .debug_str:00000000000002ab .LASF213
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1513   .text.TIM_DMAConfig:0000000000000000 .LFB46
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1525   .text.TIM_DMAConfig:0000000000000008 .LFE46
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12101  .debug_str:00000000000007d0 .LASF214
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10385  .debug_loclists:0000000000000bc6 .LLST27
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11989  .debug_str:0000000000000482 .LASF215
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11893  .debug_str:000000000000022b .LASF216
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1496   .text.TIM_GenerateEvent:0000000000000000 .LFB45
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1506   .text.TIM_GenerateEvent:0000000000000004 .LFE45
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12125  .debug_str:000000000000088c .LASF217
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12151  .debug_str:0000000000000925 .LASF218
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1461   .text.TIM_ITConfig:0000000000000000 .LFB44
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1489   .text.TIM_ITConfig:0000000000000012 .LFE44
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10400  .debug_loclists:0000000000000be0 .LLST26
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12279  .debug_str:0000000000000def .LASF219
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1429   .text.TIM_CtrlPWMOutputs:0000000000000000 .LFB43
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1454   .text.TIM_CtrlPWMOutputs:0000000000000016 .LFE43
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12197  .debug_str:0000000000000b77 .LASF220
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1394   .text.TIM_Cmd:0000000000000000 .LFB42
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1422   .text.TIM_Cmd:0000000000000018 .LFE42
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12223  .debug_str:0000000000000c35 .LASF221
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1359   .text.TIM_BDTRStructInit:0000000000000000 .LFB41
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1387   .text.TIM_BDTRStructInit:000000000000001e .LFE41
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12181  .debug_str:0000000000000afd .LASF222
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11963  .debug_str:00000000000003c6 .LASF223
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1328   .text.TIM_ICStructInit:0000000000000000 .LFB40
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1352   .text.TIM_ICStructInit:0000000000000016 .LFE40
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12073  .debug_str:0000000000000704 .LASF224
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11903  .debug_str:0000000000000278 .LASF225
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1290   .text.TIM_OCStructInit:0000000000000000 .LFB39
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1321   .text.TIM_OCStructInit:0000000000000022 .LFE39
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12031  .debug_str:00000000000005da .LASF226
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12019  .debug_str:000000000000055b .LASF227
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1260   .text.TIM_TimeBaseStructInit:0000000000000000 .LFB38
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1283   .text.TIM_TimeBaseStructInit:0000000000000016 .LFE38
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12111  .debug_str:0000000000000820 .LASF228
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12153  .debug_str:0000000000000932 .LASF229
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1230   .text.TIM_BDTRConfig:0000000000000000 .LFB37
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1253   .text.TIM_BDTRConfig:0000000000000020 .LFE37
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12051  .debug_str:000000000000068d .LASF230
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3493   .text.TIM_PWMIConfig:0000000000000000 .LFB36
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3608   .text.TIM_PWMIConfig:000000000000009c .LFE36
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10428  .debug_loclists:0000000000000c13 .LLST101
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10440  .debug_loclists:0000000000000c2a .LLST102
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11973  .debug_str:0000000000000413 .LASF231
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10473  .debug_loclists:0000000000000c68 .LLST103
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12103  .debug_str:00000000000007dc .LASF232
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10486  .debug_loclists:0000000000000c80 .LLST104
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3548   .text.TIM_PWMIConfig:0000000000000034 .LVL356
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3555   .text.TIM_PWMIConfig:0000000000000042 .LVL358
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3562   .text.TIM_PWMIConfig:0000000000000052 .LVL359
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3567   .text.TIM_PWMIConfig:000000000000005e .LVL360
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3585   .text.TIM_PWMIConfig:0000000000000070 .LVL362
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3592   .text.TIM_PWMIConfig:000000000000007e .LVL364
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3599   .text.TIM_PWMIConfig:000000000000008e .LVL365
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3604   .text.TIM_PWMIConfig:000000000000009a .LVL366
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12213  .debug_str:0000000000000be9 .LASF233
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3678   .text.TIM_ICInit:0000000000000000 .LFB35
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4004   .text.TIM_ICInit:00000000000001b0 .LFE35
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10499  .debug_loclists:0000000000000c98 .LLST106
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10511  .debug_loclists:0000000000000caf .LLST107
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3742   .text.TIM_ICInit:000000000000005a .LBB14
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11528  .debug_rnglists:000000000000000c .LLRL108
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10523  .debug_loclists:0000000000000cc6 .LLST109
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10537  .debug_loclists:0000000000000cdf .LLST110
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10551  .debug_loclists:0000000000000cf8 .LLST111
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10565  .debug_loclists:0000000000000d11 .LLST112
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10577  .debug_loclists:0000000000000d28 .LLST113
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10600  .debug_loclists:0000000000000d56 .LLST114
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10643  .debug_loclists:0000000000000da6 .LLST115
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3872   .text.TIM_ICInit:0000000000000106 .LBB18
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11536  .debug_rnglists:000000000000001f .LLRL116
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10674  .debug_loclists:0000000000000ddc .LLST117
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10688  .debug_loclists:0000000000000df5 .LLST118
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10702  .debug_loclists:0000000000000e0e .LLST119
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10716  .debug_loclists:0000000000000e27 .LLST120
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10728  .debug_loclists:0000000000000e3e .LLST121
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10751  .debug_loclists:0000000000000e6c .LLST122
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10794  .debug_loclists:0000000000000ebc .LLST123
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3704   .text.TIM_ICInit:0000000000000020 .LVL372
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3709   .text.TIM_ICInit:000000000000002c .LVL373
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3727   .text.TIM_ICInit:0000000000000044 .LVL374
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3732   .text.TIM_ICInit:0000000000000050 .LVL375
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3849   .text.TIM_ICInit:00000000000000f4 .LVL387
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3983   .text.TIM_ICInit:00000000000001a2 .LVL401
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12211  .debug_str:0000000000000bdd .LASF234
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1102   .text.TIM_OC4Init:0000000000000000 .LFB34
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1223   .text.TIM_OC4Init:0000000000000082 .LFE34
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11945  .debug_str:0000000000000370 .LASF235
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10830  .debug_loclists:0000000000000ef8 .LLST23
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10849  .debug_loclists:0000000000000f1c .LLST24
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11871  .debug_str:0000000000000170 .LASF236
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10867  .debug_loclists:0000000000000f3f .LLST25
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11971  .debug_str:0000000000000407 .LASF237
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:936    .text.TIM_OC3Init:0000000000000000 .LFB33
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1095   .text.TIM_OC3Init:00000000000000aa .LFE33
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10890  .debug_loclists:0000000000000f6d .LLST20
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10909  .debug_loclists:0000000000000f91 .LLST21
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10937  .debug_loclists:0000000000000fca .LLST22
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12203  .debug_str:0000000000000b9e .LASF238
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:764    .text.TIM_OC2Init:0000000000000000 .LFB32
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:929    .text.TIM_OC2Init:00000000000000ac .LFE32
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10969  .debug_loclists:0000000000001001 .LLST17
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:10988  .debug_loclists:0000000000001025 .LLST18
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11016  .debug_loclists:000000000000105e .LLST19
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12261  .debug_str:0000000000000d5f .LASF239
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:628    .text.TIM_OC1Init:0000000000000000 .LFB31
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:757    .text.TIM_OC1Init:0000000000000082 .LFE31
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11048  .debug_loclists:0000000000001095 .LLST14
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11067  .debug_loclists:00000000000010b9 .LLST15
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11085  .debug_loclists:00000000000010dc .LLST16
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12175  .debug_str:0000000000000ac9 .LASF240
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:453    .text.TIM_TimeBaseInit:0000000000000000 .LFB30
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:621    .text.TIM_TimeBaseInit:00000000000000cc .LFE30
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11115  .debug_loclists:0000000000001111 .LLST12
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11148  .debug_loclists:000000000000114f .LLST13
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:12257  .debug_str:0000000000000d4b .LASF241
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:261    .text.TIM_DeInit:0000000000000000 .LFB29
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:446    .text.TIM_DeInit:0000000000000138 .LFE29
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11171  .debug_loclists:000000000000117d .LLST11
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:280    .text.TIM_DeInit:0000000000000024 .LVL31
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:287    .text.TIM_DeInit:0000000000000032 .LVL32
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:307    .text.TIM_DeInit:000000000000004e .LVL35
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:324    .text.TIM_DeInit:000000000000006e .LVL38
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:339    .text.TIM_DeInit:0000000000000088 .LVL41
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:355    .text.TIM_DeInit:00000000000000a4 .LVL44
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:362    .text.TIM_DeInit:00000000000000b0 .LVL45
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:376    .text.TIM_DeInit:00000000000000c6 .LVL48
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:393    .text.TIM_DeInit:00000000000000e4 .LVL51
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:409    .text.TIM_DeInit:00000000000000fe .LVL54
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:424    .text.TIM_DeInit:0000000000000114 .LVL57
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:440    .text.TIM_DeInit:0000000000000130 .LVL60
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1865   .text.TIM_SelectInputTrigger:0000000000000000 .LFB56
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1890   .text.TIM_SelectInputTrigger:0000000000000010 .LFE56
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11303  .debug_loclists:0000000000001278 .LLST52
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4173   .text.TIM_ClearFlag:0000000000000000 .LFB113
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4188   .text.TIM_ClearFlag:000000000000000c .LFE113
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:11316  .debug_loclists:0000000000001290 .LLST132
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:132    .text.TI2_Config:0000000000000000 .LVL13
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:230    .text.TI2_Config:000000000000008a .LVL24
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:240    .text.TI2_Config:0000000000000090 .LVL25
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:249    .text.TI2_Config:0000000000000096 .LVL27
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:141    .text.TI2_Config:0000000000000006 .LVL14
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:161    .text.TI2_Config:000000000000001c .LVL16
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:153    .text.TI2_Config:0000000000000014 .LVL15
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:166    .text.TI2_Config:0000000000000022 .LVL17
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:193    .text.TI2_Config:000000000000003e .LVL20
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:183    .text.TI2_Config:0000000000000038 .LVL18
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:221    .text.TI2_Config:000000000000007e .LVL21
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:225    .text.TI2_Config:0000000000000082 .LVL22
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:246    .text.TI2_Config:0000000000000094 .LVL26
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:251    .text.TI2_Config:000000000000009a .LVL28
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:187    .text.TI2_Config:000000000000003c .LVL19
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:228    .text.TI2_Config:0000000000000086 .LVL23
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:18     .text.TI1_Config:0000000000000000 .LVL0
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:103    .text.TI1_Config:0000000000000074 .LVL9
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:114    .text.TI1_Config:000000000000007e .LVL11
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:28     .text.TI1_Config:0000000000000006 .LVL2
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:25     .text.TI1_Config:0000000000000004 .LVL1
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:47     .text.TI1_Config:000000000000001e .LVL3
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:51     .text.TI1_Config:0000000000000022 .LVL4
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:67     .text.TI1_Config:0000000000000030 .LVL6
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:62     .text.TI1_Config:000000000000002e .LVL5
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:95     .text.TI1_Config:0000000000000070 .LVL7
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:99     .text.TI1_Config:0000000000000072 .LVL8
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:105    .text.TI1_Config:0000000000000078 .LVL10
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:120    .text.TI1_Config:0000000000000080 .LVL12
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4198   .text.TIM_GetITStatus:0000000000000000 .LVL423
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4208   .text.TIM_GetITStatus:0000000000000004 .LVL425
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4204   .text.TIM_GetITStatus:0000000000000002 .LVL424
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4211   .text.TIM_GetITStatus:0000000000000006 .LVL426
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4215   .text.TIM_GetITStatus:000000000000000a .LVL427
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4221   .text.TIM_GetITStatus:000000000000000e .LVL428
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4224   .text.TIM_GetITStatus:0000000000000014 .LVL429
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4228   .text.TIM_GetITStatus:0000000000000016 .LVL430
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4152   .text.TIM_GetFlagStatus:0000000000000000 .LVL418
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4157   .text.TIM_GetFlagStatus:0000000000000002 .LVL419
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4161   .text.TIM_GetFlagStatus:0000000000000004 .LVL420
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4134   .text.TIM_GetPrescaler:0000000000000000 .LVL416
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4138   .text.TIM_GetPrescaler:0000000000000002 .LVL417
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4116   .text.TIM_GetCounter:0000000000000000 .LVL414
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4120   .text.TIM_GetCounter:0000000000000002 .LVL415
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4098   .text.TIM_GetCapture4:0000000000000000 .LVL412
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4102   .text.TIM_GetCapture4:0000000000000004 .LVL413
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4080   .text.TIM_GetCapture3:0000000000000000 .LVL410
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4084   .text.TIM_GetCapture3:0000000000000002 .LVL411
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4062   .text.TIM_GetCapture2:0000000000000000 .LVL408
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4066   .text.TIM_GetCapture2:0000000000000002 .LVL409
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4044   .text.TIM_GetCapture1:0000000000000000 .LVL406
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4048   .text.TIM_GetCapture1:0000000000000002 .LVL407
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3648   .text.TIM_SetIC4Prescaler:0000000000000000 .LVL368
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3662   .text.TIM_SetIC4Prescaler:0000000000000010 .LVL369
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3463   .text.TIM_SetIC2Prescaler:0000000000000000 .LVL348
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3477   .text.TIM_SetIC2Prescaler:0000000000000010 .LVL349
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3016   .text.TIM_SelectOCxM:0000000000000000 .LVL326
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3046   .text.TIM_SelectOCxM:000000000000001c .LVL329
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3063   .text.TIM_SelectOCxM:000000000000002e .LVL331
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3069   .text.TIM_SelectOCxM:0000000000000030 .LVL332
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3056   .text.TIM_SelectOCxM:0000000000000028 .LVL330
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3084   .text.TIM_SelectOCxM:0000000000000042 .LVL333
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3035   .text.TIM_SelectOCxM:0000000000000018 .LVL327
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3042   .text.TIM_SelectOCxM:000000000000001a .LVL328
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2978   .text.TIM_CCxNCmd:0000000000000000 .LVL324
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2997   .text.TIM_CCxNCmd:0000000000000016 .LVL325
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2940   .text.TIM_CCxCmd:0000000000000000 .LVL322
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2959   .text.TIM_CCxCmd:0000000000000016 .LVL323
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2902   .text.TIM_OC4PolarityConfig:0000000000000000 .LVL316
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2917   .text.TIM_OC4PolarityConfig:000000000000000a .LVL319
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2907   .text.TIM_OC4PolarityConfig:0000000000000002 .LVL317
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2920   .text.TIM_OC4PolarityConfig:000000000000000c .LVL320
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2923   .text.TIM_OC4PolarityConfig:0000000000000010 .LVL321
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2864   .text.TIM_OC3NPolarityConfig:0000000000000000 .LVL310
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2879   .text.TIM_OC3NPolarityConfig:000000000000000c .LVL313
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2869   .text.TIM_OC3NPolarityConfig:0000000000000002 .LVL311
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2882   .text.TIM_OC3NPolarityConfig:000000000000000e .LVL314
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2885   .text.TIM_OC3NPolarityConfig:0000000000000012 .LVL315
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2825   .text.TIM_OC3PolarityConfig:0000000000000000 .LVL304
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2832   .text.TIM_OC3PolarityConfig:0000000000000004 .LVL305
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2836   .text.TIM_OC3PolarityConfig:0000000000000008 .LVL306
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2844   .text.TIM_OC3PolarityConfig:000000000000000e .LVL308
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2847   .text.TIM_OC3PolarityConfig:0000000000000012 .LVL309
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2786   .text.TIM_OC2NPolarityConfig:0000000000000000 .LVL298
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2793   .text.TIM_OC2NPolarityConfig:0000000000000004 .LVL299
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2797   .text.TIM_OC2NPolarityConfig:0000000000000008 .LVL300
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2805   .text.TIM_OC2NPolarityConfig:000000000000000e .LVL302
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2808   .text.TIM_OC2NPolarityConfig:0000000000000012 .LVL303
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2747   .text.TIM_OC2PolarityConfig:0000000000000000 .LVL292
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2754   .text.TIM_OC2PolarityConfig:0000000000000004 .LVL293
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2758   .text.TIM_OC2PolarityConfig:0000000000000008 .LVL294
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2766   .text.TIM_OC2PolarityConfig:000000000000000e .LVL296
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2769   .text.TIM_OC2PolarityConfig:0000000000000012 .LVL297
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2715   .text.TIM_OC1NPolarityConfig:0000000000000000 .LVL288
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2722   .text.TIM_OC1NPolarityConfig:0000000000000006 .LVL289
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2683   .text.TIM_OC1PolarityConfig:0000000000000000 .LVL284
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2690   .text.TIM_OC1PolarityConfig:0000000000000006 .LVL285
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2645   .text.TIM_ClearOC4Ref:0000000000000000 .LVL277
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2654   .text.TIM_ClearOC4Ref:0000000000000004 .LVL279
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2650   .text.TIM_ClearOC4Ref:0000000000000002 .LVL278
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2657   .text.TIM_ClearOC4Ref:0000000000000006 .LVL280
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2659   .text.TIM_ClearOC4Ref:0000000000000008 .LVL281
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2663   .text.TIM_ClearOC4Ref:000000000000000a .LVL282
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2666   .text.TIM_ClearOC4Ref:000000000000000e .LVL283
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2613   .text.TIM_ClearOC3Ref:0000000000000000 .LVL273
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2620   .text.TIM_ClearOC3Ref:0000000000000006 .LVL274
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2575   .text.TIM_ClearOC2Ref:0000000000000000 .LVL266
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2584   .text.TIM_ClearOC2Ref:0000000000000004 .LVL268
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2580   .text.TIM_ClearOC2Ref:0000000000000002 .LVL267
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2587   .text.TIM_ClearOC2Ref:0000000000000006 .LVL269
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2589   .text.TIM_ClearOC2Ref:0000000000000008 .LVL270
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2593   .text.TIM_ClearOC2Ref:000000000000000a .LVL271
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2596   .text.TIM_ClearOC2Ref:000000000000000e .LVL272
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2543   .text.TIM_ClearOC1Ref:0000000000000000 .LVL262
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2550   .text.TIM_ClearOC1Ref:0000000000000006 .LVL263
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2504   .text.TIM_OC4FastConfig:0000000000000000 .LVL256
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2511   .text.TIM_OC4FastConfig:0000000000000004 .LVL257
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2515   .text.TIM_OC4FastConfig:0000000000000008 .LVL258
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2523   .text.TIM_OC4FastConfig:000000000000000e .LVL260
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2526   .text.TIM_OC4FastConfig:0000000000000012 .LVL261
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2472   .text.TIM_OC3FastConfig:0000000000000000 .LVL252
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2479   .text.TIM_OC3FastConfig:0000000000000006 .LVL253
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2433   .text.TIM_OC2FastConfig:0000000000000000 .LVL246
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2440   .text.TIM_OC2FastConfig:0000000000000004 .LVL247
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2444   .text.TIM_OC2FastConfig:0000000000000008 .LVL248
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2452   .text.TIM_OC2FastConfig:000000000000000e .LVL250
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2455   .text.TIM_OC2FastConfig:0000000000000012 .LVL251
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2401   .text.TIM_OC1FastConfig:0000000000000000 .LVL242
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2408   .text.TIM_OC1FastConfig:0000000000000006 .LVL243
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2363   .text.TIM_OC4PreloadConfig:0000000000000000 .LVL236
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2378   .text.TIM_OC4PreloadConfig:000000000000000c .LVL239
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2368   .text.TIM_OC4PreloadConfig:0000000000000002 .LVL237
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2381   .text.TIM_OC4PreloadConfig:000000000000000e .LVL240
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2384   .text.TIM_OC4PreloadConfig:0000000000000012 .LVL241
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2331   .text.TIM_OC3PreloadConfig:0000000000000000 .LVL232
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2338   .text.TIM_OC3PreloadConfig:0000000000000006 .LVL233
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2293   .text.TIM_OC2PreloadConfig:0000000000000000 .LVL226
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2308   .text.TIM_OC2PreloadConfig:000000000000000c .LVL229
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2298   .text.TIM_OC2PreloadConfig:0000000000000002 .LVL227
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2311   .text.TIM_OC2PreloadConfig:000000000000000e .LVL230
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2314   .text.TIM_OC2PreloadConfig:0000000000000012 .LVL231
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2261   .text.TIM_OC1PreloadConfig:0000000000000000 .LVL222
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2268   .text.TIM_OC1PreloadConfig:0000000000000006 .LVL223
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2083   .text.TIM_ForcedOC4Config:0000000000000000 .LVL212
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2098   .text.TIM_ForcedOC4Config:000000000000000a .LVL215
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2088   .text.TIM_ForcedOC4Config:0000000000000002 .LVL213
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2101   .text.TIM_ForcedOC4Config:000000000000000c .LVL216
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2104   .text.TIM_ForcedOC4Config:0000000000000010 .LVL217
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2051   .text.TIM_ForcedOC3Config:0000000000000000 .LVL208
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2058   .text.TIM_ForcedOC3Config:0000000000000006 .LVL209
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2013   .text.TIM_ForcedOC2Config:0000000000000000 .LVL202
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2028   .text.TIM_ForcedOC2Config:000000000000000a .LVL205
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2018   .text.TIM_ForcedOC2Config:0000000000000002 .LVL203
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2031   .text.TIM_ForcedOC2Config:000000000000000c .LVL206
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:2034   .text.TIM_ForcedOC2Config:0000000000000010 .LVL207
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1981   .text.TIM_ForcedOC1Config:0000000000000000 .LVL198
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1988   .text.TIM_ForcedOC1Config:0000000000000006 .LVL199
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1900   .text.TIM_EncoderInterfaceConfig:0000000000000000 .LVL187
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1939   .text.TIM_EncoderInterfaceConfig:0000000000000022 .LVL193
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1924   .text.TIM_EncoderInterfaceConfig:0000000000000016 .LVL189
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1914   .text.TIM_EncoderInterfaceConfig:000000000000000e .LVL188
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1927   .text.TIM_EncoderInterfaceConfig:0000000000000018 .LVL190
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1936   .text.TIM_EncoderInterfaceConfig:0000000000000020 .LVL192
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1960   .text.TIM_EncoderInterfaceConfig:0000000000000038 .LVL197
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1836   .text.TIM_CounterModeConfig:0000000000000000 .LVL179
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1843   .text.TIM_CounterModeConfig:0000000000000006 .LVL180
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1694   .text.TIM_ETRConfig:0000000000000000 .LVL163
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1706   .text.TIM_ETRConfig:0000000000000006 .LVL166
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1703   .text.TIM_ETRConfig:0000000000000004 .LVL165
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1699   .text.TIM_ETRConfig:0000000000000002 .LVL164
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1715   .text.TIM_ETRConfig:000000000000000e .LVL168
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1718   .text.TIM_ETRConfig:0000000000000012 .LVL169
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1782   .text.TIM_ETRClockMode2Config:0000000000000000 .LVL176
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1735   .text.TIM_ETRClockMode1Config:0000000000000000 .LVL170
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1741   .text.TIM_ETRClockMode1Config:0000000000000008 .LVL171
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1753   .text.TIM_ETRClockMode1Config:0000000000000018 .LVL173
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1762   .text.TIM_ETRClockMode1Config:0000000000000020 .LVL175
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1615   .text.TIM_TIxExternalClockConfig:0000000000000000 .LVL153
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1628   .text.TIM_TIxExternalClockConfig:0000000000000010 .LVL154
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1632   .text.TIM_TIxExternalClockConfig:0000000000000014 .LVL155
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1676   .text.TIM_TIxExternalClockConfig:000000000000003e .LVL161
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1656   .text.TIM_TIxExternalClockConfig:000000000000002c .LVL159
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1660   .text.TIM_TIxExternalClockConfig:000000000000002e .LVL160
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1648   .text.TIM_TIxExternalClockConfig:0000000000000026 .LVL157
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1571   .text.TIM_ITRxExternalClockConfig:0000000000000000 .LVL148
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1589   .text.TIM_ITRxExternalClockConfig:000000000000000c .LVL151
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1593   .text.TIM_ITRxExternalClockConfig:000000000000000e .LVL152
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1581   .text.TIM_ITRxExternalClockConfig:0000000000000006 .LVL149
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1516   .text.TIM_DMAConfig:0000000000000000 .LVL145
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1520   .text.TIM_DMAConfig:0000000000000002 .LVL146
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1464   .text.TIM_ITConfig:0000000000000000 .LVL140
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1473   .text.TIM_ITConfig:0000000000000006 .LVL141
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1479   .text.TIM_ITConfig:000000000000000a .LVL142
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1484   .text.TIM_ITConfig:000000000000000e .LVL143
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3496   .text.TIM_PWMIConfig:0000000000000000 .LVL350
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3542   .text.TIM_PWMIConfig:0000000000000028 .LVL355
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3512   .text.TIM_PWMIConfig:000000000000000c .LVL352
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3551   .text.TIM_PWMIConfig:0000000000000036 .LVL357
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3580   .text.TIM_PWMIConfig:0000000000000068 .LVL361
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3588   .text.TIM_PWMIConfig:0000000000000072 .LVL363
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3505   .text.TIM_PWMIConfig:0000000000000008 .LVL351
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3526   .text.TIM_PWMIConfig:000000000000001a .LVL353
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3534   .text.TIM_PWMIConfig:0000000000000022 .LVL354
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3681   .text.TIM_ICInit:0000000000000000 .LVL370
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3702   .text.TIM_ICInit:0000000000000018 .LVL371
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3741   .text.TIM_ICInit:000000000000005a .LVL376
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3843   .text.TIM_ICInit:00000000000000ea .LVL386
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3851   .text.TIM_ICInit:00000000000000f6 .LVL388
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3867   .text.TIM_ICInit:0000000000000106 .LVL391
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3770   .text.TIM_ICInit:000000000000007a .LVL377
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3774   .text.TIM_ICInit:000000000000007e .LVL378
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3797   .text.TIM_ICInit:0000000000000096 .LVL381
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3788   .text.TIM_ICInit:0000000000000090 .LVL379
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3826   .text.TIM_ICInit:00000000000000da .LVL382
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3830   .text.TIM_ICInit:00000000000000de .LVL383
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3835   .text.TIM_ICInit:00000000000000e6 .LVL385
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3861   .text.TIM_ICInit:00000000000000fe .LVL389
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3865   .text.TIM_ICInit:0000000000000104 .LVL390
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3792   .text.TIM_ICInit:0000000000000094 .LVL380
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3833   .text.TIM_ICInit:00000000000000e2 .LVL384
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3977   .text.TIM_ICInit:0000000000000198 .LVL400
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3986   .text.TIM_ICInit:00000000000001a4 .LVL402
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3886   .text.TIM_ICInit:0000000000000112 .LVL392
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3902   .text.TIM_ICInit:0000000000000124 .LVL393
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3929   .text.TIM_ICInit:0000000000000140 .LVL396
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3919   .text.TIM_ICInit:000000000000013a .LVL394
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3958   .text.TIM_ICInit:0000000000000184 .LVL397
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3969   .text.TIM_ICInit:0000000000000194 .LVL399
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3994   .text.TIM_ICInit:00000000000001a8 .LVL403
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3999   .text.TIM_ICInit:00000000000001ae .LVL404
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3923   .text.TIM_ICInit:000000000000013e .LVL395
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3966   .text.TIM_ICInit:000000000000018e .LVL398
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1105   .text.TIM_OC4Init:0000000000000000 .LVL122
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1149   .text.TIM_OC4Init:0000000000000030 .LVL125
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1167   .text.TIM_OC4Init:0000000000000044 .LVL126
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1213   .text.TIM_OC4Init:000000000000007a .LVL131
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1216   .text.TIM_OC4Init:000000000000007e .LVL132
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1118   .text.TIM_OC4Init:000000000000000c .LVL123
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1142   .text.TIM_OC4Init:000000000000002a .LVL124
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1173   .text.TIM_OC4Init:0000000000000046 .LVL127
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1192   .text.TIM_OC4Init:0000000000000068 .LVL128
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1199   .text.TIM_OC4Init:000000000000006e .LVL129
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1202   .text.TIM_OC4Init:0000000000000074 .LVL130
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:939    .text.TIM_OC3Init:0000000000000000 .LVL106
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:995    .text.TIM_OC3Init:0000000000000046 .LVL109
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1085   .text.TIM_OC3Init:00000000000000a4 .LVL120
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1088   .text.TIM_OC3Init:00000000000000a6 .LVL121
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:966    .text.TIM_OC3Init:0000000000000020 .LVL107
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:979    .text.TIM_OC3Init:0000000000000030 .LVL108
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1005   .text.TIM_OC3Init:0000000000000048 .LVL110
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1034   .text.TIM_OC3Init:0000000000000076 .LVL112
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1040   .text.TIM_OC3Init:000000000000007c .LVL113
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1050   .text.TIM_OC3Init:0000000000000084 .LVL115
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1061   .text.TIM_OC3Init:0000000000000090 .LVL117
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1057   .text.TIM_OC3Init:000000000000008c .LVL116
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1071   .text.TIM_OC3Init:0000000000000098 .LVL118
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1074   .text.TIM_OC3Init:000000000000009e .LVL119
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:767    .text.TIM_OC2Init:0000000000000000 .LVL89
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:828    .text.TIM_OC2Init:0000000000000048 .LVL92
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:835    .text.TIM_OC2Init:000000000000004a .LVL93
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:919    .text.TIM_OC2Init:00000000000000a6 .LVL104
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:922    .text.TIM_OC2Init:00000000000000a8 .LVL105
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:800    .text.TIM_OC2Init:0000000000000026 .LVL90
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:804    .text.TIM_OC2Init:000000000000002a .LVL91
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:841    .text.TIM_OC2Init:000000000000004c .LVL94
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:868    .text.TIM_OC2Init:0000000000000076 .LVL96
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:874    .text.TIM_OC2Init:000000000000007c .LVL97
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:884    .text.TIM_OC2Init:0000000000000084 .LVL99
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:895    .text.TIM_OC2Init:0000000000000092 .LVL101
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:891    .text.TIM_OC2Init:000000000000008e .LVL100
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:905    .text.TIM_OC2Init:000000000000009a .LVL102
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:908    .text.TIM_OC2Init:00000000000000a0 .LVL103
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:631    .text.TIM_OC1Init:0000000000000000 .LVL77
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:682    .text.TIM_OC1Init:000000000000003e .LVL80
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:747    .text.TIM_OC1Init:000000000000007c .LVL87
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:750    .text.TIM_OC1Init:000000000000007e .LVL88
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:658    .text.TIM_OC1Init:000000000000001e .LVL78
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:671    .text.TIM_OC1Init:000000000000002c .LVL79
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:724    .text.TIM_OC1Init:000000000000006c .LVL84
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:727    .text.TIM_OC1Init:000000000000006e .LVL85
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:736    .text.TIM_OC1Init:0000000000000076 .LVL86
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:456    .text.TIM_TimeBaseInit:0000000000000000 .LVL61
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:559    .text.TIM_TimeBaseInit:0000000000000084 .LVL70
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:567    .text.TIM_TimeBaseInit:000000000000008a .LVL71
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:575    .text.TIM_TimeBaseInit:0000000000000096 .LVL72
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:585    .text.TIM_TimeBaseInit:00000000000000a0 .LVL73
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:472    .text.TIM_TimeBaseInit:0000000000000012 .LVL62
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:507    .text.TIM_TimeBaseInit:000000000000002e .LVL67
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:522    .text.TIM_TimeBaseInit:000000000000003e .LVL69
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:607    .text.TIM_TimeBaseInit:00000000000000ae .LVL76
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:264    .text.TIM_DeInit:0000000000000000 .LVL29
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:278    .text.TIM_DeInit:000000000000001c .LVL30
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:295    .text.TIM_DeInit:000000000000003a .LVL33
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:305    .text.TIM_DeInit:0000000000000046 .LVL34
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:312    .text.TIM_DeInit:0000000000000054 .LVL36
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:322    .text.TIM_DeInit:0000000000000066 .LVL37
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:329    .text.TIM_DeInit:0000000000000076 .LVL39
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:337    .text.TIM_DeInit:0000000000000080 .LVL40
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:344    .text.TIM_DeInit:0000000000000090 .LVL42
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:353    .text.TIM_DeInit:000000000000009c .LVL43
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:365    .text.TIM_DeInit:00000000000000b2 .LVL46
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:374    .text.TIM_DeInit:00000000000000be .LVL47
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:381    .text.TIM_DeInit:00000000000000cc .LVL49
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:391    .text.TIM_DeInit:00000000000000dc .LVL50
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:398    .text.TIM_DeInit:00000000000000ea .LVL52
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:407    .text.TIM_DeInit:00000000000000f6 .LVL53
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:414    .text.TIM_DeInit:0000000000000104 .LVL55
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:422    .text.TIM_DeInit:000000000000010c .LVL56
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:429    .text.TIM_DeInit:000000000000011a .LVL58
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:438    .text.TIM_DeInit:0000000000000128 .LVL59
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1868   .text.TIM_SelectInputTrigger:0000000000000000 .LVL183
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1875   .text.TIM_SelectInputTrigger:0000000000000006 .LVL184
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4176   .text.TIM_ClearFlag:0000000000000000 .LVL421
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4180   .text.TIM_ClearFlag:0000000000000004 .LVL422
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4260   .debug_info:0000000000000000 .Ldebug_info0
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1532   .text.TIM_DMACmd:0000000000000000 .LFB121
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:1537   .text.TIM_DMACmd:0000000000000008 .LFE121
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4240   .text.TIM_ClearITPendingBit:0000000000000000 .LFB123
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4249   .text.TIM_ClearITPendingBit:000000000000000c .LFE123
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3845   .text.TIM_ICInit:00000000000000ea .LBE14
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3853   .text.TIM_ICInit:00000000000000f6 .LBB17
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3870   .text.TIM_ICInit:0000000000000106 .LBE17
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3979   .text.TIM_ICInit:0000000000000198 .LBE18
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:3988   .text.TIM_ICInit:00000000000001a4 .LBB21
C:\Users\LOCALH~1\AppData\Local\Temp\cclqYGO4.s:4002   .text.TIM_ICInit:00000000000001b0 .LBE21

UNDEFINED SYMBOLS
__riscv_save_1
RCC_APB2PeriphResetCmd
__riscv_restore_1
RCC_APB1PeriphResetCmd
__riscv_save_2
__riscv_restore_2
__riscv_save_4
__riscv_restore_4
