read -sv run_verilog_mid/adder_32b_17_63_f5eb24270a91b4d46009329b200f25e9.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_17_63_f5eb24270a91b4d46009329b200f25e9_yosys.v
