

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/gto/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
3aa6c167bae1d6b27e2494a24816f3ee  /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/NQU/gpgpu_ptx_sim__NQU
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=nqueen.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/NQU/gpgpu_ptx_sim__NQU
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/NQU/gpgpu_ptx_sim__NQU "
Parsing file _cuobjdump_complete_output_qMKOj1
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: nqueen.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: nqueen.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i : hostFun 0x0x4061ab, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_33417_39_non_const_sum44" from 0x0 to 0x180 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_33412_39_non_const_mask428" from 0x180 to 0x1080 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_33414_39_non_const_r_mask4268" from 0x1080 to 0x1f80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_33413_39_non_const_l_mask8108" from 0x1f80 to 0x2e80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_33415_39_non_const_m11948" from 0x2e80 to 0x3d80 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x058 (_1.ptx:81) @%p1 bra $Lt_0_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x328 (_1.ptx:198) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x198 (_1.ptx:127) @%p2 bra $Lt_0_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:186) mov.u32 %r37, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1b0 (_1.ptx:131) bra.uni $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:186) mov.u32 %r37, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1f8 (_1.ptx:143) @%p3 bra $Lt_0_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:186) mov.u32 %r37, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x218 (_1.ptx:147) @%p4 bra $Lt_0_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:186) mov.u32 %r37, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x238 (_1.ptx:153) bra.uni $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:186) mov.u32 %r37, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2d8 (_1.ptx:179) bra.uni $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:186) mov.u32 %r37, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x300 (_1.ptx:188) @%p5 bra $Lt_0_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:190) st.shared.u32 [%rd4+0], %r16;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x310 (_1.ptx:191) bra.uni $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x328 (_1.ptx:198) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x340 (_1.ptx:201) @!%p6 bra $Lt_0_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (_1.ptx:208) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x370 (_1.ptx:209) @!%p6 bra $Lt_0_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x398 (_1.ptx:216) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3b0 (_1.ptx:219) @%p7 bra $Lt_0_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d8 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3f0 (_1.ptx:229) @%p8 bra $Lt_0_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x418 (_1.ptx:236) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x430 (_1.ptx:239) @%p9 bra $Lt_0_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x458 (_1.ptx:246) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x470 (_1.ptx:249) @%p10 bra $Lt_0_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:256) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x4b0 (_1.ptx:259) @%p11 bra $Lt_0_16642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d8 (_1.ptx:266) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x4f0 (_1.ptx:269) @%p12 bra $Lt_0_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x528 (_1.ptx:279) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_fozkDp"
Running: cat _ptx_fozkDp | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_kQ4K7O
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_kQ4K7O --output-file  /dev/null 2> _ptx_fozkDpinfo"
GPGPU-Sim PTX: Kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' : regs=15, lmem=0, smem=15744, cmem=76
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_fozkDp _ptx2_kQ4K7O _ptx_fozkDpinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Usage: ./gpgpu_ptx_sim__NQU [-c|-g] n steps
  -c: CPU only
  -g: GPU only
  n: n-queen
  steps: step for GPU
Default to 8 queen
CUDA initialized.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
CPU: 8 queen = 92  time = 0.026000 msec
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4061ab (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' to stream 0, gridDim= (256,1,1) blockDim = (96,1,1) 
kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: shmem
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 38880 (ipc=77.8) sim_rate=6480 (inst/sec) elapsed = 0:0:00:06 / Tue Mar 22 07:36:54 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(34,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 130823 (ipc=87.2) sim_rate=18689 (inst/sec) elapsed = 0:0:00:07 / Tue Mar 22 07:36:55 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(42,0,0) tid=(80,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2475,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2476,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2492,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2493,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2494,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2495,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2496,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2497,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2498,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2499,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2500,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2501,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2502,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2503,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2504,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(2505,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2506,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2507,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2508,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2509,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2510,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(2511,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2512,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2513,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2514,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2515,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2516,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2517,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2519,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2520,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2521,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2522,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2522,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2523,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2524,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2525,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2526,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2527,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2528,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2529,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2530,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2531,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2532,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(2533,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2534,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(2535,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2536,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2537,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2538,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2539,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2541,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2542,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2542,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2543,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2544,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2545,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2546,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2547,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2548,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2549,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2550,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2551,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2552,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2553,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2554,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2555,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2557,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(2558,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2559,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(2560,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2561,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(2562,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2563,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(2564,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2564,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2565,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2566,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2567,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2568,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(2569,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2570,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(2571,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2600,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(2601,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2609,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(2610,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2611,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(2612,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(82,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(55,0,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3014,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3015,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3022,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3023,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3025,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3026,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3029,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3030,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3031,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3032,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3034,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3035,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3038,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3039,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3041,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3042,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3044,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3045,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3047,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3048,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3051,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3052,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3054,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3055,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3057,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3058,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3060,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3061,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3063,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3064,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3066,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3067,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3069,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3070,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3074,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3075,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3079,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3080,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3178,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3179,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3195,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3196,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3200,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3200,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3201,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3201,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3201,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3202,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3204,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3205,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3205,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3206,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3208,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3209,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3209,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3210,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3211,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3212,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3213,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3214,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3215,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3216,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3217,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3218,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3220,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3221,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3221,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3222,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3223,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3224,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3225,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3226,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3227,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3228,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3229,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3230,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3232,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3233,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3235,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3235,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3236,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3236,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3237,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3238,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3240,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3241,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3241,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3242,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(92,0,0) tid=(78,0,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 584784 (ipc=167.1) sim_rate=73098 (inst/sec) elapsed = 0:0:00:08 / Tue Mar 22 07:36:56 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(115,0,0) tid=(89,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3549,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3550,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3552,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3553,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3555,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3556,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3566,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3567,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3570,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3571,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3572,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3573,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3577,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3578,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3681,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3682,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3697,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3698,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3699,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3700,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3701,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3702,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3704,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3705,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3705,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3706,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3707,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3708,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3709,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3710,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3711,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3712,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3715,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3715,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3716,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3716,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3717,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3718,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3719,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3720,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3724,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3725,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3731,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3732,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3738,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3739,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3741,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3742,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3744,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3745,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3748,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3749,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3750,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3751,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3753,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3754,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3756,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3757,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3759,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3760,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3819,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3820,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3821,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3822,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3823,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3824,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3825,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3826,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3827,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3828,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3829,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3830,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3831,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3832,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3834,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3835,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3835,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3836,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(169,0,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3894,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3895,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3910,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3911,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3913,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3914,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3916,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3917,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3919,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3920,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(157,0,0) tid=(69,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4078,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4079,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4094,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4095,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4100,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4101,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4103,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4104,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4106,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4107,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4115,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4116,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4119,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4120,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4217,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4218,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4233,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4234,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4236,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4237,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4243,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4244,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4246,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4247,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4249,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4250,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4252,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4253,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4255,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4256,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4258,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(4259,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4261,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4262,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4264,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4265,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4267,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4268,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4270,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4271,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4273,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4274,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4276,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4277,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4280,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4281,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4283,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4284,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4285,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4286,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4289,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4290,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4297,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4298,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(193,0,0) tid=(16,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4397,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4398,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4415,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4416,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4416,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4417,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4418,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4419,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4420,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4421,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4422,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4423,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4428,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4429,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4429,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4430,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4430,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4431,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4431,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4432,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4432,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4433,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4435,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4436,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4448,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4449,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4449,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4450,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4460,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4461,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4467,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4468,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4470,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4471,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 932003 (ipc=207.1) sim_rate=103555 (inst/sec) elapsed = 0:0:00:09 / Tue Mar 22 07:36:57 2016
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(195,0,0) tid=(19,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4613,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4614,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4631,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4632,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4644,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4645,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4647,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4648,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4653,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4654,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4666,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4667,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4667,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4668,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4755,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4756,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4758,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4759,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4761,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4762,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4781,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4782,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4784,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4785,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4787,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4788,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4790,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4791,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4800,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4801,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4900,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(4901,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4917,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4918,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4919,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4920,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4921,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4922,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4923,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4924,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4925,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4926,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4927,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4928,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4929,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4930,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4931,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4932,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4934,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4935,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4935,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4936,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4937,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4938,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4940,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4941,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4951,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4952,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(221,0,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4962,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4963,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4965,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4966,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4968,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4969,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4973,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4974,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4975,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4976,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4978,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4979,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4982,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5039,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5041,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5043,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5045,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5047,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5049,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5052,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5053,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5142,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5168,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5181,0), 2 CTAs running
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(238,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5301,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5318,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5320,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5322,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5326,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5326,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5328,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5330,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5332,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5334,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5336,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5338,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5423,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5442,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5445,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5451,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5454,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5457,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5460,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5463,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5466,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5469,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5472,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5475,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5479,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5488,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5495,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5498,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5501,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5509,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5517,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5525,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 1191691 (ipc=125.4) sim_rate=119169 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 07:36:58 2016
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 1226541 (ipc=41.6) sim_rate=111503 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 07:36:59 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (36799,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' finished on shader 1.
kernel_name = _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 36800
gpu_sim_insn = 1233339
gpu_ipc =      33.5146
gpu_tot_sim_cycle = 36800
gpu_tot_sim_insn = 1233339
gpu_tot_ipc =      33.5146
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 899
gpu_stall_icnt2sh    = 396
gpu_total_sim_rate=112121

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 30079
	L1I_total_cache_misses = 803
	L1I_total_cache_miss_rate = 0.0267
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 259
	L1D_total_cache_misses = 259
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1145
	L1C_total_cache_misses = 135
	L1C_total_cache_miss_rate = 0.1179
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1010
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 135
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 29276
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 803
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 
distro:
474, 270, 270, 474, 270, 270, 395, 225, 225, 
gpgpu_n_tot_thrd_icount = 1564096
gpgpu_n_tot_w_icount = 48878
gpgpu_n_stall_shd_mem = 900
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 63
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 107513
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25919
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 900
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:330	W0_Idle:109254	W0_Scoreboard:68460	W1:2913	W2:1379	W3:181	W4:1293	W5:365	W6:234	W7:361	W8:1387	W9:408	W10:457	W11:289	W12:451	W13:384	W14:144	W15:69	W16:1113	W17:20	W18:0	W19:0	W20:20	W21:804	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:36606
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24 {8:3,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10240 {40:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 760 {8:95,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 408 {136:3,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 12920 {136:95,}
maxmrqlatency = 29 
maxdqlatency = 0 
maxmflatency = 367 
averagemflatency = 199 
max_icnt2mem_latency = 71 
max_icnt2sh_latency = 36799 
mrq_lat_table:30 	0 	5 	14 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	219 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	287 	45 	33 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5 	13 	0 	0 	0 	0 	0 	0 	134 	121 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       580         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2010         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2691      2457         0         0         0      1434         0         0         0      1726         0         0         0      2015         0         0 
dram[3]:       832      3160         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1491      3876         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2160      4882         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000 10.000000      -nan      -nan      -nan  1.000000      -nan      -nan      -nan  1.000000      -nan      -nan      -nan  1.000000      -nan      -nan 
dram[3]:  2.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 55/15 = 3.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         2         0         0         0         1         0         0         0         1         0         0         0         1         0         0 
dram[3]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 23
min_bank_accesses = 0!
chip skew: 7/2 = 3.50
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 32
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0      1452    none      none      none         268    none      none      none         268    none      none      none         269    none      none  
dram[3]:          0      1340    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:          0      1047    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:          0      1139    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       367         0         0         0       268         0         0         0       268         0         0         0       269         0         0
dram[3]:          0       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0       271         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48575 n_nop=48564 n_act=3 n_pre=2 n_req=3 n_rd=6 n_write=0 bw_util=0.000247
n_activity=144 dram_eff=0.08333
bk0: 6a 48503i bk1: 0a 48573i bk2: 0a 48575i bk3: 0a 48575i bk4: 0a 48575i bk5: 0a 48575i bk6: 0a 48575i bk7: 0a 48575i bk8: 0a 48575i bk9: 0a 48575i bk10: 0a 48575i bk11: 0a 48575i bk12: 0a 48575i bk13: 0a 48575i bk14: 0a 48575i bk15: 0a 48575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48575 n_nop=48570 n_act=1 n_pre=0 n_req=2 n_rd=4 n_write=0 bw_util=0.0001647
n_activity=55 dram_eff=0.1455
bk0: 4a 48555i bk1: 0a 48575i bk2: 0a 48575i bk3: 0a 48575i bk4: 0a 48575i bk5: 0a 48575i bk6: 0a 48575i bk7: 0a 48575i bk8: 0a 48575i bk9: 0a 48575i bk10: 0a 48575i bk11: 0a 48575i bk12: 0a 48575i bk13: 0a 48575i bk14: 0a 48575i bk15: 0a 48575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48575 n_nop=48548 n_act=5 n_pre=0 n_req=15 n_rd=14 n_write=8 bw_util=0.0009058
n_activity=276 dram_eff=0.1594
bk0: 4a 48555i bk1: 4a 48505i bk2: 0a 48574i bk3: 0a 48574i bk4: 0a 48574i bk5: 2a 48558i bk6: 0a 48574i bk7: 0a 48575i bk8: 0a 48575i bk9: 2a 48558i bk10: 0a 48573i bk11: 0a 48575i bk12: 0a 48576i bk13: 2a 48560i bk14: 0a 48575i bk15: 0a 48576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00286155
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48575 n_nop=48557 n_act=2 n_pre=0 n_req=12 n_rd=8 n_write=8 bw_util=0.0006588
n_activity=148 dram_eff=0.2162
bk0: 4a 48555i bk1: 4a 48502i bk2: 0a 48574i bk3: 0a 48575i bk4: 0a 48575i bk5: 0a 48575i bk6: 0a 48575i bk7: 0a 48575i bk8: 0a 48575i bk9: 0a 48575i bk10: 0a 48575i bk11: 0a 48575i bk12: 0a 48575i bk13: 0a 48575i bk14: 0a 48575i bk15: 0a 48575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00220278
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48575 n_nop=48557 n_act=2 n_pre=0 n_req=12 n_rd=8 n_write=8 bw_util=0.0006588
n_activity=164 dram_eff=0.1951
bk0: 4a 48555i bk1: 4a 48506i bk2: 0a 48574i bk3: 0a 48575i bk4: 0a 48575i bk5: 0a 48575i bk6: 0a 48575i bk7: 0a 48575i bk8: 0a 48575i bk9: 0a 48575i bk10: 0a 48575i bk11: 0a 48575i bk12: 0a 48575i bk13: 0a 48575i bk14: 0a 48575i bk15: 0a 48575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0012352
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48575 n_nop=48559 n_act=2 n_pre=0 n_req=11 n_rd=6 n_write=8 bw_util=0.0005764
n_activity=133 dram_eff=0.2105
bk0: 2a 48559i bk1: 4a 48503i bk2: 0a 48575i bk3: 0a 48575i bk4: 0a 48575i bk5: 0a 48575i bk6: 0a 48575i bk7: 0a 48575i bk8: 0a 48575i bk9: 0a 48575i bk10: 0a 48575i bk11: 0a 48575i bk12: 0a 48575i bk13: 0a 48575i bk14: 0a 48575i bk15: 0a 48575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00212043

========= L2 cache stats =========
L2_cache_bank[0]: Access = 31, Miss = 3, Miss_rate = 0.097, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 67, Miss = 5, Miss_rate = 0.075, Pending_hits = 6, Reservation_fails = 116
L2_cache_bank[6]: Access = 30, Miss = 2, Miss_rate = 0.067, Pending_hits = 6, Reservation_fails = 195
L2_cache_bank[7]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 6, Reservation_fails = 217
L2_cache_bank[8]: Access = 30, Miss = 2, Miss_rate = 0.067, Pending_hits = 6, Reservation_fails = 187
L2_cache_bank[9]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 6, Reservation_fails = 165
L2_cache_bank[10]: Access = 15, Miss = 1, Miss_rate = 0.067, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[11]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 6, Reservation_fails = 148
L2_total_cache_accesses = 369
L2_total_cache_misses = 23
L2_total_cache_miss_rate = 0.0623
L2_total_cache_pending_hits = 45
L2_total_cache_reservation_fails = 1353
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 224
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 646
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 598
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=791
icnt_total_pkts_simt_to_mem=625
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.7995
	minimum = 6
	maximum = 58
Network latency average = 10.6274
	minimum = 6
	maximum = 58
Slowest packet = 246
Flit latency average = 9.84322
	minimum = 6
	maximum = 57
Slowest flit = 681
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000742754
	minimum = 0 (at node 16)
	maximum = 0.00182065 (at node 20)
Accepted packet rate average = 0.000742754
	minimum = 0 (at node 16)
	maximum = 0.00182065 (at node 20)
Injected flit rate average = 0.00142512
	minimum = 0 (at node 16)
	maximum = 0.00407609 (at node 21)
Accepted flit rate average= 0.00142512
	minimum = 0 (at node 16)
	maximum = 0.00355978 (at node 20)
Injected packet length average = 1.9187
Accepted packet length average = 1.9187
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.7995 (1 samples)
	minimum = 6 (1 samples)
	maximum = 58 (1 samples)
Network latency average = 10.6274 (1 samples)
	minimum = 6 (1 samples)
	maximum = 58 (1 samples)
Flit latency average = 9.84322 (1 samples)
	minimum = 6 (1 samples)
	maximum = 57 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000742754 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00182065 (1 samples)
Accepted packet rate average = 0.000742754 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00182065 (1 samples)
Injected flit rate average = 0.00142512 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00407609 (1 samples)
Accepted flit rate average = 0.00142512 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00355978 (1 samples)
Injected packet size average = 1.9187 (1 samples)
Accepted packet size average = 1.9187 (1 samples)
Hops average = 1 (1 samples)
