{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 29 12:50:01 2019 " "Info: Processing started: Sun Dec 29 12:50:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off scan -c scan --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off scan -c scan --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "sin1 " "Info: Assuming node \"sin1\" is an undefined clock" {  } { { "scan.bdf" "" { Schematic "E:/scan/scan.bdf" { { 152 24 192 168 "sin1" "" } } } } { "d:/altera/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sin1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "sin1 register register 74161:inst4\|f74161:sub\|9 74161:inst4\|f74161:sub\|9 275.03 MHz Internal " "Info: Clock \"sin1\" Internal fmax is restricted to 275.03 MHz between source register \"74161:inst4\|f74161:sub\|9\" and destination register \"74161:inst4\|f74161:sub\|9\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.898 ns + Longest register register " "Info: + Longest register to register delay is 0.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst4\|f74161:sub\|9 1 REG LC_X21_Y20_N5 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y20_N5; Fanout = 6; REG Node = '74161:inst4\|f74161:sub\|9'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst4|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.589 ns) + CELL(0.309 ns) 0.898 ns 74161:inst4\|f74161:sub\|9 2 REG LC_X21_Y20_N5 6 " "Info: 2: + IC(0.589 ns) + CELL(0.309 ns) = 0.898 ns; Loc. = LC_X21_Y20_N5; Fanout = 6; REG Node = '74161:inst4\|f74161:sub\|9'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { 74161:inst4|f74161:sub|9 74161:inst4|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 34.41 % ) " "Info: Total cell delay = 0.309 ns ( 34.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.589 ns ( 65.59 % ) " "Info: Total interconnect delay = 0.589 ns ( 65.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { 74161:inst4|f74161:sub|9 74161:inst4|f74161:sub|9 } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "0.898 ns" { 74161:inst4|f74161:sub|9 {} 74161:inst4|f74161:sub|9 {} } { 0.000ns 0.589ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sin1 destination 3.458 ns + Shortest register " "Info: + Shortest clock path from clock \"sin1\" to destination register is 3.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns sin1 1 CLK PIN_206 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_206; Fanout = 1; CLK Node = 'sin1'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin1 } "NODE_NAME" } } { "scan.bdf" "" { Schematic "E:/scan/scan.bdf" { { 152 24 192 168 "sin1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.272 ns) + CELL(0.711 ns) 3.458 ns 74161:inst4\|f74161:sub\|9 2 REG LC_X21_Y20_N5 6 " "Info: 2: + IC(1.272 ns) + CELL(0.711 ns) = 3.458 ns; Loc. = LC_X21_Y20_N5; Fanout = 6; REG Node = '74161:inst4\|f74161:sub\|9'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.983 ns" { sin1 74161:inst4|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 63.22 % ) " "Info: Total cell delay = 2.186 ns ( 63.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.272 ns ( 36.78 % ) " "Info: Total interconnect delay = 1.272 ns ( 36.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { sin1 74161:inst4|f74161:sub|9 } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { sin1 {} sin1~out0 {} 74161:inst4|f74161:sub|9 {} } { 0.000ns 0.000ns 1.272ns } { 0.000ns 1.475ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sin1 source 3.458 ns - Longest register " "Info: - Longest clock path from clock \"sin1\" to source register is 3.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns sin1 1 CLK PIN_206 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_206; Fanout = 1; CLK Node = 'sin1'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin1 } "NODE_NAME" } } { "scan.bdf" "" { Schematic "E:/scan/scan.bdf" { { 152 24 192 168 "sin1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.272 ns) + CELL(0.711 ns) 3.458 ns 74161:inst4\|f74161:sub\|9 2 REG LC_X21_Y20_N5 6 " "Info: 2: + IC(1.272 ns) + CELL(0.711 ns) = 3.458 ns; Loc. = LC_X21_Y20_N5; Fanout = 6; REG Node = '74161:inst4\|f74161:sub\|9'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.983 ns" { sin1 74161:inst4|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 63.22 % ) " "Info: Total cell delay = 2.186 ns ( 63.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.272 ns ( 36.78 % ) " "Info: Total interconnect delay = 1.272 ns ( 36.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { sin1 74161:inst4|f74161:sub|9 } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { sin1 {} sin1~out0 {} 74161:inst4|f74161:sub|9 {} } { 0.000ns 0.000ns 1.272ns } { 0.000ns 1.475ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { sin1 74161:inst4|f74161:sub|9 } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { sin1 {} sin1~out0 {} 74161:inst4|f74161:sub|9 {} } { 0.000ns 0.000ns 1.272ns } { 0.000ns 1.475ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "f74161.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "f74161.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { 74161:inst4|f74161:sub|9 74161:inst4|f74161:sub|9 } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "0.898 ns" { 74161:inst4|f74161:sub|9 {} 74161:inst4|f74161:sub|9 {} } { 0.000ns 0.589ns } { 0.000ns 0.309ns } "" } } { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { sin1 74161:inst4|f74161:sub|9 } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { sin1 {} sin1~out0 {} 74161:inst4|f74161:sub|9 {} } { 0.000ns 0.000ns 1.272ns } { 0.000ns 1.475ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst4|f74161:sub|9 } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { 74161:inst4|f74161:sub|9 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "sin1 SA 74161:inst4\|f74161:sub\|9 14.878 ns register " "Info: tco from clock \"sin1\" to destination pin \"SA\" through register \"74161:inst4\|f74161:sub\|9\" is 14.878 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sin1 source 3.458 ns + Longest register " "Info: + Longest clock path from clock \"sin1\" to source register is 3.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns sin1 1 CLK PIN_206 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_206; Fanout = 1; CLK Node = 'sin1'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin1 } "NODE_NAME" } } { "scan.bdf" "" { Schematic "E:/scan/scan.bdf" { { 152 24 192 168 "sin1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.272 ns) + CELL(0.711 ns) 3.458 ns 74161:inst4\|f74161:sub\|9 2 REG LC_X21_Y20_N5 6 " "Info: 2: + IC(1.272 ns) + CELL(0.711 ns) = 3.458 ns; Loc. = LC_X21_Y20_N5; Fanout = 6; REG Node = '74161:inst4\|f74161:sub\|9'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.983 ns" { sin1 74161:inst4|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 63.22 % ) " "Info: Total cell delay = 2.186 ns ( 63.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.272 ns ( 36.78 % ) " "Info: Total interconnect delay = 1.272 ns ( 36.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { sin1 74161:inst4|f74161:sub|9 } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { sin1 {} sin1~out0 {} 74161:inst4|f74161:sub|9 {} } { 0.000ns 0.000ns 1.272ns } { 0.000ns 1.475ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "f74161.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.196 ns + Longest register pin " "Info: + Longest register to pin delay is 11.196 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst4\|f74161:sub\|9 1 REG LC_X21_Y20_N5 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y20_N5; Fanout = 6; REG Node = '74161:inst4\|f74161:sub\|9'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst4|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.461 ns) + CELL(0.442 ns) 2.903 ns 74151:inst\|f74151:sub\|81~20 2 COMB LC_X23_Y11_N4 7 " "Info: 2: + IC(2.461 ns) + CELL(0.442 ns) = 2.903 ns; Loc. = LC_X23_Y11_N4; Fanout = 7; COMB Node = '74151:inst\|f74151:sub\|81~20'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.903 ns" { 74161:inst4|f74161:sub|9 74151:inst|f74151:sub|81~20 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/f74151.bdf" { { 448 808 872 488 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.439 ns) + CELL(0.590 ns) 5.932 ns 7449:inst5\|34~39 3 COMB LC_X21_Y20_N1 1 " "Info: 3: + IC(2.439 ns) + CELL(0.590 ns) = 5.932 ns; Loc. = LC_X21_Y20_N1; Fanout = 1; COMB Node = '7449:inst5\|34~39'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.029 ns" { 74151:inst|f74151:sub|81~20 7449:inst5|34~39 } "NODE_NAME" } } { "7449.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/7449.bdf" { { 64 640 704 104 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.140 ns) + CELL(2.124 ns) 11.196 ns SA 4 PIN PIN_2 0 " "Info: 4: + IC(3.140 ns) + CELL(2.124 ns) = 11.196 ns; Loc. = PIN_2; Fanout = 0; PIN Node = 'SA'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.264 ns" { 7449:inst5|34~39 SA } "NODE_NAME" } } { "scan.bdf" "" { Schematic "E:/scan/scan.bdf" { { -384 560 576 -208 "SA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.156 ns ( 28.19 % ) " "Info: Total cell delay = 3.156 ns ( 28.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.040 ns ( 71.81 % ) " "Info: Total interconnect delay = 8.040 ns ( 71.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.196 ns" { 74161:inst4|f74161:sub|9 74151:inst|f74151:sub|81~20 7449:inst5|34~39 SA } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "11.196 ns" { 74161:inst4|f74161:sub|9 {} 74151:inst|f74151:sub|81~20 {} 7449:inst5|34~39 {} SA {} } { 0.000ns 2.461ns 2.439ns 3.140ns } { 0.000ns 0.442ns 0.590ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { sin1 74161:inst4|f74161:sub|9 } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { sin1 {} sin1~out0 {} 74161:inst4|f74161:sub|9 {} } { 0.000ns 0.000ns 1.272ns } { 0.000ns 1.475ns 0.711ns } "" } } { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.196 ns" { 74161:inst4|f74161:sub|9 74151:inst|f74151:sub|81~20 7449:inst5|34~39 SA } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "11.196 ns" { 74161:inst4|f74161:sub|9 {} 74151:inst|f74151:sub|81~20 {} 7449:inst5|34~39 {} SA {} } { 0.000ns 2.461ns 2.439ns 3.140ns } { 0.000ns 0.442ns 0.590ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "si8 SA 17.052 ns Longest " "Info: Longest tpd from source pin \"si8\" to destination pin \"SA\" is 17.052 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns si8 1 PIN PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_23; Fanout = 1; PIN Node = 'si8'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { si8 } "NODE_NAME" } } { "scan.bdf" "" { Schematic "E:/scan/scan.bdf" { { 536 680 696 707 "si8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.162 ns) + CELL(0.590 ns) 9.221 ns 74151:inst2\|f74151:sub\|81~20 2 COMB LC_X23_Y11_N2 7 " "Info: 2: + IC(7.162 ns) + CELL(0.590 ns) = 9.221 ns; Loc. = LC_X23_Y11_N2; Fanout = 7; COMB Node = '74151:inst2\|f74151:sub\|81~20'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.752 ns" { si8 74151:inst2|f74151:sub|81~20 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/f74151.bdf" { { 448 808 872 488 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.453 ns) + CELL(0.114 ns) 11.788 ns 7449:inst5\|34~39 3 COMB LC_X21_Y20_N1 1 " "Info: 3: + IC(2.453 ns) + CELL(0.114 ns) = 11.788 ns; Loc. = LC_X21_Y20_N1; Fanout = 1; COMB Node = '7449:inst5\|34~39'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { 74151:inst2|f74151:sub|81~20 7449:inst5|34~39 } "NODE_NAME" } } { "7449.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/7449.bdf" { { 64 640 704 104 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.140 ns) + CELL(2.124 ns) 17.052 ns SA 4 PIN PIN_2 0 " "Info: 4: + IC(3.140 ns) + CELL(2.124 ns) = 17.052 ns; Loc. = PIN_2; Fanout = 0; PIN Node = 'SA'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.264 ns" { 7449:inst5|34~39 SA } "NODE_NAME" } } { "scan.bdf" "" { Schematic "E:/scan/scan.bdf" { { -384 560 576 -208 "SA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.297 ns ( 25.20 % ) " "Info: Total cell delay = 4.297 ns ( 25.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.755 ns ( 74.80 % ) " "Info: Total interconnect delay = 12.755 ns ( 74.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.052 ns" { si8 74151:inst2|f74151:sub|81~20 7449:inst5|34~39 SA } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "17.052 ns" { si8 {} si8~out0 {} 74151:inst2|f74151:sub|81~20 {} 7449:inst5|34~39 {} SA {} } { 0.000ns 0.000ns 7.162ns 2.453ns 3.140ns } { 0.000ns 1.469ns 0.590ns 0.114ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 29 12:50:01 2019 " "Info: Processing ended: Sun Dec 29 12:50:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
