// Seed: 3843682510
module module_0 (
    output tri1 id_0,
    input supply0 id_1,
    input tri0 id_2,
    output tri id_3,
    input supply0 id_4,
    output tri id_5,
    output wor id_6,
    output wire id_7
    , id_12,
    input wire id_8,
    input uwire id_9,
    output uwire id_10
);
  wire id_13;
  initial id_12 = 1;
  wire id_14;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input wor id_2,
    input wand id_3,
    output supply1 id_4
);
  uwire id_6;
  module_0(
      id_4, id_0, id_2, id_4, id_0, id_4, id_4, id_4, id_2, id_1, id_4
  );
  always @(negedge 1'b0) if (1) id_6 = id_3 !=? (1);
endmodule
