Warning: Derate summary report is only shown for full_clock_expanded paths. (UITE-431)
****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-slack_lesser_than 9999.00
	-max_paths 1000
	-group COMB
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
Design : fdkex
Version: J-2014.06-SP2
Date   : Tue Mar 31 10:29:38 2015
****************************************


  Startpoint: scan_enable
               (input port clocked by clk)
  Endpoint: flag_ded_alu
               (output port clocked by clk)
  Path Group: COMB
  Path Type: max

  Point                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                0.00       0.00
  clock network delay (propagated)                                                     0.00       0.00
  input external delay                                                               333.33     333.33 r
  scan_enable (in)                                         35.13                      18.35 &   351.69 r
  scan_enable (net)                 2     2.25 
  post_place107/a (d04inn00yn0b5)                  0.00    35.13     1.00     0.00     0.23 &   351.92 r
  post_place107/o1 (d04inn00yn0b5)                         17.01     1.00             16.50 &   368.42 f
  n3193 (net)                       2     4.42 
  post_place318/a (d04inn00ynuf5)                  0.00    17.05     1.00     0.00     0.57 &   368.99 f
  post_place318/o1 (d04inn00ynuf5)                         15.54     1.00             14.04 &   383.03 r
  n3502 (net)                       4    10.47 
  post_place162/a (d04bfn00yduk0)                  0.00    16.38     1.00     0.00     1.15 &   384.18 r
  post_place162/o (d04bfn00yduk0)                          13.04     1.00             21.67 &   405.85 r
  n3245 (net)                       4    17.24 
  U20652/b (d04nan02yd0f0)                         0.00    17.98     1.00     0.00     4.44 &   410.28 r
  U20652/o1 (d04nan02yd0f0)                                20.44     1.00             12.18 &   422.47 f
  n23334 (net)                      1     6.65 
  post_place532/a (d04nan02yd0i0)                  0.00    22.49     1.00     0.00     2.96 &   425.43 f
  post_place532/o1 (d04nan02yd0i0)                         14.87     1.00             14.85 &   440.28 r
  flag_ded_alu (net)                1    10.71 
  flag_ded_alu (out)                               0.00    16.93     1.00     0.00     4.68 &   444.96 r
  data arrival time                                                                             444.96

  clock clk (rise edge)                                                              500.00     500.00
  clock network delay (propagated)                                                     0.00     500.00
  clock reconvergence pessimism                                                        0.00     500.00
  clock uncertainty                                                                  -50.00     450.00
  output external delay                                                             -333.33     116.67
  data required time                                                                            116.67
  -------------------------------------------------------------------------------------------------------
  data required time                                                                            116.67
  data arrival time                                                                            -444.96
  -------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                             -328.30


  Startpoint: scan_enable
               (input port clocked by clk)
  Endpoint: flag_ded0 (output port clocked by clk)
  Path Group: COMB
  Path Type: max

  Point                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                0.00       0.00
  clock network delay (propagated)                                                     0.00       0.00
  input external delay                                                               333.33     333.33 r
  scan_enable (in)                                         35.13                      18.35 &   351.69 r
  scan_enable (net)                 2     2.25 
  post_place107/a (d04inn00yn0b5)                  0.00    35.13     1.00     0.00     0.23 &   351.92 r
  post_place107/o1 (d04inn00yn0b5)                         17.01     1.00             16.50 &   368.42 f
  n3193 (net)                       2     4.42 
  post_place318/a (d04inn00ynuf5)                  0.00    17.05     1.00     0.00     0.57 &   368.99 f
  post_place318/o1 (d04inn00ynuf5)                         15.54     1.00             14.04 &   383.03 r
  n3502 (net)                       4    10.47 
  post_place162/a (d04bfn00yduk0)                  0.00    16.38     1.00     0.00     1.15 &   384.18 r
  post_place162/o (d04bfn00yduk0)                          13.04     1.00             21.67 &   405.85 r
  n3245 (net)                       4    17.24 
  post_place316/b (d04nan02yd0f0)                  0.00    18.61     1.00     0.00     5.10 &   410.94 r
  post_place316/o1 (d04nan02yd0f0)                         11.09     1.00             11.42 &   422.37 f
  n23026 (net)                      1     4.09 
  place859/a (d04nan02yd0g0)                       0.00    11.81     1.00     0.00     1.55 &   423.91 f
  place859/o1 (d04nan02yd0g0)                              19.43     1.00             14.36 &   438.28 r
  flag_ded0 (net)                   1    11.49 
  flag_ded0 (out)                                  0.00    20.85     1.00     0.00     4.38 &   442.66 r
  data arrival time                                                                             442.66

  clock clk (rise edge)                                                              500.00     500.00
  clock network delay (propagated)                                                     0.00     500.00
  clock reconvergence pessimism                                                        0.00     500.00
  clock uncertainty                                                                  -50.00     450.00
  output external delay                                                             -333.33     116.67
  data required time                                                                            116.67
  -------------------------------------------------------------------------------------------------------
  data required time                                                                            116.67
  data arrival time                                                                            -442.66
  -------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                             -325.99


1
