verilog work  "/home/andrew/Documents/xilinx_projects/lab4/lab4.srcs/sources_1/new/piano.v"
verilog work  "/home/andrew/Documents/xilinx_projects/lab4/lab4.srcs/sim_1/new/testbench.v"
verilog work "/opt/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v"
