{   
    "sdt_root_metadata": {
        "compatible": "rapidsi,gemini",
        "#address-cells": "<0x1>",
        "#size-cells": "<0x1>",
        "model": "Rapid Silicon Internal Board"
    },
    "cpus":{
        "#address-cells": "<0x1>",
        "#size-cells": "<0x0>",
        "timebase-frequency": 533333333,
        "cpu_insts":[
            {
                "id": 0,
                "device_type": "cpu",
                "sub_device_type": "acpu",
                "reg":"<0x00000000>",
                "reg_address": "0x00000000",
                "reg_size": "",
                "status": "okay",
                "compatible": "riscv",
                "riscv,isa": "rv32e",
                "mmu-type": "riscv,sv32",
                "clock-frequency": 533333333,
                "i-cache-line-size": 32,
                "d-cache-line-size": 32,
                "interrupt-controller": 
                    {   
                        "id": 0,
                        "phandle": "acpu0_intc",
                        "compatible": "riscv,cpu-intc",
                        "#address-cells": "<0x0>",
                        "#interrupt-cells": "<0x1>",
                        "interrupt-controller": ""
                    }
            }
        ]
    },
    "cpus-cluster":{
        "#address-cells": "<0x1>",
        "#size-cells": "<0x0>",
        "compatible": "cpus, cluster",
        "cpu_cluster_insts":[
            {
                "id": 0,
                "device_type": "cpu",
                "sub_device_type": "bcpu",
                "reg":"<0x00000001>",
                "reg_address": "0x00000001",
                "reg_size": "",
                "status": "okay",
                "compatible": "riscv",
                "riscv,isa": "rv32e"     
            }
        ]
    },
    "memory":{
        "memory_insts":[
            {
                "id": 0,
                "device_type": "memory",
                "sub_device_type": "sram",
                "compatible": "rapidsi,sram0",
                "reg":"<0x80000000 DT_SIZE_K(64)>",
                "reg_address": "0x80000000",
                "reg_size": "DT_SIZE_K(64)"   
            },
            {
                "id": 1,
                "device_type": "memory",
                "sub_device_type": "sram",
                "compatible": "rapidsi,sram1",
                "reg":"<0x80010000 DT_SIZE_K(64)>",
                "reg_address": "0x80010000",
                "reg_size": "DT_SIZE_K(64)"   
            },
            {
                "id": 2,
                "device_type": "memory",
                "sub_device_type": "sram",
                "compatible": "rapidsi,sram2",
                "reg":"<0x80020000 DT_SIZE_K(64)>",
                "reg_address": "0x80020000",
                "reg_size": "DT_SIZE_K(64)"   
            },
            {
                "id": 3,
                "device_type": "memory",
                "sub_device_type": "sram",
                "compatible": "rapidsi,sram3",
                "reg":"<0x80030000 DT_SIZE_K(64)>",
                "reg_address": "0x80030000",
                "reg_size": "DT_SIZE_K(64)"   
            }
        ]
    },
    "soc":{

        "#address-cells": "<0x1>",
        "#size-cells": "<0x1>",
        "compatible": "simple-bus",
        "ranges": "",
        "soc_subsystems": [
            {
                "subsystem": "interrupt-controller",
                "id": 0,
                "phandle": "plic0",
                "compatible": "sifive,plic-1.0.0",
                "#address-cells": "<0x1>",
                "#interrupt-cells": "<0x1>",
                "interrupt-controller": "",
                "reg": "<0xe4000000 0x00001000 0xe4002000 0x00000800 0xe4200000 0x00010000>",
                "reg_address": ["0xe4000000", "0xe4002000", "0xe4200000"],
                "reg_size": ["0x00001000", "0x00000800", "0x00010000"],
                "reg-names": ["prio", "irq_en", "reg"],
                "riscv,max-priority": 255,
                "riscv,ndev": 1023,
                "interrupts-extended": "&CPU0_intc 11"

            },
            {
                "subsystem": "uart",
                "id": 0,
                "phandle": "uart0",
                "compatible": "ns16550",
                "interrupts": ["0x4", "0x1"],
                "interrupt-parent": "&plic0",
                "clock-frequency": 133333333,
                "reg": "<0xf1010020 0xFFFF>",
                "reg_address": "0xf1010020",
                "reg_size": "0xFFFF",
                "reg-shift": 2,
                "status": "okay"

            },
            {
                "subsystem": "uart",
                "id": 1,
                "phandle": "uart1",
                "compatible": "ns16550",
                "interrupts": ["0x4", "0x1"],
                "interrupt-parent": "&plic0",
                "clock-frequency": 133333333,
                "reg": "<0xf1020020 0xFFFF>",
                "reg_address": "0xf1020020",
                "reg_size": "0xFFFF",
                "reg-shift": 2,
                "status": "disabled"

            },
            {
                "subsystem": "gpio",
                "id": 0,
                "phandle": "gpio0",
                "compatible": "andestech,atcgpio100",
                "interrupts": ["0x7", "0x1"],
                "interrupt-parent": "&plic0",
                "gpio-controller": "",
                "ngpios": 32,
                "#gpio-cells": 2,
                "reg": "<0xf1070000 0x1000>",
                "reg_address": "0xf1070000",
                "reg_size": "0x1000",
                "status": "okay"

            },
            {
                "subsystem": "syscon",
                "id": 0,
                "phandle": "syscon",
                "compatible": "syscon",
                "reg": "<0xf1000000 0x100>",
                "reg_address": "0xf1000000",
                "reg_size": "0x100",
                "status": "okay"

            },
            {
                "subsystem": "timer",
                "id": 0,
                "phandle": "mtimer",
                "compatible": "andestech,machine-timer",
                "interrupts-extended": "&CPU0_intc 7",
                "reg": "<0xe6000000 0x10>",
                "reg_address": "0xe6000000",
                "reg_size": "0x10",
                "status": "okay"

            }
        ]
    }
}
