#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x14493f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1449580 .scope module, "tb" "tb" 3 56;
 .timescale -12 -12;
L_0x143a8c0 .functor NOT 1, L_0x14964b0, C4<0>, C4<0>, C4<0>;
L_0x1495850 .functor XOR 2, L_0x14960a0, L_0x1496260, C4<00>, C4<00>;
L_0x143ac10 .functor XOR 2, L_0x1495850, L_0x1496390, C4<00>, C4<00>;
v0x14831c0_0 .net *"_ivl_10", 1 0, L_0x1496390;  1 drivers
v0x14832c0_0 .net *"_ivl_12", 1 0, L_0x143ac10;  1 drivers
v0x14833a0_0 .net *"_ivl_2", 1 0, L_0x1496000;  1 drivers
v0x1483460_0 .net *"_ivl_4", 1 0, L_0x14960a0;  1 drivers
v0x1483540_0 .net *"_ivl_6", 1 0, L_0x1496260;  1 drivers
v0x1483670_0 .net *"_ivl_8", 1 0, L_0x1495850;  1 drivers
v0x1483750_0 .net "a", 0 0, v0x1480da0_0;  1 drivers
v0x14837f0_0 .net "b", 0 0, v0x1480e40_0;  1 drivers
v0x1483890_0 .net "cin", 0 0, v0x1480ee0_0;  1 drivers
v0x1483930_0 .var "clk", 0 0;
RS_0x7f7f317309d8 .resolv tri, L_0x1484a10, L_0x1485560;
v0x14839d0_0 .net8 "cout_dut", 0 0, RS_0x7f7f317309d8;  2 drivers
v0x1483a70_0 .net "cout_ref", 0 0, L_0x1484210;  1 drivers
v0x1483b10_0 .var/2u "stats1", 223 0;
v0x1483bb0_0 .var/2u "strobe", 0 0;
RS_0x7f7f31730a08 .resolv tri, L_0x1484b00, L_0x1495ed0;
v0x1483c50_0 .net8 "sum_dut", 0 0, RS_0x7f7f31730a08;  2 drivers
v0x1483cf0_0 .net "sum_ref", 0 0, L_0x14842b0;  1 drivers
v0x1483dc0_0 .net "tb_match", 0 0, L_0x14964b0;  1 drivers
v0x1483f70_0 .net "tb_mismatch", 0 0, L_0x143a8c0;  1 drivers
v0x1484010_0 .net "wavedrom_enable", 0 0, v0x1481020_0;  1 drivers
v0x14840e0_0 .net "wavedrom_title", 511 0, v0x1481110_0;  1 drivers
L_0x1496000 .concat [ 1 1 0 0], L_0x14842b0, L_0x1484210;
L_0x14960a0 .concat [ 1 1 0 0], L_0x14842b0, L_0x1484210;
L_0x1496260 .concat [ 1 1 0 0], RS_0x7f7f31730a08, RS_0x7f7f317309d8;
L_0x1496390 .concat [ 1 1 0 0], L_0x14842b0, L_0x1484210;
L_0x14964b0 .cmp/eeq 2, L_0x1496000, L_0x143ac10;
S_0x144e940 .scope module, "good1" "reference_module" 3 103, 3 4 0, S_0x1449580;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7f7f316e7060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x145b6b0_0 .net *"_ivl_10", 0 0, L_0x7f7f316e7060;  1 drivers
v0x143a670_0 .net *"_ivl_11", 1 0, L_0x1484620;  1 drivers
v0x143a990_0 .net *"_ivl_13", 1 0, L_0x1484760;  1 drivers
L_0x7f7f316e70a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x143ace0_0 .net *"_ivl_16", 0 0, L_0x7f7f316e70a8;  1 drivers
v0x143b070_0 .net *"_ivl_17", 1 0, L_0x14848d0;  1 drivers
v0x143b400_0 .net *"_ivl_3", 1 0, L_0x14843f0;  1 drivers
L_0x7f7f316e7018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x143b790_0 .net *"_ivl_6", 0 0, L_0x7f7f316e7018;  1 drivers
v0x1480080_0 .net *"_ivl_7", 1 0, L_0x1484490;  1 drivers
v0x1480160_0 .net "a", 0 0, v0x1480da0_0;  alias, 1 drivers
v0x1480220_0 .net "b", 0 0, v0x1480e40_0;  alias, 1 drivers
v0x14802e0_0 .net "cin", 0 0, v0x1480ee0_0;  alias, 1 drivers
v0x14803a0_0 .net "cout", 0 0, L_0x1484210;  alias, 1 drivers
v0x1480460_0 .net "sum", 0 0, L_0x14842b0;  alias, 1 drivers
L_0x1484210 .part L_0x14848d0, 1, 1;
L_0x14842b0 .part L_0x14848d0, 0, 1;
L_0x14843f0 .concat [ 1 1 0 0], v0x1480da0_0, L_0x7f7f316e7018;
L_0x1484490 .concat [ 1 1 0 0], v0x1480e40_0, L_0x7f7f316e7060;
L_0x1484620 .arith/sum 2, L_0x14843f0, L_0x1484490;
L_0x1484760 .concat [ 1 1 0 0], v0x1480ee0_0, L_0x7f7f316e70a8;
L_0x14848d0 .arith/sum 2, L_0x1484620, L_0x1484760;
S_0x14805c0 .scope module, "stim1" "stimulus_gen" 3 97, 3 17 0, S_0x1449580;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "cin";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x1480da0_0 .var "a", 0 0;
v0x1480e40_0 .var "b", 0 0;
v0x1480ee0_0 .var "cin", 0 0;
v0x1480f80_0 .net "clk", 0 0, v0x1483930_0;  1 drivers
v0x1481020_0 .var "wavedrom_enable", 0 0;
v0x1481110_0 .var "wavedrom_title", 511 0;
E_0x1448c10/0 .event negedge, v0x1480f80_0;
E_0x1448c10/1 .event posedge, v0x1480f80_0;
E_0x1448c10 .event/or E_0x1448c10/0, E_0x1448c10/1;
E_0x1448e60 .event negedge, v0x1480f80_0;
E_0x14339f0 .event posedge, v0x1480f80_0;
S_0x14808a0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x14805c0;
 .timescale -12 -12;
v0x1480aa0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1480ba0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x14805c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1481270 .scope module, "top_module1" "top_module" 3 110, 4 1 0, S_0x1449580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7f7f316e7138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1481530_0 .net *"_ivl_10", 0 0, L_0x7f7f316e7138;  1 drivers
v0x1481610_0 .net *"_ivl_11", 1 0, L_0x1484ea0;  1 drivers
v0x14816f0_0 .net *"_ivl_13", 1 0, L_0x1484fe0;  1 drivers
L_0x7f7f316e7180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14817e0_0 .net *"_ivl_16", 0 0, L_0x7f7f316e7180;  1 drivers
v0x14818c0_0 .net *"_ivl_17", 1 0, L_0x1485110;  1 drivers
v0x14819f0_0 .net *"_ivl_19", 1 0, L_0x1485250;  1 drivers
L_0x7f7f316e71c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1481ad0_0 .net *"_ivl_22", 0 0, L_0x7f7f316e71c8;  1 drivers
L_0x7f7f316e7210 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x1481bb0_0 .net/2u *"_ivl_23", 1 0, L_0x7f7f316e7210;  1 drivers
v0x1481c90_0 .net *"_ivl_25", 0 0, L_0x1485390;  1 drivers
L_0x7f7f316e7258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1481de0_0 .net/2u *"_ivl_27", 0 0, L_0x7f7f316e7258;  1 drivers
L_0x7f7f316e72a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1481ec0_0 .net/2u *"_ivl_29", 0 0, L_0x7f7f316e72a0;  1 drivers
v0x1481fa0_0 .net *"_ivl_3", 1 0, L_0x1484c40;  1 drivers
v0x1482080_0 .net *"_ivl_33", 31 0, L_0x14856b0;  1 drivers
L_0x7f7f316e72e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1482160_0 .net *"_ivl_36", 30 0, L_0x7f7f316e72e8;  1 drivers
v0x1482240_0 .net *"_ivl_37", 31 0, L_0x14957b0;  1 drivers
L_0x7f7f316e7330 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1482320_0 .net *"_ivl_40", 30 0, L_0x7f7f316e7330;  1 drivers
v0x1482400_0 .net *"_ivl_41", 31 0, L_0x1495910;  1 drivers
v0x14824e0_0 .net *"_ivl_43", 31 0, L_0x1495a50;  1 drivers
L_0x7f7f316e7378 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14825c0_0 .net *"_ivl_46", 30 0, L_0x7f7f316e7378;  1 drivers
v0x14826a0_0 .net *"_ivl_47", 31 0, L_0x1495bc0;  1 drivers
L_0x7f7f316e73c0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1482780_0 .net/2u *"_ivl_49", 31 0, L_0x7f7f316e73c0;  1 drivers
v0x1482860_0 .net *"_ivl_51", 31 0, L_0x1495d00;  1 drivers
L_0x7f7f316e70f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1482940_0 .net *"_ivl_6", 0 0, L_0x7f7f316e70f0;  1 drivers
v0x1482a20_0 .net *"_ivl_7", 1 0, L_0x1484d30;  1 drivers
v0x1482b00_0 .net "a", 0 0, v0x1480da0_0;  alias, 1 drivers
v0x1482ba0_0 .net "b", 0 0, v0x1480e40_0;  alias, 1 drivers
v0x1482c90_0 .net "cin", 0 0, v0x1480ee0_0;  alias, 1 drivers
v0x1482d80_0 .net8 "cout", 0 0, RS_0x7f7f317309d8;  alias, 2 drivers
v0x1482e40_0 .net8 "sum", 0 0, RS_0x7f7f31730a08;  alias, 2 drivers
L_0x1484a10 .part L_0x1485110, 1, 1;
L_0x1484b00 .part L_0x1485110, 0, 1;
L_0x1484c40 .concat [ 1 1 0 0], v0x1480da0_0, L_0x7f7f316e70f0;
L_0x1484d30 .concat [ 1 1 0 0], v0x1480e40_0, L_0x7f7f316e7138;
L_0x1484ea0 .arith/sum 2, L_0x1484c40, L_0x1484d30;
L_0x1484fe0 .concat [ 1 1 0 0], v0x1480ee0_0, L_0x7f7f316e7180;
L_0x1485110 .arith/sum 2, L_0x1484ea0, L_0x1484fe0;
L_0x1485250 .concat [ 1 1 0 0], RS_0x7f7f31730a08, L_0x7f7f316e71c8;
L_0x1485390 .cmp/ge 2, L_0x1485250, L_0x7f7f316e7210;
L_0x1485560 .functor MUXZ 1, L_0x7f7f316e72a0, L_0x7f7f316e7258, L_0x1485390, C4<>;
L_0x14856b0 .concat [ 1 31 0 0], v0x1480da0_0, L_0x7f7f316e72e8;
L_0x14957b0 .concat [ 1 31 0 0], v0x1480e40_0, L_0x7f7f316e7330;
L_0x1495910 .arith/sum 32, L_0x14856b0, L_0x14957b0;
L_0x1495a50 .concat [ 1 31 0 0], v0x1480ee0_0, L_0x7f7f316e7378;
L_0x1495bc0 .arith/sum 32, L_0x1495910, L_0x1495a50;
L_0x1495d00 .arith/mod 32, L_0x1495bc0, L_0x7f7f316e73c0;
L_0x1495ed0 .part L_0x1495d00, 0, 1;
S_0x1482fa0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x1449580;
 .timescale -12 -12;
E_0x14489b0 .event anyedge, v0x1483bb0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1483bb0_0;
    %nor/r;
    %assign/vec4 v0x1483bb0_0, 0;
    %wait E_0x14489b0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x14805c0;
T_3 ;
    %wait E_0x14339f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1480ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1480e40_0, 0;
    %assign/vec4 v0x1480da0_0, 0;
    %wait E_0x14339f0;
    %pushi/vec4 2, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1480ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1480e40_0, 0;
    %assign/vec4 v0x1480da0_0, 0;
    %wait E_0x14339f0;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1480ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1480e40_0, 0;
    %assign/vec4 v0x1480da0_0, 0;
    %wait E_0x14339f0;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1480ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1480e40_0, 0;
    %assign/vec4 v0x1480da0_0, 0;
    %wait E_0x14339f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1480ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1480e40_0, 0;
    %assign/vec4 v0x1480da0_0, 0;
    %wait E_0x14339f0;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1480ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1480e40_0, 0;
    %assign/vec4 v0x1480da0_0, 0;
    %wait E_0x14339f0;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1480ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1480e40_0, 0;
    %assign/vec4 v0x1480da0_0, 0;
    %wait E_0x1448e60;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1480ba0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1448c10;
    %vpi_func 3 50 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1480ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1480e40_0, 0;
    %assign/vec4 v0x1480da0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 51 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1449580;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1483930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1483bb0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1449580;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1483930_0;
    %inv;
    %store/vec4 v0x1483930_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1449580;
T_6 ;
    %vpi_call/w 3 89 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 90 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1480f80_0, v0x1483f70_0, v0x1483750_0, v0x14837f0_0, v0x1483890_0, v0x1483a70_0, v0x14839d0_0, v0x1483cf0_0, v0x1483c50_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1449580;
T_7 ;
    %load/vec4 v0x1483b10_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1483b10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1483b10_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "cout", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "cout" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1483b10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1483b10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1483b10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1483b10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1483b10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1483b10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1483b10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1449580;
T_8 ;
    %wait E_0x1448c10;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1483b10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1483b10_0, 4, 32;
    %load/vec4 v0x1483dc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1483b10_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1483b10_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1483b10_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1483b10_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1483a70_0;
    %load/vec4 v0x1483a70_0;
    %load/vec4 v0x14839d0_0;
    %xor;
    %load/vec4 v0x1483a70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1483b10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1483b10_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1483b10_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1483b10_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1483cf0_0;
    %load/vec4 v0x1483cf0_0;
    %load/vec4 v0x1483c50_0;
    %xor;
    %load/vec4 v0x1483cf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1483b10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1483b10_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1483b10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1483b10_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/fadd/fadd_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/fadd/iter0/response0/top_module.sv";
