//Verilog generated by VPR  from post-place-and-route implementation
module fabric_multi_clocks (
    input \$auto$clkbufmap.cc:317:execute$7854 ,
    input \$auto$clkbufmap.cc:317:execute$7857 ,
    input \$auto$clkbufmap.cc:317:execute$7860 ,
    input \$auto$clkbufmap.cc:317:execute$7863 ,
    input \$auto$clkbufmap.cc:317:execute$7866 ,
    input \$auto$clkbufmap.cc:317:execute$7869 ,
    input \$auto$clkbufmap.cc:317:execute$7872 ,
    input \$auto$clkbufmap.cc:317:execute$7875 ,
    input \$auto$clkbufmap.cc:317:execute$7878 ,
    input \$auto$clkbufmap.cc:317:execute$7881 ,
    input \$auto$clkbufmap.cc:317:execute$7884 ,
    input \$auto$clkbufmap.cc:317:execute$7887 ,
    input \$auto$clkbufmap.cc:317:execute$7890 ,
    input \$auto$clkbufmap.cc:317:execute$7893 ,
    input \$auto$clkbufmap.cc:317:execute$7896 ,
    input \$auto$clkbufmap.cc:317:execute$7899 ,
    input \$iopadmap$reset0 ,
    input \$iopadmap$reset1 ,
    input \$iopadmap$reset10 ,
    input \$iopadmap$reset11 ,
    input \$iopadmap$reset12 ,
    input \$iopadmap$reset13 ,
    input \$iopadmap$reset14 ,
    input \$iopadmap$reset15 ,
    input \$iopadmap$reset2 ,
    input \$iopadmap$reset3 ,
    input \$iopadmap$reset4 ,
    input \$iopadmap$reset5 ,
    input \$iopadmap$reset6 ,
    input \$iopadmap$reset7 ,
    input \$iopadmap$reset8 ,
    input \$iopadmap$reset9 ,
    output \$auto$rs_design_edit.cc:878:execute$8220 ,
    output \$auto$rs_design_edit.cc:878:execute$8221 ,
    output \$auto$rs_design_edit.cc:878:execute$8222 ,
    output \$auto$rs_design_edit.cc:878:execute$8223 ,
    output \$auto$rs_design_edit.cc:878:execute$8224 ,
    output \$auto$rs_design_edit.cc:878:execute$8225 ,
    output \$auto$rs_design_edit.cc:878:execute$8226 ,
    output \$auto$rs_design_edit.cc:878:execute$8227 ,
    output \$auto$rs_design_edit.cc:878:execute$8228 ,
    output \$auto$rs_design_edit.cc:878:execute$8229 ,
    output \$auto$rs_design_edit.cc:878:execute$8230 ,
    output \$auto$rs_design_edit.cc:878:execute$8231 ,
    output \$auto$rs_design_edit.cc:878:execute$8232 ,
    output \$auto$rs_design_edit.cc:878:execute$8233 ,
    output \$auto$rs_design_edit.cc:878:execute$8234 ,
    output \$auto$rs_design_edit.cc:878:execute$8235 ,
    output \$auto$rs_design_edit.cc:878:execute$8236 ,
    output \$auto$rs_design_edit.cc:878:execute$8237 ,
    output \$auto$rs_design_edit.cc:878:execute$8238 ,
    output \$auto$rs_design_edit.cc:878:execute$8239 ,
    output \$auto$rs_design_edit.cc:878:execute$8240 ,
    output \$auto$rs_design_edit.cc:878:execute$8241 ,
    output \$auto$rs_design_edit.cc:878:execute$8242 ,
    output \$auto$rs_design_edit.cc:878:execute$8243 ,
    output \$auto$rs_design_edit.cc:878:execute$8244 ,
    output \$auto$rs_design_edit.cc:878:execute$8245 ,
    output \$auto$rs_design_edit.cc:878:execute$8246 ,
    output \$auto$rs_design_edit.cc:878:execute$8247 ,
    output \$auto$rs_design_edit.cc:878:execute$8248 ,
    output \$auto$rs_design_edit.cc:878:execute$8249 ,
    output \$auto$rs_design_edit.cc:878:execute$8250 ,
    output \$auto$rs_design_edit.cc:878:execute$8251 ,
    output \a0.cnt_reg[0] ,
    output \a0.cnt_reg[1] ,
    output \a0.cnt_reg[2] ,
    output \a0.cnt_reg[3] ,
    output \a0.cnt_reg[4] ,
    output \a0.cnt_reg[5] ,
    output \a0.cnt_reg[6] ,
    output \a0.cnt_reg[7] ,
    output \a1.cnt_reg[0] ,
    output \a1.cnt_reg[1] ,
    output \a1.cnt_reg[2] ,
    output \a1.cnt_reg[3] ,
    output \a1.cnt_reg[4] ,
    output \a1.cnt_reg[5] ,
    output \a1.cnt_reg[6] ,
    output \a1.cnt_reg[7] ,
    output \a10.cnt_reg[0] ,
    output \a10.cnt_reg[1] ,
    output \a10.cnt_reg[2] ,
    output \a10.cnt_reg[3] ,
    output \a10.cnt_reg[4] ,
    output \a10.cnt_reg[5] ,
    output \a10.cnt_reg[6] ,
    output \a10.cnt_reg[7] ,
    output \a11.cnt_reg[0] ,
    output \a11.cnt_reg[1] ,
    output \a11.cnt_reg[2] ,
    output \a11.cnt_reg[3] ,
    output \a11.cnt_reg[4] ,
    output \a11.cnt_reg[5] ,
    output \a11.cnt_reg[6] ,
    output \a11.cnt_reg[7] ,
    output \a12.cnt_reg[0] ,
    output \a12.cnt_reg[1] ,
    output \a12.cnt_reg[2] ,
    output \a12.cnt_reg[3] ,
    output \a12.cnt_reg[4] ,
    output \a12.cnt_reg[5] ,
    output \a12.cnt_reg[6] ,
    output \a12.cnt_reg[7] ,
    output \a13.cnt_reg[0] ,
    output \a13.cnt_reg[1] ,
    output \a13.cnt_reg[2] ,
    output \a13.cnt_reg[3] ,
    output \a13.cnt_reg[4] ,
    output \a13.cnt_reg[5] ,
    output \a13.cnt_reg[6] ,
    output \a13.cnt_reg[7] ,
    output \a14.cnt_reg[0] ,
    output \a14.cnt_reg[1] ,
    output \a14.cnt_reg[2] ,
    output \a14.cnt_reg[3] ,
    output \a14.cnt_reg[4] ,
    output \a14.cnt_reg[5] ,
    output \a14.cnt_reg[6] ,
    output \a14.cnt_reg[7] ,
    output \a15.cnt_reg[0] ,
    output \a15.cnt_reg[1] ,
    output \a15.cnt_reg[2] ,
    output \a15.cnt_reg[3] ,
    output \a15.cnt_reg[4] ,
    output \a15.cnt_reg[5] ,
    output \a15.cnt_reg[6] ,
    output \a15.cnt_reg[7] ,
    output \a2.cnt_reg[0] ,
    output \a2.cnt_reg[1] ,
    output \a2.cnt_reg[2] ,
    output \a2.cnt_reg[3] ,
    output \a2.cnt_reg[4] ,
    output \a2.cnt_reg[5] ,
    output \a2.cnt_reg[6] ,
    output \a2.cnt_reg[7] ,
    output \a3.cnt_reg[0] ,
    output \a3.cnt_reg[1] ,
    output \a3.cnt_reg[2] ,
    output \a3.cnt_reg[3] ,
    output \a3.cnt_reg[4] ,
    output \a3.cnt_reg[5] ,
    output \a3.cnt_reg[6] ,
    output \a3.cnt_reg[7] ,
    output \a4.cnt_reg[0] ,
    output \a4.cnt_reg[1] ,
    output \a4.cnt_reg[2] ,
    output \a4.cnt_reg[3] ,
    output \a4.cnt_reg[4] ,
    output \a4.cnt_reg[5] ,
    output \a4.cnt_reg[6] ,
    output \a4.cnt_reg[7] ,
    output \a5.cnt_reg[0] ,
    output \a5.cnt_reg[1] ,
    output \a5.cnt_reg[2] ,
    output \a5.cnt_reg[3] ,
    output \a5.cnt_reg[4] ,
    output \a5.cnt_reg[5] ,
    output \a5.cnt_reg[6] ,
    output \a5.cnt_reg[7] ,
    output \a6.cnt_reg[0] ,
    output \a6.cnt_reg[1] ,
    output \a6.cnt_reg[2] ,
    output \a6.cnt_reg[3] ,
    output \a6.cnt_reg[4] ,
    output \a6.cnt_reg[5] ,
    output \a6.cnt_reg[6] ,
    output \a6.cnt_reg[7] ,
    output \a7.cnt_reg[0] ,
    output \a7.cnt_reg[1] ,
    output \a7.cnt_reg[2] ,
    output \a7.cnt_reg[3] ,
    output \a7.cnt_reg[4] ,
    output \a7.cnt_reg[5] ,
    output \a7.cnt_reg[6] ,
    output \a7.cnt_reg[7] ,
    output \a8.cnt_reg[0] ,
    output \a8.cnt_reg[1] ,
    output \a8.cnt_reg[2] ,
    output \a8.cnt_reg[3] ,
    output \a8.cnt_reg[4] ,
    output \a8.cnt_reg[5] ,
    output \a8.cnt_reg[6] ,
    output \a8.cnt_reg[7] ,
    output \a9.cnt_reg[0] ,
    output \a9.cnt_reg[1] ,
    output \a9.cnt_reg[2] ,
    output \a9.cnt_reg[3] ,
    output \a9.cnt_reg[4] ,
    output \a9.cnt_reg[5] ,
    output \a9.cnt_reg[6] ,
    output \a9.cnt_reg[7] 
);

    //Wires
    wire \$auto$clkbufmap.cc:317:execute$7854_output_0_0 ;
    wire \$auto$clkbufmap.cc:317:execute$7857_output_0_0 ;
    wire \$auto$clkbufmap.cc:317:execute$7860_output_0_0 ;
    wire \$auto$clkbufmap.cc:317:execute$7863_output_0_0 ;
    wire \$auto$clkbufmap.cc:317:execute$7866_output_0_0 ;
    wire \$auto$clkbufmap.cc:317:execute$7869_output_0_0 ;
    wire \$auto$clkbufmap.cc:317:execute$7872_output_0_0 ;
    wire \$auto$clkbufmap.cc:317:execute$7875_output_0_0 ;
    wire \$auto$clkbufmap.cc:317:execute$7878_output_0_0 ;
    wire \$auto$clkbufmap.cc:317:execute$7881_output_0_0 ;
    wire \$auto$clkbufmap.cc:317:execute$7884_output_0_0 ;
    wire \$auto$clkbufmap.cc:317:execute$7887_output_0_0 ;
    wire \$auto$clkbufmap.cc:317:execute$7890_output_0_0 ;
    wire \$auto$clkbufmap.cc:317:execute$7893_output_0_0 ;
    wire \$auto$clkbufmap.cc:317:execute$7896_output_0_0 ;
    wire \$auto$clkbufmap.cc:317:execute$7899_output_0_0 ;
    wire \$iopadmap$reset0_output_0_0 ;
    wire \$iopadmap$reset1_output_0_0 ;
    wire \$iopadmap$reset10_output_0_0 ;
    wire \$iopadmap$reset11_output_0_0 ;
    wire \$iopadmap$reset12_output_0_0 ;
    wire \$iopadmap$reset13_output_0_0 ;
    wire \$iopadmap$reset14_output_0_0 ;
    wire \$iopadmap$reset15_output_0_0 ;
    wire \$iopadmap$reset2_output_0_0 ;
    wire \$iopadmap$reset3_output_0_0 ;
    wire \$iopadmap$reset4_output_0_0 ;
    wire \$iopadmap$reset5_output_0_0 ;
    wire \$iopadmap$reset6_output_0_0 ;
    wire \$iopadmap$reset7_output_0_0 ;
    wire \$iopadmap$reset8_output_0_0 ;
    wire \$iopadmap$reset9_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8220_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8221_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8222_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8223_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8224_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8225_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8226_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8227_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8228_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8229_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8230_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8231_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8232_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8233_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8234_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8235_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8236_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8237_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8238_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8239_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8240_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8241_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8242_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8243_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8244_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8245_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8246_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8247_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8248_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8249_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8250_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8251_output_0_0 ;
    wire \dffre_a0.cnt_reg[0]_output_0_0 ;
    wire \dffre_a0.cnt_reg[1]_output_0_0 ;
    wire \dffre_a0.cnt_reg[2]_output_0_0 ;
    wire \dffre_a0.cnt_reg[3]_output_0_0 ;
    wire \dffre_a0.cnt_reg[4]_output_0_0 ;
    wire \dffre_a0.cnt_reg[5]_output_0_0 ;
    wire \dffre_a0.cnt_reg[6]_output_0_0 ;
    wire \dffre_a0.cnt_reg[7]_output_0_0 ;
    wire \dffre_a1.cnt_reg[0]_output_0_0 ;
    wire \dffre_a1.cnt_reg[1]_output_0_0 ;
    wire \dffre_a1.cnt_reg[2]_output_0_0 ;
    wire \dffre_a1.cnt_reg[3]_output_0_0 ;
    wire \dffre_a1.cnt_reg[4]_output_0_0 ;
    wire \dffre_a1.cnt_reg[5]_output_0_0 ;
    wire \dffre_a1.cnt_reg[6]_output_0_0 ;
    wire \dffre_a1.cnt_reg[7]_output_0_0 ;
    wire \dffre_a10.cnt_reg[0]_output_0_0 ;
    wire \dffre_a10.cnt_reg[1]_output_0_0 ;
    wire \dffre_a10.cnt_reg[2]_output_0_0 ;
    wire \dffre_a10.cnt_reg[3]_output_0_0 ;
    wire \dffre_a10.cnt_reg[4]_output_0_0 ;
    wire \dffre_a10.cnt_reg[5]_output_0_0 ;
    wire \dffre_a10.cnt_reg[6]_output_0_0 ;
    wire \dffre_a10.cnt_reg[7]_output_0_0 ;
    wire \dffre_a11.cnt_reg[0]_output_0_0 ;
    wire \dffre_a11.cnt_reg[1]_output_0_0 ;
    wire \dffre_a11.cnt_reg[2]_output_0_0 ;
    wire \dffre_a11.cnt_reg[3]_output_0_0 ;
    wire \dffre_a11.cnt_reg[4]_output_0_0 ;
    wire \dffre_a11.cnt_reg[5]_output_0_0 ;
    wire \dffre_a11.cnt_reg[6]_output_0_0 ;
    wire \dffre_a11.cnt_reg[7]_output_0_0 ;
    wire \dffre_a12.cnt_reg[0]_output_0_0 ;
    wire \dffre_a12.cnt_reg[1]_output_0_0 ;
    wire \dffre_a12.cnt_reg[2]_output_0_0 ;
    wire \dffre_a12.cnt_reg[3]_output_0_0 ;
    wire \dffre_a12.cnt_reg[4]_output_0_0 ;
    wire \dffre_a12.cnt_reg[5]_output_0_0 ;
    wire \dffre_a12.cnt_reg[6]_output_0_0 ;
    wire \dffre_a12.cnt_reg[7]_output_0_0 ;
    wire \dffre_a13.cnt_reg[0]_output_0_0 ;
    wire \dffre_a13.cnt_reg[1]_output_0_0 ;
    wire \dffre_a13.cnt_reg[2]_output_0_0 ;
    wire \dffre_a13.cnt_reg[3]_output_0_0 ;
    wire \dffre_a13.cnt_reg[4]_output_0_0 ;
    wire \dffre_a13.cnt_reg[5]_output_0_0 ;
    wire \dffre_a13.cnt_reg[6]_output_0_0 ;
    wire \dffre_a13.cnt_reg[7]_output_0_0 ;
    wire \dffre_a14.cnt_reg[0]_output_0_0 ;
    wire \dffre_a14.cnt_reg[1]_output_0_0 ;
    wire \dffre_a14.cnt_reg[2]_output_0_0 ;
    wire \dffre_a14.cnt_reg[3]_output_0_0 ;
    wire \dffre_a14.cnt_reg[4]_output_0_0 ;
    wire \dffre_a14.cnt_reg[5]_output_0_0 ;
    wire \dffre_a14.cnt_reg[6]_output_0_0 ;
    wire \dffre_a14.cnt_reg[7]_output_0_0 ;
    wire \dffre_a15.cnt_reg[0]_output_0_0 ;
    wire \dffre_a15.cnt_reg[1]_output_0_0 ;
    wire \dffre_a15.cnt_reg[2]_output_0_0 ;
    wire \dffre_a15.cnt_reg[3]_output_0_0 ;
    wire \dffre_a15.cnt_reg[4]_output_0_0 ;
    wire \dffre_a15.cnt_reg[5]_output_0_0 ;
    wire \dffre_a15.cnt_reg[6]_output_0_0 ;
    wire \dffre_a15.cnt_reg[7]_output_0_0 ;
    wire \dffre_a2.cnt_reg[0]_output_0_0 ;
    wire \dffre_a2.cnt_reg[1]_output_0_0 ;
    wire \dffre_a2.cnt_reg[2]_output_0_0 ;
    wire \dffre_a2.cnt_reg[3]_output_0_0 ;
    wire \dffre_a2.cnt_reg[4]_output_0_0 ;
    wire \dffre_a2.cnt_reg[5]_output_0_0 ;
    wire \dffre_a2.cnt_reg[6]_output_0_0 ;
    wire \dffre_a2.cnt_reg[7]_output_0_0 ;
    wire \dffre_a3.cnt_reg[0]_output_0_0 ;
    wire \dffre_a3.cnt_reg[1]_output_0_0 ;
    wire \dffre_a3.cnt_reg[2]_output_0_0 ;
    wire \dffre_a3.cnt_reg[3]_output_0_0 ;
    wire \dffre_a3.cnt_reg[4]_output_0_0 ;
    wire \dffre_a3.cnt_reg[5]_output_0_0 ;
    wire \dffre_a3.cnt_reg[6]_output_0_0 ;
    wire \dffre_a3.cnt_reg[7]_output_0_0 ;
    wire \dffre_a4.cnt_reg[0]_output_0_0 ;
    wire \dffre_a4.cnt_reg[1]_output_0_0 ;
    wire \dffre_a4.cnt_reg[2]_output_0_0 ;
    wire \dffre_a4.cnt_reg[3]_output_0_0 ;
    wire \dffre_a4.cnt_reg[4]_output_0_0 ;
    wire \dffre_a4.cnt_reg[5]_output_0_0 ;
    wire \dffre_a4.cnt_reg[6]_output_0_0 ;
    wire \dffre_a4.cnt_reg[7]_output_0_0 ;
    wire \dffre_a5.cnt_reg[0]_output_0_0 ;
    wire \dffre_a5.cnt_reg[1]_output_0_0 ;
    wire \dffre_a5.cnt_reg[2]_output_0_0 ;
    wire \dffre_a5.cnt_reg[3]_output_0_0 ;
    wire \dffre_a5.cnt_reg[4]_output_0_0 ;
    wire \dffre_a5.cnt_reg[5]_output_0_0 ;
    wire \dffre_a5.cnt_reg[6]_output_0_0 ;
    wire \dffre_a5.cnt_reg[7]_output_0_0 ;
    wire \dffre_a6.cnt_reg[0]_output_0_0 ;
    wire \dffre_a6.cnt_reg[1]_output_0_0 ;
    wire \dffre_a6.cnt_reg[2]_output_0_0 ;
    wire \dffre_a6.cnt_reg[3]_output_0_0 ;
    wire \dffre_a6.cnt_reg[4]_output_0_0 ;
    wire \dffre_a6.cnt_reg[5]_output_0_0 ;
    wire \dffre_a6.cnt_reg[6]_output_0_0 ;
    wire \dffre_a6.cnt_reg[7]_output_0_0 ;
    wire \dffre_a7.cnt_reg[0]_output_0_0 ;
    wire \dffre_a7.cnt_reg[1]_output_0_0 ;
    wire \dffre_a7.cnt_reg[2]_output_0_0 ;
    wire \dffre_a7.cnt_reg[3]_output_0_0 ;
    wire \dffre_a7.cnt_reg[4]_output_0_0 ;
    wire \dffre_a7.cnt_reg[5]_output_0_0 ;
    wire \dffre_a7.cnt_reg[6]_output_0_0 ;
    wire \dffre_a7.cnt_reg[7]_output_0_0 ;
    wire \dffre_a8.cnt_reg[0]_output_0_0 ;
    wire \dffre_a8.cnt_reg[1]_output_0_0 ;
    wire \dffre_a8.cnt_reg[2]_output_0_0 ;
    wire \dffre_a8.cnt_reg[3]_output_0_0 ;
    wire \dffre_a8.cnt_reg[4]_output_0_0 ;
    wire \dffre_a8.cnt_reg[5]_output_0_0 ;
    wire \dffre_a8.cnt_reg[6]_output_0_0 ;
    wire \dffre_a8.cnt_reg[7]_output_0_0 ;
    wire \dffre_a9.cnt_reg[0]_output_0_0 ;
    wire \dffre_a9.cnt_reg[1]_output_0_0 ;
    wire \dffre_a9.cnt_reg[2]_output_0_0 ;
    wire \dffre_a9.cnt_reg[3]_output_0_0 ;
    wire \dffre_a9.cnt_reg[4]_output_0_0 ;
    wire \dffre_a9.cnt_reg[5]_output_0_0 ;
    wire \dffre_a9.cnt_reg[6]_output_0_0 ;
    wire \dffre_a9.cnt_reg[7]_output_0_0 ;
    wire \lut_$true_output_0_0 ;
    wire \lut_$abc$3126$li0_li0_output_0_0 ;
    wire \lut_$abc$3126$li1_li1_output_0_0 ;
    wire \lut_$abc$3126$li2_li2_output_0_0 ;
    wire \lut_$abc$3126$li3_li3_output_0_0 ;
    wire \lut_$abc$3126$li4_li4_output_0_0 ;
    wire \lut_$abc$3126$li5_li5_output_0_0 ;
    wire \lut_$abc$3126$li6_li6_output_0_0 ;
    wire \lut_$abc$3126$li7_li7_output_0_0 ;
    wire \lut_$abc$3157$li0_li0_output_0_0 ;
    wire \lut_$abc$3157$li1_li1_output_0_0 ;
    wire \lut_$abc$3157$li2_li2_output_0_0 ;
    wire \lut_$abc$3157$li3_li3_output_0_0 ;
    wire \lut_$abc$3157$li4_li4_output_0_0 ;
    wire \lut_$abc$3157$li5_li5_output_0_0 ;
    wire \lut_$abc$3157$li6_li6_output_0_0 ;
    wire \lut_$abc$3157$li7_li7_output_0_0 ;
    wire \lut_$abc$3188$li0_li0_output_0_0 ;
    wire \lut_$abc$3188$li1_li1_output_0_0 ;
    wire \lut_$abc$3188$li2_li2_output_0_0 ;
    wire \lut_$abc$3188$li3_li3_output_0_0 ;
    wire \lut_$abc$3188$li4_li4_output_0_0 ;
    wire \lut_$abc$3188$li5_li5_output_0_0 ;
    wire \lut_$abc$3188$li6_li6_output_0_0 ;
    wire \lut_$abc$3188$li7_li7_output_0_0 ;
    wire \lut_$abc$3219$li0_li0_output_0_0 ;
    wire \lut_$abc$3219$li1_li1_output_0_0 ;
    wire \lut_$abc$3219$li2_li2_output_0_0 ;
    wire \lut_$abc$3219$li3_li3_output_0_0 ;
    wire \lut_$abc$3219$li4_li4_output_0_0 ;
    wire \lut_$abc$3219$li5_li5_output_0_0 ;
    wire \lut_$abc$3219$li6_li6_output_0_0 ;
    wire \lut_$abc$3219$li7_li7_output_0_0 ;
    wire \lut_$abc$3250$li0_li0_output_0_0 ;
    wire \lut_$abc$3250$li1_li1_output_0_0 ;
    wire \lut_$abc$3250$li2_li2_output_0_0 ;
    wire \lut_$abc$3250$li3_li3_output_0_0 ;
    wire \lut_$abc$3250$li4_li4_output_0_0 ;
    wire \lut_$abc$3250$li5_li5_output_0_0 ;
    wire \lut_$abc$3250$li6_li6_output_0_0 ;
    wire \lut_$abc$3250$li7_li7_output_0_0 ;
    wire \lut_$abc$3281$li0_li0_output_0_0 ;
    wire \lut_$abc$3281$li1_li1_output_0_0 ;
    wire \lut_$abc$3281$li2_li2_output_0_0 ;
    wire \lut_$abc$3281$li3_li3_output_0_0 ;
    wire \lut_$abc$3281$li4_li4_output_0_0 ;
    wire \lut_$abc$3281$li5_li5_output_0_0 ;
    wire \lut_$abc$3281$li6_li6_output_0_0 ;
    wire \lut_$abc$3281$li7_li7_output_0_0 ;
    wire \lut_$abc$3312$li0_li0_output_0_0 ;
    wire \lut_$abc$3312$li1_li1_output_0_0 ;
    wire \lut_$abc$3312$li2_li2_output_0_0 ;
    wire \lut_$abc$3312$li3_li3_output_0_0 ;
    wire \lut_$abc$3312$li4_li4_output_0_0 ;
    wire \lut_$abc$3312$li5_li5_output_0_0 ;
    wire \lut_$abc$3312$li6_li6_output_0_0 ;
    wire \lut_$abc$3312$li7_li7_output_0_0 ;
    wire \lut_$abc$3343$li0_li0_output_0_0 ;
    wire \lut_$abc$3343$li1_li1_output_0_0 ;
    wire \lut_$abc$3343$li2_li2_output_0_0 ;
    wire \lut_$abc$3343$li3_li3_output_0_0 ;
    wire \lut_$abc$3343$li4_li4_output_0_0 ;
    wire \lut_$abc$3343$li5_li5_output_0_0 ;
    wire \lut_$abc$3343$li6_li6_output_0_0 ;
    wire \lut_$abc$3343$li7_li7_output_0_0 ;
    wire \lut_$abc$3374$li0_li0_output_0_0 ;
    wire \lut_$abc$3374$li1_li1_output_0_0 ;
    wire \lut_$abc$3374$li2_li2_output_0_0 ;
    wire \lut_$abc$3374$li3_li3_output_0_0 ;
    wire \lut_$abc$3374$li4_li4_output_0_0 ;
    wire \lut_$abc$3374$li5_li5_output_0_0 ;
    wire \lut_$abc$3374$li6_li6_output_0_0 ;
    wire \lut_$abc$3374$li7_li7_output_0_0 ;
    wire \lut_$abc$3405$li0_li0_output_0_0 ;
    wire \lut_$abc$3405$li1_li1_output_0_0 ;
    wire \lut_$abc$3405$li2_li2_output_0_0 ;
    wire \lut_$abc$3405$li3_li3_output_0_0 ;
    wire \lut_$abc$3405$li4_li4_output_0_0 ;
    wire \lut_$abc$3405$li5_li5_output_0_0 ;
    wire \lut_$abc$3405$li6_li6_output_0_0 ;
    wire \lut_$abc$3405$li7_li7_output_0_0 ;
    wire \lut_$abc$3436$li0_li0_output_0_0 ;
    wire \lut_$abc$3436$li1_li1_output_0_0 ;
    wire \lut_$abc$3436$li2_li2_output_0_0 ;
    wire \lut_$abc$3436$li3_li3_output_0_0 ;
    wire \lut_$abc$3436$li4_li4_output_0_0 ;
    wire \lut_$abc$3436$li5_li5_output_0_0 ;
    wire \lut_$abc$3436$li6_li6_output_0_0 ;
    wire \lut_$abc$3436$li7_li7_output_0_0 ;
    wire \lut_$abc$3467$li0_li0_output_0_0 ;
    wire \lut_$abc$3467$li1_li1_output_0_0 ;
    wire \lut_$abc$3467$li2_li2_output_0_0 ;
    wire \lut_$abc$3467$li3_li3_output_0_0 ;
    wire \lut_$abc$3467$li4_li4_output_0_0 ;
    wire \lut_$abc$3467$li5_li5_output_0_0 ;
    wire \lut_$abc$3467$li6_li6_output_0_0 ;
    wire \lut_$abc$3467$li7_li7_output_0_0 ;
    wire \lut_$abc$3498$li0_li0_output_0_0 ;
    wire \lut_$abc$3498$li1_li1_output_0_0 ;
    wire \lut_$abc$3498$li2_li2_output_0_0 ;
    wire \lut_$abc$3498$li3_li3_output_0_0 ;
    wire \lut_$abc$3498$li4_li4_output_0_0 ;
    wire \lut_$abc$3498$li5_li5_output_0_0 ;
    wire \lut_$abc$3498$li6_li6_output_0_0 ;
    wire \lut_$abc$3498$li7_li7_output_0_0 ;
    wire \lut_$abc$3529$li0_li0_output_0_0 ;
    wire \lut_$abc$3529$li1_li1_output_0_0 ;
    wire \lut_$abc$3529$li2_li2_output_0_0 ;
    wire \lut_$abc$3529$li3_li3_output_0_0 ;
    wire \lut_$abc$3529$li4_li4_output_0_0 ;
    wire \lut_$abc$3529$li5_li5_output_0_0 ;
    wire \lut_$abc$3529$li6_li6_output_0_0 ;
    wire \lut_$abc$3529$li7_li7_output_0_0 ;
    wire \lut_$abc$3560$li0_li0_output_0_0 ;
    wire \lut_$abc$3560$li1_li1_output_0_0 ;
    wire \lut_$abc$3560$li2_li2_output_0_0 ;
    wire \lut_$abc$3560$li3_li3_output_0_0 ;
    wire \lut_$abc$3560$li4_li4_output_0_0 ;
    wire \lut_$abc$3560$li5_li5_output_0_0 ;
    wire \lut_$abc$3560$li6_li6_output_0_0 ;
    wire \lut_$abc$3560$li7_li7_output_0_0 ;
    wire \lut_$abc$3591$li0_li0_output_0_0 ;
    wire \lut_$abc$3591$li1_li1_output_0_0 ;
    wire \lut_$abc$3591$li2_li2_output_0_0 ;
    wire \lut_$abc$3591$li3_li3_output_0_0 ;
    wire \lut_$abc$3591$li4_li4_output_0_0 ;
    wire \lut_$abc$3591$li5_li5_output_0_0 ;
    wire \lut_$abc$3591$li6_li6_output_0_0 ;
    wire \lut_$abc$3591$li7_li7_output_0_0 ;
    wire \lut_$abc$7707$new_new_n258___output_0_0 ;
    wire \lut_$abc$7707$new_new_n266___output_0_0 ;
    wire \lut_$abc$7707$new_new_n274___output_0_0 ;
    wire \lut_$abc$7707$new_new_n282___output_0_0 ;
    wire \lut_$abc$7707$new_new_n290___output_0_0 ;
    wire \lut_$abc$7707$new_new_n298___output_0_0 ;
    wire \lut_$abc$7707$new_new_n306___output_0_0 ;
    wire \lut_$abc$7707$new_new_n314___output_0_0 ;
    wire \lut_$abc$7707$new_new_n322___output_0_0 ;
    wire \lut_$abc$7707$new_new_n330___output_0_0 ;
    wire \lut_$abc$7707$new_new_n338___output_0_0 ;
    wire \lut_$abc$7707$new_new_n346___output_0_0 ;
    wire \lut_$abc$7707$new_new_n354___output_0_0 ;
    wire \lut_$abc$7707$new_new_n362___output_0_0 ;
    wire \lut_$abc$7707$new_new_n370___output_0_0 ;
    wire \lut_$abc$7707$new_new_n378___output_0_0 ;
    wire \dffre_a0.cnt_reg[2]_clock_0_0 ;
    wire \dffre_a0.cnt_reg[6]_clock_0_0 ;
    wire \dffre_a0.cnt_reg[7]_clock_0_0 ;
    wire \dffre_a0.cnt_reg[1]_clock_0_0 ;
    wire \dffre_a0.cnt_reg[0]_clock_0_0 ;
    wire \dffre_a0.cnt_reg[3]_clock_0_0 ;
    wire \dffre_a0.cnt_reg[4]_clock_0_0 ;
    wire \dffre_a0.cnt_reg[5]_clock_0_0 ;
    wire \dffre_a1.cnt_reg[3]_clock_0_0 ;
    wire \dffre_a1.cnt_reg[4]_clock_0_0 ;
    wire \dffre_a1.cnt_reg[5]_clock_0_0 ;
    wire \dffre_a1.cnt_reg[1]_clock_0_0 ;
    wire \dffre_a1.cnt_reg[7]_clock_0_0 ;
    wire \dffre_a1.cnt_reg[6]_clock_0_0 ;
    wire \dffre_a1.cnt_reg[2]_clock_0_0 ;
    wire \dffre_a1.cnt_reg[0]_clock_0_0 ;
    wire \dffre_a10.cnt_reg[3]_clock_0_0 ;
    wire \dffre_a10.cnt_reg[4]_clock_0_0 ;
    wire \dffre_a10.cnt_reg[5]_clock_0_0 ;
    wire \dffre_a10.cnt_reg[2]_clock_0_0 ;
    wire \dffre_a10.cnt_reg[0]_clock_0_0 ;
    wire \dffre_a10.cnt_reg[6]_clock_0_0 ;
    wire \dffre_a10.cnt_reg[1]_clock_0_0 ;
    wire \dffre_a10.cnt_reg[7]_clock_0_0 ;
    wire \dffre_a11.cnt_reg[3]_clock_0_0 ;
    wire \dffre_a11.cnt_reg[4]_clock_0_0 ;
    wire \dffre_a11.cnt_reg[5]_clock_0_0 ;
    wire \dffre_a11.cnt_reg[6]_clock_0_0 ;
    wire \dffre_a11.cnt_reg[2]_clock_0_0 ;
    wire \dffre_a11.cnt_reg[0]_clock_0_0 ;
    wire \dffre_a11.cnt_reg[1]_clock_0_0 ;
    wire \dffre_a11.cnt_reg[7]_clock_0_0 ;
    wire \dffre_a12.cnt_reg[3]_clock_0_0 ;
    wire \dffre_a12.cnt_reg[4]_clock_0_0 ;
    wire \dffre_a12.cnt_reg[5]_clock_0_0 ;
    wire \dffre_a12.cnt_reg[6]_clock_0_0 ;
    wire \dffre_a12.cnt_reg[2]_clock_0_0 ;
    wire \dffre_a12.cnt_reg[0]_clock_0_0 ;
    wire \dffre_a12.cnt_reg[1]_clock_0_0 ;
    wire \dffre_a12.cnt_reg[7]_clock_0_0 ;
    wire \dffre_a13.cnt_reg[4]_clock_0_0 ;
    wire \dffre_a13.cnt_reg[1]_clock_0_0 ;
    wire \dffre_a13.cnt_reg[5]_clock_0_0 ;
    wire \dffre_a13.cnt_reg[2]_clock_0_0 ;
    wire \dffre_a13.cnt_reg[3]_clock_0_0 ;
    wire \dffre_a13.cnt_reg[6]_clock_0_0 ;
    wire \dffre_a13.cnt_reg[0]_clock_0_0 ;
    wire \dffre_a13.cnt_reg[7]_clock_0_0 ;
    wire \dffre_a14.cnt_reg[4]_clock_0_0 ;
    wire \dffre_a14.cnt_reg[3]_clock_0_0 ;
    wire \dffre_a14.cnt_reg[5]_clock_0_0 ;
    wire \dffre_a14.cnt_reg[1]_clock_0_0 ;
    wire \dffre_a14.cnt_reg[2]_clock_0_0 ;
    wire \dffre_a14.cnt_reg[0]_clock_0_0 ;
    wire \dffre_a14.cnt_reg[7]_clock_0_0 ;
    wire \dffre_a14.cnt_reg[6]_clock_0_0 ;
    wire \dffre_a15.cnt_reg[1]_clock_0_0 ;
    wire \dffre_a15.cnt_reg[4]_clock_0_0 ;
    wire \dffre_a15.cnt_reg[5]_clock_0_0 ;
    wire \dffre_a15.cnt_reg[2]_clock_0_0 ;
    wire \dffre_a15.cnt_reg[3]_clock_0_0 ;
    wire \dffre_a15.cnt_reg[6]_clock_0_0 ;
    wire \dffre_a15.cnt_reg[0]_clock_0_0 ;
    wire \dffre_a15.cnt_reg[7]_clock_0_0 ;
    wire \dffre_a2.cnt_reg[4]_clock_0_0 ;
    wire \dffre_a2.cnt_reg[3]_clock_0_0 ;
    wire \dffre_a2.cnt_reg[5]_clock_0_0 ;
    wire \dffre_a2.cnt_reg[1]_clock_0_0 ;
    wire \dffre_a2.cnt_reg[2]_clock_0_0 ;
    wire \dffre_a2.cnt_reg[0]_clock_0_0 ;
    wire \dffre_a2.cnt_reg[7]_clock_0_0 ;
    wire \dffre_a2.cnt_reg[6]_clock_0_0 ;
    wire \dffre_a3.cnt_reg[2]_clock_0_0 ;
    wire \dffre_a3.cnt_reg[1]_clock_0_0 ;
    wire \dffre_a3.cnt_reg[5]_clock_0_0 ;
    wire \dffre_a3.cnt_reg[3]_clock_0_0 ;
    wire \dffre_a3.cnt_reg[4]_clock_0_0 ;
    wire \dffre_a3.cnt_reg[6]_clock_0_0 ;
    wire \dffre_a3.cnt_reg[0]_clock_0_0 ;
    wire \dffre_a3.cnt_reg[7]_clock_0_0 ;
    wire \dffre_a4.cnt_reg[4]_clock_0_0 ;
    wire \dffre_a4.cnt_reg[1]_clock_0_0 ;
    wire \dffre_a4.cnt_reg[5]_clock_0_0 ;
    wire \dffre_a4.cnt_reg[3]_clock_0_0 ;
    wire \dffre_a4.cnt_reg[2]_clock_0_0 ;
    wire \dffre_a4.cnt_reg[6]_clock_0_0 ;
    wire \dffre_a4.cnt_reg[0]_clock_0_0 ;
    wire \dffre_a4.cnt_reg[7]_clock_0_0 ;
    wire \dffre_a5.cnt_reg[4]_clock_0_0 ;
    wire \dffre_a5.cnt_reg[1]_clock_0_0 ;
    wire \dffre_a5.cnt_reg[5]_clock_0_0 ;
    wire \dffre_a5.cnt_reg[2]_clock_0_0 ;
    wire \dffre_a5.cnt_reg[3]_clock_0_0 ;
    wire \dffre_a5.cnt_reg[6]_clock_0_0 ;
    wire \dffre_a5.cnt_reg[0]_clock_0_0 ;
    wire \dffre_a5.cnt_reg[7]_clock_0_0 ;
    wire \dffre_a6.cnt_reg[3]_clock_0_0 ;
    wire \dffre_a6.cnt_reg[1]_clock_0_0 ;
    wire \dffre_a6.cnt_reg[5]_clock_0_0 ;
    wire \dffre_a6.cnt_reg[4]_clock_0_0 ;
    wire \dffre_a6.cnt_reg[2]_clock_0_0 ;
    wire \dffre_a6.cnt_reg[6]_clock_0_0 ;
    wire \dffre_a6.cnt_reg[0]_clock_0_0 ;
    wire \dffre_a6.cnt_reg[7]_clock_0_0 ;
    wire \dffre_a7.cnt_reg[4]_clock_0_0 ;
    wire \dffre_a7.cnt_reg[1]_clock_0_0 ;
    wire \dffre_a7.cnt_reg[5]_clock_0_0 ;
    wire \dffre_a7.cnt_reg[2]_clock_0_0 ;
    wire \dffre_a7.cnt_reg[3]_clock_0_0 ;
    wire \dffre_a7.cnt_reg[6]_clock_0_0 ;
    wire \dffre_a7.cnt_reg[0]_clock_0_0 ;
    wire \dffre_a7.cnt_reg[7]_clock_0_0 ;
    wire \dffre_a8.cnt_reg[3]_clock_0_0 ;
    wire \dffre_a8.cnt_reg[1]_clock_0_0 ;
    wire \dffre_a8.cnt_reg[5]_clock_0_0 ;
    wire \dffre_a8.cnt_reg[2]_clock_0_0 ;
    wire \dffre_a8.cnt_reg[4]_clock_0_0 ;
    wire \dffre_a8.cnt_reg[6]_clock_0_0 ;
    wire \dffre_a8.cnt_reg[0]_clock_0_0 ;
    wire \dffre_a8.cnt_reg[7]_clock_0_0 ;
    wire \dffre_a9.cnt_reg[7]_clock_0_0 ;
    wire \dffre_a9.cnt_reg[3]_clock_0_0 ;
    wire \dffre_a9.cnt_reg[4]_clock_0_0 ;
    wire \dffre_a9.cnt_reg[1]_clock_0_0 ;
    wire \dffre_a9.cnt_reg[2]_clock_0_0 ;
    wire \dffre_a9.cnt_reg[0]_clock_0_0 ;
    wire \dffre_a9.cnt_reg[6]_clock_0_0 ;
    wire \dffre_a9.cnt_reg[5]_clock_0_0 ;
    wire \dffre_a0.cnt_reg[2]_input_1_0 ;
    wire \dffre_a0.cnt_reg[6]_input_1_0 ;
    wire \dffre_a0.cnt_reg[7]_input_1_0 ;
    wire \dffre_a0.cnt_reg[1]_input_1_0 ;
    wire \dffre_a0.cnt_reg[0]_input_1_0 ;
    wire \dffre_a0.cnt_reg[3]_input_1_0 ;
    wire \dffre_a0.cnt_reg[4]_input_1_0 ;
    wire \dffre_a0.cnt_reg[5]_input_1_0 ;
    wire \dffre_a1.cnt_reg[3]_input_1_0 ;
    wire \dffre_a1.cnt_reg[4]_input_1_0 ;
    wire \dffre_a1.cnt_reg[5]_input_1_0 ;
    wire \dffre_a1.cnt_reg[1]_input_1_0 ;
    wire \dffre_a1.cnt_reg[7]_input_1_0 ;
    wire \dffre_a1.cnt_reg[6]_input_1_0 ;
    wire \dffre_a1.cnt_reg[2]_input_1_0 ;
    wire \dffre_a1.cnt_reg[0]_input_1_0 ;
    wire \dffre_a10.cnt_reg[3]_input_1_0 ;
    wire \dffre_a10.cnt_reg[4]_input_1_0 ;
    wire \dffre_a10.cnt_reg[5]_input_1_0 ;
    wire \dffre_a10.cnt_reg[2]_input_1_0 ;
    wire \dffre_a10.cnt_reg[0]_input_1_0 ;
    wire \dffre_a10.cnt_reg[6]_input_1_0 ;
    wire \dffre_a10.cnt_reg[1]_input_1_0 ;
    wire \dffre_a10.cnt_reg[7]_input_1_0 ;
    wire \dffre_a11.cnt_reg[3]_input_1_0 ;
    wire \dffre_a11.cnt_reg[4]_input_1_0 ;
    wire \dffre_a11.cnt_reg[5]_input_1_0 ;
    wire \dffre_a11.cnt_reg[6]_input_1_0 ;
    wire \dffre_a11.cnt_reg[2]_input_1_0 ;
    wire \dffre_a11.cnt_reg[0]_input_1_0 ;
    wire \dffre_a11.cnt_reg[1]_input_1_0 ;
    wire \dffre_a11.cnt_reg[7]_input_1_0 ;
    wire \dffre_a12.cnt_reg[3]_input_1_0 ;
    wire \dffre_a12.cnt_reg[4]_input_1_0 ;
    wire \dffre_a12.cnt_reg[5]_input_1_0 ;
    wire \dffre_a12.cnt_reg[6]_input_1_0 ;
    wire \dffre_a12.cnt_reg[2]_input_1_0 ;
    wire \dffre_a12.cnt_reg[0]_input_1_0 ;
    wire \dffre_a12.cnt_reg[1]_input_1_0 ;
    wire \dffre_a12.cnt_reg[7]_input_1_0 ;
    wire \dffre_a13.cnt_reg[4]_input_1_0 ;
    wire \dffre_a13.cnt_reg[1]_input_1_0 ;
    wire \dffre_a13.cnt_reg[5]_input_1_0 ;
    wire \dffre_a13.cnt_reg[2]_input_1_0 ;
    wire \dffre_a13.cnt_reg[3]_input_1_0 ;
    wire \dffre_a13.cnt_reg[6]_input_1_0 ;
    wire \dffre_a13.cnt_reg[0]_input_1_0 ;
    wire \dffre_a13.cnt_reg[7]_input_1_0 ;
    wire \dffre_a14.cnt_reg[4]_input_1_0 ;
    wire \dffre_a14.cnt_reg[3]_input_1_0 ;
    wire \dffre_a14.cnt_reg[5]_input_1_0 ;
    wire \dffre_a14.cnt_reg[1]_input_1_0 ;
    wire \dffre_a14.cnt_reg[2]_input_1_0 ;
    wire \dffre_a14.cnt_reg[0]_input_1_0 ;
    wire \dffre_a14.cnt_reg[7]_input_1_0 ;
    wire \dffre_a14.cnt_reg[6]_input_1_0 ;
    wire \dffre_a15.cnt_reg[1]_input_1_0 ;
    wire \dffre_a15.cnt_reg[4]_input_1_0 ;
    wire \dffre_a15.cnt_reg[5]_input_1_0 ;
    wire \dffre_a15.cnt_reg[2]_input_1_0 ;
    wire \dffre_a15.cnt_reg[3]_input_1_0 ;
    wire \dffre_a15.cnt_reg[6]_input_1_0 ;
    wire \dffre_a15.cnt_reg[0]_input_1_0 ;
    wire \dffre_a15.cnt_reg[7]_input_1_0 ;
    wire \dffre_a2.cnt_reg[4]_input_1_0 ;
    wire \dffre_a2.cnt_reg[3]_input_1_0 ;
    wire \dffre_a2.cnt_reg[5]_input_1_0 ;
    wire \dffre_a2.cnt_reg[1]_input_1_0 ;
    wire \dffre_a2.cnt_reg[2]_input_1_0 ;
    wire \dffre_a2.cnt_reg[0]_input_1_0 ;
    wire \dffre_a2.cnt_reg[7]_input_1_0 ;
    wire \dffre_a2.cnt_reg[6]_input_1_0 ;
    wire \dffre_a3.cnt_reg[2]_input_1_0 ;
    wire \dffre_a3.cnt_reg[1]_input_1_0 ;
    wire \dffre_a3.cnt_reg[5]_input_1_0 ;
    wire \dffre_a3.cnt_reg[3]_input_1_0 ;
    wire \dffre_a3.cnt_reg[4]_input_1_0 ;
    wire \dffre_a3.cnt_reg[6]_input_1_0 ;
    wire \dffre_a3.cnt_reg[0]_input_1_0 ;
    wire \dffre_a3.cnt_reg[7]_input_1_0 ;
    wire \dffre_a4.cnt_reg[4]_input_1_0 ;
    wire \dffre_a4.cnt_reg[1]_input_1_0 ;
    wire \dffre_a4.cnt_reg[5]_input_1_0 ;
    wire \dffre_a4.cnt_reg[3]_input_1_0 ;
    wire \dffre_a4.cnt_reg[2]_input_1_0 ;
    wire \dffre_a4.cnt_reg[6]_input_1_0 ;
    wire \dffre_a4.cnt_reg[0]_input_1_0 ;
    wire \dffre_a4.cnt_reg[7]_input_1_0 ;
    wire \dffre_a5.cnt_reg[4]_input_1_0 ;
    wire \dffre_a5.cnt_reg[1]_input_1_0 ;
    wire \dffre_a5.cnt_reg[5]_input_1_0 ;
    wire \dffre_a5.cnt_reg[2]_input_1_0 ;
    wire \dffre_a5.cnt_reg[3]_input_1_0 ;
    wire \dffre_a5.cnt_reg[6]_input_1_0 ;
    wire \dffre_a5.cnt_reg[0]_input_1_0 ;
    wire \dffre_a5.cnt_reg[7]_input_1_0 ;
    wire \dffre_a6.cnt_reg[3]_input_1_0 ;
    wire \dffre_a6.cnt_reg[1]_input_1_0 ;
    wire \dffre_a6.cnt_reg[5]_input_1_0 ;
    wire \dffre_a6.cnt_reg[4]_input_1_0 ;
    wire \dffre_a6.cnt_reg[2]_input_1_0 ;
    wire \dffre_a6.cnt_reg[6]_input_1_0 ;
    wire \dffre_a6.cnt_reg[0]_input_1_0 ;
    wire \dffre_a6.cnt_reg[7]_input_1_0 ;
    wire \dffre_a7.cnt_reg[4]_input_1_0 ;
    wire \dffre_a7.cnt_reg[1]_input_1_0 ;
    wire \dffre_a7.cnt_reg[5]_input_1_0 ;
    wire \dffre_a7.cnt_reg[2]_input_1_0 ;
    wire \dffre_a7.cnt_reg[3]_input_1_0 ;
    wire \dffre_a7.cnt_reg[6]_input_1_0 ;
    wire \dffre_a7.cnt_reg[0]_input_1_0 ;
    wire \dffre_a7.cnt_reg[7]_input_1_0 ;
    wire \dffre_a8.cnt_reg[3]_input_1_0 ;
    wire \dffre_a8.cnt_reg[1]_input_1_0 ;
    wire \dffre_a8.cnt_reg[5]_input_1_0 ;
    wire \dffre_a8.cnt_reg[2]_input_1_0 ;
    wire \dffre_a8.cnt_reg[4]_input_1_0 ;
    wire \dffre_a8.cnt_reg[6]_input_1_0 ;
    wire \dffre_a8.cnt_reg[0]_input_1_0 ;
    wire \dffre_a8.cnt_reg[7]_input_1_0 ;
    wire \dffre_a9.cnt_reg[7]_input_1_0 ;
    wire \dffre_a9.cnt_reg[3]_input_1_0 ;
    wire \dffre_a9.cnt_reg[4]_input_1_0 ;
    wire \dffre_a9.cnt_reg[1]_input_1_0 ;
    wire \dffre_a9.cnt_reg[2]_input_1_0 ;
    wire \dffre_a9.cnt_reg[0]_input_1_0 ;
    wire \dffre_a9.cnt_reg[6]_input_1_0 ;
    wire \dffre_a9.cnt_reg[5]_input_1_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$8220_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$8221_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$8222_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$8223_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$8224_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$8225_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$8226_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$8227_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$8228_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$8229_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$8230_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$8231_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$8232_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$8233_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$8234_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$8235_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$8236_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$8237_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$8238_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$8239_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$8240_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$8241_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$8242_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$8243_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$8244_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$8245_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$8246_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$8247_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$8248_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$8249_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$8250_input_0_0 ;
    wire \$auto$rs_design_edit.cc:878:execute$8251_input_0_0 ;
    wire \lut_$abc$3126$li2_li2_input_0_1 ;
    wire \lut_$abc$3126$li1_li1_input_0_1 ;
    wire \lut_$abc$3126$li0_li0_input_0_1 ;
    wire \lut_$abc$7707$new_new_n378___input_0_1 ;
    wire \lut_$abc$3126$li3_li3_input_0_1 ;
    wire \lut_$abc$3126$li4_li4_input_0_1 ;
    wire \lut_$abc$3126$li5_li5_input_0_1 ;
    wire \a0.cnt_reg[0]_input_0_0 ;
    wire \lut_$abc$3126$li2_li2_input_0_2 ;
    wire \lut_$abc$3126$li1_li1_input_0_2 ;
    wire \lut_$abc$7707$new_new_n378___input_0_2 ;
    wire \lut_$abc$3126$li3_li3_input_0_2 ;
    wire \lut_$abc$3126$li4_li4_input_0_2 ;
    wire \lut_$abc$3126$li5_li5_input_0_2 ;
    wire \a0.cnt_reg[1]_input_0_0 ;
    wire \lut_$abc$3126$li2_li2_input_0_3 ;
    wire \lut_$abc$7707$new_new_n378___input_0_0 ;
    wire \lut_$abc$3126$li3_li3_input_0_0 ;
    wire \lut_$abc$3126$li4_li4_input_0_0 ;
    wire \lut_$abc$3126$li5_li5_input_0_0 ;
    wire \a0.cnt_reg[2]_input_0_0 ;
    wire \lut_$abc$7707$new_new_n378___input_0_4 ;
    wire \lut_$abc$3126$li3_li3_input_0_4 ;
    wire \lut_$abc$3126$li4_li4_input_0_4 ;
    wire \lut_$abc$3126$li5_li5_input_0_4 ;
    wire \a0.cnt_reg[3]_input_0_0 ;
    wire \lut_$abc$7707$new_new_n378___input_0_3 ;
    wire \lut_$abc$3126$li4_li4_input_0_3 ;
    wire \lut_$abc$3126$li5_li5_input_0_3 ;
    wire \a0.cnt_reg[4]_input_0_0 ;
    wire \lut_$abc$7707$new_new_n378___input_0_5 ;
    wire \lut_$abc$3126$li5_li5_input_0_5 ;
    wire \a0.cnt_reg[5]_input_0_0 ;
    wire \lut_$abc$3126$li6_li6_input_0_0 ;
    wire \lut_$abc$3126$li7_li7_input_0_3 ;
    wire \a0.cnt_reg[6]_input_0_0 ;
    wire \lut_$abc$3126$li7_li7_input_0_0 ;
    wire \a0.cnt_reg[7]_input_0_0 ;
    wire \lut_$abc$3157$li3_li3_input_0_4 ;
    wire \lut_$abc$3157$li4_li4_input_0_4 ;
    wire \lut_$abc$3157$li5_li5_input_0_4 ;
    wire \lut_$abc$3157$li1_li1_input_0_0 ;
    wire \lut_$abc$3157$li2_li2_input_0_4 ;
    wire \lut_$abc$3157$li0_li0_input_0_4 ;
    wire \lut_$abc$7707$new_new_n370___input_0_4 ;
    wire \a1.cnt_reg[0]_input_0_0 ;
    wire \lut_$abc$3157$li3_li3_input_0_1 ;
    wire \lut_$abc$3157$li4_li4_input_0_1 ;
    wire \lut_$abc$3157$li5_li5_input_0_1 ;
    wire \lut_$abc$3157$li1_li1_input_0_1 ;
    wire \lut_$abc$3157$li2_li2_input_0_1 ;
    wire \lut_$abc$7707$new_new_n370___input_0_1 ;
    wire \a1.cnt_reg[1]_input_0_0 ;
    wire \lut_$abc$3157$li3_li3_input_0_2 ;
    wire \lut_$abc$3157$li4_li4_input_0_2 ;
    wire \lut_$abc$3157$li5_li5_input_0_2 ;
    wire \lut_$abc$3157$li2_li2_input_0_0 ;
    wire \lut_$abc$7707$new_new_n370___input_0_2 ;
    wire \a1.cnt_reg[2]_input_0_0 ;
    wire \lut_$abc$3157$li3_li3_input_0_0 ;
    wire \lut_$abc$3157$li4_li4_input_0_0 ;
    wire \lut_$abc$3157$li5_li5_input_0_0 ;
    wire \lut_$abc$7707$new_new_n370___input_0_0 ;
    wire \a1.cnt_reg[3]_input_0_0 ;
    wire \lut_$abc$3157$li4_li4_input_0_3 ;
    wire \lut_$abc$3157$li5_li5_input_0_5 ;
    wire \lut_$abc$7707$new_new_n370___input_0_5 ;
    wire \a1.cnt_reg[4]_input_0_0 ;
    wire \lut_$abc$3157$li5_li5_input_0_3 ;
    wire \lut_$abc$7707$new_new_n370___input_0_3 ;
    wire \a1.cnt_reg[5]_input_0_0 ;
    wire \lut_$abc$3157$li7_li7_input_0_3 ;
    wire \lut_$abc$3157$li6_li6_input_0_3 ;
    wire \a1.cnt_reg[6]_input_0_0 ;
    wire \lut_$abc$3157$li7_li7_input_0_4 ;
    wire \a1.cnt_reg[7]_input_0_0 ;
    wire \lut_$abc$3188$li3_li3_input_0_2 ;
    wire \lut_$abc$3188$li4_li4_input_0_2 ;
    wire \lut_$abc$3188$li5_li5_input_0_2 ;
    wire \lut_$abc$3188$li2_li2_input_0_2 ;
    wire \lut_$abc$3188$li0_li0_input_0_2 ;
    wire \lut_$abc$3188$li1_li1_input_0_0 ;
    wire \lut_$abc$7707$new_new_n362___input_0_2 ;
    wire \a10.cnt_reg[0]_input_0_0 ;
    wire \lut_$abc$3188$li3_li3_input_0_4 ;
    wire \lut_$abc$3188$li4_li4_input_0_4 ;
    wire \lut_$abc$3188$li5_li5_input_0_4 ;
    wire \lut_$abc$3188$li2_li2_input_0_4 ;
    wire \lut_$abc$3188$li1_li1_input_0_4 ;
    wire \lut_$abc$7707$new_new_n362___input_0_4 ;
    wire \a10.cnt_reg[1]_input_0_0 ;
    wire \lut_$abc$3188$li3_li3_input_0_1 ;
    wire \lut_$abc$3188$li4_li4_input_0_1 ;
    wire \lut_$abc$3188$li5_li5_input_0_1 ;
    wire \lut_$abc$3188$li2_li2_input_0_1 ;
    wire \lut_$abc$7707$new_new_n362___input_0_1 ;
    wire \a10.cnt_reg[2]_input_0_0 ;
    wire \lut_$abc$3188$li3_li3_input_0_0 ;
    wire \lut_$abc$3188$li4_li4_input_0_0 ;
    wire \lut_$abc$3188$li5_li5_input_0_0 ;
    wire \lut_$abc$7707$new_new_n362___input_0_0 ;
    wire \a10.cnt_reg[3]_input_0_0 ;
    wire \lut_$abc$3188$li4_li4_input_0_3 ;
    wire \lut_$abc$3188$li5_li5_input_0_5 ;
    wire \lut_$abc$7707$new_new_n362___input_0_5 ;
    wire \a10.cnt_reg[4]_input_0_0 ;
    wire \lut_$abc$3188$li5_li5_input_0_3 ;
    wire \lut_$abc$7707$new_new_n362___input_0_3 ;
    wire \a10.cnt_reg[5]_input_0_0 ;
    wire \lut_$abc$3188$li6_li6_input_0_3 ;
    wire \lut_$abc$3188$li7_li7_input_0_3 ;
    wire \a10.cnt_reg[6]_input_0_0 ;
    wire \lut_$abc$3188$li7_li7_input_0_4 ;
    wire \a10.cnt_reg[7]_input_0_0 ;
    wire \lut_$abc$3219$li3_li3_input_0_4 ;
    wire \lut_$abc$3219$li4_li4_input_0_4 ;
    wire \lut_$abc$3219$li5_li5_input_0_4 ;
    wire \lut_$abc$3219$li2_li2_input_0_2 ;
    wire \lut_$abc$7707$new_new_n354___input_0_4 ;
    wire \lut_$abc$3219$li0_li0_input_0_0 ;
    wire \lut_$abc$3219$li1_li1_input_0_2 ;
    wire \a11.cnt_reg[0]_input_0_0 ;
    wire \lut_$abc$3219$li3_li3_input_0_3 ;
    wire \lut_$abc$3219$li4_li4_input_0_3 ;
    wire \lut_$abc$3219$li5_li5_input_0_5 ;
    wire \lut_$abc$3219$li2_li2_input_0_3 ;
    wire \lut_$abc$7707$new_new_n354___input_0_5 ;
    wire \lut_$abc$3219$li1_li1_input_0_3 ;
    wire \a11.cnt_reg[1]_input_0_0 ;
    wire \lut_$abc$3219$li3_li3_input_0_1 ;
    wire \lut_$abc$3219$li4_li4_input_0_1 ;
    wire \lut_$abc$3219$li5_li5_input_0_3 ;
    wire \lut_$abc$3219$li2_li2_input_0_0 ;
    wire \lut_$abc$7707$new_new_n354___input_0_3 ;
    wire \a11.cnt_reg[2]_input_0_0 ;
    wire \lut_$abc$3219$li3_li3_input_0_0 ;
    wire \lut_$abc$3219$li4_li4_input_0_0 ;
    wire \lut_$abc$3219$li5_li5_input_0_0 ;
    wire \lut_$abc$7707$new_new_n354___input_0_0 ;
    wire \a11.cnt_reg[3]_input_0_0 ;
    wire \lut_$abc$3219$li4_li4_input_0_2 ;
    wire \lut_$abc$3219$li5_li5_input_0_2 ;
    wire \lut_$abc$7707$new_new_n354___input_0_2 ;
    wire \a11.cnt_reg[4]_input_0_0 ;
    wire \lut_$abc$3219$li5_li5_input_0_1 ;
    wire \lut_$abc$7707$new_new_n354___input_0_1 ;
    wire \a11.cnt_reg[5]_input_0_0 ;
    wire \lut_$abc$3219$li6_li6_input_0_1 ;
    wire \lut_$abc$3219$li7_li7_input_0_1 ;
    wire \a11.cnt_reg[6]_input_0_0 ;
    wire \lut_$abc$3219$li7_li7_input_0_0 ;
    wire \a11.cnt_reg[7]_input_0_0 ;
    wire \lut_$abc$3250$li3_li3_input_0_4 ;
    wire \lut_$abc$3250$li4_li4_input_0_4 ;
    wire \lut_$abc$3250$li5_li5_input_0_4 ;
    wire \lut_$abc$3250$li2_li2_input_0_2 ;
    wire \lut_$abc$7707$new_new_n346___input_0_4 ;
    wire \lut_$abc$3250$li0_li0_input_0_0 ;
    wire \lut_$abc$3250$li1_li1_input_0_2 ;
    wire \a12.cnt_reg[0]_input_0_0 ;
    wire \lut_$abc$3250$li3_li3_input_0_3 ;
    wire \lut_$abc$3250$li4_li4_input_0_3 ;
    wire \lut_$abc$3250$li5_li5_input_0_5 ;
    wire \lut_$abc$3250$li2_li2_input_0_3 ;
    wire \lut_$abc$7707$new_new_n346___input_0_5 ;
    wire \lut_$abc$3250$li1_li1_input_0_3 ;
    wire \a12.cnt_reg[1]_input_0_0 ;
    wire \lut_$abc$3250$li3_li3_input_0_1 ;
    wire \lut_$abc$3250$li4_li4_input_0_1 ;
    wire \lut_$abc$3250$li5_li5_input_0_3 ;
    wire \lut_$abc$3250$li2_li2_input_0_0 ;
    wire \lut_$abc$7707$new_new_n346___input_0_3 ;
    wire \a12.cnt_reg[2]_input_0_0 ;
    wire \lut_$abc$3250$li3_li3_input_0_0 ;
    wire \lut_$abc$3250$li4_li4_input_0_0 ;
    wire \lut_$abc$3250$li5_li5_input_0_0 ;
    wire \lut_$abc$7707$new_new_n346___input_0_0 ;
    wire \a12.cnt_reg[3]_input_0_0 ;
    wire \lut_$abc$3250$li4_li4_input_0_2 ;
    wire \lut_$abc$3250$li5_li5_input_0_2 ;
    wire \lut_$abc$7707$new_new_n346___input_0_2 ;
    wire \a12.cnt_reg[4]_input_0_0 ;
    wire \lut_$abc$3250$li5_li5_input_0_1 ;
    wire \lut_$abc$7707$new_new_n346___input_0_1 ;
    wire \a12.cnt_reg[5]_input_0_0 ;
    wire \lut_$abc$3250$li6_li6_input_0_1 ;
    wire \lut_$abc$3250$li7_li7_input_0_1 ;
    wire \a12.cnt_reg[6]_input_0_0 ;
    wire \lut_$abc$3250$li7_li7_input_0_0 ;
    wire \a12.cnt_reg[7]_input_0_0 ;
    wire \lut_$abc$3281$li4_li4_input_0_4 ;
    wire \lut_$abc$3281$li1_li1_input_0_4 ;
    wire \lut_$abc$3281$li5_li5_input_0_3 ;
    wire \lut_$abc$3281$li2_li2_input_0_4 ;
    wire \lut_$abc$3281$li3_li3_input_0_4 ;
    wire \lut_$abc$3281$li0_li0_input_0_4 ;
    wire \lut_$abc$7707$new_new_n338___input_0_3 ;
    wire \a13.cnt_reg[0]_input_0_0 ;
    wire \lut_$abc$3281$li4_li4_input_0_2 ;
    wire \lut_$abc$3281$li1_li1_input_0_2 ;
    wire \lut_$abc$3281$li5_li5_input_0_2 ;
    wire \lut_$abc$3281$li2_li2_input_0_0 ;
    wire \lut_$abc$3281$li3_li3_input_0_0 ;
    wire \lut_$abc$7707$new_new_n338___input_0_2 ;
    wire \a13.cnt_reg[1]_input_0_0 ;
    wire \lut_$abc$3281$li4_li4_input_0_1 ;
    wire \lut_$abc$3281$li5_li5_input_0_4 ;
    wire \lut_$abc$3281$li2_li2_input_0_1 ;
    wire \lut_$abc$3281$li3_li3_input_0_1 ;
    wire \lut_$abc$7707$new_new_n338___input_0_4 ;
    wire \a13.cnt_reg[2]_input_0_0 ;
    wire \lut_$abc$3281$li4_li4_input_0_3 ;
    wire \lut_$abc$3281$li5_li5_input_0_1 ;
    wire \lut_$abc$3281$li3_li3_input_0_3 ;
    wire \lut_$abc$7707$new_new_n338___input_0_1 ;
    wire \a13.cnt_reg[3]_input_0_0 ;
    wire \lut_$abc$3281$li4_li4_input_0_0 ;
    wire \lut_$abc$3281$li5_li5_input_0_0 ;
    wire \lut_$abc$7707$new_new_n338___input_0_0 ;
    wire \a13.cnt_reg[4]_input_0_0 ;
    wire \lut_$abc$3281$li5_li5_input_0_5 ;
    wire \lut_$abc$7707$new_new_n338___input_0_5 ;
    wire \a13.cnt_reg[5]_input_0_0 ;
    wire \lut_$abc$3281$li6_li6_input_0_3 ;
    wire \lut_$abc$3281$li7_li7_input_0_3 ;
    wire \a13.cnt_reg[6]_input_0_0 ;
    wire \lut_$abc$3281$li7_li7_input_0_4 ;
    wire \a13.cnt_reg[7]_input_0_0 ;
    wire \lut_$abc$3312$li4_li4_input_0_4 ;
    wire \lut_$abc$3312$li3_li3_input_0_4 ;
    wire \lut_$abc$3312$li5_li5_input_0_4 ;
    wire \lut_$abc$3312$li1_li1_input_0_4 ;
    wire \lut_$abc$3312$li2_li2_input_0_4 ;
    wire \lut_$abc$7707$new_new_n330___input_0_4 ;
    wire \lut_$abc$3312$li0_li0_input_0_4 ;
    wire \a14.cnt_reg[0]_input_0_0 ;
    wire \lut_$abc$3312$li4_li4_input_0_1 ;
    wire \lut_$abc$3312$li3_li3_input_0_1 ;
    wire \lut_$abc$3312$li5_li5_input_0_5 ;
    wire \lut_$abc$3312$li1_li1_input_0_1 ;
    wire \lut_$abc$3312$li2_li2_input_0_1 ;
    wire \lut_$abc$7707$new_new_n330___input_0_5 ;
    wire \a14.cnt_reg[1]_input_0_0 ;
    wire \lut_$abc$3312$li4_li4_input_0_2 ;
    wire \lut_$abc$3312$li3_li3_input_0_2 ;
    wire \lut_$abc$3312$li5_li5_input_0_1 ;
    wire \lut_$abc$3312$li2_li2_input_0_2 ;
    wire \lut_$abc$7707$new_new_n330___input_0_1 ;
    wire \a14.cnt_reg[2]_input_0_0 ;
    wire \lut_$abc$3312$li4_li4_input_0_3 ;
    wire \lut_$abc$3312$li3_li3_input_0_3 ;
    wire \lut_$abc$3312$li5_li5_input_0_3 ;
    wire \lut_$abc$7707$new_new_n330___input_0_3 ;
    wire \a14.cnt_reg[3]_input_0_0 ;
    wire \lut_$abc$3312$li4_li4_input_0_0 ;
    wire \lut_$abc$3312$li5_li5_input_0_0 ;
    wire \lut_$abc$7707$new_new_n330___input_0_0 ;
    wire \a14.cnt_reg[4]_input_0_0 ;
    wire \lut_$abc$3312$li5_li5_input_0_2 ;
    wire \lut_$abc$7707$new_new_n330___input_0_2 ;
    wire \a14.cnt_reg[5]_input_0_0 ;
    wire \lut_$abc$3312$li7_li7_input_0_3 ;
    wire \lut_$abc$3312$li6_li6_input_0_3 ;
    wire \a14.cnt_reg[6]_input_0_0 ;
    wire \lut_$abc$3312$li7_li7_input_0_1 ;
    wire \a14.cnt_reg[7]_input_0_0 ;
    wire \lut_$abc$3343$li1_li1_input_0_4 ;
    wire \lut_$abc$3343$li4_li4_input_0_4 ;
    wire \lut_$abc$3343$li5_li5_input_0_3 ;
    wire \lut_$abc$3343$li2_li2_input_0_4 ;
    wire \lut_$abc$3343$li3_li3_input_0_4 ;
    wire \lut_$abc$3343$li0_li0_input_0_4 ;
    wire \lut_$abc$7707$new_new_n322___input_0_3 ;
    wire \a15.cnt_reg[0]_input_0_0 ;
    wire \lut_$abc$3343$li1_li1_input_0_2 ;
    wire \lut_$abc$3343$li4_li4_input_0_2 ;
    wire \lut_$abc$3343$li5_li5_input_0_2 ;
    wire \lut_$abc$3343$li2_li2_input_0_0 ;
    wire \lut_$abc$3343$li3_li3_input_0_0 ;
    wire \lut_$abc$7707$new_new_n322___input_0_2 ;
    wire \a15.cnt_reg[1]_input_0_0 ;
    wire \lut_$abc$3343$li4_li4_input_0_1 ;
    wire \lut_$abc$3343$li5_li5_input_0_4 ;
    wire \lut_$abc$3343$li2_li2_input_0_1 ;
    wire \lut_$abc$3343$li3_li3_input_0_1 ;
    wire \lut_$abc$7707$new_new_n322___input_0_4 ;
    wire \a15.cnt_reg[2]_input_0_0 ;
    wire \lut_$abc$3343$li4_li4_input_0_3 ;
    wire \lut_$abc$3343$li5_li5_input_0_1 ;
    wire \lut_$abc$3343$li3_li3_input_0_3 ;
    wire \lut_$abc$7707$new_new_n322___input_0_1 ;
    wire \a15.cnt_reg[3]_input_0_0 ;
    wire \lut_$abc$3343$li4_li4_input_0_0 ;
    wire \lut_$abc$3343$li5_li5_input_0_0 ;
    wire \lut_$abc$7707$new_new_n322___input_0_0 ;
    wire \a15.cnt_reg[4]_input_0_0 ;
    wire \lut_$abc$3343$li5_li5_input_0_5 ;
    wire \lut_$abc$7707$new_new_n322___input_0_5 ;
    wire \a15.cnt_reg[5]_input_0_0 ;
    wire \lut_$abc$3343$li6_li6_input_0_3 ;
    wire \lut_$abc$3343$li7_li7_input_0_3 ;
    wire \a15.cnt_reg[6]_input_0_0 ;
    wire \lut_$abc$3343$li7_li7_input_0_4 ;
    wire \a15.cnt_reg[7]_input_0_0 ;
    wire \lut_$abc$3374$li4_li4_input_0_4 ;
    wire \lut_$abc$3374$li3_li3_input_0_4 ;
    wire \lut_$abc$3374$li5_li5_input_0_4 ;
    wire \lut_$abc$3374$li1_li1_input_0_4 ;
    wire \lut_$abc$3374$li2_li2_input_0_4 ;
    wire \lut_$abc$7707$new_new_n314___input_0_4 ;
    wire \lut_$abc$3374$li0_li0_input_0_4 ;
    wire \a2.cnt_reg[0]_input_0_0 ;
    wire \lut_$abc$3374$li4_li4_input_0_1 ;
    wire \lut_$abc$3374$li3_li3_input_0_1 ;
    wire \lut_$abc$3374$li5_li5_input_0_5 ;
    wire \lut_$abc$3374$li1_li1_input_0_1 ;
    wire \lut_$abc$3374$li2_li2_input_0_1 ;
    wire \lut_$abc$7707$new_new_n314___input_0_5 ;
    wire \a2.cnt_reg[1]_input_0_0 ;
    wire \lut_$abc$3374$li4_li4_input_0_2 ;
    wire \lut_$abc$3374$li3_li3_input_0_2 ;
    wire \lut_$abc$3374$li5_li5_input_0_1 ;
    wire \lut_$abc$3374$li2_li2_input_0_2 ;
    wire \lut_$abc$7707$new_new_n314___input_0_1 ;
    wire \a2.cnt_reg[2]_input_0_0 ;
    wire \lut_$abc$3374$li4_li4_input_0_3 ;
    wire \lut_$abc$3374$li3_li3_input_0_3 ;
    wire \lut_$abc$3374$li5_li5_input_0_3 ;
    wire \lut_$abc$7707$new_new_n314___input_0_3 ;
    wire \a2.cnt_reg[3]_input_0_0 ;
    wire \lut_$abc$3374$li4_li4_input_0_0 ;
    wire \lut_$abc$3374$li5_li5_input_0_0 ;
    wire \lut_$abc$7707$new_new_n314___input_0_0 ;
    wire \a2.cnt_reg[4]_input_0_0 ;
    wire \lut_$abc$3374$li5_li5_input_0_2 ;
    wire \lut_$abc$7707$new_new_n314___input_0_2 ;
    wire \a2.cnt_reg[5]_input_0_0 ;
    wire \lut_$abc$3374$li7_li7_input_0_3 ;
    wire \lut_$abc$3374$li6_li6_input_0_3 ;
    wire \a2.cnt_reg[6]_input_0_0 ;
    wire \lut_$abc$3374$li7_li7_input_0_1 ;
    wire \a2.cnt_reg[7]_input_0_0 ;
    wire \lut_$abc$3405$li2_li2_input_0_4 ;
    wire \lut_$abc$3405$li1_li1_input_0_4 ;
    wire \lut_$abc$3405$li5_li5_input_0_4 ;
    wire \lut_$abc$3405$li3_li3_input_0_4 ;
    wire \lut_$abc$3405$li4_li4_input_0_4 ;
    wire \lut_$abc$3405$li0_li0_input_0_4 ;
    wire \lut_$abc$7707$new_new_n306___input_0_4 ;
    wire \a3.cnt_reg[0]_input_0_0 ;
    wire \lut_$abc$3405$li2_li2_input_0_3 ;
    wire \lut_$abc$3405$li1_li1_input_0_3 ;
    wire \lut_$abc$3405$li5_li5_input_0_3 ;
    wire \lut_$abc$3405$li3_li3_input_0_3 ;
    wire \lut_$abc$3405$li4_li4_input_0_3 ;
    wire \lut_$abc$7707$new_new_n306___input_0_5 ;
    wire \a3.cnt_reg[1]_input_0_0 ;
    wire \lut_$abc$3405$li2_li2_input_0_0 ;
    wire \lut_$abc$3405$li5_li5_input_0_0 ;
    wire \lut_$abc$3405$li3_li3_input_0_0 ;
    wire \lut_$abc$3405$li4_li4_input_0_0 ;
    wire \lut_$abc$7707$new_new_n306___input_0_0 ;
    wire \a3.cnt_reg[2]_input_0_0 ;
    wire \lut_$abc$3405$li5_li5_input_0_5 ;
    wire \lut_$abc$3405$li3_li3_input_0_1 ;
    wire \lut_$abc$3405$li4_li4_input_0_1 ;
    wire \lut_$abc$7707$new_new_n306___input_0_3 ;
    wire \a3.cnt_reg[3]_input_0_0 ;
    wire \lut_$abc$3405$li5_li5_input_0_1 ;
    wire \lut_$abc$3405$li4_li4_input_0_2 ;
    wire \lut_$abc$7707$new_new_n306___input_0_1 ;
    wire \a3.cnt_reg[4]_input_0_0 ;
    wire \lut_$abc$3405$li5_li5_input_0_2 ;
    wire \lut_$abc$7707$new_new_n306___input_0_2 ;
    wire \a3.cnt_reg[5]_input_0_0 ;
    wire \lut_$abc$3405$li6_li6_input_0_3 ;
    wire \lut_$abc$3405$li7_li7_input_0_3 ;
    wire \a3.cnt_reg[6]_input_0_0 ;
    wire \lut_$abc$3405$li7_li7_input_0_4 ;
    wire \a3.cnt_reg[7]_input_0_0 ;
    wire \lut_$abc$3436$li4_li4_input_0_4 ;
    wire \lut_$abc$3436$li1_li1_input_0_4 ;
    wire \lut_$abc$3436$li5_li5_input_0_3 ;
    wire \lut_$abc$3436$li3_li3_input_0_4 ;
    wire \lut_$abc$3436$li2_li2_input_0_4 ;
    wire \lut_$abc$3436$li0_li0_input_0_4 ;
    wire \lut_$abc$7707$new_new_n298___input_0_3 ;
    wire \a4.cnt_reg[0]_input_0_0 ;
    wire \lut_$abc$3436$li4_li4_input_0_2 ;
    wire \lut_$abc$3436$li1_li1_input_0_2 ;
    wire \lut_$abc$3436$li5_li5_input_0_2 ;
    wire \lut_$abc$3436$li3_li3_input_0_0 ;
    wire \lut_$abc$3436$li2_li2_input_0_0 ;
    wire \lut_$abc$7707$new_new_n298___input_0_2 ;
    wire \a4.cnt_reg[1]_input_0_0 ;
    wire \lut_$abc$3436$li4_li4_input_0_3 ;
    wire \lut_$abc$3436$li5_li5_input_0_1 ;
    wire \lut_$abc$3436$li3_li3_input_0_3 ;
    wire \lut_$abc$3436$li2_li2_input_0_3 ;
    wire \lut_$abc$7707$new_new_n298___input_0_1 ;
    wire \a4.cnt_reg[2]_input_0_0 ;
    wire \lut_$abc$3436$li4_li4_input_0_1 ;
    wire \lut_$abc$3436$li5_li5_input_0_4 ;
    wire \lut_$abc$3436$li3_li3_input_0_1 ;
    wire \lut_$abc$7707$new_new_n298___input_0_4 ;
    wire \a4.cnt_reg[3]_input_0_0 ;
    wire \lut_$abc$3436$li4_li4_input_0_0 ;
    wire \lut_$abc$3436$li5_li5_input_0_0 ;
    wire \lut_$abc$7707$new_new_n298___input_0_0 ;
    wire \a4.cnt_reg[4]_input_0_0 ;
    wire \lut_$abc$3436$li5_li5_input_0_5 ;
    wire \lut_$abc$7707$new_new_n298___input_0_5 ;
    wire \a4.cnt_reg[5]_input_0_0 ;
    wire \lut_$abc$3436$li6_li6_input_0_3 ;
    wire \lut_$abc$3436$li7_li7_input_0_3 ;
    wire \a4.cnt_reg[6]_input_0_0 ;
    wire \lut_$abc$3436$li7_li7_input_0_4 ;
    wire \a4.cnt_reg[7]_input_0_0 ;
    wire \lut_$abc$3467$li4_li4_input_0_4 ;
    wire \lut_$abc$3467$li1_li1_input_0_4 ;
    wire \lut_$abc$3467$li5_li5_input_0_3 ;
    wire \lut_$abc$3467$li2_li2_input_0_4 ;
    wire \lut_$abc$3467$li3_li3_input_0_4 ;
    wire \lut_$abc$3467$li0_li0_input_0_4 ;
    wire \lut_$abc$7707$new_new_n290___input_0_3 ;
    wire \a5.cnt_reg[0]_input_0_0 ;
    wire \lut_$abc$3467$li4_li4_input_0_2 ;
    wire \lut_$abc$3467$li1_li1_input_0_2 ;
    wire \lut_$abc$3467$li5_li5_input_0_2 ;
    wire \lut_$abc$3467$li2_li2_input_0_0 ;
    wire \lut_$abc$3467$li3_li3_input_0_0 ;
    wire \lut_$abc$7707$new_new_n290___input_0_2 ;
    wire \a5.cnt_reg[1]_input_0_0 ;
    wire \lut_$abc$3467$li4_li4_input_0_1 ;
    wire \lut_$abc$3467$li5_li5_input_0_4 ;
    wire \lut_$abc$3467$li2_li2_input_0_1 ;
    wire \lut_$abc$3467$li3_li3_input_0_1 ;
    wire \lut_$abc$7707$new_new_n290___input_0_4 ;
    wire \a5.cnt_reg[2]_input_0_0 ;
    wire \lut_$abc$3467$li4_li4_input_0_3 ;
    wire \lut_$abc$3467$li5_li5_input_0_1 ;
    wire \lut_$abc$3467$li3_li3_input_0_3 ;
    wire \lut_$abc$7707$new_new_n290___input_0_1 ;
    wire \a5.cnt_reg[3]_input_0_0 ;
    wire \lut_$abc$3467$li4_li4_input_0_0 ;
    wire \lut_$abc$3467$li5_li5_input_0_0 ;
    wire \lut_$abc$7707$new_new_n290___input_0_0 ;
    wire \a5.cnt_reg[4]_input_0_0 ;
    wire \lut_$abc$3467$li5_li5_input_0_5 ;
    wire \lut_$abc$7707$new_new_n290___input_0_5 ;
    wire \a5.cnt_reg[5]_input_0_0 ;
    wire \lut_$abc$3467$li6_li6_input_0_3 ;
    wire \lut_$abc$3467$li7_li7_input_0_3 ;
    wire \a5.cnt_reg[6]_input_0_0 ;
    wire \lut_$abc$3467$li7_li7_input_0_4 ;
    wire \a5.cnt_reg[7]_input_0_0 ;
    wire \lut_$abc$3498$li3_li3_input_0_4 ;
    wire \lut_$abc$3498$li1_li1_input_0_4 ;
    wire \lut_$abc$3498$li5_li5_input_0_4 ;
    wire \lut_$abc$3498$li4_li4_input_0_4 ;
    wire \lut_$abc$3498$li2_li2_input_0_4 ;
    wire \lut_$abc$3498$li0_li0_input_0_4 ;
    wire \lut_$abc$7707$new_new_n282___input_0_4 ;
    wire \a6.cnt_reg[0]_input_0_0 ;
    wire \lut_$abc$3498$li3_li3_input_0_2 ;
    wire \lut_$abc$3498$li1_li1_input_0_2 ;
    wire \lut_$abc$3498$li5_li5_input_0_2 ;
    wire \lut_$abc$3498$li4_li4_input_0_2 ;
    wire \lut_$abc$3498$li2_li2_input_0_2 ;
    wire \lut_$abc$7707$new_new_n282___input_0_2 ;
    wire \a6.cnt_reg[1]_input_0_0 ;
    wire \lut_$abc$3498$li3_li3_input_0_1 ;
    wire \lut_$abc$3498$li5_li5_input_0_1 ;
    wire \lut_$abc$3498$li4_li4_input_0_1 ;
    wire \lut_$abc$3498$li2_li2_input_0_1 ;
    wire \lut_$abc$7707$new_new_n282___input_0_1 ;
    wire \a6.cnt_reg[2]_input_0_0 ;
    wire \lut_$abc$3498$li3_li3_input_0_0 ;
    wire \lut_$abc$3498$li5_li5_input_0_0 ;
    wire \lut_$abc$3498$li4_li4_input_0_0 ;
    wire \lut_$abc$7707$new_new_n282___input_0_0 ;
    wire \a6.cnt_reg[3]_input_0_0 ;
    wire \lut_$abc$3498$li5_li5_input_0_3 ;
    wire \lut_$abc$3498$li4_li4_input_0_3 ;
    wire \lut_$abc$7707$new_new_n282___input_0_3 ;
    wire \a6.cnt_reg[4]_input_0_0 ;
    wire \lut_$abc$3498$li5_li5_input_0_5 ;
    wire \lut_$abc$7707$new_new_n282___input_0_5 ;
    wire \a6.cnt_reg[5]_input_0_0 ;
    wire \lut_$abc$3498$li6_li6_input_0_3 ;
    wire \lut_$abc$3498$li7_li7_input_0_3 ;
    wire \a6.cnt_reg[6]_input_0_0 ;
    wire \lut_$abc$3498$li7_li7_input_0_4 ;
    wire \a6.cnt_reg[7]_input_0_0 ;
    wire \lut_$abc$3529$li4_li4_input_0_4 ;
    wire \lut_$abc$3529$li1_li1_input_0_4 ;
    wire \lut_$abc$3529$li5_li5_input_0_3 ;
    wire \lut_$abc$3529$li2_li2_input_0_4 ;
    wire \lut_$abc$3529$li3_li3_input_0_4 ;
    wire \lut_$abc$3529$li0_li0_input_0_4 ;
    wire \lut_$abc$7707$new_new_n274___input_0_3 ;
    wire \a7.cnt_reg[0]_input_0_0 ;
    wire \lut_$abc$3529$li4_li4_input_0_2 ;
    wire \lut_$abc$3529$li1_li1_input_0_2 ;
    wire \lut_$abc$3529$li5_li5_input_0_2 ;
    wire \lut_$abc$3529$li2_li2_input_0_0 ;
    wire \lut_$abc$3529$li3_li3_input_0_0 ;
    wire \lut_$abc$7707$new_new_n274___input_0_2 ;
    wire \a7.cnt_reg[1]_input_0_0 ;
    wire \lut_$abc$3529$li4_li4_input_0_1 ;
    wire \lut_$abc$3529$li5_li5_input_0_4 ;
    wire \lut_$abc$3529$li2_li2_input_0_1 ;
    wire \lut_$abc$3529$li3_li3_input_0_1 ;
    wire \lut_$abc$7707$new_new_n274___input_0_4 ;
    wire \a7.cnt_reg[2]_input_0_0 ;
    wire \lut_$abc$3529$li4_li4_input_0_3 ;
    wire \lut_$abc$3529$li5_li5_input_0_1 ;
    wire \lut_$abc$3529$li3_li3_input_0_3 ;
    wire \lut_$abc$7707$new_new_n274___input_0_1 ;
    wire \a7.cnt_reg[3]_input_0_0 ;
    wire \lut_$abc$3529$li4_li4_input_0_0 ;
    wire \lut_$abc$3529$li5_li5_input_0_0 ;
    wire \lut_$abc$7707$new_new_n274___input_0_0 ;
    wire \a7.cnt_reg[4]_input_0_0 ;
    wire \lut_$abc$3529$li5_li5_input_0_5 ;
    wire \lut_$abc$7707$new_new_n274___input_0_5 ;
    wire \a7.cnt_reg[5]_input_0_0 ;
    wire \lut_$abc$3529$li6_li6_input_0_3 ;
    wire \lut_$abc$3529$li7_li7_input_0_3 ;
    wire \a7.cnt_reg[6]_input_0_0 ;
    wire \lut_$abc$3529$li7_li7_input_0_4 ;
    wire \a7.cnt_reg[7]_input_0_0 ;
    wire \lut_$abc$3560$li3_li3_input_0_4 ;
    wire \lut_$abc$3560$li1_li1_input_0_4 ;
    wire \lut_$abc$3560$li5_li5_input_0_2 ;
    wire \lut_$abc$3560$li2_li2_input_0_4 ;
    wire \lut_$abc$3560$li4_li4_input_0_4 ;
    wire \lut_$abc$3560$li0_li0_input_0_4 ;
    wire \lut_$abc$7707$new_new_n266___input_0_4 ;
    wire \a8.cnt_reg[0]_input_0_0 ;
    wire \lut_$abc$3560$li3_li3_input_0_3 ;
    wire \lut_$abc$3560$li1_li1_input_0_3 ;
    wire \lut_$abc$3560$li5_li5_input_0_3 ;
    wire \lut_$abc$3560$li2_li2_input_0_3 ;
    wire \lut_$abc$3560$li4_li4_input_0_3 ;
    wire \lut_$abc$7707$new_new_n266___input_0_3 ;
    wire \a8.cnt_reg[1]_input_0_0 ;
    wire \lut_$abc$3560$li3_li3_input_0_1 ;
    wire \lut_$abc$3560$li5_li5_input_0_1 ;
    wire \lut_$abc$3560$li2_li2_input_0_1 ;
    wire \lut_$abc$3560$li4_li4_input_0_1 ;
    wire \lut_$abc$7707$new_new_n266___input_0_1 ;
    wire \a8.cnt_reg[2]_input_0_0 ;
    wire \lut_$abc$3560$li3_li3_input_0_0 ;
    wire \lut_$abc$3560$li5_li5_input_0_0 ;
    wire \lut_$abc$3560$li4_li4_input_0_0 ;
    wire \lut_$abc$7707$new_new_n266___input_0_0 ;
    wire \a8.cnt_reg[3]_input_0_0 ;
    wire \lut_$abc$3560$li5_li5_input_0_4 ;
    wire \lut_$abc$3560$li4_li4_input_0_2 ;
    wire \lut_$abc$7707$new_new_n266___input_0_2 ;
    wire \a8.cnt_reg[4]_input_0_0 ;
    wire \lut_$abc$3560$li5_li5_input_0_5 ;
    wire \lut_$abc$7707$new_new_n266___input_0_5 ;
    wire \a8.cnt_reg[5]_input_0_0 ;
    wire \lut_$abc$3560$li6_li6_input_0_3 ;
    wire \lut_$abc$3560$li7_li7_input_0_3 ;
    wire \a8.cnt_reg[6]_input_0_0 ;
    wire \lut_$abc$3560$li7_li7_input_0_4 ;
    wire \a8.cnt_reg[7]_input_0_0 ;
    wire \lut_$abc$3591$li3_li3_input_0_3 ;
    wire \lut_$abc$3591$li4_li4_input_0_3 ;
    wire \lut_$abc$3591$li1_li1_input_0_3 ;
    wire \lut_$abc$3591$li2_li2_input_0_3 ;
    wire \lut_$abc$3591$li0_li0_input_0_3 ;
    wire \lut_$abc$3591$li5_li5_input_0_3 ;
    wire \lut_$abc$7707$new_new_n258___input_0_3 ;
    wire \a9.cnt_reg[0]_input_0_0 ;
    wire \lut_$abc$3591$li3_li3_input_0_4 ;
    wire \lut_$abc$3591$li4_li4_input_0_4 ;
    wire \lut_$abc$3591$li1_li1_input_0_0 ;
    wire \lut_$abc$3591$li2_li2_input_0_0 ;
    wire \lut_$abc$3591$li5_li5_input_0_0 ;
    wire \lut_$abc$7707$new_new_n258___input_0_4 ;
    wire \a9.cnt_reg[1]_input_0_0 ;
    wire \lut_$abc$3591$li3_li3_input_0_0 ;
    wire \lut_$abc$3591$li4_li4_input_0_0 ;
    wire \lut_$abc$3591$li2_li2_input_0_2 ;
    wire \lut_$abc$3591$li5_li5_input_0_4 ;
    wire \lut_$abc$7707$new_new_n258___input_0_0 ;
    wire \a9.cnt_reg[2]_input_0_0 ;
    wire \lut_$abc$3591$li3_li3_input_0_1 ;
    wire \lut_$abc$3591$li4_li4_input_0_1 ;
    wire \lut_$abc$3591$li5_li5_input_0_1 ;
    wire \lut_$abc$7707$new_new_n258___input_0_1 ;
    wire \a9.cnt_reg[3]_input_0_0 ;
    wire \lut_$abc$3591$li4_li4_input_0_2 ;
    wire \lut_$abc$3591$li5_li5_input_0_2 ;
    wire \lut_$abc$7707$new_new_n258___input_0_2 ;
    wire \a9.cnt_reg[4]_input_0_0 ;
    wire \lut_$abc$3591$li5_li5_input_0_5 ;
    wire \lut_$abc$7707$new_new_n258___input_0_5 ;
    wire \a9.cnt_reg[5]_input_0_0 ;
    wire \lut_$abc$3591$li7_li7_input_0_4 ;
    wire \lut_$abc$3591$li6_li6_input_0_4 ;
    wire \a9.cnt_reg[6]_input_0_0 ;
    wire \lut_$abc$3591$li7_li7_input_0_1 ;
    wire \a9.cnt_reg[7]_input_0_0 ;
    wire \dffre_a0.cnt_reg[2]_input_2_0 ;
    wire \dffre_a0.cnt_reg[6]_input_2_0 ;
    wire \dffre_a0.cnt_reg[7]_input_2_0 ;
    wire \dffre_a0.cnt_reg[1]_input_2_0 ;
    wire \dffre_a0.cnt_reg[0]_input_2_0 ;
    wire \dffre_a0.cnt_reg[3]_input_2_0 ;
    wire \dffre_a0.cnt_reg[4]_input_2_0 ;
    wire \dffre_a0.cnt_reg[5]_input_2_0 ;
    wire \dffre_a1.cnt_reg[3]_input_2_0 ;
    wire \dffre_a1.cnt_reg[4]_input_2_0 ;
    wire \dffre_a1.cnt_reg[5]_input_2_0 ;
    wire \dffre_a1.cnt_reg[1]_input_2_0 ;
    wire \dffre_a1.cnt_reg[7]_input_2_0 ;
    wire \dffre_a1.cnt_reg[6]_input_2_0 ;
    wire \dffre_a1.cnt_reg[2]_input_2_0 ;
    wire \dffre_a1.cnt_reg[0]_input_2_0 ;
    wire \dffre_a10.cnt_reg[3]_input_2_0 ;
    wire \dffre_a10.cnt_reg[4]_input_2_0 ;
    wire \dffre_a10.cnt_reg[5]_input_2_0 ;
    wire \dffre_a10.cnt_reg[2]_input_2_0 ;
    wire \dffre_a10.cnt_reg[0]_input_2_0 ;
    wire \dffre_a10.cnt_reg[6]_input_2_0 ;
    wire \dffre_a10.cnt_reg[1]_input_2_0 ;
    wire \dffre_a10.cnt_reg[7]_input_2_0 ;
    wire \dffre_a11.cnt_reg[3]_input_2_0 ;
    wire \dffre_a11.cnt_reg[4]_input_2_0 ;
    wire \dffre_a11.cnt_reg[5]_input_2_0 ;
    wire \dffre_a11.cnt_reg[6]_input_2_0 ;
    wire \dffre_a11.cnt_reg[2]_input_2_0 ;
    wire \dffre_a11.cnt_reg[0]_input_2_0 ;
    wire \dffre_a11.cnt_reg[1]_input_2_0 ;
    wire \dffre_a11.cnt_reg[7]_input_2_0 ;
    wire \dffre_a12.cnt_reg[3]_input_2_0 ;
    wire \dffre_a12.cnt_reg[4]_input_2_0 ;
    wire \dffre_a12.cnt_reg[5]_input_2_0 ;
    wire \dffre_a12.cnt_reg[6]_input_2_0 ;
    wire \dffre_a12.cnt_reg[2]_input_2_0 ;
    wire \dffre_a12.cnt_reg[0]_input_2_0 ;
    wire \dffre_a12.cnt_reg[1]_input_2_0 ;
    wire \dffre_a12.cnt_reg[7]_input_2_0 ;
    wire \dffre_a13.cnt_reg[4]_input_2_0 ;
    wire \dffre_a13.cnt_reg[1]_input_2_0 ;
    wire \dffre_a13.cnt_reg[5]_input_2_0 ;
    wire \dffre_a13.cnt_reg[2]_input_2_0 ;
    wire \dffre_a13.cnt_reg[3]_input_2_0 ;
    wire \dffre_a13.cnt_reg[6]_input_2_0 ;
    wire \dffre_a13.cnt_reg[0]_input_2_0 ;
    wire \dffre_a13.cnt_reg[7]_input_2_0 ;
    wire \dffre_a14.cnt_reg[4]_input_2_0 ;
    wire \dffre_a14.cnt_reg[3]_input_2_0 ;
    wire \dffre_a14.cnt_reg[5]_input_2_0 ;
    wire \dffre_a14.cnt_reg[1]_input_2_0 ;
    wire \dffre_a14.cnt_reg[2]_input_2_0 ;
    wire \dffre_a14.cnt_reg[0]_input_2_0 ;
    wire \dffre_a14.cnt_reg[7]_input_2_0 ;
    wire \dffre_a14.cnt_reg[6]_input_2_0 ;
    wire \dffre_a15.cnt_reg[1]_input_2_0 ;
    wire \dffre_a15.cnt_reg[4]_input_2_0 ;
    wire \dffre_a15.cnt_reg[5]_input_2_0 ;
    wire \dffre_a15.cnt_reg[2]_input_2_0 ;
    wire \dffre_a15.cnt_reg[3]_input_2_0 ;
    wire \dffre_a15.cnt_reg[6]_input_2_0 ;
    wire \dffre_a15.cnt_reg[0]_input_2_0 ;
    wire \dffre_a15.cnt_reg[7]_input_2_0 ;
    wire \dffre_a2.cnt_reg[4]_input_2_0 ;
    wire \dffre_a2.cnt_reg[3]_input_2_0 ;
    wire \dffre_a2.cnt_reg[5]_input_2_0 ;
    wire \dffre_a2.cnt_reg[1]_input_2_0 ;
    wire \dffre_a2.cnt_reg[2]_input_2_0 ;
    wire \dffre_a2.cnt_reg[0]_input_2_0 ;
    wire \dffre_a2.cnt_reg[7]_input_2_0 ;
    wire \dffre_a2.cnt_reg[6]_input_2_0 ;
    wire \dffre_a3.cnt_reg[2]_input_2_0 ;
    wire \dffre_a3.cnt_reg[1]_input_2_0 ;
    wire \dffre_a3.cnt_reg[5]_input_2_0 ;
    wire \dffre_a3.cnt_reg[3]_input_2_0 ;
    wire \dffre_a3.cnt_reg[4]_input_2_0 ;
    wire \dffre_a3.cnt_reg[6]_input_2_0 ;
    wire \dffre_a3.cnt_reg[0]_input_2_0 ;
    wire \dffre_a3.cnt_reg[7]_input_2_0 ;
    wire \dffre_a4.cnt_reg[4]_input_2_0 ;
    wire \dffre_a4.cnt_reg[1]_input_2_0 ;
    wire \dffre_a4.cnt_reg[5]_input_2_0 ;
    wire \dffre_a4.cnt_reg[3]_input_2_0 ;
    wire \dffre_a4.cnt_reg[2]_input_2_0 ;
    wire \dffre_a4.cnt_reg[6]_input_2_0 ;
    wire \dffre_a4.cnt_reg[0]_input_2_0 ;
    wire \dffre_a4.cnt_reg[7]_input_2_0 ;
    wire \dffre_a5.cnt_reg[4]_input_2_0 ;
    wire \dffre_a5.cnt_reg[1]_input_2_0 ;
    wire \dffre_a5.cnt_reg[5]_input_2_0 ;
    wire \dffre_a5.cnt_reg[2]_input_2_0 ;
    wire \dffre_a5.cnt_reg[3]_input_2_0 ;
    wire \dffre_a5.cnt_reg[6]_input_2_0 ;
    wire \dffre_a5.cnt_reg[0]_input_2_0 ;
    wire \dffre_a5.cnt_reg[7]_input_2_0 ;
    wire \dffre_a6.cnt_reg[3]_input_2_0 ;
    wire \dffre_a6.cnt_reg[1]_input_2_0 ;
    wire \dffre_a6.cnt_reg[5]_input_2_0 ;
    wire \dffre_a6.cnt_reg[4]_input_2_0 ;
    wire \dffre_a6.cnt_reg[2]_input_2_0 ;
    wire \dffre_a6.cnt_reg[6]_input_2_0 ;
    wire \dffre_a6.cnt_reg[0]_input_2_0 ;
    wire \dffre_a6.cnt_reg[7]_input_2_0 ;
    wire \dffre_a7.cnt_reg[4]_input_2_0 ;
    wire \dffre_a7.cnt_reg[1]_input_2_0 ;
    wire \dffre_a7.cnt_reg[5]_input_2_0 ;
    wire \dffre_a7.cnt_reg[2]_input_2_0 ;
    wire \dffre_a7.cnt_reg[3]_input_2_0 ;
    wire \dffre_a7.cnt_reg[6]_input_2_0 ;
    wire \dffre_a7.cnt_reg[0]_input_2_0 ;
    wire \dffre_a7.cnt_reg[7]_input_2_0 ;
    wire \dffre_a8.cnt_reg[3]_input_2_0 ;
    wire \dffre_a8.cnt_reg[1]_input_2_0 ;
    wire \dffre_a8.cnt_reg[5]_input_2_0 ;
    wire \dffre_a8.cnt_reg[2]_input_2_0 ;
    wire \dffre_a8.cnt_reg[4]_input_2_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8245_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8248_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8247_input_0_1 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8243_input_0_1 ;
    wire \dffre_a8.cnt_reg[6]_input_2_0 ;
    wire \dffre_a8.cnt_reg[0]_input_2_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8240_input_0_1 ;
    wire \dffre_a8.cnt_reg[7]_input_2_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8238_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8241_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8226_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8231_input_0_4 ;
    wire \dffre_a9.cnt_reg[7]_input_2_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8246_input_0_0 ;
    wire \dffre_a9.cnt_reg[3]_input_2_0 ;
    wire \dffre_a9.cnt_reg[4]_input_2_0 ;
    wire \dffre_a9.cnt_reg[1]_input_2_0 ;
    wire \dffre_a9.cnt_reg[2]_input_2_0 ;
    wire \dffre_a9.cnt_reg[0]_input_2_0 ;
    wire \dffre_a9.cnt_reg[6]_input_2_0 ;
    wire \dffre_a9.cnt_reg[5]_input_2_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8233_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8225_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8234_input_0_2 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8221_input_0_2 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8223_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8222_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8244_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8232_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8236_input_0_2 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8227_input_0_2 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8228_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8220_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8229_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8230_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8235_input_0_2 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8224_input_0_2 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8237_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8250_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8242_input_0_2 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8251_input_0_2 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8249_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:878:execute$8239_input_0_0 ;
    wire \dffre_a0.cnt_reg[0]_input_0_0 ;
    wire \dffre_a0.cnt_reg[1]_input_0_0 ;
    wire \dffre_a0.cnt_reg[2]_input_0_0 ;
    wire \dffre_a0.cnt_reg[3]_input_0_0 ;
    wire \dffre_a0.cnt_reg[4]_input_0_0 ;
    wire \dffre_a0.cnt_reg[5]_input_0_0 ;
    wire \dffre_a0.cnt_reg[6]_input_0_0 ;
    wire \dffre_a0.cnt_reg[7]_input_0_0 ;
    wire \dffre_a1.cnt_reg[0]_input_0_0 ;
    wire \dffre_a1.cnt_reg[1]_input_0_0 ;
    wire \dffre_a1.cnt_reg[2]_input_0_0 ;
    wire \dffre_a1.cnt_reg[3]_input_0_0 ;
    wire \dffre_a1.cnt_reg[4]_input_0_0 ;
    wire \dffre_a1.cnt_reg[5]_input_0_0 ;
    wire \dffre_a1.cnt_reg[6]_input_0_0 ;
    wire \dffre_a1.cnt_reg[7]_input_0_0 ;
    wire \dffre_a10.cnt_reg[0]_input_0_0 ;
    wire \dffre_a10.cnt_reg[1]_input_0_0 ;
    wire \dffre_a10.cnt_reg[2]_input_0_0 ;
    wire \dffre_a10.cnt_reg[3]_input_0_0 ;
    wire \dffre_a10.cnt_reg[4]_input_0_0 ;
    wire \dffre_a10.cnt_reg[5]_input_0_0 ;
    wire \dffre_a10.cnt_reg[6]_input_0_0 ;
    wire \dffre_a10.cnt_reg[7]_input_0_0 ;
    wire \dffre_a11.cnt_reg[0]_input_0_0 ;
    wire \dffre_a11.cnt_reg[1]_input_0_0 ;
    wire \dffre_a11.cnt_reg[2]_input_0_0 ;
    wire \dffre_a11.cnt_reg[3]_input_0_0 ;
    wire \dffre_a11.cnt_reg[4]_input_0_0 ;
    wire \dffre_a11.cnt_reg[5]_input_0_0 ;
    wire \dffre_a11.cnt_reg[6]_input_0_0 ;
    wire \dffre_a11.cnt_reg[7]_input_0_0 ;
    wire \dffre_a12.cnt_reg[0]_input_0_0 ;
    wire \dffre_a12.cnt_reg[1]_input_0_0 ;
    wire \dffre_a12.cnt_reg[2]_input_0_0 ;
    wire \dffre_a12.cnt_reg[3]_input_0_0 ;
    wire \dffre_a12.cnt_reg[4]_input_0_0 ;
    wire \dffre_a12.cnt_reg[5]_input_0_0 ;
    wire \dffre_a12.cnt_reg[6]_input_0_0 ;
    wire \dffre_a12.cnt_reg[7]_input_0_0 ;
    wire \dffre_a13.cnt_reg[0]_input_0_0 ;
    wire \dffre_a13.cnt_reg[1]_input_0_0 ;
    wire \dffre_a13.cnt_reg[2]_input_0_0 ;
    wire \dffre_a13.cnt_reg[3]_input_0_0 ;
    wire \dffre_a13.cnt_reg[4]_input_0_0 ;
    wire \dffre_a13.cnt_reg[5]_input_0_0 ;
    wire \dffre_a13.cnt_reg[6]_input_0_0 ;
    wire \dffre_a13.cnt_reg[7]_input_0_0 ;
    wire \dffre_a14.cnt_reg[0]_input_0_0 ;
    wire \dffre_a14.cnt_reg[1]_input_0_0 ;
    wire \dffre_a14.cnt_reg[2]_input_0_0 ;
    wire \dffre_a14.cnt_reg[3]_input_0_0 ;
    wire \dffre_a14.cnt_reg[4]_input_0_0 ;
    wire \dffre_a14.cnt_reg[5]_input_0_0 ;
    wire \dffre_a14.cnt_reg[6]_input_0_0 ;
    wire \dffre_a14.cnt_reg[7]_input_0_0 ;
    wire \dffre_a15.cnt_reg[0]_input_0_0 ;
    wire \dffre_a15.cnt_reg[1]_input_0_0 ;
    wire \dffre_a15.cnt_reg[2]_input_0_0 ;
    wire \dffre_a15.cnt_reg[3]_input_0_0 ;
    wire \dffre_a15.cnt_reg[4]_input_0_0 ;
    wire \dffre_a15.cnt_reg[5]_input_0_0 ;
    wire \dffre_a15.cnt_reg[6]_input_0_0 ;
    wire \dffre_a15.cnt_reg[7]_input_0_0 ;
    wire \dffre_a2.cnt_reg[0]_input_0_0 ;
    wire \dffre_a2.cnt_reg[1]_input_0_0 ;
    wire \dffre_a2.cnt_reg[2]_input_0_0 ;
    wire \dffre_a2.cnt_reg[3]_input_0_0 ;
    wire \dffre_a2.cnt_reg[4]_input_0_0 ;
    wire \dffre_a2.cnt_reg[5]_input_0_0 ;
    wire \dffre_a2.cnt_reg[6]_input_0_0 ;
    wire \dffre_a2.cnt_reg[7]_input_0_0 ;
    wire \dffre_a3.cnt_reg[0]_input_0_0 ;
    wire \dffre_a3.cnt_reg[1]_input_0_0 ;
    wire \dffre_a3.cnt_reg[2]_input_0_0 ;
    wire \dffre_a3.cnt_reg[3]_input_0_0 ;
    wire \dffre_a3.cnt_reg[4]_input_0_0 ;
    wire \dffre_a3.cnt_reg[5]_input_0_0 ;
    wire \dffre_a3.cnt_reg[6]_input_0_0 ;
    wire \dffre_a3.cnt_reg[7]_input_0_0 ;
    wire \dffre_a4.cnt_reg[0]_input_0_0 ;
    wire \dffre_a4.cnt_reg[1]_input_0_0 ;
    wire \dffre_a4.cnt_reg[2]_input_0_0 ;
    wire \dffre_a4.cnt_reg[3]_input_0_0 ;
    wire \dffre_a4.cnt_reg[4]_input_0_0 ;
    wire \dffre_a4.cnt_reg[5]_input_0_0 ;
    wire \dffre_a4.cnt_reg[6]_input_0_0 ;
    wire \dffre_a4.cnt_reg[7]_input_0_0 ;
    wire \dffre_a5.cnt_reg[0]_input_0_0 ;
    wire \dffre_a5.cnt_reg[1]_input_0_0 ;
    wire \dffre_a5.cnt_reg[2]_input_0_0 ;
    wire \dffre_a5.cnt_reg[3]_input_0_0 ;
    wire \dffre_a5.cnt_reg[4]_input_0_0 ;
    wire \dffre_a5.cnt_reg[5]_input_0_0 ;
    wire \dffre_a5.cnt_reg[6]_input_0_0 ;
    wire \dffre_a5.cnt_reg[7]_input_0_0 ;
    wire \dffre_a6.cnt_reg[0]_input_0_0 ;
    wire \dffre_a6.cnt_reg[1]_input_0_0 ;
    wire \dffre_a6.cnt_reg[2]_input_0_0 ;
    wire \dffre_a6.cnt_reg[3]_input_0_0 ;
    wire \dffre_a6.cnt_reg[4]_input_0_0 ;
    wire \dffre_a6.cnt_reg[5]_input_0_0 ;
    wire \dffre_a6.cnt_reg[6]_input_0_0 ;
    wire \dffre_a6.cnt_reg[7]_input_0_0 ;
    wire \dffre_a7.cnt_reg[0]_input_0_0 ;
    wire \dffre_a7.cnt_reg[1]_input_0_0 ;
    wire \dffre_a7.cnt_reg[2]_input_0_0 ;
    wire \dffre_a7.cnt_reg[3]_input_0_0 ;
    wire \dffre_a7.cnt_reg[4]_input_0_0 ;
    wire \dffre_a7.cnt_reg[5]_input_0_0 ;
    wire \dffre_a7.cnt_reg[6]_input_0_0 ;
    wire \dffre_a7.cnt_reg[7]_input_0_0 ;
    wire \dffre_a8.cnt_reg[0]_input_0_0 ;
    wire \dffre_a8.cnt_reg[1]_input_0_0 ;
    wire \dffre_a8.cnt_reg[2]_input_0_0 ;
    wire \dffre_a8.cnt_reg[3]_input_0_0 ;
    wire \dffre_a8.cnt_reg[4]_input_0_0 ;
    wire \dffre_a8.cnt_reg[5]_input_0_0 ;
    wire \dffre_a8.cnt_reg[6]_input_0_0 ;
    wire \dffre_a8.cnt_reg[7]_input_0_0 ;
    wire \dffre_a9.cnt_reg[0]_input_0_0 ;
    wire \dffre_a9.cnt_reg[1]_input_0_0 ;
    wire \dffre_a9.cnt_reg[2]_input_0_0 ;
    wire \dffre_a9.cnt_reg[3]_input_0_0 ;
    wire \dffre_a9.cnt_reg[4]_input_0_0 ;
    wire \dffre_a9.cnt_reg[5]_input_0_0 ;
    wire \dffre_a9.cnt_reg[6]_input_0_0 ;
    wire \dffre_a9.cnt_reg[7]_input_0_0 ;
    wire \lut_$abc$3591$li7_li7_input_0_3 ;
    wire \lut_$abc$3591$li6_li6_input_0_1 ;
    wire \lut_$abc$3560$li6_li6_input_0_0 ;
    wire \lut_$abc$3560$li7_li7_input_0_2 ;
    wire \lut_$abc$3529$li6_li6_input_0_2 ;
    wire \lut_$abc$3529$li7_li7_input_0_2 ;
    wire \lut_$abc$3498$li6_li6_input_0_2 ;
    wire \lut_$abc$3498$li7_li7_input_0_2 ;
    wire \lut_$abc$3467$li6_li6_input_0_2 ;
    wire \lut_$abc$3467$li7_li7_input_0_2 ;
    wire \lut_$abc$3436$li6_li6_input_0_2 ;
    wire \lut_$abc$3436$li7_li7_input_0_2 ;
    wire \lut_$abc$3405$li6_li6_input_0_0 ;
    wire \lut_$abc$3405$li7_li7_input_0_2 ;
    wire \lut_$abc$3374$li7_li7_input_0_4 ;
    wire \lut_$abc$3374$li6_li6_input_0_4 ;
    wire \lut_$abc$3343$li6_li6_input_0_2 ;
    wire \lut_$abc$3343$li7_li7_input_0_2 ;
    wire \lut_$abc$3312$li7_li7_input_0_4 ;
    wire \lut_$abc$3312$li6_li6_input_0_4 ;
    wire \lut_$abc$3281$li6_li6_input_0_2 ;
    wire \lut_$abc$3281$li7_li7_input_0_2 ;
    wire \lut_$abc$3250$li6_li6_input_0_4 ;
    wire \lut_$abc$3250$li7_li7_input_0_4 ;
    wire \lut_$abc$3219$li6_li6_input_0_4 ;
    wire \lut_$abc$3219$li7_li7_input_0_4 ;
    wire \lut_$abc$3188$li6_li6_input_0_2 ;
    wire \lut_$abc$3188$li7_li7_input_0_2 ;
    wire \lut_$abc$3157$li7_li7_input_0_2 ;
    wire \lut_$abc$3157$li6_li6_input_0_2 ;
    wire \lut_$abc$3126$li6_li6_input_0_4 ;
    wire \lut_$abc$3126$li7_li7_input_0_4 ;

    //IO assignments
    assign \$auto$rs_design_edit.cc:878:execute$8220  = \$auto$rs_design_edit.cc:878:execute$8220_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$8221  = \$auto$rs_design_edit.cc:878:execute$8221_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$8222  = \$auto$rs_design_edit.cc:878:execute$8222_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$8223  = \$auto$rs_design_edit.cc:878:execute$8223_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$8224  = \$auto$rs_design_edit.cc:878:execute$8224_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$8225  = \$auto$rs_design_edit.cc:878:execute$8225_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$8226  = \$auto$rs_design_edit.cc:878:execute$8226_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$8227  = \$auto$rs_design_edit.cc:878:execute$8227_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$8228  = \$auto$rs_design_edit.cc:878:execute$8228_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$8229  = \$auto$rs_design_edit.cc:878:execute$8229_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$8230  = \$auto$rs_design_edit.cc:878:execute$8230_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$8231  = \$auto$rs_design_edit.cc:878:execute$8231_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$8232  = \$auto$rs_design_edit.cc:878:execute$8232_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$8233  = \$auto$rs_design_edit.cc:878:execute$8233_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$8234  = \$auto$rs_design_edit.cc:878:execute$8234_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$8235  = \$auto$rs_design_edit.cc:878:execute$8235_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$8236  = \$auto$rs_design_edit.cc:878:execute$8236_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$8237  = \$auto$rs_design_edit.cc:878:execute$8237_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$8238  = \$auto$rs_design_edit.cc:878:execute$8238_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$8239  = \$auto$rs_design_edit.cc:878:execute$8239_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$8240  = \$auto$rs_design_edit.cc:878:execute$8240_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$8241  = \$auto$rs_design_edit.cc:878:execute$8241_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$8242  = \$auto$rs_design_edit.cc:878:execute$8242_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$8243  = \$auto$rs_design_edit.cc:878:execute$8243_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$8244  = \$auto$rs_design_edit.cc:878:execute$8244_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$8245  = \$auto$rs_design_edit.cc:878:execute$8245_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$8246  = \$auto$rs_design_edit.cc:878:execute$8246_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$8247  = \$auto$rs_design_edit.cc:878:execute$8247_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$8248  = \$auto$rs_design_edit.cc:878:execute$8248_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$8249  = \$auto$rs_design_edit.cc:878:execute$8249_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$8250  = \$auto$rs_design_edit.cc:878:execute$8250_input_0_0 ;
    assign \$auto$rs_design_edit.cc:878:execute$8251  = \$auto$rs_design_edit.cc:878:execute$8251_input_0_0 ;
    assign \a0.cnt_reg[0]  = \a0.cnt_reg[0]_input_0_0 ;
    assign \a0.cnt_reg[1]  = \a0.cnt_reg[1]_input_0_0 ;
    assign \a0.cnt_reg[2]  = \a0.cnt_reg[2]_input_0_0 ;
    assign \a0.cnt_reg[3]  = \a0.cnt_reg[3]_input_0_0 ;
    assign \a0.cnt_reg[4]  = \a0.cnt_reg[4]_input_0_0 ;
    assign \a0.cnt_reg[5]  = \a0.cnt_reg[5]_input_0_0 ;
    assign \a0.cnt_reg[6]  = \a0.cnt_reg[6]_input_0_0 ;
    assign \a0.cnt_reg[7]  = \a0.cnt_reg[7]_input_0_0 ;
    assign \a1.cnt_reg[0]  = \a1.cnt_reg[0]_input_0_0 ;
    assign \a1.cnt_reg[1]  = \a1.cnt_reg[1]_input_0_0 ;
    assign \a1.cnt_reg[2]  = \a1.cnt_reg[2]_input_0_0 ;
    assign \a1.cnt_reg[3]  = \a1.cnt_reg[3]_input_0_0 ;
    assign \a1.cnt_reg[4]  = \a1.cnt_reg[4]_input_0_0 ;
    assign \a1.cnt_reg[5]  = \a1.cnt_reg[5]_input_0_0 ;
    assign \a1.cnt_reg[6]  = \a1.cnt_reg[6]_input_0_0 ;
    assign \a1.cnt_reg[7]  = \a1.cnt_reg[7]_input_0_0 ;
    assign \a10.cnt_reg[0]  = \a10.cnt_reg[0]_input_0_0 ;
    assign \a10.cnt_reg[1]  = \a10.cnt_reg[1]_input_0_0 ;
    assign \a10.cnt_reg[2]  = \a10.cnt_reg[2]_input_0_0 ;
    assign \a10.cnt_reg[3]  = \a10.cnt_reg[3]_input_0_0 ;
    assign \a10.cnt_reg[4]  = \a10.cnt_reg[4]_input_0_0 ;
    assign \a10.cnt_reg[5]  = \a10.cnt_reg[5]_input_0_0 ;
    assign \a10.cnt_reg[6]  = \a10.cnt_reg[6]_input_0_0 ;
    assign \a10.cnt_reg[7]  = \a10.cnt_reg[7]_input_0_0 ;
    assign \a11.cnt_reg[0]  = \a11.cnt_reg[0]_input_0_0 ;
    assign \a11.cnt_reg[1]  = \a11.cnt_reg[1]_input_0_0 ;
    assign \a11.cnt_reg[2]  = \a11.cnt_reg[2]_input_0_0 ;
    assign \a11.cnt_reg[3]  = \a11.cnt_reg[3]_input_0_0 ;
    assign \a11.cnt_reg[4]  = \a11.cnt_reg[4]_input_0_0 ;
    assign \a11.cnt_reg[5]  = \a11.cnt_reg[5]_input_0_0 ;
    assign \a11.cnt_reg[6]  = \a11.cnt_reg[6]_input_0_0 ;
    assign \a11.cnt_reg[7]  = \a11.cnt_reg[7]_input_0_0 ;
    assign \a12.cnt_reg[0]  = \a12.cnt_reg[0]_input_0_0 ;
    assign \a12.cnt_reg[1]  = \a12.cnt_reg[1]_input_0_0 ;
    assign \a12.cnt_reg[2]  = \a12.cnt_reg[2]_input_0_0 ;
    assign \a12.cnt_reg[3]  = \a12.cnt_reg[3]_input_0_0 ;
    assign \a12.cnt_reg[4]  = \a12.cnt_reg[4]_input_0_0 ;
    assign \a12.cnt_reg[5]  = \a12.cnt_reg[5]_input_0_0 ;
    assign \a12.cnt_reg[6]  = \a12.cnt_reg[6]_input_0_0 ;
    assign \a12.cnt_reg[7]  = \a12.cnt_reg[7]_input_0_0 ;
    assign \a13.cnt_reg[0]  = \a13.cnt_reg[0]_input_0_0 ;
    assign \a13.cnt_reg[1]  = \a13.cnt_reg[1]_input_0_0 ;
    assign \a13.cnt_reg[2]  = \a13.cnt_reg[2]_input_0_0 ;
    assign \a13.cnt_reg[3]  = \a13.cnt_reg[3]_input_0_0 ;
    assign \a13.cnt_reg[4]  = \a13.cnt_reg[4]_input_0_0 ;
    assign \a13.cnt_reg[5]  = \a13.cnt_reg[5]_input_0_0 ;
    assign \a13.cnt_reg[6]  = \a13.cnt_reg[6]_input_0_0 ;
    assign \a13.cnt_reg[7]  = \a13.cnt_reg[7]_input_0_0 ;
    assign \a14.cnt_reg[0]  = \a14.cnt_reg[0]_input_0_0 ;
    assign \a14.cnt_reg[1]  = \a14.cnt_reg[1]_input_0_0 ;
    assign \a14.cnt_reg[2]  = \a14.cnt_reg[2]_input_0_0 ;
    assign \a14.cnt_reg[3]  = \a14.cnt_reg[3]_input_0_0 ;
    assign \a14.cnt_reg[4]  = \a14.cnt_reg[4]_input_0_0 ;
    assign \a14.cnt_reg[5]  = \a14.cnt_reg[5]_input_0_0 ;
    assign \a14.cnt_reg[6]  = \a14.cnt_reg[6]_input_0_0 ;
    assign \a14.cnt_reg[7]  = \a14.cnt_reg[7]_input_0_0 ;
    assign \a15.cnt_reg[0]  = \a15.cnt_reg[0]_input_0_0 ;
    assign \a15.cnt_reg[1]  = \a15.cnt_reg[1]_input_0_0 ;
    assign \a15.cnt_reg[2]  = \a15.cnt_reg[2]_input_0_0 ;
    assign \a15.cnt_reg[3]  = \a15.cnt_reg[3]_input_0_0 ;
    assign \a15.cnt_reg[4]  = \a15.cnt_reg[4]_input_0_0 ;
    assign \a15.cnt_reg[5]  = \a15.cnt_reg[5]_input_0_0 ;
    assign \a15.cnt_reg[6]  = \a15.cnt_reg[6]_input_0_0 ;
    assign \a15.cnt_reg[7]  = \a15.cnt_reg[7]_input_0_0 ;
    assign \a2.cnt_reg[0]  = \a2.cnt_reg[0]_input_0_0 ;
    assign \a2.cnt_reg[1]  = \a2.cnt_reg[1]_input_0_0 ;
    assign \a2.cnt_reg[2]  = \a2.cnt_reg[2]_input_0_0 ;
    assign \a2.cnt_reg[3]  = \a2.cnt_reg[3]_input_0_0 ;
    assign \a2.cnt_reg[4]  = \a2.cnt_reg[4]_input_0_0 ;
    assign \a2.cnt_reg[5]  = \a2.cnt_reg[5]_input_0_0 ;
    assign \a2.cnt_reg[6]  = \a2.cnt_reg[6]_input_0_0 ;
    assign \a2.cnt_reg[7]  = \a2.cnt_reg[7]_input_0_0 ;
    assign \a3.cnt_reg[0]  = \a3.cnt_reg[0]_input_0_0 ;
    assign \a3.cnt_reg[1]  = \a3.cnt_reg[1]_input_0_0 ;
    assign \a3.cnt_reg[2]  = \a3.cnt_reg[2]_input_0_0 ;
    assign \a3.cnt_reg[3]  = \a3.cnt_reg[3]_input_0_0 ;
    assign \a3.cnt_reg[4]  = \a3.cnt_reg[4]_input_0_0 ;
    assign \a3.cnt_reg[5]  = \a3.cnt_reg[5]_input_0_0 ;
    assign \a3.cnt_reg[6]  = \a3.cnt_reg[6]_input_0_0 ;
    assign \a3.cnt_reg[7]  = \a3.cnt_reg[7]_input_0_0 ;
    assign \a4.cnt_reg[0]  = \a4.cnt_reg[0]_input_0_0 ;
    assign \a4.cnt_reg[1]  = \a4.cnt_reg[1]_input_0_0 ;
    assign \a4.cnt_reg[2]  = \a4.cnt_reg[2]_input_0_0 ;
    assign \a4.cnt_reg[3]  = \a4.cnt_reg[3]_input_0_0 ;
    assign \a4.cnt_reg[4]  = \a4.cnt_reg[4]_input_0_0 ;
    assign \a4.cnt_reg[5]  = \a4.cnt_reg[5]_input_0_0 ;
    assign \a4.cnt_reg[6]  = \a4.cnt_reg[6]_input_0_0 ;
    assign \a4.cnt_reg[7]  = \a4.cnt_reg[7]_input_0_0 ;
    assign \a5.cnt_reg[0]  = \a5.cnt_reg[0]_input_0_0 ;
    assign \a5.cnt_reg[1]  = \a5.cnt_reg[1]_input_0_0 ;
    assign \a5.cnt_reg[2]  = \a5.cnt_reg[2]_input_0_0 ;
    assign \a5.cnt_reg[3]  = \a5.cnt_reg[3]_input_0_0 ;
    assign \a5.cnt_reg[4]  = \a5.cnt_reg[4]_input_0_0 ;
    assign \a5.cnt_reg[5]  = \a5.cnt_reg[5]_input_0_0 ;
    assign \a5.cnt_reg[6]  = \a5.cnt_reg[6]_input_0_0 ;
    assign \a5.cnt_reg[7]  = \a5.cnt_reg[7]_input_0_0 ;
    assign \a6.cnt_reg[0]  = \a6.cnt_reg[0]_input_0_0 ;
    assign \a6.cnt_reg[1]  = \a6.cnt_reg[1]_input_0_0 ;
    assign \a6.cnt_reg[2]  = \a6.cnt_reg[2]_input_0_0 ;
    assign \a6.cnt_reg[3]  = \a6.cnt_reg[3]_input_0_0 ;
    assign \a6.cnt_reg[4]  = \a6.cnt_reg[4]_input_0_0 ;
    assign \a6.cnt_reg[5]  = \a6.cnt_reg[5]_input_0_0 ;
    assign \a6.cnt_reg[6]  = \a6.cnt_reg[6]_input_0_0 ;
    assign \a6.cnt_reg[7]  = \a6.cnt_reg[7]_input_0_0 ;
    assign \a7.cnt_reg[0]  = \a7.cnt_reg[0]_input_0_0 ;
    assign \a7.cnt_reg[1]  = \a7.cnt_reg[1]_input_0_0 ;
    assign \a7.cnt_reg[2]  = \a7.cnt_reg[2]_input_0_0 ;
    assign \a7.cnt_reg[3]  = \a7.cnt_reg[3]_input_0_0 ;
    assign \a7.cnt_reg[4]  = \a7.cnt_reg[4]_input_0_0 ;
    assign \a7.cnt_reg[5]  = \a7.cnt_reg[5]_input_0_0 ;
    assign \a7.cnt_reg[6]  = \a7.cnt_reg[6]_input_0_0 ;
    assign \a7.cnt_reg[7]  = \a7.cnt_reg[7]_input_0_0 ;
    assign \a8.cnt_reg[0]  = \a8.cnt_reg[0]_input_0_0 ;
    assign \a8.cnt_reg[1]  = \a8.cnt_reg[1]_input_0_0 ;
    assign \a8.cnt_reg[2]  = \a8.cnt_reg[2]_input_0_0 ;
    assign \a8.cnt_reg[3]  = \a8.cnt_reg[3]_input_0_0 ;
    assign \a8.cnt_reg[4]  = \a8.cnt_reg[4]_input_0_0 ;
    assign \a8.cnt_reg[5]  = \a8.cnt_reg[5]_input_0_0 ;
    assign \a8.cnt_reg[6]  = \a8.cnt_reg[6]_input_0_0 ;
    assign \a8.cnt_reg[7]  = \a8.cnt_reg[7]_input_0_0 ;
    assign \a9.cnt_reg[0]  = \a9.cnt_reg[0]_input_0_0 ;
    assign \a9.cnt_reg[1]  = \a9.cnt_reg[1]_input_0_0 ;
    assign \a9.cnt_reg[2]  = \a9.cnt_reg[2]_input_0_0 ;
    assign \a9.cnt_reg[3]  = \a9.cnt_reg[3]_input_0_0 ;
    assign \a9.cnt_reg[4]  = \a9.cnt_reg[4]_input_0_0 ;
    assign \a9.cnt_reg[5]  = \a9.cnt_reg[5]_input_0_0 ;
    assign \a9.cnt_reg[6]  = \a9.cnt_reg[6]_input_0_0 ;
    assign \a9.cnt_reg[7]  = \a9.cnt_reg[7]_input_0_0 ;
    assign \$auto$clkbufmap.cc:317:execute$7854_output_0_0  = \$auto$clkbufmap.cc:317:execute$7854 ;
    assign \$auto$clkbufmap.cc:317:execute$7857_output_0_0  = \$auto$clkbufmap.cc:317:execute$7857 ;
    assign \$auto$clkbufmap.cc:317:execute$7860_output_0_0  = \$auto$clkbufmap.cc:317:execute$7860 ;
    assign \$auto$clkbufmap.cc:317:execute$7863_output_0_0  = \$auto$clkbufmap.cc:317:execute$7863 ;
    assign \$auto$clkbufmap.cc:317:execute$7866_output_0_0  = \$auto$clkbufmap.cc:317:execute$7866 ;
    assign \$auto$clkbufmap.cc:317:execute$7869_output_0_0  = \$auto$clkbufmap.cc:317:execute$7869 ;
    assign \$auto$clkbufmap.cc:317:execute$7872_output_0_0  = \$auto$clkbufmap.cc:317:execute$7872 ;
    assign \$auto$clkbufmap.cc:317:execute$7875_output_0_0  = \$auto$clkbufmap.cc:317:execute$7875 ;
    assign \$auto$clkbufmap.cc:317:execute$7878_output_0_0  = \$auto$clkbufmap.cc:317:execute$7878 ;
    assign \$auto$clkbufmap.cc:317:execute$7881_output_0_0  = \$auto$clkbufmap.cc:317:execute$7881 ;
    assign \$auto$clkbufmap.cc:317:execute$7884_output_0_0  = \$auto$clkbufmap.cc:317:execute$7884 ;
    assign \$auto$clkbufmap.cc:317:execute$7887_output_0_0  = \$auto$clkbufmap.cc:317:execute$7887 ;
    assign \$auto$clkbufmap.cc:317:execute$7890_output_0_0  = \$auto$clkbufmap.cc:317:execute$7890 ;
    assign \$auto$clkbufmap.cc:317:execute$7893_output_0_0  = \$auto$clkbufmap.cc:317:execute$7893 ;
    assign \$auto$clkbufmap.cc:317:execute$7896_output_0_0  = \$auto$clkbufmap.cc:317:execute$7896 ;
    assign \$auto$clkbufmap.cc:317:execute$7899_output_0_0  = \$auto$clkbufmap.cc:317:execute$7899 ;
    assign \$iopadmap$reset0_output_0_0  = \$iopadmap$reset0 ;
    assign \$iopadmap$reset1_output_0_0  = \$iopadmap$reset1 ;
    assign \$iopadmap$reset10_output_0_0  = \$iopadmap$reset10 ;
    assign \$iopadmap$reset11_output_0_0  = \$iopadmap$reset11 ;
    assign \$iopadmap$reset12_output_0_0  = \$iopadmap$reset12 ;
    assign \$iopadmap$reset13_output_0_0  = \$iopadmap$reset13 ;
    assign \$iopadmap$reset14_output_0_0  = \$iopadmap$reset14 ;
    assign \$iopadmap$reset15_output_0_0  = \$iopadmap$reset15 ;
    assign \$iopadmap$reset2_output_0_0  = \$iopadmap$reset2 ;
    assign \$iopadmap$reset3_output_0_0  = \$iopadmap$reset3 ;
    assign \$iopadmap$reset4_output_0_0  = \$iopadmap$reset4 ;
    assign \$iopadmap$reset5_output_0_0  = \$iopadmap$reset5 ;
    assign \$iopadmap$reset6_output_0_0  = \$iopadmap$reset6 ;
    assign \$iopadmap$reset7_output_0_0  = \$iopadmap$reset7 ;
    assign \$iopadmap$reset8_output_0_0  = \$iopadmap$reset8 ;
    assign \$iopadmap$reset9_output_0_0  = \$iopadmap$reset9 ;

    //Interconnect
    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7854_output_0_0_to_dffre_a0.cnt_reg[2]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7854_output_0_0 ),
        .dataout(\dffre_a0.cnt_reg[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7854_output_0_0_to_dffre_a0.cnt_reg[6]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7854_output_0_0 ),
        .dataout(\dffre_a0.cnt_reg[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7854_output_0_0_to_dffre_a0.cnt_reg[7]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7854_output_0_0 ),
        .dataout(\dffre_a0.cnt_reg[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7854_output_0_0_to_dffre_a0.cnt_reg[1]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7854_output_0_0 ),
        .dataout(\dffre_a0.cnt_reg[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7854_output_0_0_to_dffre_a0.cnt_reg[0]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7854_output_0_0 ),
        .dataout(\dffre_a0.cnt_reg[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7854_output_0_0_to_dffre_a0.cnt_reg[3]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7854_output_0_0 ),
        .dataout(\dffre_a0.cnt_reg[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7854_output_0_0_to_dffre_a0.cnt_reg[4]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7854_output_0_0 ),
        .dataout(\dffre_a0.cnt_reg[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7854_output_0_0_to_dffre_a0.cnt_reg[5]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7854_output_0_0 ),
        .dataout(\dffre_a0.cnt_reg[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7857_output_0_0_to_dffre_a1.cnt_reg[3]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7857_output_0_0 ),
        .dataout(\dffre_a1.cnt_reg[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7857_output_0_0_to_dffre_a1.cnt_reg[4]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7857_output_0_0 ),
        .dataout(\dffre_a1.cnt_reg[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7857_output_0_0_to_dffre_a1.cnt_reg[5]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7857_output_0_0 ),
        .dataout(\dffre_a1.cnt_reg[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7857_output_0_0_to_dffre_a1.cnt_reg[1]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7857_output_0_0 ),
        .dataout(\dffre_a1.cnt_reg[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7857_output_0_0_to_dffre_a1.cnt_reg[7]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7857_output_0_0 ),
        .dataout(\dffre_a1.cnt_reg[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7857_output_0_0_to_dffre_a1.cnt_reg[6]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7857_output_0_0 ),
        .dataout(\dffre_a1.cnt_reg[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7857_output_0_0_to_dffre_a1.cnt_reg[2]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7857_output_0_0 ),
        .dataout(\dffre_a1.cnt_reg[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7857_output_0_0_to_dffre_a1.cnt_reg[0]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7857_output_0_0 ),
        .dataout(\dffre_a1.cnt_reg[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7860_output_0_0_to_dffre_a10.cnt_reg[3]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7860_output_0_0 ),
        .dataout(\dffre_a10.cnt_reg[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7860_output_0_0_to_dffre_a10.cnt_reg[4]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7860_output_0_0 ),
        .dataout(\dffre_a10.cnt_reg[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7860_output_0_0_to_dffre_a10.cnt_reg[5]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7860_output_0_0 ),
        .dataout(\dffre_a10.cnt_reg[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7860_output_0_0_to_dffre_a10.cnt_reg[2]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7860_output_0_0 ),
        .dataout(\dffre_a10.cnt_reg[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7860_output_0_0_to_dffre_a10.cnt_reg[0]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7860_output_0_0 ),
        .dataout(\dffre_a10.cnt_reg[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7860_output_0_0_to_dffre_a10.cnt_reg[6]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7860_output_0_0 ),
        .dataout(\dffre_a10.cnt_reg[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7860_output_0_0_to_dffre_a10.cnt_reg[1]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7860_output_0_0 ),
        .dataout(\dffre_a10.cnt_reg[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7860_output_0_0_to_dffre_a10.cnt_reg[7]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7860_output_0_0 ),
        .dataout(\dffre_a10.cnt_reg[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7863_output_0_0_to_dffre_a11.cnt_reg[3]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7863_output_0_0 ),
        .dataout(\dffre_a11.cnt_reg[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7863_output_0_0_to_dffre_a11.cnt_reg[4]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7863_output_0_0 ),
        .dataout(\dffre_a11.cnt_reg[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7863_output_0_0_to_dffre_a11.cnt_reg[5]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7863_output_0_0 ),
        .dataout(\dffre_a11.cnt_reg[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7863_output_0_0_to_dffre_a11.cnt_reg[6]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7863_output_0_0 ),
        .dataout(\dffre_a11.cnt_reg[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7863_output_0_0_to_dffre_a11.cnt_reg[2]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7863_output_0_0 ),
        .dataout(\dffre_a11.cnt_reg[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7863_output_0_0_to_dffre_a11.cnt_reg[0]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7863_output_0_0 ),
        .dataout(\dffre_a11.cnt_reg[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7863_output_0_0_to_dffre_a11.cnt_reg[1]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7863_output_0_0 ),
        .dataout(\dffre_a11.cnt_reg[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7863_output_0_0_to_dffre_a11.cnt_reg[7]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7863_output_0_0 ),
        .dataout(\dffre_a11.cnt_reg[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7866_output_0_0_to_dffre_a12.cnt_reg[3]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7866_output_0_0 ),
        .dataout(\dffre_a12.cnt_reg[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7866_output_0_0_to_dffre_a12.cnt_reg[4]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7866_output_0_0 ),
        .dataout(\dffre_a12.cnt_reg[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7866_output_0_0_to_dffre_a12.cnt_reg[5]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7866_output_0_0 ),
        .dataout(\dffre_a12.cnt_reg[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7866_output_0_0_to_dffre_a12.cnt_reg[6]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7866_output_0_0 ),
        .dataout(\dffre_a12.cnt_reg[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7866_output_0_0_to_dffre_a12.cnt_reg[2]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7866_output_0_0 ),
        .dataout(\dffre_a12.cnt_reg[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7866_output_0_0_to_dffre_a12.cnt_reg[0]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7866_output_0_0 ),
        .dataout(\dffre_a12.cnt_reg[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7866_output_0_0_to_dffre_a12.cnt_reg[1]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7866_output_0_0 ),
        .dataout(\dffre_a12.cnt_reg[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7866_output_0_0_to_dffre_a12.cnt_reg[7]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7866_output_0_0 ),
        .dataout(\dffre_a12.cnt_reg[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7869_output_0_0_to_dffre_a13.cnt_reg[4]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7869_output_0_0 ),
        .dataout(\dffre_a13.cnt_reg[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7869_output_0_0_to_dffre_a13.cnt_reg[1]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7869_output_0_0 ),
        .dataout(\dffre_a13.cnt_reg[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7869_output_0_0_to_dffre_a13.cnt_reg[5]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7869_output_0_0 ),
        .dataout(\dffre_a13.cnt_reg[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7869_output_0_0_to_dffre_a13.cnt_reg[2]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7869_output_0_0 ),
        .dataout(\dffre_a13.cnt_reg[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7869_output_0_0_to_dffre_a13.cnt_reg[3]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7869_output_0_0 ),
        .dataout(\dffre_a13.cnt_reg[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7869_output_0_0_to_dffre_a13.cnt_reg[6]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7869_output_0_0 ),
        .dataout(\dffre_a13.cnt_reg[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7869_output_0_0_to_dffre_a13.cnt_reg[0]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7869_output_0_0 ),
        .dataout(\dffre_a13.cnt_reg[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7869_output_0_0_to_dffre_a13.cnt_reg[7]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7869_output_0_0 ),
        .dataout(\dffre_a13.cnt_reg[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7872_output_0_0_to_dffre_a14.cnt_reg[4]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7872_output_0_0 ),
        .dataout(\dffre_a14.cnt_reg[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7872_output_0_0_to_dffre_a14.cnt_reg[3]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7872_output_0_0 ),
        .dataout(\dffre_a14.cnt_reg[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7872_output_0_0_to_dffre_a14.cnt_reg[5]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7872_output_0_0 ),
        .dataout(\dffre_a14.cnt_reg[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7872_output_0_0_to_dffre_a14.cnt_reg[1]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7872_output_0_0 ),
        .dataout(\dffre_a14.cnt_reg[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7872_output_0_0_to_dffre_a14.cnt_reg[2]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7872_output_0_0 ),
        .dataout(\dffre_a14.cnt_reg[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7872_output_0_0_to_dffre_a14.cnt_reg[0]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7872_output_0_0 ),
        .dataout(\dffre_a14.cnt_reg[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7872_output_0_0_to_dffre_a14.cnt_reg[7]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7872_output_0_0 ),
        .dataout(\dffre_a14.cnt_reg[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7872_output_0_0_to_dffre_a14.cnt_reg[6]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7872_output_0_0 ),
        .dataout(\dffre_a14.cnt_reg[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7875_output_0_0_to_dffre_a15.cnt_reg[1]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7875_output_0_0 ),
        .dataout(\dffre_a15.cnt_reg[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7875_output_0_0_to_dffre_a15.cnt_reg[4]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7875_output_0_0 ),
        .dataout(\dffre_a15.cnt_reg[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7875_output_0_0_to_dffre_a15.cnt_reg[5]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7875_output_0_0 ),
        .dataout(\dffre_a15.cnt_reg[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7875_output_0_0_to_dffre_a15.cnt_reg[2]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7875_output_0_0 ),
        .dataout(\dffre_a15.cnt_reg[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7875_output_0_0_to_dffre_a15.cnt_reg[3]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7875_output_0_0 ),
        .dataout(\dffre_a15.cnt_reg[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7875_output_0_0_to_dffre_a15.cnt_reg[6]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7875_output_0_0 ),
        .dataout(\dffre_a15.cnt_reg[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7875_output_0_0_to_dffre_a15.cnt_reg[0]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7875_output_0_0 ),
        .dataout(\dffre_a15.cnt_reg[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7875_output_0_0_to_dffre_a15.cnt_reg[7]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7875_output_0_0 ),
        .dataout(\dffre_a15.cnt_reg[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7878_output_0_0_to_dffre_a2.cnt_reg[4]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7878_output_0_0 ),
        .dataout(\dffre_a2.cnt_reg[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7878_output_0_0_to_dffre_a2.cnt_reg[3]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7878_output_0_0 ),
        .dataout(\dffre_a2.cnt_reg[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7878_output_0_0_to_dffre_a2.cnt_reg[5]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7878_output_0_0 ),
        .dataout(\dffre_a2.cnt_reg[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7878_output_0_0_to_dffre_a2.cnt_reg[1]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7878_output_0_0 ),
        .dataout(\dffre_a2.cnt_reg[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7878_output_0_0_to_dffre_a2.cnt_reg[2]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7878_output_0_0 ),
        .dataout(\dffre_a2.cnt_reg[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7878_output_0_0_to_dffre_a2.cnt_reg[0]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7878_output_0_0 ),
        .dataout(\dffre_a2.cnt_reg[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7878_output_0_0_to_dffre_a2.cnt_reg[7]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7878_output_0_0 ),
        .dataout(\dffre_a2.cnt_reg[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7878_output_0_0_to_dffre_a2.cnt_reg[6]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7878_output_0_0 ),
        .dataout(\dffre_a2.cnt_reg[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7881_output_0_0_to_dffre_a3.cnt_reg[2]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7881_output_0_0 ),
        .dataout(\dffre_a3.cnt_reg[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7881_output_0_0_to_dffre_a3.cnt_reg[1]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7881_output_0_0 ),
        .dataout(\dffre_a3.cnt_reg[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7881_output_0_0_to_dffre_a3.cnt_reg[5]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7881_output_0_0 ),
        .dataout(\dffre_a3.cnt_reg[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7881_output_0_0_to_dffre_a3.cnt_reg[3]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7881_output_0_0 ),
        .dataout(\dffre_a3.cnt_reg[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7881_output_0_0_to_dffre_a3.cnt_reg[4]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7881_output_0_0 ),
        .dataout(\dffre_a3.cnt_reg[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7881_output_0_0_to_dffre_a3.cnt_reg[6]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7881_output_0_0 ),
        .dataout(\dffre_a3.cnt_reg[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7881_output_0_0_to_dffre_a3.cnt_reg[0]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7881_output_0_0 ),
        .dataout(\dffre_a3.cnt_reg[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7881_output_0_0_to_dffre_a3.cnt_reg[7]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7881_output_0_0 ),
        .dataout(\dffre_a3.cnt_reg[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7884_output_0_0_to_dffre_a4.cnt_reg[4]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7884_output_0_0 ),
        .dataout(\dffre_a4.cnt_reg[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7884_output_0_0_to_dffre_a4.cnt_reg[1]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7884_output_0_0 ),
        .dataout(\dffre_a4.cnt_reg[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7884_output_0_0_to_dffre_a4.cnt_reg[5]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7884_output_0_0 ),
        .dataout(\dffre_a4.cnt_reg[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7884_output_0_0_to_dffre_a4.cnt_reg[3]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7884_output_0_0 ),
        .dataout(\dffre_a4.cnt_reg[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7884_output_0_0_to_dffre_a4.cnt_reg[2]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7884_output_0_0 ),
        .dataout(\dffre_a4.cnt_reg[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7884_output_0_0_to_dffre_a4.cnt_reg[6]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7884_output_0_0 ),
        .dataout(\dffre_a4.cnt_reg[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7884_output_0_0_to_dffre_a4.cnt_reg[0]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7884_output_0_0 ),
        .dataout(\dffre_a4.cnt_reg[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7884_output_0_0_to_dffre_a4.cnt_reg[7]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7884_output_0_0 ),
        .dataout(\dffre_a4.cnt_reg[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7887_output_0_0_to_dffre_a5.cnt_reg[4]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7887_output_0_0 ),
        .dataout(\dffre_a5.cnt_reg[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7887_output_0_0_to_dffre_a5.cnt_reg[1]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7887_output_0_0 ),
        .dataout(\dffre_a5.cnt_reg[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7887_output_0_0_to_dffre_a5.cnt_reg[5]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7887_output_0_0 ),
        .dataout(\dffre_a5.cnt_reg[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7887_output_0_0_to_dffre_a5.cnt_reg[2]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7887_output_0_0 ),
        .dataout(\dffre_a5.cnt_reg[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7887_output_0_0_to_dffre_a5.cnt_reg[3]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7887_output_0_0 ),
        .dataout(\dffre_a5.cnt_reg[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7887_output_0_0_to_dffre_a5.cnt_reg[6]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7887_output_0_0 ),
        .dataout(\dffre_a5.cnt_reg[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7887_output_0_0_to_dffre_a5.cnt_reg[0]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7887_output_0_0 ),
        .dataout(\dffre_a5.cnt_reg[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7887_output_0_0_to_dffre_a5.cnt_reg[7]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7887_output_0_0 ),
        .dataout(\dffre_a5.cnt_reg[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7890_output_0_0_to_dffre_a6.cnt_reg[3]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7890_output_0_0 ),
        .dataout(\dffre_a6.cnt_reg[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7890_output_0_0_to_dffre_a6.cnt_reg[1]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7890_output_0_0 ),
        .dataout(\dffre_a6.cnt_reg[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7890_output_0_0_to_dffre_a6.cnt_reg[5]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7890_output_0_0 ),
        .dataout(\dffre_a6.cnt_reg[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7890_output_0_0_to_dffre_a6.cnt_reg[4]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7890_output_0_0 ),
        .dataout(\dffre_a6.cnt_reg[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7890_output_0_0_to_dffre_a6.cnt_reg[2]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7890_output_0_0 ),
        .dataout(\dffre_a6.cnt_reg[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7890_output_0_0_to_dffre_a6.cnt_reg[6]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7890_output_0_0 ),
        .dataout(\dffre_a6.cnt_reg[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7890_output_0_0_to_dffre_a6.cnt_reg[0]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7890_output_0_0 ),
        .dataout(\dffre_a6.cnt_reg[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7890_output_0_0_to_dffre_a6.cnt_reg[7]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7890_output_0_0 ),
        .dataout(\dffre_a6.cnt_reg[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7893_output_0_0_to_dffre_a7.cnt_reg[4]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7893_output_0_0 ),
        .dataout(\dffre_a7.cnt_reg[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7893_output_0_0_to_dffre_a7.cnt_reg[1]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7893_output_0_0 ),
        .dataout(\dffre_a7.cnt_reg[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7893_output_0_0_to_dffre_a7.cnt_reg[5]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7893_output_0_0 ),
        .dataout(\dffre_a7.cnt_reg[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7893_output_0_0_to_dffre_a7.cnt_reg[2]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7893_output_0_0 ),
        .dataout(\dffre_a7.cnt_reg[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7893_output_0_0_to_dffre_a7.cnt_reg[3]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7893_output_0_0 ),
        .dataout(\dffre_a7.cnt_reg[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7893_output_0_0_to_dffre_a7.cnt_reg[6]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7893_output_0_0 ),
        .dataout(\dffre_a7.cnt_reg[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7893_output_0_0_to_dffre_a7.cnt_reg[0]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7893_output_0_0 ),
        .dataout(\dffre_a7.cnt_reg[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7893_output_0_0_to_dffre_a7.cnt_reg[7]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7893_output_0_0 ),
        .dataout(\dffre_a7.cnt_reg[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7896_output_0_0_to_dffre_a8.cnt_reg[3]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7896_output_0_0 ),
        .dataout(\dffre_a8.cnt_reg[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7896_output_0_0_to_dffre_a8.cnt_reg[1]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7896_output_0_0 ),
        .dataout(\dffre_a8.cnt_reg[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7896_output_0_0_to_dffre_a8.cnt_reg[5]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7896_output_0_0 ),
        .dataout(\dffre_a8.cnt_reg[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7896_output_0_0_to_dffre_a8.cnt_reg[2]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7896_output_0_0 ),
        .dataout(\dffre_a8.cnt_reg[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7896_output_0_0_to_dffre_a8.cnt_reg[4]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7896_output_0_0 ),
        .dataout(\dffre_a8.cnt_reg[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7896_output_0_0_to_dffre_a8.cnt_reg[6]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7896_output_0_0 ),
        .dataout(\dffre_a8.cnt_reg[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7896_output_0_0_to_dffre_a8.cnt_reg[0]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7896_output_0_0 ),
        .dataout(\dffre_a8.cnt_reg[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7896_output_0_0_to_dffre_a8.cnt_reg[7]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7896_output_0_0 ),
        .dataout(\dffre_a8.cnt_reg[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7899_output_0_0_to_dffre_a9.cnt_reg[7]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7899_output_0_0 ),
        .dataout(\dffre_a9.cnt_reg[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7899_output_0_0_to_dffre_a9.cnt_reg[3]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7899_output_0_0 ),
        .dataout(\dffre_a9.cnt_reg[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7899_output_0_0_to_dffre_a9.cnt_reg[4]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7899_output_0_0 ),
        .dataout(\dffre_a9.cnt_reg[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7899_output_0_0_to_dffre_a9.cnt_reg[1]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7899_output_0_0 ),
        .dataout(\dffre_a9.cnt_reg[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7899_output_0_0_to_dffre_a9.cnt_reg[2]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7899_output_0_0 ),
        .dataout(\dffre_a9.cnt_reg[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7899_output_0_0_to_dffre_a9.cnt_reg[0]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7899_output_0_0 ),
        .dataout(\dffre_a9.cnt_reg[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7899_output_0_0_to_dffre_a9.cnt_reg[6]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7899_output_0_0 ),
        .dataout(\dffre_a9.cnt_reg[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$7899_output_0_0_to_dffre_a9.cnt_reg[5]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$7899_output_0_0 ),
        .dataout(\dffre_a9.cnt_reg[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset0_output_0_0_to_dffre_a0.cnt_reg[2]_input_1_0  (
        .datain(\$iopadmap$reset0_output_0_0 ),
        .dataout(\dffre_a0.cnt_reg[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset0_output_0_0_to_dffre_a0.cnt_reg[6]_input_1_0  (
        .datain(\$iopadmap$reset0_output_0_0 ),
        .dataout(\dffre_a0.cnt_reg[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset0_output_0_0_to_dffre_a0.cnt_reg[7]_input_1_0  (
        .datain(\$iopadmap$reset0_output_0_0 ),
        .dataout(\dffre_a0.cnt_reg[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset0_output_0_0_to_dffre_a0.cnt_reg[1]_input_1_0  (
        .datain(\$iopadmap$reset0_output_0_0 ),
        .dataout(\dffre_a0.cnt_reg[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset0_output_0_0_to_dffre_a0.cnt_reg[0]_input_1_0  (
        .datain(\$iopadmap$reset0_output_0_0 ),
        .dataout(\dffre_a0.cnt_reg[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset0_output_0_0_to_dffre_a0.cnt_reg[3]_input_1_0  (
        .datain(\$iopadmap$reset0_output_0_0 ),
        .dataout(\dffre_a0.cnt_reg[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset0_output_0_0_to_dffre_a0.cnt_reg[4]_input_1_0  (
        .datain(\$iopadmap$reset0_output_0_0 ),
        .dataout(\dffre_a0.cnt_reg[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset0_output_0_0_to_dffre_a0.cnt_reg[5]_input_1_0  (
        .datain(\$iopadmap$reset0_output_0_0 ),
        .dataout(\dffre_a0.cnt_reg[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset1_output_0_0_to_dffre_a1.cnt_reg[3]_input_1_0  (
        .datain(\$iopadmap$reset1_output_0_0 ),
        .dataout(\dffre_a1.cnt_reg[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset1_output_0_0_to_dffre_a1.cnt_reg[4]_input_1_0  (
        .datain(\$iopadmap$reset1_output_0_0 ),
        .dataout(\dffre_a1.cnt_reg[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset1_output_0_0_to_dffre_a1.cnt_reg[5]_input_1_0  (
        .datain(\$iopadmap$reset1_output_0_0 ),
        .dataout(\dffre_a1.cnt_reg[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset1_output_0_0_to_dffre_a1.cnt_reg[1]_input_1_0  (
        .datain(\$iopadmap$reset1_output_0_0 ),
        .dataout(\dffre_a1.cnt_reg[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset1_output_0_0_to_dffre_a1.cnt_reg[7]_input_1_0  (
        .datain(\$iopadmap$reset1_output_0_0 ),
        .dataout(\dffre_a1.cnt_reg[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset1_output_0_0_to_dffre_a1.cnt_reg[6]_input_1_0  (
        .datain(\$iopadmap$reset1_output_0_0 ),
        .dataout(\dffre_a1.cnt_reg[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset1_output_0_0_to_dffre_a1.cnt_reg[2]_input_1_0  (
        .datain(\$iopadmap$reset1_output_0_0 ),
        .dataout(\dffre_a1.cnt_reg[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset1_output_0_0_to_dffre_a1.cnt_reg[0]_input_1_0  (
        .datain(\$iopadmap$reset1_output_0_0 ),
        .dataout(\dffre_a1.cnt_reg[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset10_output_0_0_to_dffre_a10.cnt_reg[3]_input_1_0  (
        .datain(\$iopadmap$reset10_output_0_0 ),
        .dataout(\dffre_a10.cnt_reg[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset10_output_0_0_to_dffre_a10.cnt_reg[4]_input_1_0  (
        .datain(\$iopadmap$reset10_output_0_0 ),
        .dataout(\dffre_a10.cnt_reg[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset10_output_0_0_to_dffre_a10.cnt_reg[5]_input_1_0  (
        .datain(\$iopadmap$reset10_output_0_0 ),
        .dataout(\dffre_a10.cnt_reg[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset10_output_0_0_to_dffre_a10.cnt_reg[2]_input_1_0  (
        .datain(\$iopadmap$reset10_output_0_0 ),
        .dataout(\dffre_a10.cnt_reg[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset10_output_0_0_to_dffre_a10.cnt_reg[0]_input_1_0  (
        .datain(\$iopadmap$reset10_output_0_0 ),
        .dataout(\dffre_a10.cnt_reg[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset10_output_0_0_to_dffre_a10.cnt_reg[6]_input_1_0  (
        .datain(\$iopadmap$reset10_output_0_0 ),
        .dataout(\dffre_a10.cnt_reg[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset10_output_0_0_to_dffre_a10.cnt_reg[1]_input_1_0  (
        .datain(\$iopadmap$reset10_output_0_0 ),
        .dataout(\dffre_a10.cnt_reg[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset10_output_0_0_to_dffre_a10.cnt_reg[7]_input_1_0  (
        .datain(\$iopadmap$reset10_output_0_0 ),
        .dataout(\dffre_a10.cnt_reg[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset11_output_0_0_to_dffre_a11.cnt_reg[3]_input_1_0  (
        .datain(\$iopadmap$reset11_output_0_0 ),
        .dataout(\dffre_a11.cnt_reg[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset11_output_0_0_to_dffre_a11.cnt_reg[4]_input_1_0  (
        .datain(\$iopadmap$reset11_output_0_0 ),
        .dataout(\dffre_a11.cnt_reg[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset11_output_0_0_to_dffre_a11.cnt_reg[5]_input_1_0  (
        .datain(\$iopadmap$reset11_output_0_0 ),
        .dataout(\dffre_a11.cnt_reg[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset11_output_0_0_to_dffre_a11.cnt_reg[6]_input_1_0  (
        .datain(\$iopadmap$reset11_output_0_0 ),
        .dataout(\dffre_a11.cnt_reg[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset11_output_0_0_to_dffre_a11.cnt_reg[2]_input_1_0  (
        .datain(\$iopadmap$reset11_output_0_0 ),
        .dataout(\dffre_a11.cnt_reg[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset11_output_0_0_to_dffre_a11.cnt_reg[0]_input_1_0  (
        .datain(\$iopadmap$reset11_output_0_0 ),
        .dataout(\dffre_a11.cnt_reg[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset11_output_0_0_to_dffre_a11.cnt_reg[1]_input_1_0  (
        .datain(\$iopadmap$reset11_output_0_0 ),
        .dataout(\dffre_a11.cnt_reg[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset11_output_0_0_to_dffre_a11.cnt_reg[7]_input_1_0  (
        .datain(\$iopadmap$reset11_output_0_0 ),
        .dataout(\dffre_a11.cnt_reg[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset12_output_0_0_to_dffre_a12.cnt_reg[3]_input_1_0  (
        .datain(\$iopadmap$reset12_output_0_0 ),
        .dataout(\dffre_a12.cnt_reg[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset12_output_0_0_to_dffre_a12.cnt_reg[4]_input_1_0  (
        .datain(\$iopadmap$reset12_output_0_0 ),
        .dataout(\dffre_a12.cnt_reg[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset12_output_0_0_to_dffre_a12.cnt_reg[5]_input_1_0  (
        .datain(\$iopadmap$reset12_output_0_0 ),
        .dataout(\dffre_a12.cnt_reg[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset12_output_0_0_to_dffre_a12.cnt_reg[6]_input_1_0  (
        .datain(\$iopadmap$reset12_output_0_0 ),
        .dataout(\dffre_a12.cnt_reg[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset12_output_0_0_to_dffre_a12.cnt_reg[2]_input_1_0  (
        .datain(\$iopadmap$reset12_output_0_0 ),
        .dataout(\dffre_a12.cnt_reg[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset12_output_0_0_to_dffre_a12.cnt_reg[0]_input_1_0  (
        .datain(\$iopadmap$reset12_output_0_0 ),
        .dataout(\dffre_a12.cnt_reg[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset12_output_0_0_to_dffre_a12.cnt_reg[1]_input_1_0  (
        .datain(\$iopadmap$reset12_output_0_0 ),
        .dataout(\dffre_a12.cnt_reg[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset12_output_0_0_to_dffre_a12.cnt_reg[7]_input_1_0  (
        .datain(\$iopadmap$reset12_output_0_0 ),
        .dataout(\dffre_a12.cnt_reg[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset13_output_0_0_to_dffre_a13.cnt_reg[4]_input_1_0  (
        .datain(\$iopadmap$reset13_output_0_0 ),
        .dataout(\dffre_a13.cnt_reg[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset13_output_0_0_to_dffre_a13.cnt_reg[1]_input_1_0  (
        .datain(\$iopadmap$reset13_output_0_0 ),
        .dataout(\dffre_a13.cnt_reg[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset13_output_0_0_to_dffre_a13.cnt_reg[5]_input_1_0  (
        .datain(\$iopadmap$reset13_output_0_0 ),
        .dataout(\dffre_a13.cnt_reg[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset13_output_0_0_to_dffre_a13.cnt_reg[2]_input_1_0  (
        .datain(\$iopadmap$reset13_output_0_0 ),
        .dataout(\dffre_a13.cnt_reg[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset13_output_0_0_to_dffre_a13.cnt_reg[3]_input_1_0  (
        .datain(\$iopadmap$reset13_output_0_0 ),
        .dataout(\dffre_a13.cnt_reg[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset13_output_0_0_to_dffre_a13.cnt_reg[6]_input_1_0  (
        .datain(\$iopadmap$reset13_output_0_0 ),
        .dataout(\dffre_a13.cnt_reg[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset13_output_0_0_to_dffre_a13.cnt_reg[0]_input_1_0  (
        .datain(\$iopadmap$reset13_output_0_0 ),
        .dataout(\dffre_a13.cnt_reg[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset13_output_0_0_to_dffre_a13.cnt_reg[7]_input_1_0  (
        .datain(\$iopadmap$reset13_output_0_0 ),
        .dataout(\dffre_a13.cnt_reg[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset14_output_0_0_to_dffre_a14.cnt_reg[4]_input_1_0  (
        .datain(\$iopadmap$reset14_output_0_0 ),
        .dataout(\dffre_a14.cnt_reg[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset14_output_0_0_to_dffre_a14.cnt_reg[3]_input_1_0  (
        .datain(\$iopadmap$reset14_output_0_0 ),
        .dataout(\dffre_a14.cnt_reg[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset14_output_0_0_to_dffre_a14.cnt_reg[5]_input_1_0  (
        .datain(\$iopadmap$reset14_output_0_0 ),
        .dataout(\dffre_a14.cnt_reg[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset14_output_0_0_to_dffre_a14.cnt_reg[1]_input_1_0  (
        .datain(\$iopadmap$reset14_output_0_0 ),
        .dataout(\dffre_a14.cnt_reg[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset14_output_0_0_to_dffre_a14.cnt_reg[2]_input_1_0  (
        .datain(\$iopadmap$reset14_output_0_0 ),
        .dataout(\dffre_a14.cnt_reg[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset14_output_0_0_to_dffre_a14.cnt_reg[0]_input_1_0  (
        .datain(\$iopadmap$reset14_output_0_0 ),
        .dataout(\dffre_a14.cnt_reg[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset14_output_0_0_to_dffre_a14.cnt_reg[7]_input_1_0  (
        .datain(\$iopadmap$reset14_output_0_0 ),
        .dataout(\dffre_a14.cnt_reg[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset14_output_0_0_to_dffre_a14.cnt_reg[6]_input_1_0  (
        .datain(\$iopadmap$reset14_output_0_0 ),
        .dataout(\dffre_a14.cnt_reg[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset15_output_0_0_to_dffre_a15.cnt_reg[1]_input_1_0  (
        .datain(\$iopadmap$reset15_output_0_0 ),
        .dataout(\dffre_a15.cnt_reg[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset15_output_0_0_to_dffre_a15.cnt_reg[4]_input_1_0  (
        .datain(\$iopadmap$reset15_output_0_0 ),
        .dataout(\dffre_a15.cnt_reg[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset15_output_0_0_to_dffre_a15.cnt_reg[5]_input_1_0  (
        .datain(\$iopadmap$reset15_output_0_0 ),
        .dataout(\dffre_a15.cnt_reg[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset15_output_0_0_to_dffre_a15.cnt_reg[2]_input_1_0  (
        .datain(\$iopadmap$reset15_output_0_0 ),
        .dataout(\dffre_a15.cnt_reg[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset15_output_0_0_to_dffre_a15.cnt_reg[3]_input_1_0  (
        .datain(\$iopadmap$reset15_output_0_0 ),
        .dataout(\dffre_a15.cnt_reg[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset15_output_0_0_to_dffre_a15.cnt_reg[6]_input_1_0  (
        .datain(\$iopadmap$reset15_output_0_0 ),
        .dataout(\dffre_a15.cnt_reg[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset15_output_0_0_to_dffre_a15.cnt_reg[0]_input_1_0  (
        .datain(\$iopadmap$reset15_output_0_0 ),
        .dataout(\dffre_a15.cnt_reg[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset15_output_0_0_to_dffre_a15.cnt_reg[7]_input_1_0  (
        .datain(\$iopadmap$reset15_output_0_0 ),
        .dataout(\dffre_a15.cnt_reg[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset2_output_0_0_to_dffre_a2.cnt_reg[4]_input_1_0  (
        .datain(\$iopadmap$reset2_output_0_0 ),
        .dataout(\dffre_a2.cnt_reg[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset2_output_0_0_to_dffre_a2.cnt_reg[3]_input_1_0  (
        .datain(\$iopadmap$reset2_output_0_0 ),
        .dataout(\dffre_a2.cnt_reg[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset2_output_0_0_to_dffre_a2.cnt_reg[5]_input_1_0  (
        .datain(\$iopadmap$reset2_output_0_0 ),
        .dataout(\dffre_a2.cnt_reg[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset2_output_0_0_to_dffre_a2.cnt_reg[1]_input_1_0  (
        .datain(\$iopadmap$reset2_output_0_0 ),
        .dataout(\dffre_a2.cnt_reg[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset2_output_0_0_to_dffre_a2.cnt_reg[2]_input_1_0  (
        .datain(\$iopadmap$reset2_output_0_0 ),
        .dataout(\dffre_a2.cnt_reg[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset2_output_0_0_to_dffre_a2.cnt_reg[0]_input_1_0  (
        .datain(\$iopadmap$reset2_output_0_0 ),
        .dataout(\dffre_a2.cnt_reg[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset2_output_0_0_to_dffre_a2.cnt_reg[7]_input_1_0  (
        .datain(\$iopadmap$reset2_output_0_0 ),
        .dataout(\dffre_a2.cnt_reg[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset2_output_0_0_to_dffre_a2.cnt_reg[6]_input_1_0  (
        .datain(\$iopadmap$reset2_output_0_0 ),
        .dataout(\dffre_a2.cnt_reg[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset3_output_0_0_to_dffre_a3.cnt_reg[2]_input_1_0  (
        .datain(\$iopadmap$reset3_output_0_0 ),
        .dataout(\dffre_a3.cnt_reg[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset3_output_0_0_to_dffre_a3.cnt_reg[1]_input_1_0  (
        .datain(\$iopadmap$reset3_output_0_0 ),
        .dataout(\dffre_a3.cnt_reg[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset3_output_0_0_to_dffre_a3.cnt_reg[5]_input_1_0  (
        .datain(\$iopadmap$reset3_output_0_0 ),
        .dataout(\dffre_a3.cnt_reg[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset3_output_0_0_to_dffre_a3.cnt_reg[3]_input_1_0  (
        .datain(\$iopadmap$reset3_output_0_0 ),
        .dataout(\dffre_a3.cnt_reg[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset3_output_0_0_to_dffre_a3.cnt_reg[4]_input_1_0  (
        .datain(\$iopadmap$reset3_output_0_0 ),
        .dataout(\dffre_a3.cnt_reg[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset3_output_0_0_to_dffre_a3.cnt_reg[6]_input_1_0  (
        .datain(\$iopadmap$reset3_output_0_0 ),
        .dataout(\dffre_a3.cnt_reg[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset3_output_0_0_to_dffre_a3.cnt_reg[0]_input_1_0  (
        .datain(\$iopadmap$reset3_output_0_0 ),
        .dataout(\dffre_a3.cnt_reg[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset3_output_0_0_to_dffre_a3.cnt_reg[7]_input_1_0  (
        .datain(\$iopadmap$reset3_output_0_0 ),
        .dataout(\dffre_a3.cnt_reg[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset4_output_0_0_to_dffre_a4.cnt_reg[4]_input_1_0  (
        .datain(\$iopadmap$reset4_output_0_0 ),
        .dataout(\dffre_a4.cnt_reg[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset4_output_0_0_to_dffre_a4.cnt_reg[1]_input_1_0  (
        .datain(\$iopadmap$reset4_output_0_0 ),
        .dataout(\dffre_a4.cnt_reg[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset4_output_0_0_to_dffre_a4.cnt_reg[5]_input_1_0  (
        .datain(\$iopadmap$reset4_output_0_0 ),
        .dataout(\dffre_a4.cnt_reg[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset4_output_0_0_to_dffre_a4.cnt_reg[3]_input_1_0  (
        .datain(\$iopadmap$reset4_output_0_0 ),
        .dataout(\dffre_a4.cnt_reg[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset4_output_0_0_to_dffre_a4.cnt_reg[2]_input_1_0  (
        .datain(\$iopadmap$reset4_output_0_0 ),
        .dataout(\dffre_a4.cnt_reg[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset4_output_0_0_to_dffre_a4.cnt_reg[6]_input_1_0  (
        .datain(\$iopadmap$reset4_output_0_0 ),
        .dataout(\dffre_a4.cnt_reg[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset4_output_0_0_to_dffre_a4.cnt_reg[0]_input_1_0  (
        .datain(\$iopadmap$reset4_output_0_0 ),
        .dataout(\dffre_a4.cnt_reg[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset4_output_0_0_to_dffre_a4.cnt_reg[7]_input_1_0  (
        .datain(\$iopadmap$reset4_output_0_0 ),
        .dataout(\dffre_a4.cnt_reg[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset5_output_0_0_to_dffre_a5.cnt_reg[4]_input_1_0  (
        .datain(\$iopadmap$reset5_output_0_0 ),
        .dataout(\dffre_a5.cnt_reg[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset5_output_0_0_to_dffre_a5.cnt_reg[1]_input_1_0  (
        .datain(\$iopadmap$reset5_output_0_0 ),
        .dataout(\dffre_a5.cnt_reg[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset5_output_0_0_to_dffre_a5.cnt_reg[5]_input_1_0  (
        .datain(\$iopadmap$reset5_output_0_0 ),
        .dataout(\dffre_a5.cnt_reg[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset5_output_0_0_to_dffre_a5.cnt_reg[2]_input_1_0  (
        .datain(\$iopadmap$reset5_output_0_0 ),
        .dataout(\dffre_a5.cnt_reg[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset5_output_0_0_to_dffre_a5.cnt_reg[3]_input_1_0  (
        .datain(\$iopadmap$reset5_output_0_0 ),
        .dataout(\dffre_a5.cnt_reg[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset5_output_0_0_to_dffre_a5.cnt_reg[6]_input_1_0  (
        .datain(\$iopadmap$reset5_output_0_0 ),
        .dataout(\dffre_a5.cnt_reg[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset5_output_0_0_to_dffre_a5.cnt_reg[0]_input_1_0  (
        .datain(\$iopadmap$reset5_output_0_0 ),
        .dataout(\dffre_a5.cnt_reg[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset5_output_0_0_to_dffre_a5.cnt_reg[7]_input_1_0  (
        .datain(\$iopadmap$reset5_output_0_0 ),
        .dataout(\dffre_a5.cnt_reg[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset6_output_0_0_to_dffre_a6.cnt_reg[3]_input_1_0  (
        .datain(\$iopadmap$reset6_output_0_0 ),
        .dataout(\dffre_a6.cnt_reg[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset6_output_0_0_to_dffre_a6.cnt_reg[1]_input_1_0  (
        .datain(\$iopadmap$reset6_output_0_0 ),
        .dataout(\dffre_a6.cnt_reg[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset6_output_0_0_to_dffre_a6.cnt_reg[5]_input_1_0  (
        .datain(\$iopadmap$reset6_output_0_0 ),
        .dataout(\dffre_a6.cnt_reg[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset6_output_0_0_to_dffre_a6.cnt_reg[4]_input_1_0  (
        .datain(\$iopadmap$reset6_output_0_0 ),
        .dataout(\dffre_a6.cnt_reg[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset6_output_0_0_to_dffre_a6.cnt_reg[2]_input_1_0  (
        .datain(\$iopadmap$reset6_output_0_0 ),
        .dataout(\dffre_a6.cnt_reg[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset6_output_0_0_to_dffre_a6.cnt_reg[6]_input_1_0  (
        .datain(\$iopadmap$reset6_output_0_0 ),
        .dataout(\dffre_a6.cnt_reg[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset6_output_0_0_to_dffre_a6.cnt_reg[0]_input_1_0  (
        .datain(\$iopadmap$reset6_output_0_0 ),
        .dataout(\dffre_a6.cnt_reg[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset6_output_0_0_to_dffre_a6.cnt_reg[7]_input_1_0  (
        .datain(\$iopadmap$reset6_output_0_0 ),
        .dataout(\dffre_a6.cnt_reg[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset7_output_0_0_to_dffre_a7.cnt_reg[4]_input_1_0  (
        .datain(\$iopadmap$reset7_output_0_0 ),
        .dataout(\dffre_a7.cnt_reg[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset7_output_0_0_to_dffre_a7.cnt_reg[1]_input_1_0  (
        .datain(\$iopadmap$reset7_output_0_0 ),
        .dataout(\dffre_a7.cnt_reg[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset7_output_0_0_to_dffre_a7.cnt_reg[5]_input_1_0  (
        .datain(\$iopadmap$reset7_output_0_0 ),
        .dataout(\dffre_a7.cnt_reg[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset7_output_0_0_to_dffre_a7.cnt_reg[2]_input_1_0  (
        .datain(\$iopadmap$reset7_output_0_0 ),
        .dataout(\dffre_a7.cnt_reg[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset7_output_0_0_to_dffre_a7.cnt_reg[3]_input_1_0  (
        .datain(\$iopadmap$reset7_output_0_0 ),
        .dataout(\dffre_a7.cnt_reg[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset7_output_0_0_to_dffre_a7.cnt_reg[6]_input_1_0  (
        .datain(\$iopadmap$reset7_output_0_0 ),
        .dataout(\dffre_a7.cnt_reg[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset7_output_0_0_to_dffre_a7.cnt_reg[0]_input_1_0  (
        .datain(\$iopadmap$reset7_output_0_0 ),
        .dataout(\dffre_a7.cnt_reg[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset7_output_0_0_to_dffre_a7.cnt_reg[7]_input_1_0  (
        .datain(\$iopadmap$reset7_output_0_0 ),
        .dataout(\dffre_a7.cnt_reg[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset8_output_0_0_to_dffre_a8.cnt_reg[3]_input_1_0  (
        .datain(\$iopadmap$reset8_output_0_0 ),
        .dataout(\dffre_a8.cnt_reg[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset8_output_0_0_to_dffre_a8.cnt_reg[1]_input_1_0  (
        .datain(\$iopadmap$reset8_output_0_0 ),
        .dataout(\dffre_a8.cnt_reg[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset8_output_0_0_to_dffre_a8.cnt_reg[5]_input_1_0  (
        .datain(\$iopadmap$reset8_output_0_0 ),
        .dataout(\dffre_a8.cnt_reg[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset8_output_0_0_to_dffre_a8.cnt_reg[2]_input_1_0  (
        .datain(\$iopadmap$reset8_output_0_0 ),
        .dataout(\dffre_a8.cnt_reg[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset8_output_0_0_to_dffre_a8.cnt_reg[4]_input_1_0  (
        .datain(\$iopadmap$reset8_output_0_0 ),
        .dataout(\dffre_a8.cnt_reg[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset8_output_0_0_to_dffre_a8.cnt_reg[6]_input_1_0  (
        .datain(\$iopadmap$reset8_output_0_0 ),
        .dataout(\dffre_a8.cnt_reg[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset8_output_0_0_to_dffre_a8.cnt_reg[0]_input_1_0  (
        .datain(\$iopadmap$reset8_output_0_0 ),
        .dataout(\dffre_a8.cnt_reg[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset8_output_0_0_to_dffre_a8.cnt_reg[7]_input_1_0  (
        .datain(\$iopadmap$reset8_output_0_0 ),
        .dataout(\dffre_a8.cnt_reg[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset9_output_0_0_to_dffre_a9.cnt_reg[7]_input_1_0  (
        .datain(\$iopadmap$reset9_output_0_0 ),
        .dataout(\dffre_a9.cnt_reg[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset9_output_0_0_to_dffre_a9.cnt_reg[3]_input_1_0  (
        .datain(\$iopadmap$reset9_output_0_0 ),
        .dataout(\dffre_a9.cnt_reg[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset9_output_0_0_to_dffre_a9.cnt_reg[4]_input_1_0  (
        .datain(\$iopadmap$reset9_output_0_0 ),
        .dataout(\dffre_a9.cnt_reg[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset9_output_0_0_to_dffre_a9.cnt_reg[1]_input_1_0  (
        .datain(\$iopadmap$reset9_output_0_0 ),
        .dataout(\dffre_a9.cnt_reg[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset9_output_0_0_to_dffre_a9.cnt_reg[2]_input_1_0  (
        .datain(\$iopadmap$reset9_output_0_0 ),
        .dataout(\dffre_a9.cnt_reg[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset9_output_0_0_to_dffre_a9.cnt_reg[0]_input_1_0  (
        .datain(\$iopadmap$reset9_output_0_0 ),
        .dataout(\dffre_a9.cnt_reg[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset9_output_0_0_to_dffre_a9.cnt_reg[6]_input_1_0  (
        .datain(\$iopadmap$reset9_output_0_0 ),
        .dataout(\dffre_a9.cnt_reg[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset9_output_0_0_to_dffre_a9.cnt_reg[5]_input_1_0  (
        .datain(\$iopadmap$reset9_output_0_0 ),
        .dataout(\dffre_a9.cnt_reg[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$8220_output_0_0_to_$auto$rs_design_edit.cc:878:execute$8220_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$8220_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$8220_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$8221_output_0_0_to_$auto$rs_design_edit.cc:878:execute$8221_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$8221_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$8221_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$8222_output_0_0_to_$auto$rs_design_edit.cc:878:execute$8222_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$8222_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$8222_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$8223_output_0_0_to_$auto$rs_design_edit.cc:878:execute$8223_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$8223_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$8223_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$8224_output_0_0_to_$auto$rs_design_edit.cc:878:execute$8224_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$8224_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$8224_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$8225_output_0_0_to_$auto$rs_design_edit.cc:878:execute$8225_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$8225_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$8225_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$8226_output_0_0_to_$auto$rs_design_edit.cc:878:execute$8226_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$8226_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$8226_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$8227_output_0_0_to_$auto$rs_design_edit.cc:878:execute$8227_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$8227_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$8227_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$8228_output_0_0_to_$auto$rs_design_edit.cc:878:execute$8228_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$8228_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$8228_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$8229_output_0_0_to_$auto$rs_design_edit.cc:878:execute$8229_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$8229_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$8229_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$8230_output_0_0_to_$auto$rs_design_edit.cc:878:execute$8230_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$8230_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$8230_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$8231_output_0_0_to_$auto$rs_design_edit.cc:878:execute$8231_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$8231_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$8231_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$8232_output_0_0_to_$auto$rs_design_edit.cc:878:execute$8232_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$8232_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$8232_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$8233_output_0_0_to_$auto$rs_design_edit.cc:878:execute$8233_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$8233_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$8233_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$8234_output_0_0_to_$auto$rs_design_edit.cc:878:execute$8234_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$8234_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$8234_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$8235_output_0_0_to_$auto$rs_design_edit.cc:878:execute$8235_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$8235_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$8235_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$8236_output_0_0_to_$auto$rs_design_edit.cc:878:execute$8236_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$8236_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$8236_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$8237_output_0_0_to_$auto$rs_design_edit.cc:878:execute$8237_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$8237_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$8237_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$8238_output_0_0_to_$auto$rs_design_edit.cc:878:execute$8238_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$8238_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$8238_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$8239_output_0_0_to_$auto$rs_design_edit.cc:878:execute$8239_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$8239_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$8239_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$8240_output_0_0_to_$auto$rs_design_edit.cc:878:execute$8240_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$8240_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$8240_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$8241_output_0_0_to_$auto$rs_design_edit.cc:878:execute$8241_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$8241_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$8241_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$8242_output_0_0_to_$auto$rs_design_edit.cc:878:execute$8242_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$8242_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$8242_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$8243_output_0_0_to_$auto$rs_design_edit.cc:878:execute$8243_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$8243_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$8243_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$8244_output_0_0_to_$auto$rs_design_edit.cc:878:execute$8244_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$8244_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$8244_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$8245_output_0_0_to_$auto$rs_design_edit.cc:878:execute$8245_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$8245_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$8245_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$8246_output_0_0_to_$auto$rs_design_edit.cc:878:execute$8246_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$8246_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$8246_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$8247_output_0_0_to_$auto$rs_design_edit.cc:878:execute$8247_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$8247_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$8247_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$8248_output_0_0_to_$auto$rs_design_edit.cc:878:execute$8248_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$8248_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$8248_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$8249_output_0_0_to_$auto$rs_design_edit.cc:878:execute$8249_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$8249_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$8249_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$8250_output_0_0_to_$auto$rs_design_edit.cc:878:execute$8250_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$8250_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$8250_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:878:execute$8251_output_0_0_to_$auto$rs_design_edit.cc:878:execute$8251_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:878:execute$8251_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:878:execute$8251_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a0.cnt_reg[0]_output_0_0_to_lut_$abc$3126$li2_li2_input_0_1  (
        .datain(\dffre_a0.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3126$li2_li2_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a0.cnt_reg[0]_output_0_0_to_lut_$abc$3126$li1_li1_input_0_1  (
        .datain(\dffre_a0.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3126$li1_li1_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a0.cnt_reg[0]_output_0_0_to_lut_$abc$3126$li0_li0_input_0_1  (
        .datain(\dffre_a0.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3126$li0_li0_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a0.cnt_reg[0]_output_0_0_to_lut_$abc$7707$new_new_n378___input_0_1  (
        .datain(\dffre_a0.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n378___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a0.cnt_reg[0]_output_0_0_to_lut_$abc$3126$li3_li3_input_0_1  (
        .datain(\dffre_a0.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3126$li3_li3_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a0.cnt_reg[0]_output_0_0_to_lut_$abc$3126$li4_li4_input_0_1  (
        .datain(\dffre_a0.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3126$li4_li4_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a0.cnt_reg[0]_output_0_0_to_lut_$abc$3126$li5_li5_input_0_1  (
        .datain(\dffre_a0.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3126$li5_li5_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a0.cnt_reg[0]_output_0_0_to_a0.cnt_reg[0]_input_0_0  (
        .datain(\dffre_a0.cnt_reg[0]_output_0_0 ),
        .dataout(\a0.cnt_reg[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a0.cnt_reg[1]_output_0_0_to_lut_$abc$3126$li2_li2_input_0_2  (
        .datain(\dffre_a0.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3126$li2_li2_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a0.cnt_reg[1]_output_0_0_to_lut_$abc$3126$li1_li1_input_0_2  (
        .datain(\dffre_a0.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3126$li1_li1_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a0.cnt_reg[1]_output_0_0_to_lut_$abc$7707$new_new_n378___input_0_2  (
        .datain(\dffre_a0.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n378___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a0.cnt_reg[1]_output_0_0_to_lut_$abc$3126$li3_li3_input_0_2  (
        .datain(\dffre_a0.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3126$li3_li3_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a0.cnt_reg[1]_output_0_0_to_lut_$abc$3126$li4_li4_input_0_2  (
        .datain(\dffre_a0.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3126$li4_li4_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a0.cnt_reg[1]_output_0_0_to_lut_$abc$3126$li5_li5_input_0_2  (
        .datain(\dffre_a0.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3126$li5_li5_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a0.cnt_reg[1]_output_0_0_to_a0.cnt_reg[1]_input_0_0  (
        .datain(\dffre_a0.cnt_reg[1]_output_0_0 ),
        .dataout(\a0.cnt_reg[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a0.cnt_reg[2]_output_0_0_to_lut_$abc$3126$li2_li2_input_0_3  (
        .datain(\dffre_a0.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3126$li2_li2_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a0.cnt_reg[2]_output_0_0_to_lut_$abc$7707$new_new_n378___input_0_0  (
        .datain(\dffre_a0.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n378___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a0.cnt_reg[2]_output_0_0_to_lut_$abc$3126$li3_li3_input_0_0  (
        .datain(\dffre_a0.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3126$li3_li3_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a0.cnt_reg[2]_output_0_0_to_lut_$abc$3126$li4_li4_input_0_0  (
        .datain(\dffre_a0.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3126$li4_li4_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a0.cnt_reg[2]_output_0_0_to_lut_$abc$3126$li5_li5_input_0_0  (
        .datain(\dffre_a0.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3126$li5_li5_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a0.cnt_reg[2]_output_0_0_to_a0.cnt_reg[2]_input_0_0  (
        .datain(\dffre_a0.cnt_reg[2]_output_0_0 ),
        .dataout(\a0.cnt_reg[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a0.cnt_reg[3]_output_0_0_to_lut_$abc$7707$new_new_n378___input_0_4  (
        .datain(\dffre_a0.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n378___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a0.cnt_reg[3]_output_0_0_to_lut_$abc$3126$li3_li3_input_0_4  (
        .datain(\dffre_a0.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3126$li3_li3_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a0.cnt_reg[3]_output_0_0_to_lut_$abc$3126$li4_li4_input_0_4  (
        .datain(\dffre_a0.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3126$li4_li4_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a0.cnt_reg[3]_output_0_0_to_lut_$abc$3126$li5_li5_input_0_4  (
        .datain(\dffre_a0.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3126$li5_li5_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a0.cnt_reg[3]_output_0_0_to_a0.cnt_reg[3]_input_0_0  (
        .datain(\dffre_a0.cnt_reg[3]_output_0_0 ),
        .dataout(\a0.cnt_reg[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a0.cnt_reg[4]_output_0_0_to_lut_$abc$7707$new_new_n378___input_0_3  (
        .datain(\dffre_a0.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n378___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a0.cnt_reg[4]_output_0_0_to_lut_$abc$3126$li4_li4_input_0_3  (
        .datain(\dffre_a0.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$3126$li4_li4_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a0.cnt_reg[4]_output_0_0_to_lut_$abc$3126$li5_li5_input_0_3  (
        .datain(\dffre_a0.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$3126$li5_li5_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a0.cnt_reg[4]_output_0_0_to_a0.cnt_reg[4]_input_0_0  (
        .datain(\dffre_a0.cnt_reg[4]_output_0_0 ),
        .dataout(\a0.cnt_reg[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a0.cnt_reg[5]_output_0_0_to_lut_$abc$7707$new_new_n378___input_0_5  (
        .datain(\dffre_a0.cnt_reg[5]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n378___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_a0.cnt_reg[5]_output_0_0_to_lut_$abc$3126$li5_li5_input_0_5  (
        .datain(\dffre_a0.cnt_reg[5]_output_0_0 ),
        .dataout(\lut_$abc$3126$li5_li5_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_a0.cnt_reg[5]_output_0_0_to_a0.cnt_reg[5]_input_0_0  (
        .datain(\dffre_a0.cnt_reg[5]_output_0_0 ),
        .dataout(\a0.cnt_reg[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a0.cnt_reg[6]_output_0_0_to_lut_$abc$3126$li6_li6_input_0_0  (
        .datain(\dffre_a0.cnt_reg[6]_output_0_0 ),
        .dataout(\lut_$abc$3126$li6_li6_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a0.cnt_reg[6]_output_0_0_to_lut_$abc$3126$li7_li7_input_0_3  (
        .datain(\dffre_a0.cnt_reg[6]_output_0_0 ),
        .dataout(\lut_$abc$3126$li7_li7_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a0.cnt_reg[6]_output_0_0_to_a0.cnt_reg[6]_input_0_0  (
        .datain(\dffre_a0.cnt_reg[6]_output_0_0 ),
        .dataout(\a0.cnt_reg[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a0.cnt_reg[7]_output_0_0_to_lut_$abc$3126$li7_li7_input_0_0  (
        .datain(\dffre_a0.cnt_reg[7]_output_0_0 ),
        .dataout(\lut_$abc$3126$li7_li7_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a0.cnt_reg[7]_output_0_0_to_a0.cnt_reg[7]_input_0_0  (
        .datain(\dffre_a0.cnt_reg[7]_output_0_0 ),
        .dataout(\a0.cnt_reg[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a1.cnt_reg[0]_output_0_0_to_lut_$abc$3157$li3_li3_input_0_4  (
        .datain(\dffre_a1.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3157$li3_li3_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a1.cnt_reg[0]_output_0_0_to_lut_$abc$3157$li4_li4_input_0_4  (
        .datain(\dffre_a1.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3157$li4_li4_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a1.cnt_reg[0]_output_0_0_to_lut_$abc$3157$li5_li5_input_0_4  (
        .datain(\dffre_a1.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3157$li5_li5_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a1.cnt_reg[0]_output_0_0_to_lut_$abc$3157$li1_li1_input_0_0  (
        .datain(\dffre_a1.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3157$li1_li1_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a1.cnt_reg[0]_output_0_0_to_lut_$abc$3157$li2_li2_input_0_4  (
        .datain(\dffre_a1.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3157$li2_li2_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a1.cnt_reg[0]_output_0_0_to_lut_$abc$3157$li0_li0_input_0_4  (
        .datain(\dffre_a1.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3157$li0_li0_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a1.cnt_reg[0]_output_0_0_to_lut_$abc$7707$new_new_n370___input_0_4  (
        .datain(\dffre_a1.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n370___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a1.cnt_reg[0]_output_0_0_to_a1.cnt_reg[0]_input_0_0  (
        .datain(\dffre_a1.cnt_reg[0]_output_0_0 ),
        .dataout(\a1.cnt_reg[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a1.cnt_reg[1]_output_0_0_to_lut_$abc$3157$li3_li3_input_0_1  (
        .datain(\dffre_a1.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3157$li3_li3_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a1.cnt_reg[1]_output_0_0_to_lut_$abc$3157$li4_li4_input_0_1  (
        .datain(\dffre_a1.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3157$li4_li4_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a1.cnt_reg[1]_output_0_0_to_lut_$abc$3157$li5_li5_input_0_1  (
        .datain(\dffre_a1.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3157$li5_li5_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a1.cnt_reg[1]_output_0_0_to_lut_$abc$3157$li1_li1_input_0_1  (
        .datain(\dffre_a1.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3157$li1_li1_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a1.cnt_reg[1]_output_0_0_to_lut_$abc$3157$li2_li2_input_0_1  (
        .datain(\dffre_a1.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3157$li2_li2_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a1.cnt_reg[1]_output_0_0_to_lut_$abc$7707$new_new_n370___input_0_1  (
        .datain(\dffre_a1.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n370___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a1.cnt_reg[1]_output_0_0_to_a1.cnt_reg[1]_input_0_0  (
        .datain(\dffre_a1.cnt_reg[1]_output_0_0 ),
        .dataout(\a1.cnt_reg[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a1.cnt_reg[2]_output_0_0_to_lut_$abc$3157$li3_li3_input_0_2  (
        .datain(\dffre_a1.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3157$li3_li3_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a1.cnt_reg[2]_output_0_0_to_lut_$abc$3157$li4_li4_input_0_2  (
        .datain(\dffre_a1.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3157$li4_li4_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a1.cnt_reg[2]_output_0_0_to_lut_$abc$3157$li5_li5_input_0_2  (
        .datain(\dffre_a1.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3157$li5_li5_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a1.cnt_reg[2]_output_0_0_to_lut_$abc$3157$li2_li2_input_0_0  (
        .datain(\dffre_a1.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3157$li2_li2_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a1.cnt_reg[2]_output_0_0_to_lut_$abc$7707$new_new_n370___input_0_2  (
        .datain(\dffre_a1.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n370___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a1.cnt_reg[2]_output_0_0_to_a1.cnt_reg[2]_input_0_0  (
        .datain(\dffre_a1.cnt_reg[2]_output_0_0 ),
        .dataout(\a1.cnt_reg[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a1.cnt_reg[3]_output_0_0_to_lut_$abc$3157$li3_li3_input_0_0  (
        .datain(\dffre_a1.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3157$li3_li3_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a1.cnt_reg[3]_output_0_0_to_lut_$abc$3157$li4_li4_input_0_0  (
        .datain(\dffre_a1.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3157$li4_li4_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a1.cnt_reg[3]_output_0_0_to_lut_$abc$3157$li5_li5_input_0_0  (
        .datain(\dffre_a1.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3157$li5_li5_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a1.cnt_reg[3]_output_0_0_to_lut_$abc$7707$new_new_n370___input_0_0  (
        .datain(\dffre_a1.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n370___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a1.cnt_reg[3]_output_0_0_to_a1.cnt_reg[3]_input_0_0  (
        .datain(\dffre_a1.cnt_reg[3]_output_0_0 ),
        .dataout(\a1.cnt_reg[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a1.cnt_reg[4]_output_0_0_to_lut_$abc$3157$li4_li4_input_0_3  (
        .datain(\dffre_a1.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$3157$li4_li4_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a1.cnt_reg[4]_output_0_0_to_lut_$abc$3157$li5_li5_input_0_5  (
        .datain(\dffre_a1.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$3157$li5_li5_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_a1.cnt_reg[4]_output_0_0_to_lut_$abc$7707$new_new_n370___input_0_5  (
        .datain(\dffre_a1.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n370___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_a1.cnt_reg[4]_output_0_0_to_a1.cnt_reg[4]_input_0_0  (
        .datain(\dffre_a1.cnt_reg[4]_output_0_0 ),
        .dataout(\a1.cnt_reg[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a1.cnt_reg[5]_output_0_0_to_lut_$abc$3157$li5_li5_input_0_3  (
        .datain(\dffre_a1.cnt_reg[5]_output_0_0 ),
        .dataout(\lut_$abc$3157$li5_li5_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a1.cnt_reg[5]_output_0_0_to_lut_$abc$7707$new_new_n370___input_0_3  (
        .datain(\dffre_a1.cnt_reg[5]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n370___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a1.cnt_reg[5]_output_0_0_to_a1.cnt_reg[5]_input_0_0  (
        .datain(\dffre_a1.cnt_reg[5]_output_0_0 ),
        .dataout(\a1.cnt_reg[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a1.cnt_reg[6]_output_0_0_to_lut_$abc$3157$li7_li7_input_0_3  (
        .datain(\dffre_a1.cnt_reg[6]_output_0_0 ),
        .dataout(\lut_$abc$3157$li7_li7_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a1.cnt_reg[6]_output_0_0_to_lut_$abc$3157$li6_li6_input_0_3  (
        .datain(\dffre_a1.cnt_reg[6]_output_0_0 ),
        .dataout(\lut_$abc$3157$li6_li6_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a1.cnt_reg[6]_output_0_0_to_a1.cnt_reg[6]_input_0_0  (
        .datain(\dffre_a1.cnt_reg[6]_output_0_0 ),
        .dataout(\a1.cnt_reg[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a1.cnt_reg[7]_output_0_0_to_lut_$abc$3157$li7_li7_input_0_4  (
        .datain(\dffre_a1.cnt_reg[7]_output_0_0 ),
        .dataout(\lut_$abc$3157$li7_li7_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a1.cnt_reg[7]_output_0_0_to_a1.cnt_reg[7]_input_0_0  (
        .datain(\dffre_a1.cnt_reg[7]_output_0_0 ),
        .dataout(\a1.cnt_reg[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a10.cnt_reg[0]_output_0_0_to_lut_$abc$3188$li3_li3_input_0_2  (
        .datain(\dffre_a10.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3188$li3_li3_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a10.cnt_reg[0]_output_0_0_to_lut_$abc$3188$li4_li4_input_0_2  (
        .datain(\dffre_a10.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3188$li4_li4_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a10.cnt_reg[0]_output_0_0_to_lut_$abc$3188$li5_li5_input_0_2  (
        .datain(\dffre_a10.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3188$li5_li5_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a10.cnt_reg[0]_output_0_0_to_lut_$abc$3188$li2_li2_input_0_2  (
        .datain(\dffre_a10.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3188$li2_li2_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a10.cnt_reg[0]_output_0_0_to_lut_$abc$3188$li0_li0_input_0_2  (
        .datain(\dffre_a10.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3188$li0_li0_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a10.cnt_reg[0]_output_0_0_to_lut_$abc$3188$li1_li1_input_0_0  (
        .datain(\dffre_a10.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3188$li1_li1_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a10.cnt_reg[0]_output_0_0_to_lut_$abc$7707$new_new_n362___input_0_2  (
        .datain(\dffre_a10.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n362___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a10.cnt_reg[0]_output_0_0_to_a10.cnt_reg[0]_input_0_0  (
        .datain(\dffre_a10.cnt_reg[0]_output_0_0 ),
        .dataout(\a10.cnt_reg[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a10.cnt_reg[1]_output_0_0_to_lut_$abc$3188$li3_li3_input_0_4  (
        .datain(\dffre_a10.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3188$li3_li3_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a10.cnt_reg[1]_output_0_0_to_lut_$abc$3188$li4_li4_input_0_4  (
        .datain(\dffre_a10.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3188$li4_li4_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a10.cnt_reg[1]_output_0_0_to_lut_$abc$3188$li5_li5_input_0_4  (
        .datain(\dffre_a10.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3188$li5_li5_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a10.cnt_reg[1]_output_0_0_to_lut_$abc$3188$li2_li2_input_0_4  (
        .datain(\dffre_a10.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3188$li2_li2_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a10.cnt_reg[1]_output_0_0_to_lut_$abc$3188$li1_li1_input_0_4  (
        .datain(\dffre_a10.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3188$li1_li1_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a10.cnt_reg[1]_output_0_0_to_lut_$abc$7707$new_new_n362___input_0_4  (
        .datain(\dffre_a10.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n362___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a10.cnt_reg[1]_output_0_0_to_a10.cnt_reg[1]_input_0_0  (
        .datain(\dffre_a10.cnt_reg[1]_output_0_0 ),
        .dataout(\a10.cnt_reg[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a10.cnt_reg[2]_output_0_0_to_lut_$abc$3188$li3_li3_input_0_1  (
        .datain(\dffre_a10.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3188$li3_li3_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a10.cnt_reg[2]_output_0_0_to_lut_$abc$3188$li4_li4_input_0_1  (
        .datain(\dffre_a10.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3188$li4_li4_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a10.cnt_reg[2]_output_0_0_to_lut_$abc$3188$li5_li5_input_0_1  (
        .datain(\dffre_a10.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3188$li5_li5_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a10.cnt_reg[2]_output_0_0_to_lut_$abc$3188$li2_li2_input_0_1  (
        .datain(\dffre_a10.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3188$li2_li2_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a10.cnt_reg[2]_output_0_0_to_lut_$abc$7707$new_new_n362___input_0_1  (
        .datain(\dffre_a10.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n362___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a10.cnt_reg[2]_output_0_0_to_a10.cnt_reg[2]_input_0_0  (
        .datain(\dffre_a10.cnt_reg[2]_output_0_0 ),
        .dataout(\a10.cnt_reg[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a10.cnt_reg[3]_output_0_0_to_lut_$abc$3188$li3_li3_input_0_0  (
        .datain(\dffre_a10.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3188$li3_li3_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a10.cnt_reg[3]_output_0_0_to_lut_$abc$3188$li4_li4_input_0_0  (
        .datain(\dffre_a10.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3188$li4_li4_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a10.cnt_reg[3]_output_0_0_to_lut_$abc$3188$li5_li5_input_0_0  (
        .datain(\dffre_a10.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3188$li5_li5_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a10.cnt_reg[3]_output_0_0_to_lut_$abc$7707$new_new_n362___input_0_0  (
        .datain(\dffre_a10.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n362___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a10.cnt_reg[3]_output_0_0_to_a10.cnt_reg[3]_input_0_0  (
        .datain(\dffre_a10.cnt_reg[3]_output_0_0 ),
        .dataout(\a10.cnt_reg[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a10.cnt_reg[4]_output_0_0_to_lut_$abc$3188$li4_li4_input_0_3  (
        .datain(\dffre_a10.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$3188$li4_li4_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a10.cnt_reg[4]_output_0_0_to_lut_$abc$3188$li5_li5_input_0_5  (
        .datain(\dffre_a10.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$3188$li5_li5_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_a10.cnt_reg[4]_output_0_0_to_lut_$abc$7707$new_new_n362___input_0_5  (
        .datain(\dffre_a10.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n362___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_a10.cnt_reg[4]_output_0_0_to_a10.cnt_reg[4]_input_0_0  (
        .datain(\dffre_a10.cnt_reg[4]_output_0_0 ),
        .dataout(\a10.cnt_reg[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a10.cnt_reg[5]_output_0_0_to_lut_$abc$3188$li5_li5_input_0_3  (
        .datain(\dffre_a10.cnt_reg[5]_output_0_0 ),
        .dataout(\lut_$abc$3188$li5_li5_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a10.cnt_reg[5]_output_0_0_to_lut_$abc$7707$new_new_n362___input_0_3  (
        .datain(\dffre_a10.cnt_reg[5]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n362___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a10.cnt_reg[5]_output_0_0_to_a10.cnt_reg[5]_input_0_0  (
        .datain(\dffre_a10.cnt_reg[5]_output_0_0 ),
        .dataout(\a10.cnt_reg[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a10.cnt_reg[6]_output_0_0_to_lut_$abc$3188$li6_li6_input_0_3  (
        .datain(\dffre_a10.cnt_reg[6]_output_0_0 ),
        .dataout(\lut_$abc$3188$li6_li6_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a10.cnt_reg[6]_output_0_0_to_lut_$abc$3188$li7_li7_input_0_3  (
        .datain(\dffre_a10.cnt_reg[6]_output_0_0 ),
        .dataout(\lut_$abc$3188$li7_li7_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a10.cnt_reg[6]_output_0_0_to_a10.cnt_reg[6]_input_0_0  (
        .datain(\dffre_a10.cnt_reg[6]_output_0_0 ),
        .dataout(\a10.cnt_reg[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a10.cnt_reg[7]_output_0_0_to_lut_$abc$3188$li7_li7_input_0_4  (
        .datain(\dffre_a10.cnt_reg[7]_output_0_0 ),
        .dataout(\lut_$abc$3188$li7_li7_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a10.cnt_reg[7]_output_0_0_to_a10.cnt_reg[7]_input_0_0  (
        .datain(\dffre_a10.cnt_reg[7]_output_0_0 ),
        .dataout(\a10.cnt_reg[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a11.cnt_reg[0]_output_0_0_to_lut_$abc$3219$li3_li3_input_0_4  (
        .datain(\dffre_a11.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3219$li3_li3_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a11.cnt_reg[0]_output_0_0_to_lut_$abc$3219$li4_li4_input_0_4  (
        .datain(\dffre_a11.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3219$li4_li4_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a11.cnt_reg[0]_output_0_0_to_lut_$abc$3219$li5_li5_input_0_4  (
        .datain(\dffre_a11.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3219$li5_li5_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a11.cnt_reg[0]_output_0_0_to_lut_$abc$3219$li2_li2_input_0_2  (
        .datain(\dffre_a11.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3219$li2_li2_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a11.cnt_reg[0]_output_0_0_to_lut_$abc$7707$new_new_n354___input_0_4  (
        .datain(\dffre_a11.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n354___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a11.cnt_reg[0]_output_0_0_to_lut_$abc$3219$li0_li0_input_0_0  (
        .datain(\dffre_a11.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3219$li0_li0_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a11.cnt_reg[0]_output_0_0_to_lut_$abc$3219$li1_li1_input_0_2  (
        .datain(\dffre_a11.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3219$li1_li1_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a11.cnt_reg[0]_output_0_0_to_a11.cnt_reg[0]_input_0_0  (
        .datain(\dffre_a11.cnt_reg[0]_output_0_0 ),
        .dataout(\a11.cnt_reg[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a11.cnt_reg[1]_output_0_0_to_lut_$abc$3219$li3_li3_input_0_3  (
        .datain(\dffre_a11.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3219$li3_li3_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a11.cnt_reg[1]_output_0_0_to_lut_$abc$3219$li4_li4_input_0_3  (
        .datain(\dffre_a11.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3219$li4_li4_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a11.cnt_reg[1]_output_0_0_to_lut_$abc$3219$li5_li5_input_0_5  (
        .datain(\dffre_a11.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3219$li5_li5_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_a11.cnt_reg[1]_output_0_0_to_lut_$abc$3219$li2_li2_input_0_3  (
        .datain(\dffre_a11.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3219$li2_li2_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a11.cnt_reg[1]_output_0_0_to_lut_$abc$7707$new_new_n354___input_0_5  (
        .datain(\dffre_a11.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n354___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_a11.cnt_reg[1]_output_0_0_to_lut_$abc$3219$li1_li1_input_0_3  (
        .datain(\dffre_a11.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3219$li1_li1_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a11.cnt_reg[1]_output_0_0_to_a11.cnt_reg[1]_input_0_0  (
        .datain(\dffre_a11.cnt_reg[1]_output_0_0 ),
        .dataout(\a11.cnt_reg[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a11.cnt_reg[2]_output_0_0_to_lut_$abc$3219$li3_li3_input_0_1  (
        .datain(\dffre_a11.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3219$li3_li3_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a11.cnt_reg[2]_output_0_0_to_lut_$abc$3219$li4_li4_input_0_1  (
        .datain(\dffre_a11.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3219$li4_li4_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a11.cnt_reg[2]_output_0_0_to_lut_$abc$3219$li5_li5_input_0_3  (
        .datain(\dffre_a11.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3219$li5_li5_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a11.cnt_reg[2]_output_0_0_to_lut_$abc$3219$li2_li2_input_0_0  (
        .datain(\dffre_a11.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3219$li2_li2_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a11.cnt_reg[2]_output_0_0_to_lut_$abc$7707$new_new_n354___input_0_3  (
        .datain(\dffre_a11.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n354___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a11.cnt_reg[2]_output_0_0_to_a11.cnt_reg[2]_input_0_0  (
        .datain(\dffre_a11.cnt_reg[2]_output_0_0 ),
        .dataout(\a11.cnt_reg[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a11.cnt_reg[3]_output_0_0_to_lut_$abc$3219$li3_li3_input_0_0  (
        .datain(\dffre_a11.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3219$li3_li3_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a11.cnt_reg[3]_output_0_0_to_lut_$abc$3219$li4_li4_input_0_0  (
        .datain(\dffre_a11.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3219$li4_li4_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a11.cnt_reg[3]_output_0_0_to_lut_$abc$3219$li5_li5_input_0_0  (
        .datain(\dffre_a11.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3219$li5_li5_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a11.cnt_reg[3]_output_0_0_to_lut_$abc$7707$new_new_n354___input_0_0  (
        .datain(\dffre_a11.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n354___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a11.cnt_reg[3]_output_0_0_to_a11.cnt_reg[3]_input_0_0  (
        .datain(\dffre_a11.cnt_reg[3]_output_0_0 ),
        .dataout(\a11.cnt_reg[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a11.cnt_reg[4]_output_0_0_to_lut_$abc$3219$li4_li4_input_0_2  (
        .datain(\dffre_a11.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$3219$li4_li4_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a11.cnt_reg[4]_output_0_0_to_lut_$abc$3219$li5_li5_input_0_2  (
        .datain(\dffre_a11.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$3219$li5_li5_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a11.cnt_reg[4]_output_0_0_to_lut_$abc$7707$new_new_n354___input_0_2  (
        .datain(\dffre_a11.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n354___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a11.cnt_reg[4]_output_0_0_to_a11.cnt_reg[4]_input_0_0  (
        .datain(\dffre_a11.cnt_reg[4]_output_0_0 ),
        .dataout(\a11.cnt_reg[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a11.cnt_reg[5]_output_0_0_to_lut_$abc$3219$li5_li5_input_0_1  (
        .datain(\dffre_a11.cnt_reg[5]_output_0_0 ),
        .dataout(\lut_$abc$3219$li5_li5_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a11.cnt_reg[5]_output_0_0_to_lut_$abc$7707$new_new_n354___input_0_1  (
        .datain(\dffre_a11.cnt_reg[5]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n354___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a11.cnt_reg[5]_output_0_0_to_a11.cnt_reg[5]_input_0_0  (
        .datain(\dffre_a11.cnt_reg[5]_output_0_0 ),
        .dataout(\a11.cnt_reg[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a11.cnt_reg[6]_output_0_0_to_lut_$abc$3219$li6_li6_input_0_1  (
        .datain(\dffre_a11.cnt_reg[6]_output_0_0 ),
        .dataout(\lut_$abc$3219$li6_li6_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a11.cnt_reg[6]_output_0_0_to_lut_$abc$3219$li7_li7_input_0_1  (
        .datain(\dffre_a11.cnt_reg[6]_output_0_0 ),
        .dataout(\lut_$abc$3219$li7_li7_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a11.cnt_reg[6]_output_0_0_to_a11.cnt_reg[6]_input_0_0  (
        .datain(\dffre_a11.cnt_reg[6]_output_0_0 ),
        .dataout(\a11.cnt_reg[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a11.cnt_reg[7]_output_0_0_to_lut_$abc$3219$li7_li7_input_0_0  (
        .datain(\dffre_a11.cnt_reg[7]_output_0_0 ),
        .dataout(\lut_$abc$3219$li7_li7_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a11.cnt_reg[7]_output_0_0_to_a11.cnt_reg[7]_input_0_0  (
        .datain(\dffre_a11.cnt_reg[7]_output_0_0 ),
        .dataout(\a11.cnt_reg[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a12.cnt_reg[0]_output_0_0_to_lut_$abc$3250$li3_li3_input_0_4  (
        .datain(\dffre_a12.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3250$li3_li3_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a12.cnt_reg[0]_output_0_0_to_lut_$abc$3250$li4_li4_input_0_4  (
        .datain(\dffre_a12.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3250$li4_li4_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a12.cnt_reg[0]_output_0_0_to_lut_$abc$3250$li5_li5_input_0_4  (
        .datain(\dffre_a12.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3250$li5_li5_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a12.cnt_reg[0]_output_0_0_to_lut_$abc$3250$li2_li2_input_0_2  (
        .datain(\dffre_a12.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3250$li2_li2_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a12.cnt_reg[0]_output_0_0_to_lut_$abc$7707$new_new_n346___input_0_4  (
        .datain(\dffre_a12.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n346___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a12.cnt_reg[0]_output_0_0_to_lut_$abc$3250$li0_li0_input_0_0  (
        .datain(\dffre_a12.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3250$li0_li0_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a12.cnt_reg[0]_output_0_0_to_lut_$abc$3250$li1_li1_input_0_2  (
        .datain(\dffre_a12.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3250$li1_li1_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a12.cnt_reg[0]_output_0_0_to_a12.cnt_reg[0]_input_0_0  (
        .datain(\dffre_a12.cnt_reg[0]_output_0_0 ),
        .dataout(\a12.cnt_reg[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a12.cnt_reg[1]_output_0_0_to_lut_$abc$3250$li3_li3_input_0_3  (
        .datain(\dffre_a12.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3250$li3_li3_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a12.cnt_reg[1]_output_0_0_to_lut_$abc$3250$li4_li4_input_0_3  (
        .datain(\dffre_a12.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3250$li4_li4_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a12.cnt_reg[1]_output_0_0_to_lut_$abc$3250$li5_li5_input_0_5  (
        .datain(\dffre_a12.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3250$li5_li5_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_a12.cnt_reg[1]_output_0_0_to_lut_$abc$3250$li2_li2_input_0_3  (
        .datain(\dffre_a12.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3250$li2_li2_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a12.cnt_reg[1]_output_0_0_to_lut_$abc$7707$new_new_n346___input_0_5  (
        .datain(\dffre_a12.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n346___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_a12.cnt_reg[1]_output_0_0_to_lut_$abc$3250$li1_li1_input_0_3  (
        .datain(\dffre_a12.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3250$li1_li1_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a12.cnt_reg[1]_output_0_0_to_a12.cnt_reg[1]_input_0_0  (
        .datain(\dffre_a12.cnt_reg[1]_output_0_0 ),
        .dataout(\a12.cnt_reg[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a12.cnt_reg[2]_output_0_0_to_lut_$abc$3250$li3_li3_input_0_1  (
        .datain(\dffre_a12.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3250$li3_li3_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a12.cnt_reg[2]_output_0_0_to_lut_$abc$3250$li4_li4_input_0_1  (
        .datain(\dffre_a12.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3250$li4_li4_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a12.cnt_reg[2]_output_0_0_to_lut_$abc$3250$li5_li5_input_0_3  (
        .datain(\dffre_a12.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3250$li5_li5_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a12.cnt_reg[2]_output_0_0_to_lut_$abc$3250$li2_li2_input_0_0  (
        .datain(\dffre_a12.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3250$li2_li2_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a12.cnt_reg[2]_output_0_0_to_lut_$abc$7707$new_new_n346___input_0_3  (
        .datain(\dffre_a12.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n346___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a12.cnt_reg[2]_output_0_0_to_a12.cnt_reg[2]_input_0_0  (
        .datain(\dffre_a12.cnt_reg[2]_output_0_0 ),
        .dataout(\a12.cnt_reg[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a12.cnt_reg[3]_output_0_0_to_lut_$abc$3250$li3_li3_input_0_0  (
        .datain(\dffre_a12.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3250$li3_li3_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a12.cnt_reg[3]_output_0_0_to_lut_$abc$3250$li4_li4_input_0_0  (
        .datain(\dffre_a12.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3250$li4_li4_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a12.cnt_reg[3]_output_0_0_to_lut_$abc$3250$li5_li5_input_0_0  (
        .datain(\dffre_a12.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3250$li5_li5_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a12.cnt_reg[3]_output_0_0_to_lut_$abc$7707$new_new_n346___input_0_0  (
        .datain(\dffre_a12.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n346___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a12.cnt_reg[3]_output_0_0_to_a12.cnt_reg[3]_input_0_0  (
        .datain(\dffre_a12.cnt_reg[3]_output_0_0 ),
        .dataout(\a12.cnt_reg[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a12.cnt_reg[4]_output_0_0_to_lut_$abc$3250$li4_li4_input_0_2  (
        .datain(\dffre_a12.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$3250$li4_li4_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a12.cnt_reg[4]_output_0_0_to_lut_$abc$3250$li5_li5_input_0_2  (
        .datain(\dffre_a12.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$3250$li5_li5_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a12.cnt_reg[4]_output_0_0_to_lut_$abc$7707$new_new_n346___input_0_2  (
        .datain(\dffre_a12.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n346___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a12.cnt_reg[4]_output_0_0_to_a12.cnt_reg[4]_input_0_0  (
        .datain(\dffre_a12.cnt_reg[4]_output_0_0 ),
        .dataout(\a12.cnt_reg[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a12.cnt_reg[5]_output_0_0_to_lut_$abc$3250$li5_li5_input_0_1  (
        .datain(\dffre_a12.cnt_reg[5]_output_0_0 ),
        .dataout(\lut_$abc$3250$li5_li5_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a12.cnt_reg[5]_output_0_0_to_lut_$abc$7707$new_new_n346___input_0_1  (
        .datain(\dffre_a12.cnt_reg[5]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n346___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a12.cnt_reg[5]_output_0_0_to_a12.cnt_reg[5]_input_0_0  (
        .datain(\dffre_a12.cnt_reg[5]_output_0_0 ),
        .dataout(\a12.cnt_reg[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a12.cnt_reg[6]_output_0_0_to_lut_$abc$3250$li6_li6_input_0_1  (
        .datain(\dffre_a12.cnt_reg[6]_output_0_0 ),
        .dataout(\lut_$abc$3250$li6_li6_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a12.cnt_reg[6]_output_0_0_to_lut_$abc$3250$li7_li7_input_0_1  (
        .datain(\dffre_a12.cnt_reg[6]_output_0_0 ),
        .dataout(\lut_$abc$3250$li7_li7_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a12.cnt_reg[6]_output_0_0_to_a12.cnt_reg[6]_input_0_0  (
        .datain(\dffre_a12.cnt_reg[6]_output_0_0 ),
        .dataout(\a12.cnt_reg[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a12.cnt_reg[7]_output_0_0_to_lut_$abc$3250$li7_li7_input_0_0  (
        .datain(\dffre_a12.cnt_reg[7]_output_0_0 ),
        .dataout(\lut_$abc$3250$li7_li7_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a12.cnt_reg[7]_output_0_0_to_a12.cnt_reg[7]_input_0_0  (
        .datain(\dffre_a12.cnt_reg[7]_output_0_0 ),
        .dataout(\a12.cnt_reg[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a13.cnt_reg[0]_output_0_0_to_lut_$abc$3281$li4_li4_input_0_4  (
        .datain(\dffre_a13.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3281$li4_li4_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a13.cnt_reg[0]_output_0_0_to_lut_$abc$3281$li1_li1_input_0_4  (
        .datain(\dffre_a13.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3281$li1_li1_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a13.cnt_reg[0]_output_0_0_to_lut_$abc$3281$li5_li5_input_0_3  (
        .datain(\dffre_a13.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3281$li5_li5_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a13.cnt_reg[0]_output_0_0_to_lut_$abc$3281$li2_li2_input_0_4  (
        .datain(\dffre_a13.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3281$li2_li2_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a13.cnt_reg[0]_output_0_0_to_lut_$abc$3281$li3_li3_input_0_4  (
        .datain(\dffre_a13.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3281$li3_li3_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a13.cnt_reg[0]_output_0_0_to_lut_$abc$3281$li0_li0_input_0_4  (
        .datain(\dffre_a13.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3281$li0_li0_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a13.cnt_reg[0]_output_0_0_to_lut_$abc$7707$new_new_n338___input_0_3  (
        .datain(\dffre_a13.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n338___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a13.cnt_reg[0]_output_0_0_to_a13.cnt_reg[0]_input_0_0  (
        .datain(\dffre_a13.cnt_reg[0]_output_0_0 ),
        .dataout(\a13.cnt_reg[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a13.cnt_reg[1]_output_0_0_to_lut_$abc$3281$li4_li4_input_0_2  (
        .datain(\dffre_a13.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3281$li4_li4_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a13.cnt_reg[1]_output_0_0_to_lut_$abc$3281$li1_li1_input_0_2  (
        .datain(\dffre_a13.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3281$li1_li1_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a13.cnt_reg[1]_output_0_0_to_lut_$abc$3281$li5_li5_input_0_2  (
        .datain(\dffre_a13.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3281$li5_li5_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a13.cnt_reg[1]_output_0_0_to_lut_$abc$3281$li2_li2_input_0_0  (
        .datain(\dffre_a13.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3281$li2_li2_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a13.cnt_reg[1]_output_0_0_to_lut_$abc$3281$li3_li3_input_0_0  (
        .datain(\dffre_a13.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3281$li3_li3_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a13.cnt_reg[1]_output_0_0_to_lut_$abc$7707$new_new_n338___input_0_2  (
        .datain(\dffre_a13.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n338___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a13.cnt_reg[1]_output_0_0_to_a13.cnt_reg[1]_input_0_0  (
        .datain(\dffre_a13.cnt_reg[1]_output_0_0 ),
        .dataout(\a13.cnt_reg[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a13.cnt_reg[2]_output_0_0_to_lut_$abc$3281$li4_li4_input_0_1  (
        .datain(\dffre_a13.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3281$li4_li4_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a13.cnt_reg[2]_output_0_0_to_lut_$abc$3281$li5_li5_input_0_4  (
        .datain(\dffre_a13.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3281$li5_li5_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a13.cnt_reg[2]_output_0_0_to_lut_$abc$3281$li2_li2_input_0_1  (
        .datain(\dffre_a13.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3281$li2_li2_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a13.cnt_reg[2]_output_0_0_to_lut_$abc$3281$li3_li3_input_0_1  (
        .datain(\dffre_a13.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3281$li3_li3_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a13.cnt_reg[2]_output_0_0_to_lut_$abc$7707$new_new_n338___input_0_4  (
        .datain(\dffre_a13.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n338___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a13.cnt_reg[2]_output_0_0_to_a13.cnt_reg[2]_input_0_0  (
        .datain(\dffre_a13.cnt_reg[2]_output_0_0 ),
        .dataout(\a13.cnt_reg[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a13.cnt_reg[3]_output_0_0_to_lut_$abc$3281$li4_li4_input_0_3  (
        .datain(\dffre_a13.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3281$li4_li4_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a13.cnt_reg[3]_output_0_0_to_lut_$abc$3281$li5_li5_input_0_1  (
        .datain(\dffre_a13.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3281$li5_li5_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a13.cnt_reg[3]_output_0_0_to_lut_$abc$3281$li3_li3_input_0_3  (
        .datain(\dffre_a13.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3281$li3_li3_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a13.cnt_reg[3]_output_0_0_to_lut_$abc$7707$new_new_n338___input_0_1  (
        .datain(\dffre_a13.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n338___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a13.cnt_reg[3]_output_0_0_to_a13.cnt_reg[3]_input_0_0  (
        .datain(\dffre_a13.cnt_reg[3]_output_0_0 ),
        .dataout(\a13.cnt_reg[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a13.cnt_reg[4]_output_0_0_to_lut_$abc$3281$li4_li4_input_0_0  (
        .datain(\dffre_a13.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$3281$li4_li4_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a13.cnt_reg[4]_output_0_0_to_lut_$abc$3281$li5_li5_input_0_0  (
        .datain(\dffre_a13.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$3281$li5_li5_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a13.cnt_reg[4]_output_0_0_to_lut_$abc$7707$new_new_n338___input_0_0  (
        .datain(\dffre_a13.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n338___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a13.cnt_reg[4]_output_0_0_to_a13.cnt_reg[4]_input_0_0  (
        .datain(\dffre_a13.cnt_reg[4]_output_0_0 ),
        .dataout(\a13.cnt_reg[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a13.cnt_reg[5]_output_0_0_to_lut_$abc$3281$li5_li5_input_0_5  (
        .datain(\dffre_a13.cnt_reg[5]_output_0_0 ),
        .dataout(\lut_$abc$3281$li5_li5_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_a13.cnt_reg[5]_output_0_0_to_lut_$abc$7707$new_new_n338___input_0_5  (
        .datain(\dffre_a13.cnt_reg[5]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n338___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_a13.cnt_reg[5]_output_0_0_to_a13.cnt_reg[5]_input_0_0  (
        .datain(\dffre_a13.cnt_reg[5]_output_0_0 ),
        .dataout(\a13.cnt_reg[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a13.cnt_reg[6]_output_0_0_to_lut_$abc$3281$li6_li6_input_0_3  (
        .datain(\dffre_a13.cnt_reg[6]_output_0_0 ),
        .dataout(\lut_$abc$3281$li6_li6_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a13.cnt_reg[6]_output_0_0_to_lut_$abc$3281$li7_li7_input_0_3  (
        .datain(\dffre_a13.cnt_reg[6]_output_0_0 ),
        .dataout(\lut_$abc$3281$li7_li7_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a13.cnt_reg[6]_output_0_0_to_a13.cnt_reg[6]_input_0_0  (
        .datain(\dffre_a13.cnt_reg[6]_output_0_0 ),
        .dataout(\a13.cnt_reg[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a13.cnt_reg[7]_output_0_0_to_lut_$abc$3281$li7_li7_input_0_4  (
        .datain(\dffre_a13.cnt_reg[7]_output_0_0 ),
        .dataout(\lut_$abc$3281$li7_li7_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a13.cnt_reg[7]_output_0_0_to_a13.cnt_reg[7]_input_0_0  (
        .datain(\dffre_a13.cnt_reg[7]_output_0_0 ),
        .dataout(\a13.cnt_reg[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a14.cnt_reg[0]_output_0_0_to_lut_$abc$3312$li4_li4_input_0_4  (
        .datain(\dffre_a14.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3312$li4_li4_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a14.cnt_reg[0]_output_0_0_to_lut_$abc$3312$li3_li3_input_0_4  (
        .datain(\dffre_a14.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3312$li3_li3_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a14.cnt_reg[0]_output_0_0_to_lut_$abc$3312$li5_li5_input_0_4  (
        .datain(\dffre_a14.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3312$li5_li5_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a14.cnt_reg[0]_output_0_0_to_lut_$abc$3312$li1_li1_input_0_4  (
        .datain(\dffre_a14.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3312$li1_li1_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a14.cnt_reg[0]_output_0_0_to_lut_$abc$3312$li2_li2_input_0_4  (
        .datain(\dffre_a14.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3312$li2_li2_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a14.cnt_reg[0]_output_0_0_to_lut_$abc$7707$new_new_n330___input_0_4  (
        .datain(\dffre_a14.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n330___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a14.cnt_reg[0]_output_0_0_to_lut_$abc$3312$li0_li0_input_0_4  (
        .datain(\dffre_a14.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3312$li0_li0_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a14.cnt_reg[0]_output_0_0_to_a14.cnt_reg[0]_input_0_0  (
        .datain(\dffre_a14.cnt_reg[0]_output_0_0 ),
        .dataout(\a14.cnt_reg[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a14.cnt_reg[1]_output_0_0_to_lut_$abc$3312$li4_li4_input_0_1  (
        .datain(\dffre_a14.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3312$li4_li4_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a14.cnt_reg[1]_output_0_0_to_lut_$abc$3312$li3_li3_input_0_1  (
        .datain(\dffre_a14.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3312$li3_li3_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a14.cnt_reg[1]_output_0_0_to_lut_$abc$3312$li5_li5_input_0_5  (
        .datain(\dffre_a14.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3312$li5_li5_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_a14.cnt_reg[1]_output_0_0_to_lut_$abc$3312$li1_li1_input_0_1  (
        .datain(\dffre_a14.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3312$li1_li1_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a14.cnt_reg[1]_output_0_0_to_lut_$abc$3312$li2_li2_input_0_1  (
        .datain(\dffre_a14.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3312$li2_li2_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a14.cnt_reg[1]_output_0_0_to_lut_$abc$7707$new_new_n330___input_0_5  (
        .datain(\dffre_a14.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n330___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_a14.cnt_reg[1]_output_0_0_to_a14.cnt_reg[1]_input_0_0  (
        .datain(\dffre_a14.cnt_reg[1]_output_0_0 ),
        .dataout(\a14.cnt_reg[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a14.cnt_reg[2]_output_0_0_to_lut_$abc$3312$li4_li4_input_0_2  (
        .datain(\dffre_a14.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3312$li4_li4_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a14.cnt_reg[2]_output_0_0_to_lut_$abc$3312$li3_li3_input_0_2  (
        .datain(\dffre_a14.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3312$li3_li3_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a14.cnt_reg[2]_output_0_0_to_lut_$abc$3312$li5_li5_input_0_1  (
        .datain(\dffre_a14.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3312$li5_li5_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a14.cnt_reg[2]_output_0_0_to_lut_$abc$3312$li2_li2_input_0_2  (
        .datain(\dffre_a14.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3312$li2_li2_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a14.cnt_reg[2]_output_0_0_to_lut_$abc$7707$new_new_n330___input_0_1  (
        .datain(\dffre_a14.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n330___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a14.cnt_reg[2]_output_0_0_to_a14.cnt_reg[2]_input_0_0  (
        .datain(\dffre_a14.cnt_reg[2]_output_0_0 ),
        .dataout(\a14.cnt_reg[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a14.cnt_reg[3]_output_0_0_to_lut_$abc$3312$li4_li4_input_0_3  (
        .datain(\dffre_a14.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3312$li4_li4_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a14.cnt_reg[3]_output_0_0_to_lut_$abc$3312$li3_li3_input_0_3  (
        .datain(\dffre_a14.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3312$li3_li3_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a14.cnt_reg[3]_output_0_0_to_lut_$abc$3312$li5_li5_input_0_3  (
        .datain(\dffre_a14.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3312$li5_li5_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a14.cnt_reg[3]_output_0_0_to_lut_$abc$7707$new_new_n330___input_0_3  (
        .datain(\dffre_a14.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n330___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a14.cnt_reg[3]_output_0_0_to_a14.cnt_reg[3]_input_0_0  (
        .datain(\dffre_a14.cnt_reg[3]_output_0_0 ),
        .dataout(\a14.cnt_reg[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a14.cnt_reg[4]_output_0_0_to_lut_$abc$3312$li4_li4_input_0_0  (
        .datain(\dffre_a14.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$3312$li4_li4_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a14.cnt_reg[4]_output_0_0_to_lut_$abc$3312$li5_li5_input_0_0  (
        .datain(\dffre_a14.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$3312$li5_li5_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a14.cnt_reg[4]_output_0_0_to_lut_$abc$7707$new_new_n330___input_0_0  (
        .datain(\dffre_a14.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n330___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a14.cnt_reg[4]_output_0_0_to_a14.cnt_reg[4]_input_0_0  (
        .datain(\dffre_a14.cnt_reg[4]_output_0_0 ),
        .dataout(\a14.cnt_reg[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a14.cnt_reg[5]_output_0_0_to_lut_$abc$3312$li5_li5_input_0_2  (
        .datain(\dffre_a14.cnt_reg[5]_output_0_0 ),
        .dataout(\lut_$abc$3312$li5_li5_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a14.cnt_reg[5]_output_0_0_to_lut_$abc$7707$new_new_n330___input_0_2  (
        .datain(\dffre_a14.cnt_reg[5]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n330___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a14.cnt_reg[5]_output_0_0_to_a14.cnt_reg[5]_input_0_0  (
        .datain(\dffre_a14.cnt_reg[5]_output_0_0 ),
        .dataout(\a14.cnt_reg[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a14.cnt_reg[6]_output_0_0_to_lut_$abc$3312$li7_li7_input_0_3  (
        .datain(\dffre_a14.cnt_reg[6]_output_0_0 ),
        .dataout(\lut_$abc$3312$li7_li7_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a14.cnt_reg[6]_output_0_0_to_lut_$abc$3312$li6_li6_input_0_3  (
        .datain(\dffre_a14.cnt_reg[6]_output_0_0 ),
        .dataout(\lut_$abc$3312$li6_li6_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a14.cnt_reg[6]_output_0_0_to_a14.cnt_reg[6]_input_0_0  (
        .datain(\dffre_a14.cnt_reg[6]_output_0_0 ),
        .dataout(\a14.cnt_reg[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a14.cnt_reg[7]_output_0_0_to_lut_$abc$3312$li7_li7_input_0_1  (
        .datain(\dffre_a14.cnt_reg[7]_output_0_0 ),
        .dataout(\lut_$abc$3312$li7_li7_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a14.cnt_reg[7]_output_0_0_to_a14.cnt_reg[7]_input_0_0  (
        .datain(\dffre_a14.cnt_reg[7]_output_0_0 ),
        .dataout(\a14.cnt_reg[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a15.cnt_reg[0]_output_0_0_to_lut_$abc$3343$li1_li1_input_0_4  (
        .datain(\dffre_a15.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3343$li1_li1_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a15.cnt_reg[0]_output_0_0_to_lut_$abc$3343$li4_li4_input_0_4  (
        .datain(\dffre_a15.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3343$li4_li4_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a15.cnt_reg[0]_output_0_0_to_lut_$abc$3343$li5_li5_input_0_3  (
        .datain(\dffre_a15.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3343$li5_li5_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a15.cnt_reg[0]_output_0_0_to_lut_$abc$3343$li2_li2_input_0_4  (
        .datain(\dffre_a15.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3343$li2_li2_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a15.cnt_reg[0]_output_0_0_to_lut_$abc$3343$li3_li3_input_0_4  (
        .datain(\dffre_a15.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3343$li3_li3_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a15.cnt_reg[0]_output_0_0_to_lut_$abc$3343$li0_li0_input_0_4  (
        .datain(\dffre_a15.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3343$li0_li0_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a15.cnt_reg[0]_output_0_0_to_lut_$abc$7707$new_new_n322___input_0_3  (
        .datain(\dffre_a15.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n322___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a15.cnt_reg[0]_output_0_0_to_a15.cnt_reg[0]_input_0_0  (
        .datain(\dffre_a15.cnt_reg[0]_output_0_0 ),
        .dataout(\a15.cnt_reg[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a15.cnt_reg[1]_output_0_0_to_lut_$abc$3343$li1_li1_input_0_2  (
        .datain(\dffre_a15.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3343$li1_li1_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a15.cnt_reg[1]_output_0_0_to_lut_$abc$3343$li4_li4_input_0_2  (
        .datain(\dffre_a15.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3343$li4_li4_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a15.cnt_reg[1]_output_0_0_to_lut_$abc$3343$li5_li5_input_0_2  (
        .datain(\dffre_a15.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3343$li5_li5_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a15.cnt_reg[1]_output_0_0_to_lut_$abc$3343$li2_li2_input_0_0  (
        .datain(\dffre_a15.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3343$li2_li2_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a15.cnt_reg[1]_output_0_0_to_lut_$abc$3343$li3_li3_input_0_0  (
        .datain(\dffre_a15.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3343$li3_li3_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a15.cnt_reg[1]_output_0_0_to_lut_$abc$7707$new_new_n322___input_0_2  (
        .datain(\dffre_a15.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n322___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a15.cnt_reg[1]_output_0_0_to_a15.cnt_reg[1]_input_0_0  (
        .datain(\dffre_a15.cnt_reg[1]_output_0_0 ),
        .dataout(\a15.cnt_reg[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a15.cnt_reg[2]_output_0_0_to_lut_$abc$3343$li4_li4_input_0_1  (
        .datain(\dffre_a15.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3343$li4_li4_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a15.cnt_reg[2]_output_0_0_to_lut_$abc$3343$li5_li5_input_0_4  (
        .datain(\dffre_a15.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3343$li5_li5_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a15.cnt_reg[2]_output_0_0_to_lut_$abc$3343$li2_li2_input_0_1  (
        .datain(\dffre_a15.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3343$li2_li2_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a15.cnt_reg[2]_output_0_0_to_lut_$abc$3343$li3_li3_input_0_1  (
        .datain(\dffre_a15.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3343$li3_li3_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a15.cnt_reg[2]_output_0_0_to_lut_$abc$7707$new_new_n322___input_0_4  (
        .datain(\dffre_a15.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n322___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a15.cnt_reg[2]_output_0_0_to_a15.cnt_reg[2]_input_0_0  (
        .datain(\dffre_a15.cnt_reg[2]_output_0_0 ),
        .dataout(\a15.cnt_reg[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a15.cnt_reg[3]_output_0_0_to_lut_$abc$3343$li4_li4_input_0_3  (
        .datain(\dffre_a15.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3343$li4_li4_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a15.cnt_reg[3]_output_0_0_to_lut_$abc$3343$li5_li5_input_0_1  (
        .datain(\dffre_a15.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3343$li5_li5_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a15.cnt_reg[3]_output_0_0_to_lut_$abc$3343$li3_li3_input_0_3  (
        .datain(\dffre_a15.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3343$li3_li3_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a15.cnt_reg[3]_output_0_0_to_lut_$abc$7707$new_new_n322___input_0_1  (
        .datain(\dffre_a15.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n322___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a15.cnt_reg[3]_output_0_0_to_a15.cnt_reg[3]_input_0_0  (
        .datain(\dffre_a15.cnt_reg[3]_output_0_0 ),
        .dataout(\a15.cnt_reg[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a15.cnt_reg[4]_output_0_0_to_lut_$abc$3343$li4_li4_input_0_0  (
        .datain(\dffre_a15.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$3343$li4_li4_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a15.cnt_reg[4]_output_0_0_to_lut_$abc$3343$li5_li5_input_0_0  (
        .datain(\dffre_a15.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$3343$li5_li5_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a15.cnt_reg[4]_output_0_0_to_lut_$abc$7707$new_new_n322___input_0_0  (
        .datain(\dffre_a15.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n322___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a15.cnt_reg[4]_output_0_0_to_a15.cnt_reg[4]_input_0_0  (
        .datain(\dffre_a15.cnt_reg[4]_output_0_0 ),
        .dataout(\a15.cnt_reg[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a15.cnt_reg[5]_output_0_0_to_lut_$abc$3343$li5_li5_input_0_5  (
        .datain(\dffre_a15.cnt_reg[5]_output_0_0 ),
        .dataout(\lut_$abc$3343$li5_li5_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_a15.cnt_reg[5]_output_0_0_to_lut_$abc$7707$new_new_n322___input_0_5  (
        .datain(\dffre_a15.cnt_reg[5]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n322___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_a15.cnt_reg[5]_output_0_0_to_a15.cnt_reg[5]_input_0_0  (
        .datain(\dffre_a15.cnt_reg[5]_output_0_0 ),
        .dataout(\a15.cnt_reg[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a15.cnt_reg[6]_output_0_0_to_lut_$abc$3343$li6_li6_input_0_3  (
        .datain(\dffre_a15.cnt_reg[6]_output_0_0 ),
        .dataout(\lut_$abc$3343$li6_li6_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a15.cnt_reg[6]_output_0_0_to_lut_$abc$3343$li7_li7_input_0_3  (
        .datain(\dffre_a15.cnt_reg[6]_output_0_0 ),
        .dataout(\lut_$abc$3343$li7_li7_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a15.cnt_reg[6]_output_0_0_to_a15.cnt_reg[6]_input_0_0  (
        .datain(\dffre_a15.cnt_reg[6]_output_0_0 ),
        .dataout(\a15.cnt_reg[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a15.cnt_reg[7]_output_0_0_to_lut_$abc$3343$li7_li7_input_0_4  (
        .datain(\dffre_a15.cnt_reg[7]_output_0_0 ),
        .dataout(\lut_$abc$3343$li7_li7_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a15.cnt_reg[7]_output_0_0_to_a15.cnt_reg[7]_input_0_0  (
        .datain(\dffre_a15.cnt_reg[7]_output_0_0 ),
        .dataout(\a15.cnt_reg[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a2.cnt_reg[0]_output_0_0_to_lut_$abc$3374$li4_li4_input_0_4  (
        .datain(\dffre_a2.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3374$li4_li4_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a2.cnt_reg[0]_output_0_0_to_lut_$abc$3374$li3_li3_input_0_4  (
        .datain(\dffre_a2.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3374$li3_li3_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a2.cnt_reg[0]_output_0_0_to_lut_$abc$3374$li5_li5_input_0_4  (
        .datain(\dffre_a2.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3374$li5_li5_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a2.cnt_reg[0]_output_0_0_to_lut_$abc$3374$li1_li1_input_0_4  (
        .datain(\dffre_a2.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3374$li1_li1_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a2.cnt_reg[0]_output_0_0_to_lut_$abc$3374$li2_li2_input_0_4  (
        .datain(\dffre_a2.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3374$li2_li2_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a2.cnt_reg[0]_output_0_0_to_lut_$abc$7707$new_new_n314___input_0_4  (
        .datain(\dffre_a2.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n314___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a2.cnt_reg[0]_output_0_0_to_lut_$abc$3374$li0_li0_input_0_4  (
        .datain(\dffre_a2.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3374$li0_li0_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a2.cnt_reg[0]_output_0_0_to_a2.cnt_reg[0]_input_0_0  (
        .datain(\dffre_a2.cnt_reg[0]_output_0_0 ),
        .dataout(\a2.cnt_reg[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a2.cnt_reg[1]_output_0_0_to_lut_$abc$3374$li4_li4_input_0_1  (
        .datain(\dffre_a2.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3374$li4_li4_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a2.cnt_reg[1]_output_0_0_to_lut_$abc$3374$li3_li3_input_0_1  (
        .datain(\dffre_a2.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3374$li3_li3_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a2.cnt_reg[1]_output_0_0_to_lut_$abc$3374$li5_li5_input_0_5  (
        .datain(\dffre_a2.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3374$li5_li5_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_a2.cnt_reg[1]_output_0_0_to_lut_$abc$3374$li1_li1_input_0_1  (
        .datain(\dffre_a2.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3374$li1_li1_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a2.cnt_reg[1]_output_0_0_to_lut_$abc$3374$li2_li2_input_0_1  (
        .datain(\dffre_a2.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3374$li2_li2_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a2.cnt_reg[1]_output_0_0_to_lut_$abc$7707$new_new_n314___input_0_5  (
        .datain(\dffre_a2.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n314___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_a2.cnt_reg[1]_output_0_0_to_a2.cnt_reg[1]_input_0_0  (
        .datain(\dffre_a2.cnt_reg[1]_output_0_0 ),
        .dataout(\a2.cnt_reg[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a2.cnt_reg[2]_output_0_0_to_lut_$abc$3374$li4_li4_input_0_2  (
        .datain(\dffre_a2.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3374$li4_li4_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a2.cnt_reg[2]_output_0_0_to_lut_$abc$3374$li3_li3_input_0_2  (
        .datain(\dffre_a2.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3374$li3_li3_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a2.cnt_reg[2]_output_0_0_to_lut_$abc$3374$li5_li5_input_0_1  (
        .datain(\dffre_a2.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3374$li5_li5_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a2.cnt_reg[2]_output_0_0_to_lut_$abc$3374$li2_li2_input_0_2  (
        .datain(\dffre_a2.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3374$li2_li2_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a2.cnt_reg[2]_output_0_0_to_lut_$abc$7707$new_new_n314___input_0_1  (
        .datain(\dffre_a2.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n314___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a2.cnt_reg[2]_output_0_0_to_a2.cnt_reg[2]_input_0_0  (
        .datain(\dffre_a2.cnt_reg[2]_output_0_0 ),
        .dataout(\a2.cnt_reg[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a2.cnt_reg[3]_output_0_0_to_lut_$abc$3374$li4_li4_input_0_3  (
        .datain(\dffre_a2.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3374$li4_li4_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a2.cnt_reg[3]_output_0_0_to_lut_$abc$3374$li3_li3_input_0_3  (
        .datain(\dffre_a2.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3374$li3_li3_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a2.cnt_reg[3]_output_0_0_to_lut_$abc$3374$li5_li5_input_0_3  (
        .datain(\dffre_a2.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3374$li5_li5_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a2.cnt_reg[3]_output_0_0_to_lut_$abc$7707$new_new_n314___input_0_3  (
        .datain(\dffre_a2.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n314___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a2.cnt_reg[3]_output_0_0_to_a2.cnt_reg[3]_input_0_0  (
        .datain(\dffre_a2.cnt_reg[3]_output_0_0 ),
        .dataout(\a2.cnt_reg[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a2.cnt_reg[4]_output_0_0_to_lut_$abc$3374$li4_li4_input_0_0  (
        .datain(\dffre_a2.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$3374$li4_li4_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a2.cnt_reg[4]_output_0_0_to_lut_$abc$3374$li5_li5_input_0_0  (
        .datain(\dffre_a2.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$3374$li5_li5_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a2.cnt_reg[4]_output_0_0_to_lut_$abc$7707$new_new_n314___input_0_0  (
        .datain(\dffre_a2.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n314___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a2.cnt_reg[4]_output_0_0_to_a2.cnt_reg[4]_input_0_0  (
        .datain(\dffre_a2.cnt_reg[4]_output_0_0 ),
        .dataout(\a2.cnt_reg[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a2.cnt_reg[5]_output_0_0_to_lut_$abc$3374$li5_li5_input_0_2  (
        .datain(\dffre_a2.cnt_reg[5]_output_0_0 ),
        .dataout(\lut_$abc$3374$li5_li5_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a2.cnt_reg[5]_output_0_0_to_lut_$abc$7707$new_new_n314___input_0_2  (
        .datain(\dffre_a2.cnt_reg[5]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n314___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a2.cnt_reg[5]_output_0_0_to_a2.cnt_reg[5]_input_0_0  (
        .datain(\dffre_a2.cnt_reg[5]_output_0_0 ),
        .dataout(\a2.cnt_reg[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a2.cnt_reg[6]_output_0_0_to_lut_$abc$3374$li7_li7_input_0_3  (
        .datain(\dffre_a2.cnt_reg[6]_output_0_0 ),
        .dataout(\lut_$abc$3374$li7_li7_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a2.cnt_reg[6]_output_0_0_to_lut_$abc$3374$li6_li6_input_0_3  (
        .datain(\dffre_a2.cnt_reg[6]_output_0_0 ),
        .dataout(\lut_$abc$3374$li6_li6_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a2.cnt_reg[6]_output_0_0_to_a2.cnt_reg[6]_input_0_0  (
        .datain(\dffre_a2.cnt_reg[6]_output_0_0 ),
        .dataout(\a2.cnt_reg[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a2.cnt_reg[7]_output_0_0_to_lut_$abc$3374$li7_li7_input_0_1  (
        .datain(\dffre_a2.cnt_reg[7]_output_0_0 ),
        .dataout(\lut_$abc$3374$li7_li7_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a2.cnt_reg[7]_output_0_0_to_a2.cnt_reg[7]_input_0_0  (
        .datain(\dffre_a2.cnt_reg[7]_output_0_0 ),
        .dataout(\a2.cnt_reg[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a3.cnt_reg[0]_output_0_0_to_lut_$abc$3405$li2_li2_input_0_4  (
        .datain(\dffre_a3.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3405$li2_li2_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a3.cnt_reg[0]_output_0_0_to_lut_$abc$3405$li1_li1_input_0_4  (
        .datain(\dffre_a3.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3405$li1_li1_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a3.cnt_reg[0]_output_0_0_to_lut_$abc$3405$li5_li5_input_0_4  (
        .datain(\dffre_a3.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3405$li5_li5_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a3.cnt_reg[0]_output_0_0_to_lut_$abc$3405$li3_li3_input_0_4  (
        .datain(\dffre_a3.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3405$li3_li3_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a3.cnt_reg[0]_output_0_0_to_lut_$abc$3405$li4_li4_input_0_4  (
        .datain(\dffre_a3.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3405$li4_li4_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a3.cnt_reg[0]_output_0_0_to_lut_$abc$3405$li0_li0_input_0_4  (
        .datain(\dffre_a3.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3405$li0_li0_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a3.cnt_reg[0]_output_0_0_to_lut_$abc$7707$new_new_n306___input_0_4  (
        .datain(\dffre_a3.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n306___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a3.cnt_reg[0]_output_0_0_to_a3.cnt_reg[0]_input_0_0  (
        .datain(\dffre_a3.cnt_reg[0]_output_0_0 ),
        .dataout(\a3.cnt_reg[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a3.cnt_reg[1]_output_0_0_to_lut_$abc$3405$li2_li2_input_0_3  (
        .datain(\dffre_a3.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3405$li2_li2_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a3.cnt_reg[1]_output_0_0_to_lut_$abc$3405$li1_li1_input_0_3  (
        .datain(\dffre_a3.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3405$li1_li1_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a3.cnt_reg[1]_output_0_0_to_lut_$abc$3405$li5_li5_input_0_3  (
        .datain(\dffre_a3.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3405$li5_li5_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a3.cnt_reg[1]_output_0_0_to_lut_$abc$3405$li3_li3_input_0_3  (
        .datain(\dffre_a3.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3405$li3_li3_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a3.cnt_reg[1]_output_0_0_to_lut_$abc$3405$li4_li4_input_0_3  (
        .datain(\dffre_a3.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3405$li4_li4_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a3.cnt_reg[1]_output_0_0_to_lut_$abc$7707$new_new_n306___input_0_5  (
        .datain(\dffre_a3.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n306___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_a3.cnt_reg[1]_output_0_0_to_a3.cnt_reg[1]_input_0_0  (
        .datain(\dffre_a3.cnt_reg[1]_output_0_0 ),
        .dataout(\a3.cnt_reg[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a3.cnt_reg[2]_output_0_0_to_lut_$abc$3405$li2_li2_input_0_0  (
        .datain(\dffre_a3.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3405$li2_li2_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a3.cnt_reg[2]_output_0_0_to_lut_$abc$3405$li5_li5_input_0_0  (
        .datain(\dffre_a3.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3405$li5_li5_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a3.cnt_reg[2]_output_0_0_to_lut_$abc$3405$li3_li3_input_0_0  (
        .datain(\dffre_a3.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3405$li3_li3_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a3.cnt_reg[2]_output_0_0_to_lut_$abc$3405$li4_li4_input_0_0  (
        .datain(\dffre_a3.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3405$li4_li4_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a3.cnt_reg[2]_output_0_0_to_lut_$abc$7707$new_new_n306___input_0_0  (
        .datain(\dffre_a3.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n306___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a3.cnt_reg[2]_output_0_0_to_a3.cnt_reg[2]_input_0_0  (
        .datain(\dffre_a3.cnt_reg[2]_output_0_0 ),
        .dataout(\a3.cnt_reg[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a3.cnt_reg[3]_output_0_0_to_lut_$abc$3405$li5_li5_input_0_5  (
        .datain(\dffre_a3.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3405$li5_li5_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_a3.cnt_reg[3]_output_0_0_to_lut_$abc$3405$li3_li3_input_0_1  (
        .datain(\dffre_a3.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3405$li3_li3_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a3.cnt_reg[3]_output_0_0_to_lut_$abc$3405$li4_li4_input_0_1  (
        .datain(\dffre_a3.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3405$li4_li4_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a3.cnt_reg[3]_output_0_0_to_lut_$abc$7707$new_new_n306___input_0_3  (
        .datain(\dffre_a3.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n306___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a3.cnt_reg[3]_output_0_0_to_a3.cnt_reg[3]_input_0_0  (
        .datain(\dffre_a3.cnt_reg[3]_output_0_0 ),
        .dataout(\a3.cnt_reg[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a3.cnt_reg[4]_output_0_0_to_lut_$abc$3405$li5_li5_input_0_1  (
        .datain(\dffre_a3.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$3405$li5_li5_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a3.cnt_reg[4]_output_0_0_to_lut_$abc$3405$li4_li4_input_0_2  (
        .datain(\dffre_a3.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$3405$li4_li4_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a3.cnt_reg[4]_output_0_0_to_lut_$abc$7707$new_new_n306___input_0_1  (
        .datain(\dffre_a3.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n306___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a3.cnt_reg[4]_output_0_0_to_a3.cnt_reg[4]_input_0_0  (
        .datain(\dffre_a3.cnt_reg[4]_output_0_0 ),
        .dataout(\a3.cnt_reg[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a3.cnt_reg[5]_output_0_0_to_lut_$abc$3405$li5_li5_input_0_2  (
        .datain(\dffre_a3.cnt_reg[5]_output_0_0 ),
        .dataout(\lut_$abc$3405$li5_li5_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a3.cnt_reg[5]_output_0_0_to_lut_$abc$7707$new_new_n306___input_0_2  (
        .datain(\dffre_a3.cnt_reg[5]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n306___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a3.cnt_reg[5]_output_0_0_to_a3.cnt_reg[5]_input_0_0  (
        .datain(\dffre_a3.cnt_reg[5]_output_0_0 ),
        .dataout(\a3.cnt_reg[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a3.cnt_reg[6]_output_0_0_to_lut_$abc$3405$li6_li6_input_0_3  (
        .datain(\dffre_a3.cnt_reg[6]_output_0_0 ),
        .dataout(\lut_$abc$3405$li6_li6_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a3.cnt_reg[6]_output_0_0_to_lut_$abc$3405$li7_li7_input_0_3  (
        .datain(\dffre_a3.cnt_reg[6]_output_0_0 ),
        .dataout(\lut_$abc$3405$li7_li7_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a3.cnt_reg[6]_output_0_0_to_a3.cnt_reg[6]_input_0_0  (
        .datain(\dffre_a3.cnt_reg[6]_output_0_0 ),
        .dataout(\a3.cnt_reg[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a3.cnt_reg[7]_output_0_0_to_lut_$abc$3405$li7_li7_input_0_4  (
        .datain(\dffre_a3.cnt_reg[7]_output_0_0 ),
        .dataout(\lut_$abc$3405$li7_li7_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a3.cnt_reg[7]_output_0_0_to_a3.cnt_reg[7]_input_0_0  (
        .datain(\dffre_a3.cnt_reg[7]_output_0_0 ),
        .dataout(\a3.cnt_reg[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a4.cnt_reg[0]_output_0_0_to_lut_$abc$3436$li4_li4_input_0_4  (
        .datain(\dffre_a4.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3436$li4_li4_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a4.cnt_reg[0]_output_0_0_to_lut_$abc$3436$li1_li1_input_0_4  (
        .datain(\dffre_a4.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3436$li1_li1_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a4.cnt_reg[0]_output_0_0_to_lut_$abc$3436$li5_li5_input_0_3  (
        .datain(\dffre_a4.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3436$li5_li5_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a4.cnt_reg[0]_output_0_0_to_lut_$abc$3436$li3_li3_input_0_4  (
        .datain(\dffre_a4.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3436$li3_li3_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a4.cnt_reg[0]_output_0_0_to_lut_$abc$3436$li2_li2_input_0_4  (
        .datain(\dffre_a4.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3436$li2_li2_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a4.cnt_reg[0]_output_0_0_to_lut_$abc$3436$li0_li0_input_0_4  (
        .datain(\dffre_a4.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3436$li0_li0_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a4.cnt_reg[0]_output_0_0_to_lut_$abc$7707$new_new_n298___input_0_3  (
        .datain(\dffre_a4.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n298___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a4.cnt_reg[0]_output_0_0_to_a4.cnt_reg[0]_input_0_0  (
        .datain(\dffre_a4.cnt_reg[0]_output_0_0 ),
        .dataout(\a4.cnt_reg[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a4.cnt_reg[1]_output_0_0_to_lut_$abc$3436$li4_li4_input_0_2  (
        .datain(\dffre_a4.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3436$li4_li4_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a4.cnt_reg[1]_output_0_0_to_lut_$abc$3436$li1_li1_input_0_2  (
        .datain(\dffre_a4.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3436$li1_li1_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a4.cnt_reg[1]_output_0_0_to_lut_$abc$3436$li5_li5_input_0_2  (
        .datain(\dffre_a4.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3436$li5_li5_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a4.cnt_reg[1]_output_0_0_to_lut_$abc$3436$li3_li3_input_0_0  (
        .datain(\dffre_a4.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3436$li3_li3_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a4.cnt_reg[1]_output_0_0_to_lut_$abc$3436$li2_li2_input_0_0  (
        .datain(\dffre_a4.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3436$li2_li2_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a4.cnt_reg[1]_output_0_0_to_lut_$abc$7707$new_new_n298___input_0_2  (
        .datain(\dffre_a4.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n298___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a4.cnt_reg[1]_output_0_0_to_a4.cnt_reg[1]_input_0_0  (
        .datain(\dffre_a4.cnt_reg[1]_output_0_0 ),
        .dataout(\a4.cnt_reg[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a4.cnt_reg[2]_output_0_0_to_lut_$abc$3436$li4_li4_input_0_3  (
        .datain(\dffre_a4.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3436$li4_li4_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a4.cnt_reg[2]_output_0_0_to_lut_$abc$3436$li5_li5_input_0_1  (
        .datain(\dffre_a4.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3436$li5_li5_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a4.cnt_reg[2]_output_0_0_to_lut_$abc$3436$li3_li3_input_0_3  (
        .datain(\dffre_a4.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3436$li3_li3_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a4.cnt_reg[2]_output_0_0_to_lut_$abc$3436$li2_li2_input_0_3  (
        .datain(\dffre_a4.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3436$li2_li2_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a4.cnt_reg[2]_output_0_0_to_lut_$abc$7707$new_new_n298___input_0_1  (
        .datain(\dffre_a4.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n298___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a4.cnt_reg[2]_output_0_0_to_a4.cnt_reg[2]_input_0_0  (
        .datain(\dffre_a4.cnt_reg[2]_output_0_0 ),
        .dataout(\a4.cnt_reg[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a4.cnt_reg[3]_output_0_0_to_lut_$abc$3436$li4_li4_input_0_1  (
        .datain(\dffre_a4.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3436$li4_li4_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a4.cnt_reg[3]_output_0_0_to_lut_$abc$3436$li5_li5_input_0_4  (
        .datain(\dffre_a4.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3436$li5_li5_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a4.cnt_reg[3]_output_0_0_to_lut_$abc$3436$li3_li3_input_0_1  (
        .datain(\dffre_a4.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3436$li3_li3_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a4.cnt_reg[3]_output_0_0_to_lut_$abc$7707$new_new_n298___input_0_4  (
        .datain(\dffre_a4.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n298___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a4.cnt_reg[3]_output_0_0_to_a4.cnt_reg[3]_input_0_0  (
        .datain(\dffre_a4.cnt_reg[3]_output_0_0 ),
        .dataout(\a4.cnt_reg[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a4.cnt_reg[4]_output_0_0_to_lut_$abc$3436$li4_li4_input_0_0  (
        .datain(\dffre_a4.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$3436$li4_li4_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a4.cnt_reg[4]_output_0_0_to_lut_$abc$3436$li5_li5_input_0_0  (
        .datain(\dffre_a4.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$3436$li5_li5_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a4.cnt_reg[4]_output_0_0_to_lut_$abc$7707$new_new_n298___input_0_0  (
        .datain(\dffre_a4.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n298___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a4.cnt_reg[4]_output_0_0_to_a4.cnt_reg[4]_input_0_0  (
        .datain(\dffre_a4.cnt_reg[4]_output_0_0 ),
        .dataout(\a4.cnt_reg[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a4.cnt_reg[5]_output_0_0_to_lut_$abc$3436$li5_li5_input_0_5  (
        .datain(\dffre_a4.cnt_reg[5]_output_0_0 ),
        .dataout(\lut_$abc$3436$li5_li5_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_a4.cnt_reg[5]_output_0_0_to_lut_$abc$7707$new_new_n298___input_0_5  (
        .datain(\dffre_a4.cnt_reg[5]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n298___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_a4.cnt_reg[5]_output_0_0_to_a4.cnt_reg[5]_input_0_0  (
        .datain(\dffre_a4.cnt_reg[5]_output_0_0 ),
        .dataout(\a4.cnt_reg[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a4.cnt_reg[6]_output_0_0_to_lut_$abc$3436$li6_li6_input_0_3  (
        .datain(\dffre_a4.cnt_reg[6]_output_0_0 ),
        .dataout(\lut_$abc$3436$li6_li6_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a4.cnt_reg[6]_output_0_0_to_lut_$abc$3436$li7_li7_input_0_3  (
        .datain(\dffre_a4.cnt_reg[6]_output_0_0 ),
        .dataout(\lut_$abc$3436$li7_li7_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a4.cnt_reg[6]_output_0_0_to_a4.cnt_reg[6]_input_0_0  (
        .datain(\dffre_a4.cnt_reg[6]_output_0_0 ),
        .dataout(\a4.cnt_reg[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a4.cnt_reg[7]_output_0_0_to_lut_$abc$3436$li7_li7_input_0_4  (
        .datain(\dffre_a4.cnt_reg[7]_output_0_0 ),
        .dataout(\lut_$abc$3436$li7_li7_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a4.cnt_reg[7]_output_0_0_to_a4.cnt_reg[7]_input_0_0  (
        .datain(\dffre_a4.cnt_reg[7]_output_0_0 ),
        .dataout(\a4.cnt_reg[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a5.cnt_reg[0]_output_0_0_to_lut_$abc$3467$li4_li4_input_0_4  (
        .datain(\dffre_a5.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3467$li4_li4_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a5.cnt_reg[0]_output_0_0_to_lut_$abc$3467$li1_li1_input_0_4  (
        .datain(\dffre_a5.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3467$li1_li1_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a5.cnt_reg[0]_output_0_0_to_lut_$abc$3467$li5_li5_input_0_3  (
        .datain(\dffre_a5.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3467$li5_li5_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a5.cnt_reg[0]_output_0_0_to_lut_$abc$3467$li2_li2_input_0_4  (
        .datain(\dffre_a5.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3467$li2_li2_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a5.cnt_reg[0]_output_0_0_to_lut_$abc$3467$li3_li3_input_0_4  (
        .datain(\dffre_a5.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3467$li3_li3_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a5.cnt_reg[0]_output_0_0_to_lut_$abc$3467$li0_li0_input_0_4  (
        .datain(\dffre_a5.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3467$li0_li0_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a5.cnt_reg[0]_output_0_0_to_lut_$abc$7707$new_new_n290___input_0_3  (
        .datain(\dffre_a5.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n290___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a5.cnt_reg[0]_output_0_0_to_a5.cnt_reg[0]_input_0_0  (
        .datain(\dffre_a5.cnt_reg[0]_output_0_0 ),
        .dataout(\a5.cnt_reg[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a5.cnt_reg[1]_output_0_0_to_lut_$abc$3467$li4_li4_input_0_2  (
        .datain(\dffre_a5.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3467$li4_li4_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a5.cnt_reg[1]_output_0_0_to_lut_$abc$3467$li1_li1_input_0_2  (
        .datain(\dffre_a5.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3467$li1_li1_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a5.cnt_reg[1]_output_0_0_to_lut_$abc$3467$li5_li5_input_0_2  (
        .datain(\dffre_a5.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3467$li5_li5_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a5.cnt_reg[1]_output_0_0_to_lut_$abc$3467$li2_li2_input_0_0  (
        .datain(\dffre_a5.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3467$li2_li2_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a5.cnt_reg[1]_output_0_0_to_lut_$abc$3467$li3_li3_input_0_0  (
        .datain(\dffre_a5.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3467$li3_li3_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a5.cnt_reg[1]_output_0_0_to_lut_$abc$7707$new_new_n290___input_0_2  (
        .datain(\dffre_a5.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n290___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a5.cnt_reg[1]_output_0_0_to_a5.cnt_reg[1]_input_0_0  (
        .datain(\dffre_a5.cnt_reg[1]_output_0_0 ),
        .dataout(\a5.cnt_reg[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a5.cnt_reg[2]_output_0_0_to_lut_$abc$3467$li4_li4_input_0_1  (
        .datain(\dffre_a5.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3467$li4_li4_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a5.cnt_reg[2]_output_0_0_to_lut_$abc$3467$li5_li5_input_0_4  (
        .datain(\dffre_a5.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3467$li5_li5_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a5.cnt_reg[2]_output_0_0_to_lut_$abc$3467$li2_li2_input_0_1  (
        .datain(\dffre_a5.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3467$li2_li2_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a5.cnt_reg[2]_output_0_0_to_lut_$abc$3467$li3_li3_input_0_1  (
        .datain(\dffre_a5.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3467$li3_li3_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a5.cnt_reg[2]_output_0_0_to_lut_$abc$7707$new_new_n290___input_0_4  (
        .datain(\dffre_a5.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n290___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a5.cnt_reg[2]_output_0_0_to_a5.cnt_reg[2]_input_0_0  (
        .datain(\dffre_a5.cnt_reg[2]_output_0_0 ),
        .dataout(\a5.cnt_reg[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a5.cnt_reg[3]_output_0_0_to_lut_$abc$3467$li4_li4_input_0_3  (
        .datain(\dffre_a5.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3467$li4_li4_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a5.cnt_reg[3]_output_0_0_to_lut_$abc$3467$li5_li5_input_0_1  (
        .datain(\dffre_a5.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3467$li5_li5_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a5.cnt_reg[3]_output_0_0_to_lut_$abc$3467$li3_li3_input_0_3  (
        .datain(\dffre_a5.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3467$li3_li3_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a5.cnt_reg[3]_output_0_0_to_lut_$abc$7707$new_new_n290___input_0_1  (
        .datain(\dffre_a5.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n290___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a5.cnt_reg[3]_output_0_0_to_a5.cnt_reg[3]_input_0_0  (
        .datain(\dffre_a5.cnt_reg[3]_output_0_0 ),
        .dataout(\a5.cnt_reg[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a5.cnt_reg[4]_output_0_0_to_lut_$abc$3467$li4_li4_input_0_0  (
        .datain(\dffre_a5.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$3467$li4_li4_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a5.cnt_reg[4]_output_0_0_to_lut_$abc$3467$li5_li5_input_0_0  (
        .datain(\dffre_a5.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$3467$li5_li5_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a5.cnt_reg[4]_output_0_0_to_lut_$abc$7707$new_new_n290___input_0_0  (
        .datain(\dffre_a5.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n290___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a5.cnt_reg[4]_output_0_0_to_a5.cnt_reg[4]_input_0_0  (
        .datain(\dffre_a5.cnt_reg[4]_output_0_0 ),
        .dataout(\a5.cnt_reg[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a5.cnt_reg[5]_output_0_0_to_lut_$abc$3467$li5_li5_input_0_5  (
        .datain(\dffre_a5.cnt_reg[5]_output_0_0 ),
        .dataout(\lut_$abc$3467$li5_li5_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_a5.cnt_reg[5]_output_0_0_to_lut_$abc$7707$new_new_n290___input_0_5  (
        .datain(\dffre_a5.cnt_reg[5]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n290___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_a5.cnt_reg[5]_output_0_0_to_a5.cnt_reg[5]_input_0_0  (
        .datain(\dffre_a5.cnt_reg[5]_output_0_0 ),
        .dataout(\a5.cnt_reg[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a5.cnt_reg[6]_output_0_0_to_lut_$abc$3467$li6_li6_input_0_3  (
        .datain(\dffre_a5.cnt_reg[6]_output_0_0 ),
        .dataout(\lut_$abc$3467$li6_li6_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a5.cnt_reg[6]_output_0_0_to_lut_$abc$3467$li7_li7_input_0_3  (
        .datain(\dffre_a5.cnt_reg[6]_output_0_0 ),
        .dataout(\lut_$abc$3467$li7_li7_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a5.cnt_reg[6]_output_0_0_to_a5.cnt_reg[6]_input_0_0  (
        .datain(\dffre_a5.cnt_reg[6]_output_0_0 ),
        .dataout(\a5.cnt_reg[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a5.cnt_reg[7]_output_0_0_to_lut_$abc$3467$li7_li7_input_0_4  (
        .datain(\dffre_a5.cnt_reg[7]_output_0_0 ),
        .dataout(\lut_$abc$3467$li7_li7_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a5.cnt_reg[7]_output_0_0_to_a5.cnt_reg[7]_input_0_0  (
        .datain(\dffre_a5.cnt_reg[7]_output_0_0 ),
        .dataout(\a5.cnt_reg[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a6.cnt_reg[0]_output_0_0_to_lut_$abc$3498$li3_li3_input_0_4  (
        .datain(\dffre_a6.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3498$li3_li3_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a6.cnt_reg[0]_output_0_0_to_lut_$abc$3498$li1_li1_input_0_4  (
        .datain(\dffre_a6.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3498$li1_li1_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a6.cnt_reg[0]_output_0_0_to_lut_$abc$3498$li5_li5_input_0_4  (
        .datain(\dffre_a6.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3498$li5_li5_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a6.cnt_reg[0]_output_0_0_to_lut_$abc$3498$li4_li4_input_0_4  (
        .datain(\dffre_a6.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3498$li4_li4_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a6.cnt_reg[0]_output_0_0_to_lut_$abc$3498$li2_li2_input_0_4  (
        .datain(\dffre_a6.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3498$li2_li2_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a6.cnt_reg[0]_output_0_0_to_lut_$abc$3498$li0_li0_input_0_4  (
        .datain(\dffre_a6.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3498$li0_li0_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a6.cnt_reg[0]_output_0_0_to_lut_$abc$7707$new_new_n282___input_0_4  (
        .datain(\dffre_a6.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n282___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a6.cnt_reg[0]_output_0_0_to_a6.cnt_reg[0]_input_0_0  (
        .datain(\dffre_a6.cnt_reg[0]_output_0_0 ),
        .dataout(\a6.cnt_reg[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a6.cnt_reg[1]_output_0_0_to_lut_$abc$3498$li3_li3_input_0_2  (
        .datain(\dffre_a6.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3498$li3_li3_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a6.cnt_reg[1]_output_0_0_to_lut_$abc$3498$li1_li1_input_0_2  (
        .datain(\dffre_a6.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3498$li1_li1_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a6.cnt_reg[1]_output_0_0_to_lut_$abc$3498$li5_li5_input_0_2  (
        .datain(\dffre_a6.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3498$li5_li5_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a6.cnt_reg[1]_output_0_0_to_lut_$abc$3498$li4_li4_input_0_2  (
        .datain(\dffre_a6.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3498$li4_li4_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a6.cnt_reg[1]_output_0_0_to_lut_$abc$3498$li2_li2_input_0_2  (
        .datain(\dffre_a6.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3498$li2_li2_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a6.cnt_reg[1]_output_0_0_to_lut_$abc$7707$new_new_n282___input_0_2  (
        .datain(\dffre_a6.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n282___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a6.cnt_reg[1]_output_0_0_to_a6.cnt_reg[1]_input_0_0  (
        .datain(\dffre_a6.cnt_reg[1]_output_0_0 ),
        .dataout(\a6.cnt_reg[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a6.cnt_reg[2]_output_0_0_to_lut_$abc$3498$li3_li3_input_0_1  (
        .datain(\dffre_a6.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3498$li3_li3_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a6.cnt_reg[2]_output_0_0_to_lut_$abc$3498$li5_li5_input_0_1  (
        .datain(\dffre_a6.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3498$li5_li5_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a6.cnt_reg[2]_output_0_0_to_lut_$abc$3498$li4_li4_input_0_1  (
        .datain(\dffre_a6.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3498$li4_li4_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a6.cnt_reg[2]_output_0_0_to_lut_$abc$3498$li2_li2_input_0_1  (
        .datain(\dffre_a6.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3498$li2_li2_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a6.cnt_reg[2]_output_0_0_to_lut_$abc$7707$new_new_n282___input_0_1  (
        .datain(\dffre_a6.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n282___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a6.cnt_reg[2]_output_0_0_to_a6.cnt_reg[2]_input_0_0  (
        .datain(\dffre_a6.cnt_reg[2]_output_0_0 ),
        .dataout(\a6.cnt_reg[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a6.cnt_reg[3]_output_0_0_to_lut_$abc$3498$li3_li3_input_0_0  (
        .datain(\dffre_a6.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3498$li3_li3_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a6.cnt_reg[3]_output_0_0_to_lut_$abc$3498$li5_li5_input_0_0  (
        .datain(\dffre_a6.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3498$li5_li5_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a6.cnt_reg[3]_output_0_0_to_lut_$abc$3498$li4_li4_input_0_0  (
        .datain(\dffre_a6.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3498$li4_li4_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a6.cnt_reg[3]_output_0_0_to_lut_$abc$7707$new_new_n282___input_0_0  (
        .datain(\dffre_a6.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n282___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a6.cnt_reg[3]_output_0_0_to_a6.cnt_reg[3]_input_0_0  (
        .datain(\dffre_a6.cnt_reg[3]_output_0_0 ),
        .dataout(\a6.cnt_reg[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a6.cnt_reg[4]_output_0_0_to_lut_$abc$3498$li5_li5_input_0_3  (
        .datain(\dffre_a6.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$3498$li5_li5_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a6.cnt_reg[4]_output_0_0_to_lut_$abc$3498$li4_li4_input_0_3  (
        .datain(\dffre_a6.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$3498$li4_li4_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a6.cnt_reg[4]_output_0_0_to_lut_$abc$7707$new_new_n282___input_0_3  (
        .datain(\dffre_a6.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n282___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a6.cnt_reg[4]_output_0_0_to_a6.cnt_reg[4]_input_0_0  (
        .datain(\dffre_a6.cnt_reg[4]_output_0_0 ),
        .dataout(\a6.cnt_reg[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a6.cnt_reg[5]_output_0_0_to_lut_$abc$3498$li5_li5_input_0_5  (
        .datain(\dffre_a6.cnt_reg[5]_output_0_0 ),
        .dataout(\lut_$abc$3498$li5_li5_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_a6.cnt_reg[5]_output_0_0_to_lut_$abc$7707$new_new_n282___input_0_5  (
        .datain(\dffre_a6.cnt_reg[5]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n282___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_a6.cnt_reg[5]_output_0_0_to_a6.cnt_reg[5]_input_0_0  (
        .datain(\dffre_a6.cnt_reg[5]_output_0_0 ),
        .dataout(\a6.cnt_reg[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a6.cnt_reg[6]_output_0_0_to_lut_$abc$3498$li6_li6_input_0_3  (
        .datain(\dffre_a6.cnt_reg[6]_output_0_0 ),
        .dataout(\lut_$abc$3498$li6_li6_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a6.cnt_reg[6]_output_0_0_to_lut_$abc$3498$li7_li7_input_0_3  (
        .datain(\dffre_a6.cnt_reg[6]_output_0_0 ),
        .dataout(\lut_$abc$3498$li7_li7_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a6.cnt_reg[6]_output_0_0_to_a6.cnt_reg[6]_input_0_0  (
        .datain(\dffre_a6.cnt_reg[6]_output_0_0 ),
        .dataout(\a6.cnt_reg[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a6.cnt_reg[7]_output_0_0_to_lut_$abc$3498$li7_li7_input_0_4  (
        .datain(\dffre_a6.cnt_reg[7]_output_0_0 ),
        .dataout(\lut_$abc$3498$li7_li7_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a6.cnt_reg[7]_output_0_0_to_a6.cnt_reg[7]_input_0_0  (
        .datain(\dffre_a6.cnt_reg[7]_output_0_0 ),
        .dataout(\a6.cnt_reg[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a7.cnt_reg[0]_output_0_0_to_lut_$abc$3529$li4_li4_input_0_4  (
        .datain(\dffre_a7.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3529$li4_li4_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a7.cnt_reg[0]_output_0_0_to_lut_$abc$3529$li1_li1_input_0_4  (
        .datain(\dffre_a7.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3529$li1_li1_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a7.cnt_reg[0]_output_0_0_to_lut_$abc$3529$li5_li5_input_0_3  (
        .datain(\dffre_a7.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3529$li5_li5_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a7.cnt_reg[0]_output_0_0_to_lut_$abc$3529$li2_li2_input_0_4  (
        .datain(\dffre_a7.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3529$li2_li2_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a7.cnt_reg[0]_output_0_0_to_lut_$abc$3529$li3_li3_input_0_4  (
        .datain(\dffre_a7.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3529$li3_li3_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a7.cnt_reg[0]_output_0_0_to_lut_$abc$3529$li0_li0_input_0_4  (
        .datain(\dffre_a7.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3529$li0_li0_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a7.cnt_reg[0]_output_0_0_to_lut_$abc$7707$new_new_n274___input_0_3  (
        .datain(\dffre_a7.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n274___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a7.cnt_reg[0]_output_0_0_to_a7.cnt_reg[0]_input_0_0  (
        .datain(\dffre_a7.cnt_reg[0]_output_0_0 ),
        .dataout(\a7.cnt_reg[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a7.cnt_reg[1]_output_0_0_to_lut_$abc$3529$li4_li4_input_0_2  (
        .datain(\dffre_a7.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3529$li4_li4_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a7.cnt_reg[1]_output_0_0_to_lut_$abc$3529$li1_li1_input_0_2  (
        .datain(\dffre_a7.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3529$li1_li1_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a7.cnt_reg[1]_output_0_0_to_lut_$abc$3529$li5_li5_input_0_2  (
        .datain(\dffre_a7.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3529$li5_li5_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a7.cnt_reg[1]_output_0_0_to_lut_$abc$3529$li2_li2_input_0_0  (
        .datain(\dffre_a7.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3529$li2_li2_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a7.cnt_reg[1]_output_0_0_to_lut_$abc$3529$li3_li3_input_0_0  (
        .datain(\dffre_a7.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3529$li3_li3_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a7.cnt_reg[1]_output_0_0_to_lut_$abc$7707$new_new_n274___input_0_2  (
        .datain(\dffre_a7.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n274___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a7.cnt_reg[1]_output_0_0_to_a7.cnt_reg[1]_input_0_0  (
        .datain(\dffre_a7.cnt_reg[1]_output_0_0 ),
        .dataout(\a7.cnt_reg[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a7.cnt_reg[2]_output_0_0_to_lut_$abc$3529$li4_li4_input_0_1  (
        .datain(\dffre_a7.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3529$li4_li4_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a7.cnt_reg[2]_output_0_0_to_lut_$abc$3529$li5_li5_input_0_4  (
        .datain(\dffre_a7.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3529$li5_li5_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a7.cnt_reg[2]_output_0_0_to_lut_$abc$3529$li2_li2_input_0_1  (
        .datain(\dffre_a7.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3529$li2_li2_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a7.cnt_reg[2]_output_0_0_to_lut_$abc$3529$li3_li3_input_0_1  (
        .datain(\dffre_a7.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3529$li3_li3_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a7.cnt_reg[2]_output_0_0_to_lut_$abc$7707$new_new_n274___input_0_4  (
        .datain(\dffre_a7.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n274___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a7.cnt_reg[2]_output_0_0_to_a7.cnt_reg[2]_input_0_0  (
        .datain(\dffre_a7.cnt_reg[2]_output_0_0 ),
        .dataout(\a7.cnt_reg[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a7.cnt_reg[3]_output_0_0_to_lut_$abc$3529$li4_li4_input_0_3  (
        .datain(\dffre_a7.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3529$li4_li4_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a7.cnt_reg[3]_output_0_0_to_lut_$abc$3529$li5_li5_input_0_1  (
        .datain(\dffre_a7.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3529$li5_li5_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a7.cnt_reg[3]_output_0_0_to_lut_$abc$3529$li3_li3_input_0_3  (
        .datain(\dffre_a7.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3529$li3_li3_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a7.cnt_reg[3]_output_0_0_to_lut_$abc$7707$new_new_n274___input_0_1  (
        .datain(\dffre_a7.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n274___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a7.cnt_reg[3]_output_0_0_to_a7.cnt_reg[3]_input_0_0  (
        .datain(\dffre_a7.cnt_reg[3]_output_0_0 ),
        .dataout(\a7.cnt_reg[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a7.cnt_reg[4]_output_0_0_to_lut_$abc$3529$li4_li4_input_0_0  (
        .datain(\dffre_a7.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$3529$li4_li4_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a7.cnt_reg[4]_output_0_0_to_lut_$abc$3529$li5_li5_input_0_0  (
        .datain(\dffre_a7.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$3529$li5_li5_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a7.cnt_reg[4]_output_0_0_to_lut_$abc$7707$new_new_n274___input_0_0  (
        .datain(\dffre_a7.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n274___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a7.cnt_reg[4]_output_0_0_to_a7.cnt_reg[4]_input_0_0  (
        .datain(\dffre_a7.cnt_reg[4]_output_0_0 ),
        .dataout(\a7.cnt_reg[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a7.cnt_reg[5]_output_0_0_to_lut_$abc$3529$li5_li5_input_0_5  (
        .datain(\dffre_a7.cnt_reg[5]_output_0_0 ),
        .dataout(\lut_$abc$3529$li5_li5_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_a7.cnt_reg[5]_output_0_0_to_lut_$abc$7707$new_new_n274___input_0_5  (
        .datain(\dffre_a7.cnt_reg[5]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n274___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_a7.cnt_reg[5]_output_0_0_to_a7.cnt_reg[5]_input_0_0  (
        .datain(\dffre_a7.cnt_reg[5]_output_0_0 ),
        .dataout(\a7.cnt_reg[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a7.cnt_reg[6]_output_0_0_to_lut_$abc$3529$li6_li6_input_0_3  (
        .datain(\dffre_a7.cnt_reg[6]_output_0_0 ),
        .dataout(\lut_$abc$3529$li6_li6_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a7.cnt_reg[6]_output_0_0_to_lut_$abc$3529$li7_li7_input_0_3  (
        .datain(\dffre_a7.cnt_reg[6]_output_0_0 ),
        .dataout(\lut_$abc$3529$li7_li7_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a7.cnt_reg[6]_output_0_0_to_a7.cnt_reg[6]_input_0_0  (
        .datain(\dffre_a7.cnt_reg[6]_output_0_0 ),
        .dataout(\a7.cnt_reg[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a7.cnt_reg[7]_output_0_0_to_lut_$abc$3529$li7_li7_input_0_4  (
        .datain(\dffre_a7.cnt_reg[7]_output_0_0 ),
        .dataout(\lut_$abc$3529$li7_li7_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a7.cnt_reg[7]_output_0_0_to_a7.cnt_reg[7]_input_0_0  (
        .datain(\dffre_a7.cnt_reg[7]_output_0_0 ),
        .dataout(\a7.cnt_reg[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a8.cnt_reg[0]_output_0_0_to_lut_$abc$3560$li3_li3_input_0_4  (
        .datain(\dffre_a8.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3560$li3_li3_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a8.cnt_reg[0]_output_0_0_to_lut_$abc$3560$li1_li1_input_0_4  (
        .datain(\dffre_a8.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3560$li1_li1_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a8.cnt_reg[0]_output_0_0_to_lut_$abc$3560$li5_li5_input_0_2  (
        .datain(\dffre_a8.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3560$li5_li5_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a8.cnt_reg[0]_output_0_0_to_lut_$abc$3560$li2_li2_input_0_4  (
        .datain(\dffre_a8.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3560$li2_li2_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a8.cnt_reg[0]_output_0_0_to_lut_$abc$3560$li4_li4_input_0_4  (
        .datain(\dffre_a8.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3560$li4_li4_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a8.cnt_reg[0]_output_0_0_to_lut_$abc$3560$li0_li0_input_0_4  (
        .datain(\dffre_a8.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3560$li0_li0_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a8.cnt_reg[0]_output_0_0_to_lut_$abc$7707$new_new_n266___input_0_4  (
        .datain(\dffre_a8.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n266___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a8.cnt_reg[0]_output_0_0_to_a8.cnt_reg[0]_input_0_0  (
        .datain(\dffre_a8.cnt_reg[0]_output_0_0 ),
        .dataout(\a8.cnt_reg[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a8.cnt_reg[1]_output_0_0_to_lut_$abc$3560$li3_li3_input_0_3  (
        .datain(\dffre_a8.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3560$li3_li3_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a8.cnt_reg[1]_output_0_0_to_lut_$abc$3560$li1_li1_input_0_3  (
        .datain(\dffre_a8.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3560$li1_li1_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a8.cnt_reg[1]_output_0_0_to_lut_$abc$3560$li5_li5_input_0_3  (
        .datain(\dffre_a8.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3560$li5_li5_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a8.cnt_reg[1]_output_0_0_to_lut_$abc$3560$li2_li2_input_0_3  (
        .datain(\dffre_a8.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3560$li2_li2_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a8.cnt_reg[1]_output_0_0_to_lut_$abc$3560$li4_li4_input_0_3  (
        .datain(\dffre_a8.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3560$li4_li4_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a8.cnt_reg[1]_output_0_0_to_lut_$abc$7707$new_new_n266___input_0_3  (
        .datain(\dffre_a8.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n266___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a8.cnt_reg[1]_output_0_0_to_a8.cnt_reg[1]_input_0_0  (
        .datain(\dffre_a8.cnt_reg[1]_output_0_0 ),
        .dataout(\a8.cnt_reg[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a8.cnt_reg[2]_output_0_0_to_lut_$abc$3560$li3_li3_input_0_1  (
        .datain(\dffre_a8.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3560$li3_li3_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a8.cnt_reg[2]_output_0_0_to_lut_$abc$3560$li5_li5_input_0_1  (
        .datain(\dffre_a8.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3560$li5_li5_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a8.cnt_reg[2]_output_0_0_to_lut_$abc$3560$li2_li2_input_0_1  (
        .datain(\dffre_a8.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3560$li2_li2_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a8.cnt_reg[2]_output_0_0_to_lut_$abc$3560$li4_li4_input_0_1  (
        .datain(\dffre_a8.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3560$li4_li4_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a8.cnt_reg[2]_output_0_0_to_lut_$abc$7707$new_new_n266___input_0_1  (
        .datain(\dffre_a8.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n266___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a8.cnt_reg[2]_output_0_0_to_a8.cnt_reg[2]_input_0_0  (
        .datain(\dffre_a8.cnt_reg[2]_output_0_0 ),
        .dataout(\a8.cnt_reg[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a8.cnt_reg[3]_output_0_0_to_lut_$abc$3560$li3_li3_input_0_0  (
        .datain(\dffre_a8.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3560$li3_li3_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a8.cnt_reg[3]_output_0_0_to_lut_$abc$3560$li5_li5_input_0_0  (
        .datain(\dffre_a8.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3560$li5_li5_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a8.cnt_reg[3]_output_0_0_to_lut_$abc$3560$li4_li4_input_0_0  (
        .datain(\dffre_a8.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3560$li4_li4_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a8.cnt_reg[3]_output_0_0_to_lut_$abc$7707$new_new_n266___input_0_0  (
        .datain(\dffre_a8.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n266___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a8.cnt_reg[3]_output_0_0_to_a8.cnt_reg[3]_input_0_0  (
        .datain(\dffre_a8.cnt_reg[3]_output_0_0 ),
        .dataout(\a8.cnt_reg[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a8.cnt_reg[4]_output_0_0_to_lut_$abc$3560$li5_li5_input_0_4  (
        .datain(\dffre_a8.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$3560$li5_li5_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a8.cnt_reg[4]_output_0_0_to_lut_$abc$3560$li4_li4_input_0_2  (
        .datain(\dffre_a8.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$3560$li4_li4_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a8.cnt_reg[4]_output_0_0_to_lut_$abc$7707$new_new_n266___input_0_2  (
        .datain(\dffre_a8.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n266___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a8.cnt_reg[4]_output_0_0_to_a8.cnt_reg[4]_input_0_0  (
        .datain(\dffre_a8.cnt_reg[4]_output_0_0 ),
        .dataout(\a8.cnt_reg[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a8.cnt_reg[5]_output_0_0_to_lut_$abc$3560$li5_li5_input_0_5  (
        .datain(\dffre_a8.cnt_reg[5]_output_0_0 ),
        .dataout(\lut_$abc$3560$li5_li5_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_a8.cnt_reg[5]_output_0_0_to_lut_$abc$7707$new_new_n266___input_0_5  (
        .datain(\dffre_a8.cnt_reg[5]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n266___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_a8.cnt_reg[5]_output_0_0_to_a8.cnt_reg[5]_input_0_0  (
        .datain(\dffre_a8.cnt_reg[5]_output_0_0 ),
        .dataout(\a8.cnt_reg[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a8.cnt_reg[6]_output_0_0_to_lut_$abc$3560$li6_li6_input_0_3  (
        .datain(\dffre_a8.cnt_reg[6]_output_0_0 ),
        .dataout(\lut_$abc$3560$li6_li6_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a8.cnt_reg[6]_output_0_0_to_lut_$abc$3560$li7_li7_input_0_3  (
        .datain(\dffre_a8.cnt_reg[6]_output_0_0 ),
        .dataout(\lut_$abc$3560$li7_li7_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a8.cnt_reg[6]_output_0_0_to_a8.cnt_reg[6]_input_0_0  (
        .datain(\dffre_a8.cnt_reg[6]_output_0_0 ),
        .dataout(\a8.cnt_reg[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a8.cnt_reg[7]_output_0_0_to_lut_$abc$3560$li7_li7_input_0_4  (
        .datain(\dffre_a8.cnt_reg[7]_output_0_0 ),
        .dataout(\lut_$abc$3560$li7_li7_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a8.cnt_reg[7]_output_0_0_to_a8.cnt_reg[7]_input_0_0  (
        .datain(\dffre_a8.cnt_reg[7]_output_0_0 ),
        .dataout(\a8.cnt_reg[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a9.cnt_reg[0]_output_0_0_to_lut_$abc$3591$li3_li3_input_0_3  (
        .datain(\dffre_a9.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3591$li3_li3_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a9.cnt_reg[0]_output_0_0_to_lut_$abc$3591$li4_li4_input_0_3  (
        .datain(\dffre_a9.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3591$li4_li4_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a9.cnt_reg[0]_output_0_0_to_lut_$abc$3591$li1_li1_input_0_3  (
        .datain(\dffre_a9.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3591$li1_li1_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a9.cnt_reg[0]_output_0_0_to_lut_$abc$3591$li2_li2_input_0_3  (
        .datain(\dffre_a9.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3591$li2_li2_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a9.cnt_reg[0]_output_0_0_to_lut_$abc$3591$li0_li0_input_0_3  (
        .datain(\dffre_a9.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3591$li0_li0_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a9.cnt_reg[0]_output_0_0_to_lut_$abc$3591$li5_li5_input_0_3  (
        .datain(\dffre_a9.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$3591$li5_li5_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a9.cnt_reg[0]_output_0_0_to_lut_$abc$7707$new_new_n258___input_0_3  (
        .datain(\dffre_a9.cnt_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n258___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_a9.cnt_reg[0]_output_0_0_to_a9.cnt_reg[0]_input_0_0  (
        .datain(\dffre_a9.cnt_reg[0]_output_0_0 ),
        .dataout(\a9.cnt_reg[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a9.cnt_reg[1]_output_0_0_to_lut_$abc$3591$li3_li3_input_0_4  (
        .datain(\dffre_a9.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3591$li3_li3_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a9.cnt_reg[1]_output_0_0_to_lut_$abc$3591$li4_li4_input_0_4  (
        .datain(\dffre_a9.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3591$li4_li4_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a9.cnt_reg[1]_output_0_0_to_lut_$abc$3591$li1_li1_input_0_0  (
        .datain(\dffre_a9.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3591$li1_li1_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a9.cnt_reg[1]_output_0_0_to_lut_$abc$3591$li2_li2_input_0_0  (
        .datain(\dffre_a9.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3591$li2_li2_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a9.cnt_reg[1]_output_0_0_to_lut_$abc$3591$li5_li5_input_0_0  (
        .datain(\dffre_a9.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$3591$li5_li5_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a9.cnt_reg[1]_output_0_0_to_lut_$abc$7707$new_new_n258___input_0_4  (
        .datain(\dffre_a9.cnt_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n258___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a9.cnt_reg[1]_output_0_0_to_a9.cnt_reg[1]_input_0_0  (
        .datain(\dffre_a9.cnt_reg[1]_output_0_0 ),
        .dataout(\a9.cnt_reg[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a9.cnt_reg[2]_output_0_0_to_lut_$abc$3591$li3_li3_input_0_0  (
        .datain(\dffre_a9.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3591$li3_li3_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a9.cnt_reg[2]_output_0_0_to_lut_$abc$3591$li4_li4_input_0_0  (
        .datain(\dffre_a9.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3591$li4_li4_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a9.cnt_reg[2]_output_0_0_to_lut_$abc$3591$li2_li2_input_0_2  (
        .datain(\dffre_a9.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3591$li2_li2_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a9.cnt_reg[2]_output_0_0_to_lut_$abc$3591$li5_li5_input_0_4  (
        .datain(\dffre_a9.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$3591$li5_li5_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a9.cnt_reg[2]_output_0_0_to_lut_$abc$7707$new_new_n258___input_0_0  (
        .datain(\dffre_a9.cnt_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n258___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a9.cnt_reg[2]_output_0_0_to_a9.cnt_reg[2]_input_0_0  (
        .datain(\dffre_a9.cnt_reg[2]_output_0_0 ),
        .dataout(\a9.cnt_reg[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a9.cnt_reg[3]_output_0_0_to_lut_$abc$3591$li3_li3_input_0_1  (
        .datain(\dffre_a9.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3591$li3_li3_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a9.cnt_reg[3]_output_0_0_to_lut_$abc$3591$li4_li4_input_0_1  (
        .datain(\dffre_a9.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3591$li4_li4_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a9.cnt_reg[3]_output_0_0_to_lut_$abc$3591$li5_li5_input_0_1  (
        .datain(\dffre_a9.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$3591$li5_li5_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a9.cnt_reg[3]_output_0_0_to_lut_$abc$7707$new_new_n258___input_0_1  (
        .datain(\dffre_a9.cnt_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n258___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a9.cnt_reg[3]_output_0_0_to_a9.cnt_reg[3]_input_0_0  (
        .datain(\dffre_a9.cnt_reg[3]_output_0_0 ),
        .dataout(\a9.cnt_reg[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a9.cnt_reg[4]_output_0_0_to_lut_$abc$3591$li4_li4_input_0_2  (
        .datain(\dffre_a9.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$3591$li4_li4_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a9.cnt_reg[4]_output_0_0_to_lut_$abc$3591$li5_li5_input_0_2  (
        .datain(\dffre_a9.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$3591$li5_li5_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a9.cnt_reg[4]_output_0_0_to_lut_$abc$7707$new_new_n258___input_0_2  (
        .datain(\dffre_a9.cnt_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n258___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_a9.cnt_reg[4]_output_0_0_to_a9.cnt_reg[4]_input_0_0  (
        .datain(\dffre_a9.cnt_reg[4]_output_0_0 ),
        .dataout(\a9.cnt_reg[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a9.cnt_reg[5]_output_0_0_to_lut_$abc$3591$li5_li5_input_0_5  (
        .datain(\dffre_a9.cnt_reg[5]_output_0_0 ),
        .dataout(\lut_$abc$3591$li5_li5_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_a9.cnt_reg[5]_output_0_0_to_lut_$abc$7707$new_new_n258___input_0_5  (
        .datain(\dffre_a9.cnt_reg[5]_output_0_0 ),
        .dataout(\lut_$abc$7707$new_new_n258___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_a9.cnt_reg[5]_output_0_0_to_a9.cnt_reg[5]_input_0_0  (
        .datain(\dffre_a9.cnt_reg[5]_output_0_0 ),
        .dataout(\a9.cnt_reg[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a9.cnt_reg[6]_output_0_0_to_lut_$abc$3591$li7_li7_input_0_4  (
        .datain(\dffre_a9.cnt_reg[6]_output_0_0 ),
        .dataout(\lut_$abc$3591$li7_li7_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a9.cnt_reg[6]_output_0_0_to_lut_$abc$3591$li6_li6_input_0_4  (
        .datain(\dffre_a9.cnt_reg[6]_output_0_0 ),
        .dataout(\lut_$abc$3591$li6_li6_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_a9.cnt_reg[6]_output_0_0_to_a9.cnt_reg[6]_input_0_0  (
        .datain(\dffre_a9.cnt_reg[6]_output_0_0 ),
        .dataout(\a9.cnt_reg[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_a9.cnt_reg[7]_output_0_0_to_lut_$abc$3591$li7_li7_input_0_1  (
        .datain(\dffre_a9.cnt_reg[7]_output_0_0 ),
        .dataout(\lut_$abc$3591$li7_li7_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_a9.cnt_reg[7]_output_0_0_to_a9.cnt_reg[7]_input_0_0  (
        .datain(\dffre_a9.cnt_reg[7]_output_0_0 ),
        .dataout(\a9.cnt_reg[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a0.cnt_reg[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a0.cnt_reg[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a0.cnt_reg[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a0.cnt_reg[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a0.cnt_reg[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a0.cnt_reg[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a0.cnt_reg[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a0.cnt_reg[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a0.cnt_reg[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a0.cnt_reg[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a0.cnt_reg[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a0.cnt_reg[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a0.cnt_reg[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a0.cnt_reg[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a0.cnt_reg[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a0.cnt_reg[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a1.cnt_reg[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a1.cnt_reg[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a1.cnt_reg[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a1.cnt_reg[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a1.cnt_reg[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a1.cnt_reg[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a1.cnt_reg[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a1.cnt_reg[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a1.cnt_reg[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a1.cnt_reg[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a1.cnt_reg[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a1.cnt_reg[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a1.cnt_reg[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a1.cnt_reg[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a1.cnt_reg[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a1.cnt_reg[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a10.cnt_reg[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a10.cnt_reg[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a10.cnt_reg[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a10.cnt_reg[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a10.cnt_reg[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a10.cnt_reg[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a10.cnt_reg[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a10.cnt_reg[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a10.cnt_reg[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a10.cnt_reg[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a10.cnt_reg[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a10.cnt_reg[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a10.cnt_reg[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a10.cnt_reg[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a10.cnt_reg[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a10.cnt_reg[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a11.cnt_reg[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a11.cnt_reg[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a11.cnt_reg[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a11.cnt_reg[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a11.cnt_reg[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a11.cnt_reg[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a11.cnt_reg[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a11.cnt_reg[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a11.cnt_reg[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a11.cnt_reg[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a11.cnt_reg[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a11.cnt_reg[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a11.cnt_reg[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a11.cnt_reg[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a11.cnt_reg[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a11.cnt_reg[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a12.cnt_reg[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a12.cnt_reg[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a12.cnt_reg[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a12.cnt_reg[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a12.cnt_reg[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a12.cnt_reg[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a12.cnt_reg[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a12.cnt_reg[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a12.cnt_reg[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a12.cnt_reg[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a12.cnt_reg[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a12.cnt_reg[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a12.cnt_reg[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a12.cnt_reg[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a12.cnt_reg[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a12.cnt_reg[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a13.cnt_reg[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a13.cnt_reg[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a13.cnt_reg[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a13.cnt_reg[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a13.cnt_reg[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a13.cnt_reg[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a13.cnt_reg[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a13.cnt_reg[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a13.cnt_reg[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a13.cnt_reg[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a13.cnt_reg[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a13.cnt_reg[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a13.cnt_reg[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a13.cnt_reg[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a13.cnt_reg[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a13.cnt_reg[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a14.cnt_reg[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a14.cnt_reg[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a14.cnt_reg[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a14.cnt_reg[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a14.cnt_reg[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a14.cnt_reg[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a14.cnt_reg[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a14.cnt_reg[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a14.cnt_reg[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a14.cnt_reg[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a14.cnt_reg[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a14.cnt_reg[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a14.cnt_reg[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a14.cnt_reg[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a14.cnt_reg[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a14.cnt_reg[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a15.cnt_reg[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a15.cnt_reg[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a15.cnt_reg[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a15.cnt_reg[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a15.cnt_reg[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a15.cnt_reg[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a15.cnt_reg[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a15.cnt_reg[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a15.cnt_reg[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a15.cnt_reg[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a15.cnt_reg[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a15.cnt_reg[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a15.cnt_reg[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a15.cnt_reg[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a15.cnt_reg[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a15.cnt_reg[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a2.cnt_reg[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a2.cnt_reg[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a2.cnt_reg[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a2.cnt_reg[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a2.cnt_reg[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a2.cnt_reg[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a2.cnt_reg[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a2.cnt_reg[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a2.cnt_reg[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a2.cnt_reg[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a2.cnt_reg[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a2.cnt_reg[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a2.cnt_reg[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a2.cnt_reg[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a2.cnt_reg[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a2.cnt_reg[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a3.cnt_reg[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a3.cnt_reg[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a3.cnt_reg[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a3.cnt_reg[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a3.cnt_reg[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a3.cnt_reg[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a3.cnt_reg[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a3.cnt_reg[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a3.cnt_reg[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a3.cnt_reg[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a3.cnt_reg[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a3.cnt_reg[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a3.cnt_reg[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a3.cnt_reg[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a3.cnt_reg[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a3.cnt_reg[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a4.cnt_reg[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a4.cnt_reg[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a4.cnt_reg[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a4.cnt_reg[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a4.cnt_reg[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a4.cnt_reg[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a4.cnt_reg[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a4.cnt_reg[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a4.cnt_reg[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a4.cnt_reg[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a4.cnt_reg[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a4.cnt_reg[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a4.cnt_reg[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a4.cnt_reg[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a4.cnt_reg[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a4.cnt_reg[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a5.cnt_reg[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a5.cnt_reg[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a5.cnt_reg[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a5.cnt_reg[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a5.cnt_reg[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a5.cnt_reg[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a5.cnt_reg[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a5.cnt_reg[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a5.cnt_reg[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a5.cnt_reg[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a5.cnt_reg[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a5.cnt_reg[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a5.cnt_reg[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a5.cnt_reg[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a5.cnt_reg[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a5.cnt_reg[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a6.cnt_reg[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a6.cnt_reg[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a6.cnt_reg[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a6.cnt_reg[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a6.cnt_reg[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a6.cnt_reg[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a6.cnt_reg[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a6.cnt_reg[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a6.cnt_reg[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a6.cnt_reg[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a6.cnt_reg[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a6.cnt_reg[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a6.cnt_reg[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a6.cnt_reg[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a6.cnt_reg[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a6.cnt_reg[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a7.cnt_reg[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a7.cnt_reg[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a7.cnt_reg[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a7.cnt_reg[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a7.cnt_reg[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a7.cnt_reg[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a7.cnt_reg[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a7.cnt_reg[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a7.cnt_reg[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a7.cnt_reg[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a7.cnt_reg[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a7.cnt_reg[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a7.cnt_reg[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a7.cnt_reg[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a7.cnt_reg[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a7.cnt_reg[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a8.cnt_reg[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a8.cnt_reg[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a8.cnt_reg[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a8.cnt_reg[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a8.cnt_reg[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a8.cnt_reg[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a8.cnt_reg[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a8.cnt_reg[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a8.cnt_reg[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a8.cnt_reg[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$8245_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$8245_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$8248_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$8248_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$8247_input_0_1  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$8247_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$8243_input_0_1  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$8243_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a8.cnt_reg[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a8.cnt_reg[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a8.cnt_reg[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a8.cnt_reg[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$8240_input_0_1  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$8240_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a8.cnt_reg[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a8.cnt_reg[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$8238_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$8238_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$8241_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$8241_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$8226_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$8226_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$8231_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$8231_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a9.cnt_reg[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a9.cnt_reg[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$8246_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$8246_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a9.cnt_reg[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a9.cnt_reg[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a9.cnt_reg[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a9.cnt_reg[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a9.cnt_reg[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a9.cnt_reg[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a9.cnt_reg[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a9.cnt_reg[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a9.cnt_reg[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a9.cnt_reg[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a9.cnt_reg[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a9.cnt_reg[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_a9.cnt_reg[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_a9.cnt_reg[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$8233_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$8233_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$8225_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$8225_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$8234_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$8234_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$8221_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$8221_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$8223_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$8223_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$8222_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$8222_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$8244_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$8244_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$8232_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$8232_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$8236_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$8236_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$8227_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$8227_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$8228_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$8228_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$8220_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$8220_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$8229_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$8229_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$8230_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$8230_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$8235_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$8235_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$8224_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$8224_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$8237_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$8237_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$8250_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$8250_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$8242_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$8242_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$8251_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$8251_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$8249_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$8249_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:878:execute$8239_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:878:execute$8239_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3126$li0_li0_output_0_0_to_dffre_a0.cnt_reg[0]_input_0_0  (
        .datain(\lut_$abc$3126$li0_li0_output_0_0 ),
        .dataout(\dffre_a0.cnt_reg[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3126$li1_li1_output_0_0_to_dffre_a0.cnt_reg[1]_input_0_0  (
        .datain(\lut_$abc$3126$li1_li1_output_0_0 ),
        .dataout(\dffre_a0.cnt_reg[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3126$li2_li2_output_0_0_to_dffre_a0.cnt_reg[2]_input_0_0  (
        .datain(\lut_$abc$3126$li2_li2_output_0_0 ),
        .dataout(\dffre_a0.cnt_reg[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3126$li3_li3_output_0_0_to_dffre_a0.cnt_reg[3]_input_0_0  (
        .datain(\lut_$abc$3126$li3_li3_output_0_0 ),
        .dataout(\dffre_a0.cnt_reg[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3126$li4_li4_output_0_0_to_dffre_a0.cnt_reg[4]_input_0_0  (
        .datain(\lut_$abc$3126$li4_li4_output_0_0 ),
        .dataout(\dffre_a0.cnt_reg[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3126$li5_li5_output_0_0_to_dffre_a0.cnt_reg[5]_input_0_0  (
        .datain(\lut_$abc$3126$li5_li5_output_0_0 ),
        .dataout(\dffre_a0.cnt_reg[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3126$li6_li6_output_0_0_to_dffre_a0.cnt_reg[6]_input_0_0  (
        .datain(\lut_$abc$3126$li6_li6_output_0_0 ),
        .dataout(\dffre_a0.cnt_reg[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3126$li7_li7_output_0_0_to_dffre_a0.cnt_reg[7]_input_0_0  (
        .datain(\lut_$abc$3126$li7_li7_output_0_0 ),
        .dataout(\dffre_a0.cnt_reg[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3157$li0_li0_output_0_0_to_dffre_a1.cnt_reg[0]_input_0_0  (
        .datain(\lut_$abc$3157$li0_li0_output_0_0 ),
        .dataout(\dffre_a1.cnt_reg[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3157$li1_li1_output_0_0_to_dffre_a1.cnt_reg[1]_input_0_0  (
        .datain(\lut_$abc$3157$li1_li1_output_0_0 ),
        .dataout(\dffre_a1.cnt_reg[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3157$li2_li2_output_0_0_to_dffre_a1.cnt_reg[2]_input_0_0  (
        .datain(\lut_$abc$3157$li2_li2_output_0_0 ),
        .dataout(\dffre_a1.cnt_reg[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3157$li3_li3_output_0_0_to_dffre_a1.cnt_reg[3]_input_0_0  (
        .datain(\lut_$abc$3157$li3_li3_output_0_0 ),
        .dataout(\dffre_a1.cnt_reg[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3157$li4_li4_output_0_0_to_dffre_a1.cnt_reg[4]_input_0_0  (
        .datain(\lut_$abc$3157$li4_li4_output_0_0 ),
        .dataout(\dffre_a1.cnt_reg[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3157$li5_li5_output_0_0_to_dffre_a1.cnt_reg[5]_input_0_0  (
        .datain(\lut_$abc$3157$li5_li5_output_0_0 ),
        .dataout(\dffre_a1.cnt_reg[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3157$li6_li6_output_0_0_to_dffre_a1.cnt_reg[6]_input_0_0  (
        .datain(\lut_$abc$3157$li6_li6_output_0_0 ),
        .dataout(\dffre_a1.cnt_reg[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3157$li7_li7_output_0_0_to_dffre_a1.cnt_reg[7]_input_0_0  (
        .datain(\lut_$abc$3157$li7_li7_output_0_0 ),
        .dataout(\dffre_a1.cnt_reg[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3188$li0_li0_output_0_0_to_dffre_a10.cnt_reg[0]_input_0_0  (
        .datain(\lut_$abc$3188$li0_li0_output_0_0 ),
        .dataout(\dffre_a10.cnt_reg[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3188$li1_li1_output_0_0_to_dffre_a10.cnt_reg[1]_input_0_0  (
        .datain(\lut_$abc$3188$li1_li1_output_0_0 ),
        .dataout(\dffre_a10.cnt_reg[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3188$li2_li2_output_0_0_to_dffre_a10.cnt_reg[2]_input_0_0  (
        .datain(\lut_$abc$3188$li2_li2_output_0_0 ),
        .dataout(\dffre_a10.cnt_reg[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3188$li3_li3_output_0_0_to_dffre_a10.cnt_reg[3]_input_0_0  (
        .datain(\lut_$abc$3188$li3_li3_output_0_0 ),
        .dataout(\dffre_a10.cnt_reg[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3188$li4_li4_output_0_0_to_dffre_a10.cnt_reg[4]_input_0_0  (
        .datain(\lut_$abc$3188$li4_li4_output_0_0 ),
        .dataout(\dffre_a10.cnt_reg[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3188$li5_li5_output_0_0_to_dffre_a10.cnt_reg[5]_input_0_0  (
        .datain(\lut_$abc$3188$li5_li5_output_0_0 ),
        .dataout(\dffre_a10.cnt_reg[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3188$li6_li6_output_0_0_to_dffre_a10.cnt_reg[6]_input_0_0  (
        .datain(\lut_$abc$3188$li6_li6_output_0_0 ),
        .dataout(\dffre_a10.cnt_reg[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3188$li7_li7_output_0_0_to_dffre_a10.cnt_reg[7]_input_0_0  (
        .datain(\lut_$abc$3188$li7_li7_output_0_0 ),
        .dataout(\dffre_a10.cnt_reg[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3219$li0_li0_output_0_0_to_dffre_a11.cnt_reg[0]_input_0_0  (
        .datain(\lut_$abc$3219$li0_li0_output_0_0 ),
        .dataout(\dffre_a11.cnt_reg[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3219$li1_li1_output_0_0_to_dffre_a11.cnt_reg[1]_input_0_0  (
        .datain(\lut_$abc$3219$li1_li1_output_0_0 ),
        .dataout(\dffre_a11.cnt_reg[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3219$li2_li2_output_0_0_to_dffre_a11.cnt_reg[2]_input_0_0  (
        .datain(\lut_$abc$3219$li2_li2_output_0_0 ),
        .dataout(\dffre_a11.cnt_reg[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3219$li3_li3_output_0_0_to_dffre_a11.cnt_reg[3]_input_0_0  (
        .datain(\lut_$abc$3219$li3_li3_output_0_0 ),
        .dataout(\dffre_a11.cnt_reg[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3219$li4_li4_output_0_0_to_dffre_a11.cnt_reg[4]_input_0_0  (
        .datain(\lut_$abc$3219$li4_li4_output_0_0 ),
        .dataout(\dffre_a11.cnt_reg[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3219$li5_li5_output_0_0_to_dffre_a11.cnt_reg[5]_input_0_0  (
        .datain(\lut_$abc$3219$li5_li5_output_0_0 ),
        .dataout(\dffre_a11.cnt_reg[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3219$li6_li6_output_0_0_to_dffre_a11.cnt_reg[6]_input_0_0  (
        .datain(\lut_$abc$3219$li6_li6_output_0_0 ),
        .dataout(\dffre_a11.cnt_reg[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3219$li7_li7_output_0_0_to_dffre_a11.cnt_reg[7]_input_0_0  (
        .datain(\lut_$abc$3219$li7_li7_output_0_0 ),
        .dataout(\dffre_a11.cnt_reg[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3250$li0_li0_output_0_0_to_dffre_a12.cnt_reg[0]_input_0_0  (
        .datain(\lut_$abc$3250$li0_li0_output_0_0 ),
        .dataout(\dffre_a12.cnt_reg[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3250$li1_li1_output_0_0_to_dffre_a12.cnt_reg[1]_input_0_0  (
        .datain(\lut_$abc$3250$li1_li1_output_0_0 ),
        .dataout(\dffre_a12.cnt_reg[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3250$li2_li2_output_0_0_to_dffre_a12.cnt_reg[2]_input_0_0  (
        .datain(\lut_$abc$3250$li2_li2_output_0_0 ),
        .dataout(\dffre_a12.cnt_reg[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3250$li3_li3_output_0_0_to_dffre_a12.cnt_reg[3]_input_0_0  (
        .datain(\lut_$abc$3250$li3_li3_output_0_0 ),
        .dataout(\dffre_a12.cnt_reg[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3250$li4_li4_output_0_0_to_dffre_a12.cnt_reg[4]_input_0_0  (
        .datain(\lut_$abc$3250$li4_li4_output_0_0 ),
        .dataout(\dffre_a12.cnt_reg[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3250$li5_li5_output_0_0_to_dffre_a12.cnt_reg[5]_input_0_0  (
        .datain(\lut_$abc$3250$li5_li5_output_0_0 ),
        .dataout(\dffre_a12.cnt_reg[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3250$li6_li6_output_0_0_to_dffre_a12.cnt_reg[6]_input_0_0  (
        .datain(\lut_$abc$3250$li6_li6_output_0_0 ),
        .dataout(\dffre_a12.cnt_reg[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3250$li7_li7_output_0_0_to_dffre_a12.cnt_reg[7]_input_0_0  (
        .datain(\lut_$abc$3250$li7_li7_output_0_0 ),
        .dataout(\dffre_a12.cnt_reg[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3281$li0_li0_output_0_0_to_dffre_a13.cnt_reg[0]_input_0_0  (
        .datain(\lut_$abc$3281$li0_li0_output_0_0 ),
        .dataout(\dffre_a13.cnt_reg[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3281$li1_li1_output_0_0_to_dffre_a13.cnt_reg[1]_input_0_0  (
        .datain(\lut_$abc$3281$li1_li1_output_0_0 ),
        .dataout(\dffre_a13.cnt_reg[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3281$li2_li2_output_0_0_to_dffre_a13.cnt_reg[2]_input_0_0  (
        .datain(\lut_$abc$3281$li2_li2_output_0_0 ),
        .dataout(\dffre_a13.cnt_reg[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3281$li3_li3_output_0_0_to_dffre_a13.cnt_reg[3]_input_0_0  (
        .datain(\lut_$abc$3281$li3_li3_output_0_0 ),
        .dataout(\dffre_a13.cnt_reg[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3281$li4_li4_output_0_0_to_dffre_a13.cnt_reg[4]_input_0_0  (
        .datain(\lut_$abc$3281$li4_li4_output_0_0 ),
        .dataout(\dffre_a13.cnt_reg[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3281$li5_li5_output_0_0_to_dffre_a13.cnt_reg[5]_input_0_0  (
        .datain(\lut_$abc$3281$li5_li5_output_0_0 ),
        .dataout(\dffre_a13.cnt_reg[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3281$li6_li6_output_0_0_to_dffre_a13.cnt_reg[6]_input_0_0  (
        .datain(\lut_$abc$3281$li6_li6_output_0_0 ),
        .dataout(\dffre_a13.cnt_reg[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3281$li7_li7_output_0_0_to_dffre_a13.cnt_reg[7]_input_0_0  (
        .datain(\lut_$abc$3281$li7_li7_output_0_0 ),
        .dataout(\dffre_a13.cnt_reg[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3312$li0_li0_output_0_0_to_dffre_a14.cnt_reg[0]_input_0_0  (
        .datain(\lut_$abc$3312$li0_li0_output_0_0 ),
        .dataout(\dffre_a14.cnt_reg[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3312$li1_li1_output_0_0_to_dffre_a14.cnt_reg[1]_input_0_0  (
        .datain(\lut_$abc$3312$li1_li1_output_0_0 ),
        .dataout(\dffre_a14.cnt_reg[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3312$li2_li2_output_0_0_to_dffre_a14.cnt_reg[2]_input_0_0  (
        .datain(\lut_$abc$3312$li2_li2_output_0_0 ),
        .dataout(\dffre_a14.cnt_reg[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3312$li3_li3_output_0_0_to_dffre_a14.cnt_reg[3]_input_0_0  (
        .datain(\lut_$abc$3312$li3_li3_output_0_0 ),
        .dataout(\dffre_a14.cnt_reg[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3312$li4_li4_output_0_0_to_dffre_a14.cnt_reg[4]_input_0_0  (
        .datain(\lut_$abc$3312$li4_li4_output_0_0 ),
        .dataout(\dffre_a14.cnt_reg[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3312$li5_li5_output_0_0_to_dffre_a14.cnt_reg[5]_input_0_0  (
        .datain(\lut_$abc$3312$li5_li5_output_0_0 ),
        .dataout(\dffre_a14.cnt_reg[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3312$li6_li6_output_0_0_to_dffre_a14.cnt_reg[6]_input_0_0  (
        .datain(\lut_$abc$3312$li6_li6_output_0_0 ),
        .dataout(\dffre_a14.cnt_reg[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3312$li7_li7_output_0_0_to_dffre_a14.cnt_reg[7]_input_0_0  (
        .datain(\lut_$abc$3312$li7_li7_output_0_0 ),
        .dataout(\dffre_a14.cnt_reg[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3343$li0_li0_output_0_0_to_dffre_a15.cnt_reg[0]_input_0_0  (
        .datain(\lut_$abc$3343$li0_li0_output_0_0 ),
        .dataout(\dffre_a15.cnt_reg[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3343$li1_li1_output_0_0_to_dffre_a15.cnt_reg[1]_input_0_0  (
        .datain(\lut_$abc$3343$li1_li1_output_0_0 ),
        .dataout(\dffre_a15.cnt_reg[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3343$li2_li2_output_0_0_to_dffre_a15.cnt_reg[2]_input_0_0  (
        .datain(\lut_$abc$3343$li2_li2_output_0_0 ),
        .dataout(\dffre_a15.cnt_reg[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3343$li3_li3_output_0_0_to_dffre_a15.cnt_reg[3]_input_0_0  (
        .datain(\lut_$abc$3343$li3_li3_output_0_0 ),
        .dataout(\dffre_a15.cnt_reg[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3343$li4_li4_output_0_0_to_dffre_a15.cnt_reg[4]_input_0_0  (
        .datain(\lut_$abc$3343$li4_li4_output_0_0 ),
        .dataout(\dffre_a15.cnt_reg[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3343$li5_li5_output_0_0_to_dffre_a15.cnt_reg[5]_input_0_0  (
        .datain(\lut_$abc$3343$li5_li5_output_0_0 ),
        .dataout(\dffre_a15.cnt_reg[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3343$li6_li6_output_0_0_to_dffre_a15.cnt_reg[6]_input_0_0  (
        .datain(\lut_$abc$3343$li6_li6_output_0_0 ),
        .dataout(\dffre_a15.cnt_reg[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3343$li7_li7_output_0_0_to_dffre_a15.cnt_reg[7]_input_0_0  (
        .datain(\lut_$abc$3343$li7_li7_output_0_0 ),
        .dataout(\dffre_a15.cnt_reg[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3374$li0_li0_output_0_0_to_dffre_a2.cnt_reg[0]_input_0_0  (
        .datain(\lut_$abc$3374$li0_li0_output_0_0 ),
        .dataout(\dffre_a2.cnt_reg[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3374$li1_li1_output_0_0_to_dffre_a2.cnt_reg[1]_input_0_0  (
        .datain(\lut_$abc$3374$li1_li1_output_0_0 ),
        .dataout(\dffre_a2.cnt_reg[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3374$li2_li2_output_0_0_to_dffre_a2.cnt_reg[2]_input_0_0  (
        .datain(\lut_$abc$3374$li2_li2_output_0_0 ),
        .dataout(\dffre_a2.cnt_reg[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3374$li3_li3_output_0_0_to_dffre_a2.cnt_reg[3]_input_0_0  (
        .datain(\lut_$abc$3374$li3_li3_output_0_0 ),
        .dataout(\dffre_a2.cnt_reg[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3374$li4_li4_output_0_0_to_dffre_a2.cnt_reg[4]_input_0_0  (
        .datain(\lut_$abc$3374$li4_li4_output_0_0 ),
        .dataout(\dffre_a2.cnt_reg[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3374$li5_li5_output_0_0_to_dffre_a2.cnt_reg[5]_input_0_0  (
        .datain(\lut_$abc$3374$li5_li5_output_0_0 ),
        .dataout(\dffre_a2.cnt_reg[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3374$li6_li6_output_0_0_to_dffre_a2.cnt_reg[6]_input_0_0  (
        .datain(\lut_$abc$3374$li6_li6_output_0_0 ),
        .dataout(\dffre_a2.cnt_reg[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3374$li7_li7_output_0_0_to_dffre_a2.cnt_reg[7]_input_0_0  (
        .datain(\lut_$abc$3374$li7_li7_output_0_0 ),
        .dataout(\dffre_a2.cnt_reg[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3405$li0_li0_output_0_0_to_dffre_a3.cnt_reg[0]_input_0_0  (
        .datain(\lut_$abc$3405$li0_li0_output_0_0 ),
        .dataout(\dffre_a3.cnt_reg[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3405$li1_li1_output_0_0_to_dffre_a3.cnt_reg[1]_input_0_0  (
        .datain(\lut_$abc$3405$li1_li1_output_0_0 ),
        .dataout(\dffre_a3.cnt_reg[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3405$li2_li2_output_0_0_to_dffre_a3.cnt_reg[2]_input_0_0  (
        .datain(\lut_$abc$3405$li2_li2_output_0_0 ),
        .dataout(\dffre_a3.cnt_reg[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3405$li3_li3_output_0_0_to_dffre_a3.cnt_reg[3]_input_0_0  (
        .datain(\lut_$abc$3405$li3_li3_output_0_0 ),
        .dataout(\dffre_a3.cnt_reg[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3405$li4_li4_output_0_0_to_dffre_a3.cnt_reg[4]_input_0_0  (
        .datain(\lut_$abc$3405$li4_li4_output_0_0 ),
        .dataout(\dffre_a3.cnt_reg[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3405$li5_li5_output_0_0_to_dffre_a3.cnt_reg[5]_input_0_0  (
        .datain(\lut_$abc$3405$li5_li5_output_0_0 ),
        .dataout(\dffre_a3.cnt_reg[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3405$li6_li6_output_0_0_to_dffre_a3.cnt_reg[6]_input_0_0  (
        .datain(\lut_$abc$3405$li6_li6_output_0_0 ),
        .dataout(\dffre_a3.cnt_reg[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3405$li7_li7_output_0_0_to_dffre_a3.cnt_reg[7]_input_0_0  (
        .datain(\lut_$abc$3405$li7_li7_output_0_0 ),
        .dataout(\dffre_a3.cnt_reg[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3436$li0_li0_output_0_0_to_dffre_a4.cnt_reg[0]_input_0_0  (
        .datain(\lut_$abc$3436$li0_li0_output_0_0 ),
        .dataout(\dffre_a4.cnt_reg[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3436$li1_li1_output_0_0_to_dffre_a4.cnt_reg[1]_input_0_0  (
        .datain(\lut_$abc$3436$li1_li1_output_0_0 ),
        .dataout(\dffre_a4.cnt_reg[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3436$li2_li2_output_0_0_to_dffre_a4.cnt_reg[2]_input_0_0  (
        .datain(\lut_$abc$3436$li2_li2_output_0_0 ),
        .dataout(\dffre_a4.cnt_reg[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3436$li3_li3_output_0_0_to_dffre_a4.cnt_reg[3]_input_0_0  (
        .datain(\lut_$abc$3436$li3_li3_output_0_0 ),
        .dataout(\dffre_a4.cnt_reg[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3436$li4_li4_output_0_0_to_dffre_a4.cnt_reg[4]_input_0_0  (
        .datain(\lut_$abc$3436$li4_li4_output_0_0 ),
        .dataout(\dffre_a4.cnt_reg[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3436$li5_li5_output_0_0_to_dffre_a4.cnt_reg[5]_input_0_0  (
        .datain(\lut_$abc$3436$li5_li5_output_0_0 ),
        .dataout(\dffre_a4.cnt_reg[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3436$li6_li6_output_0_0_to_dffre_a4.cnt_reg[6]_input_0_0  (
        .datain(\lut_$abc$3436$li6_li6_output_0_0 ),
        .dataout(\dffre_a4.cnt_reg[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3436$li7_li7_output_0_0_to_dffre_a4.cnt_reg[7]_input_0_0  (
        .datain(\lut_$abc$3436$li7_li7_output_0_0 ),
        .dataout(\dffre_a4.cnt_reg[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3467$li0_li0_output_0_0_to_dffre_a5.cnt_reg[0]_input_0_0  (
        .datain(\lut_$abc$3467$li0_li0_output_0_0 ),
        .dataout(\dffre_a5.cnt_reg[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3467$li1_li1_output_0_0_to_dffre_a5.cnt_reg[1]_input_0_0  (
        .datain(\lut_$abc$3467$li1_li1_output_0_0 ),
        .dataout(\dffre_a5.cnt_reg[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3467$li2_li2_output_0_0_to_dffre_a5.cnt_reg[2]_input_0_0  (
        .datain(\lut_$abc$3467$li2_li2_output_0_0 ),
        .dataout(\dffre_a5.cnt_reg[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3467$li3_li3_output_0_0_to_dffre_a5.cnt_reg[3]_input_0_0  (
        .datain(\lut_$abc$3467$li3_li3_output_0_0 ),
        .dataout(\dffre_a5.cnt_reg[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3467$li4_li4_output_0_0_to_dffre_a5.cnt_reg[4]_input_0_0  (
        .datain(\lut_$abc$3467$li4_li4_output_0_0 ),
        .dataout(\dffre_a5.cnt_reg[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3467$li5_li5_output_0_0_to_dffre_a5.cnt_reg[5]_input_0_0  (
        .datain(\lut_$abc$3467$li5_li5_output_0_0 ),
        .dataout(\dffre_a5.cnt_reg[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3467$li6_li6_output_0_0_to_dffre_a5.cnt_reg[6]_input_0_0  (
        .datain(\lut_$abc$3467$li6_li6_output_0_0 ),
        .dataout(\dffre_a5.cnt_reg[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3467$li7_li7_output_0_0_to_dffre_a5.cnt_reg[7]_input_0_0  (
        .datain(\lut_$abc$3467$li7_li7_output_0_0 ),
        .dataout(\dffre_a5.cnt_reg[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3498$li0_li0_output_0_0_to_dffre_a6.cnt_reg[0]_input_0_0  (
        .datain(\lut_$abc$3498$li0_li0_output_0_0 ),
        .dataout(\dffre_a6.cnt_reg[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3498$li1_li1_output_0_0_to_dffre_a6.cnt_reg[1]_input_0_0  (
        .datain(\lut_$abc$3498$li1_li1_output_0_0 ),
        .dataout(\dffre_a6.cnt_reg[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3498$li2_li2_output_0_0_to_dffre_a6.cnt_reg[2]_input_0_0  (
        .datain(\lut_$abc$3498$li2_li2_output_0_0 ),
        .dataout(\dffre_a6.cnt_reg[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3498$li3_li3_output_0_0_to_dffre_a6.cnt_reg[3]_input_0_0  (
        .datain(\lut_$abc$3498$li3_li3_output_0_0 ),
        .dataout(\dffre_a6.cnt_reg[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3498$li4_li4_output_0_0_to_dffre_a6.cnt_reg[4]_input_0_0  (
        .datain(\lut_$abc$3498$li4_li4_output_0_0 ),
        .dataout(\dffre_a6.cnt_reg[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3498$li5_li5_output_0_0_to_dffre_a6.cnt_reg[5]_input_0_0  (
        .datain(\lut_$abc$3498$li5_li5_output_0_0 ),
        .dataout(\dffre_a6.cnt_reg[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3498$li6_li6_output_0_0_to_dffre_a6.cnt_reg[6]_input_0_0  (
        .datain(\lut_$abc$3498$li6_li6_output_0_0 ),
        .dataout(\dffre_a6.cnt_reg[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3498$li7_li7_output_0_0_to_dffre_a6.cnt_reg[7]_input_0_0  (
        .datain(\lut_$abc$3498$li7_li7_output_0_0 ),
        .dataout(\dffre_a6.cnt_reg[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3529$li0_li0_output_0_0_to_dffre_a7.cnt_reg[0]_input_0_0  (
        .datain(\lut_$abc$3529$li0_li0_output_0_0 ),
        .dataout(\dffre_a7.cnt_reg[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3529$li1_li1_output_0_0_to_dffre_a7.cnt_reg[1]_input_0_0  (
        .datain(\lut_$abc$3529$li1_li1_output_0_0 ),
        .dataout(\dffre_a7.cnt_reg[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3529$li2_li2_output_0_0_to_dffre_a7.cnt_reg[2]_input_0_0  (
        .datain(\lut_$abc$3529$li2_li2_output_0_0 ),
        .dataout(\dffre_a7.cnt_reg[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3529$li3_li3_output_0_0_to_dffre_a7.cnt_reg[3]_input_0_0  (
        .datain(\lut_$abc$3529$li3_li3_output_0_0 ),
        .dataout(\dffre_a7.cnt_reg[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3529$li4_li4_output_0_0_to_dffre_a7.cnt_reg[4]_input_0_0  (
        .datain(\lut_$abc$3529$li4_li4_output_0_0 ),
        .dataout(\dffre_a7.cnt_reg[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3529$li5_li5_output_0_0_to_dffre_a7.cnt_reg[5]_input_0_0  (
        .datain(\lut_$abc$3529$li5_li5_output_0_0 ),
        .dataout(\dffre_a7.cnt_reg[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3529$li6_li6_output_0_0_to_dffre_a7.cnt_reg[6]_input_0_0  (
        .datain(\lut_$abc$3529$li6_li6_output_0_0 ),
        .dataout(\dffre_a7.cnt_reg[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3529$li7_li7_output_0_0_to_dffre_a7.cnt_reg[7]_input_0_0  (
        .datain(\lut_$abc$3529$li7_li7_output_0_0 ),
        .dataout(\dffre_a7.cnt_reg[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3560$li0_li0_output_0_0_to_dffre_a8.cnt_reg[0]_input_0_0  (
        .datain(\lut_$abc$3560$li0_li0_output_0_0 ),
        .dataout(\dffre_a8.cnt_reg[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3560$li1_li1_output_0_0_to_dffre_a8.cnt_reg[1]_input_0_0  (
        .datain(\lut_$abc$3560$li1_li1_output_0_0 ),
        .dataout(\dffre_a8.cnt_reg[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3560$li2_li2_output_0_0_to_dffre_a8.cnt_reg[2]_input_0_0  (
        .datain(\lut_$abc$3560$li2_li2_output_0_0 ),
        .dataout(\dffre_a8.cnt_reg[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3560$li3_li3_output_0_0_to_dffre_a8.cnt_reg[3]_input_0_0  (
        .datain(\lut_$abc$3560$li3_li3_output_0_0 ),
        .dataout(\dffre_a8.cnt_reg[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3560$li4_li4_output_0_0_to_dffre_a8.cnt_reg[4]_input_0_0  (
        .datain(\lut_$abc$3560$li4_li4_output_0_0 ),
        .dataout(\dffre_a8.cnt_reg[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3560$li5_li5_output_0_0_to_dffre_a8.cnt_reg[5]_input_0_0  (
        .datain(\lut_$abc$3560$li5_li5_output_0_0 ),
        .dataout(\dffre_a8.cnt_reg[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3560$li6_li6_output_0_0_to_dffre_a8.cnt_reg[6]_input_0_0  (
        .datain(\lut_$abc$3560$li6_li6_output_0_0 ),
        .dataout(\dffre_a8.cnt_reg[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3560$li7_li7_output_0_0_to_dffre_a8.cnt_reg[7]_input_0_0  (
        .datain(\lut_$abc$3560$li7_li7_output_0_0 ),
        .dataout(\dffre_a8.cnt_reg[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3591$li0_li0_output_0_0_to_dffre_a9.cnt_reg[0]_input_0_0  (
        .datain(\lut_$abc$3591$li0_li0_output_0_0 ),
        .dataout(\dffre_a9.cnt_reg[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3591$li1_li1_output_0_0_to_dffre_a9.cnt_reg[1]_input_0_0  (
        .datain(\lut_$abc$3591$li1_li1_output_0_0 ),
        .dataout(\dffre_a9.cnt_reg[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3591$li2_li2_output_0_0_to_dffre_a9.cnt_reg[2]_input_0_0  (
        .datain(\lut_$abc$3591$li2_li2_output_0_0 ),
        .dataout(\dffre_a9.cnt_reg[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3591$li3_li3_output_0_0_to_dffre_a9.cnt_reg[3]_input_0_0  (
        .datain(\lut_$abc$3591$li3_li3_output_0_0 ),
        .dataout(\dffre_a9.cnt_reg[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3591$li4_li4_output_0_0_to_dffre_a9.cnt_reg[4]_input_0_0  (
        .datain(\lut_$abc$3591$li4_li4_output_0_0 ),
        .dataout(\dffre_a9.cnt_reg[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3591$li5_li5_output_0_0_to_dffre_a9.cnt_reg[5]_input_0_0  (
        .datain(\lut_$abc$3591$li5_li5_output_0_0 ),
        .dataout(\dffre_a9.cnt_reg[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3591$li6_li6_output_0_0_to_dffre_a9.cnt_reg[6]_input_0_0  (
        .datain(\lut_$abc$3591$li6_li6_output_0_0 ),
        .dataout(\dffre_a9.cnt_reg[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3591$li7_li7_output_0_0_to_dffre_a9.cnt_reg[7]_input_0_0  (
        .datain(\lut_$abc$3591$li7_li7_output_0_0 ),
        .dataout(\dffre_a9.cnt_reg[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7707$new_new_n258___output_0_0_to_lut_$abc$3591$li7_li7_input_0_3  (
        .datain(\lut_$abc$7707$new_new_n258___output_0_0 ),
        .dataout(\lut_$abc$3591$li7_li7_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7707$new_new_n258___output_0_0_to_lut_$abc$3591$li6_li6_input_0_1  (
        .datain(\lut_$abc$7707$new_new_n258___output_0_0 ),
        .dataout(\lut_$abc$3591$li6_li6_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7707$new_new_n266___output_0_0_to_lut_$abc$3560$li6_li6_input_0_0  (
        .datain(\lut_$abc$7707$new_new_n266___output_0_0 ),
        .dataout(\lut_$abc$3560$li6_li6_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7707$new_new_n266___output_0_0_to_lut_$abc$3560$li7_li7_input_0_2  (
        .datain(\lut_$abc$7707$new_new_n266___output_0_0 ),
        .dataout(\lut_$abc$3560$li7_li7_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7707$new_new_n274___output_0_0_to_lut_$abc$3529$li6_li6_input_0_2  (
        .datain(\lut_$abc$7707$new_new_n274___output_0_0 ),
        .dataout(\lut_$abc$3529$li6_li6_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7707$new_new_n274___output_0_0_to_lut_$abc$3529$li7_li7_input_0_2  (
        .datain(\lut_$abc$7707$new_new_n274___output_0_0 ),
        .dataout(\lut_$abc$3529$li7_li7_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7707$new_new_n282___output_0_0_to_lut_$abc$3498$li6_li6_input_0_2  (
        .datain(\lut_$abc$7707$new_new_n282___output_0_0 ),
        .dataout(\lut_$abc$3498$li6_li6_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7707$new_new_n282___output_0_0_to_lut_$abc$3498$li7_li7_input_0_2  (
        .datain(\lut_$abc$7707$new_new_n282___output_0_0 ),
        .dataout(\lut_$abc$3498$li7_li7_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7707$new_new_n290___output_0_0_to_lut_$abc$3467$li6_li6_input_0_2  (
        .datain(\lut_$abc$7707$new_new_n290___output_0_0 ),
        .dataout(\lut_$abc$3467$li6_li6_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7707$new_new_n290___output_0_0_to_lut_$abc$3467$li7_li7_input_0_2  (
        .datain(\lut_$abc$7707$new_new_n290___output_0_0 ),
        .dataout(\lut_$abc$3467$li7_li7_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7707$new_new_n298___output_0_0_to_lut_$abc$3436$li6_li6_input_0_2  (
        .datain(\lut_$abc$7707$new_new_n298___output_0_0 ),
        .dataout(\lut_$abc$3436$li6_li6_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7707$new_new_n298___output_0_0_to_lut_$abc$3436$li7_li7_input_0_2  (
        .datain(\lut_$abc$7707$new_new_n298___output_0_0 ),
        .dataout(\lut_$abc$3436$li7_li7_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7707$new_new_n306___output_0_0_to_lut_$abc$3405$li6_li6_input_0_0  (
        .datain(\lut_$abc$7707$new_new_n306___output_0_0 ),
        .dataout(\lut_$abc$3405$li6_li6_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7707$new_new_n306___output_0_0_to_lut_$abc$3405$li7_li7_input_0_2  (
        .datain(\lut_$abc$7707$new_new_n306___output_0_0 ),
        .dataout(\lut_$abc$3405$li7_li7_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7707$new_new_n314___output_0_0_to_lut_$abc$3374$li7_li7_input_0_4  (
        .datain(\lut_$abc$7707$new_new_n314___output_0_0 ),
        .dataout(\lut_$abc$3374$li7_li7_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7707$new_new_n314___output_0_0_to_lut_$abc$3374$li6_li6_input_0_4  (
        .datain(\lut_$abc$7707$new_new_n314___output_0_0 ),
        .dataout(\lut_$abc$3374$li6_li6_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7707$new_new_n322___output_0_0_to_lut_$abc$3343$li6_li6_input_0_2  (
        .datain(\lut_$abc$7707$new_new_n322___output_0_0 ),
        .dataout(\lut_$abc$3343$li6_li6_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7707$new_new_n322___output_0_0_to_lut_$abc$3343$li7_li7_input_0_2  (
        .datain(\lut_$abc$7707$new_new_n322___output_0_0 ),
        .dataout(\lut_$abc$3343$li7_li7_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7707$new_new_n330___output_0_0_to_lut_$abc$3312$li7_li7_input_0_4  (
        .datain(\lut_$abc$7707$new_new_n330___output_0_0 ),
        .dataout(\lut_$abc$3312$li7_li7_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7707$new_new_n330___output_0_0_to_lut_$abc$3312$li6_li6_input_0_4  (
        .datain(\lut_$abc$7707$new_new_n330___output_0_0 ),
        .dataout(\lut_$abc$3312$li6_li6_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7707$new_new_n338___output_0_0_to_lut_$abc$3281$li6_li6_input_0_2  (
        .datain(\lut_$abc$7707$new_new_n338___output_0_0 ),
        .dataout(\lut_$abc$3281$li6_li6_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7707$new_new_n338___output_0_0_to_lut_$abc$3281$li7_li7_input_0_2  (
        .datain(\lut_$abc$7707$new_new_n338___output_0_0 ),
        .dataout(\lut_$abc$3281$li7_li7_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7707$new_new_n346___output_0_0_to_lut_$abc$3250$li6_li6_input_0_4  (
        .datain(\lut_$abc$7707$new_new_n346___output_0_0 ),
        .dataout(\lut_$abc$3250$li6_li6_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7707$new_new_n346___output_0_0_to_lut_$abc$3250$li7_li7_input_0_4  (
        .datain(\lut_$abc$7707$new_new_n346___output_0_0 ),
        .dataout(\lut_$abc$3250$li7_li7_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7707$new_new_n354___output_0_0_to_lut_$abc$3219$li6_li6_input_0_4  (
        .datain(\lut_$abc$7707$new_new_n354___output_0_0 ),
        .dataout(\lut_$abc$3219$li6_li6_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7707$new_new_n354___output_0_0_to_lut_$abc$3219$li7_li7_input_0_4  (
        .datain(\lut_$abc$7707$new_new_n354___output_0_0 ),
        .dataout(\lut_$abc$3219$li7_li7_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7707$new_new_n362___output_0_0_to_lut_$abc$3188$li6_li6_input_0_2  (
        .datain(\lut_$abc$7707$new_new_n362___output_0_0 ),
        .dataout(\lut_$abc$3188$li6_li6_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7707$new_new_n362___output_0_0_to_lut_$abc$3188$li7_li7_input_0_2  (
        .datain(\lut_$abc$7707$new_new_n362___output_0_0 ),
        .dataout(\lut_$abc$3188$li7_li7_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7707$new_new_n370___output_0_0_to_lut_$abc$3157$li7_li7_input_0_2  (
        .datain(\lut_$abc$7707$new_new_n370___output_0_0 ),
        .dataout(\lut_$abc$3157$li7_li7_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7707$new_new_n370___output_0_0_to_lut_$abc$3157$li6_li6_input_0_2  (
        .datain(\lut_$abc$7707$new_new_n370___output_0_0 ),
        .dataout(\lut_$abc$3157$li6_li6_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7707$new_new_n378___output_0_0_to_lut_$abc$3126$li6_li6_input_0_4  (
        .datain(\lut_$abc$7707$new_new_n378___output_0_0 ),
        .dataout(\lut_$abc$3126$li6_li6_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7707$new_new_n378___output_0_0_to_lut_$abc$3126$li7_li7_input_0_4  (
        .datain(\lut_$abc$7707$new_new_n378___output_0_0 ),
        .dataout(\lut_$abc$3126$li7_li7_input_0_4 )
    );


    //Cell instances
    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000001010101000000)
    ) \lut_$abc$3126$li2_li2  (
        .in({
            1'b0,
            \lut_$abc$3126$li2_li2_input_0_3 ,
            \lut_$abc$3126$li2_li2_input_0_2 ,
            \lut_$abc$3126$li2_li2_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$3126$li2_li2_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a0.cnt_reg[2]  (
        .C(\dffre_a0.cnt_reg[2]_clock_0_0 ),
        .D(\dffre_a0.cnt_reg[2]_input_0_0 ),
        .E(\dffre_a0.cnt_reg[2]_input_2_0 ),
        .R(\dffre_a0.cnt_reg[2]_input_1_0 ),
        .Q(\dffre_a0.cnt_reg[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000010)
    ) \lut_$abc$3126$li6_li6  (
        .in({
            \lut_$abc$3126$li6_li6_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$3126$li6_li6_input_0_0 
         }),
        .out(\lut_$abc$3126$li6_li6_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a0.cnt_reg[6]  (
        .C(\dffre_a0.cnt_reg[6]_clock_0_0 ),
        .D(\dffre_a0.cnt_reg[6]_input_0_0 ),
        .E(\dffre_a0.cnt_reg[6]_input_2_0 ),
        .R(\dffre_a0.cnt_reg[6]_input_1_0 ),
        .Q(\dffre_a0.cnt_reg[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000000100000001000000010)
    ) \lut_$abc$3126$li7_li7  (
        .in({
            \lut_$abc$3126$li7_li7_input_0_4 ,
            \lut_$abc$3126$li7_li7_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$3126$li7_li7_input_0_0 
         }),
        .out(\lut_$abc$3126$li7_li7_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a0.cnt_reg[7]  (
        .C(\dffre_a0.cnt_reg[7]_clock_0_0 ),
        .D(\dffre_a0.cnt_reg[7]_input_0_0 ),
        .E(\dffre_a0.cnt_reg[7]_input_2_0 ),
        .R(\dffre_a0.cnt_reg[7]_input_1_0 ),
        .Q(\dffre_a0.cnt_reg[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010100)
    ) \lut_$abc$3126$li1_li1  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$3126$li1_li1_input_0_2 ,
            \lut_$abc$3126$li1_li1_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$3126$li1_li1_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a0.cnt_reg[1]  (
        .C(\dffre_a0.cnt_reg[1]_clock_0_0 ),
        .D(\dffre_a0.cnt_reg[1]_input_0_0 ),
        .E(\dffre_a0.cnt_reg[1]_input_2_0 ),
        .R(\dffre_a0.cnt_reg[1]_input_1_0 ),
        .Q(\dffre_a0.cnt_reg[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$3126$li0_li0  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$3126$li0_li0_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$3126$li0_li0_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a0.cnt_reg[0]  (
        .C(\dffre_a0.cnt_reg[0]_clock_0_0 ),
        .D(\dffre_a0.cnt_reg[0]_input_0_0 ),
        .E(\dffre_a0.cnt_reg[0]_input_2_0 ),
        .R(\dffre_a0.cnt_reg[0]_input_1_0 ),
        .Q(\dffre_a0.cnt_reg[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$true  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$true_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000000000000000000000000000000000000000000000)
    ) \lut_$abc$7707$new_new_n378__  (
        .in({
            \lut_$abc$7707$new_new_n378___input_0_5 ,
            \lut_$abc$7707$new_new_n378___input_0_4 ,
            \lut_$abc$7707$new_new_n378___input_0_3 ,
            \lut_$abc$7707$new_new_n378___input_0_2 ,
            \lut_$abc$7707$new_new_n378___input_0_1 ,
            \lut_$abc$7707$new_new_n378___input_0_0 
         }),
        .out(\lut_$abc$7707$new_new_n378___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000011111110000000010000000)
    ) \lut_$abc$3126$li3_li3  (
        .in({
            \lut_$abc$3126$li3_li3_input_0_4 ,
            1'b0,
            \lut_$abc$3126$li3_li3_input_0_2 ,
            \lut_$abc$3126$li3_li3_input_0_1 ,
            \lut_$abc$3126$li3_li3_input_0_0 
         }),
        .out(\lut_$abc$3126$li3_li3_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a0.cnt_reg[3]  (
        .C(\dffre_a0.cnt_reg[3]_clock_0_0 ),
        .D(\dffre_a0.cnt_reg[3]_input_0_0 ),
        .E(\dffre_a0.cnt_reg[3]_input_2_0 ),
        .R(\dffre_a0.cnt_reg[3]_input_1_0 ),
        .Q(\dffre_a0.cnt_reg[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01111111100000001111111100000000)
    ) \lut_$abc$3126$li4_li4  (
        .in({
            \lut_$abc$3126$li4_li4_input_0_4 ,
            \lut_$abc$3126$li4_li4_input_0_3 ,
            \lut_$abc$3126$li4_li4_input_0_2 ,
            \lut_$abc$3126$li4_li4_input_0_1 ,
            \lut_$abc$3126$li4_li4_input_0_0 
         }),
        .out(\lut_$abc$3126$li4_li4_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a0.cnt_reg[4]  (
        .C(\dffre_a0.cnt_reg[4]_clock_0_0 ),
        .D(\dffre_a0.cnt_reg[4]_input_0_0 ),
        .E(\dffre_a0.cnt_reg[4]_input_2_0 ),
        .R(\dffre_a0.cnt_reg[4]_input_1_0 ),
        .Q(\dffre_a0.cnt_reg[4]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0111111111111111111111111111111110000000000000000000000000000000)
    ) \lut_$abc$3126$li5_li5  (
        .in({
            \lut_$abc$3126$li5_li5_input_0_5 ,
            \lut_$abc$3126$li5_li5_input_0_4 ,
            \lut_$abc$3126$li5_li5_input_0_3 ,
            \lut_$abc$3126$li5_li5_input_0_2 ,
            \lut_$abc$3126$li5_li5_input_0_1 ,
            \lut_$abc$3126$li5_li5_input_0_0 
         }),
        .out(\lut_$abc$3126$li5_li5_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a0.cnt_reg[5]  (
        .C(\dffre_a0.cnt_reg[5]_clock_0_0 ),
        .D(\dffre_a0.cnt_reg[5]_input_0_0 ),
        .E(\dffre_a0.cnt_reg[5]_input_2_0 ),
        .R(\dffre_a0.cnt_reg[5]_input_1_0 ),
        .Q(\dffre_a0.cnt_reg[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000011010100000000010101010)
    ) \lut_$abc$3157$li3_li3  (
        .in({
            \lut_$abc$3157$li3_li3_input_0_4 ,
            1'b0,
            \lut_$abc$3157$li3_li3_input_0_2 ,
            \lut_$abc$3157$li3_li3_input_0_1 ,
            \lut_$abc$3157$li3_li3_input_0_0 
         }),
        .out(\lut_$abc$3157$li3_li3_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a1.cnt_reg[3]  (
        .C(\dffre_a1.cnt_reg[3]_clock_0_0 ),
        .D(\dffre_a1.cnt_reg[3]_input_0_0 ),
        .E(\dffre_a1.cnt_reg[3]_input_2_0 ),
        .R(\dffre_a1.cnt_reg[3]_input_1_0 ),
        .Q(\dffre_a1.cnt_reg[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01111111100000001111111100000000)
    ) \lut_$abc$3157$li4_li4  (
        .in({
            \lut_$abc$3157$li4_li4_input_0_4 ,
            \lut_$abc$3157$li4_li4_input_0_3 ,
            \lut_$abc$3157$li4_li4_input_0_2 ,
            \lut_$abc$3157$li4_li4_input_0_1 ,
            \lut_$abc$3157$li4_li4_input_0_0 
         }),
        .out(\lut_$abc$3157$li4_li4_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a1.cnt_reg[4]  (
        .C(\dffre_a1.cnt_reg[4]_clock_0_0 ),
        .D(\dffre_a1.cnt_reg[4]_input_0_0 ),
        .E(\dffre_a1.cnt_reg[4]_input_2_0 ),
        .R(\dffre_a1.cnt_reg[4]_input_1_0 ),
        .Q(\dffre_a1.cnt_reg[4]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0111111110000000111111110000000011111111000000001111111100000000)
    ) \lut_$abc$3157$li5_li5  (
        .in({
            \lut_$abc$3157$li5_li5_input_0_5 ,
            \lut_$abc$3157$li5_li5_input_0_4 ,
            \lut_$abc$3157$li5_li5_input_0_3 ,
            \lut_$abc$3157$li5_li5_input_0_2 ,
            \lut_$abc$3157$li5_li5_input_0_1 ,
            \lut_$abc$3157$li5_li5_input_0_0 
         }),
        .out(\lut_$abc$3157$li5_li5_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a1.cnt_reg[5]  (
        .C(\dffre_a1.cnt_reg[5]_clock_0_0 ),
        .D(\dffre_a1.cnt_reg[5]_input_0_0 ),
        .E(\dffre_a1.cnt_reg[5]_input_2_0 ),
        .R(\dffre_a1.cnt_reg[5]_input_1_0 ),
        .Q(\dffre_a1.cnt_reg[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000110)
    ) \lut_$abc$3157$li1_li1  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$3157$li1_li1_input_0_1 ,
            \lut_$abc$3157$li1_li1_input_0_0 
         }),
        .out(\lut_$abc$3157$li1_li1_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a1.cnt_reg[1]  (
        .C(\dffre_a1.cnt_reg[1]_clock_0_0 ),
        .D(\dffre_a1.cnt_reg[1]_input_0_0 ),
        .E(\dffre_a1.cnt_reg[1]_input_2_0 ),
        .R(\dffre_a1.cnt_reg[1]_input_1_0 ),
        .Q(\dffre_a1.cnt_reg[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000100010001000000000000)
    ) \lut_$abc$3157$li7_li7  (
        .in({
            \lut_$abc$3157$li7_li7_input_0_4 ,
            \lut_$abc$3157$li7_li7_input_0_3 ,
            \lut_$abc$3157$li7_li7_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3157$li7_li7_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a1.cnt_reg[7]  (
        .C(\dffre_a1.cnt_reg[7]_clock_0_0 ),
        .D(\dffre_a1.cnt_reg[7]_input_0_0 ),
        .E(\dffre_a1.cnt_reg[7]_input_2_0 ),
        .R(\dffre_a1.cnt_reg[7]_input_1_0 ),
        .Q(\dffre_a1.cnt_reg[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100010000)
    ) \lut_$abc$3157$li6_li6  (
        .in({
            1'b0,
            \lut_$abc$3157$li6_li6_input_0_3 ,
            \lut_$abc$3157$li6_li6_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3157$li6_li6_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a1.cnt_reg[6]  (
        .C(\dffre_a1.cnt_reg[6]_clock_0_0 ),
        .D(\dffre_a1.cnt_reg[6]_input_0_0 ),
        .E(\dffre_a1.cnt_reg[6]_input_2_0 ),
        .R(\dffre_a1.cnt_reg[6]_input_1_0 ),
        .Q(\dffre_a1.cnt_reg[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000001100000000000001010)
    ) \lut_$abc$3157$li2_li2  (
        .in({
            \lut_$abc$3157$li2_li2_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$3157$li2_li2_input_0_1 ,
            \lut_$abc$3157$li2_li2_input_0_0 
         }),
        .out(\lut_$abc$3157$li2_li2_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a1.cnt_reg[2]  (
        .C(\dffre_a1.cnt_reg[2]_clock_0_0 ),
        .D(\dffre_a1.cnt_reg[2]_input_0_0 ),
        .E(\dffre_a1.cnt_reg[2]_input_2_0 ),
        .R(\dffre_a1.cnt_reg[2]_input_1_0 ),
        .Q(\dffre_a1.cnt_reg[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$3157$li0_li0  (
        .in({
            \lut_$abc$3157$li0_li0_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3157$li0_li0_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a1.cnt_reg[0]  (
        .C(\dffre_a1.cnt_reg[0]_clock_0_0 ),
        .D(\dffre_a1.cnt_reg[0]_input_0_0 ),
        .E(\dffre_a1.cnt_reg[0]_input_2_0 ),
        .R(\dffre_a1.cnt_reg[0]_input_1_0 ),
        .Q(\dffre_a1.cnt_reg[0]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000000000000000000000000000000000000000000000)
    ) \lut_$abc$7707$new_new_n370__  (
        .in({
            \lut_$abc$7707$new_new_n370___input_0_5 ,
            \lut_$abc$7707$new_new_n370___input_0_4 ,
            \lut_$abc$7707$new_new_n370___input_0_3 ,
            \lut_$abc$7707$new_new_n370___input_0_2 ,
            \lut_$abc$7707$new_new_n370___input_0_1 ,
            \lut_$abc$7707$new_new_n370___input_0_0 
         }),
        .out(\lut_$abc$7707$new_new_n370___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000011010100000000010101010)
    ) \lut_$abc$3188$li3_li3  (
        .in({
            \lut_$abc$3188$li3_li3_input_0_4 ,
            1'b0,
            \lut_$abc$3188$li3_li3_input_0_2 ,
            \lut_$abc$3188$li3_li3_input_0_1 ,
            \lut_$abc$3188$li3_li3_input_0_0 
         }),
        .out(\lut_$abc$3188$li3_li3_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a10.cnt_reg[3]  (
        .C(\dffre_a10.cnt_reg[3]_clock_0_0 ),
        .D(\dffre_a10.cnt_reg[3]_input_0_0 ),
        .E(\dffre_a10.cnt_reg[3]_input_2_0 ),
        .R(\dffre_a10.cnt_reg[3]_input_1_0 ),
        .Q(\dffre_a10.cnt_reg[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01111111100000001111111100000000)
    ) \lut_$abc$3188$li4_li4  (
        .in({
            \lut_$abc$3188$li4_li4_input_0_4 ,
            \lut_$abc$3188$li4_li4_input_0_3 ,
            \lut_$abc$3188$li4_li4_input_0_2 ,
            \lut_$abc$3188$li4_li4_input_0_1 ,
            \lut_$abc$3188$li4_li4_input_0_0 
         }),
        .out(\lut_$abc$3188$li4_li4_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a10.cnt_reg[4]  (
        .C(\dffre_a10.cnt_reg[4]_clock_0_0 ),
        .D(\dffre_a10.cnt_reg[4]_input_0_0 ),
        .E(\dffre_a10.cnt_reg[4]_input_2_0 ),
        .R(\dffre_a10.cnt_reg[4]_input_1_0 ),
        .Q(\dffre_a10.cnt_reg[4]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0111111110000000111111110000000011111111000000001111111100000000)
    ) \lut_$abc$3188$li5_li5  (
        .in({
            \lut_$abc$3188$li5_li5_input_0_5 ,
            \lut_$abc$3188$li5_li5_input_0_4 ,
            \lut_$abc$3188$li5_li5_input_0_3 ,
            \lut_$abc$3188$li5_li5_input_0_2 ,
            \lut_$abc$3188$li5_li5_input_0_1 ,
            \lut_$abc$3188$li5_li5_input_0_0 
         }),
        .out(\lut_$abc$3188$li5_li5_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a10.cnt_reg[5]  (
        .C(\dffre_a10.cnt_reg[5]_clock_0_0 ),
        .D(\dffre_a10.cnt_reg[5]_input_0_0 ),
        .E(\dffre_a10.cnt_reg[5]_input_2_0 ),
        .R(\dffre_a10.cnt_reg[5]_input_1_0 ),
        .Q(\dffre_a10.cnt_reg[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000101000000000001000100)
    ) \lut_$abc$3188$li2_li2  (
        .in({
            \lut_$abc$3188$li2_li2_input_0_4 ,
            1'b0,
            \lut_$abc$3188$li2_li2_input_0_2 ,
            \lut_$abc$3188$li2_li2_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$3188$li2_li2_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a10.cnt_reg[2]  (
        .C(\dffre_a10.cnt_reg[2]_clock_0_0 ),
        .D(\dffre_a10.cnt_reg[2]_input_0_0 ),
        .E(\dffre_a10.cnt_reg[2]_input_2_0 ),
        .R(\dffre_a10.cnt_reg[2]_input_1_0 ),
        .Q(\dffre_a10.cnt_reg[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$3188$li0_li0  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$3188$li0_li0_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3188$li0_li0_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a10.cnt_reg[0]  (
        .C(\dffre_a10.cnt_reg[0]_clock_0_0 ),
        .D(\dffre_a10.cnt_reg[0]_input_0_0 ),
        .E(\dffre_a10.cnt_reg[0]_input_2_0 ),
        .R(\dffre_a10.cnt_reg[0]_input_1_0 ),
        .Q(\dffre_a10.cnt_reg[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100010000)
    ) \lut_$abc$3188$li6_li6  (
        .in({
            1'b0,
            \lut_$abc$3188$li6_li6_input_0_3 ,
            \lut_$abc$3188$li6_li6_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3188$li6_li6_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a10.cnt_reg[6]  (
        .C(\dffre_a10.cnt_reg[6]_clock_0_0 ),
        .D(\dffre_a10.cnt_reg[6]_input_0_0 ),
        .E(\dffre_a10.cnt_reg[6]_input_2_0 ),
        .R(\dffre_a10.cnt_reg[6]_input_1_0 ),
        .Q(\dffre_a10.cnt_reg[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000010)
    ) \lut_$abc$3188$li1_li1  (
        .in({
            \lut_$abc$3188$li1_li1_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$3188$li1_li1_input_0_0 
         }),
        .out(\lut_$abc$3188$li1_li1_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a10.cnt_reg[1]  (
        .C(\dffre_a10.cnt_reg[1]_clock_0_0 ),
        .D(\dffre_a10.cnt_reg[1]_input_0_0 ),
        .E(\dffre_a10.cnt_reg[1]_input_2_0 ),
        .R(\dffre_a10.cnt_reg[1]_input_1_0 ),
        .Q(\dffre_a10.cnt_reg[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000100010001000000000000)
    ) \lut_$abc$3188$li7_li7  (
        .in({
            \lut_$abc$3188$li7_li7_input_0_4 ,
            \lut_$abc$3188$li7_li7_input_0_3 ,
            \lut_$abc$3188$li7_li7_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3188$li7_li7_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a10.cnt_reg[7]  (
        .C(\dffre_a10.cnt_reg[7]_clock_0_0 ),
        .D(\dffre_a10.cnt_reg[7]_input_0_0 ),
        .E(\dffre_a10.cnt_reg[7]_input_2_0 ),
        .R(\dffre_a10.cnt_reg[7]_input_1_0 ),
        .Q(\dffre_a10.cnt_reg[7]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000000000000000000000000000000000000000000000)
    ) \lut_$abc$7707$new_new_n362__  (
        .in({
            \lut_$abc$7707$new_new_n362___input_0_5 ,
            \lut_$abc$7707$new_new_n362___input_0_4 ,
            \lut_$abc$7707$new_new_n362___input_0_3 ,
            \lut_$abc$7707$new_new_n362___input_0_2 ,
            \lut_$abc$7707$new_new_n362___input_0_1 ,
            \lut_$abc$7707$new_new_n362___input_0_0 
         }),
        .out(\lut_$abc$7707$new_new_n362___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000110000010100000101000001010)
    ) \lut_$abc$3219$li3_li3  (
        .in({
            \lut_$abc$3219$li3_li3_input_0_4 ,
            \lut_$abc$3219$li3_li3_input_0_3 ,
            1'b0,
            \lut_$abc$3219$li3_li3_input_0_1 ,
            \lut_$abc$3219$li3_li3_input_0_0 
         }),
        .out(\lut_$abc$3219$li3_li3_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a11.cnt_reg[3]  (
        .C(\dffre_a11.cnt_reg[3]_clock_0_0 ),
        .D(\dffre_a11.cnt_reg[3]_input_0_0 ),
        .E(\dffre_a11.cnt_reg[3]_input_2_0 ),
        .R(\dffre_a11.cnt_reg[3]_input_1_0 ),
        .Q(\dffre_a11.cnt_reg[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01111000111100001111000011110000)
    ) \lut_$abc$3219$li4_li4  (
        .in({
            \lut_$abc$3219$li4_li4_input_0_4 ,
            \lut_$abc$3219$li4_li4_input_0_3 ,
            \lut_$abc$3219$li4_li4_input_0_2 ,
            \lut_$abc$3219$li4_li4_input_0_1 ,
            \lut_$abc$3219$li4_li4_input_0_0 
         }),
        .out(\lut_$abc$3219$li4_li4_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a11.cnt_reg[4]  (
        .C(\dffre_a11.cnt_reg[4]_clock_0_0 ),
        .D(\dffre_a11.cnt_reg[4]_input_0_0 ),
        .E(\dffre_a11.cnt_reg[4]_input_2_0 ),
        .R(\dffre_a11.cnt_reg[4]_input_1_0 ),
        .Q(\dffre_a11.cnt_reg[4]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0110110011001100110011001100110011001100110011001100110011001100)
    ) \lut_$abc$3219$li5_li5  (
        .in({
            \lut_$abc$3219$li5_li5_input_0_5 ,
            \lut_$abc$3219$li5_li5_input_0_4 ,
            \lut_$abc$3219$li5_li5_input_0_3 ,
            \lut_$abc$3219$li5_li5_input_0_2 ,
            \lut_$abc$3219$li5_li5_input_0_1 ,
            \lut_$abc$3219$li5_li5_input_0_0 
         }),
        .out(\lut_$abc$3219$li5_li5_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a11.cnt_reg[5]  (
        .C(\dffre_a11.cnt_reg[5]_clock_0_0 ),
        .D(\dffre_a11.cnt_reg[5]_input_0_0 ),
        .E(\dffre_a11.cnt_reg[5]_input_2_0 ),
        .R(\dffre_a11.cnt_reg[5]_input_1_0 ),
        .Q(\dffre_a11.cnt_reg[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000100)
    ) \lut_$abc$3219$li6_li6  (
        .in({
            \lut_$abc$3219$li6_li6_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$3219$li6_li6_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$3219$li6_li6_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a11.cnt_reg[6]  (
        .C(\dffre_a11.cnt_reg[6]_clock_0_0 ),
        .D(\dffre_a11.cnt_reg[6]_input_0_0 ),
        .E(\dffre_a11.cnt_reg[6]_input_2_0 ),
        .R(\dffre_a11.cnt_reg[6]_input_1_0 ),
        .Q(\dffre_a11.cnt_reg[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000001001000100010)
    ) \lut_$abc$3219$li2_li2  (
        .in({
            1'b0,
            \lut_$abc$3219$li2_li2_input_0_3 ,
            \lut_$abc$3219$li2_li2_input_0_2 ,
            1'b0,
            \lut_$abc$3219$li2_li2_input_0_0 
         }),
        .out(\lut_$abc$3219$li2_li2_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a11.cnt_reg[2]  (
        .C(\dffre_a11.cnt_reg[2]_clock_0_0 ),
        .D(\dffre_a11.cnt_reg[2]_input_0_0 ),
        .E(\dffre_a11.cnt_reg[2]_input_2_0 ),
        .R(\dffre_a11.cnt_reg[2]_input_1_0 ),
        .Q(\dffre_a11.cnt_reg[2]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000000000000000000000000000000000000000000000)
    ) \lut_$abc$7707$new_new_n354__  (
        .in({
            \lut_$abc$7707$new_new_n354___input_0_5 ,
            \lut_$abc$7707$new_new_n354___input_0_4 ,
            \lut_$abc$7707$new_new_n354___input_0_3 ,
            \lut_$abc$7707$new_new_n354___input_0_2 ,
            \lut_$abc$7707$new_new_n354___input_0_1 ,
            \lut_$abc$7707$new_new_n354___input_0_0 
         }),
        .out(\lut_$abc$7707$new_new_n354___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$3219$li0_li0  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$3219$li0_li0_input_0_0 
         }),
        .out(\lut_$abc$3219$li0_li0_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a11.cnt_reg[0]  (
        .C(\dffre_a11.cnt_reg[0]_clock_0_0 ),
        .D(\dffre_a11.cnt_reg[0]_input_0_0 ),
        .E(\dffre_a11.cnt_reg[0]_input_2_0 ),
        .R(\dffre_a11.cnt_reg[0]_input_1_0 ),
        .Q(\dffre_a11.cnt_reg[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100010000)
    ) \lut_$abc$3219$li1_li1  (
        .in({
            1'b0,
            \lut_$abc$3219$li1_li1_input_0_3 ,
            \lut_$abc$3219$li1_li1_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3219$li1_li1_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a11.cnt_reg[1]  (
        .C(\dffre_a11.cnt_reg[1]_clock_0_0 ),
        .D(\dffre_a11.cnt_reg[1]_input_0_0 ),
        .E(\dffre_a11.cnt_reg[1]_input_2_0 ),
        .R(\dffre_a11.cnt_reg[1]_input_1_0 ),
        .Q(\dffre_a11.cnt_reg[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000001100000000000001010)
    ) \lut_$abc$3219$li7_li7  (
        .in({
            \lut_$abc$3219$li7_li7_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$3219$li7_li7_input_0_1 ,
            \lut_$abc$3219$li7_li7_input_0_0 
         }),
        .out(\lut_$abc$3219$li7_li7_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a11.cnt_reg[7]  (
        .C(\dffre_a11.cnt_reg[7]_clock_0_0 ),
        .D(\dffre_a11.cnt_reg[7]_input_0_0 ),
        .E(\dffre_a11.cnt_reg[7]_input_2_0 ),
        .R(\dffre_a11.cnt_reg[7]_input_1_0 ),
        .Q(\dffre_a11.cnt_reg[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000110000010100000101000001010)
    ) \lut_$abc$3250$li3_li3  (
        .in({
            \lut_$abc$3250$li3_li3_input_0_4 ,
            \lut_$abc$3250$li3_li3_input_0_3 ,
            1'b0,
            \lut_$abc$3250$li3_li3_input_0_1 ,
            \lut_$abc$3250$li3_li3_input_0_0 
         }),
        .out(\lut_$abc$3250$li3_li3_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a12.cnt_reg[3]  (
        .C(\dffre_a12.cnt_reg[3]_clock_0_0 ),
        .D(\dffre_a12.cnt_reg[3]_input_0_0 ),
        .E(\dffre_a12.cnt_reg[3]_input_2_0 ),
        .R(\dffre_a12.cnt_reg[3]_input_1_0 ),
        .Q(\dffre_a12.cnt_reg[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01111000111100001111000011110000)
    ) \lut_$abc$3250$li4_li4  (
        .in({
            \lut_$abc$3250$li4_li4_input_0_4 ,
            \lut_$abc$3250$li4_li4_input_0_3 ,
            \lut_$abc$3250$li4_li4_input_0_2 ,
            \lut_$abc$3250$li4_li4_input_0_1 ,
            \lut_$abc$3250$li4_li4_input_0_0 
         }),
        .out(\lut_$abc$3250$li4_li4_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a12.cnt_reg[4]  (
        .C(\dffre_a12.cnt_reg[4]_clock_0_0 ),
        .D(\dffre_a12.cnt_reg[4]_input_0_0 ),
        .E(\dffre_a12.cnt_reg[4]_input_2_0 ),
        .R(\dffre_a12.cnt_reg[4]_input_1_0 ),
        .Q(\dffre_a12.cnt_reg[4]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0110110011001100110011001100110011001100110011001100110011001100)
    ) \lut_$abc$3250$li5_li5  (
        .in({
            \lut_$abc$3250$li5_li5_input_0_5 ,
            \lut_$abc$3250$li5_li5_input_0_4 ,
            \lut_$abc$3250$li5_li5_input_0_3 ,
            \lut_$abc$3250$li5_li5_input_0_2 ,
            \lut_$abc$3250$li5_li5_input_0_1 ,
            \lut_$abc$3250$li5_li5_input_0_0 
         }),
        .out(\lut_$abc$3250$li5_li5_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a12.cnt_reg[5]  (
        .C(\dffre_a12.cnt_reg[5]_clock_0_0 ),
        .D(\dffre_a12.cnt_reg[5]_input_0_0 ),
        .E(\dffre_a12.cnt_reg[5]_input_2_0 ),
        .R(\dffre_a12.cnt_reg[5]_input_1_0 ),
        .Q(\dffre_a12.cnt_reg[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000100)
    ) \lut_$abc$3250$li6_li6  (
        .in({
            \lut_$abc$3250$li6_li6_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$3250$li6_li6_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$3250$li6_li6_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a12.cnt_reg[6]  (
        .C(\dffre_a12.cnt_reg[6]_clock_0_0 ),
        .D(\dffre_a12.cnt_reg[6]_input_0_0 ),
        .E(\dffre_a12.cnt_reg[6]_input_2_0 ),
        .R(\dffre_a12.cnt_reg[6]_input_1_0 ),
        .Q(\dffre_a12.cnt_reg[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000001001000100010)
    ) \lut_$abc$3250$li2_li2  (
        .in({
            1'b0,
            \lut_$abc$3250$li2_li2_input_0_3 ,
            \lut_$abc$3250$li2_li2_input_0_2 ,
            1'b0,
            \lut_$abc$3250$li2_li2_input_0_0 
         }),
        .out(\lut_$abc$3250$li2_li2_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a12.cnt_reg[2]  (
        .C(\dffre_a12.cnt_reg[2]_clock_0_0 ),
        .D(\dffre_a12.cnt_reg[2]_input_0_0 ),
        .E(\dffre_a12.cnt_reg[2]_input_2_0 ),
        .R(\dffre_a12.cnt_reg[2]_input_1_0 ),
        .Q(\dffre_a12.cnt_reg[2]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000000000000000000000000000000000000000000000)
    ) \lut_$abc$7707$new_new_n346__  (
        .in({
            \lut_$abc$7707$new_new_n346___input_0_5 ,
            \lut_$abc$7707$new_new_n346___input_0_4 ,
            \lut_$abc$7707$new_new_n346___input_0_3 ,
            \lut_$abc$7707$new_new_n346___input_0_2 ,
            \lut_$abc$7707$new_new_n346___input_0_1 ,
            \lut_$abc$7707$new_new_n346___input_0_0 
         }),
        .out(\lut_$abc$7707$new_new_n346___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$3250$li0_li0  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$3250$li0_li0_input_0_0 
         }),
        .out(\lut_$abc$3250$li0_li0_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a12.cnt_reg[0]  (
        .C(\dffre_a12.cnt_reg[0]_clock_0_0 ),
        .D(\dffre_a12.cnt_reg[0]_input_0_0 ),
        .E(\dffre_a12.cnt_reg[0]_input_2_0 ),
        .R(\dffre_a12.cnt_reg[0]_input_1_0 ),
        .Q(\dffre_a12.cnt_reg[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100010000)
    ) \lut_$abc$3250$li1_li1  (
        .in({
            1'b0,
            \lut_$abc$3250$li1_li1_input_0_3 ,
            \lut_$abc$3250$li1_li1_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3250$li1_li1_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a12.cnt_reg[1]  (
        .C(\dffre_a12.cnt_reg[1]_clock_0_0 ),
        .D(\dffre_a12.cnt_reg[1]_input_0_0 ),
        .E(\dffre_a12.cnt_reg[1]_input_2_0 ),
        .R(\dffre_a12.cnt_reg[1]_input_1_0 ),
        .Q(\dffre_a12.cnt_reg[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000001100000000000001010)
    ) \lut_$abc$3250$li7_li7  (
        .in({
            \lut_$abc$3250$li7_li7_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$3250$li7_li7_input_0_1 ,
            \lut_$abc$3250$li7_li7_input_0_0 
         }),
        .out(\lut_$abc$3250$li7_li7_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a12.cnt_reg[7]  (
        .C(\dffre_a12.cnt_reg[7]_clock_0_0 ),
        .D(\dffre_a12.cnt_reg[7]_input_0_0 ),
        .E(\dffre_a12.cnt_reg[7]_input_2_0 ),
        .R(\dffre_a12.cnt_reg[7]_input_1_0 ),
        .Q(\dffre_a12.cnt_reg[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01101010101010101010101010101010)
    ) \lut_$abc$3281$li4_li4  (
        .in({
            \lut_$abc$3281$li4_li4_input_0_4 ,
            \lut_$abc$3281$li4_li4_input_0_3 ,
            \lut_$abc$3281$li4_li4_input_0_2 ,
            \lut_$abc$3281$li4_li4_input_0_1 ,
            \lut_$abc$3281$li4_li4_input_0_0 
         }),
        .out(\lut_$abc$3281$li4_li4_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a13.cnt_reg[4]  (
        .C(\dffre_a13.cnt_reg[4]_clock_0_0 ),
        .D(\dffre_a13.cnt_reg[4]_input_0_0 ),
        .E(\dffre_a13.cnt_reg[4]_input_2_0 ),
        .R(\dffre_a13.cnt_reg[4]_input_1_0 ),
        .Q(\dffre_a13.cnt_reg[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000010000)
    ) \lut_$abc$3281$li1_li1  (
        .in({
            \lut_$abc$3281$li1_li1_input_0_4 ,
            1'b0,
            \lut_$abc$3281$li1_li1_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3281$li1_li1_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a13.cnt_reg[1]  (
        .C(\dffre_a13.cnt_reg[1]_clock_0_0 ),
        .D(\dffre_a13.cnt_reg[1]_input_0_0 ),
        .E(\dffre_a13.cnt_reg[1]_input_2_0 ),
        .R(\dffre_a13.cnt_reg[1]_input_1_0 ),
        .Q(\dffre_a13.cnt_reg[1]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0111111111111111111111111111111110000000000000000000000000000000)
    ) \lut_$abc$3281$li5_li5  (
        .in({
            \lut_$abc$3281$li5_li5_input_0_5 ,
            \lut_$abc$3281$li5_li5_input_0_4 ,
            \lut_$abc$3281$li5_li5_input_0_3 ,
            \lut_$abc$3281$li5_li5_input_0_2 ,
            \lut_$abc$3281$li5_li5_input_0_1 ,
            \lut_$abc$3281$li5_li5_input_0_0 
         }),
        .out(\lut_$abc$3281$li5_li5_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a13.cnt_reg[5]  (
        .C(\dffre_a13.cnt_reg[5]_clock_0_0 ),
        .D(\dffre_a13.cnt_reg[5]_input_0_0 ),
        .E(\dffre_a13.cnt_reg[5]_input_2_0 ),
        .R(\dffre_a13.cnt_reg[5]_input_1_0 ),
        .Q(\dffre_a13.cnt_reg[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000001100000000000001100)
    ) \lut_$abc$3281$li2_li2  (
        .in({
            \lut_$abc$3281$li2_li2_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$3281$li2_li2_input_0_1 ,
            \lut_$abc$3281$li2_li2_input_0_0 
         }),
        .out(\lut_$abc$3281$li2_li2_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a13.cnt_reg[2]  (
        .C(\dffre_a13.cnt_reg[2]_clock_0_0 ),
        .D(\dffre_a13.cnt_reg[2]_input_0_0 ),
        .E(\dffre_a13.cnt_reg[2]_input_2_0 ),
        .R(\dffre_a13.cnt_reg[2]_input_1_0 ),
        .Q(\dffre_a13.cnt_reg[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000111000010000000111100000000)
    ) \lut_$abc$3281$li3_li3  (
        .in({
            \lut_$abc$3281$li3_li3_input_0_4 ,
            \lut_$abc$3281$li3_li3_input_0_3 ,
            1'b0,
            \lut_$abc$3281$li3_li3_input_0_1 ,
            \lut_$abc$3281$li3_li3_input_0_0 
         }),
        .out(\lut_$abc$3281$li3_li3_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a13.cnt_reg[3]  (
        .C(\dffre_a13.cnt_reg[3]_clock_0_0 ),
        .D(\dffre_a13.cnt_reg[3]_input_0_0 ),
        .E(\dffre_a13.cnt_reg[3]_input_2_0 ),
        .R(\dffre_a13.cnt_reg[3]_input_1_0 ),
        .Q(\dffre_a13.cnt_reg[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100010000)
    ) \lut_$abc$3281$li6_li6  (
        .in({
            1'b0,
            \lut_$abc$3281$li6_li6_input_0_3 ,
            \lut_$abc$3281$li6_li6_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3281$li6_li6_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a13.cnt_reg[6]  (
        .C(\dffre_a13.cnt_reg[6]_clock_0_0 ),
        .D(\dffre_a13.cnt_reg[6]_input_0_0 ),
        .E(\dffre_a13.cnt_reg[6]_input_2_0 ),
        .R(\dffre_a13.cnt_reg[6]_input_1_0 ),
        .Q(\dffre_a13.cnt_reg[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$3281$li0_li0  (
        .in({
            \lut_$abc$3281$li0_li0_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3281$li0_li0_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a13.cnt_reg[0]  (
        .C(\dffre_a13.cnt_reg[0]_clock_0_0 ),
        .D(\dffre_a13.cnt_reg[0]_input_0_0 ),
        .E(\dffre_a13.cnt_reg[0]_input_2_0 ),
        .R(\dffre_a13.cnt_reg[0]_input_1_0 ),
        .Q(\dffre_a13.cnt_reg[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000100010001000000000000)
    ) \lut_$abc$3281$li7_li7  (
        .in({
            \lut_$abc$3281$li7_li7_input_0_4 ,
            \lut_$abc$3281$li7_li7_input_0_3 ,
            \lut_$abc$3281$li7_li7_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3281$li7_li7_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a13.cnt_reg[7]  (
        .C(\dffre_a13.cnt_reg[7]_clock_0_0 ),
        .D(\dffre_a13.cnt_reg[7]_input_0_0 ),
        .E(\dffre_a13.cnt_reg[7]_input_2_0 ),
        .R(\dffre_a13.cnt_reg[7]_input_1_0 ),
        .Q(\dffre_a13.cnt_reg[7]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000000000000000000000000000000000000000000000)
    ) \lut_$abc$7707$new_new_n338__  (
        .in({
            \lut_$abc$7707$new_new_n338___input_0_5 ,
            \lut_$abc$7707$new_new_n338___input_0_4 ,
            \lut_$abc$7707$new_new_n338___input_0_3 ,
            \lut_$abc$7707$new_new_n338___input_0_2 ,
            \lut_$abc$7707$new_new_n338___input_0_1 ,
            \lut_$abc$7707$new_new_n338___input_0_0 
         }),
        .out(\lut_$abc$7707$new_new_n338___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01101010101010101010101010101010)
    ) \lut_$abc$3312$li4_li4  (
        .in({
            \lut_$abc$3312$li4_li4_input_0_4 ,
            \lut_$abc$3312$li4_li4_input_0_3 ,
            \lut_$abc$3312$li4_li4_input_0_2 ,
            \lut_$abc$3312$li4_li4_input_0_1 ,
            \lut_$abc$3312$li4_li4_input_0_0 
         }),
        .out(\lut_$abc$3312$li4_li4_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a14.cnt_reg[4]  (
        .C(\dffre_a14.cnt_reg[4]_clock_0_0 ),
        .D(\dffre_a14.cnt_reg[4]_input_0_0 ),
        .E(\dffre_a14.cnt_reg[4]_input_2_0 ),
        .R(\dffre_a14.cnt_reg[4]_input_1_0 ),
        .Q(\dffre_a14.cnt_reg[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010101010000000101010100000000)
    ) \lut_$abc$3312$li3_li3  (
        .in({
            \lut_$abc$3312$li3_li3_input_0_4 ,
            \lut_$abc$3312$li3_li3_input_0_3 ,
            \lut_$abc$3312$li3_li3_input_0_2 ,
            \lut_$abc$3312$li3_li3_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$3312$li3_li3_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a14.cnt_reg[3]  (
        .C(\dffre_a14.cnt_reg[3]_clock_0_0 ),
        .D(\dffre_a14.cnt_reg[3]_input_0_0 ),
        .E(\dffre_a14.cnt_reg[3]_input_2_0 ),
        .R(\dffre_a14.cnt_reg[3]_input_1_0 ),
        .Q(\dffre_a14.cnt_reg[3]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0111100011110000111100001111000011110000111100001111000011110000)
    ) \lut_$abc$3312$li5_li5  (
        .in({
            \lut_$abc$3312$li5_li5_input_0_5 ,
            \lut_$abc$3312$li5_li5_input_0_4 ,
            \lut_$abc$3312$li5_li5_input_0_3 ,
            \lut_$abc$3312$li5_li5_input_0_2 ,
            \lut_$abc$3312$li5_li5_input_0_1 ,
            \lut_$abc$3312$li5_li5_input_0_0 
         }),
        .out(\lut_$abc$3312$li5_li5_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a14.cnt_reg[5]  (
        .C(\dffre_a14.cnt_reg[5]_clock_0_0 ),
        .D(\dffre_a14.cnt_reg[5]_input_0_0 ),
        .E(\dffre_a14.cnt_reg[5]_input_2_0 ),
        .R(\dffre_a14.cnt_reg[5]_input_1_0 ),
        .Q(\dffre_a14.cnt_reg[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000100)
    ) \lut_$abc$3312$li1_li1  (
        .in({
            \lut_$abc$3312$li1_li1_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$3312$li1_li1_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$3312$li1_li1_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a14.cnt_reg[1]  (
        .C(\dffre_a14.cnt_reg[1]_clock_0_0 ),
        .D(\dffre_a14.cnt_reg[1]_input_0_0 ),
        .E(\dffre_a14.cnt_reg[1]_input_2_0 ),
        .R(\dffre_a14.cnt_reg[1]_input_1_0 ),
        .Q(\dffre_a14.cnt_reg[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000101000000000001010000)
    ) \lut_$abc$3312$li2_li2  (
        .in({
            \lut_$abc$3312$li2_li2_input_0_4 ,
            1'b0,
            \lut_$abc$3312$li2_li2_input_0_2 ,
            \lut_$abc$3312$li2_li2_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$3312$li2_li2_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a14.cnt_reg[2]  (
        .C(\dffre_a14.cnt_reg[2]_clock_0_0 ),
        .D(\dffre_a14.cnt_reg[2]_input_0_0 ),
        .E(\dffre_a14.cnt_reg[2]_input_2_0 ),
        .R(\dffre_a14.cnt_reg[2]_input_1_0 ),
        .Q(\dffre_a14.cnt_reg[2]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000000000000000000000000000000000000000000000)
    ) \lut_$abc$7707$new_new_n330__  (
        .in({
            \lut_$abc$7707$new_new_n330___input_0_5 ,
            \lut_$abc$7707$new_new_n330___input_0_4 ,
            \lut_$abc$7707$new_new_n330___input_0_3 ,
            \lut_$abc$7707$new_new_n330___input_0_2 ,
            \lut_$abc$7707$new_new_n330___input_0_1 ,
            \lut_$abc$7707$new_new_n330___input_0_0 
         }),
        .out(\lut_$abc$7707$new_new_n330___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$3312$li0_li0  (
        .in({
            \lut_$abc$3312$li0_li0_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3312$li0_li0_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a14.cnt_reg[0]  (
        .C(\dffre_a14.cnt_reg[0]_clock_0_0 ),
        .D(\dffre_a14.cnt_reg[0]_input_0_0 ),
        .E(\dffre_a14.cnt_reg[0]_input_2_0 ),
        .R(\dffre_a14.cnt_reg[0]_input_1_0 ),
        .Q(\dffre_a14.cnt_reg[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000001000000010000000100)
    ) \lut_$abc$3312$li7_li7  (
        .in({
            \lut_$abc$3312$li7_li7_input_0_4 ,
            \lut_$abc$3312$li7_li7_input_0_3 ,
            1'b0,
            \lut_$abc$3312$li7_li7_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$3312$li7_li7_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a14.cnt_reg[7]  (
        .C(\dffre_a14.cnt_reg[7]_clock_0_0 ),
        .D(\dffre_a14.cnt_reg[7]_input_0_0 ),
        .E(\dffre_a14.cnt_reg[7]_input_2_0 ),
        .R(\dffre_a14.cnt_reg[7]_input_1_0 ),
        .Q(\dffre_a14.cnt_reg[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000100000000)
    ) \lut_$abc$3312$li6_li6  (
        .in({
            \lut_$abc$3312$li6_li6_input_0_4 ,
            \lut_$abc$3312$li6_li6_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3312$li6_li6_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a14.cnt_reg[6]  (
        .C(\dffre_a14.cnt_reg[6]_clock_0_0 ),
        .D(\dffre_a14.cnt_reg[6]_input_0_0 ),
        .E(\dffre_a14.cnt_reg[6]_input_2_0 ),
        .R(\dffre_a14.cnt_reg[6]_input_1_0 ),
        .Q(\dffre_a14.cnt_reg[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000010000)
    ) \lut_$abc$3343$li1_li1  (
        .in({
            \lut_$abc$3343$li1_li1_input_0_4 ,
            1'b0,
            \lut_$abc$3343$li1_li1_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3343$li1_li1_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a15.cnt_reg[1]  (
        .C(\dffre_a15.cnt_reg[1]_clock_0_0 ),
        .D(\dffre_a15.cnt_reg[1]_input_0_0 ),
        .E(\dffre_a15.cnt_reg[1]_input_2_0 ),
        .R(\dffre_a15.cnt_reg[1]_input_1_0 ),
        .Q(\dffre_a15.cnt_reg[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01101010101010101010101010101010)
    ) \lut_$abc$3343$li4_li4  (
        .in({
            \lut_$abc$3343$li4_li4_input_0_4 ,
            \lut_$abc$3343$li4_li4_input_0_3 ,
            \lut_$abc$3343$li4_li4_input_0_2 ,
            \lut_$abc$3343$li4_li4_input_0_1 ,
            \lut_$abc$3343$li4_li4_input_0_0 
         }),
        .out(\lut_$abc$3343$li4_li4_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a15.cnt_reg[4]  (
        .C(\dffre_a15.cnt_reg[4]_clock_0_0 ),
        .D(\dffre_a15.cnt_reg[4]_input_0_0 ),
        .E(\dffre_a15.cnt_reg[4]_input_2_0 ),
        .R(\dffre_a15.cnt_reg[4]_input_1_0 ),
        .Q(\dffre_a15.cnt_reg[4]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0111111111111111111111111111111110000000000000000000000000000000)
    ) \lut_$abc$3343$li5_li5  (
        .in({
            \lut_$abc$3343$li5_li5_input_0_5 ,
            \lut_$abc$3343$li5_li5_input_0_4 ,
            \lut_$abc$3343$li5_li5_input_0_3 ,
            \lut_$abc$3343$li5_li5_input_0_2 ,
            \lut_$abc$3343$li5_li5_input_0_1 ,
            \lut_$abc$3343$li5_li5_input_0_0 
         }),
        .out(\lut_$abc$3343$li5_li5_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a15.cnt_reg[5]  (
        .C(\dffre_a15.cnt_reg[5]_clock_0_0 ),
        .D(\dffre_a15.cnt_reg[5]_input_0_0 ),
        .E(\dffre_a15.cnt_reg[5]_input_2_0 ),
        .R(\dffre_a15.cnt_reg[5]_input_1_0 ),
        .Q(\dffre_a15.cnt_reg[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000001100000000000001100)
    ) \lut_$abc$3343$li2_li2  (
        .in({
            \lut_$abc$3343$li2_li2_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$3343$li2_li2_input_0_1 ,
            \lut_$abc$3343$li2_li2_input_0_0 
         }),
        .out(\lut_$abc$3343$li2_li2_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a15.cnt_reg[2]  (
        .C(\dffre_a15.cnt_reg[2]_clock_0_0 ),
        .D(\dffre_a15.cnt_reg[2]_input_0_0 ),
        .E(\dffre_a15.cnt_reg[2]_input_2_0 ),
        .R(\dffre_a15.cnt_reg[2]_input_1_0 ),
        .Q(\dffre_a15.cnt_reg[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000111000010000000111100000000)
    ) \lut_$abc$3343$li3_li3  (
        .in({
            \lut_$abc$3343$li3_li3_input_0_4 ,
            \lut_$abc$3343$li3_li3_input_0_3 ,
            1'b0,
            \lut_$abc$3343$li3_li3_input_0_1 ,
            \lut_$abc$3343$li3_li3_input_0_0 
         }),
        .out(\lut_$abc$3343$li3_li3_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a15.cnt_reg[3]  (
        .C(\dffre_a15.cnt_reg[3]_clock_0_0 ),
        .D(\dffre_a15.cnt_reg[3]_input_0_0 ),
        .E(\dffre_a15.cnt_reg[3]_input_2_0 ),
        .R(\dffre_a15.cnt_reg[3]_input_1_0 ),
        .Q(\dffre_a15.cnt_reg[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100010000)
    ) \lut_$abc$3343$li6_li6  (
        .in({
            1'b0,
            \lut_$abc$3343$li6_li6_input_0_3 ,
            \lut_$abc$3343$li6_li6_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3343$li6_li6_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a15.cnt_reg[6]  (
        .C(\dffre_a15.cnt_reg[6]_clock_0_0 ),
        .D(\dffre_a15.cnt_reg[6]_input_0_0 ),
        .E(\dffre_a15.cnt_reg[6]_input_2_0 ),
        .R(\dffre_a15.cnt_reg[6]_input_1_0 ),
        .Q(\dffre_a15.cnt_reg[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$3343$li0_li0  (
        .in({
            \lut_$abc$3343$li0_li0_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3343$li0_li0_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a15.cnt_reg[0]  (
        .C(\dffre_a15.cnt_reg[0]_clock_0_0 ),
        .D(\dffre_a15.cnt_reg[0]_input_0_0 ),
        .E(\dffre_a15.cnt_reg[0]_input_2_0 ),
        .R(\dffre_a15.cnt_reg[0]_input_1_0 ),
        .Q(\dffre_a15.cnt_reg[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000100010001000000000000)
    ) \lut_$abc$3343$li7_li7  (
        .in({
            \lut_$abc$3343$li7_li7_input_0_4 ,
            \lut_$abc$3343$li7_li7_input_0_3 ,
            \lut_$abc$3343$li7_li7_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3343$li7_li7_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a15.cnt_reg[7]  (
        .C(\dffre_a15.cnt_reg[7]_clock_0_0 ),
        .D(\dffre_a15.cnt_reg[7]_input_0_0 ),
        .E(\dffre_a15.cnt_reg[7]_input_2_0 ),
        .R(\dffre_a15.cnt_reg[7]_input_1_0 ),
        .Q(\dffre_a15.cnt_reg[7]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000000000000000000000000000000000000000000000)
    ) \lut_$abc$7707$new_new_n322__  (
        .in({
            \lut_$abc$7707$new_new_n322___input_0_5 ,
            \lut_$abc$7707$new_new_n322___input_0_4 ,
            \lut_$abc$7707$new_new_n322___input_0_3 ,
            \lut_$abc$7707$new_new_n322___input_0_2 ,
            \lut_$abc$7707$new_new_n322___input_0_1 ,
            \lut_$abc$7707$new_new_n322___input_0_0 
         }),
        .out(\lut_$abc$7707$new_new_n322___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01101010101010101010101010101010)
    ) \lut_$abc$3374$li4_li4  (
        .in({
            \lut_$abc$3374$li4_li4_input_0_4 ,
            \lut_$abc$3374$li4_li4_input_0_3 ,
            \lut_$abc$3374$li4_li4_input_0_2 ,
            \lut_$abc$3374$li4_li4_input_0_1 ,
            \lut_$abc$3374$li4_li4_input_0_0 
         }),
        .out(\lut_$abc$3374$li4_li4_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a2.cnt_reg[4]  (
        .C(\dffre_a2.cnt_reg[4]_clock_0_0 ),
        .D(\dffre_a2.cnt_reg[4]_input_0_0 ),
        .E(\dffre_a2.cnt_reg[4]_input_2_0 ),
        .R(\dffre_a2.cnt_reg[4]_input_1_0 ),
        .Q(\dffre_a2.cnt_reg[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010101010000000101010100000000)
    ) \lut_$abc$3374$li3_li3  (
        .in({
            \lut_$abc$3374$li3_li3_input_0_4 ,
            \lut_$abc$3374$li3_li3_input_0_3 ,
            \lut_$abc$3374$li3_li3_input_0_2 ,
            \lut_$abc$3374$li3_li3_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$3374$li3_li3_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a2.cnt_reg[3]  (
        .C(\dffre_a2.cnt_reg[3]_clock_0_0 ),
        .D(\dffre_a2.cnt_reg[3]_input_0_0 ),
        .E(\dffre_a2.cnt_reg[3]_input_2_0 ),
        .R(\dffre_a2.cnt_reg[3]_input_1_0 ),
        .Q(\dffre_a2.cnt_reg[3]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0111100011110000111100001111000011110000111100001111000011110000)
    ) \lut_$abc$3374$li5_li5  (
        .in({
            \lut_$abc$3374$li5_li5_input_0_5 ,
            \lut_$abc$3374$li5_li5_input_0_4 ,
            \lut_$abc$3374$li5_li5_input_0_3 ,
            \lut_$abc$3374$li5_li5_input_0_2 ,
            \lut_$abc$3374$li5_li5_input_0_1 ,
            \lut_$abc$3374$li5_li5_input_0_0 
         }),
        .out(\lut_$abc$3374$li5_li5_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a2.cnt_reg[5]  (
        .C(\dffre_a2.cnt_reg[5]_clock_0_0 ),
        .D(\dffre_a2.cnt_reg[5]_input_0_0 ),
        .E(\dffre_a2.cnt_reg[5]_input_2_0 ),
        .R(\dffre_a2.cnt_reg[5]_input_1_0 ),
        .Q(\dffre_a2.cnt_reg[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000100)
    ) \lut_$abc$3374$li1_li1  (
        .in({
            \lut_$abc$3374$li1_li1_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$3374$li1_li1_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$3374$li1_li1_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a2.cnt_reg[1]  (
        .C(\dffre_a2.cnt_reg[1]_clock_0_0 ),
        .D(\dffre_a2.cnt_reg[1]_input_0_0 ),
        .E(\dffre_a2.cnt_reg[1]_input_2_0 ),
        .R(\dffre_a2.cnt_reg[1]_input_1_0 ),
        .Q(\dffre_a2.cnt_reg[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000101000000000001010000)
    ) \lut_$abc$3374$li2_li2  (
        .in({
            \lut_$abc$3374$li2_li2_input_0_4 ,
            1'b0,
            \lut_$abc$3374$li2_li2_input_0_2 ,
            \lut_$abc$3374$li2_li2_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$3374$li2_li2_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a2.cnt_reg[2]  (
        .C(\dffre_a2.cnt_reg[2]_clock_0_0 ),
        .D(\dffre_a2.cnt_reg[2]_input_0_0 ),
        .E(\dffre_a2.cnt_reg[2]_input_2_0 ),
        .R(\dffre_a2.cnt_reg[2]_input_1_0 ),
        .Q(\dffre_a2.cnt_reg[2]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000000000000000000000000000000000000000000000)
    ) \lut_$abc$7707$new_new_n314__  (
        .in({
            \lut_$abc$7707$new_new_n314___input_0_5 ,
            \lut_$abc$7707$new_new_n314___input_0_4 ,
            \lut_$abc$7707$new_new_n314___input_0_3 ,
            \lut_$abc$7707$new_new_n314___input_0_2 ,
            \lut_$abc$7707$new_new_n314___input_0_1 ,
            \lut_$abc$7707$new_new_n314___input_0_0 
         }),
        .out(\lut_$abc$7707$new_new_n314___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$3374$li0_li0  (
        .in({
            \lut_$abc$3374$li0_li0_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3374$li0_li0_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a2.cnt_reg[0]  (
        .C(\dffre_a2.cnt_reg[0]_clock_0_0 ),
        .D(\dffre_a2.cnt_reg[0]_input_0_0 ),
        .E(\dffre_a2.cnt_reg[0]_input_2_0 ),
        .R(\dffre_a2.cnt_reg[0]_input_1_0 ),
        .Q(\dffre_a2.cnt_reg[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000001000000010000000100)
    ) \lut_$abc$3374$li7_li7  (
        .in({
            \lut_$abc$3374$li7_li7_input_0_4 ,
            \lut_$abc$3374$li7_li7_input_0_3 ,
            1'b0,
            \lut_$abc$3374$li7_li7_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$3374$li7_li7_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a2.cnt_reg[7]  (
        .C(\dffre_a2.cnt_reg[7]_clock_0_0 ),
        .D(\dffre_a2.cnt_reg[7]_input_0_0 ),
        .E(\dffre_a2.cnt_reg[7]_input_2_0 ),
        .R(\dffre_a2.cnt_reg[7]_input_1_0 ),
        .Q(\dffre_a2.cnt_reg[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000100000000)
    ) \lut_$abc$3374$li6_li6  (
        .in({
            \lut_$abc$3374$li6_li6_input_0_4 ,
            \lut_$abc$3374$li6_li6_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3374$li6_li6_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a2.cnt_reg[6]  (
        .C(\dffre_a2.cnt_reg[6]_clock_0_0 ),
        .D(\dffre_a2.cnt_reg[6]_input_0_0 ),
        .E(\dffre_a2.cnt_reg[6]_input_2_0 ),
        .R(\dffre_a2.cnt_reg[6]_input_1_0 ),
        .Q(\dffre_a2.cnt_reg[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000000100000001000000010)
    ) \lut_$abc$3405$li2_li2  (
        .in({
            \lut_$abc$3405$li2_li2_input_0_4 ,
            \lut_$abc$3405$li2_li2_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$3405$li2_li2_input_0_0 
         }),
        .out(\lut_$abc$3405$li2_li2_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a3.cnt_reg[2]  (
        .C(\dffre_a3.cnt_reg[2]_clock_0_0 ),
        .D(\dffre_a3.cnt_reg[2]_input_0_0 ),
        .E(\dffre_a3.cnt_reg[2]_input_2_0 ),
        .R(\dffre_a3.cnt_reg[2]_input_1_0 ),
        .Q(\dffre_a3.cnt_reg[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000100000000)
    ) \lut_$abc$3405$li1_li1  (
        .in({
            \lut_$abc$3405$li1_li1_input_0_4 ,
            \lut_$abc$3405$li1_li1_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3405$li1_li1_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a3.cnt_reg[1]  (
        .C(\dffre_a3.cnt_reg[1]_clock_0_0 ),
        .D(\dffre_a3.cnt_reg[1]_input_0_0 ),
        .E(\dffre_a3.cnt_reg[1]_input_2_0 ),
        .R(\dffre_a3.cnt_reg[1]_input_1_0 ),
        .Q(\dffre_a3.cnt_reg[1]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0111100011110000111100001111000011110000111100001111000011110000)
    ) \lut_$abc$3405$li5_li5  (
        .in({
            \lut_$abc$3405$li5_li5_input_0_5 ,
            \lut_$abc$3405$li5_li5_input_0_4 ,
            \lut_$abc$3405$li5_li5_input_0_3 ,
            \lut_$abc$3405$li5_li5_input_0_2 ,
            \lut_$abc$3405$li5_li5_input_0_1 ,
            \lut_$abc$3405$li5_li5_input_0_0 
         }),
        .out(\lut_$abc$3405$li5_li5_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a3.cnt_reg[5]  (
        .C(\dffre_a3.cnt_reg[5]_clock_0_0 ),
        .D(\dffre_a3.cnt_reg[5]_input_0_0 ),
        .E(\dffre_a3.cnt_reg[5]_input_2_0 ),
        .R(\dffre_a3.cnt_reg[5]_input_1_0 ),
        .Q(\dffre_a3.cnt_reg[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000110000011000000110000001100)
    ) \lut_$abc$3405$li3_li3  (
        .in({
            \lut_$abc$3405$li3_li3_input_0_4 ,
            \lut_$abc$3405$li3_li3_input_0_3 ,
            1'b0,
            \lut_$abc$3405$li3_li3_input_0_1 ,
            \lut_$abc$3405$li3_li3_input_0_0 
         }),
        .out(\lut_$abc$3405$li3_li3_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a3.cnt_reg[3]  (
        .C(\dffre_a3.cnt_reg[3]_clock_0_0 ),
        .D(\dffre_a3.cnt_reg[3]_input_0_0 ),
        .E(\dffre_a3.cnt_reg[3]_input_2_0 ),
        .R(\dffre_a3.cnt_reg[3]_input_1_0 ),
        .Q(\dffre_a3.cnt_reg[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01111000111100001111000011110000)
    ) \lut_$abc$3405$li4_li4  (
        .in({
            \lut_$abc$3405$li4_li4_input_0_4 ,
            \lut_$abc$3405$li4_li4_input_0_3 ,
            \lut_$abc$3405$li4_li4_input_0_2 ,
            \lut_$abc$3405$li4_li4_input_0_1 ,
            \lut_$abc$3405$li4_li4_input_0_0 
         }),
        .out(\lut_$abc$3405$li4_li4_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a3.cnt_reg[4]  (
        .C(\dffre_a3.cnt_reg[4]_clock_0_0 ),
        .D(\dffre_a3.cnt_reg[4]_input_0_0 ),
        .E(\dffre_a3.cnt_reg[4]_input_2_0 ),
        .R(\dffre_a3.cnt_reg[4]_input_1_0 ),
        .Q(\dffre_a3.cnt_reg[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000010)
    ) \lut_$abc$3405$li6_li6  (
        .in({
            1'b0,
            \lut_$abc$3405$li6_li6_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$3405$li6_li6_input_0_0 
         }),
        .out(\lut_$abc$3405$li6_li6_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a3.cnt_reg[6]  (
        .C(\dffre_a3.cnt_reg[6]_clock_0_0 ),
        .D(\dffre_a3.cnt_reg[6]_input_0_0 ),
        .E(\dffre_a3.cnt_reg[6]_input_2_0 ),
        .R(\dffre_a3.cnt_reg[6]_input_1_0 ),
        .Q(\dffre_a3.cnt_reg[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$3405$li0_li0  (
        .in({
            \lut_$abc$3405$li0_li0_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3405$li0_li0_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a3.cnt_reg[0]  (
        .C(\dffre_a3.cnt_reg[0]_clock_0_0 ),
        .D(\dffre_a3.cnt_reg[0]_input_0_0 ),
        .E(\dffre_a3.cnt_reg[0]_input_2_0 ),
        .R(\dffre_a3.cnt_reg[0]_input_1_0 ),
        .Q(\dffre_a3.cnt_reg[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000100010001000000000000)
    ) \lut_$abc$3405$li7_li7  (
        .in({
            \lut_$abc$3405$li7_li7_input_0_4 ,
            \lut_$abc$3405$li7_li7_input_0_3 ,
            \lut_$abc$3405$li7_li7_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3405$li7_li7_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a3.cnt_reg[7]  (
        .C(\dffre_a3.cnt_reg[7]_clock_0_0 ),
        .D(\dffre_a3.cnt_reg[7]_input_0_0 ),
        .E(\dffre_a3.cnt_reg[7]_input_2_0 ),
        .R(\dffre_a3.cnt_reg[7]_input_1_0 ),
        .Q(\dffre_a3.cnt_reg[7]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000000000000000000000000000000000000000000000)
    ) \lut_$abc$7707$new_new_n306__  (
        .in({
            \lut_$abc$7707$new_new_n306___input_0_5 ,
            \lut_$abc$7707$new_new_n306___input_0_4 ,
            \lut_$abc$7707$new_new_n306___input_0_3 ,
            \lut_$abc$7707$new_new_n306___input_0_2 ,
            \lut_$abc$7707$new_new_n306___input_0_1 ,
            \lut_$abc$7707$new_new_n306___input_0_0 
         }),
        .out(\lut_$abc$7707$new_new_n306___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01101010101010101010101010101010)
    ) \lut_$abc$3436$li4_li4  (
        .in({
            \lut_$abc$3436$li4_li4_input_0_4 ,
            \lut_$abc$3436$li4_li4_input_0_3 ,
            \lut_$abc$3436$li4_li4_input_0_2 ,
            \lut_$abc$3436$li4_li4_input_0_1 ,
            \lut_$abc$3436$li4_li4_input_0_0 
         }),
        .out(\lut_$abc$3436$li4_li4_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a4.cnt_reg[4]  (
        .C(\dffre_a4.cnt_reg[4]_clock_0_0 ),
        .D(\dffre_a4.cnt_reg[4]_input_0_0 ),
        .E(\dffre_a4.cnt_reg[4]_input_2_0 ),
        .R(\dffre_a4.cnt_reg[4]_input_1_0 ),
        .Q(\dffre_a4.cnt_reg[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000010000)
    ) \lut_$abc$3436$li1_li1  (
        .in({
            \lut_$abc$3436$li1_li1_input_0_4 ,
            1'b0,
            \lut_$abc$3436$li1_li1_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3436$li1_li1_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a4.cnt_reg[1]  (
        .C(\dffre_a4.cnt_reg[1]_clock_0_0 ),
        .D(\dffre_a4.cnt_reg[1]_input_0_0 ),
        .E(\dffre_a4.cnt_reg[1]_input_2_0 ),
        .R(\dffre_a4.cnt_reg[1]_input_1_0 ),
        .Q(\dffre_a4.cnt_reg[1]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0111111111111111111111111111111110000000000000000000000000000000)
    ) \lut_$abc$3436$li5_li5  (
        .in({
            \lut_$abc$3436$li5_li5_input_0_5 ,
            \lut_$abc$3436$li5_li5_input_0_4 ,
            \lut_$abc$3436$li5_li5_input_0_3 ,
            \lut_$abc$3436$li5_li5_input_0_2 ,
            \lut_$abc$3436$li5_li5_input_0_1 ,
            \lut_$abc$3436$li5_li5_input_0_0 
         }),
        .out(\lut_$abc$3436$li5_li5_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a4.cnt_reg[5]  (
        .C(\dffre_a4.cnt_reg[5]_clock_0_0 ),
        .D(\dffre_a4.cnt_reg[5]_input_0_0 ),
        .E(\dffre_a4.cnt_reg[5]_input_2_0 ),
        .R(\dffre_a4.cnt_reg[5]_input_1_0 ),
        .Q(\dffre_a4.cnt_reg[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000110000011000000110000001100)
    ) \lut_$abc$3436$li3_li3  (
        .in({
            \lut_$abc$3436$li3_li3_input_0_4 ,
            \lut_$abc$3436$li3_li3_input_0_3 ,
            1'b0,
            \lut_$abc$3436$li3_li3_input_0_1 ,
            \lut_$abc$3436$li3_li3_input_0_0 
         }),
        .out(\lut_$abc$3436$li3_li3_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a4.cnt_reg[3]  (
        .C(\dffre_a4.cnt_reg[3]_clock_0_0 ),
        .D(\dffre_a4.cnt_reg[3]_input_0_0 ),
        .E(\dffre_a4.cnt_reg[3]_input_2_0 ),
        .R(\dffre_a4.cnt_reg[3]_input_1_0 ),
        .Q(\dffre_a4.cnt_reg[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000000100000001100000000)
    ) \lut_$abc$3436$li2_li2  (
        .in({
            \lut_$abc$3436$li2_li2_input_0_4 ,
            \lut_$abc$3436$li2_li2_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$3436$li2_li2_input_0_0 
         }),
        .out(\lut_$abc$3436$li2_li2_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a4.cnt_reg[2]  (
        .C(\dffre_a4.cnt_reg[2]_clock_0_0 ),
        .D(\dffre_a4.cnt_reg[2]_input_0_0 ),
        .E(\dffre_a4.cnt_reg[2]_input_2_0 ),
        .R(\dffre_a4.cnt_reg[2]_input_1_0 ),
        .Q(\dffre_a4.cnt_reg[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100010000)
    ) \lut_$abc$3436$li6_li6  (
        .in({
            1'b0,
            \lut_$abc$3436$li6_li6_input_0_3 ,
            \lut_$abc$3436$li6_li6_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3436$li6_li6_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a4.cnt_reg[6]  (
        .C(\dffre_a4.cnt_reg[6]_clock_0_0 ),
        .D(\dffre_a4.cnt_reg[6]_input_0_0 ),
        .E(\dffre_a4.cnt_reg[6]_input_2_0 ),
        .R(\dffre_a4.cnt_reg[6]_input_1_0 ),
        .Q(\dffre_a4.cnt_reg[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$3436$li0_li0  (
        .in({
            \lut_$abc$3436$li0_li0_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3436$li0_li0_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a4.cnt_reg[0]  (
        .C(\dffre_a4.cnt_reg[0]_clock_0_0 ),
        .D(\dffre_a4.cnt_reg[0]_input_0_0 ),
        .E(\dffre_a4.cnt_reg[0]_input_2_0 ),
        .R(\dffre_a4.cnt_reg[0]_input_1_0 ),
        .Q(\dffre_a4.cnt_reg[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000100010001000000000000)
    ) \lut_$abc$3436$li7_li7  (
        .in({
            \lut_$abc$3436$li7_li7_input_0_4 ,
            \lut_$abc$3436$li7_li7_input_0_3 ,
            \lut_$abc$3436$li7_li7_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3436$li7_li7_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a4.cnt_reg[7]  (
        .C(\dffre_a4.cnt_reg[7]_clock_0_0 ),
        .D(\dffre_a4.cnt_reg[7]_input_0_0 ),
        .E(\dffre_a4.cnt_reg[7]_input_2_0 ),
        .R(\dffre_a4.cnt_reg[7]_input_1_0 ),
        .Q(\dffre_a4.cnt_reg[7]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000000000000000000000000000000000000000000000)
    ) \lut_$abc$7707$new_new_n298__  (
        .in({
            \lut_$abc$7707$new_new_n298___input_0_5 ,
            \lut_$abc$7707$new_new_n298___input_0_4 ,
            \lut_$abc$7707$new_new_n298___input_0_3 ,
            \lut_$abc$7707$new_new_n298___input_0_2 ,
            \lut_$abc$7707$new_new_n298___input_0_1 ,
            \lut_$abc$7707$new_new_n298___input_0_0 
         }),
        .out(\lut_$abc$7707$new_new_n298___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01101010101010101010101010101010)
    ) \lut_$abc$3467$li4_li4  (
        .in({
            \lut_$abc$3467$li4_li4_input_0_4 ,
            \lut_$abc$3467$li4_li4_input_0_3 ,
            \lut_$abc$3467$li4_li4_input_0_2 ,
            \lut_$abc$3467$li4_li4_input_0_1 ,
            \lut_$abc$3467$li4_li4_input_0_0 
         }),
        .out(\lut_$abc$3467$li4_li4_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a5.cnt_reg[4]  (
        .C(\dffre_a5.cnt_reg[4]_clock_0_0 ),
        .D(\dffre_a5.cnt_reg[4]_input_0_0 ),
        .E(\dffre_a5.cnt_reg[4]_input_2_0 ),
        .R(\dffre_a5.cnt_reg[4]_input_1_0 ),
        .Q(\dffre_a5.cnt_reg[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000010000)
    ) \lut_$abc$3467$li1_li1  (
        .in({
            \lut_$abc$3467$li1_li1_input_0_4 ,
            1'b0,
            \lut_$abc$3467$li1_li1_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3467$li1_li1_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a5.cnt_reg[1]  (
        .C(\dffre_a5.cnt_reg[1]_clock_0_0 ),
        .D(\dffre_a5.cnt_reg[1]_input_0_0 ),
        .E(\dffre_a5.cnt_reg[1]_input_2_0 ),
        .R(\dffre_a5.cnt_reg[1]_input_1_0 ),
        .Q(\dffre_a5.cnt_reg[1]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0111111111111111111111111111111110000000000000000000000000000000)
    ) \lut_$abc$3467$li5_li5  (
        .in({
            \lut_$abc$3467$li5_li5_input_0_5 ,
            \lut_$abc$3467$li5_li5_input_0_4 ,
            \lut_$abc$3467$li5_li5_input_0_3 ,
            \lut_$abc$3467$li5_li5_input_0_2 ,
            \lut_$abc$3467$li5_li5_input_0_1 ,
            \lut_$abc$3467$li5_li5_input_0_0 
         }),
        .out(\lut_$abc$3467$li5_li5_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a5.cnt_reg[5]  (
        .C(\dffre_a5.cnt_reg[5]_clock_0_0 ),
        .D(\dffre_a5.cnt_reg[5]_input_0_0 ),
        .E(\dffre_a5.cnt_reg[5]_input_2_0 ),
        .R(\dffre_a5.cnt_reg[5]_input_1_0 ),
        .Q(\dffre_a5.cnt_reg[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000001100000000000001100)
    ) \lut_$abc$3467$li2_li2  (
        .in({
            \lut_$abc$3467$li2_li2_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$3467$li2_li2_input_0_1 ,
            \lut_$abc$3467$li2_li2_input_0_0 
         }),
        .out(\lut_$abc$3467$li2_li2_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a5.cnt_reg[2]  (
        .C(\dffre_a5.cnt_reg[2]_clock_0_0 ),
        .D(\dffre_a5.cnt_reg[2]_input_0_0 ),
        .E(\dffre_a5.cnt_reg[2]_input_2_0 ),
        .R(\dffre_a5.cnt_reg[2]_input_1_0 ),
        .Q(\dffre_a5.cnt_reg[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000111000010000000111100000000)
    ) \lut_$abc$3467$li3_li3  (
        .in({
            \lut_$abc$3467$li3_li3_input_0_4 ,
            \lut_$abc$3467$li3_li3_input_0_3 ,
            1'b0,
            \lut_$abc$3467$li3_li3_input_0_1 ,
            \lut_$abc$3467$li3_li3_input_0_0 
         }),
        .out(\lut_$abc$3467$li3_li3_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a5.cnt_reg[3]  (
        .C(\dffre_a5.cnt_reg[3]_clock_0_0 ),
        .D(\dffre_a5.cnt_reg[3]_input_0_0 ),
        .E(\dffre_a5.cnt_reg[3]_input_2_0 ),
        .R(\dffre_a5.cnt_reg[3]_input_1_0 ),
        .Q(\dffre_a5.cnt_reg[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100010000)
    ) \lut_$abc$3467$li6_li6  (
        .in({
            1'b0,
            \lut_$abc$3467$li6_li6_input_0_3 ,
            \lut_$abc$3467$li6_li6_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3467$li6_li6_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a5.cnt_reg[6]  (
        .C(\dffre_a5.cnt_reg[6]_clock_0_0 ),
        .D(\dffre_a5.cnt_reg[6]_input_0_0 ),
        .E(\dffre_a5.cnt_reg[6]_input_2_0 ),
        .R(\dffre_a5.cnt_reg[6]_input_1_0 ),
        .Q(\dffre_a5.cnt_reg[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$3467$li0_li0  (
        .in({
            \lut_$abc$3467$li0_li0_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3467$li0_li0_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a5.cnt_reg[0]  (
        .C(\dffre_a5.cnt_reg[0]_clock_0_0 ),
        .D(\dffre_a5.cnt_reg[0]_input_0_0 ),
        .E(\dffre_a5.cnt_reg[0]_input_2_0 ),
        .R(\dffre_a5.cnt_reg[0]_input_1_0 ),
        .Q(\dffre_a5.cnt_reg[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000100010001000000000000)
    ) \lut_$abc$3467$li7_li7  (
        .in({
            \lut_$abc$3467$li7_li7_input_0_4 ,
            \lut_$abc$3467$li7_li7_input_0_3 ,
            \lut_$abc$3467$li7_li7_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3467$li7_li7_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a5.cnt_reg[7]  (
        .C(\dffre_a5.cnt_reg[7]_clock_0_0 ),
        .D(\dffre_a5.cnt_reg[7]_input_0_0 ),
        .E(\dffre_a5.cnt_reg[7]_input_2_0 ),
        .R(\dffre_a5.cnt_reg[7]_input_1_0 ),
        .Q(\dffre_a5.cnt_reg[7]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000000000000000000000000000000000000000000000)
    ) \lut_$abc$7707$new_new_n290__  (
        .in({
            \lut_$abc$7707$new_new_n290___input_0_5 ,
            \lut_$abc$7707$new_new_n290___input_0_4 ,
            \lut_$abc$7707$new_new_n290___input_0_3 ,
            \lut_$abc$7707$new_new_n290___input_0_2 ,
            \lut_$abc$7707$new_new_n290___input_0_1 ,
            \lut_$abc$7707$new_new_n290___input_0_0 
         }),
        .out(\lut_$abc$7707$new_new_n290___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000011010100000000010101010)
    ) \lut_$abc$3498$li3_li3  (
        .in({
            \lut_$abc$3498$li3_li3_input_0_4 ,
            1'b0,
            \lut_$abc$3498$li3_li3_input_0_2 ,
            \lut_$abc$3498$li3_li3_input_0_1 ,
            \lut_$abc$3498$li3_li3_input_0_0 
         }),
        .out(\lut_$abc$3498$li3_li3_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a6.cnt_reg[3]  (
        .C(\dffre_a6.cnt_reg[3]_clock_0_0 ),
        .D(\dffre_a6.cnt_reg[3]_input_0_0 ),
        .E(\dffre_a6.cnt_reg[3]_input_2_0 ),
        .R(\dffre_a6.cnt_reg[3]_input_1_0 ),
        .Q(\dffre_a6.cnt_reg[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000010000)
    ) \lut_$abc$3498$li1_li1  (
        .in({
            \lut_$abc$3498$li1_li1_input_0_4 ,
            1'b0,
            \lut_$abc$3498$li1_li1_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3498$li1_li1_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a6.cnt_reg[1]  (
        .C(\dffre_a6.cnt_reg[1]_clock_0_0 ),
        .D(\dffre_a6.cnt_reg[1]_input_0_0 ),
        .E(\dffre_a6.cnt_reg[1]_input_2_0 ),
        .R(\dffre_a6.cnt_reg[1]_input_1_0 ),
        .Q(\dffre_a6.cnt_reg[1]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0111111111111111111111111111111110000000000000000000000000000000)
    ) \lut_$abc$3498$li5_li5  (
        .in({
            \lut_$abc$3498$li5_li5_input_0_5 ,
            \lut_$abc$3498$li5_li5_input_0_4 ,
            \lut_$abc$3498$li5_li5_input_0_3 ,
            \lut_$abc$3498$li5_li5_input_0_2 ,
            \lut_$abc$3498$li5_li5_input_0_1 ,
            \lut_$abc$3498$li5_li5_input_0_0 
         }),
        .out(\lut_$abc$3498$li5_li5_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a6.cnt_reg[5]  (
        .C(\dffre_a6.cnt_reg[5]_clock_0_0 ),
        .D(\dffre_a6.cnt_reg[5]_input_0_0 ),
        .E(\dffre_a6.cnt_reg[5]_input_2_0 ),
        .R(\dffre_a6.cnt_reg[5]_input_1_0 ),
        .Q(\dffre_a6.cnt_reg[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01111111100000001111111100000000)
    ) \lut_$abc$3498$li4_li4  (
        .in({
            \lut_$abc$3498$li4_li4_input_0_4 ,
            \lut_$abc$3498$li4_li4_input_0_3 ,
            \lut_$abc$3498$li4_li4_input_0_2 ,
            \lut_$abc$3498$li4_li4_input_0_1 ,
            \lut_$abc$3498$li4_li4_input_0_0 
         }),
        .out(\lut_$abc$3498$li4_li4_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a6.cnt_reg[4]  (
        .C(\dffre_a6.cnt_reg[4]_clock_0_0 ),
        .D(\dffre_a6.cnt_reg[4]_input_0_0 ),
        .E(\dffre_a6.cnt_reg[4]_input_2_0 ),
        .R(\dffre_a6.cnt_reg[4]_input_1_0 ),
        .Q(\dffre_a6.cnt_reg[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000101000000000001000100)
    ) \lut_$abc$3498$li2_li2  (
        .in({
            \lut_$abc$3498$li2_li2_input_0_4 ,
            1'b0,
            \lut_$abc$3498$li2_li2_input_0_2 ,
            \lut_$abc$3498$li2_li2_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$3498$li2_li2_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a6.cnt_reg[2]  (
        .C(\dffre_a6.cnt_reg[2]_clock_0_0 ),
        .D(\dffre_a6.cnt_reg[2]_input_0_0 ),
        .E(\dffre_a6.cnt_reg[2]_input_2_0 ),
        .R(\dffre_a6.cnt_reg[2]_input_1_0 ),
        .Q(\dffre_a6.cnt_reg[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100010000)
    ) \lut_$abc$3498$li6_li6  (
        .in({
            1'b0,
            \lut_$abc$3498$li6_li6_input_0_3 ,
            \lut_$abc$3498$li6_li6_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3498$li6_li6_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a6.cnt_reg[6]  (
        .C(\dffre_a6.cnt_reg[6]_clock_0_0 ),
        .D(\dffre_a6.cnt_reg[6]_input_0_0 ),
        .E(\dffre_a6.cnt_reg[6]_input_2_0 ),
        .R(\dffre_a6.cnt_reg[6]_input_1_0 ),
        .Q(\dffre_a6.cnt_reg[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$3498$li0_li0  (
        .in({
            \lut_$abc$3498$li0_li0_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3498$li0_li0_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a6.cnt_reg[0]  (
        .C(\dffre_a6.cnt_reg[0]_clock_0_0 ),
        .D(\dffre_a6.cnt_reg[0]_input_0_0 ),
        .E(\dffre_a6.cnt_reg[0]_input_2_0 ),
        .R(\dffre_a6.cnt_reg[0]_input_1_0 ),
        .Q(\dffre_a6.cnt_reg[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000100010001000000000000)
    ) \lut_$abc$3498$li7_li7  (
        .in({
            \lut_$abc$3498$li7_li7_input_0_4 ,
            \lut_$abc$3498$li7_li7_input_0_3 ,
            \lut_$abc$3498$li7_li7_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3498$li7_li7_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a6.cnt_reg[7]  (
        .C(\dffre_a6.cnt_reg[7]_clock_0_0 ),
        .D(\dffre_a6.cnt_reg[7]_input_0_0 ),
        .E(\dffre_a6.cnt_reg[7]_input_2_0 ),
        .R(\dffre_a6.cnt_reg[7]_input_1_0 ),
        .Q(\dffre_a6.cnt_reg[7]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000000000000000000000000000000000000000000000)
    ) \lut_$abc$7707$new_new_n282__  (
        .in({
            \lut_$abc$7707$new_new_n282___input_0_5 ,
            \lut_$abc$7707$new_new_n282___input_0_4 ,
            \lut_$abc$7707$new_new_n282___input_0_3 ,
            \lut_$abc$7707$new_new_n282___input_0_2 ,
            \lut_$abc$7707$new_new_n282___input_0_1 ,
            \lut_$abc$7707$new_new_n282___input_0_0 
         }),
        .out(\lut_$abc$7707$new_new_n282___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01101010101010101010101010101010)
    ) \lut_$abc$3529$li4_li4  (
        .in({
            \lut_$abc$3529$li4_li4_input_0_4 ,
            \lut_$abc$3529$li4_li4_input_0_3 ,
            \lut_$abc$3529$li4_li4_input_0_2 ,
            \lut_$abc$3529$li4_li4_input_0_1 ,
            \lut_$abc$3529$li4_li4_input_0_0 
         }),
        .out(\lut_$abc$3529$li4_li4_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a7.cnt_reg[4]  (
        .C(\dffre_a7.cnt_reg[4]_clock_0_0 ),
        .D(\dffre_a7.cnt_reg[4]_input_0_0 ),
        .E(\dffre_a7.cnt_reg[4]_input_2_0 ),
        .R(\dffre_a7.cnt_reg[4]_input_1_0 ),
        .Q(\dffre_a7.cnt_reg[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000010000)
    ) \lut_$abc$3529$li1_li1  (
        .in({
            \lut_$abc$3529$li1_li1_input_0_4 ,
            1'b0,
            \lut_$abc$3529$li1_li1_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3529$li1_li1_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a7.cnt_reg[1]  (
        .C(\dffre_a7.cnt_reg[1]_clock_0_0 ),
        .D(\dffre_a7.cnt_reg[1]_input_0_0 ),
        .E(\dffre_a7.cnt_reg[1]_input_2_0 ),
        .R(\dffre_a7.cnt_reg[1]_input_1_0 ),
        .Q(\dffre_a7.cnt_reg[1]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0111111111111111111111111111111110000000000000000000000000000000)
    ) \lut_$abc$3529$li5_li5  (
        .in({
            \lut_$abc$3529$li5_li5_input_0_5 ,
            \lut_$abc$3529$li5_li5_input_0_4 ,
            \lut_$abc$3529$li5_li5_input_0_3 ,
            \lut_$abc$3529$li5_li5_input_0_2 ,
            \lut_$abc$3529$li5_li5_input_0_1 ,
            \lut_$abc$3529$li5_li5_input_0_0 
         }),
        .out(\lut_$abc$3529$li5_li5_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a7.cnt_reg[5]  (
        .C(\dffre_a7.cnt_reg[5]_clock_0_0 ),
        .D(\dffre_a7.cnt_reg[5]_input_0_0 ),
        .E(\dffre_a7.cnt_reg[5]_input_2_0 ),
        .R(\dffre_a7.cnt_reg[5]_input_1_0 ),
        .Q(\dffre_a7.cnt_reg[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000001100000000000001100)
    ) \lut_$abc$3529$li2_li2  (
        .in({
            \lut_$abc$3529$li2_li2_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$3529$li2_li2_input_0_1 ,
            \lut_$abc$3529$li2_li2_input_0_0 
         }),
        .out(\lut_$abc$3529$li2_li2_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a7.cnt_reg[2]  (
        .C(\dffre_a7.cnt_reg[2]_clock_0_0 ),
        .D(\dffre_a7.cnt_reg[2]_input_0_0 ),
        .E(\dffre_a7.cnt_reg[2]_input_2_0 ),
        .R(\dffre_a7.cnt_reg[2]_input_1_0 ),
        .Q(\dffre_a7.cnt_reg[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000111000010000000111100000000)
    ) \lut_$abc$3529$li3_li3  (
        .in({
            \lut_$abc$3529$li3_li3_input_0_4 ,
            \lut_$abc$3529$li3_li3_input_0_3 ,
            1'b0,
            \lut_$abc$3529$li3_li3_input_0_1 ,
            \lut_$abc$3529$li3_li3_input_0_0 
         }),
        .out(\lut_$abc$3529$li3_li3_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a7.cnt_reg[3]  (
        .C(\dffre_a7.cnt_reg[3]_clock_0_0 ),
        .D(\dffre_a7.cnt_reg[3]_input_0_0 ),
        .E(\dffre_a7.cnt_reg[3]_input_2_0 ),
        .R(\dffre_a7.cnt_reg[3]_input_1_0 ),
        .Q(\dffre_a7.cnt_reg[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100010000)
    ) \lut_$abc$3529$li6_li6  (
        .in({
            1'b0,
            \lut_$abc$3529$li6_li6_input_0_3 ,
            \lut_$abc$3529$li6_li6_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3529$li6_li6_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a7.cnt_reg[6]  (
        .C(\dffre_a7.cnt_reg[6]_clock_0_0 ),
        .D(\dffre_a7.cnt_reg[6]_input_0_0 ),
        .E(\dffre_a7.cnt_reg[6]_input_2_0 ),
        .R(\dffre_a7.cnt_reg[6]_input_1_0 ),
        .Q(\dffre_a7.cnt_reg[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$3529$li0_li0  (
        .in({
            \lut_$abc$3529$li0_li0_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3529$li0_li0_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a7.cnt_reg[0]  (
        .C(\dffre_a7.cnt_reg[0]_clock_0_0 ),
        .D(\dffre_a7.cnt_reg[0]_input_0_0 ),
        .E(\dffre_a7.cnt_reg[0]_input_2_0 ),
        .R(\dffre_a7.cnt_reg[0]_input_1_0 ),
        .Q(\dffre_a7.cnt_reg[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000100010001000000000000)
    ) \lut_$abc$3529$li7_li7  (
        .in({
            \lut_$abc$3529$li7_li7_input_0_4 ,
            \lut_$abc$3529$li7_li7_input_0_3 ,
            \lut_$abc$3529$li7_li7_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3529$li7_li7_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a7.cnt_reg[7]  (
        .C(\dffre_a7.cnt_reg[7]_clock_0_0 ),
        .D(\dffre_a7.cnt_reg[7]_input_0_0 ),
        .E(\dffre_a7.cnt_reg[7]_input_2_0 ),
        .R(\dffre_a7.cnt_reg[7]_input_1_0 ),
        .Q(\dffre_a7.cnt_reg[7]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000000000000000000000000000000000000000000000)
    ) \lut_$abc$7707$new_new_n274__  (
        .in({
            \lut_$abc$7707$new_new_n274___input_0_5 ,
            \lut_$abc$7707$new_new_n274___input_0_4 ,
            \lut_$abc$7707$new_new_n274___input_0_3 ,
            \lut_$abc$7707$new_new_n274___input_0_2 ,
            \lut_$abc$7707$new_new_n274___input_0_1 ,
            \lut_$abc$7707$new_new_n274___input_0_0 
         }),
        .out(\lut_$abc$7707$new_new_n274___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000110000010100000101000001010)
    ) \lut_$abc$3560$li3_li3  (
        .in({
            \lut_$abc$3560$li3_li3_input_0_4 ,
            \lut_$abc$3560$li3_li3_input_0_3 ,
            1'b0,
            \lut_$abc$3560$li3_li3_input_0_1 ,
            \lut_$abc$3560$li3_li3_input_0_0 
         }),
        .out(\lut_$abc$3560$li3_li3_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a8.cnt_reg[3]  (
        .C(\dffre_a8.cnt_reg[3]_clock_0_0 ),
        .D(\dffre_a8.cnt_reg[3]_input_0_0 ),
        .E(\dffre_a8.cnt_reg[3]_input_2_0 ),
        .R(\dffre_a8.cnt_reg[3]_input_1_0 ),
        .Q(\dffre_a8.cnt_reg[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000100000000)
    ) \lut_$abc$3560$li1_li1  (
        .in({
            \lut_$abc$3560$li1_li1_input_0_4 ,
            \lut_$abc$3560$li1_li1_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3560$li1_li1_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a8.cnt_reg[1]  (
        .C(\dffre_a8.cnt_reg[1]_clock_0_0 ),
        .D(\dffre_a8.cnt_reg[1]_input_0_0 ),
        .E(\dffre_a8.cnt_reg[1]_input_2_0 ),
        .R(\dffre_a8.cnt_reg[1]_input_1_0 ),
        .Q(\dffre_a8.cnt_reg[1]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0111111111111111111111111111111110000000000000000000000000000000)
    ) \lut_$abc$3560$li5_li5  (
        .in({
            \lut_$abc$3560$li5_li5_input_0_5 ,
            \lut_$abc$3560$li5_li5_input_0_4 ,
            \lut_$abc$3560$li5_li5_input_0_3 ,
            \lut_$abc$3560$li5_li5_input_0_2 ,
            \lut_$abc$3560$li5_li5_input_0_1 ,
            \lut_$abc$3560$li5_li5_input_0_0 
         }),
        .out(\lut_$abc$3560$li5_li5_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a8.cnt_reg[5]  (
        .C(\dffre_a8.cnt_reg[5]_clock_0_0 ),
        .D(\dffre_a8.cnt_reg[5]_input_0_0 ),
        .E(\dffre_a8.cnt_reg[5]_input_2_0 ),
        .R(\dffre_a8.cnt_reg[5]_input_1_0 ),
        .Q(\dffre_a8.cnt_reg[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000001000000010000000100)
    ) \lut_$abc$3560$li2_li2  (
        .in({
            \lut_$abc$3560$li2_li2_input_0_4 ,
            \lut_$abc$3560$li2_li2_input_0_3 ,
            1'b0,
            \lut_$abc$3560$li2_li2_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$3560$li2_li2_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a8.cnt_reg[2]  (
        .C(\dffre_a8.cnt_reg[2]_clock_0_0 ),
        .D(\dffre_a8.cnt_reg[2]_input_0_0 ),
        .E(\dffre_a8.cnt_reg[2]_input_2_0 ),
        .R(\dffre_a8.cnt_reg[2]_input_1_0 ),
        .Q(\dffre_a8.cnt_reg[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01111000111100001111000011110000)
    ) \lut_$abc$3560$li4_li4  (
        .in({
            \lut_$abc$3560$li4_li4_input_0_4 ,
            \lut_$abc$3560$li4_li4_input_0_3 ,
            \lut_$abc$3560$li4_li4_input_0_2 ,
            \lut_$abc$3560$li4_li4_input_0_1 ,
            \lut_$abc$3560$li4_li4_input_0_0 
         }),
        .out(\lut_$abc$3560$li4_li4_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a8.cnt_reg[4]  (
        .C(\dffre_a8.cnt_reg[4]_clock_0_0 ),
        .D(\dffre_a8.cnt_reg[4]_input_0_0 ),
        .E(\dffre_a8.cnt_reg[4]_input_2_0 ),
        .R(\dffre_a8.cnt_reg[4]_input_1_0 ),
        .Q(\dffre_a8.cnt_reg[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:878:execute$8245  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:878:execute$8245_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$8245_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:878:execute$8248  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:878:execute$8248_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$8248_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$auto$rs_design_edit.cc:878:execute$8247  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:878:execute$8247_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$8247_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$auto$rs_design_edit.cc:878:execute$8243  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:878:execute$8243_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$8243_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000010)
    ) \lut_$abc$3560$li6_li6  (
        .in({
            1'b0,
            \lut_$abc$3560$li6_li6_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$3560$li6_li6_input_0_0 
         }),
        .out(\lut_$abc$3560$li6_li6_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a8.cnt_reg[6]  (
        .C(\dffre_a8.cnt_reg[6]_clock_0_0 ),
        .D(\dffre_a8.cnt_reg[6]_input_0_0 ),
        .E(\dffre_a8.cnt_reg[6]_input_2_0 ),
        .R(\dffre_a8.cnt_reg[6]_input_1_0 ),
        .Q(\dffre_a8.cnt_reg[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$3560$li0_li0  (
        .in({
            \lut_$abc$3560$li0_li0_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3560$li0_li0_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a8.cnt_reg[0]  (
        .C(\dffre_a8.cnt_reg[0]_clock_0_0 ),
        .D(\dffre_a8.cnt_reg[0]_input_0_0 ),
        .E(\dffre_a8.cnt_reg[0]_input_2_0 ),
        .R(\dffre_a8.cnt_reg[0]_input_1_0 ),
        .Q(\dffre_a8.cnt_reg[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$auto$rs_design_edit.cc:878:execute$8240  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:878:execute$8240_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$8240_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000100010001000000000000)
    ) \lut_$abc$3560$li7_li7  (
        .in({
            \lut_$abc$3560$li7_li7_input_0_4 ,
            \lut_$abc$3560$li7_li7_input_0_3 ,
            \lut_$abc$3560$li7_li7_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3560$li7_li7_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a8.cnt_reg[7]  (
        .C(\dffre_a8.cnt_reg[7]_clock_0_0 ),
        .D(\dffre_a8.cnt_reg[7]_input_0_0 ),
        .E(\dffre_a8.cnt_reg[7]_input_2_0 ),
        .R(\dffre_a8.cnt_reg[7]_input_1_0 ),
        .Q(\dffre_a8.cnt_reg[7]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000000000000000000000000000000000000000000000)
    ) \lut_$abc$7707$new_new_n266__  (
        .in({
            \lut_$abc$7707$new_new_n266___input_0_5 ,
            \lut_$abc$7707$new_new_n266___input_0_4 ,
            \lut_$abc$7707$new_new_n266___input_0_3 ,
            \lut_$abc$7707$new_new_n266___input_0_2 ,
            \lut_$abc$7707$new_new_n266___input_0_1 ,
            \lut_$abc$7707$new_new_n266___input_0_0 
         }),
        .out(\lut_$abc$7707$new_new_n266___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:878:execute$8238  (
        .in({
            \lut_$auto$rs_design_edit.cc:878:execute$8238_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$8238_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:878:execute$8241  (
        .in({
            \lut_$auto$rs_design_edit.cc:878:execute$8241_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$8241_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:878:execute$8226  (
        .in({
            \lut_$auto$rs_design_edit.cc:878:execute$8226_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$8226_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:878:execute$8231  (
        .in({
            \lut_$auto$rs_design_edit.cc:878:execute$8231_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$8231_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000001000000010000000100)
    ) \lut_$abc$3591$li7_li7  (
        .in({
            \lut_$abc$3591$li7_li7_input_0_4 ,
            \lut_$abc$3591$li7_li7_input_0_3 ,
            1'b0,
            \lut_$abc$3591$li7_li7_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$3591$li7_li7_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a9.cnt_reg[7]  (
        .C(\dffre_a9.cnt_reg[7]_clock_0_0 ),
        .D(\dffre_a9.cnt_reg[7]_input_0_0 ),
        .E(\dffre_a9.cnt_reg[7]_input_2_0 ),
        .R(\dffre_a9.cnt_reg[7]_input_1_0 ),
        .Q(\dffre_a9.cnt_reg[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:878:execute$8246  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:878:execute$8246_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$8246_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000110000011000000110000001100)
    ) \lut_$abc$3591$li3_li3  (
        .in({
            \lut_$abc$3591$li3_li3_input_0_4 ,
            \lut_$abc$3591$li3_li3_input_0_3 ,
            1'b0,
            \lut_$abc$3591$li3_li3_input_0_1 ,
            \lut_$abc$3591$li3_li3_input_0_0 
         }),
        .out(\lut_$abc$3591$li3_li3_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a9.cnt_reg[3]  (
        .C(\dffre_a9.cnt_reg[3]_clock_0_0 ),
        .D(\dffre_a9.cnt_reg[3]_input_0_0 ),
        .E(\dffre_a9.cnt_reg[3]_input_2_0 ),
        .R(\dffre_a9.cnt_reg[3]_input_1_0 ),
        .Q(\dffre_a9.cnt_reg[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01111000111100001111000011110000)
    ) \lut_$abc$3591$li4_li4  (
        .in({
            \lut_$abc$3591$li4_li4_input_0_4 ,
            \lut_$abc$3591$li4_li4_input_0_3 ,
            \lut_$abc$3591$li4_li4_input_0_2 ,
            \lut_$abc$3591$li4_li4_input_0_1 ,
            \lut_$abc$3591$li4_li4_input_0_0 
         }),
        .out(\lut_$abc$3591$li4_li4_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a9.cnt_reg[4]  (
        .C(\dffre_a9.cnt_reg[4]_clock_0_0 ),
        .D(\dffre_a9.cnt_reg[4]_input_0_0 ),
        .E(\dffre_a9.cnt_reg[4]_input_2_0 ),
        .R(\dffre_a9.cnt_reg[4]_input_1_0 ),
        .Q(\dffre_a9.cnt_reg[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000010)
    ) \lut_$abc$3591$li1_li1  (
        .in({
            1'b0,
            \lut_$abc$3591$li1_li1_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$3591$li1_li1_input_0_0 
         }),
        .out(\lut_$abc$3591$li1_li1_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a9.cnt_reg[1]  (
        .C(\dffre_a9.cnt_reg[1]_clock_0_0 ),
        .D(\dffre_a9.cnt_reg[1]_input_0_0 ),
        .E(\dffre_a9.cnt_reg[1]_input_2_0 ),
        .R(\dffre_a9.cnt_reg[1]_input_1_0 ),
        .Q(\dffre_a9.cnt_reg[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000001001000110000)
    ) \lut_$abc$3591$li2_li2  (
        .in({
            1'b0,
            \lut_$abc$3591$li2_li2_input_0_3 ,
            \lut_$abc$3591$li2_li2_input_0_2 ,
            1'b0,
            \lut_$abc$3591$li2_li2_input_0_0 
         }),
        .out(\lut_$abc$3591$li2_li2_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a9.cnt_reg[2]  (
        .C(\dffre_a9.cnt_reg[2]_clock_0_0 ),
        .D(\dffre_a9.cnt_reg[2]_input_0_0 ),
        .E(\dffre_a9.cnt_reg[2]_input_2_0 ),
        .R(\dffre_a9.cnt_reg[2]_input_1_0 ),
        .Q(\dffre_a9.cnt_reg[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$3591$li0_li0  (
        .in({
            1'b0,
            \lut_$abc$3591$li0_li0_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3591$li0_li0_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a9.cnt_reg[0]  (
        .C(\dffre_a9.cnt_reg[0]_clock_0_0 ),
        .D(\dffre_a9.cnt_reg[0]_input_0_0 ),
        .E(\dffre_a9.cnt_reg[0]_input_2_0 ),
        .R(\dffre_a9.cnt_reg[0]_input_1_0 ),
        .Q(\dffre_a9.cnt_reg[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000100)
    ) \lut_$abc$3591$li6_li6  (
        .in({
            \lut_$abc$3591$li6_li6_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$3591$li6_li6_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$3591$li6_li6_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a9.cnt_reg[6]  (
        .C(\dffre_a9.cnt_reg[6]_clock_0_0 ),
        .D(\dffre_a9.cnt_reg[6]_input_0_0 ),
        .E(\dffre_a9.cnt_reg[6]_input_2_0 ),
        .R(\dffre_a9.cnt_reg[6]_input_1_0 ),
        .Q(\dffre_a9.cnt_reg[6]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0111111111111111111111111111111110000000000000000000000000000000)
    ) \lut_$abc$3591$li5_li5  (
        .in({
            \lut_$abc$3591$li5_li5_input_0_5 ,
            \lut_$abc$3591$li5_li5_input_0_4 ,
            \lut_$abc$3591$li5_li5_input_0_3 ,
            \lut_$abc$3591$li5_li5_input_0_2 ,
            \lut_$abc$3591$li5_li5_input_0_1 ,
            \lut_$abc$3591$li5_li5_input_0_0 
         }),
        .out(\lut_$abc$3591$li5_li5_output_0_0 )
    );

    DFFRE #(
    ) \dffre_a9.cnt_reg[5]  (
        .C(\dffre_a9.cnt_reg[5]_clock_0_0 ),
        .D(\dffre_a9.cnt_reg[5]_input_0_0 ),
        .E(\dffre_a9.cnt_reg[5]_input_2_0 ),
        .R(\dffre_a9.cnt_reg[5]_input_1_0 ),
        .Q(\dffre_a9.cnt_reg[5]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000000000000000000000000000000000000000000000)
    ) \lut_$abc$7707$new_new_n258__  (
        .in({
            \lut_$abc$7707$new_new_n258___input_0_5 ,
            \lut_$abc$7707$new_new_n258___input_0_4 ,
            \lut_$abc$7707$new_new_n258___input_0_3 ,
            \lut_$abc$7707$new_new_n258___input_0_2 ,
            \lut_$abc$7707$new_new_n258___input_0_1 ,
            \lut_$abc$7707$new_new_n258___input_0_0 
         }),
        .out(\lut_$abc$7707$new_new_n258___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:878:execute$8233  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:878:execute$8233_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$8233_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:878:execute$8225  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:878:execute$8225_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$8225_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto$rs_design_edit.cc:878:execute$8234  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:878:execute$8234_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$8234_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto$rs_design_edit.cc:878:execute$8221  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:878:execute$8221_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$8221_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:878:execute$8223  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:878:execute$8223_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$8223_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:878:execute$8222  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:878:execute$8222_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$8222_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:878:execute$8244  (
        .in({
            \lut_$auto$rs_design_edit.cc:878:execute$8244_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$8244_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:878:execute$8232  (
        .in({
            \lut_$auto$rs_design_edit.cc:878:execute$8232_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$8232_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto$rs_design_edit.cc:878:execute$8236  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:878:execute$8236_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$8236_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto$rs_design_edit.cc:878:execute$8227  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:878:execute$8227_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$8227_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:878:execute$8228  (
        .in({
            \lut_$auto$rs_design_edit.cc:878:execute$8228_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$8228_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:878:execute$8220  (
        .in({
            \lut_$auto$rs_design_edit.cc:878:execute$8220_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$8220_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:878:execute$8229  (
        .in({
            \lut_$auto$rs_design_edit.cc:878:execute$8229_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$8229_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:878:execute$8230  (
        .in({
            \lut_$auto$rs_design_edit.cc:878:execute$8230_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$8230_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto$rs_design_edit.cc:878:execute$8235  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:878:execute$8235_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$8235_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto$rs_design_edit.cc:878:execute$8224  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:878:execute$8224_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$8224_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:878:execute$8237  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:878:execute$8237_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$8237_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:878:execute$8250  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:878:execute$8250_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$8250_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto$rs_design_edit.cc:878:execute$8242  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:878:execute$8242_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$8242_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto$rs_design_edit.cc:878:execute$8251  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:878:execute$8251_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$8251_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:878:execute$8249  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:878:execute$8249_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$8249_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:878:execute$8239  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:878:execute$8239_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:878:execute$8239_output_0_0 )
    );


endmodule
