{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1494602236521 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494602236521 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 17:17:16 2017 " "Processing started: Fri May 12 17:17:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494602236521 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1494602236521 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tb_pipo -c tb_pipo " "Command: quartus_map --read_settings_files=on --write_settings_files=off tb_pipo -c tb_pipo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1494602236521 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1494602236801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/banandi/desktop/uni/eda/uebungen/1. uebung/pipo/pipo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/banandi/desktop/uni/eda/uebungen/1. uebung/pipo/pipo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipo-behavorial " "Found design unit 1: pipo-behavorial" {  } { { "../pipo.vhd" "" { Text "C:/Users/Banandi/Desktop/Uni/EDA/Uebungen/1. Uebung/pipo/pipo.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494602250093 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipo " "Found entity 1: pipo" {  } { { "../pipo.vhd" "" { Text "C:/Users/Banandi/Desktop/Uni/EDA/Uebungen/1. Uebung/pipo/pipo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494602250093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494602250093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pipo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_pipo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_pipo-testbench " "Found design unit 1: tb_pipo-testbench" {  } { { "tb_pipo.vhd" "" { Text "C:/Users/Banandi/Desktop/Uni/EDA/Uebungen/1. Uebung/pipo/Testbench/tb_pipo.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494602250093 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_pipo " "Found entity 1: tb_pipo" {  } { { "tb_pipo.vhd" "" { Text "C:/Users/Banandi/Desktop/Uni/EDA/Uebungen/1. Uebung/pipo/Testbench/tb_pipo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494602250093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494602250093 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_pipo " "Elaborating entity \"tb_pipo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1494602250124 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q tb_pipo.vhd(21) " "Verilog HDL or VHDL warning at tb_pipo.vhd(21): object \"q\" assigned a value but never read" {  } { { "tb_pipo.vhd" "" { Text "C:/Users/Banandi/Desktop/Uni/EDA/Uebungen/1. Uebung/pipo/Testbench/tb_pipo.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1494602250155 "|tb_pipo"}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "tb_pipo.vhd(32) " "VHDL Wait Statement error at tb_pipo.vhd(32): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "tb_pipo.vhd" "" { Text "C:/Users/Banandi/Desktop/Uni/EDA/Uebungen/1. Uebung/pipo/Testbench/tb_pipo.vhd" 32 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "Quartus II" 0 -1 1494602250155 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1494602250171 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "632 " "Peak virtual memory: 632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494602250280 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 12 17:17:30 2017 " "Processing ended: Fri May 12 17:17:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494602250280 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494602250280 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494602250280 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494602250280 ""}
