_svd: "./rp2040.svd"

DMA:
  _delete:
    "CH*_AL1_CTRL": {}
    "CH*_AL2_CTRL": {}
    "CH*_AL3_CTRL": {}
  _derive:
    "CH0_AL1_CTRL":
      _from: "CH0_CTRL_TRIG"
      addressOffset: 0x10
    "CH0_AL2_CTRL":
      _from: "CH0_CTRL_TRIG"
      addressOffset: 0x20
    "CH0_AL3_CTRL":
      _from: "CH0_CTRL_TRIG"
      addressOffset: 0x30
    "CH1_AL1_CTRL":
      _from: "CH1_CTRL_TRIG"
      addressOffset: 0x50
    "CH1_AL2_CTRL":
      _from: "CH1_CTRL_TRIG"
      addressOffset: 0x60
    "CH1_AL3_CTRL":
      _from: "CH1_CTRL_TRIG"
      addressOffset: 0x70
    "CH2_AL1_CTRL":
      _from: "CH2_CTRL_TRIG"
      addressOffset: 0x90
    "CH2_AL2_CTRL":
      _from: "CH2_CTRL_TRIG"
      addressOffset: 0xa0
    "CH2_AL3_CTRL":
      _from: "CH2_CTRL_TRIG"
      addressOffset: 0xb0
    "CH3_AL1_CTRL":
      _from: "CH3_CTRL_TRIG"
      addressOffset: 0xd0
    "CH3_AL2_CTRL":
      _from: "CH3_CTRL_TRIG"
      addressOffset: 0xe0
    "CH3_AL3_CTRL":
      _from: "CH3_CTRL_TRIG"
      addressOffset: 0xf0
    "CH4_AL1_CTRL":
      _from: "CH4_CTRL_TRIG"
      addressOffset: 0x110
    "CH4_AL2_CTRL":
      _from: "CH4_CTRL_TRIG"
      addressOffset: 0x120
    "CH4_AL3_CTRL":
      _from: "CH4_CTRL_TRIG"
      addressOffset: 0x130
    "CH5_AL1_CTRL":
      _from: "CH5_CTRL_TRIG"
      addressOffset: 0x150
    "CH5_AL2_CTRL":
      _from: "CH5_CTRL_TRIG"
      addressOffset: 0x160
    "CH5_AL3_CTRL":
      _from: "CH5_CTRL_TRIG"
      addressOffset: 0x170
    "CH6_AL1_CTRL":
      _from: "CH6_CTRL_TRIG"
      addressOffset: 0x190
    "CH6_AL2_CTRL":
      _from: "CH6_CTRL_TRIG"
      addressOffset: 0x1a0
    "CH6_AL3_CTRL":
      _from: "CH6_CTRL_TRIG"
      addressOffset: 0x1b0
    "CH7_AL1_CTRL":
      _from: "CH7_CTRL_TRIG"
      addressOffset: 0x1d0
    "CH7_AL2_CTRL":
      _from: "CH7_CTRL_TRIG"
      addressOffset: 0x1e0
    "CH7_AL3_CTRL":
      _from: "CH7_CTRL_TRIG"
      addressOffset: 0x1f0
    "CH8_AL1_CTRL":
      _from: "CH8_CTRL_TRIG"
      addressOffset: 0x210
    "CH8_AL2_CTRL":
      _from: "CH8_CTRL_TRIG"
      addressOffset: 0x220
    "CH8_AL3_CTRL":
      _from: "CH8_CTRL_TRIG"
      addressOffset: 0x230
    "CH9_AL1_CTRL":
      _from: "CH9_CTRL_TRIG"
      addressOffset: 0x250
    "CH9_AL2_CTRL":
      _from: "CH9_CTRL_TRIG"
      addressOffset: 0x260
    "CH9_AL3_CTRL":
      _from: "CH9_CTRL_TRIG"
      addressOffset: 0x270
    "CH10_AL1_CTRL":
      _from: "CH10_CTRL_TRIG"
      addressOffset: 0x290
    "CH10_AL2_CTRL":
      _from: "CH10_CTRL_TRIG"
      addressOffset: 0x2a0
    "CH10_AL3_CTRL":
      _from: "CH10_CTRL_TRIG"
      addressOffset: 0x2b0
    "CH11_AL1_CTRL":
      _from: "CH11_CTRL_TRIG"
      addressOffset: 0x2d0
    "CH11_AL2_CTRL":
      _from: "CH11_CTRL_TRIG"
      addressOffset: 0x2e0
    "CH11_AL3_CTRL":
      _from: "CH11_CTRL_TRIG"
      addressOffset: 0x2f0
  _cluster:
    "CH%s":
      "CH?_READ_ADDR,CH??_READ_ADDR": {}
      "CH?_WRITE_ADDR,CH??_WRITE_ADDR": {}
      "CH?_TRANS_COUNT,CH??_TRANS_COUNT": {}
      "CH?_CTRL_TRIG,CH??_CTRL_TRIG": {}
      "CH?_AL1_CTRL,CH??_AL1_CTRL": {}
      "CH?_AL1_READ_ADDR,CH??_AL1_READ_ADDR": {}
      "CH?_AL1_WRITE_ADDR,CH??_AL1_WRITE_ADDR": {}
      "CH?_AL1_TRANS_COUNT_TRIG,CH??_AL1_TRANS_COUNT_TRIG": {}
      "CH?_AL2_CTRL,CH??_AL2_CTRL": {}
      "CH?_AL2_TRANS_COUNT,CH??_AL2_TRANS_COUNT": {}
      "CH?_AL2_READ_ADDR,CH??_AL2_READ_ADDR": {}
      "CH?_AL2_WRITE_ADDR_TRIG,CH??_AL2_WRITE_ADDR_TRIG": {}
      "CH?_AL3_CTRL,CH??_AL3_CTRL": {}
      "CH?_AL3_WRITE_ADDR,CH??_AL3_WRITE_ADDR": {}
      "CH?_AL3_TRANS_COUNT,CH??_AL3_TRANS_COUNT": {}
      "CH?_AL3_READ_ADDR_TRIG,CH??_AL3_READ_ADDR_TRIG": {}

PIO0:
  _array:
    "INSTR_MEM*": {}
    "TXF*": {}
    "RXF*": {}

  _cluster:
    "SM%s":
      "SM*_CLKDIV": {}
      "SM*_EXECCTRL": {}
      "SM*_SHIFTCTRL": {}
      "SM*_ADDR": {}
      "SM*_INSTR": {}
      "SM*_PINCTRL": {}

    "SM_IRQ%s":
      "IRQ*_INTE": {}
      "IRQ*_INTF": {}
      "IRQ*_INTS": {}

PWM:
  "CH*_TOP":
    _modify:
      "CH0_TOP":
        name: "TOP"

  "CH*_CTR":
    _modify:
      "CH0_CTR":
        name: "CTR"

  _cluster:
    "CH%s":
      "CH*_CC":
        name: "CC"
      "CH*_CSR":
        name: "CSR"
      "CH*_CTR":
        name: "CTR"
      "CH*_DIV":
        name: "DIV"
      "CH*_TOP":
        name: "TOP"

IO_BANK0:
  # Can't array registers unless they have the same number of fields, so add "pseudo" GPIO here
  INTR3:
    _add:
      GPIO31_EDGE_HIGH:
        bitOffset: 31
        bitWidth: 1
        access: read-write
        modifiedWriteValues: oneToClear
      GPIO31_EDGE_LOW:
        bitOffset: 30
        bitWidth: 1
        access: read-write
        modifiedWriteValues: oneToClear
      GPIO31_LEVEL_HIGH:
        bitOffset: 29
        bitWidth: 1
        access: read-only
      GPIO31_LEVEL_LOW:
        bitOffset: 28
        bitWidth: 1
        access: read-only
      GPIO30_EDGE_HIGH:
        bitOffset: 27
        bitWidth: 1
        access: read-write
        modifiedWriteValues: oneToClear
      GPIO30_EDGE_LOW:
        bitOffset: 26
        bitWidth: 1
        access: read-write
        modifiedWriteValues: oneToClear
      GPIO30_LEVEL_HIGH:
        bitOffset: 25
        bitWidth: 1
        access: read-only
      GPIO30_LEVEL_LOW:
        bitOffset: 24
        bitWidth: 1
        access: read-only
  PROC0_INTE3:
    _add:
      GPIO31_EDGE_HIGH:
        bitOffset: 31
        bitWidth: 1
        access: read-write
      GPIO31_EDGE_LOW:
        bitOffset: 30
        bitWidth: 1
        access: read-write
      GPIO31_LEVEL_HIGH:
        bitOffset: 29
        bitWidth: 1
        access: read-write
      GPIO31_LEVEL_LOW:
        bitOffset: 28
        bitWidth: 1
        access: read-write
      GPIO30_EDGE_HIGH:
        bitOffset: 27
        bitWidth: 1
        access: read-write
      GPIO30_EDGE_LOW:
        bitOffset: 26
        bitWidth: 1
        access: read-write
      GPIO30_LEVEL_HIGH:
        bitOffset: 25
        bitWidth: 1
        access: read-write
      GPIO30_LEVEL_LOW:
        bitOffset: 24
        bitWidth: 1
        access: read-write
  PROC0_INTF3:
    _add:
        GPIO31_EDGE_HIGH:
          bitOffset: 31
          bitWidth: 1
          access: read-write
        GPIO31_EDGE_LOW:
          bitOffset: 30
          bitWidth: 1
          access: read-write
        GPIO31_LEVEL_HIGH:
          bitOffset: 29
          bitWidth: 1
          access: read-write
        GPIO31_LEVEL_LOW:
          bitOffset: 28
          bitWidth: 1
          access: read-write
        GPIO30_EDGE_HIGH:
          bitOffset: 27
          bitWidth: 1
          access: read-write
        GPIO30_EDGE_LOW:
          bitOffset: 26
          bitWidth: 1
          access: read-write
        GPIO30_LEVEL_HIGH:
          bitOffset: 25
          bitWidth: 1
          access: read-write
        GPIO30_LEVEL_LOW:
          bitOffset: 24
          bitWidth: 1
          access: read-write
  PROC0_INTS3:
    _add:
        GPIO31_EDGE_HIGH:
          bitOffset: 31
          bitWidth: 1
          access: read-only
        GPIO31_EDGE_LOW:
          bitOffset: 30
          bitWidth: 1
          access: read-only
        GPIO31_LEVEL_HIGH:
          bitOffset: 29
          bitWidth: 1
          access: read-only
        GPIO31_LEVEL_LOW:
          bitOffset: 28
          bitWidth: 1
          access: read-only
        GPIO30_EDGE_HIGH:
          bitOffset: 27
          bitWidth: 1
          access: read-only
        GPIO30_EDGE_LOW:
          bitOffset: 26
          bitWidth: 1
          access: read-only
        GPIO30_LEVEL_HIGH:
          bitOffset: 25
          bitWidth: 1
          access: read-only
        GPIO30_LEVEL_LOW:
          bitOffset: 24
          bitWidth: 1
          access: read-only

  PROC1_INTE3:
    _add:
      GPIO31_EDGE_HIGH:
        bitOffset: 31
        bitWidth: 1
        access: read-write
      GPIO31_EDGE_LOW:
        bitOffset: 30
        bitWidth: 1
        access: read-write
      GPIO31_LEVEL_HIGH:
        bitOffset: 29
        bitWidth: 1
        access: read-write
      GPIO31_LEVEL_LOW:
        bitOffset: 28
        bitWidth: 1
        access: read-write
      GPIO30_EDGE_HIGH:
        bitOffset: 27
        bitWidth: 1
        access: read-write
      GPIO30_EDGE_LOW:
        bitOffset: 26
        bitWidth: 1
        access: read-write
      GPIO30_LEVEL_HIGH:
        bitOffset: 25
        bitWidth: 1
        access: read-write
      GPIO30_LEVEL_LOW:
        bitOffset: 24
        bitWidth: 1
        access: read-write
  PROC1_INTF3:
    _add:
        GPIO31_EDGE_HIGH:
          bitOffset: 31
          bitWidth: 1
          access: read-write
        GPIO31_EDGE_LOW:
          bitOffset: 30
          bitWidth: 1
          access: read-write
        GPIO31_LEVEL_HIGH:
          bitOffset: 29
          bitWidth: 1
          access: read-write
        GPIO31_LEVEL_LOW:
          bitOffset: 28
          bitWidth: 1
          access: read-write
        GPIO30_EDGE_HIGH:
          bitOffset: 27
          bitWidth: 1
          access: read-write
        GPIO30_EDGE_LOW:
          bitOffset: 26
          bitWidth: 1
          access: read-write
        GPIO30_LEVEL_HIGH:
          bitOffset: 25
          bitWidth: 1
          access: read-write
        GPIO30_LEVEL_LOW:
          bitOffset: 24
          bitWidth: 1
          access: read-write
  PROC1_INTS3:
    _add:
        GPIO31_EDGE_HIGH:
          bitOffset: 31
          bitWidth: 1
          access: read-only
        GPIO31_EDGE_LOW:
          bitOffset: 30
          bitWidth: 1
          access: read-only
        GPIO31_LEVEL_HIGH:
          bitOffset: 29
          bitWidth: 1
          access: read-only
        GPIO31_LEVEL_LOW:
          bitOffset: 28
          bitWidth: 1
          access: read-only
        GPIO30_EDGE_HIGH:
          bitOffset: 27
          bitWidth: 1
          access: read-only
        GPIO30_EDGE_LOW:
          bitOffset: 26
          bitWidth: 1
          access: read-only
        GPIO30_LEVEL_HIGH:
          bitOffset: 25
          bitWidth: 1
          access: read-only
        GPIO30_LEVEL_LOW:
          bitOffset: 24
          bitWidth: 1
          access: read-only
  DORMANT_WAKE_INTE3:
    _add:
        GPIO31_EDGE_HIGH:
          bitOffset: 31
          bitWidth: 1
          access: read-write
        GPIO31_EDGE_LOW:
          bitOffset: 30
          bitWidth: 1
          access: read-write
        GPIO31_LEVEL_HIGH:
          bitOffset: 29
          bitWidth: 1
          access: read-write
        GPIO31_LEVEL_LOW:
          bitOffset: 28
          bitWidth: 1
          access: read-write
        GPIO30_EDGE_HIGH:
          bitOffset: 27
          bitWidth: 1
          access: read-write
        GPIO30_EDGE_LOW:
          bitOffset: 26
          bitWidth: 1
          access: read-write
        GPIO30_LEVEL_HIGH:
          bitOffset: 25
          bitWidth: 1
          access: read-write
        GPIO30_LEVEL_LOW:
          bitOffset: 24
          bitWidth: 1
          access: read-write

  DORMANT_WAKE_INTF3:
    _add:
        GPIO31_EDGE_HIGH:
          bitOffset: 31
          bitWidth: 1
          access: read-write
        GPIO31_EDGE_LOW:
          bitOffset: 30
          bitWidth: 1
          access: read-write
        GPIO31_LEVEL_HIGH:
          bitOffset: 29
          bitWidth: 1
          access: read-write
        GPIO31_LEVEL_LOW:
          bitOffset: 28
          bitWidth: 1
          access: read-write
        GPIO30_EDGE_HIGH:
          bitOffset: 27
          bitWidth: 1
          access: read-write
        GPIO30_EDGE_LOW:
          bitOffset: 26
          bitWidth: 1
          access: read-write
        GPIO30_LEVEL_HIGH:
          bitOffset: 25
          bitWidth: 1
          access: read-write
        GPIO30_LEVEL_LOW:
          bitOffset: 24
          bitWidth: 1
          access: read-write

  DORMANT_WAKE_INTS3:
    _add:
        GPIO31_EDGE_HIGH:
          bitOffset: 31
          bitWidth: 1
          access: read-only
        GPIO31_EDGE_LOW:
          bitOffset: 30
          bitWidth: 1
          access: read-only
        GPIO31_LEVEL_HIGH:
          bitOffset: 29
          bitWidth: 1
          access: read-only
        GPIO31_LEVEL_LOW:
          bitOffset: 28
          bitWidth: 1
          access: read-only
        GPIO30_EDGE_HIGH:
          bitOffset: 27
          bitWidth: 1
          access: read-only
        GPIO30_EDGE_LOW:
          bitOffset: 26
          bitWidth: 1
          access: read-only
        GPIO30_LEVEL_HIGH:
          bitOffset: 25
          bitWidth: 1
          access: read-only
        GPIO30_LEVEL_LOW:
          bitOffset: 24
          bitWidth: 1
          access: read-only

  _array:
    "INTR*": {}
    "PROC0_INTE*": {}
    "PROC0_INTF*": {}
    "PROC0_INTS*": {}
    "PROC1_INTE*": {}
    "PROC1_INTF*": {}
    "PROC1_INTS*": {}
    "DORMANT_WAKE_INTE*": {}
    "DORMANT_WAKE_INTF*": {}
    "DORMANT_WAKE_INTS*": {}

  _cluster:
    "GPIO%s":
      "GPIO*_STATUS": {}
      "GPIO*_CTRL": {}

IO_QSPI:
  _cluster:
    "GPIO_QSPI%s":
      "GPIO_QSPI_*_STATUS":
        name: "GPIO_STATUS"
      "GPIO_QSPI_*_CTRL":
        name: "GPIO_CTRL"

PADS_BANK0:
  _array:
    "GPIO*": {}

USBCTRL_REGS:
  SIE_STATUS:
    LINE_STATE:
      SE0: [0, "SE0"]
      J: [1, "J"]
      K: [2, "K"]
      SE1: [3, "SE1"]

ROSC:
  _delete:
    # RP2040-E7: ROSC and XOSC COUNT registers are unreliable
    "COUNT":
    # RP2040-E10: BADWRITE field in ROSC STATUS register is unreliable
    "STATUS":

  # RP2040-E10: BADWRITE field in ROSC STATUS register is unreliable
  # We delete and add again to fix this
  _add:
    "STATUS":
      description: "Ring Oscillator Status"
      addressOffset: 0x0018
      resetValue: 0x00000000
      fields:
        "STABLE":
          description: "Oscillator is running and stable"
          bitOffset: 31
          bitWidth: 1
          access: "read-only"
        "DIV_RUNNING":
          description: "post-divider is running\n this resets to 0 but transitions to 1 during chip startup"
          bitOffset: 16
          bitWidth: 1
          access: "read-only"
        "ENABLED":
          description: "Oscillator is enabled but not necessarily running and stable\n this resets to 0 but transitions to 1 during chip startup"
          bitOffset: 12
          bitWidth: 1
          access: "read-only"

XOSC:
  _delete:
    # RP2040-E7: ROSC and XOSC COUNT registers are unreliable
    "COUNT":

USBCTRL_DPRAM:
  _modify:
    "EP1_IN_CONTROL":
      description: "-"
    "EP0_IN_BUFFER_CONTROL":
      description: "-"

  _array:
    "EP*_IN_BUFFER_CONTROL,EP*_OUT_BUFFER_CONTROL":
        _start_from_zero: true
        name: "EP_BUFFER_CONTROL%s"
    "EP*_IN_CONTROL,EP*_OUT_CONTROL":
        _start_from_zero: true
        name: "EP_CONTROL%s"
