../pdk/hd_primitives.v 
../pdk/hd_functional.v

../rtl/AHB_sys_0/AHBlite_sys_0.v 
../rtl/AHB_sys_0/AHBlite_bus0.v
../rtl/AHB_sys_0/AHBlite_GPIO.v
../rtl/AHB_sys_0/AHBlite_db_reg.v

#-y ../rtl/AHB_sys_0/APB_sys_0/
../rtl/AHB_sys_0/APB_sys_0/APB_WDT32.v
../rtl/AHB_sys_0/APB_sys_0/APB_TIMER32.v
../rtl/AHB_sys_0/APB_sys_0/APB_PWM32.v
../rtl/AHB_sys_0/APB_sys_0/AHB_2_APB.v
../rtl/AHB_sys_0/APB_sys_0/APB_bus0.v
../rtl/AHB_sys_0/APB_sys_0/APB_sys_0.v

#-y ../rtl/IPs
../rtl/IPs/TIMER32.v
../rtl/IPs/PWM32.v
../rtl/IPs/WDT32.v
../rtl/IPs/spi_master.v
../rtl/IPs/i2c_master.v
../rtl/IPs/GPIO.v
../rtl/IPs/APB_UART.v
../rtl/IPs/APB_SPI.v
../rtl/IPs/APB_I2C.v
../dv/DFFRAM_beh.v
../rtl/IPs/QSPI_XIP_CTRL.v
../rtl/IPs/AHBSRAM.v
../rtl/IPs/DFFRAM.v
../rtl/IPs/DFFRAMBB.v
+define+USE_DFFRAM_BEH=1
../rtl/IPs/RAM_3Kx32.v
../rtl/acc/AHB_SPM.v

+define+USE_DFFRAM_BEH=1
../rtl/soc_core.v

../rtl/ibex/ibex_wrapper.v
../rtl/ibex/ibex_alu.v
../rtl/ibex/ibex_branch_predict.v
../rtl/ibex/ibex_compressed_decoder.v
../rtl/ibex/ibex_controller.v
../rtl/ibex/ibex_core.v
../rtl/ibex/ibex_counter.v
../rtl/ibex/ibex_cs_registers.v
../rtl/ibex/ibex_csr.v
../rtl/ibex/ibex_decoder.v
../rtl/ibex/ibex_dummy_instr.v
../rtl/ibex/ibex_ex_block.v
../rtl/ibex/ibex_fetch_fifo.v
../rtl/ibex/ibex_icache.v
../rtl/ibex/ibex_id_stage.v
../rtl/ibex/ibex_if_stage.v
../rtl/ibex/ibex_load_store_unit.v
../rtl/ibex/ibex_multdiv_fast.v
../rtl/ibex/ibex_multdiv_slow.v
../rtl/ibex/ibex_pmp.v
../rtl/ibex/ibex_prefetch_buffer.v
../rtl/ibex/ibex_register_file_latch.v
../rtl/ibex/ibex_wb_stage.v
../rtl/ibex/prim_clock_gating.v 
../rtl/ibex/ibex_register_file_ff.v


IBEX_SoC_TB.v
sst26wf080b.v
23LC512.v 


