###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-05.ucsd.edu)
#  Generated on:      Sun Mar  9 14:21:59 2025
#  Design:            sram_w8
#  Command:           report_timing -max_paths 10 > ${design}.post_route.timing.rpt
###############################################################
Path 1: MET Setup Check with Pin Q_reg_79_/CP 
Endpoint:   Q_reg_79_/D (v) checked with  leading edge of 'CLK'
Beginpoint: A[0]        (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.170
- Setup                         0.178
+ Phase Shift                   2.000
+ CPPR Adjustment               0.000
= Required Time                 1.992
- Arrival Time                  1.692
= Slack Time                    0.300
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                |              |         |       |  Time   |   Time   | 
     |----------------+--------------+---------+-------+---------+----------| 
     |                | A[0] ^       |         |       |   0.200 |    0.500 | 
     | U683           | I ^ -> ZN v  | CKND0   | 0.039 |   0.239 |    0.539 | 
     | U687           | A2 v -> ZN ^ | CKND2D0 | 0.059 |   0.298 |    0.598 | 
     | U798           | A2 ^ -> ZN v | NR2D0   | 0.039 |   0.337 |    0.637 | 
     | FE_OFC17_n1064 | I v -> Z v   | CKBD3   | 0.239 |   0.576 |    0.876 | 
     | FE_OFC18_n1064 | I v -> Z v   | CKBD3   | 0.298 |   0.874 |    1.174 | 
     | U1017          | B1 v -> ZN ^ | AOI22D0 | 0.167 |   1.041 |    1.341 | 
     | U1278          | A4 ^ -> ZN v | ND4D0   | 0.651 |   1.692 |    1.992 | 
     | Q_reg_79_      | D v          | EDFQD1  | 0.000 |   1.692 |    1.992 | 
     +----------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin memory6_reg_7_/CP 
Endpoint:   memory6_reg_7_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]             (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.162
- Setup                         0.143
+ Phase Shift                   2.000
+ CPPR Adjustment               0.000
= Required Time                 2.019
- Arrival Time                  1.674
= Slack Time                    0.345
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                |              |         |       |  Time   |   Time   | 
     |----------------+--------------+---------+-------+---------+----------| 
     |                | A[0] v       |         |       |   0.200 |    0.545 | 
     | U683           | I v -> ZN ^  | CKND0   | 0.047 |   0.247 |    0.592 | 
     | U687           | A2 ^ -> ZN v | CKND2D0 | 0.059 |   0.306 |    0.651 | 
     | U798           | A2 v -> ZN ^ | NR2D0   | 0.072 |   0.378 |    0.723 | 
     | FE_OFC17_n1064 | I ^ -> Z ^   | CKBD3   | 0.276 |   0.654 |    0.999 | 
     | U1206          | A1 ^ -> ZN ^ | INR2D0  | 0.345 |   1.000 |    1.345 | 
     | FE_OFC23_N208  | I ^ -> Z ^   | CKBD6   | 0.282 |   1.281 |    1.626 | 
     | FE_OFC24_N208  | I ^ -> Z ^   | CKBD3   | 0.379 |   1.660 |    2.005 | 
     | memory6_reg_7_ | E ^          | EDFQD1  | 0.014 |   1.674 |    2.019 | 
     +----------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin memory6_reg_5_/CP 
Endpoint:   memory6_reg_5_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]             (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.163
- Setup                         0.143
+ Phase Shift                   2.000
+ CPPR Adjustment               0.000
= Required Time                 2.019
- Arrival Time                  1.674
= Slack Time                    0.346
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                |              |         |       |  Time   |   Time   | 
     |----------------+--------------+---------+-------+---------+----------| 
     |                | A[0] v       |         |       |   0.200 |    0.546 | 
     | U683           | I v -> ZN ^  | CKND0   | 0.047 |   0.247 |    0.592 | 
     | U687           | A2 ^ -> ZN v | CKND2D0 | 0.059 |   0.306 |    0.652 | 
     | U798           | A2 v -> ZN ^ | NR2D0   | 0.072 |   0.378 |    0.724 | 
     | FE_OFC17_n1064 | I ^ -> Z ^   | CKBD3   | 0.276 |   0.654 |    1.000 | 
     | U1206          | A1 ^ -> ZN ^ | INR2D0  | 0.345 |   1.000 |    1.345 | 
     | FE_OFC23_N208  | I ^ -> Z ^   | CKBD6   | 0.282 |   1.281 |    1.627 | 
     | FE_OFC24_N208  | I ^ -> Z ^   | CKBD3   | 0.379 |   1.660 |    2.006 | 
     | memory6_reg_5_ | E ^          | EDFQD1  | 0.014 |   1.674 |    2.019 | 
     +----------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin memory6_reg_40_/CP 
Endpoint:   memory6_reg_40_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.164
- Setup                         0.143
+ Phase Shift                   2.000
+ CPPR Adjustment               0.000
= Required Time                 2.020
- Arrival Time                  1.674
= Slack Time                    0.347
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[0] v       |         |       |   0.200 |    0.547 | 
     | U683            | I v -> ZN ^  | CKND0   | 0.047 |   0.247 |    0.594 | 
     | U687            | A2 ^ -> ZN v | CKND2D0 | 0.059 |   0.306 |    0.653 | 
     | U798            | A2 v -> ZN ^ | NR2D0   | 0.072 |   0.378 |    0.725 | 
     | FE_OFC17_n1064  | I ^ -> Z ^   | CKBD3   | 0.276 |   0.654 |    1.001 | 
     | U1206           | A1 ^ -> ZN ^ | INR2D0  | 0.345 |   1.000 |    1.346 | 
     | FE_OFC23_N208   | I ^ -> Z ^   | CKBD6   | 0.282 |   1.281 |    1.628 | 
     | FE_OFC24_N208   | I ^ -> Z ^   | CKBD3   | 0.379 |   1.660 |    2.007 | 
     | memory6_reg_40_ | E ^          | EDFQD1  | 0.013 |   1.674 |    2.020 | 
     +-----------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin memory6_reg_0_/CP 
Endpoint:   memory6_reg_0_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]             (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.164
- Setup                         0.143
+ Phase Shift                   2.000
+ CPPR Adjustment               0.000
= Required Time                 2.021
- Arrival Time                  1.673
= Slack Time                    0.348
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                |              |         |       |  Time   |   Time   | 
     |----------------+--------------+---------+-------+---------+----------| 
     |                | A[0] v       |         |       |   0.200 |    0.548 | 
     | U683           | I v -> ZN ^  | CKND0   | 0.047 |   0.247 |    0.594 | 
     | U687           | A2 ^ -> ZN v | CKND2D0 | 0.059 |   0.306 |    0.654 | 
     | U798           | A2 v -> ZN ^ | NR2D0   | 0.072 |   0.378 |    0.726 | 
     | FE_OFC17_n1064 | I ^ -> Z ^   | CKBD3   | 0.276 |   0.654 |    1.002 | 
     | U1206          | A1 ^ -> ZN ^ | INR2D0  | 0.345 |   0.999 |    1.347 | 
     | FE_OFC23_N208  | I ^ -> Z ^   | CKBD6   | 0.282 |   1.281 |    1.629 | 
     | FE_OFC24_N208  | I ^ -> Z ^   | CKBD3   | 0.379 |   1.660 |    2.008 | 
     | memory6_reg_0_ | E ^          | EDFQD1  | 0.013 |   1.673 |    2.021 | 
     +----------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin memory6_reg_41_/CP 
Endpoint:   memory6_reg_41_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.165
- Setup                         0.143
+ Phase Shift                   2.000
+ CPPR Adjustment               0.000
= Required Time                 2.022
- Arrival Time                  1.673
= Slack Time                    0.349
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[0] v       |         |       |   0.200 |    0.549 | 
     | U683            | I v -> ZN ^  | CKND0   | 0.047 |   0.247 |    0.596 | 
     | U687            | A2 ^ -> ZN v | CKND2D0 | 0.059 |   0.306 |    0.655 | 
     | U798            | A2 v -> ZN ^ | NR2D0   | 0.072 |   0.378 |    0.727 | 
     | FE_OFC17_n1064  | I ^ -> Z ^   | CKBD3   | 0.276 |   0.654 |    1.003 | 
     | U1206           | A1 ^ -> ZN ^ | INR2D0  | 0.345 |   1.000 |    1.348 | 
     | FE_OFC23_N208   | I ^ -> Z ^   | CKBD6   | 0.282 |   1.281 |    1.630 | 
     | FE_OFC24_N208   | I ^ -> Z ^   | CKBD3   | 0.379 |   1.660 |    2.009 | 
     | memory6_reg_41_ | E ^          | EDFQD1  | 0.013 |   1.673 |    2.022 | 
     +-----------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin memory6_reg_37_/CP 
Endpoint:   memory6_reg_37_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.165
- Setup                         0.143
+ Phase Shift                   2.000
+ CPPR Adjustment               0.000
= Required Time                 2.022
- Arrival Time                  1.673
= Slack Time                    0.349
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[0] v       |         |       |   0.200 |    0.549 | 
     | U683            | I v -> ZN ^  | CKND0   | 0.047 |   0.247 |    0.596 | 
     | U687            | A2 ^ -> ZN v | CKND2D0 | 0.059 |   0.306 |    0.655 | 
     | U798            | A2 v -> ZN ^ | NR2D0   | 0.072 |   0.378 |    0.727 | 
     | FE_OFC17_n1064  | I ^ -> Z ^   | CKBD3   | 0.276 |   0.654 |    1.003 | 
     | U1206           | A1 ^ -> ZN ^ | INR2D0  | 0.345 |   0.999 |    1.349 | 
     | FE_OFC23_N208   | I ^ -> Z ^   | CKBD6   | 0.282 |   1.281 |    1.630 | 
     | FE_OFC24_N208   | I ^ -> Z ^   | CKBD3   | 0.379 |   1.660 |    2.009 | 
     | memory6_reg_37_ | E ^          | EDFQD1  | 0.013 |   1.673 |    2.022 | 
     +-----------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin memory6_reg_57_/CP 
Endpoint:   memory6_reg_57_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.163
- Setup                         0.142
+ Phase Shift                   2.000
+ CPPR Adjustment               0.000
= Required Time                 2.021
- Arrival Time                  1.671
= Slack Time                    0.350
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[0] v       |         |       |   0.200 |    0.550 | 
     | U683            | I v -> ZN ^  | CKND0   | 0.047 |   0.247 |    0.597 | 
     | U687            | A2 ^ -> ZN v | CKND2D0 | 0.059 |   0.306 |    0.657 | 
     | U798            | A2 v -> ZN ^ | NR2D0   | 0.072 |   0.378 |    0.728 | 
     | FE_OFC17_n1064  | I ^ -> Z ^   | CKBD3   | 0.276 |   0.654 |    1.005 | 
     | U1206           | A1 ^ -> ZN ^ | INR2D0  | 0.345 |   0.999 |    1.350 | 
     | FE_OFC23_N208   | I ^ -> Z ^   | CKBD6   | 0.282 |   1.281 |    1.632 | 
     | FE_OFC24_N208   | I ^ -> Z ^   | CKBD3   | 0.379 |   1.660 |    2.010 | 
     | memory6_reg_57_ | E ^          | EDFQD1  | 0.011 |   1.671 |    2.021 | 
     +-----------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin memory6_reg_51_/CP 
Endpoint:   memory6_reg_51_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.165
- Setup                         0.142
+ Phase Shift                   2.000
+ CPPR Adjustment               0.000
= Required Time                 2.023
- Arrival Time                  1.672
= Slack Time                    0.351
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[0] v       |         |       |   0.200 |    0.551 | 
     | U683            | I v -> ZN ^  | CKND0   | 0.047 |   0.247 |    0.597 | 
     | U687            | A2 ^ -> ZN v | CKND2D0 | 0.059 |   0.306 |    0.657 | 
     | U798            | A2 v -> ZN ^ | NR2D0   | 0.072 |   0.378 |    0.729 | 
     | FE_OFC17_n1064  | I ^ -> Z ^   | CKBD3   | 0.276 |   0.654 |    1.005 | 
     | U1206           | A1 ^ -> ZN ^ | INR2D0  | 0.345 |   0.999 |    1.350 | 
     | FE_OFC23_N208   | I ^ -> Z ^   | CKBD6   | 0.282 |   1.281 |    1.632 | 
     | FE_OFC24_N208   | I ^ -> Z ^   | CKBD3   | 0.379 |   1.660 |    2.011 | 
     | memory6_reg_51_ | E ^          | EDFQD1  | 0.012 |   1.672 |    2.023 | 
     +-----------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin memory6_reg_71_/CP 
Endpoint:   memory6_reg_71_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.165
- Setup                         0.141
+ Phase Shift                   2.000
+ CPPR Adjustment               0.000
= Required Time                 2.023
- Arrival Time                  1.672
= Slack Time                    0.351
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[0] v       |         |       |   0.200 |    0.551 | 
     | U683            | I v -> ZN ^  | CKND0   | 0.047 |   0.247 |    0.598 | 
     | U687            | A2 ^ -> ZN v | CKND2D0 | 0.059 |   0.306 |    0.657 | 
     | U798            | A2 v -> ZN ^ | NR2D0   | 0.072 |   0.378 |    0.729 | 
     | FE_OFC17_n1064  | I ^ -> Z ^   | CKBD3   | 0.276 |   0.654 |    1.005 | 
     | U1206           | A1 ^ -> ZN ^ | INR2D0  | 0.345 |   0.999 |    1.350 | 
     | FE_OFC23_N208   | I ^ -> Z ^   | CKBD6   | 0.282 |   1.281 |    1.632 | 
     | FE_OFC24_N208   | I ^ -> Z ^   | CKBD3   | 0.379 |   1.660 |    2.011 | 
     | memory6_reg_71_ | E ^          | EDFQD1  | 0.012 |   1.672 |    2.023 | 
     +-----------------------------------------------------------------------+ 

