
*** Running vivado
    with args -log AXI_TOP_WRAPPER.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AXI_TOP_WRAPPER.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source AXI_TOP_WRAPPER.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/demon/INTERNSHIP/src_sim_vivado/ip_repo/tests_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top AXI_TOP_WRAPPER -part xc7z045ffg900-2 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19024 
WARNING: [Synth 8-2507] parameter declaration becomes local in AXI_MASTER with formal parameter declaration list [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER.v:87]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 726.996 ; gain = 246.391
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'AXI_TOP_WRAPPER' [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:1]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter SIZE_WIDTH bound to: 4 - type: integer 
	Parameter LEN_WIDTH bound to: 8 - type: integer 
	Parameter RESPONSE_WIDTH bound to: 3 - type: integer 
	Parameter AR_DEPTH bound to: 32 - type: integer 
	Parameter W_DEPTH bound to: 32 - type: integer 
	Parameter AW_DEPTH bound to: 32 - type: integer 
	Parameter R_DEPTH bound to: 32 - type: integer 
	Parameter ADDR_OFFSET bound to: 16'b1110000000000000 
	Parameter CONTL_REG_WIDTH bound to: 32 - type: integer 
	Parameter STATUS_REG_WIDTH bound to: 32 - type: integer 
	Parameter UART_TX_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter UART_RX_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter BASE_ADDRESS bound to: 16'b1110000100000000 
	Parameter START_OFFSET bound to: 16'b0000000000000000 
	Parameter END_OFFSET bound to: 16'b0000100000010000 
	Parameter OFFSET_START_BITS bound to: 8 - type: integer 
	Parameter CTRL_REG_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AXI_MASTER' [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER.v:23]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter SIZE_WIDTH bound to: 4 - type: integer 
	Parameter LEN_WIDTH bound to: 8 - type: integer 
	Parameter RESPONSE_WIDTH bound to: 3 - type: integer 
	Parameter IDEL bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter DATA bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER.v:141]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER.v:164]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER.v:194]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER.v:214]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER.v:236]
WARNING: [Synth 8-6014] Unused sequential element r_arlen_reg was removed.  [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER.v:221]
INFO: [Synth 8-6155] done synthesizing module 'AXI_MASTER' (1#1) [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER.v:23]
INFO: [Synth 8-6157] synthesizing module 'WRITE_BUFFER' [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/WRITE_BUFFER.v:23]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter SIZE_WIDTH bound to: 4 - type: integer 
	Parameter LEN_WIDTH bound to: 8 - type: integer 
	Parameter RESPONSE_WIDTH bound to: 3 - type: integer 
	Parameter W_DEPTH bound to: 32 - type: integer 
	Parameter AW_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AW_FIFO' [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AW_FIFO.v:1]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter SIZE_WIDTH bound to: 4 - type: integer 
	Parameter LEN_WIDTH bound to: 8 - type: integer 
	Parameter RESPONSE_WIDTH bound to: 3 - type: integer 
	Parameter AW_DEPTH bound to: 32 - type: integer 
	Parameter AW_FIFO_WIDTH bound to: 50 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIFO' [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/FIFO.v:23]
	Parameter DATA_WIDTH bound to: 50 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter BYTES bound to: 6 - type: integer 
	Parameter BYTE_POINTER_WIDTH bound to: 8 - type: integer 
	Parameter IDEL bound to: 2'b00 
	Parameter WRITE bound to: 2'b01 
	Parameter READ bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/FIFO.v:69]
INFO: [Synth 8-6155] done synthesizing module 'FIFO' (2#1) [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/FIFO.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AW_FIFO' (3#1) [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AW_FIFO.v:1]
INFO: [Synth 8-6157] synthesizing module 'W_FIFO' [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/W_FIFO.v:1]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter SIZE_WIDTH bound to: 4 - type: integer 
	Parameter LEN_WIDTH bound to: 8 - type: integer 
	Parameter RESPONSE_WIDTH bound to: 3 - type: integer 
	Parameter W_DEPTH bound to: 32 - type: integer 
	Parameter WDATA_FIFO_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIFO__parameterized0' [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/FIFO.v:23]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter BYTES bound to: 9 - type: integer 
	Parameter BYTE_POINTER_WIDTH bound to: 8 - type: integer 
	Parameter IDEL bound to: 2'b00 
	Parameter WRITE bound to: 2'b01 
	Parameter READ bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/FIFO.v:69]
INFO: [Synth 8-6155] done synthesizing module 'FIFO__parameterized0' (3#1) [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/FIFO.v:23]
INFO: [Synth 8-6155] done synthesizing module 'W_FIFO' (4#1) [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/W_FIFO.v:1]
INFO: [Synth 8-6155] done synthesizing module 'WRITE_BUFFER' (5#1) [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/WRITE_BUFFER.v:23]
INFO: [Synth 8-6157] synthesizing module 'READ_BUFFER' [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/READ_BUFFER.v:23]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter SIZE_WIDTH bound to: 4 - type: integer 
	Parameter LEN_WIDTH bound to: 8 - type: integer 
	Parameter RESPONSE_WIDTH bound to: 3 - type: integer 
	Parameter AR_DEPTH bound to: 32 - type: integer 
	Parameter R_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AR_FIFO' [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AR_FIFO.v:23]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter SIZE_WIDTH bound to: 4 - type: integer 
	Parameter LEN_WIDTH bound to: 8 - type: integer 
	Parameter RESPONSE_WIDTH bound to: 3 - type: integer 
	Parameter AR_DEPTH bound to: 32 - type: integer 
	Parameter AR_FIFO_WIDTH bound to: 50 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AR_FIFO' (6#1) [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AR_FIFO.v:23]
INFO: [Synth 8-6155] done synthesizing module 'READ_BUFFER' (7#1) [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/READ_BUFFER.v:23]
INFO: [Synth 8-6157] synthesizing module 'WRITE_BUFFER_CONTROLLER' [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/WRITE_BUFFER_CONTROLLER.v:23]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter SIZE_WIDTH bound to: 4 - type: integer 
	Parameter LEN_WIDTH bound to: 8 - type: integer 
	Parameter RESPONSE_WIDTH bound to: 3 - type: integer 
	Parameter AR_DEPTH bound to: 32 - type: integer 
	Parameter W_DEPTH bound to: 32 - type: integer 
	Parameter AW_DEPTH bound to: 32 - type: integer 
	Parameter R_DEPTH bound to: 32 - type: integer 
	Parameter ADDR_OFFSET bound to: 16'b1110000000000000 
	Parameter CONTL_REG_WIDTH bound to: 32 - type: integer 
	Parameter STATUS_REG_WIDTH bound to: 32 - type: integer 
	Parameter UART_TX_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter UART_RX_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter BASE_ADDRESS bound to: 16'b1110000100000000 
	Parameter START_OFFSET bound to: 16'b0000000000000000 
	Parameter END_OFFSET bound to: 16'b0000100000010000 
	Parameter OFFSET_START_BITS bound to: 8 - type: integer 
	Parameter DATA_BYTES bound to: 8 - type: integer 
	Parameter BYTES_WIDTH bound to: 3 - type: integer 
	Parameter ALIGN_BITS bound to: 2 - type: integer 
	Parameter AW_FIFO_WIDTH bound to: 50 - type: integer 
	Parameter STATUS_REG_ADDR bound to: 4 - type: integer 
	Parameter CTRL_REG_ADDR bound to: 8 - type: integer 
	Parameter INTRPT_REG_ADDR bound to: 12 - type: integer 
	Parameter TX_ADDRESS_OFFSET_START bound to: 16 - type: integer 
	Parameter TX_ADDRESS_OFFSET_END bound to: 272 - type: integer 
	Parameter TOTAL_BYTES bound to: 523 - type: integer 
	Parameter IDEL bound to: 3'b000 
	Parameter READ_TX_DATA bound to: 3'b001 
	Parameter DECODE bound to: 3'b010 
	Parameter SEND_DATA bound to: 3'b011 
	Parameter NEW_DATA bound to: 3'b100 
	Parameter ADDRESS_UPDATE bound to: 3'b101 
	Parameter STS bound to: 2'b01 
	Parameter CRTL bound to: 2'b10 
	Parameter INTRT bound to: 2'b11 
	Parameter SLVERR bound to: 3'b010 
	Parameter DECERR bound to: 3'b011 
	Parameter OKAY bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/WRITE_BUFFER_CONTROLLER.v:168]
INFO: [Synth 8-6155] done synthesizing module 'WRITE_BUFFER_CONTROLLER' (8#1) [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/WRITE_BUFFER_CONTROLLER.v:23]
INFO: [Synth 8-6157] synthesizing module 'READ_BUFFER_CONTROLLER' [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/READ_BUFFER_CONTROLLER.v:23]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter SIZE_WIDTH bound to: 4 - type: integer 
	Parameter LEN_WIDTH bound to: 8 - type: integer 
	Parameter RESPONSE_WIDTH bound to: 3 - type: integer 
	Parameter AR_DEPTH bound to: 32 - type: integer 
	Parameter W_DEPTH bound to: 32 - type: integer 
	Parameter AW_DEPTH bound to: 32 - type: integer 
	Parameter R_DEPTH bound to: 32 - type: integer 
	Parameter ADDR_OFFSET bound to: 16'b1110000000000000 
	Parameter CONTL_REG_WIDTH bound to: 32 - type: integer 
	Parameter STATUS_REG_WIDTH bound to: 32 - type: integer 
	Parameter UART_TX_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter UART_RX_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter BASE_ADDRESS bound to: 16'b1110000100000000 
	Parameter START_OFFSET bound to: 16'b0000000000000000 
	Parameter END_OFFSET bound to: 16'b0000100000010000 
	Parameter OFFSET_START_BITS bound to: 8 - type: integer 
	Parameter DATA_BYTES bound to: 8 - type: integer 
	Parameter BYTES_WIDTH bound to: 3 - type: integer 
	Parameter ALIGN_BITS bound to: 2 - type: integer 
	Parameter AW_FIFO_WIDTH bound to: 50 - type: integer 
	Parameter STATUS_REG_ADDR bound to: 4 - type: integer 
	Parameter CTRL_REG_ADDR bound to: 8 - type: integer 
	Parameter INTRPT_REG_ADDR bound to: 12 - type: integer 
	Parameter TX_ADDRESS_OFFSET_START bound to: 16 - type: integer 
	Parameter TX_ADDRESS_OFFSET_END bound to: 272 - type: integer 
	Parameter RX_ADDRESS_OFFSET_START bound to: 276 - type: integer 
	Parameter RX_ADDRESS_OFFSET_END bound to: 532 - type: integer 
	Parameter TOTAL_BYTES bound to: 523 - type: integer 
	Parameter IDEL bound to: 3'b000 
	Parameter READ_RX_ADDR bound to: 3'b001 
	Parameter DECODE bound to: 3'b010 
	Parameter READ_RX_DATA bound to: 3'b011 
	Parameter WRITE_BACK bound to: 3'b100 
	Parameter SEND_AXI bound to: 3'b101 
	Parameter STS bound to: 2'b01 
	Parameter CRTL bound to: 2'b10 
	Parameter INTRT bound to: 2'b11 
	Parameter SLVERR bound to: 3'b010 
	Parameter DECERR bound to: 3'b011 
	Parameter OKAY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'TIMER' [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/TIMER.v:1]
	Parameter COUNT bound to: 100000 - type: integer 
	Parameter IDEL bound to: 2'b00 
	Parameter BEGIN bound to: 2'b01 
	Parameter TRIGGER bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'TIMER' (9#1) [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/TIMER.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/READ_BUFFER_CONTROLLER.v:189]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/READ_BUFFER_CONTROLLER.v:282]
INFO: [Synth 8-6155] done synthesizing module 'READ_BUFFER_CONTROLLER' (10#1) [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/READ_BUFFER_CONTROLLER.v:23]
INFO: [Synth 8-6157] synthesizing module 'UART_CONTROLLER' [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:23]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter SIZE_WIDTH bound to: 4 - type: integer 
	Parameter LEN_WIDTH bound to: 8 - type: integer 
	Parameter RESPONSE_WIDTH bound to: 3 - type: integer 
	Parameter AR_DEPTH bound to: 32 - type: integer 
	Parameter W_DEPTH bound to: 32 - type: integer 
	Parameter AW_DEPTH bound to: 32 - type: integer 
	Parameter R_DEPTH bound to: 32 - type: integer 
	Parameter ADDR_OFFSET bound to: 16'b1110000000000000 
	Parameter CONTL_REG_WIDTH bound to: 32 - type: integer 
	Parameter STATUS_REG_WIDTH bound to: 32 - type: integer 
	Parameter UART_TX_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter UART_RX_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter CTRL_REG_WIDTH bound to: 32 - type: integer 
	Parameter IDEL bound to: 3'b000 
	Parameter DECODE bound to: 3'b001 
	Parameter DONE bound to: 2'b01 
	Parameter WRITE bound to: 2'b11 
	Parameter READ bound to: 2'b10 
	Parameter CR bound to: 8'b00000000 
	Parameter BAUD_GEN bound to: 8'b00000100 
	Parameter IER bound to: 8'b00001000 
	Parameter IDR bound to: 8'b00001100 
	Parameter IMR bound to: 8'b00010000 
	Parameter ISR bound to: 8'b00010100 
	Parameter TX bound to: 8'b00011000 
	Parameter RX bound to: 8'b00011100 
	Parameter CSR bound to: 8'b00100000 
	Parameter BYTES bound to: 8 - type: integer 
	Parameter READ_TX_FIFO bound to: 3'b001 
	Parameter START bound to: 3'b010 
	Parameter DATA bound to: 3'b011 
	Parameter PARITY bound to: 3'b100 
	Parameter STOP bound to: 3'b101 
INFO: [Synth 8-6157] synthesizing module 'UART_FIFO' [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_FIFO.v:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter BYTES bound to: 1 - type: integer 
	Parameter BYTE_POINTER_WIDTH bound to: 8 - type: integer 
	Parameter IDEL bound to: 2'b00 
	Parameter WRITE bound to: 2'b01 
	Parameter READ bound to: 2'b10 
	Parameter DONE bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'UART_FIFO' (11#1) [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_FIFO.v:23]
INFO: [Synth 8-6157] synthesizing module 'UART_FIFO__parameterized0' [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_FIFO.v:23]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter BYTES bound to: 8 - type: integer 
	Parameter BYTE_POINTER_WIDTH bound to: 8 - type: integer 
	Parameter IDEL bound to: 2'b00 
	Parameter WRITE bound to: 2'b01 
	Parameter READ bound to: 2'b10 
	Parameter DONE bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'UART_FIFO__parameterized0' (11#1) [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_FIFO.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:322]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:406]
WARNING: [Synth 8-6014] Unused sequential element r_IER_reg was removed.  [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:376]
WARNING: [Synth 8-6014] Unused sequential element r_IDR_reg was removed.  [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:381]
WARNING: [Synth 8-6014] Unused sequential element rx_rd_start_reg was removed.  [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:412]
WARNING: [Synth 8-6014] Unused sequential element frame_error_reg was removed.  [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:160]
WARNING: [Synth 8-6014] Unused sequential element parity_reg was removed.  [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:262]
WARNING: [Synth 8-3848] Net r_IMR in module/entity UART_CONTROLLER does not have driver. [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:151]
WARNING: [Synth 8-3848] Net r_ISR in module/entity UART_CONTROLLER does not have driver. [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:151]
WARNING: [Synth 8-3848] Net char_time_out in module/entity UART_CONTROLLER does not have driver. [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:59]
INFO: [Synth 8-6155] done synthesizing module 'UART_CONTROLLER' (12#1) [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'baud_rate' does not match port width (31) of module 'UART_CONTROLLER' [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:445]
WARNING: [Synth 8-7023] instance 'UART_CONTROL' of module 'UART_CONTROLLER' has 19 connections declared, but only 18 given [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:420]
INFO: [Synth 8-6157] synthesizing module 'BAUD_GENRATOR' [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/BAUD_GENRATOR.v:23]
	Parameter FREQNCY bound to: 70000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BAUD_GENRATOR' (13#1) [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/BAUD_GENRATOR.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'baud_rate' does not match port width (31) of module 'BAUD_GENRATOR' [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:455]
WARNING: [Synth 8-3848] Net wr_r_fifo_ready in module/entity AXI_TOP_WRAPPER does not have driver. [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:59]
WARNING: [Synth 8-3848] Net r_full in module/entity AXI_TOP_WRAPPER does not have driver. [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:60]
WARNING: [Synth 8-3848] Net r_empty in module/entity AXI_TOP_WRAPPER does not have driver. [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:61]
INFO: [Synth 8-6155] done synthesizing module 'AXI_TOP_WRAPPER' (14#1) [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:1]
WARNING: [Synth 8-3331] design UART_CONTROLLER has unconnected port char_time_out
WARNING: [Synth 8-3331] design READ_BUFFER_CONTROLLER has unconnected port arfull
WARNING: [Synth 8-3331] design READ_BUFFER_CONTROLLER has unconnected port ar_addr_out[49]
WARNING: [Synth 8-3331] design READ_BUFFER_CONTROLLER has unconnected port ar_addr_out[48]
WARNING: [Synth 8-3331] design READ_BUFFER_CONTROLLER has unconnected port ar_addr_out[35]
WARNING: [Synth 8-3331] design READ_BUFFER_CONTROLLER has unconnected port ar_addr_out[34]
WARNING: [Synth 8-3331] design READ_BUFFER_CONTROLLER has unconnected port ar_addr_out[33]
WARNING: [Synth 8-3331] design READ_BUFFER_CONTROLLER has unconnected port ar_addr_out[32]
WARNING: [Synth 8-3331] design WRITE_BUFFER_CONTROLLER has unconnected port awfull
WARNING: [Synth 8-3331] design WRITE_BUFFER_CONTROLLER has unconnected port w_full
WARNING: [Synth 8-3331] design WRITE_BUFFER_CONTROLLER has unconnected port out_wdata[71]
WARNING: [Synth 8-3331] design WRITE_BUFFER_CONTROLLER has unconnected port out_wdata[70]
WARNING: [Synth 8-3331] design WRITE_BUFFER_CONTROLLER has unconnected port out_wdata[69]
WARNING: [Synth 8-3331] design WRITE_BUFFER_CONTROLLER has unconnected port out_wdata[68]
WARNING: [Synth 8-3331] design WRITE_BUFFER_CONTROLLER has unconnected port out_wdata[67]
WARNING: [Synth 8-3331] design WRITE_BUFFER_CONTROLLER has unconnected port out_wdata[66]
WARNING: [Synth 8-3331] design WRITE_BUFFER_CONTROLLER has unconnected port out_wdata[65]
WARNING: [Synth 8-3331] design WRITE_BUFFER_CONTROLLER has unconnected port out_wdata[64]
WARNING: [Synth 8-3331] design W_FIFO has unconnected port wlast
WARNING: [Synth 8-3331] design AXI_MASTER has unconnected port bresp[2]
WARNING: [Synth 8-3331] design AXI_MASTER has unconnected port bresp[1]
WARNING: [Synth 8-3331] design AXI_MASTER has unconnected port bresp[0]
WARNING: [Synth 8-3331] design AXI_MASTER has unconnected port bid[3]
WARNING: [Synth 8-3331] design AXI_MASTER has unconnected port bid[2]
WARNING: [Synth 8-3331] design AXI_MASTER has unconnected port bid[1]
WARNING: [Synth 8-3331] design AXI_MASTER has unconnected port bid[0]
WARNING: [Synth 8-3331] design AXI_TOP_WRAPPER has unconnected port r_full
WARNING: [Synth 8-3331] design AXI_TOP_WRAPPER has unconnected port r_empty
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 785.141 ; gain = 304.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 785.141 ; gain = 304.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 785.141 ; gain = 304.535
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'AXI_MASTER'
INFO: [Synth 8-802] inferred FSM for state register 'ar_state_reg' in module 'AXI_MASTER'
INFO: [Synth 8-802] inferred FSM for state register 'b_state_reg' in module 'AXI_MASTER'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_reg' in module 'AXI_MASTER'
INFO: [Synth 8-802] inferred FSM for state register 'aw_state_reg' in module 'AXI_MASTER'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'FIFO'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'FIFO__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'TIMER'
INFO: [Synth 8-802] inferred FSM for state register 'read_state_reg' in module 'READ_BUFFER_CONTROLLER'
INFO: [Synth 8-802] inferred FSM for state register 'axi_read_state_reg' in module 'READ_BUFFER_CONTROLLER'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'UART_FIFO'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'UART_FIFO__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'uart_tx_state_reg' in module 'UART_CONTROLLER'
INFO: [Synth 8-802] inferred FSM for state register 'uart_rx_state_reg' in module 'UART_CONTROLLER'
INFO: [Synth 8-802] inferred FSM for state register 'rx_fifo_state_reg' in module 'UART_CONTROLLER'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDEL |                                1 |                               00
                   START |                                0 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'aw_state_reg' using encoding 'sequential' in module 'AXI_MASTER'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDEL |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_reg' using encoding 'sequential' in module 'AXI_MASTER'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDEL |                                0 |                               00
                   START |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'b_state_reg' using encoding 'sequential' in module 'AXI_MASTER'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDEL |                                1 |                               00
                   START |                                0 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ar_state_reg' using encoding 'sequential' in module 'AXI_MASTER'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDEL |                                0 |                               00
                   START |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'AXI_MASTER'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDEL |                                0 |                               00
                    READ |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'FIFO'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDEL |                                0 |                               00
                    READ |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'FIFO__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDEL |                              001 |                               00
                   BEGIN |                              010 |                               01
                 TRIGGER |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'TIMER'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDEL |                                0 |                              000
                SEND_AXI |                                1 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_read_state_reg' using encoding 'sequential' in module 'READ_BUFFER_CONTROLLER'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDEL |                            00001 |                              000
            READ_RX_ADDR |                            00010 |                              001
                  DECODE |                            00100 |                              010
            READ_RX_DATA |                            01000 |                              011
              WRITE_BACK |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_state_reg' using encoding 'one-hot' in module 'READ_BUFFER_CONTROLLER'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDEL |                              001 |                               00
                    READ |                              010 |                               10
                    DONE |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'one-hot' in module 'UART_FIFO'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDEL |                              001 |                               00
                    READ |                              010 |                               10
                    DONE |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'one-hot' in module 'UART_FIFO__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDEL |                           000001 |                              000
            READ_TX_FIFO |                           000010 |                              001
                   START |                           000100 |                              010
                    DATA |                           001000 |                              011
                  PARITY |                           010000 |                              100
                    STOP |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'uart_tx_state_reg' using encoding 'one-hot' in module 'UART_CONTROLLER'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDEL |                               00 |                              000
                    DATA |                               01 |                              011
                  PARITY |                               10 |                              100
                    STOP |                               11 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'uart_rx_state_reg' using encoding 'sequential' in module 'UART_CONTROLLER'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDEL |                                0 |                               00
                   WRITE |                                1 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_fifo_state_reg' using encoding 'sequential' in module 'UART_CONTROLLER'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 826.215 ; gain = 345.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 10    
	   3 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 6     
+---Registers : 
	               72 Bit    Registers := 1     
	               64 Bit    Registers := 4     
	               50 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 9     
	                6 Bit    Registers := 5     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 11    
+---Multipliers : 
	                 9x32  Multipliers := 1     
	                 8x32  Multipliers := 1     
	                 5x31  Multipliers := 1     
+---RAMs : 
	               2K Bit         RAMs := 2     
	               1K Bit         RAMs := 2     
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   5 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     18 Bit        Muxes := 2     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   3 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   6 Input      6 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 13    
	   7 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   9 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 11    
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 121   
	   3 Input      1 Bit        Muxes := 12    
	   7 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AXI_MASTER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 2     
Module FIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               50 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module FIFO__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               72 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module WRITE_BUFFER_CONTROLLER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                 9x32  Multipliers := 1     
	                 8x32  Multipliers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 12    
Module TIMER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   3 Input     18 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
Module READ_BUFFER_CONTROLLER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 5     
Module UART_FIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 2     
Module UART_FIFO__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 2     
Module UART_CONTROLLER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 5     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 7     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 34    
	   6 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module BAUD_GENRATOR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 5x31  Multipliers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'beat_count_reg[3:0]' into 'beat_count_reg[3:0]' [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/WRITE_BUFFER_CONTROLLER.v:134]
DSP Report: Generating DSP state3, operation Mode is: (D+(A:0x1))*B.
DSP Report: operator state3 is absorbed into DSP state3.
DSP Report: operator state4 is absorbed into DSP state3.
DSP Report: Generating DSP r_addr2, operation Mode is: C+A*B.
DSP Report: operator r_addr2 is absorbed into DSP r_addr2.
DSP Report: operator r_addr3 is absorbed into DSP r_addr2.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/BAUD_GENRATOR.v:35]
DSP Report: Generating DSP uart_divisor0, operation Mode is: A*B.
DSP Report: operator uart_divisor0 is absorbed into DSP uart_divisor0.
DSP Report: operator uart_divisor0 is absorbed into DSP uart_divisor0.
DSP Report: Generating DSP uart_divisor0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator uart_divisor0 is absorbed into DSP uart_divisor0.
DSP Report: operator uart_divisor0 is absorbed into DSP uart_divisor0.
WARNING: [Synth 8-3331] design UART_CONTROLLER has unconnected port char_time_out
WARNING: [Synth 8-3331] design READ_BUFFER_CONTROLLER has unconnected port arfull
WARNING: [Synth 8-3331] design READ_BUFFER_CONTROLLER has unconnected port ar_addr_out[49]
WARNING: [Synth 8-3331] design READ_BUFFER_CONTROLLER has unconnected port ar_addr_out[48]
WARNING: [Synth 8-3331] design READ_BUFFER_CONTROLLER has unconnected port ar_addr_out[35]
WARNING: [Synth 8-3331] design READ_BUFFER_CONTROLLER has unconnected port ar_addr_out[34]
WARNING: [Synth 8-3331] design READ_BUFFER_CONTROLLER has unconnected port ar_addr_out[33]
WARNING: [Synth 8-3331] design READ_BUFFER_CONTROLLER has unconnected port ar_addr_out[32]
WARNING: [Synth 8-3331] design WRITE_BUFFER_CONTROLLER has unconnected port awfull
WARNING: [Synth 8-3331] design WRITE_BUFFER_CONTROLLER has unconnected port w_full
WARNING: [Synth 8-3331] design WRITE_BUFFER_CONTROLLER has unconnected port out_wdata[71]
WARNING: [Synth 8-3331] design WRITE_BUFFER_CONTROLLER has unconnected port out_wdata[70]
WARNING: [Synth 8-3331] design WRITE_BUFFER_CONTROLLER has unconnected port out_wdata[69]
WARNING: [Synth 8-3331] design WRITE_BUFFER_CONTROLLER has unconnected port out_wdata[68]
WARNING: [Synth 8-3331] design WRITE_BUFFER_CONTROLLER has unconnected port out_wdata[67]
WARNING: [Synth 8-3331] design WRITE_BUFFER_CONTROLLER has unconnected port out_wdata[66]
WARNING: [Synth 8-3331] design WRITE_BUFFER_CONTROLLER has unconnected port out_wdata[65]
WARNING: [Synth 8-3331] design WRITE_BUFFER_CONTROLLER has unconnected port out_wdata[64]
WARNING: [Synth 8-3331] design W_FIFO has unconnected port wlast
WARNING: [Synth 8-3331] design AXI_MASTER has unconnected port bresp[2]
WARNING: [Synth 8-3331] design AXI_MASTER has unconnected port bresp[1]
WARNING: [Synth 8-3331] design AXI_MASTER has unconnected port bresp[0]
WARNING: [Synth 8-3331] design AXI_MASTER has unconnected port bid[3]
WARNING: [Synth 8-3331] design AXI_MASTER has unconnected port bid[2]
WARNING: [Synth 8-3331] design AXI_MASTER has unconnected port bid[1]
WARNING: [Synth 8-3331] design AXI_MASTER has unconnected port bid[0]
WARNING: [Synth 8-3331] design AXI_TOP_WRAPPER has unconnected port r_full
WARNING: [Synth 8-3331] design AXI_TOP_WRAPPER has unconnected port r_empty
INFO: [Synth 8-3886] merging instance 'UART_CONTROL/TxFIFO/rd_pointer_reg_rep[0]' (FDCE) to 'UART_CONTROL/TxFIFO/rd_pointer_reg[0]'
INFO: [Synth 8-3886] merging instance 'UART_CONTROL/TxFIFO/rd_pointer_reg_rep[1]' (FDCE) to 'UART_CONTROL/TxFIFO/rd_pointer_reg[1]'
INFO: [Synth 8-3886] merging instance 'UART_CONTROL/TxFIFO/rd_pointer_reg_rep[2]' (FDCE) to 'UART_CONTROL/TxFIFO/rd_pointer_reg[2]'
INFO: [Synth 8-3886] merging instance 'UART_CONTROL/TxFIFO/rd_pointer_reg_rep[3]' (FDCE) to 'UART_CONTROL/TxFIFO/rd_pointer_reg[3]'
INFO: [Synth 8-3886] merging instance 'UART_CONTROL/TxFIFO/rd_pointer_reg_rep[4]' (FDCE) to 'UART_CONTROL/TxFIFO/rd_pointer_reg[4]'
INFO: [Synth 8-3886] merging instance 'BAUD_CLK_GEN/u_counter_reg[5]' (FDC) to 'BAUD_CLK_GEN/u_counter_reg[15]'
INFO: [Synth 8-3886] merging instance 'BAUD_CLK_GEN/u_counter_reg[6]' (FDC) to 'BAUD_CLK_GEN/u_counter_reg[15]'
INFO: [Synth 8-3886] merging instance 'BAUD_CLK_GEN/u_counter_reg[7]' (FDC) to 'BAUD_CLK_GEN/u_counter_reg[15]'
INFO: [Synth 8-3886] merging instance 'BAUD_CLK_GEN/u_counter_reg[8]' (FDC) to 'BAUD_CLK_GEN/u_counter_reg[15]'
INFO: [Synth 8-3886] merging instance 'BAUD_CLK_GEN/u_counter_reg[9]' (FDC) to 'BAUD_CLK_GEN/u_counter_reg[15]'
INFO: [Synth 8-3886] merging instance 'BAUD_CLK_GEN/u_counter_reg[10]' (FDC) to 'BAUD_CLK_GEN/u_counter_reg[15]'
INFO: [Synth 8-3886] merging instance 'BAUD_CLK_GEN/u_counter_reg[11]' (FDC) to 'BAUD_CLK_GEN/u_counter_reg[15]'
INFO: [Synth 8-3886] merging instance 'BAUD_CLK_GEN/u_counter_reg[12]' (FDC) to 'BAUD_CLK_GEN/u_counter_reg[15]'
INFO: [Synth 8-3886] merging instance 'BAUD_CLK_GEN/u_counter_reg[13]' (FDC) to 'BAUD_CLK_GEN/u_counter_reg[15]'
INFO: [Synth 8-3886] merging instance 'BAUD_CLK_GEN/u_counter_reg[14]' (FDC) to 'BAUD_CLK_GEN/u_counter_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BAUD_CLK_GEN/\u_counter_reg[15] )
INFO: [Synth 8-3886] merging instance 'UART_CONTROL/RxFIFO/rd_pointer_reg_rep[0]' (FDCE) to 'UART_CONTROL/RxFIFO/rd_pointer_reg[0]'
INFO: [Synth 8-3886] merging instance 'UART_CONTROL/RxFIFO/rd_pointer_reg_rep[1]' (FDCE) to 'UART_CONTROL/RxFIFO/rd_pointer_reg[1]'
INFO: [Synth 8-3886] merging instance 'UART_CONTROL/RxFIFO/rd_pointer_reg_rep[2]' (FDCE) to 'UART_CONTROL/RxFIFO/rd_pointer_reg[2]'
INFO: [Synth 8-3886] merging instance 'UART_CONTROL/RxFIFO/rd_pointer_reg_rep[3]' (FDCE) to 'UART_CONTROL/RxFIFO/rd_pointer_reg[3]'
INFO: [Synth 8-3886] merging instance 'UART_CONTROL/RxFIFO/rd_pointer_reg_rep[4]' (FDCE) to 'UART_CONTROL/RxFIFO/rd_pointer_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UART_CONTROL/TxFIFO/\wr_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (WRT_BUFFER_INST/W_FIFO_INST/W_FIFO_INST/\wr_pointer_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UART_CONTROL/RxFIFO/\wr_state_reg[1] )
INFO: [Synth 8-3886] merging instance 'UART_CONTROL/rx_action_state_reg[2]' (FDRE) to 'UART_CONTROL/rx_action_state_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UART_CONTROL/\rx_action_state_reg[1] )
INFO: [Synth 8-3886] merging instance 'UART_CONTROL/tx_action_state_reg[1]' (FDRE) to 'UART_CONTROL/tx_action_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UART_CONTROL/\tx_action_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UART_CONTROL/TxFIFO/\rd_pointer_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UART_CONTROL/TxFIFO/\wr_pointer_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (WRT_BUFFER_INST/W_FIFO_INST/W_FIFO_INST/\wr_state_reg[1] )
INFO: [Synth 8-3886] merging instance 'read_buffer_ctrl_inst/rresp_reg[0]' (FDE) to 'read_buffer_ctrl_inst/rresp_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (read_buffer_ctrl_inst/\rresp_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FIFO:/\wr_pointer_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FIFO:/\wr_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UART_CONTROL/RxFIFO/\rd_pointer_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UART_CONTROL/RxFIFO/\wr_pointer_reg[5] )
INFO: [Synth 8-3886] merging instance 'WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/sync_1_reg[32]' (FDE) to 'WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/sync_1_reg[36]'
INFO: [Synth 8-3886] merging instance 'WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/sync_1_reg[33]' (FDE) to 'WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/sync_1_reg[37]'
INFO: [Synth 8-3886] merging instance 'WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/sync_1_reg[34]' (FDE) to 'WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/sync_1_reg[38]'
INFO: [Synth 8-3886] merging instance 'WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/sync_1_reg[35]' (FDE) to 'WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/sync_1_reg[39]'
INFO: [Synth 8-3886] merging instance 'INST_READ_BUFFER/AR_FIFO_INST_READ_BUFFER/ARFIFO/sync_1_reg[32]' (FDE) to 'INST_READ_BUFFER/AR_FIFO_INST_READ_BUFFER/ARFIFO/sync_1_reg[36]'
INFO: [Synth 8-3886] merging instance 'INST_READ_BUFFER/AR_FIFO_INST_READ_BUFFER/ARFIFO/sync_1_reg[33]' (FDE) to 'INST_READ_BUFFER/AR_FIFO_INST_READ_BUFFER/ARFIFO/sync_1_reg[37]'
INFO: [Synth 8-3886] merging instance 'INST_READ_BUFFER/AR_FIFO_INST_READ_BUFFER/ARFIFO/sync_1_reg[34]' (FDE) to 'INST_READ_BUFFER/AR_FIFO_INST_READ_BUFFER/ARFIFO/sync_1_reg[38]'
INFO: [Synth 8-3886] merging instance 'INST_READ_BUFFER/AR_FIFO_INST_READ_BUFFER/ARFIFO/sync_1_reg[35]' (FDE) to 'INST_READ_BUFFER/AR_FIFO_INST_READ_BUFFER/ARFIFO/sync_1_reg[39]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1073.797 ; gain = 593.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+----------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                             | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|FIFO:                                   | mem_reg    | 32 x 50(NO_CHANGE)     | W |   | 32 x 50(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|WRT_BUFFER_INST/W_FIFO_INST/W_FIFO_INST | mem_reg    | 32 x 72(NO_CHANGE)     | W |   | 32 x 72(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FIFO:                                   | mem_reg    | 32 x 50(NO_CHANGE)     | W |   | 32 x 50(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|UART_CONTROL/RxFIFO                     | mem_reg    | 32 x 64(NO_CHANGE)     | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+----------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+--------------------+------------+-----------+----------------------+-------------+
|Module Name         | RTL Object | Inference | Size (Depth x Width) | Primitives  | 
+--------------------+------------+-----------+----------------------+-------------+
|UART_CONTROL/TxFIFO | mem_reg    | Implied   | 32 x 8               | RAM32M x 2	 | 
+--------------------+------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|WRITE_BUFFER_CONTROLLER | (D+(A:0x1))*B  | 1      | 16     | -      | 8      | 25     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|WRITE_BUFFER_CONTROLLER | C+A*B          | 16     | 8      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|BAUD_GENRATOR           | A*B            | 18     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|BAUD_GENRATOR           | (PCIN>>17)+A*B | 15     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1073.797 ; gain = 593.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+----------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                             | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|FIFO:                                   | mem_reg    | 32 x 50(NO_CHANGE)     | W |   | 32 x 50(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|WRT_BUFFER_INST/W_FIFO_INST/W_FIFO_INST | mem_reg    | 32 x 72(NO_CHANGE)     | W |   | 32 x 72(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FIFO:                                   | mem_reg    | 32 x 50(NO_CHANGE)     | W |   | 32 x 50(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|UART_CONTROL/RxFIFO                     | mem_reg    | 32 x 64(NO_CHANGE)     | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+----------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+--------------------+------------+-----------+----------------------+-------------+
|Module Name         | RTL Object | Inference | Size (Depth x Width) | Primitives  | 
+--------------------+------------+-----------+----------------------+-------------+
|UART_CONTROL/TxFIFO | mem_reg    | Implied   | 32 x 8               | RAM32M x 2	 | 
+--------------------+------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'WRT_BUFFER_INST/W_FIFO_INST/W_FIFO_INST/rd_pointer_reg_rep[0]' (FDRE) to 'WRT_BUFFER_INST/W_FIFO_INST/W_FIFO_INST/rd_pointer_reg[0]'
INFO: [Synth 8-3886] merging instance 'WRT_BUFFER_INST/W_FIFO_INST/W_FIFO_INST/rd_pointer_reg_rep[1]' (FDRE) to 'WRT_BUFFER_INST/W_FIFO_INST/W_FIFO_INST/rd_pointer_reg[1]'
INFO: [Synth 8-3886] merging instance 'WRT_BUFFER_INST/W_FIFO_INST/W_FIFO_INST/rd_pointer_reg_rep[2]' (FDRE) to 'WRT_BUFFER_INST/W_FIFO_INST/W_FIFO_INST/rd_pointer_reg[2]'
INFO: [Synth 8-3886] merging instance 'WRT_BUFFER_INST/W_FIFO_INST/W_FIFO_INST/rd_pointer_reg_rep[3]' (FDRE) to 'WRT_BUFFER_INST/W_FIFO_INST/W_FIFO_INST/rd_pointer_reg[3]'
INFO: [Synth 8-3886] merging instance 'WRT_BUFFER_INST/W_FIFO_INST/W_FIFO_INST/rd_pointer_reg_rep[4]' (FDRE) to 'WRT_BUFFER_INST/W_FIFO_INST/W_FIFO_INST/rd_pointer_reg[4]'
INFO: [Synth 8-3886] merging instance 'WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/rd_pointer_reg_rep[0]' (FDRE) to 'WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/rd_pointer_reg[0]'
INFO: [Synth 8-3886] merging instance 'WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/rd_pointer_reg_rep[1]' (FDRE) to 'WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/rd_pointer_reg[1]'
INFO: [Synth 8-3886] merging instance 'WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/rd_pointer_reg_rep[2]' (FDRE) to 'WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/rd_pointer_reg[2]'
INFO: [Synth 8-3886] merging instance 'WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/rd_pointer_reg_rep[3]' (FDRE) to 'WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/rd_pointer_reg[3]'
INFO: [Synth 8-3886] merging instance 'WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/rd_pointer_reg_rep[4]' (FDRE) to 'WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/rd_pointer_reg[4]'
INFO: [Synth 8-3886] merging instance 'INST_READ_BUFFER/AR_FIFO_INST_READ_BUFFER/ARFIFO/rd_pointer_reg_rep[0]' (FDRE) to 'INST_READ_BUFFER/AR_FIFO_INST_READ_BUFFER/ARFIFO/rd_pointer_reg[0]'
INFO: [Synth 8-3886] merging instance 'INST_READ_BUFFER/AR_FIFO_INST_READ_BUFFER/ARFIFO/rd_pointer_reg_rep[1]' (FDRE) to 'INST_READ_BUFFER/AR_FIFO_INST_READ_BUFFER/ARFIFO/rd_pointer_reg[1]'
INFO: [Synth 8-3886] merging instance 'INST_READ_BUFFER/AR_FIFO_INST_READ_BUFFER/ARFIFO/rd_pointer_reg_rep[2]' (FDRE) to 'INST_READ_BUFFER/AR_FIFO_INST_READ_BUFFER/ARFIFO/rd_pointer_reg[2]'
INFO: [Synth 8-3886] merging instance 'INST_READ_BUFFER/AR_FIFO_INST_READ_BUFFER/ARFIFO/rd_pointer_reg_rep[3]' (FDRE) to 'INST_READ_BUFFER/AR_FIFO_INST_READ_BUFFER/ARFIFO/rd_pointer_reg[3]'
INFO: [Synth 8-3886] merging instance 'INST_READ_BUFFER/AR_FIFO_INST_READ_BUFFER/ARFIFO/rd_pointer_reg_rep[4]' (FDRE) to 'INST_READ_BUFFER/AR_FIFO_INST_READ_BUFFER/ARFIFO/rd_pointer_reg[4]'
INFO: [Synth 8-7053] The timing for the instance WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance WRT_BUFFER_INST/W_FIFO_INST/W_FIFO_INST/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance INST_READ_BUFFER/AR_FIFO_INST_READ_BUFFER/ARFIFO/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance UART_CONTROL/RxFIFO/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1073.797 ; gain = 593.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin read_buffer_ctrl_inst:wr_r_fifo_ready to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1073.797 ; gain = 593.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1073.797 ; gain = 593.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1073.797 ; gain = 593.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |   455|
|3     |DSP48E1  |     4|
|4     |LUT1     |   140|
|5     |LUT2     |   494|
|6     |LUT3     |  1443|
|7     |LUT4     |   216|
|8     |LUT5     |    88|
|9     |LUT6     |   145|
|10    |RAM32M   |     2|
|11    |RAMB36E1 |     4|
|12    |FDCE     |   204|
|13    |FDPE     |     4|
|14    |FDRE     |   523|
|15    |FDSE     |     4|
|16    |IBUF     |   123|
|17    |OBUF     |   283|
|18    |OBUFT    |     3|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------+--------------------------+------+
|      |Instance                     |Module                    |Cells |
+------+-----------------------------+--------------------------+------+
|1     |top                          |                          |  4137|
|2     |  master_inst                |AXI_MASTER                |   217|
|3     |  WRT_BUFFER_INST            |WRITE_BUFFER              |   196|
|4     |    AW_FIFO_INST             |AW_FIFO                   |    85|
|5     |      AWFIFO                 |FIFO__1                   |    85|
|6     |    W_FIFO_INST              |W_FIFO                    |   111|
|7     |      W_FIFO_INST            |FIFO__parameterized0      |   111|
|8     |  INST_READ_BUFFER           |READ_BUFFER               |    86|
|9     |    AR_FIFO_INST_READ_BUFFER |AR_FIFO                   |    86|
|10    |      ARFIFO                 |FIFO                      |    86|
|11    |  WRITE_CONTROL              |WRITE_BUFFER_CONTROLLER   |   208|
|12    |  read_buffer_ctrl_inst      |READ_BUFFER_CONTROLLER    |   111|
|13    |    WRITE_CNTRL_TIMER        |TIMER                     |    57|
|14    |  UART_CONTROL               |UART_CONTROLLER           |   838|
|15    |    TxFIFO                   |UART_FIFO                 |    83|
|16    |    RxFIFO                   |UART_FIFO__parameterized0 |   195|
|17    |  BAUD_CLK_GEN               |BAUD_GENRATOR             |  2070|
+------+-----------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1073.797 ; gain = 593.191
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 73 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1073.797 ; gain = 593.191
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1073.797 ; gain = 593.191
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1074.043 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 465 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1178.312 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
152 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1178.312 ; gain = 703.324
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1178.312 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.runs/synth_3/AXI_TOP_WRAPPER.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AXI_TOP_WRAPPER_utilization_synth.rpt -pb AXI_TOP_WRAPPER_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun  9 15:51:16 2025...
