Command: /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/build/./simv +vcs+lic+wait -l vcs.log +vcs+initreg+0
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP2_Full64; Runtime version O-2018.09-SP2_Full64;  Apr  1 23:01 2022

Loops: 100, Iterations: 1, Duration: 5.4 sec.
C Converted Double Precision Whetstones: 1.87 MIPS

Finished : minstret = 1831590, mcycle = 5359943
TEST_PASSED
$finish called from file "/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/testbench/tb_top.sv", line 353.
$finish at simulation time             53599490
           V C S   S i m u l a t i o n   R e p o r t 
Time: 53599490 ns
CPU Time:    433.660 seconds;       Data structure size:   2.5Mb
Fri Apr  1 23:08:49 2022
