// Seed: 3891732925
module module_0 (
    output tri0 id_0,
    output wand id_1,
    output wire id_2,
    output wor id_3,
    input wor id_4,
    input supply0 id_5,
    input wor id_6
);
  assign id_2 = id_5;
  assign id_2 = -1;
  assign id_2 = id_6 === id_4;
endmodule
module module_1 #(
    parameter id_15 = 32'd20
) (
    input tri0 id_0,
    output wand id_1,
    input wand id_2,
    input supply1 id_3,
    input tri id_4,
    input wand id_5,
    input tri id_6,
    input wire id_7,
    input tri0 id_8,
    input tri1 id_9,
    input supply0 id_10,
    input supply0 id_11,
    input supply1 id_12,
    input tri1 id_13,
    output logic id_14,
    output wand _id_15,
    input tri1 id_16,
    output uwire id_17
);
  logic [id_15  ===  1 : -1 'b0] id_19;
  ;
  logic id_20 = -1;
  wire  id_21;
  ;
  initial id_14 = #1 -1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_17,
      id_1,
      id_6,
      id_6,
      id_6
  );
  assign modCall_1.id_5 = 0;
endmodule
