DECL|CTRL|member|__IOM uint32_t CTRL; /**< Control Register */
DECL|IEN|member|__IOM uint32_t IEN; /**< Interrupt Enable Register */
DECL|IFC|member|__IOM uint32_t IFC; /**< Interrupt Flag Clear Register */
DECL|IFS|member|__IOM uint32_t IFS; /**< Interrupt Flag Set Register */
DECL|IF|member|__IM uint32_t IF; /**< Interrupt Flag Register */
DECL|INPUTSEL|member|__IOM uint32_t INPUTSEL; /**< Input Selection Register */
DECL|STATUS|member|__IM uint32_t STATUS; /**< Status Register */
DECL|VCMP_CTRL_BIASPROG_DEFAULT|macro|VCMP_CTRL_BIASPROG_DEFAULT
DECL|VCMP_CTRL_EN_DEFAULT|macro|VCMP_CTRL_EN_DEFAULT
DECL|VCMP_CTRL_EN|macro|VCMP_CTRL_EN
DECL|VCMP_CTRL_HALFBIAS_DEFAULT|macro|VCMP_CTRL_HALFBIAS_DEFAULT
DECL|VCMP_CTRL_HALFBIAS|macro|VCMP_CTRL_HALFBIAS
DECL|VCMP_CTRL_HYSTEN_DEFAULT|macro|VCMP_CTRL_HYSTEN_DEFAULT
DECL|VCMP_CTRL_HYSTEN|macro|VCMP_CTRL_HYSTEN
DECL|VCMP_CTRL_IFALL_DEFAULT|macro|VCMP_CTRL_IFALL_DEFAULT
DECL|VCMP_CTRL_IFALL|macro|VCMP_CTRL_IFALL
DECL|VCMP_CTRL_INACTVAL_DEFAULT|macro|VCMP_CTRL_INACTVAL_DEFAULT
DECL|VCMP_CTRL_INACTVAL|macro|VCMP_CTRL_INACTVAL
DECL|VCMP_CTRL_IRISE_DEFAULT|macro|VCMP_CTRL_IRISE_DEFAULT
DECL|VCMP_CTRL_IRISE|macro|VCMP_CTRL_IRISE
DECL|VCMP_CTRL_WARMTIME_128CYCLES|macro|VCMP_CTRL_WARMTIME_128CYCLES
DECL|VCMP_CTRL_WARMTIME_16CYCLES|macro|VCMP_CTRL_WARMTIME_16CYCLES
DECL|VCMP_CTRL_WARMTIME_256CYCLES|macro|VCMP_CTRL_WARMTIME_256CYCLES
DECL|VCMP_CTRL_WARMTIME_32CYCLES|macro|VCMP_CTRL_WARMTIME_32CYCLES
DECL|VCMP_CTRL_WARMTIME_4CYCLES|macro|VCMP_CTRL_WARMTIME_4CYCLES
DECL|VCMP_CTRL_WARMTIME_512CYCLES|macro|VCMP_CTRL_WARMTIME_512CYCLES
DECL|VCMP_CTRL_WARMTIME_64CYCLES|macro|VCMP_CTRL_WARMTIME_64CYCLES
DECL|VCMP_CTRL_WARMTIME_8CYCLES|macro|VCMP_CTRL_WARMTIME_8CYCLES
DECL|VCMP_CTRL_WARMTIME_DEFAULT|macro|VCMP_CTRL_WARMTIME_DEFAULT
DECL|VCMP_IEN_EDGE_DEFAULT|macro|VCMP_IEN_EDGE_DEFAULT
DECL|VCMP_IEN_EDGE|macro|VCMP_IEN_EDGE
DECL|VCMP_IEN_WARMUP_DEFAULT|macro|VCMP_IEN_WARMUP_DEFAULT
DECL|VCMP_IEN_WARMUP|macro|VCMP_IEN_WARMUP
DECL|VCMP_IFC_EDGE_DEFAULT|macro|VCMP_IFC_EDGE_DEFAULT
DECL|VCMP_IFC_EDGE|macro|VCMP_IFC_EDGE
DECL|VCMP_IFC_WARMUP_DEFAULT|macro|VCMP_IFC_WARMUP_DEFAULT
DECL|VCMP_IFC_WARMUP|macro|VCMP_IFC_WARMUP
DECL|VCMP_IFS_EDGE_DEFAULT|macro|VCMP_IFS_EDGE_DEFAULT
DECL|VCMP_IFS_EDGE|macro|VCMP_IFS_EDGE
DECL|VCMP_IFS_WARMUP_DEFAULT|macro|VCMP_IFS_WARMUP_DEFAULT
DECL|VCMP_IFS_WARMUP|macro|VCMP_IFS_WARMUP
DECL|VCMP_IF_EDGE_DEFAULT|macro|VCMP_IF_EDGE_DEFAULT
DECL|VCMP_IF_EDGE|macro|VCMP_IF_EDGE
DECL|VCMP_IF_WARMUP_DEFAULT|macro|VCMP_IF_WARMUP_DEFAULT
DECL|VCMP_IF_WARMUP|macro|VCMP_IF_WARMUP
DECL|VCMP_INPUTSEL_LPREF_DEFAULT|macro|VCMP_INPUTSEL_LPREF_DEFAULT
DECL|VCMP_INPUTSEL_LPREF|macro|VCMP_INPUTSEL_LPREF
DECL|VCMP_INPUTSEL_TRIGLEVEL_DEFAULT|macro|VCMP_INPUTSEL_TRIGLEVEL_DEFAULT
DECL|VCMP_STATUS_VCMPACT_DEFAULT|macro|VCMP_STATUS_VCMPACT_DEFAULT
DECL|VCMP_STATUS_VCMPACT|macro|VCMP_STATUS_VCMPACT
DECL|VCMP_STATUS_VCMPOUT_DEFAULT|macro|VCMP_STATUS_VCMPOUT_DEFAULT
DECL|VCMP_STATUS_VCMPOUT|macro|VCMP_STATUS_VCMPOUT
DECL|VCMP_TypeDef|typedef|} VCMP_TypeDef; /** @} */
DECL|_VCMP_CTRL_BIASPROG_DEFAULT|macro|_VCMP_CTRL_BIASPROG_DEFAULT
DECL|_VCMP_CTRL_BIASPROG_MASK|macro|_VCMP_CTRL_BIASPROG_MASK
DECL|_VCMP_CTRL_BIASPROG_SHIFT|macro|_VCMP_CTRL_BIASPROG_SHIFT
DECL|_VCMP_CTRL_EN_DEFAULT|macro|_VCMP_CTRL_EN_DEFAULT
DECL|_VCMP_CTRL_EN_MASK|macro|_VCMP_CTRL_EN_MASK
DECL|_VCMP_CTRL_EN_SHIFT|macro|_VCMP_CTRL_EN_SHIFT
DECL|_VCMP_CTRL_HALFBIAS_DEFAULT|macro|_VCMP_CTRL_HALFBIAS_DEFAULT
DECL|_VCMP_CTRL_HALFBIAS_MASK|macro|_VCMP_CTRL_HALFBIAS_MASK
DECL|_VCMP_CTRL_HALFBIAS_SHIFT|macro|_VCMP_CTRL_HALFBIAS_SHIFT
DECL|_VCMP_CTRL_HYSTEN_DEFAULT|macro|_VCMP_CTRL_HYSTEN_DEFAULT
DECL|_VCMP_CTRL_HYSTEN_MASK|macro|_VCMP_CTRL_HYSTEN_MASK
DECL|_VCMP_CTRL_HYSTEN_SHIFT|macro|_VCMP_CTRL_HYSTEN_SHIFT
DECL|_VCMP_CTRL_IFALL_DEFAULT|macro|_VCMP_CTRL_IFALL_DEFAULT
DECL|_VCMP_CTRL_IFALL_MASK|macro|_VCMP_CTRL_IFALL_MASK
DECL|_VCMP_CTRL_IFALL_SHIFT|macro|_VCMP_CTRL_IFALL_SHIFT
DECL|_VCMP_CTRL_INACTVAL_DEFAULT|macro|_VCMP_CTRL_INACTVAL_DEFAULT
DECL|_VCMP_CTRL_INACTVAL_MASK|macro|_VCMP_CTRL_INACTVAL_MASK
DECL|_VCMP_CTRL_INACTVAL_SHIFT|macro|_VCMP_CTRL_INACTVAL_SHIFT
DECL|_VCMP_CTRL_IRISE_DEFAULT|macro|_VCMP_CTRL_IRISE_DEFAULT
DECL|_VCMP_CTRL_IRISE_MASK|macro|_VCMP_CTRL_IRISE_MASK
DECL|_VCMP_CTRL_IRISE_SHIFT|macro|_VCMP_CTRL_IRISE_SHIFT
DECL|_VCMP_CTRL_MASK|macro|_VCMP_CTRL_MASK
DECL|_VCMP_CTRL_RESETVALUE|macro|_VCMP_CTRL_RESETVALUE
DECL|_VCMP_CTRL_WARMTIME_128CYCLES|macro|_VCMP_CTRL_WARMTIME_128CYCLES
DECL|_VCMP_CTRL_WARMTIME_16CYCLES|macro|_VCMP_CTRL_WARMTIME_16CYCLES
DECL|_VCMP_CTRL_WARMTIME_256CYCLES|macro|_VCMP_CTRL_WARMTIME_256CYCLES
DECL|_VCMP_CTRL_WARMTIME_32CYCLES|macro|_VCMP_CTRL_WARMTIME_32CYCLES
DECL|_VCMP_CTRL_WARMTIME_4CYCLES|macro|_VCMP_CTRL_WARMTIME_4CYCLES
DECL|_VCMP_CTRL_WARMTIME_512CYCLES|macro|_VCMP_CTRL_WARMTIME_512CYCLES
DECL|_VCMP_CTRL_WARMTIME_64CYCLES|macro|_VCMP_CTRL_WARMTIME_64CYCLES
DECL|_VCMP_CTRL_WARMTIME_8CYCLES|macro|_VCMP_CTRL_WARMTIME_8CYCLES
DECL|_VCMP_CTRL_WARMTIME_DEFAULT|macro|_VCMP_CTRL_WARMTIME_DEFAULT
DECL|_VCMP_CTRL_WARMTIME_MASK|macro|_VCMP_CTRL_WARMTIME_MASK
DECL|_VCMP_CTRL_WARMTIME_SHIFT|macro|_VCMP_CTRL_WARMTIME_SHIFT
DECL|_VCMP_IEN_EDGE_DEFAULT|macro|_VCMP_IEN_EDGE_DEFAULT
DECL|_VCMP_IEN_EDGE_MASK|macro|_VCMP_IEN_EDGE_MASK
DECL|_VCMP_IEN_EDGE_SHIFT|macro|_VCMP_IEN_EDGE_SHIFT
DECL|_VCMP_IEN_MASK|macro|_VCMP_IEN_MASK
DECL|_VCMP_IEN_RESETVALUE|macro|_VCMP_IEN_RESETVALUE
DECL|_VCMP_IEN_WARMUP_DEFAULT|macro|_VCMP_IEN_WARMUP_DEFAULT
DECL|_VCMP_IEN_WARMUP_MASK|macro|_VCMP_IEN_WARMUP_MASK
DECL|_VCMP_IEN_WARMUP_SHIFT|macro|_VCMP_IEN_WARMUP_SHIFT
DECL|_VCMP_IFC_EDGE_DEFAULT|macro|_VCMP_IFC_EDGE_DEFAULT
DECL|_VCMP_IFC_EDGE_MASK|macro|_VCMP_IFC_EDGE_MASK
DECL|_VCMP_IFC_EDGE_SHIFT|macro|_VCMP_IFC_EDGE_SHIFT
DECL|_VCMP_IFC_MASK|macro|_VCMP_IFC_MASK
DECL|_VCMP_IFC_RESETVALUE|macro|_VCMP_IFC_RESETVALUE
DECL|_VCMP_IFC_WARMUP_DEFAULT|macro|_VCMP_IFC_WARMUP_DEFAULT
DECL|_VCMP_IFC_WARMUP_MASK|macro|_VCMP_IFC_WARMUP_MASK
DECL|_VCMP_IFC_WARMUP_SHIFT|macro|_VCMP_IFC_WARMUP_SHIFT
DECL|_VCMP_IFS_EDGE_DEFAULT|macro|_VCMP_IFS_EDGE_DEFAULT
DECL|_VCMP_IFS_EDGE_MASK|macro|_VCMP_IFS_EDGE_MASK
DECL|_VCMP_IFS_EDGE_SHIFT|macro|_VCMP_IFS_EDGE_SHIFT
DECL|_VCMP_IFS_MASK|macro|_VCMP_IFS_MASK
DECL|_VCMP_IFS_RESETVALUE|macro|_VCMP_IFS_RESETVALUE
DECL|_VCMP_IFS_WARMUP_DEFAULT|macro|_VCMP_IFS_WARMUP_DEFAULT
DECL|_VCMP_IFS_WARMUP_MASK|macro|_VCMP_IFS_WARMUP_MASK
DECL|_VCMP_IFS_WARMUP_SHIFT|macro|_VCMP_IFS_WARMUP_SHIFT
DECL|_VCMP_IF_EDGE_DEFAULT|macro|_VCMP_IF_EDGE_DEFAULT
DECL|_VCMP_IF_EDGE_MASK|macro|_VCMP_IF_EDGE_MASK
DECL|_VCMP_IF_EDGE_SHIFT|macro|_VCMP_IF_EDGE_SHIFT
DECL|_VCMP_IF_MASK|macro|_VCMP_IF_MASK
DECL|_VCMP_IF_RESETVALUE|macro|_VCMP_IF_RESETVALUE
DECL|_VCMP_IF_WARMUP_DEFAULT|macro|_VCMP_IF_WARMUP_DEFAULT
DECL|_VCMP_IF_WARMUP_MASK|macro|_VCMP_IF_WARMUP_MASK
DECL|_VCMP_IF_WARMUP_SHIFT|macro|_VCMP_IF_WARMUP_SHIFT
DECL|_VCMP_INPUTSEL_LPREF_DEFAULT|macro|_VCMP_INPUTSEL_LPREF_DEFAULT
DECL|_VCMP_INPUTSEL_LPREF_MASK|macro|_VCMP_INPUTSEL_LPREF_MASK
DECL|_VCMP_INPUTSEL_LPREF_SHIFT|macro|_VCMP_INPUTSEL_LPREF_SHIFT
DECL|_VCMP_INPUTSEL_MASK|macro|_VCMP_INPUTSEL_MASK
DECL|_VCMP_INPUTSEL_RESETVALUE|macro|_VCMP_INPUTSEL_RESETVALUE
DECL|_VCMP_INPUTSEL_TRIGLEVEL_DEFAULT|macro|_VCMP_INPUTSEL_TRIGLEVEL_DEFAULT
DECL|_VCMP_INPUTSEL_TRIGLEVEL_MASK|macro|_VCMP_INPUTSEL_TRIGLEVEL_MASK
DECL|_VCMP_INPUTSEL_TRIGLEVEL_SHIFT|macro|_VCMP_INPUTSEL_TRIGLEVEL_SHIFT
DECL|_VCMP_STATUS_MASK|macro|_VCMP_STATUS_MASK
DECL|_VCMP_STATUS_RESETVALUE|macro|_VCMP_STATUS_RESETVALUE
DECL|_VCMP_STATUS_VCMPACT_DEFAULT|macro|_VCMP_STATUS_VCMPACT_DEFAULT
DECL|_VCMP_STATUS_VCMPACT_MASK|macro|_VCMP_STATUS_VCMPACT_MASK
DECL|_VCMP_STATUS_VCMPACT_SHIFT|macro|_VCMP_STATUS_VCMPACT_SHIFT
DECL|_VCMP_STATUS_VCMPOUT_DEFAULT|macro|_VCMP_STATUS_VCMPOUT_DEFAULT
DECL|_VCMP_STATUS_VCMPOUT_MASK|macro|_VCMP_STATUS_VCMPOUT_MASK
DECL|_VCMP_STATUS_VCMPOUT_SHIFT|macro|_VCMP_STATUS_VCMPOUT_SHIFT
