// Seed: 2050203870
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    input wor id_2,
    input wire id_3,
    input supply1 id_4,
    output supply0 id_5
    , id_18,
    output tri1 id_6,
    input uwire id_7,
    input tri1 id_8,
    input supply0 id_9,
    input wand id_10,
    output wand id_11,
    output wor id_12,
    output tri0 id_13,
    input uwire id_14,
    input wor id_15,
    input uwire id_16
);
  wire id_19;
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_27 = 32'd86,
    parameter id_31 = 32'd2,
    parameter id_42 = 32'd25
) (
    output tri0 id_0,
    output wire id_1,
    output wor id_2,
    output tri id_3,
    output tri0 id_4,
    output wire id_5,
    output supply1 id_6,
    input tri1 id_7,
    input tri1 id_8,
    input supply1 id_9,
    input supply0 id_10,
    input wand id_11,
    output tri1 id_12,
    input supply1 id_13,
    output supply0 id_14,
    input wand id_15,
    input wand id_16,
    output tri0 id_17,
    output tri1 id_18,
    output tri id_19,
    output supply1 id_20,
    input tri id_21,
    input wor id_22,
    output supply1 id_23,
    input wand id_24,
    input wor id_25,
    output wor id_26,
    input uwire _id_27,
    input supply1 id_28,
    input tri id_29,
    input wand id_30,
    input supply0 _id_31,
    output wor id_32,
    input tri id_33,
    inout wire id_34,
    input wire id_35,
    output supply0 id_36,
    input supply0 id_37,
    input tri1 id_38,
    output uwire id_39,
    input supply0 id_40,
    input uwire id_41,
    input tri1 _id_42,
    input wire id_43
);
  wire id_45[id_27 : id_31  **  id_42], id_46, id_47, id_48, id_49;
  module_0 modCall_1 (
      id_41,
      id_23,
      id_22,
      id_16,
      id_21,
      id_18,
      id_39,
      id_37,
      id_8,
      id_43,
      id_30,
      id_3,
      id_32,
      id_1,
      id_11,
      id_21,
      id_16
  );
endmodule
