// Seed: 1775076060
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  assign module_1.id_14 = 0;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  always disable id_7;
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    output wor id_2,
    output supply1 id_3,
    output tri0 id_4,
    output wand id_5,
    input wor id_6,
    output tri0 id_7,
    input tri1 id_8,
    input tri0 id_9,
    output wire id_10,
    output wand id_11,
    input tri0 id_12,
    input supply0 id_13,
    input supply1 id_14,
    input tri1 id_15,
    output wor id_16
);
  logic [1 : -1] id_18;
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18
  );
endmodule
