
---------- Begin Simulation Statistics ----------
final_tick                               158819802000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 320127                       # Simulator instruction rate (inst/s)
host_mem_usage                                 696284                       # Number of bytes of host memory used
host_op_rate                                   320755                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   312.38                       # Real time elapsed on the host
host_tick_rate                              508424577                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.158820                       # Number of seconds simulated
sim_ticks                                158819802000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.615957                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095594                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103673                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81389                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728283                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             999                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              707                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478409                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65364                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.588198                       # CPI: cycles per instruction
system.cpu.discardedOps                        190035                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42609162                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402792                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001180                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        26667369                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.629644                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        158819802                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132152433                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       208732                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        421858                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          382                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           74                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       360187                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       176174                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       722783                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         176248                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 158819802000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              74696                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       158223                       # Transaction distribution
system.membus.trans_dist::CleanEvict            50442                       # Transaction distribution
system.membus.trans_dist::ReadExReq            138497                       # Transaction distribution
system.membus.trans_dist::ReadExResp           138497                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         74696                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       635051                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 635051                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     47541248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                47541248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            213193                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  213193    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              213193                       # Request fanout histogram
system.membus.respLayer1.occupancy         2011509000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1687642000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 158819802000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            147722                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       460686                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           79                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          248285                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           214876                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          214875                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           443                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       147279                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          965                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1084415                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1085380                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        66816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85070976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85137792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          348865                       # Total snoops (count)
system.tol2bus.snoopTraffic                  20252544                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           711463                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.248370                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.432308                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 534831     75.17%     75.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 176558     24.82%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     74      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             711463                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1932951000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1810774995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2215000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 158819802000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   37                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               149363                       # number of demand (read+write) hits
system.l2.demand_hits::total                   149400                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  37                       # number of overall hits
system.l2.overall_hits::.cpu.data              149363                       # number of overall hits
system.l2.overall_hits::total                  149400                       # number of overall hits
system.l2.demand_misses::.cpu.inst                406                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             212792                       # number of demand (read+write) misses
system.l2.demand_misses::total                 213198                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               406                       # number of overall misses
system.l2.overall_misses::.cpu.data            212792                       # number of overall misses
system.l2.overall_misses::total                213198                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     43445000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  24632278000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24675723000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     43445000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  24632278000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24675723000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              443                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           362155                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               362598                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             443                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          362155                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              362598                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.916479                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.587572                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.587973                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.916479                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.587572                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.587973                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 107007.389163                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 115757.537877                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115740.874680                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 107007.389163                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 115757.537877                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115740.874680                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              158223                       # number of writebacks
system.l2.writebacks::total                    158223                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           406                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        212787                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            213193                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          406                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       212787                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           213193                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35325000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  20376073000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20411398000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35325000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  20376073000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  20411398000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.916479                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.587558                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.587960                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.916479                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.587558                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.587960                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 87007.389163                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 95758.072627                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95741.408020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 87007.389163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 95758.072627                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95741.408020                       # average overall mshr miss latency
system.l2.replacements                         348865                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       302463                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           302463                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       302463                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       302463                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           73                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               73                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           73                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           73                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        36049                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         36049                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             76379                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 76379                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          138497                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              138497                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  16410638000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16410638000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        214876                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            214876                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.644544                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.644544                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 118490.927601                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118490.927601                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       138497                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         138497                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13640698000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13640698000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.644544                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.644544                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 98490.927601                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98490.927601                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             37                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 37                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          406                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              406                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     43445000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     43445000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.916479                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.916479                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 107007.389163                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 107007.389163                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          406                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          406                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35325000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35325000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.916479                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.916479                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 87007.389163                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87007.389163                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         72984                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             72984                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        74295                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           74295                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   8221640000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8221640000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       147279                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        147279                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.504451                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.504451                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 110662.090316                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110662.090316                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        74290                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        74290                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6735375000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6735375000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.504417                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.504417                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90663.279042                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90663.279042                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 158819802000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4039.208965                       # Cycle average of tags in use
system.l2.tags.total_refs                      686347                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    352961                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.944541                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1042.783608                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        13.177939                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2983.247418                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.254586                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.728332                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986135                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          439                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2149                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1367                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1797763                       # Number of tag accesses
system.l2.tags.data_accesses                  1797763                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 158819802000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       27236736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           27288704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     20252544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20252544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          212787                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              213193                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       158223                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             158223                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            327214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         171494585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             171821798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       327214                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           327214                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      127519011                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            127519011                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      127519011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           327214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        171494585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            299340809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    316365.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       812.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    423001.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.020663458500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        18501                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        18501                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              813068                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             298510                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      213193                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     158223                       # Number of write requests accepted
system.mem_ctrls.readBursts                    426386                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   316446                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2573                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    81                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             27881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             25760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             27296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             27985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             27123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            24269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            23181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            25336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            27011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            24983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            26408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             21022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             21025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             18708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             21318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             18577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             20576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            18628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            20126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            18120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            19700                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9786878500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2119065000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17733372250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     23092.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41842.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   300101                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  211937                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                426386                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               316446                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  189514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  200572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   22421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   11296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  18971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  21844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  19350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       228106                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    207.659246                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   156.521198                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.409413                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        13127      5.75%      5.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       174964     76.70%     82.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16626      7.29%     89.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4207      1.84%     91.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1360      0.60%     92.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1438      0.63%     92.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          884      0.39%     93.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          961      0.42%     93.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14539      6.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       228106                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        18501                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.906708                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.434898                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     28.618283                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          18236     98.57%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          114      0.62%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           81      0.44%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           15      0.08%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           44      0.24%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            3      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         18501                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        18501                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.098751                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.058770                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.182224                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9226     49.87%     49.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              178      0.96%     50.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8039     43.45%     94.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              185      1.00%     95.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              848      4.58%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               25      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         18501                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               27124032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  164672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                20246016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                27288704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             20252544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       170.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       127.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    171.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    127.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  158819708000                       # Total gap between requests
system.mem_ctrls.avgGap                     427605.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        51968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     27072064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     20246016                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 327213.605265670805                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 170457736.749980330467                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 127477907.320398241282                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          812                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       425574                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       316446                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26902000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  17706470250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3764939424000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33130.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41606.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11897573.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            782008500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            415620810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1472953440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          799411680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12536812080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      33025439760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      33175907520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        82208153790                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        517.619042                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  85899183000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5303220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  67617399000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            846761160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            450041460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1553071380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          851904000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12536812080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      33341614200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      32909655360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        82489859640                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        519.392787                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  85208838000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5303220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  68307744000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    158819802000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 158819802000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050260                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050260                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050260                       # number of overall hits
system.cpu.icache.overall_hits::total         8050260                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          443                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            443                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          443                       # number of overall misses
system.cpu.icache.overall_misses::total           443                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     46502000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46502000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     46502000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46502000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8050703                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8050703                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8050703                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8050703                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000055                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000055                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000055                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000055                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 104970.654628                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 104970.654628                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 104970.654628                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 104970.654628                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           79                       # number of writebacks
system.cpu.icache.writebacks::total                79                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          443                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          443                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          443                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          443                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     45616000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     45616000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     45616000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     45616000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000055                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000055                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 102970.654628                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 102970.654628                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 102970.654628                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 102970.654628                       # average overall mshr miss latency
system.cpu.icache.replacements                     79                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050260                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050260                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          443                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           443                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     46502000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46502000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8050703                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8050703                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 104970.654628                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 104970.654628                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          443                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          443                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     45616000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     45616000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 102970.654628                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 102970.654628                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 158819802000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           315.971060                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8050703                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               443                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18173.144470                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   315.971060                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.308565                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.308565                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          364                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          364                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.355469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8051146                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8051146                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 158819802000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 158819802000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 158819802000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51687066                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51687066                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51687673                       # number of overall hits
system.cpu.dcache.overall_hits::total        51687673                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       391630                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         391630                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       399442                       # number of overall misses
system.cpu.dcache.overall_misses::total        399442                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  32356822000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32356822000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  32356822000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32356822000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52078696                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52078696                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52087115                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52087115                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007520                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007520                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007669                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007669                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 82620.897275                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82620.897275                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81005.057055                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81005.057055                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       302463                       # number of writebacks
system.cpu.dcache.writebacks::total            302463                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        33425                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        33425                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        33425                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        33425                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       358205                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       358205                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       362155                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       362155                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  28528146000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  28528146000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  28965729000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  28965729000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006878                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006878                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006953                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006953                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 79641.953630                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79641.953630                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79981.579710                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79981.579710                       # average overall mshr miss latency
system.cpu.dcache.replacements                 360106                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40981727                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40981727                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       146877                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        146877                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10295809000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10295809000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41128604                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41128604                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003571                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003571                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70098.170578                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70098.170578                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3460                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3460                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       143417                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       143417                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9820413000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9820413000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003487                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003487                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68474.539281                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68474.539281                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10705339                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10705339                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       244753                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       244753                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  22061013000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22061013000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022352                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022352                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 90135.822646                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 90135.822646                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        29965                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        29965                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       214788                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       214788                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  18707733000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18707733000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019615                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019615                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 87098.594894                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87098.594894                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          607                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           607                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7812                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7812                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.927901                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.927901                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3950                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3950                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    437583000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    437583000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469177                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469177                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 110780.506329                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 110780.506329                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 158819802000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2019.782676                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52049903                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            362154                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            143.723121                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2019.782676                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.986222                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986222                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          389                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1177                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          380                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52449345                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52449345                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 158819802000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 158819802000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
