digraph test {
    "Input,32,A" [style=filled, color=yellow];
    "Input,2,ALUOp" [style=filled, color=yellow];
    "Input,32,B" [style=filled, color=yellow];
    "Output,32,Result" [style=filled, color=green];
    "Wire,32,_00_" [style=filled, color=orange];
    "Wire,32,_01_" [style=filled, color=orange];
    "Wire,1,_02_" [style=filled, color=orange];
    "Wire,1,_03_" [style=filled, color=orange];
    "Wire,1,_04_" [style=filled, color=orange];
    "Wire,32,_05_" [style=filled, color=orange];
    "Wire,32,_06_" [style=filled, color=orange];
    "Wire,32,_07_" [style=filled, color=orange];
    "Wire,32,_08_" [style=filled, color=orange];
    "Add,Null,Add_1" [style=filled, color=pink];
    "BitAnd,Null,BitAnd_1" [style=filled, color=pink];
    "Eq,Null,Eq_1" [style=filled, color=pink];
    "Const,2,Constant_2'H1" [style=filled, color=grey];
    "Eq,Null,Eq_2" [style=filled, color=pink];
    "Const,2,Constant_2'H2" [style=filled, color=grey];
    "LNot,Null,LNot_1" [style=filled, color=pink];
    "Mod,Null,Mod_1" [style=filled, color=pink];
    "Cond,Null,Cond_1" [style=filled, color=pink];
    "Cond,Null,Cond_2" [style=filled, color=pink];
    "Cond,Null,Cond_3" [style=filled, color=pink];
    "Sub,Null,Sub_1" [style=filled, color=pink];
    "Input,32,A" -> "Add,Null,Add_1" [label="1"];
    "Input,32,A" -> "BitAnd,Null,BitAnd_1" [label="1"];
    "Input,32,A" -> "Mod,Null,Mod_1" [label="1"];
    "Input,32,A" -> "Sub,Null,Sub_1" [label="1"];
    "Input,2,ALUOp" -> "Eq,Null,Eq_1" [label="1"];
    "Input,2,ALUOp" -> "Eq,Null,Eq_2" [label="1"];
    "Input,2,ALUOp" -> "LNot,Null,LNot_1" [label="1"];
    "Input,32,B" -> "Add,Null,Add_1" [label="2"];
    "Input,32,B" -> "BitAnd,Null,BitAnd_1" [label="2"];
    "Input,32,B" -> "Mod,Null,Mod_1" [label="2"];
    "Input,32,B" -> "Sub,Null,Sub_1" [label="2"];
    "Wire,32,_00_" -> "Cond,Null,Cond_3" [label="2"];
    "Wire,32,_01_" -> "Cond,Null,Cond_1" [label="2"];
    "Wire,1,_02_" -> "Cond,Null,Cond_2" [label="1"];
    "Wire,1,_03_" -> "Cond,Null,Cond_1" [label="1"];
    "Wire,1,_04_" -> "Cond,Null,Cond_3" [label="1"];
    "Wire,32,_05_" -> "Cond,Null,Cond_1" [label="3"];
    "Wire,32,_06_" -> "Cond,Null,Cond_2" [label="3"];
    "Wire,32,_07_" -> "Cond,Null,Cond_3" [label="3"];
    "Wire,32,_08_" -> "Cond,Null,Cond_2" [label="2"];
    "Add,Null,Add_1" -> "Wire,32,_00_" [label="1"];
    "BitAnd,Null,BitAnd_1" -> "Wire,32,_01_" [label="1"];
    "Eq,Null,Eq_1" -> "Wire,1,_02_" [label="1"];
    "Const,2,Constant_2'H1" -> "Eq,Null,Eq_1" [label="2"];
    "Eq,Null,Eq_2" -> "Wire,1,_03_" [label="1"];
    "Const,2,Constant_2'H2" -> "Eq,Null,Eq_2" [label="2"];
    "LNot,Null,LNot_1" -> "Wire,1,_04_" [label="1"];
    "Mod,Null,Mod_1" -> "Wire,32,_05_" [label="1"];
    "Cond,Null,Cond_1" -> "Wire,32,_06_" [label="1"];
    "Cond,Null,Cond_2" -> "Wire,32,_07_" [label="1"];
    "Cond,Null,Cond_3" -> "Output,32,Result" [label="1"];
    "Sub,Null,Sub_1" -> "Wire,32,_08_" [label="1"];
}
