# 9.7.16.3.1. Leading Dimension Stride: relative offset or absolute address

##### 9.7.16.3.1. [Leading Dimension Stride: relative offset or absolute address](https://docs.nvidia.com/cuda/parallel-thread-execution/#tcgen05-leading-dimension-byte-offset)[ÔÉÅ](https://docs.nvidia.com/cuda/parallel-thread-execution/#tcgen05-leading-dimension-byte-offset "Permalink to this headline")

There are two modes of Leading Dimension Strides as described below.
Bit #52 in the [Shared memory descriptor](https://docs.nvidia.com/cuda/parallel-thread-execution/#tcgen05-shared-memory-descriptor) is used to distinguish between two modes.