# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PERC.srcs/sources_1/imports/src/LUT.vhd" \
"../../../../PERC.srcs/sim_1/imports/TB/LUT_TB.vhd" \

# Do not sort compile order
nosort
