# Processor-UVM-Verification
System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment

# Documentation:
Please refer to the project report [here](https://github.com/gupta409/Processor-UVM-Verification/blob/5327a338f16e9e19dc1a45fefaef597633526cbc/Documentation/Report.pdf)

# Contributions:
Contibuted by [@rpjayaraman](https://github.com/rpjayaraman): The project can be access live on EDA Playground [here](https://www.edaplayground.com/x/aevr)
