Analysis & Synthesis report for flux_control
Thu May 15 20:17:08 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |flux_control|read_state
 11. State Machine - |flux_control|write_state
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for fifo_dual1024x8:fifo|dcfifo:dcfifo_component
 19. Source assignments for fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated
 20. Source assignments for fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|a_graycounter_p96:rdptr_g1p
 21. Source assignments for fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|a_graycounter_ggc:wrptr_g1p
 22. Source assignments for fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|a_graycounter_fgc:wrptr_gp
 23. Source assignments for fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|altsyncram_ro61:fifo_ram
 24. Source assignments for fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|altsyncram_ro61:fifo_ram|altsyncram_7ve1:altsyncram14
 25. Source assignments for fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|dffpipe_ngh:rdaclr
 26. Source assignments for fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|dffpipe_lec:rs_brp
 27. Source assignments for fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|dffpipe_lec:rs_bwp
 28. Source assignments for fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|alt_synch_pipe_sdb:rs_dgwp
 29. Source assignments for fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18
 30. Source assignments for fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|dffpipe_pe9:ws_brp
 31. Source assignments for fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|dffpipe_pe9:ws_bwp
 32. Source assignments for fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
 33. Source assignments for fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22
 34. Source assignments for blockram2048:bram2|altsyncram:ram_rtl_0|altsyncram_ihl1:auto_generated
 35. Source assignments for blockram2048:bram1|altsyncram:ram_rtl_0|altsyncram_ihl1:auto_generated
 36. Parameter Settings for User Entity Instance: fifo_dual1024x8:fifo|dcfifo:dcfifo_component
 37. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 38. Parameter Settings for Inferred Entity Instance: blockram2048:bram2|altsyncram:ram_rtl_0
 39. Parameter Settings for Inferred Entity Instance: blockram2048:bram1|altsyncram:ram_rtl_0
 40. dcfifo Parameter Settings by Entity Instance
 41. altsyncram Parameter Settings by Entity Instance
 42. Port Connectivity Checks: "fifo_dual1024x8:fifo"
 43. SignalTap II Logic Analyzer Settings
 44. Elapsed Time Per Partition
 45. Connections to In-System Debugging Instance "auto_signaltap_0"
 46. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 15 20:17:08 2025           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; flux_control                                    ;
; Top-level Entity Name              ; flux_control                                    ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 1,044                                           ;
;     Total combinational functions  ; 660                                             ;
;     Dedicated logic registers      ; 771                                             ;
; Total registers                    ; 771                                             ;
; Total pins                         ; 10                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 63,488                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; flux_control       ; flux_control       ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; VHDL Show LMF Mapping Messages                                             ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                        ;
+--------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path           ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                 ; Library ;
+--------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------+---------+
; flux_control.vhd                           ; yes             ; User VHDL File                                        ; D:/Files/Proj5/flux_control.vhd                                              ;         ;
; fifo_dual1024x8.vhd                        ; yes             ; User Wizard-Generated File                            ; D:/Files/Proj5/fifo_dual1024x8.vhd                                           ;         ;
; blockram2048.vhd                           ; yes             ; User VHDL File                                        ; D:/Files/Proj5/blockram2048.vhd                                              ;         ;
; dcfifo.tdf                                 ; yes             ; Megafunction                                          ; d:/files/altera/quartus/libraries/megafunctions/dcfifo.tdf                   ;         ;
; lpm_counter.inc                            ; yes             ; Megafunction                                          ; d:/files/altera/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; lpm_add_sub.inc                            ; yes             ; Megafunction                                          ; d:/files/altera/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; altdpram.inc                               ; yes             ; Megafunction                                          ; d:/files/altera/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; a_graycounter.inc                          ; yes             ; Megafunction                                          ; d:/files/altera/quartus/libraries/megafunctions/a_graycounter.inc            ;         ;
; a_fefifo.inc                               ; yes             ; Megafunction                                          ; d:/files/altera/quartus/libraries/megafunctions/a_fefifo.inc                 ;         ;
; a_gray2bin.inc                             ; yes             ; Megafunction                                          ; d:/files/altera/quartus/libraries/megafunctions/a_gray2bin.inc               ;         ;
; dffpipe.inc                                ; yes             ; Megafunction                                          ; d:/files/altera/quartus/libraries/megafunctions/dffpipe.inc                  ;         ;
; alt_sync_fifo.inc                          ; yes             ; Megafunction                                          ; d:/files/altera/quartus/libraries/megafunctions/alt_sync_fifo.inc            ;         ;
; lpm_compare.inc                            ; yes             ; Megafunction                                          ; d:/files/altera/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; altsyncram_fifo.inc                        ; yes             ; Megafunction                                          ; d:/files/altera/quartus/libraries/megafunctions/altsyncram_fifo.inc          ;         ;
; aglobal130.inc                             ; yes             ; Megafunction                                          ; d:/files/altera/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; db/dcfifo_v2n1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; D:/Files/Proj5/db/dcfifo_v2n1.tdf                                            ;         ;
; db/a_gray2bin_ldb.tdf                      ; yes             ; Auto-Generated Megafunction                           ; D:/Files/Proj5/db/a_gray2bin_ldb.tdf                                         ;         ;
; db/a_graycounter_p96.tdf                   ; yes             ; Auto-Generated Megafunction                           ; D:/Files/Proj5/db/a_graycounter_p96.tdf                                      ;         ;
; db/a_graycounter_ggc.tdf                   ; yes             ; Auto-Generated Megafunction                           ; D:/Files/Proj5/db/a_graycounter_ggc.tdf                                      ;         ;
; db/a_graycounter_fgc.tdf                   ; yes             ; Auto-Generated Megafunction                           ; D:/Files/Proj5/db/a_graycounter_fgc.tdf                                      ;         ;
; db/altsyncram_ro61.tdf                     ; yes             ; Auto-Generated Megafunction                           ; D:/Files/Proj5/db/altsyncram_ro61.tdf                                        ;         ;
; db/altsyncram_7ve1.tdf                     ; yes             ; Auto-Generated Megafunction                           ; D:/Files/Proj5/db/altsyncram_7ve1.tdf                                        ;         ;
; db/dffpipe_ngh.tdf                         ; yes             ; Auto-Generated Megafunction                           ; D:/Files/Proj5/db/dffpipe_ngh.tdf                                            ;         ;
; db/dffpipe_lec.tdf                         ; yes             ; Auto-Generated Megafunction                           ; D:/Files/Proj5/db/dffpipe_lec.tdf                                            ;         ;
; db/alt_synch_pipe_sdb.tdf                  ; yes             ; Auto-Generated Megafunction                           ; D:/Files/Proj5/db/alt_synch_pipe_sdb.tdf                                     ;         ;
; db/dffpipe_qe9.tdf                         ; yes             ; Auto-Generated Megafunction                           ; D:/Files/Proj5/db/dffpipe_qe9.tdf                                            ;         ;
; db/dffpipe_pe9.tdf                         ; yes             ; Auto-Generated Megafunction                           ; D:/Files/Proj5/db/dffpipe_pe9.tdf                                            ;         ;
; db/alt_synch_pipe_0e8.tdf                  ; yes             ; Auto-Generated Megafunction                           ; D:/Files/Proj5/db/alt_synch_pipe_0e8.tdf                                     ;         ;
; db/dffpipe_re9.tdf                         ; yes             ; Auto-Generated Megafunction                           ; D:/Files/Proj5/db/dffpipe_re9.tdf                                            ;         ;
; db/cmpr_636.tdf                            ; yes             ; Auto-Generated Megafunction                           ; D:/Files/Proj5/db/cmpr_636.tdf                                               ;         ;
; sld_signaltap.vhd                          ; yes             ; Megafunction                                          ; d:/files/altera/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd                     ; yes             ; Encrypted Megafunction                                ; d:/files/altera/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd                        ; yes             ; Encrypted Megafunction                                ; d:/files/altera/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                           ; yes             ; Megafunction                                          ; d:/files/altera/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                           ; yes             ; Megafunction                                          ; d:/files/altera/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                                 ; yes             ; Megafunction                                          ; d:/files/altera/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; sld_mbpmg.vhd                              ; yes             ; Encrypted Megafunction                                ; d:/files/altera/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd               ; yes             ; Encrypted Megafunction                                ; d:/files/altera/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd                     ; yes             ; Encrypted Megafunction                                ; d:/files/altera/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                             ; yes             ; Megafunction                                          ; d:/files/altera/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc                      ; yes             ; Megafunction                                          ; d:/files/altera/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                                ; yes             ; Megafunction                                          ; d:/files/altera/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                             ; yes             ; Megafunction                                          ; d:/files/altera/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                              ; yes             ; Megafunction                                          ; d:/files/altera/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                                 ; yes             ; Megafunction                                          ; d:/files/altera/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                                 ; yes             ; Megafunction                                          ; d:/files/altera/quartus/libraries/megafunctions/altram.inc                   ;         ;
; db/altsyncram_8s14.tdf                     ; yes             ; Auto-Generated Megafunction                           ; D:/Files/Proj5/db/altsyncram_8s14.tdf                                        ;         ;
; db/altsyncram_ggq1.tdf                     ; yes             ; Auto-Generated Megafunction                           ; D:/Files/Proj5/db/altsyncram_ggq1.tdf                                        ;         ;
; altdpram.tdf                               ; yes             ; Megafunction                                          ; d:/files/altera/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                               ; yes             ; Megafunction                                          ; d:/files/altera/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                                ; yes             ; Megafunction                                          ; d:/files/altera/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc                        ; yes             ; Megafunction                                          ; d:/files/altera/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                             ; yes             ; Megafunction                                          ; d:/files/altera/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                                ; yes             ; Megafunction                                          ; d:/files/altera/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                                 ; yes             ; Megafunction                                          ; d:/files/altera/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                               ; yes             ; Megafunction                                          ; d:/files/altera/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                               ; yes             ; Megafunction                                          ; d:/files/altera/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_9oc.tdf                             ; yes             ; Auto-Generated Megafunction                           ; D:/Files/Proj5/db/mux_9oc.tdf                                                ;         ;
; lpm_decode.tdf                             ; yes             ; Megafunction                                          ; d:/files/altera/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                                 ; yes             ; Megafunction                                          ; d:/files/altera/quartus/libraries/megafunctions/declut.inc                   ;         ;
; db/decode_rqf.tdf                          ; yes             ; Auto-Generated Megafunction                           ; D:/Files/Proj5/db/decode_rqf.tdf                                             ;         ;
; lpm_counter.tdf                            ; yes             ; Megafunction                                          ; d:/files/altera/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; cmpconst.inc                               ; yes             ; Megafunction                                          ; d:/files/altera/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; alt_counter_stratix.inc                    ; yes             ; Megafunction                                          ; d:/files/altera/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_obi.tdf                            ; yes             ; Auto-Generated Megafunction                           ; D:/Files/Proj5/db/cntr_obi.tdf                                               ;         ;
; db/cmpr_8cc.tdf                            ; yes             ; Auto-Generated Megafunction                           ; D:/Files/Proj5/db/cmpr_8cc.tdf                                               ;         ;
; db/cntr_u4j.tdf                            ; yes             ; Auto-Generated Megafunction                           ; D:/Files/Proj5/db/cntr_u4j.tdf                                               ;         ;
; db/cntr_sbi.tdf                            ; yes             ; Auto-Generated Megafunction                           ; D:/Files/Proj5/db/cntr_sbi.tdf                                               ;         ;
; db/cmpr_9cc.tdf                            ; yes             ; Auto-Generated Megafunction                           ; D:/Files/Proj5/db/cmpr_9cc.tdf                                               ;         ;
; db/cntr_gui.tdf                            ; yes             ; Auto-Generated Megafunction                           ; D:/Files/Proj5/db/cntr_gui.tdf                                               ;         ;
; db/cmpr_5cc.tdf                            ; yes             ; Auto-Generated Megafunction                           ; D:/Files/Proj5/db/cmpr_5cc.tdf                                               ;         ;
; sld_rom_sr.vhd                             ; yes             ; Encrypted Megafunction                                ; d:/files/altera/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                                ; yes             ; Encrypted Megafunction                                ; d:/files/altera/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                           ; yes             ; Encrypted Megafunction                                ; d:/files/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
; db/altsyncram_ihl1.tdf                     ; yes             ; Auto-Generated Megafunction                           ; D:/Files/Proj5/db/altsyncram_ihl1.tdf                                        ;         ;
; db/fifo.ram0_blockram2048_8d970c0c.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Files/Proj5/db/fifo.ram0_blockram2048_8d970c0c.hdl.mif                    ;         ;
+--------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 1,044 ;
;                                             ;       ;
; Total combinational functions               ; 660   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 313   ;
;     -- 3 input functions                    ; 144   ;
;     -- <=2 input functions                  ; 203   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 531   ;
;     -- arithmetic mode                      ; 129   ;
;                                             ;       ;
; Total registers                             ; 771   ;
;     -- Dedicated logic registers            ; 771   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 10    ;
; Total memory bits                           ; 63488 ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 414   ;
; Total fan-out                               ; 5287  ;
; Average fan-out                             ; 3.57  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |flux_control                                                                                           ; 660 (126)         ; 771 (98)     ; 63488       ; 0            ; 0       ; 0         ; 10   ; 0            ; |flux_control                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |blockram2048:bram1|                                                                                 ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|blockram2048:bram1                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |altsyncram:ram_rtl_0|                                                                            ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|blockram2048:bram1|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                                              ; work         ;
;          |altsyncram_ihl1:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|blockram2048:bram1|altsyncram:ram_rtl_0|altsyncram_ihl1:auto_generated                                                                                                                                                                                                                                                               ; work         ;
;    |blockram2048:bram2|                                                                                 ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|blockram2048:bram2                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |altsyncram:ram_rtl_0|                                                                            ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|blockram2048:bram2|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                                              ; work         ;
;          |altsyncram_ihl1:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|blockram2048:bram2|altsyncram:ram_rtl_0|altsyncram_ihl1:auto_generated                                                                                                                                                                                                                                                               ; work         ;
;    |fifo_dual1024x8:fifo|                                                                               ; 92 (0)            ; 118 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|fifo_dual1024x8:fifo                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |dcfifo:dcfifo_component|                                                                         ; 92 (0)            ; 118 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|fifo_dual1024x8:fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                         ; work         ;
;          |dcfifo_v2n1:auto_generated|                                                                   ; 92 (14)           ; 118 (23)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated                                                                                                                                                                                                                                                              ; work         ;
;             |a_gray2bin_ldb:wrptr_g_gray2bin|                                                           ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin                                                                                                                                                                                                                              ; work         ;
;             |a_gray2bin_ldb:ws_dgrp_gray2bin|                                                           ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin                                                                                                                                                                                                                              ; work         ;
;             |a_graycounter_fgc:wrptr_gp|                                                                ; 22 (22)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|a_graycounter_fgc:wrptr_gp                                                                                                                                                                                                                                   ; work         ;
;             |a_graycounter_p96:rdptr_g1p|                                                               ; 22 (22)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|a_graycounter_p96:rdptr_g1p                                                                                                                                                                                                                                  ; work         ;
;             |alt_synch_pipe_0e8:ws_dgrp|                                                                ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|alt_synch_pipe_0e8:ws_dgrp                                                                                                                                                                                                                                   ; work         ;
;                |dffpipe_re9:dffpipe22|                                                                  ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22                                                                                                                                                                                                             ; work         ;
;             |alt_synch_pipe_sdb:rs_dgwp|                                                                ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|alt_synch_pipe_sdb:rs_dgwp                                                                                                                                                                                                                                   ; work         ;
;                |dffpipe_qe9:dffpipe18|                                                                  ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18                                                                                                                                                                                                             ; work         ;
;             |altsyncram_ro61:fifo_ram|                                                                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|altsyncram_ro61:fifo_ram                                                                                                                                                                                                                                     ; work         ;
;                |altsyncram_7ve1:altsyncram14|                                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|altsyncram_ro61:fifo_ram|altsyncram_7ve1:altsyncram14                                                                                                                                                                                                        ; work         ;
;             |cmpr_636:rdempty_eq_comp|                                                                  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|cmpr_636:rdempty_eq_comp                                                                                                                                                                                                                                     ; work         ;
;             |cmpr_636:wrfull_eq_comp|                                                                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|cmpr_636:wrfull_eq_comp                                                                                                                                                                                                                                      ; work         ;
;             |dffpipe_ngh:rdaclr|                                                                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|dffpipe_ngh:rdaclr                                                                                                                                                                                                                                           ; work         ;
;             |dffpipe_pe9:ws_brp|                                                                        ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|dffpipe_pe9:ws_brp                                                                                                                                                                                                                                           ; work         ;
;             |dffpipe_pe9:ws_bwp|                                                                        ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|dffpipe_pe9:ws_bwp                                                                                                                                                                                                                                           ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 118 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 117 (79)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 324 (1)           ; 469 (23)     ; 22528       ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 323 (0)           ; 446 (0)      ; 22528       ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 323 (22)          ; 446 (78)     ; 22528       ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 25 (0)            ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_9oc:auto_generated|                                                              ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_9oc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 22528       ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_8s14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 22528       ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8s14:auto_generated                                                                                                                                           ; work         ;
;                   |altsyncram_ggq1:altsyncram1|                                                         ; 0 (0)             ; 0 (0)        ; 22528       ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8s14:auto_generated|altsyncram_ggq1:altsyncram1                                                                                                               ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 86 (86)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 60 (3)            ; 120 (2)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 44 (0)            ; 99 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 22 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:1:trigger_match|                                      ; 22 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 11 (11)           ; 13 (3)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;                |sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|                      ; 2 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match                                                                                                                            ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 95 (11)           ; 78 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_obi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_obi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 11 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_u4j:auto_generated|                                                             ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_u4j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_sbi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |flux_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------+
; Name                                                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------+
; blockram2048:bram1|altsyncram:ram_rtl_0|altsyncram_ihl1:auto_generated|ALTSYNCRAM                                                                                                                                                 ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; db/Fifo.ram0_blockram2048_8d970c0c.hdl.mif ;
; blockram2048:bram2|altsyncram:ram_rtl_0|altsyncram_ihl1:auto_generated|ALTSYNCRAM                                                                                                                                                 ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; db/Fifo.ram0_blockram2048_8d970c0c.hdl.mif ;
; fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|altsyncram_ro61:fifo_ram|altsyncram_7ve1:altsyncram14|ALTSYNCRAM                                                                                          ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8s14:auto_generated|altsyncram_ggq1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 2048         ; 11           ; 2048         ; 11           ; 22528 ; None                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                   ;
+--------+--------------+---------+--------------+--------------+------------------------------------+------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                    ; IP Include File                    ;
+--------+--------------+---------+--------------+--------------+------------------------------------+------------------------------------+
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |flux_control|fifo_dual1024x8:fifo ; D:/Files/Proj5/fifo_dual1024x8.vhd ;
+--------+--------------+---------+--------------+--------------+------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |flux_control|read_state                                                                                 ;
+----------------------------+----------------------+----------------------+----------------------------+------------------+
; Name                       ; read_state.READ_WAIT ; read_state.READ_FIFO ; read_state.READ_EMPTY_FIFO ; read_state.RESET ;
+----------------------------+----------------------+----------------------+----------------------------+------------------+
; read_state.RESET           ; 0                    ; 0                    ; 0                          ; 0                ;
; read_state.READ_EMPTY_FIFO ; 0                    ; 0                    ; 1                          ; 1                ;
; read_state.READ_FIFO       ; 0                    ; 1                    ; 0                          ; 1                ;
; read_state.READ_WAIT       ; 1                    ; 0                    ; 0                          ; 1                ;
+----------------------------+----------------------+----------------------+----------------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |flux_control|write_state                                                                                                          ;
+--------------------------+--------------------------+------------------------+------------------------+------------------------+-------------------+
; Name                     ; write_state.WRITE_FINISH ; write_state.WRITE_WAIT ; write_state.WRITE_FIFO ; write_state.LOAD_BRAM1 ; write_state.RESET ;
+--------------------------+--------------------------+------------------------+------------------------+------------------------+-------------------+
; write_state.RESET        ; 0                        ; 0                      ; 0                      ; 0                      ; 0                 ;
; write_state.LOAD_BRAM1   ; 0                        ; 0                      ; 0                      ; 1                      ; 1                 ;
; write_state.WRITE_FIFO   ; 0                        ; 0                      ; 1                      ; 0                      ; 1                 ;
; write_state.WRITE_WAIT   ; 0                        ; 1                      ; 0                      ; 0                      ; 1                 ;
; write_state.WRITE_FINISH ; 1                        ; 0                      ; 0                      ; 0                      ; 1                 ;
+--------------------------+--------------------------+------------------------+------------------------+------------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; yes                                                              ; yes                                        ;
+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                          ;
+--------------------------------------------------------------------------------------------------------+--------------------+
; Register name                                                                                          ; Reason for Removal ;
+--------------------------------------------------------------------------------------------------------+--------------------+
; fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|dffpipe_pe9:ws_bwp|dffe21a[10] ; Lost fanout        ;
; fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|dffpipe_pe9:ws_brp|dffe21a[10] ; Lost fanout        ;
; Total Number of Removed Registers = 2                                                                  ;                    ;
+--------------------------------------------------------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 771   ;
; Number of registers using Synchronous Clear  ; 23    ;
; Number of registers using Synchronous Load   ; 42    ;
; Number of registers using Asynchronous Clear ; 468   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 382   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|a_graycounter_fgc:wrptr_gp|sub_parity12a0                                                              ; 1       ;
; fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|a_graycounter_p96:rdptr_g1p|sub_parity6a0                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 18                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                        ;
+-------------------------------+------------------------------+------+
; Register Name                 ; Megafunction                 ; Type ;
+-------------------------------+------------------------------+------+
; blockram2048:bram2|dout[0..7] ; blockram2048:bram2|ram_rtl_0 ; RAM  ;
; blockram2048:bram1|dout[0..7] ; blockram2048:bram1|ram_rtl_0 ; RAM  ;
+-------------------------------+------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+
; 5:1                ; 11 bits   ; 33 LEs        ; 11 LEs               ; 22 LEs                 ; Yes        ; |flux_control|addr_bram1[10] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |flux_control|Selector42     ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |flux_control|Selector14     ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |flux_control|Selector15     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+


+---------------------------------------------------------------------+
; Source assignments for fifo_dual1024x8:fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------+
; Assignment                      ; Value ; From ; To                 ;
+---------------------------------+-------+------+--------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                  ;
+---------------------------------+-------+------+--------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                             ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                        ;
+---------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|a_graycounter_p96:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|a_graycounter_ggc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|a_graycounter_fgc:wrptr_gp ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|altsyncram_ro61:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|altsyncram_ro61:fifo_ram|altsyncram_7ve1:altsyncram14 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|dffpipe_lec:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|dffpipe_lec:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|alt_synch_pipe_sdb:rs_dgwp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                 ;
+-----------------------+-------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                  ;
+-----------------------+-------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|alt_synch_pipe_0e8:ws_dgrp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                 ;
+-----------------------+-------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                  ;
+-----------------------+-------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for blockram2048:bram2|altsyncram:ram_rtl_0|altsyncram_ihl1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for blockram2048:bram1|altsyncram:ram_rtl_0|altsyncram_ihl1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_dual1024x8:fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------+
; Parameter Name          ; Value       ; Type                                              ;
+-------------------------+-------------+---------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                           ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                    ;
; LPM_WIDTH               ; 8           ; Signed Integer                                    ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                    ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                    ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                           ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                           ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                           ;
; USE_EAB                 ; ON          ; Untyped                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                           ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                           ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                           ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                    ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                    ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                           ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                           ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                           ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                           ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                           ;
; CBXI_PARAMETER          ; dcfifo_v2n1 ; Untyped                                           ;
+-------------------------+-------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                       ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                               ; String         ;
; sld_node_info                                   ; 805334528                                                                                   ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                           ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                           ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                           ; Signed Integer ;
; sld_data_bits                                   ; 11                                                                                          ; Untyped        ;
; sld_trigger_bits                                ; 11                                                                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                          ; Signed Integer ;
; sld_node_crc_hiword                             ; 53334                                                                                       ; Untyped        ;
; sld_node_crc_loword                             ; 162                                                                                         ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                           ; Signed Integer ;
; sld_sample_depth                                ; 2048                                                                                        ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                        ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                        ; String         ;
; sld_state_bits                                  ; 11                                                                                          ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                           ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                           ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                           ; Signed Integer ;
; sld_trigger_level                               ; 2                                                                                           ; Untyped        ;
; sld_trigger_in_enabled                          ; 1                                                                                           ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                           ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                           ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,basic,1,                                                                            ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                           ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                           ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                        ; String         ;
; sld_inversion_mask_length                       ; 91                                                                                          ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                           ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                   ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                           ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                           ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                           ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                           ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: blockram2048:bram2|altsyncram:ram_rtl_0         ;
+------------------------------------+--------------------------------------------+----------------+
; Parameter Name                     ; Value                                      ; Type           ;
+------------------------------------+--------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                  ; Untyped        ;
; WIDTH_A                            ; 8                                          ; Untyped        ;
; WIDTHAD_A                          ; 11                                         ; Untyped        ;
; NUMWORDS_A                         ; 2048                                       ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped        ;
; WIDTH_B                            ; 8                                          ; Untyped        ;
; WIDTHAD_B                          ; 11                                         ; Untyped        ;
; NUMWORDS_B                         ; 2048                                       ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                     ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped        ;
; BYTE_SIZE                          ; 8                                          ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped        ;
; INIT_FILE                          ; db/Fifo.ram0_blockram2048_8d970c0c.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone II                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ihl1                            ; Untyped        ;
+------------------------------------+--------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: blockram2048:bram1|altsyncram:ram_rtl_0         ;
+------------------------------------+--------------------------------------------+----------------+
; Parameter Name                     ; Value                                      ; Type           ;
+------------------------------------+--------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                  ; Untyped        ;
; WIDTH_A                            ; 8                                          ; Untyped        ;
; WIDTHAD_A                          ; 11                                         ; Untyped        ;
; NUMWORDS_A                         ; 2048                                       ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped        ;
; WIDTH_B                            ; 8                                          ; Untyped        ;
; WIDTHAD_B                          ; 11                                         ; Untyped        ;
; NUMWORDS_B                         ; 2048                                       ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                     ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped        ;
; BYTE_SIZE                          ; 8                                          ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped        ;
; INIT_FILE                          ; db/Fifo.ram0_blockram2048_8d970c0c.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone II                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ihl1                            ; Untyped        ;
+------------------------------------+--------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                              ;
+----------------------------+----------------------------------------------+
; Name                       ; Value                                        ;
+----------------------------+----------------------------------------------+
; Number of entity instances ; 1                                            ;
; Entity Instance            ; fifo_dual1024x8:fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                   ;
;     -- LPM_WIDTH           ; 8                                            ;
;     -- LPM_NUMWORDS        ; 1024                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                          ;
;     -- USE_EAB             ; ON                                           ;
+----------------------------+----------------------------------------------+


+-------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                    ;
+-------------------------------------------+-----------------------------------------+
; Name                                      ; Value                                   ;
+-------------------------------------------+-----------------------------------------+
; Number of entity instances                ; 2                                       ;
; Entity Instance                           ; blockram2048:bram2|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                               ;
;     -- WIDTH_A                            ; 8                                       ;
;     -- NUMWORDS_A                         ; 2048                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                            ;
;     -- WIDTH_B                            ; 8                                       ;
;     -- NUMWORDS_B                         ; 2048                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                ;
; Entity Instance                           ; blockram2048:bram1|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                               ;
;     -- WIDTH_A                            ; 8                                       ;
;     -- NUMWORDS_A                         ; 2048                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                            ;
;     -- WIDTH_B                            ; 8                                       ;
;     -- NUMWORDS_B                         ; 2048                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                ;
+-------------------------------------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo_dual1024x8:fifo"                                                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; rdusedw       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrusedw[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 11                  ; 11               ; 2048         ; 1        ; continuous             ; sequential           ; 2                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                        ;
+----------------------+--------------+-----------+----------------+-------------------+----------------------+---------+
; Name                 ; Type         ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection    ; Details ;
+----------------------+--------------+-----------+----------------+-------------------+----------------------+---------+
; addr_bram2[0]        ; post-fitting ; connected ; Top            ; post-synthesis    ; addr_bram2[0]        ; N/A     ;
; addr_bram2[0]        ; post-fitting ; connected ; Top            ; post-synthesis    ; addr_bram2[0]        ; N/A     ;
; addr_bram2[10]       ; post-fitting ; connected ; Top            ; post-synthesis    ; addr_bram2[10]       ; N/A     ;
; addr_bram2[10]       ; post-fitting ; connected ; Top            ; post-synthesis    ; addr_bram2[10]       ; N/A     ;
; addr_bram2[1]        ; post-fitting ; connected ; Top            ; post-synthesis    ; addr_bram2[1]        ; N/A     ;
; addr_bram2[1]        ; post-fitting ; connected ; Top            ; post-synthesis    ; addr_bram2[1]        ; N/A     ;
; addr_bram2[2]        ; post-fitting ; connected ; Top            ; post-synthesis    ; addr_bram2[2]        ; N/A     ;
; addr_bram2[2]        ; post-fitting ; connected ; Top            ; post-synthesis    ; addr_bram2[2]        ; N/A     ;
; addr_bram2[3]        ; post-fitting ; connected ; Top            ; post-synthesis    ; addr_bram2[3]        ; N/A     ;
; addr_bram2[3]        ; post-fitting ; connected ; Top            ; post-synthesis    ; addr_bram2[3]        ; N/A     ;
; addr_bram2[4]        ; post-fitting ; connected ; Top            ; post-synthesis    ; addr_bram2[4]        ; N/A     ;
; addr_bram2[4]        ; post-fitting ; connected ; Top            ; post-synthesis    ; addr_bram2[4]        ; N/A     ;
; addr_bram2[5]        ; post-fitting ; connected ; Top            ; post-synthesis    ; addr_bram2[5]        ; N/A     ;
; addr_bram2[5]        ; post-fitting ; connected ; Top            ; post-synthesis    ; addr_bram2[5]        ; N/A     ;
; addr_bram2[6]        ; post-fitting ; connected ; Top            ; post-synthesis    ; addr_bram2[6]        ; N/A     ;
; addr_bram2[6]        ; post-fitting ; connected ; Top            ; post-synthesis    ; addr_bram2[6]        ; N/A     ;
; addr_bram2[7]        ; post-fitting ; connected ; Top            ; post-synthesis    ; addr_bram2[7]        ; N/A     ;
; addr_bram2[7]        ; post-fitting ; connected ; Top            ; post-synthesis    ; addr_bram2[7]        ; N/A     ;
; addr_bram2[8]        ; post-fitting ; connected ; Top            ; post-synthesis    ; addr_bram2[8]        ; N/A     ;
; addr_bram2[8]        ; post-fitting ; connected ; Top            ; post-synthesis    ; addr_bram2[8]        ; N/A     ;
; addr_bram2[9]        ; post-fitting ; connected ; Top            ; post-synthesis    ; addr_bram2[9]        ; N/A     ;
; addr_bram2[9]        ; post-fitting ; connected ; Top            ; post-synthesis    ; addr_bram2[9]        ; N/A     ;
; clk                  ; post-fitting ; connected ; Top            ; post-synthesis    ; clk                  ; N/A     ;
; read_state.READ_FIFO ; post-fitting ; connected ; Top            ; post-synthesis    ; read_state.READ_FIFO ; N/A     ;
+----------------------+--------------+-----------+----------------+-------------------+----------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu May 15 20:16:57 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Fifo -c flux_control
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file flux_control.vhd
    Info (12022): Found design unit 1: flux_control-flux_control_arch
    Info (12023): Found entity 1: flux_control
Info (12021): Found 2 design units, including 1 entities, in source file fifo_dual1024x8.vhd
    Info (12022): Found design unit 1: fifo_dual1024x8-SYN
    Info (12023): Found entity 1: fifo_dual1024x8
Info (12021): Found 2 design units, including 1 entities, in source file blockram2048.vhd
    Info (12022): Found design unit 1: blockram2048-blockram2048_arch
    Info (12023): Found entity 1: blockram2048
Info (12127): Elaborating entity "flux_control" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at flux_control.vhd(27): object "fifo_cnt_rd" assigned a value but never read
Info (12128): Elaborating entity "blockram2048" for hierarchy "blockram2048:bram1"
Info (12128): Elaborating entity "fifo_dual1024x8" for hierarchy "fifo_dual1024x8:fifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo_dual1024x8:fifo|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "fifo_dual1024x8:fifo|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "fifo_dual1024x8:fifo|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_v2n1.tdf
    Info (12023): Found entity 1: dcfifo_v2n1
Info (12128): Elaborating entity "dcfifo_v2n1" for hierarchy "fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ldb.tdf
    Info (12023): Found entity 1: a_gray2bin_ldb
Info (12128): Elaborating entity "a_gray2bin_ldb" for hierarchy "fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|a_gray2bin_ldb:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_p96.tdf
    Info (12023): Found entity 1: a_graycounter_p96
Info (12128): Elaborating entity "a_graycounter_p96" for hierarchy "fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|a_graycounter_p96:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ggc.tdf
    Info (12023): Found entity 1: a_graycounter_ggc
Info (12128): Elaborating entity "a_graycounter_ggc" for hierarchy "fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|a_graycounter_ggc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_fgc.tdf
    Info (12023): Found entity 1: a_graycounter_fgc
Info (12128): Elaborating entity "a_graycounter_fgc" for hierarchy "fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|a_graycounter_fgc:wrptr_gp"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ro61.tdf
    Info (12023): Found entity 1: altsyncram_ro61
Info (12128): Elaborating entity "altsyncram_ro61" for hierarchy "fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|altsyncram_ro61:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7ve1.tdf
    Info (12023): Found entity 1: altsyncram_7ve1
Info (12128): Elaborating entity "altsyncram_7ve1" for hierarchy "fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|altsyncram_ro61:fifo_ram|altsyncram_7ve1:altsyncram14"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf
    Info (12023): Found entity 1: dffpipe_ngh
Info (12128): Elaborating entity "dffpipe_ngh" for hierarchy "fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|dffpipe_ngh:rdaclr"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_lec.tdf
    Info (12023): Found entity 1: dffpipe_lec
Info (12128): Elaborating entity "dffpipe_lec" for hierarchy "fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|dffpipe_lec:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sdb.tdf
    Info (12023): Found entity 1: alt_synch_pipe_sdb
Info (12128): Elaborating entity "alt_synch_pipe_sdb" for hierarchy "fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|alt_synch_pipe_sdb:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|dffpipe_pe9:ws_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0e8
Info (12128): Elaborating entity "alt_synch_pipe_0e8" for hierarchy "fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|alt_synch_pipe_0e8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_636.tdf
    Info (12023): Found entity 1: cmpr_636
Info (12128): Elaborating entity "cmpr_636" for hierarchy "fifo_dual1024x8:fifo|dcfifo:dcfifo_component|dcfifo_v2n1:auto_generated|cmpr_636:rdempty_eq_comp"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8s14.tdf
    Info (12023): Found entity 1: altsyncram_8s14
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ggq1.tdf
    Info (12023): Found entity 1: altsyncram_ggq1
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_9oc.tdf
    Info (12023): Found entity 1: mux_9oc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_obi.tdf
    Info (12023): Found entity 1: cntr_obi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf
    Info (12023): Found entity 1: cmpr_8cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u4j.tdf
    Info (12023): Found entity 1: cntr_u4j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf
    Info (12023): Found entity 1: cntr_sbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf
    Info (12023): Found entity 1: cmpr_9cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "blockram2048:bram2|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Fifo.ram0_blockram2048_8d970c0c.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "blockram2048:bram1|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Fifo.ram0_blockram2048_8d970c0c.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "blockram2048:bram2|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "blockram2048:bram2|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Fifo.ram0_blockram2048_8d970c0c.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ihl1.tdf
    Info (12023): Found entity 1: altsyncram_ihl1
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register clk_div[31] will power up to Low
    Critical Warning (18010): Register clk_div[0] will power up to Low
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 24 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1119 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 1069 logic cells
    Info (21064): Implemented 35 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4691 megabytes
    Info: Processing ended: Thu May 15 20:17:08 2025
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:07


