###################################################################

# Created by write_sdc on Mon Aug 21 17:22:20 2017

###################################################################
set sdc_version 2.0

set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
set_operating_conditions tt0p85v125c -library saed32hvt_tt0p85v125c
create_voltage_area -name PD_SIPO_SLICE  -coordinate {158.104 361.48 534.152 448.424}  -guard_band_x 0  -guard_band_y 0  [list [get_cells sipo_slice_first] [get_cells sipo_slice_last]]
create_voltage_area -name PD_PISO_SLICE  -coordinate {1061.29 364.824 1482.5 445.08}  -guard_band_x 0  -guard_band_y 0  [list [get_cells piso_slice_first] [get_cells piso_slice_last]]
set_ideal_network -no_propagate  [get_pins EN_1_UPF_LS/Y]
set_ideal_network -no_propagate  [get_pins EN_UPF_LS/Y]
create_clock [get_ports hclk]  -period 1  -waveform {0 0.5}
create_clock [get_ports lclk]  -period 1  -waveform {0 0.5}
set_false_path   -to [list [get_ports sipo_scan_out] [get_ports piso_scan_out] [get_ports      \
hv_scan_out] [get_ports lv_scan_out]]
set_multicycle_path 2 -setup -to [list [get_ports {sout[1]}] [get_ports        \
{sout[0]}]]
set_multicycle_path 2 -hold -end -to [list [get_ports {sout[1]}] [get_ports    \
{sout[0]}]]
set_multicycle_path 4 -setup -through [list [get_pins                          \
{slice_0/nibble_0/A1[0]}] [get_pins {slice_0/nibble_0/A1[1]}] [get_pins        \
{slice_0/nibble_0/A1[2]}] [get_pins {slice_0/nibble_0/A1[3]}] [get_pins        \
{slice_0/nibble_0/A2[0]}] [get_pins {slice_0/nibble_0/A2[1]}] [get_pins        \
{slice_0/nibble_0/A2[2]}] [get_pins {slice_0/nibble_0/A2[3]}] [get_pins        \
slice_0/nibble_0/CE1] [get_pins slice_0/nibble_0/CE2] [get_pins                \
slice_0/nibble_0/CSB1] [get_pins slice_0/nibble_0/CSB2] [get_pins              \
{slice_0/nibble_0/I1[0]}] [get_pins {slice_0/nibble_0/I1[1]}] [get_pins        \
{slice_0/nibble_0/I1[2]}] [get_pins {slice_0/nibble_0/I1[3]}] [get_pins        \
{slice_0/nibble_0/I2[0]}] [get_pins {slice_0/nibble_0/I2[1]}] [get_pins        \
{slice_0/nibble_0/I2[2]}] [get_pins {slice_0/nibble_0/I2[3]}] [get_pins        \
slice_0/nibble_0/OEB1] [get_pins slice_0/nibble_0/OEB2] [get_pins              \
slice_0/nibble_0/SLEEPIN] [get_pins slice_0/nibble_0/WEB1] [get_pins           \
slice_0/nibble_0/WEB2] [get_pins slice_0/nibble_0/ACK] [get_pins               \
{slice_0/nibble_0/O1[0]}] [get_pins {slice_0/nibble_0/O1[1]}] [get_pins        \
{slice_0/nibble_0/O1[2]}] [get_pins {slice_0/nibble_0/O1[3]}] [get_pins        \
{slice_0/nibble_0/O2[0]}] [get_pins {slice_0/nibble_0/O2[1]}] [get_pins        \
{slice_0/nibble_0/O2[2]}] [get_pins {slice_0/nibble_0/O2[3]}] [get_pins        \
{slice_0/nibble_1/A1[0]}] [get_pins {slice_0/nibble_1/A1[1]}] [get_pins        \
{slice_0/nibble_1/A1[2]}] [get_pins {slice_0/nibble_1/A1[3]}] [get_pins        \
{slice_0/nibble_1/A2[0]}] [get_pins {slice_0/nibble_1/A2[1]}] [get_pins        \
{slice_0/nibble_1/A2[2]}] [get_pins {slice_0/nibble_1/A2[3]}] [get_pins        \
slice_0/nibble_1/CE1] [get_pins slice_0/nibble_1/CE2] [get_pins                \
slice_0/nibble_1/CSB1] [get_pins slice_0/nibble_1/CSB2] [get_pins              \
{slice_0/nibble_1/I1[0]}] [get_pins {slice_0/nibble_1/I1[1]}] [get_pins        \
{slice_0/nibble_1/I1[2]}] [get_pins {slice_0/nibble_1/I1[3]}] [get_pins        \
{slice_0/nibble_1/I2[0]}] [get_pins {slice_0/nibble_1/I2[1]}] [get_pins        \
{slice_0/nibble_1/I2[2]}] [get_pins {slice_0/nibble_1/I2[3]}] [get_pins        \
slice_0/nibble_1/OEB1] [get_pins slice_0/nibble_1/OEB2] [get_pins              \
slice_0/nibble_1/SLEEPIN] [get_pins slice_0/nibble_1/WEB1] [get_pins           \
slice_0/nibble_1/WEB2] [get_pins slice_0/nibble_1/ACK] [get_pins               \
{slice_0/nibble_1/O1[0]}] [get_pins {slice_0/nibble_1/O1[1]}] [get_pins        \
{slice_0/nibble_1/O1[2]}] [get_pins {slice_0/nibble_1/O1[3]}] [get_pins        \
{slice_0/nibble_1/O2[0]}] [get_pins {slice_0/nibble_1/O2[1]}] [get_pins        \
{slice_0/nibble_1/O2[2]}] [get_pins {slice_0/nibble_1/O2[3]}] [get_pins        \
{slice_1/nibble_0/A1[0]}] [get_pins {slice_1/nibble_0/A1[1]}] [get_pins        \
{slice_1/nibble_0/A1[2]}] [get_pins {slice_1/nibble_0/A1[3]}] [get_pins        \
{slice_1/nibble_0/A2[0]}] [get_pins {slice_1/nibble_0/A2[1]}] [get_pins        \
{slice_1/nibble_0/A2[2]}] [get_pins {slice_1/nibble_0/A2[3]}] [get_pins        \
slice_1/nibble_0/CE1] [get_pins slice_1/nibble_0/CE2] [get_pins                \
slice_1/nibble_0/CSB1] [get_pins slice_1/nibble_0/CSB2] [get_pins              \
{slice_1/nibble_0/I1[0]}] [get_pins {slice_1/nibble_0/I1[1]}] [get_pins        \
{slice_1/nibble_0/I1[2]}] [get_pins {slice_1/nibble_0/I1[3]}] [get_pins        \
{slice_1/nibble_0/I2[0]}] [get_pins {slice_1/nibble_0/I2[1]}] [get_pins        \
{slice_1/nibble_0/I2[2]}] [get_pins {slice_1/nibble_0/I2[3]}] [get_pins        \
slice_1/nibble_0/OEB1] [get_pins slice_1/nibble_0/OEB2] [get_pins              \
slice_1/nibble_0/SLEEPIN] [get_pins slice_1/nibble_0/WEB1] [get_pins           \
slice_1/nibble_0/WEB2] [get_pins slice_1/nibble_0/ACK] [get_pins               \
{slice_1/nibble_0/O1[0]}] [get_pins {slice_1/nibble_0/O1[1]}] [get_pins        \
{slice_1/nibble_0/O1[2]}] [get_pins {slice_1/nibble_0/O1[3]}] [get_pins        \
{slice_1/nibble_0/O2[0]}] [get_pins {slice_1/nibble_0/O2[1]}] [get_pins        \
{slice_1/nibble_0/O2[2]}] [get_pins {slice_1/nibble_0/O2[3]}] [get_pins        \
{slice_1/nibble_1/A1[0]}] [get_pins {slice_1/nibble_1/A1[1]}] [get_pins        \
{slice_1/nibble_1/A1[2]}] [get_pins {slice_1/nibble_1/A1[3]}] [get_pins        \
{slice_1/nibble_1/A2[0]}] [get_pins {slice_1/nibble_1/A2[1]}] [get_pins        \
{slice_1/nibble_1/A2[2]}] [get_pins {slice_1/nibble_1/A2[3]}] [get_pins        \
slice_1/nibble_1/CE1] [get_pins slice_1/nibble_1/CE2] [get_pins                \
slice_1/nibble_1/CSB1] [get_pins slice_1/nibble_1/CSB2] [get_pins              \
{slice_1/nibble_1/I1[0]}] [get_pins {slice_1/nibble_1/I1[1]}] [get_pins        \
{slice_1/nibble_1/I1[2]}] [get_pins {slice_1/nibble_1/I1[3]}] [get_pins        \
{slice_1/nibble_1/I2[0]}] [get_pins {slice_1/nibble_1/I2[1]}] [get_pins        \
{slice_1/nibble_1/I2[2]}] [get_pins {slice_1/nibble_1/I2[3]}] [get_pins        \
slice_1/nibble_1/OEB1] [get_pins slice_1/nibble_1/OEB2] [get_pins              \
slice_1/nibble_1/SLEEPIN] [get_pins slice_1/nibble_1/WEB1] [get_pins           \
slice_1/nibble_1/WEB2] [get_pins slice_1/nibble_1/ACK] [get_pins               \
{slice_1/nibble_1/O1[0]}] [get_pins {slice_1/nibble_1/O1[1]}] [get_pins        \
{slice_1/nibble_1/O1[2]}] [get_pins {slice_1/nibble_1/O1[3]}] [get_pins        \
{slice_1/nibble_1/O2[0]}] [get_pins {slice_1/nibble_1/O2[1]}] [get_pins        \
{slice_1/nibble_1/O2[2]}] [get_pins {slice_1/nibble_1/O2[3]}] [get_pins        \
{slice_2/nibble_0/A1[0]}] [get_pins {slice_2/nibble_0/A1[1]}] [get_pins        \
{slice_2/nibble_0/A1[2]}] [get_pins {slice_2/nibble_0/A1[3]}] [get_pins        \
{slice_2/nibble_0/A2[0]}] [get_pins {slice_2/nibble_0/A2[1]}] [get_pins        \
{slice_2/nibble_0/A2[2]}] [get_pins {slice_2/nibble_0/A2[3]}] [get_pins        \
slice_2/nibble_0/CE1] [get_pins slice_2/nibble_0/CE2] [get_pins                \
slice_2/nibble_0/CSB1] [get_pins slice_2/nibble_0/CSB2] [get_pins              \
{slice_2/nibble_0/I1[0]}] [get_pins {slice_2/nibble_0/I1[1]}] [get_pins        \
{slice_2/nibble_0/I1[2]}] [get_pins {slice_2/nibble_0/I1[3]}] [get_pins        \
{slice_2/nibble_0/I2[0]}] [get_pins {slice_2/nibble_0/I2[1]}] [get_pins        \
{slice_2/nibble_0/I2[2]}] [get_pins {slice_2/nibble_0/I2[3]}] [get_pins        \
slice_2/nibble_0/OEB1] [get_pins slice_2/nibble_0/OEB2] [get_pins              \
slice_2/nibble_0/SLEEPIN] [get_pins slice_2/nibble_0/WEB1] [get_pins           \
slice_2/nibble_0/WEB2] [get_pins slice_2/nibble_0/ACK] [get_pins               \
{slice_2/nibble_0/O1[0]}] [get_pins {slice_2/nibble_0/O1[1]}] [get_pins        \
{slice_2/nibble_0/O1[2]}] [get_pins {slice_2/nibble_0/O1[3]}] [get_pins        \
{slice_2/nibble_0/O2[0]}] [get_pins {slice_2/nibble_0/O2[1]}] [get_pins        \
{slice_2/nibble_0/O2[2]}] [get_pins {slice_2/nibble_0/O2[3]}] [get_pins        \
{slice_2/nibble_1/A1[0]}] [get_pins {slice_2/nibble_1/A1[1]}] [get_pins        \
{slice_2/nibble_1/A1[2]}] [get_pins {slice_2/nibble_1/A1[3]}] [get_pins        \
{slice_2/nibble_1/A2[0]}] [get_pins {slice_2/nibble_1/A2[1]}] [get_pins        \
{slice_2/nibble_1/A2[2]}] [get_pins {slice_2/nibble_1/A2[3]}] [get_pins        \
slice_2/nibble_1/CE1] [get_pins slice_2/nibble_1/CE2] [get_pins                \
slice_2/nibble_1/CSB1] [get_pins slice_2/nibble_1/CSB2] [get_pins              \
{slice_2/nibble_1/I1[0]}] [get_pins {slice_2/nibble_1/I1[1]}] [get_pins        \
{slice_2/nibble_1/I1[2]}] [get_pins {slice_2/nibble_1/I1[3]}] [get_pins        \
{slice_2/nibble_1/I2[0]}] [get_pins {slice_2/nibble_1/I2[1]}] [get_pins        \
{slice_2/nibble_1/I2[2]}] [get_pins {slice_2/nibble_1/I2[3]}] [get_pins        \
slice_2/nibble_1/OEB1] [get_pins slice_2/nibble_1/OEB2] [get_pins              \
slice_2/nibble_1/SLEEPIN] [get_pins slice_2/nibble_1/WEB1] [get_pins           \
slice_2/nibble_1/WEB2] [get_pins slice_2/nibble_1/ACK] [get_pins               \
{slice_2/nibble_1/O1[0]}] [get_pins {slice_2/nibble_1/O1[1]}] [get_pins        \
{slice_2/nibble_1/O1[2]}] [get_pins {slice_2/nibble_1/O1[3]}] [get_pins        \
{slice_2/nibble_1/O2[0]}] [get_pins {slice_2/nibble_1/O2[1]}] [get_pins        \
{slice_2/nibble_1/O2[2]}] [get_pins {slice_2/nibble_1/O2[3]}] [get_pins        \
{slice_3/nibble_0/A1[0]}] [get_pins {slice_3/nibble_0/A1[1]}] [get_pins        \
{slice_3/nibble_0/A1[2]}] [get_pins {slice_3/nibble_0/A1[3]}] [get_pins        \
{slice_3/nibble_0/A2[0]}] [get_pins {slice_3/nibble_0/A2[1]}] [get_pins        \
{slice_3/nibble_0/A2[2]}] [get_pins {slice_3/nibble_0/A2[3]}] [get_pins        \
slice_3/nibble_0/CE1] [get_pins slice_3/nibble_0/CE2] [get_pins                \
slice_3/nibble_0/CSB1] [get_pins slice_3/nibble_0/CSB2] [get_pins              \
{slice_3/nibble_0/I1[0]}] [get_pins {slice_3/nibble_0/I1[1]}] [get_pins        \
{slice_3/nibble_0/I1[2]}] [get_pins {slice_3/nibble_0/I1[3]}] [get_pins        \
{slice_3/nibble_0/I2[0]}] [get_pins {slice_3/nibble_0/I2[1]}] [get_pins        \
{slice_3/nibble_0/I2[2]}] [get_pins {slice_3/nibble_0/I2[3]}] [get_pins        \
slice_3/nibble_0/OEB1] [get_pins slice_3/nibble_0/OEB2] [get_pins              \
slice_3/nibble_0/SLEEPIN] [get_pins slice_3/nibble_0/WEB1] [get_pins           \
slice_3/nibble_0/WEB2] [get_pins slice_3/nibble_0/ACK] [get_pins               \
{slice_3/nibble_0/O1[0]}] [get_pins {slice_3/nibble_0/O1[1]}] [get_pins        \
{slice_3/nibble_0/O1[2]}] [get_pins {slice_3/nibble_0/O1[3]}] [get_pins        \
{slice_3/nibble_0/O2[0]}] [get_pins {slice_3/nibble_0/O2[1]}] [get_pins        \
{slice_3/nibble_0/O2[2]}] [get_pins {slice_3/nibble_0/O2[3]}] [get_pins        \
{slice_3/nibble_1/A1[0]}] [get_pins {slice_3/nibble_1/A1[1]}] [get_pins        \
{slice_3/nibble_1/A1[2]}] [get_pins {slice_3/nibble_1/A1[3]}] [get_pins        \
{slice_3/nibble_1/A2[0]}] [get_pins {slice_3/nibble_1/A2[1]}] [get_pins        \
{slice_3/nibble_1/A2[2]}] [get_pins {slice_3/nibble_1/A2[3]}] [get_pins        \
slice_3/nibble_1/CE1] [get_pins slice_3/nibble_1/CE2] [get_pins                \
slice_3/nibble_1/CSB1] [get_pins slice_3/nibble_1/CSB2] [get_pins              \
{slice_3/nibble_1/I1[0]}] [get_pins {slice_3/nibble_1/I1[1]}] [get_pins        \
{slice_3/nibble_1/I1[2]}] [get_pins {slice_3/nibble_1/I1[3]}] [get_pins        \
{slice_3/nibble_1/I2[0]}] [get_pins {slice_3/nibble_1/I2[1]}] [get_pins        \
{slice_3/nibble_1/I2[2]}] [get_pins {slice_3/nibble_1/I2[3]}] [get_pins        \
slice_3/nibble_1/OEB1] [get_pins slice_3/nibble_1/OEB2] [get_pins              \
slice_3/nibble_1/SLEEPIN] [get_pins slice_3/nibble_1/WEB1] [get_pins           \
slice_3/nibble_1/WEB2] [get_pins slice_3/nibble_1/ACK] [get_pins               \
{slice_3/nibble_1/O1[0]}] [get_pins {slice_3/nibble_1/O1[1]}] [get_pins        \
{slice_3/nibble_1/O1[2]}] [get_pins {slice_3/nibble_1/O1[3]}] [get_pins        \
{slice_3/nibble_1/O2[0]}] [get_pins {slice_3/nibble_1/O2[1]}] [get_pins        \
{slice_3/nibble_1/O2[2]}] [get_pins {slice_3/nibble_1/O2[3]}] [get_pins        \
{slice_4/nibble_0/A1[0]}] [get_pins {slice_4/nibble_0/A1[1]}] [get_pins        \
{slice_4/nibble_0/A1[2]}] [get_pins {slice_4/nibble_0/A1[3]}] [get_pins        \
{slice_4/nibble_0/A2[0]}] [get_pins {slice_4/nibble_0/A2[1]}] [get_pins        \
{slice_4/nibble_0/A2[2]}] [get_pins {slice_4/nibble_0/A2[3]}] [get_pins        \
slice_4/nibble_0/CE1] [get_pins slice_4/nibble_0/CE2] [get_pins                \
slice_4/nibble_0/CSB1] [get_pins slice_4/nibble_0/CSB2] [get_pins              \
{slice_4/nibble_0/I1[0]}] [get_pins {slice_4/nibble_0/I1[1]}] [get_pins        \
{slice_4/nibble_0/I1[2]}] [get_pins {slice_4/nibble_0/I1[3]}] [get_pins        \
{slice_4/nibble_0/I2[0]}] [get_pins {slice_4/nibble_0/I2[1]}] [get_pins        \
{slice_4/nibble_0/I2[2]}] [get_pins {slice_4/nibble_0/I2[3]}] [get_pins        \
slice_4/nibble_0/OEB1] [get_pins slice_4/nibble_0/OEB2] [get_pins              \
slice_4/nibble_0/SLEEPIN] [get_pins slice_4/nibble_0/WEB1] [get_pins           \
slice_4/nibble_0/WEB2] [get_pins slice_4/nibble_0/ACK] [get_pins               \
{slice_4/nibble_0/O1[0]}] [get_pins {slice_4/nibble_0/O1[1]}] [get_pins        \
{slice_4/nibble_0/O1[2]}] [get_pins {slice_4/nibble_0/O1[3]}] [get_pins        \
{slice_4/nibble_0/O2[0]}] [get_pins {slice_4/nibble_0/O2[1]}] [get_pins        \
{slice_4/nibble_0/O2[2]}] [get_pins {slice_4/nibble_0/O2[3]}] [get_pins        \
{slice_4/nibble_1/A1[0]}] [get_pins {slice_4/nibble_1/A1[1]}] [get_pins        \
{slice_4/nibble_1/A1[2]}] [get_pins {slice_4/nibble_1/A1[3]}] [get_pins        \
{slice_4/nibble_1/A2[0]}] [get_pins {slice_4/nibble_1/A2[1]}] [get_pins        \
{slice_4/nibble_1/A2[2]}] [get_pins {slice_4/nibble_1/A2[3]}] [get_pins        \
slice_4/nibble_1/CE1] [get_pins slice_4/nibble_1/CE2] [get_pins                \
slice_4/nibble_1/CSB1] [get_pins slice_4/nibble_1/CSB2] [get_pins              \
{slice_4/nibble_1/I1[0]}] [get_pins {slice_4/nibble_1/I1[1]}] [get_pins        \
{slice_4/nibble_1/I1[2]}] [get_pins {slice_4/nibble_1/I1[3]}] [get_pins        \
{slice_4/nibble_1/I2[0]}] [get_pins {slice_4/nibble_1/I2[1]}] [get_pins        \
{slice_4/nibble_1/I2[2]}] [get_pins {slice_4/nibble_1/I2[3]}] [get_pins        \
slice_4/nibble_1/OEB1] [get_pins slice_4/nibble_1/OEB2] [get_pins              \
slice_4/nibble_1/SLEEPIN] [get_pins slice_4/nibble_1/WEB1] [get_pins           \
slice_4/nibble_1/WEB2] [get_pins slice_4/nibble_1/ACK] [get_pins               \
{slice_4/nibble_1/O1[0]}] [get_pins {slice_4/nibble_1/O1[1]}] [get_pins        \
{slice_4/nibble_1/O1[2]}] [get_pins {slice_4/nibble_1/O1[3]}] [get_pins        \
{slice_4/nibble_1/O2[0]}] [get_pins {slice_4/nibble_1/O2[1]}] [get_pins        \
{slice_4/nibble_1/O2[2]}] [get_pins {slice_4/nibble_1/O2[3]}] [get_pins        \
{slice_5/nibble_0/A1[0]}] [get_pins {slice_5/nibble_0/A1[1]}] [get_pins        \
{slice_5/nibble_0/A1[2]}] [get_pins {slice_5/nibble_0/A1[3]}] [get_pins        \
{slice_5/nibble_0/A2[0]}] [get_pins {slice_5/nibble_0/A2[1]}] [get_pins        \
{slice_5/nibble_0/A2[2]}] [get_pins {slice_5/nibble_0/A2[3]}] [get_pins        \
slice_5/nibble_0/CE1] [get_pins slice_5/nibble_0/CE2] [get_pins                \
slice_5/nibble_0/CSB1] [get_pins slice_5/nibble_0/CSB2] [get_pins              \
{slice_5/nibble_0/I1[0]}] [get_pins {slice_5/nibble_0/I1[1]}] [get_pins        \
{slice_5/nibble_0/I1[2]}] [get_pins {slice_5/nibble_0/I1[3]}] [get_pins        \
{slice_5/nibble_0/I2[0]}] [get_pins {slice_5/nibble_0/I2[1]}] [get_pins        \
{slice_5/nibble_0/I2[2]}] [get_pins {slice_5/nibble_0/I2[3]}] [get_pins        \
slice_5/nibble_0/OEB1] [get_pins slice_5/nibble_0/OEB2] [get_pins              \
slice_5/nibble_0/SLEEPIN] [get_pins slice_5/nibble_0/WEB1] [get_pins           \
slice_5/nibble_0/WEB2] [get_pins slice_5/nibble_0/ACK] [get_pins               \
{slice_5/nibble_0/O1[0]}] [get_pins {slice_5/nibble_0/O1[1]}] [get_pins        \
{slice_5/nibble_0/O1[2]}] [get_pins {slice_5/nibble_0/O1[3]}] [get_pins        \
{slice_5/nibble_0/O2[0]}] [get_pins {slice_5/nibble_0/O2[1]}] [get_pins        \
{slice_5/nibble_0/O2[2]}] [get_pins {slice_5/nibble_0/O2[3]}] [get_pins        \
{slice_5/nibble_1/A1[0]}] [get_pins {slice_5/nibble_1/A1[1]}] [get_pins        \
{slice_5/nibble_1/A1[2]}] [get_pins {slice_5/nibble_1/A1[3]}] [get_pins        \
{slice_5/nibble_1/A2[0]}] [get_pins {slice_5/nibble_1/A2[1]}] [get_pins        \
{slice_5/nibble_1/A2[2]}] [get_pins {slice_5/nibble_1/A2[3]}] [get_pins        \
slice_5/nibble_1/CE1] [get_pins slice_5/nibble_1/CE2] [get_pins                \
slice_5/nibble_1/CSB1] [get_pins slice_5/nibble_1/CSB2] [get_pins              \
{slice_5/nibble_1/I1[0]}] [get_pins {slice_5/nibble_1/I1[1]}] [get_pins        \
{slice_5/nibble_1/I1[2]}] [get_pins {slice_5/nibble_1/I1[3]}] [get_pins        \
{slice_5/nibble_1/I2[0]}] [get_pins {slice_5/nibble_1/I2[1]}] [get_pins        \
{slice_5/nibble_1/I2[2]}] [get_pins {slice_5/nibble_1/I2[3]}] [get_pins        \
slice_5/nibble_1/OEB1] [get_pins slice_5/nibble_1/OEB2] [get_pins              \
slice_5/nibble_1/SLEEPIN] [get_pins slice_5/nibble_1/WEB1] [get_pins           \
slice_5/nibble_1/WEB2] [get_pins slice_5/nibble_1/ACK] [get_pins               \
{slice_5/nibble_1/O1[0]}] [get_pins {slice_5/nibble_1/O1[1]}] [get_pins        \
{slice_5/nibble_1/O1[2]}] [get_pins {slice_5/nibble_1/O1[3]}] [get_pins        \
{slice_5/nibble_1/O2[0]}] [get_pins {slice_5/nibble_1/O2[1]}] [get_pins        \
{slice_5/nibble_1/O2[2]}] [get_pins {slice_5/nibble_1/O2[3]}] [get_pins        \
{slice_6/nibble_0/A1[0]}] [get_pins {slice_6/nibble_0/A1[1]}] [get_pins        \
{slice_6/nibble_0/A1[2]}] [get_pins {slice_6/nibble_0/A1[3]}] [get_pins        \
{slice_6/nibble_0/A2[0]}] [get_pins {slice_6/nibble_0/A2[1]}] [get_pins        \
{slice_6/nibble_0/A2[2]}] [get_pins {slice_6/nibble_0/A2[3]}] [get_pins        \
slice_6/nibble_0/CE1] [get_pins slice_6/nibble_0/CE2] [get_pins                \
slice_6/nibble_0/CSB1] [get_pins slice_6/nibble_0/CSB2] [get_pins              \
{slice_6/nibble_0/I1[0]}] [get_pins {slice_6/nibble_0/I1[1]}] [get_pins        \
{slice_6/nibble_0/I1[2]}] [get_pins {slice_6/nibble_0/I1[3]}] [get_pins        \
{slice_6/nibble_0/I2[0]}] [get_pins {slice_6/nibble_0/I2[1]}] [get_pins        \
{slice_6/nibble_0/I2[2]}] [get_pins {slice_6/nibble_0/I2[3]}] [get_pins        \
slice_6/nibble_0/OEB1] [get_pins slice_6/nibble_0/OEB2] [get_pins              \
slice_6/nibble_0/SLEEPIN] [get_pins slice_6/nibble_0/WEB1] [get_pins           \
slice_6/nibble_0/WEB2] [get_pins slice_6/nibble_0/ACK] [get_pins               \
{slice_6/nibble_0/O1[0]}] [get_pins {slice_6/nibble_0/O1[1]}] [get_pins        \
{slice_6/nibble_0/O1[2]}] [get_pins {slice_6/nibble_0/O1[3]}] [get_pins        \
{slice_6/nibble_0/O2[0]}] [get_pins {slice_6/nibble_0/O2[1]}] [get_pins        \
{slice_6/nibble_0/O2[2]}] [get_pins {slice_6/nibble_0/O2[3]}] [get_pins        \
{slice_6/nibble_1/A1[0]}] [get_pins {slice_6/nibble_1/A1[1]}] [get_pins        \
{slice_6/nibble_1/A1[2]}] [get_pins {slice_6/nibble_1/A1[3]}] [get_pins        \
{slice_6/nibble_1/A2[0]}] [get_pins {slice_6/nibble_1/A2[1]}] [get_pins        \
{slice_6/nibble_1/A2[2]}] [get_pins {slice_6/nibble_1/A2[3]}] [get_pins        \
slice_6/nibble_1/CE1] [get_pins slice_6/nibble_1/CE2] [get_pins                \
slice_6/nibble_1/CSB1] [get_pins slice_6/nibble_1/CSB2] [get_pins              \
{slice_6/nibble_1/I1[0]}] [get_pins {slice_6/nibble_1/I1[1]}] [get_pins        \
{slice_6/nibble_1/I1[2]}] [get_pins {slice_6/nibble_1/I1[3]}] [get_pins        \
{slice_6/nibble_1/I2[0]}] [get_pins {slice_6/nibble_1/I2[1]}] [get_pins        \
{slice_6/nibble_1/I2[2]}] [get_pins {slice_6/nibble_1/I2[3]}] [get_pins        \
slice_6/nibble_1/OEB1] [get_pins slice_6/nibble_1/OEB2] [get_pins              \
slice_6/nibble_1/SLEEPIN] [get_pins slice_6/nibble_1/WEB1] [get_pins           \
slice_6/nibble_1/WEB2] [get_pins slice_6/nibble_1/ACK] [get_pins               \
{slice_6/nibble_1/O1[0]}] [get_pins {slice_6/nibble_1/O1[1]}] [get_pins        \
{slice_6/nibble_1/O1[2]}] [get_pins {slice_6/nibble_1/O1[3]}] [get_pins        \
{slice_6/nibble_1/O2[0]}] [get_pins {slice_6/nibble_1/O2[1]}] [get_pins        \
{slice_6/nibble_1/O2[2]}] [get_pins {slice_6/nibble_1/O2[3]}] [get_pins        \
{slice_7/nibble_0/A1[0]}] [get_pins {slice_7/nibble_0/A1[1]}] [get_pins        \
{slice_7/nibble_0/A1[2]}] [get_pins {slice_7/nibble_0/A1[3]}] [get_pins        \
{slice_7/nibble_0/A2[0]}] [get_pins {slice_7/nibble_0/A2[1]}] [get_pins        \
{slice_7/nibble_0/A2[2]}] [get_pins {slice_7/nibble_0/A2[3]}] [get_pins        \
slice_7/nibble_0/CE1] [get_pins slice_7/nibble_0/CE2] [get_pins                \
slice_7/nibble_0/CSB1] [get_pins slice_7/nibble_0/CSB2] [get_pins              \
{slice_7/nibble_0/I1[0]}] [get_pins {slice_7/nibble_0/I1[1]}] [get_pins        \
{slice_7/nibble_0/I1[2]}] [get_pins {slice_7/nibble_0/I1[3]}] [get_pins        \
{slice_7/nibble_0/I2[0]}] [get_pins {slice_7/nibble_0/I2[1]}] [get_pins        \
{slice_7/nibble_0/I2[2]}] [get_pins {slice_7/nibble_0/I2[3]}] [get_pins        \
slice_7/nibble_0/OEB1] [get_pins slice_7/nibble_0/OEB2] [get_pins              \
slice_7/nibble_0/SLEEPIN] [get_pins slice_7/nibble_0/WEB1] [get_pins           \
slice_7/nibble_0/WEB2] [get_pins slice_7/nibble_0/ACK] [get_pins               \
{slice_7/nibble_0/O1[0]}] [get_pins {slice_7/nibble_0/O1[1]}] [get_pins        \
{slice_7/nibble_0/O1[2]}] [get_pins {slice_7/nibble_0/O1[3]}] [get_pins        \
{slice_7/nibble_0/O2[0]}] [get_pins {slice_7/nibble_0/O2[1]}] [get_pins        \
{slice_7/nibble_0/O2[2]}] [get_pins {slice_7/nibble_0/O2[3]}] [get_pins        \
{slice_7/nibble_1/A1[0]}] [get_pins {slice_7/nibble_1/A1[1]}] [get_pins        \
{slice_7/nibble_1/A1[2]}] [get_pins {slice_7/nibble_1/A1[3]}] [get_pins        \
{slice_7/nibble_1/A2[0]}] [get_pins {slice_7/nibble_1/A2[1]}] [get_pins        \
{slice_7/nibble_1/A2[2]}] [get_pins {slice_7/nibble_1/A2[3]}] [get_pins        \
slice_7/nibble_1/CE1] [get_pins slice_7/nibble_1/CE2] [get_pins                \
slice_7/nibble_1/CSB1] [get_pins slice_7/nibble_1/CSB2] [get_pins              \
{slice_7/nibble_1/I1[0]}] [get_pins {slice_7/nibble_1/I1[1]}] [get_pins        \
{slice_7/nibble_1/I1[2]}] [get_pins {slice_7/nibble_1/I1[3]}] [get_pins        \
{slice_7/nibble_1/I2[0]}] [get_pins {slice_7/nibble_1/I2[1]}] [get_pins        \
{slice_7/nibble_1/I2[2]}] [get_pins {slice_7/nibble_1/I2[3]}] [get_pins        \
slice_7/nibble_1/OEB1] [get_pins slice_7/nibble_1/OEB2] [get_pins              \
slice_7/nibble_1/SLEEPIN] [get_pins slice_7/nibble_1/WEB1] [get_pins           \
slice_7/nibble_1/WEB2] [get_pins slice_7/nibble_1/ACK] [get_pins               \
{slice_7/nibble_1/O1[0]}] [get_pins {slice_7/nibble_1/O1[1]}] [get_pins        \
{slice_7/nibble_1/O1[2]}] [get_pins {slice_7/nibble_1/O1[3]}] [get_pins        \
{slice_7/nibble_1/O2[0]}] [get_pins {slice_7/nibble_1/O2[1]}] [get_pins        \
{slice_7/nibble_1/O2[2]}] [get_pins {slice_7/nibble_1/O2[3]}] [get_pins        \
{slice_8/nibble_0/A1[0]}] [get_pins {slice_8/nibble_0/A1[1]}] [get_pins        \
{slice_8/nibble_0/A1[2]}] [get_pins {slice_8/nibble_0/A1[3]}] [get_pins        \
{slice_8/nibble_0/A2[0]}] [get_pins {slice_8/nibble_0/A2[1]}] [get_pins        \
{slice_8/nibble_0/A2[2]}] [get_pins {slice_8/nibble_0/A2[3]}] [get_pins        \
slice_8/nibble_0/CE1] [get_pins slice_8/nibble_0/CE2] [get_pins                \
slice_8/nibble_0/CSB1] [get_pins slice_8/nibble_0/CSB2] [get_pins              \
{slice_8/nibble_0/I1[0]}] [get_pins {slice_8/nibble_0/I1[1]}] [get_pins        \
{slice_8/nibble_0/I1[2]}] [get_pins {slice_8/nibble_0/I1[3]}] [get_pins        \
{slice_8/nibble_0/I2[0]}] [get_pins {slice_8/nibble_0/I2[1]}] [get_pins        \
{slice_8/nibble_0/I2[2]}] [get_pins {slice_8/nibble_0/I2[3]}] [get_pins        \
slice_8/nibble_0/OEB1] [get_pins slice_8/nibble_0/OEB2] [get_pins              \
slice_8/nibble_0/SLEEPIN] [get_pins slice_8/nibble_0/WEB1] [get_pins           \
slice_8/nibble_0/WEB2] [get_pins slice_8/nibble_0/ACK] [get_pins               \
{slice_8/nibble_0/O1[0]}] [get_pins {slice_8/nibble_0/O1[1]}] [get_pins        \
{slice_8/nibble_0/O1[2]}] [get_pins {slice_8/nibble_0/O1[3]}] [get_pins        \
{slice_8/nibble_0/O2[0]}] [get_pins {slice_8/nibble_0/O2[1]}] [get_pins        \
{slice_8/nibble_0/O2[2]}] [get_pins {slice_8/nibble_0/O2[3]}] [get_pins        \
{slice_8/nibble_1/A1[0]}] [get_pins {slice_8/nibble_1/A1[1]}] [get_pins        \
{slice_8/nibble_1/A1[2]}] [get_pins {slice_8/nibble_1/A1[3]}] [get_pins        \
{slice_8/nibble_1/A2[0]}] [get_pins {slice_8/nibble_1/A2[1]}] [get_pins        \
{slice_8/nibble_1/A2[2]}] [get_pins {slice_8/nibble_1/A2[3]}] [get_pins        \
slice_8/nibble_1/CE1] [get_pins slice_8/nibble_1/CE2] [get_pins                \
slice_8/nibble_1/CSB1] [get_pins slice_8/nibble_1/CSB2] [get_pins              \
{slice_8/nibble_1/I1[0]}] [get_pins {slice_8/nibble_1/I1[1]}] [get_pins        \
{slice_8/nibble_1/I1[2]}] [get_pins {slice_8/nibble_1/I1[3]}] [get_pins        \
{slice_8/nibble_1/I2[0]}] [get_pins {slice_8/nibble_1/I2[1]}] [get_pins        \
{slice_8/nibble_1/I2[2]}] [get_pins {slice_8/nibble_1/I2[3]}] [get_pins        \
slice_8/nibble_1/OEB1] [get_pins slice_8/nibble_1/OEB2] [get_pins              \
slice_8/nibble_1/SLEEPIN] [get_pins slice_8/nibble_1/WEB1] [get_pins           \
slice_8/nibble_1/WEB2] [get_pins slice_8/nibble_1/ACK] [get_pins               \
{slice_8/nibble_1/O1[0]}] [get_pins {slice_8/nibble_1/O1[1]}] [get_pins        \
{slice_8/nibble_1/O1[2]}] [get_pins {slice_8/nibble_1/O1[3]}] [get_pins        \
{slice_8/nibble_1/O2[0]}] [get_pins {slice_8/nibble_1/O2[1]}] [get_pins        \
{slice_8/nibble_1/O2[2]}] [get_pins {slice_8/nibble_1/O2[3]}] [get_pins        \
{slice_9/nibble_0/A1[0]}] [get_pins {slice_9/nibble_0/A1[1]}] [get_pins        \
{slice_9/nibble_0/A1[2]}] [get_pins {slice_9/nibble_0/A1[3]}] [get_pins        \
{slice_9/nibble_0/A2[0]}] [get_pins {slice_9/nibble_0/A2[1]}] [get_pins        \
{slice_9/nibble_0/A2[2]}] [get_pins {slice_9/nibble_0/A2[3]}] [get_pins        \
slice_9/nibble_0/CE1] [get_pins slice_9/nibble_0/CE2] [get_pins                \
slice_9/nibble_0/CSB1] [get_pins slice_9/nibble_0/CSB2] [get_pins              \
{slice_9/nibble_0/I1[0]}] [get_pins {slice_9/nibble_0/I1[1]}] [get_pins        \
{slice_9/nibble_0/I1[2]}] [get_pins {slice_9/nibble_0/I1[3]}] [get_pins        \
{slice_9/nibble_0/I2[0]}] [get_pins {slice_9/nibble_0/I2[1]}] [get_pins        \
{slice_9/nibble_0/I2[2]}] [get_pins {slice_9/nibble_0/I2[3]}] [get_pins        \
slice_9/nibble_0/OEB1] [get_pins slice_9/nibble_0/OEB2] [get_pins              \
slice_9/nibble_0/SLEEPIN] [get_pins slice_9/nibble_0/WEB1] [get_pins           \
slice_9/nibble_0/WEB2] [get_pins slice_9/nibble_0/ACK] [get_pins               \
{slice_9/nibble_0/O1[0]}] [get_pins {slice_9/nibble_0/O1[1]}] [get_pins        \
{slice_9/nibble_0/O1[2]}] [get_pins {slice_9/nibble_0/O1[3]}] [get_pins        \
{slice_9/nibble_0/O2[0]}] [get_pins {slice_9/nibble_0/O2[1]}] [get_pins        \
{slice_9/nibble_0/O2[2]}] [get_pins {slice_9/nibble_0/O2[3]}] [get_pins        \
{slice_9/nibble_1/A1[0]}] [get_pins {slice_9/nibble_1/A1[1]}] [get_pins        \
{slice_9/nibble_1/A1[2]}] [get_pins {slice_9/nibble_1/A1[3]}] [get_pins        \
{slice_9/nibble_1/A2[0]}] [get_pins {slice_9/nibble_1/A2[1]}] [get_pins        \
{slice_9/nibble_1/A2[2]}] [get_pins {slice_9/nibble_1/A2[3]}] [get_pins        \
slice_9/nibble_1/CE1] [get_pins slice_9/nibble_1/CE2] [get_pins                \
slice_9/nibble_1/CSB1] [get_pins slice_9/nibble_1/CSB2] [get_pins              \
{slice_9/nibble_1/I1[0]}] [get_pins {slice_9/nibble_1/I1[1]}] [get_pins        \
{slice_9/nibble_1/I1[2]}] [get_pins {slice_9/nibble_1/I1[3]}] [get_pins        \
{slice_9/nibble_1/I2[0]}] [get_pins {slice_9/nibble_1/I2[1]}] [get_pins        \
{slice_9/nibble_1/I2[2]}] [get_pins {slice_9/nibble_1/I2[3]}] [get_pins        \
slice_9/nibble_1/OEB1] [get_pins slice_9/nibble_1/OEB2] [get_pins              \
slice_9/nibble_1/SLEEPIN] [get_pins slice_9/nibble_1/WEB1] [get_pins           \
slice_9/nibble_1/WEB2] [get_pins slice_9/nibble_1/ACK] [get_pins               \
{slice_9/nibble_1/O1[0]}] [get_pins {slice_9/nibble_1/O1[1]}] [get_pins        \
{slice_9/nibble_1/O1[2]}] [get_pins {slice_9/nibble_1/O1[3]}] [get_pins        \
{slice_9/nibble_1/O2[0]}] [get_pins {slice_9/nibble_1/O2[1]}] [get_pins        \
{slice_9/nibble_1/O2[2]}] [get_pins {slice_9/nibble_1/O2[3]}] [get_pins        \
{slice_10/nibble_0/A1[0]}] [get_pins {slice_10/nibble_0/A1[1]}] [get_pins      \
{slice_10/nibble_0/A1[2]}] [get_pins {slice_10/nibble_0/A1[3]}] [get_pins      \
{slice_10/nibble_0/A2[0]}] [get_pins {slice_10/nibble_0/A2[1]}] [get_pins      \
{slice_10/nibble_0/A2[2]}] [get_pins {slice_10/nibble_0/A2[3]}] [get_pins      \
slice_10/nibble_0/CE1] [get_pins slice_10/nibble_0/CE2] [get_pins              \
slice_10/nibble_0/CSB1] [get_pins slice_10/nibble_0/CSB2] [get_pins            \
{slice_10/nibble_0/I1[0]}] [get_pins {slice_10/nibble_0/I1[1]}] [get_pins      \
{slice_10/nibble_0/I1[2]}] [get_pins {slice_10/nibble_0/I1[3]}] [get_pins      \
{slice_10/nibble_0/I2[0]}] [get_pins {slice_10/nibble_0/I2[1]}] [get_pins      \
{slice_10/nibble_0/I2[2]}] [get_pins {slice_10/nibble_0/I2[3]}] [get_pins      \
slice_10/nibble_0/OEB1] [get_pins slice_10/nibble_0/OEB2] [get_pins            \
slice_10/nibble_0/SLEEPIN] [get_pins slice_10/nibble_0/WEB1] [get_pins         \
slice_10/nibble_0/WEB2] [get_pins slice_10/nibble_0/ACK] [get_pins             \
{slice_10/nibble_0/O1[0]}] [get_pins {slice_10/nibble_0/O1[1]}] [get_pins      \
{slice_10/nibble_0/O1[2]}] [get_pins {slice_10/nibble_0/O1[3]}] [get_pins      \
{slice_10/nibble_0/O2[0]}] [get_pins {slice_10/nibble_0/O2[1]}] [get_pins      \
{slice_10/nibble_0/O2[2]}] [get_pins {slice_10/nibble_0/O2[3]}] [get_pins      \
{slice_10/nibble_1/A1[0]}] [get_pins {slice_10/nibble_1/A1[1]}] [get_pins      \
{slice_10/nibble_1/A1[2]}] [get_pins {slice_10/nibble_1/A1[3]}] [get_pins      \
{slice_10/nibble_1/A2[0]}] [get_pins {slice_10/nibble_1/A2[1]}] [get_pins      \
{slice_10/nibble_1/A2[2]}] [get_pins {slice_10/nibble_1/A2[3]}] [get_pins      \
slice_10/nibble_1/CE1] [get_pins slice_10/nibble_1/CE2] [get_pins              \
slice_10/nibble_1/CSB1] [get_pins slice_10/nibble_1/CSB2] [get_pins            \
{slice_10/nibble_1/I1[0]}] [get_pins {slice_10/nibble_1/I1[1]}] [get_pins      \
{slice_10/nibble_1/I1[2]}] [get_pins {slice_10/nibble_1/I1[3]}] [get_pins      \
{slice_10/nibble_1/I2[0]}] [get_pins {slice_10/nibble_1/I2[1]}] [get_pins      \
{slice_10/nibble_1/I2[2]}] [get_pins {slice_10/nibble_1/I2[3]}] [get_pins      \
slice_10/nibble_1/OEB1] [get_pins slice_10/nibble_1/OEB2] [get_pins            \
slice_10/nibble_1/SLEEPIN] [get_pins slice_10/nibble_1/WEB1] [get_pins         \
slice_10/nibble_1/WEB2] [get_pins slice_10/nibble_1/ACK] [get_pins             \
{slice_10/nibble_1/O1[0]}] [get_pins {slice_10/nibble_1/O1[1]}] [get_pins      \
{slice_10/nibble_1/O1[2]}] [get_pins {slice_10/nibble_1/O1[3]}] [get_pins      \
{slice_10/nibble_1/O2[0]}] [get_pins {slice_10/nibble_1/O2[1]}] [get_pins      \
{slice_10/nibble_1/O2[2]}] [get_pins {slice_10/nibble_1/O2[3]}] [get_pins      \
{slice_11/nibble_0/A1[0]}] [get_pins {slice_11/nibble_0/A1[1]}] [get_pins      \
{slice_11/nibble_0/A1[2]}] [get_pins {slice_11/nibble_0/A1[3]}] [get_pins      \
{slice_11/nibble_0/A2[0]}] [get_pins {slice_11/nibble_0/A2[1]}] [get_pins      \
{slice_11/nibble_0/A2[2]}] [get_pins {slice_11/nibble_0/A2[3]}] [get_pins      \
slice_11/nibble_0/CE1] [get_pins slice_11/nibble_0/CE2] [get_pins              \
slice_11/nibble_0/CSB1] [get_pins slice_11/nibble_0/CSB2] [get_pins            \
{slice_11/nibble_0/I1[0]}] [get_pins {slice_11/nibble_0/I1[1]}] [get_pins      \
{slice_11/nibble_0/I1[2]}] [get_pins {slice_11/nibble_0/I1[3]}] [get_pins      \
{slice_11/nibble_0/I2[0]}] [get_pins {slice_11/nibble_0/I2[1]}] [get_pins      \
{slice_11/nibble_0/I2[2]}] [get_pins {slice_11/nibble_0/I2[3]}] [get_pins      \
slice_11/nibble_0/OEB1] [get_pins slice_11/nibble_0/OEB2] [get_pins            \
slice_11/nibble_0/SLEEPIN] [get_pins slice_11/nibble_0/WEB1] [get_pins         \
slice_11/nibble_0/WEB2] [get_pins slice_11/nibble_0/ACK] [get_pins             \
{slice_11/nibble_0/O1[0]}] [get_pins {slice_11/nibble_0/O1[1]}] [get_pins      \
{slice_11/nibble_0/O1[2]}] [get_pins {slice_11/nibble_0/O1[3]}] [get_pins      \
{slice_11/nibble_0/O2[0]}] [get_pins {slice_11/nibble_0/O2[1]}] [get_pins      \
{slice_11/nibble_0/O2[2]}] [get_pins {slice_11/nibble_0/O2[3]}] [get_pins      \
{slice_11/nibble_1/A1[0]}] [get_pins {slice_11/nibble_1/A1[1]}] [get_pins      \
{slice_11/nibble_1/A1[2]}] [get_pins {slice_11/nibble_1/A1[3]}] [get_pins      \
{slice_11/nibble_1/A2[0]}] [get_pins {slice_11/nibble_1/A2[1]}] [get_pins      \
{slice_11/nibble_1/A2[2]}] [get_pins {slice_11/nibble_1/A2[3]}] [get_pins      \
slice_11/nibble_1/CE1] [get_pins slice_11/nibble_1/CE2] [get_pins              \
slice_11/nibble_1/CSB1] [get_pins slice_11/nibble_1/CSB2] [get_pins            \
{slice_11/nibble_1/I1[0]}] [get_pins {slice_11/nibble_1/I1[1]}] [get_pins      \
{slice_11/nibble_1/I1[2]}] [get_pins {slice_11/nibble_1/I1[3]}] [get_pins      \
{slice_11/nibble_1/I2[0]}] [get_pins {slice_11/nibble_1/I2[1]}] [get_pins      \
{slice_11/nibble_1/I2[2]}] [get_pins {slice_11/nibble_1/I2[3]}] [get_pins      \
slice_11/nibble_1/OEB1] [get_pins slice_11/nibble_1/OEB2] [get_pins            \
slice_11/nibble_1/SLEEPIN] [get_pins slice_11/nibble_1/WEB1] [get_pins         \
slice_11/nibble_1/WEB2] [get_pins slice_11/nibble_1/ACK] [get_pins             \
{slice_11/nibble_1/O1[0]}] [get_pins {slice_11/nibble_1/O1[1]}] [get_pins      \
{slice_11/nibble_1/O1[2]}] [get_pins {slice_11/nibble_1/O1[3]}] [get_pins      \
{slice_11/nibble_1/O2[0]}] [get_pins {slice_11/nibble_1/O2[1]}] [get_pins      \
{slice_11/nibble_1/O2[2]}] [get_pins {slice_11/nibble_1/O2[3]}] [get_pins      \
{slice_12/nibble_0/A1[0]}] [get_pins {slice_12/nibble_0/A1[1]}] [get_pins      \
{slice_12/nibble_0/A1[2]}] [get_pins {slice_12/nibble_0/A1[3]}] [get_pins      \
{slice_12/nibble_0/A2[0]}] [get_pins {slice_12/nibble_0/A2[1]}] [get_pins      \
{slice_12/nibble_0/A2[2]}] [get_pins {slice_12/nibble_0/A2[3]}] [get_pins      \
slice_12/nibble_0/CE1] [get_pins slice_12/nibble_0/CE2] [get_pins              \
slice_12/nibble_0/CSB1] [get_pins slice_12/nibble_0/CSB2] [get_pins            \
{slice_12/nibble_0/I1[0]}] [get_pins {slice_12/nibble_0/I1[1]}] [get_pins      \
{slice_12/nibble_0/I1[2]}] [get_pins {slice_12/nibble_0/I1[3]}] [get_pins      \
{slice_12/nibble_0/I2[0]}] [get_pins {slice_12/nibble_0/I2[1]}] [get_pins      \
{slice_12/nibble_0/I2[2]}] [get_pins {slice_12/nibble_0/I2[3]}] [get_pins      \
slice_12/nibble_0/OEB1] [get_pins slice_12/nibble_0/OEB2] [get_pins            \
slice_12/nibble_0/SLEEPIN] [get_pins slice_12/nibble_0/WEB1] [get_pins         \
slice_12/nibble_0/WEB2] [get_pins slice_12/nibble_0/ACK] [get_pins             \
{slice_12/nibble_0/O1[0]}] [get_pins {slice_12/nibble_0/O1[1]}] [get_pins      \
{slice_12/nibble_0/O1[2]}] [get_pins {slice_12/nibble_0/O1[3]}] [get_pins      \
{slice_12/nibble_0/O2[0]}] [get_pins {slice_12/nibble_0/O2[1]}] [get_pins      \
{slice_12/nibble_0/O2[2]}] [get_pins {slice_12/nibble_0/O2[3]}] [get_pins      \
{slice_12/nibble_1/A1[0]}] [get_pins {slice_12/nibble_1/A1[1]}] [get_pins      \
{slice_12/nibble_1/A1[2]}] [get_pins {slice_12/nibble_1/A1[3]}] [get_pins      \
{slice_12/nibble_1/A2[0]}] [get_pins {slice_12/nibble_1/A2[1]}] [get_pins      \
{slice_12/nibble_1/A2[2]}] [get_pins {slice_12/nibble_1/A2[3]}] [get_pins      \
slice_12/nibble_1/CE1] [get_pins slice_12/nibble_1/CE2] [get_pins              \
slice_12/nibble_1/CSB1] [get_pins slice_12/nibble_1/CSB2] [get_pins            \
{slice_12/nibble_1/I1[0]}] [get_pins {slice_12/nibble_1/I1[1]}] [get_pins      \
{slice_12/nibble_1/I1[2]}] [get_pins {slice_12/nibble_1/I1[3]}] [get_pins      \
{slice_12/nibble_1/I2[0]}] [get_pins {slice_12/nibble_1/I2[1]}] [get_pins      \
{slice_12/nibble_1/I2[2]}] [get_pins {slice_12/nibble_1/I2[3]}] [get_pins      \
slice_12/nibble_1/OEB1] [get_pins slice_12/nibble_1/OEB2] [get_pins            \
slice_12/nibble_1/SLEEPIN] [get_pins slice_12/nibble_1/WEB1] [get_pins         \
slice_12/nibble_1/WEB2] [get_pins slice_12/nibble_1/ACK] [get_pins             \
{slice_12/nibble_1/O1[0]}] [get_pins {slice_12/nibble_1/O1[1]}] [get_pins      \
{slice_12/nibble_1/O1[2]}] [get_pins {slice_12/nibble_1/O1[3]}] [get_pins      \
{slice_12/nibble_1/O2[0]}] [get_pins {slice_12/nibble_1/O2[1]}] [get_pins      \
{slice_12/nibble_1/O2[2]}] [get_pins {slice_12/nibble_1/O2[3]}] [get_pins      \
{slice_13/nibble_0/A1[0]}] [get_pins {slice_13/nibble_0/A1[1]}] [get_pins      \
{slice_13/nibble_0/A1[2]}] [get_pins {slice_13/nibble_0/A1[3]}] [get_pins      \
{slice_13/nibble_0/A2[0]}] [get_pins {slice_13/nibble_0/A2[1]}] [get_pins      \
{slice_13/nibble_0/A2[2]}] [get_pins {slice_13/nibble_0/A2[3]}] [get_pins      \
slice_13/nibble_0/CE1] [get_pins slice_13/nibble_0/CE2] [get_pins              \
slice_13/nibble_0/CSB1] [get_pins slice_13/nibble_0/CSB2] [get_pins            \
{slice_13/nibble_0/I1[0]}] [get_pins {slice_13/nibble_0/I1[1]}] [get_pins      \
{slice_13/nibble_0/I1[2]}] [get_pins {slice_13/nibble_0/I1[3]}] [get_pins      \
{slice_13/nibble_0/I2[0]}] [get_pins {slice_13/nibble_0/I2[1]}] [get_pins      \
{slice_13/nibble_0/I2[2]}] [get_pins {slice_13/nibble_0/I2[3]}] [get_pins      \
slice_13/nibble_0/OEB1] [get_pins slice_13/nibble_0/OEB2] [get_pins            \
slice_13/nibble_0/SLEEPIN] [get_pins slice_13/nibble_0/WEB1] [get_pins         \
slice_13/nibble_0/WEB2] [get_pins slice_13/nibble_0/ACK] [get_pins             \
{slice_13/nibble_0/O1[0]}] [get_pins {slice_13/nibble_0/O1[1]}] [get_pins      \
{slice_13/nibble_0/O1[2]}] [get_pins {slice_13/nibble_0/O1[3]}] [get_pins      \
{slice_13/nibble_0/O2[0]}] [get_pins {slice_13/nibble_0/O2[1]}] [get_pins      \
{slice_13/nibble_0/O2[2]}] [get_pins {slice_13/nibble_0/O2[3]}] [get_pins      \
{slice_13/nibble_1/A1[0]}] [get_pins {slice_13/nibble_1/A1[1]}] [get_pins      \
{slice_13/nibble_1/A1[2]}] [get_pins {slice_13/nibble_1/A1[3]}] [get_pins      \
{slice_13/nibble_1/A2[0]}] [get_pins {slice_13/nibble_1/A2[1]}] [get_pins      \
{slice_13/nibble_1/A2[2]}] [get_pins {slice_13/nibble_1/A2[3]}] [get_pins      \
slice_13/nibble_1/CE1] [get_pins slice_13/nibble_1/CE2] [get_pins              \
slice_13/nibble_1/CSB1] [get_pins slice_13/nibble_1/CSB2] [get_pins            \
{slice_13/nibble_1/I1[0]}] [get_pins {slice_13/nibble_1/I1[1]}] [get_pins      \
{slice_13/nibble_1/I1[2]}] [get_pins {slice_13/nibble_1/I1[3]}] [get_pins      \
{slice_13/nibble_1/I2[0]}] [get_pins {slice_13/nibble_1/I2[1]}] [get_pins      \
{slice_13/nibble_1/I2[2]}] [get_pins {slice_13/nibble_1/I2[3]}] [get_pins      \
slice_13/nibble_1/OEB1] [get_pins slice_13/nibble_1/OEB2] [get_pins            \
slice_13/nibble_1/SLEEPIN] [get_pins slice_13/nibble_1/WEB1] [get_pins         \
slice_13/nibble_1/WEB2] [get_pins slice_13/nibble_1/ACK] [get_pins             \
{slice_13/nibble_1/O1[0]}] [get_pins {slice_13/nibble_1/O1[1]}] [get_pins      \
{slice_13/nibble_1/O1[2]}] [get_pins {slice_13/nibble_1/O1[3]}] [get_pins      \
{slice_13/nibble_1/O2[0]}] [get_pins {slice_13/nibble_1/O2[1]}] [get_pins      \
{slice_13/nibble_1/O2[2]}] [get_pins {slice_13/nibble_1/O2[3]}] [get_pins      \
{slice_14/nibble_0/A1[0]}] [get_pins {slice_14/nibble_0/A1[1]}] [get_pins      \
{slice_14/nibble_0/A1[2]}] [get_pins {slice_14/nibble_0/A1[3]}] [get_pins      \
{slice_14/nibble_0/A2[0]}] [get_pins {slice_14/nibble_0/A2[1]}] [get_pins      \
{slice_14/nibble_0/A2[2]}] [get_pins {slice_14/nibble_0/A2[3]}] [get_pins      \
slice_14/nibble_0/CE1] [get_pins slice_14/nibble_0/CE2] [get_pins              \
slice_14/nibble_0/CSB1] [get_pins slice_14/nibble_0/CSB2] [get_pins            \
{slice_14/nibble_0/I1[0]}] [get_pins {slice_14/nibble_0/I1[1]}] [get_pins      \
{slice_14/nibble_0/I1[2]}] [get_pins {slice_14/nibble_0/I1[3]}] [get_pins      \
{slice_14/nibble_0/I2[0]}] [get_pins {slice_14/nibble_0/I2[1]}] [get_pins      \
{slice_14/nibble_0/I2[2]}] [get_pins {slice_14/nibble_0/I2[3]}] [get_pins      \
slice_14/nibble_0/OEB1] [get_pins slice_14/nibble_0/OEB2] [get_pins            \
slice_14/nibble_0/SLEEPIN] [get_pins slice_14/nibble_0/WEB1] [get_pins         \
slice_14/nibble_0/WEB2] [get_pins slice_14/nibble_0/ACK] [get_pins             \
{slice_14/nibble_0/O1[0]}] [get_pins {slice_14/nibble_0/O1[1]}] [get_pins      \
{slice_14/nibble_0/O1[2]}] [get_pins {slice_14/nibble_0/O1[3]}] [get_pins      \
{slice_14/nibble_0/O2[0]}] [get_pins {slice_14/nibble_0/O2[1]}] [get_pins      \
{slice_14/nibble_0/O2[2]}] [get_pins {slice_14/nibble_0/O2[3]}] [get_pins      \
{slice_14/nibble_1/A1[0]}] [get_pins {slice_14/nibble_1/A1[1]}] [get_pins      \
{slice_14/nibble_1/A1[2]}] [get_pins {slice_14/nibble_1/A1[3]}] [get_pins      \
{slice_14/nibble_1/A2[0]}] [get_pins {slice_14/nibble_1/A2[1]}] [get_pins      \
{slice_14/nibble_1/A2[2]}] [get_pins {slice_14/nibble_1/A2[3]}] [get_pins      \
slice_14/nibble_1/CE1] [get_pins slice_14/nibble_1/CE2] [get_pins              \
slice_14/nibble_1/CSB1] [get_pins slice_14/nibble_1/CSB2] [get_pins            \
{slice_14/nibble_1/I1[0]}] [get_pins {slice_14/nibble_1/I1[1]}] [get_pins      \
{slice_14/nibble_1/I1[2]}] [get_pins {slice_14/nibble_1/I1[3]}] [get_pins      \
{slice_14/nibble_1/I2[0]}] [get_pins {slice_14/nibble_1/I2[1]}] [get_pins      \
{slice_14/nibble_1/I2[2]}] [get_pins {slice_14/nibble_1/I2[3]}] [get_pins      \
slice_14/nibble_1/OEB1] [get_pins slice_14/nibble_1/OEB2] [get_pins            \
slice_14/nibble_1/SLEEPIN] [get_pins slice_14/nibble_1/WEB1] [get_pins         \
slice_14/nibble_1/WEB2] [get_pins slice_14/nibble_1/ACK] [get_pins             \
{slice_14/nibble_1/O1[0]}] [get_pins {slice_14/nibble_1/O1[1]}] [get_pins      \
{slice_14/nibble_1/O1[2]}] [get_pins {slice_14/nibble_1/O1[3]}] [get_pins      \
{slice_14/nibble_1/O2[0]}] [get_pins {slice_14/nibble_1/O2[1]}] [get_pins      \
{slice_14/nibble_1/O2[2]}] [get_pins {slice_14/nibble_1/O2[3]}] [get_pins      \
{slice_15/nibble_0/A1[0]}] [get_pins {slice_15/nibble_0/A1[1]}] [get_pins      \
{slice_15/nibble_0/A1[2]}] [get_pins {slice_15/nibble_0/A1[3]}] [get_pins      \
{slice_15/nibble_0/A2[0]}] [get_pins {slice_15/nibble_0/A2[1]}] [get_pins      \
{slice_15/nibble_0/A2[2]}] [get_pins {slice_15/nibble_0/A2[3]}] [get_pins      \
slice_15/nibble_0/CE1] [get_pins slice_15/nibble_0/CE2] [get_pins              \
slice_15/nibble_0/CSB1] [get_pins slice_15/nibble_0/CSB2] [get_pins            \
{slice_15/nibble_0/I1[0]}] [get_pins {slice_15/nibble_0/I1[1]}] [get_pins      \
{slice_15/nibble_0/I1[2]}] [get_pins {slice_15/nibble_0/I1[3]}] [get_pins      \
{slice_15/nibble_0/I2[0]}] [get_pins {slice_15/nibble_0/I2[1]}] [get_pins      \
{slice_15/nibble_0/I2[2]}] [get_pins {slice_15/nibble_0/I2[3]}] [get_pins      \
slice_15/nibble_0/OEB1] [get_pins slice_15/nibble_0/OEB2] [get_pins            \
slice_15/nibble_0/SLEEPIN] [get_pins slice_15/nibble_0/WEB1] [get_pins         \
slice_15/nibble_0/WEB2] [get_pins slice_15/nibble_0/ACK] [get_pins             \
{slice_15/nibble_0/O1[0]}] [get_pins {slice_15/nibble_0/O1[1]}] [get_pins      \
{slice_15/nibble_0/O1[2]}] [get_pins {slice_15/nibble_0/O1[3]}] [get_pins      \
{slice_15/nibble_0/O2[0]}] [get_pins {slice_15/nibble_0/O2[1]}] [get_pins      \
{slice_15/nibble_0/O2[2]}] [get_pins {slice_15/nibble_0/O2[3]}] [get_pins      \
{slice_15/nibble_1/A1[0]}] [get_pins {slice_15/nibble_1/A1[1]}] [get_pins      \
{slice_15/nibble_1/A1[2]}] [get_pins {slice_15/nibble_1/A1[3]}] [get_pins      \
{slice_15/nibble_1/A2[0]}] [get_pins {slice_15/nibble_1/A2[1]}] [get_pins      \
{slice_15/nibble_1/A2[2]}] [get_pins {slice_15/nibble_1/A2[3]}] [get_pins      \
slice_15/nibble_1/CE1] [get_pins slice_15/nibble_1/CE2] [get_pins              \
slice_15/nibble_1/CSB1] [get_pins slice_15/nibble_1/CSB2] [get_pins            \
{slice_15/nibble_1/I1[0]}] [get_pins {slice_15/nibble_1/I1[1]}] [get_pins      \
{slice_15/nibble_1/I1[2]}] [get_pins {slice_15/nibble_1/I1[3]}] [get_pins      \
{slice_15/nibble_1/I2[0]}] [get_pins {slice_15/nibble_1/I2[1]}] [get_pins      \
{slice_15/nibble_1/I2[2]}] [get_pins {slice_15/nibble_1/I2[3]}] [get_pins      \
slice_15/nibble_1/OEB1] [get_pins slice_15/nibble_1/OEB2] [get_pins            \
slice_15/nibble_1/SLEEPIN] [get_pins slice_15/nibble_1/WEB1] [get_pins         \
slice_15/nibble_1/WEB2] [get_pins slice_15/nibble_1/ACK] [get_pins             \
{slice_15/nibble_1/O1[0]}] [get_pins {slice_15/nibble_1/O1[1]}] [get_pins      \
{slice_15/nibble_1/O1[2]}] [get_pins {slice_15/nibble_1/O1[3]}] [get_pins      \
{slice_15/nibble_1/O2[0]}] [get_pins {slice_15/nibble_1/O2[1]}] [get_pins      \
{slice_15/nibble_1/O2[2]}] [get_pins {slice_15/nibble_1/O2[3]}] [get_pins      \
{slice_16/nibble_0/A1[0]}] [get_pins {slice_16/nibble_0/A1[1]}] [get_pins      \
{slice_16/nibble_0/A1[2]}] [get_pins {slice_16/nibble_0/A1[3]}] [get_pins      \
{slice_16/nibble_0/A2[0]}] [get_pins {slice_16/nibble_0/A2[1]}] [get_pins      \
{slice_16/nibble_0/A2[2]}] [get_pins {slice_16/nibble_0/A2[3]}] [get_pins      \
slice_16/nibble_0/CE1] [get_pins slice_16/nibble_0/CE2] [get_pins              \
slice_16/nibble_0/CSB1] [get_pins slice_16/nibble_0/CSB2] [get_pins            \
{slice_16/nibble_0/I1[0]}] [get_pins {slice_16/nibble_0/I1[1]}] [get_pins      \
{slice_16/nibble_0/I1[2]}] [get_pins {slice_16/nibble_0/I1[3]}] [get_pins      \
{slice_16/nibble_0/I2[0]}] [get_pins {slice_16/nibble_0/I2[1]}] [get_pins      \
{slice_16/nibble_0/I2[2]}] [get_pins {slice_16/nibble_0/I2[3]}] [get_pins      \
slice_16/nibble_0/OEB1] [get_pins slice_16/nibble_0/OEB2] [get_pins            \
slice_16/nibble_0/SLEEPIN] [get_pins slice_16/nibble_0/WEB1] [get_pins         \
slice_16/nibble_0/WEB2] [get_pins slice_16/nibble_0/ACK] [get_pins             \
{slice_16/nibble_0/O1[0]}] [get_pins {slice_16/nibble_0/O1[1]}] [get_pins      \
{slice_16/nibble_0/O1[2]}] [get_pins {slice_16/nibble_0/O1[3]}] [get_pins      \
{slice_16/nibble_0/O2[0]}] [get_pins {slice_16/nibble_0/O2[1]}] [get_pins      \
{slice_16/nibble_0/O2[2]}] [get_pins {slice_16/nibble_0/O2[3]}] [get_pins      \
{slice_16/nibble_1/A1[0]}] [get_pins {slice_16/nibble_1/A1[1]}] [get_pins      \
{slice_16/nibble_1/A1[2]}] [get_pins {slice_16/nibble_1/A1[3]}] [get_pins      \
{slice_16/nibble_1/A2[0]}] [get_pins {slice_16/nibble_1/A2[1]}] [get_pins      \
{slice_16/nibble_1/A2[2]}] [get_pins {slice_16/nibble_1/A2[3]}] [get_pins      \
slice_16/nibble_1/CE1] [get_pins slice_16/nibble_1/CE2] [get_pins              \
slice_16/nibble_1/CSB1] [get_pins slice_16/nibble_1/CSB2] [get_pins            \
{slice_16/nibble_1/I1[0]}] [get_pins {slice_16/nibble_1/I1[1]}] [get_pins      \
{slice_16/nibble_1/I1[2]}] [get_pins {slice_16/nibble_1/I1[3]}] [get_pins      \
{slice_16/nibble_1/I2[0]}] [get_pins {slice_16/nibble_1/I2[1]}] [get_pins      \
{slice_16/nibble_1/I2[2]}] [get_pins {slice_16/nibble_1/I2[3]}] [get_pins      \
slice_16/nibble_1/OEB1] [get_pins slice_16/nibble_1/OEB2] [get_pins            \
slice_16/nibble_1/SLEEPIN] [get_pins slice_16/nibble_1/WEB1] [get_pins         \
slice_16/nibble_1/WEB2] [get_pins slice_16/nibble_1/ACK] [get_pins             \
{slice_16/nibble_1/O1[0]}] [get_pins {slice_16/nibble_1/O1[1]}] [get_pins      \
{slice_16/nibble_1/O1[2]}] [get_pins {slice_16/nibble_1/O1[3]}] [get_pins      \
{slice_16/nibble_1/O2[0]}] [get_pins {slice_16/nibble_1/O2[1]}] [get_pins      \
{slice_16/nibble_1/O2[2]}] [get_pins {slice_16/nibble_1/O2[3]}] [get_pins      \
{slice_17/nibble_0/A1[0]}] [get_pins {slice_17/nibble_0/A1[1]}] [get_pins      \
{slice_17/nibble_0/A1[2]}] [get_pins {slice_17/nibble_0/A1[3]}] [get_pins      \
{slice_17/nibble_0/A2[0]}] [get_pins {slice_17/nibble_0/A2[1]}] [get_pins      \
{slice_17/nibble_0/A2[2]}] [get_pins {slice_17/nibble_0/A2[3]}] [get_pins      \
slice_17/nibble_0/CE1] [get_pins slice_17/nibble_0/CE2] [get_pins              \
slice_17/nibble_0/CSB1] [get_pins slice_17/nibble_0/CSB2] [get_pins            \
{slice_17/nibble_0/I1[0]}] [get_pins {slice_17/nibble_0/I1[1]}] [get_pins      \
{slice_17/nibble_0/I1[2]}] [get_pins {slice_17/nibble_0/I1[3]}] [get_pins      \
{slice_17/nibble_0/I2[0]}] [get_pins {slice_17/nibble_0/I2[1]}] [get_pins      \
{slice_17/nibble_0/I2[2]}] [get_pins {slice_17/nibble_0/I2[3]}] [get_pins      \
slice_17/nibble_0/OEB1] [get_pins slice_17/nibble_0/OEB2] [get_pins            \
slice_17/nibble_0/SLEEPIN] [get_pins slice_17/nibble_0/WEB1] [get_pins         \
slice_17/nibble_0/WEB2] [get_pins slice_17/nibble_0/ACK] [get_pins             \
{slice_17/nibble_0/O1[0]}] [get_pins {slice_17/nibble_0/O1[1]}] [get_pins      \
{slice_17/nibble_0/O1[2]}] [get_pins {slice_17/nibble_0/O1[3]}] [get_pins      \
{slice_17/nibble_0/O2[0]}] [get_pins {slice_17/nibble_0/O2[1]}] [get_pins      \
{slice_17/nibble_0/O2[2]}] [get_pins {slice_17/nibble_0/O2[3]}] [get_pins      \
{slice_17/nibble_1/A1[0]}] [get_pins {slice_17/nibble_1/A1[1]}] [get_pins      \
{slice_17/nibble_1/A1[2]}] [get_pins {slice_17/nibble_1/A1[3]}] [get_pins      \
{slice_17/nibble_1/A2[0]}] [get_pins {slice_17/nibble_1/A2[1]}] [get_pins      \
{slice_17/nibble_1/A2[2]}] [get_pins {slice_17/nibble_1/A2[3]}] [get_pins      \
slice_17/nibble_1/CE1] [get_pins slice_17/nibble_1/CE2] [get_pins              \
slice_17/nibble_1/CSB1] [get_pins slice_17/nibble_1/CSB2] [get_pins            \
{slice_17/nibble_1/I1[0]}] [get_pins {slice_17/nibble_1/I1[1]}] [get_pins      \
{slice_17/nibble_1/I1[2]}] [get_pins {slice_17/nibble_1/I1[3]}] [get_pins      \
{slice_17/nibble_1/I2[0]}] [get_pins {slice_17/nibble_1/I2[1]}] [get_pins      \
{slice_17/nibble_1/I2[2]}] [get_pins {slice_17/nibble_1/I2[3]}] [get_pins      \
slice_17/nibble_1/OEB1] [get_pins slice_17/nibble_1/OEB2] [get_pins            \
slice_17/nibble_1/SLEEPIN] [get_pins slice_17/nibble_1/WEB1] [get_pins         \
slice_17/nibble_1/WEB2] [get_pins slice_17/nibble_1/ACK] [get_pins             \
{slice_17/nibble_1/O1[0]}] [get_pins {slice_17/nibble_1/O1[1]}] [get_pins      \
{slice_17/nibble_1/O1[2]}] [get_pins {slice_17/nibble_1/O1[3]}] [get_pins      \
{slice_17/nibble_1/O2[0]}] [get_pins {slice_17/nibble_1/O2[1]}] [get_pins      \
{slice_17/nibble_1/O2[2]}] [get_pins {slice_17/nibble_1/O2[3]}] [get_pins      \
{slice_18/nibble_0/A1[0]}] [get_pins {slice_18/nibble_0/A1[1]}] [get_pins      \
{slice_18/nibble_0/A1[2]}] [get_pins {slice_18/nibble_0/A1[3]}] [get_pins      \
{slice_18/nibble_0/A2[0]}] [get_pins {slice_18/nibble_0/A2[1]}] [get_pins      \
{slice_18/nibble_0/A2[2]}] [get_pins {slice_18/nibble_0/A2[3]}] [get_pins      \
slice_18/nibble_0/CE1] [get_pins slice_18/nibble_0/CE2] [get_pins              \
slice_18/nibble_0/CSB1] [get_pins slice_18/nibble_0/CSB2] [get_pins            \
{slice_18/nibble_0/I1[0]}] [get_pins {slice_18/nibble_0/I1[1]}] [get_pins      \
{slice_18/nibble_0/I1[2]}] [get_pins {slice_18/nibble_0/I1[3]}] [get_pins      \
{slice_18/nibble_0/I2[0]}] [get_pins {slice_18/nibble_0/I2[1]}] [get_pins      \
{slice_18/nibble_0/I2[2]}] [get_pins {slice_18/nibble_0/I2[3]}] [get_pins      \
slice_18/nibble_0/OEB1] [get_pins slice_18/nibble_0/OEB2] [get_pins            \
slice_18/nibble_0/SLEEPIN] [get_pins slice_18/nibble_0/WEB1] [get_pins         \
slice_18/nibble_0/WEB2] [get_pins slice_18/nibble_0/ACK] [get_pins             \
{slice_18/nibble_0/O1[0]}] [get_pins {slice_18/nibble_0/O1[1]}] [get_pins      \
{slice_18/nibble_0/O1[2]}] [get_pins {slice_18/nibble_0/O1[3]}] [get_pins      \
{slice_18/nibble_0/O2[0]}] [get_pins {slice_18/nibble_0/O2[1]}] [get_pins      \
{slice_18/nibble_0/O2[2]}] [get_pins {slice_18/nibble_0/O2[3]}] [get_pins      \
{slice_18/nibble_1/A1[0]}] [get_pins {slice_18/nibble_1/A1[1]}] [get_pins      \
{slice_18/nibble_1/A1[2]}] [get_pins {slice_18/nibble_1/A1[3]}] [get_pins      \
{slice_18/nibble_1/A2[0]}] [get_pins {slice_18/nibble_1/A2[1]}] [get_pins      \
{slice_18/nibble_1/A2[2]}] [get_pins {slice_18/nibble_1/A2[3]}] [get_pins      \
slice_18/nibble_1/CE1] [get_pins slice_18/nibble_1/CE2] [get_pins              \
slice_18/nibble_1/CSB1] [get_pins slice_18/nibble_1/CSB2] [get_pins            \
{slice_18/nibble_1/I1[0]}] [get_pins {slice_18/nibble_1/I1[1]}] [get_pins      \
{slice_18/nibble_1/I1[2]}] [get_pins {slice_18/nibble_1/I1[3]}] [get_pins      \
{slice_18/nibble_1/I2[0]}] [get_pins {slice_18/nibble_1/I2[1]}] [get_pins      \
{slice_18/nibble_1/I2[2]}] [get_pins {slice_18/nibble_1/I2[3]}] [get_pins      \
slice_18/nibble_1/OEB1] [get_pins slice_18/nibble_1/OEB2] [get_pins            \
slice_18/nibble_1/SLEEPIN] [get_pins slice_18/nibble_1/WEB1] [get_pins         \
slice_18/nibble_1/WEB2] [get_pins slice_18/nibble_1/ACK] [get_pins             \
{slice_18/nibble_1/O1[0]}] [get_pins {slice_18/nibble_1/O1[1]}] [get_pins      \
{slice_18/nibble_1/O1[2]}] [get_pins {slice_18/nibble_1/O1[3]}] [get_pins      \
{slice_18/nibble_1/O2[0]}] [get_pins {slice_18/nibble_1/O2[1]}] [get_pins      \
{slice_18/nibble_1/O2[2]}] [get_pins {slice_18/nibble_1/O2[3]}] [get_pins      \
{slice_19/nibble_0/A1[0]}] [get_pins {slice_19/nibble_0/A1[1]}] [get_pins      \
{slice_19/nibble_0/A1[2]}] [get_pins {slice_19/nibble_0/A1[3]}] [get_pins      \
{slice_19/nibble_0/A2[0]}] [get_pins {slice_19/nibble_0/A2[1]}] [get_pins      \
{slice_19/nibble_0/A2[2]}] [get_pins {slice_19/nibble_0/A2[3]}] [get_pins      \
slice_19/nibble_0/CE1] [get_pins slice_19/nibble_0/CE2] [get_pins              \
slice_19/nibble_0/CSB1] [get_pins slice_19/nibble_0/CSB2] [get_pins            \
{slice_19/nibble_0/I1[0]}] [get_pins {slice_19/nibble_0/I1[1]}] [get_pins      \
{slice_19/nibble_0/I1[2]}] [get_pins {slice_19/nibble_0/I1[3]}] [get_pins      \
{slice_19/nibble_0/I2[0]}] [get_pins {slice_19/nibble_0/I2[1]}] [get_pins      \
{slice_19/nibble_0/I2[2]}] [get_pins {slice_19/nibble_0/I2[3]}] [get_pins      \
slice_19/nibble_0/OEB1] [get_pins slice_19/nibble_0/OEB2] [get_pins            \
slice_19/nibble_0/SLEEPIN] [get_pins slice_19/nibble_0/WEB1] [get_pins         \
slice_19/nibble_0/WEB2] [get_pins slice_19/nibble_0/ACK] [get_pins             \
{slice_19/nibble_0/O1[0]}] [get_pins {slice_19/nibble_0/O1[1]}] [get_pins      \
{slice_19/nibble_0/O1[2]}] [get_pins {slice_19/nibble_0/O1[3]}] [get_pins      \
{slice_19/nibble_0/O2[0]}] [get_pins {slice_19/nibble_0/O2[1]}] [get_pins      \
{slice_19/nibble_0/O2[2]}] [get_pins {slice_19/nibble_0/O2[3]}] [get_pins      \
{slice_19/nibble_1/A1[0]}] [get_pins {slice_19/nibble_1/A1[1]}] [get_pins      \
{slice_19/nibble_1/A1[2]}] [get_pins {slice_19/nibble_1/A1[3]}] [get_pins      \
{slice_19/nibble_1/A2[0]}] [get_pins {slice_19/nibble_1/A2[1]}] [get_pins      \
{slice_19/nibble_1/A2[2]}] [get_pins {slice_19/nibble_1/A2[3]}] [get_pins      \
slice_19/nibble_1/CE1] [get_pins slice_19/nibble_1/CE2] [get_pins              \
slice_19/nibble_1/CSB1] [get_pins slice_19/nibble_1/CSB2] [get_pins            \
{slice_19/nibble_1/I1[0]}] [get_pins {slice_19/nibble_1/I1[1]}] [get_pins      \
{slice_19/nibble_1/I1[2]}] [get_pins {slice_19/nibble_1/I1[3]}] [get_pins      \
{slice_19/nibble_1/I2[0]}] [get_pins {slice_19/nibble_1/I2[1]}] [get_pins      \
{slice_19/nibble_1/I2[2]}] [get_pins {slice_19/nibble_1/I2[3]}] [get_pins      \
slice_19/nibble_1/OEB1] [get_pins slice_19/nibble_1/OEB2] [get_pins            \
slice_19/nibble_1/SLEEPIN] [get_pins slice_19/nibble_1/WEB1] [get_pins         \
slice_19/nibble_1/WEB2] [get_pins slice_19/nibble_1/ACK] [get_pins             \
{slice_19/nibble_1/O1[0]}] [get_pins {slice_19/nibble_1/O1[1]}] [get_pins      \
{slice_19/nibble_1/O1[2]}] [get_pins {slice_19/nibble_1/O1[3]}] [get_pins      \
{slice_19/nibble_1/O2[0]}] [get_pins {slice_19/nibble_1/O2[1]}] [get_pins      \
{slice_19/nibble_1/O2[2]}] [get_pins {slice_19/nibble_1/O2[3]}] [get_pins      \
{slice_20/nibble_0/A1[0]}] [get_pins {slice_20/nibble_0/A1[1]}] [get_pins      \
{slice_20/nibble_0/A1[2]}] [get_pins {slice_20/nibble_0/A1[3]}] [get_pins      \
{slice_20/nibble_0/A2[0]}] [get_pins {slice_20/nibble_0/A2[1]}] [get_pins      \
{slice_20/nibble_0/A2[2]}] [get_pins {slice_20/nibble_0/A2[3]}] [get_pins      \
slice_20/nibble_0/CE1] [get_pins slice_20/nibble_0/CE2] [get_pins              \
slice_20/nibble_0/CSB1] [get_pins slice_20/nibble_0/CSB2] [get_pins            \
{slice_20/nibble_0/I1[0]}] [get_pins {slice_20/nibble_0/I1[1]}] [get_pins      \
{slice_20/nibble_0/I1[2]}] [get_pins {slice_20/nibble_0/I1[3]}] [get_pins      \
{slice_20/nibble_0/I2[0]}] [get_pins {slice_20/nibble_0/I2[1]}] [get_pins      \
{slice_20/nibble_0/I2[2]}] [get_pins {slice_20/nibble_0/I2[3]}] [get_pins      \
slice_20/nibble_0/OEB1] [get_pins slice_20/nibble_0/OEB2] [get_pins            \
slice_20/nibble_0/SLEEPIN] [get_pins slice_20/nibble_0/WEB1] [get_pins         \
slice_20/nibble_0/WEB2] [get_pins slice_20/nibble_0/ACK] [get_pins             \
{slice_20/nibble_0/O1[0]}] [get_pins {slice_20/nibble_0/O1[1]}] [get_pins      \
{slice_20/nibble_0/O1[2]}] [get_pins {slice_20/nibble_0/O1[3]}] [get_pins      \
{slice_20/nibble_0/O2[0]}] [get_pins {slice_20/nibble_0/O2[1]}] [get_pins      \
{slice_20/nibble_0/O2[2]}] [get_pins {slice_20/nibble_0/O2[3]}] [get_pins      \
{slice_20/nibble_1/A1[0]}] [get_pins {slice_20/nibble_1/A1[1]}] [get_pins      \
{slice_20/nibble_1/A1[2]}] [get_pins {slice_20/nibble_1/A1[3]}] [get_pins      \
{slice_20/nibble_1/A2[0]}] [get_pins {slice_20/nibble_1/A2[1]}] [get_pins      \
{slice_20/nibble_1/A2[2]}] [get_pins {slice_20/nibble_1/A2[3]}] [get_pins      \
slice_20/nibble_1/CE1] [get_pins slice_20/nibble_1/CE2] [get_pins              \
slice_20/nibble_1/CSB1] [get_pins slice_20/nibble_1/CSB2] [get_pins            \
{slice_20/nibble_1/I1[0]}] [get_pins {slice_20/nibble_1/I1[1]}] [get_pins      \
{slice_20/nibble_1/I1[2]}] [get_pins {slice_20/nibble_1/I1[3]}] [get_pins      \
{slice_20/nibble_1/I2[0]}] [get_pins {slice_20/nibble_1/I2[1]}] [get_pins      \
{slice_20/nibble_1/I2[2]}] [get_pins {slice_20/nibble_1/I2[3]}] [get_pins      \
slice_20/nibble_1/OEB1] [get_pins slice_20/nibble_1/OEB2] [get_pins            \
slice_20/nibble_1/SLEEPIN] [get_pins slice_20/nibble_1/WEB1] [get_pins         \
slice_20/nibble_1/WEB2] [get_pins slice_20/nibble_1/ACK] [get_pins             \
{slice_20/nibble_1/O1[0]}] [get_pins {slice_20/nibble_1/O1[1]}] [get_pins      \
{slice_20/nibble_1/O1[2]}] [get_pins {slice_20/nibble_1/O1[3]}] [get_pins      \
{slice_20/nibble_1/O2[0]}] [get_pins {slice_20/nibble_1/O2[1]}] [get_pins      \
{slice_20/nibble_1/O2[2]}] [get_pins {slice_20/nibble_1/O2[3]}] [get_pins      \
{slice_21/nibble_0/A1[0]}] [get_pins {slice_21/nibble_0/A1[1]}] [get_pins      \
{slice_21/nibble_0/A1[2]}] [get_pins {slice_21/nibble_0/A1[3]}] [get_pins      \
{slice_21/nibble_0/A2[0]}] [get_pins {slice_21/nibble_0/A2[1]}] [get_pins      \
{slice_21/nibble_0/A2[2]}] [get_pins {slice_21/nibble_0/A2[3]}] [get_pins      \
slice_21/nibble_0/CE1] [get_pins slice_21/nibble_0/CE2] [get_pins              \
slice_21/nibble_0/CSB1] [get_pins slice_21/nibble_0/CSB2] [get_pins            \
{slice_21/nibble_0/I1[0]}] [get_pins {slice_21/nibble_0/I1[1]}] [get_pins      \
{slice_21/nibble_0/I1[2]}] [get_pins {slice_21/nibble_0/I1[3]}] [get_pins      \
{slice_21/nibble_0/I2[0]}] [get_pins {slice_21/nibble_0/I2[1]}] [get_pins      \
{slice_21/nibble_0/I2[2]}] [get_pins {slice_21/nibble_0/I2[3]}] [get_pins      \
slice_21/nibble_0/OEB1] [get_pins slice_21/nibble_0/OEB2] [get_pins            \
slice_21/nibble_0/SLEEPIN] [get_pins slice_21/nibble_0/WEB1] [get_pins         \
slice_21/nibble_0/WEB2] [get_pins slice_21/nibble_0/ACK] [get_pins             \
{slice_21/nibble_0/O1[0]}] [get_pins {slice_21/nibble_0/O1[1]}] [get_pins      \
{slice_21/nibble_0/O1[2]}] [get_pins {slice_21/nibble_0/O1[3]}] [get_pins      \
{slice_21/nibble_0/O2[0]}] [get_pins {slice_21/nibble_0/O2[1]}] [get_pins      \
{slice_21/nibble_0/O2[2]}] [get_pins {slice_21/nibble_0/O2[3]}] [get_pins      \
{slice_21/nibble_1/A1[0]}] [get_pins {slice_21/nibble_1/A1[1]}] [get_pins      \
{slice_21/nibble_1/A1[2]}] [get_pins {slice_21/nibble_1/A1[3]}] [get_pins      \
{slice_21/nibble_1/A2[0]}] [get_pins {slice_21/nibble_1/A2[1]}] [get_pins      \
{slice_21/nibble_1/A2[2]}] [get_pins {slice_21/nibble_1/A2[3]}] [get_pins      \
slice_21/nibble_1/CE1] [get_pins slice_21/nibble_1/CE2] [get_pins              \
slice_21/nibble_1/CSB1] [get_pins slice_21/nibble_1/CSB2] [get_pins            \
{slice_21/nibble_1/I1[0]}] [get_pins {slice_21/nibble_1/I1[1]}] [get_pins      \
{slice_21/nibble_1/I1[2]}] [get_pins {slice_21/nibble_1/I1[3]}] [get_pins      \
{slice_21/nibble_1/I2[0]}] [get_pins {slice_21/nibble_1/I2[1]}] [get_pins      \
{slice_21/nibble_1/I2[2]}] [get_pins {slice_21/nibble_1/I2[3]}] [get_pins      \
slice_21/nibble_1/OEB1] [get_pins slice_21/nibble_1/OEB2] [get_pins            \
slice_21/nibble_1/SLEEPIN] [get_pins slice_21/nibble_1/WEB1] [get_pins         \
slice_21/nibble_1/WEB2] [get_pins slice_21/nibble_1/ACK] [get_pins             \
{slice_21/nibble_1/O1[0]}] [get_pins {slice_21/nibble_1/O1[1]}] [get_pins      \
{slice_21/nibble_1/O1[2]}] [get_pins {slice_21/nibble_1/O1[3]}] [get_pins      \
{slice_21/nibble_1/O2[0]}] [get_pins {slice_21/nibble_1/O2[1]}] [get_pins      \
{slice_21/nibble_1/O2[2]}] [get_pins {slice_21/nibble_1/O2[3]}] [get_pins      \
{slice_22/nibble_0/A1[0]}] [get_pins {slice_22/nibble_0/A1[1]}] [get_pins      \
{slice_22/nibble_0/A1[2]}] [get_pins {slice_22/nibble_0/A1[3]}] [get_pins      \
{slice_22/nibble_0/A2[0]}] [get_pins {slice_22/nibble_0/A2[1]}] [get_pins      \
{slice_22/nibble_0/A2[2]}] [get_pins {slice_22/nibble_0/A2[3]}] [get_pins      \
slice_22/nibble_0/CE1] [get_pins slice_22/nibble_0/CE2] [get_pins              \
slice_22/nibble_0/CSB1] [get_pins slice_22/nibble_0/CSB2] [get_pins            \
{slice_22/nibble_0/I1[0]}] [get_pins {slice_22/nibble_0/I1[1]}] [get_pins      \
{slice_22/nibble_0/I1[2]}] [get_pins {slice_22/nibble_0/I1[3]}] [get_pins      \
{slice_22/nibble_0/I2[0]}] [get_pins {slice_22/nibble_0/I2[1]}] [get_pins      \
{slice_22/nibble_0/I2[2]}] [get_pins {slice_22/nibble_0/I2[3]}] [get_pins      \
slice_22/nibble_0/OEB1] [get_pins slice_22/nibble_0/OEB2] [get_pins            \
slice_22/nibble_0/SLEEPIN] [get_pins slice_22/nibble_0/WEB1] [get_pins         \
slice_22/nibble_0/WEB2] [get_pins slice_22/nibble_0/ACK] [get_pins             \
{slice_22/nibble_0/O1[0]}] [get_pins {slice_22/nibble_0/O1[1]}] [get_pins      \
{slice_22/nibble_0/O1[2]}] [get_pins {slice_22/nibble_0/O1[3]}] [get_pins      \
{slice_22/nibble_0/O2[0]}] [get_pins {slice_22/nibble_0/O2[1]}] [get_pins      \
{slice_22/nibble_0/O2[2]}] [get_pins {slice_22/nibble_0/O2[3]}] [get_pins      \
{slice_22/nibble_1/A1[0]}] [get_pins {slice_22/nibble_1/A1[1]}] [get_pins      \
{slice_22/nibble_1/A1[2]}] [get_pins {slice_22/nibble_1/A1[3]}] [get_pins      \
{slice_22/nibble_1/A2[0]}] [get_pins {slice_22/nibble_1/A2[1]}] [get_pins      \
{slice_22/nibble_1/A2[2]}] [get_pins {slice_22/nibble_1/A2[3]}] [get_pins      \
slice_22/nibble_1/CE1] [get_pins slice_22/nibble_1/CE2] [get_pins              \
slice_22/nibble_1/CSB1] [get_pins slice_22/nibble_1/CSB2] [get_pins            \
{slice_22/nibble_1/I1[0]}] [get_pins {slice_22/nibble_1/I1[1]}] [get_pins      \
{slice_22/nibble_1/I1[2]}] [get_pins {slice_22/nibble_1/I1[3]}] [get_pins      \
{slice_22/nibble_1/I2[0]}] [get_pins {slice_22/nibble_1/I2[1]}] [get_pins      \
{slice_22/nibble_1/I2[2]}] [get_pins {slice_22/nibble_1/I2[3]}] [get_pins      \
slice_22/nibble_1/OEB1] [get_pins slice_22/nibble_1/OEB2] [get_pins            \
slice_22/nibble_1/SLEEPIN] [get_pins slice_22/nibble_1/WEB1] [get_pins         \
slice_22/nibble_1/WEB2] [get_pins slice_22/nibble_1/ACK] [get_pins             \
{slice_22/nibble_1/O1[0]}] [get_pins {slice_22/nibble_1/O1[1]}] [get_pins      \
{slice_22/nibble_1/O1[2]}] [get_pins {slice_22/nibble_1/O1[3]}] [get_pins      \
{slice_22/nibble_1/O2[0]}] [get_pins {slice_22/nibble_1/O2[1]}] [get_pins      \
{slice_22/nibble_1/O2[2]}] [get_pins {slice_22/nibble_1/O2[3]}] [get_pins      \
{slice_23/nibble_0/A1[0]}] [get_pins {slice_23/nibble_0/A1[1]}] [get_pins      \
{slice_23/nibble_0/A1[2]}] [get_pins {slice_23/nibble_0/A1[3]}] [get_pins      \
{slice_23/nibble_0/A2[0]}] [get_pins {slice_23/nibble_0/A2[1]}] [get_pins      \
{slice_23/nibble_0/A2[2]}] [get_pins {slice_23/nibble_0/A2[3]}] [get_pins      \
slice_23/nibble_0/CE1] [get_pins slice_23/nibble_0/CE2] [get_pins              \
slice_23/nibble_0/CSB1] [get_pins slice_23/nibble_0/CSB2] [get_pins            \
{slice_23/nibble_0/I1[0]}] [get_pins {slice_23/nibble_0/I1[1]}] [get_pins      \
{slice_23/nibble_0/I1[2]}] [get_pins {slice_23/nibble_0/I1[3]}] [get_pins      \
{slice_23/nibble_0/I2[0]}] [get_pins {slice_23/nibble_0/I2[1]}] [get_pins      \
{slice_23/nibble_0/I2[2]}] [get_pins {slice_23/nibble_0/I2[3]}] [get_pins      \
slice_23/nibble_0/OEB1] [get_pins slice_23/nibble_0/OEB2] [get_pins            \
slice_23/nibble_0/SLEEPIN] [get_pins slice_23/nibble_0/WEB1] [get_pins         \
slice_23/nibble_0/WEB2] [get_pins slice_23/nibble_0/ACK] [get_pins             \
{slice_23/nibble_0/O1[0]}] [get_pins {slice_23/nibble_0/O1[1]}] [get_pins      \
{slice_23/nibble_0/O1[2]}] [get_pins {slice_23/nibble_0/O1[3]}] [get_pins      \
{slice_23/nibble_0/O2[0]}] [get_pins {slice_23/nibble_0/O2[1]}] [get_pins      \
{slice_23/nibble_0/O2[2]}] [get_pins {slice_23/nibble_0/O2[3]}] [get_pins      \
{slice_23/nibble_1/A1[0]}] [get_pins {slice_23/nibble_1/A1[1]}] [get_pins      \
{slice_23/nibble_1/A1[2]}] [get_pins {slice_23/nibble_1/A1[3]}] [get_pins      \
{slice_23/nibble_1/A2[0]}] [get_pins {slice_23/nibble_1/A2[1]}] [get_pins      \
{slice_23/nibble_1/A2[2]}] [get_pins {slice_23/nibble_1/A2[3]}] [get_pins      \
slice_23/nibble_1/CE1] [get_pins slice_23/nibble_1/CE2] [get_pins              \
slice_23/nibble_1/CSB1] [get_pins slice_23/nibble_1/CSB2] [get_pins            \
{slice_23/nibble_1/I1[0]}] [get_pins {slice_23/nibble_1/I1[1]}] [get_pins      \
{slice_23/nibble_1/I1[2]}] [get_pins {slice_23/nibble_1/I1[3]}] [get_pins      \
{slice_23/nibble_1/I2[0]}] [get_pins {slice_23/nibble_1/I2[1]}] [get_pins      \
{slice_23/nibble_1/I2[2]}] [get_pins {slice_23/nibble_1/I2[3]}] [get_pins      \
slice_23/nibble_1/OEB1] [get_pins slice_23/nibble_1/OEB2] [get_pins            \
slice_23/nibble_1/SLEEPIN] [get_pins slice_23/nibble_1/WEB1] [get_pins         \
slice_23/nibble_1/WEB2] [get_pins slice_23/nibble_1/ACK] [get_pins             \
{slice_23/nibble_1/O1[0]}] [get_pins {slice_23/nibble_1/O1[1]}] [get_pins      \
{slice_23/nibble_1/O1[2]}] [get_pins {slice_23/nibble_1/O1[3]}] [get_pins      \
{slice_23/nibble_1/O2[0]}] [get_pins {slice_23/nibble_1/O2[1]}] [get_pins      \
{slice_23/nibble_1/O2[2]}] [get_pins {slice_23/nibble_1/O2[3]}] [get_pins      \
{slice_24/nibble_0/A1[0]}] [get_pins {slice_24/nibble_0/A1[1]}] [get_pins      \
{slice_24/nibble_0/A1[2]}] [get_pins {slice_24/nibble_0/A1[3]}] [get_pins      \
{slice_24/nibble_0/A2[0]}] [get_pins {slice_24/nibble_0/A2[1]}] [get_pins      \
{slice_24/nibble_0/A2[2]}] [get_pins {slice_24/nibble_0/A2[3]}] [get_pins      \
slice_24/nibble_0/CE1] [get_pins slice_24/nibble_0/CE2] [get_pins              \
slice_24/nibble_0/CSB1] [get_pins slice_24/nibble_0/CSB2] [get_pins            \
{slice_24/nibble_0/I1[0]}] [get_pins {slice_24/nibble_0/I1[1]}] [get_pins      \
{slice_24/nibble_0/I1[2]}] [get_pins {slice_24/nibble_0/I1[3]}] [get_pins      \
{slice_24/nibble_0/I2[0]}] [get_pins {slice_24/nibble_0/I2[1]}] [get_pins      \
{slice_24/nibble_0/I2[2]}] [get_pins {slice_24/nibble_0/I2[3]}] [get_pins      \
slice_24/nibble_0/OEB1] [get_pins slice_24/nibble_0/OEB2] [get_pins            \
slice_24/nibble_0/SLEEPIN] [get_pins slice_24/nibble_0/WEB1] [get_pins         \
slice_24/nibble_0/WEB2] [get_pins slice_24/nibble_0/ACK] [get_pins             \
{slice_24/nibble_0/O1[0]}] [get_pins {slice_24/nibble_0/O1[1]}] [get_pins      \
{slice_24/nibble_0/O1[2]}] [get_pins {slice_24/nibble_0/O1[3]}] [get_pins      \
{slice_24/nibble_0/O2[0]}] [get_pins {slice_24/nibble_0/O2[1]}] [get_pins      \
{slice_24/nibble_0/O2[2]}] [get_pins {slice_24/nibble_0/O2[3]}] [get_pins      \
{slice_24/nibble_1/A1[0]}] [get_pins {slice_24/nibble_1/A1[1]}] [get_pins      \
{slice_24/nibble_1/A1[2]}] [get_pins {slice_24/nibble_1/A1[3]}] [get_pins      \
{slice_24/nibble_1/A2[0]}] [get_pins {slice_24/nibble_1/A2[1]}] [get_pins      \
{slice_24/nibble_1/A2[2]}] [get_pins {slice_24/nibble_1/A2[3]}] [get_pins      \
slice_24/nibble_1/CE1] [get_pins slice_24/nibble_1/CE2] [get_pins              \
slice_24/nibble_1/CSB1] [get_pins slice_24/nibble_1/CSB2] [get_pins            \
{slice_24/nibble_1/I1[0]}] [get_pins {slice_24/nibble_1/I1[1]}] [get_pins      \
{slice_24/nibble_1/I1[2]}] [get_pins {slice_24/nibble_1/I1[3]}] [get_pins      \
{slice_24/nibble_1/I2[0]}] [get_pins {slice_24/nibble_1/I2[1]}] [get_pins      \
{slice_24/nibble_1/I2[2]}] [get_pins {slice_24/nibble_1/I2[3]}] [get_pins      \
slice_24/nibble_1/OEB1] [get_pins slice_24/nibble_1/OEB2] [get_pins            \
slice_24/nibble_1/SLEEPIN] [get_pins slice_24/nibble_1/WEB1] [get_pins         \
slice_24/nibble_1/WEB2] [get_pins slice_24/nibble_1/ACK] [get_pins             \
{slice_24/nibble_1/O1[0]}] [get_pins {slice_24/nibble_1/O1[1]}] [get_pins      \
{slice_24/nibble_1/O1[2]}] [get_pins {slice_24/nibble_1/O1[3]}] [get_pins      \
{slice_24/nibble_1/O2[0]}] [get_pins {slice_24/nibble_1/O2[1]}] [get_pins      \
{slice_24/nibble_1/O2[2]}] [get_pins {slice_24/nibble_1/O2[3]}] [get_pins      \
{slice_25/nibble_0/A1[0]}] [get_pins {slice_25/nibble_0/A1[1]}] [get_pins      \
{slice_25/nibble_0/A1[2]}] [get_pins {slice_25/nibble_0/A1[3]}] [get_pins      \
{slice_25/nibble_0/A2[0]}] [get_pins {slice_25/nibble_0/A2[1]}] [get_pins      \
{slice_25/nibble_0/A2[2]}] [get_pins {slice_25/nibble_0/A2[3]}] [get_pins      \
slice_25/nibble_0/CE1] [get_pins slice_25/nibble_0/CE2] [get_pins              \
slice_25/nibble_0/CSB1] [get_pins slice_25/nibble_0/CSB2] [get_pins            \
{slice_25/nibble_0/I1[0]}] [get_pins {slice_25/nibble_0/I1[1]}] [get_pins      \
{slice_25/nibble_0/I1[2]}] [get_pins {slice_25/nibble_0/I1[3]}] [get_pins      \
{slice_25/nibble_0/I2[0]}] [get_pins {slice_25/nibble_0/I2[1]}] [get_pins      \
{slice_25/nibble_0/I2[2]}] [get_pins {slice_25/nibble_0/I2[3]}] [get_pins      \
slice_25/nibble_0/OEB1] [get_pins slice_25/nibble_0/OEB2] [get_pins            \
slice_25/nibble_0/SLEEPIN] [get_pins slice_25/nibble_0/WEB1] [get_pins         \
slice_25/nibble_0/WEB2] [get_pins slice_25/nibble_0/ACK] [get_pins             \
{slice_25/nibble_0/O1[0]}] [get_pins {slice_25/nibble_0/O1[1]}] [get_pins      \
{slice_25/nibble_0/O1[2]}] [get_pins {slice_25/nibble_0/O1[3]}] [get_pins      \
{slice_25/nibble_0/O2[0]}] [get_pins {slice_25/nibble_0/O2[1]}] [get_pins      \
{slice_25/nibble_0/O2[2]}] [get_pins {slice_25/nibble_0/O2[3]}] [get_pins      \
{slice_25/nibble_1/A1[0]}] [get_pins {slice_25/nibble_1/A1[1]}] [get_pins      \
{slice_25/nibble_1/A1[2]}] [get_pins {slice_25/nibble_1/A1[3]}] [get_pins      \
{slice_25/nibble_1/A2[0]}] [get_pins {slice_25/nibble_1/A2[1]}] [get_pins      \
{slice_25/nibble_1/A2[2]}] [get_pins {slice_25/nibble_1/A2[3]}] [get_pins      \
slice_25/nibble_1/CE1] [get_pins slice_25/nibble_1/CE2] [get_pins              \
slice_25/nibble_1/CSB1] [get_pins slice_25/nibble_1/CSB2] [get_pins            \
{slice_25/nibble_1/I1[0]}] [get_pins {slice_25/nibble_1/I1[1]}] [get_pins      \
{slice_25/nibble_1/I1[2]}] [get_pins {slice_25/nibble_1/I1[3]}] [get_pins      \
{slice_25/nibble_1/I2[0]}] [get_pins {slice_25/nibble_1/I2[1]}] [get_pins      \
{slice_25/nibble_1/I2[2]}] [get_pins {slice_25/nibble_1/I2[3]}] [get_pins      \
slice_25/nibble_1/OEB1] [get_pins slice_25/nibble_1/OEB2] [get_pins            \
slice_25/nibble_1/SLEEPIN] [get_pins slice_25/nibble_1/WEB1] [get_pins         \
slice_25/nibble_1/WEB2] [get_pins slice_25/nibble_1/ACK] [get_pins             \
{slice_25/nibble_1/O1[0]}] [get_pins {slice_25/nibble_1/O1[1]}] [get_pins      \
{slice_25/nibble_1/O1[2]}] [get_pins {slice_25/nibble_1/O1[3]}] [get_pins      \
{slice_25/nibble_1/O2[0]}] [get_pins {slice_25/nibble_1/O2[1]}] [get_pins      \
{slice_25/nibble_1/O2[2]}] [get_pins {slice_25/nibble_1/O2[3]}] [get_pins      \
{slice_26/nibble_0/A1[0]}] [get_pins {slice_26/nibble_0/A1[1]}] [get_pins      \
{slice_26/nibble_0/A1[2]}] [get_pins {slice_26/nibble_0/A1[3]}] [get_pins      \
{slice_26/nibble_0/A2[0]}] [get_pins {slice_26/nibble_0/A2[1]}] [get_pins      \
{slice_26/nibble_0/A2[2]}] [get_pins {slice_26/nibble_0/A2[3]}] [get_pins      \
slice_26/nibble_0/CE1] [get_pins slice_26/nibble_0/CE2] [get_pins              \
slice_26/nibble_0/CSB1] [get_pins slice_26/nibble_0/CSB2] [get_pins            \
{slice_26/nibble_0/I1[0]}] [get_pins {slice_26/nibble_0/I1[1]}] [get_pins      \
{slice_26/nibble_0/I1[2]}] [get_pins {slice_26/nibble_0/I1[3]}] [get_pins      \
{slice_26/nibble_0/I2[0]}] [get_pins {slice_26/nibble_0/I2[1]}] [get_pins      \
{slice_26/nibble_0/I2[2]}] [get_pins {slice_26/nibble_0/I2[3]}] [get_pins      \
slice_26/nibble_0/OEB1] [get_pins slice_26/nibble_0/OEB2] [get_pins            \
slice_26/nibble_0/SLEEPIN] [get_pins slice_26/nibble_0/WEB1] [get_pins         \
slice_26/nibble_0/WEB2] [get_pins slice_26/nibble_0/ACK] [get_pins             \
{slice_26/nibble_0/O1[0]}] [get_pins {slice_26/nibble_0/O1[1]}] [get_pins      \
{slice_26/nibble_0/O1[2]}] [get_pins {slice_26/nibble_0/O1[3]}] [get_pins      \
{slice_26/nibble_0/O2[0]}] [get_pins {slice_26/nibble_0/O2[1]}] [get_pins      \
{slice_26/nibble_0/O2[2]}] [get_pins {slice_26/nibble_0/O2[3]}] [get_pins      \
{slice_26/nibble_1/A1[0]}] [get_pins {slice_26/nibble_1/A1[1]}] [get_pins      \
{slice_26/nibble_1/A1[2]}] [get_pins {slice_26/nibble_1/A1[3]}] [get_pins      \
{slice_26/nibble_1/A2[0]}] [get_pins {slice_26/nibble_1/A2[1]}] [get_pins      \
{slice_26/nibble_1/A2[2]}] [get_pins {slice_26/nibble_1/A2[3]}] [get_pins      \
slice_26/nibble_1/CE1] [get_pins slice_26/nibble_1/CE2] [get_pins              \
slice_26/nibble_1/CSB1] [get_pins slice_26/nibble_1/CSB2] [get_pins            \
{slice_26/nibble_1/I1[0]}] [get_pins {slice_26/nibble_1/I1[1]}] [get_pins      \
{slice_26/nibble_1/I1[2]}] [get_pins {slice_26/nibble_1/I1[3]}] [get_pins      \
{slice_26/nibble_1/I2[0]}] [get_pins {slice_26/nibble_1/I2[1]}] [get_pins      \
{slice_26/nibble_1/I2[2]}] [get_pins {slice_26/nibble_1/I2[3]}] [get_pins      \
slice_26/nibble_1/OEB1] [get_pins slice_26/nibble_1/OEB2] [get_pins            \
slice_26/nibble_1/SLEEPIN] [get_pins slice_26/nibble_1/WEB1] [get_pins         \
slice_26/nibble_1/WEB2] [get_pins slice_26/nibble_1/ACK] [get_pins             \
{slice_26/nibble_1/O1[0]}] [get_pins {slice_26/nibble_1/O1[1]}] [get_pins      \
{slice_26/nibble_1/O1[2]}] [get_pins {slice_26/nibble_1/O1[3]}] [get_pins      \
{slice_26/nibble_1/O2[0]}] [get_pins {slice_26/nibble_1/O2[1]}] [get_pins      \
{slice_26/nibble_1/O2[2]}] [get_pins {slice_26/nibble_1/O2[3]}] [get_pins      \
{slice_27/nibble_0/A1[0]}] [get_pins {slice_27/nibble_0/A1[1]}] [get_pins      \
{slice_27/nibble_0/A1[2]}] [get_pins {slice_27/nibble_0/A1[3]}] [get_pins      \
{slice_27/nibble_0/A2[0]}] [get_pins {slice_27/nibble_0/A2[1]}] [get_pins      \
{slice_27/nibble_0/A2[2]}] [get_pins {slice_27/nibble_0/A2[3]}] [get_pins      \
slice_27/nibble_0/CE1] [get_pins slice_27/nibble_0/CE2] [get_pins              \
slice_27/nibble_0/CSB1] [get_pins slice_27/nibble_0/CSB2] [get_pins            \
{slice_27/nibble_0/I1[0]}] [get_pins {slice_27/nibble_0/I1[1]}] [get_pins      \
{slice_27/nibble_0/I1[2]}] [get_pins {slice_27/nibble_0/I1[3]}] [get_pins      \
{slice_27/nibble_0/I2[0]}] [get_pins {slice_27/nibble_0/I2[1]}] [get_pins      \
{slice_27/nibble_0/I2[2]}] [get_pins {slice_27/nibble_0/I2[3]}] [get_pins      \
slice_27/nibble_0/OEB1] [get_pins slice_27/nibble_0/OEB2] [get_pins            \
slice_27/nibble_0/SLEEPIN] [get_pins slice_27/nibble_0/WEB1] [get_pins         \
slice_27/nibble_0/WEB2] [get_pins slice_27/nibble_0/ACK] [get_pins             \
{slice_27/nibble_0/O1[0]}] [get_pins {slice_27/nibble_0/O1[1]}] [get_pins      \
{slice_27/nibble_0/O1[2]}] [get_pins {slice_27/nibble_0/O1[3]}] [get_pins      \
{slice_27/nibble_0/O2[0]}] [get_pins {slice_27/nibble_0/O2[1]}] [get_pins      \
{slice_27/nibble_0/O2[2]}] [get_pins {slice_27/nibble_0/O2[3]}] [get_pins      \
{slice_27/nibble_1/A1[0]}] [get_pins {slice_27/nibble_1/A1[1]}] [get_pins      \
{slice_27/nibble_1/A1[2]}] [get_pins {slice_27/nibble_1/A1[3]}] [get_pins      \
{slice_27/nibble_1/A2[0]}] [get_pins {slice_27/nibble_1/A2[1]}] [get_pins      \
{slice_27/nibble_1/A2[2]}] [get_pins {slice_27/nibble_1/A2[3]}] [get_pins      \
slice_27/nibble_1/CE1] [get_pins slice_27/nibble_1/CE2] [get_pins              \
slice_27/nibble_1/CSB1] [get_pins slice_27/nibble_1/CSB2] [get_pins            \
{slice_27/nibble_1/I1[0]}] [get_pins {slice_27/nibble_1/I1[1]}] [get_pins      \
{slice_27/nibble_1/I1[2]}] [get_pins {slice_27/nibble_1/I1[3]}] [get_pins      \
{slice_27/nibble_1/I2[0]}] [get_pins {slice_27/nibble_1/I2[1]}] [get_pins      \
{slice_27/nibble_1/I2[2]}] [get_pins {slice_27/nibble_1/I2[3]}] [get_pins      \
slice_27/nibble_1/OEB1] [get_pins slice_27/nibble_1/OEB2] [get_pins            \
slice_27/nibble_1/SLEEPIN] [get_pins slice_27/nibble_1/WEB1] [get_pins         \
slice_27/nibble_1/WEB2] [get_pins slice_27/nibble_1/ACK] [get_pins             \
{slice_27/nibble_1/O1[0]}] [get_pins {slice_27/nibble_1/O1[1]}] [get_pins      \
{slice_27/nibble_1/O1[2]}] [get_pins {slice_27/nibble_1/O1[3]}] [get_pins      \
{slice_27/nibble_1/O2[0]}] [get_pins {slice_27/nibble_1/O2[1]}] [get_pins      \
{slice_27/nibble_1/O2[2]}] [get_pins {slice_27/nibble_1/O2[3]}] [get_pins      \
{slice_28/nibble_0/A1[0]}] [get_pins {slice_28/nibble_0/A1[1]}] [get_pins      \
{slice_28/nibble_0/A1[2]}] [get_pins {slice_28/nibble_0/A1[3]}] [get_pins      \
{slice_28/nibble_0/A2[0]}] [get_pins {slice_28/nibble_0/A2[1]}] [get_pins      \
{slice_28/nibble_0/A2[2]}] [get_pins {slice_28/nibble_0/A2[3]}] [get_pins      \
slice_28/nibble_0/CE1] [get_pins slice_28/nibble_0/CE2] [get_pins              \
slice_28/nibble_0/CSB1] [get_pins slice_28/nibble_0/CSB2] [get_pins            \
{slice_28/nibble_0/I1[0]}] [get_pins {slice_28/nibble_0/I1[1]}] [get_pins      \
{slice_28/nibble_0/I1[2]}] [get_pins {slice_28/nibble_0/I1[3]}] [get_pins      \
{slice_28/nibble_0/I2[0]}] [get_pins {slice_28/nibble_0/I2[1]}] [get_pins      \
{slice_28/nibble_0/I2[2]}] [get_pins {slice_28/nibble_0/I2[3]}] [get_pins      \
slice_28/nibble_0/OEB1] [get_pins slice_28/nibble_0/OEB2] [get_pins            \
slice_28/nibble_0/SLEEPIN] [get_pins slice_28/nibble_0/WEB1] [get_pins         \
slice_28/nibble_0/WEB2] [get_pins slice_28/nibble_0/ACK] [get_pins             \
{slice_28/nibble_0/O1[0]}] [get_pins {slice_28/nibble_0/O1[1]}] [get_pins      \
{slice_28/nibble_0/O1[2]}] [get_pins {slice_28/nibble_0/O1[3]}] [get_pins      \
{slice_28/nibble_0/O2[0]}] [get_pins {slice_28/nibble_0/O2[1]}] [get_pins      \
{slice_28/nibble_0/O2[2]}] [get_pins {slice_28/nibble_0/O2[3]}] [get_pins      \
{slice_28/nibble_1/A1[0]}] [get_pins {slice_28/nibble_1/A1[1]}] [get_pins      \
{slice_28/nibble_1/A1[2]}] [get_pins {slice_28/nibble_1/A1[3]}] [get_pins      \
{slice_28/nibble_1/A2[0]}] [get_pins {slice_28/nibble_1/A2[1]}] [get_pins      \
{slice_28/nibble_1/A2[2]}] [get_pins {slice_28/nibble_1/A2[3]}] [get_pins      \
slice_28/nibble_1/CE1] [get_pins slice_28/nibble_1/CE2] [get_pins              \
slice_28/nibble_1/CSB1] [get_pins slice_28/nibble_1/CSB2] [get_pins            \
{slice_28/nibble_1/I1[0]}] [get_pins {slice_28/nibble_1/I1[1]}] [get_pins      \
{slice_28/nibble_1/I1[2]}] [get_pins {slice_28/nibble_1/I1[3]}] [get_pins      \
{slice_28/nibble_1/I2[0]}] [get_pins {slice_28/nibble_1/I2[1]}] [get_pins      \
{slice_28/nibble_1/I2[2]}] [get_pins {slice_28/nibble_1/I2[3]}] [get_pins      \
slice_28/nibble_1/OEB1] [get_pins slice_28/nibble_1/OEB2] [get_pins            \
slice_28/nibble_1/SLEEPIN] [get_pins slice_28/nibble_1/WEB1] [get_pins         \
slice_28/nibble_1/WEB2] [get_pins slice_28/nibble_1/ACK] [get_pins             \
{slice_28/nibble_1/O1[0]}] [get_pins {slice_28/nibble_1/O1[1]}] [get_pins      \
{slice_28/nibble_1/O1[2]}] [get_pins {slice_28/nibble_1/O1[3]}] [get_pins      \
{slice_28/nibble_1/O2[0]}] [get_pins {slice_28/nibble_1/O2[1]}] [get_pins      \
{slice_28/nibble_1/O2[2]}] [get_pins {slice_28/nibble_1/O2[3]}] [get_pins      \
{slice_29/nibble_0/A1[0]}] [get_pins {slice_29/nibble_0/A1[1]}] [get_pins      \
{slice_29/nibble_0/A1[2]}] [get_pins {slice_29/nibble_0/A1[3]}] [get_pins      \
{slice_29/nibble_0/A2[0]}] [get_pins {slice_29/nibble_0/A2[1]}] [get_pins      \
{slice_29/nibble_0/A2[2]}] [get_pins {slice_29/nibble_0/A2[3]}] [get_pins      \
slice_29/nibble_0/CE1] [get_pins slice_29/nibble_0/CE2] [get_pins              \
slice_29/nibble_0/CSB1] [get_pins slice_29/nibble_0/CSB2] [get_pins            \
{slice_29/nibble_0/I1[0]}] [get_pins {slice_29/nibble_0/I1[1]}] [get_pins      \
{slice_29/nibble_0/I1[2]}] [get_pins {slice_29/nibble_0/I1[3]}] [get_pins      \
{slice_29/nibble_0/I2[0]}] [get_pins {slice_29/nibble_0/I2[1]}] [get_pins      \
{slice_29/nibble_0/I2[2]}] [get_pins {slice_29/nibble_0/I2[3]}] [get_pins      \
slice_29/nibble_0/OEB1] [get_pins slice_29/nibble_0/OEB2] [get_pins            \
slice_29/nibble_0/SLEEPIN] [get_pins slice_29/nibble_0/WEB1] [get_pins         \
slice_29/nibble_0/WEB2] [get_pins slice_29/nibble_0/ACK] [get_pins             \
{slice_29/nibble_0/O1[0]}] [get_pins {slice_29/nibble_0/O1[1]}] [get_pins      \
{slice_29/nibble_0/O1[2]}] [get_pins {slice_29/nibble_0/O1[3]}] [get_pins      \
{slice_29/nibble_0/O2[0]}] [get_pins {slice_29/nibble_0/O2[1]}] [get_pins      \
{slice_29/nibble_0/O2[2]}] [get_pins {slice_29/nibble_0/O2[3]}] [get_pins      \
{slice_29/nibble_1/A1[0]}] [get_pins {slice_29/nibble_1/A1[1]}] [get_pins      \
{slice_29/nibble_1/A1[2]}] [get_pins {slice_29/nibble_1/A1[3]}] [get_pins      \
{slice_29/nibble_1/A2[0]}] [get_pins {slice_29/nibble_1/A2[1]}] [get_pins      \
{slice_29/nibble_1/A2[2]}] [get_pins {slice_29/nibble_1/A2[3]}] [get_pins      \
slice_29/nibble_1/CE1] [get_pins slice_29/nibble_1/CE2] [get_pins              \
slice_29/nibble_1/CSB1] [get_pins slice_29/nibble_1/CSB2] [get_pins            \
{slice_29/nibble_1/I1[0]}] [get_pins {slice_29/nibble_1/I1[1]}] [get_pins      \
{slice_29/nibble_1/I1[2]}] [get_pins {slice_29/nibble_1/I1[3]}] [get_pins      \
{slice_29/nibble_1/I2[0]}] [get_pins {slice_29/nibble_1/I2[1]}] [get_pins      \
{slice_29/nibble_1/I2[2]}] [get_pins {slice_29/nibble_1/I2[3]}] [get_pins      \
slice_29/nibble_1/OEB1] [get_pins slice_29/nibble_1/OEB2] [get_pins            \
slice_29/nibble_1/SLEEPIN] [get_pins slice_29/nibble_1/WEB1] [get_pins         \
slice_29/nibble_1/WEB2] [get_pins slice_29/nibble_1/ACK] [get_pins             \
{slice_29/nibble_1/O1[0]}] [get_pins {slice_29/nibble_1/O1[1]}] [get_pins      \
{slice_29/nibble_1/O1[2]}] [get_pins {slice_29/nibble_1/O1[3]}] [get_pins      \
{slice_29/nibble_1/O2[0]}] [get_pins {slice_29/nibble_1/O2[1]}] [get_pins      \
{slice_29/nibble_1/O2[2]}] [get_pins {slice_29/nibble_1/O2[3]}] [get_pins      \
{slice_30/nibble_0/A1[0]}] [get_pins {slice_30/nibble_0/A1[1]}] [get_pins      \
{slice_30/nibble_0/A1[2]}] [get_pins {slice_30/nibble_0/A1[3]}] [get_pins      \
{slice_30/nibble_0/A2[0]}] [get_pins {slice_30/nibble_0/A2[1]}] [get_pins      \
{slice_30/nibble_0/A2[2]}] [get_pins {slice_30/nibble_0/A2[3]}] [get_pins      \
slice_30/nibble_0/CE1] [get_pins slice_30/nibble_0/CE2] [get_pins              \
slice_30/nibble_0/CSB1] [get_pins slice_30/nibble_0/CSB2] [get_pins            \
{slice_30/nibble_0/I1[0]}] [get_pins {slice_30/nibble_0/I1[1]}] [get_pins      \
{slice_30/nibble_0/I1[2]}] [get_pins {slice_30/nibble_0/I1[3]}] [get_pins      \
{slice_30/nibble_0/I2[0]}] [get_pins {slice_30/nibble_0/I2[1]}] [get_pins      \
{slice_30/nibble_0/I2[2]}] [get_pins {slice_30/nibble_0/I2[3]}] [get_pins      \
slice_30/nibble_0/OEB1] [get_pins slice_30/nibble_0/OEB2] [get_pins            \
slice_30/nibble_0/SLEEPIN] [get_pins slice_30/nibble_0/WEB1] [get_pins         \
slice_30/nibble_0/WEB2] [get_pins slice_30/nibble_0/ACK] [get_pins             \
{slice_30/nibble_0/O1[0]}] [get_pins {slice_30/nibble_0/O1[1]}] [get_pins      \
{slice_30/nibble_0/O1[2]}] [get_pins {slice_30/nibble_0/O1[3]}] [get_pins      \
{slice_30/nibble_0/O2[0]}] [get_pins {slice_30/nibble_0/O2[1]}] [get_pins      \
{slice_30/nibble_0/O2[2]}] [get_pins {slice_30/nibble_0/O2[3]}] [get_pins      \
{slice_30/nibble_1/A1[0]}] [get_pins {slice_30/nibble_1/A1[1]}] [get_pins      \
{slice_30/nibble_1/A1[2]}] [get_pins {slice_30/nibble_1/A1[3]}] [get_pins      \
{slice_30/nibble_1/A2[0]}] [get_pins {slice_30/nibble_1/A2[1]}] [get_pins      \
{slice_30/nibble_1/A2[2]}] [get_pins {slice_30/nibble_1/A2[3]}] [get_pins      \
slice_30/nibble_1/CE1] [get_pins slice_30/nibble_1/CE2] [get_pins              \
slice_30/nibble_1/CSB1] [get_pins slice_30/nibble_1/CSB2] [get_pins            \
{slice_30/nibble_1/I1[0]}] [get_pins {slice_30/nibble_1/I1[1]}] [get_pins      \
{slice_30/nibble_1/I1[2]}] [get_pins {slice_30/nibble_1/I1[3]}] [get_pins      \
{slice_30/nibble_1/I2[0]}] [get_pins {slice_30/nibble_1/I2[1]}] [get_pins      \
{slice_30/nibble_1/I2[2]}] [get_pins {slice_30/nibble_1/I2[3]}] [get_pins      \
slice_30/nibble_1/OEB1] [get_pins slice_30/nibble_1/OEB2] [get_pins            \
slice_30/nibble_1/SLEEPIN] [get_pins slice_30/nibble_1/WEB1] [get_pins         \
slice_30/nibble_1/WEB2] [get_pins slice_30/nibble_1/ACK] [get_pins             \
{slice_30/nibble_1/O1[0]}] [get_pins {slice_30/nibble_1/O1[1]}] [get_pins      \
{slice_30/nibble_1/O1[2]}] [get_pins {slice_30/nibble_1/O1[3]}] [get_pins      \
{slice_30/nibble_1/O2[0]}] [get_pins {slice_30/nibble_1/O2[1]}] [get_pins      \
{slice_30/nibble_1/O2[2]}] [get_pins {slice_30/nibble_1/O2[3]}] [get_pins      \
{slice_31/nibble_0/A1[0]}] [get_pins {slice_31/nibble_0/A1[1]}] [get_pins      \
{slice_31/nibble_0/A1[2]}] [get_pins {slice_31/nibble_0/A1[3]}] [get_pins      \
{slice_31/nibble_0/A2[0]}] [get_pins {slice_31/nibble_0/A2[1]}] [get_pins      \
{slice_31/nibble_0/A2[2]}] [get_pins {slice_31/nibble_0/A2[3]}] [get_pins      \
slice_31/nibble_0/CE1] [get_pins slice_31/nibble_0/CE2] [get_pins              \
slice_31/nibble_0/CSB1] [get_pins slice_31/nibble_0/CSB2] [get_pins            \
{slice_31/nibble_0/I1[0]}] [get_pins {slice_31/nibble_0/I1[1]}] [get_pins      \
{slice_31/nibble_0/I1[2]}] [get_pins {slice_31/nibble_0/I1[3]}] [get_pins      \
{slice_31/nibble_0/I2[0]}] [get_pins {slice_31/nibble_0/I2[1]}] [get_pins      \
{slice_31/nibble_0/I2[2]}] [get_pins {slice_31/nibble_0/I2[3]}] [get_pins      \
slice_31/nibble_0/OEB1] [get_pins slice_31/nibble_0/OEB2] [get_pins            \
slice_31/nibble_0/SLEEPIN] [get_pins slice_31/nibble_0/WEB1] [get_pins         \
slice_31/nibble_0/WEB2] [get_pins slice_31/nibble_0/ACK] [get_pins             \
{slice_31/nibble_0/O1[0]}] [get_pins {slice_31/nibble_0/O1[1]}] [get_pins      \
{slice_31/nibble_0/O1[2]}] [get_pins {slice_31/nibble_0/O1[3]}] [get_pins      \
{slice_31/nibble_0/O2[0]}] [get_pins {slice_31/nibble_0/O2[1]}] [get_pins      \
{slice_31/nibble_0/O2[2]}] [get_pins {slice_31/nibble_0/O2[3]}] [get_pins      \
{slice_31/nibble_1/A1[0]}] [get_pins {slice_31/nibble_1/A1[1]}] [get_pins      \
{slice_31/nibble_1/A1[2]}] [get_pins {slice_31/nibble_1/A1[3]}] [get_pins      \
{slice_31/nibble_1/A2[0]}] [get_pins {slice_31/nibble_1/A2[1]}] [get_pins      \
{slice_31/nibble_1/A2[2]}] [get_pins {slice_31/nibble_1/A2[3]}] [get_pins      \
slice_31/nibble_1/CE1] [get_pins slice_31/nibble_1/CE2] [get_pins              \
slice_31/nibble_1/CSB1] [get_pins slice_31/nibble_1/CSB2] [get_pins            \
{slice_31/nibble_1/I1[0]}] [get_pins {slice_31/nibble_1/I1[1]}] [get_pins      \
{slice_31/nibble_1/I1[2]}] [get_pins {slice_31/nibble_1/I1[3]}] [get_pins      \
{slice_31/nibble_1/I2[0]}] [get_pins {slice_31/nibble_1/I2[1]}] [get_pins      \
{slice_31/nibble_1/I2[2]}] [get_pins {slice_31/nibble_1/I2[3]}] [get_pins      \
slice_31/nibble_1/OEB1] [get_pins slice_31/nibble_1/OEB2] [get_pins            \
slice_31/nibble_1/SLEEPIN] [get_pins slice_31/nibble_1/WEB1] [get_pins         \
slice_31/nibble_1/WEB2] [get_pins slice_31/nibble_1/ACK] [get_pins             \
{slice_31/nibble_1/O1[0]}] [get_pins {slice_31/nibble_1/O1[1]}] [get_pins      \
{slice_31/nibble_1/O1[2]}] [get_pins {slice_31/nibble_1/O1[3]}] [get_pins      \
{slice_31/nibble_1/O2[0]}] [get_pins {slice_31/nibble_1/O2[1]}] [get_pins      \
{slice_31/nibble_1/O2[2]}] [get_pins {slice_31/nibble_1/O2[3]}]]
set_multicycle_path 4 -hold -end -through [list [get_pins                      \
{slice_0/nibble_0/A1[0]}] [get_pins {slice_0/nibble_0/A1[1]}] [get_pins        \
{slice_0/nibble_0/A1[2]}] [get_pins {slice_0/nibble_0/A1[3]}] [get_pins        \
{slice_0/nibble_0/A2[0]}] [get_pins {slice_0/nibble_0/A2[1]}] [get_pins        \
{slice_0/nibble_0/A2[2]}] [get_pins {slice_0/nibble_0/A2[3]}] [get_pins        \
slice_0/nibble_0/CE1] [get_pins slice_0/nibble_0/CE2] [get_pins                \
slice_0/nibble_0/CSB1] [get_pins slice_0/nibble_0/CSB2] [get_pins              \
{slice_0/nibble_0/I1[0]}] [get_pins {slice_0/nibble_0/I1[1]}] [get_pins        \
{slice_0/nibble_0/I1[2]}] [get_pins {slice_0/nibble_0/I1[3]}] [get_pins        \
{slice_0/nibble_0/I2[0]}] [get_pins {slice_0/nibble_0/I2[1]}] [get_pins        \
{slice_0/nibble_0/I2[2]}] [get_pins {slice_0/nibble_0/I2[3]}] [get_pins        \
slice_0/nibble_0/OEB1] [get_pins slice_0/nibble_0/OEB2] [get_pins              \
slice_0/nibble_0/SLEEPIN] [get_pins slice_0/nibble_0/WEB1] [get_pins           \
slice_0/nibble_0/WEB2] [get_pins slice_0/nibble_0/ACK] [get_pins               \
{slice_0/nibble_0/O1[0]}] [get_pins {slice_0/nibble_0/O1[1]}] [get_pins        \
{slice_0/nibble_0/O1[2]}] [get_pins {slice_0/nibble_0/O1[3]}] [get_pins        \
{slice_0/nibble_0/O2[0]}] [get_pins {slice_0/nibble_0/O2[1]}] [get_pins        \
{slice_0/nibble_0/O2[2]}] [get_pins {slice_0/nibble_0/O2[3]}] [get_pins        \
{slice_0/nibble_1/A1[0]}] [get_pins {slice_0/nibble_1/A1[1]}] [get_pins        \
{slice_0/nibble_1/A1[2]}] [get_pins {slice_0/nibble_1/A1[3]}] [get_pins        \
{slice_0/nibble_1/A2[0]}] [get_pins {slice_0/nibble_1/A2[1]}] [get_pins        \
{slice_0/nibble_1/A2[2]}] [get_pins {slice_0/nibble_1/A2[3]}] [get_pins        \
slice_0/nibble_1/CE1] [get_pins slice_0/nibble_1/CE2] [get_pins                \
slice_0/nibble_1/CSB1] [get_pins slice_0/nibble_1/CSB2] [get_pins              \
{slice_0/nibble_1/I1[0]}] [get_pins {slice_0/nibble_1/I1[1]}] [get_pins        \
{slice_0/nibble_1/I1[2]}] [get_pins {slice_0/nibble_1/I1[3]}] [get_pins        \
{slice_0/nibble_1/I2[0]}] [get_pins {slice_0/nibble_1/I2[1]}] [get_pins        \
{slice_0/nibble_1/I2[2]}] [get_pins {slice_0/nibble_1/I2[3]}] [get_pins        \
slice_0/nibble_1/OEB1] [get_pins slice_0/nibble_1/OEB2] [get_pins              \
slice_0/nibble_1/SLEEPIN] [get_pins slice_0/nibble_1/WEB1] [get_pins           \
slice_0/nibble_1/WEB2] [get_pins slice_0/nibble_1/ACK] [get_pins               \
{slice_0/nibble_1/O1[0]}] [get_pins {slice_0/nibble_1/O1[1]}] [get_pins        \
{slice_0/nibble_1/O1[2]}] [get_pins {slice_0/nibble_1/O1[3]}] [get_pins        \
{slice_0/nibble_1/O2[0]}] [get_pins {slice_0/nibble_1/O2[1]}] [get_pins        \
{slice_0/nibble_1/O2[2]}] [get_pins {slice_0/nibble_1/O2[3]}] [get_pins        \
{slice_1/nibble_0/A1[0]}] [get_pins {slice_1/nibble_0/A1[1]}] [get_pins        \
{slice_1/nibble_0/A1[2]}] [get_pins {slice_1/nibble_0/A1[3]}] [get_pins        \
{slice_1/nibble_0/A2[0]}] [get_pins {slice_1/nibble_0/A2[1]}] [get_pins        \
{slice_1/nibble_0/A2[2]}] [get_pins {slice_1/nibble_0/A2[3]}] [get_pins        \
slice_1/nibble_0/CE1] [get_pins slice_1/nibble_0/CE2] [get_pins                \
slice_1/nibble_0/CSB1] [get_pins slice_1/nibble_0/CSB2] [get_pins              \
{slice_1/nibble_0/I1[0]}] [get_pins {slice_1/nibble_0/I1[1]}] [get_pins        \
{slice_1/nibble_0/I1[2]}] [get_pins {slice_1/nibble_0/I1[3]}] [get_pins        \
{slice_1/nibble_0/I2[0]}] [get_pins {slice_1/nibble_0/I2[1]}] [get_pins        \
{slice_1/nibble_0/I2[2]}] [get_pins {slice_1/nibble_0/I2[3]}] [get_pins        \
slice_1/nibble_0/OEB1] [get_pins slice_1/nibble_0/OEB2] [get_pins              \
slice_1/nibble_0/SLEEPIN] [get_pins slice_1/nibble_0/WEB1] [get_pins           \
slice_1/nibble_0/WEB2] [get_pins slice_1/nibble_0/ACK] [get_pins               \
{slice_1/nibble_0/O1[0]}] [get_pins {slice_1/nibble_0/O1[1]}] [get_pins        \
{slice_1/nibble_0/O1[2]}] [get_pins {slice_1/nibble_0/O1[3]}] [get_pins        \
{slice_1/nibble_0/O2[0]}] [get_pins {slice_1/nibble_0/O2[1]}] [get_pins        \
{slice_1/nibble_0/O2[2]}] [get_pins {slice_1/nibble_0/O2[3]}] [get_pins        \
{slice_1/nibble_1/A1[0]}] [get_pins {slice_1/nibble_1/A1[1]}] [get_pins        \
{slice_1/nibble_1/A1[2]}] [get_pins {slice_1/nibble_1/A1[3]}] [get_pins        \
{slice_1/nibble_1/A2[0]}] [get_pins {slice_1/nibble_1/A2[1]}] [get_pins        \
{slice_1/nibble_1/A2[2]}] [get_pins {slice_1/nibble_1/A2[3]}] [get_pins        \
slice_1/nibble_1/CE1] [get_pins slice_1/nibble_1/CE2] [get_pins                \
slice_1/nibble_1/CSB1] [get_pins slice_1/nibble_1/CSB2] [get_pins              \
{slice_1/nibble_1/I1[0]}] [get_pins {slice_1/nibble_1/I1[1]}] [get_pins        \
{slice_1/nibble_1/I1[2]}] [get_pins {slice_1/nibble_1/I1[3]}] [get_pins        \
{slice_1/nibble_1/I2[0]}] [get_pins {slice_1/nibble_1/I2[1]}] [get_pins        \
{slice_1/nibble_1/I2[2]}] [get_pins {slice_1/nibble_1/I2[3]}] [get_pins        \
slice_1/nibble_1/OEB1] [get_pins slice_1/nibble_1/OEB2] [get_pins              \
slice_1/nibble_1/SLEEPIN] [get_pins slice_1/nibble_1/WEB1] [get_pins           \
slice_1/nibble_1/WEB2] [get_pins slice_1/nibble_1/ACK] [get_pins               \
{slice_1/nibble_1/O1[0]}] [get_pins {slice_1/nibble_1/O1[1]}] [get_pins        \
{slice_1/nibble_1/O1[2]}] [get_pins {slice_1/nibble_1/O1[3]}] [get_pins        \
{slice_1/nibble_1/O2[0]}] [get_pins {slice_1/nibble_1/O2[1]}] [get_pins        \
{slice_1/nibble_1/O2[2]}] [get_pins {slice_1/nibble_1/O2[3]}] [get_pins        \
{slice_2/nibble_0/A1[0]}] [get_pins {slice_2/nibble_0/A1[1]}] [get_pins        \
{slice_2/nibble_0/A1[2]}] [get_pins {slice_2/nibble_0/A1[3]}] [get_pins        \
{slice_2/nibble_0/A2[0]}] [get_pins {slice_2/nibble_0/A2[1]}] [get_pins        \
{slice_2/nibble_0/A2[2]}] [get_pins {slice_2/nibble_0/A2[3]}] [get_pins        \
slice_2/nibble_0/CE1] [get_pins slice_2/nibble_0/CE2] [get_pins                \
slice_2/nibble_0/CSB1] [get_pins slice_2/nibble_0/CSB2] [get_pins              \
{slice_2/nibble_0/I1[0]}] [get_pins {slice_2/nibble_0/I1[1]}] [get_pins        \
{slice_2/nibble_0/I1[2]}] [get_pins {slice_2/nibble_0/I1[3]}] [get_pins        \
{slice_2/nibble_0/I2[0]}] [get_pins {slice_2/nibble_0/I2[1]}] [get_pins        \
{slice_2/nibble_0/I2[2]}] [get_pins {slice_2/nibble_0/I2[3]}] [get_pins        \
slice_2/nibble_0/OEB1] [get_pins slice_2/nibble_0/OEB2] [get_pins              \
slice_2/nibble_0/SLEEPIN] [get_pins slice_2/nibble_0/WEB1] [get_pins           \
slice_2/nibble_0/WEB2] [get_pins slice_2/nibble_0/ACK] [get_pins               \
{slice_2/nibble_0/O1[0]}] [get_pins {slice_2/nibble_0/O1[1]}] [get_pins        \
{slice_2/nibble_0/O1[2]}] [get_pins {slice_2/nibble_0/O1[3]}] [get_pins        \
{slice_2/nibble_0/O2[0]}] [get_pins {slice_2/nibble_0/O2[1]}] [get_pins        \
{slice_2/nibble_0/O2[2]}] [get_pins {slice_2/nibble_0/O2[3]}] [get_pins        \
{slice_2/nibble_1/A1[0]}] [get_pins {slice_2/nibble_1/A1[1]}] [get_pins        \
{slice_2/nibble_1/A1[2]}] [get_pins {slice_2/nibble_1/A1[3]}] [get_pins        \
{slice_2/nibble_1/A2[0]}] [get_pins {slice_2/nibble_1/A2[1]}] [get_pins        \
{slice_2/nibble_1/A2[2]}] [get_pins {slice_2/nibble_1/A2[3]}] [get_pins        \
slice_2/nibble_1/CE1] [get_pins slice_2/nibble_1/CE2] [get_pins                \
slice_2/nibble_1/CSB1] [get_pins slice_2/nibble_1/CSB2] [get_pins              \
{slice_2/nibble_1/I1[0]}] [get_pins {slice_2/nibble_1/I1[1]}] [get_pins        \
{slice_2/nibble_1/I1[2]}] [get_pins {slice_2/nibble_1/I1[3]}] [get_pins        \
{slice_2/nibble_1/I2[0]}] [get_pins {slice_2/nibble_1/I2[1]}] [get_pins        \
{slice_2/nibble_1/I2[2]}] [get_pins {slice_2/nibble_1/I2[3]}] [get_pins        \
slice_2/nibble_1/OEB1] [get_pins slice_2/nibble_1/OEB2] [get_pins              \
slice_2/nibble_1/SLEEPIN] [get_pins slice_2/nibble_1/WEB1] [get_pins           \
slice_2/nibble_1/WEB2] [get_pins slice_2/nibble_1/ACK] [get_pins               \
{slice_2/nibble_1/O1[0]}] [get_pins {slice_2/nibble_1/O1[1]}] [get_pins        \
{slice_2/nibble_1/O1[2]}] [get_pins {slice_2/nibble_1/O1[3]}] [get_pins        \
{slice_2/nibble_1/O2[0]}] [get_pins {slice_2/nibble_1/O2[1]}] [get_pins        \
{slice_2/nibble_1/O2[2]}] [get_pins {slice_2/nibble_1/O2[3]}] [get_pins        \
{slice_3/nibble_0/A1[0]}] [get_pins {slice_3/nibble_0/A1[1]}] [get_pins        \
{slice_3/nibble_0/A1[2]}] [get_pins {slice_3/nibble_0/A1[3]}] [get_pins        \
{slice_3/nibble_0/A2[0]}] [get_pins {slice_3/nibble_0/A2[1]}] [get_pins        \
{slice_3/nibble_0/A2[2]}] [get_pins {slice_3/nibble_0/A2[3]}] [get_pins        \
slice_3/nibble_0/CE1] [get_pins slice_3/nibble_0/CE2] [get_pins                \
slice_3/nibble_0/CSB1] [get_pins slice_3/nibble_0/CSB2] [get_pins              \
{slice_3/nibble_0/I1[0]}] [get_pins {slice_3/nibble_0/I1[1]}] [get_pins        \
{slice_3/nibble_0/I1[2]}] [get_pins {slice_3/nibble_0/I1[3]}] [get_pins        \
{slice_3/nibble_0/I2[0]}] [get_pins {slice_3/nibble_0/I2[1]}] [get_pins        \
{slice_3/nibble_0/I2[2]}] [get_pins {slice_3/nibble_0/I2[3]}] [get_pins        \
slice_3/nibble_0/OEB1] [get_pins slice_3/nibble_0/OEB2] [get_pins              \
slice_3/nibble_0/SLEEPIN] [get_pins slice_3/nibble_0/WEB1] [get_pins           \
slice_3/nibble_0/WEB2] [get_pins slice_3/nibble_0/ACK] [get_pins               \
{slice_3/nibble_0/O1[0]}] [get_pins {slice_3/nibble_0/O1[1]}] [get_pins        \
{slice_3/nibble_0/O1[2]}] [get_pins {slice_3/nibble_0/O1[3]}] [get_pins        \
{slice_3/nibble_0/O2[0]}] [get_pins {slice_3/nibble_0/O2[1]}] [get_pins        \
{slice_3/nibble_0/O2[2]}] [get_pins {slice_3/nibble_0/O2[3]}] [get_pins        \
{slice_3/nibble_1/A1[0]}] [get_pins {slice_3/nibble_1/A1[1]}] [get_pins        \
{slice_3/nibble_1/A1[2]}] [get_pins {slice_3/nibble_1/A1[3]}] [get_pins        \
{slice_3/nibble_1/A2[0]}] [get_pins {slice_3/nibble_1/A2[1]}] [get_pins        \
{slice_3/nibble_1/A2[2]}] [get_pins {slice_3/nibble_1/A2[3]}] [get_pins        \
slice_3/nibble_1/CE1] [get_pins slice_3/nibble_1/CE2] [get_pins                \
slice_3/nibble_1/CSB1] [get_pins slice_3/nibble_1/CSB2] [get_pins              \
{slice_3/nibble_1/I1[0]}] [get_pins {slice_3/nibble_1/I1[1]}] [get_pins        \
{slice_3/nibble_1/I1[2]}] [get_pins {slice_3/nibble_1/I1[3]}] [get_pins        \
{slice_3/nibble_1/I2[0]}] [get_pins {slice_3/nibble_1/I2[1]}] [get_pins        \
{slice_3/nibble_1/I2[2]}] [get_pins {slice_3/nibble_1/I2[3]}] [get_pins        \
slice_3/nibble_1/OEB1] [get_pins slice_3/nibble_1/OEB2] [get_pins              \
slice_3/nibble_1/SLEEPIN] [get_pins slice_3/nibble_1/WEB1] [get_pins           \
slice_3/nibble_1/WEB2] [get_pins slice_3/nibble_1/ACK] [get_pins               \
{slice_3/nibble_1/O1[0]}] [get_pins {slice_3/nibble_1/O1[1]}] [get_pins        \
{slice_3/nibble_1/O1[2]}] [get_pins {slice_3/nibble_1/O1[3]}] [get_pins        \
{slice_3/nibble_1/O2[0]}] [get_pins {slice_3/nibble_1/O2[1]}] [get_pins        \
{slice_3/nibble_1/O2[2]}] [get_pins {slice_3/nibble_1/O2[3]}] [get_pins        \
{slice_4/nibble_0/A1[0]}] [get_pins {slice_4/nibble_0/A1[1]}] [get_pins        \
{slice_4/nibble_0/A1[2]}] [get_pins {slice_4/nibble_0/A1[3]}] [get_pins        \
{slice_4/nibble_0/A2[0]}] [get_pins {slice_4/nibble_0/A2[1]}] [get_pins        \
{slice_4/nibble_0/A2[2]}] [get_pins {slice_4/nibble_0/A2[3]}] [get_pins        \
slice_4/nibble_0/CE1] [get_pins slice_4/nibble_0/CE2] [get_pins                \
slice_4/nibble_0/CSB1] [get_pins slice_4/nibble_0/CSB2] [get_pins              \
{slice_4/nibble_0/I1[0]}] [get_pins {slice_4/nibble_0/I1[1]}] [get_pins        \
{slice_4/nibble_0/I1[2]}] [get_pins {slice_4/nibble_0/I1[3]}] [get_pins        \
{slice_4/nibble_0/I2[0]}] [get_pins {slice_4/nibble_0/I2[1]}] [get_pins        \
{slice_4/nibble_0/I2[2]}] [get_pins {slice_4/nibble_0/I2[3]}] [get_pins        \
slice_4/nibble_0/OEB1] [get_pins slice_4/nibble_0/OEB2] [get_pins              \
slice_4/nibble_0/SLEEPIN] [get_pins slice_4/nibble_0/WEB1] [get_pins           \
slice_4/nibble_0/WEB2] [get_pins slice_4/nibble_0/ACK] [get_pins               \
{slice_4/nibble_0/O1[0]}] [get_pins {slice_4/nibble_0/O1[1]}] [get_pins        \
{slice_4/nibble_0/O1[2]}] [get_pins {slice_4/nibble_0/O1[3]}] [get_pins        \
{slice_4/nibble_0/O2[0]}] [get_pins {slice_4/nibble_0/O2[1]}] [get_pins        \
{slice_4/nibble_0/O2[2]}] [get_pins {slice_4/nibble_0/O2[3]}] [get_pins        \
{slice_4/nibble_1/A1[0]}] [get_pins {slice_4/nibble_1/A1[1]}] [get_pins        \
{slice_4/nibble_1/A1[2]}] [get_pins {slice_4/nibble_1/A1[3]}] [get_pins        \
{slice_4/nibble_1/A2[0]}] [get_pins {slice_4/nibble_1/A2[1]}] [get_pins        \
{slice_4/nibble_1/A2[2]}] [get_pins {slice_4/nibble_1/A2[3]}] [get_pins        \
slice_4/nibble_1/CE1] [get_pins slice_4/nibble_1/CE2] [get_pins                \
slice_4/nibble_1/CSB1] [get_pins slice_4/nibble_1/CSB2] [get_pins              \
{slice_4/nibble_1/I1[0]}] [get_pins {slice_4/nibble_1/I1[1]}] [get_pins        \
{slice_4/nibble_1/I1[2]}] [get_pins {slice_4/nibble_1/I1[3]}] [get_pins        \
{slice_4/nibble_1/I2[0]}] [get_pins {slice_4/nibble_1/I2[1]}] [get_pins        \
{slice_4/nibble_1/I2[2]}] [get_pins {slice_4/nibble_1/I2[3]}] [get_pins        \
slice_4/nibble_1/OEB1] [get_pins slice_4/nibble_1/OEB2] [get_pins              \
slice_4/nibble_1/SLEEPIN] [get_pins slice_4/nibble_1/WEB1] [get_pins           \
slice_4/nibble_1/WEB2] [get_pins slice_4/nibble_1/ACK] [get_pins               \
{slice_4/nibble_1/O1[0]}] [get_pins {slice_4/nibble_1/O1[1]}] [get_pins        \
{slice_4/nibble_1/O1[2]}] [get_pins {slice_4/nibble_1/O1[3]}] [get_pins        \
{slice_4/nibble_1/O2[0]}] [get_pins {slice_4/nibble_1/O2[1]}] [get_pins        \
{slice_4/nibble_1/O2[2]}] [get_pins {slice_4/nibble_1/O2[3]}] [get_pins        \
{slice_5/nibble_0/A1[0]}] [get_pins {slice_5/nibble_0/A1[1]}] [get_pins        \
{slice_5/nibble_0/A1[2]}] [get_pins {slice_5/nibble_0/A1[3]}] [get_pins        \
{slice_5/nibble_0/A2[0]}] [get_pins {slice_5/nibble_0/A2[1]}] [get_pins        \
{slice_5/nibble_0/A2[2]}] [get_pins {slice_5/nibble_0/A2[3]}] [get_pins        \
slice_5/nibble_0/CE1] [get_pins slice_5/nibble_0/CE2] [get_pins                \
slice_5/nibble_0/CSB1] [get_pins slice_5/nibble_0/CSB2] [get_pins              \
{slice_5/nibble_0/I1[0]}] [get_pins {slice_5/nibble_0/I1[1]}] [get_pins        \
{slice_5/nibble_0/I1[2]}] [get_pins {slice_5/nibble_0/I1[3]}] [get_pins        \
{slice_5/nibble_0/I2[0]}] [get_pins {slice_5/nibble_0/I2[1]}] [get_pins        \
{slice_5/nibble_0/I2[2]}] [get_pins {slice_5/nibble_0/I2[3]}] [get_pins        \
slice_5/nibble_0/OEB1] [get_pins slice_5/nibble_0/OEB2] [get_pins              \
slice_5/nibble_0/SLEEPIN] [get_pins slice_5/nibble_0/WEB1] [get_pins           \
slice_5/nibble_0/WEB2] [get_pins slice_5/nibble_0/ACK] [get_pins               \
{slice_5/nibble_0/O1[0]}] [get_pins {slice_5/nibble_0/O1[1]}] [get_pins        \
{slice_5/nibble_0/O1[2]}] [get_pins {slice_5/nibble_0/O1[3]}] [get_pins        \
{slice_5/nibble_0/O2[0]}] [get_pins {slice_5/nibble_0/O2[1]}] [get_pins        \
{slice_5/nibble_0/O2[2]}] [get_pins {slice_5/nibble_0/O2[3]}] [get_pins        \
{slice_5/nibble_1/A1[0]}] [get_pins {slice_5/nibble_1/A1[1]}] [get_pins        \
{slice_5/nibble_1/A1[2]}] [get_pins {slice_5/nibble_1/A1[3]}] [get_pins        \
{slice_5/nibble_1/A2[0]}] [get_pins {slice_5/nibble_1/A2[1]}] [get_pins        \
{slice_5/nibble_1/A2[2]}] [get_pins {slice_5/nibble_1/A2[3]}] [get_pins        \
slice_5/nibble_1/CE1] [get_pins slice_5/nibble_1/CE2] [get_pins                \
slice_5/nibble_1/CSB1] [get_pins slice_5/nibble_1/CSB2] [get_pins              \
{slice_5/nibble_1/I1[0]}] [get_pins {slice_5/nibble_1/I1[1]}] [get_pins        \
{slice_5/nibble_1/I1[2]}] [get_pins {slice_5/nibble_1/I1[3]}] [get_pins        \
{slice_5/nibble_1/I2[0]}] [get_pins {slice_5/nibble_1/I2[1]}] [get_pins        \
{slice_5/nibble_1/I2[2]}] [get_pins {slice_5/nibble_1/I2[3]}] [get_pins        \
slice_5/nibble_1/OEB1] [get_pins slice_5/nibble_1/OEB2] [get_pins              \
slice_5/nibble_1/SLEEPIN] [get_pins slice_5/nibble_1/WEB1] [get_pins           \
slice_5/nibble_1/WEB2] [get_pins slice_5/nibble_1/ACK] [get_pins               \
{slice_5/nibble_1/O1[0]}] [get_pins {slice_5/nibble_1/O1[1]}] [get_pins        \
{slice_5/nibble_1/O1[2]}] [get_pins {slice_5/nibble_1/O1[3]}] [get_pins        \
{slice_5/nibble_1/O2[0]}] [get_pins {slice_5/nibble_1/O2[1]}] [get_pins        \
{slice_5/nibble_1/O2[2]}] [get_pins {slice_5/nibble_1/O2[3]}] [get_pins        \
{slice_6/nibble_0/A1[0]}] [get_pins {slice_6/nibble_0/A1[1]}] [get_pins        \
{slice_6/nibble_0/A1[2]}] [get_pins {slice_6/nibble_0/A1[3]}] [get_pins        \
{slice_6/nibble_0/A2[0]}] [get_pins {slice_6/nibble_0/A2[1]}] [get_pins        \
{slice_6/nibble_0/A2[2]}] [get_pins {slice_6/nibble_0/A2[3]}] [get_pins        \
slice_6/nibble_0/CE1] [get_pins slice_6/nibble_0/CE2] [get_pins                \
slice_6/nibble_0/CSB1] [get_pins slice_6/nibble_0/CSB2] [get_pins              \
{slice_6/nibble_0/I1[0]}] [get_pins {slice_6/nibble_0/I1[1]}] [get_pins        \
{slice_6/nibble_0/I1[2]}] [get_pins {slice_6/nibble_0/I1[3]}] [get_pins        \
{slice_6/nibble_0/I2[0]}] [get_pins {slice_6/nibble_0/I2[1]}] [get_pins        \
{slice_6/nibble_0/I2[2]}] [get_pins {slice_6/nibble_0/I2[3]}] [get_pins        \
slice_6/nibble_0/OEB1] [get_pins slice_6/nibble_0/OEB2] [get_pins              \
slice_6/nibble_0/SLEEPIN] [get_pins slice_6/nibble_0/WEB1] [get_pins           \
slice_6/nibble_0/WEB2] [get_pins slice_6/nibble_0/ACK] [get_pins               \
{slice_6/nibble_0/O1[0]}] [get_pins {slice_6/nibble_0/O1[1]}] [get_pins        \
{slice_6/nibble_0/O1[2]}] [get_pins {slice_6/nibble_0/O1[3]}] [get_pins        \
{slice_6/nibble_0/O2[0]}] [get_pins {slice_6/nibble_0/O2[1]}] [get_pins        \
{slice_6/nibble_0/O2[2]}] [get_pins {slice_6/nibble_0/O2[3]}] [get_pins        \
{slice_6/nibble_1/A1[0]}] [get_pins {slice_6/nibble_1/A1[1]}] [get_pins        \
{slice_6/nibble_1/A1[2]}] [get_pins {slice_6/nibble_1/A1[3]}] [get_pins        \
{slice_6/nibble_1/A2[0]}] [get_pins {slice_6/nibble_1/A2[1]}] [get_pins        \
{slice_6/nibble_1/A2[2]}] [get_pins {slice_6/nibble_1/A2[3]}] [get_pins        \
slice_6/nibble_1/CE1] [get_pins slice_6/nibble_1/CE2] [get_pins                \
slice_6/nibble_1/CSB1] [get_pins slice_6/nibble_1/CSB2] [get_pins              \
{slice_6/nibble_1/I1[0]}] [get_pins {slice_6/nibble_1/I1[1]}] [get_pins        \
{slice_6/nibble_1/I1[2]}] [get_pins {slice_6/nibble_1/I1[3]}] [get_pins        \
{slice_6/nibble_1/I2[0]}] [get_pins {slice_6/nibble_1/I2[1]}] [get_pins        \
{slice_6/nibble_1/I2[2]}] [get_pins {slice_6/nibble_1/I2[3]}] [get_pins        \
slice_6/nibble_1/OEB1] [get_pins slice_6/nibble_1/OEB2] [get_pins              \
slice_6/nibble_1/SLEEPIN] [get_pins slice_6/nibble_1/WEB1] [get_pins           \
slice_6/nibble_1/WEB2] [get_pins slice_6/nibble_1/ACK] [get_pins               \
{slice_6/nibble_1/O1[0]}] [get_pins {slice_6/nibble_1/O1[1]}] [get_pins        \
{slice_6/nibble_1/O1[2]}] [get_pins {slice_6/nibble_1/O1[3]}] [get_pins        \
{slice_6/nibble_1/O2[0]}] [get_pins {slice_6/nibble_1/O2[1]}] [get_pins        \
{slice_6/nibble_1/O2[2]}] [get_pins {slice_6/nibble_1/O2[3]}] [get_pins        \
{slice_7/nibble_0/A1[0]}] [get_pins {slice_7/nibble_0/A1[1]}] [get_pins        \
{slice_7/nibble_0/A1[2]}] [get_pins {slice_7/nibble_0/A1[3]}] [get_pins        \
{slice_7/nibble_0/A2[0]}] [get_pins {slice_7/nibble_0/A2[1]}] [get_pins        \
{slice_7/nibble_0/A2[2]}] [get_pins {slice_7/nibble_0/A2[3]}] [get_pins        \
slice_7/nibble_0/CE1] [get_pins slice_7/nibble_0/CE2] [get_pins                \
slice_7/nibble_0/CSB1] [get_pins slice_7/nibble_0/CSB2] [get_pins              \
{slice_7/nibble_0/I1[0]}] [get_pins {slice_7/nibble_0/I1[1]}] [get_pins        \
{slice_7/nibble_0/I1[2]}] [get_pins {slice_7/nibble_0/I1[3]}] [get_pins        \
{slice_7/nibble_0/I2[0]}] [get_pins {slice_7/nibble_0/I2[1]}] [get_pins        \
{slice_7/nibble_0/I2[2]}] [get_pins {slice_7/nibble_0/I2[3]}] [get_pins        \
slice_7/nibble_0/OEB1] [get_pins slice_7/nibble_0/OEB2] [get_pins              \
slice_7/nibble_0/SLEEPIN] [get_pins slice_7/nibble_0/WEB1] [get_pins           \
slice_7/nibble_0/WEB2] [get_pins slice_7/nibble_0/ACK] [get_pins               \
{slice_7/nibble_0/O1[0]}] [get_pins {slice_7/nibble_0/O1[1]}] [get_pins        \
{slice_7/nibble_0/O1[2]}] [get_pins {slice_7/nibble_0/O1[3]}] [get_pins        \
{slice_7/nibble_0/O2[0]}] [get_pins {slice_7/nibble_0/O2[1]}] [get_pins        \
{slice_7/nibble_0/O2[2]}] [get_pins {slice_7/nibble_0/O2[3]}] [get_pins        \
{slice_7/nibble_1/A1[0]}] [get_pins {slice_7/nibble_1/A1[1]}] [get_pins        \
{slice_7/nibble_1/A1[2]}] [get_pins {slice_7/nibble_1/A1[3]}] [get_pins        \
{slice_7/nibble_1/A2[0]}] [get_pins {slice_7/nibble_1/A2[1]}] [get_pins        \
{slice_7/nibble_1/A2[2]}] [get_pins {slice_7/nibble_1/A2[3]}] [get_pins        \
slice_7/nibble_1/CE1] [get_pins slice_7/nibble_1/CE2] [get_pins                \
slice_7/nibble_1/CSB1] [get_pins slice_7/nibble_1/CSB2] [get_pins              \
{slice_7/nibble_1/I1[0]}] [get_pins {slice_7/nibble_1/I1[1]}] [get_pins        \
{slice_7/nibble_1/I1[2]}] [get_pins {slice_7/nibble_1/I1[3]}] [get_pins        \
{slice_7/nibble_1/I2[0]}] [get_pins {slice_7/nibble_1/I2[1]}] [get_pins        \
{slice_7/nibble_1/I2[2]}] [get_pins {slice_7/nibble_1/I2[3]}] [get_pins        \
slice_7/nibble_1/OEB1] [get_pins slice_7/nibble_1/OEB2] [get_pins              \
slice_7/nibble_1/SLEEPIN] [get_pins slice_7/nibble_1/WEB1] [get_pins           \
slice_7/nibble_1/WEB2] [get_pins slice_7/nibble_1/ACK] [get_pins               \
{slice_7/nibble_1/O1[0]}] [get_pins {slice_7/nibble_1/O1[1]}] [get_pins        \
{slice_7/nibble_1/O1[2]}] [get_pins {slice_7/nibble_1/O1[3]}] [get_pins        \
{slice_7/nibble_1/O2[0]}] [get_pins {slice_7/nibble_1/O2[1]}] [get_pins        \
{slice_7/nibble_1/O2[2]}] [get_pins {slice_7/nibble_1/O2[3]}] [get_pins        \
{slice_8/nibble_0/A1[0]}] [get_pins {slice_8/nibble_0/A1[1]}] [get_pins        \
{slice_8/nibble_0/A1[2]}] [get_pins {slice_8/nibble_0/A1[3]}] [get_pins        \
{slice_8/nibble_0/A2[0]}] [get_pins {slice_8/nibble_0/A2[1]}] [get_pins        \
{slice_8/nibble_0/A2[2]}] [get_pins {slice_8/nibble_0/A2[3]}] [get_pins        \
slice_8/nibble_0/CE1] [get_pins slice_8/nibble_0/CE2] [get_pins                \
slice_8/nibble_0/CSB1] [get_pins slice_8/nibble_0/CSB2] [get_pins              \
{slice_8/nibble_0/I1[0]}] [get_pins {slice_8/nibble_0/I1[1]}] [get_pins        \
{slice_8/nibble_0/I1[2]}] [get_pins {slice_8/nibble_0/I1[3]}] [get_pins        \
{slice_8/nibble_0/I2[0]}] [get_pins {slice_8/nibble_0/I2[1]}] [get_pins        \
{slice_8/nibble_0/I2[2]}] [get_pins {slice_8/nibble_0/I2[3]}] [get_pins        \
slice_8/nibble_0/OEB1] [get_pins slice_8/nibble_0/OEB2] [get_pins              \
slice_8/nibble_0/SLEEPIN] [get_pins slice_8/nibble_0/WEB1] [get_pins           \
slice_8/nibble_0/WEB2] [get_pins slice_8/nibble_0/ACK] [get_pins               \
{slice_8/nibble_0/O1[0]}] [get_pins {slice_8/nibble_0/O1[1]}] [get_pins        \
{slice_8/nibble_0/O1[2]}] [get_pins {slice_8/nibble_0/O1[3]}] [get_pins        \
{slice_8/nibble_0/O2[0]}] [get_pins {slice_8/nibble_0/O2[1]}] [get_pins        \
{slice_8/nibble_0/O2[2]}] [get_pins {slice_8/nibble_0/O2[3]}] [get_pins        \
{slice_8/nibble_1/A1[0]}] [get_pins {slice_8/nibble_1/A1[1]}] [get_pins        \
{slice_8/nibble_1/A1[2]}] [get_pins {slice_8/nibble_1/A1[3]}] [get_pins        \
{slice_8/nibble_1/A2[0]}] [get_pins {slice_8/nibble_1/A2[1]}] [get_pins        \
{slice_8/nibble_1/A2[2]}] [get_pins {slice_8/nibble_1/A2[3]}] [get_pins        \
slice_8/nibble_1/CE1] [get_pins slice_8/nibble_1/CE2] [get_pins                \
slice_8/nibble_1/CSB1] [get_pins slice_8/nibble_1/CSB2] [get_pins              \
{slice_8/nibble_1/I1[0]}] [get_pins {slice_8/nibble_1/I1[1]}] [get_pins        \
{slice_8/nibble_1/I1[2]}] [get_pins {slice_8/nibble_1/I1[3]}] [get_pins        \
{slice_8/nibble_1/I2[0]}] [get_pins {slice_8/nibble_1/I2[1]}] [get_pins        \
{slice_8/nibble_1/I2[2]}] [get_pins {slice_8/nibble_1/I2[3]}] [get_pins        \
slice_8/nibble_1/OEB1] [get_pins slice_8/nibble_1/OEB2] [get_pins              \
slice_8/nibble_1/SLEEPIN] [get_pins slice_8/nibble_1/WEB1] [get_pins           \
slice_8/nibble_1/WEB2] [get_pins slice_8/nibble_1/ACK] [get_pins               \
{slice_8/nibble_1/O1[0]}] [get_pins {slice_8/nibble_1/O1[1]}] [get_pins        \
{slice_8/nibble_1/O1[2]}] [get_pins {slice_8/nibble_1/O1[3]}] [get_pins        \
{slice_8/nibble_1/O2[0]}] [get_pins {slice_8/nibble_1/O2[1]}] [get_pins        \
{slice_8/nibble_1/O2[2]}] [get_pins {slice_8/nibble_1/O2[3]}] [get_pins        \
{slice_9/nibble_0/A1[0]}] [get_pins {slice_9/nibble_0/A1[1]}] [get_pins        \
{slice_9/nibble_0/A1[2]}] [get_pins {slice_9/nibble_0/A1[3]}] [get_pins        \
{slice_9/nibble_0/A2[0]}] [get_pins {slice_9/nibble_0/A2[1]}] [get_pins        \
{slice_9/nibble_0/A2[2]}] [get_pins {slice_9/nibble_0/A2[3]}] [get_pins        \
slice_9/nibble_0/CE1] [get_pins slice_9/nibble_0/CE2] [get_pins                \
slice_9/nibble_0/CSB1] [get_pins slice_9/nibble_0/CSB2] [get_pins              \
{slice_9/nibble_0/I1[0]}] [get_pins {slice_9/nibble_0/I1[1]}] [get_pins        \
{slice_9/nibble_0/I1[2]}] [get_pins {slice_9/nibble_0/I1[3]}] [get_pins        \
{slice_9/nibble_0/I2[0]}] [get_pins {slice_9/nibble_0/I2[1]}] [get_pins        \
{slice_9/nibble_0/I2[2]}] [get_pins {slice_9/nibble_0/I2[3]}] [get_pins        \
slice_9/nibble_0/OEB1] [get_pins slice_9/nibble_0/OEB2] [get_pins              \
slice_9/nibble_0/SLEEPIN] [get_pins slice_9/nibble_0/WEB1] [get_pins           \
slice_9/nibble_0/WEB2] [get_pins slice_9/nibble_0/ACK] [get_pins               \
{slice_9/nibble_0/O1[0]}] [get_pins {slice_9/nibble_0/O1[1]}] [get_pins        \
{slice_9/nibble_0/O1[2]}] [get_pins {slice_9/nibble_0/O1[3]}] [get_pins        \
{slice_9/nibble_0/O2[0]}] [get_pins {slice_9/nibble_0/O2[1]}] [get_pins        \
{slice_9/nibble_0/O2[2]}] [get_pins {slice_9/nibble_0/O2[3]}] [get_pins        \
{slice_9/nibble_1/A1[0]}] [get_pins {slice_9/nibble_1/A1[1]}] [get_pins        \
{slice_9/nibble_1/A1[2]}] [get_pins {slice_9/nibble_1/A1[3]}] [get_pins        \
{slice_9/nibble_1/A2[0]}] [get_pins {slice_9/nibble_1/A2[1]}] [get_pins        \
{slice_9/nibble_1/A2[2]}] [get_pins {slice_9/nibble_1/A2[3]}] [get_pins        \
slice_9/nibble_1/CE1] [get_pins slice_9/nibble_1/CE2] [get_pins                \
slice_9/nibble_1/CSB1] [get_pins slice_9/nibble_1/CSB2] [get_pins              \
{slice_9/nibble_1/I1[0]}] [get_pins {slice_9/nibble_1/I1[1]}] [get_pins        \
{slice_9/nibble_1/I1[2]}] [get_pins {slice_9/nibble_1/I1[3]}] [get_pins        \
{slice_9/nibble_1/I2[0]}] [get_pins {slice_9/nibble_1/I2[1]}] [get_pins        \
{slice_9/nibble_1/I2[2]}] [get_pins {slice_9/nibble_1/I2[3]}] [get_pins        \
slice_9/nibble_1/OEB1] [get_pins slice_9/nibble_1/OEB2] [get_pins              \
slice_9/nibble_1/SLEEPIN] [get_pins slice_9/nibble_1/WEB1] [get_pins           \
slice_9/nibble_1/WEB2] [get_pins slice_9/nibble_1/ACK] [get_pins               \
{slice_9/nibble_1/O1[0]}] [get_pins {slice_9/nibble_1/O1[1]}] [get_pins        \
{slice_9/nibble_1/O1[2]}] [get_pins {slice_9/nibble_1/O1[3]}] [get_pins        \
{slice_9/nibble_1/O2[0]}] [get_pins {slice_9/nibble_1/O2[1]}] [get_pins        \
{slice_9/nibble_1/O2[2]}] [get_pins {slice_9/nibble_1/O2[3]}] [get_pins        \
{slice_10/nibble_0/A1[0]}] [get_pins {slice_10/nibble_0/A1[1]}] [get_pins      \
{slice_10/nibble_0/A1[2]}] [get_pins {slice_10/nibble_0/A1[3]}] [get_pins      \
{slice_10/nibble_0/A2[0]}] [get_pins {slice_10/nibble_0/A2[1]}] [get_pins      \
{slice_10/nibble_0/A2[2]}] [get_pins {slice_10/nibble_0/A2[3]}] [get_pins      \
slice_10/nibble_0/CE1] [get_pins slice_10/nibble_0/CE2] [get_pins              \
slice_10/nibble_0/CSB1] [get_pins slice_10/nibble_0/CSB2] [get_pins            \
{slice_10/nibble_0/I1[0]}] [get_pins {slice_10/nibble_0/I1[1]}] [get_pins      \
{slice_10/nibble_0/I1[2]}] [get_pins {slice_10/nibble_0/I1[3]}] [get_pins      \
{slice_10/nibble_0/I2[0]}] [get_pins {slice_10/nibble_0/I2[1]}] [get_pins      \
{slice_10/nibble_0/I2[2]}] [get_pins {slice_10/nibble_0/I2[3]}] [get_pins      \
slice_10/nibble_0/OEB1] [get_pins slice_10/nibble_0/OEB2] [get_pins            \
slice_10/nibble_0/SLEEPIN] [get_pins slice_10/nibble_0/WEB1] [get_pins         \
slice_10/nibble_0/WEB2] [get_pins slice_10/nibble_0/ACK] [get_pins             \
{slice_10/nibble_0/O1[0]}] [get_pins {slice_10/nibble_0/O1[1]}] [get_pins      \
{slice_10/nibble_0/O1[2]}] [get_pins {slice_10/nibble_0/O1[3]}] [get_pins      \
{slice_10/nibble_0/O2[0]}] [get_pins {slice_10/nibble_0/O2[1]}] [get_pins      \
{slice_10/nibble_0/O2[2]}] [get_pins {slice_10/nibble_0/O2[3]}] [get_pins      \
{slice_10/nibble_1/A1[0]}] [get_pins {slice_10/nibble_1/A1[1]}] [get_pins      \
{slice_10/nibble_1/A1[2]}] [get_pins {slice_10/nibble_1/A1[3]}] [get_pins      \
{slice_10/nibble_1/A2[0]}] [get_pins {slice_10/nibble_1/A2[1]}] [get_pins      \
{slice_10/nibble_1/A2[2]}] [get_pins {slice_10/nibble_1/A2[3]}] [get_pins      \
slice_10/nibble_1/CE1] [get_pins slice_10/nibble_1/CE2] [get_pins              \
slice_10/nibble_1/CSB1] [get_pins slice_10/nibble_1/CSB2] [get_pins            \
{slice_10/nibble_1/I1[0]}] [get_pins {slice_10/nibble_1/I1[1]}] [get_pins      \
{slice_10/nibble_1/I1[2]}] [get_pins {slice_10/nibble_1/I1[3]}] [get_pins      \
{slice_10/nibble_1/I2[0]}] [get_pins {slice_10/nibble_1/I2[1]}] [get_pins      \
{slice_10/nibble_1/I2[2]}] [get_pins {slice_10/nibble_1/I2[3]}] [get_pins      \
slice_10/nibble_1/OEB1] [get_pins slice_10/nibble_1/OEB2] [get_pins            \
slice_10/nibble_1/SLEEPIN] [get_pins slice_10/nibble_1/WEB1] [get_pins         \
slice_10/nibble_1/WEB2] [get_pins slice_10/nibble_1/ACK] [get_pins             \
{slice_10/nibble_1/O1[0]}] [get_pins {slice_10/nibble_1/O1[1]}] [get_pins      \
{slice_10/nibble_1/O1[2]}] [get_pins {slice_10/nibble_1/O1[3]}] [get_pins      \
{slice_10/nibble_1/O2[0]}] [get_pins {slice_10/nibble_1/O2[1]}] [get_pins      \
{slice_10/nibble_1/O2[2]}] [get_pins {slice_10/nibble_1/O2[3]}] [get_pins      \
{slice_11/nibble_0/A1[0]}] [get_pins {slice_11/nibble_0/A1[1]}] [get_pins      \
{slice_11/nibble_0/A1[2]}] [get_pins {slice_11/nibble_0/A1[3]}] [get_pins      \
{slice_11/nibble_0/A2[0]}] [get_pins {slice_11/nibble_0/A2[1]}] [get_pins      \
{slice_11/nibble_0/A2[2]}] [get_pins {slice_11/nibble_0/A2[3]}] [get_pins      \
slice_11/nibble_0/CE1] [get_pins slice_11/nibble_0/CE2] [get_pins              \
slice_11/nibble_0/CSB1] [get_pins slice_11/nibble_0/CSB2] [get_pins            \
{slice_11/nibble_0/I1[0]}] [get_pins {slice_11/nibble_0/I1[1]}] [get_pins      \
{slice_11/nibble_0/I1[2]}] [get_pins {slice_11/nibble_0/I1[3]}] [get_pins      \
{slice_11/nibble_0/I2[0]}] [get_pins {slice_11/nibble_0/I2[1]}] [get_pins      \
{slice_11/nibble_0/I2[2]}] [get_pins {slice_11/nibble_0/I2[3]}] [get_pins      \
slice_11/nibble_0/OEB1] [get_pins slice_11/nibble_0/OEB2] [get_pins            \
slice_11/nibble_0/SLEEPIN] [get_pins slice_11/nibble_0/WEB1] [get_pins         \
slice_11/nibble_0/WEB2] [get_pins slice_11/nibble_0/ACK] [get_pins             \
{slice_11/nibble_0/O1[0]}] [get_pins {slice_11/nibble_0/O1[1]}] [get_pins      \
{slice_11/nibble_0/O1[2]}] [get_pins {slice_11/nibble_0/O1[3]}] [get_pins      \
{slice_11/nibble_0/O2[0]}] [get_pins {slice_11/nibble_0/O2[1]}] [get_pins      \
{slice_11/nibble_0/O2[2]}] [get_pins {slice_11/nibble_0/O2[3]}] [get_pins      \
{slice_11/nibble_1/A1[0]}] [get_pins {slice_11/nibble_1/A1[1]}] [get_pins      \
{slice_11/nibble_1/A1[2]}] [get_pins {slice_11/nibble_1/A1[3]}] [get_pins      \
{slice_11/nibble_1/A2[0]}] [get_pins {slice_11/nibble_1/A2[1]}] [get_pins      \
{slice_11/nibble_1/A2[2]}] [get_pins {slice_11/nibble_1/A2[3]}] [get_pins      \
slice_11/nibble_1/CE1] [get_pins slice_11/nibble_1/CE2] [get_pins              \
slice_11/nibble_1/CSB1] [get_pins slice_11/nibble_1/CSB2] [get_pins            \
{slice_11/nibble_1/I1[0]}] [get_pins {slice_11/nibble_1/I1[1]}] [get_pins      \
{slice_11/nibble_1/I1[2]}] [get_pins {slice_11/nibble_1/I1[3]}] [get_pins      \
{slice_11/nibble_1/I2[0]}] [get_pins {slice_11/nibble_1/I2[1]}] [get_pins      \
{slice_11/nibble_1/I2[2]}] [get_pins {slice_11/nibble_1/I2[3]}] [get_pins      \
slice_11/nibble_1/OEB1] [get_pins slice_11/nibble_1/OEB2] [get_pins            \
slice_11/nibble_1/SLEEPIN] [get_pins slice_11/nibble_1/WEB1] [get_pins         \
slice_11/nibble_1/WEB2] [get_pins slice_11/nibble_1/ACK] [get_pins             \
{slice_11/nibble_1/O1[0]}] [get_pins {slice_11/nibble_1/O1[1]}] [get_pins      \
{slice_11/nibble_1/O1[2]}] [get_pins {slice_11/nibble_1/O1[3]}] [get_pins      \
{slice_11/nibble_1/O2[0]}] [get_pins {slice_11/nibble_1/O2[1]}] [get_pins      \
{slice_11/nibble_1/O2[2]}] [get_pins {slice_11/nibble_1/O2[3]}] [get_pins      \
{slice_12/nibble_0/A1[0]}] [get_pins {slice_12/nibble_0/A1[1]}] [get_pins      \
{slice_12/nibble_0/A1[2]}] [get_pins {slice_12/nibble_0/A1[3]}] [get_pins      \
{slice_12/nibble_0/A2[0]}] [get_pins {slice_12/nibble_0/A2[1]}] [get_pins      \
{slice_12/nibble_0/A2[2]}] [get_pins {slice_12/nibble_0/A2[3]}] [get_pins      \
slice_12/nibble_0/CE1] [get_pins slice_12/nibble_0/CE2] [get_pins              \
slice_12/nibble_0/CSB1] [get_pins slice_12/nibble_0/CSB2] [get_pins            \
{slice_12/nibble_0/I1[0]}] [get_pins {slice_12/nibble_0/I1[1]}] [get_pins      \
{slice_12/nibble_0/I1[2]}] [get_pins {slice_12/nibble_0/I1[3]}] [get_pins      \
{slice_12/nibble_0/I2[0]}] [get_pins {slice_12/nibble_0/I2[1]}] [get_pins      \
{slice_12/nibble_0/I2[2]}] [get_pins {slice_12/nibble_0/I2[3]}] [get_pins      \
slice_12/nibble_0/OEB1] [get_pins slice_12/nibble_0/OEB2] [get_pins            \
slice_12/nibble_0/SLEEPIN] [get_pins slice_12/nibble_0/WEB1] [get_pins         \
slice_12/nibble_0/WEB2] [get_pins slice_12/nibble_0/ACK] [get_pins             \
{slice_12/nibble_0/O1[0]}] [get_pins {slice_12/nibble_0/O1[1]}] [get_pins      \
{slice_12/nibble_0/O1[2]}] [get_pins {slice_12/nibble_0/O1[3]}] [get_pins      \
{slice_12/nibble_0/O2[0]}] [get_pins {slice_12/nibble_0/O2[1]}] [get_pins      \
{slice_12/nibble_0/O2[2]}] [get_pins {slice_12/nibble_0/O2[3]}] [get_pins      \
{slice_12/nibble_1/A1[0]}] [get_pins {slice_12/nibble_1/A1[1]}] [get_pins      \
{slice_12/nibble_1/A1[2]}] [get_pins {slice_12/nibble_1/A1[3]}] [get_pins      \
{slice_12/nibble_1/A2[0]}] [get_pins {slice_12/nibble_1/A2[1]}] [get_pins      \
{slice_12/nibble_1/A2[2]}] [get_pins {slice_12/nibble_1/A2[3]}] [get_pins      \
slice_12/nibble_1/CE1] [get_pins slice_12/nibble_1/CE2] [get_pins              \
slice_12/nibble_1/CSB1] [get_pins slice_12/nibble_1/CSB2] [get_pins            \
{slice_12/nibble_1/I1[0]}] [get_pins {slice_12/nibble_1/I1[1]}] [get_pins      \
{slice_12/nibble_1/I1[2]}] [get_pins {slice_12/nibble_1/I1[3]}] [get_pins      \
{slice_12/nibble_1/I2[0]}] [get_pins {slice_12/nibble_1/I2[1]}] [get_pins      \
{slice_12/nibble_1/I2[2]}] [get_pins {slice_12/nibble_1/I2[3]}] [get_pins      \
slice_12/nibble_1/OEB1] [get_pins slice_12/nibble_1/OEB2] [get_pins            \
slice_12/nibble_1/SLEEPIN] [get_pins slice_12/nibble_1/WEB1] [get_pins         \
slice_12/nibble_1/WEB2] [get_pins slice_12/nibble_1/ACK] [get_pins             \
{slice_12/nibble_1/O1[0]}] [get_pins {slice_12/nibble_1/O1[1]}] [get_pins      \
{slice_12/nibble_1/O1[2]}] [get_pins {slice_12/nibble_1/O1[3]}] [get_pins      \
{slice_12/nibble_1/O2[0]}] [get_pins {slice_12/nibble_1/O2[1]}] [get_pins      \
{slice_12/nibble_1/O2[2]}] [get_pins {slice_12/nibble_1/O2[3]}] [get_pins      \
{slice_13/nibble_0/A1[0]}] [get_pins {slice_13/nibble_0/A1[1]}] [get_pins      \
{slice_13/nibble_0/A1[2]}] [get_pins {slice_13/nibble_0/A1[3]}] [get_pins      \
{slice_13/nibble_0/A2[0]}] [get_pins {slice_13/nibble_0/A2[1]}] [get_pins      \
{slice_13/nibble_0/A2[2]}] [get_pins {slice_13/nibble_0/A2[3]}] [get_pins      \
slice_13/nibble_0/CE1] [get_pins slice_13/nibble_0/CE2] [get_pins              \
slice_13/nibble_0/CSB1] [get_pins slice_13/nibble_0/CSB2] [get_pins            \
{slice_13/nibble_0/I1[0]}] [get_pins {slice_13/nibble_0/I1[1]}] [get_pins      \
{slice_13/nibble_0/I1[2]}] [get_pins {slice_13/nibble_0/I1[3]}] [get_pins      \
{slice_13/nibble_0/I2[0]}] [get_pins {slice_13/nibble_0/I2[1]}] [get_pins      \
{slice_13/nibble_0/I2[2]}] [get_pins {slice_13/nibble_0/I2[3]}] [get_pins      \
slice_13/nibble_0/OEB1] [get_pins slice_13/nibble_0/OEB2] [get_pins            \
slice_13/nibble_0/SLEEPIN] [get_pins slice_13/nibble_0/WEB1] [get_pins         \
slice_13/nibble_0/WEB2] [get_pins slice_13/nibble_0/ACK] [get_pins             \
{slice_13/nibble_0/O1[0]}] [get_pins {slice_13/nibble_0/O1[1]}] [get_pins      \
{slice_13/nibble_0/O1[2]}] [get_pins {slice_13/nibble_0/O1[3]}] [get_pins      \
{slice_13/nibble_0/O2[0]}] [get_pins {slice_13/nibble_0/O2[1]}] [get_pins      \
{slice_13/nibble_0/O2[2]}] [get_pins {slice_13/nibble_0/O2[3]}] [get_pins      \
{slice_13/nibble_1/A1[0]}] [get_pins {slice_13/nibble_1/A1[1]}] [get_pins      \
{slice_13/nibble_1/A1[2]}] [get_pins {slice_13/nibble_1/A1[3]}] [get_pins      \
{slice_13/nibble_1/A2[0]}] [get_pins {slice_13/nibble_1/A2[1]}] [get_pins      \
{slice_13/nibble_1/A2[2]}] [get_pins {slice_13/nibble_1/A2[3]}] [get_pins      \
slice_13/nibble_1/CE1] [get_pins slice_13/nibble_1/CE2] [get_pins              \
slice_13/nibble_1/CSB1] [get_pins slice_13/nibble_1/CSB2] [get_pins            \
{slice_13/nibble_1/I1[0]}] [get_pins {slice_13/nibble_1/I1[1]}] [get_pins      \
{slice_13/nibble_1/I1[2]}] [get_pins {slice_13/nibble_1/I1[3]}] [get_pins      \
{slice_13/nibble_1/I2[0]}] [get_pins {slice_13/nibble_1/I2[1]}] [get_pins      \
{slice_13/nibble_1/I2[2]}] [get_pins {slice_13/nibble_1/I2[3]}] [get_pins      \
slice_13/nibble_1/OEB1] [get_pins slice_13/nibble_1/OEB2] [get_pins            \
slice_13/nibble_1/SLEEPIN] [get_pins slice_13/nibble_1/WEB1] [get_pins         \
slice_13/nibble_1/WEB2] [get_pins slice_13/nibble_1/ACK] [get_pins             \
{slice_13/nibble_1/O1[0]}] [get_pins {slice_13/nibble_1/O1[1]}] [get_pins      \
{slice_13/nibble_1/O1[2]}] [get_pins {slice_13/nibble_1/O1[3]}] [get_pins      \
{slice_13/nibble_1/O2[0]}] [get_pins {slice_13/nibble_1/O2[1]}] [get_pins      \
{slice_13/nibble_1/O2[2]}] [get_pins {slice_13/nibble_1/O2[3]}] [get_pins      \
{slice_14/nibble_0/A1[0]}] [get_pins {slice_14/nibble_0/A1[1]}] [get_pins      \
{slice_14/nibble_0/A1[2]}] [get_pins {slice_14/nibble_0/A1[3]}] [get_pins      \
{slice_14/nibble_0/A2[0]}] [get_pins {slice_14/nibble_0/A2[1]}] [get_pins      \
{slice_14/nibble_0/A2[2]}] [get_pins {slice_14/nibble_0/A2[3]}] [get_pins      \
slice_14/nibble_0/CE1] [get_pins slice_14/nibble_0/CE2] [get_pins              \
slice_14/nibble_0/CSB1] [get_pins slice_14/nibble_0/CSB2] [get_pins            \
{slice_14/nibble_0/I1[0]}] [get_pins {slice_14/nibble_0/I1[1]}] [get_pins      \
{slice_14/nibble_0/I1[2]}] [get_pins {slice_14/nibble_0/I1[3]}] [get_pins      \
{slice_14/nibble_0/I2[0]}] [get_pins {slice_14/nibble_0/I2[1]}] [get_pins      \
{slice_14/nibble_0/I2[2]}] [get_pins {slice_14/nibble_0/I2[3]}] [get_pins      \
slice_14/nibble_0/OEB1] [get_pins slice_14/nibble_0/OEB2] [get_pins            \
slice_14/nibble_0/SLEEPIN] [get_pins slice_14/nibble_0/WEB1] [get_pins         \
slice_14/nibble_0/WEB2] [get_pins slice_14/nibble_0/ACK] [get_pins             \
{slice_14/nibble_0/O1[0]}] [get_pins {slice_14/nibble_0/O1[1]}] [get_pins      \
{slice_14/nibble_0/O1[2]}] [get_pins {slice_14/nibble_0/O1[3]}] [get_pins      \
{slice_14/nibble_0/O2[0]}] [get_pins {slice_14/nibble_0/O2[1]}] [get_pins      \
{slice_14/nibble_0/O2[2]}] [get_pins {slice_14/nibble_0/O2[3]}] [get_pins      \
{slice_14/nibble_1/A1[0]}] [get_pins {slice_14/nibble_1/A1[1]}] [get_pins      \
{slice_14/nibble_1/A1[2]}] [get_pins {slice_14/nibble_1/A1[3]}] [get_pins      \
{slice_14/nibble_1/A2[0]}] [get_pins {slice_14/nibble_1/A2[1]}] [get_pins      \
{slice_14/nibble_1/A2[2]}] [get_pins {slice_14/nibble_1/A2[3]}] [get_pins      \
slice_14/nibble_1/CE1] [get_pins slice_14/nibble_1/CE2] [get_pins              \
slice_14/nibble_1/CSB1] [get_pins slice_14/nibble_1/CSB2] [get_pins            \
{slice_14/nibble_1/I1[0]}] [get_pins {slice_14/nibble_1/I1[1]}] [get_pins      \
{slice_14/nibble_1/I1[2]}] [get_pins {slice_14/nibble_1/I1[3]}] [get_pins      \
{slice_14/nibble_1/I2[0]}] [get_pins {slice_14/nibble_1/I2[1]}] [get_pins      \
{slice_14/nibble_1/I2[2]}] [get_pins {slice_14/nibble_1/I2[3]}] [get_pins      \
slice_14/nibble_1/OEB1] [get_pins slice_14/nibble_1/OEB2] [get_pins            \
slice_14/nibble_1/SLEEPIN] [get_pins slice_14/nibble_1/WEB1] [get_pins         \
slice_14/nibble_1/WEB2] [get_pins slice_14/nibble_1/ACK] [get_pins             \
{slice_14/nibble_1/O1[0]}] [get_pins {slice_14/nibble_1/O1[1]}] [get_pins      \
{slice_14/nibble_1/O1[2]}] [get_pins {slice_14/nibble_1/O1[3]}] [get_pins      \
{slice_14/nibble_1/O2[0]}] [get_pins {slice_14/nibble_1/O2[1]}] [get_pins      \
{slice_14/nibble_1/O2[2]}] [get_pins {slice_14/nibble_1/O2[3]}] [get_pins      \
{slice_15/nibble_0/A1[0]}] [get_pins {slice_15/nibble_0/A1[1]}] [get_pins      \
{slice_15/nibble_0/A1[2]}] [get_pins {slice_15/nibble_0/A1[3]}] [get_pins      \
{slice_15/nibble_0/A2[0]}] [get_pins {slice_15/nibble_0/A2[1]}] [get_pins      \
{slice_15/nibble_0/A2[2]}] [get_pins {slice_15/nibble_0/A2[3]}] [get_pins      \
slice_15/nibble_0/CE1] [get_pins slice_15/nibble_0/CE2] [get_pins              \
slice_15/nibble_0/CSB1] [get_pins slice_15/nibble_0/CSB2] [get_pins            \
{slice_15/nibble_0/I1[0]}] [get_pins {slice_15/nibble_0/I1[1]}] [get_pins      \
{slice_15/nibble_0/I1[2]}] [get_pins {slice_15/nibble_0/I1[3]}] [get_pins      \
{slice_15/nibble_0/I2[0]}] [get_pins {slice_15/nibble_0/I2[1]}] [get_pins      \
{slice_15/nibble_0/I2[2]}] [get_pins {slice_15/nibble_0/I2[3]}] [get_pins      \
slice_15/nibble_0/OEB1] [get_pins slice_15/nibble_0/OEB2] [get_pins            \
slice_15/nibble_0/SLEEPIN] [get_pins slice_15/nibble_0/WEB1] [get_pins         \
slice_15/nibble_0/WEB2] [get_pins slice_15/nibble_0/ACK] [get_pins             \
{slice_15/nibble_0/O1[0]}] [get_pins {slice_15/nibble_0/O1[1]}] [get_pins      \
{slice_15/nibble_0/O1[2]}] [get_pins {slice_15/nibble_0/O1[3]}] [get_pins      \
{slice_15/nibble_0/O2[0]}] [get_pins {slice_15/nibble_0/O2[1]}] [get_pins      \
{slice_15/nibble_0/O2[2]}] [get_pins {slice_15/nibble_0/O2[3]}] [get_pins      \
{slice_15/nibble_1/A1[0]}] [get_pins {slice_15/nibble_1/A1[1]}] [get_pins      \
{slice_15/nibble_1/A1[2]}] [get_pins {slice_15/nibble_1/A1[3]}] [get_pins      \
{slice_15/nibble_1/A2[0]}] [get_pins {slice_15/nibble_1/A2[1]}] [get_pins      \
{slice_15/nibble_1/A2[2]}] [get_pins {slice_15/nibble_1/A2[3]}] [get_pins      \
slice_15/nibble_1/CE1] [get_pins slice_15/nibble_1/CE2] [get_pins              \
slice_15/nibble_1/CSB1] [get_pins slice_15/nibble_1/CSB2] [get_pins            \
{slice_15/nibble_1/I1[0]}] [get_pins {slice_15/nibble_1/I1[1]}] [get_pins      \
{slice_15/nibble_1/I1[2]}] [get_pins {slice_15/nibble_1/I1[3]}] [get_pins      \
{slice_15/nibble_1/I2[0]}] [get_pins {slice_15/nibble_1/I2[1]}] [get_pins      \
{slice_15/nibble_1/I2[2]}] [get_pins {slice_15/nibble_1/I2[3]}] [get_pins      \
slice_15/nibble_1/OEB1] [get_pins slice_15/nibble_1/OEB2] [get_pins            \
slice_15/nibble_1/SLEEPIN] [get_pins slice_15/nibble_1/WEB1] [get_pins         \
slice_15/nibble_1/WEB2] [get_pins slice_15/nibble_1/ACK] [get_pins             \
{slice_15/nibble_1/O1[0]}] [get_pins {slice_15/nibble_1/O1[1]}] [get_pins      \
{slice_15/nibble_1/O1[2]}] [get_pins {slice_15/nibble_1/O1[3]}] [get_pins      \
{slice_15/nibble_1/O2[0]}] [get_pins {slice_15/nibble_1/O2[1]}] [get_pins      \
{slice_15/nibble_1/O2[2]}] [get_pins {slice_15/nibble_1/O2[3]}] [get_pins      \
{slice_16/nibble_0/A1[0]}] [get_pins {slice_16/nibble_0/A1[1]}] [get_pins      \
{slice_16/nibble_0/A1[2]}] [get_pins {slice_16/nibble_0/A1[3]}] [get_pins      \
{slice_16/nibble_0/A2[0]}] [get_pins {slice_16/nibble_0/A2[1]}] [get_pins      \
{slice_16/nibble_0/A2[2]}] [get_pins {slice_16/nibble_0/A2[3]}] [get_pins      \
slice_16/nibble_0/CE1] [get_pins slice_16/nibble_0/CE2] [get_pins              \
slice_16/nibble_0/CSB1] [get_pins slice_16/nibble_0/CSB2] [get_pins            \
{slice_16/nibble_0/I1[0]}] [get_pins {slice_16/nibble_0/I1[1]}] [get_pins      \
{slice_16/nibble_0/I1[2]}] [get_pins {slice_16/nibble_0/I1[3]}] [get_pins      \
{slice_16/nibble_0/I2[0]}] [get_pins {slice_16/nibble_0/I2[1]}] [get_pins      \
{slice_16/nibble_0/I2[2]}] [get_pins {slice_16/nibble_0/I2[3]}] [get_pins      \
slice_16/nibble_0/OEB1] [get_pins slice_16/nibble_0/OEB2] [get_pins            \
slice_16/nibble_0/SLEEPIN] [get_pins slice_16/nibble_0/WEB1] [get_pins         \
slice_16/nibble_0/WEB2] [get_pins slice_16/nibble_0/ACK] [get_pins             \
{slice_16/nibble_0/O1[0]}] [get_pins {slice_16/nibble_0/O1[1]}] [get_pins      \
{slice_16/nibble_0/O1[2]}] [get_pins {slice_16/nibble_0/O1[3]}] [get_pins      \
{slice_16/nibble_0/O2[0]}] [get_pins {slice_16/nibble_0/O2[1]}] [get_pins      \
{slice_16/nibble_0/O2[2]}] [get_pins {slice_16/nibble_0/O2[3]}] [get_pins      \
{slice_16/nibble_1/A1[0]}] [get_pins {slice_16/nibble_1/A1[1]}] [get_pins      \
{slice_16/nibble_1/A1[2]}] [get_pins {slice_16/nibble_1/A1[3]}] [get_pins      \
{slice_16/nibble_1/A2[0]}] [get_pins {slice_16/nibble_1/A2[1]}] [get_pins      \
{slice_16/nibble_1/A2[2]}] [get_pins {slice_16/nibble_1/A2[3]}] [get_pins      \
slice_16/nibble_1/CE1] [get_pins slice_16/nibble_1/CE2] [get_pins              \
slice_16/nibble_1/CSB1] [get_pins slice_16/nibble_1/CSB2] [get_pins            \
{slice_16/nibble_1/I1[0]}] [get_pins {slice_16/nibble_1/I1[1]}] [get_pins      \
{slice_16/nibble_1/I1[2]}] [get_pins {slice_16/nibble_1/I1[3]}] [get_pins      \
{slice_16/nibble_1/I2[0]}] [get_pins {slice_16/nibble_1/I2[1]}] [get_pins      \
{slice_16/nibble_1/I2[2]}] [get_pins {slice_16/nibble_1/I2[3]}] [get_pins      \
slice_16/nibble_1/OEB1] [get_pins slice_16/nibble_1/OEB2] [get_pins            \
slice_16/nibble_1/SLEEPIN] [get_pins slice_16/nibble_1/WEB1] [get_pins         \
slice_16/nibble_1/WEB2] [get_pins slice_16/nibble_1/ACK] [get_pins             \
{slice_16/nibble_1/O1[0]}] [get_pins {slice_16/nibble_1/O1[1]}] [get_pins      \
{slice_16/nibble_1/O1[2]}] [get_pins {slice_16/nibble_1/O1[3]}] [get_pins      \
{slice_16/nibble_1/O2[0]}] [get_pins {slice_16/nibble_1/O2[1]}] [get_pins      \
{slice_16/nibble_1/O2[2]}] [get_pins {slice_16/nibble_1/O2[3]}] [get_pins      \
{slice_17/nibble_0/A1[0]}] [get_pins {slice_17/nibble_0/A1[1]}] [get_pins      \
{slice_17/nibble_0/A1[2]}] [get_pins {slice_17/nibble_0/A1[3]}] [get_pins      \
{slice_17/nibble_0/A2[0]}] [get_pins {slice_17/nibble_0/A2[1]}] [get_pins      \
{slice_17/nibble_0/A2[2]}] [get_pins {slice_17/nibble_0/A2[3]}] [get_pins      \
slice_17/nibble_0/CE1] [get_pins slice_17/nibble_0/CE2] [get_pins              \
slice_17/nibble_0/CSB1] [get_pins slice_17/nibble_0/CSB2] [get_pins            \
{slice_17/nibble_0/I1[0]}] [get_pins {slice_17/nibble_0/I1[1]}] [get_pins      \
{slice_17/nibble_0/I1[2]}] [get_pins {slice_17/nibble_0/I1[3]}] [get_pins      \
{slice_17/nibble_0/I2[0]}] [get_pins {slice_17/nibble_0/I2[1]}] [get_pins      \
{slice_17/nibble_0/I2[2]}] [get_pins {slice_17/nibble_0/I2[3]}] [get_pins      \
slice_17/nibble_0/OEB1] [get_pins slice_17/nibble_0/OEB2] [get_pins            \
slice_17/nibble_0/SLEEPIN] [get_pins slice_17/nibble_0/WEB1] [get_pins         \
slice_17/nibble_0/WEB2] [get_pins slice_17/nibble_0/ACK] [get_pins             \
{slice_17/nibble_0/O1[0]}] [get_pins {slice_17/nibble_0/O1[1]}] [get_pins      \
{slice_17/nibble_0/O1[2]}] [get_pins {slice_17/nibble_0/O1[3]}] [get_pins      \
{slice_17/nibble_0/O2[0]}] [get_pins {slice_17/nibble_0/O2[1]}] [get_pins      \
{slice_17/nibble_0/O2[2]}] [get_pins {slice_17/nibble_0/O2[3]}] [get_pins      \
{slice_17/nibble_1/A1[0]}] [get_pins {slice_17/nibble_1/A1[1]}] [get_pins      \
{slice_17/nibble_1/A1[2]}] [get_pins {slice_17/nibble_1/A1[3]}] [get_pins      \
{slice_17/nibble_1/A2[0]}] [get_pins {slice_17/nibble_1/A2[1]}] [get_pins      \
{slice_17/nibble_1/A2[2]}] [get_pins {slice_17/nibble_1/A2[3]}] [get_pins      \
slice_17/nibble_1/CE1] [get_pins slice_17/nibble_1/CE2] [get_pins              \
slice_17/nibble_1/CSB1] [get_pins slice_17/nibble_1/CSB2] [get_pins            \
{slice_17/nibble_1/I1[0]}] [get_pins {slice_17/nibble_1/I1[1]}] [get_pins      \
{slice_17/nibble_1/I1[2]}] [get_pins {slice_17/nibble_1/I1[3]}] [get_pins      \
{slice_17/nibble_1/I2[0]}] [get_pins {slice_17/nibble_1/I2[1]}] [get_pins      \
{slice_17/nibble_1/I2[2]}] [get_pins {slice_17/nibble_1/I2[3]}] [get_pins      \
slice_17/nibble_1/OEB1] [get_pins slice_17/nibble_1/OEB2] [get_pins            \
slice_17/nibble_1/SLEEPIN] [get_pins slice_17/nibble_1/WEB1] [get_pins         \
slice_17/nibble_1/WEB2] [get_pins slice_17/nibble_1/ACK] [get_pins             \
{slice_17/nibble_1/O1[0]}] [get_pins {slice_17/nibble_1/O1[1]}] [get_pins      \
{slice_17/nibble_1/O1[2]}] [get_pins {slice_17/nibble_1/O1[3]}] [get_pins      \
{slice_17/nibble_1/O2[0]}] [get_pins {slice_17/nibble_1/O2[1]}] [get_pins      \
{slice_17/nibble_1/O2[2]}] [get_pins {slice_17/nibble_1/O2[3]}] [get_pins      \
{slice_18/nibble_0/A1[0]}] [get_pins {slice_18/nibble_0/A1[1]}] [get_pins      \
{slice_18/nibble_0/A1[2]}] [get_pins {slice_18/nibble_0/A1[3]}] [get_pins      \
{slice_18/nibble_0/A2[0]}] [get_pins {slice_18/nibble_0/A2[1]}] [get_pins      \
{slice_18/nibble_0/A2[2]}] [get_pins {slice_18/nibble_0/A2[3]}] [get_pins      \
slice_18/nibble_0/CE1] [get_pins slice_18/nibble_0/CE2] [get_pins              \
slice_18/nibble_0/CSB1] [get_pins slice_18/nibble_0/CSB2] [get_pins            \
{slice_18/nibble_0/I1[0]}] [get_pins {slice_18/nibble_0/I1[1]}] [get_pins      \
{slice_18/nibble_0/I1[2]}] [get_pins {slice_18/nibble_0/I1[3]}] [get_pins      \
{slice_18/nibble_0/I2[0]}] [get_pins {slice_18/nibble_0/I2[1]}] [get_pins      \
{slice_18/nibble_0/I2[2]}] [get_pins {slice_18/nibble_0/I2[3]}] [get_pins      \
slice_18/nibble_0/OEB1] [get_pins slice_18/nibble_0/OEB2] [get_pins            \
slice_18/nibble_0/SLEEPIN] [get_pins slice_18/nibble_0/WEB1] [get_pins         \
slice_18/nibble_0/WEB2] [get_pins slice_18/nibble_0/ACK] [get_pins             \
{slice_18/nibble_0/O1[0]}] [get_pins {slice_18/nibble_0/O1[1]}] [get_pins      \
{slice_18/nibble_0/O1[2]}] [get_pins {slice_18/nibble_0/O1[3]}] [get_pins      \
{slice_18/nibble_0/O2[0]}] [get_pins {slice_18/nibble_0/O2[1]}] [get_pins      \
{slice_18/nibble_0/O2[2]}] [get_pins {slice_18/nibble_0/O2[3]}] [get_pins      \
{slice_18/nibble_1/A1[0]}] [get_pins {slice_18/nibble_1/A1[1]}] [get_pins      \
{slice_18/nibble_1/A1[2]}] [get_pins {slice_18/nibble_1/A1[3]}] [get_pins      \
{slice_18/nibble_1/A2[0]}] [get_pins {slice_18/nibble_1/A2[1]}] [get_pins      \
{slice_18/nibble_1/A2[2]}] [get_pins {slice_18/nibble_1/A2[3]}] [get_pins      \
slice_18/nibble_1/CE1] [get_pins slice_18/nibble_1/CE2] [get_pins              \
slice_18/nibble_1/CSB1] [get_pins slice_18/nibble_1/CSB2] [get_pins            \
{slice_18/nibble_1/I1[0]}] [get_pins {slice_18/nibble_1/I1[1]}] [get_pins      \
{slice_18/nibble_1/I1[2]}] [get_pins {slice_18/nibble_1/I1[3]}] [get_pins      \
{slice_18/nibble_1/I2[0]}] [get_pins {slice_18/nibble_1/I2[1]}] [get_pins      \
{slice_18/nibble_1/I2[2]}] [get_pins {slice_18/nibble_1/I2[3]}] [get_pins      \
slice_18/nibble_1/OEB1] [get_pins slice_18/nibble_1/OEB2] [get_pins            \
slice_18/nibble_1/SLEEPIN] [get_pins slice_18/nibble_1/WEB1] [get_pins         \
slice_18/nibble_1/WEB2] [get_pins slice_18/nibble_1/ACK] [get_pins             \
{slice_18/nibble_1/O1[0]}] [get_pins {slice_18/nibble_1/O1[1]}] [get_pins      \
{slice_18/nibble_1/O1[2]}] [get_pins {slice_18/nibble_1/O1[3]}] [get_pins      \
{slice_18/nibble_1/O2[0]}] [get_pins {slice_18/nibble_1/O2[1]}] [get_pins      \
{slice_18/nibble_1/O2[2]}] [get_pins {slice_18/nibble_1/O2[3]}] [get_pins      \
{slice_19/nibble_0/A1[0]}] [get_pins {slice_19/nibble_0/A1[1]}] [get_pins      \
{slice_19/nibble_0/A1[2]}] [get_pins {slice_19/nibble_0/A1[3]}] [get_pins      \
{slice_19/nibble_0/A2[0]}] [get_pins {slice_19/nibble_0/A2[1]}] [get_pins      \
{slice_19/nibble_0/A2[2]}] [get_pins {slice_19/nibble_0/A2[3]}] [get_pins      \
slice_19/nibble_0/CE1] [get_pins slice_19/nibble_0/CE2] [get_pins              \
slice_19/nibble_0/CSB1] [get_pins slice_19/nibble_0/CSB2] [get_pins            \
{slice_19/nibble_0/I1[0]}] [get_pins {slice_19/nibble_0/I1[1]}] [get_pins      \
{slice_19/nibble_0/I1[2]}] [get_pins {slice_19/nibble_0/I1[3]}] [get_pins      \
{slice_19/nibble_0/I2[0]}] [get_pins {slice_19/nibble_0/I2[1]}] [get_pins      \
{slice_19/nibble_0/I2[2]}] [get_pins {slice_19/nibble_0/I2[3]}] [get_pins      \
slice_19/nibble_0/OEB1] [get_pins slice_19/nibble_0/OEB2] [get_pins            \
slice_19/nibble_0/SLEEPIN] [get_pins slice_19/nibble_0/WEB1] [get_pins         \
slice_19/nibble_0/WEB2] [get_pins slice_19/nibble_0/ACK] [get_pins             \
{slice_19/nibble_0/O1[0]}] [get_pins {slice_19/nibble_0/O1[1]}] [get_pins      \
{slice_19/nibble_0/O1[2]}] [get_pins {slice_19/nibble_0/O1[3]}] [get_pins      \
{slice_19/nibble_0/O2[0]}] [get_pins {slice_19/nibble_0/O2[1]}] [get_pins      \
{slice_19/nibble_0/O2[2]}] [get_pins {slice_19/nibble_0/O2[3]}] [get_pins      \
{slice_19/nibble_1/A1[0]}] [get_pins {slice_19/nibble_1/A1[1]}] [get_pins      \
{slice_19/nibble_1/A1[2]}] [get_pins {slice_19/nibble_1/A1[3]}] [get_pins      \
{slice_19/nibble_1/A2[0]}] [get_pins {slice_19/nibble_1/A2[1]}] [get_pins      \
{slice_19/nibble_1/A2[2]}] [get_pins {slice_19/nibble_1/A2[3]}] [get_pins      \
slice_19/nibble_1/CE1] [get_pins slice_19/nibble_1/CE2] [get_pins              \
slice_19/nibble_1/CSB1] [get_pins slice_19/nibble_1/CSB2] [get_pins            \
{slice_19/nibble_1/I1[0]}] [get_pins {slice_19/nibble_1/I1[1]}] [get_pins      \
{slice_19/nibble_1/I1[2]}] [get_pins {slice_19/nibble_1/I1[3]}] [get_pins      \
{slice_19/nibble_1/I2[0]}] [get_pins {slice_19/nibble_1/I2[1]}] [get_pins      \
{slice_19/nibble_1/I2[2]}] [get_pins {slice_19/nibble_1/I2[3]}] [get_pins      \
slice_19/nibble_1/OEB1] [get_pins slice_19/nibble_1/OEB2] [get_pins            \
slice_19/nibble_1/SLEEPIN] [get_pins slice_19/nibble_1/WEB1] [get_pins         \
slice_19/nibble_1/WEB2] [get_pins slice_19/nibble_1/ACK] [get_pins             \
{slice_19/nibble_1/O1[0]}] [get_pins {slice_19/nibble_1/O1[1]}] [get_pins      \
{slice_19/nibble_1/O1[2]}] [get_pins {slice_19/nibble_1/O1[3]}] [get_pins      \
{slice_19/nibble_1/O2[0]}] [get_pins {slice_19/nibble_1/O2[1]}] [get_pins      \
{slice_19/nibble_1/O2[2]}] [get_pins {slice_19/nibble_1/O2[3]}] [get_pins      \
{slice_20/nibble_0/A1[0]}] [get_pins {slice_20/nibble_0/A1[1]}] [get_pins      \
{slice_20/nibble_0/A1[2]}] [get_pins {slice_20/nibble_0/A1[3]}] [get_pins      \
{slice_20/nibble_0/A2[0]}] [get_pins {slice_20/nibble_0/A2[1]}] [get_pins      \
{slice_20/nibble_0/A2[2]}] [get_pins {slice_20/nibble_0/A2[3]}] [get_pins      \
slice_20/nibble_0/CE1] [get_pins slice_20/nibble_0/CE2] [get_pins              \
slice_20/nibble_0/CSB1] [get_pins slice_20/nibble_0/CSB2] [get_pins            \
{slice_20/nibble_0/I1[0]}] [get_pins {slice_20/nibble_0/I1[1]}] [get_pins      \
{slice_20/nibble_0/I1[2]}] [get_pins {slice_20/nibble_0/I1[3]}] [get_pins      \
{slice_20/nibble_0/I2[0]}] [get_pins {slice_20/nibble_0/I2[1]}] [get_pins      \
{slice_20/nibble_0/I2[2]}] [get_pins {slice_20/nibble_0/I2[3]}] [get_pins      \
slice_20/nibble_0/OEB1] [get_pins slice_20/nibble_0/OEB2] [get_pins            \
slice_20/nibble_0/SLEEPIN] [get_pins slice_20/nibble_0/WEB1] [get_pins         \
slice_20/nibble_0/WEB2] [get_pins slice_20/nibble_0/ACK] [get_pins             \
{slice_20/nibble_0/O1[0]}] [get_pins {slice_20/nibble_0/O1[1]}] [get_pins      \
{slice_20/nibble_0/O1[2]}] [get_pins {slice_20/nibble_0/O1[3]}] [get_pins      \
{slice_20/nibble_0/O2[0]}] [get_pins {slice_20/nibble_0/O2[1]}] [get_pins      \
{slice_20/nibble_0/O2[2]}] [get_pins {slice_20/nibble_0/O2[3]}] [get_pins      \
{slice_20/nibble_1/A1[0]}] [get_pins {slice_20/nibble_1/A1[1]}] [get_pins      \
{slice_20/nibble_1/A1[2]}] [get_pins {slice_20/nibble_1/A1[3]}] [get_pins      \
{slice_20/nibble_1/A2[0]}] [get_pins {slice_20/nibble_1/A2[1]}] [get_pins      \
{slice_20/nibble_1/A2[2]}] [get_pins {slice_20/nibble_1/A2[3]}] [get_pins      \
slice_20/nibble_1/CE1] [get_pins slice_20/nibble_1/CE2] [get_pins              \
slice_20/nibble_1/CSB1] [get_pins slice_20/nibble_1/CSB2] [get_pins            \
{slice_20/nibble_1/I1[0]}] [get_pins {slice_20/nibble_1/I1[1]}] [get_pins      \
{slice_20/nibble_1/I1[2]}] [get_pins {slice_20/nibble_1/I1[3]}] [get_pins      \
{slice_20/nibble_1/I2[0]}] [get_pins {slice_20/nibble_1/I2[1]}] [get_pins      \
{slice_20/nibble_1/I2[2]}] [get_pins {slice_20/nibble_1/I2[3]}] [get_pins      \
slice_20/nibble_1/OEB1] [get_pins slice_20/nibble_1/OEB2] [get_pins            \
slice_20/nibble_1/SLEEPIN] [get_pins slice_20/nibble_1/WEB1] [get_pins         \
slice_20/nibble_1/WEB2] [get_pins slice_20/nibble_1/ACK] [get_pins             \
{slice_20/nibble_1/O1[0]}] [get_pins {slice_20/nibble_1/O1[1]}] [get_pins      \
{slice_20/nibble_1/O1[2]}] [get_pins {slice_20/nibble_1/O1[3]}] [get_pins      \
{slice_20/nibble_1/O2[0]}] [get_pins {slice_20/nibble_1/O2[1]}] [get_pins      \
{slice_20/nibble_1/O2[2]}] [get_pins {slice_20/nibble_1/O2[3]}] [get_pins      \
{slice_21/nibble_0/A1[0]}] [get_pins {slice_21/nibble_0/A1[1]}] [get_pins      \
{slice_21/nibble_0/A1[2]}] [get_pins {slice_21/nibble_0/A1[3]}] [get_pins      \
{slice_21/nibble_0/A2[0]}] [get_pins {slice_21/nibble_0/A2[1]}] [get_pins      \
{slice_21/nibble_0/A2[2]}] [get_pins {slice_21/nibble_0/A2[3]}] [get_pins      \
slice_21/nibble_0/CE1] [get_pins slice_21/nibble_0/CE2] [get_pins              \
slice_21/nibble_0/CSB1] [get_pins slice_21/nibble_0/CSB2] [get_pins            \
{slice_21/nibble_0/I1[0]}] [get_pins {slice_21/nibble_0/I1[1]}] [get_pins      \
{slice_21/nibble_0/I1[2]}] [get_pins {slice_21/nibble_0/I1[3]}] [get_pins      \
{slice_21/nibble_0/I2[0]}] [get_pins {slice_21/nibble_0/I2[1]}] [get_pins      \
{slice_21/nibble_0/I2[2]}] [get_pins {slice_21/nibble_0/I2[3]}] [get_pins      \
slice_21/nibble_0/OEB1] [get_pins slice_21/nibble_0/OEB2] [get_pins            \
slice_21/nibble_0/SLEEPIN] [get_pins slice_21/nibble_0/WEB1] [get_pins         \
slice_21/nibble_0/WEB2] [get_pins slice_21/nibble_0/ACK] [get_pins             \
{slice_21/nibble_0/O1[0]}] [get_pins {slice_21/nibble_0/O1[1]}] [get_pins      \
{slice_21/nibble_0/O1[2]}] [get_pins {slice_21/nibble_0/O1[3]}] [get_pins      \
{slice_21/nibble_0/O2[0]}] [get_pins {slice_21/nibble_0/O2[1]}] [get_pins      \
{slice_21/nibble_0/O2[2]}] [get_pins {slice_21/nibble_0/O2[3]}] [get_pins      \
{slice_21/nibble_1/A1[0]}] [get_pins {slice_21/nibble_1/A1[1]}] [get_pins      \
{slice_21/nibble_1/A1[2]}] [get_pins {slice_21/nibble_1/A1[3]}] [get_pins      \
{slice_21/nibble_1/A2[0]}] [get_pins {slice_21/nibble_1/A2[1]}] [get_pins      \
{slice_21/nibble_1/A2[2]}] [get_pins {slice_21/nibble_1/A2[3]}] [get_pins      \
slice_21/nibble_1/CE1] [get_pins slice_21/nibble_1/CE2] [get_pins              \
slice_21/nibble_1/CSB1] [get_pins slice_21/nibble_1/CSB2] [get_pins            \
{slice_21/nibble_1/I1[0]}] [get_pins {slice_21/nibble_1/I1[1]}] [get_pins      \
{slice_21/nibble_1/I1[2]}] [get_pins {slice_21/nibble_1/I1[3]}] [get_pins      \
{slice_21/nibble_1/I2[0]}] [get_pins {slice_21/nibble_1/I2[1]}] [get_pins      \
{slice_21/nibble_1/I2[2]}] [get_pins {slice_21/nibble_1/I2[3]}] [get_pins      \
slice_21/nibble_1/OEB1] [get_pins slice_21/nibble_1/OEB2] [get_pins            \
slice_21/nibble_1/SLEEPIN] [get_pins slice_21/nibble_1/WEB1] [get_pins         \
slice_21/nibble_1/WEB2] [get_pins slice_21/nibble_1/ACK] [get_pins             \
{slice_21/nibble_1/O1[0]}] [get_pins {slice_21/nibble_1/O1[1]}] [get_pins      \
{slice_21/nibble_1/O1[2]}] [get_pins {slice_21/nibble_1/O1[3]}] [get_pins      \
{slice_21/nibble_1/O2[0]}] [get_pins {slice_21/nibble_1/O2[1]}] [get_pins      \
{slice_21/nibble_1/O2[2]}] [get_pins {slice_21/nibble_1/O2[3]}] [get_pins      \
{slice_22/nibble_0/A1[0]}] [get_pins {slice_22/nibble_0/A1[1]}] [get_pins      \
{slice_22/nibble_0/A1[2]}] [get_pins {slice_22/nibble_0/A1[3]}] [get_pins      \
{slice_22/nibble_0/A2[0]}] [get_pins {slice_22/nibble_0/A2[1]}] [get_pins      \
{slice_22/nibble_0/A2[2]}] [get_pins {slice_22/nibble_0/A2[3]}] [get_pins      \
slice_22/nibble_0/CE1] [get_pins slice_22/nibble_0/CE2] [get_pins              \
slice_22/nibble_0/CSB1] [get_pins slice_22/nibble_0/CSB2] [get_pins            \
{slice_22/nibble_0/I1[0]}] [get_pins {slice_22/nibble_0/I1[1]}] [get_pins      \
{slice_22/nibble_0/I1[2]}] [get_pins {slice_22/nibble_0/I1[3]}] [get_pins      \
{slice_22/nibble_0/I2[0]}] [get_pins {slice_22/nibble_0/I2[1]}] [get_pins      \
{slice_22/nibble_0/I2[2]}] [get_pins {slice_22/nibble_0/I2[3]}] [get_pins      \
slice_22/nibble_0/OEB1] [get_pins slice_22/nibble_0/OEB2] [get_pins            \
slice_22/nibble_0/SLEEPIN] [get_pins slice_22/nibble_0/WEB1] [get_pins         \
slice_22/nibble_0/WEB2] [get_pins slice_22/nibble_0/ACK] [get_pins             \
{slice_22/nibble_0/O1[0]}] [get_pins {slice_22/nibble_0/O1[1]}] [get_pins      \
{slice_22/nibble_0/O1[2]}] [get_pins {slice_22/nibble_0/O1[3]}] [get_pins      \
{slice_22/nibble_0/O2[0]}] [get_pins {slice_22/nibble_0/O2[1]}] [get_pins      \
{slice_22/nibble_0/O2[2]}] [get_pins {slice_22/nibble_0/O2[3]}] [get_pins      \
{slice_22/nibble_1/A1[0]}] [get_pins {slice_22/nibble_1/A1[1]}] [get_pins      \
{slice_22/nibble_1/A1[2]}] [get_pins {slice_22/nibble_1/A1[3]}] [get_pins      \
{slice_22/nibble_1/A2[0]}] [get_pins {slice_22/nibble_1/A2[1]}] [get_pins      \
{slice_22/nibble_1/A2[2]}] [get_pins {slice_22/nibble_1/A2[3]}] [get_pins      \
slice_22/nibble_1/CE1] [get_pins slice_22/nibble_1/CE2] [get_pins              \
slice_22/nibble_1/CSB1] [get_pins slice_22/nibble_1/CSB2] [get_pins            \
{slice_22/nibble_1/I1[0]}] [get_pins {slice_22/nibble_1/I1[1]}] [get_pins      \
{slice_22/nibble_1/I1[2]}] [get_pins {slice_22/nibble_1/I1[3]}] [get_pins      \
{slice_22/nibble_1/I2[0]}] [get_pins {slice_22/nibble_1/I2[1]}] [get_pins      \
{slice_22/nibble_1/I2[2]}] [get_pins {slice_22/nibble_1/I2[3]}] [get_pins      \
slice_22/nibble_1/OEB1] [get_pins slice_22/nibble_1/OEB2] [get_pins            \
slice_22/nibble_1/SLEEPIN] [get_pins slice_22/nibble_1/WEB1] [get_pins         \
slice_22/nibble_1/WEB2] [get_pins slice_22/nibble_1/ACK] [get_pins             \
{slice_22/nibble_1/O1[0]}] [get_pins {slice_22/nibble_1/O1[1]}] [get_pins      \
{slice_22/nibble_1/O1[2]}] [get_pins {slice_22/nibble_1/O1[3]}] [get_pins      \
{slice_22/nibble_1/O2[0]}] [get_pins {slice_22/nibble_1/O2[1]}] [get_pins      \
{slice_22/nibble_1/O2[2]}] [get_pins {slice_22/nibble_1/O2[3]}] [get_pins      \
{slice_23/nibble_0/A1[0]}] [get_pins {slice_23/nibble_0/A1[1]}] [get_pins      \
{slice_23/nibble_0/A1[2]}] [get_pins {slice_23/nibble_0/A1[3]}] [get_pins      \
{slice_23/nibble_0/A2[0]}] [get_pins {slice_23/nibble_0/A2[1]}] [get_pins      \
{slice_23/nibble_0/A2[2]}] [get_pins {slice_23/nibble_0/A2[3]}] [get_pins      \
slice_23/nibble_0/CE1] [get_pins slice_23/nibble_0/CE2] [get_pins              \
slice_23/nibble_0/CSB1] [get_pins slice_23/nibble_0/CSB2] [get_pins            \
{slice_23/nibble_0/I1[0]}] [get_pins {slice_23/nibble_0/I1[1]}] [get_pins      \
{slice_23/nibble_0/I1[2]}] [get_pins {slice_23/nibble_0/I1[3]}] [get_pins      \
{slice_23/nibble_0/I2[0]}] [get_pins {slice_23/nibble_0/I2[1]}] [get_pins      \
{slice_23/nibble_0/I2[2]}] [get_pins {slice_23/nibble_0/I2[3]}] [get_pins      \
slice_23/nibble_0/OEB1] [get_pins slice_23/nibble_0/OEB2] [get_pins            \
slice_23/nibble_0/SLEEPIN] [get_pins slice_23/nibble_0/WEB1] [get_pins         \
slice_23/nibble_0/WEB2] [get_pins slice_23/nibble_0/ACK] [get_pins             \
{slice_23/nibble_0/O1[0]}] [get_pins {slice_23/nibble_0/O1[1]}] [get_pins      \
{slice_23/nibble_0/O1[2]}] [get_pins {slice_23/nibble_0/O1[3]}] [get_pins      \
{slice_23/nibble_0/O2[0]}] [get_pins {slice_23/nibble_0/O2[1]}] [get_pins      \
{slice_23/nibble_0/O2[2]}] [get_pins {slice_23/nibble_0/O2[3]}] [get_pins      \
{slice_23/nibble_1/A1[0]}] [get_pins {slice_23/nibble_1/A1[1]}] [get_pins      \
{slice_23/nibble_1/A1[2]}] [get_pins {slice_23/nibble_1/A1[3]}] [get_pins      \
{slice_23/nibble_1/A2[0]}] [get_pins {slice_23/nibble_1/A2[1]}] [get_pins      \
{slice_23/nibble_1/A2[2]}] [get_pins {slice_23/nibble_1/A2[3]}] [get_pins      \
slice_23/nibble_1/CE1] [get_pins slice_23/nibble_1/CE2] [get_pins              \
slice_23/nibble_1/CSB1] [get_pins slice_23/nibble_1/CSB2] [get_pins            \
{slice_23/nibble_1/I1[0]}] [get_pins {slice_23/nibble_1/I1[1]}] [get_pins      \
{slice_23/nibble_1/I1[2]}] [get_pins {slice_23/nibble_1/I1[3]}] [get_pins      \
{slice_23/nibble_1/I2[0]}] [get_pins {slice_23/nibble_1/I2[1]}] [get_pins      \
{slice_23/nibble_1/I2[2]}] [get_pins {slice_23/nibble_1/I2[3]}] [get_pins      \
slice_23/nibble_1/OEB1] [get_pins slice_23/nibble_1/OEB2] [get_pins            \
slice_23/nibble_1/SLEEPIN] [get_pins slice_23/nibble_1/WEB1] [get_pins         \
slice_23/nibble_1/WEB2] [get_pins slice_23/nibble_1/ACK] [get_pins             \
{slice_23/nibble_1/O1[0]}] [get_pins {slice_23/nibble_1/O1[1]}] [get_pins      \
{slice_23/nibble_1/O1[2]}] [get_pins {slice_23/nibble_1/O1[3]}] [get_pins      \
{slice_23/nibble_1/O2[0]}] [get_pins {slice_23/nibble_1/O2[1]}] [get_pins      \
{slice_23/nibble_1/O2[2]}] [get_pins {slice_23/nibble_1/O2[3]}] [get_pins      \
{slice_24/nibble_0/A1[0]}] [get_pins {slice_24/nibble_0/A1[1]}] [get_pins      \
{slice_24/nibble_0/A1[2]}] [get_pins {slice_24/nibble_0/A1[3]}] [get_pins      \
{slice_24/nibble_0/A2[0]}] [get_pins {slice_24/nibble_0/A2[1]}] [get_pins      \
{slice_24/nibble_0/A2[2]}] [get_pins {slice_24/nibble_0/A2[3]}] [get_pins      \
slice_24/nibble_0/CE1] [get_pins slice_24/nibble_0/CE2] [get_pins              \
slice_24/nibble_0/CSB1] [get_pins slice_24/nibble_0/CSB2] [get_pins            \
{slice_24/nibble_0/I1[0]}] [get_pins {slice_24/nibble_0/I1[1]}] [get_pins      \
{slice_24/nibble_0/I1[2]}] [get_pins {slice_24/nibble_0/I1[3]}] [get_pins      \
{slice_24/nibble_0/I2[0]}] [get_pins {slice_24/nibble_0/I2[1]}] [get_pins      \
{slice_24/nibble_0/I2[2]}] [get_pins {slice_24/nibble_0/I2[3]}] [get_pins      \
slice_24/nibble_0/OEB1] [get_pins slice_24/nibble_0/OEB2] [get_pins            \
slice_24/nibble_0/SLEEPIN] [get_pins slice_24/nibble_0/WEB1] [get_pins         \
slice_24/nibble_0/WEB2] [get_pins slice_24/nibble_0/ACK] [get_pins             \
{slice_24/nibble_0/O1[0]}] [get_pins {slice_24/nibble_0/O1[1]}] [get_pins      \
{slice_24/nibble_0/O1[2]}] [get_pins {slice_24/nibble_0/O1[3]}] [get_pins      \
{slice_24/nibble_0/O2[0]}] [get_pins {slice_24/nibble_0/O2[1]}] [get_pins      \
{slice_24/nibble_0/O2[2]}] [get_pins {slice_24/nibble_0/O2[3]}] [get_pins      \
{slice_24/nibble_1/A1[0]}] [get_pins {slice_24/nibble_1/A1[1]}] [get_pins      \
{slice_24/nibble_1/A1[2]}] [get_pins {slice_24/nibble_1/A1[3]}] [get_pins      \
{slice_24/nibble_1/A2[0]}] [get_pins {slice_24/nibble_1/A2[1]}] [get_pins      \
{slice_24/nibble_1/A2[2]}] [get_pins {slice_24/nibble_1/A2[3]}] [get_pins      \
slice_24/nibble_1/CE1] [get_pins slice_24/nibble_1/CE2] [get_pins              \
slice_24/nibble_1/CSB1] [get_pins slice_24/nibble_1/CSB2] [get_pins            \
{slice_24/nibble_1/I1[0]}] [get_pins {slice_24/nibble_1/I1[1]}] [get_pins      \
{slice_24/nibble_1/I1[2]}] [get_pins {slice_24/nibble_1/I1[3]}] [get_pins      \
{slice_24/nibble_1/I2[0]}] [get_pins {slice_24/nibble_1/I2[1]}] [get_pins      \
{slice_24/nibble_1/I2[2]}] [get_pins {slice_24/nibble_1/I2[3]}] [get_pins      \
slice_24/nibble_1/OEB1] [get_pins slice_24/nibble_1/OEB2] [get_pins            \
slice_24/nibble_1/SLEEPIN] [get_pins slice_24/nibble_1/WEB1] [get_pins         \
slice_24/nibble_1/WEB2] [get_pins slice_24/nibble_1/ACK] [get_pins             \
{slice_24/nibble_1/O1[0]}] [get_pins {slice_24/nibble_1/O1[1]}] [get_pins      \
{slice_24/nibble_1/O1[2]}] [get_pins {slice_24/nibble_1/O1[3]}] [get_pins      \
{slice_24/nibble_1/O2[0]}] [get_pins {slice_24/nibble_1/O2[1]}] [get_pins      \
{slice_24/nibble_1/O2[2]}] [get_pins {slice_24/nibble_1/O2[3]}] [get_pins      \
{slice_25/nibble_0/A1[0]}] [get_pins {slice_25/nibble_0/A1[1]}] [get_pins      \
{slice_25/nibble_0/A1[2]}] [get_pins {slice_25/nibble_0/A1[3]}] [get_pins      \
{slice_25/nibble_0/A2[0]}] [get_pins {slice_25/nibble_0/A2[1]}] [get_pins      \
{slice_25/nibble_0/A2[2]}] [get_pins {slice_25/nibble_0/A2[3]}] [get_pins      \
slice_25/nibble_0/CE1] [get_pins slice_25/nibble_0/CE2] [get_pins              \
slice_25/nibble_0/CSB1] [get_pins slice_25/nibble_0/CSB2] [get_pins            \
{slice_25/nibble_0/I1[0]}] [get_pins {slice_25/nibble_0/I1[1]}] [get_pins      \
{slice_25/nibble_0/I1[2]}] [get_pins {slice_25/nibble_0/I1[3]}] [get_pins      \
{slice_25/nibble_0/I2[0]}] [get_pins {slice_25/nibble_0/I2[1]}] [get_pins      \
{slice_25/nibble_0/I2[2]}] [get_pins {slice_25/nibble_0/I2[3]}] [get_pins      \
slice_25/nibble_0/OEB1] [get_pins slice_25/nibble_0/OEB2] [get_pins            \
slice_25/nibble_0/SLEEPIN] [get_pins slice_25/nibble_0/WEB1] [get_pins         \
slice_25/nibble_0/WEB2] [get_pins slice_25/nibble_0/ACK] [get_pins             \
{slice_25/nibble_0/O1[0]}] [get_pins {slice_25/nibble_0/O1[1]}] [get_pins      \
{slice_25/nibble_0/O1[2]}] [get_pins {slice_25/nibble_0/O1[3]}] [get_pins      \
{slice_25/nibble_0/O2[0]}] [get_pins {slice_25/nibble_0/O2[1]}] [get_pins      \
{slice_25/nibble_0/O2[2]}] [get_pins {slice_25/nibble_0/O2[3]}] [get_pins      \
{slice_25/nibble_1/A1[0]}] [get_pins {slice_25/nibble_1/A1[1]}] [get_pins      \
{slice_25/nibble_1/A1[2]}] [get_pins {slice_25/nibble_1/A1[3]}] [get_pins      \
{slice_25/nibble_1/A2[0]}] [get_pins {slice_25/nibble_1/A2[1]}] [get_pins      \
{slice_25/nibble_1/A2[2]}] [get_pins {slice_25/nibble_1/A2[3]}] [get_pins      \
slice_25/nibble_1/CE1] [get_pins slice_25/nibble_1/CE2] [get_pins              \
slice_25/nibble_1/CSB1] [get_pins slice_25/nibble_1/CSB2] [get_pins            \
{slice_25/nibble_1/I1[0]}] [get_pins {slice_25/nibble_1/I1[1]}] [get_pins      \
{slice_25/nibble_1/I1[2]}] [get_pins {slice_25/nibble_1/I1[3]}] [get_pins      \
{slice_25/nibble_1/I2[0]}] [get_pins {slice_25/nibble_1/I2[1]}] [get_pins      \
{slice_25/nibble_1/I2[2]}] [get_pins {slice_25/nibble_1/I2[3]}] [get_pins      \
slice_25/nibble_1/OEB1] [get_pins slice_25/nibble_1/OEB2] [get_pins            \
slice_25/nibble_1/SLEEPIN] [get_pins slice_25/nibble_1/WEB1] [get_pins         \
slice_25/nibble_1/WEB2] [get_pins slice_25/nibble_1/ACK] [get_pins             \
{slice_25/nibble_1/O1[0]}] [get_pins {slice_25/nibble_1/O1[1]}] [get_pins      \
{slice_25/nibble_1/O1[2]}] [get_pins {slice_25/nibble_1/O1[3]}] [get_pins      \
{slice_25/nibble_1/O2[0]}] [get_pins {slice_25/nibble_1/O2[1]}] [get_pins      \
{slice_25/nibble_1/O2[2]}] [get_pins {slice_25/nibble_1/O2[3]}] [get_pins      \
{slice_26/nibble_0/A1[0]}] [get_pins {slice_26/nibble_0/A1[1]}] [get_pins      \
{slice_26/nibble_0/A1[2]}] [get_pins {slice_26/nibble_0/A1[3]}] [get_pins      \
{slice_26/nibble_0/A2[0]}] [get_pins {slice_26/nibble_0/A2[1]}] [get_pins      \
{slice_26/nibble_0/A2[2]}] [get_pins {slice_26/nibble_0/A2[3]}] [get_pins      \
slice_26/nibble_0/CE1] [get_pins slice_26/nibble_0/CE2] [get_pins              \
slice_26/nibble_0/CSB1] [get_pins slice_26/nibble_0/CSB2] [get_pins            \
{slice_26/nibble_0/I1[0]}] [get_pins {slice_26/nibble_0/I1[1]}] [get_pins      \
{slice_26/nibble_0/I1[2]}] [get_pins {slice_26/nibble_0/I1[3]}] [get_pins      \
{slice_26/nibble_0/I2[0]}] [get_pins {slice_26/nibble_0/I2[1]}] [get_pins      \
{slice_26/nibble_0/I2[2]}] [get_pins {slice_26/nibble_0/I2[3]}] [get_pins      \
slice_26/nibble_0/OEB1] [get_pins slice_26/nibble_0/OEB2] [get_pins            \
slice_26/nibble_0/SLEEPIN] [get_pins slice_26/nibble_0/WEB1] [get_pins         \
slice_26/nibble_0/WEB2] [get_pins slice_26/nibble_0/ACK] [get_pins             \
{slice_26/nibble_0/O1[0]}] [get_pins {slice_26/nibble_0/O1[1]}] [get_pins      \
{slice_26/nibble_0/O1[2]}] [get_pins {slice_26/nibble_0/O1[3]}] [get_pins      \
{slice_26/nibble_0/O2[0]}] [get_pins {slice_26/nibble_0/O2[1]}] [get_pins      \
{slice_26/nibble_0/O2[2]}] [get_pins {slice_26/nibble_0/O2[3]}] [get_pins      \
{slice_26/nibble_1/A1[0]}] [get_pins {slice_26/nibble_1/A1[1]}] [get_pins      \
{slice_26/nibble_1/A1[2]}] [get_pins {slice_26/nibble_1/A1[3]}] [get_pins      \
{slice_26/nibble_1/A2[0]}] [get_pins {slice_26/nibble_1/A2[1]}] [get_pins      \
{slice_26/nibble_1/A2[2]}] [get_pins {slice_26/nibble_1/A2[3]}] [get_pins      \
slice_26/nibble_1/CE1] [get_pins slice_26/nibble_1/CE2] [get_pins              \
slice_26/nibble_1/CSB1] [get_pins slice_26/nibble_1/CSB2] [get_pins            \
{slice_26/nibble_1/I1[0]}] [get_pins {slice_26/nibble_1/I1[1]}] [get_pins      \
{slice_26/nibble_1/I1[2]}] [get_pins {slice_26/nibble_1/I1[3]}] [get_pins      \
{slice_26/nibble_1/I2[0]}] [get_pins {slice_26/nibble_1/I2[1]}] [get_pins      \
{slice_26/nibble_1/I2[2]}] [get_pins {slice_26/nibble_1/I2[3]}] [get_pins      \
slice_26/nibble_1/OEB1] [get_pins slice_26/nibble_1/OEB2] [get_pins            \
slice_26/nibble_1/SLEEPIN] [get_pins slice_26/nibble_1/WEB1] [get_pins         \
slice_26/nibble_1/WEB2] [get_pins slice_26/nibble_1/ACK] [get_pins             \
{slice_26/nibble_1/O1[0]}] [get_pins {slice_26/nibble_1/O1[1]}] [get_pins      \
{slice_26/nibble_1/O1[2]}] [get_pins {slice_26/nibble_1/O1[3]}] [get_pins      \
{slice_26/nibble_1/O2[0]}] [get_pins {slice_26/nibble_1/O2[1]}] [get_pins      \
{slice_26/nibble_1/O2[2]}] [get_pins {slice_26/nibble_1/O2[3]}] [get_pins      \
{slice_27/nibble_0/A1[0]}] [get_pins {slice_27/nibble_0/A1[1]}] [get_pins      \
{slice_27/nibble_0/A1[2]}] [get_pins {slice_27/nibble_0/A1[3]}] [get_pins      \
{slice_27/nibble_0/A2[0]}] [get_pins {slice_27/nibble_0/A2[1]}] [get_pins      \
{slice_27/nibble_0/A2[2]}] [get_pins {slice_27/nibble_0/A2[3]}] [get_pins      \
slice_27/nibble_0/CE1] [get_pins slice_27/nibble_0/CE2] [get_pins              \
slice_27/nibble_0/CSB1] [get_pins slice_27/nibble_0/CSB2] [get_pins            \
{slice_27/nibble_0/I1[0]}] [get_pins {slice_27/nibble_0/I1[1]}] [get_pins      \
{slice_27/nibble_0/I1[2]}] [get_pins {slice_27/nibble_0/I1[3]}] [get_pins      \
{slice_27/nibble_0/I2[0]}] [get_pins {slice_27/nibble_0/I2[1]}] [get_pins      \
{slice_27/nibble_0/I2[2]}] [get_pins {slice_27/nibble_0/I2[3]}] [get_pins      \
slice_27/nibble_0/OEB1] [get_pins slice_27/nibble_0/OEB2] [get_pins            \
slice_27/nibble_0/SLEEPIN] [get_pins slice_27/nibble_0/WEB1] [get_pins         \
slice_27/nibble_0/WEB2] [get_pins slice_27/nibble_0/ACK] [get_pins             \
{slice_27/nibble_0/O1[0]}] [get_pins {slice_27/nibble_0/O1[1]}] [get_pins      \
{slice_27/nibble_0/O1[2]}] [get_pins {slice_27/nibble_0/O1[3]}] [get_pins      \
{slice_27/nibble_0/O2[0]}] [get_pins {slice_27/nibble_0/O2[1]}] [get_pins      \
{slice_27/nibble_0/O2[2]}] [get_pins {slice_27/nibble_0/O2[3]}] [get_pins      \
{slice_27/nibble_1/A1[0]}] [get_pins {slice_27/nibble_1/A1[1]}] [get_pins      \
{slice_27/nibble_1/A1[2]}] [get_pins {slice_27/nibble_1/A1[3]}] [get_pins      \
{slice_27/nibble_1/A2[0]}] [get_pins {slice_27/nibble_1/A2[1]}] [get_pins      \
{slice_27/nibble_1/A2[2]}] [get_pins {slice_27/nibble_1/A2[3]}] [get_pins      \
slice_27/nibble_1/CE1] [get_pins slice_27/nibble_1/CE2] [get_pins              \
slice_27/nibble_1/CSB1] [get_pins slice_27/nibble_1/CSB2] [get_pins            \
{slice_27/nibble_1/I1[0]}] [get_pins {slice_27/nibble_1/I1[1]}] [get_pins      \
{slice_27/nibble_1/I1[2]}] [get_pins {slice_27/nibble_1/I1[3]}] [get_pins      \
{slice_27/nibble_1/I2[0]}] [get_pins {slice_27/nibble_1/I2[1]}] [get_pins      \
{slice_27/nibble_1/I2[2]}] [get_pins {slice_27/nibble_1/I2[3]}] [get_pins      \
slice_27/nibble_1/OEB1] [get_pins slice_27/nibble_1/OEB2] [get_pins            \
slice_27/nibble_1/SLEEPIN] [get_pins slice_27/nibble_1/WEB1] [get_pins         \
slice_27/nibble_1/WEB2] [get_pins slice_27/nibble_1/ACK] [get_pins             \
{slice_27/nibble_1/O1[0]}] [get_pins {slice_27/nibble_1/O1[1]}] [get_pins      \
{slice_27/nibble_1/O1[2]}] [get_pins {slice_27/nibble_1/O1[3]}] [get_pins      \
{slice_27/nibble_1/O2[0]}] [get_pins {slice_27/nibble_1/O2[1]}] [get_pins      \
{slice_27/nibble_1/O2[2]}] [get_pins {slice_27/nibble_1/O2[3]}] [get_pins      \
{slice_28/nibble_0/A1[0]}] [get_pins {slice_28/nibble_0/A1[1]}] [get_pins      \
{slice_28/nibble_0/A1[2]}] [get_pins {slice_28/nibble_0/A1[3]}] [get_pins      \
{slice_28/nibble_0/A2[0]}] [get_pins {slice_28/nibble_0/A2[1]}] [get_pins      \
{slice_28/nibble_0/A2[2]}] [get_pins {slice_28/nibble_0/A2[3]}] [get_pins      \
slice_28/nibble_0/CE1] [get_pins slice_28/nibble_0/CE2] [get_pins              \
slice_28/nibble_0/CSB1] [get_pins slice_28/nibble_0/CSB2] [get_pins            \
{slice_28/nibble_0/I1[0]}] [get_pins {slice_28/nibble_0/I1[1]}] [get_pins      \
{slice_28/nibble_0/I1[2]}] [get_pins {slice_28/nibble_0/I1[3]}] [get_pins      \
{slice_28/nibble_0/I2[0]}] [get_pins {slice_28/nibble_0/I2[1]}] [get_pins      \
{slice_28/nibble_0/I2[2]}] [get_pins {slice_28/nibble_0/I2[3]}] [get_pins      \
slice_28/nibble_0/OEB1] [get_pins slice_28/nibble_0/OEB2] [get_pins            \
slice_28/nibble_0/SLEEPIN] [get_pins slice_28/nibble_0/WEB1] [get_pins         \
slice_28/nibble_0/WEB2] [get_pins slice_28/nibble_0/ACK] [get_pins             \
{slice_28/nibble_0/O1[0]}] [get_pins {slice_28/nibble_0/O1[1]}] [get_pins      \
{slice_28/nibble_0/O1[2]}] [get_pins {slice_28/nibble_0/O1[3]}] [get_pins      \
{slice_28/nibble_0/O2[0]}] [get_pins {slice_28/nibble_0/O2[1]}] [get_pins      \
{slice_28/nibble_0/O2[2]}] [get_pins {slice_28/nibble_0/O2[3]}] [get_pins      \
{slice_28/nibble_1/A1[0]}] [get_pins {slice_28/nibble_1/A1[1]}] [get_pins      \
{slice_28/nibble_1/A1[2]}] [get_pins {slice_28/nibble_1/A1[3]}] [get_pins      \
{slice_28/nibble_1/A2[0]}] [get_pins {slice_28/nibble_1/A2[1]}] [get_pins      \
{slice_28/nibble_1/A2[2]}] [get_pins {slice_28/nibble_1/A2[3]}] [get_pins      \
slice_28/nibble_1/CE1] [get_pins slice_28/nibble_1/CE2] [get_pins              \
slice_28/nibble_1/CSB1] [get_pins slice_28/nibble_1/CSB2] [get_pins            \
{slice_28/nibble_1/I1[0]}] [get_pins {slice_28/nibble_1/I1[1]}] [get_pins      \
{slice_28/nibble_1/I1[2]}] [get_pins {slice_28/nibble_1/I1[3]}] [get_pins      \
{slice_28/nibble_1/I2[0]}] [get_pins {slice_28/nibble_1/I2[1]}] [get_pins      \
{slice_28/nibble_1/I2[2]}] [get_pins {slice_28/nibble_1/I2[3]}] [get_pins      \
slice_28/nibble_1/OEB1] [get_pins slice_28/nibble_1/OEB2] [get_pins            \
slice_28/nibble_1/SLEEPIN] [get_pins slice_28/nibble_1/WEB1] [get_pins         \
slice_28/nibble_1/WEB2] [get_pins slice_28/nibble_1/ACK] [get_pins             \
{slice_28/nibble_1/O1[0]}] [get_pins {slice_28/nibble_1/O1[1]}] [get_pins      \
{slice_28/nibble_1/O1[2]}] [get_pins {slice_28/nibble_1/O1[3]}] [get_pins      \
{slice_28/nibble_1/O2[0]}] [get_pins {slice_28/nibble_1/O2[1]}] [get_pins      \
{slice_28/nibble_1/O2[2]}] [get_pins {slice_28/nibble_1/O2[3]}] [get_pins      \
{slice_29/nibble_0/A1[0]}] [get_pins {slice_29/nibble_0/A1[1]}] [get_pins      \
{slice_29/nibble_0/A1[2]}] [get_pins {slice_29/nibble_0/A1[3]}] [get_pins      \
{slice_29/nibble_0/A2[0]}] [get_pins {slice_29/nibble_0/A2[1]}] [get_pins      \
{slice_29/nibble_0/A2[2]}] [get_pins {slice_29/nibble_0/A2[3]}] [get_pins      \
slice_29/nibble_0/CE1] [get_pins slice_29/nibble_0/CE2] [get_pins              \
slice_29/nibble_0/CSB1] [get_pins slice_29/nibble_0/CSB2] [get_pins            \
{slice_29/nibble_0/I1[0]}] [get_pins {slice_29/nibble_0/I1[1]}] [get_pins      \
{slice_29/nibble_0/I1[2]}] [get_pins {slice_29/nibble_0/I1[3]}] [get_pins      \
{slice_29/nibble_0/I2[0]}] [get_pins {slice_29/nibble_0/I2[1]}] [get_pins      \
{slice_29/nibble_0/I2[2]}] [get_pins {slice_29/nibble_0/I2[3]}] [get_pins      \
slice_29/nibble_0/OEB1] [get_pins slice_29/nibble_0/OEB2] [get_pins            \
slice_29/nibble_0/SLEEPIN] [get_pins slice_29/nibble_0/WEB1] [get_pins         \
slice_29/nibble_0/WEB2] [get_pins slice_29/nibble_0/ACK] [get_pins             \
{slice_29/nibble_0/O1[0]}] [get_pins {slice_29/nibble_0/O1[1]}] [get_pins      \
{slice_29/nibble_0/O1[2]}] [get_pins {slice_29/nibble_0/O1[3]}] [get_pins      \
{slice_29/nibble_0/O2[0]}] [get_pins {slice_29/nibble_0/O2[1]}] [get_pins      \
{slice_29/nibble_0/O2[2]}] [get_pins {slice_29/nibble_0/O2[3]}] [get_pins      \
{slice_29/nibble_1/A1[0]}] [get_pins {slice_29/nibble_1/A1[1]}] [get_pins      \
{slice_29/nibble_1/A1[2]}] [get_pins {slice_29/nibble_1/A1[3]}] [get_pins      \
{slice_29/nibble_1/A2[0]}] [get_pins {slice_29/nibble_1/A2[1]}] [get_pins      \
{slice_29/nibble_1/A2[2]}] [get_pins {slice_29/nibble_1/A2[3]}] [get_pins      \
slice_29/nibble_1/CE1] [get_pins slice_29/nibble_1/CE2] [get_pins              \
slice_29/nibble_1/CSB1] [get_pins slice_29/nibble_1/CSB2] [get_pins            \
{slice_29/nibble_1/I1[0]}] [get_pins {slice_29/nibble_1/I1[1]}] [get_pins      \
{slice_29/nibble_1/I1[2]}] [get_pins {slice_29/nibble_1/I1[3]}] [get_pins      \
{slice_29/nibble_1/I2[0]}] [get_pins {slice_29/nibble_1/I2[1]}] [get_pins      \
{slice_29/nibble_1/I2[2]}] [get_pins {slice_29/nibble_1/I2[3]}] [get_pins      \
slice_29/nibble_1/OEB1] [get_pins slice_29/nibble_1/OEB2] [get_pins            \
slice_29/nibble_1/SLEEPIN] [get_pins slice_29/nibble_1/WEB1] [get_pins         \
slice_29/nibble_1/WEB2] [get_pins slice_29/nibble_1/ACK] [get_pins             \
{slice_29/nibble_1/O1[0]}] [get_pins {slice_29/nibble_1/O1[1]}] [get_pins      \
{slice_29/nibble_1/O1[2]}] [get_pins {slice_29/nibble_1/O1[3]}] [get_pins      \
{slice_29/nibble_1/O2[0]}] [get_pins {slice_29/nibble_1/O2[1]}] [get_pins      \
{slice_29/nibble_1/O2[2]}] [get_pins {slice_29/nibble_1/O2[3]}] [get_pins      \
{slice_30/nibble_0/A1[0]}] [get_pins {slice_30/nibble_0/A1[1]}] [get_pins      \
{slice_30/nibble_0/A1[2]}] [get_pins {slice_30/nibble_0/A1[3]}] [get_pins      \
{slice_30/nibble_0/A2[0]}] [get_pins {slice_30/nibble_0/A2[1]}] [get_pins      \
{slice_30/nibble_0/A2[2]}] [get_pins {slice_30/nibble_0/A2[3]}] [get_pins      \
slice_30/nibble_0/CE1] [get_pins slice_30/nibble_0/CE2] [get_pins              \
slice_30/nibble_0/CSB1] [get_pins slice_30/nibble_0/CSB2] [get_pins            \
{slice_30/nibble_0/I1[0]}] [get_pins {slice_30/nibble_0/I1[1]}] [get_pins      \
{slice_30/nibble_0/I1[2]}] [get_pins {slice_30/nibble_0/I1[3]}] [get_pins      \
{slice_30/nibble_0/I2[0]}] [get_pins {slice_30/nibble_0/I2[1]}] [get_pins      \
{slice_30/nibble_0/I2[2]}] [get_pins {slice_30/nibble_0/I2[3]}] [get_pins      \
slice_30/nibble_0/OEB1] [get_pins slice_30/nibble_0/OEB2] [get_pins            \
slice_30/nibble_0/SLEEPIN] [get_pins slice_30/nibble_0/WEB1] [get_pins         \
slice_30/nibble_0/WEB2] [get_pins slice_30/nibble_0/ACK] [get_pins             \
{slice_30/nibble_0/O1[0]}] [get_pins {slice_30/nibble_0/O1[1]}] [get_pins      \
{slice_30/nibble_0/O1[2]}] [get_pins {slice_30/nibble_0/O1[3]}] [get_pins      \
{slice_30/nibble_0/O2[0]}] [get_pins {slice_30/nibble_0/O2[1]}] [get_pins      \
{slice_30/nibble_0/O2[2]}] [get_pins {slice_30/nibble_0/O2[3]}] [get_pins      \
{slice_30/nibble_1/A1[0]}] [get_pins {slice_30/nibble_1/A1[1]}] [get_pins      \
{slice_30/nibble_1/A1[2]}] [get_pins {slice_30/nibble_1/A1[3]}] [get_pins      \
{slice_30/nibble_1/A2[0]}] [get_pins {slice_30/nibble_1/A2[1]}] [get_pins      \
{slice_30/nibble_1/A2[2]}] [get_pins {slice_30/nibble_1/A2[3]}] [get_pins      \
slice_30/nibble_1/CE1] [get_pins slice_30/nibble_1/CE2] [get_pins              \
slice_30/nibble_1/CSB1] [get_pins slice_30/nibble_1/CSB2] [get_pins            \
{slice_30/nibble_1/I1[0]}] [get_pins {slice_30/nibble_1/I1[1]}] [get_pins      \
{slice_30/nibble_1/I1[2]}] [get_pins {slice_30/nibble_1/I1[3]}] [get_pins      \
{slice_30/nibble_1/I2[0]}] [get_pins {slice_30/nibble_1/I2[1]}] [get_pins      \
{slice_30/nibble_1/I2[2]}] [get_pins {slice_30/nibble_1/I2[3]}] [get_pins      \
slice_30/nibble_1/OEB1] [get_pins slice_30/nibble_1/OEB2] [get_pins            \
slice_30/nibble_1/SLEEPIN] [get_pins slice_30/nibble_1/WEB1] [get_pins         \
slice_30/nibble_1/WEB2] [get_pins slice_30/nibble_1/ACK] [get_pins             \
{slice_30/nibble_1/O1[0]}] [get_pins {slice_30/nibble_1/O1[1]}] [get_pins      \
{slice_30/nibble_1/O1[2]}] [get_pins {slice_30/nibble_1/O1[3]}] [get_pins      \
{slice_30/nibble_1/O2[0]}] [get_pins {slice_30/nibble_1/O2[1]}] [get_pins      \
{slice_30/nibble_1/O2[2]}] [get_pins {slice_30/nibble_1/O2[3]}] [get_pins      \
{slice_31/nibble_0/A1[0]}] [get_pins {slice_31/nibble_0/A1[1]}] [get_pins      \
{slice_31/nibble_0/A1[2]}] [get_pins {slice_31/nibble_0/A1[3]}] [get_pins      \
{slice_31/nibble_0/A2[0]}] [get_pins {slice_31/nibble_0/A2[1]}] [get_pins      \
{slice_31/nibble_0/A2[2]}] [get_pins {slice_31/nibble_0/A2[3]}] [get_pins      \
slice_31/nibble_0/CE1] [get_pins slice_31/nibble_0/CE2] [get_pins              \
slice_31/nibble_0/CSB1] [get_pins slice_31/nibble_0/CSB2] [get_pins            \
{slice_31/nibble_0/I1[0]}] [get_pins {slice_31/nibble_0/I1[1]}] [get_pins      \
{slice_31/nibble_0/I1[2]}] [get_pins {slice_31/nibble_0/I1[3]}] [get_pins      \
{slice_31/nibble_0/I2[0]}] [get_pins {slice_31/nibble_0/I2[1]}] [get_pins      \
{slice_31/nibble_0/I2[2]}] [get_pins {slice_31/nibble_0/I2[3]}] [get_pins      \
slice_31/nibble_0/OEB1] [get_pins slice_31/nibble_0/OEB2] [get_pins            \
slice_31/nibble_0/SLEEPIN] [get_pins slice_31/nibble_0/WEB1] [get_pins         \
slice_31/nibble_0/WEB2] [get_pins slice_31/nibble_0/ACK] [get_pins             \
{slice_31/nibble_0/O1[0]}] [get_pins {slice_31/nibble_0/O1[1]}] [get_pins      \
{slice_31/nibble_0/O1[2]}] [get_pins {slice_31/nibble_0/O1[3]}] [get_pins      \
{slice_31/nibble_0/O2[0]}] [get_pins {slice_31/nibble_0/O2[1]}] [get_pins      \
{slice_31/nibble_0/O2[2]}] [get_pins {slice_31/nibble_0/O2[3]}] [get_pins      \
{slice_31/nibble_1/A1[0]}] [get_pins {slice_31/nibble_1/A1[1]}] [get_pins      \
{slice_31/nibble_1/A1[2]}] [get_pins {slice_31/nibble_1/A1[3]}] [get_pins      \
{slice_31/nibble_1/A2[0]}] [get_pins {slice_31/nibble_1/A2[1]}] [get_pins      \
{slice_31/nibble_1/A2[2]}] [get_pins {slice_31/nibble_1/A2[3]}] [get_pins      \
slice_31/nibble_1/CE1] [get_pins slice_31/nibble_1/CE2] [get_pins              \
slice_31/nibble_1/CSB1] [get_pins slice_31/nibble_1/CSB2] [get_pins            \
{slice_31/nibble_1/I1[0]}] [get_pins {slice_31/nibble_1/I1[1]}] [get_pins      \
{slice_31/nibble_1/I1[2]}] [get_pins {slice_31/nibble_1/I1[3]}] [get_pins      \
{slice_31/nibble_1/I2[0]}] [get_pins {slice_31/nibble_1/I2[1]}] [get_pins      \
{slice_31/nibble_1/I2[2]}] [get_pins {slice_31/nibble_1/I2[3]}] [get_pins      \
slice_31/nibble_1/OEB1] [get_pins slice_31/nibble_1/OEB2] [get_pins            \
slice_31/nibble_1/SLEEPIN] [get_pins slice_31/nibble_1/WEB1] [get_pins         \
slice_31/nibble_1/WEB2] [get_pins slice_31/nibble_1/ACK] [get_pins             \
{slice_31/nibble_1/O1[0]}] [get_pins {slice_31/nibble_1/O1[1]}] [get_pins      \
{slice_31/nibble_1/O1[2]}] [get_pins {slice_31/nibble_1/O1[3]}] [get_pins      \
{slice_31/nibble_1/O2[0]}] [get_pins {slice_31/nibble_1/O2[1]}] [get_pins      \
{slice_31/nibble_1/O2[2]}] [get_pins {slice_31/nibble_1/O2[3]}]]
set_multicycle_path 2 -setup -to [list [get_pins                               \
slice_0/sipo_bit/count_reg_3_/SI] [get_pins slice_0/sipo_bit/count_reg_2_/SI]  \
[get_pins slice_0/sipo_bit/count_reg_1_/SI] [get_pins                          \
slice_0/sipo_bit/count_reg_0_/SI] [get_pins slice_1/sipo_bit/count_reg_3_/SI]  \
[get_pins slice_1/sipo_bit/count_reg_2_/SI] [get_pins                          \
slice_1/sipo_bit/count_reg_1_/SI] [get_pins slice_1/sipo_bit/count_reg_0_/SI]  \
[get_pins slice_2/sipo_bit/count_reg_3_/SI] [get_pins                          \
slice_2/sipo_bit/count_reg_2_/SI] [get_pins slice_2/sipo_bit/count_reg_1_/SI]  \
[get_pins slice_2/sipo_bit/count_reg_0_/SI] [get_pins                          \
slice_3/sipo_bit/count_reg_3_/SI] [get_pins slice_3/sipo_bit/count_reg_2_/SI]  \
[get_pins slice_3/sipo_bit/count_reg_1_/SI] [get_pins                          \
slice_3/sipo_bit/count_reg_0_/SI] [get_pins slice_4/sipo_bit/count_reg_3_/SI]  \
[get_pins slice_4/sipo_bit/count_reg_2_/SI] [get_pins                          \
slice_4/sipo_bit/count_reg_1_/SI] [get_pins slice_4/sipo_bit/count_reg_0_/SI]  \
[get_pins slice_5/sipo_bit/count_reg_3_/SI] [get_pins                          \
slice_5/sipo_bit/count_reg_2_/SI] [get_pins slice_5/sipo_bit/count_reg_1_/SI]  \
[get_pins slice_5/sipo_bit/count_reg_0_/SI] [get_pins                          \
slice_6/sipo_bit/count_reg_3_/SI] [get_pins slice_6/sipo_bit/count_reg_2_/SI]  \
[get_pins slice_6/sipo_bit/count_reg_1_/SI] [get_pins                          \
slice_6/sipo_bit/count_reg_0_/SI] [get_pins slice_7/sipo_bit/count_reg_3_/SI]  \
[get_pins slice_7/sipo_bit/count_reg_2_/SI] [get_pins                          \
slice_7/sipo_bit/count_reg_1_/SI] [get_pins slice_7/sipo_bit/count_reg_0_/SI]  \
[get_pins slice_8/sipo_bit/count_reg_3_/SI] [get_pins                          \
slice_8/sipo_bit/count_reg_2_/SI] [get_pins slice_8/sipo_bit/count_reg_1_/SI]  \
[get_pins slice_8/sipo_bit/count_reg_0_/SI] [get_pins                          \
slice_9/sipo_bit/count_reg_3_/SI] [get_pins slice_9/sipo_bit/count_reg_2_/SI]  \
[get_pins slice_9/sipo_bit/count_reg_1_/SI] [get_pins                          \
slice_9/sipo_bit/count_reg_0_/SI] [get_pins slice_10/sipo_bit/count_reg_3_/SI] \
[get_pins slice_10/sipo_bit/count_reg_2_/SI] [get_pins                         \
slice_10/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_10/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_11/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_11/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_11/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_11/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_12/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_12/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_12/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_12/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_13/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_13/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_13/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_13/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_14/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_14/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_14/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_14/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_15/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_15/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_15/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_15/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_16/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_16/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_16/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_16/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_17/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_17/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_17/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_17/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_18/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_18/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_18/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_18/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_19/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_19/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_19/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_19/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_20/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_20/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_20/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_20/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_21/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_21/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_21/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_21/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_22/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_22/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_22/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_22/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_23/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_23/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_23/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_23/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_24/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_24/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_24/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_24/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_25/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_25/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_25/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_25/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_26/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_26/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_26/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_26/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_27/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_27/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_27/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_27/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_28/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_28/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_28/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_28/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_29/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_29/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_29/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_29/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_30/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_30/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_30/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_30/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_31/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_31/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_31/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_31/sipo_bit/count_reg_0_/SI]]
set_multicycle_path 2 -hold -end -to [list [get_pins                           \
slice_0/sipo_bit/count_reg_3_/SI] [get_pins slice_0/sipo_bit/count_reg_2_/SI]  \
[get_pins slice_0/sipo_bit/count_reg_1_/SI] [get_pins                          \
slice_0/sipo_bit/count_reg_0_/SI] [get_pins slice_1/sipo_bit/count_reg_3_/SI]  \
[get_pins slice_1/sipo_bit/count_reg_2_/SI] [get_pins                          \
slice_1/sipo_bit/count_reg_1_/SI] [get_pins slice_1/sipo_bit/count_reg_0_/SI]  \
[get_pins slice_2/sipo_bit/count_reg_3_/SI] [get_pins                          \
slice_2/sipo_bit/count_reg_2_/SI] [get_pins slice_2/sipo_bit/count_reg_1_/SI]  \
[get_pins slice_2/sipo_bit/count_reg_0_/SI] [get_pins                          \
slice_3/sipo_bit/count_reg_3_/SI] [get_pins slice_3/sipo_bit/count_reg_2_/SI]  \
[get_pins slice_3/sipo_bit/count_reg_1_/SI] [get_pins                          \
slice_3/sipo_bit/count_reg_0_/SI] [get_pins slice_4/sipo_bit/count_reg_3_/SI]  \
[get_pins slice_4/sipo_bit/count_reg_2_/SI] [get_pins                          \
slice_4/sipo_bit/count_reg_1_/SI] [get_pins slice_4/sipo_bit/count_reg_0_/SI]  \
[get_pins slice_5/sipo_bit/count_reg_3_/SI] [get_pins                          \
slice_5/sipo_bit/count_reg_2_/SI] [get_pins slice_5/sipo_bit/count_reg_1_/SI]  \
[get_pins slice_5/sipo_bit/count_reg_0_/SI] [get_pins                          \
slice_6/sipo_bit/count_reg_3_/SI] [get_pins slice_6/sipo_bit/count_reg_2_/SI]  \
[get_pins slice_6/sipo_bit/count_reg_1_/SI] [get_pins                          \
slice_6/sipo_bit/count_reg_0_/SI] [get_pins slice_7/sipo_bit/count_reg_3_/SI]  \
[get_pins slice_7/sipo_bit/count_reg_2_/SI] [get_pins                          \
slice_7/sipo_bit/count_reg_1_/SI] [get_pins slice_7/sipo_bit/count_reg_0_/SI]  \
[get_pins slice_8/sipo_bit/count_reg_3_/SI] [get_pins                          \
slice_8/sipo_bit/count_reg_2_/SI] [get_pins slice_8/sipo_bit/count_reg_1_/SI]  \
[get_pins slice_8/sipo_bit/count_reg_0_/SI] [get_pins                          \
slice_9/sipo_bit/count_reg_3_/SI] [get_pins slice_9/sipo_bit/count_reg_2_/SI]  \
[get_pins slice_9/sipo_bit/count_reg_1_/SI] [get_pins                          \
slice_9/sipo_bit/count_reg_0_/SI] [get_pins slice_10/sipo_bit/count_reg_3_/SI] \
[get_pins slice_10/sipo_bit/count_reg_2_/SI] [get_pins                         \
slice_10/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_10/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_11/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_11/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_11/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_11/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_12/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_12/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_12/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_12/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_13/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_13/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_13/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_13/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_14/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_14/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_14/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_14/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_15/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_15/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_15/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_15/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_16/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_16/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_16/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_16/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_17/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_17/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_17/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_17/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_18/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_18/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_18/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_18/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_19/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_19/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_19/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_19/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_20/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_20/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_20/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_20/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_21/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_21/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_21/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_21/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_22/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_22/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_22/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_22/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_23/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_23/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_23/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_23/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_24/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_24/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_24/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_24/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_25/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_25/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_25/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_25/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_26/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_26/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_26/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_26/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_27/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_27/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_27/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_27/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_28/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_28/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_28/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_28/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_29/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_29/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_29/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_29/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_30/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_30/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_30/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_30/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_31/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_31/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_31/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_31/sipo_bit/count_reg_0_/SI]]
set_false_path   -to [list [get_pins slice_0/sipo_bit/count_reg_3_/SI] [get_pins               \
slice_0/sipo_bit/count_reg_2_/SI] [get_pins slice_0/sipo_bit/count_reg_1_/SI]  \
[get_pins slice_0/sipo_bit/count_reg_0_/SI] [get_pins                          \
slice_1/sipo_bit/count_reg_3_/SI] [get_pins slice_1/sipo_bit/count_reg_2_/SI]  \
[get_pins slice_1/sipo_bit/count_reg_1_/SI] [get_pins                          \
slice_1/sipo_bit/count_reg_0_/SI] [get_pins slice_2/sipo_bit/count_reg_3_/SI]  \
[get_pins slice_2/sipo_bit/count_reg_2_/SI] [get_pins                          \
slice_2/sipo_bit/count_reg_1_/SI] [get_pins slice_2/sipo_bit/count_reg_0_/SI]  \
[get_pins slice_3/sipo_bit/count_reg_3_/SI] [get_pins                          \
slice_3/sipo_bit/count_reg_2_/SI] [get_pins slice_3/sipo_bit/count_reg_1_/SI]  \
[get_pins slice_3/sipo_bit/count_reg_0_/SI] [get_pins                          \
slice_4/sipo_bit/count_reg_3_/SI] [get_pins slice_4/sipo_bit/count_reg_2_/SI]  \
[get_pins slice_4/sipo_bit/count_reg_1_/SI] [get_pins                          \
slice_4/sipo_bit/count_reg_0_/SI] [get_pins slice_5/sipo_bit/count_reg_3_/SI]  \
[get_pins slice_5/sipo_bit/count_reg_2_/SI] [get_pins                          \
slice_5/sipo_bit/count_reg_1_/SI] [get_pins slice_5/sipo_bit/count_reg_0_/SI]  \
[get_pins slice_6/sipo_bit/count_reg_3_/SI] [get_pins                          \
slice_6/sipo_bit/count_reg_2_/SI] [get_pins slice_6/sipo_bit/count_reg_1_/SI]  \
[get_pins slice_6/sipo_bit/count_reg_0_/SI] [get_pins                          \
slice_7/sipo_bit/count_reg_3_/SI] [get_pins slice_7/sipo_bit/count_reg_2_/SI]  \
[get_pins slice_7/sipo_bit/count_reg_1_/SI] [get_pins                          \
slice_7/sipo_bit/count_reg_0_/SI] [get_pins slice_8/sipo_bit/count_reg_3_/SI]  \
[get_pins slice_8/sipo_bit/count_reg_2_/SI] [get_pins                          \
slice_8/sipo_bit/count_reg_1_/SI] [get_pins slice_8/sipo_bit/count_reg_0_/SI]  \
[get_pins slice_9/sipo_bit/count_reg_3_/SI] [get_pins                          \
slice_9/sipo_bit/count_reg_2_/SI] [get_pins slice_9/sipo_bit/count_reg_1_/SI]  \
[get_pins slice_9/sipo_bit/count_reg_0_/SI] [get_pins                          \
slice_10/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_10/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_10/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_10/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_11/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_11/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_11/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_11/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_12/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_12/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_12/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_12/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_13/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_13/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_13/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_13/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_14/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_14/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_14/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_14/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_15/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_15/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_15/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_15/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_16/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_16/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_16/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_16/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_17/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_17/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_17/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_17/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_18/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_18/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_18/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_18/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_19/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_19/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_19/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_19/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_20/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_20/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_20/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_20/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_21/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_21/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_21/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_21/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_22/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_22/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_22/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_22/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_23/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_23/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_23/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_23/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_24/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_24/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_24/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_24/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_25/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_25/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_25/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_25/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_26/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_26/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_26/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_26/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_27/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_27/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_27/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_27/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_28/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_28/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_28/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_28/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_29/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_29/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_29/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_29/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_30/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_30/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_30/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_30/sipo_bit/count_reg_0_/SI] [get_pins                                   \
slice_31/sipo_bit/count_reg_3_/SI] [get_pins                                   \
slice_31/sipo_bit/count_reg_2_/SI] [get_pins                                   \
slice_31/sipo_bit/count_reg_1_/SI] [get_pins                                   \
slice_31/sipo_bit/count_reg_0_/SI]]
set_multicycle_path 4 -setup -to [list [get_pins slice_0/temp_0_reg/SI]        \
[get_pins slice_0/lreset_sync/t_reset_sync_reg/SI] [get_pins                   \
slice_0/lreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_0/hreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_0/hreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_0/sipo_bit/pout_reg_0_/SI] [get_pins slice_0/sipo_bit/addr_reg_1_/SI]    \
[get_pins slice_0/sipo_bit/pout_reg_12_/SI] [get_pins                          \
slice_0/sipo_bit/pout_reg_3_/SI] [get_pins slice_0/sipo_bit/pout_reg_8_/SI]    \
[get_pins slice_0/sipo_bit/pout_reg_11_/SI] [get_pins                          \
slice_0/sipo_bit/pout_reg_1_/SI] [get_pins slice_0/sipo_bit/pout_reg_13_/SI]   \
[get_pins slice_0/sipo_bit/pout_reg_15_/SI] [get_pins                          \
slice_0/sipo_bit/pout_reg_9_/SI] [get_pins slice_0/sipo_bit/pout_reg_6_/SI]    \
[get_pins slice_0/sipo_bit/pout_reg_10_/SI] [get_pins                          \
slice_0/sipo_bit/pout_reg_7_/SI] [get_pins slice_0/sipo_bit/pout_reg_4_/SI]    \
[get_pins slice_0/sipo_bit/addr_reg_0_/SI] [get_pins                           \
slice_0/sipo_bit/pout_reg_14_/SI] [get_pins slice_0/sipo_bit/addr_reg_2_/SI]   \
[get_pins slice_0/sipo_bit/pout_reg_2_/SI] [get_pins                           \
slice_0/sipo_bit/addr_reg_3_/SI] [get_pins slice_0/sipo_bit/pout_reg_5_/SI]    \
[get_pins slice_0/sipo_bit/rd_addr_reg_3_/SI] [get_pins                        \
slice_0/sipo_bit/wr_tmp_reg/SI] [get_pins slice_0/sipo_bit/wr_0_reg/SI]        \
[get_pins slice_0/sipo_bit/wr_addr_reg_1_/SI] [get_pins                        \
slice_0/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_0/sipo_bit/wr_addr_reg_2_/SI] [get_pins slice_0/sipo_bit/tmp_reg_1_/SI]  \
[get_pins slice_0/sipo_bit/tmp_reg_15_/SI] [get_pins                           \
slice_0/sipo_bit/wr_addr_reg_0_/SI] [get_pins slice_0/sipo_bit/tmp_reg_2_/SI]  \
[get_pins slice_0/sipo_bit/tmp_reg_9_/SI] [get_pins                            \
slice_0/sipo_bit/tmp_reg_7_/SI] [get_pins slice_0/sipo_bit/tmp_reg_10_/SI]     \
[get_pins slice_0/sipo_bit/tmp_reg_0_/SI] [get_pins                            \
slice_0/sipo_bit/tmp_reg_12_/SI] [get_pins slice_0/sipo_bit/wr_1_reg/SI]       \
[get_pins slice_0/sipo_bit/tmp_reg_5_/SI] [get_pins                            \
slice_0/sipo_bit/tmp_reg_8_/SI] [get_pins slice_0/sipo_bit/tmp_reg_13_/SI]     \
[get_pins slice_0/sipo_bit/tmp_reg_3_/SI] [get_pins                            \
slice_0/sipo_bit/tmp_reg_6_/SI] [get_pins slice_0/sipo_bit/tmp_reg_11_/SI]     \
[get_pins slice_0/sipo_bit/rd_reg/SI] [get_pins                                \
slice_0/sipo_bit/tmp_reg_4_/SI] [get_pins slice_0/sipo_bit/tmp_reg_14_/SI]     \
[get_pins slice_0/sipo_bit/rd_addr_reg_1_/SI] [get_pins                        \
slice_0/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                  \
slice_0/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_0/sipo_bit/wr_reg/SI]      \
[get_pins slice_0/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins        \
slice_0/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                  \
slice_0/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                  \
slice_0/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                  \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins                \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins                \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins                \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins                \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins                \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins                \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                 \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                 \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                 \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                 \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                 \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                 \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                 \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins             \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins             \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins             \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins             \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins             \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins             \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins              \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins              \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins              \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins              \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins              \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins              \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins              \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins              \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins              \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins              \
slice_0/piso_bit/temp_reg_14_/SI] [get_pins slice_0/piso_bit/temp_reg_2_/SI]   \
[get_pins slice_0/piso_bit/temp_reg_6_/SI] [get_pins                           \
slice_0/piso_bit/temp_reg_4_/SI] [get_pins slice_0/piso_bit/temp_reg_13_/SI]   \
[get_pins slice_0/piso_bit/temp_reg_10_/SI] [get_pins                          \
slice_0/piso_bit/temp_reg_9_/SI] [get_pins slice_0/piso_bit/temp_reg_5_/SI]    \
[get_pins slice_0/piso_bit/temp_reg_1_/SI] [get_pins                           \
slice_0/piso_bit/temp_reg_7_/SI] [get_pins slice_0/piso_bit/temp_reg_8_/SI]    \
[get_pins slice_0/piso_bit/temp_reg_11_/SI] [get_pins                          \
slice_0/piso_bit/temp_reg_15_/SI] [get_pins slice_0/piso_bit/temp_reg_12_/SI]  \
[get_pins slice_0/piso_bit/dout_reg/SI] [get_pins                              \
slice_0/piso_bit/temp_reg_0_/SI] [get_pins slice_0/piso_bit/temp_reg_3_/SI]    \
[get_pins slice_1/temp_0_reg/SI] [get_pins                                     \
slice_1/lreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_1/lreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_1/hreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_1/hreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_1/sipo_bit/pout_reg_0_/SI] [get_pins slice_1/sipo_bit/addr_reg_1_/SI]    \
[get_pins slice_1/sipo_bit/pout_reg_12_/SI] [get_pins                          \
slice_1/sipo_bit/pout_reg_3_/SI] [get_pins slice_1/sipo_bit/pout_reg_8_/SI]    \
[get_pins slice_1/sipo_bit/pout_reg_11_/SI] [get_pins                          \
slice_1/sipo_bit/pout_reg_1_/SI] [get_pins slice_1/sipo_bit/pout_reg_13_/SI]   \
[get_pins slice_1/sipo_bit/pout_reg_15_/SI] [get_pins                          \
slice_1/sipo_bit/pout_reg_9_/SI] [get_pins slice_1/sipo_bit/pout_reg_6_/SI]    \
[get_pins slice_1/sipo_bit/pout_reg_10_/SI] [get_pins                          \
slice_1/sipo_bit/pout_reg_7_/SI] [get_pins slice_1/sipo_bit/pout_reg_4_/SI]    \
[get_pins slice_1/sipo_bit/addr_reg_0_/SI] [get_pins                           \
slice_1/sipo_bit/pout_reg_14_/SI] [get_pins slice_1/sipo_bit/addr_reg_2_/SI]   \
[get_pins slice_1/sipo_bit/pout_reg_2_/SI] [get_pins                           \
slice_1/sipo_bit/addr_reg_3_/SI] [get_pins slice_1/sipo_bit/pout_reg_5_/SI]    \
[get_pins slice_1/sipo_bit/rd_addr_reg_3_/SI] [get_pins                        \
slice_1/sipo_bit/wr_tmp_reg/SI] [get_pins slice_1/sipo_bit/wr_0_reg/SI]        \
[get_pins slice_1/sipo_bit/wr_addr_reg_1_/SI] [get_pins                        \
slice_1/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_1/sipo_bit/wr_addr_reg_2_/SI] [get_pins slice_1/sipo_bit/tmp_reg_1_/SI]  \
[get_pins slice_1/sipo_bit/tmp_reg_15_/SI] [get_pins                           \
slice_1/sipo_bit/wr_addr_reg_0_/SI] [get_pins slice_1/sipo_bit/tmp_reg_2_/SI]  \
[get_pins slice_1/sipo_bit/tmp_reg_9_/SI] [get_pins                            \
slice_1/sipo_bit/tmp_reg_7_/SI] [get_pins slice_1/sipo_bit/tmp_reg_10_/SI]     \
[get_pins slice_1/sipo_bit/tmp_reg_0_/SI] [get_pins                            \
slice_1/sipo_bit/tmp_reg_12_/SI] [get_pins slice_1/sipo_bit/wr_1_reg/SI]       \
[get_pins slice_1/sipo_bit/tmp_reg_5_/SI] [get_pins                            \
slice_1/sipo_bit/tmp_reg_8_/SI] [get_pins slice_1/sipo_bit/tmp_reg_13_/SI]     \
[get_pins slice_1/sipo_bit/tmp_reg_3_/SI] [get_pins                            \
slice_1/sipo_bit/tmp_reg_6_/SI] [get_pins slice_1/sipo_bit/tmp_reg_11_/SI]     \
[get_pins slice_1/sipo_bit/rd_reg/SI] [get_pins                                \
slice_1/sipo_bit/tmp_reg_4_/SI] [get_pins slice_1/sipo_bit/tmp_reg_14_/SI]     \
[get_pins slice_1/sipo_bit/rd_addr_reg_1_/SI] [get_pins                        \
slice_1/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                  \
slice_1/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_1/sipo_bit/wr_reg/SI]      \
[get_pins slice_1/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins        \
slice_1/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                  \
slice_1/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                  \
slice_1/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                  \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins                \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins                \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins                \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins                \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins                \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins                \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                 \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                 \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                 \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                 \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                 \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                 \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                 \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins             \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins             \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins             \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins             \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins             \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins             \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins              \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins              \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins              \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins              \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins              \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins              \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins              \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins              \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins              \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins              \
slice_1/piso_bit/temp_reg_14_/SI] [get_pins slice_1/piso_bit/temp_reg_2_/SI]   \
[get_pins slice_1/piso_bit/temp_reg_6_/SI] [get_pins                           \
slice_1/piso_bit/temp_reg_4_/SI] [get_pins slice_1/piso_bit/temp_reg_13_/SI]   \
[get_pins slice_1/piso_bit/temp_reg_10_/SI] [get_pins                          \
slice_1/piso_bit/temp_reg_9_/SI] [get_pins slice_1/piso_bit/temp_reg_5_/SI]    \
[get_pins slice_1/piso_bit/temp_reg_1_/SI] [get_pins                           \
slice_1/piso_bit/temp_reg_7_/SI] [get_pins slice_1/piso_bit/temp_reg_8_/SI]    \
[get_pins slice_1/piso_bit/temp_reg_11_/SI] [get_pins                          \
slice_1/piso_bit/temp_reg_15_/SI] [get_pins slice_1/piso_bit/temp_reg_12_/SI]  \
[get_pins slice_1/piso_bit/dout_reg/SI] [get_pins                              \
slice_1/piso_bit/temp_reg_0_/SI] [get_pins slice_1/piso_bit/temp_reg_3_/SI]    \
[get_pins slice_2/temp_0_reg/SI] [get_pins                                     \
slice_2/lreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_2/lreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_2/hreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_2/hreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_2/sipo_bit/pout_reg_0_/SI] [get_pins slice_2/sipo_bit/addr_reg_1_/SI]    \
[get_pins slice_2/sipo_bit/pout_reg_12_/SI] [get_pins                          \
slice_2/sipo_bit/pout_reg_3_/SI] [get_pins slice_2/sipo_bit/pout_reg_8_/SI]    \
[get_pins slice_2/sipo_bit/pout_reg_11_/SI] [get_pins                          \
slice_2/sipo_bit/pout_reg_1_/SI] [get_pins slice_2/sipo_bit/pout_reg_13_/SI]   \
[get_pins slice_2/sipo_bit/pout_reg_15_/SI] [get_pins                          \
slice_2/sipo_bit/pout_reg_9_/SI] [get_pins slice_2/sipo_bit/pout_reg_6_/SI]    \
[get_pins slice_2/sipo_bit/pout_reg_10_/SI] [get_pins                          \
slice_2/sipo_bit/pout_reg_7_/SI] [get_pins slice_2/sipo_bit/pout_reg_4_/SI]    \
[get_pins slice_2/sipo_bit/addr_reg_0_/SI] [get_pins                           \
slice_2/sipo_bit/pout_reg_14_/SI] [get_pins slice_2/sipo_bit/addr_reg_2_/SI]   \
[get_pins slice_2/sipo_bit/pout_reg_2_/SI] [get_pins                           \
slice_2/sipo_bit/addr_reg_3_/SI] [get_pins slice_2/sipo_bit/pout_reg_5_/SI]    \
[get_pins slice_2/sipo_bit/rd_addr_reg_3_/SI] [get_pins                        \
slice_2/sipo_bit/wr_tmp_reg/SI] [get_pins slice_2/sipo_bit/wr_0_reg/SI]        \
[get_pins slice_2/sipo_bit/wr_addr_reg_1_/SI] [get_pins                        \
slice_2/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_2/sipo_bit/wr_addr_reg_2_/SI] [get_pins slice_2/sipo_bit/tmp_reg_1_/SI]  \
[get_pins slice_2/sipo_bit/tmp_reg_15_/SI] [get_pins                           \
slice_2/sipo_bit/wr_addr_reg_0_/SI] [get_pins slice_2/sipo_bit/tmp_reg_2_/SI]  \
[get_pins slice_2/sipo_bit/tmp_reg_9_/SI] [get_pins                            \
slice_2/sipo_bit/tmp_reg_7_/SI] [get_pins slice_2/sipo_bit/tmp_reg_10_/SI]     \
[get_pins slice_2/sipo_bit/tmp_reg_0_/SI] [get_pins                            \
slice_2/sipo_bit/tmp_reg_12_/SI] [get_pins slice_2/sipo_bit/wr_1_reg/SI]       \
[get_pins slice_2/sipo_bit/tmp_reg_5_/SI] [get_pins                            \
slice_2/sipo_bit/tmp_reg_8_/SI] [get_pins slice_2/sipo_bit/tmp_reg_13_/SI]     \
[get_pins slice_2/sipo_bit/tmp_reg_3_/SI] [get_pins                            \
slice_2/sipo_bit/tmp_reg_6_/SI] [get_pins slice_2/sipo_bit/tmp_reg_11_/SI]     \
[get_pins slice_2/sipo_bit/rd_reg/SI] [get_pins                                \
slice_2/sipo_bit/tmp_reg_4_/SI] [get_pins slice_2/sipo_bit/tmp_reg_14_/SI]     \
[get_pins slice_2/sipo_bit/rd_addr_reg_1_/SI] [get_pins                        \
slice_2/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                  \
slice_2/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_2/sipo_bit/wr_reg/SI]      \
[get_pins slice_2/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins        \
slice_2/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                  \
slice_2/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                  \
slice_2/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                  \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins                \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins                \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins                \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins                \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins                \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins                \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                 \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                 \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                 \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                 \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                 \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                 \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                 \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins             \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins             \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins             \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins             \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins             \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins             \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins              \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins              \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins              \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins              \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins              \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins              \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins              \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins              \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins              \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins              \
slice_2/piso_bit/temp_reg_14_/SI] [get_pins slice_2/piso_bit/temp_reg_2_/SI]   \
[get_pins slice_2/piso_bit/temp_reg_6_/SI] [get_pins                           \
slice_2/piso_bit/temp_reg_4_/SI] [get_pins slice_2/piso_bit/temp_reg_13_/SI]   \
[get_pins slice_2/piso_bit/temp_reg_10_/SI] [get_pins                          \
slice_2/piso_bit/temp_reg_9_/SI] [get_pins slice_2/piso_bit/temp_reg_5_/SI]    \
[get_pins slice_2/piso_bit/temp_reg_1_/SI] [get_pins                           \
slice_2/piso_bit/temp_reg_7_/SI] [get_pins slice_2/piso_bit/temp_reg_8_/SI]    \
[get_pins slice_2/piso_bit/temp_reg_11_/SI] [get_pins                          \
slice_2/piso_bit/temp_reg_15_/SI] [get_pins slice_2/piso_bit/temp_reg_12_/SI]  \
[get_pins slice_2/piso_bit/dout_reg/SI] [get_pins                              \
slice_2/piso_bit/temp_reg_0_/SI] [get_pins slice_2/piso_bit/temp_reg_3_/SI]    \
[get_pins slice_3/temp_0_reg/SI] [get_pins                                     \
slice_3/lreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_3/lreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_3/hreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_3/hreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_3/sipo_bit/pout_reg_0_/SI] [get_pins slice_3/sipo_bit/addr_reg_1_/SI]    \
[get_pins slice_3/sipo_bit/pout_reg_12_/SI] [get_pins                          \
slice_3/sipo_bit/pout_reg_3_/SI] [get_pins slice_3/sipo_bit/pout_reg_8_/SI]    \
[get_pins slice_3/sipo_bit/pout_reg_11_/SI] [get_pins                          \
slice_3/sipo_bit/pout_reg_1_/SI] [get_pins slice_3/sipo_bit/pout_reg_13_/SI]   \
[get_pins slice_3/sipo_bit/pout_reg_15_/SI] [get_pins                          \
slice_3/sipo_bit/pout_reg_9_/SI] [get_pins slice_3/sipo_bit/pout_reg_6_/SI]    \
[get_pins slice_3/sipo_bit/pout_reg_10_/SI] [get_pins                          \
slice_3/sipo_bit/pout_reg_7_/SI] [get_pins slice_3/sipo_bit/pout_reg_4_/SI]    \
[get_pins slice_3/sipo_bit/addr_reg_0_/SI] [get_pins                           \
slice_3/sipo_bit/pout_reg_14_/SI] [get_pins slice_3/sipo_bit/addr_reg_2_/SI]   \
[get_pins slice_3/sipo_bit/pout_reg_2_/SI] [get_pins                           \
slice_3/sipo_bit/addr_reg_3_/SI] [get_pins slice_3/sipo_bit/pout_reg_5_/SI]    \
[get_pins slice_3/sipo_bit/rd_addr_reg_3_/SI] [get_pins                        \
slice_3/sipo_bit/wr_tmp_reg/SI] [get_pins slice_3/sipo_bit/wr_0_reg/SI]        \
[get_pins slice_3/sipo_bit/wr_addr_reg_1_/SI] [get_pins                        \
slice_3/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_3/sipo_bit/wr_addr_reg_2_/SI] [get_pins slice_3/sipo_bit/tmp_reg_1_/SI]  \
[get_pins slice_3/sipo_bit/tmp_reg_15_/SI] [get_pins                           \
slice_3/sipo_bit/wr_addr_reg_0_/SI] [get_pins slice_3/sipo_bit/tmp_reg_2_/SI]  \
[get_pins slice_3/sipo_bit/tmp_reg_9_/SI] [get_pins                            \
slice_3/sipo_bit/tmp_reg_7_/SI] [get_pins slice_3/sipo_bit/tmp_reg_10_/SI]     \
[get_pins slice_3/sipo_bit/tmp_reg_0_/SI] [get_pins                            \
slice_3/sipo_bit/tmp_reg_12_/SI] [get_pins slice_3/sipo_bit/wr_1_reg/SI]       \
[get_pins slice_3/sipo_bit/tmp_reg_5_/SI] [get_pins                            \
slice_3/sipo_bit/tmp_reg_8_/SI] [get_pins slice_3/sipo_bit/tmp_reg_13_/SI]     \
[get_pins slice_3/sipo_bit/tmp_reg_3_/SI] [get_pins                            \
slice_3/sipo_bit/tmp_reg_6_/SI] [get_pins slice_3/sipo_bit/tmp_reg_11_/SI]     \
[get_pins slice_3/sipo_bit/rd_reg/SI] [get_pins                                \
slice_3/sipo_bit/tmp_reg_4_/SI] [get_pins slice_3/sipo_bit/tmp_reg_14_/SI]     \
[get_pins slice_3/sipo_bit/rd_addr_reg_1_/SI] [get_pins                        \
slice_3/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                  \
slice_3/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_3/sipo_bit/wr_reg/SI]      \
[get_pins slice_3/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins        \
slice_3/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                  \
slice_3/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                  \
slice_3/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                  \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins                \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins                \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins                \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins                \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins                \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins                \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                 \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                 \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                 \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                 \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                 \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                 \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                 \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins             \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins             \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins             \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins             \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins             \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins             \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins              \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins              \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins              \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins              \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins              \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins              \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins              \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins              \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins              \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins              \
slice_3/piso_bit/temp_reg_14_/SI] [get_pins slice_3/piso_bit/temp_reg_2_/SI]   \
[get_pins slice_3/piso_bit/temp_reg_6_/SI] [get_pins                           \
slice_3/piso_bit/temp_reg_4_/SI] [get_pins slice_3/piso_bit/temp_reg_13_/SI]   \
[get_pins slice_3/piso_bit/temp_reg_10_/SI] [get_pins                          \
slice_3/piso_bit/temp_reg_9_/SI] [get_pins slice_3/piso_bit/temp_reg_5_/SI]    \
[get_pins slice_3/piso_bit/temp_reg_1_/SI] [get_pins                           \
slice_3/piso_bit/temp_reg_7_/SI] [get_pins slice_3/piso_bit/temp_reg_8_/SI]    \
[get_pins slice_3/piso_bit/temp_reg_11_/SI] [get_pins                          \
slice_3/piso_bit/temp_reg_15_/SI] [get_pins slice_3/piso_bit/temp_reg_12_/SI]  \
[get_pins slice_3/piso_bit/dout_reg/SI] [get_pins                              \
slice_3/piso_bit/temp_reg_0_/SI] [get_pins slice_3/piso_bit/temp_reg_3_/SI]    \
[get_pins slice_4/temp_0_reg/SI] [get_pins                                     \
slice_4/lreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_4/lreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_4/hreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_4/hreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_4/sipo_bit/pout_reg_0_/SI] [get_pins slice_4/sipo_bit/addr_reg_1_/SI]    \
[get_pins slice_4/sipo_bit/pout_reg_12_/SI] [get_pins                          \
slice_4/sipo_bit/pout_reg_3_/SI] [get_pins slice_4/sipo_bit/pout_reg_8_/SI]    \
[get_pins slice_4/sipo_bit/pout_reg_11_/SI] [get_pins                          \
slice_4/sipo_bit/pout_reg_1_/SI] [get_pins slice_4/sipo_bit/pout_reg_13_/SI]   \
[get_pins slice_4/sipo_bit/pout_reg_15_/SI] [get_pins                          \
slice_4/sipo_bit/pout_reg_9_/SI] [get_pins slice_4/sipo_bit/pout_reg_6_/SI]    \
[get_pins slice_4/sipo_bit/pout_reg_10_/SI] [get_pins                          \
slice_4/sipo_bit/pout_reg_7_/SI] [get_pins slice_4/sipo_bit/pout_reg_4_/SI]    \
[get_pins slice_4/sipo_bit/addr_reg_0_/SI] [get_pins                           \
slice_4/sipo_bit/pout_reg_14_/SI] [get_pins slice_4/sipo_bit/addr_reg_2_/SI]   \
[get_pins slice_4/sipo_bit/pout_reg_2_/SI] [get_pins                           \
slice_4/sipo_bit/addr_reg_3_/SI] [get_pins slice_4/sipo_bit/pout_reg_5_/SI]    \
[get_pins slice_4/sipo_bit/rd_addr_reg_3_/SI] [get_pins                        \
slice_4/sipo_bit/wr_tmp_reg/SI] [get_pins slice_4/sipo_bit/wr_0_reg/SI]        \
[get_pins slice_4/sipo_bit/wr_addr_reg_1_/SI] [get_pins                        \
slice_4/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_4/sipo_bit/wr_addr_reg_2_/SI] [get_pins slice_4/sipo_bit/tmp_reg_1_/SI]  \
[get_pins slice_4/sipo_bit/tmp_reg_15_/SI] [get_pins                           \
slice_4/sipo_bit/wr_addr_reg_0_/SI] [get_pins slice_4/sipo_bit/tmp_reg_2_/SI]  \
[get_pins slice_4/sipo_bit/tmp_reg_9_/SI] [get_pins                            \
slice_4/sipo_bit/tmp_reg_7_/SI] [get_pins slice_4/sipo_bit/tmp_reg_10_/SI]     \
[get_pins slice_4/sipo_bit/tmp_reg_0_/SI] [get_pins                            \
slice_4/sipo_bit/tmp_reg_12_/SI] [get_pins slice_4/sipo_bit/wr_1_reg/SI]       \
[get_pins slice_4/sipo_bit/tmp_reg_5_/SI] [get_pins                            \
slice_4/sipo_bit/tmp_reg_8_/SI] [get_pins slice_4/sipo_bit/tmp_reg_13_/SI]     \
[get_pins slice_4/sipo_bit/tmp_reg_3_/SI] [get_pins                            \
slice_4/sipo_bit/tmp_reg_6_/SI] [get_pins slice_4/sipo_bit/tmp_reg_11_/SI]     \
[get_pins slice_4/sipo_bit/rd_reg/SI] [get_pins                                \
slice_4/sipo_bit/tmp_reg_4_/SI] [get_pins slice_4/sipo_bit/tmp_reg_14_/SI]     \
[get_pins slice_4/sipo_bit/rd_addr_reg_1_/SI] [get_pins                        \
slice_4/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                  \
slice_4/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_4/sipo_bit/wr_reg/SI]      \
[get_pins slice_4/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins        \
slice_4/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                  \
slice_4/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                  \
slice_4/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                  \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins                \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins                \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins                \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins                \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins                \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins                \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                 \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                 \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                 \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                 \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                 \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                 \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                 \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins             \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins             \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins             \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins             \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins             \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins             \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins              \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins              \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins              \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins              \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins              \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins              \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins              \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins              \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins              \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins              \
slice_4/piso_bit/temp_reg_14_/SI] [get_pins slice_4/piso_bit/temp_reg_2_/SI]   \
[get_pins slice_4/piso_bit/temp_reg_6_/SI] [get_pins                           \
slice_4/piso_bit/temp_reg_4_/SI] [get_pins slice_4/piso_bit/temp_reg_13_/SI]   \
[get_pins slice_4/piso_bit/temp_reg_10_/SI] [get_pins                          \
slice_4/piso_bit/temp_reg_9_/SI] [get_pins slice_4/piso_bit/temp_reg_5_/SI]    \
[get_pins slice_4/piso_bit/temp_reg_1_/SI] [get_pins                           \
slice_4/piso_bit/temp_reg_7_/SI] [get_pins slice_4/piso_bit/temp_reg_8_/SI]    \
[get_pins slice_4/piso_bit/temp_reg_11_/SI] [get_pins                          \
slice_4/piso_bit/temp_reg_15_/SI] [get_pins slice_4/piso_bit/temp_reg_12_/SI]  \
[get_pins slice_4/piso_bit/dout_reg/SI] [get_pins                              \
slice_4/piso_bit/temp_reg_0_/SI] [get_pins slice_4/piso_bit/temp_reg_3_/SI]    \
[get_pins slice_5/temp_0_reg/SI] [get_pins                                     \
slice_5/lreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_5/lreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_5/hreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_5/hreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_5/sipo_bit/pout_reg_0_/SI] [get_pins slice_5/sipo_bit/addr_reg_1_/SI]    \
[get_pins slice_5/sipo_bit/pout_reg_12_/SI] [get_pins                          \
slice_5/sipo_bit/pout_reg_3_/SI] [get_pins slice_5/sipo_bit/pout_reg_8_/SI]    \
[get_pins slice_5/sipo_bit/pout_reg_11_/SI] [get_pins                          \
slice_5/sipo_bit/pout_reg_1_/SI] [get_pins slice_5/sipo_bit/pout_reg_13_/SI]   \
[get_pins slice_5/sipo_bit/pout_reg_15_/SI] [get_pins                          \
slice_5/sipo_bit/pout_reg_9_/SI] [get_pins slice_5/sipo_bit/pout_reg_6_/SI]    \
[get_pins slice_5/sipo_bit/pout_reg_10_/SI] [get_pins                          \
slice_5/sipo_bit/pout_reg_7_/SI] [get_pins slice_5/sipo_bit/pout_reg_4_/SI]    \
[get_pins slice_5/sipo_bit/addr_reg_0_/SI] [get_pins                           \
slice_5/sipo_bit/pout_reg_14_/SI] [get_pins slice_5/sipo_bit/addr_reg_2_/SI]   \
[get_pins slice_5/sipo_bit/pout_reg_2_/SI] [get_pins                           \
slice_5/sipo_bit/addr_reg_3_/SI] [get_pins slice_5/sipo_bit/pout_reg_5_/SI]    \
[get_pins slice_5/sipo_bit/rd_addr_reg_3_/SI] [get_pins                        \
slice_5/sipo_bit/wr_tmp_reg/SI] [get_pins slice_5/sipo_bit/wr_0_reg/SI]        \
[get_pins slice_5/sipo_bit/wr_addr_reg_1_/SI] [get_pins                        \
slice_5/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_5/sipo_bit/wr_addr_reg_2_/SI] [get_pins slice_5/sipo_bit/tmp_reg_1_/SI]  \
[get_pins slice_5/sipo_bit/tmp_reg_15_/SI] [get_pins                           \
slice_5/sipo_bit/wr_addr_reg_0_/SI] [get_pins slice_5/sipo_bit/tmp_reg_2_/SI]  \
[get_pins slice_5/sipo_bit/tmp_reg_9_/SI] [get_pins                            \
slice_5/sipo_bit/tmp_reg_7_/SI] [get_pins slice_5/sipo_bit/tmp_reg_10_/SI]     \
[get_pins slice_5/sipo_bit/tmp_reg_0_/SI] [get_pins                            \
slice_5/sipo_bit/tmp_reg_12_/SI] [get_pins slice_5/sipo_bit/wr_1_reg/SI]       \
[get_pins slice_5/sipo_bit/tmp_reg_5_/SI] [get_pins                            \
slice_5/sipo_bit/tmp_reg_8_/SI] [get_pins slice_5/sipo_bit/tmp_reg_13_/SI]     \
[get_pins slice_5/sipo_bit/tmp_reg_3_/SI] [get_pins                            \
slice_5/sipo_bit/tmp_reg_6_/SI] [get_pins slice_5/sipo_bit/tmp_reg_11_/SI]     \
[get_pins slice_5/sipo_bit/rd_reg/SI] [get_pins                                \
slice_5/sipo_bit/tmp_reg_4_/SI] [get_pins slice_5/sipo_bit/tmp_reg_14_/SI]     \
[get_pins slice_5/sipo_bit/rd_addr_reg_1_/SI] [get_pins                        \
slice_5/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                  \
slice_5/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_5/sipo_bit/wr_reg/SI]      \
[get_pins slice_5/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins        \
slice_5/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                  \
slice_5/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                  \
slice_5/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                  \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins                \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins                \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins                \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins                \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins                \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins                \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                 \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                 \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                 \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                 \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                 \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                 \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                 \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins             \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins             \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins             \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins             \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins             \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins             \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins              \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins              \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins              \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins              \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins              \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins              \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins              \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins              \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins              \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins              \
slice_5/piso_bit/temp_reg_14_/SI] [get_pins slice_5/piso_bit/temp_reg_2_/SI]   \
[get_pins slice_5/piso_bit/temp_reg_6_/SI] [get_pins                           \
slice_5/piso_bit/temp_reg_4_/SI] [get_pins slice_5/piso_bit/temp_reg_13_/SI]   \
[get_pins slice_5/piso_bit/temp_reg_10_/SI] [get_pins                          \
slice_5/piso_bit/temp_reg_9_/SI] [get_pins slice_5/piso_bit/temp_reg_5_/SI]    \
[get_pins slice_5/piso_bit/temp_reg_1_/SI] [get_pins                           \
slice_5/piso_bit/temp_reg_7_/SI] [get_pins slice_5/piso_bit/temp_reg_8_/SI]    \
[get_pins slice_5/piso_bit/temp_reg_11_/SI] [get_pins                          \
slice_5/piso_bit/temp_reg_15_/SI] [get_pins slice_5/piso_bit/temp_reg_12_/SI]  \
[get_pins slice_5/piso_bit/dout_reg/SI] [get_pins                              \
slice_5/piso_bit/temp_reg_0_/SI] [get_pins slice_5/piso_bit/temp_reg_3_/SI]    \
[get_pins slice_6/temp_0_reg/SI] [get_pins                                     \
slice_6/lreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_6/lreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_6/hreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_6/hreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_6/sipo_bit/pout_reg_0_/SI] [get_pins slice_6/sipo_bit/addr_reg_1_/SI]    \
[get_pins slice_6/sipo_bit/pout_reg_12_/SI] [get_pins                          \
slice_6/sipo_bit/pout_reg_3_/SI] [get_pins slice_6/sipo_bit/pout_reg_8_/SI]    \
[get_pins slice_6/sipo_bit/pout_reg_11_/SI] [get_pins                          \
slice_6/sipo_bit/pout_reg_1_/SI] [get_pins slice_6/sipo_bit/pout_reg_13_/SI]   \
[get_pins slice_6/sipo_bit/pout_reg_15_/SI] [get_pins                          \
slice_6/sipo_bit/pout_reg_9_/SI] [get_pins slice_6/sipo_bit/pout_reg_6_/SI]    \
[get_pins slice_6/sipo_bit/pout_reg_10_/SI] [get_pins                          \
slice_6/sipo_bit/pout_reg_7_/SI] [get_pins slice_6/sipo_bit/pout_reg_4_/SI]    \
[get_pins slice_6/sipo_bit/addr_reg_0_/SI] [get_pins                           \
slice_6/sipo_bit/pout_reg_14_/SI] [get_pins slice_6/sipo_bit/addr_reg_2_/SI]   \
[get_pins slice_6/sipo_bit/pout_reg_2_/SI] [get_pins                           \
slice_6/sipo_bit/addr_reg_3_/SI] [get_pins slice_6/sipo_bit/pout_reg_5_/SI]    \
[get_pins slice_6/sipo_bit/rd_addr_reg_3_/SI] [get_pins                        \
slice_6/sipo_bit/wr_tmp_reg/SI] [get_pins slice_6/sipo_bit/wr_0_reg/SI]        \
[get_pins slice_6/sipo_bit/wr_addr_reg_1_/SI] [get_pins                        \
slice_6/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_6/sipo_bit/wr_addr_reg_2_/SI] [get_pins slice_6/sipo_bit/tmp_reg_1_/SI]  \
[get_pins slice_6/sipo_bit/tmp_reg_15_/SI] [get_pins                           \
slice_6/sipo_bit/wr_addr_reg_0_/SI] [get_pins slice_6/sipo_bit/tmp_reg_2_/SI]  \
[get_pins slice_6/sipo_bit/tmp_reg_9_/SI] [get_pins                            \
slice_6/sipo_bit/tmp_reg_7_/SI] [get_pins slice_6/sipo_bit/tmp_reg_10_/SI]     \
[get_pins slice_6/sipo_bit/tmp_reg_0_/SI] [get_pins                            \
slice_6/sipo_bit/tmp_reg_12_/SI] [get_pins slice_6/sipo_bit/wr_1_reg/SI]       \
[get_pins slice_6/sipo_bit/tmp_reg_5_/SI] [get_pins                            \
slice_6/sipo_bit/tmp_reg_8_/SI] [get_pins slice_6/sipo_bit/tmp_reg_13_/SI]     \
[get_pins slice_6/sipo_bit/tmp_reg_3_/SI] [get_pins                            \
slice_6/sipo_bit/tmp_reg_6_/SI] [get_pins slice_6/sipo_bit/tmp_reg_11_/SI]     \
[get_pins slice_6/sipo_bit/rd_reg/SI] [get_pins                                \
slice_6/sipo_bit/tmp_reg_4_/SI] [get_pins slice_6/sipo_bit/tmp_reg_14_/SI]     \
[get_pins slice_6/sipo_bit/rd_addr_reg_1_/SI] [get_pins                        \
slice_6/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                  \
slice_6/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_6/sipo_bit/wr_reg/SI]      \
[get_pins slice_6/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins        \
slice_6/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                  \
slice_6/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                  \
slice_6/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                  \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins                \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins                \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins                \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins                \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins                \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins                \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                 \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                 \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                 \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                 \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                 \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                 \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                 \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins             \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins             \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins             \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins             \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins             \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins             \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins              \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins              \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins              \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins              \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins              \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins              \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins              \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins              \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins              \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins              \
slice_6/piso_bit/temp_reg_14_/SI] [get_pins slice_6/piso_bit/temp_reg_2_/SI]   \
[get_pins slice_6/piso_bit/temp_reg_6_/SI] [get_pins                           \
slice_6/piso_bit/temp_reg_4_/SI] [get_pins slice_6/piso_bit/temp_reg_13_/SI]   \
[get_pins slice_6/piso_bit/temp_reg_10_/SI] [get_pins                          \
slice_6/piso_bit/temp_reg_9_/SI] [get_pins slice_6/piso_bit/temp_reg_5_/SI]    \
[get_pins slice_6/piso_bit/temp_reg_1_/SI] [get_pins                           \
slice_6/piso_bit/temp_reg_7_/SI] [get_pins slice_6/piso_bit/temp_reg_8_/SI]    \
[get_pins slice_6/piso_bit/temp_reg_11_/SI] [get_pins                          \
slice_6/piso_bit/temp_reg_15_/SI] [get_pins slice_6/piso_bit/temp_reg_12_/SI]  \
[get_pins slice_6/piso_bit/dout_reg/SI] [get_pins                              \
slice_6/piso_bit/temp_reg_0_/SI] [get_pins slice_6/piso_bit/temp_reg_3_/SI]    \
[get_pins slice_7/temp_0_reg/SI] [get_pins                                     \
slice_7/lreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_7/lreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_7/hreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_7/hreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_7/sipo_bit/pout_reg_0_/SI] [get_pins slice_7/sipo_bit/addr_reg_1_/SI]    \
[get_pins slice_7/sipo_bit/pout_reg_12_/SI] [get_pins                          \
slice_7/sipo_bit/pout_reg_3_/SI] [get_pins slice_7/sipo_bit/pout_reg_8_/SI]    \
[get_pins slice_7/sipo_bit/pout_reg_11_/SI] [get_pins                          \
slice_7/sipo_bit/pout_reg_1_/SI] [get_pins slice_7/sipo_bit/pout_reg_13_/SI]   \
[get_pins slice_7/sipo_bit/pout_reg_15_/SI] [get_pins                          \
slice_7/sipo_bit/pout_reg_9_/SI] [get_pins slice_7/sipo_bit/pout_reg_6_/SI]    \
[get_pins slice_7/sipo_bit/pout_reg_10_/SI] [get_pins                          \
slice_7/sipo_bit/pout_reg_7_/SI] [get_pins slice_7/sipo_bit/pout_reg_4_/SI]    \
[get_pins slice_7/sipo_bit/addr_reg_0_/SI] [get_pins                           \
slice_7/sipo_bit/pout_reg_14_/SI] [get_pins slice_7/sipo_bit/addr_reg_2_/SI]   \
[get_pins slice_7/sipo_bit/pout_reg_2_/SI] [get_pins                           \
slice_7/sipo_bit/addr_reg_3_/SI] [get_pins slice_7/sipo_bit/pout_reg_5_/SI]    \
[get_pins slice_7/sipo_bit/rd_addr_reg_3_/SI] [get_pins                        \
slice_7/sipo_bit/wr_tmp_reg/SI] [get_pins slice_7/sipo_bit/wr_0_reg/SI]        \
[get_pins slice_7/sipo_bit/wr_addr_reg_1_/SI] [get_pins                        \
slice_7/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_7/sipo_bit/wr_addr_reg_2_/SI] [get_pins slice_7/sipo_bit/tmp_reg_1_/SI]  \
[get_pins slice_7/sipo_bit/tmp_reg_15_/SI] [get_pins                           \
slice_7/sipo_bit/wr_addr_reg_0_/SI] [get_pins slice_7/sipo_bit/tmp_reg_2_/SI]  \
[get_pins slice_7/sipo_bit/tmp_reg_9_/SI] [get_pins                            \
slice_7/sipo_bit/tmp_reg_7_/SI] [get_pins slice_7/sipo_bit/tmp_reg_10_/SI]     \
[get_pins slice_7/sipo_bit/tmp_reg_0_/SI] [get_pins                            \
slice_7/sipo_bit/tmp_reg_12_/SI] [get_pins slice_7/sipo_bit/wr_1_reg/SI]       \
[get_pins slice_7/sipo_bit/tmp_reg_5_/SI] [get_pins                            \
slice_7/sipo_bit/tmp_reg_8_/SI] [get_pins slice_7/sipo_bit/tmp_reg_13_/SI]     \
[get_pins slice_7/sipo_bit/tmp_reg_3_/SI] [get_pins                            \
slice_7/sipo_bit/tmp_reg_6_/SI] [get_pins slice_7/sipo_bit/tmp_reg_11_/SI]     \
[get_pins slice_7/sipo_bit/rd_reg/SI] [get_pins                                \
slice_7/sipo_bit/tmp_reg_4_/SI] [get_pins slice_7/sipo_bit/tmp_reg_14_/SI]     \
[get_pins slice_7/sipo_bit/rd_addr_reg_1_/SI] [get_pins                        \
slice_7/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                  \
slice_7/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_7/sipo_bit/wr_reg/SI]      \
[get_pins slice_7/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins        \
slice_7/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                  \
slice_7/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                  \
slice_7/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                  \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins                \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins                \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins                \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins                \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins                \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins                \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                 \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                 \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                 \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                 \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                 \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                 \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                 \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins             \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins             \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins             \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins             \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins             \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins             \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins              \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins              \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins              \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins              \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins              \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins              \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins              \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins              \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins              \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins              \
slice_7/piso_bit/temp_reg_14_/SI] [get_pins slice_7/piso_bit/temp_reg_2_/SI]   \
[get_pins slice_7/piso_bit/temp_reg_6_/SI] [get_pins                           \
slice_7/piso_bit/temp_reg_4_/SI] [get_pins slice_7/piso_bit/temp_reg_13_/SI]   \
[get_pins slice_7/piso_bit/temp_reg_10_/SI] [get_pins                          \
slice_7/piso_bit/temp_reg_9_/SI] [get_pins slice_7/piso_bit/temp_reg_5_/SI]    \
[get_pins slice_7/piso_bit/temp_reg_1_/SI] [get_pins                           \
slice_7/piso_bit/temp_reg_7_/SI] [get_pins slice_7/piso_bit/temp_reg_8_/SI]    \
[get_pins slice_7/piso_bit/temp_reg_11_/SI] [get_pins                          \
slice_7/piso_bit/temp_reg_15_/SI] [get_pins slice_7/piso_bit/temp_reg_12_/SI]  \
[get_pins slice_7/piso_bit/dout_reg/SI] [get_pins                              \
slice_7/piso_bit/temp_reg_0_/SI] [get_pins slice_7/piso_bit/temp_reg_3_/SI]    \
[get_pins slice_8/temp_0_reg/SI] [get_pins                                     \
slice_8/lreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_8/lreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_8/hreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_8/hreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_8/sipo_bit/pout_reg_0_/SI] [get_pins slice_8/sipo_bit/addr_reg_1_/SI]    \
[get_pins slice_8/sipo_bit/pout_reg_12_/SI] [get_pins                          \
slice_8/sipo_bit/pout_reg_3_/SI] [get_pins slice_8/sipo_bit/pout_reg_8_/SI]    \
[get_pins slice_8/sipo_bit/pout_reg_11_/SI] [get_pins                          \
slice_8/sipo_bit/pout_reg_1_/SI] [get_pins slice_8/sipo_bit/pout_reg_13_/SI]   \
[get_pins slice_8/sipo_bit/pout_reg_15_/SI] [get_pins                          \
slice_8/sipo_bit/pout_reg_9_/SI] [get_pins slice_8/sipo_bit/pout_reg_6_/SI]    \
[get_pins slice_8/sipo_bit/pout_reg_10_/SI] [get_pins                          \
slice_8/sipo_bit/pout_reg_7_/SI] [get_pins slice_8/sipo_bit/pout_reg_4_/SI]    \
[get_pins slice_8/sipo_bit/addr_reg_0_/SI] [get_pins                           \
slice_8/sipo_bit/pout_reg_14_/SI] [get_pins slice_8/sipo_bit/addr_reg_2_/SI]   \
[get_pins slice_8/sipo_bit/pout_reg_2_/SI] [get_pins                           \
slice_8/sipo_bit/addr_reg_3_/SI] [get_pins slice_8/sipo_bit/pout_reg_5_/SI]    \
[get_pins slice_8/sipo_bit/rd_addr_reg_3_/SI] [get_pins                        \
slice_8/sipo_bit/wr_tmp_reg/SI] [get_pins slice_8/sipo_bit/wr_0_reg/SI]        \
[get_pins slice_8/sipo_bit/wr_addr_reg_1_/SI] [get_pins                        \
slice_8/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_8/sipo_bit/wr_addr_reg_2_/SI] [get_pins slice_8/sipo_bit/tmp_reg_1_/SI]  \
[get_pins slice_8/sipo_bit/tmp_reg_15_/SI] [get_pins                           \
slice_8/sipo_bit/wr_addr_reg_0_/SI] [get_pins slice_8/sipo_bit/tmp_reg_2_/SI]  \
[get_pins slice_8/sipo_bit/tmp_reg_9_/SI] [get_pins                            \
slice_8/sipo_bit/tmp_reg_7_/SI] [get_pins slice_8/sipo_bit/tmp_reg_10_/SI]     \
[get_pins slice_8/sipo_bit/tmp_reg_0_/SI] [get_pins                            \
slice_8/sipo_bit/tmp_reg_12_/SI] [get_pins slice_8/sipo_bit/wr_1_reg/SI]       \
[get_pins slice_8/sipo_bit/tmp_reg_5_/SI] [get_pins                            \
slice_8/sipo_bit/tmp_reg_8_/SI] [get_pins slice_8/sipo_bit/tmp_reg_13_/SI]     \
[get_pins slice_8/sipo_bit/tmp_reg_3_/SI] [get_pins                            \
slice_8/sipo_bit/tmp_reg_6_/SI] [get_pins slice_8/sipo_bit/tmp_reg_11_/SI]     \
[get_pins slice_8/sipo_bit/rd_reg/SI] [get_pins                                \
slice_8/sipo_bit/tmp_reg_4_/SI] [get_pins slice_8/sipo_bit/tmp_reg_14_/SI]     \
[get_pins slice_8/sipo_bit/rd_addr_reg_1_/SI] [get_pins                        \
slice_8/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                  \
slice_8/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_8/sipo_bit/wr_reg/SI]      \
[get_pins slice_8/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins        \
slice_8/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                  \
slice_8/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                  \
slice_8/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                  \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins                \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins                \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins                \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins                \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins                \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins                \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                 \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                 \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                 \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                 \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                 \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                 \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                 \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins             \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins             \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins             \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins             \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins             \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins             \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins              \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins              \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins              \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins              \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins              \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins              \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins              \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins              \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins              \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins              \
slice_8/piso_bit/temp_reg_14_/SI] [get_pins slice_8/piso_bit/temp_reg_2_/SI]   \
[get_pins slice_8/piso_bit/temp_reg_6_/SI] [get_pins                           \
slice_8/piso_bit/temp_reg_4_/SI] [get_pins slice_8/piso_bit/temp_reg_13_/SI]   \
[get_pins slice_8/piso_bit/temp_reg_10_/SI] [get_pins                          \
slice_8/piso_bit/temp_reg_9_/SI] [get_pins slice_8/piso_bit/temp_reg_5_/SI]    \
[get_pins slice_8/piso_bit/temp_reg_1_/SI] [get_pins                           \
slice_8/piso_bit/temp_reg_7_/SI] [get_pins slice_8/piso_bit/temp_reg_8_/SI]    \
[get_pins slice_8/piso_bit/temp_reg_11_/SI] [get_pins                          \
slice_8/piso_bit/temp_reg_15_/SI] [get_pins slice_8/piso_bit/temp_reg_12_/SI]  \
[get_pins slice_8/piso_bit/dout_reg/SI] [get_pins                              \
slice_8/piso_bit/temp_reg_0_/SI] [get_pins slice_8/piso_bit/temp_reg_3_/SI]    \
[get_pins slice_9/temp_0_reg/SI] [get_pins                                     \
slice_9/lreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_9/lreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_9/hreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_9/hreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_9/sipo_bit/pout_reg_0_/SI] [get_pins slice_9/sipo_bit/addr_reg_1_/SI]    \
[get_pins slice_9/sipo_bit/pout_reg_12_/SI] [get_pins                          \
slice_9/sipo_bit/pout_reg_3_/SI] [get_pins slice_9/sipo_bit/pout_reg_8_/SI]    \
[get_pins slice_9/sipo_bit/pout_reg_11_/SI] [get_pins                          \
slice_9/sipo_bit/pout_reg_1_/SI] [get_pins slice_9/sipo_bit/pout_reg_13_/SI]   \
[get_pins slice_9/sipo_bit/pout_reg_15_/SI] [get_pins                          \
slice_9/sipo_bit/pout_reg_9_/SI] [get_pins slice_9/sipo_bit/pout_reg_6_/SI]    \
[get_pins slice_9/sipo_bit/pout_reg_10_/SI] [get_pins                          \
slice_9/sipo_bit/pout_reg_7_/SI] [get_pins slice_9/sipo_bit/pout_reg_4_/SI]    \
[get_pins slice_9/sipo_bit/addr_reg_0_/SI] [get_pins                           \
slice_9/sipo_bit/pout_reg_14_/SI] [get_pins slice_9/sipo_bit/addr_reg_2_/SI]   \
[get_pins slice_9/sipo_bit/pout_reg_2_/SI] [get_pins                           \
slice_9/sipo_bit/addr_reg_3_/SI] [get_pins slice_9/sipo_bit/pout_reg_5_/SI]    \
[get_pins slice_9/sipo_bit/rd_addr_reg_3_/SI] [get_pins                        \
slice_9/sipo_bit/wr_tmp_reg/SI] [get_pins slice_9/sipo_bit/wr_0_reg/SI]        \
[get_pins slice_9/sipo_bit/wr_addr_reg_1_/SI] [get_pins                        \
slice_9/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_9/sipo_bit/wr_addr_reg_2_/SI] [get_pins slice_9/sipo_bit/tmp_reg_1_/SI]  \
[get_pins slice_9/sipo_bit/tmp_reg_15_/SI] [get_pins                           \
slice_9/sipo_bit/wr_addr_reg_0_/SI] [get_pins slice_9/sipo_bit/tmp_reg_2_/SI]  \
[get_pins slice_9/sipo_bit/tmp_reg_9_/SI] [get_pins                            \
slice_9/sipo_bit/tmp_reg_7_/SI] [get_pins slice_9/sipo_bit/tmp_reg_10_/SI]     \
[get_pins slice_9/sipo_bit/tmp_reg_0_/SI] [get_pins                            \
slice_9/sipo_bit/tmp_reg_12_/SI] [get_pins slice_9/sipo_bit/wr_1_reg/SI]       \
[get_pins slice_9/sipo_bit/tmp_reg_5_/SI] [get_pins                            \
slice_9/sipo_bit/tmp_reg_8_/SI] [get_pins slice_9/sipo_bit/tmp_reg_13_/SI]     \
[get_pins slice_9/sipo_bit/tmp_reg_3_/SI] [get_pins                            \
slice_9/sipo_bit/tmp_reg_6_/SI] [get_pins slice_9/sipo_bit/tmp_reg_11_/SI]     \
[get_pins slice_9/sipo_bit/rd_reg/SI] [get_pins                                \
slice_9/sipo_bit/tmp_reg_4_/SI] [get_pins slice_9/sipo_bit/tmp_reg_14_/SI]     \
[get_pins slice_9/sipo_bit/rd_addr_reg_1_/SI] [get_pins                        \
slice_9/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                  \
slice_9/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_9/sipo_bit/wr_reg/SI]      \
[get_pins slice_9/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins        \
slice_9/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                  \
slice_9/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                  \
slice_9/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                  \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins                \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins                \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins                \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins                \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins                \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins                \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                 \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                 \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                 \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                 \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                 \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                 \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                 \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins             \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins             \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins             \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins             \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins             \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins             \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins              \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins              \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins              \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins              \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins              \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins              \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins              \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins              \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins              \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins              \
slice_9/piso_bit/temp_reg_14_/SI] [get_pins slice_9/piso_bit/temp_reg_2_/SI]   \
[get_pins slice_9/piso_bit/temp_reg_6_/SI] [get_pins                           \
slice_9/piso_bit/temp_reg_4_/SI] [get_pins slice_9/piso_bit/temp_reg_13_/SI]   \
[get_pins slice_9/piso_bit/temp_reg_10_/SI] [get_pins                          \
slice_9/piso_bit/temp_reg_9_/SI] [get_pins slice_9/piso_bit/temp_reg_5_/SI]    \
[get_pins slice_9/piso_bit/temp_reg_1_/SI] [get_pins                           \
slice_9/piso_bit/temp_reg_7_/SI] [get_pins slice_9/piso_bit/temp_reg_8_/SI]    \
[get_pins slice_9/piso_bit/temp_reg_11_/SI] [get_pins                          \
slice_9/piso_bit/temp_reg_15_/SI] [get_pins slice_9/piso_bit/temp_reg_12_/SI]  \
[get_pins slice_9/piso_bit/dout_reg/SI] [get_pins                              \
slice_9/piso_bit/temp_reg_0_/SI] [get_pins slice_9/piso_bit/temp_reg_3_/SI]    \
[get_pins slice_10/temp_0_reg/SI] [get_pins                                    \
slice_10/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_10/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_10/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_10/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_10/sipo_bit/pout_reg_0_/SI] [get_pins slice_10/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_10/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_10/sipo_bit/pout_reg_3_/SI] [get_pins slice_10/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_10/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_10/sipo_bit/pout_reg_1_/SI] [get_pins slice_10/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_10/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_10/sipo_bit/pout_reg_9_/SI] [get_pins slice_10/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_10/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_10/sipo_bit/pout_reg_7_/SI] [get_pins slice_10/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_10/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_10/sipo_bit/pout_reg_14_/SI] [get_pins slice_10/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_10/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_10/sipo_bit/addr_reg_3_/SI] [get_pins slice_10/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_10/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_10/sipo_bit/wr_tmp_reg/SI] [get_pins slice_10/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_10/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_10/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_10/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_10/sipo_bit/tmp_reg_1_/SI] [get_pins slice_10/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_10/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_10/sipo_bit/tmp_reg_2_/SI] [get_pins slice_10/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_10/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_10/sipo_bit/tmp_reg_10_/SI] [get_pins slice_10/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_10/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_10/sipo_bit/wr_1_reg/SI] [get_pins slice_10/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_10/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_10/sipo_bit/tmp_reg_13_/SI] [get_pins slice_10/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_10/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_10/sipo_bit/tmp_reg_11_/SI] [get_pins slice_10/sipo_bit/rd_reg/SI]       \
[get_pins slice_10/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_10/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_10/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_10/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_10/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_10/sipo_bit/wr_reg/SI]    \
[get_pins slice_10/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_10/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_10/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_10/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_10/piso_bit/temp_reg_14_/SI] [get_pins slice_10/piso_bit/temp_reg_2_/SI] \
[get_pins slice_10/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_10/piso_bit/temp_reg_4_/SI] [get_pins slice_10/piso_bit/temp_reg_13_/SI] \
[get_pins slice_10/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_10/piso_bit/temp_reg_9_/SI] [get_pins slice_10/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_10/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_10/piso_bit/temp_reg_7_/SI] [get_pins slice_10/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_10/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_10/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_10/piso_bit/temp_reg_12_/SI] [get_pins slice_10/piso_bit/dout_reg/SI]    \
[get_pins slice_10/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_10/piso_bit/temp_reg_3_/SI] [get_pins slice_11/temp_0_reg/SI] [get_pins  \
slice_11/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_11/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_11/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_11/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_11/sipo_bit/pout_reg_0_/SI] [get_pins slice_11/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_11/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_11/sipo_bit/pout_reg_3_/SI] [get_pins slice_11/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_11/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_11/sipo_bit/pout_reg_1_/SI] [get_pins slice_11/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_11/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_11/sipo_bit/pout_reg_9_/SI] [get_pins slice_11/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_11/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_11/sipo_bit/pout_reg_7_/SI] [get_pins slice_11/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_11/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_11/sipo_bit/pout_reg_14_/SI] [get_pins slice_11/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_11/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_11/sipo_bit/addr_reg_3_/SI] [get_pins slice_11/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_11/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_11/sipo_bit/wr_tmp_reg/SI] [get_pins slice_11/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_11/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_11/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_11/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_11/sipo_bit/tmp_reg_1_/SI] [get_pins slice_11/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_11/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_11/sipo_bit/tmp_reg_2_/SI] [get_pins slice_11/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_11/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_11/sipo_bit/tmp_reg_10_/SI] [get_pins slice_11/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_11/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_11/sipo_bit/wr_1_reg/SI] [get_pins slice_11/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_11/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_11/sipo_bit/tmp_reg_13_/SI] [get_pins slice_11/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_11/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_11/sipo_bit/tmp_reg_11_/SI] [get_pins slice_11/sipo_bit/rd_reg/SI]       \
[get_pins slice_11/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_11/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_11/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_11/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_11/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_11/sipo_bit/wr_reg/SI]    \
[get_pins slice_11/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_11/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_11/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_11/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_11/piso_bit/temp_reg_14_/SI] [get_pins slice_11/piso_bit/temp_reg_2_/SI] \
[get_pins slice_11/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_11/piso_bit/temp_reg_4_/SI] [get_pins slice_11/piso_bit/temp_reg_13_/SI] \
[get_pins slice_11/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_11/piso_bit/temp_reg_9_/SI] [get_pins slice_11/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_11/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_11/piso_bit/temp_reg_7_/SI] [get_pins slice_11/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_11/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_11/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_11/piso_bit/temp_reg_12_/SI] [get_pins slice_11/piso_bit/dout_reg/SI]    \
[get_pins slice_11/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_11/piso_bit/temp_reg_3_/SI] [get_pins slice_12/temp_0_reg/SI] [get_pins  \
slice_12/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_12/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_12/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_12/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_12/sipo_bit/pout_reg_0_/SI] [get_pins slice_12/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_12/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_12/sipo_bit/pout_reg_3_/SI] [get_pins slice_12/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_12/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_12/sipo_bit/pout_reg_1_/SI] [get_pins slice_12/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_12/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_12/sipo_bit/pout_reg_9_/SI] [get_pins slice_12/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_12/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_12/sipo_bit/pout_reg_7_/SI] [get_pins slice_12/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_12/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_12/sipo_bit/pout_reg_14_/SI] [get_pins slice_12/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_12/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_12/sipo_bit/addr_reg_3_/SI] [get_pins slice_12/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_12/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_12/sipo_bit/wr_tmp_reg/SI] [get_pins slice_12/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_12/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_12/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_12/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_12/sipo_bit/tmp_reg_1_/SI] [get_pins slice_12/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_12/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_12/sipo_bit/tmp_reg_2_/SI] [get_pins slice_12/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_12/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_12/sipo_bit/tmp_reg_10_/SI] [get_pins slice_12/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_12/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_12/sipo_bit/wr_1_reg/SI] [get_pins slice_12/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_12/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_12/sipo_bit/tmp_reg_13_/SI] [get_pins slice_12/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_12/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_12/sipo_bit/tmp_reg_11_/SI] [get_pins slice_12/sipo_bit/rd_reg/SI]       \
[get_pins slice_12/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_12/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_12/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_12/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_12/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_12/sipo_bit/wr_reg/SI]    \
[get_pins slice_12/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_12/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_12/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_12/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_12/piso_bit/temp_reg_14_/SI] [get_pins slice_12/piso_bit/temp_reg_2_/SI] \
[get_pins slice_12/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_12/piso_bit/temp_reg_4_/SI] [get_pins slice_12/piso_bit/temp_reg_13_/SI] \
[get_pins slice_12/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_12/piso_bit/temp_reg_9_/SI] [get_pins slice_12/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_12/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_12/piso_bit/temp_reg_7_/SI] [get_pins slice_12/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_12/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_12/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_12/piso_bit/temp_reg_12_/SI] [get_pins slice_12/piso_bit/dout_reg/SI]    \
[get_pins slice_12/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_12/piso_bit/temp_reg_3_/SI] [get_pins slice_13/temp_0_reg/SI] [get_pins  \
slice_13/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_13/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_13/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_13/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_13/sipo_bit/pout_reg_0_/SI] [get_pins slice_13/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_13/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_13/sipo_bit/pout_reg_3_/SI] [get_pins slice_13/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_13/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_13/sipo_bit/pout_reg_1_/SI] [get_pins slice_13/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_13/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_13/sipo_bit/pout_reg_9_/SI] [get_pins slice_13/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_13/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_13/sipo_bit/pout_reg_7_/SI] [get_pins slice_13/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_13/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_13/sipo_bit/pout_reg_14_/SI] [get_pins slice_13/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_13/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_13/sipo_bit/addr_reg_3_/SI] [get_pins slice_13/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_13/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_13/sipo_bit/wr_tmp_reg/SI] [get_pins slice_13/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_13/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_13/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_13/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_13/sipo_bit/tmp_reg_1_/SI] [get_pins slice_13/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_13/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_13/sipo_bit/tmp_reg_2_/SI] [get_pins slice_13/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_13/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_13/sipo_bit/tmp_reg_10_/SI] [get_pins slice_13/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_13/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_13/sipo_bit/wr_1_reg/SI] [get_pins slice_13/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_13/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_13/sipo_bit/tmp_reg_13_/SI] [get_pins slice_13/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_13/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_13/sipo_bit/tmp_reg_11_/SI] [get_pins slice_13/sipo_bit/rd_reg/SI]       \
[get_pins slice_13/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_13/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_13/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_13/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_13/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_13/sipo_bit/wr_reg/SI]    \
[get_pins slice_13/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_13/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_13/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_13/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_13/piso_bit/temp_reg_14_/SI] [get_pins slice_13/piso_bit/temp_reg_2_/SI] \
[get_pins slice_13/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_13/piso_bit/temp_reg_4_/SI] [get_pins slice_13/piso_bit/temp_reg_13_/SI] \
[get_pins slice_13/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_13/piso_bit/temp_reg_9_/SI] [get_pins slice_13/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_13/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_13/piso_bit/temp_reg_7_/SI] [get_pins slice_13/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_13/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_13/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_13/piso_bit/temp_reg_12_/SI] [get_pins slice_13/piso_bit/dout_reg/SI]    \
[get_pins slice_13/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_13/piso_bit/temp_reg_3_/SI] [get_pins slice_14/temp_0_reg/SI] [get_pins  \
slice_14/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_14/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_14/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_14/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_14/sipo_bit/pout_reg_0_/SI] [get_pins slice_14/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_14/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_14/sipo_bit/pout_reg_3_/SI] [get_pins slice_14/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_14/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_14/sipo_bit/pout_reg_1_/SI] [get_pins slice_14/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_14/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_14/sipo_bit/pout_reg_9_/SI] [get_pins slice_14/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_14/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_14/sipo_bit/pout_reg_7_/SI] [get_pins slice_14/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_14/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_14/sipo_bit/pout_reg_14_/SI] [get_pins slice_14/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_14/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_14/sipo_bit/addr_reg_3_/SI] [get_pins slice_14/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_14/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_14/sipo_bit/wr_tmp_reg/SI] [get_pins slice_14/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_14/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_14/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_14/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_14/sipo_bit/tmp_reg_1_/SI] [get_pins slice_14/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_14/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_14/sipo_bit/tmp_reg_2_/SI] [get_pins slice_14/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_14/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_14/sipo_bit/tmp_reg_10_/SI] [get_pins slice_14/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_14/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_14/sipo_bit/wr_1_reg/SI] [get_pins slice_14/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_14/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_14/sipo_bit/tmp_reg_13_/SI] [get_pins slice_14/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_14/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_14/sipo_bit/tmp_reg_11_/SI] [get_pins slice_14/sipo_bit/rd_reg/SI]       \
[get_pins slice_14/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_14/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_14/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_14/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_14/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_14/sipo_bit/wr_reg/SI]    \
[get_pins slice_14/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_14/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_14/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_14/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_14/piso_bit/temp_reg_14_/SI] [get_pins slice_14/piso_bit/temp_reg_2_/SI] \
[get_pins slice_14/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_14/piso_bit/temp_reg_4_/SI] [get_pins slice_14/piso_bit/temp_reg_13_/SI] \
[get_pins slice_14/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_14/piso_bit/temp_reg_9_/SI] [get_pins slice_14/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_14/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_14/piso_bit/temp_reg_7_/SI] [get_pins slice_14/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_14/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_14/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_14/piso_bit/temp_reg_12_/SI] [get_pins slice_14/piso_bit/dout_reg/SI]    \
[get_pins slice_14/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_14/piso_bit/temp_reg_3_/SI] [get_pins slice_15/temp_0_reg/SI] [get_pins  \
slice_15/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_15/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_15/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_15/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_15/sipo_bit/pout_reg_0_/SI] [get_pins slice_15/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_15/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_15/sipo_bit/pout_reg_3_/SI] [get_pins slice_15/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_15/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_15/sipo_bit/pout_reg_1_/SI] [get_pins slice_15/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_15/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_15/sipo_bit/pout_reg_9_/SI] [get_pins slice_15/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_15/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_15/sipo_bit/pout_reg_7_/SI] [get_pins slice_15/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_15/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_15/sipo_bit/pout_reg_14_/SI] [get_pins slice_15/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_15/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_15/sipo_bit/addr_reg_3_/SI] [get_pins slice_15/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_15/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_15/sipo_bit/wr_tmp_reg/SI] [get_pins slice_15/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_15/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_15/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_15/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_15/sipo_bit/tmp_reg_1_/SI] [get_pins slice_15/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_15/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_15/sipo_bit/tmp_reg_2_/SI] [get_pins slice_15/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_15/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_15/sipo_bit/tmp_reg_10_/SI] [get_pins slice_15/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_15/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_15/sipo_bit/wr_1_reg/SI] [get_pins slice_15/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_15/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_15/sipo_bit/tmp_reg_13_/SI] [get_pins slice_15/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_15/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_15/sipo_bit/tmp_reg_11_/SI] [get_pins slice_15/sipo_bit/rd_reg/SI]       \
[get_pins slice_15/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_15/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_15/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_15/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_15/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_15/sipo_bit/wr_reg/SI]    \
[get_pins slice_15/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_15/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_15/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_15/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_15/piso_bit/temp_reg_14_/SI] [get_pins slice_15/piso_bit/temp_reg_2_/SI] \
[get_pins slice_15/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_15/piso_bit/temp_reg_4_/SI] [get_pins slice_15/piso_bit/temp_reg_13_/SI] \
[get_pins slice_15/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_15/piso_bit/temp_reg_9_/SI] [get_pins slice_15/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_15/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_15/piso_bit/temp_reg_7_/SI] [get_pins slice_15/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_15/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_15/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_15/piso_bit/temp_reg_12_/SI] [get_pins slice_15/piso_bit/dout_reg/SI]    \
[get_pins slice_15/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_15/piso_bit/temp_reg_3_/SI] [get_pins slice_16/temp_0_reg/SI] [get_pins  \
slice_16/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_16/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_16/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_16/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_16/sipo_bit/pout_reg_0_/SI] [get_pins slice_16/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_16/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_16/sipo_bit/pout_reg_3_/SI] [get_pins slice_16/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_16/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_16/sipo_bit/pout_reg_1_/SI] [get_pins slice_16/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_16/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_16/sipo_bit/pout_reg_9_/SI] [get_pins slice_16/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_16/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_16/sipo_bit/pout_reg_7_/SI] [get_pins slice_16/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_16/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_16/sipo_bit/pout_reg_14_/SI] [get_pins slice_16/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_16/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_16/sipo_bit/addr_reg_3_/SI] [get_pins slice_16/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_16/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_16/sipo_bit/wr_tmp_reg/SI] [get_pins slice_16/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_16/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_16/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_16/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_16/sipo_bit/tmp_reg_1_/SI] [get_pins slice_16/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_16/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_16/sipo_bit/tmp_reg_2_/SI] [get_pins slice_16/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_16/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_16/sipo_bit/tmp_reg_10_/SI] [get_pins slice_16/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_16/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_16/sipo_bit/wr_1_reg/SI] [get_pins slice_16/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_16/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_16/sipo_bit/tmp_reg_13_/SI] [get_pins slice_16/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_16/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_16/sipo_bit/tmp_reg_11_/SI] [get_pins slice_16/sipo_bit/rd_reg/SI]       \
[get_pins slice_16/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_16/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_16/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_16/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_16/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_16/sipo_bit/wr_reg/SI]    \
[get_pins slice_16/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_16/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_16/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_16/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_16/piso_bit/temp_reg_14_/SI] [get_pins slice_16/piso_bit/temp_reg_2_/SI] \
[get_pins slice_16/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_16/piso_bit/temp_reg_4_/SI] [get_pins slice_16/piso_bit/temp_reg_13_/SI] \
[get_pins slice_16/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_16/piso_bit/temp_reg_9_/SI] [get_pins slice_16/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_16/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_16/piso_bit/temp_reg_7_/SI] [get_pins slice_16/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_16/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_16/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_16/piso_bit/temp_reg_12_/SI] [get_pins slice_16/piso_bit/dout_reg/SI]    \
[get_pins slice_16/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_16/piso_bit/temp_reg_3_/SI] [get_pins slice_17/temp_0_reg/SI] [get_pins  \
slice_17/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_17/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_17/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_17/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_17/sipo_bit/pout_reg_0_/SI] [get_pins slice_17/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_17/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_17/sipo_bit/pout_reg_3_/SI] [get_pins slice_17/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_17/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_17/sipo_bit/pout_reg_1_/SI] [get_pins slice_17/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_17/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_17/sipo_bit/pout_reg_9_/SI] [get_pins slice_17/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_17/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_17/sipo_bit/pout_reg_7_/SI] [get_pins slice_17/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_17/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_17/sipo_bit/pout_reg_14_/SI] [get_pins slice_17/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_17/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_17/sipo_bit/addr_reg_3_/SI] [get_pins slice_17/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_17/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_17/sipo_bit/wr_tmp_reg/SI] [get_pins slice_17/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_17/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_17/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_17/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_17/sipo_bit/tmp_reg_1_/SI] [get_pins slice_17/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_17/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_17/sipo_bit/tmp_reg_2_/SI] [get_pins slice_17/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_17/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_17/sipo_bit/tmp_reg_10_/SI] [get_pins slice_17/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_17/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_17/sipo_bit/wr_1_reg/SI] [get_pins slice_17/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_17/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_17/sipo_bit/tmp_reg_13_/SI] [get_pins slice_17/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_17/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_17/sipo_bit/tmp_reg_11_/SI] [get_pins slice_17/sipo_bit/rd_reg/SI]       \
[get_pins slice_17/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_17/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_17/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_17/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_17/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_17/sipo_bit/wr_reg/SI]    \
[get_pins slice_17/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_17/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_17/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_17/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_17/piso_bit/temp_reg_14_/SI] [get_pins slice_17/piso_bit/temp_reg_2_/SI] \
[get_pins slice_17/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_17/piso_bit/temp_reg_4_/SI] [get_pins slice_17/piso_bit/temp_reg_13_/SI] \
[get_pins slice_17/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_17/piso_bit/temp_reg_9_/SI] [get_pins slice_17/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_17/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_17/piso_bit/temp_reg_7_/SI] [get_pins slice_17/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_17/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_17/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_17/piso_bit/temp_reg_12_/SI] [get_pins slice_17/piso_bit/dout_reg/SI]    \
[get_pins slice_17/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_17/piso_bit/temp_reg_3_/SI] [get_pins slice_18/temp_0_reg/SI] [get_pins  \
slice_18/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_18/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_18/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_18/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_18/sipo_bit/pout_reg_0_/SI] [get_pins slice_18/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_18/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_18/sipo_bit/pout_reg_3_/SI] [get_pins slice_18/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_18/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_18/sipo_bit/pout_reg_1_/SI] [get_pins slice_18/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_18/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_18/sipo_bit/pout_reg_9_/SI] [get_pins slice_18/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_18/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_18/sipo_bit/pout_reg_7_/SI] [get_pins slice_18/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_18/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_18/sipo_bit/pout_reg_14_/SI] [get_pins slice_18/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_18/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_18/sipo_bit/addr_reg_3_/SI] [get_pins slice_18/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_18/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_18/sipo_bit/wr_tmp_reg/SI] [get_pins slice_18/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_18/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_18/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_18/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_18/sipo_bit/tmp_reg_1_/SI] [get_pins slice_18/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_18/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_18/sipo_bit/tmp_reg_2_/SI] [get_pins slice_18/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_18/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_18/sipo_bit/tmp_reg_10_/SI] [get_pins slice_18/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_18/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_18/sipo_bit/wr_1_reg/SI] [get_pins slice_18/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_18/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_18/sipo_bit/tmp_reg_13_/SI] [get_pins slice_18/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_18/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_18/sipo_bit/tmp_reg_11_/SI] [get_pins slice_18/sipo_bit/rd_reg/SI]       \
[get_pins slice_18/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_18/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_18/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_18/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_18/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_18/sipo_bit/wr_reg/SI]    \
[get_pins slice_18/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_18/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_18/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_18/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_18/piso_bit/temp_reg_14_/SI] [get_pins slice_18/piso_bit/temp_reg_2_/SI] \
[get_pins slice_18/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_18/piso_bit/temp_reg_4_/SI] [get_pins slice_18/piso_bit/temp_reg_13_/SI] \
[get_pins slice_18/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_18/piso_bit/temp_reg_9_/SI] [get_pins slice_18/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_18/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_18/piso_bit/temp_reg_7_/SI] [get_pins slice_18/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_18/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_18/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_18/piso_bit/temp_reg_12_/SI] [get_pins slice_18/piso_bit/dout_reg/SI]    \
[get_pins slice_18/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_18/piso_bit/temp_reg_3_/SI] [get_pins slice_19/temp_0_reg/SI] [get_pins  \
slice_19/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_19/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_19/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_19/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_19/sipo_bit/pout_reg_0_/SI] [get_pins slice_19/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_19/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_19/sipo_bit/pout_reg_3_/SI] [get_pins slice_19/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_19/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_19/sipo_bit/pout_reg_1_/SI] [get_pins slice_19/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_19/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_19/sipo_bit/pout_reg_9_/SI] [get_pins slice_19/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_19/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_19/sipo_bit/pout_reg_7_/SI] [get_pins slice_19/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_19/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_19/sipo_bit/pout_reg_14_/SI] [get_pins slice_19/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_19/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_19/sipo_bit/addr_reg_3_/SI] [get_pins slice_19/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_19/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_19/sipo_bit/wr_tmp_reg/SI] [get_pins slice_19/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_19/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_19/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_19/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_19/sipo_bit/tmp_reg_1_/SI] [get_pins slice_19/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_19/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_19/sipo_bit/tmp_reg_2_/SI] [get_pins slice_19/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_19/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_19/sipo_bit/tmp_reg_10_/SI] [get_pins slice_19/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_19/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_19/sipo_bit/wr_1_reg/SI] [get_pins slice_19/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_19/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_19/sipo_bit/tmp_reg_13_/SI] [get_pins slice_19/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_19/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_19/sipo_bit/tmp_reg_11_/SI] [get_pins slice_19/sipo_bit/rd_reg/SI]       \
[get_pins slice_19/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_19/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_19/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_19/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_19/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_19/sipo_bit/wr_reg/SI]    \
[get_pins slice_19/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_19/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_19/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_19/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_19/piso_bit/temp_reg_14_/SI] [get_pins slice_19/piso_bit/temp_reg_2_/SI] \
[get_pins slice_19/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_19/piso_bit/temp_reg_4_/SI] [get_pins slice_19/piso_bit/temp_reg_13_/SI] \
[get_pins slice_19/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_19/piso_bit/temp_reg_9_/SI] [get_pins slice_19/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_19/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_19/piso_bit/temp_reg_7_/SI] [get_pins slice_19/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_19/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_19/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_19/piso_bit/temp_reg_12_/SI] [get_pins slice_19/piso_bit/dout_reg/SI]    \
[get_pins slice_19/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_19/piso_bit/temp_reg_3_/SI] [get_pins slice_20/temp_0_reg/SI] [get_pins  \
slice_20/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_20/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_20/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_20/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_20/sipo_bit/pout_reg_0_/SI] [get_pins slice_20/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_20/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_20/sipo_bit/pout_reg_3_/SI] [get_pins slice_20/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_20/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_20/sipo_bit/pout_reg_1_/SI] [get_pins slice_20/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_20/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_20/sipo_bit/pout_reg_9_/SI] [get_pins slice_20/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_20/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_20/sipo_bit/pout_reg_7_/SI] [get_pins slice_20/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_20/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_20/sipo_bit/pout_reg_14_/SI] [get_pins slice_20/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_20/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_20/sipo_bit/addr_reg_3_/SI] [get_pins slice_20/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_20/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_20/sipo_bit/wr_tmp_reg/SI] [get_pins slice_20/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_20/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_20/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_20/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_20/sipo_bit/tmp_reg_1_/SI] [get_pins slice_20/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_20/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_20/sipo_bit/tmp_reg_2_/SI] [get_pins slice_20/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_20/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_20/sipo_bit/tmp_reg_10_/SI] [get_pins slice_20/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_20/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_20/sipo_bit/wr_1_reg/SI] [get_pins slice_20/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_20/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_20/sipo_bit/tmp_reg_13_/SI] [get_pins slice_20/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_20/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_20/sipo_bit/tmp_reg_11_/SI] [get_pins slice_20/sipo_bit/rd_reg/SI]       \
[get_pins slice_20/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_20/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_20/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_20/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_20/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_20/sipo_bit/wr_reg/SI]    \
[get_pins slice_20/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_20/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_20/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_20/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_20/piso_bit/temp_reg_14_/SI] [get_pins slice_20/piso_bit/temp_reg_2_/SI] \
[get_pins slice_20/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_20/piso_bit/temp_reg_4_/SI] [get_pins slice_20/piso_bit/temp_reg_13_/SI] \
[get_pins slice_20/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_20/piso_bit/temp_reg_9_/SI] [get_pins slice_20/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_20/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_20/piso_bit/temp_reg_7_/SI] [get_pins slice_20/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_20/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_20/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_20/piso_bit/temp_reg_12_/SI] [get_pins slice_20/piso_bit/dout_reg/SI]    \
[get_pins slice_20/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_20/piso_bit/temp_reg_3_/SI] [get_pins slice_21/temp_0_reg/SI] [get_pins  \
slice_21/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_21/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_21/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_21/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_21/sipo_bit/pout_reg_0_/SI] [get_pins slice_21/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_21/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_21/sipo_bit/pout_reg_3_/SI] [get_pins slice_21/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_21/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_21/sipo_bit/pout_reg_1_/SI] [get_pins slice_21/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_21/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_21/sipo_bit/pout_reg_9_/SI] [get_pins slice_21/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_21/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_21/sipo_bit/pout_reg_7_/SI] [get_pins slice_21/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_21/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_21/sipo_bit/pout_reg_14_/SI] [get_pins slice_21/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_21/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_21/sipo_bit/addr_reg_3_/SI] [get_pins slice_21/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_21/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_21/sipo_bit/wr_tmp_reg/SI] [get_pins slice_21/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_21/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_21/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_21/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_21/sipo_bit/tmp_reg_1_/SI] [get_pins slice_21/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_21/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_21/sipo_bit/tmp_reg_2_/SI] [get_pins slice_21/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_21/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_21/sipo_bit/tmp_reg_10_/SI] [get_pins slice_21/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_21/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_21/sipo_bit/wr_1_reg/SI] [get_pins slice_21/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_21/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_21/sipo_bit/tmp_reg_13_/SI] [get_pins slice_21/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_21/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_21/sipo_bit/tmp_reg_11_/SI] [get_pins slice_21/sipo_bit/rd_reg/SI]       \
[get_pins slice_21/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_21/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_21/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_21/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_21/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_21/sipo_bit/wr_reg/SI]    \
[get_pins slice_21/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_21/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_21/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_21/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_21/piso_bit/temp_reg_14_/SI] [get_pins slice_21/piso_bit/temp_reg_2_/SI] \
[get_pins slice_21/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_21/piso_bit/temp_reg_4_/SI] [get_pins slice_21/piso_bit/temp_reg_13_/SI] \
[get_pins slice_21/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_21/piso_bit/temp_reg_9_/SI] [get_pins slice_21/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_21/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_21/piso_bit/temp_reg_7_/SI] [get_pins slice_21/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_21/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_21/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_21/piso_bit/temp_reg_12_/SI] [get_pins slice_21/piso_bit/dout_reg/SI]    \
[get_pins slice_21/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_21/piso_bit/temp_reg_3_/SI] [get_pins slice_22/temp_0_reg/SI] [get_pins  \
slice_22/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_22/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_22/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_22/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_22/sipo_bit/pout_reg_0_/SI] [get_pins slice_22/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_22/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_22/sipo_bit/pout_reg_3_/SI] [get_pins slice_22/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_22/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_22/sipo_bit/pout_reg_1_/SI] [get_pins slice_22/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_22/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_22/sipo_bit/pout_reg_9_/SI] [get_pins slice_22/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_22/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_22/sipo_bit/pout_reg_7_/SI] [get_pins slice_22/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_22/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_22/sipo_bit/pout_reg_14_/SI] [get_pins slice_22/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_22/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_22/sipo_bit/addr_reg_3_/SI] [get_pins slice_22/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_22/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_22/sipo_bit/wr_tmp_reg/SI] [get_pins slice_22/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_22/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_22/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_22/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_22/sipo_bit/tmp_reg_1_/SI] [get_pins slice_22/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_22/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_22/sipo_bit/tmp_reg_2_/SI] [get_pins slice_22/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_22/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_22/sipo_bit/tmp_reg_10_/SI] [get_pins slice_22/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_22/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_22/sipo_bit/wr_1_reg/SI] [get_pins slice_22/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_22/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_22/sipo_bit/tmp_reg_13_/SI] [get_pins slice_22/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_22/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_22/sipo_bit/tmp_reg_11_/SI] [get_pins slice_22/sipo_bit/rd_reg/SI]       \
[get_pins slice_22/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_22/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_22/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_22/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_22/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_22/sipo_bit/wr_reg/SI]    \
[get_pins slice_22/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_22/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_22/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_22/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_22/piso_bit/temp_reg_14_/SI] [get_pins slice_22/piso_bit/temp_reg_2_/SI] \
[get_pins slice_22/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_22/piso_bit/temp_reg_4_/SI] [get_pins slice_22/piso_bit/temp_reg_13_/SI] \
[get_pins slice_22/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_22/piso_bit/temp_reg_9_/SI] [get_pins slice_22/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_22/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_22/piso_bit/temp_reg_7_/SI] [get_pins slice_22/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_22/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_22/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_22/piso_bit/temp_reg_12_/SI] [get_pins slice_22/piso_bit/dout_reg/SI]    \
[get_pins slice_22/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_22/piso_bit/temp_reg_3_/SI] [get_pins slice_23/temp_0_reg/SI] [get_pins  \
slice_23/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_23/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_23/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_23/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_23/sipo_bit/pout_reg_0_/SI] [get_pins slice_23/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_23/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_23/sipo_bit/pout_reg_3_/SI] [get_pins slice_23/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_23/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_23/sipo_bit/pout_reg_1_/SI] [get_pins slice_23/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_23/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_23/sipo_bit/pout_reg_9_/SI] [get_pins slice_23/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_23/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_23/sipo_bit/pout_reg_7_/SI] [get_pins slice_23/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_23/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_23/sipo_bit/pout_reg_14_/SI] [get_pins slice_23/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_23/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_23/sipo_bit/addr_reg_3_/SI] [get_pins slice_23/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_23/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_23/sipo_bit/wr_tmp_reg/SI] [get_pins slice_23/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_23/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_23/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_23/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_23/sipo_bit/tmp_reg_1_/SI] [get_pins slice_23/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_23/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_23/sipo_bit/tmp_reg_2_/SI] [get_pins slice_23/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_23/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_23/sipo_bit/tmp_reg_10_/SI] [get_pins slice_23/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_23/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_23/sipo_bit/wr_1_reg/SI] [get_pins slice_23/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_23/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_23/sipo_bit/tmp_reg_13_/SI] [get_pins slice_23/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_23/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_23/sipo_bit/tmp_reg_11_/SI] [get_pins slice_23/sipo_bit/rd_reg/SI]       \
[get_pins slice_23/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_23/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_23/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_23/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_23/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_23/sipo_bit/wr_reg/SI]    \
[get_pins slice_23/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_23/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_23/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_23/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_23/piso_bit/temp_reg_14_/SI] [get_pins slice_23/piso_bit/temp_reg_2_/SI] \
[get_pins slice_23/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_23/piso_bit/temp_reg_4_/SI] [get_pins slice_23/piso_bit/temp_reg_13_/SI] \
[get_pins slice_23/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_23/piso_bit/temp_reg_9_/SI] [get_pins slice_23/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_23/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_23/piso_bit/temp_reg_7_/SI] [get_pins slice_23/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_23/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_23/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_23/piso_bit/temp_reg_12_/SI] [get_pins slice_23/piso_bit/dout_reg/SI]    \
[get_pins slice_23/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_23/piso_bit/temp_reg_3_/SI] [get_pins slice_24/temp_0_reg/SI] [get_pins  \
slice_24/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_24/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_24/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_24/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_24/sipo_bit/pout_reg_0_/SI] [get_pins slice_24/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_24/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_24/sipo_bit/pout_reg_3_/SI] [get_pins slice_24/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_24/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_24/sipo_bit/pout_reg_1_/SI] [get_pins slice_24/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_24/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_24/sipo_bit/pout_reg_9_/SI] [get_pins slice_24/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_24/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_24/sipo_bit/pout_reg_7_/SI] [get_pins slice_24/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_24/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_24/sipo_bit/pout_reg_14_/SI] [get_pins slice_24/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_24/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_24/sipo_bit/addr_reg_3_/SI] [get_pins slice_24/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_24/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_24/sipo_bit/wr_tmp_reg/SI] [get_pins slice_24/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_24/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_24/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_24/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_24/sipo_bit/tmp_reg_1_/SI] [get_pins slice_24/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_24/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_24/sipo_bit/tmp_reg_2_/SI] [get_pins slice_24/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_24/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_24/sipo_bit/tmp_reg_10_/SI] [get_pins slice_24/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_24/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_24/sipo_bit/wr_1_reg/SI] [get_pins slice_24/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_24/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_24/sipo_bit/tmp_reg_13_/SI] [get_pins slice_24/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_24/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_24/sipo_bit/tmp_reg_11_/SI] [get_pins slice_24/sipo_bit/rd_reg/SI]       \
[get_pins slice_24/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_24/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_24/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_24/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_24/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_24/sipo_bit/wr_reg/SI]    \
[get_pins slice_24/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_24/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_24/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_24/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_24/piso_bit/temp_reg_14_/SI] [get_pins slice_24/piso_bit/temp_reg_2_/SI] \
[get_pins slice_24/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_24/piso_bit/temp_reg_4_/SI] [get_pins slice_24/piso_bit/temp_reg_13_/SI] \
[get_pins slice_24/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_24/piso_bit/temp_reg_9_/SI] [get_pins slice_24/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_24/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_24/piso_bit/temp_reg_7_/SI] [get_pins slice_24/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_24/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_24/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_24/piso_bit/temp_reg_12_/SI] [get_pins slice_24/piso_bit/dout_reg/SI]    \
[get_pins slice_24/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_24/piso_bit/temp_reg_3_/SI] [get_pins slice_25/temp_0_reg/SI] [get_pins  \
slice_25/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_25/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_25/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_25/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_25/sipo_bit/pout_reg_0_/SI] [get_pins slice_25/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_25/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_25/sipo_bit/pout_reg_3_/SI] [get_pins slice_25/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_25/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_25/sipo_bit/pout_reg_1_/SI] [get_pins slice_25/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_25/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_25/sipo_bit/pout_reg_9_/SI] [get_pins slice_25/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_25/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_25/sipo_bit/pout_reg_7_/SI] [get_pins slice_25/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_25/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_25/sipo_bit/pout_reg_14_/SI] [get_pins slice_25/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_25/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_25/sipo_bit/addr_reg_3_/SI] [get_pins slice_25/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_25/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_25/sipo_bit/wr_tmp_reg/SI] [get_pins slice_25/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_25/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_25/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_25/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_25/sipo_bit/tmp_reg_1_/SI] [get_pins slice_25/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_25/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_25/sipo_bit/tmp_reg_2_/SI] [get_pins slice_25/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_25/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_25/sipo_bit/tmp_reg_10_/SI] [get_pins slice_25/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_25/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_25/sipo_bit/wr_1_reg/SI] [get_pins slice_25/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_25/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_25/sipo_bit/tmp_reg_13_/SI] [get_pins slice_25/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_25/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_25/sipo_bit/tmp_reg_11_/SI] [get_pins slice_25/sipo_bit/rd_reg/SI]       \
[get_pins slice_25/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_25/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_25/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_25/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_25/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_25/sipo_bit/wr_reg/SI]    \
[get_pins slice_25/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_25/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_25/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_25/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_25/piso_bit/temp_reg_14_/SI] [get_pins slice_25/piso_bit/temp_reg_2_/SI] \
[get_pins slice_25/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_25/piso_bit/temp_reg_4_/SI] [get_pins slice_25/piso_bit/temp_reg_13_/SI] \
[get_pins slice_25/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_25/piso_bit/temp_reg_9_/SI] [get_pins slice_25/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_25/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_25/piso_bit/temp_reg_7_/SI] [get_pins slice_25/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_25/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_25/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_25/piso_bit/temp_reg_12_/SI] [get_pins slice_25/piso_bit/dout_reg/SI]    \
[get_pins slice_25/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_25/piso_bit/temp_reg_3_/SI] [get_pins slice_26/temp_0_reg/SI] [get_pins  \
slice_26/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_26/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_26/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_26/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_26/sipo_bit/pout_reg_0_/SI] [get_pins slice_26/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_26/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_26/sipo_bit/pout_reg_3_/SI] [get_pins slice_26/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_26/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_26/sipo_bit/pout_reg_1_/SI] [get_pins slice_26/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_26/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_26/sipo_bit/pout_reg_9_/SI] [get_pins slice_26/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_26/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_26/sipo_bit/pout_reg_7_/SI] [get_pins slice_26/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_26/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_26/sipo_bit/pout_reg_14_/SI] [get_pins slice_26/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_26/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_26/sipo_bit/addr_reg_3_/SI] [get_pins slice_26/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_26/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_26/sipo_bit/wr_tmp_reg/SI] [get_pins slice_26/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_26/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_26/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_26/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_26/sipo_bit/tmp_reg_1_/SI] [get_pins slice_26/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_26/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_26/sipo_bit/tmp_reg_2_/SI] [get_pins slice_26/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_26/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_26/sipo_bit/tmp_reg_10_/SI] [get_pins slice_26/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_26/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_26/sipo_bit/wr_1_reg/SI] [get_pins slice_26/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_26/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_26/sipo_bit/tmp_reg_13_/SI] [get_pins slice_26/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_26/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_26/sipo_bit/tmp_reg_11_/SI] [get_pins slice_26/sipo_bit/rd_reg/SI]       \
[get_pins slice_26/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_26/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_26/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_26/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_26/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_26/sipo_bit/wr_reg/SI]    \
[get_pins slice_26/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_26/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_26/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_26/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_26/piso_bit/temp_reg_14_/SI] [get_pins slice_26/piso_bit/temp_reg_2_/SI] \
[get_pins slice_26/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_26/piso_bit/temp_reg_4_/SI] [get_pins slice_26/piso_bit/temp_reg_13_/SI] \
[get_pins slice_26/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_26/piso_bit/temp_reg_9_/SI] [get_pins slice_26/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_26/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_26/piso_bit/temp_reg_7_/SI] [get_pins slice_26/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_26/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_26/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_26/piso_bit/temp_reg_12_/SI] [get_pins slice_26/piso_bit/dout_reg/SI]    \
[get_pins slice_26/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_26/piso_bit/temp_reg_3_/SI] [get_pins slice_27/temp_0_reg/SI] [get_pins  \
slice_27/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_27/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_27/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_27/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_27/sipo_bit/pout_reg_0_/SI] [get_pins slice_27/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_27/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_27/sipo_bit/pout_reg_3_/SI] [get_pins slice_27/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_27/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_27/sipo_bit/pout_reg_1_/SI] [get_pins slice_27/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_27/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_27/sipo_bit/pout_reg_9_/SI] [get_pins slice_27/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_27/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_27/sipo_bit/pout_reg_7_/SI] [get_pins slice_27/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_27/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_27/sipo_bit/pout_reg_14_/SI] [get_pins slice_27/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_27/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_27/sipo_bit/addr_reg_3_/SI] [get_pins slice_27/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_27/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_27/sipo_bit/wr_tmp_reg/SI] [get_pins slice_27/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_27/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_27/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_27/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_27/sipo_bit/tmp_reg_1_/SI] [get_pins slice_27/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_27/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_27/sipo_bit/tmp_reg_2_/SI] [get_pins slice_27/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_27/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_27/sipo_bit/tmp_reg_10_/SI] [get_pins slice_27/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_27/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_27/sipo_bit/wr_1_reg/SI] [get_pins slice_27/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_27/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_27/sipo_bit/tmp_reg_13_/SI] [get_pins slice_27/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_27/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_27/sipo_bit/tmp_reg_11_/SI] [get_pins slice_27/sipo_bit/rd_reg/SI]       \
[get_pins slice_27/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_27/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_27/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_27/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_27/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_27/sipo_bit/wr_reg/SI]    \
[get_pins slice_27/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_27/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_27/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_27/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_27/piso_bit/temp_reg_14_/SI] [get_pins slice_27/piso_bit/temp_reg_2_/SI] \
[get_pins slice_27/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_27/piso_bit/temp_reg_4_/SI] [get_pins slice_27/piso_bit/temp_reg_13_/SI] \
[get_pins slice_27/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_27/piso_bit/temp_reg_9_/SI] [get_pins slice_27/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_27/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_27/piso_bit/temp_reg_7_/SI] [get_pins slice_27/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_27/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_27/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_27/piso_bit/temp_reg_12_/SI] [get_pins slice_27/piso_bit/dout_reg/SI]    \
[get_pins slice_27/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_27/piso_bit/temp_reg_3_/SI] [get_pins slice_28/temp_0_reg/SI] [get_pins  \
slice_28/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_28/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_28/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_28/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_28/sipo_bit/pout_reg_0_/SI] [get_pins slice_28/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_28/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_28/sipo_bit/pout_reg_3_/SI] [get_pins slice_28/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_28/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_28/sipo_bit/pout_reg_1_/SI] [get_pins slice_28/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_28/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_28/sipo_bit/pout_reg_9_/SI] [get_pins slice_28/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_28/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_28/sipo_bit/pout_reg_7_/SI] [get_pins slice_28/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_28/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_28/sipo_bit/pout_reg_14_/SI] [get_pins slice_28/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_28/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_28/sipo_bit/addr_reg_3_/SI] [get_pins slice_28/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_28/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_28/sipo_bit/wr_tmp_reg/SI] [get_pins slice_28/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_28/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_28/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_28/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_28/sipo_bit/tmp_reg_1_/SI] [get_pins slice_28/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_28/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_28/sipo_bit/tmp_reg_2_/SI] [get_pins slice_28/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_28/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_28/sipo_bit/tmp_reg_10_/SI] [get_pins slice_28/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_28/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_28/sipo_bit/wr_1_reg/SI] [get_pins slice_28/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_28/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_28/sipo_bit/tmp_reg_13_/SI] [get_pins slice_28/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_28/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_28/sipo_bit/tmp_reg_11_/SI] [get_pins slice_28/sipo_bit/rd_reg/SI]       \
[get_pins slice_28/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_28/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_28/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_28/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_28/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_28/sipo_bit/wr_reg/SI]    \
[get_pins slice_28/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_28/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_28/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_28/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_28/piso_bit/temp_reg_14_/SI] [get_pins slice_28/piso_bit/temp_reg_2_/SI] \
[get_pins slice_28/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_28/piso_bit/temp_reg_4_/SI] [get_pins slice_28/piso_bit/temp_reg_13_/SI] \
[get_pins slice_28/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_28/piso_bit/temp_reg_9_/SI] [get_pins slice_28/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_28/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_28/piso_bit/temp_reg_7_/SI] [get_pins slice_28/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_28/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_28/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_28/piso_bit/temp_reg_12_/SI] [get_pins slice_28/piso_bit/dout_reg/SI]    \
[get_pins slice_28/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_28/piso_bit/temp_reg_3_/SI] [get_pins slice_29/temp_0_reg/SI] [get_pins  \
slice_29/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_29/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_29/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_29/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_29/sipo_bit/pout_reg_0_/SI] [get_pins slice_29/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_29/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_29/sipo_bit/pout_reg_3_/SI] [get_pins slice_29/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_29/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_29/sipo_bit/pout_reg_1_/SI] [get_pins slice_29/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_29/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_29/sipo_bit/pout_reg_9_/SI] [get_pins slice_29/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_29/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_29/sipo_bit/pout_reg_7_/SI] [get_pins slice_29/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_29/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_29/sipo_bit/pout_reg_14_/SI] [get_pins slice_29/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_29/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_29/sipo_bit/addr_reg_3_/SI] [get_pins slice_29/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_29/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_29/sipo_bit/wr_tmp_reg/SI] [get_pins slice_29/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_29/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_29/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_29/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_29/sipo_bit/tmp_reg_1_/SI] [get_pins slice_29/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_29/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_29/sipo_bit/tmp_reg_2_/SI] [get_pins slice_29/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_29/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_29/sipo_bit/tmp_reg_10_/SI] [get_pins slice_29/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_29/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_29/sipo_bit/wr_1_reg/SI] [get_pins slice_29/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_29/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_29/sipo_bit/tmp_reg_13_/SI] [get_pins slice_29/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_29/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_29/sipo_bit/tmp_reg_11_/SI] [get_pins slice_29/sipo_bit/rd_reg/SI]       \
[get_pins slice_29/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_29/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_29/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_29/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_29/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_29/sipo_bit/wr_reg/SI]    \
[get_pins slice_29/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_29/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_29/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_29/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_29/piso_bit/temp_reg_14_/SI] [get_pins slice_29/piso_bit/temp_reg_2_/SI] \
[get_pins slice_29/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_29/piso_bit/temp_reg_4_/SI] [get_pins slice_29/piso_bit/temp_reg_13_/SI] \
[get_pins slice_29/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_29/piso_bit/temp_reg_9_/SI] [get_pins slice_29/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_29/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_29/piso_bit/temp_reg_7_/SI] [get_pins slice_29/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_29/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_29/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_29/piso_bit/temp_reg_12_/SI] [get_pins slice_29/piso_bit/dout_reg/SI]    \
[get_pins slice_29/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_29/piso_bit/temp_reg_3_/SI] [get_pins slice_30/temp_0_reg/SI] [get_pins  \
slice_30/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_30/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_30/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_30/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_30/sipo_bit/pout_reg_0_/SI] [get_pins slice_30/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_30/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_30/sipo_bit/pout_reg_3_/SI] [get_pins slice_30/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_30/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_30/sipo_bit/pout_reg_1_/SI] [get_pins slice_30/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_30/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_30/sipo_bit/pout_reg_9_/SI] [get_pins slice_30/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_30/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_30/sipo_bit/pout_reg_7_/SI] [get_pins slice_30/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_30/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_30/sipo_bit/pout_reg_14_/SI] [get_pins slice_30/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_30/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_30/sipo_bit/addr_reg_3_/SI] [get_pins slice_30/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_30/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_30/sipo_bit/wr_tmp_reg/SI] [get_pins slice_30/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_30/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_30/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_30/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_30/sipo_bit/tmp_reg_1_/SI] [get_pins slice_30/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_30/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_30/sipo_bit/tmp_reg_2_/SI] [get_pins slice_30/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_30/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_30/sipo_bit/tmp_reg_10_/SI] [get_pins slice_30/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_30/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_30/sipo_bit/wr_1_reg/SI] [get_pins slice_30/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_30/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_30/sipo_bit/tmp_reg_13_/SI] [get_pins slice_30/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_30/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_30/sipo_bit/tmp_reg_11_/SI] [get_pins slice_30/sipo_bit/rd_reg/SI]       \
[get_pins slice_30/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_30/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_30/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_30/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_30/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_30/sipo_bit/wr_reg/SI]    \
[get_pins slice_30/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_30/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_30/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_30/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_30/piso_bit/temp_reg_14_/SI] [get_pins slice_30/piso_bit/temp_reg_2_/SI] \
[get_pins slice_30/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_30/piso_bit/temp_reg_4_/SI] [get_pins slice_30/piso_bit/temp_reg_13_/SI] \
[get_pins slice_30/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_30/piso_bit/temp_reg_9_/SI] [get_pins slice_30/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_30/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_30/piso_bit/temp_reg_7_/SI] [get_pins slice_30/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_30/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_30/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_30/piso_bit/temp_reg_12_/SI] [get_pins slice_30/piso_bit/dout_reg/SI]    \
[get_pins slice_30/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_30/piso_bit/temp_reg_3_/SI] [get_pins slice_31/temp_0_reg/SI] [get_pins  \
slice_31/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_31/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_31/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_31/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_31/sipo_bit/pout_reg_0_/SI] [get_pins slice_31/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_31/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_31/sipo_bit/pout_reg_3_/SI] [get_pins slice_31/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_31/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_31/sipo_bit/pout_reg_1_/SI] [get_pins slice_31/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_31/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_31/sipo_bit/pout_reg_9_/SI] [get_pins slice_31/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_31/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_31/sipo_bit/pout_reg_7_/SI] [get_pins slice_31/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_31/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_31/sipo_bit/pout_reg_14_/SI] [get_pins slice_31/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_31/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_31/sipo_bit/addr_reg_3_/SI] [get_pins slice_31/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_31/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_31/sipo_bit/wr_tmp_reg/SI] [get_pins slice_31/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_31/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_31/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_31/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_31/sipo_bit/tmp_reg_1_/SI] [get_pins slice_31/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_31/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_31/sipo_bit/tmp_reg_2_/SI] [get_pins slice_31/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_31/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_31/sipo_bit/tmp_reg_10_/SI] [get_pins slice_31/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_31/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_31/sipo_bit/wr_1_reg/SI] [get_pins slice_31/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_31/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_31/sipo_bit/tmp_reg_13_/SI] [get_pins slice_31/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_31/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_31/sipo_bit/tmp_reg_11_/SI] [get_pins slice_31/sipo_bit/rd_reg/SI]       \
[get_pins slice_31/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_31/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_31/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_31/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_31/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_31/sipo_bit/wr_reg/SI]    \
[get_pins slice_31/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_31/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_31/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_31/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_31/piso_bit/temp_reg_14_/SI] [get_pins slice_31/piso_bit/temp_reg_2_/SI] \
[get_pins slice_31/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_31/piso_bit/temp_reg_4_/SI] [get_pins slice_31/piso_bit/temp_reg_13_/SI] \
[get_pins slice_31/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_31/piso_bit/temp_reg_9_/SI] [get_pins slice_31/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_31/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_31/piso_bit/temp_reg_7_/SI] [get_pins slice_31/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_31/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_31/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_31/piso_bit/temp_reg_12_/SI] [get_pins slice_31/piso_bit/dout_reg/SI]    \
[get_pins slice_31/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_31/piso_bit/temp_reg_3_/SI]]
set_multicycle_path 4 -hold -end -to [list [get_pins slice_0/temp_0_reg/SI]    \
[get_pins slice_0/lreset_sync/t_reset_sync_reg/SI] [get_pins                   \
slice_0/lreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_0/hreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_0/hreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_0/sipo_bit/pout_reg_0_/SI] [get_pins slice_0/sipo_bit/addr_reg_1_/SI]    \
[get_pins slice_0/sipo_bit/pout_reg_12_/SI] [get_pins                          \
slice_0/sipo_bit/pout_reg_3_/SI] [get_pins slice_0/sipo_bit/pout_reg_8_/SI]    \
[get_pins slice_0/sipo_bit/pout_reg_11_/SI] [get_pins                          \
slice_0/sipo_bit/pout_reg_1_/SI] [get_pins slice_0/sipo_bit/pout_reg_13_/SI]   \
[get_pins slice_0/sipo_bit/pout_reg_15_/SI] [get_pins                          \
slice_0/sipo_bit/pout_reg_9_/SI] [get_pins slice_0/sipo_bit/pout_reg_6_/SI]    \
[get_pins slice_0/sipo_bit/pout_reg_10_/SI] [get_pins                          \
slice_0/sipo_bit/pout_reg_7_/SI] [get_pins slice_0/sipo_bit/pout_reg_4_/SI]    \
[get_pins slice_0/sipo_bit/addr_reg_0_/SI] [get_pins                           \
slice_0/sipo_bit/pout_reg_14_/SI] [get_pins slice_0/sipo_bit/addr_reg_2_/SI]   \
[get_pins slice_0/sipo_bit/pout_reg_2_/SI] [get_pins                           \
slice_0/sipo_bit/addr_reg_3_/SI] [get_pins slice_0/sipo_bit/pout_reg_5_/SI]    \
[get_pins slice_0/sipo_bit/rd_addr_reg_3_/SI] [get_pins                        \
slice_0/sipo_bit/wr_tmp_reg/SI] [get_pins slice_0/sipo_bit/wr_0_reg/SI]        \
[get_pins slice_0/sipo_bit/wr_addr_reg_1_/SI] [get_pins                        \
slice_0/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_0/sipo_bit/wr_addr_reg_2_/SI] [get_pins slice_0/sipo_bit/tmp_reg_1_/SI]  \
[get_pins slice_0/sipo_bit/tmp_reg_15_/SI] [get_pins                           \
slice_0/sipo_bit/wr_addr_reg_0_/SI] [get_pins slice_0/sipo_bit/tmp_reg_2_/SI]  \
[get_pins slice_0/sipo_bit/tmp_reg_9_/SI] [get_pins                            \
slice_0/sipo_bit/tmp_reg_7_/SI] [get_pins slice_0/sipo_bit/tmp_reg_10_/SI]     \
[get_pins slice_0/sipo_bit/tmp_reg_0_/SI] [get_pins                            \
slice_0/sipo_bit/tmp_reg_12_/SI] [get_pins slice_0/sipo_bit/wr_1_reg/SI]       \
[get_pins slice_0/sipo_bit/tmp_reg_5_/SI] [get_pins                            \
slice_0/sipo_bit/tmp_reg_8_/SI] [get_pins slice_0/sipo_bit/tmp_reg_13_/SI]     \
[get_pins slice_0/sipo_bit/tmp_reg_3_/SI] [get_pins                            \
slice_0/sipo_bit/tmp_reg_6_/SI] [get_pins slice_0/sipo_bit/tmp_reg_11_/SI]     \
[get_pins slice_0/sipo_bit/rd_reg/SI] [get_pins                                \
slice_0/sipo_bit/tmp_reg_4_/SI] [get_pins slice_0/sipo_bit/tmp_reg_14_/SI]     \
[get_pins slice_0/sipo_bit/rd_addr_reg_1_/SI] [get_pins                        \
slice_0/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                  \
slice_0/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_0/sipo_bit/wr_reg/SI]      \
[get_pins slice_0/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins        \
slice_0/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                  \
slice_0/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                  \
slice_0/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                  \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins                \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins                \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins                \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins                \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins                \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins                \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                 \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                 \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                 \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                 \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                 \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                 \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                 \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins             \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins             \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins             \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins             \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins             \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins             \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins              \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins              \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins              \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins              \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins              \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins              \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins              \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins              \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins              \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins              \
slice_0/piso_bit/temp_reg_14_/SI] [get_pins slice_0/piso_bit/temp_reg_2_/SI]   \
[get_pins slice_0/piso_bit/temp_reg_6_/SI] [get_pins                           \
slice_0/piso_bit/temp_reg_4_/SI] [get_pins slice_0/piso_bit/temp_reg_13_/SI]   \
[get_pins slice_0/piso_bit/temp_reg_10_/SI] [get_pins                          \
slice_0/piso_bit/temp_reg_9_/SI] [get_pins slice_0/piso_bit/temp_reg_5_/SI]    \
[get_pins slice_0/piso_bit/temp_reg_1_/SI] [get_pins                           \
slice_0/piso_bit/temp_reg_7_/SI] [get_pins slice_0/piso_bit/temp_reg_8_/SI]    \
[get_pins slice_0/piso_bit/temp_reg_11_/SI] [get_pins                          \
slice_0/piso_bit/temp_reg_15_/SI] [get_pins slice_0/piso_bit/temp_reg_12_/SI]  \
[get_pins slice_0/piso_bit/dout_reg/SI] [get_pins                              \
slice_0/piso_bit/temp_reg_0_/SI] [get_pins slice_0/piso_bit/temp_reg_3_/SI]    \
[get_pins slice_1/temp_0_reg/SI] [get_pins                                     \
slice_1/lreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_1/lreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_1/hreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_1/hreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_1/sipo_bit/pout_reg_0_/SI] [get_pins slice_1/sipo_bit/addr_reg_1_/SI]    \
[get_pins slice_1/sipo_bit/pout_reg_12_/SI] [get_pins                          \
slice_1/sipo_bit/pout_reg_3_/SI] [get_pins slice_1/sipo_bit/pout_reg_8_/SI]    \
[get_pins slice_1/sipo_bit/pout_reg_11_/SI] [get_pins                          \
slice_1/sipo_bit/pout_reg_1_/SI] [get_pins slice_1/sipo_bit/pout_reg_13_/SI]   \
[get_pins slice_1/sipo_bit/pout_reg_15_/SI] [get_pins                          \
slice_1/sipo_bit/pout_reg_9_/SI] [get_pins slice_1/sipo_bit/pout_reg_6_/SI]    \
[get_pins slice_1/sipo_bit/pout_reg_10_/SI] [get_pins                          \
slice_1/sipo_bit/pout_reg_7_/SI] [get_pins slice_1/sipo_bit/pout_reg_4_/SI]    \
[get_pins slice_1/sipo_bit/addr_reg_0_/SI] [get_pins                           \
slice_1/sipo_bit/pout_reg_14_/SI] [get_pins slice_1/sipo_bit/addr_reg_2_/SI]   \
[get_pins slice_1/sipo_bit/pout_reg_2_/SI] [get_pins                           \
slice_1/sipo_bit/addr_reg_3_/SI] [get_pins slice_1/sipo_bit/pout_reg_5_/SI]    \
[get_pins slice_1/sipo_bit/rd_addr_reg_3_/SI] [get_pins                        \
slice_1/sipo_bit/wr_tmp_reg/SI] [get_pins slice_1/sipo_bit/wr_0_reg/SI]        \
[get_pins slice_1/sipo_bit/wr_addr_reg_1_/SI] [get_pins                        \
slice_1/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_1/sipo_bit/wr_addr_reg_2_/SI] [get_pins slice_1/sipo_bit/tmp_reg_1_/SI]  \
[get_pins slice_1/sipo_bit/tmp_reg_15_/SI] [get_pins                           \
slice_1/sipo_bit/wr_addr_reg_0_/SI] [get_pins slice_1/sipo_bit/tmp_reg_2_/SI]  \
[get_pins slice_1/sipo_bit/tmp_reg_9_/SI] [get_pins                            \
slice_1/sipo_bit/tmp_reg_7_/SI] [get_pins slice_1/sipo_bit/tmp_reg_10_/SI]     \
[get_pins slice_1/sipo_bit/tmp_reg_0_/SI] [get_pins                            \
slice_1/sipo_bit/tmp_reg_12_/SI] [get_pins slice_1/sipo_bit/wr_1_reg/SI]       \
[get_pins slice_1/sipo_bit/tmp_reg_5_/SI] [get_pins                            \
slice_1/sipo_bit/tmp_reg_8_/SI] [get_pins slice_1/sipo_bit/tmp_reg_13_/SI]     \
[get_pins slice_1/sipo_bit/tmp_reg_3_/SI] [get_pins                            \
slice_1/sipo_bit/tmp_reg_6_/SI] [get_pins slice_1/sipo_bit/tmp_reg_11_/SI]     \
[get_pins slice_1/sipo_bit/rd_reg/SI] [get_pins                                \
slice_1/sipo_bit/tmp_reg_4_/SI] [get_pins slice_1/sipo_bit/tmp_reg_14_/SI]     \
[get_pins slice_1/sipo_bit/rd_addr_reg_1_/SI] [get_pins                        \
slice_1/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                  \
slice_1/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_1/sipo_bit/wr_reg/SI]      \
[get_pins slice_1/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins        \
slice_1/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                  \
slice_1/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                  \
slice_1/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                  \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins                \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins                \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins                \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins                \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins                \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins                \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                 \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                 \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                 \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                 \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                 \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                 \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                 \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins             \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins             \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins             \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins             \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins             \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins             \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins              \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins              \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins              \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins              \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins              \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins              \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins              \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins              \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins              \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins              \
slice_1/piso_bit/temp_reg_14_/SI] [get_pins slice_1/piso_bit/temp_reg_2_/SI]   \
[get_pins slice_1/piso_bit/temp_reg_6_/SI] [get_pins                           \
slice_1/piso_bit/temp_reg_4_/SI] [get_pins slice_1/piso_bit/temp_reg_13_/SI]   \
[get_pins slice_1/piso_bit/temp_reg_10_/SI] [get_pins                          \
slice_1/piso_bit/temp_reg_9_/SI] [get_pins slice_1/piso_bit/temp_reg_5_/SI]    \
[get_pins slice_1/piso_bit/temp_reg_1_/SI] [get_pins                           \
slice_1/piso_bit/temp_reg_7_/SI] [get_pins slice_1/piso_bit/temp_reg_8_/SI]    \
[get_pins slice_1/piso_bit/temp_reg_11_/SI] [get_pins                          \
slice_1/piso_bit/temp_reg_15_/SI] [get_pins slice_1/piso_bit/temp_reg_12_/SI]  \
[get_pins slice_1/piso_bit/dout_reg/SI] [get_pins                              \
slice_1/piso_bit/temp_reg_0_/SI] [get_pins slice_1/piso_bit/temp_reg_3_/SI]    \
[get_pins slice_2/temp_0_reg/SI] [get_pins                                     \
slice_2/lreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_2/lreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_2/hreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_2/hreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_2/sipo_bit/pout_reg_0_/SI] [get_pins slice_2/sipo_bit/addr_reg_1_/SI]    \
[get_pins slice_2/sipo_bit/pout_reg_12_/SI] [get_pins                          \
slice_2/sipo_bit/pout_reg_3_/SI] [get_pins slice_2/sipo_bit/pout_reg_8_/SI]    \
[get_pins slice_2/sipo_bit/pout_reg_11_/SI] [get_pins                          \
slice_2/sipo_bit/pout_reg_1_/SI] [get_pins slice_2/sipo_bit/pout_reg_13_/SI]   \
[get_pins slice_2/sipo_bit/pout_reg_15_/SI] [get_pins                          \
slice_2/sipo_bit/pout_reg_9_/SI] [get_pins slice_2/sipo_bit/pout_reg_6_/SI]    \
[get_pins slice_2/sipo_bit/pout_reg_10_/SI] [get_pins                          \
slice_2/sipo_bit/pout_reg_7_/SI] [get_pins slice_2/sipo_bit/pout_reg_4_/SI]    \
[get_pins slice_2/sipo_bit/addr_reg_0_/SI] [get_pins                           \
slice_2/sipo_bit/pout_reg_14_/SI] [get_pins slice_2/sipo_bit/addr_reg_2_/SI]   \
[get_pins slice_2/sipo_bit/pout_reg_2_/SI] [get_pins                           \
slice_2/sipo_bit/addr_reg_3_/SI] [get_pins slice_2/sipo_bit/pout_reg_5_/SI]    \
[get_pins slice_2/sipo_bit/rd_addr_reg_3_/SI] [get_pins                        \
slice_2/sipo_bit/wr_tmp_reg/SI] [get_pins slice_2/sipo_bit/wr_0_reg/SI]        \
[get_pins slice_2/sipo_bit/wr_addr_reg_1_/SI] [get_pins                        \
slice_2/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_2/sipo_bit/wr_addr_reg_2_/SI] [get_pins slice_2/sipo_bit/tmp_reg_1_/SI]  \
[get_pins slice_2/sipo_bit/tmp_reg_15_/SI] [get_pins                           \
slice_2/sipo_bit/wr_addr_reg_0_/SI] [get_pins slice_2/sipo_bit/tmp_reg_2_/SI]  \
[get_pins slice_2/sipo_bit/tmp_reg_9_/SI] [get_pins                            \
slice_2/sipo_bit/tmp_reg_7_/SI] [get_pins slice_2/sipo_bit/tmp_reg_10_/SI]     \
[get_pins slice_2/sipo_bit/tmp_reg_0_/SI] [get_pins                            \
slice_2/sipo_bit/tmp_reg_12_/SI] [get_pins slice_2/sipo_bit/wr_1_reg/SI]       \
[get_pins slice_2/sipo_bit/tmp_reg_5_/SI] [get_pins                            \
slice_2/sipo_bit/tmp_reg_8_/SI] [get_pins slice_2/sipo_bit/tmp_reg_13_/SI]     \
[get_pins slice_2/sipo_bit/tmp_reg_3_/SI] [get_pins                            \
slice_2/sipo_bit/tmp_reg_6_/SI] [get_pins slice_2/sipo_bit/tmp_reg_11_/SI]     \
[get_pins slice_2/sipo_bit/rd_reg/SI] [get_pins                                \
slice_2/sipo_bit/tmp_reg_4_/SI] [get_pins slice_2/sipo_bit/tmp_reg_14_/SI]     \
[get_pins slice_2/sipo_bit/rd_addr_reg_1_/SI] [get_pins                        \
slice_2/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                  \
slice_2/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_2/sipo_bit/wr_reg/SI]      \
[get_pins slice_2/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins        \
slice_2/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                  \
slice_2/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                  \
slice_2/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                  \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins                \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins                \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins                \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins                \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins                \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins                \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                 \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                 \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                 \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                 \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                 \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                 \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                 \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins             \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins             \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins             \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins             \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins             \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins             \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins              \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins              \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins              \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins              \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins              \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins              \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins              \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins              \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins              \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins              \
slice_2/piso_bit/temp_reg_14_/SI] [get_pins slice_2/piso_bit/temp_reg_2_/SI]   \
[get_pins slice_2/piso_bit/temp_reg_6_/SI] [get_pins                           \
slice_2/piso_bit/temp_reg_4_/SI] [get_pins slice_2/piso_bit/temp_reg_13_/SI]   \
[get_pins slice_2/piso_bit/temp_reg_10_/SI] [get_pins                          \
slice_2/piso_bit/temp_reg_9_/SI] [get_pins slice_2/piso_bit/temp_reg_5_/SI]    \
[get_pins slice_2/piso_bit/temp_reg_1_/SI] [get_pins                           \
slice_2/piso_bit/temp_reg_7_/SI] [get_pins slice_2/piso_bit/temp_reg_8_/SI]    \
[get_pins slice_2/piso_bit/temp_reg_11_/SI] [get_pins                          \
slice_2/piso_bit/temp_reg_15_/SI] [get_pins slice_2/piso_bit/temp_reg_12_/SI]  \
[get_pins slice_2/piso_bit/dout_reg/SI] [get_pins                              \
slice_2/piso_bit/temp_reg_0_/SI] [get_pins slice_2/piso_bit/temp_reg_3_/SI]    \
[get_pins slice_3/temp_0_reg/SI] [get_pins                                     \
slice_3/lreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_3/lreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_3/hreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_3/hreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_3/sipo_bit/pout_reg_0_/SI] [get_pins slice_3/sipo_bit/addr_reg_1_/SI]    \
[get_pins slice_3/sipo_bit/pout_reg_12_/SI] [get_pins                          \
slice_3/sipo_bit/pout_reg_3_/SI] [get_pins slice_3/sipo_bit/pout_reg_8_/SI]    \
[get_pins slice_3/sipo_bit/pout_reg_11_/SI] [get_pins                          \
slice_3/sipo_bit/pout_reg_1_/SI] [get_pins slice_3/sipo_bit/pout_reg_13_/SI]   \
[get_pins slice_3/sipo_bit/pout_reg_15_/SI] [get_pins                          \
slice_3/sipo_bit/pout_reg_9_/SI] [get_pins slice_3/sipo_bit/pout_reg_6_/SI]    \
[get_pins slice_3/sipo_bit/pout_reg_10_/SI] [get_pins                          \
slice_3/sipo_bit/pout_reg_7_/SI] [get_pins slice_3/sipo_bit/pout_reg_4_/SI]    \
[get_pins slice_3/sipo_bit/addr_reg_0_/SI] [get_pins                           \
slice_3/sipo_bit/pout_reg_14_/SI] [get_pins slice_3/sipo_bit/addr_reg_2_/SI]   \
[get_pins slice_3/sipo_bit/pout_reg_2_/SI] [get_pins                           \
slice_3/sipo_bit/addr_reg_3_/SI] [get_pins slice_3/sipo_bit/pout_reg_5_/SI]    \
[get_pins slice_3/sipo_bit/rd_addr_reg_3_/SI] [get_pins                        \
slice_3/sipo_bit/wr_tmp_reg/SI] [get_pins slice_3/sipo_bit/wr_0_reg/SI]        \
[get_pins slice_3/sipo_bit/wr_addr_reg_1_/SI] [get_pins                        \
slice_3/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_3/sipo_bit/wr_addr_reg_2_/SI] [get_pins slice_3/sipo_bit/tmp_reg_1_/SI]  \
[get_pins slice_3/sipo_bit/tmp_reg_15_/SI] [get_pins                           \
slice_3/sipo_bit/wr_addr_reg_0_/SI] [get_pins slice_3/sipo_bit/tmp_reg_2_/SI]  \
[get_pins slice_3/sipo_bit/tmp_reg_9_/SI] [get_pins                            \
slice_3/sipo_bit/tmp_reg_7_/SI] [get_pins slice_3/sipo_bit/tmp_reg_10_/SI]     \
[get_pins slice_3/sipo_bit/tmp_reg_0_/SI] [get_pins                            \
slice_3/sipo_bit/tmp_reg_12_/SI] [get_pins slice_3/sipo_bit/wr_1_reg/SI]       \
[get_pins slice_3/sipo_bit/tmp_reg_5_/SI] [get_pins                            \
slice_3/sipo_bit/tmp_reg_8_/SI] [get_pins slice_3/sipo_bit/tmp_reg_13_/SI]     \
[get_pins slice_3/sipo_bit/tmp_reg_3_/SI] [get_pins                            \
slice_3/sipo_bit/tmp_reg_6_/SI] [get_pins slice_3/sipo_bit/tmp_reg_11_/SI]     \
[get_pins slice_3/sipo_bit/rd_reg/SI] [get_pins                                \
slice_3/sipo_bit/tmp_reg_4_/SI] [get_pins slice_3/sipo_bit/tmp_reg_14_/SI]     \
[get_pins slice_3/sipo_bit/rd_addr_reg_1_/SI] [get_pins                        \
slice_3/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                  \
slice_3/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_3/sipo_bit/wr_reg/SI]      \
[get_pins slice_3/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins        \
slice_3/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                  \
slice_3/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                  \
slice_3/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                  \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins                \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins                \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins                \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins                \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins                \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins                \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                 \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                 \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                 \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                 \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                 \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                 \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                 \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins             \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins             \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins             \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins             \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins             \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins             \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins              \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins              \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins              \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins              \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins              \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins              \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins              \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins              \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins              \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins              \
slice_3/piso_bit/temp_reg_14_/SI] [get_pins slice_3/piso_bit/temp_reg_2_/SI]   \
[get_pins slice_3/piso_bit/temp_reg_6_/SI] [get_pins                           \
slice_3/piso_bit/temp_reg_4_/SI] [get_pins slice_3/piso_bit/temp_reg_13_/SI]   \
[get_pins slice_3/piso_bit/temp_reg_10_/SI] [get_pins                          \
slice_3/piso_bit/temp_reg_9_/SI] [get_pins slice_3/piso_bit/temp_reg_5_/SI]    \
[get_pins slice_3/piso_bit/temp_reg_1_/SI] [get_pins                           \
slice_3/piso_bit/temp_reg_7_/SI] [get_pins slice_3/piso_bit/temp_reg_8_/SI]    \
[get_pins slice_3/piso_bit/temp_reg_11_/SI] [get_pins                          \
slice_3/piso_bit/temp_reg_15_/SI] [get_pins slice_3/piso_bit/temp_reg_12_/SI]  \
[get_pins slice_3/piso_bit/dout_reg/SI] [get_pins                              \
slice_3/piso_bit/temp_reg_0_/SI] [get_pins slice_3/piso_bit/temp_reg_3_/SI]    \
[get_pins slice_4/temp_0_reg/SI] [get_pins                                     \
slice_4/lreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_4/lreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_4/hreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_4/hreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_4/sipo_bit/pout_reg_0_/SI] [get_pins slice_4/sipo_bit/addr_reg_1_/SI]    \
[get_pins slice_4/sipo_bit/pout_reg_12_/SI] [get_pins                          \
slice_4/sipo_bit/pout_reg_3_/SI] [get_pins slice_4/sipo_bit/pout_reg_8_/SI]    \
[get_pins slice_4/sipo_bit/pout_reg_11_/SI] [get_pins                          \
slice_4/sipo_bit/pout_reg_1_/SI] [get_pins slice_4/sipo_bit/pout_reg_13_/SI]   \
[get_pins slice_4/sipo_bit/pout_reg_15_/SI] [get_pins                          \
slice_4/sipo_bit/pout_reg_9_/SI] [get_pins slice_4/sipo_bit/pout_reg_6_/SI]    \
[get_pins slice_4/sipo_bit/pout_reg_10_/SI] [get_pins                          \
slice_4/sipo_bit/pout_reg_7_/SI] [get_pins slice_4/sipo_bit/pout_reg_4_/SI]    \
[get_pins slice_4/sipo_bit/addr_reg_0_/SI] [get_pins                           \
slice_4/sipo_bit/pout_reg_14_/SI] [get_pins slice_4/sipo_bit/addr_reg_2_/SI]   \
[get_pins slice_4/sipo_bit/pout_reg_2_/SI] [get_pins                           \
slice_4/sipo_bit/addr_reg_3_/SI] [get_pins slice_4/sipo_bit/pout_reg_5_/SI]    \
[get_pins slice_4/sipo_bit/rd_addr_reg_3_/SI] [get_pins                        \
slice_4/sipo_bit/wr_tmp_reg/SI] [get_pins slice_4/sipo_bit/wr_0_reg/SI]        \
[get_pins slice_4/sipo_bit/wr_addr_reg_1_/SI] [get_pins                        \
slice_4/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_4/sipo_bit/wr_addr_reg_2_/SI] [get_pins slice_4/sipo_bit/tmp_reg_1_/SI]  \
[get_pins slice_4/sipo_bit/tmp_reg_15_/SI] [get_pins                           \
slice_4/sipo_bit/wr_addr_reg_0_/SI] [get_pins slice_4/sipo_bit/tmp_reg_2_/SI]  \
[get_pins slice_4/sipo_bit/tmp_reg_9_/SI] [get_pins                            \
slice_4/sipo_bit/tmp_reg_7_/SI] [get_pins slice_4/sipo_bit/tmp_reg_10_/SI]     \
[get_pins slice_4/sipo_bit/tmp_reg_0_/SI] [get_pins                            \
slice_4/sipo_bit/tmp_reg_12_/SI] [get_pins slice_4/sipo_bit/wr_1_reg/SI]       \
[get_pins slice_4/sipo_bit/tmp_reg_5_/SI] [get_pins                            \
slice_4/sipo_bit/tmp_reg_8_/SI] [get_pins slice_4/sipo_bit/tmp_reg_13_/SI]     \
[get_pins slice_4/sipo_bit/tmp_reg_3_/SI] [get_pins                            \
slice_4/sipo_bit/tmp_reg_6_/SI] [get_pins slice_4/sipo_bit/tmp_reg_11_/SI]     \
[get_pins slice_4/sipo_bit/rd_reg/SI] [get_pins                                \
slice_4/sipo_bit/tmp_reg_4_/SI] [get_pins slice_4/sipo_bit/tmp_reg_14_/SI]     \
[get_pins slice_4/sipo_bit/rd_addr_reg_1_/SI] [get_pins                        \
slice_4/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                  \
slice_4/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_4/sipo_bit/wr_reg/SI]      \
[get_pins slice_4/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins        \
slice_4/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                  \
slice_4/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                  \
slice_4/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                  \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins                \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins                \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins                \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins                \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins                \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins                \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                 \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                 \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                 \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                 \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                 \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                 \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                 \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins             \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins             \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins             \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins             \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins             \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins             \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins              \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins              \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins              \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins              \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins              \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins              \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins              \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins              \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins              \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins              \
slice_4/piso_bit/temp_reg_14_/SI] [get_pins slice_4/piso_bit/temp_reg_2_/SI]   \
[get_pins slice_4/piso_bit/temp_reg_6_/SI] [get_pins                           \
slice_4/piso_bit/temp_reg_4_/SI] [get_pins slice_4/piso_bit/temp_reg_13_/SI]   \
[get_pins slice_4/piso_bit/temp_reg_10_/SI] [get_pins                          \
slice_4/piso_bit/temp_reg_9_/SI] [get_pins slice_4/piso_bit/temp_reg_5_/SI]    \
[get_pins slice_4/piso_bit/temp_reg_1_/SI] [get_pins                           \
slice_4/piso_bit/temp_reg_7_/SI] [get_pins slice_4/piso_bit/temp_reg_8_/SI]    \
[get_pins slice_4/piso_bit/temp_reg_11_/SI] [get_pins                          \
slice_4/piso_bit/temp_reg_15_/SI] [get_pins slice_4/piso_bit/temp_reg_12_/SI]  \
[get_pins slice_4/piso_bit/dout_reg/SI] [get_pins                              \
slice_4/piso_bit/temp_reg_0_/SI] [get_pins slice_4/piso_bit/temp_reg_3_/SI]    \
[get_pins slice_5/temp_0_reg/SI] [get_pins                                     \
slice_5/lreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_5/lreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_5/hreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_5/hreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_5/sipo_bit/pout_reg_0_/SI] [get_pins slice_5/sipo_bit/addr_reg_1_/SI]    \
[get_pins slice_5/sipo_bit/pout_reg_12_/SI] [get_pins                          \
slice_5/sipo_bit/pout_reg_3_/SI] [get_pins slice_5/sipo_bit/pout_reg_8_/SI]    \
[get_pins slice_5/sipo_bit/pout_reg_11_/SI] [get_pins                          \
slice_5/sipo_bit/pout_reg_1_/SI] [get_pins slice_5/sipo_bit/pout_reg_13_/SI]   \
[get_pins slice_5/sipo_bit/pout_reg_15_/SI] [get_pins                          \
slice_5/sipo_bit/pout_reg_9_/SI] [get_pins slice_5/sipo_bit/pout_reg_6_/SI]    \
[get_pins slice_5/sipo_bit/pout_reg_10_/SI] [get_pins                          \
slice_5/sipo_bit/pout_reg_7_/SI] [get_pins slice_5/sipo_bit/pout_reg_4_/SI]    \
[get_pins slice_5/sipo_bit/addr_reg_0_/SI] [get_pins                           \
slice_5/sipo_bit/pout_reg_14_/SI] [get_pins slice_5/sipo_bit/addr_reg_2_/SI]   \
[get_pins slice_5/sipo_bit/pout_reg_2_/SI] [get_pins                           \
slice_5/sipo_bit/addr_reg_3_/SI] [get_pins slice_5/sipo_bit/pout_reg_5_/SI]    \
[get_pins slice_5/sipo_bit/rd_addr_reg_3_/SI] [get_pins                        \
slice_5/sipo_bit/wr_tmp_reg/SI] [get_pins slice_5/sipo_bit/wr_0_reg/SI]        \
[get_pins slice_5/sipo_bit/wr_addr_reg_1_/SI] [get_pins                        \
slice_5/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_5/sipo_bit/wr_addr_reg_2_/SI] [get_pins slice_5/sipo_bit/tmp_reg_1_/SI]  \
[get_pins slice_5/sipo_bit/tmp_reg_15_/SI] [get_pins                           \
slice_5/sipo_bit/wr_addr_reg_0_/SI] [get_pins slice_5/sipo_bit/tmp_reg_2_/SI]  \
[get_pins slice_5/sipo_bit/tmp_reg_9_/SI] [get_pins                            \
slice_5/sipo_bit/tmp_reg_7_/SI] [get_pins slice_5/sipo_bit/tmp_reg_10_/SI]     \
[get_pins slice_5/sipo_bit/tmp_reg_0_/SI] [get_pins                            \
slice_5/sipo_bit/tmp_reg_12_/SI] [get_pins slice_5/sipo_bit/wr_1_reg/SI]       \
[get_pins slice_5/sipo_bit/tmp_reg_5_/SI] [get_pins                            \
slice_5/sipo_bit/tmp_reg_8_/SI] [get_pins slice_5/sipo_bit/tmp_reg_13_/SI]     \
[get_pins slice_5/sipo_bit/tmp_reg_3_/SI] [get_pins                            \
slice_5/sipo_bit/tmp_reg_6_/SI] [get_pins slice_5/sipo_bit/tmp_reg_11_/SI]     \
[get_pins slice_5/sipo_bit/rd_reg/SI] [get_pins                                \
slice_5/sipo_bit/tmp_reg_4_/SI] [get_pins slice_5/sipo_bit/tmp_reg_14_/SI]     \
[get_pins slice_5/sipo_bit/rd_addr_reg_1_/SI] [get_pins                        \
slice_5/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                  \
slice_5/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_5/sipo_bit/wr_reg/SI]      \
[get_pins slice_5/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins        \
slice_5/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                  \
slice_5/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                  \
slice_5/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                  \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins                \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins                \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins                \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins                \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins                \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins                \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                 \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                 \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                 \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                 \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                 \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                 \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                 \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins             \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins             \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins             \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins             \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins             \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins             \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins              \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins              \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins              \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins              \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins              \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins              \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins              \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins              \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins              \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins              \
slice_5/piso_bit/temp_reg_14_/SI] [get_pins slice_5/piso_bit/temp_reg_2_/SI]   \
[get_pins slice_5/piso_bit/temp_reg_6_/SI] [get_pins                           \
slice_5/piso_bit/temp_reg_4_/SI] [get_pins slice_5/piso_bit/temp_reg_13_/SI]   \
[get_pins slice_5/piso_bit/temp_reg_10_/SI] [get_pins                          \
slice_5/piso_bit/temp_reg_9_/SI] [get_pins slice_5/piso_bit/temp_reg_5_/SI]    \
[get_pins slice_5/piso_bit/temp_reg_1_/SI] [get_pins                           \
slice_5/piso_bit/temp_reg_7_/SI] [get_pins slice_5/piso_bit/temp_reg_8_/SI]    \
[get_pins slice_5/piso_bit/temp_reg_11_/SI] [get_pins                          \
slice_5/piso_bit/temp_reg_15_/SI] [get_pins slice_5/piso_bit/temp_reg_12_/SI]  \
[get_pins slice_5/piso_bit/dout_reg/SI] [get_pins                              \
slice_5/piso_bit/temp_reg_0_/SI] [get_pins slice_5/piso_bit/temp_reg_3_/SI]    \
[get_pins slice_6/temp_0_reg/SI] [get_pins                                     \
slice_6/lreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_6/lreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_6/hreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_6/hreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_6/sipo_bit/pout_reg_0_/SI] [get_pins slice_6/sipo_bit/addr_reg_1_/SI]    \
[get_pins slice_6/sipo_bit/pout_reg_12_/SI] [get_pins                          \
slice_6/sipo_bit/pout_reg_3_/SI] [get_pins slice_6/sipo_bit/pout_reg_8_/SI]    \
[get_pins slice_6/sipo_bit/pout_reg_11_/SI] [get_pins                          \
slice_6/sipo_bit/pout_reg_1_/SI] [get_pins slice_6/sipo_bit/pout_reg_13_/SI]   \
[get_pins slice_6/sipo_bit/pout_reg_15_/SI] [get_pins                          \
slice_6/sipo_bit/pout_reg_9_/SI] [get_pins slice_6/sipo_bit/pout_reg_6_/SI]    \
[get_pins slice_6/sipo_bit/pout_reg_10_/SI] [get_pins                          \
slice_6/sipo_bit/pout_reg_7_/SI] [get_pins slice_6/sipo_bit/pout_reg_4_/SI]    \
[get_pins slice_6/sipo_bit/addr_reg_0_/SI] [get_pins                           \
slice_6/sipo_bit/pout_reg_14_/SI] [get_pins slice_6/sipo_bit/addr_reg_2_/SI]   \
[get_pins slice_6/sipo_bit/pout_reg_2_/SI] [get_pins                           \
slice_6/sipo_bit/addr_reg_3_/SI] [get_pins slice_6/sipo_bit/pout_reg_5_/SI]    \
[get_pins slice_6/sipo_bit/rd_addr_reg_3_/SI] [get_pins                        \
slice_6/sipo_bit/wr_tmp_reg/SI] [get_pins slice_6/sipo_bit/wr_0_reg/SI]        \
[get_pins slice_6/sipo_bit/wr_addr_reg_1_/SI] [get_pins                        \
slice_6/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_6/sipo_bit/wr_addr_reg_2_/SI] [get_pins slice_6/sipo_bit/tmp_reg_1_/SI]  \
[get_pins slice_6/sipo_bit/tmp_reg_15_/SI] [get_pins                           \
slice_6/sipo_bit/wr_addr_reg_0_/SI] [get_pins slice_6/sipo_bit/tmp_reg_2_/SI]  \
[get_pins slice_6/sipo_bit/tmp_reg_9_/SI] [get_pins                            \
slice_6/sipo_bit/tmp_reg_7_/SI] [get_pins slice_6/sipo_bit/tmp_reg_10_/SI]     \
[get_pins slice_6/sipo_bit/tmp_reg_0_/SI] [get_pins                            \
slice_6/sipo_bit/tmp_reg_12_/SI] [get_pins slice_6/sipo_bit/wr_1_reg/SI]       \
[get_pins slice_6/sipo_bit/tmp_reg_5_/SI] [get_pins                            \
slice_6/sipo_bit/tmp_reg_8_/SI] [get_pins slice_6/sipo_bit/tmp_reg_13_/SI]     \
[get_pins slice_6/sipo_bit/tmp_reg_3_/SI] [get_pins                            \
slice_6/sipo_bit/tmp_reg_6_/SI] [get_pins slice_6/sipo_bit/tmp_reg_11_/SI]     \
[get_pins slice_6/sipo_bit/rd_reg/SI] [get_pins                                \
slice_6/sipo_bit/tmp_reg_4_/SI] [get_pins slice_6/sipo_bit/tmp_reg_14_/SI]     \
[get_pins slice_6/sipo_bit/rd_addr_reg_1_/SI] [get_pins                        \
slice_6/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                  \
slice_6/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_6/sipo_bit/wr_reg/SI]      \
[get_pins slice_6/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins        \
slice_6/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                  \
slice_6/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                  \
slice_6/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                  \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins                \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins                \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins                \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins                \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins                \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins                \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                 \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                 \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                 \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                 \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                 \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                 \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                 \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins             \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins             \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins             \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins             \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins             \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins             \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins              \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins              \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins              \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins              \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins              \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins              \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins              \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins              \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins              \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins              \
slice_6/piso_bit/temp_reg_14_/SI] [get_pins slice_6/piso_bit/temp_reg_2_/SI]   \
[get_pins slice_6/piso_bit/temp_reg_6_/SI] [get_pins                           \
slice_6/piso_bit/temp_reg_4_/SI] [get_pins slice_6/piso_bit/temp_reg_13_/SI]   \
[get_pins slice_6/piso_bit/temp_reg_10_/SI] [get_pins                          \
slice_6/piso_bit/temp_reg_9_/SI] [get_pins slice_6/piso_bit/temp_reg_5_/SI]    \
[get_pins slice_6/piso_bit/temp_reg_1_/SI] [get_pins                           \
slice_6/piso_bit/temp_reg_7_/SI] [get_pins slice_6/piso_bit/temp_reg_8_/SI]    \
[get_pins slice_6/piso_bit/temp_reg_11_/SI] [get_pins                          \
slice_6/piso_bit/temp_reg_15_/SI] [get_pins slice_6/piso_bit/temp_reg_12_/SI]  \
[get_pins slice_6/piso_bit/dout_reg/SI] [get_pins                              \
slice_6/piso_bit/temp_reg_0_/SI] [get_pins slice_6/piso_bit/temp_reg_3_/SI]    \
[get_pins slice_7/temp_0_reg/SI] [get_pins                                     \
slice_7/lreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_7/lreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_7/hreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_7/hreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_7/sipo_bit/pout_reg_0_/SI] [get_pins slice_7/sipo_bit/addr_reg_1_/SI]    \
[get_pins slice_7/sipo_bit/pout_reg_12_/SI] [get_pins                          \
slice_7/sipo_bit/pout_reg_3_/SI] [get_pins slice_7/sipo_bit/pout_reg_8_/SI]    \
[get_pins slice_7/sipo_bit/pout_reg_11_/SI] [get_pins                          \
slice_7/sipo_bit/pout_reg_1_/SI] [get_pins slice_7/sipo_bit/pout_reg_13_/SI]   \
[get_pins slice_7/sipo_bit/pout_reg_15_/SI] [get_pins                          \
slice_7/sipo_bit/pout_reg_9_/SI] [get_pins slice_7/sipo_bit/pout_reg_6_/SI]    \
[get_pins slice_7/sipo_bit/pout_reg_10_/SI] [get_pins                          \
slice_7/sipo_bit/pout_reg_7_/SI] [get_pins slice_7/sipo_bit/pout_reg_4_/SI]    \
[get_pins slice_7/sipo_bit/addr_reg_0_/SI] [get_pins                           \
slice_7/sipo_bit/pout_reg_14_/SI] [get_pins slice_7/sipo_bit/addr_reg_2_/SI]   \
[get_pins slice_7/sipo_bit/pout_reg_2_/SI] [get_pins                           \
slice_7/sipo_bit/addr_reg_3_/SI] [get_pins slice_7/sipo_bit/pout_reg_5_/SI]    \
[get_pins slice_7/sipo_bit/rd_addr_reg_3_/SI] [get_pins                        \
slice_7/sipo_bit/wr_tmp_reg/SI] [get_pins slice_7/sipo_bit/wr_0_reg/SI]        \
[get_pins slice_7/sipo_bit/wr_addr_reg_1_/SI] [get_pins                        \
slice_7/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_7/sipo_bit/wr_addr_reg_2_/SI] [get_pins slice_7/sipo_bit/tmp_reg_1_/SI]  \
[get_pins slice_7/sipo_bit/tmp_reg_15_/SI] [get_pins                           \
slice_7/sipo_bit/wr_addr_reg_0_/SI] [get_pins slice_7/sipo_bit/tmp_reg_2_/SI]  \
[get_pins slice_7/sipo_bit/tmp_reg_9_/SI] [get_pins                            \
slice_7/sipo_bit/tmp_reg_7_/SI] [get_pins slice_7/sipo_bit/tmp_reg_10_/SI]     \
[get_pins slice_7/sipo_bit/tmp_reg_0_/SI] [get_pins                            \
slice_7/sipo_bit/tmp_reg_12_/SI] [get_pins slice_7/sipo_bit/wr_1_reg/SI]       \
[get_pins slice_7/sipo_bit/tmp_reg_5_/SI] [get_pins                            \
slice_7/sipo_bit/tmp_reg_8_/SI] [get_pins slice_7/sipo_bit/tmp_reg_13_/SI]     \
[get_pins slice_7/sipo_bit/tmp_reg_3_/SI] [get_pins                            \
slice_7/sipo_bit/tmp_reg_6_/SI] [get_pins slice_7/sipo_bit/tmp_reg_11_/SI]     \
[get_pins slice_7/sipo_bit/rd_reg/SI] [get_pins                                \
slice_7/sipo_bit/tmp_reg_4_/SI] [get_pins slice_7/sipo_bit/tmp_reg_14_/SI]     \
[get_pins slice_7/sipo_bit/rd_addr_reg_1_/SI] [get_pins                        \
slice_7/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                  \
slice_7/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_7/sipo_bit/wr_reg/SI]      \
[get_pins slice_7/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins        \
slice_7/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                  \
slice_7/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                  \
slice_7/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                  \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins                \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins                \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins                \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins                \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins                \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins                \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                 \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                 \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                 \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                 \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                 \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                 \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                 \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins             \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins             \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins             \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins             \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins             \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins             \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins              \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins              \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins              \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins              \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins              \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins              \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins              \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins              \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins              \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins              \
slice_7/piso_bit/temp_reg_14_/SI] [get_pins slice_7/piso_bit/temp_reg_2_/SI]   \
[get_pins slice_7/piso_bit/temp_reg_6_/SI] [get_pins                           \
slice_7/piso_bit/temp_reg_4_/SI] [get_pins slice_7/piso_bit/temp_reg_13_/SI]   \
[get_pins slice_7/piso_bit/temp_reg_10_/SI] [get_pins                          \
slice_7/piso_bit/temp_reg_9_/SI] [get_pins slice_7/piso_bit/temp_reg_5_/SI]    \
[get_pins slice_7/piso_bit/temp_reg_1_/SI] [get_pins                           \
slice_7/piso_bit/temp_reg_7_/SI] [get_pins slice_7/piso_bit/temp_reg_8_/SI]    \
[get_pins slice_7/piso_bit/temp_reg_11_/SI] [get_pins                          \
slice_7/piso_bit/temp_reg_15_/SI] [get_pins slice_7/piso_bit/temp_reg_12_/SI]  \
[get_pins slice_7/piso_bit/dout_reg/SI] [get_pins                              \
slice_7/piso_bit/temp_reg_0_/SI] [get_pins slice_7/piso_bit/temp_reg_3_/SI]    \
[get_pins slice_8/temp_0_reg/SI] [get_pins                                     \
slice_8/lreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_8/lreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_8/hreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_8/hreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_8/sipo_bit/pout_reg_0_/SI] [get_pins slice_8/sipo_bit/addr_reg_1_/SI]    \
[get_pins slice_8/sipo_bit/pout_reg_12_/SI] [get_pins                          \
slice_8/sipo_bit/pout_reg_3_/SI] [get_pins slice_8/sipo_bit/pout_reg_8_/SI]    \
[get_pins slice_8/sipo_bit/pout_reg_11_/SI] [get_pins                          \
slice_8/sipo_bit/pout_reg_1_/SI] [get_pins slice_8/sipo_bit/pout_reg_13_/SI]   \
[get_pins slice_8/sipo_bit/pout_reg_15_/SI] [get_pins                          \
slice_8/sipo_bit/pout_reg_9_/SI] [get_pins slice_8/sipo_bit/pout_reg_6_/SI]    \
[get_pins slice_8/sipo_bit/pout_reg_10_/SI] [get_pins                          \
slice_8/sipo_bit/pout_reg_7_/SI] [get_pins slice_8/sipo_bit/pout_reg_4_/SI]    \
[get_pins slice_8/sipo_bit/addr_reg_0_/SI] [get_pins                           \
slice_8/sipo_bit/pout_reg_14_/SI] [get_pins slice_8/sipo_bit/addr_reg_2_/SI]   \
[get_pins slice_8/sipo_bit/pout_reg_2_/SI] [get_pins                           \
slice_8/sipo_bit/addr_reg_3_/SI] [get_pins slice_8/sipo_bit/pout_reg_5_/SI]    \
[get_pins slice_8/sipo_bit/rd_addr_reg_3_/SI] [get_pins                        \
slice_8/sipo_bit/wr_tmp_reg/SI] [get_pins slice_8/sipo_bit/wr_0_reg/SI]        \
[get_pins slice_8/sipo_bit/wr_addr_reg_1_/SI] [get_pins                        \
slice_8/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_8/sipo_bit/wr_addr_reg_2_/SI] [get_pins slice_8/sipo_bit/tmp_reg_1_/SI]  \
[get_pins slice_8/sipo_bit/tmp_reg_15_/SI] [get_pins                           \
slice_8/sipo_bit/wr_addr_reg_0_/SI] [get_pins slice_8/sipo_bit/tmp_reg_2_/SI]  \
[get_pins slice_8/sipo_bit/tmp_reg_9_/SI] [get_pins                            \
slice_8/sipo_bit/tmp_reg_7_/SI] [get_pins slice_8/sipo_bit/tmp_reg_10_/SI]     \
[get_pins slice_8/sipo_bit/tmp_reg_0_/SI] [get_pins                            \
slice_8/sipo_bit/tmp_reg_12_/SI] [get_pins slice_8/sipo_bit/wr_1_reg/SI]       \
[get_pins slice_8/sipo_bit/tmp_reg_5_/SI] [get_pins                            \
slice_8/sipo_bit/tmp_reg_8_/SI] [get_pins slice_8/sipo_bit/tmp_reg_13_/SI]     \
[get_pins slice_8/sipo_bit/tmp_reg_3_/SI] [get_pins                            \
slice_8/sipo_bit/tmp_reg_6_/SI] [get_pins slice_8/sipo_bit/tmp_reg_11_/SI]     \
[get_pins slice_8/sipo_bit/rd_reg/SI] [get_pins                                \
slice_8/sipo_bit/tmp_reg_4_/SI] [get_pins slice_8/sipo_bit/tmp_reg_14_/SI]     \
[get_pins slice_8/sipo_bit/rd_addr_reg_1_/SI] [get_pins                        \
slice_8/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                  \
slice_8/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_8/sipo_bit/wr_reg/SI]      \
[get_pins slice_8/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins        \
slice_8/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                  \
slice_8/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                  \
slice_8/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                  \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins                \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins                \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins                \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins                \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins                \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins                \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                 \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                 \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                 \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                 \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                 \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                 \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                 \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins             \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins             \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins             \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins             \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins             \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins             \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins              \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins              \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins              \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins              \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins              \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins              \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins              \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins              \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins              \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins              \
slice_8/piso_bit/temp_reg_14_/SI] [get_pins slice_8/piso_bit/temp_reg_2_/SI]   \
[get_pins slice_8/piso_bit/temp_reg_6_/SI] [get_pins                           \
slice_8/piso_bit/temp_reg_4_/SI] [get_pins slice_8/piso_bit/temp_reg_13_/SI]   \
[get_pins slice_8/piso_bit/temp_reg_10_/SI] [get_pins                          \
slice_8/piso_bit/temp_reg_9_/SI] [get_pins slice_8/piso_bit/temp_reg_5_/SI]    \
[get_pins slice_8/piso_bit/temp_reg_1_/SI] [get_pins                           \
slice_8/piso_bit/temp_reg_7_/SI] [get_pins slice_8/piso_bit/temp_reg_8_/SI]    \
[get_pins slice_8/piso_bit/temp_reg_11_/SI] [get_pins                          \
slice_8/piso_bit/temp_reg_15_/SI] [get_pins slice_8/piso_bit/temp_reg_12_/SI]  \
[get_pins slice_8/piso_bit/dout_reg/SI] [get_pins                              \
slice_8/piso_bit/temp_reg_0_/SI] [get_pins slice_8/piso_bit/temp_reg_3_/SI]    \
[get_pins slice_9/temp_0_reg/SI] [get_pins                                     \
slice_9/lreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_9/lreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_9/hreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_9/hreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_9/sipo_bit/pout_reg_0_/SI] [get_pins slice_9/sipo_bit/addr_reg_1_/SI]    \
[get_pins slice_9/sipo_bit/pout_reg_12_/SI] [get_pins                          \
slice_9/sipo_bit/pout_reg_3_/SI] [get_pins slice_9/sipo_bit/pout_reg_8_/SI]    \
[get_pins slice_9/sipo_bit/pout_reg_11_/SI] [get_pins                          \
slice_9/sipo_bit/pout_reg_1_/SI] [get_pins slice_9/sipo_bit/pout_reg_13_/SI]   \
[get_pins slice_9/sipo_bit/pout_reg_15_/SI] [get_pins                          \
slice_9/sipo_bit/pout_reg_9_/SI] [get_pins slice_9/sipo_bit/pout_reg_6_/SI]    \
[get_pins slice_9/sipo_bit/pout_reg_10_/SI] [get_pins                          \
slice_9/sipo_bit/pout_reg_7_/SI] [get_pins slice_9/sipo_bit/pout_reg_4_/SI]    \
[get_pins slice_9/sipo_bit/addr_reg_0_/SI] [get_pins                           \
slice_9/sipo_bit/pout_reg_14_/SI] [get_pins slice_9/sipo_bit/addr_reg_2_/SI]   \
[get_pins slice_9/sipo_bit/pout_reg_2_/SI] [get_pins                           \
slice_9/sipo_bit/addr_reg_3_/SI] [get_pins slice_9/sipo_bit/pout_reg_5_/SI]    \
[get_pins slice_9/sipo_bit/rd_addr_reg_3_/SI] [get_pins                        \
slice_9/sipo_bit/wr_tmp_reg/SI] [get_pins slice_9/sipo_bit/wr_0_reg/SI]        \
[get_pins slice_9/sipo_bit/wr_addr_reg_1_/SI] [get_pins                        \
slice_9/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_9/sipo_bit/wr_addr_reg_2_/SI] [get_pins slice_9/sipo_bit/tmp_reg_1_/SI]  \
[get_pins slice_9/sipo_bit/tmp_reg_15_/SI] [get_pins                           \
slice_9/sipo_bit/wr_addr_reg_0_/SI] [get_pins slice_9/sipo_bit/tmp_reg_2_/SI]  \
[get_pins slice_9/sipo_bit/tmp_reg_9_/SI] [get_pins                            \
slice_9/sipo_bit/tmp_reg_7_/SI] [get_pins slice_9/sipo_bit/tmp_reg_10_/SI]     \
[get_pins slice_9/sipo_bit/tmp_reg_0_/SI] [get_pins                            \
slice_9/sipo_bit/tmp_reg_12_/SI] [get_pins slice_9/sipo_bit/wr_1_reg/SI]       \
[get_pins slice_9/sipo_bit/tmp_reg_5_/SI] [get_pins                            \
slice_9/sipo_bit/tmp_reg_8_/SI] [get_pins slice_9/sipo_bit/tmp_reg_13_/SI]     \
[get_pins slice_9/sipo_bit/tmp_reg_3_/SI] [get_pins                            \
slice_9/sipo_bit/tmp_reg_6_/SI] [get_pins slice_9/sipo_bit/tmp_reg_11_/SI]     \
[get_pins slice_9/sipo_bit/rd_reg/SI] [get_pins                                \
slice_9/sipo_bit/tmp_reg_4_/SI] [get_pins slice_9/sipo_bit/tmp_reg_14_/SI]     \
[get_pins slice_9/sipo_bit/rd_addr_reg_1_/SI] [get_pins                        \
slice_9/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                  \
slice_9/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_9/sipo_bit/wr_reg/SI]      \
[get_pins slice_9/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins        \
slice_9/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                  \
slice_9/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                  \
slice_9/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                  \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins                \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins                \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins                \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins                \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins                \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins                \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                 \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                 \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                 \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                 \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                 \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                 \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                 \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins             \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins             \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins             \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins             \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins             \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins             \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins              \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins              \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins              \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins              \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins              \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins              \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins              \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins              \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins              \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins              \
slice_9/piso_bit/temp_reg_14_/SI] [get_pins slice_9/piso_bit/temp_reg_2_/SI]   \
[get_pins slice_9/piso_bit/temp_reg_6_/SI] [get_pins                           \
slice_9/piso_bit/temp_reg_4_/SI] [get_pins slice_9/piso_bit/temp_reg_13_/SI]   \
[get_pins slice_9/piso_bit/temp_reg_10_/SI] [get_pins                          \
slice_9/piso_bit/temp_reg_9_/SI] [get_pins slice_9/piso_bit/temp_reg_5_/SI]    \
[get_pins slice_9/piso_bit/temp_reg_1_/SI] [get_pins                           \
slice_9/piso_bit/temp_reg_7_/SI] [get_pins slice_9/piso_bit/temp_reg_8_/SI]    \
[get_pins slice_9/piso_bit/temp_reg_11_/SI] [get_pins                          \
slice_9/piso_bit/temp_reg_15_/SI] [get_pins slice_9/piso_bit/temp_reg_12_/SI]  \
[get_pins slice_9/piso_bit/dout_reg/SI] [get_pins                              \
slice_9/piso_bit/temp_reg_0_/SI] [get_pins slice_9/piso_bit/temp_reg_3_/SI]    \
[get_pins slice_10/temp_0_reg/SI] [get_pins                                    \
slice_10/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_10/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_10/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_10/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_10/sipo_bit/pout_reg_0_/SI] [get_pins slice_10/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_10/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_10/sipo_bit/pout_reg_3_/SI] [get_pins slice_10/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_10/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_10/sipo_bit/pout_reg_1_/SI] [get_pins slice_10/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_10/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_10/sipo_bit/pout_reg_9_/SI] [get_pins slice_10/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_10/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_10/sipo_bit/pout_reg_7_/SI] [get_pins slice_10/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_10/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_10/sipo_bit/pout_reg_14_/SI] [get_pins slice_10/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_10/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_10/sipo_bit/addr_reg_3_/SI] [get_pins slice_10/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_10/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_10/sipo_bit/wr_tmp_reg/SI] [get_pins slice_10/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_10/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_10/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_10/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_10/sipo_bit/tmp_reg_1_/SI] [get_pins slice_10/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_10/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_10/sipo_bit/tmp_reg_2_/SI] [get_pins slice_10/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_10/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_10/sipo_bit/tmp_reg_10_/SI] [get_pins slice_10/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_10/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_10/sipo_bit/wr_1_reg/SI] [get_pins slice_10/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_10/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_10/sipo_bit/tmp_reg_13_/SI] [get_pins slice_10/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_10/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_10/sipo_bit/tmp_reg_11_/SI] [get_pins slice_10/sipo_bit/rd_reg/SI]       \
[get_pins slice_10/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_10/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_10/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_10/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_10/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_10/sipo_bit/wr_reg/SI]    \
[get_pins slice_10/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_10/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_10/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_10/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_10/piso_bit/temp_reg_14_/SI] [get_pins slice_10/piso_bit/temp_reg_2_/SI] \
[get_pins slice_10/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_10/piso_bit/temp_reg_4_/SI] [get_pins slice_10/piso_bit/temp_reg_13_/SI] \
[get_pins slice_10/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_10/piso_bit/temp_reg_9_/SI] [get_pins slice_10/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_10/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_10/piso_bit/temp_reg_7_/SI] [get_pins slice_10/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_10/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_10/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_10/piso_bit/temp_reg_12_/SI] [get_pins slice_10/piso_bit/dout_reg/SI]    \
[get_pins slice_10/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_10/piso_bit/temp_reg_3_/SI] [get_pins slice_11/temp_0_reg/SI] [get_pins  \
slice_11/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_11/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_11/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_11/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_11/sipo_bit/pout_reg_0_/SI] [get_pins slice_11/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_11/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_11/sipo_bit/pout_reg_3_/SI] [get_pins slice_11/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_11/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_11/sipo_bit/pout_reg_1_/SI] [get_pins slice_11/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_11/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_11/sipo_bit/pout_reg_9_/SI] [get_pins slice_11/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_11/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_11/sipo_bit/pout_reg_7_/SI] [get_pins slice_11/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_11/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_11/sipo_bit/pout_reg_14_/SI] [get_pins slice_11/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_11/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_11/sipo_bit/addr_reg_3_/SI] [get_pins slice_11/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_11/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_11/sipo_bit/wr_tmp_reg/SI] [get_pins slice_11/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_11/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_11/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_11/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_11/sipo_bit/tmp_reg_1_/SI] [get_pins slice_11/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_11/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_11/sipo_bit/tmp_reg_2_/SI] [get_pins slice_11/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_11/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_11/sipo_bit/tmp_reg_10_/SI] [get_pins slice_11/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_11/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_11/sipo_bit/wr_1_reg/SI] [get_pins slice_11/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_11/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_11/sipo_bit/tmp_reg_13_/SI] [get_pins slice_11/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_11/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_11/sipo_bit/tmp_reg_11_/SI] [get_pins slice_11/sipo_bit/rd_reg/SI]       \
[get_pins slice_11/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_11/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_11/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_11/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_11/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_11/sipo_bit/wr_reg/SI]    \
[get_pins slice_11/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_11/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_11/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_11/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_11/piso_bit/temp_reg_14_/SI] [get_pins slice_11/piso_bit/temp_reg_2_/SI] \
[get_pins slice_11/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_11/piso_bit/temp_reg_4_/SI] [get_pins slice_11/piso_bit/temp_reg_13_/SI] \
[get_pins slice_11/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_11/piso_bit/temp_reg_9_/SI] [get_pins slice_11/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_11/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_11/piso_bit/temp_reg_7_/SI] [get_pins slice_11/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_11/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_11/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_11/piso_bit/temp_reg_12_/SI] [get_pins slice_11/piso_bit/dout_reg/SI]    \
[get_pins slice_11/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_11/piso_bit/temp_reg_3_/SI] [get_pins slice_12/temp_0_reg/SI] [get_pins  \
slice_12/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_12/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_12/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_12/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_12/sipo_bit/pout_reg_0_/SI] [get_pins slice_12/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_12/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_12/sipo_bit/pout_reg_3_/SI] [get_pins slice_12/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_12/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_12/sipo_bit/pout_reg_1_/SI] [get_pins slice_12/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_12/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_12/sipo_bit/pout_reg_9_/SI] [get_pins slice_12/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_12/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_12/sipo_bit/pout_reg_7_/SI] [get_pins slice_12/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_12/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_12/sipo_bit/pout_reg_14_/SI] [get_pins slice_12/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_12/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_12/sipo_bit/addr_reg_3_/SI] [get_pins slice_12/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_12/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_12/sipo_bit/wr_tmp_reg/SI] [get_pins slice_12/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_12/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_12/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_12/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_12/sipo_bit/tmp_reg_1_/SI] [get_pins slice_12/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_12/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_12/sipo_bit/tmp_reg_2_/SI] [get_pins slice_12/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_12/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_12/sipo_bit/tmp_reg_10_/SI] [get_pins slice_12/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_12/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_12/sipo_bit/wr_1_reg/SI] [get_pins slice_12/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_12/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_12/sipo_bit/tmp_reg_13_/SI] [get_pins slice_12/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_12/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_12/sipo_bit/tmp_reg_11_/SI] [get_pins slice_12/sipo_bit/rd_reg/SI]       \
[get_pins slice_12/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_12/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_12/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_12/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_12/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_12/sipo_bit/wr_reg/SI]    \
[get_pins slice_12/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_12/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_12/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_12/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_12/piso_bit/temp_reg_14_/SI] [get_pins slice_12/piso_bit/temp_reg_2_/SI] \
[get_pins slice_12/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_12/piso_bit/temp_reg_4_/SI] [get_pins slice_12/piso_bit/temp_reg_13_/SI] \
[get_pins slice_12/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_12/piso_bit/temp_reg_9_/SI] [get_pins slice_12/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_12/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_12/piso_bit/temp_reg_7_/SI] [get_pins slice_12/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_12/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_12/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_12/piso_bit/temp_reg_12_/SI] [get_pins slice_12/piso_bit/dout_reg/SI]    \
[get_pins slice_12/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_12/piso_bit/temp_reg_3_/SI] [get_pins slice_13/temp_0_reg/SI] [get_pins  \
slice_13/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_13/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_13/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_13/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_13/sipo_bit/pout_reg_0_/SI] [get_pins slice_13/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_13/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_13/sipo_bit/pout_reg_3_/SI] [get_pins slice_13/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_13/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_13/sipo_bit/pout_reg_1_/SI] [get_pins slice_13/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_13/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_13/sipo_bit/pout_reg_9_/SI] [get_pins slice_13/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_13/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_13/sipo_bit/pout_reg_7_/SI] [get_pins slice_13/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_13/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_13/sipo_bit/pout_reg_14_/SI] [get_pins slice_13/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_13/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_13/sipo_bit/addr_reg_3_/SI] [get_pins slice_13/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_13/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_13/sipo_bit/wr_tmp_reg/SI] [get_pins slice_13/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_13/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_13/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_13/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_13/sipo_bit/tmp_reg_1_/SI] [get_pins slice_13/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_13/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_13/sipo_bit/tmp_reg_2_/SI] [get_pins slice_13/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_13/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_13/sipo_bit/tmp_reg_10_/SI] [get_pins slice_13/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_13/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_13/sipo_bit/wr_1_reg/SI] [get_pins slice_13/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_13/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_13/sipo_bit/tmp_reg_13_/SI] [get_pins slice_13/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_13/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_13/sipo_bit/tmp_reg_11_/SI] [get_pins slice_13/sipo_bit/rd_reg/SI]       \
[get_pins slice_13/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_13/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_13/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_13/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_13/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_13/sipo_bit/wr_reg/SI]    \
[get_pins slice_13/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_13/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_13/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_13/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_13/piso_bit/temp_reg_14_/SI] [get_pins slice_13/piso_bit/temp_reg_2_/SI] \
[get_pins slice_13/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_13/piso_bit/temp_reg_4_/SI] [get_pins slice_13/piso_bit/temp_reg_13_/SI] \
[get_pins slice_13/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_13/piso_bit/temp_reg_9_/SI] [get_pins slice_13/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_13/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_13/piso_bit/temp_reg_7_/SI] [get_pins slice_13/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_13/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_13/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_13/piso_bit/temp_reg_12_/SI] [get_pins slice_13/piso_bit/dout_reg/SI]    \
[get_pins slice_13/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_13/piso_bit/temp_reg_3_/SI] [get_pins slice_14/temp_0_reg/SI] [get_pins  \
slice_14/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_14/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_14/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_14/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_14/sipo_bit/pout_reg_0_/SI] [get_pins slice_14/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_14/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_14/sipo_bit/pout_reg_3_/SI] [get_pins slice_14/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_14/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_14/sipo_bit/pout_reg_1_/SI] [get_pins slice_14/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_14/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_14/sipo_bit/pout_reg_9_/SI] [get_pins slice_14/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_14/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_14/sipo_bit/pout_reg_7_/SI] [get_pins slice_14/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_14/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_14/sipo_bit/pout_reg_14_/SI] [get_pins slice_14/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_14/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_14/sipo_bit/addr_reg_3_/SI] [get_pins slice_14/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_14/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_14/sipo_bit/wr_tmp_reg/SI] [get_pins slice_14/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_14/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_14/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_14/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_14/sipo_bit/tmp_reg_1_/SI] [get_pins slice_14/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_14/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_14/sipo_bit/tmp_reg_2_/SI] [get_pins slice_14/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_14/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_14/sipo_bit/tmp_reg_10_/SI] [get_pins slice_14/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_14/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_14/sipo_bit/wr_1_reg/SI] [get_pins slice_14/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_14/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_14/sipo_bit/tmp_reg_13_/SI] [get_pins slice_14/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_14/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_14/sipo_bit/tmp_reg_11_/SI] [get_pins slice_14/sipo_bit/rd_reg/SI]       \
[get_pins slice_14/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_14/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_14/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_14/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_14/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_14/sipo_bit/wr_reg/SI]    \
[get_pins slice_14/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_14/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_14/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_14/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_14/piso_bit/temp_reg_14_/SI] [get_pins slice_14/piso_bit/temp_reg_2_/SI] \
[get_pins slice_14/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_14/piso_bit/temp_reg_4_/SI] [get_pins slice_14/piso_bit/temp_reg_13_/SI] \
[get_pins slice_14/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_14/piso_bit/temp_reg_9_/SI] [get_pins slice_14/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_14/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_14/piso_bit/temp_reg_7_/SI] [get_pins slice_14/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_14/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_14/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_14/piso_bit/temp_reg_12_/SI] [get_pins slice_14/piso_bit/dout_reg/SI]    \
[get_pins slice_14/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_14/piso_bit/temp_reg_3_/SI] [get_pins slice_15/temp_0_reg/SI] [get_pins  \
slice_15/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_15/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_15/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_15/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_15/sipo_bit/pout_reg_0_/SI] [get_pins slice_15/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_15/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_15/sipo_bit/pout_reg_3_/SI] [get_pins slice_15/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_15/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_15/sipo_bit/pout_reg_1_/SI] [get_pins slice_15/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_15/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_15/sipo_bit/pout_reg_9_/SI] [get_pins slice_15/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_15/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_15/sipo_bit/pout_reg_7_/SI] [get_pins slice_15/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_15/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_15/sipo_bit/pout_reg_14_/SI] [get_pins slice_15/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_15/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_15/sipo_bit/addr_reg_3_/SI] [get_pins slice_15/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_15/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_15/sipo_bit/wr_tmp_reg/SI] [get_pins slice_15/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_15/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_15/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_15/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_15/sipo_bit/tmp_reg_1_/SI] [get_pins slice_15/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_15/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_15/sipo_bit/tmp_reg_2_/SI] [get_pins slice_15/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_15/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_15/sipo_bit/tmp_reg_10_/SI] [get_pins slice_15/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_15/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_15/sipo_bit/wr_1_reg/SI] [get_pins slice_15/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_15/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_15/sipo_bit/tmp_reg_13_/SI] [get_pins slice_15/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_15/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_15/sipo_bit/tmp_reg_11_/SI] [get_pins slice_15/sipo_bit/rd_reg/SI]       \
[get_pins slice_15/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_15/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_15/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_15/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_15/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_15/sipo_bit/wr_reg/SI]    \
[get_pins slice_15/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_15/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_15/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_15/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_15/piso_bit/temp_reg_14_/SI] [get_pins slice_15/piso_bit/temp_reg_2_/SI] \
[get_pins slice_15/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_15/piso_bit/temp_reg_4_/SI] [get_pins slice_15/piso_bit/temp_reg_13_/SI] \
[get_pins slice_15/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_15/piso_bit/temp_reg_9_/SI] [get_pins slice_15/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_15/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_15/piso_bit/temp_reg_7_/SI] [get_pins slice_15/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_15/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_15/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_15/piso_bit/temp_reg_12_/SI] [get_pins slice_15/piso_bit/dout_reg/SI]    \
[get_pins slice_15/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_15/piso_bit/temp_reg_3_/SI] [get_pins slice_16/temp_0_reg/SI] [get_pins  \
slice_16/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_16/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_16/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_16/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_16/sipo_bit/pout_reg_0_/SI] [get_pins slice_16/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_16/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_16/sipo_bit/pout_reg_3_/SI] [get_pins slice_16/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_16/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_16/sipo_bit/pout_reg_1_/SI] [get_pins slice_16/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_16/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_16/sipo_bit/pout_reg_9_/SI] [get_pins slice_16/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_16/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_16/sipo_bit/pout_reg_7_/SI] [get_pins slice_16/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_16/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_16/sipo_bit/pout_reg_14_/SI] [get_pins slice_16/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_16/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_16/sipo_bit/addr_reg_3_/SI] [get_pins slice_16/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_16/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_16/sipo_bit/wr_tmp_reg/SI] [get_pins slice_16/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_16/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_16/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_16/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_16/sipo_bit/tmp_reg_1_/SI] [get_pins slice_16/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_16/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_16/sipo_bit/tmp_reg_2_/SI] [get_pins slice_16/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_16/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_16/sipo_bit/tmp_reg_10_/SI] [get_pins slice_16/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_16/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_16/sipo_bit/wr_1_reg/SI] [get_pins slice_16/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_16/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_16/sipo_bit/tmp_reg_13_/SI] [get_pins slice_16/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_16/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_16/sipo_bit/tmp_reg_11_/SI] [get_pins slice_16/sipo_bit/rd_reg/SI]       \
[get_pins slice_16/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_16/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_16/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_16/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_16/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_16/sipo_bit/wr_reg/SI]    \
[get_pins slice_16/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_16/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_16/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_16/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_16/piso_bit/temp_reg_14_/SI] [get_pins slice_16/piso_bit/temp_reg_2_/SI] \
[get_pins slice_16/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_16/piso_bit/temp_reg_4_/SI] [get_pins slice_16/piso_bit/temp_reg_13_/SI] \
[get_pins slice_16/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_16/piso_bit/temp_reg_9_/SI] [get_pins slice_16/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_16/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_16/piso_bit/temp_reg_7_/SI] [get_pins slice_16/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_16/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_16/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_16/piso_bit/temp_reg_12_/SI] [get_pins slice_16/piso_bit/dout_reg/SI]    \
[get_pins slice_16/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_16/piso_bit/temp_reg_3_/SI] [get_pins slice_17/temp_0_reg/SI] [get_pins  \
slice_17/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_17/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_17/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_17/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_17/sipo_bit/pout_reg_0_/SI] [get_pins slice_17/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_17/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_17/sipo_bit/pout_reg_3_/SI] [get_pins slice_17/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_17/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_17/sipo_bit/pout_reg_1_/SI] [get_pins slice_17/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_17/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_17/sipo_bit/pout_reg_9_/SI] [get_pins slice_17/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_17/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_17/sipo_bit/pout_reg_7_/SI] [get_pins slice_17/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_17/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_17/sipo_bit/pout_reg_14_/SI] [get_pins slice_17/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_17/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_17/sipo_bit/addr_reg_3_/SI] [get_pins slice_17/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_17/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_17/sipo_bit/wr_tmp_reg/SI] [get_pins slice_17/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_17/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_17/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_17/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_17/sipo_bit/tmp_reg_1_/SI] [get_pins slice_17/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_17/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_17/sipo_bit/tmp_reg_2_/SI] [get_pins slice_17/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_17/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_17/sipo_bit/tmp_reg_10_/SI] [get_pins slice_17/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_17/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_17/sipo_bit/wr_1_reg/SI] [get_pins slice_17/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_17/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_17/sipo_bit/tmp_reg_13_/SI] [get_pins slice_17/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_17/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_17/sipo_bit/tmp_reg_11_/SI] [get_pins slice_17/sipo_bit/rd_reg/SI]       \
[get_pins slice_17/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_17/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_17/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_17/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_17/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_17/sipo_bit/wr_reg/SI]    \
[get_pins slice_17/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_17/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_17/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_17/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_17/piso_bit/temp_reg_14_/SI] [get_pins slice_17/piso_bit/temp_reg_2_/SI] \
[get_pins slice_17/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_17/piso_bit/temp_reg_4_/SI] [get_pins slice_17/piso_bit/temp_reg_13_/SI] \
[get_pins slice_17/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_17/piso_bit/temp_reg_9_/SI] [get_pins slice_17/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_17/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_17/piso_bit/temp_reg_7_/SI] [get_pins slice_17/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_17/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_17/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_17/piso_bit/temp_reg_12_/SI] [get_pins slice_17/piso_bit/dout_reg/SI]    \
[get_pins slice_17/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_17/piso_bit/temp_reg_3_/SI] [get_pins slice_18/temp_0_reg/SI] [get_pins  \
slice_18/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_18/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_18/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_18/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_18/sipo_bit/pout_reg_0_/SI] [get_pins slice_18/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_18/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_18/sipo_bit/pout_reg_3_/SI] [get_pins slice_18/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_18/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_18/sipo_bit/pout_reg_1_/SI] [get_pins slice_18/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_18/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_18/sipo_bit/pout_reg_9_/SI] [get_pins slice_18/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_18/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_18/sipo_bit/pout_reg_7_/SI] [get_pins slice_18/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_18/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_18/sipo_bit/pout_reg_14_/SI] [get_pins slice_18/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_18/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_18/sipo_bit/addr_reg_3_/SI] [get_pins slice_18/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_18/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_18/sipo_bit/wr_tmp_reg/SI] [get_pins slice_18/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_18/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_18/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_18/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_18/sipo_bit/tmp_reg_1_/SI] [get_pins slice_18/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_18/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_18/sipo_bit/tmp_reg_2_/SI] [get_pins slice_18/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_18/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_18/sipo_bit/tmp_reg_10_/SI] [get_pins slice_18/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_18/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_18/sipo_bit/wr_1_reg/SI] [get_pins slice_18/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_18/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_18/sipo_bit/tmp_reg_13_/SI] [get_pins slice_18/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_18/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_18/sipo_bit/tmp_reg_11_/SI] [get_pins slice_18/sipo_bit/rd_reg/SI]       \
[get_pins slice_18/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_18/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_18/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_18/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_18/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_18/sipo_bit/wr_reg/SI]    \
[get_pins slice_18/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_18/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_18/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_18/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_18/piso_bit/temp_reg_14_/SI] [get_pins slice_18/piso_bit/temp_reg_2_/SI] \
[get_pins slice_18/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_18/piso_bit/temp_reg_4_/SI] [get_pins slice_18/piso_bit/temp_reg_13_/SI] \
[get_pins slice_18/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_18/piso_bit/temp_reg_9_/SI] [get_pins slice_18/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_18/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_18/piso_bit/temp_reg_7_/SI] [get_pins slice_18/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_18/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_18/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_18/piso_bit/temp_reg_12_/SI] [get_pins slice_18/piso_bit/dout_reg/SI]    \
[get_pins slice_18/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_18/piso_bit/temp_reg_3_/SI] [get_pins slice_19/temp_0_reg/SI] [get_pins  \
slice_19/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_19/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_19/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_19/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_19/sipo_bit/pout_reg_0_/SI] [get_pins slice_19/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_19/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_19/sipo_bit/pout_reg_3_/SI] [get_pins slice_19/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_19/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_19/sipo_bit/pout_reg_1_/SI] [get_pins slice_19/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_19/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_19/sipo_bit/pout_reg_9_/SI] [get_pins slice_19/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_19/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_19/sipo_bit/pout_reg_7_/SI] [get_pins slice_19/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_19/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_19/sipo_bit/pout_reg_14_/SI] [get_pins slice_19/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_19/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_19/sipo_bit/addr_reg_3_/SI] [get_pins slice_19/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_19/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_19/sipo_bit/wr_tmp_reg/SI] [get_pins slice_19/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_19/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_19/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_19/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_19/sipo_bit/tmp_reg_1_/SI] [get_pins slice_19/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_19/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_19/sipo_bit/tmp_reg_2_/SI] [get_pins slice_19/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_19/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_19/sipo_bit/tmp_reg_10_/SI] [get_pins slice_19/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_19/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_19/sipo_bit/wr_1_reg/SI] [get_pins slice_19/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_19/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_19/sipo_bit/tmp_reg_13_/SI] [get_pins slice_19/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_19/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_19/sipo_bit/tmp_reg_11_/SI] [get_pins slice_19/sipo_bit/rd_reg/SI]       \
[get_pins slice_19/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_19/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_19/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_19/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_19/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_19/sipo_bit/wr_reg/SI]    \
[get_pins slice_19/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_19/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_19/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_19/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_19/piso_bit/temp_reg_14_/SI] [get_pins slice_19/piso_bit/temp_reg_2_/SI] \
[get_pins slice_19/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_19/piso_bit/temp_reg_4_/SI] [get_pins slice_19/piso_bit/temp_reg_13_/SI] \
[get_pins slice_19/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_19/piso_bit/temp_reg_9_/SI] [get_pins slice_19/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_19/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_19/piso_bit/temp_reg_7_/SI] [get_pins slice_19/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_19/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_19/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_19/piso_bit/temp_reg_12_/SI] [get_pins slice_19/piso_bit/dout_reg/SI]    \
[get_pins slice_19/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_19/piso_bit/temp_reg_3_/SI] [get_pins slice_20/temp_0_reg/SI] [get_pins  \
slice_20/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_20/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_20/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_20/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_20/sipo_bit/pout_reg_0_/SI] [get_pins slice_20/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_20/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_20/sipo_bit/pout_reg_3_/SI] [get_pins slice_20/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_20/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_20/sipo_bit/pout_reg_1_/SI] [get_pins slice_20/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_20/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_20/sipo_bit/pout_reg_9_/SI] [get_pins slice_20/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_20/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_20/sipo_bit/pout_reg_7_/SI] [get_pins slice_20/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_20/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_20/sipo_bit/pout_reg_14_/SI] [get_pins slice_20/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_20/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_20/sipo_bit/addr_reg_3_/SI] [get_pins slice_20/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_20/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_20/sipo_bit/wr_tmp_reg/SI] [get_pins slice_20/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_20/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_20/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_20/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_20/sipo_bit/tmp_reg_1_/SI] [get_pins slice_20/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_20/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_20/sipo_bit/tmp_reg_2_/SI] [get_pins slice_20/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_20/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_20/sipo_bit/tmp_reg_10_/SI] [get_pins slice_20/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_20/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_20/sipo_bit/wr_1_reg/SI] [get_pins slice_20/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_20/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_20/sipo_bit/tmp_reg_13_/SI] [get_pins slice_20/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_20/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_20/sipo_bit/tmp_reg_11_/SI] [get_pins slice_20/sipo_bit/rd_reg/SI]       \
[get_pins slice_20/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_20/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_20/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_20/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_20/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_20/sipo_bit/wr_reg/SI]    \
[get_pins slice_20/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_20/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_20/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_20/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_20/piso_bit/temp_reg_14_/SI] [get_pins slice_20/piso_bit/temp_reg_2_/SI] \
[get_pins slice_20/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_20/piso_bit/temp_reg_4_/SI] [get_pins slice_20/piso_bit/temp_reg_13_/SI] \
[get_pins slice_20/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_20/piso_bit/temp_reg_9_/SI] [get_pins slice_20/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_20/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_20/piso_bit/temp_reg_7_/SI] [get_pins slice_20/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_20/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_20/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_20/piso_bit/temp_reg_12_/SI] [get_pins slice_20/piso_bit/dout_reg/SI]    \
[get_pins slice_20/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_20/piso_bit/temp_reg_3_/SI] [get_pins slice_21/temp_0_reg/SI] [get_pins  \
slice_21/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_21/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_21/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_21/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_21/sipo_bit/pout_reg_0_/SI] [get_pins slice_21/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_21/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_21/sipo_bit/pout_reg_3_/SI] [get_pins slice_21/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_21/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_21/sipo_bit/pout_reg_1_/SI] [get_pins slice_21/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_21/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_21/sipo_bit/pout_reg_9_/SI] [get_pins slice_21/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_21/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_21/sipo_bit/pout_reg_7_/SI] [get_pins slice_21/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_21/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_21/sipo_bit/pout_reg_14_/SI] [get_pins slice_21/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_21/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_21/sipo_bit/addr_reg_3_/SI] [get_pins slice_21/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_21/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_21/sipo_bit/wr_tmp_reg/SI] [get_pins slice_21/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_21/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_21/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_21/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_21/sipo_bit/tmp_reg_1_/SI] [get_pins slice_21/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_21/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_21/sipo_bit/tmp_reg_2_/SI] [get_pins slice_21/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_21/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_21/sipo_bit/tmp_reg_10_/SI] [get_pins slice_21/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_21/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_21/sipo_bit/wr_1_reg/SI] [get_pins slice_21/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_21/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_21/sipo_bit/tmp_reg_13_/SI] [get_pins slice_21/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_21/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_21/sipo_bit/tmp_reg_11_/SI] [get_pins slice_21/sipo_bit/rd_reg/SI]       \
[get_pins slice_21/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_21/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_21/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_21/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_21/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_21/sipo_bit/wr_reg/SI]    \
[get_pins slice_21/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_21/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_21/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_21/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_21/piso_bit/temp_reg_14_/SI] [get_pins slice_21/piso_bit/temp_reg_2_/SI] \
[get_pins slice_21/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_21/piso_bit/temp_reg_4_/SI] [get_pins slice_21/piso_bit/temp_reg_13_/SI] \
[get_pins slice_21/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_21/piso_bit/temp_reg_9_/SI] [get_pins slice_21/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_21/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_21/piso_bit/temp_reg_7_/SI] [get_pins slice_21/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_21/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_21/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_21/piso_bit/temp_reg_12_/SI] [get_pins slice_21/piso_bit/dout_reg/SI]    \
[get_pins slice_21/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_21/piso_bit/temp_reg_3_/SI] [get_pins slice_22/temp_0_reg/SI] [get_pins  \
slice_22/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_22/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_22/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_22/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_22/sipo_bit/pout_reg_0_/SI] [get_pins slice_22/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_22/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_22/sipo_bit/pout_reg_3_/SI] [get_pins slice_22/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_22/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_22/sipo_bit/pout_reg_1_/SI] [get_pins slice_22/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_22/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_22/sipo_bit/pout_reg_9_/SI] [get_pins slice_22/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_22/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_22/sipo_bit/pout_reg_7_/SI] [get_pins slice_22/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_22/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_22/sipo_bit/pout_reg_14_/SI] [get_pins slice_22/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_22/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_22/sipo_bit/addr_reg_3_/SI] [get_pins slice_22/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_22/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_22/sipo_bit/wr_tmp_reg/SI] [get_pins slice_22/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_22/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_22/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_22/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_22/sipo_bit/tmp_reg_1_/SI] [get_pins slice_22/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_22/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_22/sipo_bit/tmp_reg_2_/SI] [get_pins slice_22/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_22/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_22/sipo_bit/tmp_reg_10_/SI] [get_pins slice_22/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_22/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_22/sipo_bit/wr_1_reg/SI] [get_pins slice_22/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_22/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_22/sipo_bit/tmp_reg_13_/SI] [get_pins slice_22/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_22/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_22/sipo_bit/tmp_reg_11_/SI] [get_pins slice_22/sipo_bit/rd_reg/SI]       \
[get_pins slice_22/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_22/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_22/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_22/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_22/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_22/sipo_bit/wr_reg/SI]    \
[get_pins slice_22/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_22/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_22/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_22/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_22/piso_bit/temp_reg_14_/SI] [get_pins slice_22/piso_bit/temp_reg_2_/SI] \
[get_pins slice_22/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_22/piso_bit/temp_reg_4_/SI] [get_pins slice_22/piso_bit/temp_reg_13_/SI] \
[get_pins slice_22/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_22/piso_bit/temp_reg_9_/SI] [get_pins slice_22/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_22/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_22/piso_bit/temp_reg_7_/SI] [get_pins slice_22/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_22/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_22/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_22/piso_bit/temp_reg_12_/SI] [get_pins slice_22/piso_bit/dout_reg/SI]    \
[get_pins slice_22/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_22/piso_bit/temp_reg_3_/SI] [get_pins slice_23/temp_0_reg/SI] [get_pins  \
slice_23/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_23/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_23/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_23/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_23/sipo_bit/pout_reg_0_/SI] [get_pins slice_23/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_23/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_23/sipo_bit/pout_reg_3_/SI] [get_pins slice_23/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_23/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_23/sipo_bit/pout_reg_1_/SI] [get_pins slice_23/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_23/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_23/sipo_bit/pout_reg_9_/SI] [get_pins slice_23/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_23/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_23/sipo_bit/pout_reg_7_/SI] [get_pins slice_23/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_23/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_23/sipo_bit/pout_reg_14_/SI] [get_pins slice_23/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_23/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_23/sipo_bit/addr_reg_3_/SI] [get_pins slice_23/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_23/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_23/sipo_bit/wr_tmp_reg/SI] [get_pins slice_23/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_23/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_23/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_23/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_23/sipo_bit/tmp_reg_1_/SI] [get_pins slice_23/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_23/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_23/sipo_bit/tmp_reg_2_/SI] [get_pins slice_23/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_23/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_23/sipo_bit/tmp_reg_10_/SI] [get_pins slice_23/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_23/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_23/sipo_bit/wr_1_reg/SI] [get_pins slice_23/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_23/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_23/sipo_bit/tmp_reg_13_/SI] [get_pins slice_23/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_23/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_23/sipo_bit/tmp_reg_11_/SI] [get_pins slice_23/sipo_bit/rd_reg/SI]       \
[get_pins slice_23/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_23/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_23/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_23/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_23/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_23/sipo_bit/wr_reg/SI]    \
[get_pins slice_23/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_23/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_23/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_23/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_23/piso_bit/temp_reg_14_/SI] [get_pins slice_23/piso_bit/temp_reg_2_/SI] \
[get_pins slice_23/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_23/piso_bit/temp_reg_4_/SI] [get_pins slice_23/piso_bit/temp_reg_13_/SI] \
[get_pins slice_23/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_23/piso_bit/temp_reg_9_/SI] [get_pins slice_23/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_23/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_23/piso_bit/temp_reg_7_/SI] [get_pins slice_23/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_23/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_23/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_23/piso_bit/temp_reg_12_/SI] [get_pins slice_23/piso_bit/dout_reg/SI]    \
[get_pins slice_23/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_23/piso_bit/temp_reg_3_/SI] [get_pins slice_24/temp_0_reg/SI] [get_pins  \
slice_24/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_24/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_24/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_24/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_24/sipo_bit/pout_reg_0_/SI] [get_pins slice_24/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_24/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_24/sipo_bit/pout_reg_3_/SI] [get_pins slice_24/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_24/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_24/sipo_bit/pout_reg_1_/SI] [get_pins slice_24/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_24/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_24/sipo_bit/pout_reg_9_/SI] [get_pins slice_24/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_24/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_24/sipo_bit/pout_reg_7_/SI] [get_pins slice_24/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_24/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_24/sipo_bit/pout_reg_14_/SI] [get_pins slice_24/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_24/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_24/sipo_bit/addr_reg_3_/SI] [get_pins slice_24/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_24/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_24/sipo_bit/wr_tmp_reg/SI] [get_pins slice_24/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_24/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_24/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_24/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_24/sipo_bit/tmp_reg_1_/SI] [get_pins slice_24/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_24/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_24/sipo_bit/tmp_reg_2_/SI] [get_pins slice_24/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_24/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_24/sipo_bit/tmp_reg_10_/SI] [get_pins slice_24/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_24/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_24/sipo_bit/wr_1_reg/SI] [get_pins slice_24/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_24/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_24/sipo_bit/tmp_reg_13_/SI] [get_pins slice_24/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_24/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_24/sipo_bit/tmp_reg_11_/SI] [get_pins slice_24/sipo_bit/rd_reg/SI]       \
[get_pins slice_24/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_24/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_24/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_24/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_24/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_24/sipo_bit/wr_reg/SI]    \
[get_pins slice_24/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_24/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_24/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_24/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_24/piso_bit/temp_reg_14_/SI] [get_pins slice_24/piso_bit/temp_reg_2_/SI] \
[get_pins slice_24/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_24/piso_bit/temp_reg_4_/SI] [get_pins slice_24/piso_bit/temp_reg_13_/SI] \
[get_pins slice_24/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_24/piso_bit/temp_reg_9_/SI] [get_pins slice_24/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_24/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_24/piso_bit/temp_reg_7_/SI] [get_pins slice_24/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_24/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_24/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_24/piso_bit/temp_reg_12_/SI] [get_pins slice_24/piso_bit/dout_reg/SI]    \
[get_pins slice_24/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_24/piso_bit/temp_reg_3_/SI] [get_pins slice_25/temp_0_reg/SI] [get_pins  \
slice_25/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_25/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_25/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_25/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_25/sipo_bit/pout_reg_0_/SI] [get_pins slice_25/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_25/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_25/sipo_bit/pout_reg_3_/SI] [get_pins slice_25/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_25/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_25/sipo_bit/pout_reg_1_/SI] [get_pins slice_25/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_25/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_25/sipo_bit/pout_reg_9_/SI] [get_pins slice_25/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_25/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_25/sipo_bit/pout_reg_7_/SI] [get_pins slice_25/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_25/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_25/sipo_bit/pout_reg_14_/SI] [get_pins slice_25/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_25/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_25/sipo_bit/addr_reg_3_/SI] [get_pins slice_25/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_25/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_25/sipo_bit/wr_tmp_reg/SI] [get_pins slice_25/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_25/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_25/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_25/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_25/sipo_bit/tmp_reg_1_/SI] [get_pins slice_25/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_25/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_25/sipo_bit/tmp_reg_2_/SI] [get_pins slice_25/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_25/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_25/sipo_bit/tmp_reg_10_/SI] [get_pins slice_25/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_25/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_25/sipo_bit/wr_1_reg/SI] [get_pins slice_25/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_25/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_25/sipo_bit/tmp_reg_13_/SI] [get_pins slice_25/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_25/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_25/sipo_bit/tmp_reg_11_/SI] [get_pins slice_25/sipo_bit/rd_reg/SI]       \
[get_pins slice_25/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_25/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_25/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_25/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_25/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_25/sipo_bit/wr_reg/SI]    \
[get_pins slice_25/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_25/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_25/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_25/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_25/piso_bit/temp_reg_14_/SI] [get_pins slice_25/piso_bit/temp_reg_2_/SI] \
[get_pins slice_25/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_25/piso_bit/temp_reg_4_/SI] [get_pins slice_25/piso_bit/temp_reg_13_/SI] \
[get_pins slice_25/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_25/piso_bit/temp_reg_9_/SI] [get_pins slice_25/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_25/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_25/piso_bit/temp_reg_7_/SI] [get_pins slice_25/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_25/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_25/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_25/piso_bit/temp_reg_12_/SI] [get_pins slice_25/piso_bit/dout_reg/SI]    \
[get_pins slice_25/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_25/piso_bit/temp_reg_3_/SI] [get_pins slice_26/temp_0_reg/SI] [get_pins  \
slice_26/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_26/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_26/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_26/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_26/sipo_bit/pout_reg_0_/SI] [get_pins slice_26/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_26/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_26/sipo_bit/pout_reg_3_/SI] [get_pins slice_26/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_26/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_26/sipo_bit/pout_reg_1_/SI] [get_pins slice_26/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_26/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_26/sipo_bit/pout_reg_9_/SI] [get_pins slice_26/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_26/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_26/sipo_bit/pout_reg_7_/SI] [get_pins slice_26/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_26/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_26/sipo_bit/pout_reg_14_/SI] [get_pins slice_26/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_26/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_26/sipo_bit/addr_reg_3_/SI] [get_pins slice_26/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_26/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_26/sipo_bit/wr_tmp_reg/SI] [get_pins slice_26/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_26/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_26/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_26/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_26/sipo_bit/tmp_reg_1_/SI] [get_pins slice_26/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_26/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_26/sipo_bit/tmp_reg_2_/SI] [get_pins slice_26/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_26/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_26/sipo_bit/tmp_reg_10_/SI] [get_pins slice_26/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_26/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_26/sipo_bit/wr_1_reg/SI] [get_pins slice_26/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_26/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_26/sipo_bit/tmp_reg_13_/SI] [get_pins slice_26/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_26/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_26/sipo_bit/tmp_reg_11_/SI] [get_pins slice_26/sipo_bit/rd_reg/SI]       \
[get_pins slice_26/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_26/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_26/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_26/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_26/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_26/sipo_bit/wr_reg/SI]    \
[get_pins slice_26/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_26/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_26/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_26/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_26/piso_bit/temp_reg_14_/SI] [get_pins slice_26/piso_bit/temp_reg_2_/SI] \
[get_pins slice_26/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_26/piso_bit/temp_reg_4_/SI] [get_pins slice_26/piso_bit/temp_reg_13_/SI] \
[get_pins slice_26/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_26/piso_bit/temp_reg_9_/SI] [get_pins slice_26/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_26/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_26/piso_bit/temp_reg_7_/SI] [get_pins slice_26/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_26/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_26/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_26/piso_bit/temp_reg_12_/SI] [get_pins slice_26/piso_bit/dout_reg/SI]    \
[get_pins slice_26/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_26/piso_bit/temp_reg_3_/SI] [get_pins slice_27/temp_0_reg/SI] [get_pins  \
slice_27/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_27/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_27/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_27/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_27/sipo_bit/pout_reg_0_/SI] [get_pins slice_27/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_27/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_27/sipo_bit/pout_reg_3_/SI] [get_pins slice_27/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_27/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_27/sipo_bit/pout_reg_1_/SI] [get_pins slice_27/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_27/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_27/sipo_bit/pout_reg_9_/SI] [get_pins slice_27/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_27/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_27/sipo_bit/pout_reg_7_/SI] [get_pins slice_27/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_27/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_27/sipo_bit/pout_reg_14_/SI] [get_pins slice_27/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_27/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_27/sipo_bit/addr_reg_3_/SI] [get_pins slice_27/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_27/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_27/sipo_bit/wr_tmp_reg/SI] [get_pins slice_27/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_27/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_27/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_27/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_27/sipo_bit/tmp_reg_1_/SI] [get_pins slice_27/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_27/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_27/sipo_bit/tmp_reg_2_/SI] [get_pins slice_27/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_27/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_27/sipo_bit/tmp_reg_10_/SI] [get_pins slice_27/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_27/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_27/sipo_bit/wr_1_reg/SI] [get_pins slice_27/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_27/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_27/sipo_bit/tmp_reg_13_/SI] [get_pins slice_27/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_27/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_27/sipo_bit/tmp_reg_11_/SI] [get_pins slice_27/sipo_bit/rd_reg/SI]       \
[get_pins slice_27/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_27/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_27/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_27/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_27/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_27/sipo_bit/wr_reg/SI]    \
[get_pins slice_27/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_27/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_27/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_27/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_27/piso_bit/temp_reg_14_/SI] [get_pins slice_27/piso_bit/temp_reg_2_/SI] \
[get_pins slice_27/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_27/piso_bit/temp_reg_4_/SI] [get_pins slice_27/piso_bit/temp_reg_13_/SI] \
[get_pins slice_27/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_27/piso_bit/temp_reg_9_/SI] [get_pins slice_27/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_27/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_27/piso_bit/temp_reg_7_/SI] [get_pins slice_27/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_27/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_27/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_27/piso_bit/temp_reg_12_/SI] [get_pins slice_27/piso_bit/dout_reg/SI]    \
[get_pins slice_27/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_27/piso_bit/temp_reg_3_/SI] [get_pins slice_28/temp_0_reg/SI] [get_pins  \
slice_28/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_28/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_28/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_28/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_28/sipo_bit/pout_reg_0_/SI] [get_pins slice_28/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_28/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_28/sipo_bit/pout_reg_3_/SI] [get_pins slice_28/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_28/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_28/sipo_bit/pout_reg_1_/SI] [get_pins slice_28/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_28/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_28/sipo_bit/pout_reg_9_/SI] [get_pins slice_28/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_28/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_28/sipo_bit/pout_reg_7_/SI] [get_pins slice_28/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_28/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_28/sipo_bit/pout_reg_14_/SI] [get_pins slice_28/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_28/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_28/sipo_bit/addr_reg_3_/SI] [get_pins slice_28/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_28/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_28/sipo_bit/wr_tmp_reg/SI] [get_pins slice_28/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_28/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_28/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_28/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_28/sipo_bit/tmp_reg_1_/SI] [get_pins slice_28/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_28/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_28/sipo_bit/tmp_reg_2_/SI] [get_pins slice_28/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_28/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_28/sipo_bit/tmp_reg_10_/SI] [get_pins slice_28/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_28/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_28/sipo_bit/wr_1_reg/SI] [get_pins slice_28/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_28/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_28/sipo_bit/tmp_reg_13_/SI] [get_pins slice_28/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_28/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_28/sipo_bit/tmp_reg_11_/SI] [get_pins slice_28/sipo_bit/rd_reg/SI]       \
[get_pins slice_28/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_28/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_28/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_28/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_28/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_28/sipo_bit/wr_reg/SI]    \
[get_pins slice_28/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_28/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_28/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_28/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_28/piso_bit/temp_reg_14_/SI] [get_pins slice_28/piso_bit/temp_reg_2_/SI] \
[get_pins slice_28/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_28/piso_bit/temp_reg_4_/SI] [get_pins slice_28/piso_bit/temp_reg_13_/SI] \
[get_pins slice_28/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_28/piso_bit/temp_reg_9_/SI] [get_pins slice_28/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_28/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_28/piso_bit/temp_reg_7_/SI] [get_pins slice_28/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_28/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_28/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_28/piso_bit/temp_reg_12_/SI] [get_pins slice_28/piso_bit/dout_reg/SI]    \
[get_pins slice_28/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_28/piso_bit/temp_reg_3_/SI] [get_pins slice_29/temp_0_reg/SI] [get_pins  \
slice_29/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_29/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_29/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_29/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_29/sipo_bit/pout_reg_0_/SI] [get_pins slice_29/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_29/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_29/sipo_bit/pout_reg_3_/SI] [get_pins slice_29/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_29/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_29/sipo_bit/pout_reg_1_/SI] [get_pins slice_29/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_29/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_29/sipo_bit/pout_reg_9_/SI] [get_pins slice_29/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_29/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_29/sipo_bit/pout_reg_7_/SI] [get_pins slice_29/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_29/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_29/sipo_bit/pout_reg_14_/SI] [get_pins slice_29/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_29/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_29/sipo_bit/addr_reg_3_/SI] [get_pins slice_29/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_29/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_29/sipo_bit/wr_tmp_reg/SI] [get_pins slice_29/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_29/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_29/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_29/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_29/sipo_bit/tmp_reg_1_/SI] [get_pins slice_29/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_29/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_29/sipo_bit/tmp_reg_2_/SI] [get_pins slice_29/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_29/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_29/sipo_bit/tmp_reg_10_/SI] [get_pins slice_29/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_29/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_29/sipo_bit/wr_1_reg/SI] [get_pins slice_29/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_29/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_29/sipo_bit/tmp_reg_13_/SI] [get_pins slice_29/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_29/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_29/sipo_bit/tmp_reg_11_/SI] [get_pins slice_29/sipo_bit/rd_reg/SI]       \
[get_pins slice_29/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_29/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_29/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_29/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_29/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_29/sipo_bit/wr_reg/SI]    \
[get_pins slice_29/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_29/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_29/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_29/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_29/piso_bit/temp_reg_14_/SI] [get_pins slice_29/piso_bit/temp_reg_2_/SI] \
[get_pins slice_29/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_29/piso_bit/temp_reg_4_/SI] [get_pins slice_29/piso_bit/temp_reg_13_/SI] \
[get_pins slice_29/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_29/piso_bit/temp_reg_9_/SI] [get_pins slice_29/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_29/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_29/piso_bit/temp_reg_7_/SI] [get_pins slice_29/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_29/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_29/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_29/piso_bit/temp_reg_12_/SI] [get_pins slice_29/piso_bit/dout_reg/SI]    \
[get_pins slice_29/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_29/piso_bit/temp_reg_3_/SI] [get_pins slice_30/temp_0_reg/SI] [get_pins  \
slice_30/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_30/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_30/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_30/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_30/sipo_bit/pout_reg_0_/SI] [get_pins slice_30/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_30/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_30/sipo_bit/pout_reg_3_/SI] [get_pins slice_30/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_30/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_30/sipo_bit/pout_reg_1_/SI] [get_pins slice_30/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_30/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_30/sipo_bit/pout_reg_9_/SI] [get_pins slice_30/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_30/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_30/sipo_bit/pout_reg_7_/SI] [get_pins slice_30/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_30/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_30/sipo_bit/pout_reg_14_/SI] [get_pins slice_30/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_30/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_30/sipo_bit/addr_reg_3_/SI] [get_pins slice_30/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_30/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_30/sipo_bit/wr_tmp_reg/SI] [get_pins slice_30/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_30/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_30/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_30/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_30/sipo_bit/tmp_reg_1_/SI] [get_pins slice_30/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_30/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_30/sipo_bit/tmp_reg_2_/SI] [get_pins slice_30/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_30/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_30/sipo_bit/tmp_reg_10_/SI] [get_pins slice_30/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_30/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_30/sipo_bit/wr_1_reg/SI] [get_pins slice_30/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_30/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_30/sipo_bit/tmp_reg_13_/SI] [get_pins slice_30/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_30/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_30/sipo_bit/tmp_reg_11_/SI] [get_pins slice_30/sipo_bit/rd_reg/SI]       \
[get_pins slice_30/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_30/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_30/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_30/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_30/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_30/sipo_bit/wr_reg/SI]    \
[get_pins slice_30/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_30/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_30/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_30/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_30/piso_bit/temp_reg_14_/SI] [get_pins slice_30/piso_bit/temp_reg_2_/SI] \
[get_pins slice_30/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_30/piso_bit/temp_reg_4_/SI] [get_pins slice_30/piso_bit/temp_reg_13_/SI] \
[get_pins slice_30/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_30/piso_bit/temp_reg_9_/SI] [get_pins slice_30/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_30/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_30/piso_bit/temp_reg_7_/SI] [get_pins slice_30/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_30/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_30/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_30/piso_bit/temp_reg_12_/SI] [get_pins slice_30/piso_bit/dout_reg/SI]    \
[get_pins slice_30/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_30/piso_bit/temp_reg_3_/SI] [get_pins slice_31/temp_0_reg/SI] [get_pins  \
slice_31/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_31/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_31/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_31/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_31/sipo_bit/pout_reg_0_/SI] [get_pins slice_31/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_31/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_31/sipo_bit/pout_reg_3_/SI] [get_pins slice_31/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_31/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_31/sipo_bit/pout_reg_1_/SI] [get_pins slice_31/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_31/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_31/sipo_bit/pout_reg_9_/SI] [get_pins slice_31/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_31/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_31/sipo_bit/pout_reg_7_/SI] [get_pins slice_31/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_31/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_31/sipo_bit/pout_reg_14_/SI] [get_pins slice_31/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_31/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_31/sipo_bit/addr_reg_3_/SI] [get_pins slice_31/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_31/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_31/sipo_bit/wr_tmp_reg/SI] [get_pins slice_31/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_31/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_31/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_31/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_31/sipo_bit/tmp_reg_1_/SI] [get_pins slice_31/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_31/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_31/sipo_bit/tmp_reg_2_/SI] [get_pins slice_31/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_31/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_31/sipo_bit/tmp_reg_10_/SI] [get_pins slice_31/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_31/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_31/sipo_bit/wr_1_reg/SI] [get_pins slice_31/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_31/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_31/sipo_bit/tmp_reg_13_/SI] [get_pins slice_31/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_31/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_31/sipo_bit/tmp_reg_11_/SI] [get_pins slice_31/sipo_bit/rd_reg/SI]       \
[get_pins slice_31/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_31/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_31/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_31/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_31/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_31/sipo_bit/wr_reg/SI]    \
[get_pins slice_31/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_31/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_31/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_31/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_31/piso_bit/temp_reg_14_/SI] [get_pins slice_31/piso_bit/temp_reg_2_/SI] \
[get_pins slice_31/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_31/piso_bit/temp_reg_4_/SI] [get_pins slice_31/piso_bit/temp_reg_13_/SI] \
[get_pins slice_31/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_31/piso_bit/temp_reg_9_/SI] [get_pins slice_31/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_31/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_31/piso_bit/temp_reg_7_/SI] [get_pins slice_31/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_31/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_31/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_31/piso_bit/temp_reg_12_/SI] [get_pins slice_31/piso_bit/dout_reg/SI]    \
[get_pins slice_31/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_31/piso_bit/temp_reg_3_/SI]]
set_false_path   -to [list [get_pins slice_0/temp_0_reg/SI] [get_pins                          \
slice_0/lreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_0/lreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_0/hreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_0/hreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_0/sipo_bit/pout_reg_0_/SI] [get_pins slice_0/sipo_bit/addr_reg_1_/SI]    \
[get_pins slice_0/sipo_bit/pout_reg_12_/SI] [get_pins                          \
slice_0/sipo_bit/pout_reg_3_/SI] [get_pins slice_0/sipo_bit/pout_reg_8_/SI]    \
[get_pins slice_0/sipo_bit/pout_reg_11_/SI] [get_pins                          \
slice_0/sipo_bit/pout_reg_1_/SI] [get_pins slice_0/sipo_bit/pout_reg_13_/SI]   \
[get_pins slice_0/sipo_bit/pout_reg_15_/SI] [get_pins                          \
slice_0/sipo_bit/pout_reg_9_/SI] [get_pins slice_0/sipo_bit/pout_reg_6_/SI]    \
[get_pins slice_0/sipo_bit/pout_reg_10_/SI] [get_pins                          \
slice_0/sipo_bit/pout_reg_7_/SI] [get_pins slice_0/sipo_bit/pout_reg_4_/SI]    \
[get_pins slice_0/sipo_bit/addr_reg_0_/SI] [get_pins                           \
slice_0/sipo_bit/pout_reg_14_/SI] [get_pins slice_0/sipo_bit/addr_reg_2_/SI]   \
[get_pins slice_0/sipo_bit/pout_reg_2_/SI] [get_pins                           \
slice_0/sipo_bit/addr_reg_3_/SI] [get_pins slice_0/sipo_bit/pout_reg_5_/SI]    \
[get_pins slice_0/sipo_bit/rd_addr_reg_3_/SI] [get_pins                        \
slice_0/sipo_bit/wr_tmp_reg/SI] [get_pins slice_0/sipo_bit/wr_0_reg/SI]        \
[get_pins slice_0/sipo_bit/wr_addr_reg_1_/SI] [get_pins                        \
slice_0/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_0/sipo_bit/wr_addr_reg_2_/SI] [get_pins slice_0/sipo_bit/tmp_reg_1_/SI]  \
[get_pins slice_0/sipo_bit/tmp_reg_15_/SI] [get_pins                           \
slice_0/sipo_bit/wr_addr_reg_0_/SI] [get_pins slice_0/sipo_bit/tmp_reg_2_/SI]  \
[get_pins slice_0/sipo_bit/tmp_reg_9_/SI] [get_pins                            \
slice_0/sipo_bit/tmp_reg_7_/SI] [get_pins slice_0/sipo_bit/tmp_reg_10_/SI]     \
[get_pins slice_0/sipo_bit/tmp_reg_0_/SI] [get_pins                            \
slice_0/sipo_bit/tmp_reg_12_/SI] [get_pins slice_0/sipo_bit/wr_1_reg/SI]       \
[get_pins slice_0/sipo_bit/tmp_reg_5_/SI] [get_pins                            \
slice_0/sipo_bit/tmp_reg_8_/SI] [get_pins slice_0/sipo_bit/tmp_reg_13_/SI]     \
[get_pins slice_0/sipo_bit/tmp_reg_3_/SI] [get_pins                            \
slice_0/sipo_bit/tmp_reg_6_/SI] [get_pins slice_0/sipo_bit/tmp_reg_11_/SI]     \
[get_pins slice_0/sipo_bit/rd_reg/SI] [get_pins                                \
slice_0/sipo_bit/tmp_reg_4_/SI] [get_pins slice_0/sipo_bit/tmp_reg_14_/SI]     \
[get_pins slice_0/sipo_bit/rd_addr_reg_1_/SI] [get_pins                        \
slice_0/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                  \
slice_0/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_0/sipo_bit/wr_reg/SI]      \
[get_pins slice_0/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins        \
slice_0/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                  \
slice_0/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                  \
slice_0/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                  \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins                \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins                \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins                \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins                \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins                \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins                \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                 \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                 \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                 \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                 \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                 \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                 \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                 \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_0/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins             \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins             \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins             \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins             \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins             \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins             \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins              \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins              \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins              \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins              \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins              \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins              \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins              \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins              \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins              \
slice_0/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins              \
slice_0/piso_bit/temp_reg_14_/SI] [get_pins slice_0/piso_bit/temp_reg_2_/SI]   \
[get_pins slice_0/piso_bit/temp_reg_6_/SI] [get_pins                           \
slice_0/piso_bit/temp_reg_4_/SI] [get_pins slice_0/piso_bit/temp_reg_13_/SI]   \
[get_pins slice_0/piso_bit/temp_reg_10_/SI] [get_pins                          \
slice_0/piso_bit/temp_reg_9_/SI] [get_pins slice_0/piso_bit/temp_reg_5_/SI]    \
[get_pins slice_0/piso_bit/temp_reg_1_/SI] [get_pins                           \
slice_0/piso_bit/temp_reg_7_/SI] [get_pins slice_0/piso_bit/temp_reg_8_/SI]    \
[get_pins slice_0/piso_bit/temp_reg_11_/SI] [get_pins                          \
slice_0/piso_bit/temp_reg_15_/SI] [get_pins slice_0/piso_bit/temp_reg_12_/SI]  \
[get_pins slice_0/piso_bit/dout_reg/SI] [get_pins                              \
slice_0/piso_bit/temp_reg_0_/SI] [get_pins slice_0/piso_bit/temp_reg_3_/SI]    \
[get_pins slice_1/temp_0_reg/SI] [get_pins                                     \
slice_1/lreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_1/lreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_1/hreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_1/hreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_1/sipo_bit/pout_reg_0_/SI] [get_pins slice_1/sipo_bit/addr_reg_1_/SI]    \
[get_pins slice_1/sipo_bit/pout_reg_12_/SI] [get_pins                          \
slice_1/sipo_bit/pout_reg_3_/SI] [get_pins slice_1/sipo_bit/pout_reg_8_/SI]    \
[get_pins slice_1/sipo_bit/pout_reg_11_/SI] [get_pins                          \
slice_1/sipo_bit/pout_reg_1_/SI] [get_pins slice_1/sipo_bit/pout_reg_13_/SI]   \
[get_pins slice_1/sipo_bit/pout_reg_15_/SI] [get_pins                          \
slice_1/sipo_bit/pout_reg_9_/SI] [get_pins slice_1/sipo_bit/pout_reg_6_/SI]    \
[get_pins slice_1/sipo_bit/pout_reg_10_/SI] [get_pins                          \
slice_1/sipo_bit/pout_reg_7_/SI] [get_pins slice_1/sipo_bit/pout_reg_4_/SI]    \
[get_pins slice_1/sipo_bit/addr_reg_0_/SI] [get_pins                           \
slice_1/sipo_bit/pout_reg_14_/SI] [get_pins slice_1/sipo_bit/addr_reg_2_/SI]   \
[get_pins slice_1/sipo_bit/pout_reg_2_/SI] [get_pins                           \
slice_1/sipo_bit/addr_reg_3_/SI] [get_pins slice_1/sipo_bit/pout_reg_5_/SI]    \
[get_pins slice_1/sipo_bit/rd_addr_reg_3_/SI] [get_pins                        \
slice_1/sipo_bit/wr_tmp_reg/SI] [get_pins slice_1/sipo_bit/wr_0_reg/SI]        \
[get_pins slice_1/sipo_bit/wr_addr_reg_1_/SI] [get_pins                        \
slice_1/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_1/sipo_bit/wr_addr_reg_2_/SI] [get_pins slice_1/sipo_bit/tmp_reg_1_/SI]  \
[get_pins slice_1/sipo_bit/tmp_reg_15_/SI] [get_pins                           \
slice_1/sipo_bit/wr_addr_reg_0_/SI] [get_pins slice_1/sipo_bit/tmp_reg_2_/SI]  \
[get_pins slice_1/sipo_bit/tmp_reg_9_/SI] [get_pins                            \
slice_1/sipo_bit/tmp_reg_7_/SI] [get_pins slice_1/sipo_bit/tmp_reg_10_/SI]     \
[get_pins slice_1/sipo_bit/tmp_reg_0_/SI] [get_pins                            \
slice_1/sipo_bit/tmp_reg_12_/SI] [get_pins slice_1/sipo_bit/wr_1_reg/SI]       \
[get_pins slice_1/sipo_bit/tmp_reg_5_/SI] [get_pins                            \
slice_1/sipo_bit/tmp_reg_8_/SI] [get_pins slice_1/sipo_bit/tmp_reg_13_/SI]     \
[get_pins slice_1/sipo_bit/tmp_reg_3_/SI] [get_pins                            \
slice_1/sipo_bit/tmp_reg_6_/SI] [get_pins slice_1/sipo_bit/tmp_reg_11_/SI]     \
[get_pins slice_1/sipo_bit/rd_reg/SI] [get_pins                                \
slice_1/sipo_bit/tmp_reg_4_/SI] [get_pins slice_1/sipo_bit/tmp_reg_14_/SI]     \
[get_pins slice_1/sipo_bit/rd_addr_reg_1_/SI] [get_pins                        \
slice_1/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                  \
slice_1/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_1/sipo_bit/wr_reg/SI]      \
[get_pins slice_1/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins        \
slice_1/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                  \
slice_1/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                  \
slice_1/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                  \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins                \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins                \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins                \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins                \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins                \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins                \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                 \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                 \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                 \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                 \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                 \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                 \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                 \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_1/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins             \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins             \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins             \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins             \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins             \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins             \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins              \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins              \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins              \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins              \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins              \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins              \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins              \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins              \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins              \
slice_1/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins              \
slice_1/piso_bit/temp_reg_14_/SI] [get_pins slice_1/piso_bit/temp_reg_2_/SI]   \
[get_pins slice_1/piso_bit/temp_reg_6_/SI] [get_pins                           \
slice_1/piso_bit/temp_reg_4_/SI] [get_pins slice_1/piso_bit/temp_reg_13_/SI]   \
[get_pins slice_1/piso_bit/temp_reg_10_/SI] [get_pins                          \
slice_1/piso_bit/temp_reg_9_/SI] [get_pins slice_1/piso_bit/temp_reg_5_/SI]    \
[get_pins slice_1/piso_bit/temp_reg_1_/SI] [get_pins                           \
slice_1/piso_bit/temp_reg_7_/SI] [get_pins slice_1/piso_bit/temp_reg_8_/SI]    \
[get_pins slice_1/piso_bit/temp_reg_11_/SI] [get_pins                          \
slice_1/piso_bit/temp_reg_15_/SI] [get_pins slice_1/piso_bit/temp_reg_12_/SI]  \
[get_pins slice_1/piso_bit/dout_reg/SI] [get_pins                              \
slice_1/piso_bit/temp_reg_0_/SI] [get_pins slice_1/piso_bit/temp_reg_3_/SI]    \
[get_pins slice_2/temp_0_reg/SI] [get_pins                                     \
slice_2/lreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_2/lreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_2/hreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_2/hreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_2/sipo_bit/pout_reg_0_/SI] [get_pins slice_2/sipo_bit/addr_reg_1_/SI]    \
[get_pins slice_2/sipo_bit/pout_reg_12_/SI] [get_pins                          \
slice_2/sipo_bit/pout_reg_3_/SI] [get_pins slice_2/sipo_bit/pout_reg_8_/SI]    \
[get_pins slice_2/sipo_bit/pout_reg_11_/SI] [get_pins                          \
slice_2/sipo_bit/pout_reg_1_/SI] [get_pins slice_2/sipo_bit/pout_reg_13_/SI]   \
[get_pins slice_2/sipo_bit/pout_reg_15_/SI] [get_pins                          \
slice_2/sipo_bit/pout_reg_9_/SI] [get_pins slice_2/sipo_bit/pout_reg_6_/SI]    \
[get_pins slice_2/sipo_bit/pout_reg_10_/SI] [get_pins                          \
slice_2/sipo_bit/pout_reg_7_/SI] [get_pins slice_2/sipo_bit/pout_reg_4_/SI]    \
[get_pins slice_2/sipo_bit/addr_reg_0_/SI] [get_pins                           \
slice_2/sipo_bit/pout_reg_14_/SI] [get_pins slice_2/sipo_bit/addr_reg_2_/SI]   \
[get_pins slice_2/sipo_bit/pout_reg_2_/SI] [get_pins                           \
slice_2/sipo_bit/addr_reg_3_/SI] [get_pins slice_2/sipo_bit/pout_reg_5_/SI]    \
[get_pins slice_2/sipo_bit/rd_addr_reg_3_/SI] [get_pins                        \
slice_2/sipo_bit/wr_tmp_reg/SI] [get_pins slice_2/sipo_bit/wr_0_reg/SI]        \
[get_pins slice_2/sipo_bit/wr_addr_reg_1_/SI] [get_pins                        \
slice_2/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_2/sipo_bit/wr_addr_reg_2_/SI] [get_pins slice_2/sipo_bit/tmp_reg_1_/SI]  \
[get_pins slice_2/sipo_bit/tmp_reg_15_/SI] [get_pins                           \
slice_2/sipo_bit/wr_addr_reg_0_/SI] [get_pins slice_2/sipo_bit/tmp_reg_2_/SI]  \
[get_pins slice_2/sipo_bit/tmp_reg_9_/SI] [get_pins                            \
slice_2/sipo_bit/tmp_reg_7_/SI] [get_pins slice_2/sipo_bit/tmp_reg_10_/SI]     \
[get_pins slice_2/sipo_bit/tmp_reg_0_/SI] [get_pins                            \
slice_2/sipo_bit/tmp_reg_12_/SI] [get_pins slice_2/sipo_bit/wr_1_reg/SI]       \
[get_pins slice_2/sipo_bit/tmp_reg_5_/SI] [get_pins                            \
slice_2/sipo_bit/tmp_reg_8_/SI] [get_pins slice_2/sipo_bit/tmp_reg_13_/SI]     \
[get_pins slice_2/sipo_bit/tmp_reg_3_/SI] [get_pins                            \
slice_2/sipo_bit/tmp_reg_6_/SI] [get_pins slice_2/sipo_bit/tmp_reg_11_/SI]     \
[get_pins slice_2/sipo_bit/rd_reg/SI] [get_pins                                \
slice_2/sipo_bit/tmp_reg_4_/SI] [get_pins slice_2/sipo_bit/tmp_reg_14_/SI]     \
[get_pins slice_2/sipo_bit/rd_addr_reg_1_/SI] [get_pins                        \
slice_2/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                  \
slice_2/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_2/sipo_bit/wr_reg/SI]      \
[get_pins slice_2/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins        \
slice_2/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                  \
slice_2/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                  \
slice_2/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                  \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins                \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins                \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins                \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins                \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins                \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins                \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                 \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                 \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                 \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                 \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                 \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                 \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                 \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_2/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins             \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins             \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins             \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins             \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins             \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins             \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins              \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins              \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins              \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins              \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins              \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins              \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins              \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins              \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins              \
slice_2/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins              \
slice_2/piso_bit/temp_reg_14_/SI] [get_pins slice_2/piso_bit/temp_reg_2_/SI]   \
[get_pins slice_2/piso_bit/temp_reg_6_/SI] [get_pins                           \
slice_2/piso_bit/temp_reg_4_/SI] [get_pins slice_2/piso_bit/temp_reg_13_/SI]   \
[get_pins slice_2/piso_bit/temp_reg_10_/SI] [get_pins                          \
slice_2/piso_bit/temp_reg_9_/SI] [get_pins slice_2/piso_bit/temp_reg_5_/SI]    \
[get_pins slice_2/piso_bit/temp_reg_1_/SI] [get_pins                           \
slice_2/piso_bit/temp_reg_7_/SI] [get_pins slice_2/piso_bit/temp_reg_8_/SI]    \
[get_pins slice_2/piso_bit/temp_reg_11_/SI] [get_pins                          \
slice_2/piso_bit/temp_reg_15_/SI] [get_pins slice_2/piso_bit/temp_reg_12_/SI]  \
[get_pins slice_2/piso_bit/dout_reg/SI] [get_pins                              \
slice_2/piso_bit/temp_reg_0_/SI] [get_pins slice_2/piso_bit/temp_reg_3_/SI]    \
[get_pins slice_3/temp_0_reg/SI] [get_pins                                     \
slice_3/lreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_3/lreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_3/hreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_3/hreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_3/sipo_bit/pout_reg_0_/SI] [get_pins slice_3/sipo_bit/addr_reg_1_/SI]    \
[get_pins slice_3/sipo_bit/pout_reg_12_/SI] [get_pins                          \
slice_3/sipo_bit/pout_reg_3_/SI] [get_pins slice_3/sipo_bit/pout_reg_8_/SI]    \
[get_pins slice_3/sipo_bit/pout_reg_11_/SI] [get_pins                          \
slice_3/sipo_bit/pout_reg_1_/SI] [get_pins slice_3/sipo_bit/pout_reg_13_/SI]   \
[get_pins slice_3/sipo_bit/pout_reg_15_/SI] [get_pins                          \
slice_3/sipo_bit/pout_reg_9_/SI] [get_pins slice_3/sipo_bit/pout_reg_6_/SI]    \
[get_pins slice_3/sipo_bit/pout_reg_10_/SI] [get_pins                          \
slice_3/sipo_bit/pout_reg_7_/SI] [get_pins slice_3/sipo_bit/pout_reg_4_/SI]    \
[get_pins slice_3/sipo_bit/addr_reg_0_/SI] [get_pins                           \
slice_3/sipo_bit/pout_reg_14_/SI] [get_pins slice_3/sipo_bit/addr_reg_2_/SI]   \
[get_pins slice_3/sipo_bit/pout_reg_2_/SI] [get_pins                           \
slice_3/sipo_bit/addr_reg_3_/SI] [get_pins slice_3/sipo_bit/pout_reg_5_/SI]    \
[get_pins slice_3/sipo_bit/rd_addr_reg_3_/SI] [get_pins                        \
slice_3/sipo_bit/wr_tmp_reg/SI] [get_pins slice_3/sipo_bit/wr_0_reg/SI]        \
[get_pins slice_3/sipo_bit/wr_addr_reg_1_/SI] [get_pins                        \
slice_3/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_3/sipo_bit/wr_addr_reg_2_/SI] [get_pins slice_3/sipo_bit/tmp_reg_1_/SI]  \
[get_pins slice_3/sipo_bit/tmp_reg_15_/SI] [get_pins                           \
slice_3/sipo_bit/wr_addr_reg_0_/SI] [get_pins slice_3/sipo_bit/tmp_reg_2_/SI]  \
[get_pins slice_3/sipo_bit/tmp_reg_9_/SI] [get_pins                            \
slice_3/sipo_bit/tmp_reg_7_/SI] [get_pins slice_3/sipo_bit/tmp_reg_10_/SI]     \
[get_pins slice_3/sipo_bit/tmp_reg_0_/SI] [get_pins                            \
slice_3/sipo_bit/tmp_reg_12_/SI] [get_pins slice_3/sipo_bit/wr_1_reg/SI]       \
[get_pins slice_3/sipo_bit/tmp_reg_5_/SI] [get_pins                            \
slice_3/sipo_bit/tmp_reg_8_/SI] [get_pins slice_3/sipo_bit/tmp_reg_13_/SI]     \
[get_pins slice_3/sipo_bit/tmp_reg_3_/SI] [get_pins                            \
slice_3/sipo_bit/tmp_reg_6_/SI] [get_pins slice_3/sipo_bit/tmp_reg_11_/SI]     \
[get_pins slice_3/sipo_bit/rd_reg/SI] [get_pins                                \
slice_3/sipo_bit/tmp_reg_4_/SI] [get_pins slice_3/sipo_bit/tmp_reg_14_/SI]     \
[get_pins slice_3/sipo_bit/rd_addr_reg_1_/SI] [get_pins                        \
slice_3/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                  \
slice_3/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_3/sipo_bit/wr_reg/SI]      \
[get_pins slice_3/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins        \
slice_3/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                  \
slice_3/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                  \
slice_3/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                  \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins                \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins                \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins                \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins                \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins                \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins                \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                 \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                 \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                 \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                 \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                 \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                 \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                 \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_3/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins             \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins             \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins             \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins             \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins             \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins             \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins              \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins              \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins              \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins              \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins              \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins              \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins              \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins              \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins              \
slice_3/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins              \
slice_3/piso_bit/temp_reg_14_/SI] [get_pins slice_3/piso_bit/temp_reg_2_/SI]   \
[get_pins slice_3/piso_bit/temp_reg_6_/SI] [get_pins                           \
slice_3/piso_bit/temp_reg_4_/SI] [get_pins slice_3/piso_bit/temp_reg_13_/SI]   \
[get_pins slice_3/piso_bit/temp_reg_10_/SI] [get_pins                          \
slice_3/piso_bit/temp_reg_9_/SI] [get_pins slice_3/piso_bit/temp_reg_5_/SI]    \
[get_pins slice_3/piso_bit/temp_reg_1_/SI] [get_pins                           \
slice_3/piso_bit/temp_reg_7_/SI] [get_pins slice_3/piso_bit/temp_reg_8_/SI]    \
[get_pins slice_3/piso_bit/temp_reg_11_/SI] [get_pins                          \
slice_3/piso_bit/temp_reg_15_/SI] [get_pins slice_3/piso_bit/temp_reg_12_/SI]  \
[get_pins slice_3/piso_bit/dout_reg/SI] [get_pins                              \
slice_3/piso_bit/temp_reg_0_/SI] [get_pins slice_3/piso_bit/temp_reg_3_/SI]    \
[get_pins slice_4/temp_0_reg/SI] [get_pins                                     \
slice_4/lreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_4/lreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_4/hreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_4/hreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_4/sipo_bit/pout_reg_0_/SI] [get_pins slice_4/sipo_bit/addr_reg_1_/SI]    \
[get_pins slice_4/sipo_bit/pout_reg_12_/SI] [get_pins                          \
slice_4/sipo_bit/pout_reg_3_/SI] [get_pins slice_4/sipo_bit/pout_reg_8_/SI]    \
[get_pins slice_4/sipo_bit/pout_reg_11_/SI] [get_pins                          \
slice_4/sipo_bit/pout_reg_1_/SI] [get_pins slice_4/sipo_bit/pout_reg_13_/SI]   \
[get_pins slice_4/sipo_bit/pout_reg_15_/SI] [get_pins                          \
slice_4/sipo_bit/pout_reg_9_/SI] [get_pins slice_4/sipo_bit/pout_reg_6_/SI]    \
[get_pins slice_4/sipo_bit/pout_reg_10_/SI] [get_pins                          \
slice_4/sipo_bit/pout_reg_7_/SI] [get_pins slice_4/sipo_bit/pout_reg_4_/SI]    \
[get_pins slice_4/sipo_bit/addr_reg_0_/SI] [get_pins                           \
slice_4/sipo_bit/pout_reg_14_/SI] [get_pins slice_4/sipo_bit/addr_reg_2_/SI]   \
[get_pins slice_4/sipo_bit/pout_reg_2_/SI] [get_pins                           \
slice_4/sipo_bit/addr_reg_3_/SI] [get_pins slice_4/sipo_bit/pout_reg_5_/SI]    \
[get_pins slice_4/sipo_bit/rd_addr_reg_3_/SI] [get_pins                        \
slice_4/sipo_bit/wr_tmp_reg/SI] [get_pins slice_4/sipo_bit/wr_0_reg/SI]        \
[get_pins slice_4/sipo_bit/wr_addr_reg_1_/SI] [get_pins                        \
slice_4/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_4/sipo_bit/wr_addr_reg_2_/SI] [get_pins slice_4/sipo_bit/tmp_reg_1_/SI]  \
[get_pins slice_4/sipo_bit/tmp_reg_15_/SI] [get_pins                           \
slice_4/sipo_bit/wr_addr_reg_0_/SI] [get_pins slice_4/sipo_bit/tmp_reg_2_/SI]  \
[get_pins slice_4/sipo_bit/tmp_reg_9_/SI] [get_pins                            \
slice_4/sipo_bit/tmp_reg_7_/SI] [get_pins slice_4/sipo_bit/tmp_reg_10_/SI]     \
[get_pins slice_4/sipo_bit/tmp_reg_0_/SI] [get_pins                            \
slice_4/sipo_bit/tmp_reg_12_/SI] [get_pins slice_4/sipo_bit/wr_1_reg/SI]       \
[get_pins slice_4/sipo_bit/tmp_reg_5_/SI] [get_pins                            \
slice_4/sipo_bit/tmp_reg_8_/SI] [get_pins slice_4/sipo_bit/tmp_reg_13_/SI]     \
[get_pins slice_4/sipo_bit/tmp_reg_3_/SI] [get_pins                            \
slice_4/sipo_bit/tmp_reg_6_/SI] [get_pins slice_4/sipo_bit/tmp_reg_11_/SI]     \
[get_pins slice_4/sipo_bit/rd_reg/SI] [get_pins                                \
slice_4/sipo_bit/tmp_reg_4_/SI] [get_pins slice_4/sipo_bit/tmp_reg_14_/SI]     \
[get_pins slice_4/sipo_bit/rd_addr_reg_1_/SI] [get_pins                        \
slice_4/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                  \
slice_4/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_4/sipo_bit/wr_reg/SI]      \
[get_pins slice_4/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins        \
slice_4/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                  \
slice_4/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                  \
slice_4/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                  \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins                \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins                \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins                \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins                \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins                \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins                \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                 \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                 \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                 \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                 \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                 \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                 \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                 \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_4/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins             \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins             \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins             \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins             \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins             \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins             \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins              \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins              \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins              \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins              \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins              \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins              \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins              \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins              \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins              \
slice_4/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins              \
slice_4/piso_bit/temp_reg_14_/SI] [get_pins slice_4/piso_bit/temp_reg_2_/SI]   \
[get_pins slice_4/piso_bit/temp_reg_6_/SI] [get_pins                           \
slice_4/piso_bit/temp_reg_4_/SI] [get_pins slice_4/piso_bit/temp_reg_13_/SI]   \
[get_pins slice_4/piso_bit/temp_reg_10_/SI] [get_pins                          \
slice_4/piso_bit/temp_reg_9_/SI] [get_pins slice_4/piso_bit/temp_reg_5_/SI]    \
[get_pins slice_4/piso_bit/temp_reg_1_/SI] [get_pins                           \
slice_4/piso_bit/temp_reg_7_/SI] [get_pins slice_4/piso_bit/temp_reg_8_/SI]    \
[get_pins slice_4/piso_bit/temp_reg_11_/SI] [get_pins                          \
slice_4/piso_bit/temp_reg_15_/SI] [get_pins slice_4/piso_bit/temp_reg_12_/SI]  \
[get_pins slice_4/piso_bit/dout_reg/SI] [get_pins                              \
slice_4/piso_bit/temp_reg_0_/SI] [get_pins slice_4/piso_bit/temp_reg_3_/SI]    \
[get_pins slice_5/temp_0_reg/SI] [get_pins                                     \
slice_5/lreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_5/lreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_5/hreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_5/hreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_5/sipo_bit/pout_reg_0_/SI] [get_pins slice_5/sipo_bit/addr_reg_1_/SI]    \
[get_pins slice_5/sipo_bit/pout_reg_12_/SI] [get_pins                          \
slice_5/sipo_bit/pout_reg_3_/SI] [get_pins slice_5/sipo_bit/pout_reg_8_/SI]    \
[get_pins slice_5/sipo_bit/pout_reg_11_/SI] [get_pins                          \
slice_5/sipo_bit/pout_reg_1_/SI] [get_pins slice_5/sipo_bit/pout_reg_13_/SI]   \
[get_pins slice_5/sipo_bit/pout_reg_15_/SI] [get_pins                          \
slice_5/sipo_bit/pout_reg_9_/SI] [get_pins slice_5/sipo_bit/pout_reg_6_/SI]    \
[get_pins slice_5/sipo_bit/pout_reg_10_/SI] [get_pins                          \
slice_5/sipo_bit/pout_reg_7_/SI] [get_pins slice_5/sipo_bit/pout_reg_4_/SI]    \
[get_pins slice_5/sipo_bit/addr_reg_0_/SI] [get_pins                           \
slice_5/sipo_bit/pout_reg_14_/SI] [get_pins slice_5/sipo_bit/addr_reg_2_/SI]   \
[get_pins slice_5/sipo_bit/pout_reg_2_/SI] [get_pins                           \
slice_5/sipo_bit/addr_reg_3_/SI] [get_pins slice_5/sipo_bit/pout_reg_5_/SI]    \
[get_pins slice_5/sipo_bit/rd_addr_reg_3_/SI] [get_pins                        \
slice_5/sipo_bit/wr_tmp_reg/SI] [get_pins slice_5/sipo_bit/wr_0_reg/SI]        \
[get_pins slice_5/sipo_bit/wr_addr_reg_1_/SI] [get_pins                        \
slice_5/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_5/sipo_bit/wr_addr_reg_2_/SI] [get_pins slice_5/sipo_bit/tmp_reg_1_/SI]  \
[get_pins slice_5/sipo_bit/tmp_reg_15_/SI] [get_pins                           \
slice_5/sipo_bit/wr_addr_reg_0_/SI] [get_pins slice_5/sipo_bit/tmp_reg_2_/SI]  \
[get_pins slice_5/sipo_bit/tmp_reg_9_/SI] [get_pins                            \
slice_5/sipo_bit/tmp_reg_7_/SI] [get_pins slice_5/sipo_bit/tmp_reg_10_/SI]     \
[get_pins slice_5/sipo_bit/tmp_reg_0_/SI] [get_pins                            \
slice_5/sipo_bit/tmp_reg_12_/SI] [get_pins slice_5/sipo_bit/wr_1_reg/SI]       \
[get_pins slice_5/sipo_bit/tmp_reg_5_/SI] [get_pins                            \
slice_5/sipo_bit/tmp_reg_8_/SI] [get_pins slice_5/sipo_bit/tmp_reg_13_/SI]     \
[get_pins slice_5/sipo_bit/tmp_reg_3_/SI] [get_pins                            \
slice_5/sipo_bit/tmp_reg_6_/SI] [get_pins slice_5/sipo_bit/tmp_reg_11_/SI]     \
[get_pins slice_5/sipo_bit/rd_reg/SI] [get_pins                                \
slice_5/sipo_bit/tmp_reg_4_/SI] [get_pins slice_5/sipo_bit/tmp_reg_14_/SI]     \
[get_pins slice_5/sipo_bit/rd_addr_reg_1_/SI] [get_pins                        \
slice_5/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                  \
slice_5/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_5/sipo_bit/wr_reg/SI]      \
[get_pins slice_5/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins        \
slice_5/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                  \
slice_5/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                  \
slice_5/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                  \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins                \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins                \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins                \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins                \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins                \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins                \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                 \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                 \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                 \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                 \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                 \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                 \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                 \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_5/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins             \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins             \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins             \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins             \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins             \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins             \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins              \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins              \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins              \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins              \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins              \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins              \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins              \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins              \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins              \
slice_5/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins              \
slice_5/piso_bit/temp_reg_14_/SI] [get_pins slice_5/piso_bit/temp_reg_2_/SI]   \
[get_pins slice_5/piso_bit/temp_reg_6_/SI] [get_pins                           \
slice_5/piso_bit/temp_reg_4_/SI] [get_pins slice_5/piso_bit/temp_reg_13_/SI]   \
[get_pins slice_5/piso_bit/temp_reg_10_/SI] [get_pins                          \
slice_5/piso_bit/temp_reg_9_/SI] [get_pins slice_5/piso_bit/temp_reg_5_/SI]    \
[get_pins slice_5/piso_bit/temp_reg_1_/SI] [get_pins                           \
slice_5/piso_bit/temp_reg_7_/SI] [get_pins slice_5/piso_bit/temp_reg_8_/SI]    \
[get_pins slice_5/piso_bit/temp_reg_11_/SI] [get_pins                          \
slice_5/piso_bit/temp_reg_15_/SI] [get_pins slice_5/piso_bit/temp_reg_12_/SI]  \
[get_pins slice_5/piso_bit/dout_reg/SI] [get_pins                              \
slice_5/piso_bit/temp_reg_0_/SI] [get_pins slice_5/piso_bit/temp_reg_3_/SI]    \
[get_pins slice_6/temp_0_reg/SI] [get_pins                                     \
slice_6/lreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_6/lreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_6/hreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_6/hreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_6/sipo_bit/pout_reg_0_/SI] [get_pins slice_6/sipo_bit/addr_reg_1_/SI]    \
[get_pins slice_6/sipo_bit/pout_reg_12_/SI] [get_pins                          \
slice_6/sipo_bit/pout_reg_3_/SI] [get_pins slice_6/sipo_bit/pout_reg_8_/SI]    \
[get_pins slice_6/sipo_bit/pout_reg_11_/SI] [get_pins                          \
slice_6/sipo_bit/pout_reg_1_/SI] [get_pins slice_6/sipo_bit/pout_reg_13_/SI]   \
[get_pins slice_6/sipo_bit/pout_reg_15_/SI] [get_pins                          \
slice_6/sipo_bit/pout_reg_9_/SI] [get_pins slice_6/sipo_bit/pout_reg_6_/SI]    \
[get_pins slice_6/sipo_bit/pout_reg_10_/SI] [get_pins                          \
slice_6/sipo_bit/pout_reg_7_/SI] [get_pins slice_6/sipo_bit/pout_reg_4_/SI]    \
[get_pins slice_6/sipo_bit/addr_reg_0_/SI] [get_pins                           \
slice_6/sipo_bit/pout_reg_14_/SI] [get_pins slice_6/sipo_bit/addr_reg_2_/SI]   \
[get_pins slice_6/sipo_bit/pout_reg_2_/SI] [get_pins                           \
slice_6/sipo_bit/addr_reg_3_/SI] [get_pins slice_6/sipo_bit/pout_reg_5_/SI]    \
[get_pins slice_6/sipo_bit/rd_addr_reg_3_/SI] [get_pins                        \
slice_6/sipo_bit/wr_tmp_reg/SI] [get_pins slice_6/sipo_bit/wr_0_reg/SI]        \
[get_pins slice_6/sipo_bit/wr_addr_reg_1_/SI] [get_pins                        \
slice_6/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_6/sipo_bit/wr_addr_reg_2_/SI] [get_pins slice_6/sipo_bit/tmp_reg_1_/SI]  \
[get_pins slice_6/sipo_bit/tmp_reg_15_/SI] [get_pins                           \
slice_6/sipo_bit/wr_addr_reg_0_/SI] [get_pins slice_6/sipo_bit/tmp_reg_2_/SI]  \
[get_pins slice_6/sipo_bit/tmp_reg_9_/SI] [get_pins                            \
slice_6/sipo_bit/tmp_reg_7_/SI] [get_pins slice_6/sipo_bit/tmp_reg_10_/SI]     \
[get_pins slice_6/sipo_bit/tmp_reg_0_/SI] [get_pins                            \
slice_6/sipo_bit/tmp_reg_12_/SI] [get_pins slice_6/sipo_bit/wr_1_reg/SI]       \
[get_pins slice_6/sipo_bit/tmp_reg_5_/SI] [get_pins                            \
slice_6/sipo_bit/tmp_reg_8_/SI] [get_pins slice_6/sipo_bit/tmp_reg_13_/SI]     \
[get_pins slice_6/sipo_bit/tmp_reg_3_/SI] [get_pins                            \
slice_6/sipo_bit/tmp_reg_6_/SI] [get_pins slice_6/sipo_bit/tmp_reg_11_/SI]     \
[get_pins slice_6/sipo_bit/rd_reg/SI] [get_pins                                \
slice_6/sipo_bit/tmp_reg_4_/SI] [get_pins slice_6/sipo_bit/tmp_reg_14_/SI]     \
[get_pins slice_6/sipo_bit/rd_addr_reg_1_/SI] [get_pins                        \
slice_6/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                  \
slice_6/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_6/sipo_bit/wr_reg/SI]      \
[get_pins slice_6/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins        \
slice_6/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                  \
slice_6/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                  \
slice_6/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                  \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins                \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins                \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins                \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins                \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins                \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins                \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                 \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                 \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                 \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                 \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                 \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                 \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                 \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_6/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins             \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins             \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins             \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins             \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins             \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins             \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins              \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins              \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins              \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins              \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins              \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins              \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins              \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins              \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins              \
slice_6/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins              \
slice_6/piso_bit/temp_reg_14_/SI] [get_pins slice_6/piso_bit/temp_reg_2_/SI]   \
[get_pins slice_6/piso_bit/temp_reg_6_/SI] [get_pins                           \
slice_6/piso_bit/temp_reg_4_/SI] [get_pins slice_6/piso_bit/temp_reg_13_/SI]   \
[get_pins slice_6/piso_bit/temp_reg_10_/SI] [get_pins                          \
slice_6/piso_bit/temp_reg_9_/SI] [get_pins slice_6/piso_bit/temp_reg_5_/SI]    \
[get_pins slice_6/piso_bit/temp_reg_1_/SI] [get_pins                           \
slice_6/piso_bit/temp_reg_7_/SI] [get_pins slice_6/piso_bit/temp_reg_8_/SI]    \
[get_pins slice_6/piso_bit/temp_reg_11_/SI] [get_pins                          \
slice_6/piso_bit/temp_reg_15_/SI] [get_pins slice_6/piso_bit/temp_reg_12_/SI]  \
[get_pins slice_6/piso_bit/dout_reg/SI] [get_pins                              \
slice_6/piso_bit/temp_reg_0_/SI] [get_pins slice_6/piso_bit/temp_reg_3_/SI]    \
[get_pins slice_7/temp_0_reg/SI] [get_pins                                     \
slice_7/lreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_7/lreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_7/hreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_7/hreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_7/sipo_bit/pout_reg_0_/SI] [get_pins slice_7/sipo_bit/addr_reg_1_/SI]    \
[get_pins slice_7/sipo_bit/pout_reg_12_/SI] [get_pins                          \
slice_7/sipo_bit/pout_reg_3_/SI] [get_pins slice_7/sipo_bit/pout_reg_8_/SI]    \
[get_pins slice_7/sipo_bit/pout_reg_11_/SI] [get_pins                          \
slice_7/sipo_bit/pout_reg_1_/SI] [get_pins slice_7/sipo_bit/pout_reg_13_/SI]   \
[get_pins slice_7/sipo_bit/pout_reg_15_/SI] [get_pins                          \
slice_7/sipo_bit/pout_reg_9_/SI] [get_pins slice_7/sipo_bit/pout_reg_6_/SI]    \
[get_pins slice_7/sipo_bit/pout_reg_10_/SI] [get_pins                          \
slice_7/sipo_bit/pout_reg_7_/SI] [get_pins slice_7/sipo_bit/pout_reg_4_/SI]    \
[get_pins slice_7/sipo_bit/addr_reg_0_/SI] [get_pins                           \
slice_7/sipo_bit/pout_reg_14_/SI] [get_pins slice_7/sipo_bit/addr_reg_2_/SI]   \
[get_pins slice_7/sipo_bit/pout_reg_2_/SI] [get_pins                           \
slice_7/sipo_bit/addr_reg_3_/SI] [get_pins slice_7/sipo_bit/pout_reg_5_/SI]    \
[get_pins slice_7/sipo_bit/rd_addr_reg_3_/SI] [get_pins                        \
slice_7/sipo_bit/wr_tmp_reg/SI] [get_pins slice_7/sipo_bit/wr_0_reg/SI]        \
[get_pins slice_7/sipo_bit/wr_addr_reg_1_/SI] [get_pins                        \
slice_7/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_7/sipo_bit/wr_addr_reg_2_/SI] [get_pins slice_7/sipo_bit/tmp_reg_1_/SI]  \
[get_pins slice_7/sipo_bit/tmp_reg_15_/SI] [get_pins                           \
slice_7/sipo_bit/wr_addr_reg_0_/SI] [get_pins slice_7/sipo_bit/tmp_reg_2_/SI]  \
[get_pins slice_7/sipo_bit/tmp_reg_9_/SI] [get_pins                            \
slice_7/sipo_bit/tmp_reg_7_/SI] [get_pins slice_7/sipo_bit/tmp_reg_10_/SI]     \
[get_pins slice_7/sipo_bit/tmp_reg_0_/SI] [get_pins                            \
slice_7/sipo_bit/tmp_reg_12_/SI] [get_pins slice_7/sipo_bit/wr_1_reg/SI]       \
[get_pins slice_7/sipo_bit/tmp_reg_5_/SI] [get_pins                            \
slice_7/sipo_bit/tmp_reg_8_/SI] [get_pins slice_7/sipo_bit/tmp_reg_13_/SI]     \
[get_pins slice_7/sipo_bit/tmp_reg_3_/SI] [get_pins                            \
slice_7/sipo_bit/tmp_reg_6_/SI] [get_pins slice_7/sipo_bit/tmp_reg_11_/SI]     \
[get_pins slice_7/sipo_bit/rd_reg/SI] [get_pins                                \
slice_7/sipo_bit/tmp_reg_4_/SI] [get_pins slice_7/sipo_bit/tmp_reg_14_/SI]     \
[get_pins slice_7/sipo_bit/rd_addr_reg_1_/SI] [get_pins                        \
slice_7/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                  \
slice_7/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_7/sipo_bit/wr_reg/SI]      \
[get_pins slice_7/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins        \
slice_7/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                  \
slice_7/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                  \
slice_7/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                  \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins                \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins                \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins                \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins                \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins                \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins                \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                 \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                 \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                 \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                 \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                 \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                 \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                 \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_7/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins             \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins             \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins             \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins             \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins             \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins             \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins              \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins              \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins              \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins              \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins              \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins              \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins              \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins              \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins              \
slice_7/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins              \
slice_7/piso_bit/temp_reg_14_/SI] [get_pins slice_7/piso_bit/temp_reg_2_/SI]   \
[get_pins slice_7/piso_bit/temp_reg_6_/SI] [get_pins                           \
slice_7/piso_bit/temp_reg_4_/SI] [get_pins slice_7/piso_bit/temp_reg_13_/SI]   \
[get_pins slice_7/piso_bit/temp_reg_10_/SI] [get_pins                          \
slice_7/piso_bit/temp_reg_9_/SI] [get_pins slice_7/piso_bit/temp_reg_5_/SI]    \
[get_pins slice_7/piso_bit/temp_reg_1_/SI] [get_pins                           \
slice_7/piso_bit/temp_reg_7_/SI] [get_pins slice_7/piso_bit/temp_reg_8_/SI]    \
[get_pins slice_7/piso_bit/temp_reg_11_/SI] [get_pins                          \
slice_7/piso_bit/temp_reg_15_/SI] [get_pins slice_7/piso_bit/temp_reg_12_/SI]  \
[get_pins slice_7/piso_bit/dout_reg/SI] [get_pins                              \
slice_7/piso_bit/temp_reg_0_/SI] [get_pins slice_7/piso_bit/temp_reg_3_/SI]    \
[get_pins slice_8/temp_0_reg/SI] [get_pins                                     \
slice_8/lreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_8/lreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_8/hreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_8/hreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_8/sipo_bit/pout_reg_0_/SI] [get_pins slice_8/sipo_bit/addr_reg_1_/SI]    \
[get_pins slice_8/sipo_bit/pout_reg_12_/SI] [get_pins                          \
slice_8/sipo_bit/pout_reg_3_/SI] [get_pins slice_8/sipo_bit/pout_reg_8_/SI]    \
[get_pins slice_8/sipo_bit/pout_reg_11_/SI] [get_pins                          \
slice_8/sipo_bit/pout_reg_1_/SI] [get_pins slice_8/sipo_bit/pout_reg_13_/SI]   \
[get_pins slice_8/sipo_bit/pout_reg_15_/SI] [get_pins                          \
slice_8/sipo_bit/pout_reg_9_/SI] [get_pins slice_8/sipo_bit/pout_reg_6_/SI]    \
[get_pins slice_8/sipo_bit/pout_reg_10_/SI] [get_pins                          \
slice_8/sipo_bit/pout_reg_7_/SI] [get_pins slice_8/sipo_bit/pout_reg_4_/SI]    \
[get_pins slice_8/sipo_bit/addr_reg_0_/SI] [get_pins                           \
slice_8/sipo_bit/pout_reg_14_/SI] [get_pins slice_8/sipo_bit/addr_reg_2_/SI]   \
[get_pins slice_8/sipo_bit/pout_reg_2_/SI] [get_pins                           \
slice_8/sipo_bit/addr_reg_3_/SI] [get_pins slice_8/sipo_bit/pout_reg_5_/SI]    \
[get_pins slice_8/sipo_bit/rd_addr_reg_3_/SI] [get_pins                        \
slice_8/sipo_bit/wr_tmp_reg/SI] [get_pins slice_8/sipo_bit/wr_0_reg/SI]        \
[get_pins slice_8/sipo_bit/wr_addr_reg_1_/SI] [get_pins                        \
slice_8/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_8/sipo_bit/wr_addr_reg_2_/SI] [get_pins slice_8/sipo_bit/tmp_reg_1_/SI]  \
[get_pins slice_8/sipo_bit/tmp_reg_15_/SI] [get_pins                           \
slice_8/sipo_bit/wr_addr_reg_0_/SI] [get_pins slice_8/sipo_bit/tmp_reg_2_/SI]  \
[get_pins slice_8/sipo_bit/tmp_reg_9_/SI] [get_pins                            \
slice_8/sipo_bit/tmp_reg_7_/SI] [get_pins slice_8/sipo_bit/tmp_reg_10_/SI]     \
[get_pins slice_8/sipo_bit/tmp_reg_0_/SI] [get_pins                            \
slice_8/sipo_bit/tmp_reg_12_/SI] [get_pins slice_8/sipo_bit/wr_1_reg/SI]       \
[get_pins slice_8/sipo_bit/tmp_reg_5_/SI] [get_pins                            \
slice_8/sipo_bit/tmp_reg_8_/SI] [get_pins slice_8/sipo_bit/tmp_reg_13_/SI]     \
[get_pins slice_8/sipo_bit/tmp_reg_3_/SI] [get_pins                            \
slice_8/sipo_bit/tmp_reg_6_/SI] [get_pins slice_8/sipo_bit/tmp_reg_11_/SI]     \
[get_pins slice_8/sipo_bit/rd_reg/SI] [get_pins                                \
slice_8/sipo_bit/tmp_reg_4_/SI] [get_pins slice_8/sipo_bit/tmp_reg_14_/SI]     \
[get_pins slice_8/sipo_bit/rd_addr_reg_1_/SI] [get_pins                        \
slice_8/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                  \
slice_8/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_8/sipo_bit/wr_reg/SI]      \
[get_pins slice_8/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins        \
slice_8/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                  \
slice_8/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                  \
slice_8/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                  \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins                \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins                \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins                \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins                \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins                \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins                \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                 \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                 \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                 \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                 \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                 \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                 \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                 \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_8/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins             \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins             \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins             \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins             \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins             \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins             \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins              \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins              \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins              \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins              \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins              \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins              \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins              \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins              \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins              \
slice_8/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins              \
slice_8/piso_bit/temp_reg_14_/SI] [get_pins slice_8/piso_bit/temp_reg_2_/SI]   \
[get_pins slice_8/piso_bit/temp_reg_6_/SI] [get_pins                           \
slice_8/piso_bit/temp_reg_4_/SI] [get_pins slice_8/piso_bit/temp_reg_13_/SI]   \
[get_pins slice_8/piso_bit/temp_reg_10_/SI] [get_pins                          \
slice_8/piso_bit/temp_reg_9_/SI] [get_pins slice_8/piso_bit/temp_reg_5_/SI]    \
[get_pins slice_8/piso_bit/temp_reg_1_/SI] [get_pins                           \
slice_8/piso_bit/temp_reg_7_/SI] [get_pins slice_8/piso_bit/temp_reg_8_/SI]    \
[get_pins slice_8/piso_bit/temp_reg_11_/SI] [get_pins                          \
slice_8/piso_bit/temp_reg_15_/SI] [get_pins slice_8/piso_bit/temp_reg_12_/SI]  \
[get_pins slice_8/piso_bit/dout_reg/SI] [get_pins                              \
slice_8/piso_bit/temp_reg_0_/SI] [get_pins slice_8/piso_bit/temp_reg_3_/SI]    \
[get_pins slice_9/temp_0_reg/SI] [get_pins                                     \
slice_9/lreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_9/lreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_9/hreset_sync/t_reset_sync_reg/SI] [get_pins                             \
slice_9/hreset_sync/reset_sync_reg/SI] [get_pins                               \
slice_9/sipo_bit/pout_reg_0_/SI] [get_pins slice_9/sipo_bit/addr_reg_1_/SI]    \
[get_pins slice_9/sipo_bit/pout_reg_12_/SI] [get_pins                          \
slice_9/sipo_bit/pout_reg_3_/SI] [get_pins slice_9/sipo_bit/pout_reg_8_/SI]    \
[get_pins slice_9/sipo_bit/pout_reg_11_/SI] [get_pins                          \
slice_9/sipo_bit/pout_reg_1_/SI] [get_pins slice_9/sipo_bit/pout_reg_13_/SI]   \
[get_pins slice_9/sipo_bit/pout_reg_15_/SI] [get_pins                          \
slice_9/sipo_bit/pout_reg_9_/SI] [get_pins slice_9/sipo_bit/pout_reg_6_/SI]    \
[get_pins slice_9/sipo_bit/pout_reg_10_/SI] [get_pins                          \
slice_9/sipo_bit/pout_reg_7_/SI] [get_pins slice_9/sipo_bit/pout_reg_4_/SI]    \
[get_pins slice_9/sipo_bit/addr_reg_0_/SI] [get_pins                           \
slice_9/sipo_bit/pout_reg_14_/SI] [get_pins slice_9/sipo_bit/addr_reg_2_/SI]   \
[get_pins slice_9/sipo_bit/pout_reg_2_/SI] [get_pins                           \
slice_9/sipo_bit/addr_reg_3_/SI] [get_pins slice_9/sipo_bit/pout_reg_5_/SI]    \
[get_pins slice_9/sipo_bit/rd_addr_reg_3_/SI] [get_pins                        \
slice_9/sipo_bit/wr_tmp_reg/SI] [get_pins slice_9/sipo_bit/wr_0_reg/SI]        \
[get_pins slice_9/sipo_bit/wr_addr_reg_1_/SI] [get_pins                        \
slice_9/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_9/sipo_bit/wr_addr_reg_2_/SI] [get_pins slice_9/sipo_bit/tmp_reg_1_/SI]  \
[get_pins slice_9/sipo_bit/tmp_reg_15_/SI] [get_pins                           \
slice_9/sipo_bit/wr_addr_reg_0_/SI] [get_pins slice_9/sipo_bit/tmp_reg_2_/SI]  \
[get_pins slice_9/sipo_bit/tmp_reg_9_/SI] [get_pins                            \
slice_9/sipo_bit/tmp_reg_7_/SI] [get_pins slice_9/sipo_bit/tmp_reg_10_/SI]     \
[get_pins slice_9/sipo_bit/tmp_reg_0_/SI] [get_pins                            \
slice_9/sipo_bit/tmp_reg_12_/SI] [get_pins slice_9/sipo_bit/wr_1_reg/SI]       \
[get_pins slice_9/sipo_bit/tmp_reg_5_/SI] [get_pins                            \
slice_9/sipo_bit/tmp_reg_8_/SI] [get_pins slice_9/sipo_bit/tmp_reg_13_/SI]     \
[get_pins slice_9/sipo_bit/tmp_reg_3_/SI] [get_pins                            \
slice_9/sipo_bit/tmp_reg_6_/SI] [get_pins slice_9/sipo_bit/tmp_reg_11_/SI]     \
[get_pins slice_9/sipo_bit/rd_reg/SI] [get_pins                                \
slice_9/sipo_bit/tmp_reg_4_/SI] [get_pins slice_9/sipo_bit/tmp_reg_14_/SI]     \
[get_pins slice_9/sipo_bit/rd_addr_reg_1_/SI] [get_pins                        \
slice_9/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                  \
slice_9/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_9/sipo_bit/wr_reg/SI]      \
[get_pins slice_9/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins        \
slice_9/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                  \
slice_9/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                  \
slice_9/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                  \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins                \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins                \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins                \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins                \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins                \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins                \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                 \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                 \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                 \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                 \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                 \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                 \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                 \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_9/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins             \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins             \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins             \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins             \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins             \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins             \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins              \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins              \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins              \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins              \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins              \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins              \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins              \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins              \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins              \
slice_9/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins              \
slice_9/piso_bit/temp_reg_14_/SI] [get_pins slice_9/piso_bit/temp_reg_2_/SI]   \
[get_pins slice_9/piso_bit/temp_reg_6_/SI] [get_pins                           \
slice_9/piso_bit/temp_reg_4_/SI] [get_pins slice_9/piso_bit/temp_reg_13_/SI]   \
[get_pins slice_9/piso_bit/temp_reg_10_/SI] [get_pins                          \
slice_9/piso_bit/temp_reg_9_/SI] [get_pins slice_9/piso_bit/temp_reg_5_/SI]    \
[get_pins slice_9/piso_bit/temp_reg_1_/SI] [get_pins                           \
slice_9/piso_bit/temp_reg_7_/SI] [get_pins slice_9/piso_bit/temp_reg_8_/SI]    \
[get_pins slice_9/piso_bit/temp_reg_11_/SI] [get_pins                          \
slice_9/piso_bit/temp_reg_15_/SI] [get_pins slice_9/piso_bit/temp_reg_12_/SI]  \
[get_pins slice_9/piso_bit/dout_reg/SI] [get_pins                              \
slice_9/piso_bit/temp_reg_0_/SI] [get_pins slice_9/piso_bit/temp_reg_3_/SI]    \
[get_pins slice_10/temp_0_reg/SI] [get_pins                                    \
slice_10/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_10/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_10/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_10/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_10/sipo_bit/pout_reg_0_/SI] [get_pins slice_10/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_10/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_10/sipo_bit/pout_reg_3_/SI] [get_pins slice_10/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_10/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_10/sipo_bit/pout_reg_1_/SI] [get_pins slice_10/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_10/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_10/sipo_bit/pout_reg_9_/SI] [get_pins slice_10/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_10/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_10/sipo_bit/pout_reg_7_/SI] [get_pins slice_10/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_10/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_10/sipo_bit/pout_reg_14_/SI] [get_pins slice_10/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_10/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_10/sipo_bit/addr_reg_3_/SI] [get_pins slice_10/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_10/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_10/sipo_bit/wr_tmp_reg/SI] [get_pins slice_10/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_10/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_10/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_10/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_10/sipo_bit/tmp_reg_1_/SI] [get_pins slice_10/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_10/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_10/sipo_bit/tmp_reg_2_/SI] [get_pins slice_10/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_10/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_10/sipo_bit/tmp_reg_10_/SI] [get_pins slice_10/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_10/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_10/sipo_bit/wr_1_reg/SI] [get_pins slice_10/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_10/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_10/sipo_bit/tmp_reg_13_/SI] [get_pins slice_10/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_10/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_10/sipo_bit/tmp_reg_11_/SI] [get_pins slice_10/sipo_bit/rd_reg/SI]       \
[get_pins slice_10/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_10/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_10/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_10/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_10/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_10/sipo_bit/wr_reg/SI]    \
[get_pins slice_10/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_10/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_10/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_10/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_10/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_10/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_10/piso_bit/temp_reg_14_/SI] [get_pins slice_10/piso_bit/temp_reg_2_/SI] \
[get_pins slice_10/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_10/piso_bit/temp_reg_4_/SI] [get_pins slice_10/piso_bit/temp_reg_13_/SI] \
[get_pins slice_10/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_10/piso_bit/temp_reg_9_/SI] [get_pins slice_10/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_10/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_10/piso_bit/temp_reg_7_/SI] [get_pins slice_10/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_10/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_10/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_10/piso_bit/temp_reg_12_/SI] [get_pins slice_10/piso_bit/dout_reg/SI]    \
[get_pins slice_10/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_10/piso_bit/temp_reg_3_/SI] [get_pins slice_11/temp_0_reg/SI] [get_pins  \
slice_11/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_11/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_11/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_11/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_11/sipo_bit/pout_reg_0_/SI] [get_pins slice_11/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_11/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_11/sipo_bit/pout_reg_3_/SI] [get_pins slice_11/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_11/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_11/sipo_bit/pout_reg_1_/SI] [get_pins slice_11/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_11/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_11/sipo_bit/pout_reg_9_/SI] [get_pins slice_11/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_11/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_11/sipo_bit/pout_reg_7_/SI] [get_pins slice_11/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_11/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_11/sipo_bit/pout_reg_14_/SI] [get_pins slice_11/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_11/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_11/sipo_bit/addr_reg_3_/SI] [get_pins slice_11/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_11/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_11/sipo_bit/wr_tmp_reg/SI] [get_pins slice_11/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_11/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_11/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_11/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_11/sipo_bit/tmp_reg_1_/SI] [get_pins slice_11/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_11/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_11/sipo_bit/tmp_reg_2_/SI] [get_pins slice_11/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_11/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_11/sipo_bit/tmp_reg_10_/SI] [get_pins slice_11/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_11/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_11/sipo_bit/wr_1_reg/SI] [get_pins slice_11/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_11/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_11/sipo_bit/tmp_reg_13_/SI] [get_pins slice_11/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_11/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_11/sipo_bit/tmp_reg_11_/SI] [get_pins slice_11/sipo_bit/rd_reg/SI]       \
[get_pins slice_11/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_11/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_11/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_11/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_11/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_11/sipo_bit/wr_reg/SI]    \
[get_pins slice_11/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_11/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_11/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_11/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_11/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_11/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_11/piso_bit/temp_reg_14_/SI] [get_pins slice_11/piso_bit/temp_reg_2_/SI] \
[get_pins slice_11/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_11/piso_bit/temp_reg_4_/SI] [get_pins slice_11/piso_bit/temp_reg_13_/SI] \
[get_pins slice_11/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_11/piso_bit/temp_reg_9_/SI] [get_pins slice_11/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_11/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_11/piso_bit/temp_reg_7_/SI] [get_pins slice_11/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_11/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_11/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_11/piso_bit/temp_reg_12_/SI] [get_pins slice_11/piso_bit/dout_reg/SI]    \
[get_pins slice_11/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_11/piso_bit/temp_reg_3_/SI] [get_pins slice_12/temp_0_reg/SI] [get_pins  \
slice_12/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_12/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_12/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_12/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_12/sipo_bit/pout_reg_0_/SI] [get_pins slice_12/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_12/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_12/sipo_bit/pout_reg_3_/SI] [get_pins slice_12/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_12/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_12/sipo_bit/pout_reg_1_/SI] [get_pins slice_12/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_12/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_12/sipo_bit/pout_reg_9_/SI] [get_pins slice_12/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_12/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_12/sipo_bit/pout_reg_7_/SI] [get_pins slice_12/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_12/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_12/sipo_bit/pout_reg_14_/SI] [get_pins slice_12/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_12/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_12/sipo_bit/addr_reg_3_/SI] [get_pins slice_12/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_12/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_12/sipo_bit/wr_tmp_reg/SI] [get_pins slice_12/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_12/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_12/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_12/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_12/sipo_bit/tmp_reg_1_/SI] [get_pins slice_12/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_12/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_12/sipo_bit/tmp_reg_2_/SI] [get_pins slice_12/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_12/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_12/sipo_bit/tmp_reg_10_/SI] [get_pins slice_12/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_12/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_12/sipo_bit/wr_1_reg/SI] [get_pins slice_12/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_12/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_12/sipo_bit/tmp_reg_13_/SI] [get_pins slice_12/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_12/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_12/sipo_bit/tmp_reg_11_/SI] [get_pins slice_12/sipo_bit/rd_reg/SI]       \
[get_pins slice_12/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_12/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_12/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_12/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_12/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_12/sipo_bit/wr_reg/SI]    \
[get_pins slice_12/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_12/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_12/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_12/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_12/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_12/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_12/piso_bit/temp_reg_14_/SI] [get_pins slice_12/piso_bit/temp_reg_2_/SI] \
[get_pins slice_12/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_12/piso_bit/temp_reg_4_/SI] [get_pins slice_12/piso_bit/temp_reg_13_/SI] \
[get_pins slice_12/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_12/piso_bit/temp_reg_9_/SI] [get_pins slice_12/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_12/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_12/piso_bit/temp_reg_7_/SI] [get_pins slice_12/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_12/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_12/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_12/piso_bit/temp_reg_12_/SI] [get_pins slice_12/piso_bit/dout_reg/SI]    \
[get_pins slice_12/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_12/piso_bit/temp_reg_3_/SI] [get_pins slice_13/temp_0_reg/SI] [get_pins  \
slice_13/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_13/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_13/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_13/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_13/sipo_bit/pout_reg_0_/SI] [get_pins slice_13/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_13/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_13/sipo_bit/pout_reg_3_/SI] [get_pins slice_13/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_13/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_13/sipo_bit/pout_reg_1_/SI] [get_pins slice_13/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_13/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_13/sipo_bit/pout_reg_9_/SI] [get_pins slice_13/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_13/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_13/sipo_bit/pout_reg_7_/SI] [get_pins slice_13/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_13/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_13/sipo_bit/pout_reg_14_/SI] [get_pins slice_13/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_13/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_13/sipo_bit/addr_reg_3_/SI] [get_pins slice_13/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_13/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_13/sipo_bit/wr_tmp_reg/SI] [get_pins slice_13/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_13/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_13/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_13/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_13/sipo_bit/tmp_reg_1_/SI] [get_pins slice_13/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_13/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_13/sipo_bit/tmp_reg_2_/SI] [get_pins slice_13/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_13/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_13/sipo_bit/tmp_reg_10_/SI] [get_pins slice_13/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_13/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_13/sipo_bit/wr_1_reg/SI] [get_pins slice_13/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_13/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_13/sipo_bit/tmp_reg_13_/SI] [get_pins slice_13/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_13/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_13/sipo_bit/tmp_reg_11_/SI] [get_pins slice_13/sipo_bit/rd_reg/SI]       \
[get_pins slice_13/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_13/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_13/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_13/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_13/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_13/sipo_bit/wr_reg/SI]    \
[get_pins slice_13/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_13/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_13/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_13/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_13/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_13/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_13/piso_bit/temp_reg_14_/SI] [get_pins slice_13/piso_bit/temp_reg_2_/SI] \
[get_pins slice_13/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_13/piso_bit/temp_reg_4_/SI] [get_pins slice_13/piso_bit/temp_reg_13_/SI] \
[get_pins slice_13/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_13/piso_bit/temp_reg_9_/SI] [get_pins slice_13/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_13/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_13/piso_bit/temp_reg_7_/SI] [get_pins slice_13/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_13/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_13/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_13/piso_bit/temp_reg_12_/SI] [get_pins slice_13/piso_bit/dout_reg/SI]    \
[get_pins slice_13/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_13/piso_bit/temp_reg_3_/SI] [get_pins slice_14/temp_0_reg/SI] [get_pins  \
slice_14/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_14/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_14/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_14/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_14/sipo_bit/pout_reg_0_/SI] [get_pins slice_14/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_14/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_14/sipo_bit/pout_reg_3_/SI] [get_pins slice_14/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_14/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_14/sipo_bit/pout_reg_1_/SI] [get_pins slice_14/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_14/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_14/sipo_bit/pout_reg_9_/SI] [get_pins slice_14/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_14/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_14/sipo_bit/pout_reg_7_/SI] [get_pins slice_14/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_14/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_14/sipo_bit/pout_reg_14_/SI] [get_pins slice_14/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_14/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_14/sipo_bit/addr_reg_3_/SI] [get_pins slice_14/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_14/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_14/sipo_bit/wr_tmp_reg/SI] [get_pins slice_14/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_14/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_14/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_14/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_14/sipo_bit/tmp_reg_1_/SI] [get_pins slice_14/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_14/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_14/sipo_bit/tmp_reg_2_/SI] [get_pins slice_14/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_14/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_14/sipo_bit/tmp_reg_10_/SI] [get_pins slice_14/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_14/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_14/sipo_bit/wr_1_reg/SI] [get_pins slice_14/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_14/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_14/sipo_bit/tmp_reg_13_/SI] [get_pins slice_14/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_14/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_14/sipo_bit/tmp_reg_11_/SI] [get_pins slice_14/sipo_bit/rd_reg/SI]       \
[get_pins slice_14/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_14/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_14/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_14/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_14/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_14/sipo_bit/wr_reg/SI]    \
[get_pins slice_14/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_14/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_14/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_14/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_14/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_14/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_14/piso_bit/temp_reg_14_/SI] [get_pins slice_14/piso_bit/temp_reg_2_/SI] \
[get_pins slice_14/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_14/piso_bit/temp_reg_4_/SI] [get_pins slice_14/piso_bit/temp_reg_13_/SI] \
[get_pins slice_14/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_14/piso_bit/temp_reg_9_/SI] [get_pins slice_14/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_14/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_14/piso_bit/temp_reg_7_/SI] [get_pins slice_14/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_14/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_14/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_14/piso_bit/temp_reg_12_/SI] [get_pins slice_14/piso_bit/dout_reg/SI]    \
[get_pins slice_14/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_14/piso_bit/temp_reg_3_/SI] [get_pins slice_15/temp_0_reg/SI] [get_pins  \
slice_15/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_15/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_15/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_15/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_15/sipo_bit/pout_reg_0_/SI] [get_pins slice_15/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_15/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_15/sipo_bit/pout_reg_3_/SI] [get_pins slice_15/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_15/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_15/sipo_bit/pout_reg_1_/SI] [get_pins slice_15/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_15/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_15/sipo_bit/pout_reg_9_/SI] [get_pins slice_15/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_15/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_15/sipo_bit/pout_reg_7_/SI] [get_pins slice_15/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_15/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_15/sipo_bit/pout_reg_14_/SI] [get_pins slice_15/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_15/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_15/sipo_bit/addr_reg_3_/SI] [get_pins slice_15/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_15/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_15/sipo_bit/wr_tmp_reg/SI] [get_pins slice_15/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_15/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_15/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_15/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_15/sipo_bit/tmp_reg_1_/SI] [get_pins slice_15/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_15/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_15/sipo_bit/tmp_reg_2_/SI] [get_pins slice_15/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_15/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_15/sipo_bit/tmp_reg_10_/SI] [get_pins slice_15/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_15/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_15/sipo_bit/wr_1_reg/SI] [get_pins slice_15/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_15/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_15/sipo_bit/tmp_reg_13_/SI] [get_pins slice_15/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_15/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_15/sipo_bit/tmp_reg_11_/SI] [get_pins slice_15/sipo_bit/rd_reg/SI]       \
[get_pins slice_15/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_15/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_15/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_15/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_15/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_15/sipo_bit/wr_reg/SI]    \
[get_pins slice_15/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_15/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_15/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_15/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_15/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_15/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_15/piso_bit/temp_reg_14_/SI] [get_pins slice_15/piso_bit/temp_reg_2_/SI] \
[get_pins slice_15/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_15/piso_bit/temp_reg_4_/SI] [get_pins slice_15/piso_bit/temp_reg_13_/SI] \
[get_pins slice_15/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_15/piso_bit/temp_reg_9_/SI] [get_pins slice_15/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_15/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_15/piso_bit/temp_reg_7_/SI] [get_pins slice_15/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_15/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_15/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_15/piso_bit/temp_reg_12_/SI] [get_pins slice_15/piso_bit/dout_reg/SI]    \
[get_pins slice_15/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_15/piso_bit/temp_reg_3_/SI] [get_pins slice_16/temp_0_reg/SI] [get_pins  \
slice_16/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_16/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_16/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_16/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_16/sipo_bit/pout_reg_0_/SI] [get_pins slice_16/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_16/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_16/sipo_bit/pout_reg_3_/SI] [get_pins slice_16/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_16/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_16/sipo_bit/pout_reg_1_/SI] [get_pins slice_16/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_16/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_16/sipo_bit/pout_reg_9_/SI] [get_pins slice_16/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_16/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_16/sipo_bit/pout_reg_7_/SI] [get_pins slice_16/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_16/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_16/sipo_bit/pout_reg_14_/SI] [get_pins slice_16/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_16/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_16/sipo_bit/addr_reg_3_/SI] [get_pins slice_16/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_16/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_16/sipo_bit/wr_tmp_reg/SI] [get_pins slice_16/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_16/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_16/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_16/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_16/sipo_bit/tmp_reg_1_/SI] [get_pins slice_16/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_16/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_16/sipo_bit/tmp_reg_2_/SI] [get_pins slice_16/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_16/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_16/sipo_bit/tmp_reg_10_/SI] [get_pins slice_16/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_16/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_16/sipo_bit/wr_1_reg/SI] [get_pins slice_16/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_16/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_16/sipo_bit/tmp_reg_13_/SI] [get_pins slice_16/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_16/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_16/sipo_bit/tmp_reg_11_/SI] [get_pins slice_16/sipo_bit/rd_reg/SI]       \
[get_pins slice_16/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_16/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_16/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_16/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_16/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_16/sipo_bit/wr_reg/SI]    \
[get_pins slice_16/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_16/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_16/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_16/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_16/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_16/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_16/piso_bit/temp_reg_14_/SI] [get_pins slice_16/piso_bit/temp_reg_2_/SI] \
[get_pins slice_16/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_16/piso_bit/temp_reg_4_/SI] [get_pins slice_16/piso_bit/temp_reg_13_/SI] \
[get_pins slice_16/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_16/piso_bit/temp_reg_9_/SI] [get_pins slice_16/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_16/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_16/piso_bit/temp_reg_7_/SI] [get_pins slice_16/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_16/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_16/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_16/piso_bit/temp_reg_12_/SI] [get_pins slice_16/piso_bit/dout_reg/SI]    \
[get_pins slice_16/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_16/piso_bit/temp_reg_3_/SI] [get_pins slice_17/temp_0_reg/SI] [get_pins  \
slice_17/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_17/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_17/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_17/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_17/sipo_bit/pout_reg_0_/SI] [get_pins slice_17/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_17/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_17/sipo_bit/pout_reg_3_/SI] [get_pins slice_17/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_17/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_17/sipo_bit/pout_reg_1_/SI] [get_pins slice_17/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_17/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_17/sipo_bit/pout_reg_9_/SI] [get_pins slice_17/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_17/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_17/sipo_bit/pout_reg_7_/SI] [get_pins slice_17/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_17/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_17/sipo_bit/pout_reg_14_/SI] [get_pins slice_17/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_17/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_17/sipo_bit/addr_reg_3_/SI] [get_pins slice_17/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_17/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_17/sipo_bit/wr_tmp_reg/SI] [get_pins slice_17/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_17/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_17/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_17/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_17/sipo_bit/tmp_reg_1_/SI] [get_pins slice_17/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_17/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_17/sipo_bit/tmp_reg_2_/SI] [get_pins slice_17/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_17/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_17/sipo_bit/tmp_reg_10_/SI] [get_pins slice_17/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_17/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_17/sipo_bit/wr_1_reg/SI] [get_pins slice_17/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_17/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_17/sipo_bit/tmp_reg_13_/SI] [get_pins slice_17/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_17/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_17/sipo_bit/tmp_reg_11_/SI] [get_pins slice_17/sipo_bit/rd_reg/SI]       \
[get_pins slice_17/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_17/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_17/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_17/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_17/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_17/sipo_bit/wr_reg/SI]    \
[get_pins slice_17/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_17/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_17/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_17/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_17/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_17/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_17/piso_bit/temp_reg_14_/SI] [get_pins slice_17/piso_bit/temp_reg_2_/SI] \
[get_pins slice_17/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_17/piso_bit/temp_reg_4_/SI] [get_pins slice_17/piso_bit/temp_reg_13_/SI] \
[get_pins slice_17/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_17/piso_bit/temp_reg_9_/SI] [get_pins slice_17/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_17/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_17/piso_bit/temp_reg_7_/SI] [get_pins slice_17/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_17/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_17/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_17/piso_bit/temp_reg_12_/SI] [get_pins slice_17/piso_bit/dout_reg/SI]    \
[get_pins slice_17/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_17/piso_bit/temp_reg_3_/SI] [get_pins slice_18/temp_0_reg/SI] [get_pins  \
slice_18/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_18/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_18/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_18/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_18/sipo_bit/pout_reg_0_/SI] [get_pins slice_18/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_18/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_18/sipo_bit/pout_reg_3_/SI] [get_pins slice_18/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_18/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_18/sipo_bit/pout_reg_1_/SI] [get_pins slice_18/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_18/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_18/sipo_bit/pout_reg_9_/SI] [get_pins slice_18/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_18/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_18/sipo_bit/pout_reg_7_/SI] [get_pins slice_18/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_18/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_18/sipo_bit/pout_reg_14_/SI] [get_pins slice_18/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_18/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_18/sipo_bit/addr_reg_3_/SI] [get_pins slice_18/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_18/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_18/sipo_bit/wr_tmp_reg/SI] [get_pins slice_18/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_18/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_18/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_18/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_18/sipo_bit/tmp_reg_1_/SI] [get_pins slice_18/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_18/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_18/sipo_bit/tmp_reg_2_/SI] [get_pins slice_18/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_18/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_18/sipo_bit/tmp_reg_10_/SI] [get_pins slice_18/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_18/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_18/sipo_bit/wr_1_reg/SI] [get_pins slice_18/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_18/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_18/sipo_bit/tmp_reg_13_/SI] [get_pins slice_18/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_18/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_18/sipo_bit/tmp_reg_11_/SI] [get_pins slice_18/sipo_bit/rd_reg/SI]       \
[get_pins slice_18/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_18/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_18/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_18/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_18/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_18/sipo_bit/wr_reg/SI]    \
[get_pins slice_18/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_18/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_18/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_18/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_18/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_18/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_18/piso_bit/temp_reg_14_/SI] [get_pins slice_18/piso_bit/temp_reg_2_/SI] \
[get_pins slice_18/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_18/piso_bit/temp_reg_4_/SI] [get_pins slice_18/piso_bit/temp_reg_13_/SI] \
[get_pins slice_18/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_18/piso_bit/temp_reg_9_/SI] [get_pins slice_18/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_18/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_18/piso_bit/temp_reg_7_/SI] [get_pins slice_18/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_18/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_18/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_18/piso_bit/temp_reg_12_/SI] [get_pins slice_18/piso_bit/dout_reg/SI]    \
[get_pins slice_18/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_18/piso_bit/temp_reg_3_/SI] [get_pins slice_19/temp_0_reg/SI] [get_pins  \
slice_19/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_19/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_19/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_19/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_19/sipo_bit/pout_reg_0_/SI] [get_pins slice_19/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_19/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_19/sipo_bit/pout_reg_3_/SI] [get_pins slice_19/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_19/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_19/sipo_bit/pout_reg_1_/SI] [get_pins slice_19/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_19/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_19/sipo_bit/pout_reg_9_/SI] [get_pins slice_19/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_19/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_19/sipo_bit/pout_reg_7_/SI] [get_pins slice_19/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_19/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_19/sipo_bit/pout_reg_14_/SI] [get_pins slice_19/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_19/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_19/sipo_bit/addr_reg_3_/SI] [get_pins slice_19/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_19/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_19/sipo_bit/wr_tmp_reg/SI] [get_pins slice_19/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_19/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_19/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_19/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_19/sipo_bit/tmp_reg_1_/SI] [get_pins slice_19/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_19/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_19/sipo_bit/tmp_reg_2_/SI] [get_pins slice_19/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_19/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_19/sipo_bit/tmp_reg_10_/SI] [get_pins slice_19/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_19/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_19/sipo_bit/wr_1_reg/SI] [get_pins slice_19/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_19/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_19/sipo_bit/tmp_reg_13_/SI] [get_pins slice_19/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_19/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_19/sipo_bit/tmp_reg_11_/SI] [get_pins slice_19/sipo_bit/rd_reg/SI]       \
[get_pins slice_19/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_19/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_19/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_19/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_19/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_19/sipo_bit/wr_reg/SI]    \
[get_pins slice_19/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_19/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_19/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_19/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_19/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_19/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_19/piso_bit/temp_reg_14_/SI] [get_pins slice_19/piso_bit/temp_reg_2_/SI] \
[get_pins slice_19/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_19/piso_bit/temp_reg_4_/SI] [get_pins slice_19/piso_bit/temp_reg_13_/SI] \
[get_pins slice_19/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_19/piso_bit/temp_reg_9_/SI] [get_pins slice_19/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_19/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_19/piso_bit/temp_reg_7_/SI] [get_pins slice_19/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_19/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_19/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_19/piso_bit/temp_reg_12_/SI] [get_pins slice_19/piso_bit/dout_reg/SI]    \
[get_pins slice_19/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_19/piso_bit/temp_reg_3_/SI] [get_pins slice_20/temp_0_reg/SI] [get_pins  \
slice_20/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_20/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_20/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_20/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_20/sipo_bit/pout_reg_0_/SI] [get_pins slice_20/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_20/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_20/sipo_bit/pout_reg_3_/SI] [get_pins slice_20/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_20/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_20/sipo_bit/pout_reg_1_/SI] [get_pins slice_20/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_20/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_20/sipo_bit/pout_reg_9_/SI] [get_pins slice_20/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_20/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_20/sipo_bit/pout_reg_7_/SI] [get_pins slice_20/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_20/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_20/sipo_bit/pout_reg_14_/SI] [get_pins slice_20/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_20/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_20/sipo_bit/addr_reg_3_/SI] [get_pins slice_20/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_20/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_20/sipo_bit/wr_tmp_reg/SI] [get_pins slice_20/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_20/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_20/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_20/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_20/sipo_bit/tmp_reg_1_/SI] [get_pins slice_20/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_20/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_20/sipo_bit/tmp_reg_2_/SI] [get_pins slice_20/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_20/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_20/sipo_bit/tmp_reg_10_/SI] [get_pins slice_20/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_20/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_20/sipo_bit/wr_1_reg/SI] [get_pins slice_20/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_20/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_20/sipo_bit/tmp_reg_13_/SI] [get_pins slice_20/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_20/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_20/sipo_bit/tmp_reg_11_/SI] [get_pins slice_20/sipo_bit/rd_reg/SI]       \
[get_pins slice_20/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_20/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_20/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_20/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_20/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_20/sipo_bit/wr_reg/SI]    \
[get_pins slice_20/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_20/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_20/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_20/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_20/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_20/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_20/piso_bit/temp_reg_14_/SI] [get_pins slice_20/piso_bit/temp_reg_2_/SI] \
[get_pins slice_20/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_20/piso_bit/temp_reg_4_/SI] [get_pins slice_20/piso_bit/temp_reg_13_/SI] \
[get_pins slice_20/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_20/piso_bit/temp_reg_9_/SI] [get_pins slice_20/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_20/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_20/piso_bit/temp_reg_7_/SI] [get_pins slice_20/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_20/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_20/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_20/piso_bit/temp_reg_12_/SI] [get_pins slice_20/piso_bit/dout_reg/SI]    \
[get_pins slice_20/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_20/piso_bit/temp_reg_3_/SI] [get_pins slice_21/temp_0_reg/SI] [get_pins  \
slice_21/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_21/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_21/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_21/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_21/sipo_bit/pout_reg_0_/SI] [get_pins slice_21/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_21/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_21/sipo_bit/pout_reg_3_/SI] [get_pins slice_21/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_21/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_21/sipo_bit/pout_reg_1_/SI] [get_pins slice_21/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_21/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_21/sipo_bit/pout_reg_9_/SI] [get_pins slice_21/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_21/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_21/sipo_bit/pout_reg_7_/SI] [get_pins slice_21/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_21/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_21/sipo_bit/pout_reg_14_/SI] [get_pins slice_21/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_21/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_21/sipo_bit/addr_reg_3_/SI] [get_pins slice_21/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_21/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_21/sipo_bit/wr_tmp_reg/SI] [get_pins slice_21/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_21/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_21/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_21/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_21/sipo_bit/tmp_reg_1_/SI] [get_pins slice_21/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_21/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_21/sipo_bit/tmp_reg_2_/SI] [get_pins slice_21/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_21/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_21/sipo_bit/tmp_reg_10_/SI] [get_pins slice_21/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_21/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_21/sipo_bit/wr_1_reg/SI] [get_pins slice_21/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_21/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_21/sipo_bit/tmp_reg_13_/SI] [get_pins slice_21/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_21/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_21/sipo_bit/tmp_reg_11_/SI] [get_pins slice_21/sipo_bit/rd_reg/SI]       \
[get_pins slice_21/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_21/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_21/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_21/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_21/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_21/sipo_bit/wr_reg/SI]    \
[get_pins slice_21/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_21/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_21/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_21/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_21/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_21/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_21/piso_bit/temp_reg_14_/SI] [get_pins slice_21/piso_bit/temp_reg_2_/SI] \
[get_pins slice_21/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_21/piso_bit/temp_reg_4_/SI] [get_pins slice_21/piso_bit/temp_reg_13_/SI] \
[get_pins slice_21/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_21/piso_bit/temp_reg_9_/SI] [get_pins slice_21/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_21/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_21/piso_bit/temp_reg_7_/SI] [get_pins slice_21/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_21/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_21/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_21/piso_bit/temp_reg_12_/SI] [get_pins slice_21/piso_bit/dout_reg/SI]    \
[get_pins slice_21/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_21/piso_bit/temp_reg_3_/SI] [get_pins slice_22/temp_0_reg/SI] [get_pins  \
slice_22/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_22/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_22/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_22/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_22/sipo_bit/pout_reg_0_/SI] [get_pins slice_22/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_22/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_22/sipo_bit/pout_reg_3_/SI] [get_pins slice_22/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_22/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_22/sipo_bit/pout_reg_1_/SI] [get_pins slice_22/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_22/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_22/sipo_bit/pout_reg_9_/SI] [get_pins slice_22/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_22/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_22/sipo_bit/pout_reg_7_/SI] [get_pins slice_22/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_22/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_22/sipo_bit/pout_reg_14_/SI] [get_pins slice_22/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_22/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_22/sipo_bit/addr_reg_3_/SI] [get_pins slice_22/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_22/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_22/sipo_bit/wr_tmp_reg/SI] [get_pins slice_22/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_22/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_22/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_22/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_22/sipo_bit/tmp_reg_1_/SI] [get_pins slice_22/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_22/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_22/sipo_bit/tmp_reg_2_/SI] [get_pins slice_22/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_22/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_22/sipo_bit/tmp_reg_10_/SI] [get_pins slice_22/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_22/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_22/sipo_bit/wr_1_reg/SI] [get_pins slice_22/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_22/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_22/sipo_bit/tmp_reg_13_/SI] [get_pins slice_22/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_22/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_22/sipo_bit/tmp_reg_11_/SI] [get_pins slice_22/sipo_bit/rd_reg/SI]       \
[get_pins slice_22/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_22/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_22/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_22/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_22/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_22/sipo_bit/wr_reg/SI]    \
[get_pins slice_22/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_22/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_22/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_22/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_22/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_22/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_22/piso_bit/temp_reg_14_/SI] [get_pins slice_22/piso_bit/temp_reg_2_/SI] \
[get_pins slice_22/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_22/piso_bit/temp_reg_4_/SI] [get_pins slice_22/piso_bit/temp_reg_13_/SI] \
[get_pins slice_22/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_22/piso_bit/temp_reg_9_/SI] [get_pins slice_22/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_22/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_22/piso_bit/temp_reg_7_/SI] [get_pins slice_22/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_22/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_22/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_22/piso_bit/temp_reg_12_/SI] [get_pins slice_22/piso_bit/dout_reg/SI]    \
[get_pins slice_22/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_22/piso_bit/temp_reg_3_/SI] [get_pins slice_23/temp_0_reg/SI] [get_pins  \
slice_23/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_23/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_23/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_23/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_23/sipo_bit/pout_reg_0_/SI] [get_pins slice_23/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_23/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_23/sipo_bit/pout_reg_3_/SI] [get_pins slice_23/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_23/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_23/sipo_bit/pout_reg_1_/SI] [get_pins slice_23/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_23/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_23/sipo_bit/pout_reg_9_/SI] [get_pins slice_23/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_23/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_23/sipo_bit/pout_reg_7_/SI] [get_pins slice_23/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_23/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_23/sipo_bit/pout_reg_14_/SI] [get_pins slice_23/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_23/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_23/sipo_bit/addr_reg_3_/SI] [get_pins slice_23/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_23/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_23/sipo_bit/wr_tmp_reg/SI] [get_pins slice_23/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_23/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_23/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_23/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_23/sipo_bit/tmp_reg_1_/SI] [get_pins slice_23/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_23/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_23/sipo_bit/tmp_reg_2_/SI] [get_pins slice_23/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_23/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_23/sipo_bit/tmp_reg_10_/SI] [get_pins slice_23/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_23/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_23/sipo_bit/wr_1_reg/SI] [get_pins slice_23/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_23/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_23/sipo_bit/tmp_reg_13_/SI] [get_pins slice_23/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_23/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_23/sipo_bit/tmp_reg_11_/SI] [get_pins slice_23/sipo_bit/rd_reg/SI]       \
[get_pins slice_23/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_23/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_23/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_23/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_23/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_23/sipo_bit/wr_reg/SI]    \
[get_pins slice_23/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_23/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_23/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_23/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_23/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_23/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_23/piso_bit/temp_reg_14_/SI] [get_pins slice_23/piso_bit/temp_reg_2_/SI] \
[get_pins slice_23/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_23/piso_bit/temp_reg_4_/SI] [get_pins slice_23/piso_bit/temp_reg_13_/SI] \
[get_pins slice_23/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_23/piso_bit/temp_reg_9_/SI] [get_pins slice_23/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_23/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_23/piso_bit/temp_reg_7_/SI] [get_pins slice_23/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_23/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_23/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_23/piso_bit/temp_reg_12_/SI] [get_pins slice_23/piso_bit/dout_reg/SI]    \
[get_pins slice_23/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_23/piso_bit/temp_reg_3_/SI] [get_pins slice_24/temp_0_reg/SI] [get_pins  \
slice_24/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_24/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_24/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_24/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_24/sipo_bit/pout_reg_0_/SI] [get_pins slice_24/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_24/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_24/sipo_bit/pout_reg_3_/SI] [get_pins slice_24/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_24/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_24/sipo_bit/pout_reg_1_/SI] [get_pins slice_24/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_24/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_24/sipo_bit/pout_reg_9_/SI] [get_pins slice_24/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_24/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_24/sipo_bit/pout_reg_7_/SI] [get_pins slice_24/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_24/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_24/sipo_bit/pout_reg_14_/SI] [get_pins slice_24/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_24/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_24/sipo_bit/addr_reg_3_/SI] [get_pins slice_24/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_24/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_24/sipo_bit/wr_tmp_reg/SI] [get_pins slice_24/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_24/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_24/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_24/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_24/sipo_bit/tmp_reg_1_/SI] [get_pins slice_24/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_24/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_24/sipo_bit/tmp_reg_2_/SI] [get_pins slice_24/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_24/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_24/sipo_bit/tmp_reg_10_/SI] [get_pins slice_24/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_24/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_24/sipo_bit/wr_1_reg/SI] [get_pins slice_24/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_24/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_24/sipo_bit/tmp_reg_13_/SI] [get_pins slice_24/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_24/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_24/sipo_bit/tmp_reg_11_/SI] [get_pins slice_24/sipo_bit/rd_reg/SI]       \
[get_pins slice_24/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_24/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_24/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_24/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_24/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_24/sipo_bit/wr_reg/SI]    \
[get_pins slice_24/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_24/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_24/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_24/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_24/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_24/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_24/piso_bit/temp_reg_14_/SI] [get_pins slice_24/piso_bit/temp_reg_2_/SI] \
[get_pins slice_24/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_24/piso_bit/temp_reg_4_/SI] [get_pins slice_24/piso_bit/temp_reg_13_/SI] \
[get_pins slice_24/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_24/piso_bit/temp_reg_9_/SI] [get_pins slice_24/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_24/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_24/piso_bit/temp_reg_7_/SI] [get_pins slice_24/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_24/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_24/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_24/piso_bit/temp_reg_12_/SI] [get_pins slice_24/piso_bit/dout_reg/SI]    \
[get_pins slice_24/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_24/piso_bit/temp_reg_3_/SI] [get_pins slice_25/temp_0_reg/SI] [get_pins  \
slice_25/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_25/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_25/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_25/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_25/sipo_bit/pout_reg_0_/SI] [get_pins slice_25/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_25/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_25/sipo_bit/pout_reg_3_/SI] [get_pins slice_25/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_25/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_25/sipo_bit/pout_reg_1_/SI] [get_pins slice_25/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_25/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_25/sipo_bit/pout_reg_9_/SI] [get_pins slice_25/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_25/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_25/sipo_bit/pout_reg_7_/SI] [get_pins slice_25/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_25/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_25/sipo_bit/pout_reg_14_/SI] [get_pins slice_25/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_25/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_25/sipo_bit/addr_reg_3_/SI] [get_pins slice_25/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_25/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_25/sipo_bit/wr_tmp_reg/SI] [get_pins slice_25/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_25/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_25/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_25/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_25/sipo_bit/tmp_reg_1_/SI] [get_pins slice_25/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_25/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_25/sipo_bit/tmp_reg_2_/SI] [get_pins slice_25/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_25/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_25/sipo_bit/tmp_reg_10_/SI] [get_pins slice_25/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_25/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_25/sipo_bit/wr_1_reg/SI] [get_pins slice_25/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_25/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_25/sipo_bit/tmp_reg_13_/SI] [get_pins slice_25/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_25/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_25/sipo_bit/tmp_reg_11_/SI] [get_pins slice_25/sipo_bit/rd_reg/SI]       \
[get_pins slice_25/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_25/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_25/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_25/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_25/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_25/sipo_bit/wr_reg/SI]    \
[get_pins slice_25/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_25/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_25/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_25/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_25/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_25/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_25/piso_bit/temp_reg_14_/SI] [get_pins slice_25/piso_bit/temp_reg_2_/SI] \
[get_pins slice_25/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_25/piso_bit/temp_reg_4_/SI] [get_pins slice_25/piso_bit/temp_reg_13_/SI] \
[get_pins slice_25/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_25/piso_bit/temp_reg_9_/SI] [get_pins slice_25/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_25/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_25/piso_bit/temp_reg_7_/SI] [get_pins slice_25/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_25/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_25/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_25/piso_bit/temp_reg_12_/SI] [get_pins slice_25/piso_bit/dout_reg/SI]    \
[get_pins slice_25/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_25/piso_bit/temp_reg_3_/SI] [get_pins slice_26/temp_0_reg/SI] [get_pins  \
slice_26/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_26/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_26/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_26/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_26/sipo_bit/pout_reg_0_/SI] [get_pins slice_26/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_26/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_26/sipo_bit/pout_reg_3_/SI] [get_pins slice_26/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_26/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_26/sipo_bit/pout_reg_1_/SI] [get_pins slice_26/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_26/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_26/sipo_bit/pout_reg_9_/SI] [get_pins slice_26/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_26/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_26/sipo_bit/pout_reg_7_/SI] [get_pins slice_26/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_26/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_26/sipo_bit/pout_reg_14_/SI] [get_pins slice_26/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_26/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_26/sipo_bit/addr_reg_3_/SI] [get_pins slice_26/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_26/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_26/sipo_bit/wr_tmp_reg/SI] [get_pins slice_26/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_26/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_26/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_26/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_26/sipo_bit/tmp_reg_1_/SI] [get_pins slice_26/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_26/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_26/sipo_bit/tmp_reg_2_/SI] [get_pins slice_26/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_26/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_26/sipo_bit/tmp_reg_10_/SI] [get_pins slice_26/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_26/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_26/sipo_bit/wr_1_reg/SI] [get_pins slice_26/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_26/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_26/sipo_bit/tmp_reg_13_/SI] [get_pins slice_26/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_26/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_26/sipo_bit/tmp_reg_11_/SI] [get_pins slice_26/sipo_bit/rd_reg/SI]       \
[get_pins slice_26/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_26/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_26/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_26/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_26/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_26/sipo_bit/wr_reg/SI]    \
[get_pins slice_26/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_26/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_26/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_26/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_26/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_26/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_26/piso_bit/temp_reg_14_/SI] [get_pins slice_26/piso_bit/temp_reg_2_/SI] \
[get_pins slice_26/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_26/piso_bit/temp_reg_4_/SI] [get_pins slice_26/piso_bit/temp_reg_13_/SI] \
[get_pins slice_26/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_26/piso_bit/temp_reg_9_/SI] [get_pins slice_26/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_26/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_26/piso_bit/temp_reg_7_/SI] [get_pins slice_26/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_26/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_26/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_26/piso_bit/temp_reg_12_/SI] [get_pins slice_26/piso_bit/dout_reg/SI]    \
[get_pins slice_26/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_26/piso_bit/temp_reg_3_/SI] [get_pins slice_27/temp_0_reg/SI] [get_pins  \
slice_27/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_27/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_27/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_27/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_27/sipo_bit/pout_reg_0_/SI] [get_pins slice_27/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_27/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_27/sipo_bit/pout_reg_3_/SI] [get_pins slice_27/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_27/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_27/sipo_bit/pout_reg_1_/SI] [get_pins slice_27/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_27/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_27/sipo_bit/pout_reg_9_/SI] [get_pins slice_27/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_27/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_27/sipo_bit/pout_reg_7_/SI] [get_pins slice_27/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_27/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_27/sipo_bit/pout_reg_14_/SI] [get_pins slice_27/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_27/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_27/sipo_bit/addr_reg_3_/SI] [get_pins slice_27/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_27/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_27/sipo_bit/wr_tmp_reg/SI] [get_pins slice_27/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_27/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_27/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_27/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_27/sipo_bit/tmp_reg_1_/SI] [get_pins slice_27/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_27/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_27/sipo_bit/tmp_reg_2_/SI] [get_pins slice_27/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_27/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_27/sipo_bit/tmp_reg_10_/SI] [get_pins slice_27/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_27/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_27/sipo_bit/wr_1_reg/SI] [get_pins slice_27/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_27/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_27/sipo_bit/tmp_reg_13_/SI] [get_pins slice_27/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_27/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_27/sipo_bit/tmp_reg_11_/SI] [get_pins slice_27/sipo_bit/rd_reg/SI]       \
[get_pins slice_27/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_27/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_27/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_27/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_27/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_27/sipo_bit/wr_reg/SI]    \
[get_pins slice_27/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_27/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_27/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_27/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_27/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_27/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_27/piso_bit/temp_reg_14_/SI] [get_pins slice_27/piso_bit/temp_reg_2_/SI] \
[get_pins slice_27/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_27/piso_bit/temp_reg_4_/SI] [get_pins slice_27/piso_bit/temp_reg_13_/SI] \
[get_pins slice_27/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_27/piso_bit/temp_reg_9_/SI] [get_pins slice_27/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_27/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_27/piso_bit/temp_reg_7_/SI] [get_pins slice_27/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_27/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_27/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_27/piso_bit/temp_reg_12_/SI] [get_pins slice_27/piso_bit/dout_reg/SI]    \
[get_pins slice_27/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_27/piso_bit/temp_reg_3_/SI] [get_pins slice_28/temp_0_reg/SI] [get_pins  \
slice_28/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_28/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_28/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_28/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_28/sipo_bit/pout_reg_0_/SI] [get_pins slice_28/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_28/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_28/sipo_bit/pout_reg_3_/SI] [get_pins slice_28/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_28/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_28/sipo_bit/pout_reg_1_/SI] [get_pins slice_28/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_28/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_28/sipo_bit/pout_reg_9_/SI] [get_pins slice_28/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_28/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_28/sipo_bit/pout_reg_7_/SI] [get_pins slice_28/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_28/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_28/sipo_bit/pout_reg_14_/SI] [get_pins slice_28/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_28/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_28/sipo_bit/addr_reg_3_/SI] [get_pins slice_28/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_28/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_28/sipo_bit/wr_tmp_reg/SI] [get_pins slice_28/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_28/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_28/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_28/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_28/sipo_bit/tmp_reg_1_/SI] [get_pins slice_28/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_28/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_28/sipo_bit/tmp_reg_2_/SI] [get_pins slice_28/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_28/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_28/sipo_bit/tmp_reg_10_/SI] [get_pins slice_28/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_28/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_28/sipo_bit/wr_1_reg/SI] [get_pins slice_28/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_28/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_28/sipo_bit/tmp_reg_13_/SI] [get_pins slice_28/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_28/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_28/sipo_bit/tmp_reg_11_/SI] [get_pins slice_28/sipo_bit/rd_reg/SI]       \
[get_pins slice_28/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_28/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_28/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_28/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_28/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_28/sipo_bit/wr_reg/SI]    \
[get_pins slice_28/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_28/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_28/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_28/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_28/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_28/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_28/piso_bit/temp_reg_14_/SI] [get_pins slice_28/piso_bit/temp_reg_2_/SI] \
[get_pins slice_28/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_28/piso_bit/temp_reg_4_/SI] [get_pins slice_28/piso_bit/temp_reg_13_/SI] \
[get_pins slice_28/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_28/piso_bit/temp_reg_9_/SI] [get_pins slice_28/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_28/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_28/piso_bit/temp_reg_7_/SI] [get_pins slice_28/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_28/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_28/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_28/piso_bit/temp_reg_12_/SI] [get_pins slice_28/piso_bit/dout_reg/SI]    \
[get_pins slice_28/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_28/piso_bit/temp_reg_3_/SI] [get_pins slice_29/temp_0_reg/SI] [get_pins  \
slice_29/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_29/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_29/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_29/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_29/sipo_bit/pout_reg_0_/SI] [get_pins slice_29/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_29/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_29/sipo_bit/pout_reg_3_/SI] [get_pins slice_29/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_29/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_29/sipo_bit/pout_reg_1_/SI] [get_pins slice_29/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_29/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_29/sipo_bit/pout_reg_9_/SI] [get_pins slice_29/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_29/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_29/sipo_bit/pout_reg_7_/SI] [get_pins slice_29/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_29/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_29/sipo_bit/pout_reg_14_/SI] [get_pins slice_29/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_29/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_29/sipo_bit/addr_reg_3_/SI] [get_pins slice_29/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_29/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_29/sipo_bit/wr_tmp_reg/SI] [get_pins slice_29/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_29/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_29/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_29/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_29/sipo_bit/tmp_reg_1_/SI] [get_pins slice_29/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_29/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_29/sipo_bit/tmp_reg_2_/SI] [get_pins slice_29/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_29/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_29/sipo_bit/tmp_reg_10_/SI] [get_pins slice_29/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_29/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_29/sipo_bit/wr_1_reg/SI] [get_pins slice_29/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_29/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_29/sipo_bit/tmp_reg_13_/SI] [get_pins slice_29/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_29/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_29/sipo_bit/tmp_reg_11_/SI] [get_pins slice_29/sipo_bit/rd_reg/SI]       \
[get_pins slice_29/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_29/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_29/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_29/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_29/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_29/sipo_bit/wr_reg/SI]    \
[get_pins slice_29/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_29/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_29/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_29/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_29/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_29/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_29/piso_bit/temp_reg_14_/SI] [get_pins slice_29/piso_bit/temp_reg_2_/SI] \
[get_pins slice_29/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_29/piso_bit/temp_reg_4_/SI] [get_pins slice_29/piso_bit/temp_reg_13_/SI] \
[get_pins slice_29/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_29/piso_bit/temp_reg_9_/SI] [get_pins slice_29/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_29/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_29/piso_bit/temp_reg_7_/SI] [get_pins slice_29/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_29/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_29/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_29/piso_bit/temp_reg_12_/SI] [get_pins slice_29/piso_bit/dout_reg/SI]    \
[get_pins slice_29/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_29/piso_bit/temp_reg_3_/SI] [get_pins slice_30/temp_0_reg/SI] [get_pins  \
slice_30/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_30/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_30/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_30/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_30/sipo_bit/pout_reg_0_/SI] [get_pins slice_30/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_30/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_30/sipo_bit/pout_reg_3_/SI] [get_pins slice_30/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_30/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_30/sipo_bit/pout_reg_1_/SI] [get_pins slice_30/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_30/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_30/sipo_bit/pout_reg_9_/SI] [get_pins slice_30/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_30/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_30/sipo_bit/pout_reg_7_/SI] [get_pins slice_30/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_30/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_30/sipo_bit/pout_reg_14_/SI] [get_pins slice_30/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_30/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_30/sipo_bit/addr_reg_3_/SI] [get_pins slice_30/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_30/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_30/sipo_bit/wr_tmp_reg/SI] [get_pins slice_30/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_30/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_30/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_30/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_30/sipo_bit/tmp_reg_1_/SI] [get_pins slice_30/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_30/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_30/sipo_bit/tmp_reg_2_/SI] [get_pins slice_30/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_30/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_30/sipo_bit/tmp_reg_10_/SI] [get_pins slice_30/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_30/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_30/sipo_bit/wr_1_reg/SI] [get_pins slice_30/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_30/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_30/sipo_bit/tmp_reg_13_/SI] [get_pins slice_30/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_30/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_30/sipo_bit/tmp_reg_11_/SI] [get_pins slice_30/sipo_bit/rd_reg/SI]       \
[get_pins slice_30/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_30/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_30/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_30/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_30/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_30/sipo_bit/wr_reg/SI]    \
[get_pins slice_30/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_30/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_30/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_30/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_30/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_30/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_30/piso_bit/temp_reg_14_/SI] [get_pins slice_30/piso_bit/temp_reg_2_/SI] \
[get_pins slice_30/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_30/piso_bit/temp_reg_4_/SI] [get_pins slice_30/piso_bit/temp_reg_13_/SI] \
[get_pins slice_30/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_30/piso_bit/temp_reg_9_/SI] [get_pins slice_30/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_30/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_30/piso_bit/temp_reg_7_/SI] [get_pins slice_30/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_30/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_30/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_30/piso_bit/temp_reg_12_/SI] [get_pins slice_30/piso_bit/dout_reg/SI]    \
[get_pins slice_30/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_30/piso_bit/temp_reg_3_/SI] [get_pins slice_31/temp_0_reg/SI] [get_pins  \
slice_31/lreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_31/lreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_31/hreset_sync/t_reset_sync_reg/SI] [get_pins                            \
slice_31/hreset_sync/reset_sync_reg/SI] [get_pins                              \
slice_31/sipo_bit/pout_reg_0_/SI] [get_pins slice_31/sipo_bit/addr_reg_1_/SI]  \
[get_pins slice_31/sipo_bit/pout_reg_12_/SI] [get_pins                         \
slice_31/sipo_bit/pout_reg_3_/SI] [get_pins slice_31/sipo_bit/pout_reg_8_/SI]  \
[get_pins slice_31/sipo_bit/pout_reg_11_/SI] [get_pins                         \
slice_31/sipo_bit/pout_reg_1_/SI] [get_pins slice_31/sipo_bit/pout_reg_13_/SI] \
[get_pins slice_31/sipo_bit/pout_reg_15_/SI] [get_pins                         \
slice_31/sipo_bit/pout_reg_9_/SI] [get_pins slice_31/sipo_bit/pout_reg_6_/SI]  \
[get_pins slice_31/sipo_bit/pout_reg_10_/SI] [get_pins                         \
slice_31/sipo_bit/pout_reg_7_/SI] [get_pins slice_31/sipo_bit/pout_reg_4_/SI]  \
[get_pins slice_31/sipo_bit/addr_reg_0_/SI] [get_pins                          \
slice_31/sipo_bit/pout_reg_14_/SI] [get_pins slice_31/sipo_bit/addr_reg_2_/SI] \
[get_pins slice_31/sipo_bit/pout_reg_2_/SI] [get_pins                          \
slice_31/sipo_bit/addr_reg_3_/SI] [get_pins slice_31/sipo_bit/pout_reg_5_/SI]  \
[get_pins slice_31/sipo_bit/rd_addr_reg_3_/SI] [get_pins                       \
slice_31/sipo_bit/wr_tmp_reg/SI] [get_pins slice_31/sipo_bit/wr_0_reg/SI]      \
[get_pins slice_31/sipo_bit/wr_addr_reg_1_/SI] [get_pins                       \
slice_31/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_31/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_31/sipo_bit/tmp_reg_1_/SI] [get_pins slice_31/sipo_bit/tmp_reg_15_/SI]   \
[get_pins slice_31/sipo_bit/wr_addr_reg_0_/SI] [get_pins                       \
slice_31/sipo_bit/tmp_reg_2_/SI] [get_pins slice_31/sipo_bit/tmp_reg_9_/SI]    \
[get_pins slice_31/sipo_bit/tmp_reg_7_/SI] [get_pins                           \
slice_31/sipo_bit/tmp_reg_10_/SI] [get_pins slice_31/sipo_bit/tmp_reg_0_/SI]   \
[get_pins slice_31/sipo_bit/tmp_reg_12_/SI] [get_pins                          \
slice_31/sipo_bit/wr_1_reg/SI] [get_pins slice_31/sipo_bit/tmp_reg_5_/SI]      \
[get_pins slice_31/sipo_bit/tmp_reg_8_/SI] [get_pins                           \
slice_31/sipo_bit/tmp_reg_13_/SI] [get_pins slice_31/sipo_bit/tmp_reg_3_/SI]   \
[get_pins slice_31/sipo_bit/tmp_reg_6_/SI] [get_pins                           \
slice_31/sipo_bit/tmp_reg_11_/SI] [get_pins slice_31/sipo_bit/rd_reg/SI]       \
[get_pins slice_31/sipo_bit/tmp_reg_4_/SI] [get_pins                           \
slice_31/sipo_bit/tmp_reg_14_/SI] [get_pins                                    \
slice_31/sipo_bit/rd_addr_reg_1_/SI] [get_pins                                 \
slice_31/sipo_bit/rd_addr_reg_2_/SI] [get_pins                                 \
slice_31/sipo_bit/rd_addr_reg_0_/SI] [get_pins slice_31/sipo_bit/wr_reg/SI]    \
[get_pins slice_31/sync_add2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins       \
slice_31/sync_add2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                 \
slice_31/sync_add2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                 \
slice_31/sync_add2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                 \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_15_/SI] [get_pins               \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_14_/SI] [get_pins               \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_13_/SI] [get_pins               \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_12_/SI] [get_pins               \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_11_/SI] [get_pins               \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_10_/SI] [get_pins               \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_9_/SI] [get_pins                \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_8_/SI] [get_pins                \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_7_/SI] [get_pins                \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_6_/SI] [get_pins                \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_5_/SI] [get_pins                \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_4_/SI] [get_pins                \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_3_/SI] [get_pins                \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_2_/SI] [get_pins                \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_1_/SI] [get_pins                \
slice_31/sync_data2mem/dut_sync/t_sync_out_reg_0_/SI] [get_pins                \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI] [get_pins            \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI] [get_pins            \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI] [get_pins            \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI] [get_pins            \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI] [get_pins            \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI] [get_pins            \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI] [get_pins             \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI] [get_pins             \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI] [get_pins             \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI] [get_pins             \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI] [get_pins             \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI] [get_pins             \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI] [get_pins             \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI] [get_pins             \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI] [get_pins             \
slice_31/sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI] [get_pins             \
slice_31/piso_bit/temp_reg_14_/SI] [get_pins slice_31/piso_bit/temp_reg_2_/SI] \
[get_pins slice_31/piso_bit/temp_reg_6_/SI] [get_pins                          \
slice_31/piso_bit/temp_reg_4_/SI] [get_pins slice_31/piso_bit/temp_reg_13_/SI] \
[get_pins slice_31/piso_bit/temp_reg_10_/SI] [get_pins                         \
slice_31/piso_bit/temp_reg_9_/SI] [get_pins slice_31/piso_bit/temp_reg_5_/SI]  \
[get_pins slice_31/piso_bit/temp_reg_1_/SI] [get_pins                          \
slice_31/piso_bit/temp_reg_7_/SI] [get_pins slice_31/piso_bit/temp_reg_8_/SI]  \
[get_pins slice_31/piso_bit/temp_reg_11_/SI] [get_pins                         \
slice_31/piso_bit/temp_reg_15_/SI] [get_pins                                   \
slice_31/piso_bit/temp_reg_12_/SI] [get_pins slice_31/piso_bit/dout_reg/SI]    \
[get_pins slice_31/piso_bit/temp_reg_0_/SI] [get_pins                          \
slice_31/piso_bit/temp_reg_3_/SI]]
set_multicycle_path 2 -setup -to [list [get_pins                               \
slice_0/sipo_bit/count_reg_3_/RETN] [get_pins slice_0/sipo_bit/count_reg_3_/D] \
[get_pins slice_0/sipo_bit/count_reg_3_/SE] [get_pins                          \
slice_0/sipo_bit/count_reg_3_/CLK] [get_pins                                   \
slice_0/sipo_bit/count_reg_3_/RSTB] [get_pins slice_0/sipo_bit/count_reg_3_/Q] \
[get_pins slice_0/sipo_bit/count_reg_3_/QN] [get_pins                          \
slice_0/sipo_bit/count_reg_2_/RETN] [get_pins slice_0/sipo_bit/count_reg_2_/D] \
[get_pins slice_0/sipo_bit/count_reg_2_/SE] [get_pins                          \
slice_0/sipo_bit/count_reg_2_/CLK] [get_pins                                   \
slice_0/sipo_bit/count_reg_2_/RSTB] [get_pins slice_0/sipo_bit/count_reg_2_/Q] \
[get_pins slice_0/sipo_bit/count_reg_2_/QN] [get_pins                          \
slice_0/sipo_bit/count_reg_1_/RETN] [get_pins slice_0/sipo_bit/count_reg_1_/D] \
[get_pins slice_0/sipo_bit/count_reg_1_/SE] [get_pins                          \
slice_0/sipo_bit/count_reg_1_/CLK] [get_pins                                   \
slice_0/sipo_bit/count_reg_1_/RSTB] [get_pins slice_0/sipo_bit/count_reg_1_/Q] \
[get_pins slice_0/sipo_bit/count_reg_1_/QN] [get_pins                          \
slice_0/sipo_bit/count_reg_0_/RETN] [get_pins slice_0/sipo_bit/count_reg_0_/D] \
[get_pins slice_0/sipo_bit/count_reg_0_/SE] [get_pins                          \
slice_0/sipo_bit/count_reg_0_/CLK] [get_pins                                   \
slice_0/sipo_bit/count_reg_0_/RSTB] [get_pins slice_0/sipo_bit/count_reg_0_/Q] \
[get_pins slice_0/sipo_bit/count_reg_0_/QN] [get_pins                          \
slice_1/sipo_bit/count_reg_3_/RETN] [get_pins slice_1/sipo_bit/count_reg_3_/D] \
[get_pins slice_1/sipo_bit/count_reg_3_/SE] [get_pins                          \
slice_1/sipo_bit/count_reg_3_/CLK] [get_pins                                   \
slice_1/sipo_bit/count_reg_3_/RSTB] [get_pins slice_1/sipo_bit/count_reg_3_/Q] \
[get_pins slice_1/sipo_bit/count_reg_3_/QN] [get_pins                          \
slice_1/sipo_bit/count_reg_2_/RETN] [get_pins slice_1/sipo_bit/count_reg_2_/D] \
[get_pins slice_1/sipo_bit/count_reg_2_/SE] [get_pins                          \
slice_1/sipo_bit/count_reg_2_/CLK] [get_pins                                   \
slice_1/sipo_bit/count_reg_2_/RSTB] [get_pins slice_1/sipo_bit/count_reg_2_/Q] \
[get_pins slice_1/sipo_bit/count_reg_2_/QN] [get_pins                          \
slice_1/sipo_bit/count_reg_1_/RETN] [get_pins slice_1/sipo_bit/count_reg_1_/D] \
[get_pins slice_1/sipo_bit/count_reg_1_/SE] [get_pins                          \
slice_1/sipo_bit/count_reg_1_/CLK] [get_pins                                   \
slice_1/sipo_bit/count_reg_1_/RSTB] [get_pins slice_1/sipo_bit/count_reg_1_/Q] \
[get_pins slice_1/sipo_bit/count_reg_1_/QN] [get_pins                          \
slice_1/sipo_bit/count_reg_0_/RETN] [get_pins slice_1/sipo_bit/count_reg_0_/D] \
[get_pins slice_1/sipo_bit/count_reg_0_/SE] [get_pins                          \
slice_1/sipo_bit/count_reg_0_/CLK] [get_pins                                   \
slice_1/sipo_bit/count_reg_0_/RSTB] [get_pins slice_1/sipo_bit/count_reg_0_/Q] \
[get_pins slice_1/sipo_bit/count_reg_0_/QN] [get_pins                          \
slice_2/sipo_bit/count_reg_3_/RETN] [get_pins slice_2/sipo_bit/count_reg_3_/D] \
[get_pins slice_2/sipo_bit/count_reg_3_/SE] [get_pins                          \
slice_2/sipo_bit/count_reg_3_/CLK] [get_pins                                   \
slice_2/sipo_bit/count_reg_3_/RSTB] [get_pins slice_2/sipo_bit/count_reg_3_/Q] \
[get_pins slice_2/sipo_bit/count_reg_3_/QN] [get_pins                          \
slice_2/sipo_bit/count_reg_2_/RETN] [get_pins slice_2/sipo_bit/count_reg_2_/D] \
[get_pins slice_2/sipo_bit/count_reg_2_/SE] [get_pins                          \
slice_2/sipo_bit/count_reg_2_/CLK] [get_pins                                   \
slice_2/sipo_bit/count_reg_2_/RSTB] [get_pins slice_2/sipo_bit/count_reg_2_/Q] \
[get_pins slice_2/sipo_bit/count_reg_2_/QN] [get_pins                          \
slice_2/sipo_bit/count_reg_1_/RETN] [get_pins slice_2/sipo_bit/count_reg_1_/D] \
[get_pins slice_2/sipo_bit/count_reg_1_/SE] [get_pins                          \
slice_2/sipo_bit/count_reg_1_/CLK] [get_pins                                   \
slice_2/sipo_bit/count_reg_1_/RSTB] [get_pins slice_2/sipo_bit/count_reg_1_/Q] \
[get_pins slice_2/sipo_bit/count_reg_1_/QN] [get_pins                          \
slice_2/sipo_bit/count_reg_0_/RETN] [get_pins slice_2/sipo_bit/count_reg_0_/D] \
[get_pins slice_2/sipo_bit/count_reg_0_/SE] [get_pins                          \
slice_2/sipo_bit/count_reg_0_/CLK] [get_pins                                   \
slice_2/sipo_bit/count_reg_0_/RSTB] [get_pins slice_2/sipo_bit/count_reg_0_/Q] \
[get_pins slice_2/sipo_bit/count_reg_0_/QN] [get_pins                          \
slice_3/sipo_bit/count_reg_3_/RETN] [get_pins slice_3/sipo_bit/count_reg_3_/D] \
[get_pins slice_3/sipo_bit/count_reg_3_/SE] [get_pins                          \
slice_3/sipo_bit/count_reg_3_/CLK] [get_pins                                   \
slice_3/sipo_bit/count_reg_3_/RSTB] [get_pins slice_3/sipo_bit/count_reg_3_/Q] \
[get_pins slice_3/sipo_bit/count_reg_3_/QN] [get_pins                          \
slice_3/sipo_bit/count_reg_2_/RETN] [get_pins slice_3/sipo_bit/count_reg_2_/D] \
[get_pins slice_3/sipo_bit/count_reg_2_/SE] [get_pins                          \
slice_3/sipo_bit/count_reg_2_/CLK] [get_pins                                   \
slice_3/sipo_bit/count_reg_2_/RSTB] [get_pins slice_3/sipo_bit/count_reg_2_/Q] \
[get_pins slice_3/sipo_bit/count_reg_2_/QN] [get_pins                          \
slice_3/sipo_bit/count_reg_1_/RETN] [get_pins slice_3/sipo_bit/count_reg_1_/D] \
[get_pins slice_3/sipo_bit/count_reg_1_/SE] [get_pins                          \
slice_3/sipo_bit/count_reg_1_/CLK] [get_pins                                   \
slice_3/sipo_bit/count_reg_1_/RSTB] [get_pins slice_3/sipo_bit/count_reg_1_/Q] \
[get_pins slice_3/sipo_bit/count_reg_1_/QN] [get_pins                          \
slice_3/sipo_bit/count_reg_0_/RETN] [get_pins slice_3/sipo_bit/count_reg_0_/D] \
[get_pins slice_3/sipo_bit/count_reg_0_/SE] [get_pins                          \
slice_3/sipo_bit/count_reg_0_/CLK] [get_pins                                   \
slice_3/sipo_bit/count_reg_0_/RSTB] [get_pins slice_3/sipo_bit/count_reg_0_/Q] \
[get_pins slice_3/sipo_bit/count_reg_0_/QN] [get_pins                          \
slice_4/sipo_bit/count_reg_3_/RETN] [get_pins slice_4/sipo_bit/count_reg_3_/D] \
[get_pins slice_4/sipo_bit/count_reg_3_/SE] [get_pins                          \
slice_4/sipo_bit/count_reg_3_/CLK] [get_pins                                   \
slice_4/sipo_bit/count_reg_3_/RSTB] [get_pins slice_4/sipo_bit/count_reg_3_/Q] \
[get_pins slice_4/sipo_bit/count_reg_3_/QN] [get_pins                          \
slice_4/sipo_bit/count_reg_2_/RETN] [get_pins slice_4/sipo_bit/count_reg_2_/D] \
[get_pins slice_4/sipo_bit/count_reg_2_/SE] [get_pins                          \
slice_4/sipo_bit/count_reg_2_/CLK] [get_pins                                   \
slice_4/sipo_bit/count_reg_2_/RSTB] [get_pins slice_4/sipo_bit/count_reg_2_/Q] \
[get_pins slice_4/sipo_bit/count_reg_2_/QN] [get_pins                          \
slice_4/sipo_bit/count_reg_1_/RETN] [get_pins slice_4/sipo_bit/count_reg_1_/D] \
[get_pins slice_4/sipo_bit/count_reg_1_/SE] [get_pins                          \
slice_4/sipo_bit/count_reg_1_/CLK] [get_pins                                   \
slice_4/sipo_bit/count_reg_1_/RSTB] [get_pins slice_4/sipo_bit/count_reg_1_/Q] \
[get_pins slice_4/sipo_bit/count_reg_1_/QN] [get_pins                          \
slice_4/sipo_bit/count_reg_0_/RETN] [get_pins slice_4/sipo_bit/count_reg_0_/D] \
[get_pins slice_4/sipo_bit/count_reg_0_/SE] [get_pins                          \
slice_4/sipo_bit/count_reg_0_/CLK] [get_pins                                   \
slice_4/sipo_bit/count_reg_0_/RSTB] [get_pins slice_4/sipo_bit/count_reg_0_/Q] \
[get_pins slice_4/sipo_bit/count_reg_0_/QN] [get_pins                          \
slice_5/sipo_bit/count_reg_3_/RETN] [get_pins slice_5/sipo_bit/count_reg_3_/D] \
[get_pins slice_5/sipo_bit/count_reg_3_/SE] [get_pins                          \
slice_5/sipo_bit/count_reg_3_/CLK] [get_pins                                   \
slice_5/sipo_bit/count_reg_3_/RSTB] [get_pins slice_5/sipo_bit/count_reg_3_/Q] \
[get_pins slice_5/sipo_bit/count_reg_3_/QN] [get_pins                          \
slice_5/sipo_bit/count_reg_2_/RETN] [get_pins slice_5/sipo_bit/count_reg_2_/D] \
[get_pins slice_5/sipo_bit/count_reg_2_/SE] [get_pins                          \
slice_5/sipo_bit/count_reg_2_/CLK] [get_pins                                   \
slice_5/sipo_bit/count_reg_2_/RSTB] [get_pins slice_5/sipo_bit/count_reg_2_/Q] \
[get_pins slice_5/sipo_bit/count_reg_2_/QN] [get_pins                          \
slice_5/sipo_bit/count_reg_1_/RETN] [get_pins slice_5/sipo_bit/count_reg_1_/D] \
[get_pins slice_5/sipo_bit/count_reg_1_/SE] [get_pins                          \
slice_5/sipo_bit/count_reg_1_/CLK] [get_pins                                   \
slice_5/sipo_bit/count_reg_1_/RSTB] [get_pins slice_5/sipo_bit/count_reg_1_/Q] \
[get_pins slice_5/sipo_bit/count_reg_1_/QN] [get_pins                          \
slice_5/sipo_bit/count_reg_0_/RETN] [get_pins slice_5/sipo_bit/count_reg_0_/D] \
[get_pins slice_5/sipo_bit/count_reg_0_/SE] [get_pins                          \
slice_5/sipo_bit/count_reg_0_/CLK] [get_pins                                   \
slice_5/sipo_bit/count_reg_0_/RSTB] [get_pins slice_5/sipo_bit/count_reg_0_/Q] \
[get_pins slice_5/sipo_bit/count_reg_0_/QN] [get_pins                          \
slice_6/sipo_bit/count_reg_3_/RETN] [get_pins slice_6/sipo_bit/count_reg_3_/D] \
[get_pins slice_6/sipo_bit/count_reg_3_/SE] [get_pins                          \
slice_6/sipo_bit/count_reg_3_/CLK] [get_pins                                   \
slice_6/sipo_bit/count_reg_3_/RSTB] [get_pins slice_6/sipo_bit/count_reg_3_/Q] \
[get_pins slice_6/sipo_bit/count_reg_3_/QN] [get_pins                          \
slice_6/sipo_bit/count_reg_2_/RETN] [get_pins slice_6/sipo_bit/count_reg_2_/D] \
[get_pins slice_6/sipo_bit/count_reg_2_/SE] [get_pins                          \
slice_6/sipo_bit/count_reg_2_/CLK] [get_pins                                   \
slice_6/sipo_bit/count_reg_2_/RSTB] [get_pins slice_6/sipo_bit/count_reg_2_/Q] \
[get_pins slice_6/sipo_bit/count_reg_2_/QN] [get_pins                          \
slice_6/sipo_bit/count_reg_1_/RETN] [get_pins slice_6/sipo_bit/count_reg_1_/D] \
[get_pins slice_6/sipo_bit/count_reg_1_/SE] [get_pins                          \
slice_6/sipo_bit/count_reg_1_/CLK] [get_pins                                   \
slice_6/sipo_bit/count_reg_1_/RSTB] [get_pins slice_6/sipo_bit/count_reg_1_/Q] \
[get_pins slice_6/sipo_bit/count_reg_1_/QN] [get_pins                          \
slice_6/sipo_bit/count_reg_0_/RETN] [get_pins slice_6/sipo_bit/count_reg_0_/D] \
[get_pins slice_6/sipo_bit/count_reg_0_/SE] [get_pins                          \
slice_6/sipo_bit/count_reg_0_/CLK] [get_pins                                   \
slice_6/sipo_bit/count_reg_0_/RSTB] [get_pins slice_6/sipo_bit/count_reg_0_/Q] \
[get_pins slice_6/sipo_bit/count_reg_0_/QN] [get_pins                          \
slice_7/sipo_bit/count_reg_3_/RETN] [get_pins slice_7/sipo_bit/count_reg_3_/D] \
[get_pins slice_7/sipo_bit/count_reg_3_/SE] [get_pins                          \
slice_7/sipo_bit/count_reg_3_/CLK] [get_pins                                   \
slice_7/sipo_bit/count_reg_3_/RSTB] [get_pins slice_7/sipo_bit/count_reg_3_/Q] \
[get_pins slice_7/sipo_bit/count_reg_3_/QN] [get_pins                          \
slice_7/sipo_bit/count_reg_2_/RETN] [get_pins slice_7/sipo_bit/count_reg_2_/D] \
[get_pins slice_7/sipo_bit/count_reg_2_/SE] [get_pins                          \
slice_7/sipo_bit/count_reg_2_/CLK] [get_pins                                   \
slice_7/sipo_bit/count_reg_2_/RSTB] [get_pins slice_7/sipo_bit/count_reg_2_/Q] \
[get_pins slice_7/sipo_bit/count_reg_2_/QN] [get_pins                          \
slice_7/sipo_bit/count_reg_1_/RETN] [get_pins slice_7/sipo_bit/count_reg_1_/D] \
[get_pins slice_7/sipo_bit/count_reg_1_/SE] [get_pins                          \
slice_7/sipo_bit/count_reg_1_/CLK] [get_pins                                   \
slice_7/sipo_bit/count_reg_1_/RSTB] [get_pins slice_7/sipo_bit/count_reg_1_/Q] \
[get_pins slice_7/sipo_bit/count_reg_1_/QN] [get_pins                          \
slice_7/sipo_bit/count_reg_0_/RETN] [get_pins slice_7/sipo_bit/count_reg_0_/D] \
[get_pins slice_7/sipo_bit/count_reg_0_/SE] [get_pins                          \
slice_7/sipo_bit/count_reg_0_/CLK] [get_pins                                   \
slice_7/sipo_bit/count_reg_0_/RSTB] [get_pins slice_7/sipo_bit/count_reg_0_/Q] \
[get_pins slice_7/sipo_bit/count_reg_0_/QN] [get_pins                          \
slice_8/sipo_bit/count_reg_3_/RETN] [get_pins slice_8/sipo_bit/count_reg_3_/D] \
[get_pins slice_8/sipo_bit/count_reg_3_/SE] [get_pins                          \
slice_8/sipo_bit/count_reg_3_/CLK] [get_pins                                   \
slice_8/sipo_bit/count_reg_3_/RSTB] [get_pins slice_8/sipo_bit/count_reg_3_/Q] \
[get_pins slice_8/sipo_bit/count_reg_3_/QN] [get_pins                          \
slice_8/sipo_bit/count_reg_2_/RETN] [get_pins slice_8/sipo_bit/count_reg_2_/D] \
[get_pins slice_8/sipo_bit/count_reg_2_/SE] [get_pins                          \
slice_8/sipo_bit/count_reg_2_/CLK] [get_pins                                   \
slice_8/sipo_bit/count_reg_2_/RSTB] [get_pins slice_8/sipo_bit/count_reg_2_/Q] \
[get_pins slice_8/sipo_bit/count_reg_2_/QN] [get_pins                          \
slice_8/sipo_bit/count_reg_1_/RETN] [get_pins slice_8/sipo_bit/count_reg_1_/D] \
[get_pins slice_8/sipo_bit/count_reg_1_/SE] [get_pins                          \
slice_8/sipo_bit/count_reg_1_/CLK] [get_pins                                   \
slice_8/sipo_bit/count_reg_1_/RSTB] [get_pins slice_8/sipo_bit/count_reg_1_/Q] \
[get_pins slice_8/sipo_bit/count_reg_1_/QN] [get_pins                          \
slice_8/sipo_bit/count_reg_0_/RETN] [get_pins slice_8/sipo_bit/count_reg_0_/D] \
[get_pins slice_8/sipo_bit/count_reg_0_/SE] [get_pins                          \
slice_8/sipo_bit/count_reg_0_/CLK] [get_pins                                   \
slice_8/sipo_bit/count_reg_0_/RSTB] [get_pins slice_8/sipo_bit/count_reg_0_/Q] \
[get_pins slice_8/sipo_bit/count_reg_0_/QN] [get_pins                          \
slice_9/sipo_bit/count_reg_3_/RETN] [get_pins slice_9/sipo_bit/count_reg_3_/D] \
[get_pins slice_9/sipo_bit/count_reg_3_/SE] [get_pins                          \
slice_9/sipo_bit/count_reg_3_/CLK] [get_pins                                   \
slice_9/sipo_bit/count_reg_3_/RSTB] [get_pins slice_9/sipo_bit/count_reg_3_/Q] \
[get_pins slice_9/sipo_bit/count_reg_3_/QN] [get_pins                          \
slice_9/sipo_bit/count_reg_2_/RETN] [get_pins slice_9/sipo_bit/count_reg_2_/D] \
[get_pins slice_9/sipo_bit/count_reg_2_/SE] [get_pins                          \
slice_9/sipo_bit/count_reg_2_/CLK] [get_pins                                   \
slice_9/sipo_bit/count_reg_2_/RSTB] [get_pins slice_9/sipo_bit/count_reg_2_/Q] \
[get_pins slice_9/sipo_bit/count_reg_2_/QN] [get_pins                          \
slice_9/sipo_bit/count_reg_1_/RETN] [get_pins slice_9/sipo_bit/count_reg_1_/D] \
[get_pins slice_9/sipo_bit/count_reg_1_/SE] [get_pins                          \
slice_9/sipo_bit/count_reg_1_/CLK] [get_pins                                   \
slice_9/sipo_bit/count_reg_1_/RSTB] [get_pins slice_9/sipo_bit/count_reg_1_/Q] \
[get_pins slice_9/sipo_bit/count_reg_1_/QN] [get_pins                          \
slice_9/sipo_bit/count_reg_0_/RETN] [get_pins slice_9/sipo_bit/count_reg_0_/D] \
[get_pins slice_9/sipo_bit/count_reg_0_/SE] [get_pins                          \
slice_9/sipo_bit/count_reg_0_/CLK] [get_pins                                   \
slice_9/sipo_bit/count_reg_0_/RSTB] [get_pins slice_9/sipo_bit/count_reg_0_/Q] \
[get_pins slice_9/sipo_bit/count_reg_0_/QN] [get_pins                          \
slice_10/sipo_bit/count_reg_3_/RETN] [get_pins                                 \
slice_10/sipo_bit/count_reg_3_/D] [get_pins slice_10/sipo_bit/count_reg_3_/SE] \
[get_pins slice_10/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_10/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_10/sipo_bit/count_reg_3_/Q] [get_pins slice_10/sipo_bit/count_reg_3_/QN] \
[get_pins slice_10/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_10/sipo_bit/count_reg_2_/D] [get_pins slice_10/sipo_bit/count_reg_2_/SE] \
[get_pins slice_10/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_10/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_10/sipo_bit/count_reg_2_/Q] [get_pins slice_10/sipo_bit/count_reg_2_/QN] \
[get_pins slice_10/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_10/sipo_bit/count_reg_1_/D] [get_pins slice_10/sipo_bit/count_reg_1_/SE] \
[get_pins slice_10/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_10/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_10/sipo_bit/count_reg_1_/Q] [get_pins slice_10/sipo_bit/count_reg_1_/QN] \
[get_pins slice_10/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_10/sipo_bit/count_reg_0_/D] [get_pins slice_10/sipo_bit/count_reg_0_/SE] \
[get_pins slice_10/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_10/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_10/sipo_bit/count_reg_0_/Q] [get_pins slice_10/sipo_bit/count_reg_0_/QN] \
[get_pins slice_11/sipo_bit/count_reg_3_/RETN] [get_pins                       \
slice_11/sipo_bit/count_reg_3_/D] [get_pins slice_11/sipo_bit/count_reg_3_/SE] \
[get_pins slice_11/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_11/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_11/sipo_bit/count_reg_3_/Q] [get_pins slice_11/sipo_bit/count_reg_3_/QN] \
[get_pins slice_11/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_11/sipo_bit/count_reg_2_/D] [get_pins slice_11/sipo_bit/count_reg_2_/SE] \
[get_pins slice_11/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_11/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_11/sipo_bit/count_reg_2_/Q] [get_pins slice_11/sipo_bit/count_reg_2_/QN] \
[get_pins slice_11/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_11/sipo_bit/count_reg_1_/D] [get_pins slice_11/sipo_bit/count_reg_1_/SE] \
[get_pins slice_11/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_11/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_11/sipo_bit/count_reg_1_/Q] [get_pins slice_11/sipo_bit/count_reg_1_/QN] \
[get_pins slice_11/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_11/sipo_bit/count_reg_0_/D] [get_pins slice_11/sipo_bit/count_reg_0_/SE] \
[get_pins slice_11/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_11/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_11/sipo_bit/count_reg_0_/Q] [get_pins slice_11/sipo_bit/count_reg_0_/QN] \
[get_pins slice_12/sipo_bit/count_reg_3_/RETN] [get_pins                       \
slice_12/sipo_bit/count_reg_3_/D] [get_pins slice_12/sipo_bit/count_reg_3_/SE] \
[get_pins slice_12/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_12/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_12/sipo_bit/count_reg_3_/Q] [get_pins slice_12/sipo_bit/count_reg_3_/QN] \
[get_pins slice_12/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_12/sipo_bit/count_reg_2_/D] [get_pins slice_12/sipo_bit/count_reg_2_/SE] \
[get_pins slice_12/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_12/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_12/sipo_bit/count_reg_2_/Q] [get_pins slice_12/sipo_bit/count_reg_2_/QN] \
[get_pins slice_12/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_12/sipo_bit/count_reg_1_/D] [get_pins slice_12/sipo_bit/count_reg_1_/SE] \
[get_pins slice_12/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_12/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_12/sipo_bit/count_reg_1_/Q] [get_pins slice_12/sipo_bit/count_reg_1_/QN] \
[get_pins slice_12/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_12/sipo_bit/count_reg_0_/D] [get_pins slice_12/sipo_bit/count_reg_0_/SE] \
[get_pins slice_12/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_12/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_12/sipo_bit/count_reg_0_/Q] [get_pins slice_12/sipo_bit/count_reg_0_/QN] \
[get_pins slice_13/sipo_bit/count_reg_3_/RETN] [get_pins                       \
slice_13/sipo_bit/count_reg_3_/D] [get_pins slice_13/sipo_bit/count_reg_3_/SE] \
[get_pins slice_13/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_13/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_13/sipo_bit/count_reg_3_/Q] [get_pins slice_13/sipo_bit/count_reg_3_/QN] \
[get_pins slice_13/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_13/sipo_bit/count_reg_2_/D] [get_pins slice_13/sipo_bit/count_reg_2_/SE] \
[get_pins slice_13/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_13/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_13/sipo_bit/count_reg_2_/Q] [get_pins slice_13/sipo_bit/count_reg_2_/QN] \
[get_pins slice_13/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_13/sipo_bit/count_reg_1_/D] [get_pins slice_13/sipo_bit/count_reg_1_/SE] \
[get_pins slice_13/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_13/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_13/sipo_bit/count_reg_1_/Q] [get_pins slice_13/sipo_bit/count_reg_1_/QN] \
[get_pins slice_13/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_13/sipo_bit/count_reg_0_/D] [get_pins slice_13/sipo_bit/count_reg_0_/SE] \
[get_pins slice_13/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_13/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_13/sipo_bit/count_reg_0_/Q] [get_pins slice_13/sipo_bit/count_reg_0_/QN] \
[get_pins slice_14/sipo_bit/count_reg_3_/RETN] [get_pins                       \
slice_14/sipo_bit/count_reg_3_/D] [get_pins slice_14/sipo_bit/count_reg_3_/SE] \
[get_pins slice_14/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_14/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_14/sipo_bit/count_reg_3_/Q] [get_pins slice_14/sipo_bit/count_reg_3_/QN] \
[get_pins slice_14/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_14/sipo_bit/count_reg_2_/D] [get_pins slice_14/sipo_bit/count_reg_2_/SE] \
[get_pins slice_14/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_14/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_14/sipo_bit/count_reg_2_/Q] [get_pins slice_14/sipo_bit/count_reg_2_/QN] \
[get_pins slice_14/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_14/sipo_bit/count_reg_1_/D] [get_pins slice_14/sipo_bit/count_reg_1_/SE] \
[get_pins slice_14/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_14/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_14/sipo_bit/count_reg_1_/Q] [get_pins slice_14/sipo_bit/count_reg_1_/QN] \
[get_pins slice_14/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_14/sipo_bit/count_reg_0_/D] [get_pins slice_14/sipo_bit/count_reg_0_/SE] \
[get_pins slice_14/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_14/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_14/sipo_bit/count_reg_0_/Q] [get_pins slice_14/sipo_bit/count_reg_0_/QN] \
[get_pins slice_15/sipo_bit/count_reg_3_/RETN] [get_pins                       \
slice_15/sipo_bit/count_reg_3_/D] [get_pins slice_15/sipo_bit/count_reg_3_/SE] \
[get_pins slice_15/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_15/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_15/sipo_bit/count_reg_3_/Q] [get_pins slice_15/sipo_bit/count_reg_3_/QN] \
[get_pins slice_15/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_15/sipo_bit/count_reg_2_/D] [get_pins slice_15/sipo_bit/count_reg_2_/SE] \
[get_pins slice_15/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_15/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_15/sipo_bit/count_reg_2_/Q] [get_pins slice_15/sipo_bit/count_reg_2_/QN] \
[get_pins slice_15/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_15/sipo_bit/count_reg_1_/D] [get_pins slice_15/sipo_bit/count_reg_1_/SE] \
[get_pins slice_15/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_15/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_15/sipo_bit/count_reg_1_/Q] [get_pins slice_15/sipo_bit/count_reg_1_/QN] \
[get_pins slice_15/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_15/sipo_bit/count_reg_0_/D] [get_pins slice_15/sipo_bit/count_reg_0_/SE] \
[get_pins slice_15/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_15/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_15/sipo_bit/count_reg_0_/Q] [get_pins slice_15/sipo_bit/count_reg_0_/QN] \
[get_pins slice_16/sipo_bit/count_reg_3_/RETN] [get_pins                       \
slice_16/sipo_bit/count_reg_3_/D] [get_pins slice_16/sipo_bit/count_reg_3_/SE] \
[get_pins slice_16/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_16/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_16/sipo_bit/count_reg_3_/Q] [get_pins slice_16/sipo_bit/count_reg_3_/QN] \
[get_pins slice_16/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_16/sipo_bit/count_reg_2_/D] [get_pins slice_16/sipo_bit/count_reg_2_/SE] \
[get_pins slice_16/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_16/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_16/sipo_bit/count_reg_2_/Q] [get_pins slice_16/sipo_bit/count_reg_2_/QN] \
[get_pins slice_16/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_16/sipo_bit/count_reg_1_/D] [get_pins slice_16/sipo_bit/count_reg_1_/SE] \
[get_pins slice_16/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_16/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_16/sipo_bit/count_reg_1_/Q] [get_pins slice_16/sipo_bit/count_reg_1_/QN] \
[get_pins slice_16/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_16/sipo_bit/count_reg_0_/D] [get_pins slice_16/sipo_bit/count_reg_0_/SE] \
[get_pins slice_16/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_16/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_16/sipo_bit/count_reg_0_/Q] [get_pins slice_16/sipo_bit/count_reg_0_/QN] \
[get_pins slice_17/sipo_bit/count_reg_3_/RETN] [get_pins                       \
slice_17/sipo_bit/count_reg_3_/D] [get_pins slice_17/sipo_bit/count_reg_3_/SE] \
[get_pins slice_17/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_17/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_17/sipo_bit/count_reg_3_/Q] [get_pins slice_17/sipo_bit/count_reg_3_/QN] \
[get_pins slice_17/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_17/sipo_bit/count_reg_2_/D] [get_pins slice_17/sipo_bit/count_reg_2_/SE] \
[get_pins slice_17/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_17/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_17/sipo_bit/count_reg_2_/Q] [get_pins slice_17/sipo_bit/count_reg_2_/QN] \
[get_pins slice_17/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_17/sipo_bit/count_reg_1_/D] [get_pins slice_17/sipo_bit/count_reg_1_/SE] \
[get_pins slice_17/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_17/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_17/sipo_bit/count_reg_1_/Q] [get_pins slice_17/sipo_bit/count_reg_1_/QN] \
[get_pins slice_17/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_17/sipo_bit/count_reg_0_/D] [get_pins slice_17/sipo_bit/count_reg_0_/SE] \
[get_pins slice_17/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_17/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_17/sipo_bit/count_reg_0_/Q] [get_pins slice_17/sipo_bit/count_reg_0_/QN] \
[get_pins slice_18/sipo_bit/count_reg_3_/RETN] [get_pins                       \
slice_18/sipo_bit/count_reg_3_/D] [get_pins slice_18/sipo_bit/count_reg_3_/SE] \
[get_pins slice_18/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_18/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_18/sipo_bit/count_reg_3_/Q] [get_pins slice_18/sipo_bit/count_reg_3_/QN] \
[get_pins slice_18/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_18/sipo_bit/count_reg_2_/D] [get_pins slice_18/sipo_bit/count_reg_2_/SE] \
[get_pins slice_18/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_18/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_18/sipo_bit/count_reg_2_/Q] [get_pins slice_18/sipo_bit/count_reg_2_/QN] \
[get_pins slice_18/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_18/sipo_bit/count_reg_1_/D] [get_pins slice_18/sipo_bit/count_reg_1_/SE] \
[get_pins slice_18/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_18/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_18/sipo_bit/count_reg_1_/Q] [get_pins slice_18/sipo_bit/count_reg_1_/QN] \
[get_pins slice_18/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_18/sipo_bit/count_reg_0_/D] [get_pins slice_18/sipo_bit/count_reg_0_/SE] \
[get_pins slice_18/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_18/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_18/sipo_bit/count_reg_0_/Q] [get_pins slice_18/sipo_bit/count_reg_0_/QN] \
[get_pins slice_19/sipo_bit/count_reg_3_/RETN] [get_pins                       \
slice_19/sipo_bit/count_reg_3_/D] [get_pins slice_19/sipo_bit/count_reg_3_/SE] \
[get_pins slice_19/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_19/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_19/sipo_bit/count_reg_3_/Q] [get_pins slice_19/sipo_bit/count_reg_3_/QN] \
[get_pins slice_19/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_19/sipo_bit/count_reg_2_/D] [get_pins slice_19/sipo_bit/count_reg_2_/SE] \
[get_pins slice_19/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_19/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_19/sipo_bit/count_reg_2_/Q] [get_pins slice_19/sipo_bit/count_reg_2_/QN] \
[get_pins slice_19/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_19/sipo_bit/count_reg_1_/D] [get_pins slice_19/sipo_bit/count_reg_1_/SE] \
[get_pins slice_19/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_19/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_19/sipo_bit/count_reg_1_/Q] [get_pins slice_19/sipo_bit/count_reg_1_/QN] \
[get_pins slice_19/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_19/sipo_bit/count_reg_0_/D] [get_pins slice_19/sipo_bit/count_reg_0_/SE] \
[get_pins slice_19/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_19/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_19/sipo_bit/count_reg_0_/Q] [get_pins slice_19/sipo_bit/count_reg_0_/QN] \
[get_pins slice_20/sipo_bit/count_reg_3_/RETN] [get_pins                       \
slice_20/sipo_bit/count_reg_3_/D] [get_pins slice_20/sipo_bit/count_reg_3_/SE] \
[get_pins slice_20/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_20/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_20/sipo_bit/count_reg_3_/Q] [get_pins slice_20/sipo_bit/count_reg_3_/QN] \
[get_pins slice_20/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_20/sipo_bit/count_reg_2_/D] [get_pins slice_20/sipo_bit/count_reg_2_/SE] \
[get_pins slice_20/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_20/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_20/sipo_bit/count_reg_2_/Q] [get_pins slice_20/sipo_bit/count_reg_2_/QN] \
[get_pins slice_20/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_20/sipo_bit/count_reg_1_/D] [get_pins slice_20/sipo_bit/count_reg_1_/SE] \
[get_pins slice_20/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_20/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_20/sipo_bit/count_reg_1_/Q] [get_pins slice_20/sipo_bit/count_reg_1_/QN] \
[get_pins slice_20/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_20/sipo_bit/count_reg_0_/D] [get_pins slice_20/sipo_bit/count_reg_0_/SE] \
[get_pins slice_20/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_20/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_20/sipo_bit/count_reg_0_/Q] [get_pins slice_20/sipo_bit/count_reg_0_/QN] \
[get_pins slice_21/sipo_bit/count_reg_3_/RETN] [get_pins                       \
slice_21/sipo_bit/count_reg_3_/D] [get_pins slice_21/sipo_bit/count_reg_3_/SE] \
[get_pins slice_21/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_21/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_21/sipo_bit/count_reg_3_/Q] [get_pins slice_21/sipo_bit/count_reg_3_/QN] \
[get_pins slice_21/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_21/sipo_bit/count_reg_2_/D] [get_pins slice_21/sipo_bit/count_reg_2_/SE] \
[get_pins slice_21/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_21/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_21/sipo_bit/count_reg_2_/Q] [get_pins slice_21/sipo_bit/count_reg_2_/QN] \
[get_pins slice_21/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_21/sipo_bit/count_reg_1_/D] [get_pins slice_21/sipo_bit/count_reg_1_/SE] \
[get_pins slice_21/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_21/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_21/sipo_bit/count_reg_1_/Q] [get_pins slice_21/sipo_bit/count_reg_1_/QN] \
[get_pins slice_21/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_21/sipo_bit/count_reg_0_/D] [get_pins slice_21/sipo_bit/count_reg_0_/SE] \
[get_pins slice_21/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_21/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_21/sipo_bit/count_reg_0_/Q] [get_pins slice_21/sipo_bit/count_reg_0_/QN] \
[get_pins slice_22/sipo_bit/count_reg_3_/RETN] [get_pins                       \
slice_22/sipo_bit/count_reg_3_/D] [get_pins slice_22/sipo_bit/count_reg_3_/SE] \
[get_pins slice_22/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_22/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_22/sipo_bit/count_reg_3_/Q] [get_pins slice_22/sipo_bit/count_reg_3_/QN] \
[get_pins slice_22/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_22/sipo_bit/count_reg_2_/D] [get_pins slice_22/sipo_bit/count_reg_2_/SE] \
[get_pins slice_22/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_22/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_22/sipo_bit/count_reg_2_/Q] [get_pins slice_22/sipo_bit/count_reg_2_/QN] \
[get_pins slice_22/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_22/sipo_bit/count_reg_1_/D] [get_pins slice_22/sipo_bit/count_reg_1_/SE] \
[get_pins slice_22/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_22/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_22/sipo_bit/count_reg_1_/Q] [get_pins slice_22/sipo_bit/count_reg_1_/QN] \
[get_pins slice_22/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_22/sipo_bit/count_reg_0_/D] [get_pins slice_22/sipo_bit/count_reg_0_/SE] \
[get_pins slice_22/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_22/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_22/sipo_bit/count_reg_0_/Q] [get_pins slice_22/sipo_bit/count_reg_0_/QN] \
[get_pins slice_23/sipo_bit/count_reg_3_/RETN] [get_pins                       \
slice_23/sipo_bit/count_reg_3_/D] [get_pins slice_23/sipo_bit/count_reg_3_/SE] \
[get_pins slice_23/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_23/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_23/sipo_bit/count_reg_3_/Q] [get_pins slice_23/sipo_bit/count_reg_3_/QN] \
[get_pins slice_23/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_23/sipo_bit/count_reg_2_/D] [get_pins slice_23/sipo_bit/count_reg_2_/SE] \
[get_pins slice_23/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_23/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_23/sipo_bit/count_reg_2_/Q] [get_pins slice_23/sipo_bit/count_reg_2_/QN] \
[get_pins slice_23/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_23/sipo_bit/count_reg_1_/D] [get_pins slice_23/sipo_bit/count_reg_1_/SE] \
[get_pins slice_23/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_23/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_23/sipo_bit/count_reg_1_/Q] [get_pins slice_23/sipo_bit/count_reg_1_/QN] \
[get_pins slice_23/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_23/sipo_bit/count_reg_0_/D] [get_pins slice_23/sipo_bit/count_reg_0_/SE] \
[get_pins slice_23/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_23/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_23/sipo_bit/count_reg_0_/Q] [get_pins slice_23/sipo_bit/count_reg_0_/QN] \
[get_pins slice_24/sipo_bit/count_reg_3_/RETN] [get_pins                       \
slice_24/sipo_bit/count_reg_3_/D] [get_pins slice_24/sipo_bit/count_reg_3_/SE] \
[get_pins slice_24/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_24/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_24/sipo_bit/count_reg_3_/Q] [get_pins slice_24/sipo_bit/count_reg_3_/QN] \
[get_pins slice_24/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_24/sipo_bit/count_reg_2_/D] [get_pins slice_24/sipo_bit/count_reg_2_/SE] \
[get_pins slice_24/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_24/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_24/sipo_bit/count_reg_2_/Q] [get_pins slice_24/sipo_bit/count_reg_2_/QN] \
[get_pins slice_24/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_24/sipo_bit/count_reg_1_/D] [get_pins slice_24/sipo_bit/count_reg_1_/SE] \
[get_pins slice_24/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_24/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_24/sipo_bit/count_reg_1_/Q] [get_pins slice_24/sipo_bit/count_reg_1_/QN] \
[get_pins slice_24/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_24/sipo_bit/count_reg_0_/D] [get_pins slice_24/sipo_bit/count_reg_0_/SE] \
[get_pins slice_24/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_24/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_24/sipo_bit/count_reg_0_/Q] [get_pins slice_24/sipo_bit/count_reg_0_/QN] \
[get_pins slice_25/sipo_bit/count_reg_3_/RETN] [get_pins                       \
slice_25/sipo_bit/count_reg_3_/D] [get_pins slice_25/sipo_bit/count_reg_3_/SE] \
[get_pins slice_25/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_25/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_25/sipo_bit/count_reg_3_/Q] [get_pins slice_25/sipo_bit/count_reg_3_/QN] \
[get_pins slice_25/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_25/sipo_bit/count_reg_2_/D] [get_pins slice_25/sipo_bit/count_reg_2_/SE] \
[get_pins slice_25/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_25/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_25/sipo_bit/count_reg_2_/Q] [get_pins slice_25/sipo_bit/count_reg_2_/QN] \
[get_pins slice_25/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_25/sipo_bit/count_reg_1_/D] [get_pins slice_25/sipo_bit/count_reg_1_/SE] \
[get_pins slice_25/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_25/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_25/sipo_bit/count_reg_1_/Q] [get_pins slice_25/sipo_bit/count_reg_1_/QN] \
[get_pins slice_25/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_25/sipo_bit/count_reg_0_/D] [get_pins slice_25/sipo_bit/count_reg_0_/SE] \
[get_pins slice_25/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_25/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_25/sipo_bit/count_reg_0_/Q] [get_pins slice_25/sipo_bit/count_reg_0_/QN] \
[get_pins slice_26/sipo_bit/count_reg_3_/RETN] [get_pins                       \
slice_26/sipo_bit/count_reg_3_/D] [get_pins slice_26/sipo_bit/count_reg_3_/SE] \
[get_pins slice_26/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_26/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_26/sipo_bit/count_reg_3_/Q] [get_pins slice_26/sipo_bit/count_reg_3_/QN] \
[get_pins slice_26/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_26/sipo_bit/count_reg_2_/D] [get_pins slice_26/sipo_bit/count_reg_2_/SE] \
[get_pins slice_26/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_26/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_26/sipo_bit/count_reg_2_/Q] [get_pins slice_26/sipo_bit/count_reg_2_/QN] \
[get_pins slice_26/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_26/sipo_bit/count_reg_1_/D] [get_pins slice_26/sipo_bit/count_reg_1_/SE] \
[get_pins slice_26/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_26/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_26/sipo_bit/count_reg_1_/Q] [get_pins slice_26/sipo_bit/count_reg_1_/QN] \
[get_pins slice_26/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_26/sipo_bit/count_reg_0_/D] [get_pins slice_26/sipo_bit/count_reg_0_/SE] \
[get_pins slice_26/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_26/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_26/sipo_bit/count_reg_0_/Q] [get_pins slice_26/sipo_bit/count_reg_0_/QN] \
[get_pins slice_27/sipo_bit/count_reg_3_/RETN] [get_pins                       \
slice_27/sipo_bit/count_reg_3_/D] [get_pins slice_27/sipo_bit/count_reg_3_/SE] \
[get_pins slice_27/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_27/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_27/sipo_bit/count_reg_3_/Q] [get_pins slice_27/sipo_bit/count_reg_3_/QN] \
[get_pins slice_27/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_27/sipo_bit/count_reg_2_/D] [get_pins slice_27/sipo_bit/count_reg_2_/SE] \
[get_pins slice_27/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_27/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_27/sipo_bit/count_reg_2_/Q] [get_pins slice_27/sipo_bit/count_reg_2_/QN] \
[get_pins slice_27/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_27/sipo_bit/count_reg_1_/D] [get_pins slice_27/sipo_bit/count_reg_1_/SE] \
[get_pins slice_27/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_27/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_27/sipo_bit/count_reg_1_/Q] [get_pins slice_27/sipo_bit/count_reg_1_/QN] \
[get_pins slice_27/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_27/sipo_bit/count_reg_0_/D] [get_pins slice_27/sipo_bit/count_reg_0_/SE] \
[get_pins slice_27/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_27/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_27/sipo_bit/count_reg_0_/Q] [get_pins slice_27/sipo_bit/count_reg_0_/QN] \
[get_pins slice_28/sipo_bit/count_reg_3_/RETN] [get_pins                       \
slice_28/sipo_bit/count_reg_3_/D] [get_pins slice_28/sipo_bit/count_reg_3_/SE] \
[get_pins slice_28/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_28/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_28/sipo_bit/count_reg_3_/Q] [get_pins slice_28/sipo_bit/count_reg_3_/QN] \
[get_pins slice_28/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_28/sipo_bit/count_reg_2_/D] [get_pins slice_28/sipo_bit/count_reg_2_/SE] \
[get_pins slice_28/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_28/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_28/sipo_bit/count_reg_2_/Q] [get_pins slice_28/sipo_bit/count_reg_2_/QN] \
[get_pins slice_28/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_28/sipo_bit/count_reg_1_/D] [get_pins slice_28/sipo_bit/count_reg_1_/SE] \
[get_pins slice_28/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_28/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_28/sipo_bit/count_reg_1_/Q] [get_pins slice_28/sipo_bit/count_reg_1_/QN] \
[get_pins slice_28/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_28/sipo_bit/count_reg_0_/D] [get_pins slice_28/sipo_bit/count_reg_0_/SE] \
[get_pins slice_28/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_28/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_28/sipo_bit/count_reg_0_/Q] [get_pins slice_28/sipo_bit/count_reg_0_/QN] \
[get_pins slice_29/sipo_bit/count_reg_3_/RETN] [get_pins                       \
slice_29/sipo_bit/count_reg_3_/D] [get_pins slice_29/sipo_bit/count_reg_3_/SE] \
[get_pins slice_29/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_29/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_29/sipo_bit/count_reg_3_/Q] [get_pins slice_29/sipo_bit/count_reg_3_/QN] \
[get_pins slice_29/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_29/sipo_bit/count_reg_2_/D] [get_pins slice_29/sipo_bit/count_reg_2_/SE] \
[get_pins slice_29/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_29/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_29/sipo_bit/count_reg_2_/Q] [get_pins slice_29/sipo_bit/count_reg_2_/QN] \
[get_pins slice_29/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_29/sipo_bit/count_reg_1_/D] [get_pins slice_29/sipo_bit/count_reg_1_/SE] \
[get_pins slice_29/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_29/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_29/sipo_bit/count_reg_1_/Q] [get_pins slice_29/sipo_bit/count_reg_1_/QN] \
[get_pins slice_29/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_29/sipo_bit/count_reg_0_/D] [get_pins slice_29/sipo_bit/count_reg_0_/SE] \
[get_pins slice_29/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_29/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_29/sipo_bit/count_reg_0_/Q] [get_pins slice_29/sipo_bit/count_reg_0_/QN] \
[get_pins slice_30/sipo_bit/count_reg_3_/RETN] [get_pins                       \
slice_30/sipo_bit/count_reg_3_/D] [get_pins slice_30/sipo_bit/count_reg_3_/SE] \
[get_pins slice_30/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_30/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_30/sipo_bit/count_reg_3_/Q] [get_pins slice_30/sipo_bit/count_reg_3_/QN] \
[get_pins slice_30/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_30/sipo_bit/count_reg_2_/D] [get_pins slice_30/sipo_bit/count_reg_2_/SE] \
[get_pins slice_30/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_30/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_30/sipo_bit/count_reg_2_/Q] [get_pins slice_30/sipo_bit/count_reg_2_/QN] \
[get_pins slice_30/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_30/sipo_bit/count_reg_1_/D] [get_pins slice_30/sipo_bit/count_reg_1_/SE] \
[get_pins slice_30/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_30/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_30/sipo_bit/count_reg_1_/Q] [get_pins slice_30/sipo_bit/count_reg_1_/QN] \
[get_pins slice_30/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_30/sipo_bit/count_reg_0_/D] [get_pins slice_30/sipo_bit/count_reg_0_/SE] \
[get_pins slice_30/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_30/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_30/sipo_bit/count_reg_0_/Q] [get_pins slice_30/sipo_bit/count_reg_0_/QN] \
[get_pins slice_31/sipo_bit/count_reg_3_/RETN] [get_pins                       \
slice_31/sipo_bit/count_reg_3_/D] [get_pins slice_31/sipo_bit/count_reg_3_/SE] \
[get_pins slice_31/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_31/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_31/sipo_bit/count_reg_3_/Q] [get_pins slice_31/sipo_bit/count_reg_3_/QN] \
[get_pins slice_31/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_31/sipo_bit/count_reg_2_/D] [get_pins slice_31/sipo_bit/count_reg_2_/SE] \
[get_pins slice_31/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_31/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_31/sipo_bit/count_reg_2_/Q] [get_pins slice_31/sipo_bit/count_reg_2_/QN] \
[get_pins slice_31/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_31/sipo_bit/count_reg_1_/D] [get_pins slice_31/sipo_bit/count_reg_1_/SE] \
[get_pins slice_31/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_31/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_31/sipo_bit/count_reg_1_/Q] [get_pins slice_31/sipo_bit/count_reg_1_/QN] \
[get_pins slice_31/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_31/sipo_bit/count_reg_0_/D] [get_pins slice_31/sipo_bit/count_reg_0_/SE] \
[get_pins slice_31/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_31/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_31/sipo_bit/count_reg_0_/Q] [get_pins                                    \
slice_31/sipo_bit/count_reg_0_/QN]]
set_multicycle_path 2 -hold -end -to [list [get_pins                           \
slice_0/sipo_bit/count_reg_3_/RETN] [get_pins slice_0/sipo_bit/count_reg_3_/D] \
[get_pins slice_0/sipo_bit/count_reg_3_/SE] [get_pins                          \
slice_0/sipo_bit/count_reg_3_/CLK] [get_pins                                   \
slice_0/sipo_bit/count_reg_3_/RSTB] [get_pins slice_0/sipo_bit/count_reg_3_/Q] \
[get_pins slice_0/sipo_bit/count_reg_3_/QN] [get_pins                          \
slice_0/sipo_bit/count_reg_2_/RETN] [get_pins slice_0/sipo_bit/count_reg_2_/D] \
[get_pins slice_0/sipo_bit/count_reg_2_/SE] [get_pins                          \
slice_0/sipo_bit/count_reg_2_/CLK] [get_pins                                   \
slice_0/sipo_bit/count_reg_2_/RSTB] [get_pins slice_0/sipo_bit/count_reg_2_/Q] \
[get_pins slice_0/sipo_bit/count_reg_2_/QN] [get_pins                          \
slice_0/sipo_bit/count_reg_1_/RETN] [get_pins slice_0/sipo_bit/count_reg_1_/D] \
[get_pins slice_0/sipo_bit/count_reg_1_/SE] [get_pins                          \
slice_0/sipo_bit/count_reg_1_/CLK] [get_pins                                   \
slice_0/sipo_bit/count_reg_1_/RSTB] [get_pins slice_0/sipo_bit/count_reg_1_/Q] \
[get_pins slice_0/sipo_bit/count_reg_1_/QN] [get_pins                          \
slice_0/sipo_bit/count_reg_0_/RETN] [get_pins slice_0/sipo_bit/count_reg_0_/D] \
[get_pins slice_0/sipo_bit/count_reg_0_/SE] [get_pins                          \
slice_0/sipo_bit/count_reg_0_/CLK] [get_pins                                   \
slice_0/sipo_bit/count_reg_0_/RSTB] [get_pins slice_0/sipo_bit/count_reg_0_/Q] \
[get_pins slice_0/sipo_bit/count_reg_0_/QN] [get_pins                          \
slice_1/sipo_bit/count_reg_3_/RETN] [get_pins slice_1/sipo_bit/count_reg_3_/D] \
[get_pins slice_1/sipo_bit/count_reg_3_/SE] [get_pins                          \
slice_1/sipo_bit/count_reg_3_/CLK] [get_pins                                   \
slice_1/sipo_bit/count_reg_3_/RSTB] [get_pins slice_1/sipo_bit/count_reg_3_/Q] \
[get_pins slice_1/sipo_bit/count_reg_3_/QN] [get_pins                          \
slice_1/sipo_bit/count_reg_2_/RETN] [get_pins slice_1/sipo_bit/count_reg_2_/D] \
[get_pins slice_1/sipo_bit/count_reg_2_/SE] [get_pins                          \
slice_1/sipo_bit/count_reg_2_/CLK] [get_pins                                   \
slice_1/sipo_bit/count_reg_2_/RSTB] [get_pins slice_1/sipo_bit/count_reg_2_/Q] \
[get_pins slice_1/sipo_bit/count_reg_2_/QN] [get_pins                          \
slice_1/sipo_bit/count_reg_1_/RETN] [get_pins slice_1/sipo_bit/count_reg_1_/D] \
[get_pins slice_1/sipo_bit/count_reg_1_/SE] [get_pins                          \
slice_1/sipo_bit/count_reg_1_/CLK] [get_pins                                   \
slice_1/sipo_bit/count_reg_1_/RSTB] [get_pins slice_1/sipo_bit/count_reg_1_/Q] \
[get_pins slice_1/sipo_bit/count_reg_1_/QN] [get_pins                          \
slice_1/sipo_bit/count_reg_0_/RETN] [get_pins slice_1/sipo_bit/count_reg_0_/D] \
[get_pins slice_1/sipo_bit/count_reg_0_/SE] [get_pins                          \
slice_1/sipo_bit/count_reg_0_/CLK] [get_pins                                   \
slice_1/sipo_bit/count_reg_0_/RSTB] [get_pins slice_1/sipo_bit/count_reg_0_/Q] \
[get_pins slice_1/sipo_bit/count_reg_0_/QN] [get_pins                          \
slice_2/sipo_bit/count_reg_3_/RETN] [get_pins slice_2/sipo_bit/count_reg_3_/D] \
[get_pins slice_2/sipo_bit/count_reg_3_/SE] [get_pins                          \
slice_2/sipo_bit/count_reg_3_/CLK] [get_pins                                   \
slice_2/sipo_bit/count_reg_3_/RSTB] [get_pins slice_2/sipo_bit/count_reg_3_/Q] \
[get_pins slice_2/sipo_bit/count_reg_3_/QN] [get_pins                          \
slice_2/sipo_bit/count_reg_2_/RETN] [get_pins slice_2/sipo_bit/count_reg_2_/D] \
[get_pins slice_2/sipo_bit/count_reg_2_/SE] [get_pins                          \
slice_2/sipo_bit/count_reg_2_/CLK] [get_pins                                   \
slice_2/sipo_bit/count_reg_2_/RSTB] [get_pins slice_2/sipo_bit/count_reg_2_/Q] \
[get_pins slice_2/sipo_bit/count_reg_2_/QN] [get_pins                          \
slice_2/sipo_bit/count_reg_1_/RETN] [get_pins slice_2/sipo_bit/count_reg_1_/D] \
[get_pins slice_2/sipo_bit/count_reg_1_/SE] [get_pins                          \
slice_2/sipo_bit/count_reg_1_/CLK] [get_pins                                   \
slice_2/sipo_bit/count_reg_1_/RSTB] [get_pins slice_2/sipo_bit/count_reg_1_/Q] \
[get_pins slice_2/sipo_bit/count_reg_1_/QN] [get_pins                          \
slice_2/sipo_bit/count_reg_0_/RETN] [get_pins slice_2/sipo_bit/count_reg_0_/D] \
[get_pins slice_2/sipo_bit/count_reg_0_/SE] [get_pins                          \
slice_2/sipo_bit/count_reg_0_/CLK] [get_pins                                   \
slice_2/sipo_bit/count_reg_0_/RSTB] [get_pins slice_2/sipo_bit/count_reg_0_/Q] \
[get_pins slice_2/sipo_bit/count_reg_0_/QN] [get_pins                          \
slice_3/sipo_bit/count_reg_3_/RETN] [get_pins slice_3/sipo_bit/count_reg_3_/D] \
[get_pins slice_3/sipo_bit/count_reg_3_/SE] [get_pins                          \
slice_3/sipo_bit/count_reg_3_/CLK] [get_pins                                   \
slice_3/sipo_bit/count_reg_3_/RSTB] [get_pins slice_3/sipo_bit/count_reg_3_/Q] \
[get_pins slice_3/sipo_bit/count_reg_3_/QN] [get_pins                          \
slice_3/sipo_bit/count_reg_2_/RETN] [get_pins slice_3/sipo_bit/count_reg_2_/D] \
[get_pins slice_3/sipo_bit/count_reg_2_/SE] [get_pins                          \
slice_3/sipo_bit/count_reg_2_/CLK] [get_pins                                   \
slice_3/sipo_bit/count_reg_2_/RSTB] [get_pins slice_3/sipo_bit/count_reg_2_/Q] \
[get_pins slice_3/sipo_bit/count_reg_2_/QN] [get_pins                          \
slice_3/sipo_bit/count_reg_1_/RETN] [get_pins slice_3/sipo_bit/count_reg_1_/D] \
[get_pins slice_3/sipo_bit/count_reg_1_/SE] [get_pins                          \
slice_3/sipo_bit/count_reg_1_/CLK] [get_pins                                   \
slice_3/sipo_bit/count_reg_1_/RSTB] [get_pins slice_3/sipo_bit/count_reg_1_/Q] \
[get_pins slice_3/sipo_bit/count_reg_1_/QN] [get_pins                          \
slice_3/sipo_bit/count_reg_0_/RETN] [get_pins slice_3/sipo_bit/count_reg_0_/D] \
[get_pins slice_3/sipo_bit/count_reg_0_/SE] [get_pins                          \
slice_3/sipo_bit/count_reg_0_/CLK] [get_pins                                   \
slice_3/sipo_bit/count_reg_0_/RSTB] [get_pins slice_3/sipo_bit/count_reg_0_/Q] \
[get_pins slice_3/sipo_bit/count_reg_0_/QN] [get_pins                          \
slice_4/sipo_bit/count_reg_3_/RETN] [get_pins slice_4/sipo_bit/count_reg_3_/D] \
[get_pins slice_4/sipo_bit/count_reg_3_/SE] [get_pins                          \
slice_4/sipo_bit/count_reg_3_/CLK] [get_pins                                   \
slice_4/sipo_bit/count_reg_3_/RSTB] [get_pins slice_4/sipo_bit/count_reg_3_/Q] \
[get_pins slice_4/sipo_bit/count_reg_3_/QN] [get_pins                          \
slice_4/sipo_bit/count_reg_2_/RETN] [get_pins slice_4/sipo_bit/count_reg_2_/D] \
[get_pins slice_4/sipo_bit/count_reg_2_/SE] [get_pins                          \
slice_4/sipo_bit/count_reg_2_/CLK] [get_pins                                   \
slice_4/sipo_bit/count_reg_2_/RSTB] [get_pins slice_4/sipo_bit/count_reg_2_/Q] \
[get_pins slice_4/sipo_bit/count_reg_2_/QN] [get_pins                          \
slice_4/sipo_bit/count_reg_1_/RETN] [get_pins slice_4/sipo_bit/count_reg_1_/D] \
[get_pins slice_4/sipo_bit/count_reg_1_/SE] [get_pins                          \
slice_4/sipo_bit/count_reg_1_/CLK] [get_pins                                   \
slice_4/sipo_bit/count_reg_1_/RSTB] [get_pins slice_4/sipo_bit/count_reg_1_/Q] \
[get_pins slice_4/sipo_bit/count_reg_1_/QN] [get_pins                          \
slice_4/sipo_bit/count_reg_0_/RETN] [get_pins slice_4/sipo_bit/count_reg_0_/D] \
[get_pins slice_4/sipo_bit/count_reg_0_/SE] [get_pins                          \
slice_4/sipo_bit/count_reg_0_/CLK] [get_pins                                   \
slice_4/sipo_bit/count_reg_0_/RSTB] [get_pins slice_4/sipo_bit/count_reg_0_/Q] \
[get_pins slice_4/sipo_bit/count_reg_0_/QN] [get_pins                          \
slice_5/sipo_bit/count_reg_3_/RETN] [get_pins slice_5/sipo_bit/count_reg_3_/D] \
[get_pins slice_5/sipo_bit/count_reg_3_/SE] [get_pins                          \
slice_5/sipo_bit/count_reg_3_/CLK] [get_pins                                   \
slice_5/sipo_bit/count_reg_3_/RSTB] [get_pins slice_5/sipo_bit/count_reg_3_/Q] \
[get_pins slice_5/sipo_bit/count_reg_3_/QN] [get_pins                          \
slice_5/sipo_bit/count_reg_2_/RETN] [get_pins slice_5/sipo_bit/count_reg_2_/D] \
[get_pins slice_5/sipo_bit/count_reg_2_/SE] [get_pins                          \
slice_5/sipo_bit/count_reg_2_/CLK] [get_pins                                   \
slice_5/sipo_bit/count_reg_2_/RSTB] [get_pins slice_5/sipo_bit/count_reg_2_/Q] \
[get_pins slice_5/sipo_bit/count_reg_2_/QN] [get_pins                          \
slice_5/sipo_bit/count_reg_1_/RETN] [get_pins slice_5/sipo_bit/count_reg_1_/D] \
[get_pins slice_5/sipo_bit/count_reg_1_/SE] [get_pins                          \
slice_5/sipo_bit/count_reg_1_/CLK] [get_pins                                   \
slice_5/sipo_bit/count_reg_1_/RSTB] [get_pins slice_5/sipo_bit/count_reg_1_/Q] \
[get_pins slice_5/sipo_bit/count_reg_1_/QN] [get_pins                          \
slice_5/sipo_bit/count_reg_0_/RETN] [get_pins slice_5/sipo_bit/count_reg_0_/D] \
[get_pins slice_5/sipo_bit/count_reg_0_/SE] [get_pins                          \
slice_5/sipo_bit/count_reg_0_/CLK] [get_pins                                   \
slice_5/sipo_bit/count_reg_0_/RSTB] [get_pins slice_5/sipo_bit/count_reg_0_/Q] \
[get_pins slice_5/sipo_bit/count_reg_0_/QN] [get_pins                          \
slice_6/sipo_bit/count_reg_3_/RETN] [get_pins slice_6/sipo_bit/count_reg_3_/D] \
[get_pins slice_6/sipo_bit/count_reg_3_/SE] [get_pins                          \
slice_6/sipo_bit/count_reg_3_/CLK] [get_pins                                   \
slice_6/sipo_bit/count_reg_3_/RSTB] [get_pins slice_6/sipo_bit/count_reg_3_/Q] \
[get_pins slice_6/sipo_bit/count_reg_3_/QN] [get_pins                          \
slice_6/sipo_bit/count_reg_2_/RETN] [get_pins slice_6/sipo_bit/count_reg_2_/D] \
[get_pins slice_6/sipo_bit/count_reg_2_/SE] [get_pins                          \
slice_6/sipo_bit/count_reg_2_/CLK] [get_pins                                   \
slice_6/sipo_bit/count_reg_2_/RSTB] [get_pins slice_6/sipo_bit/count_reg_2_/Q] \
[get_pins slice_6/sipo_bit/count_reg_2_/QN] [get_pins                          \
slice_6/sipo_bit/count_reg_1_/RETN] [get_pins slice_6/sipo_bit/count_reg_1_/D] \
[get_pins slice_6/sipo_bit/count_reg_1_/SE] [get_pins                          \
slice_6/sipo_bit/count_reg_1_/CLK] [get_pins                                   \
slice_6/sipo_bit/count_reg_1_/RSTB] [get_pins slice_6/sipo_bit/count_reg_1_/Q] \
[get_pins slice_6/sipo_bit/count_reg_1_/QN] [get_pins                          \
slice_6/sipo_bit/count_reg_0_/RETN] [get_pins slice_6/sipo_bit/count_reg_0_/D] \
[get_pins slice_6/sipo_bit/count_reg_0_/SE] [get_pins                          \
slice_6/sipo_bit/count_reg_0_/CLK] [get_pins                                   \
slice_6/sipo_bit/count_reg_0_/RSTB] [get_pins slice_6/sipo_bit/count_reg_0_/Q] \
[get_pins slice_6/sipo_bit/count_reg_0_/QN] [get_pins                          \
slice_7/sipo_bit/count_reg_3_/RETN] [get_pins slice_7/sipo_bit/count_reg_3_/D] \
[get_pins slice_7/sipo_bit/count_reg_3_/SE] [get_pins                          \
slice_7/sipo_bit/count_reg_3_/CLK] [get_pins                                   \
slice_7/sipo_bit/count_reg_3_/RSTB] [get_pins slice_7/sipo_bit/count_reg_3_/Q] \
[get_pins slice_7/sipo_bit/count_reg_3_/QN] [get_pins                          \
slice_7/sipo_bit/count_reg_2_/RETN] [get_pins slice_7/sipo_bit/count_reg_2_/D] \
[get_pins slice_7/sipo_bit/count_reg_2_/SE] [get_pins                          \
slice_7/sipo_bit/count_reg_2_/CLK] [get_pins                                   \
slice_7/sipo_bit/count_reg_2_/RSTB] [get_pins slice_7/sipo_bit/count_reg_2_/Q] \
[get_pins slice_7/sipo_bit/count_reg_2_/QN] [get_pins                          \
slice_7/sipo_bit/count_reg_1_/RETN] [get_pins slice_7/sipo_bit/count_reg_1_/D] \
[get_pins slice_7/sipo_bit/count_reg_1_/SE] [get_pins                          \
slice_7/sipo_bit/count_reg_1_/CLK] [get_pins                                   \
slice_7/sipo_bit/count_reg_1_/RSTB] [get_pins slice_7/sipo_bit/count_reg_1_/Q] \
[get_pins slice_7/sipo_bit/count_reg_1_/QN] [get_pins                          \
slice_7/sipo_bit/count_reg_0_/RETN] [get_pins slice_7/sipo_bit/count_reg_0_/D] \
[get_pins slice_7/sipo_bit/count_reg_0_/SE] [get_pins                          \
slice_7/sipo_bit/count_reg_0_/CLK] [get_pins                                   \
slice_7/sipo_bit/count_reg_0_/RSTB] [get_pins slice_7/sipo_bit/count_reg_0_/Q] \
[get_pins slice_7/sipo_bit/count_reg_0_/QN] [get_pins                          \
slice_8/sipo_bit/count_reg_3_/RETN] [get_pins slice_8/sipo_bit/count_reg_3_/D] \
[get_pins slice_8/sipo_bit/count_reg_3_/SE] [get_pins                          \
slice_8/sipo_bit/count_reg_3_/CLK] [get_pins                                   \
slice_8/sipo_bit/count_reg_3_/RSTB] [get_pins slice_8/sipo_bit/count_reg_3_/Q] \
[get_pins slice_8/sipo_bit/count_reg_3_/QN] [get_pins                          \
slice_8/sipo_bit/count_reg_2_/RETN] [get_pins slice_8/sipo_bit/count_reg_2_/D] \
[get_pins slice_8/sipo_bit/count_reg_2_/SE] [get_pins                          \
slice_8/sipo_bit/count_reg_2_/CLK] [get_pins                                   \
slice_8/sipo_bit/count_reg_2_/RSTB] [get_pins slice_8/sipo_bit/count_reg_2_/Q] \
[get_pins slice_8/sipo_bit/count_reg_2_/QN] [get_pins                          \
slice_8/sipo_bit/count_reg_1_/RETN] [get_pins slice_8/sipo_bit/count_reg_1_/D] \
[get_pins slice_8/sipo_bit/count_reg_1_/SE] [get_pins                          \
slice_8/sipo_bit/count_reg_1_/CLK] [get_pins                                   \
slice_8/sipo_bit/count_reg_1_/RSTB] [get_pins slice_8/sipo_bit/count_reg_1_/Q] \
[get_pins slice_8/sipo_bit/count_reg_1_/QN] [get_pins                          \
slice_8/sipo_bit/count_reg_0_/RETN] [get_pins slice_8/sipo_bit/count_reg_0_/D] \
[get_pins slice_8/sipo_bit/count_reg_0_/SE] [get_pins                          \
slice_8/sipo_bit/count_reg_0_/CLK] [get_pins                                   \
slice_8/sipo_bit/count_reg_0_/RSTB] [get_pins slice_8/sipo_bit/count_reg_0_/Q] \
[get_pins slice_8/sipo_bit/count_reg_0_/QN] [get_pins                          \
slice_9/sipo_bit/count_reg_3_/RETN] [get_pins slice_9/sipo_bit/count_reg_3_/D] \
[get_pins slice_9/sipo_bit/count_reg_3_/SE] [get_pins                          \
slice_9/sipo_bit/count_reg_3_/CLK] [get_pins                                   \
slice_9/sipo_bit/count_reg_3_/RSTB] [get_pins slice_9/sipo_bit/count_reg_3_/Q] \
[get_pins slice_9/sipo_bit/count_reg_3_/QN] [get_pins                          \
slice_9/sipo_bit/count_reg_2_/RETN] [get_pins slice_9/sipo_bit/count_reg_2_/D] \
[get_pins slice_9/sipo_bit/count_reg_2_/SE] [get_pins                          \
slice_9/sipo_bit/count_reg_2_/CLK] [get_pins                                   \
slice_9/sipo_bit/count_reg_2_/RSTB] [get_pins slice_9/sipo_bit/count_reg_2_/Q] \
[get_pins slice_9/sipo_bit/count_reg_2_/QN] [get_pins                          \
slice_9/sipo_bit/count_reg_1_/RETN] [get_pins slice_9/sipo_bit/count_reg_1_/D] \
[get_pins slice_9/sipo_bit/count_reg_1_/SE] [get_pins                          \
slice_9/sipo_bit/count_reg_1_/CLK] [get_pins                                   \
slice_9/sipo_bit/count_reg_1_/RSTB] [get_pins slice_9/sipo_bit/count_reg_1_/Q] \
[get_pins slice_9/sipo_bit/count_reg_1_/QN] [get_pins                          \
slice_9/sipo_bit/count_reg_0_/RETN] [get_pins slice_9/sipo_bit/count_reg_0_/D] \
[get_pins slice_9/sipo_bit/count_reg_0_/SE] [get_pins                          \
slice_9/sipo_bit/count_reg_0_/CLK] [get_pins                                   \
slice_9/sipo_bit/count_reg_0_/RSTB] [get_pins slice_9/sipo_bit/count_reg_0_/Q] \
[get_pins slice_9/sipo_bit/count_reg_0_/QN] [get_pins                          \
slice_10/sipo_bit/count_reg_3_/RETN] [get_pins                                 \
slice_10/sipo_bit/count_reg_3_/D] [get_pins slice_10/sipo_bit/count_reg_3_/SE] \
[get_pins slice_10/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_10/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_10/sipo_bit/count_reg_3_/Q] [get_pins slice_10/sipo_bit/count_reg_3_/QN] \
[get_pins slice_10/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_10/sipo_bit/count_reg_2_/D] [get_pins slice_10/sipo_bit/count_reg_2_/SE] \
[get_pins slice_10/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_10/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_10/sipo_bit/count_reg_2_/Q] [get_pins slice_10/sipo_bit/count_reg_2_/QN] \
[get_pins slice_10/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_10/sipo_bit/count_reg_1_/D] [get_pins slice_10/sipo_bit/count_reg_1_/SE] \
[get_pins slice_10/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_10/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_10/sipo_bit/count_reg_1_/Q] [get_pins slice_10/sipo_bit/count_reg_1_/QN] \
[get_pins slice_10/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_10/sipo_bit/count_reg_0_/D] [get_pins slice_10/sipo_bit/count_reg_0_/SE] \
[get_pins slice_10/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_10/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_10/sipo_bit/count_reg_0_/Q] [get_pins slice_10/sipo_bit/count_reg_0_/QN] \
[get_pins slice_11/sipo_bit/count_reg_3_/RETN] [get_pins                       \
slice_11/sipo_bit/count_reg_3_/D] [get_pins slice_11/sipo_bit/count_reg_3_/SE] \
[get_pins slice_11/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_11/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_11/sipo_bit/count_reg_3_/Q] [get_pins slice_11/sipo_bit/count_reg_3_/QN] \
[get_pins slice_11/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_11/sipo_bit/count_reg_2_/D] [get_pins slice_11/sipo_bit/count_reg_2_/SE] \
[get_pins slice_11/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_11/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_11/sipo_bit/count_reg_2_/Q] [get_pins slice_11/sipo_bit/count_reg_2_/QN] \
[get_pins slice_11/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_11/sipo_bit/count_reg_1_/D] [get_pins slice_11/sipo_bit/count_reg_1_/SE] \
[get_pins slice_11/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_11/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_11/sipo_bit/count_reg_1_/Q] [get_pins slice_11/sipo_bit/count_reg_1_/QN] \
[get_pins slice_11/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_11/sipo_bit/count_reg_0_/D] [get_pins slice_11/sipo_bit/count_reg_0_/SE] \
[get_pins slice_11/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_11/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_11/sipo_bit/count_reg_0_/Q] [get_pins slice_11/sipo_bit/count_reg_0_/QN] \
[get_pins slice_12/sipo_bit/count_reg_3_/RETN] [get_pins                       \
slice_12/sipo_bit/count_reg_3_/D] [get_pins slice_12/sipo_bit/count_reg_3_/SE] \
[get_pins slice_12/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_12/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_12/sipo_bit/count_reg_3_/Q] [get_pins slice_12/sipo_bit/count_reg_3_/QN] \
[get_pins slice_12/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_12/sipo_bit/count_reg_2_/D] [get_pins slice_12/sipo_bit/count_reg_2_/SE] \
[get_pins slice_12/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_12/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_12/sipo_bit/count_reg_2_/Q] [get_pins slice_12/sipo_bit/count_reg_2_/QN] \
[get_pins slice_12/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_12/sipo_bit/count_reg_1_/D] [get_pins slice_12/sipo_bit/count_reg_1_/SE] \
[get_pins slice_12/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_12/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_12/sipo_bit/count_reg_1_/Q] [get_pins slice_12/sipo_bit/count_reg_1_/QN] \
[get_pins slice_12/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_12/sipo_bit/count_reg_0_/D] [get_pins slice_12/sipo_bit/count_reg_0_/SE] \
[get_pins slice_12/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_12/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_12/sipo_bit/count_reg_0_/Q] [get_pins slice_12/sipo_bit/count_reg_0_/QN] \
[get_pins slice_13/sipo_bit/count_reg_3_/RETN] [get_pins                       \
slice_13/sipo_bit/count_reg_3_/D] [get_pins slice_13/sipo_bit/count_reg_3_/SE] \
[get_pins slice_13/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_13/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_13/sipo_bit/count_reg_3_/Q] [get_pins slice_13/sipo_bit/count_reg_3_/QN] \
[get_pins slice_13/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_13/sipo_bit/count_reg_2_/D] [get_pins slice_13/sipo_bit/count_reg_2_/SE] \
[get_pins slice_13/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_13/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_13/sipo_bit/count_reg_2_/Q] [get_pins slice_13/sipo_bit/count_reg_2_/QN] \
[get_pins slice_13/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_13/sipo_bit/count_reg_1_/D] [get_pins slice_13/sipo_bit/count_reg_1_/SE] \
[get_pins slice_13/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_13/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_13/sipo_bit/count_reg_1_/Q] [get_pins slice_13/sipo_bit/count_reg_1_/QN] \
[get_pins slice_13/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_13/sipo_bit/count_reg_0_/D] [get_pins slice_13/sipo_bit/count_reg_0_/SE] \
[get_pins slice_13/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_13/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_13/sipo_bit/count_reg_0_/Q] [get_pins slice_13/sipo_bit/count_reg_0_/QN] \
[get_pins slice_14/sipo_bit/count_reg_3_/RETN] [get_pins                       \
slice_14/sipo_bit/count_reg_3_/D] [get_pins slice_14/sipo_bit/count_reg_3_/SE] \
[get_pins slice_14/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_14/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_14/sipo_bit/count_reg_3_/Q] [get_pins slice_14/sipo_bit/count_reg_3_/QN] \
[get_pins slice_14/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_14/sipo_bit/count_reg_2_/D] [get_pins slice_14/sipo_bit/count_reg_2_/SE] \
[get_pins slice_14/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_14/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_14/sipo_bit/count_reg_2_/Q] [get_pins slice_14/sipo_bit/count_reg_2_/QN] \
[get_pins slice_14/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_14/sipo_bit/count_reg_1_/D] [get_pins slice_14/sipo_bit/count_reg_1_/SE] \
[get_pins slice_14/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_14/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_14/sipo_bit/count_reg_1_/Q] [get_pins slice_14/sipo_bit/count_reg_1_/QN] \
[get_pins slice_14/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_14/sipo_bit/count_reg_0_/D] [get_pins slice_14/sipo_bit/count_reg_0_/SE] \
[get_pins slice_14/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_14/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_14/sipo_bit/count_reg_0_/Q] [get_pins slice_14/sipo_bit/count_reg_0_/QN] \
[get_pins slice_15/sipo_bit/count_reg_3_/RETN] [get_pins                       \
slice_15/sipo_bit/count_reg_3_/D] [get_pins slice_15/sipo_bit/count_reg_3_/SE] \
[get_pins slice_15/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_15/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_15/sipo_bit/count_reg_3_/Q] [get_pins slice_15/sipo_bit/count_reg_3_/QN] \
[get_pins slice_15/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_15/sipo_bit/count_reg_2_/D] [get_pins slice_15/sipo_bit/count_reg_2_/SE] \
[get_pins slice_15/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_15/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_15/sipo_bit/count_reg_2_/Q] [get_pins slice_15/sipo_bit/count_reg_2_/QN] \
[get_pins slice_15/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_15/sipo_bit/count_reg_1_/D] [get_pins slice_15/sipo_bit/count_reg_1_/SE] \
[get_pins slice_15/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_15/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_15/sipo_bit/count_reg_1_/Q] [get_pins slice_15/sipo_bit/count_reg_1_/QN] \
[get_pins slice_15/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_15/sipo_bit/count_reg_0_/D] [get_pins slice_15/sipo_bit/count_reg_0_/SE] \
[get_pins slice_15/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_15/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_15/sipo_bit/count_reg_0_/Q] [get_pins slice_15/sipo_bit/count_reg_0_/QN] \
[get_pins slice_16/sipo_bit/count_reg_3_/RETN] [get_pins                       \
slice_16/sipo_bit/count_reg_3_/D] [get_pins slice_16/sipo_bit/count_reg_3_/SE] \
[get_pins slice_16/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_16/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_16/sipo_bit/count_reg_3_/Q] [get_pins slice_16/sipo_bit/count_reg_3_/QN] \
[get_pins slice_16/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_16/sipo_bit/count_reg_2_/D] [get_pins slice_16/sipo_bit/count_reg_2_/SE] \
[get_pins slice_16/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_16/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_16/sipo_bit/count_reg_2_/Q] [get_pins slice_16/sipo_bit/count_reg_2_/QN] \
[get_pins slice_16/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_16/sipo_bit/count_reg_1_/D] [get_pins slice_16/sipo_bit/count_reg_1_/SE] \
[get_pins slice_16/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_16/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_16/sipo_bit/count_reg_1_/Q] [get_pins slice_16/sipo_bit/count_reg_1_/QN] \
[get_pins slice_16/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_16/sipo_bit/count_reg_0_/D] [get_pins slice_16/sipo_bit/count_reg_0_/SE] \
[get_pins slice_16/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_16/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_16/sipo_bit/count_reg_0_/Q] [get_pins slice_16/sipo_bit/count_reg_0_/QN] \
[get_pins slice_17/sipo_bit/count_reg_3_/RETN] [get_pins                       \
slice_17/sipo_bit/count_reg_3_/D] [get_pins slice_17/sipo_bit/count_reg_3_/SE] \
[get_pins slice_17/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_17/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_17/sipo_bit/count_reg_3_/Q] [get_pins slice_17/sipo_bit/count_reg_3_/QN] \
[get_pins slice_17/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_17/sipo_bit/count_reg_2_/D] [get_pins slice_17/sipo_bit/count_reg_2_/SE] \
[get_pins slice_17/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_17/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_17/sipo_bit/count_reg_2_/Q] [get_pins slice_17/sipo_bit/count_reg_2_/QN] \
[get_pins slice_17/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_17/sipo_bit/count_reg_1_/D] [get_pins slice_17/sipo_bit/count_reg_1_/SE] \
[get_pins slice_17/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_17/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_17/sipo_bit/count_reg_1_/Q] [get_pins slice_17/sipo_bit/count_reg_1_/QN] \
[get_pins slice_17/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_17/sipo_bit/count_reg_0_/D] [get_pins slice_17/sipo_bit/count_reg_0_/SE] \
[get_pins slice_17/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_17/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_17/sipo_bit/count_reg_0_/Q] [get_pins slice_17/sipo_bit/count_reg_0_/QN] \
[get_pins slice_18/sipo_bit/count_reg_3_/RETN] [get_pins                       \
slice_18/sipo_bit/count_reg_3_/D] [get_pins slice_18/sipo_bit/count_reg_3_/SE] \
[get_pins slice_18/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_18/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_18/sipo_bit/count_reg_3_/Q] [get_pins slice_18/sipo_bit/count_reg_3_/QN] \
[get_pins slice_18/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_18/sipo_bit/count_reg_2_/D] [get_pins slice_18/sipo_bit/count_reg_2_/SE] \
[get_pins slice_18/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_18/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_18/sipo_bit/count_reg_2_/Q] [get_pins slice_18/sipo_bit/count_reg_2_/QN] \
[get_pins slice_18/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_18/sipo_bit/count_reg_1_/D] [get_pins slice_18/sipo_bit/count_reg_1_/SE] \
[get_pins slice_18/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_18/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_18/sipo_bit/count_reg_1_/Q] [get_pins slice_18/sipo_bit/count_reg_1_/QN] \
[get_pins slice_18/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_18/sipo_bit/count_reg_0_/D] [get_pins slice_18/sipo_bit/count_reg_0_/SE] \
[get_pins slice_18/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_18/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_18/sipo_bit/count_reg_0_/Q] [get_pins slice_18/sipo_bit/count_reg_0_/QN] \
[get_pins slice_19/sipo_bit/count_reg_3_/RETN] [get_pins                       \
slice_19/sipo_bit/count_reg_3_/D] [get_pins slice_19/sipo_bit/count_reg_3_/SE] \
[get_pins slice_19/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_19/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_19/sipo_bit/count_reg_3_/Q] [get_pins slice_19/sipo_bit/count_reg_3_/QN] \
[get_pins slice_19/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_19/sipo_bit/count_reg_2_/D] [get_pins slice_19/sipo_bit/count_reg_2_/SE] \
[get_pins slice_19/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_19/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_19/sipo_bit/count_reg_2_/Q] [get_pins slice_19/sipo_bit/count_reg_2_/QN] \
[get_pins slice_19/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_19/sipo_bit/count_reg_1_/D] [get_pins slice_19/sipo_bit/count_reg_1_/SE] \
[get_pins slice_19/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_19/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_19/sipo_bit/count_reg_1_/Q] [get_pins slice_19/sipo_bit/count_reg_1_/QN] \
[get_pins slice_19/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_19/sipo_bit/count_reg_0_/D] [get_pins slice_19/sipo_bit/count_reg_0_/SE] \
[get_pins slice_19/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_19/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_19/sipo_bit/count_reg_0_/Q] [get_pins slice_19/sipo_bit/count_reg_0_/QN] \
[get_pins slice_20/sipo_bit/count_reg_3_/RETN] [get_pins                       \
slice_20/sipo_bit/count_reg_3_/D] [get_pins slice_20/sipo_bit/count_reg_3_/SE] \
[get_pins slice_20/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_20/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_20/sipo_bit/count_reg_3_/Q] [get_pins slice_20/sipo_bit/count_reg_3_/QN] \
[get_pins slice_20/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_20/sipo_bit/count_reg_2_/D] [get_pins slice_20/sipo_bit/count_reg_2_/SE] \
[get_pins slice_20/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_20/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_20/sipo_bit/count_reg_2_/Q] [get_pins slice_20/sipo_bit/count_reg_2_/QN] \
[get_pins slice_20/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_20/sipo_bit/count_reg_1_/D] [get_pins slice_20/sipo_bit/count_reg_1_/SE] \
[get_pins slice_20/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_20/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_20/sipo_bit/count_reg_1_/Q] [get_pins slice_20/sipo_bit/count_reg_1_/QN] \
[get_pins slice_20/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_20/sipo_bit/count_reg_0_/D] [get_pins slice_20/sipo_bit/count_reg_0_/SE] \
[get_pins slice_20/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_20/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_20/sipo_bit/count_reg_0_/Q] [get_pins slice_20/sipo_bit/count_reg_0_/QN] \
[get_pins slice_21/sipo_bit/count_reg_3_/RETN] [get_pins                       \
slice_21/sipo_bit/count_reg_3_/D] [get_pins slice_21/sipo_bit/count_reg_3_/SE] \
[get_pins slice_21/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_21/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_21/sipo_bit/count_reg_3_/Q] [get_pins slice_21/sipo_bit/count_reg_3_/QN] \
[get_pins slice_21/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_21/sipo_bit/count_reg_2_/D] [get_pins slice_21/sipo_bit/count_reg_2_/SE] \
[get_pins slice_21/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_21/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_21/sipo_bit/count_reg_2_/Q] [get_pins slice_21/sipo_bit/count_reg_2_/QN] \
[get_pins slice_21/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_21/sipo_bit/count_reg_1_/D] [get_pins slice_21/sipo_bit/count_reg_1_/SE] \
[get_pins slice_21/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_21/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_21/sipo_bit/count_reg_1_/Q] [get_pins slice_21/sipo_bit/count_reg_1_/QN] \
[get_pins slice_21/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_21/sipo_bit/count_reg_0_/D] [get_pins slice_21/sipo_bit/count_reg_0_/SE] \
[get_pins slice_21/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_21/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_21/sipo_bit/count_reg_0_/Q] [get_pins slice_21/sipo_bit/count_reg_0_/QN] \
[get_pins slice_22/sipo_bit/count_reg_3_/RETN] [get_pins                       \
slice_22/sipo_bit/count_reg_3_/D] [get_pins slice_22/sipo_bit/count_reg_3_/SE] \
[get_pins slice_22/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_22/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_22/sipo_bit/count_reg_3_/Q] [get_pins slice_22/sipo_bit/count_reg_3_/QN] \
[get_pins slice_22/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_22/sipo_bit/count_reg_2_/D] [get_pins slice_22/sipo_bit/count_reg_2_/SE] \
[get_pins slice_22/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_22/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_22/sipo_bit/count_reg_2_/Q] [get_pins slice_22/sipo_bit/count_reg_2_/QN] \
[get_pins slice_22/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_22/sipo_bit/count_reg_1_/D] [get_pins slice_22/sipo_bit/count_reg_1_/SE] \
[get_pins slice_22/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_22/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_22/sipo_bit/count_reg_1_/Q] [get_pins slice_22/sipo_bit/count_reg_1_/QN] \
[get_pins slice_22/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_22/sipo_bit/count_reg_0_/D] [get_pins slice_22/sipo_bit/count_reg_0_/SE] \
[get_pins slice_22/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_22/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_22/sipo_bit/count_reg_0_/Q] [get_pins slice_22/sipo_bit/count_reg_0_/QN] \
[get_pins slice_23/sipo_bit/count_reg_3_/RETN] [get_pins                       \
slice_23/sipo_bit/count_reg_3_/D] [get_pins slice_23/sipo_bit/count_reg_3_/SE] \
[get_pins slice_23/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_23/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_23/sipo_bit/count_reg_3_/Q] [get_pins slice_23/sipo_bit/count_reg_3_/QN] \
[get_pins slice_23/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_23/sipo_bit/count_reg_2_/D] [get_pins slice_23/sipo_bit/count_reg_2_/SE] \
[get_pins slice_23/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_23/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_23/sipo_bit/count_reg_2_/Q] [get_pins slice_23/sipo_bit/count_reg_2_/QN] \
[get_pins slice_23/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_23/sipo_bit/count_reg_1_/D] [get_pins slice_23/sipo_bit/count_reg_1_/SE] \
[get_pins slice_23/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_23/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_23/sipo_bit/count_reg_1_/Q] [get_pins slice_23/sipo_bit/count_reg_1_/QN] \
[get_pins slice_23/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_23/sipo_bit/count_reg_0_/D] [get_pins slice_23/sipo_bit/count_reg_0_/SE] \
[get_pins slice_23/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_23/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_23/sipo_bit/count_reg_0_/Q] [get_pins slice_23/sipo_bit/count_reg_0_/QN] \
[get_pins slice_24/sipo_bit/count_reg_3_/RETN] [get_pins                       \
slice_24/sipo_bit/count_reg_3_/D] [get_pins slice_24/sipo_bit/count_reg_3_/SE] \
[get_pins slice_24/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_24/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_24/sipo_bit/count_reg_3_/Q] [get_pins slice_24/sipo_bit/count_reg_3_/QN] \
[get_pins slice_24/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_24/sipo_bit/count_reg_2_/D] [get_pins slice_24/sipo_bit/count_reg_2_/SE] \
[get_pins slice_24/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_24/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_24/sipo_bit/count_reg_2_/Q] [get_pins slice_24/sipo_bit/count_reg_2_/QN] \
[get_pins slice_24/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_24/sipo_bit/count_reg_1_/D] [get_pins slice_24/sipo_bit/count_reg_1_/SE] \
[get_pins slice_24/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_24/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_24/sipo_bit/count_reg_1_/Q] [get_pins slice_24/sipo_bit/count_reg_1_/QN] \
[get_pins slice_24/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_24/sipo_bit/count_reg_0_/D] [get_pins slice_24/sipo_bit/count_reg_0_/SE] \
[get_pins slice_24/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_24/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_24/sipo_bit/count_reg_0_/Q] [get_pins slice_24/sipo_bit/count_reg_0_/QN] \
[get_pins slice_25/sipo_bit/count_reg_3_/RETN] [get_pins                       \
slice_25/sipo_bit/count_reg_3_/D] [get_pins slice_25/sipo_bit/count_reg_3_/SE] \
[get_pins slice_25/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_25/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_25/sipo_bit/count_reg_3_/Q] [get_pins slice_25/sipo_bit/count_reg_3_/QN] \
[get_pins slice_25/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_25/sipo_bit/count_reg_2_/D] [get_pins slice_25/sipo_bit/count_reg_2_/SE] \
[get_pins slice_25/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_25/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_25/sipo_bit/count_reg_2_/Q] [get_pins slice_25/sipo_bit/count_reg_2_/QN] \
[get_pins slice_25/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_25/sipo_bit/count_reg_1_/D] [get_pins slice_25/sipo_bit/count_reg_1_/SE] \
[get_pins slice_25/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_25/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_25/sipo_bit/count_reg_1_/Q] [get_pins slice_25/sipo_bit/count_reg_1_/QN] \
[get_pins slice_25/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_25/sipo_bit/count_reg_0_/D] [get_pins slice_25/sipo_bit/count_reg_0_/SE] \
[get_pins slice_25/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_25/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_25/sipo_bit/count_reg_0_/Q] [get_pins slice_25/sipo_bit/count_reg_0_/QN] \
[get_pins slice_26/sipo_bit/count_reg_3_/RETN] [get_pins                       \
slice_26/sipo_bit/count_reg_3_/D] [get_pins slice_26/sipo_bit/count_reg_3_/SE] \
[get_pins slice_26/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_26/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_26/sipo_bit/count_reg_3_/Q] [get_pins slice_26/sipo_bit/count_reg_3_/QN] \
[get_pins slice_26/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_26/sipo_bit/count_reg_2_/D] [get_pins slice_26/sipo_bit/count_reg_2_/SE] \
[get_pins slice_26/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_26/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_26/sipo_bit/count_reg_2_/Q] [get_pins slice_26/sipo_bit/count_reg_2_/QN] \
[get_pins slice_26/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_26/sipo_bit/count_reg_1_/D] [get_pins slice_26/sipo_bit/count_reg_1_/SE] \
[get_pins slice_26/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_26/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_26/sipo_bit/count_reg_1_/Q] [get_pins slice_26/sipo_bit/count_reg_1_/QN] \
[get_pins slice_26/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_26/sipo_bit/count_reg_0_/D] [get_pins slice_26/sipo_bit/count_reg_0_/SE] \
[get_pins slice_26/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_26/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_26/sipo_bit/count_reg_0_/Q] [get_pins slice_26/sipo_bit/count_reg_0_/QN] \
[get_pins slice_27/sipo_bit/count_reg_3_/RETN] [get_pins                       \
slice_27/sipo_bit/count_reg_3_/D] [get_pins slice_27/sipo_bit/count_reg_3_/SE] \
[get_pins slice_27/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_27/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_27/sipo_bit/count_reg_3_/Q] [get_pins slice_27/sipo_bit/count_reg_3_/QN] \
[get_pins slice_27/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_27/sipo_bit/count_reg_2_/D] [get_pins slice_27/sipo_bit/count_reg_2_/SE] \
[get_pins slice_27/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_27/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_27/sipo_bit/count_reg_2_/Q] [get_pins slice_27/sipo_bit/count_reg_2_/QN] \
[get_pins slice_27/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_27/sipo_bit/count_reg_1_/D] [get_pins slice_27/sipo_bit/count_reg_1_/SE] \
[get_pins slice_27/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_27/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_27/sipo_bit/count_reg_1_/Q] [get_pins slice_27/sipo_bit/count_reg_1_/QN] \
[get_pins slice_27/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_27/sipo_bit/count_reg_0_/D] [get_pins slice_27/sipo_bit/count_reg_0_/SE] \
[get_pins slice_27/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_27/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_27/sipo_bit/count_reg_0_/Q] [get_pins slice_27/sipo_bit/count_reg_0_/QN] \
[get_pins slice_28/sipo_bit/count_reg_3_/RETN] [get_pins                       \
slice_28/sipo_bit/count_reg_3_/D] [get_pins slice_28/sipo_bit/count_reg_3_/SE] \
[get_pins slice_28/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_28/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_28/sipo_bit/count_reg_3_/Q] [get_pins slice_28/sipo_bit/count_reg_3_/QN] \
[get_pins slice_28/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_28/sipo_bit/count_reg_2_/D] [get_pins slice_28/sipo_bit/count_reg_2_/SE] \
[get_pins slice_28/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_28/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_28/sipo_bit/count_reg_2_/Q] [get_pins slice_28/sipo_bit/count_reg_2_/QN] \
[get_pins slice_28/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_28/sipo_bit/count_reg_1_/D] [get_pins slice_28/sipo_bit/count_reg_1_/SE] \
[get_pins slice_28/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_28/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_28/sipo_bit/count_reg_1_/Q] [get_pins slice_28/sipo_bit/count_reg_1_/QN] \
[get_pins slice_28/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_28/sipo_bit/count_reg_0_/D] [get_pins slice_28/sipo_bit/count_reg_0_/SE] \
[get_pins slice_28/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_28/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_28/sipo_bit/count_reg_0_/Q] [get_pins slice_28/sipo_bit/count_reg_0_/QN] \
[get_pins slice_29/sipo_bit/count_reg_3_/RETN] [get_pins                       \
slice_29/sipo_bit/count_reg_3_/D] [get_pins slice_29/sipo_bit/count_reg_3_/SE] \
[get_pins slice_29/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_29/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_29/sipo_bit/count_reg_3_/Q] [get_pins slice_29/sipo_bit/count_reg_3_/QN] \
[get_pins slice_29/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_29/sipo_bit/count_reg_2_/D] [get_pins slice_29/sipo_bit/count_reg_2_/SE] \
[get_pins slice_29/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_29/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_29/sipo_bit/count_reg_2_/Q] [get_pins slice_29/sipo_bit/count_reg_2_/QN] \
[get_pins slice_29/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_29/sipo_bit/count_reg_1_/D] [get_pins slice_29/sipo_bit/count_reg_1_/SE] \
[get_pins slice_29/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_29/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_29/sipo_bit/count_reg_1_/Q] [get_pins slice_29/sipo_bit/count_reg_1_/QN] \
[get_pins slice_29/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_29/sipo_bit/count_reg_0_/D] [get_pins slice_29/sipo_bit/count_reg_0_/SE] \
[get_pins slice_29/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_29/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_29/sipo_bit/count_reg_0_/Q] [get_pins slice_29/sipo_bit/count_reg_0_/QN] \
[get_pins slice_30/sipo_bit/count_reg_3_/RETN] [get_pins                       \
slice_30/sipo_bit/count_reg_3_/D] [get_pins slice_30/sipo_bit/count_reg_3_/SE] \
[get_pins slice_30/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_30/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_30/sipo_bit/count_reg_3_/Q] [get_pins slice_30/sipo_bit/count_reg_3_/QN] \
[get_pins slice_30/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_30/sipo_bit/count_reg_2_/D] [get_pins slice_30/sipo_bit/count_reg_2_/SE] \
[get_pins slice_30/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_30/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_30/sipo_bit/count_reg_2_/Q] [get_pins slice_30/sipo_bit/count_reg_2_/QN] \
[get_pins slice_30/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_30/sipo_bit/count_reg_1_/D] [get_pins slice_30/sipo_bit/count_reg_1_/SE] \
[get_pins slice_30/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_30/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_30/sipo_bit/count_reg_1_/Q] [get_pins slice_30/sipo_bit/count_reg_1_/QN] \
[get_pins slice_30/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_30/sipo_bit/count_reg_0_/D] [get_pins slice_30/sipo_bit/count_reg_0_/SE] \
[get_pins slice_30/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_30/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_30/sipo_bit/count_reg_0_/Q] [get_pins slice_30/sipo_bit/count_reg_0_/QN] \
[get_pins slice_31/sipo_bit/count_reg_3_/RETN] [get_pins                       \
slice_31/sipo_bit/count_reg_3_/D] [get_pins slice_31/sipo_bit/count_reg_3_/SE] \
[get_pins slice_31/sipo_bit/count_reg_3_/CLK] [get_pins                        \
slice_31/sipo_bit/count_reg_3_/RSTB] [get_pins                                 \
slice_31/sipo_bit/count_reg_3_/Q] [get_pins slice_31/sipo_bit/count_reg_3_/QN] \
[get_pins slice_31/sipo_bit/count_reg_2_/RETN] [get_pins                       \
slice_31/sipo_bit/count_reg_2_/D] [get_pins slice_31/sipo_bit/count_reg_2_/SE] \
[get_pins slice_31/sipo_bit/count_reg_2_/CLK] [get_pins                        \
slice_31/sipo_bit/count_reg_2_/RSTB] [get_pins                                 \
slice_31/sipo_bit/count_reg_2_/Q] [get_pins slice_31/sipo_bit/count_reg_2_/QN] \
[get_pins slice_31/sipo_bit/count_reg_1_/RETN] [get_pins                       \
slice_31/sipo_bit/count_reg_1_/D] [get_pins slice_31/sipo_bit/count_reg_1_/SE] \
[get_pins slice_31/sipo_bit/count_reg_1_/CLK] [get_pins                        \
slice_31/sipo_bit/count_reg_1_/RSTB] [get_pins                                 \
slice_31/sipo_bit/count_reg_1_/Q] [get_pins slice_31/sipo_bit/count_reg_1_/QN] \
[get_pins slice_31/sipo_bit/count_reg_0_/RETN] [get_pins                       \
slice_31/sipo_bit/count_reg_0_/D] [get_pins slice_31/sipo_bit/count_reg_0_/SE] \
[get_pins slice_31/sipo_bit/count_reg_0_/CLK] [get_pins                        \
slice_31/sipo_bit/count_reg_0_/RSTB] [get_pins                                 \
slice_31/sipo_bit/count_reg_0_/Q] [get_pins                                    \
slice_31/sipo_bit/count_reg_0_/QN]]
set_multicycle_path 3 -setup -from [list [get_pins                             \
slice_0/sync_add2mem/dut_sync/clk] [get_pins                                   \
slice_0/sync_add2mem/dut_sync/reset] [get_pins                                 \
{slice_0/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                          \
{slice_0/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                          \
{slice_0/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                          \
{slice_0/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                          \
{slice_0/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                         \
{slice_0/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                         \
{slice_0/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                         \
{slice_0/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                         \
slice_0/sync_add2mem/dut_sync/scan_in] [get_pins                               \
slice_0/sync_add2mem/dut_sync/scan_enable] [get_pins                           \
slice_0/sync_data2mem/dut_sync/clk] [get_pins                                  \
slice_0/sync_data2mem/dut_sync/reset] [get_pins                                \
{slice_0/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                         \
{slice_0/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                         \
{slice_0/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                         \
{slice_0/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                         \
{slice_0/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                         \
{slice_0/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                         \
{slice_0/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_0/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_0/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_0/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_0/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                       \
{slice_0/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                       \
{slice_0/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                       \
{slice_0/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                       \
{slice_0/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                       \
{slice_0/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                       \
{slice_0/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_0/sync_data2mem/dut_sync/scan_in2] [get_pins                             \
slice_0/sync_data2mem/dut_sync/scan_in1] [get_pins                             \
slice_0/sync_data2mem/dut_sync/scan_enable] [get_pins                          \
slice_0/sync_datafrommem/dut_sync/clk] [get_pins                               \
slice_0/sync_datafrommem/dut_sync/reset] [get_pins                             \
{slice_0/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                      \
{slice_0/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                      \
{slice_0/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                      \
{slice_0/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                      \
{slice_0/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                      \
{slice_0/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                      \
{slice_0/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                      \
{slice_0/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                      \
{slice_0/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                      \
{slice_0/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                      \
{slice_0/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                    \
{slice_0/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                    \
{slice_0/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                    \
{slice_0/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                    \
{slice_0/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                    \
{slice_0/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                    \
{slice_0/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                     \
slice_0/sync_datafrommem/dut_sync/scan_in] [get_pins                           \
slice_0/sync_datafrommem/dut_sync/scan_enable] [get_pins                       \
slice_1/sync_add2mem/dut_sync/clk] [get_pins                                   \
slice_1/sync_add2mem/dut_sync/reset] [get_pins                                 \
{slice_1/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                          \
{slice_1/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                          \
{slice_1/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                          \
{slice_1/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                          \
{slice_1/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                         \
{slice_1/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                         \
{slice_1/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                         \
{slice_1/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                         \
slice_1/sync_add2mem/dut_sync/scan_in] [get_pins                               \
slice_1/sync_add2mem/dut_sync/scan_enable] [get_pins                           \
slice_1/sync_data2mem/dut_sync/clk] [get_pins                                  \
slice_1/sync_data2mem/dut_sync/reset] [get_pins                                \
{slice_1/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                         \
{slice_1/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                         \
{slice_1/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                         \
{slice_1/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                         \
{slice_1/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                         \
{slice_1/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                         \
{slice_1/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_1/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_1/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_1/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_1/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                       \
{slice_1/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                       \
{slice_1/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                       \
{slice_1/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                       \
{slice_1/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                       \
{slice_1/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                       \
{slice_1/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_1/sync_data2mem/dut_sync/scan_in2] [get_pins                             \
slice_1/sync_data2mem/dut_sync/scan_in1] [get_pins                             \
slice_1/sync_data2mem/dut_sync/scan_enable] [get_pins                          \
slice_1/sync_datafrommem/dut_sync/clk] [get_pins                               \
slice_1/sync_datafrommem/dut_sync/reset] [get_pins                             \
{slice_1/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                      \
{slice_1/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                      \
{slice_1/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                      \
{slice_1/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                      \
{slice_1/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                      \
{slice_1/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                      \
{slice_1/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                      \
{slice_1/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                      \
{slice_1/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                      \
{slice_1/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                      \
{slice_1/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                    \
{slice_1/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                    \
{slice_1/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                    \
{slice_1/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                    \
{slice_1/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                    \
{slice_1/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                    \
{slice_1/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                     \
slice_1/sync_datafrommem/dut_sync/scan_in] [get_pins                           \
slice_1/sync_datafrommem/dut_sync/scan_enable] [get_pins                       \
slice_2/sync_add2mem/dut_sync/clk] [get_pins                                   \
slice_2/sync_add2mem/dut_sync/reset] [get_pins                                 \
{slice_2/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                          \
{slice_2/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                          \
{slice_2/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                          \
{slice_2/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                          \
{slice_2/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                         \
{slice_2/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                         \
{slice_2/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                         \
{slice_2/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                         \
slice_2/sync_add2mem/dut_sync/scan_in] [get_pins                               \
slice_2/sync_add2mem/dut_sync/scan_enable] [get_pins                           \
slice_2/sync_data2mem/dut_sync/clk] [get_pins                                  \
slice_2/sync_data2mem/dut_sync/reset] [get_pins                                \
{slice_2/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                         \
{slice_2/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                         \
{slice_2/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                         \
{slice_2/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                         \
{slice_2/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                         \
{slice_2/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                         \
{slice_2/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_2/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_2/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_2/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_2/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                       \
{slice_2/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                       \
{slice_2/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                       \
{slice_2/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                       \
{slice_2/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                       \
{slice_2/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                       \
{slice_2/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_2/sync_data2mem/dut_sync/scan_in2] [get_pins                             \
slice_2/sync_data2mem/dut_sync/scan_in1] [get_pins                             \
slice_2/sync_data2mem/dut_sync/scan_enable] [get_pins                          \
slice_2/sync_datafrommem/dut_sync/clk] [get_pins                               \
slice_2/sync_datafrommem/dut_sync/reset] [get_pins                             \
{slice_2/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                      \
{slice_2/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                      \
{slice_2/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                      \
{slice_2/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                      \
{slice_2/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                      \
{slice_2/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                      \
{slice_2/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                      \
{slice_2/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                      \
{slice_2/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                      \
{slice_2/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                      \
{slice_2/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                    \
{slice_2/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                    \
{slice_2/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                    \
{slice_2/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                    \
{slice_2/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                    \
{slice_2/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                    \
{slice_2/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                     \
slice_2/sync_datafrommem/dut_sync/scan_in] [get_pins                           \
slice_2/sync_datafrommem/dut_sync/scan_enable] [get_pins                       \
slice_3/sync_add2mem/dut_sync/clk] [get_pins                                   \
slice_3/sync_add2mem/dut_sync/reset] [get_pins                                 \
{slice_3/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                          \
{slice_3/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                          \
{slice_3/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                          \
{slice_3/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                          \
{slice_3/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                         \
{slice_3/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                         \
{slice_3/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                         \
{slice_3/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                         \
slice_3/sync_add2mem/dut_sync/scan_in] [get_pins                               \
slice_3/sync_add2mem/dut_sync/scan_enable] [get_pins                           \
slice_3/sync_data2mem/dut_sync/clk] [get_pins                                  \
slice_3/sync_data2mem/dut_sync/reset] [get_pins                                \
{slice_3/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                         \
{slice_3/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                         \
{slice_3/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                         \
{slice_3/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                         \
{slice_3/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                         \
{slice_3/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                         \
{slice_3/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_3/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_3/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_3/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_3/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                       \
{slice_3/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                       \
{slice_3/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                       \
{slice_3/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                       \
{slice_3/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                       \
{slice_3/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                       \
{slice_3/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_3/sync_data2mem/dut_sync/scan_in2] [get_pins                             \
slice_3/sync_data2mem/dut_sync/scan_in1] [get_pins                             \
slice_3/sync_data2mem/dut_sync/scan_enable] [get_pins                          \
slice_3/sync_datafrommem/dut_sync/clk] [get_pins                               \
slice_3/sync_datafrommem/dut_sync/reset] [get_pins                             \
{slice_3/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                      \
{slice_3/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                      \
{slice_3/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                      \
{slice_3/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                      \
{slice_3/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                      \
{slice_3/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                      \
{slice_3/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                      \
{slice_3/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                      \
{slice_3/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                      \
{slice_3/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                      \
{slice_3/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                    \
{slice_3/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                    \
{slice_3/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                    \
{slice_3/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                    \
{slice_3/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                    \
{slice_3/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                    \
{slice_3/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                     \
slice_3/sync_datafrommem/dut_sync/scan_in] [get_pins                           \
slice_3/sync_datafrommem/dut_sync/scan_enable] [get_pins                       \
slice_4/sync_add2mem/dut_sync/clk] [get_pins                                   \
slice_4/sync_add2mem/dut_sync/reset] [get_pins                                 \
{slice_4/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                          \
{slice_4/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                          \
{slice_4/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                          \
{slice_4/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                          \
{slice_4/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                         \
{slice_4/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                         \
{slice_4/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                         \
{slice_4/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                         \
slice_4/sync_add2mem/dut_sync/scan_in] [get_pins                               \
slice_4/sync_add2mem/dut_sync/scan_enable] [get_pins                           \
slice_4/sync_data2mem/dut_sync/clk] [get_pins                                  \
slice_4/sync_data2mem/dut_sync/reset] [get_pins                                \
{slice_4/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                         \
{slice_4/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                         \
{slice_4/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                         \
{slice_4/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                         \
{slice_4/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                         \
{slice_4/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                         \
{slice_4/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_4/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_4/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_4/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_4/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                       \
{slice_4/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                       \
{slice_4/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                       \
{slice_4/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                       \
{slice_4/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                       \
{slice_4/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                       \
{slice_4/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_4/sync_data2mem/dut_sync/scan_in2] [get_pins                             \
slice_4/sync_data2mem/dut_sync/scan_in1] [get_pins                             \
slice_4/sync_data2mem/dut_sync/scan_enable] [get_pins                          \
slice_4/sync_datafrommem/dut_sync/clk] [get_pins                               \
slice_4/sync_datafrommem/dut_sync/reset] [get_pins                             \
{slice_4/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                      \
{slice_4/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                      \
{slice_4/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                      \
{slice_4/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                      \
{slice_4/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                      \
{slice_4/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                      \
{slice_4/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                      \
{slice_4/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                      \
{slice_4/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                      \
{slice_4/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                      \
{slice_4/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                    \
{slice_4/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                    \
{slice_4/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                    \
{slice_4/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                    \
{slice_4/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                    \
{slice_4/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                    \
{slice_4/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                     \
slice_4/sync_datafrommem/dut_sync/scan_in] [get_pins                           \
slice_4/sync_datafrommem/dut_sync/scan_enable] [get_pins                       \
slice_5/sync_add2mem/dut_sync/clk] [get_pins                                   \
slice_5/sync_add2mem/dut_sync/reset] [get_pins                                 \
{slice_5/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                          \
{slice_5/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                          \
{slice_5/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                          \
{slice_5/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                          \
{slice_5/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                         \
{slice_5/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                         \
{slice_5/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                         \
{slice_5/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                         \
slice_5/sync_add2mem/dut_sync/scan_in] [get_pins                               \
slice_5/sync_add2mem/dut_sync/scan_enable] [get_pins                           \
slice_5/sync_data2mem/dut_sync/clk] [get_pins                                  \
slice_5/sync_data2mem/dut_sync/reset] [get_pins                                \
{slice_5/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                         \
{slice_5/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                         \
{slice_5/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                         \
{slice_5/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                         \
{slice_5/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                         \
{slice_5/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                         \
{slice_5/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_5/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_5/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_5/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_5/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                       \
{slice_5/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                       \
{slice_5/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                       \
{slice_5/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                       \
{slice_5/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                       \
{slice_5/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                       \
{slice_5/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_5/sync_data2mem/dut_sync/scan_in2] [get_pins                             \
slice_5/sync_data2mem/dut_sync/scan_in1] [get_pins                             \
slice_5/sync_data2mem/dut_sync/scan_enable] [get_pins                          \
slice_5/sync_datafrommem/dut_sync/clk] [get_pins                               \
slice_5/sync_datafrommem/dut_sync/reset] [get_pins                             \
{slice_5/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                      \
{slice_5/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                      \
{slice_5/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                      \
{slice_5/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                      \
{slice_5/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                      \
{slice_5/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                      \
{slice_5/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                      \
{slice_5/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                      \
{slice_5/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                      \
{slice_5/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                      \
{slice_5/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                    \
{slice_5/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                    \
{slice_5/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                    \
{slice_5/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                    \
{slice_5/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                    \
{slice_5/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                    \
{slice_5/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                     \
slice_5/sync_datafrommem/dut_sync/scan_in] [get_pins                           \
slice_5/sync_datafrommem/dut_sync/scan_enable] [get_pins                       \
slice_6/sync_add2mem/dut_sync/clk] [get_pins                                   \
slice_6/sync_add2mem/dut_sync/reset] [get_pins                                 \
{slice_6/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                          \
{slice_6/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                          \
{slice_6/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                          \
{slice_6/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                          \
{slice_6/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                         \
{slice_6/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                         \
{slice_6/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                         \
{slice_6/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                         \
slice_6/sync_add2mem/dut_sync/scan_in] [get_pins                               \
slice_6/sync_add2mem/dut_sync/scan_enable] [get_pins                           \
slice_6/sync_data2mem/dut_sync/clk] [get_pins                                  \
slice_6/sync_data2mem/dut_sync/reset] [get_pins                                \
{slice_6/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                         \
{slice_6/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                         \
{slice_6/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                         \
{slice_6/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                         \
{slice_6/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                         \
{slice_6/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                         \
{slice_6/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_6/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_6/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_6/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_6/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                       \
{slice_6/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                       \
{slice_6/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                       \
{slice_6/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                       \
{slice_6/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                       \
{slice_6/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                       \
{slice_6/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_6/sync_data2mem/dut_sync/scan_in2] [get_pins                             \
slice_6/sync_data2mem/dut_sync/scan_in1] [get_pins                             \
slice_6/sync_data2mem/dut_sync/scan_enable] [get_pins                          \
slice_6/sync_datafrommem/dut_sync/clk] [get_pins                               \
slice_6/sync_datafrommem/dut_sync/reset] [get_pins                             \
{slice_6/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                      \
{slice_6/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                      \
{slice_6/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                      \
{slice_6/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                      \
{slice_6/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                      \
{slice_6/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                      \
{slice_6/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                      \
{slice_6/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                      \
{slice_6/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                      \
{slice_6/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                      \
{slice_6/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                    \
{slice_6/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                    \
{slice_6/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                    \
{slice_6/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                    \
{slice_6/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                    \
{slice_6/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                    \
{slice_6/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                     \
slice_6/sync_datafrommem/dut_sync/scan_in] [get_pins                           \
slice_6/sync_datafrommem/dut_sync/scan_enable] [get_pins                       \
slice_7/sync_add2mem/dut_sync/clk] [get_pins                                   \
slice_7/sync_add2mem/dut_sync/reset] [get_pins                                 \
{slice_7/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                          \
{slice_7/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                          \
{slice_7/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                          \
{slice_7/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                          \
{slice_7/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                         \
{slice_7/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                         \
{slice_7/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                         \
{slice_7/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                         \
slice_7/sync_add2mem/dut_sync/scan_in] [get_pins                               \
slice_7/sync_add2mem/dut_sync/scan_enable] [get_pins                           \
slice_7/sync_data2mem/dut_sync/clk] [get_pins                                  \
slice_7/sync_data2mem/dut_sync/reset] [get_pins                                \
{slice_7/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                         \
{slice_7/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                         \
{slice_7/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                         \
{slice_7/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                         \
{slice_7/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                         \
{slice_7/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                         \
{slice_7/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_7/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_7/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_7/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_7/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                       \
{slice_7/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                       \
{slice_7/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                       \
{slice_7/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                       \
{slice_7/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                       \
{slice_7/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                       \
{slice_7/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_7/sync_data2mem/dut_sync/scan_in2] [get_pins                             \
slice_7/sync_data2mem/dut_sync/scan_in1] [get_pins                             \
slice_7/sync_data2mem/dut_sync/scan_enable] [get_pins                          \
slice_7/sync_datafrommem/dut_sync/clk] [get_pins                               \
slice_7/sync_datafrommem/dut_sync/reset] [get_pins                             \
{slice_7/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                      \
{slice_7/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                      \
{slice_7/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                      \
{slice_7/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                      \
{slice_7/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                      \
{slice_7/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                      \
{slice_7/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                      \
{slice_7/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                      \
{slice_7/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                      \
{slice_7/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                      \
{slice_7/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                    \
{slice_7/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                    \
{slice_7/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                    \
{slice_7/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                    \
{slice_7/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                    \
{slice_7/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                    \
{slice_7/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                     \
slice_7/sync_datafrommem/dut_sync/scan_in] [get_pins                           \
slice_7/sync_datafrommem/dut_sync/scan_enable] [get_pins                       \
slice_8/sync_add2mem/dut_sync/clk] [get_pins                                   \
slice_8/sync_add2mem/dut_sync/reset] [get_pins                                 \
{slice_8/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                          \
{slice_8/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                          \
{slice_8/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                          \
{slice_8/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                          \
{slice_8/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                         \
{slice_8/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                         \
{slice_8/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                         \
{slice_8/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                         \
slice_8/sync_add2mem/dut_sync/scan_in] [get_pins                               \
slice_8/sync_add2mem/dut_sync/scan_enable] [get_pins                           \
slice_8/sync_data2mem/dut_sync/clk] [get_pins                                  \
slice_8/sync_data2mem/dut_sync/reset] [get_pins                                \
{slice_8/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                         \
{slice_8/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                         \
{slice_8/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                         \
{slice_8/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                         \
{slice_8/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                         \
{slice_8/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                         \
{slice_8/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_8/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_8/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_8/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_8/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                       \
{slice_8/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                       \
{slice_8/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                       \
{slice_8/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                       \
{slice_8/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                       \
{slice_8/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                       \
{slice_8/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_8/sync_data2mem/dut_sync/scan_in2] [get_pins                             \
slice_8/sync_data2mem/dut_sync/scan_in1] [get_pins                             \
slice_8/sync_data2mem/dut_sync/scan_enable] [get_pins                          \
slice_8/sync_datafrommem/dut_sync/clk] [get_pins                               \
slice_8/sync_datafrommem/dut_sync/reset] [get_pins                             \
{slice_8/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                      \
{slice_8/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                      \
{slice_8/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                      \
{slice_8/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                      \
{slice_8/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                      \
{slice_8/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                      \
{slice_8/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                      \
{slice_8/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                      \
{slice_8/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                      \
{slice_8/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                      \
{slice_8/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                    \
{slice_8/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                    \
{slice_8/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                    \
{slice_8/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                    \
{slice_8/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                    \
{slice_8/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                    \
{slice_8/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                     \
slice_8/sync_datafrommem/dut_sync/scan_in] [get_pins                           \
slice_8/sync_datafrommem/dut_sync/scan_enable] [get_pins                       \
slice_9/sync_add2mem/dut_sync/clk] [get_pins                                   \
slice_9/sync_add2mem/dut_sync/reset] [get_pins                                 \
{slice_9/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                          \
{slice_9/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                          \
{slice_9/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                          \
{slice_9/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                          \
{slice_9/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                         \
{slice_9/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                         \
{slice_9/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                         \
{slice_9/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                         \
slice_9/sync_add2mem/dut_sync/scan_in] [get_pins                               \
slice_9/sync_add2mem/dut_sync/scan_enable] [get_pins                           \
slice_9/sync_data2mem/dut_sync/clk] [get_pins                                  \
slice_9/sync_data2mem/dut_sync/reset] [get_pins                                \
{slice_9/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                         \
{slice_9/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                         \
{slice_9/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                         \
{slice_9/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                         \
{slice_9/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                         \
{slice_9/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                         \
{slice_9/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_9/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_9/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_9/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_9/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                       \
{slice_9/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                       \
{slice_9/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                       \
{slice_9/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                       \
{slice_9/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                       \
{slice_9/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                       \
{slice_9/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_9/sync_data2mem/dut_sync/scan_in2] [get_pins                             \
slice_9/sync_data2mem/dut_sync/scan_in1] [get_pins                             \
slice_9/sync_data2mem/dut_sync/scan_enable] [get_pins                          \
slice_9/sync_datafrommem/dut_sync/clk] [get_pins                               \
slice_9/sync_datafrommem/dut_sync/reset] [get_pins                             \
{slice_9/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                      \
{slice_9/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                      \
{slice_9/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                      \
{slice_9/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                      \
{slice_9/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                      \
{slice_9/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                      \
{slice_9/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                      \
{slice_9/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                      \
{slice_9/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                      \
{slice_9/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                      \
{slice_9/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                    \
{slice_9/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                    \
{slice_9/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                    \
{slice_9/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                    \
{slice_9/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                    \
{slice_9/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                    \
{slice_9/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                     \
slice_9/sync_datafrommem/dut_sync/scan_in] [get_pins                           \
slice_9/sync_datafrommem/dut_sync/scan_enable] [get_pins                       \
slice_10/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_10/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_10/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_10/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_10/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_10/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_10/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_10/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_10/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_10/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_10/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_10/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_10/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_10/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_10/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_10/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_10/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_10/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_10/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_10/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_10/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_10/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_10/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_10/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_10/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_10/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_10/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_10/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_10/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_10/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_10/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_10/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_10/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_10/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_10/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_10/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_10/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_10/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_10/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_10/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_10/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_10/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_10/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_10/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_10/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_10/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_10/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_10/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_10/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_10/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_10/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_10/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_10/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_10/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_10/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_11/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_11/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_11/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_11/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_11/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_11/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_11/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_11/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_11/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_11/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_11/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_11/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_11/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_11/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_11/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_11/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_11/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_11/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_11/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_11/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_11/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_11/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_11/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_11/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_11/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_11/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_11/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_11/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_11/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_11/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_11/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_11/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_11/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_11/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_11/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_11/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_11/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_11/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_11/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_11/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_11/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_11/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_11/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_11/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_11/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_11/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_11/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_11/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_11/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_11/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_11/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_11/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_11/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_11/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_11/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_12/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_12/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_12/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_12/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_12/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_12/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_12/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_12/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_12/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_12/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_12/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_12/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_12/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_12/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_12/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_12/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_12/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_12/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_12/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_12/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_12/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_12/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_12/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_12/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_12/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_12/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_12/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_12/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_12/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_12/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_12/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_12/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_12/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_12/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_12/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_12/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_12/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_12/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_12/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_12/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_12/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_12/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_12/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_12/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_12/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_12/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_12/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_12/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_12/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_12/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_12/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_12/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_12/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_12/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_12/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_13/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_13/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_13/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_13/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_13/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_13/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_13/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_13/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_13/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_13/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_13/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_13/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_13/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_13/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_13/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_13/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_13/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_13/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_13/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_13/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_13/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_13/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_13/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_13/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_13/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_13/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_13/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_13/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_13/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_13/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_13/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_13/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_13/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_13/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_13/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_13/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_13/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_13/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_13/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_13/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_13/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_13/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_13/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_13/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_13/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_13/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_13/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_13/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_13/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_13/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_13/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_13/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_13/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_13/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_13/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_14/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_14/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_14/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_14/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_14/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_14/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_14/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_14/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_14/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_14/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_14/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_14/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_14/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_14/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_14/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_14/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_14/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_14/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_14/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_14/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_14/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_14/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_14/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_14/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_14/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_14/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_14/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_14/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_14/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_14/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_14/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_14/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_14/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_14/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_14/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_14/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_14/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_14/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_14/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_14/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_14/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_14/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_14/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_14/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_14/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_14/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_14/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_14/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_14/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_14/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_14/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_14/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_14/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_14/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_14/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_15/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_15/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_15/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_15/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_15/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_15/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_15/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_15/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_15/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_15/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_15/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_15/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_15/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_15/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_15/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_15/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_15/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_15/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_15/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_15/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_15/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_15/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_15/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_15/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_15/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_15/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_15/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_15/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_15/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_15/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_15/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_15/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_15/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_15/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_15/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_15/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_15/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_15/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_15/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_15/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_15/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_15/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_15/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_15/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_15/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_15/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_15/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_15/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_15/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_15/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_15/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_15/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_15/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_15/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_15/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_16/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_16/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_16/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_16/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_16/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_16/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_16/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_16/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_16/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_16/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_16/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_16/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_16/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_16/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_16/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_16/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_16/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_16/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_16/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_16/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_16/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_16/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_16/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_16/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_16/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_16/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_16/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_16/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_16/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_16/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_16/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_16/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_16/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_16/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_16/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_16/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_16/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_16/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_16/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_16/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_16/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_16/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_16/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_16/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_16/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_16/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_16/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_16/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_16/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_16/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_16/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_16/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_16/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_16/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_16/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_17/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_17/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_17/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_17/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_17/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_17/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_17/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_17/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_17/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_17/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_17/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_17/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_17/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_17/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_17/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_17/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_17/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_17/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_17/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_17/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_17/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_17/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_17/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_17/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_17/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_17/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_17/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_17/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_17/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_17/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_17/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_17/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_17/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_17/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_17/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_17/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_17/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_17/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_17/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_17/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_17/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_17/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_17/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_17/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_17/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_17/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_17/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_17/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_17/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_17/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_17/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_17/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_17/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_17/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_17/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_18/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_18/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_18/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_18/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_18/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_18/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_18/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_18/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_18/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_18/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_18/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_18/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_18/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_18/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_18/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_18/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_18/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_18/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_18/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_18/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_18/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_18/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_18/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_18/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_18/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_18/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_18/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_18/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_18/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_18/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_18/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_18/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_18/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_18/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_18/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_18/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_18/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_18/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_18/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_18/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_18/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_18/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_18/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_18/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_18/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_18/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_18/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_18/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_18/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_18/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_18/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_18/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_18/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_18/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_18/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_19/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_19/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_19/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_19/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_19/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_19/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_19/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_19/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_19/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_19/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_19/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_19/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_19/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_19/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_19/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_19/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_19/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_19/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_19/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_19/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_19/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_19/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_19/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_19/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_19/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_19/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_19/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_19/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_19/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_19/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_19/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_19/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_19/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_19/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_19/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_19/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_19/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_19/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_19/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_19/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_19/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_19/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_19/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_19/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_19/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_19/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_19/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_19/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_19/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_19/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_19/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_19/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_19/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_19/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_19/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_20/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_20/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_20/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_20/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_20/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_20/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_20/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_20/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_20/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_20/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_20/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_20/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_20/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_20/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_20/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_20/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_20/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_20/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_20/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_20/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_20/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_20/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_20/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_20/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_20/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_20/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_20/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_20/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_20/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_20/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_20/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_20/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_20/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_20/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_20/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_20/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_20/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_20/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_20/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_20/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_20/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_20/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_20/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_20/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_20/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_20/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_20/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_20/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_20/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_20/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_20/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_20/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_20/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_20/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_20/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_21/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_21/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_21/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_21/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_21/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_21/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_21/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_21/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_21/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_21/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_21/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_21/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_21/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_21/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_21/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_21/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_21/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_21/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_21/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_21/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_21/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_21/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_21/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_21/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_21/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_21/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_21/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_21/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_21/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_21/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_21/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_21/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_21/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_21/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_21/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_21/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_21/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_21/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_21/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_21/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_21/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_21/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_21/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_21/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_21/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_21/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_21/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_21/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_21/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_21/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_21/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_21/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_21/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_21/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_21/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_22/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_22/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_22/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_22/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_22/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_22/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_22/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_22/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_22/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_22/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_22/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_22/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_22/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_22/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_22/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_22/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_22/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_22/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_22/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_22/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_22/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_22/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_22/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_22/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_22/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_22/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_22/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_22/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_22/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_22/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_22/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_22/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_22/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_22/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_22/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_22/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_22/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_22/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_22/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_22/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_22/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_22/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_22/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_22/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_22/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_22/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_22/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_22/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_22/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_22/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_22/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_22/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_22/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_22/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_22/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_23/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_23/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_23/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_23/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_23/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_23/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_23/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_23/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_23/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_23/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_23/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_23/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_23/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_23/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_23/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_23/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_23/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_23/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_23/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_23/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_23/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_23/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_23/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_23/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_23/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_23/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_23/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_23/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_23/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_23/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_23/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_23/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_23/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_23/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_23/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_23/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_23/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_23/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_23/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_23/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_23/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_23/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_23/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_23/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_23/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_23/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_23/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_23/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_23/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_23/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_23/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_23/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_23/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_23/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_23/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_24/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_24/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_24/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_24/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_24/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_24/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_24/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_24/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_24/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_24/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_24/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_24/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_24/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_24/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_24/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_24/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_24/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_24/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_24/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_24/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_24/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_24/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_24/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_24/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_24/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_24/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_24/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_24/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_24/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_24/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_24/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_24/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_24/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_24/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_24/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_24/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_24/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_24/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_24/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_24/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_24/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_24/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_24/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_24/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_24/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_24/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_24/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_24/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_24/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_24/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_24/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_24/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_24/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_24/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_24/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_25/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_25/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_25/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_25/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_25/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_25/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_25/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_25/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_25/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_25/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_25/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_25/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_25/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_25/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_25/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_25/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_25/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_25/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_25/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_25/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_25/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_25/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_25/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_25/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_25/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_25/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_25/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_25/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_25/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_25/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_25/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_25/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_25/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_25/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_25/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_25/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_25/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_25/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_25/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_25/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_25/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_25/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_25/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_25/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_25/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_25/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_25/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_25/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_25/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_25/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_25/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_25/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_25/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_25/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_25/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_26/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_26/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_26/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_26/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_26/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_26/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_26/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_26/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_26/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_26/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_26/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_26/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_26/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_26/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_26/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_26/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_26/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_26/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_26/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_26/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_26/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_26/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_26/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_26/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_26/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_26/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_26/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_26/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_26/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_26/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_26/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_26/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_26/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_26/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_26/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_26/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_26/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_26/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_26/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_26/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_26/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_26/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_26/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_26/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_26/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_26/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_26/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_26/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_26/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_26/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_26/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_26/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_26/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_26/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_26/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_27/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_27/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_27/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_27/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_27/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_27/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_27/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_27/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_27/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_27/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_27/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_27/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_27/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_27/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_27/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_27/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_27/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_27/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_27/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_27/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_27/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_27/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_27/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_27/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_27/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_27/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_27/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_27/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_27/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_27/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_27/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_27/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_27/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_27/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_27/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_27/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_27/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_27/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_27/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_27/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_27/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_27/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_27/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_27/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_27/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_27/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_27/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_27/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_27/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_27/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_27/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_27/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_27/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_27/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_27/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_28/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_28/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_28/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_28/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_28/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_28/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_28/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_28/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_28/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_28/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_28/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_28/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_28/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_28/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_28/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_28/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_28/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_28/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_28/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_28/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_28/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_28/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_28/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_28/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_28/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_28/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_28/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_28/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_28/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_28/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_28/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_28/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_28/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_28/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_28/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_28/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_28/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_28/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_28/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_28/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_28/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_28/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_28/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_28/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_28/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_28/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_28/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_28/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_28/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_28/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_28/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_28/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_28/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_28/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_28/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_29/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_29/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_29/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_29/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_29/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_29/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_29/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_29/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_29/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_29/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_29/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_29/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_29/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_29/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_29/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_29/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_29/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_29/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_29/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_29/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_29/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_29/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_29/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_29/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_29/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_29/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_29/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_29/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_29/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_29/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_29/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_29/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_29/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_29/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_29/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_29/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_29/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_29/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_29/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_29/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_29/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_29/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_29/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_29/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_29/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_29/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_29/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_29/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_29/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_29/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_29/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_29/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_29/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_29/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_29/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_30/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_30/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_30/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_30/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_30/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_30/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_30/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_30/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_30/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_30/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_30/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_30/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_30/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_30/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_30/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_30/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_30/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_30/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_30/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_30/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_30/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_30/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_30/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_30/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_30/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_30/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_30/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_30/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_30/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_30/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_30/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_30/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_30/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_30/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_30/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_30/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_30/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_30/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_30/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_30/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_30/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_30/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_30/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_30/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_30/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_30/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_30/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_30/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_30/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_30/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_30/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_30/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_30/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_30/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_30/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_31/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_31/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_31/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_31/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_31/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_31/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_31/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_31/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_31/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_31/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_31/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_31/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_31/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_31/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_31/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_31/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_31/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_31/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_31/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_31/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_31/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_31/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_31/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_31/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_31/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_31/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_31/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_31/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_31/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_31/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_31/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_31/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_31/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_31/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_31/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_31/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_31/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_31/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_31/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_31/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_31/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_31/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_31/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_31/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_31/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_31/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_31/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_31/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_31/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_31/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_31/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_31/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_31/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_31/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_31/sync_datafrommem/dut_sync/scan_enable]]
set_multicycle_path 3 -hold -end -from [list [get_pins                         \
slice_0/sync_add2mem/dut_sync/clk] [get_pins                                   \
slice_0/sync_add2mem/dut_sync/reset] [get_pins                                 \
{slice_0/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                          \
{slice_0/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                          \
{slice_0/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                          \
{slice_0/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                          \
{slice_0/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                         \
{slice_0/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                         \
{slice_0/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                         \
{slice_0/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                         \
slice_0/sync_add2mem/dut_sync/scan_in] [get_pins                               \
slice_0/sync_add2mem/dut_sync/scan_enable] [get_pins                           \
slice_0/sync_data2mem/dut_sync/clk] [get_pins                                  \
slice_0/sync_data2mem/dut_sync/reset] [get_pins                                \
{slice_0/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                         \
{slice_0/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                         \
{slice_0/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                         \
{slice_0/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                         \
{slice_0/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                         \
{slice_0/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                         \
{slice_0/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_0/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_0/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_0/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_0/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                       \
{slice_0/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                       \
{slice_0/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                       \
{slice_0/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                       \
{slice_0/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                       \
{slice_0/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                       \
{slice_0/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_0/sync_data2mem/dut_sync/scan_in2] [get_pins                             \
slice_0/sync_data2mem/dut_sync/scan_in1] [get_pins                             \
slice_0/sync_data2mem/dut_sync/scan_enable] [get_pins                          \
slice_0/sync_datafrommem/dut_sync/clk] [get_pins                               \
slice_0/sync_datafrommem/dut_sync/reset] [get_pins                             \
{slice_0/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                      \
{slice_0/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                      \
{slice_0/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                      \
{slice_0/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                      \
{slice_0/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                      \
{slice_0/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                      \
{slice_0/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                      \
{slice_0/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                      \
{slice_0/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                      \
{slice_0/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                      \
{slice_0/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                    \
{slice_0/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                    \
{slice_0/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                    \
{slice_0/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                    \
{slice_0/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                    \
{slice_0/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                    \
{slice_0/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                     \
slice_0/sync_datafrommem/dut_sync/scan_in] [get_pins                           \
slice_0/sync_datafrommem/dut_sync/scan_enable] [get_pins                       \
slice_1/sync_add2mem/dut_sync/clk] [get_pins                                   \
slice_1/sync_add2mem/dut_sync/reset] [get_pins                                 \
{slice_1/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                          \
{slice_1/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                          \
{slice_1/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                          \
{slice_1/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                          \
{slice_1/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                         \
{slice_1/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                         \
{slice_1/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                         \
{slice_1/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                         \
slice_1/sync_add2mem/dut_sync/scan_in] [get_pins                               \
slice_1/sync_add2mem/dut_sync/scan_enable] [get_pins                           \
slice_1/sync_data2mem/dut_sync/clk] [get_pins                                  \
slice_1/sync_data2mem/dut_sync/reset] [get_pins                                \
{slice_1/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                         \
{slice_1/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                         \
{slice_1/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                         \
{slice_1/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                         \
{slice_1/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                         \
{slice_1/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                         \
{slice_1/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_1/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_1/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_1/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_1/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                       \
{slice_1/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                       \
{slice_1/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                       \
{slice_1/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                       \
{slice_1/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                       \
{slice_1/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                       \
{slice_1/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_1/sync_data2mem/dut_sync/scan_in2] [get_pins                             \
slice_1/sync_data2mem/dut_sync/scan_in1] [get_pins                             \
slice_1/sync_data2mem/dut_sync/scan_enable] [get_pins                          \
slice_1/sync_datafrommem/dut_sync/clk] [get_pins                               \
slice_1/sync_datafrommem/dut_sync/reset] [get_pins                             \
{slice_1/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                      \
{slice_1/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                      \
{slice_1/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                      \
{slice_1/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                      \
{slice_1/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                      \
{slice_1/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                      \
{slice_1/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                      \
{slice_1/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                      \
{slice_1/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                      \
{slice_1/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                      \
{slice_1/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                    \
{slice_1/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                    \
{slice_1/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                    \
{slice_1/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                    \
{slice_1/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                    \
{slice_1/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                    \
{slice_1/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                     \
slice_1/sync_datafrommem/dut_sync/scan_in] [get_pins                           \
slice_1/sync_datafrommem/dut_sync/scan_enable] [get_pins                       \
slice_2/sync_add2mem/dut_sync/clk] [get_pins                                   \
slice_2/sync_add2mem/dut_sync/reset] [get_pins                                 \
{slice_2/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                          \
{slice_2/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                          \
{slice_2/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                          \
{slice_2/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                          \
{slice_2/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                         \
{slice_2/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                         \
{slice_2/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                         \
{slice_2/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                         \
slice_2/sync_add2mem/dut_sync/scan_in] [get_pins                               \
slice_2/sync_add2mem/dut_sync/scan_enable] [get_pins                           \
slice_2/sync_data2mem/dut_sync/clk] [get_pins                                  \
slice_2/sync_data2mem/dut_sync/reset] [get_pins                                \
{slice_2/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                         \
{slice_2/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                         \
{slice_2/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                         \
{slice_2/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                         \
{slice_2/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                         \
{slice_2/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                         \
{slice_2/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_2/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_2/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_2/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_2/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                       \
{slice_2/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                       \
{slice_2/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                       \
{slice_2/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                       \
{slice_2/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                       \
{slice_2/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                       \
{slice_2/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_2/sync_data2mem/dut_sync/scan_in2] [get_pins                             \
slice_2/sync_data2mem/dut_sync/scan_in1] [get_pins                             \
slice_2/sync_data2mem/dut_sync/scan_enable] [get_pins                          \
slice_2/sync_datafrommem/dut_sync/clk] [get_pins                               \
slice_2/sync_datafrommem/dut_sync/reset] [get_pins                             \
{slice_2/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                      \
{slice_2/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                      \
{slice_2/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                      \
{slice_2/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                      \
{slice_2/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                      \
{slice_2/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                      \
{slice_2/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                      \
{slice_2/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                      \
{slice_2/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                      \
{slice_2/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                      \
{slice_2/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                    \
{slice_2/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                    \
{slice_2/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                    \
{slice_2/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                    \
{slice_2/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                    \
{slice_2/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                    \
{slice_2/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                     \
slice_2/sync_datafrommem/dut_sync/scan_in] [get_pins                           \
slice_2/sync_datafrommem/dut_sync/scan_enable] [get_pins                       \
slice_3/sync_add2mem/dut_sync/clk] [get_pins                                   \
slice_3/sync_add2mem/dut_sync/reset] [get_pins                                 \
{slice_3/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                          \
{slice_3/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                          \
{slice_3/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                          \
{slice_3/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                          \
{slice_3/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                         \
{slice_3/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                         \
{slice_3/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                         \
{slice_3/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                         \
slice_3/sync_add2mem/dut_sync/scan_in] [get_pins                               \
slice_3/sync_add2mem/dut_sync/scan_enable] [get_pins                           \
slice_3/sync_data2mem/dut_sync/clk] [get_pins                                  \
slice_3/sync_data2mem/dut_sync/reset] [get_pins                                \
{slice_3/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                         \
{slice_3/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                         \
{slice_3/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                         \
{slice_3/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                         \
{slice_3/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                         \
{slice_3/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                         \
{slice_3/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_3/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_3/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_3/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_3/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                       \
{slice_3/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                       \
{slice_3/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                       \
{slice_3/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                       \
{slice_3/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                       \
{slice_3/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                       \
{slice_3/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_3/sync_data2mem/dut_sync/scan_in2] [get_pins                             \
slice_3/sync_data2mem/dut_sync/scan_in1] [get_pins                             \
slice_3/sync_data2mem/dut_sync/scan_enable] [get_pins                          \
slice_3/sync_datafrommem/dut_sync/clk] [get_pins                               \
slice_3/sync_datafrommem/dut_sync/reset] [get_pins                             \
{slice_3/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                      \
{slice_3/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                      \
{slice_3/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                      \
{slice_3/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                      \
{slice_3/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                      \
{slice_3/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                      \
{slice_3/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                      \
{slice_3/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                      \
{slice_3/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                      \
{slice_3/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                      \
{slice_3/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                    \
{slice_3/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                    \
{slice_3/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                    \
{slice_3/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                    \
{slice_3/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                    \
{slice_3/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                    \
{slice_3/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                     \
slice_3/sync_datafrommem/dut_sync/scan_in] [get_pins                           \
slice_3/sync_datafrommem/dut_sync/scan_enable] [get_pins                       \
slice_4/sync_add2mem/dut_sync/clk] [get_pins                                   \
slice_4/sync_add2mem/dut_sync/reset] [get_pins                                 \
{slice_4/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                          \
{slice_4/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                          \
{slice_4/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                          \
{slice_4/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                          \
{slice_4/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                         \
{slice_4/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                         \
{slice_4/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                         \
{slice_4/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                         \
slice_4/sync_add2mem/dut_sync/scan_in] [get_pins                               \
slice_4/sync_add2mem/dut_sync/scan_enable] [get_pins                           \
slice_4/sync_data2mem/dut_sync/clk] [get_pins                                  \
slice_4/sync_data2mem/dut_sync/reset] [get_pins                                \
{slice_4/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                         \
{slice_4/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                         \
{slice_4/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                         \
{slice_4/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                         \
{slice_4/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                         \
{slice_4/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                         \
{slice_4/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_4/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_4/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_4/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_4/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                       \
{slice_4/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                       \
{slice_4/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                       \
{slice_4/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                       \
{slice_4/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                       \
{slice_4/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                       \
{slice_4/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_4/sync_data2mem/dut_sync/scan_in2] [get_pins                             \
slice_4/sync_data2mem/dut_sync/scan_in1] [get_pins                             \
slice_4/sync_data2mem/dut_sync/scan_enable] [get_pins                          \
slice_4/sync_datafrommem/dut_sync/clk] [get_pins                               \
slice_4/sync_datafrommem/dut_sync/reset] [get_pins                             \
{slice_4/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                      \
{slice_4/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                      \
{slice_4/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                      \
{slice_4/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                      \
{slice_4/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                      \
{slice_4/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                      \
{slice_4/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                      \
{slice_4/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                      \
{slice_4/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                      \
{slice_4/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                      \
{slice_4/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                    \
{slice_4/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                    \
{slice_4/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                    \
{slice_4/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                    \
{slice_4/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                    \
{slice_4/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                    \
{slice_4/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                     \
slice_4/sync_datafrommem/dut_sync/scan_in] [get_pins                           \
slice_4/sync_datafrommem/dut_sync/scan_enable] [get_pins                       \
slice_5/sync_add2mem/dut_sync/clk] [get_pins                                   \
slice_5/sync_add2mem/dut_sync/reset] [get_pins                                 \
{slice_5/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                          \
{slice_5/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                          \
{slice_5/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                          \
{slice_5/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                          \
{slice_5/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                         \
{slice_5/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                         \
{slice_5/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                         \
{slice_5/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                         \
slice_5/sync_add2mem/dut_sync/scan_in] [get_pins                               \
slice_5/sync_add2mem/dut_sync/scan_enable] [get_pins                           \
slice_5/sync_data2mem/dut_sync/clk] [get_pins                                  \
slice_5/sync_data2mem/dut_sync/reset] [get_pins                                \
{slice_5/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                         \
{slice_5/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                         \
{slice_5/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                         \
{slice_5/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                         \
{slice_5/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                         \
{slice_5/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                         \
{slice_5/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_5/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_5/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_5/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_5/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                       \
{slice_5/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                       \
{slice_5/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                       \
{slice_5/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                       \
{slice_5/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                       \
{slice_5/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                       \
{slice_5/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_5/sync_data2mem/dut_sync/scan_in2] [get_pins                             \
slice_5/sync_data2mem/dut_sync/scan_in1] [get_pins                             \
slice_5/sync_data2mem/dut_sync/scan_enable] [get_pins                          \
slice_5/sync_datafrommem/dut_sync/clk] [get_pins                               \
slice_5/sync_datafrommem/dut_sync/reset] [get_pins                             \
{slice_5/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                      \
{slice_5/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                      \
{slice_5/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                      \
{slice_5/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                      \
{slice_5/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                      \
{slice_5/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                      \
{slice_5/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                      \
{slice_5/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                      \
{slice_5/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                      \
{slice_5/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                      \
{slice_5/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                    \
{slice_5/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                    \
{slice_5/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                    \
{slice_5/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                    \
{slice_5/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                    \
{slice_5/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                    \
{slice_5/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                     \
slice_5/sync_datafrommem/dut_sync/scan_in] [get_pins                           \
slice_5/sync_datafrommem/dut_sync/scan_enable] [get_pins                       \
slice_6/sync_add2mem/dut_sync/clk] [get_pins                                   \
slice_6/sync_add2mem/dut_sync/reset] [get_pins                                 \
{slice_6/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                          \
{slice_6/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                          \
{slice_6/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                          \
{slice_6/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                          \
{slice_6/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                         \
{slice_6/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                         \
{slice_6/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                         \
{slice_6/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                         \
slice_6/sync_add2mem/dut_sync/scan_in] [get_pins                               \
slice_6/sync_add2mem/dut_sync/scan_enable] [get_pins                           \
slice_6/sync_data2mem/dut_sync/clk] [get_pins                                  \
slice_6/sync_data2mem/dut_sync/reset] [get_pins                                \
{slice_6/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                         \
{slice_6/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                         \
{slice_6/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                         \
{slice_6/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                         \
{slice_6/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                         \
{slice_6/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                         \
{slice_6/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_6/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_6/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_6/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_6/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                       \
{slice_6/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                       \
{slice_6/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                       \
{slice_6/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                       \
{slice_6/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                       \
{slice_6/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                       \
{slice_6/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_6/sync_data2mem/dut_sync/scan_in2] [get_pins                             \
slice_6/sync_data2mem/dut_sync/scan_in1] [get_pins                             \
slice_6/sync_data2mem/dut_sync/scan_enable] [get_pins                          \
slice_6/sync_datafrommem/dut_sync/clk] [get_pins                               \
slice_6/sync_datafrommem/dut_sync/reset] [get_pins                             \
{slice_6/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                      \
{slice_6/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                      \
{slice_6/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                      \
{slice_6/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                      \
{slice_6/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                      \
{slice_6/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                      \
{slice_6/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                      \
{slice_6/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                      \
{slice_6/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                      \
{slice_6/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                      \
{slice_6/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                    \
{slice_6/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                    \
{slice_6/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                    \
{slice_6/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                    \
{slice_6/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                    \
{slice_6/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                    \
{slice_6/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                     \
slice_6/sync_datafrommem/dut_sync/scan_in] [get_pins                           \
slice_6/sync_datafrommem/dut_sync/scan_enable] [get_pins                       \
slice_7/sync_add2mem/dut_sync/clk] [get_pins                                   \
slice_7/sync_add2mem/dut_sync/reset] [get_pins                                 \
{slice_7/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                          \
{slice_7/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                          \
{slice_7/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                          \
{slice_7/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                          \
{slice_7/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                         \
{slice_7/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                         \
{slice_7/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                         \
{slice_7/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                         \
slice_7/sync_add2mem/dut_sync/scan_in] [get_pins                               \
slice_7/sync_add2mem/dut_sync/scan_enable] [get_pins                           \
slice_7/sync_data2mem/dut_sync/clk] [get_pins                                  \
slice_7/sync_data2mem/dut_sync/reset] [get_pins                                \
{slice_7/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                         \
{slice_7/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                         \
{slice_7/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                         \
{slice_7/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                         \
{slice_7/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                         \
{slice_7/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                         \
{slice_7/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_7/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_7/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_7/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_7/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                       \
{slice_7/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                       \
{slice_7/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                       \
{slice_7/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                       \
{slice_7/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                       \
{slice_7/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                       \
{slice_7/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_7/sync_data2mem/dut_sync/scan_in2] [get_pins                             \
slice_7/sync_data2mem/dut_sync/scan_in1] [get_pins                             \
slice_7/sync_data2mem/dut_sync/scan_enable] [get_pins                          \
slice_7/sync_datafrommem/dut_sync/clk] [get_pins                               \
slice_7/sync_datafrommem/dut_sync/reset] [get_pins                             \
{slice_7/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                      \
{slice_7/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                      \
{slice_7/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                      \
{slice_7/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                      \
{slice_7/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                      \
{slice_7/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                      \
{slice_7/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                      \
{slice_7/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                      \
{slice_7/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                      \
{slice_7/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                      \
{slice_7/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                    \
{slice_7/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                    \
{slice_7/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                    \
{slice_7/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                    \
{slice_7/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                    \
{slice_7/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                    \
{slice_7/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                     \
slice_7/sync_datafrommem/dut_sync/scan_in] [get_pins                           \
slice_7/sync_datafrommem/dut_sync/scan_enable] [get_pins                       \
slice_8/sync_add2mem/dut_sync/clk] [get_pins                                   \
slice_8/sync_add2mem/dut_sync/reset] [get_pins                                 \
{slice_8/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                          \
{slice_8/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                          \
{slice_8/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                          \
{slice_8/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                          \
{slice_8/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                         \
{slice_8/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                         \
{slice_8/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                         \
{slice_8/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                         \
slice_8/sync_add2mem/dut_sync/scan_in] [get_pins                               \
slice_8/sync_add2mem/dut_sync/scan_enable] [get_pins                           \
slice_8/sync_data2mem/dut_sync/clk] [get_pins                                  \
slice_8/sync_data2mem/dut_sync/reset] [get_pins                                \
{slice_8/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                         \
{slice_8/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                         \
{slice_8/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                         \
{slice_8/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                         \
{slice_8/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                         \
{slice_8/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                         \
{slice_8/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_8/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_8/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_8/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_8/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                       \
{slice_8/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                       \
{slice_8/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                       \
{slice_8/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                       \
{slice_8/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                       \
{slice_8/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                       \
{slice_8/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_8/sync_data2mem/dut_sync/scan_in2] [get_pins                             \
slice_8/sync_data2mem/dut_sync/scan_in1] [get_pins                             \
slice_8/sync_data2mem/dut_sync/scan_enable] [get_pins                          \
slice_8/sync_datafrommem/dut_sync/clk] [get_pins                               \
slice_8/sync_datafrommem/dut_sync/reset] [get_pins                             \
{slice_8/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                      \
{slice_8/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                      \
{slice_8/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                      \
{slice_8/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                      \
{slice_8/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                      \
{slice_8/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                      \
{slice_8/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                      \
{slice_8/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                      \
{slice_8/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                      \
{slice_8/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                      \
{slice_8/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                    \
{slice_8/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                    \
{slice_8/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                    \
{slice_8/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                    \
{slice_8/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                    \
{slice_8/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                    \
{slice_8/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                     \
slice_8/sync_datafrommem/dut_sync/scan_in] [get_pins                           \
slice_8/sync_datafrommem/dut_sync/scan_enable] [get_pins                       \
slice_9/sync_add2mem/dut_sync/clk] [get_pins                                   \
slice_9/sync_add2mem/dut_sync/reset] [get_pins                                 \
{slice_9/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                          \
{slice_9/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                          \
{slice_9/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                          \
{slice_9/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                          \
{slice_9/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                         \
{slice_9/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                         \
{slice_9/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                         \
{slice_9/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                         \
slice_9/sync_add2mem/dut_sync/scan_in] [get_pins                               \
slice_9/sync_add2mem/dut_sync/scan_enable] [get_pins                           \
slice_9/sync_data2mem/dut_sync/clk] [get_pins                                  \
slice_9/sync_data2mem/dut_sync/reset] [get_pins                                \
{slice_9/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                         \
{slice_9/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                         \
{slice_9/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                         \
{slice_9/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                         \
{slice_9/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                         \
{slice_9/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                         \
{slice_9/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_9/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_9/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_9/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_9/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                       \
{slice_9/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                       \
{slice_9/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                       \
{slice_9/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                       \
{slice_9/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                       \
{slice_9/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                       \
{slice_9/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_9/sync_data2mem/dut_sync/scan_in2] [get_pins                             \
slice_9/sync_data2mem/dut_sync/scan_in1] [get_pins                             \
slice_9/sync_data2mem/dut_sync/scan_enable] [get_pins                          \
slice_9/sync_datafrommem/dut_sync/clk] [get_pins                               \
slice_9/sync_datafrommem/dut_sync/reset] [get_pins                             \
{slice_9/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                      \
{slice_9/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                      \
{slice_9/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                      \
{slice_9/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                      \
{slice_9/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                      \
{slice_9/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                      \
{slice_9/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                      \
{slice_9/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                      \
{slice_9/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                      \
{slice_9/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                      \
{slice_9/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                    \
{slice_9/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                    \
{slice_9/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                    \
{slice_9/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                    \
{slice_9/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                    \
{slice_9/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                    \
{slice_9/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                     \
slice_9/sync_datafrommem/dut_sync/scan_in] [get_pins                           \
slice_9/sync_datafrommem/dut_sync/scan_enable] [get_pins                       \
slice_10/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_10/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_10/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_10/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_10/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_10/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_10/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_10/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_10/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_10/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_10/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_10/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_10/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_10/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_10/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_10/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_10/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_10/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_10/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_10/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_10/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_10/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_10/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_10/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_10/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_10/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_10/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_10/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_10/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_10/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_10/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_10/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_10/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_10/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_10/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_10/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_10/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_10/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_10/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_10/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_10/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_10/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_10/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_10/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_10/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_10/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_10/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_10/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_10/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_10/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_10/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_10/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_10/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_10/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_10/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_11/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_11/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_11/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_11/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_11/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_11/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_11/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_11/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_11/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_11/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_11/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_11/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_11/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_11/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_11/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_11/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_11/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_11/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_11/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_11/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_11/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_11/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_11/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_11/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_11/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_11/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_11/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_11/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_11/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_11/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_11/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_11/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_11/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_11/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_11/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_11/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_11/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_11/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_11/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_11/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_11/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_11/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_11/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_11/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_11/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_11/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_11/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_11/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_11/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_11/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_11/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_11/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_11/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_11/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_11/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_12/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_12/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_12/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_12/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_12/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_12/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_12/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_12/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_12/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_12/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_12/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_12/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_12/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_12/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_12/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_12/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_12/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_12/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_12/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_12/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_12/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_12/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_12/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_12/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_12/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_12/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_12/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_12/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_12/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_12/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_12/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_12/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_12/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_12/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_12/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_12/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_12/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_12/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_12/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_12/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_12/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_12/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_12/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_12/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_12/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_12/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_12/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_12/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_12/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_12/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_12/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_12/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_12/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_12/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_12/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_13/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_13/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_13/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_13/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_13/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_13/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_13/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_13/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_13/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_13/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_13/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_13/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_13/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_13/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_13/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_13/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_13/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_13/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_13/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_13/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_13/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_13/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_13/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_13/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_13/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_13/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_13/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_13/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_13/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_13/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_13/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_13/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_13/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_13/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_13/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_13/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_13/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_13/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_13/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_13/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_13/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_13/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_13/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_13/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_13/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_13/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_13/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_13/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_13/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_13/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_13/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_13/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_13/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_13/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_13/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_14/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_14/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_14/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_14/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_14/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_14/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_14/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_14/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_14/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_14/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_14/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_14/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_14/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_14/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_14/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_14/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_14/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_14/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_14/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_14/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_14/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_14/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_14/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_14/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_14/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_14/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_14/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_14/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_14/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_14/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_14/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_14/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_14/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_14/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_14/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_14/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_14/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_14/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_14/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_14/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_14/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_14/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_14/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_14/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_14/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_14/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_14/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_14/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_14/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_14/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_14/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_14/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_14/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_14/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_14/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_15/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_15/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_15/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_15/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_15/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_15/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_15/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_15/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_15/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_15/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_15/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_15/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_15/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_15/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_15/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_15/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_15/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_15/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_15/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_15/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_15/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_15/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_15/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_15/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_15/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_15/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_15/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_15/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_15/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_15/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_15/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_15/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_15/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_15/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_15/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_15/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_15/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_15/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_15/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_15/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_15/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_15/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_15/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_15/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_15/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_15/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_15/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_15/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_15/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_15/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_15/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_15/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_15/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_15/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_15/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_16/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_16/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_16/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_16/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_16/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_16/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_16/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_16/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_16/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_16/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_16/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_16/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_16/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_16/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_16/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_16/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_16/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_16/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_16/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_16/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_16/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_16/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_16/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_16/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_16/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_16/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_16/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_16/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_16/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_16/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_16/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_16/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_16/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_16/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_16/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_16/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_16/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_16/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_16/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_16/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_16/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_16/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_16/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_16/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_16/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_16/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_16/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_16/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_16/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_16/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_16/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_16/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_16/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_16/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_16/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_17/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_17/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_17/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_17/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_17/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_17/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_17/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_17/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_17/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_17/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_17/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_17/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_17/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_17/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_17/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_17/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_17/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_17/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_17/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_17/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_17/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_17/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_17/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_17/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_17/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_17/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_17/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_17/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_17/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_17/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_17/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_17/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_17/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_17/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_17/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_17/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_17/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_17/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_17/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_17/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_17/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_17/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_17/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_17/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_17/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_17/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_17/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_17/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_17/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_17/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_17/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_17/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_17/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_17/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_17/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_18/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_18/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_18/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_18/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_18/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_18/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_18/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_18/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_18/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_18/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_18/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_18/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_18/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_18/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_18/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_18/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_18/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_18/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_18/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_18/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_18/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_18/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_18/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_18/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_18/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_18/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_18/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_18/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_18/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_18/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_18/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_18/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_18/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_18/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_18/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_18/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_18/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_18/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_18/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_18/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_18/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_18/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_18/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_18/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_18/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_18/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_18/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_18/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_18/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_18/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_18/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_18/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_18/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_18/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_18/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_19/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_19/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_19/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_19/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_19/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_19/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_19/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_19/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_19/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_19/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_19/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_19/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_19/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_19/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_19/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_19/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_19/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_19/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_19/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_19/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_19/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_19/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_19/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_19/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_19/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_19/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_19/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_19/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_19/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_19/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_19/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_19/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_19/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_19/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_19/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_19/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_19/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_19/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_19/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_19/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_19/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_19/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_19/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_19/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_19/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_19/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_19/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_19/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_19/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_19/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_19/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_19/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_19/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_19/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_19/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_20/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_20/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_20/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_20/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_20/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_20/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_20/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_20/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_20/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_20/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_20/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_20/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_20/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_20/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_20/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_20/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_20/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_20/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_20/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_20/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_20/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_20/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_20/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_20/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_20/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_20/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_20/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_20/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_20/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_20/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_20/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_20/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_20/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_20/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_20/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_20/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_20/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_20/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_20/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_20/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_20/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_20/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_20/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_20/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_20/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_20/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_20/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_20/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_20/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_20/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_20/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_20/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_20/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_20/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_20/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_21/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_21/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_21/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_21/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_21/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_21/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_21/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_21/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_21/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_21/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_21/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_21/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_21/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_21/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_21/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_21/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_21/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_21/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_21/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_21/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_21/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_21/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_21/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_21/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_21/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_21/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_21/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_21/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_21/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_21/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_21/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_21/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_21/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_21/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_21/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_21/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_21/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_21/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_21/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_21/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_21/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_21/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_21/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_21/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_21/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_21/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_21/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_21/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_21/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_21/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_21/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_21/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_21/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_21/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_21/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_22/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_22/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_22/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_22/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_22/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_22/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_22/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_22/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_22/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_22/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_22/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_22/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_22/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_22/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_22/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_22/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_22/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_22/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_22/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_22/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_22/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_22/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_22/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_22/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_22/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_22/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_22/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_22/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_22/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_22/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_22/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_22/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_22/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_22/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_22/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_22/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_22/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_22/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_22/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_22/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_22/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_22/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_22/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_22/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_22/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_22/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_22/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_22/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_22/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_22/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_22/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_22/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_22/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_22/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_22/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_23/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_23/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_23/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_23/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_23/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_23/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_23/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_23/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_23/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_23/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_23/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_23/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_23/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_23/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_23/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_23/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_23/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_23/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_23/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_23/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_23/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_23/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_23/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_23/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_23/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_23/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_23/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_23/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_23/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_23/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_23/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_23/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_23/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_23/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_23/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_23/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_23/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_23/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_23/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_23/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_23/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_23/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_23/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_23/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_23/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_23/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_23/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_23/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_23/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_23/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_23/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_23/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_23/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_23/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_23/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_24/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_24/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_24/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_24/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_24/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_24/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_24/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_24/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_24/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_24/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_24/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_24/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_24/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_24/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_24/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_24/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_24/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_24/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_24/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_24/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_24/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_24/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_24/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_24/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_24/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_24/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_24/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_24/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_24/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_24/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_24/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_24/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_24/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_24/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_24/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_24/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_24/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_24/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_24/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_24/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_24/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_24/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_24/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_24/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_24/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_24/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_24/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_24/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_24/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_24/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_24/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_24/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_24/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_24/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_24/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_25/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_25/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_25/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_25/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_25/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_25/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_25/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_25/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_25/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_25/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_25/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_25/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_25/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_25/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_25/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_25/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_25/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_25/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_25/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_25/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_25/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_25/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_25/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_25/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_25/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_25/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_25/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_25/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_25/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_25/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_25/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_25/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_25/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_25/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_25/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_25/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_25/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_25/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_25/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_25/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_25/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_25/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_25/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_25/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_25/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_25/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_25/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_25/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_25/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_25/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_25/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_25/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_25/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_25/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_25/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_26/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_26/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_26/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_26/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_26/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_26/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_26/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_26/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_26/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_26/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_26/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_26/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_26/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_26/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_26/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_26/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_26/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_26/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_26/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_26/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_26/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_26/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_26/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_26/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_26/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_26/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_26/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_26/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_26/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_26/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_26/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_26/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_26/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_26/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_26/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_26/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_26/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_26/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_26/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_26/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_26/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_26/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_26/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_26/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_26/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_26/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_26/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_26/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_26/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_26/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_26/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_26/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_26/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_26/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_26/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_27/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_27/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_27/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_27/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_27/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_27/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_27/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_27/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_27/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_27/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_27/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_27/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_27/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_27/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_27/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_27/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_27/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_27/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_27/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_27/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_27/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_27/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_27/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_27/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_27/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_27/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_27/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_27/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_27/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_27/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_27/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_27/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_27/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_27/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_27/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_27/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_27/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_27/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_27/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_27/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_27/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_27/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_27/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_27/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_27/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_27/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_27/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_27/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_27/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_27/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_27/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_27/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_27/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_27/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_27/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_28/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_28/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_28/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_28/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_28/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_28/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_28/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_28/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_28/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_28/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_28/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_28/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_28/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_28/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_28/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_28/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_28/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_28/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_28/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_28/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_28/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_28/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_28/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_28/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_28/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_28/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_28/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_28/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_28/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_28/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_28/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_28/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_28/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_28/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_28/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_28/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_28/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_28/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_28/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_28/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_28/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_28/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_28/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_28/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_28/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_28/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_28/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_28/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_28/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_28/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_28/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_28/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_28/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_28/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_28/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_29/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_29/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_29/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_29/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_29/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_29/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_29/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_29/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_29/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_29/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_29/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_29/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_29/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_29/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_29/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_29/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_29/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_29/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_29/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_29/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_29/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_29/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_29/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_29/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_29/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_29/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_29/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_29/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_29/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_29/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_29/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_29/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_29/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_29/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_29/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_29/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_29/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_29/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_29/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_29/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_29/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_29/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_29/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_29/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_29/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_29/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_29/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_29/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_29/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_29/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_29/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_29/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_29/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_29/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_29/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_30/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_30/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_30/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_30/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_30/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_30/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_30/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_30/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_30/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_30/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_30/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_30/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_30/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_30/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_30/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_30/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_30/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_30/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_30/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_30/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_30/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_30/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_30/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_30/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_30/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_30/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_30/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_30/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_30/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_30/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_30/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_30/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_30/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_30/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_30/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_30/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_30/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_30/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_30/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_30/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_30/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_30/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_30/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_30/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_30/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_30/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_30/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_30/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_30/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_30/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_30/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_30/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_30/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_30/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_30/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_31/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_31/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_31/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_31/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_31/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_31/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_31/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_31/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_31/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_31/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_31/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_31/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_31/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_31/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_31/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_31/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_31/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_31/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_31/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_31/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_31/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_31/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_31/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_31/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_31/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_31/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_31/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_31/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_31/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_31/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_31/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_31/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_31/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_31/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_31/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_31/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_31/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_31/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_31/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_31/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_31/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_31/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_31/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_31/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_31/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_31/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_31/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_31/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_31/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_31/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_31/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_31/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_31/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_31/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_31/sync_datafrommem/dut_sync/scan_enable]]
set_multicycle_path 3 -setup -to [list [get_pins                               \
slice_0/sync_add2mem/dut_sync/clk] [get_pins                                   \
slice_0/sync_add2mem/dut_sync/reset] [get_pins                                 \
{slice_0/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                          \
{slice_0/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                          \
{slice_0/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                          \
{slice_0/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                          \
{slice_0/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                         \
{slice_0/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                         \
{slice_0/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                         \
{slice_0/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                         \
slice_0/sync_add2mem/dut_sync/scan_in] [get_pins                               \
slice_0/sync_add2mem/dut_sync/scan_enable] [get_pins                           \
slice_0/sync_data2mem/dut_sync/clk] [get_pins                                  \
slice_0/sync_data2mem/dut_sync/reset] [get_pins                                \
{slice_0/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                         \
{slice_0/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                         \
{slice_0/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                         \
{slice_0/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                         \
{slice_0/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                         \
{slice_0/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                         \
{slice_0/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_0/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_0/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_0/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_0/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                       \
{slice_0/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                       \
{slice_0/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                       \
{slice_0/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                       \
{slice_0/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                       \
{slice_0/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                       \
{slice_0/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_0/sync_data2mem/dut_sync/scan_in2] [get_pins                             \
slice_0/sync_data2mem/dut_sync/scan_in1] [get_pins                             \
slice_0/sync_data2mem/dut_sync/scan_enable] [get_pins                          \
slice_0/sync_datafrommem/dut_sync/clk] [get_pins                               \
slice_0/sync_datafrommem/dut_sync/reset] [get_pins                             \
{slice_0/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                      \
{slice_0/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                      \
{slice_0/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                      \
{slice_0/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                      \
{slice_0/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                      \
{slice_0/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                      \
{slice_0/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                      \
{slice_0/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                      \
{slice_0/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                      \
{slice_0/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                      \
{slice_0/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                    \
{slice_0/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                    \
{slice_0/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                    \
{slice_0/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                    \
{slice_0/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                    \
{slice_0/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                    \
{slice_0/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                     \
slice_0/sync_datafrommem/dut_sync/scan_in] [get_pins                           \
slice_0/sync_datafrommem/dut_sync/scan_enable] [get_pins                       \
slice_1/sync_add2mem/dut_sync/clk] [get_pins                                   \
slice_1/sync_add2mem/dut_sync/reset] [get_pins                                 \
{slice_1/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                          \
{slice_1/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                          \
{slice_1/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                          \
{slice_1/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                          \
{slice_1/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                         \
{slice_1/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                         \
{slice_1/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                         \
{slice_1/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                         \
slice_1/sync_add2mem/dut_sync/scan_in] [get_pins                               \
slice_1/sync_add2mem/dut_sync/scan_enable] [get_pins                           \
slice_1/sync_data2mem/dut_sync/clk] [get_pins                                  \
slice_1/sync_data2mem/dut_sync/reset] [get_pins                                \
{slice_1/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                         \
{slice_1/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                         \
{slice_1/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                         \
{slice_1/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                         \
{slice_1/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                         \
{slice_1/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                         \
{slice_1/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_1/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_1/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_1/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_1/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                       \
{slice_1/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                       \
{slice_1/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                       \
{slice_1/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                       \
{slice_1/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                       \
{slice_1/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                       \
{slice_1/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_1/sync_data2mem/dut_sync/scan_in2] [get_pins                             \
slice_1/sync_data2mem/dut_sync/scan_in1] [get_pins                             \
slice_1/sync_data2mem/dut_sync/scan_enable] [get_pins                          \
slice_1/sync_datafrommem/dut_sync/clk] [get_pins                               \
slice_1/sync_datafrommem/dut_sync/reset] [get_pins                             \
{slice_1/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                      \
{slice_1/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                      \
{slice_1/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                      \
{slice_1/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                      \
{slice_1/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                      \
{slice_1/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                      \
{slice_1/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                      \
{slice_1/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                      \
{slice_1/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                      \
{slice_1/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                      \
{slice_1/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                    \
{slice_1/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                    \
{slice_1/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                    \
{slice_1/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                    \
{slice_1/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                    \
{slice_1/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                    \
{slice_1/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                     \
slice_1/sync_datafrommem/dut_sync/scan_in] [get_pins                           \
slice_1/sync_datafrommem/dut_sync/scan_enable] [get_pins                       \
slice_2/sync_add2mem/dut_sync/clk] [get_pins                                   \
slice_2/sync_add2mem/dut_sync/reset] [get_pins                                 \
{slice_2/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                          \
{slice_2/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                          \
{slice_2/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                          \
{slice_2/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                          \
{slice_2/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                         \
{slice_2/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                         \
{slice_2/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                         \
{slice_2/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                         \
slice_2/sync_add2mem/dut_sync/scan_in] [get_pins                               \
slice_2/sync_add2mem/dut_sync/scan_enable] [get_pins                           \
slice_2/sync_data2mem/dut_sync/clk] [get_pins                                  \
slice_2/sync_data2mem/dut_sync/reset] [get_pins                                \
{slice_2/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                         \
{slice_2/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                         \
{slice_2/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                         \
{slice_2/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                         \
{slice_2/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                         \
{slice_2/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                         \
{slice_2/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_2/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_2/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_2/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_2/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                       \
{slice_2/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                       \
{slice_2/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                       \
{slice_2/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                       \
{slice_2/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                       \
{slice_2/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                       \
{slice_2/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_2/sync_data2mem/dut_sync/scan_in2] [get_pins                             \
slice_2/sync_data2mem/dut_sync/scan_in1] [get_pins                             \
slice_2/sync_data2mem/dut_sync/scan_enable] [get_pins                          \
slice_2/sync_datafrommem/dut_sync/clk] [get_pins                               \
slice_2/sync_datafrommem/dut_sync/reset] [get_pins                             \
{slice_2/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                      \
{slice_2/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                      \
{slice_2/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                      \
{slice_2/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                      \
{slice_2/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                      \
{slice_2/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                      \
{slice_2/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                      \
{slice_2/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                      \
{slice_2/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                      \
{slice_2/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                      \
{slice_2/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                    \
{slice_2/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                    \
{slice_2/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                    \
{slice_2/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                    \
{slice_2/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                    \
{slice_2/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                    \
{slice_2/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                     \
slice_2/sync_datafrommem/dut_sync/scan_in] [get_pins                           \
slice_2/sync_datafrommem/dut_sync/scan_enable] [get_pins                       \
slice_3/sync_add2mem/dut_sync/clk] [get_pins                                   \
slice_3/sync_add2mem/dut_sync/reset] [get_pins                                 \
{slice_3/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                          \
{slice_3/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                          \
{slice_3/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                          \
{slice_3/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                          \
{slice_3/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                         \
{slice_3/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                         \
{slice_3/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                         \
{slice_3/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                         \
slice_3/sync_add2mem/dut_sync/scan_in] [get_pins                               \
slice_3/sync_add2mem/dut_sync/scan_enable] [get_pins                           \
slice_3/sync_data2mem/dut_sync/clk] [get_pins                                  \
slice_3/sync_data2mem/dut_sync/reset] [get_pins                                \
{slice_3/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                         \
{slice_3/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                         \
{slice_3/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                         \
{slice_3/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                         \
{slice_3/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                         \
{slice_3/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                         \
{slice_3/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_3/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_3/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_3/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_3/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                       \
{slice_3/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                       \
{slice_3/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                       \
{slice_3/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                       \
{slice_3/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                       \
{slice_3/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                       \
{slice_3/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_3/sync_data2mem/dut_sync/scan_in2] [get_pins                             \
slice_3/sync_data2mem/dut_sync/scan_in1] [get_pins                             \
slice_3/sync_data2mem/dut_sync/scan_enable] [get_pins                          \
slice_3/sync_datafrommem/dut_sync/clk] [get_pins                               \
slice_3/sync_datafrommem/dut_sync/reset] [get_pins                             \
{slice_3/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                      \
{slice_3/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                      \
{slice_3/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                      \
{slice_3/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                      \
{slice_3/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                      \
{slice_3/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                      \
{slice_3/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                      \
{slice_3/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                      \
{slice_3/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                      \
{slice_3/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                      \
{slice_3/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                    \
{slice_3/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                    \
{slice_3/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                    \
{slice_3/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                    \
{slice_3/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                    \
{slice_3/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                    \
{slice_3/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                     \
slice_3/sync_datafrommem/dut_sync/scan_in] [get_pins                           \
slice_3/sync_datafrommem/dut_sync/scan_enable] [get_pins                       \
slice_4/sync_add2mem/dut_sync/clk] [get_pins                                   \
slice_4/sync_add2mem/dut_sync/reset] [get_pins                                 \
{slice_4/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                          \
{slice_4/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                          \
{slice_4/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                          \
{slice_4/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                          \
{slice_4/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                         \
{slice_4/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                         \
{slice_4/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                         \
{slice_4/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                         \
slice_4/sync_add2mem/dut_sync/scan_in] [get_pins                               \
slice_4/sync_add2mem/dut_sync/scan_enable] [get_pins                           \
slice_4/sync_data2mem/dut_sync/clk] [get_pins                                  \
slice_4/sync_data2mem/dut_sync/reset] [get_pins                                \
{slice_4/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                         \
{slice_4/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                         \
{slice_4/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                         \
{slice_4/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                         \
{slice_4/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                         \
{slice_4/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                         \
{slice_4/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_4/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_4/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_4/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_4/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                       \
{slice_4/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                       \
{slice_4/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                       \
{slice_4/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                       \
{slice_4/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                       \
{slice_4/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                       \
{slice_4/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_4/sync_data2mem/dut_sync/scan_in2] [get_pins                             \
slice_4/sync_data2mem/dut_sync/scan_in1] [get_pins                             \
slice_4/sync_data2mem/dut_sync/scan_enable] [get_pins                          \
slice_4/sync_datafrommem/dut_sync/clk] [get_pins                               \
slice_4/sync_datafrommem/dut_sync/reset] [get_pins                             \
{slice_4/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                      \
{slice_4/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                      \
{slice_4/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                      \
{slice_4/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                      \
{slice_4/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                      \
{slice_4/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                      \
{slice_4/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                      \
{slice_4/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                      \
{slice_4/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                      \
{slice_4/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                      \
{slice_4/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                    \
{slice_4/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                    \
{slice_4/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                    \
{slice_4/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                    \
{slice_4/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                    \
{slice_4/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                    \
{slice_4/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                     \
slice_4/sync_datafrommem/dut_sync/scan_in] [get_pins                           \
slice_4/sync_datafrommem/dut_sync/scan_enable] [get_pins                       \
slice_5/sync_add2mem/dut_sync/clk] [get_pins                                   \
slice_5/sync_add2mem/dut_sync/reset] [get_pins                                 \
{slice_5/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                          \
{slice_5/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                          \
{slice_5/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                          \
{slice_5/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                          \
{slice_5/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                         \
{slice_5/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                         \
{slice_5/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                         \
{slice_5/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                         \
slice_5/sync_add2mem/dut_sync/scan_in] [get_pins                               \
slice_5/sync_add2mem/dut_sync/scan_enable] [get_pins                           \
slice_5/sync_data2mem/dut_sync/clk] [get_pins                                  \
slice_5/sync_data2mem/dut_sync/reset] [get_pins                                \
{slice_5/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                         \
{slice_5/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                         \
{slice_5/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                         \
{slice_5/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                         \
{slice_5/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                         \
{slice_5/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                         \
{slice_5/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_5/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_5/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_5/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_5/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                       \
{slice_5/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                       \
{slice_5/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                       \
{slice_5/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                       \
{slice_5/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                       \
{slice_5/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                       \
{slice_5/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_5/sync_data2mem/dut_sync/scan_in2] [get_pins                             \
slice_5/sync_data2mem/dut_sync/scan_in1] [get_pins                             \
slice_5/sync_data2mem/dut_sync/scan_enable] [get_pins                          \
slice_5/sync_datafrommem/dut_sync/clk] [get_pins                               \
slice_5/sync_datafrommem/dut_sync/reset] [get_pins                             \
{slice_5/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                      \
{slice_5/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                      \
{slice_5/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                      \
{slice_5/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                      \
{slice_5/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                      \
{slice_5/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                      \
{slice_5/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                      \
{slice_5/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                      \
{slice_5/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                      \
{slice_5/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                      \
{slice_5/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                    \
{slice_5/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                    \
{slice_5/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                    \
{slice_5/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                    \
{slice_5/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                    \
{slice_5/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                    \
{slice_5/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                     \
slice_5/sync_datafrommem/dut_sync/scan_in] [get_pins                           \
slice_5/sync_datafrommem/dut_sync/scan_enable] [get_pins                       \
slice_6/sync_add2mem/dut_sync/clk] [get_pins                                   \
slice_6/sync_add2mem/dut_sync/reset] [get_pins                                 \
{slice_6/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                          \
{slice_6/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                          \
{slice_6/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                          \
{slice_6/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                          \
{slice_6/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                         \
{slice_6/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                         \
{slice_6/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                         \
{slice_6/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                         \
slice_6/sync_add2mem/dut_sync/scan_in] [get_pins                               \
slice_6/sync_add2mem/dut_sync/scan_enable] [get_pins                           \
slice_6/sync_data2mem/dut_sync/clk] [get_pins                                  \
slice_6/sync_data2mem/dut_sync/reset] [get_pins                                \
{slice_6/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                         \
{slice_6/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                         \
{slice_6/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                         \
{slice_6/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                         \
{slice_6/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                         \
{slice_6/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                         \
{slice_6/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_6/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_6/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_6/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_6/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                       \
{slice_6/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                       \
{slice_6/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                       \
{slice_6/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                       \
{slice_6/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                       \
{slice_6/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                       \
{slice_6/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_6/sync_data2mem/dut_sync/scan_in2] [get_pins                             \
slice_6/sync_data2mem/dut_sync/scan_in1] [get_pins                             \
slice_6/sync_data2mem/dut_sync/scan_enable] [get_pins                          \
slice_6/sync_datafrommem/dut_sync/clk] [get_pins                               \
slice_6/sync_datafrommem/dut_sync/reset] [get_pins                             \
{slice_6/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                      \
{slice_6/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                      \
{slice_6/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                      \
{slice_6/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                      \
{slice_6/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                      \
{slice_6/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                      \
{slice_6/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                      \
{slice_6/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                      \
{slice_6/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                      \
{slice_6/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                      \
{slice_6/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                    \
{slice_6/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                    \
{slice_6/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                    \
{slice_6/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                    \
{slice_6/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                    \
{slice_6/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                    \
{slice_6/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                     \
slice_6/sync_datafrommem/dut_sync/scan_in] [get_pins                           \
slice_6/sync_datafrommem/dut_sync/scan_enable] [get_pins                       \
slice_7/sync_add2mem/dut_sync/clk] [get_pins                                   \
slice_7/sync_add2mem/dut_sync/reset] [get_pins                                 \
{slice_7/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                          \
{slice_7/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                          \
{slice_7/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                          \
{slice_7/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                          \
{slice_7/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                         \
{slice_7/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                         \
{slice_7/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                         \
{slice_7/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                         \
slice_7/sync_add2mem/dut_sync/scan_in] [get_pins                               \
slice_7/sync_add2mem/dut_sync/scan_enable] [get_pins                           \
slice_7/sync_data2mem/dut_sync/clk] [get_pins                                  \
slice_7/sync_data2mem/dut_sync/reset] [get_pins                                \
{slice_7/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                         \
{slice_7/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                         \
{slice_7/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                         \
{slice_7/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                         \
{slice_7/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                         \
{slice_7/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                         \
{slice_7/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_7/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_7/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_7/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_7/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                       \
{slice_7/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                       \
{slice_7/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                       \
{slice_7/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                       \
{slice_7/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                       \
{slice_7/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                       \
{slice_7/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_7/sync_data2mem/dut_sync/scan_in2] [get_pins                             \
slice_7/sync_data2mem/dut_sync/scan_in1] [get_pins                             \
slice_7/sync_data2mem/dut_sync/scan_enable] [get_pins                          \
slice_7/sync_datafrommem/dut_sync/clk] [get_pins                               \
slice_7/sync_datafrommem/dut_sync/reset] [get_pins                             \
{slice_7/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                      \
{slice_7/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                      \
{slice_7/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                      \
{slice_7/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                      \
{slice_7/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                      \
{slice_7/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                      \
{slice_7/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                      \
{slice_7/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                      \
{slice_7/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                      \
{slice_7/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                      \
{slice_7/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                    \
{slice_7/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                    \
{slice_7/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                    \
{slice_7/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                    \
{slice_7/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                    \
{slice_7/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                    \
{slice_7/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                     \
slice_7/sync_datafrommem/dut_sync/scan_in] [get_pins                           \
slice_7/sync_datafrommem/dut_sync/scan_enable] [get_pins                       \
slice_8/sync_add2mem/dut_sync/clk] [get_pins                                   \
slice_8/sync_add2mem/dut_sync/reset] [get_pins                                 \
{slice_8/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                          \
{slice_8/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                          \
{slice_8/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                          \
{slice_8/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                          \
{slice_8/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                         \
{slice_8/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                         \
{slice_8/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                         \
{slice_8/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                         \
slice_8/sync_add2mem/dut_sync/scan_in] [get_pins                               \
slice_8/sync_add2mem/dut_sync/scan_enable] [get_pins                           \
slice_8/sync_data2mem/dut_sync/clk] [get_pins                                  \
slice_8/sync_data2mem/dut_sync/reset] [get_pins                                \
{slice_8/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                         \
{slice_8/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                         \
{slice_8/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                         \
{slice_8/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                         \
{slice_8/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                         \
{slice_8/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                         \
{slice_8/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_8/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_8/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_8/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_8/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                       \
{slice_8/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                       \
{slice_8/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                       \
{slice_8/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                       \
{slice_8/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                       \
{slice_8/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                       \
{slice_8/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_8/sync_data2mem/dut_sync/scan_in2] [get_pins                             \
slice_8/sync_data2mem/dut_sync/scan_in1] [get_pins                             \
slice_8/sync_data2mem/dut_sync/scan_enable] [get_pins                          \
slice_8/sync_datafrommem/dut_sync/clk] [get_pins                               \
slice_8/sync_datafrommem/dut_sync/reset] [get_pins                             \
{slice_8/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                      \
{slice_8/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                      \
{slice_8/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                      \
{slice_8/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                      \
{slice_8/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                      \
{slice_8/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                      \
{slice_8/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                      \
{slice_8/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                      \
{slice_8/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                      \
{slice_8/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                      \
{slice_8/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                    \
{slice_8/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                    \
{slice_8/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                    \
{slice_8/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                    \
{slice_8/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                    \
{slice_8/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                    \
{slice_8/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                     \
slice_8/sync_datafrommem/dut_sync/scan_in] [get_pins                           \
slice_8/sync_datafrommem/dut_sync/scan_enable] [get_pins                       \
slice_9/sync_add2mem/dut_sync/clk] [get_pins                                   \
slice_9/sync_add2mem/dut_sync/reset] [get_pins                                 \
{slice_9/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                          \
{slice_9/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                          \
{slice_9/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                          \
{slice_9/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                          \
{slice_9/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                         \
{slice_9/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                         \
{slice_9/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                         \
{slice_9/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                         \
slice_9/sync_add2mem/dut_sync/scan_in] [get_pins                               \
slice_9/sync_add2mem/dut_sync/scan_enable] [get_pins                           \
slice_9/sync_data2mem/dut_sync/clk] [get_pins                                  \
slice_9/sync_data2mem/dut_sync/reset] [get_pins                                \
{slice_9/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                         \
{slice_9/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                         \
{slice_9/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                         \
{slice_9/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                         \
{slice_9/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                         \
{slice_9/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                         \
{slice_9/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_9/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_9/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_9/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_9/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                       \
{slice_9/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                       \
{slice_9/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                       \
{slice_9/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                       \
{slice_9/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                       \
{slice_9/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                       \
{slice_9/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_9/sync_data2mem/dut_sync/scan_in2] [get_pins                             \
slice_9/sync_data2mem/dut_sync/scan_in1] [get_pins                             \
slice_9/sync_data2mem/dut_sync/scan_enable] [get_pins                          \
slice_9/sync_datafrommem/dut_sync/clk] [get_pins                               \
slice_9/sync_datafrommem/dut_sync/reset] [get_pins                             \
{slice_9/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                      \
{slice_9/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                      \
{slice_9/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                      \
{slice_9/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                      \
{slice_9/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                      \
{slice_9/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                      \
{slice_9/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                      \
{slice_9/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                      \
{slice_9/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                      \
{slice_9/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                      \
{slice_9/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                    \
{slice_9/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                    \
{slice_9/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                    \
{slice_9/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                    \
{slice_9/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                    \
{slice_9/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                    \
{slice_9/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                     \
slice_9/sync_datafrommem/dut_sync/scan_in] [get_pins                           \
slice_9/sync_datafrommem/dut_sync/scan_enable] [get_pins                       \
slice_10/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_10/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_10/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_10/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_10/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_10/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_10/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_10/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_10/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_10/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_10/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_10/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_10/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_10/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_10/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_10/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_10/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_10/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_10/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_10/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_10/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_10/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_10/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_10/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_10/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_10/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_10/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_10/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_10/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_10/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_10/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_10/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_10/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_10/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_10/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_10/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_10/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_10/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_10/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_10/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_10/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_10/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_10/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_10/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_10/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_10/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_10/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_10/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_10/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_10/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_10/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_10/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_10/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_10/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_10/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_11/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_11/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_11/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_11/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_11/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_11/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_11/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_11/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_11/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_11/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_11/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_11/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_11/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_11/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_11/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_11/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_11/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_11/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_11/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_11/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_11/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_11/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_11/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_11/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_11/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_11/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_11/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_11/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_11/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_11/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_11/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_11/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_11/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_11/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_11/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_11/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_11/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_11/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_11/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_11/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_11/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_11/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_11/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_11/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_11/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_11/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_11/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_11/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_11/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_11/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_11/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_11/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_11/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_11/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_11/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_12/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_12/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_12/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_12/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_12/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_12/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_12/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_12/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_12/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_12/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_12/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_12/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_12/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_12/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_12/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_12/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_12/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_12/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_12/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_12/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_12/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_12/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_12/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_12/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_12/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_12/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_12/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_12/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_12/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_12/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_12/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_12/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_12/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_12/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_12/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_12/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_12/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_12/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_12/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_12/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_12/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_12/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_12/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_12/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_12/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_12/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_12/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_12/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_12/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_12/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_12/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_12/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_12/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_12/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_12/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_13/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_13/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_13/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_13/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_13/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_13/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_13/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_13/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_13/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_13/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_13/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_13/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_13/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_13/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_13/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_13/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_13/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_13/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_13/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_13/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_13/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_13/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_13/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_13/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_13/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_13/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_13/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_13/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_13/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_13/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_13/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_13/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_13/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_13/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_13/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_13/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_13/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_13/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_13/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_13/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_13/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_13/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_13/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_13/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_13/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_13/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_13/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_13/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_13/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_13/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_13/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_13/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_13/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_13/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_13/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_14/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_14/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_14/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_14/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_14/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_14/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_14/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_14/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_14/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_14/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_14/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_14/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_14/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_14/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_14/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_14/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_14/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_14/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_14/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_14/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_14/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_14/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_14/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_14/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_14/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_14/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_14/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_14/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_14/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_14/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_14/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_14/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_14/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_14/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_14/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_14/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_14/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_14/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_14/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_14/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_14/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_14/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_14/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_14/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_14/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_14/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_14/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_14/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_14/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_14/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_14/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_14/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_14/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_14/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_14/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_15/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_15/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_15/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_15/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_15/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_15/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_15/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_15/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_15/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_15/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_15/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_15/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_15/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_15/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_15/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_15/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_15/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_15/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_15/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_15/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_15/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_15/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_15/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_15/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_15/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_15/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_15/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_15/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_15/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_15/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_15/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_15/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_15/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_15/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_15/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_15/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_15/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_15/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_15/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_15/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_15/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_15/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_15/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_15/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_15/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_15/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_15/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_15/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_15/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_15/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_15/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_15/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_15/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_15/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_15/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_16/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_16/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_16/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_16/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_16/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_16/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_16/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_16/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_16/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_16/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_16/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_16/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_16/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_16/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_16/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_16/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_16/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_16/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_16/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_16/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_16/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_16/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_16/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_16/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_16/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_16/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_16/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_16/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_16/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_16/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_16/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_16/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_16/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_16/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_16/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_16/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_16/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_16/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_16/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_16/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_16/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_16/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_16/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_16/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_16/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_16/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_16/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_16/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_16/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_16/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_16/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_16/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_16/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_16/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_16/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_17/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_17/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_17/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_17/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_17/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_17/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_17/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_17/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_17/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_17/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_17/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_17/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_17/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_17/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_17/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_17/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_17/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_17/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_17/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_17/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_17/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_17/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_17/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_17/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_17/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_17/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_17/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_17/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_17/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_17/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_17/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_17/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_17/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_17/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_17/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_17/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_17/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_17/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_17/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_17/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_17/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_17/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_17/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_17/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_17/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_17/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_17/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_17/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_17/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_17/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_17/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_17/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_17/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_17/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_17/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_18/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_18/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_18/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_18/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_18/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_18/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_18/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_18/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_18/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_18/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_18/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_18/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_18/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_18/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_18/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_18/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_18/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_18/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_18/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_18/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_18/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_18/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_18/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_18/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_18/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_18/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_18/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_18/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_18/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_18/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_18/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_18/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_18/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_18/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_18/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_18/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_18/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_18/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_18/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_18/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_18/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_18/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_18/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_18/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_18/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_18/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_18/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_18/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_18/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_18/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_18/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_18/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_18/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_18/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_18/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_19/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_19/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_19/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_19/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_19/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_19/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_19/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_19/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_19/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_19/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_19/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_19/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_19/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_19/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_19/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_19/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_19/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_19/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_19/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_19/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_19/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_19/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_19/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_19/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_19/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_19/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_19/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_19/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_19/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_19/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_19/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_19/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_19/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_19/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_19/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_19/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_19/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_19/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_19/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_19/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_19/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_19/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_19/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_19/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_19/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_19/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_19/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_19/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_19/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_19/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_19/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_19/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_19/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_19/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_19/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_20/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_20/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_20/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_20/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_20/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_20/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_20/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_20/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_20/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_20/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_20/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_20/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_20/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_20/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_20/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_20/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_20/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_20/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_20/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_20/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_20/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_20/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_20/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_20/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_20/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_20/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_20/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_20/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_20/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_20/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_20/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_20/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_20/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_20/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_20/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_20/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_20/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_20/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_20/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_20/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_20/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_20/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_20/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_20/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_20/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_20/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_20/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_20/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_20/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_20/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_20/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_20/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_20/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_20/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_20/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_21/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_21/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_21/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_21/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_21/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_21/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_21/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_21/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_21/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_21/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_21/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_21/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_21/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_21/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_21/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_21/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_21/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_21/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_21/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_21/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_21/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_21/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_21/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_21/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_21/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_21/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_21/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_21/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_21/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_21/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_21/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_21/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_21/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_21/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_21/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_21/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_21/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_21/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_21/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_21/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_21/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_21/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_21/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_21/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_21/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_21/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_21/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_21/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_21/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_21/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_21/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_21/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_21/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_21/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_21/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_22/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_22/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_22/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_22/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_22/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_22/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_22/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_22/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_22/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_22/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_22/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_22/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_22/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_22/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_22/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_22/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_22/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_22/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_22/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_22/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_22/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_22/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_22/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_22/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_22/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_22/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_22/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_22/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_22/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_22/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_22/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_22/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_22/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_22/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_22/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_22/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_22/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_22/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_22/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_22/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_22/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_22/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_22/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_22/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_22/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_22/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_22/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_22/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_22/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_22/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_22/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_22/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_22/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_22/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_22/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_23/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_23/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_23/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_23/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_23/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_23/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_23/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_23/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_23/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_23/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_23/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_23/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_23/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_23/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_23/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_23/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_23/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_23/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_23/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_23/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_23/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_23/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_23/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_23/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_23/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_23/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_23/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_23/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_23/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_23/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_23/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_23/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_23/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_23/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_23/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_23/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_23/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_23/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_23/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_23/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_23/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_23/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_23/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_23/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_23/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_23/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_23/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_23/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_23/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_23/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_23/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_23/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_23/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_23/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_23/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_24/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_24/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_24/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_24/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_24/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_24/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_24/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_24/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_24/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_24/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_24/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_24/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_24/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_24/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_24/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_24/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_24/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_24/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_24/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_24/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_24/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_24/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_24/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_24/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_24/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_24/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_24/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_24/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_24/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_24/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_24/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_24/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_24/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_24/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_24/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_24/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_24/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_24/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_24/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_24/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_24/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_24/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_24/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_24/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_24/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_24/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_24/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_24/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_24/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_24/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_24/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_24/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_24/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_24/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_24/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_25/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_25/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_25/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_25/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_25/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_25/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_25/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_25/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_25/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_25/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_25/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_25/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_25/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_25/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_25/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_25/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_25/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_25/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_25/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_25/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_25/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_25/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_25/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_25/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_25/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_25/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_25/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_25/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_25/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_25/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_25/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_25/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_25/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_25/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_25/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_25/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_25/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_25/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_25/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_25/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_25/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_25/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_25/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_25/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_25/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_25/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_25/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_25/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_25/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_25/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_25/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_25/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_25/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_25/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_25/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_26/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_26/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_26/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_26/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_26/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_26/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_26/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_26/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_26/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_26/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_26/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_26/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_26/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_26/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_26/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_26/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_26/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_26/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_26/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_26/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_26/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_26/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_26/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_26/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_26/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_26/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_26/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_26/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_26/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_26/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_26/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_26/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_26/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_26/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_26/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_26/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_26/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_26/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_26/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_26/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_26/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_26/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_26/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_26/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_26/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_26/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_26/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_26/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_26/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_26/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_26/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_26/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_26/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_26/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_26/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_27/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_27/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_27/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_27/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_27/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_27/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_27/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_27/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_27/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_27/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_27/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_27/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_27/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_27/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_27/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_27/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_27/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_27/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_27/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_27/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_27/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_27/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_27/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_27/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_27/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_27/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_27/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_27/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_27/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_27/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_27/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_27/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_27/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_27/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_27/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_27/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_27/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_27/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_27/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_27/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_27/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_27/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_27/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_27/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_27/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_27/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_27/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_27/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_27/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_27/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_27/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_27/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_27/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_27/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_27/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_28/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_28/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_28/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_28/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_28/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_28/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_28/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_28/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_28/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_28/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_28/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_28/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_28/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_28/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_28/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_28/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_28/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_28/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_28/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_28/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_28/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_28/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_28/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_28/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_28/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_28/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_28/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_28/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_28/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_28/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_28/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_28/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_28/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_28/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_28/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_28/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_28/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_28/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_28/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_28/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_28/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_28/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_28/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_28/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_28/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_28/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_28/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_28/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_28/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_28/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_28/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_28/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_28/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_28/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_28/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_29/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_29/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_29/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_29/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_29/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_29/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_29/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_29/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_29/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_29/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_29/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_29/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_29/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_29/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_29/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_29/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_29/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_29/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_29/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_29/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_29/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_29/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_29/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_29/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_29/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_29/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_29/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_29/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_29/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_29/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_29/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_29/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_29/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_29/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_29/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_29/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_29/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_29/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_29/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_29/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_29/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_29/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_29/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_29/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_29/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_29/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_29/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_29/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_29/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_29/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_29/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_29/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_29/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_29/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_29/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_30/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_30/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_30/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_30/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_30/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_30/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_30/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_30/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_30/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_30/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_30/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_30/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_30/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_30/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_30/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_30/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_30/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_30/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_30/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_30/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_30/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_30/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_30/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_30/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_30/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_30/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_30/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_30/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_30/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_30/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_30/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_30/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_30/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_30/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_30/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_30/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_30/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_30/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_30/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_30/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_30/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_30/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_30/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_30/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_30/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_30/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_30/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_30/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_30/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_30/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_30/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_30/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_30/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_30/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_30/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_31/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_31/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_31/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_31/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_31/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_31/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_31/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_31/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_31/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_31/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_31/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_31/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_31/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_31/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_31/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_31/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_31/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_31/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_31/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_31/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_31/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_31/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_31/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_31/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_31/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_31/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_31/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_31/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_31/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_31/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_31/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_31/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_31/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_31/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_31/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_31/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_31/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_31/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_31/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_31/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_31/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_31/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_31/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_31/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_31/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_31/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_31/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_31/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_31/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_31/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_31/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_31/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_31/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_31/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_31/sync_datafrommem/dut_sync/scan_enable]]
set_multicycle_path 3 -hold -end -to [list [get_pins                           \
slice_0/sync_add2mem/dut_sync/clk] [get_pins                                   \
slice_0/sync_add2mem/dut_sync/reset] [get_pins                                 \
{slice_0/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                          \
{slice_0/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                          \
{slice_0/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                          \
{slice_0/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                          \
{slice_0/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                         \
{slice_0/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                         \
{slice_0/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                         \
{slice_0/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                         \
slice_0/sync_add2mem/dut_sync/scan_in] [get_pins                               \
slice_0/sync_add2mem/dut_sync/scan_enable] [get_pins                           \
slice_0/sync_data2mem/dut_sync/clk] [get_pins                                  \
slice_0/sync_data2mem/dut_sync/reset] [get_pins                                \
{slice_0/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                         \
{slice_0/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                         \
{slice_0/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                         \
{slice_0/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                         \
{slice_0/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                         \
{slice_0/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                         \
{slice_0/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_0/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_0/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_0/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_0/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                       \
{slice_0/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                       \
{slice_0/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                       \
{slice_0/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                       \
{slice_0/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                       \
{slice_0/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                       \
{slice_0/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_0/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_0/sync_data2mem/dut_sync/scan_in2] [get_pins                             \
slice_0/sync_data2mem/dut_sync/scan_in1] [get_pins                             \
slice_0/sync_data2mem/dut_sync/scan_enable] [get_pins                          \
slice_0/sync_datafrommem/dut_sync/clk] [get_pins                               \
slice_0/sync_datafrommem/dut_sync/reset] [get_pins                             \
{slice_0/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                      \
{slice_0/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                      \
{slice_0/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                      \
{slice_0/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                      \
{slice_0/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                      \
{slice_0/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                      \
{slice_0/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                      \
{slice_0/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                      \
{slice_0/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                      \
{slice_0/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                      \
{slice_0/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                    \
{slice_0/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                    \
{slice_0/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                    \
{slice_0/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                    \
{slice_0/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                    \
{slice_0/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                    \
{slice_0/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                     \
{slice_0/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                     \
slice_0/sync_datafrommem/dut_sync/scan_in] [get_pins                           \
slice_0/sync_datafrommem/dut_sync/scan_enable] [get_pins                       \
slice_1/sync_add2mem/dut_sync/clk] [get_pins                                   \
slice_1/sync_add2mem/dut_sync/reset] [get_pins                                 \
{slice_1/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                          \
{slice_1/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                          \
{slice_1/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                          \
{slice_1/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                          \
{slice_1/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                         \
{slice_1/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                         \
{slice_1/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                         \
{slice_1/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                         \
slice_1/sync_add2mem/dut_sync/scan_in] [get_pins                               \
slice_1/sync_add2mem/dut_sync/scan_enable] [get_pins                           \
slice_1/sync_data2mem/dut_sync/clk] [get_pins                                  \
slice_1/sync_data2mem/dut_sync/reset] [get_pins                                \
{slice_1/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                         \
{slice_1/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                         \
{slice_1/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                         \
{slice_1/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                         \
{slice_1/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                         \
{slice_1/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                         \
{slice_1/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_1/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_1/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_1/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_1/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                       \
{slice_1/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                       \
{slice_1/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                       \
{slice_1/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                       \
{slice_1/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                       \
{slice_1/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                       \
{slice_1/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_1/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_1/sync_data2mem/dut_sync/scan_in2] [get_pins                             \
slice_1/sync_data2mem/dut_sync/scan_in1] [get_pins                             \
slice_1/sync_data2mem/dut_sync/scan_enable] [get_pins                          \
slice_1/sync_datafrommem/dut_sync/clk] [get_pins                               \
slice_1/sync_datafrommem/dut_sync/reset] [get_pins                             \
{slice_1/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                      \
{slice_1/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                      \
{slice_1/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                      \
{slice_1/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                      \
{slice_1/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                      \
{slice_1/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                      \
{slice_1/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                      \
{slice_1/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                      \
{slice_1/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                      \
{slice_1/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                      \
{slice_1/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                    \
{slice_1/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                    \
{slice_1/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                    \
{slice_1/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                    \
{slice_1/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                    \
{slice_1/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                    \
{slice_1/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                     \
{slice_1/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                     \
slice_1/sync_datafrommem/dut_sync/scan_in] [get_pins                           \
slice_1/sync_datafrommem/dut_sync/scan_enable] [get_pins                       \
slice_2/sync_add2mem/dut_sync/clk] [get_pins                                   \
slice_2/sync_add2mem/dut_sync/reset] [get_pins                                 \
{slice_2/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                          \
{slice_2/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                          \
{slice_2/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                          \
{slice_2/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                          \
{slice_2/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                         \
{slice_2/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                         \
{slice_2/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                         \
{slice_2/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                         \
slice_2/sync_add2mem/dut_sync/scan_in] [get_pins                               \
slice_2/sync_add2mem/dut_sync/scan_enable] [get_pins                           \
slice_2/sync_data2mem/dut_sync/clk] [get_pins                                  \
slice_2/sync_data2mem/dut_sync/reset] [get_pins                                \
{slice_2/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                         \
{slice_2/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                         \
{slice_2/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                         \
{slice_2/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                         \
{slice_2/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                         \
{slice_2/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                         \
{slice_2/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_2/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_2/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_2/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_2/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                       \
{slice_2/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                       \
{slice_2/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                       \
{slice_2/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                       \
{slice_2/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                       \
{slice_2/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                       \
{slice_2/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_2/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_2/sync_data2mem/dut_sync/scan_in2] [get_pins                             \
slice_2/sync_data2mem/dut_sync/scan_in1] [get_pins                             \
slice_2/sync_data2mem/dut_sync/scan_enable] [get_pins                          \
slice_2/sync_datafrommem/dut_sync/clk] [get_pins                               \
slice_2/sync_datafrommem/dut_sync/reset] [get_pins                             \
{slice_2/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                      \
{slice_2/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                      \
{slice_2/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                      \
{slice_2/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                      \
{slice_2/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                      \
{slice_2/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                      \
{slice_2/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                      \
{slice_2/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                      \
{slice_2/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                      \
{slice_2/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                      \
{slice_2/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                    \
{slice_2/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                    \
{slice_2/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                    \
{slice_2/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                    \
{slice_2/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                    \
{slice_2/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                    \
{slice_2/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                     \
{slice_2/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                     \
slice_2/sync_datafrommem/dut_sync/scan_in] [get_pins                           \
slice_2/sync_datafrommem/dut_sync/scan_enable] [get_pins                       \
slice_3/sync_add2mem/dut_sync/clk] [get_pins                                   \
slice_3/sync_add2mem/dut_sync/reset] [get_pins                                 \
{slice_3/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                          \
{slice_3/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                          \
{slice_3/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                          \
{slice_3/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                          \
{slice_3/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                         \
{slice_3/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                         \
{slice_3/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                         \
{slice_3/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                         \
slice_3/sync_add2mem/dut_sync/scan_in] [get_pins                               \
slice_3/sync_add2mem/dut_sync/scan_enable] [get_pins                           \
slice_3/sync_data2mem/dut_sync/clk] [get_pins                                  \
slice_3/sync_data2mem/dut_sync/reset] [get_pins                                \
{slice_3/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                         \
{slice_3/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                         \
{slice_3/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                         \
{slice_3/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                         \
{slice_3/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                         \
{slice_3/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                         \
{slice_3/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_3/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_3/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_3/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_3/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                       \
{slice_3/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                       \
{slice_3/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                       \
{slice_3/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                       \
{slice_3/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                       \
{slice_3/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                       \
{slice_3/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_3/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_3/sync_data2mem/dut_sync/scan_in2] [get_pins                             \
slice_3/sync_data2mem/dut_sync/scan_in1] [get_pins                             \
slice_3/sync_data2mem/dut_sync/scan_enable] [get_pins                          \
slice_3/sync_datafrommem/dut_sync/clk] [get_pins                               \
slice_3/sync_datafrommem/dut_sync/reset] [get_pins                             \
{slice_3/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                      \
{slice_3/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                      \
{slice_3/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                      \
{slice_3/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                      \
{slice_3/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                      \
{slice_3/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                      \
{slice_3/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                      \
{slice_3/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                      \
{slice_3/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                      \
{slice_3/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                      \
{slice_3/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                    \
{slice_3/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                    \
{slice_3/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                    \
{slice_3/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                    \
{slice_3/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                    \
{slice_3/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                    \
{slice_3/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                     \
{slice_3/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                     \
slice_3/sync_datafrommem/dut_sync/scan_in] [get_pins                           \
slice_3/sync_datafrommem/dut_sync/scan_enable] [get_pins                       \
slice_4/sync_add2mem/dut_sync/clk] [get_pins                                   \
slice_4/sync_add2mem/dut_sync/reset] [get_pins                                 \
{slice_4/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                          \
{slice_4/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                          \
{slice_4/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                          \
{slice_4/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                          \
{slice_4/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                         \
{slice_4/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                         \
{slice_4/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                         \
{slice_4/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                         \
slice_4/sync_add2mem/dut_sync/scan_in] [get_pins                               \
slice_4/sync_add2mem/dut_sync/scan_enable] [get_pins                           \
slice_4/sync_data2mem/dut_sync/clk] [get_pins                                  \
slice_4/sync_data2mem/dut_sync/reset] [get_pins                                \
{slice_4/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                         \
{slice_4/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                         \
{slice_4/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                         \
{slice_4/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                         \
{slice_4/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                         \
{slice_4/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                         \
{slice_4/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_4/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_4/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_4/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_4/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                       \
{slice_4/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                       \
{slice_4/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                       \
{slice_4/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                       \
{slice_4/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                       \
{slice_4/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                       \
{slice_4/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_4/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_4/sync_data2mem/dut_sync/scan_in2] [get_pins                             \
slice_4/sync_data2mem/dut_sync/scan_in1] [get_pins                             \
slice_4/sync_data2mem/dut_sync/scan_enable] [get_pins                          \
slice_4/sync_datafrommem/dut_sync/clk] [get_pins                               \
slice_4/sync_datafrommem/dut_sync/reset] [get_pins                             \
{slice_4/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                      \
{slice_4/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                      \
{slice_4/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                      \
{slice_4/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                      \
{slice_4/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                      \
{slice_4/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                      \
{slice_4/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                      \
{slice_4/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                      \
{slice_4/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                      \
{slice_4/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                      \
{slice_4/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                    \
{slice_4/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                    \
{slice_4/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                    \
{slice_4/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                    \
{slice_4/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                    \
{slice_4/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                    \
{slice_4/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                     \
{slice_4/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                     \
slice_4/sync_datafrommem/dut_sync/scan_in] [get_pins                           \
slice_4/sync_datafrommem/dut_sync/scan_enable] [get_pins                       \
slice_5/sync_add2mem/dut_sync/clk] [get_pins                                   \
slice_5/sync_add2mem/dut_sync/reset] [get_pins                                 \
{slice_5/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                          \
{slice_5/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                          \
{slice_5/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                          \
{slice_5/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                          \
{slice_5/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                         \
{slice_5/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                         \
{slice_5/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                         \
{slice_5/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                         \
slice_5/sync_add2mem/dut_sync/scan_in] [get_pins                               \
slice_5/sync_add2mem/dut_sync/scan_enable] [get_pins                           \
slice_5/sync_data2mem/dut_sync/clk] [get_pins                                  \
slice_5/sync_data2mem/dut_sync/reset] [get_pins                                \
{slice_5/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                         \
{slice_5/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                         \
{slice_5/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                         \
{slice_5/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                         \
{slice_5/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                         \
{slice_5/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                         \
{slice_5/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_5/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_5/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_5/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_5/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                       \
{slice_5/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                       \
{slice_5/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                       \
{slice_5/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                       \
{slice_5/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                       \
{slice_5/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                       \
{slice_5/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_5/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_5/sync_data2mem/dut_sync/scan_in2] [get_pins                             \
slice_5/sync_data2mem/dut_sync/scan_in1] [get_pins                             \
slice_5/sync_data2mem/dut_sync/scan_enable] [get_pins                          \
slice_5/sync_datafrommem/dut_sync/clk] [get_pins                               \
slice_5/sync_datafrommem/dut_sync/reset] [get_pins                             \
{slice_5/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                      \
{slice_5/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                      \
{slice_5/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                      \
{slice_5/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                      \
{slice_5/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                      \
{slice_5/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                      \
{slice_5/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                      \
{slice_5/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                      \
{slice_5/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                      \
{slice_5/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                      \
{slice_5/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                    \
{slice_5/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                    \
{slice_5/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                    \
{slice_5/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                    \
{slice_5/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                    \
{slice_5/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                    \
{slice_5/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                     \
{slice_5/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                     \
slice_5/sync_datafrommem/dut_sync/scan_in] [get_pins                           \
slice_5/sync_datafrommem/dut_sync/scan_enable] [get_pins                       \
slice_6/sync_add2mem/dut_sync/clk] [get_pins                                   \
slice_6/sync_add2mem/dut_sync/reset] [get_pins                                 \
{slice_6/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                          \
{slice_6/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                          \
{slice_6/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                          \
{slice_6/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                          \
{slice_6/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                         \
{slice_6/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                         \
{slice_6/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                         \
{slice_6/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                         \
slice_6/sync_add2mem/dut_sync/scan_in] [get_pins                               \
slice_6/sync_add2mem/dut_sync/scan_enable] [get_pins                           \
slice_6/sync_data2mem/dut_sync/clk] [get_pins                                  \
slice_6/sync_data2mem/dut_sync/reset] [get_pins                                \
{slice_6/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                         \
{slice_6/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                         \
{slice_6/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                         \
{slice_6/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                         \
{slice_6/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                         \
{slice_6/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                         \
{slice_6/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_6/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_6/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_6/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_6/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                       \
{slice_6/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                       \
{slice_6/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                       \
{slice_6/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                       \
{slice_6/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                       \
{slice_6/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                       \
{slice_6/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_6/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_6/sync_data2mem/dut_sync/scan_in2] [get_pins                             \
slice_6/sync_data2mem/dut_sync/scan_in1] [get_pins                             \
slice_6/sync_data2mem/dut_sync/scan_enable] [get_pins                          \
slice_6/sync_datafrommem/dut_sync/clk] [get_pins                               \
slice_6/sync_datafrommem/dut_sync/reset] [get_pins                             \
{slice_6/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                      \
{slice_6/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                      \
{slice_6/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                      \
{slice_6/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                      \
{slice_6/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                      \
{slice_6/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                      \
{slice_6/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                      \
{slice_6/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                      \
{slice_6/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                      \
{slice_6/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                      \
{slice_6/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                    \
{slice_6/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                    \
{slice_6/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                    \
{slice_6/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                    \
{slice_6/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                    \
{slice_6/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                    \
{slice_6/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                     \
{slice_6/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                     \
slice_6/sync_datafrommem/dut_sync/scan_in] [get_pins                           \
slice_6/sync_datafrommem/dut_sync/scan_enable] [get_pins                       \
slice_7/sync_add2mem/dut_sync/clk] [get_pins                                   \
slice_7/sync_add2mem/dut_sync/reset] [get_pins                                 \
{slice_7/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                          \
{slice_7/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                          \
{slice_7/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                          \
{slice_7/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                          \
{slice_7/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                         \
{slice_7/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                         \
{slice_7/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                         \
{slice_7/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                         \
slice_7/sync_add2mem/dut_sync/scan_in] [get_pins                               \
slice_7/sync_add2mem/dut_sync/scan_enable] [get_pins                           \
slice_7/sync_data2mem/dut_sync/clk] [get_pins                                  \
slice_7/sync_data2mem/dut_sync/reset] [get_pins                                \
{slice_7/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                         \
{slice_7/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                         \
{slice_7/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                         \
{slice_7/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                         \
{slice_7/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                         \
{slice_7/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                         \
{slice_7/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_7/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_7/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_7/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_7/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                       \
{slice_7/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                       \
{slice_7/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                       \
{slice_7/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                       \
{slice_7/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                       \
{slice_7/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                       \
{slice_7/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_7/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_7/sync_data2mem/dut_sync/scan_in2] [get_pins                             \
slice_7/sync_data2mem/dut_sync/scan_in1] [get_pins                             \
slice_7/sync_data2mem/dut_sync/scan_enable] [get_pins                          \
slice_7/sync_datafrommem/dut_sync/clk] [get_pins                               \
slice_7/sync_datafrommem/dut_sync/reset] [get_pins                             \
{slice_7/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                      \
{slice_7/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                      \
{slice_7/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                      \
{slice_7/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                      \
{slice_7/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                      \
{slice_7/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                      \
{slice_7/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                      \
{slice_7/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                      \
{slice_7/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                      \
{slice_7/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                      \
{slice_7/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                    \
{slice_7/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                    \
{slice_7/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                    \
{slice_7/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                    \
{slice_7/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                    \
{slice_7/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                    \
{slice_7/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                     \
{slice_7/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                     \
slice_7/sync_datafrommem/dut_sync/scan_in] [get_pins                           \
slice_7/sync_datafrommem/dut_sync/scan_enable] [get_pins                       \
slice_8/sync_add2mem/dut_sync/clk] [get_pins                                   \
slice_8/sync_add2mem/dut_sync/reset] [get_pins                                 \
{slice_8/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                          \
{slice_8/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                          \
{slice_8/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                          \
{slice_8/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                          \
{slice_8/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                         \
{slice_8/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                         \
{slice_8/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                         \
{slice_8/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                         \
slice_8/sync_add2mem/dut_sync/scan_in] [get_pins                               \
slice_8/sync_add2mem/dut_sync/scan_enable] [get_pins                           \
slice_8/sync_data2mem/dut_sync/clk] [get_pins                                  \
slice_8/sync_data2mem/dut_sync/reset] [get_pins                                \
{slice_8/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                         \
{slice_8/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                         \
{slice_8/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                         \
{slice_8/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                         \
{slice_8/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                         \
{slice_8/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                         \
{slice_8/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_8/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_8/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_8/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_8/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                       \
{slice_8/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                       \
{slice_8/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                       \
{slice_8/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                       \
{slice_8/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                       \
{slice_8/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                       \
{slice_8/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_8/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_8/sync_data2mem/dut_sync/scan_in2] [get_pins                             \
slice_8/sync_data2mem/dut_sync/scan_in1] [get_pins                             \
slice_8/sync_data2mem/dut_sync/scan_enable] [get_pins                          \
slice_8/sync_datafrommem/dut_sync/clk] [get_pins                               \
slice_8/sync_datafrommem/dut_sync/reset] [get_pins                             \
{slice_8/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                      \
{slice_8/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                      \
{slice_8/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                      \
{slice_8/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                      \
{slice_8/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                      \
{slice_8/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                      \
{slice_8/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                      \
{slice_8/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                      \
{slice_8/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                      \
{slice_8/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                      \
{slice_8/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                    \
{slice_8/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                    \
{slice_8/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                    \
{slice_8/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                    \
{slice_8/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                    \
{slice_8/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                    \
{slice_8/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                     \
{slice_8/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                     \
slice_8/sync_datafrommem/dut_sync/scan_in] [get_pins                           \
slice_8/sync_datafrommem/dut_sync/scan_enable] [get_pins                       \
slice_9/sync_add2mem/dut_sync/clk] [get_pins                                   \
slice_9/sync_add2mem/dut_sync/reset] [get_pins                                 \
{slice_9/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                          \
{slice_9/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                          \
{slice_9/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                          \
{slice_9/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                          \
{slice_9/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                         \
{slice_9/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                         \
{slice_9/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                         \
{slice_9/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                         \
slice_9/sync_add2mem/dut_sync/scan_in] [get_pins                               \
slice_9/sync_add2mem/dut_sync/scan_enable] [get_pins                           \
slice_9/sync_data2mem/dut_sync/clk] [get_pins                                  \
slice_9/sync_data2mem/dut_sync/reset] [get_pins                                \
{slice_9/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                         \
{slice_9/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                         \
{slice_9/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                         \
{slice_9/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                         \
{slice_9/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                         \
{slice_9/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                         \
{slice_9/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_9/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_9/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_9/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_9/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                       \
{slice_9/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                       \
{slice_9/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                       \
{slice_9/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                       \
{slice_9/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                       \
{slice_9/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                       \
{slice_9/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_9/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_9/sync_data2mem/dut_sync/scan_in2] [get_pins                             \
slice_9/sync_data2mem/dut_sync/scan_in1] [get_pins                             \
slice_9/sync_data2mem/dut_sync/scan_enable] [get_pins                          \
slice_9/sync_datafrommem/dut_sync/clk] [get_pins                               \
slice_9/sync_datafrommem/dut_sync/reset] [get_pins                             \
{slice_9/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                      \
{slice_9/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                      \
{slice_9/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                      \
{slice_9/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                      \
{slice_9/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                      \
{slice_9/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                      \
{slice_9/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                      \
{slice_9/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                      \
{slice_9/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                      \
{slice_9/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                      \
{slice_9/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                    \
{slice_9/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                    \
{slice_9/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                    \
{slice_9/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                    \
{slice_9/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                    \
{slice_9/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                    \
{slice_9/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                     \
{slice_9/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                     \
slice_9/sync_datafrommem/dut_sync/scan_in] [get_pins                           \
slice_9/sync_datafrommem/dut_sync/scan_enable] [get_pins                       \
slice_10/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_10/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_10/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_10/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_10/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_10/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_10/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_10/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_10/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_10/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_10/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_10/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_10/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_10/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_10/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_10/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_10/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_10/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_10/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_10/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_10/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_10/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_10/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_10/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_10/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_10/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_10/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_10/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_10/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_10/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_10/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_10/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_10/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_10/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_10/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_10/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_10/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_10/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_10/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_10/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_10/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_10/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_10/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_10/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_10/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_10/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_10/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_10/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_10/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_10/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_10/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_10/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_10/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_10/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_10/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_10/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_10/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_11/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_11/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_11/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_11/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_11/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_11/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_11/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_11/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_11/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_11/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_11/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_11/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_11/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_11/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_11/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_11/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_11/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_11/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_11/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_11/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_11/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_11/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_11/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_11/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_11/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_11/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_11/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_11/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_11/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_11/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_11/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_11/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_11/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_11/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_11/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_11/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_11/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_11/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_11/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_11/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_11/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_11/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_11/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_11/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_11/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_11/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_11/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_11/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_11/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_11/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_11/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_11/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_11/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_11/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_11/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_11/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_11/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_12/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_12/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_12/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_12/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_12/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_12/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_12/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_12/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_12/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_12/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_12/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_12/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_12/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_12/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_12/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_12/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_12/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_12/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_12/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_12/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_12/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_12/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_12/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_12/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_12/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_12/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_12/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_12/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_12/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_12/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_12/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_12/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_12/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_12/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_12/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_12/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_12/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_12/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_12/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_12/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_12/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_12/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_12/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_12/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_12/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_12/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_12/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_12/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_12/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_12/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_12/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_12/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_12/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_12/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_12/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_12/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_12/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_13/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_13/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_13/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_13/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_13/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_13/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_13/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_13/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_13/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_13/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_13/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_13/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_13/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_13/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_13/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_13/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_13/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_13/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_13/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_13/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_13/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_13/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_13/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_13/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_13/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_13/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_13/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_13/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_13/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_13/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_13/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_13/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_13/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_13/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_13/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_13/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_13/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_13/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_13/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_13/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_13/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_13/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_13/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_13/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_13/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_13/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_13/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_13/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_13/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_13/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_13/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_13/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_13/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_13/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_13/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_13/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_13/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_14/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_14/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_14/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_14/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_14/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_14/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_14/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_14/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_14/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_14/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_14/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_14/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_14/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_14/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_14/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_14/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_14/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_14/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_14/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_14/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_14/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_14/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_14/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_14/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_14/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_14/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_14/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_14/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_14/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_14/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_14/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_14/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_14/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_14/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_14/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_14/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_14/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_14/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_14/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_14/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_14/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_14/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_14/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_14/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_14/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_14/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_14/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_14/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_14/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_14/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_14/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_14/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_14/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_14/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_14/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_14/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_14/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_15/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_15/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_15/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_15/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_15/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_15/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_15/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_15/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_15/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_15/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_15/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_15/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_15/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_15/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_15/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_15/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_15/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_15/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_15/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_15/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_15/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_15/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_15/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_15/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_15/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_15/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_15/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_15/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_15/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_15/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_15/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_15/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_15/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_15/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_15/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_15/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_15/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_15/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_15/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_15/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_15/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_15/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_15/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_15/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_15/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_15/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_15/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_15/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_15/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_15/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_15/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_15/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_15/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_15/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_15/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_15/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_15/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_16/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_16/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_16/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_16/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_16/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_16/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_16/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_16/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_16/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_16/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_16/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_16/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_16/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_16/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_16/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_16/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_16/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_16/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_16/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_16/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_16/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_16/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_16/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_16/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_16/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_16/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_16/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_16/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_16/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_16/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_16/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_16/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_16/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_16/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_16/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_16/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_16/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_16/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_16/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_16/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_16/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_16/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_16/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_16/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_16/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_16/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_16/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_16/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_16/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_16/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_16/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_16/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_16/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_16/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_16/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_16/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_16/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_17/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_17/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_17/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_17/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_17/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_17/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_17/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_17/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_17/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_17/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_17/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_17/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_17/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_17/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_17/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_17/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_17/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_17/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_17/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_17/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_17/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_17/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_17/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_17/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_17/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_17/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_17/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_17/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_17/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_17/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_17/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_17/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_17/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_17/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_17/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_17/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_17/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_17/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_17/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_17/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_17/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_17/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_17/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_17/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_17/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_17/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_17/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_17/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_17/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_17/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_17/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_17/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_17/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_17/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_17/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_17/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_17/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_18/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_18/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_18/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_18/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_18/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_18/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_18/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_18/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_18/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_18/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_18/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_18/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_18/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_18/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_18/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_18/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_18/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_18/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_18/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_18/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_18/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_18/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_18/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_18/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_18/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_18/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_18/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_18/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_18/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_18/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_18/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_18/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_18/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_18/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_18/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_18/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_18/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_18/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_18/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_18/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_18/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_18/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_18/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_18/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_18/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_18/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_18/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_18/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_18/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_18/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_18/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_18/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_18/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_18/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_18/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_18/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_18/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_19/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_19/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_19/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_19/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_19/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_19/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_19/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_19/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_19/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_19/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_19/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_19/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_19/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_19/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_19/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_19/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_19/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_19/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_19/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_19/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_19/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_19/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_19/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_19/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_19/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_19/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_19/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_19/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_19/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_19/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_19/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_19/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_19/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_19/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_19/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_19/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_19/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_19/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_19/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_19/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_19/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_19/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_19/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_19/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_19/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_19/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_19/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_19/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_19/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_19/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_19/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_19/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_19/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_19/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_19/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_19/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_19/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_20/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_20/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_20/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_20/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_20/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_20/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_20/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_20/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_20/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_20/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_20/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_20/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_20/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_20/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_20/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_20/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_20/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_20/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_20/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_20/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_20/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_20/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_20/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_20/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_20/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_20/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_20/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_20/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_20/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_20/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_20/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_20/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_20/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_20/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_20/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_20/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_20/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_20/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_20/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_20/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_20/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_20/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_20/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_20/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_20/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_20/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_20/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_20/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_20/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_20/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_20/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_20/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_20/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_20/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_20/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_20/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_20/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_21/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_21/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_21/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_21/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_21/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_21/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_21/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_21/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_21/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_21/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_21/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_21/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_21/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_21/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_21/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_21/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_21/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_21/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_21/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_21/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_21/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_21/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_21/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_21/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_21/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_21/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_21/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_21/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_21/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_21/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_21/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_21/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_21/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_21/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_21/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_21/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_21/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_21/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_21/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_21/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_21/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_21/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_21/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_21/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_21/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_21/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_21/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_21/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_21/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_21/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_21/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_21/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_21/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_21/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_21/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_21/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_21/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_22/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_22/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_22/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_22/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_22/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_22/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_22/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_22/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_22/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_22/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_22/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_22/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_22/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_22/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_22/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_22/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_22/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_22/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_22/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_22/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_22/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_22/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_22/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_22/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_22/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_22/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_22/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_22/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_22/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_22/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_22/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_22/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_22/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_22/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_22/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_22/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_22/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_22/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_22/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_22/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_22/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_22/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_22/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_22/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_22/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_22/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_22/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_22/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_22/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_22/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_22/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_22/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_22/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_22/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_22/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_22/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_22/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_23/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_23/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_23/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_23/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_23/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_23/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_23/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_23/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_23/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_23/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_23/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_23/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_23/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_23/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_23/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_23/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_23/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_23/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_23/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_23/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_23/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_23/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_23/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_23/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_23/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_23/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_23/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_23/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_23/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_23/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_23/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_23/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_23/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_23/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_23/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_23/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_23/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_23/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_23/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_23/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_23/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_23/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_23/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_23/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_23/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_23/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_23/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_23/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_23/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_23/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_23/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_23/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_23/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_23/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_23/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_23/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_23/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_24/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_24/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_24/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_24/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_24/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_24/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_24/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_24/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_24/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_24/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_24/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_24/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_24/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_24/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_24/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_24/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_24/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_24/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_24/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_24/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_24/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_24/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_24/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_24/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_24/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_24/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_24/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_24/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_24/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_24/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_24/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_24/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_24/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_24/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_24/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_24/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_24/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_24/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_24/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_24/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_24/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_24/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_24/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_24/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_24/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_24/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_24/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_24/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_24/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_24/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_24/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_24/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_24/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_24/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_24/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_24/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_24/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_25/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_25/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_25/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_25/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_25/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_25/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_25/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_25/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_25/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_25/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_25/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_25/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_25/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_25/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_25/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_25/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_25/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_25/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_25/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_25/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_25/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_25/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_25/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_25/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_25/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_25/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_25/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_25/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_25/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_25/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_25/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_25/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_25/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_25/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_25/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_25/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_25/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_25/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_25/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_25/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_25/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_25/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_25/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_25/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_25/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_25/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_25/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_25/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_25/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_25/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_25/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_25/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_25/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_25/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_25/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_25/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_25/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_26/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_26/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_26/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_26/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_26/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_26/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_26/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_26/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_26/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_26/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_26/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_26/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_26/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_26/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_26/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_26/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_26/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_26/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_26/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_26/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_26/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_26/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_26/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_26/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_26/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_26/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_26/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_26/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_26/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_26/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_26/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_26/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_26/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_26/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_26/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_26/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_26/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_26/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_26/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_26/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_26/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_26/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_26/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_26/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_26/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_26/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_26/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_26/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_26/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_26/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_26/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_26/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_26/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_26/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_26/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_26/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_26/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_27/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_27/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_27/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_27/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_27/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_27/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_27/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_27/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_27/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_27/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_27/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_27/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_27/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_27/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_27/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_27/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_27/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_27/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_27/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_27/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_27/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_27/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_27/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_27/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_27/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_27/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_27/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_27/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_27/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_27/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_27/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_27/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_27/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_27/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_27/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_27/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_27/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_27/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_27/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_27/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_27/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_27/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_27/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_27/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_27/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_27/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_27/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_27/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_27/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_27/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_27/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_27/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_27/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_27/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_27/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_27/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_27/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_28/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_28/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_28/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_28/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_28/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_28/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_28/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_28/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_28/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_28/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_28/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_28/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_28/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_28/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_28/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_28/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_28/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_28/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_28/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_28/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_28/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_28/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_28/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_28/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_28/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_28/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_28/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_28/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_28/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_28/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_28/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_28/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_28/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_28/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_28/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_28/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_28/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_28/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_28/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_28/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_28/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_28/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_28/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_28/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_28/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_28/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_28/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_28/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_28/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_28/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_28/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_28/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_28/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_28/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_28/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_28/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_28/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_29/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_29/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_29/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_29/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_29/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_29/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_29/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_29/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_29/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_29/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_29/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_29/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_29/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_29/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_29/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_29/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_29/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_29/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_29/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_29/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_29/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_29/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_29/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_29/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_29/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_29/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_29/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_29/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_29/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_29/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_29/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_29/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_29/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_29/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_29/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_29/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_29/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_29/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_29/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_29/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_29/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_29/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_29/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_29/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_29/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_29/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_29/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_29/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_29/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_29/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_29/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_29/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_29/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_29/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_29/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_29/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_29/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_30/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_30/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_30/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_30/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_30/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_30/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_30/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_30/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_30/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_30/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_30/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_30/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_30/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_30/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_30/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_30/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_30/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_30/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_30/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_30/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_30/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_30/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_30/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_30/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_30/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_30/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_30/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_30/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_30/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_30/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_30/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_30/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_30/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_30/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_30/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_30/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_30/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_30/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_30/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_30/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_30/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_30/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_30/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_30/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_30/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_30/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_30/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_30/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_30/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_30/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_30/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_30/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_30/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_30/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_30/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_30/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_30/sync_datafrommem/dut_sync/scan_enable] [get_pins                      \
slice_31/sync_add2mem/dut_sync/clk] [get_pins                                  \
slice_31/sync_add2mem/dut_sync/reset] [get_pins                                \
{slice_31/sync_add2mem/dut_sync/sync_in[3]}] [get_pins                         \
{slice_31/sync_add2mem/dut_sync/sync_in[2]}] [get_pins                         \
{slice_31/sync_add2mem/dut_sync/sync_in[1]}] [get_pins                         \
{slice_31/sync_add2mem/dut_sync/sync_in[0]}] [get_pins                         \
{slice_31/sync_add2mem/dut_sync/sync_out[3]}] [get_pins                        \
{slice_31/sync_add2mem/dut_sync/sync_out[2]}] [get_pins                        \
{slice_31/sync_add2mem/dut_sync/sync_out[1]}] [get_pins                        \
{slice_31/sync_add2mem/dut_sync/sync_out[0]}] [get_pins                        \
slice_31/sync_add2mem/dut_sync/scan_in] [get_pins                              \
slice_31/sync_add2mem/dut_sync/scan_enable] [get_pins                          \
slice_31/sync_data2mem/dut_sync/clk] [get_pins                                 \
slice_31/sync_data2mem/dut_sync/reset] [get_pins                               \
{slice_31/sync_data2mem/dut_sync/sync_in[15]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_in[14]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_in[13]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_in[12]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_in[11]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_in[10]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_in[9]}] [get_pins                        \
{slice_31/sync_data2mem/dut_sync/sync_in[8]}] [get_pins                        \
{slice_31/sync_data2mem/dut_sync/sync_in[7]}] [get_pins                        \
{slice_31/sync_data2mem/dut_sync/sync_in[6]}] [get_pins                        \
{slice_31/sync_data2mem/dut_sync/sync_in[5]}] [get_pins                        \
{slice_31/sync_data2mem/dut_sync/sync_in[4]}] [get_pins                        \
{slice_31/sync_data2mem/dut_sync/sync_in[3]}] [get_pins                        \
{slice_31/sync_data2mem/dut_sync/sync_in[2]}] [get_pins                        \
{slice_31/sync_data2mem/dut_sync/sync_in[1]}] [get_pins                        \
{slice_31/sync_data2mem/dut_sync/sync_in[0]}] [get_pins                        \
{slice_31/sync_data2mem/dut_sync/sync_out[15]}] [get_pins                      \
{slice_31/sync_data2mem/dut_sync/sync_out[14]}] [get_pins                      \
{slice_31/sync_data2mem/dut_sync/sync_out[13]}] [get_pins                      \
{slice_31/sync_data2mem/dut_sync/sync_out[12]}] [get_pins                      \
{slice_31/sync_data2mem/dut_sync/sync_out[11]}] [get_pins                      \
{slice_31/sync_data2mem/dut_sync/sync_out[10]}] [get_pins                      \
{slice_31/sync_data2mem/dut_sync/sync_out[9]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_out[8]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_out[7]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_out[6]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_out[5]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_out[4]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_out[3]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_out[2]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_out[1]}] [get_pins                       \
{slice_31/sync_data2mem/dut_sync/sync_out[0]}] [get_pins                       \
slice_31/sync_data2mem/dut_sync/scan_in2] [get_pins                            \
slice_31/sync_data2mem/dut_sync/scan_in1] [get_pins                            \
slice_31/sync_data2mem/dut_sync/scan_enable] [get_pins                         \
slice_31/sync_datafrommem/dut_sync/clk] [get_pins                              \
slice_31/sync_datafrommem/dut_sync/reset] [get_pins                            \
{slice_31/sync_datafrommem/dut_sync/sync_in[15]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_in[14]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_in[13]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_in[12]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_in[11]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_in[10]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_in[9]}] [get_pins                     \
{slice_31/sync_datafrommem/dut_sync/sync_in[8]}] [get_pins                     \
{slice_31/sync_datafrommem/dut_sync/sync_in[7]}] [get_pins                     \
{slice_31/sync_datafrommem/dut_sync/sync_in[6]}] [get_pins                     \
{slice_31/sync_datafrommem/dut_sync/sync_in[5]}] [get_pins                     \
{slice_31/sync_datafrommem/dut_sync/sync_in[4]}] [get_pins                     \
{slice_31/sync_datafrommem/dut_sync/sync_in[3]}] [get_pins                     \
{slice_31/sync_datafrommem/dut_sync/sync_in[2]}] [get_pins                     \
{slice_31/sync_datafrommem/dut_sync/sync_in[1]}] [get_pins                     \
{slice_31/sync_datafrommem/dut_sync/sync_in[0]}] [get_pins                     \
{slice_31/sync_datafrommem/dut_sync/sync_out[15]}] [get_pins                   \
{slice_31/sync_datafrommem/dut_sync/sync_out[14]}] [get_pins                   \
{slice_31/sync_datafrommem/dut_sync/sync_out[13]}] [get_pins                   \
{slice_31/sync_datafrommem/dut_sync/sync_out[12]}] [get_pins                   \
{slice_31/sync_datafrommem/dut_sync/sync_out[11]}] [get_pins                   \
{slice_31/sync_datafrommem/dut_sync/sync_out[10]}] [get_pins                   \
{slice_31/sync_datafrommem/dut_sync/sync_out[9]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_out[8]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_out[7]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_out[6]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_out[5]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_out[4]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_out[3]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_out[2]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_out[1]}] [get_pins                    \
{slice_31/sync_datafrommem/dut_sync/sync_out[0]}] [get_pins                    \
slice_31/sync_datafrommem/dut_sync/scan_in] [get_pins                          \
slice_31/sync_datafrommem/dut_sync/scan_enable]]
set_multicycle_path 2 -setup -from [list [get_pins                             \
slice_0/load_data_from_memory_reg/D] [get_pins                                 \
slice_0/load_data_from_memory_reg/CLK] [get_pins                               \
slice_0/load_data_from_memory_reg/RSTB] [get_pins                              \
slice_0/load_data_from_memory_reg/Q] [get_pins                                 \
slice_0/load_data_from_memory_reg/QN] [get_pins                                \
slice_1/load_data_from_memory_reg/D] [get_pins                                 \
slice_1/load_data_from_memory_reg/CLK] [get_pins                               \
slice_1/load_data_from_memory_reg/RSTB] [get_pins                              \
slice_1/load_data_from_memory_reg/Q] [get_pins                                 \
slice_1/load_data_from_memory_reg/QN] [get_pins                                \
slice_2/load_data_from_memory_reg/D] [get_pins                                 \
slice_2/load_data_from_memory_reg/CLK] [get_pins                               \
slice_2/load_data_from_memory_reg/RSTB] [get_pins                              \
slice_2/load_data_from_memory_reg/Q] [get_pins                                 \
slice_2/load_data_from_memory_reg/QN] [get_pins                                \
slice_3/load_data_from_memory_reg/D] [get_pins                                 \
slice_3/load_data_from_memory_reg/CLK] [get_pins                               \
slice_3/load_data_from_memory_reg/RSTB] [get_pins                              \
slice_3/load_data_from_memory_reg/Q] [get_pins                                 \
slice_3/load_data_from_memory_reg/QN] [get_pins                                \
slice_4/load_data_from_memory_reg/D] [get_pins                                 \
slice_4/load_data_from_memory_reg/CLK] [get_pins                               \
slice_4/load_data_from_memory_reg/RSTB] [get_pins                              \
slice_4/load_data_from_memory_reg/Q] [get_pins                                 \
slice_4/load_data_from_memory_reg/QN] [get_pins                                \
slice_5/load_data_from_memory_reg/D] [get_pins                                 \
slice_5/load_data_from_memory_reg/CLK] [get_pins                               \
slice_5/load_data_from_memory_reg/RSTB] [get_pins                              \
slice_5/load_data_from_memory_reg/Q] [get_pins                                 \
slice_5/load_data_from_memory_reg/QN] [get_pins                                \
slice_6/load_data_from_memory_reg/D] [get_pins                                 \
slice_6/load_data_from_memory_reg/CLK] [get_pins                               \
slice_6/load_data_from_memory_reg/RSTB] [get_pins                              \
slice_6/load_data_from_memory_reg/Q] [get_pins                                 \
slice_6/load_data_from_memory_reg/QN] [get_pins                                \
slice_7/load_data_from_memory_reg/D] [get_pins                                 \
slice_7/load_data_from_memory_reg/CLK] [get_pins                               \
slice_7/load_data_from_memory_reg/RSTB] [get_pins                              \
slice_7/load_data_from_memory_reg/Q] [get_pins                                 \
slice_7/load_data_from_memory_reg/QN] [get_pins                                \
slice_8/load_data_from_memory_reg/D] [get_pins                                 \
slice_8/load_data_from_memory_reg/CLK] [get_pins                               \
slice_8/load_data_from_memory_reg/RSTB] [get_pins                              \
slice_8/load_data_from_memory_reg/Q] [get_pins                                 \
slice_8/load_data_from_memory_reg/QN] [get_pins                                \
slice_9/load_data_from_memory_reg/D] [get_pins                                 \
slice_9/load_data_from_memory_reg/CLK] [get_pins                               \
slice_9/load_data_from_memory_reg/RSTB] [get_pins                              \
slice_9/load_data_from_memory_reg/Q] [get_pins                                 \
slice_9/load_data_from_memory_reg/QN] [get_pins                                \
slice_10/load_data_from_memory_reg/D] [get_pins                                \
slice_10/load_data_from_memory_reg/CLK] [get_pins                              \
slice_10/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_10/load_data_from_memory_reg/Q] [get_pins                                \
slice_10/load_data_from_memory_reg/QN] [get_pins                               \
slice_11/load_data_from_memory_reg/D] [get_pins                                \
slice_11/load_data_from_memory_reg/CLK] [get_pins                              \
slice_11/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_11/load_data_from_memory_reg/Q] [get_pins                                \
slice_11/load_data_from_memory_reg/QN] [get_pins                               \
slice_12/load_data_from_memory_reg/D] [get_pins                                \
slice_12/load_data_from_memory_reg/CLK] [get_pins                              \
slice_12/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_12/load_data_from_memory_reg/Q] [get_pins                                \
slice_12/load_data_from_memory_reg/QN] [get_pins                               \
slice_13/load_data_from_memory_reg/D] [get_pins                                \
slice_13/load_data_from_memory_reg/CLK] [get_pins                              \
slice_13/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_13/load_data_from_memory_reg/Q] [get_pins                                \
slice_13/load_data_from_memory_reg/QN] [get_pins                               \
slice_14/load_data_from_memory_reg/D] [get_pins                                \
slice_14/load_data_from_memory_reg/CLK] [get_pins                              \
slice_14/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_14/load_data_from_memory_reg/Q] [get_pins                                \
slice_14/load_data_from_memory_reg/QN] [get_pins                               \
slice_15/load_data_from_memory_reg/D] [get_pins                                \
slice_15/load_data_from_memory_reg/CLK] [get_pins                              \
slice_15/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_15/load_data_from_memory_reg/Q] [get_pins                                \
slice_15/load_data_from_memory_reg/QN] [get_pins                               \
slice_16/load_data_from_memory_reg/D] [get_pins                                \
slice_16/load_data_from_memory_reg/CLK] [get_pins                              \
slice_16/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_16/load_data_from_memory_reg/Q] [get_pins                                \
slice_16/load_data_from_memory_reg/QN] [get_pins                               \
slice_17/load_data_from_memory_reg/D] [get_pins                                \
slice_17/load_data_from_memory_reg/CLK] [get_pins                              \
slice_17/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_17/load_data_from_memory_reg/Q] [get_pins                                \
slice_17/load_data_from_memory_reg/QN] [get_pins                               \
slice_18/load_data_from_memory_reg/D] [get_pins                                \
slice_18/load_data_from_memory_reg/CLK] [get_pins                              \
slice_18/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_18/load_data_from_memory_reg/Q] [get_pins                                \
slice_18/load_data_from_memory_reg/QN] [get_pins                               \
slice_19/load_data_from_memory_reg/D] [get_pins                                \
slice_19/load_data_from_memory_reg/CLK] [get_pins                              \
slice_19/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_19/load_data_from_memory_reg/Q] [get_pins                                \
slice_19/load_data_from_memory_reg/QN] [get_pins                               \
slice_20/load_data_from_memory_reg/D] [get_pins                                \
slice_20/load_data_from_memory_reg/CLK] [get_pins                              \
slice_20/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_20/load_data_from_memory_reg/Q] [get_pins                                \
slice_20/load_data_from_memory_reg/QN] [get_pins                               \
slice_21/load_data_from_memory_reg/D] [get_pins                                \
slice_21/load_data_from_memory_reg/CLK] [get_pins                              \
slice_21/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_21/load_data_from_memory_reg/Q] [get_pins                                \
slice_21/load_data_from_memory_reg/QN] [get_pins                               \
slice_22/load_data_from_memory_reg/D] [get_pins                                \
slice_22/load_data_from_memory_reg/CLK] [get_pins                              \
slice_22/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_22/load_data_from_memory_reg/Q] [get_pins                                \
slice_22/load_data_from_memory_reg/QN] [get_pins                               \
slice_23/load_data_from_memory_reg/D] [get_pins                                \
slice_23/load_data_from_memory_reg/CLK] [get_pins                              \
slice_23/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_23/load_data_from_memory_reg/Q] [get_pins                                \
slice_23/load_data_from_memory_reg/QN] [get_pins                               \
slice_24/load_data_from_memory_reg/D] [get_pins                                \
slice_24/load_data_from_memory_reg/CLK] [get_pins                              \
slice_24/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_24/load_data_from_memory_reg/Q] [get_pins                                \
slice_24/load_data_from_memory_reg/QN] [get_pins                               \
slice_25/load_data_from_memory_reg/D] [get_pins                                \
slice_25/load_data_from_memory_reg/CLK] [get_pins                              \
slice_25/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_25/load_data_from_memory_reg/Q] [get_pins                                \
slice_25/load_data_from_memory_reg/QN] [get_pins                               \
slice_26/load_data_from_memory_reg/D] [get_pins                                \
slice_26/load_data_from_memory_reg/CLK] [get_pins                              \
slice_26/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_26/load_data_from_memory_reg/Q] [get_pins                                \
slice_26/load_data_from_memory_reg/QN] [get_pins                               \
slice_27/load_data_from_memory_reg/D] [get_pins                                \
slice_27/load_data_from_memory_reg/CLK] [get_pins                              \
slice_27/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_27/load_data_from_memory_reg/Q] [get_pins                                \
slice_27/load_data_from_memory_reg/QN] [get_pins                               \
slice_28/load_data_from_memory_reg/D] [get_pins                                \
slice_28/load_data_from_memory_reg/CLK] [get_pins                              \
slice_28/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_28/load_data_from_memory_reg/Q] [get_pins                                \
slice_28/load_data_from_memory_reg/QN] [get_pins                               \
slice_29/load_data_from_memory_reg/D] [get_pins                                \
slice_29/load_data_from_memory_reg/CLK] [get_pins                              \
slice_29/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_29/load_data_from_memory_reg/Q] [get_pins                                \
slice_29/load_data_from_memory_reg/QN] [get_pins                               \
slice_30/load_data_from_memory_reg/D] [get_pins                                \
slice_30/load_data_from_memory_reg/CLK] [get_pins                              \
slice_30/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_30/load_data_from_memory_reg/Q] [get_pins                                \
slice_30/load_data_from_memory_reg/QN] [get_pins                               \
slice_31/load_data_from_memory_reg/D] [get_pins                                \
slice_31/load_data_from_memory_reg/CLK] [get_pins                              \
slice_31/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_31/load_data_from_memory_reg/Q] [get_pins                                \
slice_31/load_data_from_memory_reg/QN]]
set_multicycle_path 2 -hold -end -from [list [get_pins                         \
slice_0/load_data_from_memory_reg/D] [get_pins                                 \
slice_0/load_data_from_memory_reg/CLK] [get_pins                               \
slice_0/load_data_from_memory_reg/RSTB] [get_pins                              \
slice_0/load_data_from_memory_reg/Q] [get_pins                                 \
slice_0/load_data_from_memory_reg/QN] [get_pins                                \
slice_1/load_data_from_memory_reg/D] [get_pins                                 \
slice_1/load_data_from_memory_reg/CLK] [get_pins                               \
slice_1/load_data_from_memory_reg/RSTB] [get_pins                              \
slice_1/load_data_from_memory_reg/Q] [get_pins                                 \
slice_1/load_data_from_memory_reg/QN] [get_pins                                \
slice_2/load_data_from_memory_reg/D] [get_pins                                 \
slice_2/load_data_from_memory_reg/CLK] [get_pins                               \
slice_2/load_data_from_memory_reg/RSTB] [get_pins                              \
slice_2/load_data_from_memory_reg/Q] [get_pins                                 \
slice_2/load_data_from_memory_reg/QN] [get_pins                                \
slice_3/load_data_from_memory_reg/D] [get_pins                                 \
slice_3/load_data_from_memory_reg/CLK] [get_pins                               \
slice_3/load_data_from_memory_reg/RSTB] [get_pins                              \
slice_3/load_data_from_memory_reg/Q] [get_pins                                 \
slice_3/load_data_from_memory_reg/QN] [get_pins                                \
slice_4/load_data_from_memory_reg/D] [get_pins                                 \
slice_4/load_data_from_memory_reg/CLK] [get_pins                               \
slice_4/load_data_from_memory_reg/RSTB] [get_pins                              \
slice_4/load_data_from_memory_reg/Q] [get_pins                                 \
slice_4/load_data_from_memory_reg/QN] [get_pins                                \
slice_5/load_data_from_memory_reg/D] [get_pins                                 \
slice_5/load_data_from_memory_reg/CLK] [get_pins                               \
slice_5/load_data_from_memory_reg/RSTB] [get_pins                              \
slice_5/load_data_from_memory_reg/Q] [get_pins                                 \
slice_5/load_data_from_memory_reg/QN] [get_pins                                \
slice_6/load_data_from_memory_reg/D] [get_pins                                 \
slice_6/load_data_from_memory_reg/CLK] [get_pins                               \
slice_6/load_data_from_memory_reg/RSTB] [get_pins                              \
slice_6/load_data_from_memory_reg/Q] [get_pins                                 \
slice_6/load_data_from_memory_reg/QN] [get_pins                                \
slice_7/load_data_from_memory_reg/D] [get_pins                                 \
slice_7/load_data_from_memory_reg/CLK] [get_pins                               \
slice_7/load_data_from_memory_reg/RSTB] [get_pins                              \
slice_7/load_data_from_memory_reg/Q] [get_pins                                 \
slice_7/load_data_from_memory_reg/QN] [get_pins                                \
slice_8/load_data_from_memory_reg/D] [get_pins                                 \
slice_8/load_data_from_memory_reg/CLK] [get_pins                               \
slice_8/load_data_from_memory_reg/RSTB] [get_pins                              \
slice_8/load_data_from_memory_reg/Q] [get_pins                                 \
slice_8/load_data_from_memory_reg/QN] [get_pins                                \
slice_9/load_data_from_memory_reg/D] [get_pins                                 \
slice_9/load_data_from_memory_reg/CLK] [get_pins                               \
slice_9/load_data_from_memory_reg/RSTB] [get_pins                              \
slice_9/load_data_from_memory_reg/Q] [get_pins                                 \
slice_9/load_data_from_memory_reg/QN] [get_pins                                \
slice_10/load_data_from_memory_reg/D] [get_pins                                \
slice_10/load_data_from_memory_reg/CLK] [get_pins                              \
slice_10/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_10/load_data_from_memory_reg/Q] [get_pins                                \
slice_10/load_data_from_memory_reg/QN] [get_pins                               \
slice_11/load_data_from_memory_reg/D] [get_pins                                \
slice_11/load_data_from_memory_reg/CLK] [get_pins                              \
slice_11/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_11/load_data_from_memory_reg/Q] [get_pins                                \
slice_11/load_data_from_memory_reg/QN] [get_pins                               \
slice_12/load_data_from_memory_reg/D] [get_pins                                \
slice_12/load_data_from_memory_reg/CLK] [get_pins                              \
slice_12/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_12/load_data_from_memory_reg/Q] [get_pins                                \
slice_12/load_data_from_memory_reg/QN] [get_pins                               \
slice_13/load_data_from_memory_reg/D] [get_pins                                \
slice_13/load_data_from_memory_reg/CLK] [get_pins                              \
slice_13/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_13/load_data_from_memory_reg/Q] [get_pins                                \
slice_13/load_data_from_memory_reg/QN] [get_pins                               \
slice_14/load_data_from_memory_reg/D] [get_pins                                \
slice_14/load_data_from_memory_reg/CLK] [get_pins                              \
slice_14/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_14/load_data_from_memory_reg/Q] [get_pins                                \
slice_14/load_data_from_memory_reg/QN] [get_pins                               \
slice_15/load_data_from_memory_reg/D] [get_pins                                \
slice_15/load_data_from_memory_reg/CLK] [get_pins                              \
slice_15/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_15/load_data_from_memory_reg/Q] [get_pins                                \
slice_15/load_data_from_memory_reg/QN] [get_pins                               \
slice_16/load_data_from_memory_reg/D] [get_pins                                \
slice_16/load_data_from_memory_reg/CLK] [get_pins                              \
slice_16/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_16/load_data_from_memory_reg/Q] [get_pins                                \
slice_16/load_data_from_memory_reg/QN] [get_pins                               \
slice_17/load_data_from_memory_reg/D] [get_pins                                \
slice_17/load_data_from_memory_reg/CLK] [get_pins                              \
slice_17/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_17/load_data_from_memory_reg/Q] [get_pins                                \
slice_17/load_data_from_memory_reg/QN] [get_pins                               \
slice_18/load_data_from_memory_reg/D] [get_pins                                \
slice_18/load_data_from_memory_reg/CLK] [get_pins                              \
slice_18/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_18/load_data_from_memory_reg/Q] [get_pins                                \
slice_18/load_data_from_memory_reg/QN] [get_pins                               \
slice_19/load_data_from_memory_reg/D] [get_pins                                \
slice_19/load_data_from_memory_reg/CLK] [get_pins                              \
slice_19/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_19/load_data_from_memory_reg/Q] [get_pins                                \
slice_19/load_data_from_memory_reg/QN] [get_pins                               \
slice_20/load_data_from_memory_reg/D] [get_pins                                \
slice_20/load_data_from_memory_reg/CLK] [get_pins                              \
slice_20/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_20/load_data_from_memory_reg/Q] [get_pins                                \
slice_20/load_data_from_memory_reg/QN] [get_pins                               \
slice_21/load_data_from_memory_reg/D] [get_pins                                \
slice_21/load_data_from_memory_reg/CLK] [get_pins                              \
slice_21/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_21/load_data_from_memory_reg/Q] [get_pins                                \
slice_21/load_data_from_memory_reg/QN] [get_pins                               \
slice_22/load_data_from_memory_reg/D] [get_pins                                \
slice_22/load_data_from_memory_reg/CLK] [get_pins                              \
slice_22/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_22/load_data_from_memory_reg/Q] [get_pins                                \
slice_22/load_data_from_memory_reg/QN] [get_pins                               \
slice_23/load_data_from_memory_reg/D] [get_pins                                \
slice_23/load_data_from_memory_reg/CLK] [get_pins                              \
slice_23/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_23/load_data_from_memory_reg/Q] [get_pins                                \
slice_23/load_data_from_memory_reg/QN] [get_pins                               \
slice_24/load_data_from_memory_reg/D] [get_pins                                \
slice_24/load_data_from_memory_reg/CLK] [get_pins                              \
slice_24/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_24/load_data_from_memory_reg/Q] [get_pins                                \
slice_24/load_data_from_memory_reg/QN] [get_pins                               \
slice_25/load_data_from_memory_reg/D] [get_pins                                \
slice_25/load_data_from_memory_reg/CLK] [get_pins                              \
slice_25/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_25/load_data_from_memory_reg/Q] [get_pins                                \
slice_25/load_data_from_memory_reg/QN] [get_pins                               \
slice_26/load_data_from_memory_reg/D] [get_pins                                \
slice_26/load_data_from_memory_reg/CLK] [get_pins                              \
slice_26/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_26/load_data_from_memory_reg/Q] [get_pins                                \
slice_26/load_data_from_memory_reg/QN] [get_pins                               \
slice_27/load_data_from_memory_reg/D] [get_pins                                \
slice_27/load_data_from_memory_reg/CLK] [get_pins                              \
slice_27/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_27/load_data_from_memory_reg/Q] [get_pins                                \
slice_27/load_data_from_memory_reg/QN] [get_pins                               \
slice_28/load_data_from_memory_reg/D] [get_pins                                \
slice_28/load_data_from_memory_reg/CLK] [get_pins                              \
slice_28/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_28/load_data_from_memory_reg/Q] [get_pins                                \
slice_28/load_data_from_memory_reg/QN] [get_pins                               \
slice_29/load_data_from_memory_reg/D] [get_pins                                \
slice_29/load_data_from_memory_reg/CLK] [get_pins                              \
slice_29/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_29/load_data_from_memory_reg/Q] [get_pins                                \
slice_29/load_data_from_memory_reg/QN] [get_pins                               \
slice_30/load_data_from_memory_reg/D] [get_pins                                \
slice_30/load_data_from_memory_reg/CLK] [get_pins                              \
slice_30/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_30/load_data_from_memory_reg/Q] [get_pins                                \
slice_30/load_data_from_memory_reg/QN] [get_pins                               \
slice_31/load_data_from_memory_reg/D] [get_pins                                \
slice_31/load_data_from_memory_reg/CLK] [get_pins                              \
slice_31/load_data_from_memory_reg/RSTB] [get_pins                             \
slice_31/load_data_from_memory_reg/Q] [get_pins                                \
slice_31/load_data_from_memory_reg/QN]]
set_multicycle_path 2 -setup -from [list [get_cells                            \
slice_0/piso_bit/temp_reg_14_] [get_cells slice_0/piso_bit/temp_reg_2_]        \
[get_cells slice_0/piso_bit/temp_reg_6_] [get_cells                            \
slice_0/piso_bit/temp_reg_4_] [get_cells slice_0/piso_bit/temp_reg_13_]        \
[get_cells slice_0/piso_bit/temp_reg_10_] [get_cells                           \
slice_0/piso_bit/temp_reg_9_] [get_cells slice_0/piso_bit/temp_reg_5_]         \
[get_cells slice_0/piso_bit/temp_reg_1_] [get_cells                            \
slice_0/piso_bit/temp_reg_7_] [get_cells slice_0/piso_bit/temp_reg_8_]         \
[get_cells slice_0/piso_bit/temp_reg_11_] [get_cells                           \
slice_0/piso_bit/temp_reg_15_] [get_cells slice_0/piso_bit/temp_reg_12_]       \
[get_cells slice_0/piso_bit/temp_reg_0_] [get_cells                            \
slice_0/piso_bit/temp_reg_3_] [get_cells slice_1/piso_bit/temp_reg_14_]        \
[get_cells slice_1/piso_bit/temp_reg_2_] [get_cells                            \
slice_1/piso_bit/temp_reg_6_] [get_cells slice_1/piso_bit/temp_reg_4_]         \
[get_cells slice_1/piso_bit/temp_reg_13_] [get_cells                           \
slice_1/piso_bit/temp_reg_10_] [get_cells slice_1/piso_bit/temp_reg_9_]        \
[get_cells slice_1/piso_bit/temp_reg_5_] [get_cells                            \
slice_1/piso_bit/temp_reg_1_] [get_cells slice_1/piso_bit/temp_reg_7_]         \
[get_cells slice_1/piso_bit/temp_reg_8_] [get_cells                            \
slice_1/piso_bit/temp_reg_11_] [get_cells slice_1/piso_bit/temp_reg_15_]       \
[get_cells slice_1/piso_bit/temp_reg_12_] [get_cells                           \
slice_1/piso_bit/temp_reg_0_] [get_cells slice_1/piso_bit/temp_reg_3_]         \
[get_cells slice_2/piso_bit/temp_reg_14_] [get_cells                           \
slice_2/piso_bit/temp_reg_2_] [get_cells slice_2/piso_bit/temp_reg_6_]         \
[get_cells slice_2/piso_bit/temp_reg_4_] [get_cells                            \
slice_2/piso_bit/temp_reg_13_] [get_cells slice_2/piso_bit/temp_reg_10_]       \
[get_cells slice_2/piso_bit/temp_reg_9_] [get_cells                            \
slice_2/piso_bit/temp_reg_5_] [get_cells slice_2/piso_bit/temp_reg_1_]         \
[get_cells slice_2/piso_bit/temp_reg_7_] [get_cells                            \
slice_2/piso_bit/temp_reg_8_] [get_cells slice_2/piso_bit/temp_reg_11_]        \
[get_cells slice_2/piso_bit/temp_reg_15_] [get_cells                           \
slice_2/piso_bit/temp_reg_12_] [get_cells slice_2/piso_bit/temp_reg_0_]        \
[get_cells slice_2/piso_bit/temp_reg_3_] [get_cells                            \
slice_3/piso_bit/temp_reg_14_] [get_cells slice_3/piso_bit/temp_reg_2_]        \
[get_cells slice_3/piso_bit/temp_reg_6_] [get_cells                            \
slice_3/piso_bit/temp_reg_4_] [get_cells slice_3/piso_bit/temp_reg_13_]        \
[get_cells slice_3/piso_bit/temp_reg_10_] [get_cells                           \
slice_3/piso_bit/temp_reg_9_] [get_cells slice_3/piso_bit/temp_reg_5_]         \
[get_cells slice_3/piso_bit/temp_reg_1_] [get_cells                            \
slice_3/piso_bit/temp_reg_7_] [get_cells slice_3/piso_bit/temp_reg_8_]         \
[get_cells slice_3/piso_bit/temp_reg_11_] [get_cells                           \
slice_3/piso_bit/temp_reg_15_] [get_cells slice_3/piso_bit/temp_reg_12_]       \
[get_cells slice_3/piso_bit/temp_reg_0_] [get_cells                            \
slice_3/piso_bit/temp_reg_3_] [get_cells slice_4/piso_bit/temp_reg_14_]        \
[get_cells slice_4/piso_bit/temp_reg_2_] [get_cells                            \
slice_4/piso_bit/temp_reg_6_] [get_cells slice_4/piso_bit/temp_reg_4_]         \
[get_cells slice_4/piso_bit/temp_reg_13_] [get_cells                           \
slice_4/piso_bit/temp_reg_10_] [get_cells slice_4/piso_bit/temp_reg_9_]        \
[get_cells slice_4/piso_bit/temp_reg_5_] [get_cells                            \
slice_4/piso_bit/temp_reg_1_] [get_cells slice_4/piso_bit/temp_reg_7_]         \
[get_cells slice_4/piso_bit/temp_reg_8_] [get_cells                            \
slice_4/piso_bit/temp_reg_11_] [get_cells slice_4/piso_bit/temp_reg_15_]       \
[get_cells slice_4/piso_bit/temp_reg_12_] [get_cells                           \
slice_4/piso_bit/temp_reg_0_] [get_cells slice_4/piso_bit/temp_reg_3_]         \
[get_cells slice_5/piso_bit/temp_reg_14_] [get_cells                           \
slice_5/piso_bit/temp_reg_2_] [get_cells slice_5/piso_bit/temp_reg_6_]         \
[get_cells slice_5/piso_bit/temp_reg_4_] [get_cells                            \
slice_5/piso_bit/temp_reg_13_] [get_cells slice_5/piso_bit/temp_reg_10_]       \
[get_cells slice_5/piso_bit/temp_reg_9_] [get_cells                            \
slice_5/piso_bit/temp_reg_5_] [get_cells slice_5/piso_bit/temp_reg_1_]         \
[get_cells slice_5/piso_bit/temp_reg_7_] [get_cells                            \
slice_5/piso_bit/temp_reg_8_] [get_cells slice_5/piso_bit/temp_reg_11_]        \
[get_cells slice_5/piso_bit/temp_reg_15_] [get_cells                           \
slice_5/piso_bit/temp_reg_12_] [get_cells slice_5/piso_bit/temp_reg_0_]        \
[get_cells slice_5/piso_bit/temp_reg_3_] [get_cells                            \
slice_6/piso_bit/temp_reg_14_] [get_cells slice_6/piso_bit/temp_reg_2_]        \
[get_cells slice_6/piso_bit/temp_reg_6_] [get_cells                            \
slice_6/piso_bit/temp_reg_4_] [get_cells slice_6/piso_bit/temp_reg_13_]        \
[get_cells slice_6/piso_bit/temp_reg_10_] [get_cells                           \
slice_6/piso_bit/temp_reg_9_] [get_cells slice_6/piso_bit/temp_reg_5_]         \
[get_cells slice_6/piso_bit/temp_reg_1_] [get_cells                            \
slice_6/piso_bit/temp_reg_7_] [get_cells slice_6/piso_bit/temp_reg_8_]         \
[get_cells slice_6/piso_bit/temp_reg_11_] [get_cells                           \
slice_6/piso_bit/temp_reg_15_] [get_cells slice_6/piso_bit/temp_reg_12_]       \
[get_cells slice_6/piso_bit/temp_reg_0_] [get_cells                            \
slice_6/piso_bit/temp_reg_3_] [get_cells slice_7/piso_bit/temp_reg_14_]        \
[get_cells slice_7/piso_bit/temp_reg_2_] [get_cells                            \
slice_7/piso_bit/temp_reg_6_] [get_cells slice_7/piso_bit/temp_reg_4_]         \
[get_cells slice_7/piso_bit/temp_reg_13_] [get_cells                           \
slice_7/piso_bit/temp_reg_10_] [get_cells slice_7/piso_bit/temp_reg_9_]        \
[get_cells slice_7/piso_bit/temp_reg_5_] [get_cells                            \
slice_7/piso_bit/temp_reg_1_] [get_cells slice_7/piso_bit/temp_reg_7_]         \
[get_cells slice_7/piso_bit/temp_reg_8_] [get_cells                            \
slice_7/piso_bit/temp_reg_11_] [get_cells slice_7/piso_bit/temp_reg_15_]       \
[get_cells slice_7/piso_bit/temp_reg_12_] [get_cells                           \
slice_7/piso_bit/temp_reg_0_] [get_cells slice_7/piso_bit/temp_reg_3_]         \
[get_cells slice_8/piso_bit/temp_reg_14_] [get_cells                           \
slice_8/piso_bit/temp_reg_2_] [get_cells slice_8/piso_bit/temp_reg_6_]         \
[get_cells slice_8/piso_bit/temp_reg_4_] [get_cells                            \
slice_8/piso_bit/temp_reg_13_] [get_cells slice_8/piso_bit/temp_reg_10_]       \
[get_cells slice_8/piso_bit/temp_reg_9_] [get_cells                            \
slice_8/piso_bit/temp_reg_5_] [get_cells slice_8/piso_bit/temp_reg_1_]         \
[get_cells slice_8/piso_bit/temp_reg_7_] [get_cells                            \
slice_8/piso_bit/temp_reg_8_] [get_cells slice_8/piso_bit/temp_reg_11_]        \
[get_cells slice_8/piso_bit/temp_reg_15_] [get_cells                           \
slice_8/piso_bit/temp_reg_12_] [get_cells slice_8/piso_bit/temp_reg_0_]        \
[get_cells slice_8/piso_bit/temp_reg_3_] [get_cells                            \
slice_9/piso_bit/temp_reg_14_] [get_cells slice_9/piso_bit/temp_reg_2_]        \
[get_cells slice_9/piso_bit/temp_reg_6_] [get_cells                            \
slice_9/piso_bit/temp_reg_4_] [get_cells slice_9/piso_bit/temp_reg_13_]        \
[get_cells slice_9/piso_bit/temp_reg_10_] [get_cells                           \
slice_9/piso_bit/temp_reg_9_] [get_cells slice_9/piso_bit/temp_reg_5_]         \
[get_cells slice_9/piso_bit/temp_reg_1_] [get_cells                            \
slice_9/piso_bit/temp_reg_7_] [get_cells slice_9/piso_bit/temp_reg_8_]         \
[get_cells slice_9/piso_bit/temp_reg_11_] [get_cells                           \
slice_9/piso_bit/temp_reg_15_] [get_cells slice_9/piso_bit/temp_reg_12_]       \
[get_cells slice_9/piso_bit/temp_reg_0_] [get_cells                            \
slice_9/piso_bit/temp_reg_3_] [get_cells slice_10/piso_bit/temp_reg_14_]       \
[get_cells slice_10/piso_bit/temp_reg_2_] [get_cells                           \
slice_10/piso_bit/temp_reg_6_] [get_cells slice_10/piso_bit/temp_reg_4_]       \
[get_cells slice_10/piso_bit/temp_reg_13_] [get_cells                          \
slice_10/piso_bit/temp_reg_10_] [get_cells slice_10/piso_bit/temp_reg_9_]      \
[get_cells slice_10/piso_bit/temp_reg_5_] [get_cells                           \
slice_10/piso_bit/temp_reg_1_] [get_cells slice_10/piso_bit/temp_reg_7_]       \
[get_cells slice_10/piso_bit/temp_reg_8_] [get_cells                           \
slice_10/piso_bit/temp_reg_11_] [get_cells slice_10/piso_bit/temp_reg_15_]     \
[get_cells slice_10/piso_bit/temp_reg_12_] [get_cells                          \
slice_10/piso_bit/temp_reg_0_] [get_cells slice_10/piso_bit/temp_reg_3_]       \
[get_cells slice_11/piso_bit/temp_reg_14_] [get_cells                          \
slice_11/piso_bit/temp_reg_2_] [get_cells slice_11/piso_bit/temp_reg_6_]       \
[get_cells slice_11/piso_bit/temp_reg_4_] [get_cells                           \
slice_11/piso_bit/temp_reg_13_] [get_cells slice_11/piso_bit/temp_reg_10_]     \
[get_cells slice_11/piso_bit/temp_reg_9_] [get_cells                           \
slice_11/piso_bit/temp_reg_5_] [get_cells slice_11/piso_bit/temp_reg_1_]       \
[get_cells slice_11/piso_bit/temp_reg_7_] [get_cells                           \
slice_11/piso_bit/temp_reg_8_] [get_cells slice_11/piso_bit/temp_reg_11_]      \
[get_cells slice_11/piso_bit/temp_reg_15_] [get_cells                          \
slice_11/piso_bit/temp_reg_12_] [get_cells slice_11/piso_bit/temp_reg_0_]      \
[get_cells slice_11/piso_bit/temp_reg_3_] [get_cells                           \
slice_12/piso_bit/temp_reg_14_] [get_cells slice_12/piso_bit/temp_reg_2_]      \
[get_cells slice_12/piso_bit/temp_reg_6_] [get_cells                           \
slice_12/piso_bit/temp_reg_4_] [get_cells slice_12/piso_bit/temp_reg_13_]      \
[get_cells slice_12/piso_bit/temp_reg_10_] [get_cells                          \
slice_12/piso_bit/temp_reg_9_] [get_cells slice_12/piso_bit/temp_reg_5_]       \
[get_cells slice_12/piso_bit/temp_reg_1_] [get_cells                           \
slice_12/piso_bit/temp_reg_7_] [get_cells slice_12/piso_bit/temp_reg_8_]       \
[get_cells slice_12/piso_bit/temp_reg_11_] [get_cells                          \
slice_12/piso_bit/temp_reg_15_] [get_cells slice_12/piso_bit/temp_reg_12_]     \
[get_cells slice_12/piso_bit/temp_reg_0_] [get_cells                           \
slice_12/piso_bit/temp_reg_3_] [get_cells slice_13/piso_bit/temp_reg_14_]      \
[get_cells slice_13/piso_bit/temp_reg_2_] [get_cells                           \
slice_13/piso_bit/temp_reg_6_] [get_cells slice_13/piso_bit/temp_reg_4_]       \
[get_cells slice_13/piso_bit/temp_reg_13_] [get_cells                          \
slice_13/piso_bit/temp_reg_10_] [get_cells slice_13/piso_bit/temp_reg_9_]      \
[get_cells slice_13/piso_bit/temp_reg_5_] [get_cells                           \
slice_13/piso_bit/temp_reg_1_] [get_cells slice_13/piso_bit/temp_reg_7_]       \
[get_cells slice_13/piso_bit/temp_reg_8_] [get_cells                           \
slice_13/piso_bit/temp_reg_11_] [get_cells slice_13/piso_bit/temp_reg_15_]     \
[get_cells slice_13/piso_bit/temp_reg_12_] [get_cells                          \
slice_13/piso_bit/temp_reg_0_] [get_cells slice_13/piso_bit/temp_reg_3_]       \
[get_cells slice_14/piso_bit/temp_reg_14_] [get_cells                          \
slice_14/piso_bit/temp_reg_2_] [get_cells slice_14/piso_bit/temp_reg_6_]       \
[get_cells slice_14/piso_bit/temp_reg_4_] [get_cells                           \
slice_14/piso_bit/temp_reg_13_] [get_cells slice_14/piso_bit/temp_reg_10_]     \
[get_cells slice_14/piso_bit/temp_reg_9_] [get_cells                           \
slice_14/piso_bit/temp_reg_5_] [get_cells slice_14/piso_bit/temp_reg_1_]       \
[get_cells slice_14/piso_bit/temp_reg_7_] [get_cells                           \
slice_14/piso_bit/temp_reg_8_] [get_cells slice_14/piso_bit/temp_reg_11_]      \
[get_cells slice_14/piso_bit/temp_reg_15_] [get_cells                          \
slice_14/piso_bit/temp_reg_12_] [get_cells slice_14/piso_bit/temp_reg_0_]      \
[get_cells slice_14/piso_bit/temp_reg_3_] [get_cells                           \
slice_15/piso_bit/temp_reg_14_] [get_cells slice_15/piso_bit/temp_reg_2_]      \
[get_cells slice_15/piso_bit/temp_reg_6_] [get_cells                           \
slice_15/piso_bit/temp_reg_4_] [get_cells slice_15/piso_bit/temp_reg_13_]      \
[get_cells slice_15/piso_bit/temp_reg_10_] [get_cells                          \
slice_15/piso_bit/temp_reg_9_] [get_cells slice_15/piso_bit/temp_reg_5_]       \
[get_cells slice_15/piso_bit/temp_reg_1_] [get_cells                           \
slice_15/piso_bit/temp_reg_7_] [get_cells slice_15/piso_bit/temp_reg_8_]       \
[get_cells slice_15/piso_bit/temp_reg_11_] [get_cells                          \
slice_15/piso_bit/temp_reg_15_] [get_cells slice_15/piso_bit/temp_reg_12_]     \
[get_cells slice_15/piso_bit/temp_reg_0_] [get_cells                           \
slice_15/piso_bit/temp_reg_3_] [get_cells slice_16/piso_bit/temp_reg_14_]      \
[get_cells slice_16/piso_bit/temp_reg_2_] [get_cells                           \
slice_16/piso_bit/temp_reg_6_] [get_cells slice_16/piso_bit/temp_reg_4_]       \
[get_cells slice_16/piso_bit/temp_reg_13_] [get_cells                          \
slice_16/piso_bit/temp_reg_10_] [get_cells slice_16/piso_bit/temp_reg_9_]      \
[get_cells slice_16/piso_bit/temp_reg_5_] [get_cells                           \
slice_16/piso_bit/temp_reg_1_] [get_cells slice_16/piso_bit/temp_reg_7_]       \
[get_cells slice_16/piso_bit/temp_reg_8_] [get_cells                           \
slice_16/piso_bit/temp_reg_11_] [get_cells slice_16/piso_bit/temp_reg_15_]     \
[get_cells slice_16/piso_bit/temp_reg_12_] [get_cells                          \
slice_16/piso_bit/temp_reg_0_] [get_cells slice_16/piso_bit/temp_reg_3_]       \
[get_cells slice_17/piso_bit/temp_reg_14_] [get_cells                          \
slice_17/piso_bit/temp_reg_2_] [get_cells slice_17/piso_bit/temp_reg_6_]       \
[get_cells slice_17/piso_bit/temp_reg_4_] [get_cells                           \
slice_17/piso_bit/temp_reg_13_] [get_cells slice_17/piso_bit/temp_reg_10_]     \
[get_cells slice_17/piso_bit/temp_reg_9_] [get_cells                           \
slice_17/piso_bit/temp_reg_5_] [get_cells slice_17/piso_bit/temp_reg_1_]       \
[get_cells slice_17/piso_bit/temp_reg_7_] [get_cells                           \
slice_17/piso_bit/temp_reg_8_] [get_cells slice_17/piso_bit/temp_reg_11_]      \
[get_cells slice_17/piso_bit/temp_reg_15_] [get_cells                          \
slice_17/piso_bit/temp_reg_12_] [get_cells slice_17/piso_bit/temp_reg_0_]      \
[get_cells slice_17/piso_bit/temp_reg_3_] [get_cells                           \
slice_18/piso_bit/temp_reg_14_] [get_cells slice_18/piso_bit/temp_reg_2_]      \
[get_cells slice_18/piso_bit/temp_reg_6_] [get_cells                           \
slice_18/piso_bit/temp_reg_4_] [get_cells slice_18/piso_bit/temp_reg_13_]      \
[get_cells slice_18/piso_bit/temp_reg_10_] [get_cells                          \
slice_18/piso_bit/temp_reg_9_] [get_cells slice_18/piso_bit/temp_reg_5_]       \
[get_cells slice_18/piso_bit/temp_reg_1_] [get_cells                           \
slice_18/piso_bit/temp_reg_7_] [get_cells slice_18/piso_bit/temp_reg_8_]       \
[get_cells slice_18/piso_bit/temp_reg_11_] [get_cells                          \
slice_18/piso_bit/temp_reg_15_] [get_cells slice_18/piso_bit/temp_reg_12_]     \
[get_cells slice_18/piso_bit/temp_reg_0_] [get_cells                           \
slice_18/piso_bit/temp_reg_3_] [get_cells slice_19/piso_bit/temp_reg_14_]      \
[get_cells slice_19/piso_bit/temp_reg_2_] [get_cells                           \
slice_19/piso_bit/temp_reg_6_] [get_cells slice_19/piso_bit/temp_reg_4_]       \
[get_cells slice_19/piso_bit/temp_reg_13_] [get_cells                          \
slice_19/piso_bit/temp_reg_10_] [get_cells slice_19/piso_bit/temp_reg_9_]      \
[get_cells slice_19/piso_bit/temp_reg_5_] [get_cells                           \
slice_19/piso_bit/temp_reg_1_] [get_cells slice_19/piso_bit/temp_reg_7_]       \
[get_cells slice_19/piso_bit/temp_reg_8_] [get_cells                           \
slice_19/piso_bit/temp_reg_11_] [get_cells slice_19/piso_bit/temp_reg_15_]     \
[get_cells slice_19/piso_bit/temp_reg_12_] [get_cells                          \
slice_19/piso_bit/temp_reg_0_] [get_cells slice_19/piso_bit/temp_reg_3_]       \
[get_cells slice_20/piso_bit/temp_reg_14_] [get_cells                          \
slice_20/piso_bit/temp_reg_2_] [get_cells slice_20/piso_bit/temp_reg_6_]       \
[get_cells slice_20/piso_bit/temp_reg_4_] [get_cells                           \
slice_20/piso_bit/temp_reg_13_] [get_cells slice_20/piso_bit/temp_reg_10_]     \
[get_cells slice_20/piso_bit/temp_reg_9_] [get_cells                           \
slice_20/piso_bit/temp_reg_5_] [get_cells slice_20/piso_bit/temp_reg_1_]       \
[get_cells slice_20/piso_bit/temp_reg_7_] [get_cells                           \
slice_20/piso_bit/temp_reg_8_] [get_cells slice_20/piso_bit/temp_reg_11_]      \
[get_cells slice_20/piso_bit/temp_reg_15_] [get_cells                          \
slice_20/piso_bit/temp_reg_12_] [get_cells slice_20/piso_bit/temp_reg_0_]      \
[get_cells slice_20/piso_bit/temp_reg_3_] [get_cells                           \
slice_21/piso_bit/temp_reg_14_] [get_cells slice_21/piso_bit/temp_reg_2_]      \
[get_cells slice_21/piso_bit/temp_reg_6_] [get_cells                           \
slice_21/piso_bit/temp_reg_4_] [get_cells slice_21/piso_bit/temp_reg_13_]      \
[get_cells slice_21/piso_bit/temp_reg_10_] [get_cells                          \
slice_21/piso_bit/temp_reg_9_] [get_cells slice_21/piso_bit/temp_reg_5_]       \
[get_cells slice_21/piso_bit/temp_reg_1_] [get_cells                           \
slice_21/piso_bit/temp_reg_7_] [get_cells slice_21/piso_bit/temp_reg_8_]       \
[get_cells slice_21/piso_bit/temp_reg_11_] [get_cells                          \
slice_21/piso_bit/temp_reg_15_] [get_cells slice_21/piso_bit/temp_reg_12_]     \
[get_cells slice_21/piso_bit/temp_reg_0_] [get_cells                           \
slice_21/piso_bit/temp_reg_3_] [get_cells slice_22/piso_bit/temp_reg_14_]      \
[get_cells slice_22/piso_bit/temp_reg_2_] [get_cells                           \
slice_22/piso_bit/temp_reg_6_] [get_cells slice_22/piso_bit/temp_reg_4_]       \
[get_cells slice_22/piso_bit/temp_reg_13_] [get_cells                          \
slice_22/piso_bit/temp_reg_10_] [get_cells slice_22/piso_bit/temp_reg_9_]      \
[get_cells slice_22/piso_bit/temp_reg_5_] [get_cells                           \
slice_22/piso_bit/temp_reg_1_] [get_cells slice_22/piso_bit/temp_reg_7_]       \
[get_cells slice_22/piso_bit/temp_reg_8_] [get_cells                           \
slice_22/piso_bit/temp_reg_11_] [get_cells slice_22/piso_bit/temp_reg_15_]     \
[get_cells slice_22/piso_bit/temp_reg_12_] [get_cells                          \
slice_22/piso_bit/temp_reg_0_] [get_cells slice_22/piso_bit/temp_reg_3_]       \
[get_cells slice_23/piso_bit/temp_reg_14_] [get_cells                          \
slice_23/piso_bit/temp_reg_2_] [get_cells slice_23/piso_bit/temp_reg_6_]       \
[get_cells slice_23/piso_bit/temp_reg_4_] [get_cells                           \
slice_23/piso_bit/temp_reg_13_] [get_cells slice_23/piso_bit/temp_reg_10_]     \
[get_cells slice_23/piso_bit/temp_reg_9_] [get_cells                           \
slice_23/piso_bit/temp_reg_5_] [get_cells slice_23/piso_bit/temp_reg_1_]       \
[get_cells slice_23/piso_bit/temp_reg_7_] [get_cells                           \
slice_23/piso_bit/temp_reg_8_] [get_cells slice_23/piso_bit/temp_reg_11_]      \
[get_cells slice_23/piso_bit/temp_reg_15_] [get_cells                          \
slice_23/piso_bit/temp_reg_12_] [get_cells slice_23/piso_bit/temp_reg_0_]      \
[get_cells slice_23/piso_bit/temp_reg_3_] [get_cells                           \
slice_24/piso_bit/temp_reg_14_] [get_cells slice_24/piso_bit/temp_reg_2_]      \
[get_cells slice_24/piso_bit/temp_reg_6_] [get_cells                           \
slice_24/piso_bit/temp_reg_4_] [get_cells slice_24/piso_bit/temp_reg_13_]      \
[get_cells slice_24/piso_bit/temp_reg_10_] [get_cells                          \
slice_24/piso_bit/temp_reg_9_] [get_cells slice_24/piso_bit/temp_reg_5_]       \
[get_cells slice_24/piso_bit/temp_reg_1_] [get_cells                           \
slice_24/piso_bit/temp_reg_7_] [get_cells slice_24/piso_bit/temp_reg_8_]       \
[get_cells slice_24/piso_bit/temp_reg_11_] [get_cells                          \
slice_24/piso_bit/temp_reg_15_] [get_cells slice_24/piso_bit/temp_reg_12_]     \
[get_cells slice_24/piso_bit/temp_reg_0_] [get_cells                           \
slice_24/piso_bit/temp_reg_3_] [get_cells slice_25/piso_bit/temp_reg_14_]      \
[get_cells slice_25/piso_bit/temp_reg_2_] [get_cells                           \
slice_25/piso_bit/temp_reg_6_] [get_cells slice_25/piso_bit/temp_reg_4_]       \
[get_cells slice_25/piso_bit/temp_reg_13_] [get_cells                          \
slice_25/piso_bit/temp_reg_10_] [get_cells slice_25/piso_bit/temp_reg_9_]      \
[get_cells slice_25/piso_bit/temp_reg_5_] [get_cells                           \
slice_25/piso_bit/temp_reg_1_] [get_cells slice_25/piso_bit/temp_reg_7_]       \
[get_cells slice_25/piso_bit/temp_reg_8_] [get_cells                           \
slice_25/piso_bit/temp_reg_11_] [get_cells slice_25/piso_bit/temp_reg_15_]     \
[get_cells slice_25/piso_bit/temp_reg_12_] [get_cells                          \
slice_25/piso_bit/temp_reg_0_] [get_cells slice_25/piso_bit/temp_reg_3_]       \
[get_cells slice_26/piso_bit/temp_reg_14_] [get_cells                          \
slice_26/piso_bit/temp_reg_2_] [get_cells slice_26/piso_bit/temp_reg_6_]       \
[get_cells slice_26/piso_bit/temp_reg_4_] [get_cells                           \
slice_26/piso_bit/temp_reg_13_] [get_cells slice_26/piso_bit/temp_reg_10_]     \
[get_cells slice_26/piso_bit/temp_reg_9_] [get_cells                           \
slice_26/piso_bit/temp_reg_5_] [get_cells slice_26/piso_bit/temp_reg_1_]       \
[get_cells slice_26/piso_bit/temp_reg_7_] [get_cells                           \
slice_26/piso_bit/temp_reg_8_] [get_cells slice_26/piso_bit/temp_reg_11_]      \
[get_cells slice_26/piso_bit/temp_reg_15_] [get_cells                          \
slice_26/piso_bit/temp_reg_12_] [get_cells slice_26/piso_bit/temp_reg_0_]      \
[get_cells slice_26/piso_bit/temp_reg_3_] [get_cells                           \
slice_27/piso_bit/temp_reg_14_] [get_cells slice_27/piso_bit/temp_reg_2_]      \
[get_cells slice_27/piso_bit/temp_reg_6_] [get_cells                           \
slice_27/piso_bit/temp_reg_4_] [get_cells slice_27/piso_bit/temp_reg_13_]      \
[get_cells slice_27/piso_bit/temp_reg_10_] [get_cells                          \
slice_27/piso_bit/temp_reg_9_] [get_cells slice_27/piso_bit/temp_reg_5_]       \
[get_cells slice_27/piso_bit/temp_reg_1_] [get_cells                           \
slice_27/piso_bit/temp_reg_7_] [get_cells slice_27/piso_bit/temp_reg_8_]       \
[get_cells slice_27/piso_bit/temp_reg_11_] [get_cells                          \
slice_27/piso_bit/temp_reg_15_] [get_cells slice_27/piso_bit/temp_reg_12_]     \
[get_cells slice_27/piso_bit/temp_reg_0_] [get_cells                           \
slice_27/piso_bit/temp_reg_3_] [get_cells slice_28/piso_bit/temp_reg_14_]      \
[get_cells slice_28/piso_bit/temp_reg_2_] [get_cells                           \
slice_28/piso_bit/temp_reg_6_] [get_cells slice_28/piso_bit/temp_reg_4_]       \
[get_cells slice_28/piso_bit/temp_reg_13_] [get_cells                          \
slice_28/piso_bit/temp_reg_10_] [get_cells slice_28/piso_bit/temp_reg_9_]      \
[get_cells slice_28/piso_bit/temp_reg_5_] [get_cells                           \
slice_28/piso_bit/temp_reg_1_] [get_cells slice_28/piso_bit/temp_reg_7_]       \
[get_cells slice_28/piso_bit/temp_reg_8_] [get_cells                           \
slice_28/piso_bit/temp_reg_11_] [get_cells slice_28/piso_bit/temp_reg_15_]     \
[get_cells slice_28/piso_bit/temp_reg_12_] [get_cells                          \
slice_28/piso_bit/temp_reg_0_] [get_cells slice_28/piso_bit/temp_reg_3_]       \
[get_cells slice_29/piso_bit/temp_reg_14_] [get_cells                          \
slice_29/piso_bit/temp_reg_2_] [get_cells slice_29/piso_bit/temp_reg_6_]       \
[get_cells slice_29/piso_bit/temp_reg_4_] [get_cells                           \
slice_29/piso_bit/temp_reg_13_] [get_cells slice_29/piso_bit/temp_reg_10_]     \
[get_cells slice_29/piso_bit/temp_reg_9_] [get_cells                           \
slice_29/piso_bit/temp_reg_5_] [get_cells slice_29/piso_bit/temp_reg_1_]       \
[get_cells slice_29/piso_bit/temp_reg_7_] [get_cells                           \
slice_29/piso_bit/temp_reg_8_] [get_cells slice_29/piso_bit/temp_reg_11_]      \
[get_cells slice_29/piso_bit/temp_reg_15_] [get_cells                          \
slice_29/piso_bit/temp_reg_12_] [get_cells slice_29/piso_bit/temp_reg_0_]      \
[get_cells slice_29/piso_bit/temp_reg_3_] [get_cells                           \
slice_30/piso_bit/temp_reg_14_] [get_cells slice_30/piso_bit/temp_reg_2_]      \
[get_cells slice_30/piso_bit/temp_reg_6_] [get_cells                           \
slice_30/piso_bit/temp_reg_4_] [get_cells slice_30/piso_bit/temp_reg_13_]      \
[get_cells slice_30/piso_bit/temp_reg_10_] [get_cells                          \
slice_30/piso_bit/temp_reg_9_] [get_cells slice_30/piso_bit/temp_reg_5_]       \
[get_cells slice_30/piso_bit/temp_reg_1_] [get_cells                           \
slice_30/piso_bit/temp_reg_7_] [get_cells slice_30/piso_bit/temp_reg_8_]       \
[get_cells slice_30/piso_bit/temp_reg_11_] [get_cells                          \
slice_30/piso_bit/temp_reg_15_] [get_cells slice_30/piso_bit/temp_reg_12_]     \
[get_cells slice_30/piso_bit/temp_reg_0_] [get_cells                           \
slice_30/piso_bit/temp_reg_3_] [get_cells slice_31/piso_bit/temp_reg_14_]      \
[get_cells slice_31/piso_bit/temp_reg_2_] [get_cells                           \
slice_31/piso_bit/temp_reg_6_] [get_cells slice_31/piso_bit/temp_reg_4_]       \
[get_cells slice_31/piso_bit/temp_reg_13_] [get_cells                          \
slice_31/piso_bit/temp_reg_10_] [get_cells slice_31/piso_bit/temp_reg_9_]      \
[get_cells slice_31/piso_bit/temp_reg_5_] [get_cells                           \
slice_31/piso_bit/temp_reg_1_] [get_cells slice_31/piso_bit/temp_reg_7_]       \
[get_cells slice_31/piso_bit/temp_reg_8_] [get_cells                           \
slice_31/piso_bit/temp_reg_11_] [get_cells slice_31/piso_bit/temp_reg_15_]     \
[get_cells slice_31/piso_bit/temp_reg_12_] [get_cells                          \
slice_31/piso_bit/temp_reg_0_] [get_cells slice_31/piso_bit/temp_reg_3_]]
set_multicycle_path 2 -hold -end -from [list [get_cells                        \
slice_0/piso_bit/temp_reg_14_] [get_cells slice_0/piso_bit/temp_reg_2_]        \
[get_cells slice_0/piso_bit/temp_reg_6_] [get_cells                            \
slice_0/piso_bit/temp_reg_4_] [get_cells slice_0/piso_bit/temp_reg_13_]        \
[get_cells slice_0/piso_bit/temp_reg_10_] [get_cells                           \
slice_0/piso_bit/temp_reg_9_] [get_cells slice_0/piso_bit/temp_reg_5_]         \
[get_cells slice_0/piso_bit/temp_reg_1_] [get_cells                            \
slice_0/piso_bit/temp_reg_7_] [get_cells slice_0/piso_bit/temp_reg_8_]         \
[get_cells slice_0/piso_bit/temp_reg_11_] [get_cells                           \
slice_0/piso_bit/temp_reg_15_] [get_cells slice_0/piso_bit/temp_reg_12_]       \
[get_cells slice_0/piso_bit/temp_reg_0_] [get_cells                            \
slice_0/piso_bit/temp_reg_3_] [get_cells slice_1/piso_bit/temp_reg_14_]        \
[get_cells slice_1/piso_bit/temp_reg_2_] [get_cells                            \
slice_1/piso_bit/temp_reg_6_] [get_cells slice_1/piso_bit/temp_reg_4_]         \
[get_cells slice_1/piso_bit/temp_reg_13_] [get_cells                           \
slice_1/piso_bit/temp_reg_10_] [get_cells slice_1/piso_bit/temp_reg_9_]        \
[get_cells slice_1/piso_bit/temp_reg_5_] [get_cells                            \
slice_1/piso_bit/temp_reg_1_] [get_cells slice_1/piso_bit/temp_reg_7_]         \
[get_cells slice_1/piso_bit/temp_reg_8_] [get_cells                            \
slice_1/piso_bit/temp_reg_11_] [get_cells slice_1/piso_bit/temp_reg_15_]       \
[get_cells slice_1/piso_bit/temp_reg_12_] [get_cells                           \
slice_1/piso_bit/temp_reg_0_] [get_cells slice_1/piso_bit/temp_reg_3_]         \
[get_cells slice_2/piso_bit/temp_reg_14_] [get_cells                           \
slice_2/piso_bit/temp_reg_2_] [get_cells slice_2/piso_bit/temp_reg_6_]         \
[get_cells slice_2/piso_bit/temp_reg_4_] [get_cells                            \
slice_2/piso_bit/temp_reg_13_] [get_cells slice_2/piso_bit/temp_reg_10_]       \
[get_cells slice_2/piso_bit/temp_reg_9_] [get_cells                            \
slice_2/piso_bit/temp_reg_5_] [get_cells slice_2/piso_bit/temp_reg_1_]         \
[get_cells slice_2/piso_bit/temp_reg_7_] [get_cells                            \
slice_2/piso_bit/temp_reg_8_] [get_cells slice_2/piso_bit/temp_reg_11_]        \
[get_cells slice_2/piso_bit/temp_reg_15_] [get_cells                           \
slice_2/piso_bit/temp_reg_12_] [get_cells slice_2/piso_bit/temp_reg_0_]        \
[get_cells slice_2/piso_bit/temp_reg_3_] [get_cells                            \
slice_3/piso_bit/temp_reg_14_] [get_cells slice_3/piso_bit/temp_reg_2_]        \
[get_cells slice_3/piso_bit/temp_reg_6_] [get_cells                            \
slice_3/piso_bit/temp_reg_4_] [get_cells slice_3/piso_bit/temp_reg_13_]        \
[get_cells slice_3/piso_bit/temp_reg_10_] [get_cells                           \
slice_3/piso_bit/temp_reg_9_] [get_cells slice_3/piso_bit/temp_reg_5_]         \
[get_cells slice_3/piso_bit/temp_reg_1_] [get_cells                            \
slice_3/piso_bit/temp_reg_7_] [get_cells slice_3/piso_bit/temp_reg_8_]         \
[get_cells slice_3/piso_bit/temp_reg_11_] [get_cells                           \
slice_3/piso_bit/temp_reg_15_] [get_cells slice_3/piso_bit/temp_reg_12_]       \
[get_cells slice_3/piso_bit/temp_reg_0_] [get_cells                            \
slice_3/piso_bit/temp_reg_3_] [get_cells slice_4/piso_bit/temp_reg_14_]        \
[get_cells slice_4/piso_bit/temp_reg_2_] [get_cells                            \
slice_4/piso_bit/temp_reg_6_] [get_cells slice_4/piso_bit/temp_reg_4_]         \
[get_cells slice_4/piso_bit/temp_reg_13_] [get_cells                           \
slice_4/piso_bit/temp_reg_10_] [get_cells slice_4/piso_bit/temp_reg_9_]        \
[get_cells slice_4/piso_bit/temp_reg_5_] [get_cells                            \
slice_4/piso_bit/temp_reg_1_] [get_cells slice_4/piso_bit/temp_reg_7_]         \
[get_cells slice_4/piso_bit/temp_reg_8_] [get_cells                            \
slice_4/piso_bit/temp_reg_11_] [get_cells slice_4/piso_bit/temp_reg_15_]       \
[get_cells slice_4/piso_bit/temp_reg_12_] [get_cells                           \
slice_4/piso_bit/temp_reg_0_] [get_cells slice_4/piso_bit/temp_reg_3_]         \
[get_cells slice_5/piso_bit/temp_reg_14_] [get_cells                           \
slice_5/piso_bit/temp_reg_2_] [get_cells slice_5/piso_bit/temp_reg_6_]         \
[get_cells slice_5/piso_bit/temp_reg_4_] [get_cells                            \
slice_5/piso_bit/temp_reg_13_] [get_cells slice_5/piso_bit/temp_reg_10_]       \
[get_cells slice_5/piso_bit/temp_reg_9_] [get_cells                            \
slice_5/piso_bit/temp_reg_5_] [get_cells slice_5/piso_bit/temp_reg_1_]         \
[get_cells slice_5/piso_bit/temp_reg_7_] [get_cells                            \
slice_5/piso_bit/temp_reg_8_] [get_cells slice_5/piso_bit/temp_reg_11_]        \
[get_cells slice_5/piso_bit/temp_reg_15_] [get_cells                           \
slice_5/piso_bit/temp_reg_12_] [get_cells slice_5/piso_bit/temp_reg_0_]        \
[get_cells slice_5/piso_bit/temp_reg_3_] [get_cells                            \
slice_6/piso_bit/temp_reg_14_] [get_cells slice_6/piso_bit/temp_reg_2_]        \
[get_cells slice_6/piso_bit/temp_reg_6_] [get_cells                            \
slice_6/piso_bit/temp_reg_4_] [get_cells slice_6/piso_bit/temp_reg_13_]        \
[get_cells slice_6/piso_bit/temp_reg_10_] [get_cells                           \
slice_6/piso_bit/temp_reg_9_] [get_cells slice_6/piso_bit/temp_reg_5_]         \
[get_cells slice_6/piso_bit/temp_reg_1_] [get_cells                            \
slice_6/piso_bit/temp_reg_7_] [get_cells slice_6/piso_bit/temp_reg_8_]         \
[get_cells slice_6/piso_bit/temp_reg_11_] [get_cells                           \
slice_6/piso_bit/temp_reg_15_] [get_cells slice_6/piso_bit/temp_reg_12_]       \
[get_cells slice_6/piso_bit/temp_reg_0_] [get_cells                            \
slice_6/piso_bit/temp_reg_3_] [get_cells slice_7/piso_bit/temp_reg_14_]        \
[get_cells slice_7/piso_bit/temp_reg_2_] [get_cells                            \
slice_7/piso_bit/temp_reg_6_] [get_cells slice_7/piso_bit/temp_reg_4_]         \
[get_cells slice_7/piso_bit/temp_reg_13_] [get_cells                           \
slice_7/piso_bit/temp_reg_10_] [get_cells slice_7/piso_bit/temp_reg_9_]        \
[get_cells slice_7/piso_bit/temp_reg_5_] [get_cells                            \
slice_7/piso_bit/temp_reg_1_] [get_cells slice_7/piso_bit/temp_reg_7_]         \
[get_cells slice_7/piso_bit/temp_reg_8_] [get_cells                            \
slice_7/piso_bit/temp_reg_11_] [get_cells slice_7/piso_bit/temp_reg_15_]       \
[get_cells slice_7/piso_bit/temp_reg_12_] [get_cells                           \
slice_7/piso_bit/temp_reg_0_] [get_cells slice_7/piso_bit/temp_reg_3_]         \
[get_cells slice_8/piso_bit/temp_reg_14_] [get_cells                           \
slice_8/piso_bit/temp_reg_2_] [get_cells slice_8/piso_bit/temp_reg_6_]         \
[get_cells slice_8/piso_bit/temp_reg_4_] [get_cells                            \
slice_8/piso_bit/temp_reg_13_] [get_cells slice_8/piso_bit/temp_reg_10_]       \
[get_cells slice_8/piso_bit/temp_reg_9_] [get_cells                            \
slice_8/piso_bit/temp_reg_5_] [get_cells slice_8/piso_bit/temp_reg_1_]         \
[get_cells slice_8/piso_bit/temp_reg_7_] [get_cells                            \
slice_8/piso_bit/temp_reg_8_] [get_cells slice_8/piso_bit/temp_reg_11_]        \
[get_cells slice_8/piso_bit/temp_reg_15_] [get_cells                           \
slice_8/piso_bit/temp_reg_12_] [get_cells slice_8/piso_bit/temp_reg_0_]        \
[get_cells slice_8/piso_bit/temp_reg_3_] [get_cells                            \
slice_9/piso_bit/temp_reg_14_] [get_cells slice_9/piso_bit/temp_reg_2_]        \
[get_cells slice_9/piso_bit/temp_reg_6_] [get_cells                            \
slice_9/piso_bit/temp_reg_4_] [get_cells slice_9/piso_bit/temp_reg_13_]        \
[get_cells slice_9/piso_bit/temp_reg_10_] [get_cells                           \
slice_9/piso_bit/temp_reg_9_] [get_cells slice_9/piso_bit/temp_reg_5_]         \
[get_cells slice_9/piso_bit/temp_reg_1_] [get_cells                            \
slice_9/piso_bit/temp_reg_7_] [get_cells slice_9/piso_bit/temp_reg_8_]         \
[get_cells slice_9/piso_bit/temp_reg_11_] [get_cells                           \
slice_9/piso_bit/temp_reg_15_] [get_cells slice_9/piso_bit/temp_reg_12_]       \
[get_cells slice_9/piso_bit/temp_reg_0_] [get_cells                            \
slice_9/piso_bit/temp_reg_3_] [get_cells slice_10/piso_bit/temp_reg_14_]       \
[get_cells slice_10/piso_bit/temp_reg_2_] [get_cells                           \
slice_10/piso_bit/temp_reg_6_] [get_cells slice_10/piso_bit/temp_reg_4_]       \
[get_cells slice_10/piso_bit/temp_reg_13_] [get_cells                          \
slice_10/piso_bit/temp_reg_10_] [get_cells slice_10/piso_bit/temp_reg_9_]      \
[get_cells slice_10/piso_bit/temp_reg_5_] [get_cells                           \
slice_10/piso_bit/temp_reg_1_] [get_cells slice_10/piso_bit/temp_reg_7_]       \
[get_cells slice_10/piso_bit/temp_reg_8_] [get_cells                           \
slice_10/piso_bit/temp_reg_11_] [get_cells slice_10/piso_bit/temp_reg_15_]     \
[get_cells slice_10/piso_bit/temp_reg_12_] [get_cells                          \
slice_10/piso_bit/temp_reg_0_] [get_cells slice_10/piso_bit/temp_reg_3_]       \
[get_cells slice_11/piso_bit/temp_reg_14_] [get_cells                          \
slice_11/piso_bit/temp_reg_2_] [get_cells slice_11/piso_bit/temp_reg_6_]       \
[get_cells slice_11/piso_bit/temp_reg_4_] [get_cells                           \
slice_11/piso_bit/temp_reg_13_] [get_cells slice_11/piso_bit/temp_reg_10_]     \
[get_cells slice_11/piso_bit/temp_reg_9_] [get_cells                           \
slice_11/piso_bit/temp_reg_5_] [get_cells slice_11/piso_bit/temp_reg_1_]       \
[get_cells slice_11/piso_bit/temp_reg_7_] [get_cells                           \
slice_11/piso_bit/temp_reg_8_] [get_cells slice_11/piso_bit/temp_reg_11_]      \
[get_cells slice_11/piso_bit/temp_reg_15_] [get_cells                          \
slice_11/piso_bit/temp_reg_12_] [get_cells slice_11/piso_bit/temp_reg_0_]      \
[get_cells slice_11/piso_bit/temp_reg_3_] [get_cells                           \
slice_12/piso_bit/temp_reg_14_] [get_cells slice_12/piso_bit/temp_reg_2_]      \
[get_cells slice_12/piso_bit/temp_reg_6_] [get_cells                           \
slice_12/piso_bit/temp_reg_4_] [get_cells slice_12/piso_bit/temp_reg_13_]      \
[get_cells slice_12/piso_bit/temp_reg_10_] [get_cells                          \
slice_12/piso_bit/temp_reg_9_] [get_cells slice_12/piso_bit/temp_reg_5_]       \
[get_cells slice_12/piso_bit/temp_reg_1_] [get_cells                           \
slice_12/piso_bit/temp_reg_7_] [get_cells slice_12/piso_bit/temp_reg_8_]       \
[get_cells slice_12/piso_bit/temp_reg_11_] [get_cells                          \
slice_12/piso_bit/temp_reg_15_] [get_cells slice_12/piso_bit/temp_reg_12_]     \
[get_cells slice_12/piso_bit/temp_reg_0_] [get_cells                           \
slice_12/piso_bit/temp_reg_3_] [get_cells slice_13/piso_bit/temp_reg_14_]      \
[get_cells slice_13/piso_bit/temp_reg_2_] [get_cells                           \
slice_13/piso_bit/temp_reg_6_] [get_cells slice_13/piso_bit/temp_reg_4_]       \
[get_cells slice_13/piso_bit/temp_reg_13_] [get_cells                          \
slice_13/piso_bit/temp_reg_10_] [get_cells slice_13/piso_bit/temp_reg_9_]      \
[get_cells slice_13/piso_bit/temp_reg_5_] [get_cells                           \
slice_13/piso_bit/temp_reg_1_] [get_cells slice_13/piso_bit/temp_reg_7_]       \
[get_cells slice_13/piso_bit/temp_reg_8_] [get_cells                           \
slice_13/piso_bit/temp_reg_11_] [get_cells slice_13/piso_bit/temp_reg_15_]     \
[get_cells slice_13/piso_bit/temp_reg_12_] [get_cells                          \
slice_13/piso_bit/temp_reg_0_] [get_cells slice_13/piso_bit/temp_reg_3_]       \
[get_cells slice_14/piso_bit/temp_reg_14_] [get_cells                          \
slice_14/piso_bit/temp_reg_2_] [get_cells slice_14/piso_bit/temp_reg_6_]       \
[get_cells slice_14/piso_bit/temp_reg_4_] [get_cells                           \
slice_14/piso_bit/temp_reg_13_] [get_cells slice_14/piso_bit/temp_reg_10_]     \
[get_cells slice_14/piso_bit/temp_reg_9_] [get_cells                           \
slice_14/piso_bit/temp_reg_5_] [get_cells slice_14/piso_bit/temp_reg_1_]       \
[get_cells slice_14/piso_bit/temp_reg_7_] [get_cells                           \
slice_14/piso_bit/temp_reg_8_] [get_cells slice_14/piso_bit/temp_reg_11_]      \
[get_cells slice_14/piso_bit/temp_reg_15_] [get_cells                          \
slice_14/piso_bit/temp_reg_12_] [get_cells slice_14/piso_bit/temp_reg_0_]      \
[get_cells slice_14/piso_bit/temp_reg_3_] [get_cells                           \
slice_15/piso_bit/temp_reg_14_] [get_cells slice_15/piso_bit/temp_reg_2_]      \
[get_cells slice_15/piso_bit/temp_reg_6_] [get_cells                           \
slice_15/piso_bit/temp_reg_4_] [get_cells slice_15/piso_bit/temp_reg_13_]      \
[get_cells slice_15/piso_bit/temp_reg_10_] [get_cells                          \
slice_15/piso_bit/temp_reg_9_] [get_cells slice_15/piso_bit/temp_reg_5_]       \
[get_cells slice_15/piso_bit/temp_reg_1_] [get_cells                           \
slice_15/piso_bit/temp_reg_7_] [get_cells slice_15/piso_bit/temp_reg_8_]       \
[get_cells slice_15/piso_bit/temp_reg_11_] [get_cells                          \
slice_15/piso_bit/temp_reg_15_] [get_cells slice_15/piso_bit/temp_reg_12_]     \
[get_cells slice_15/piso_bit/temp_reg_0_] [get_cells                           \
slice_15/piso_bit/temp_reg_3_] [get_cells slice_16/piso_bit/temp_reg_14_]      \
[get_cells slice_16/piso_bit/temp_reg_2_] [get_cells                           \
slice_16/piso_bit/temp_reg_6_] [get_cells slice_16/piso_bit/temp_reg_4_]       \
[get_cells slice_16/piso_bit/temp_reg_13_] [get_cells                          \
slice_16/piso_bit/temp_reg_10_] [get_cells slice_16/piso_bit/temp_reg_9_]      \
[get_cells slice_16/piso_bit/temp_reg_5_] [get_cells                           \
slice_16/piso_bit/temp_reg_1_] [get_cells slice_16/piso_bit/temp_reg_7_]       \
[get_cells slice_16/piso_bit/temp_reg_8_] [get_cells                           \
slice_16/piso_bit/temp_reg_11_] [get_cells slice_16/piso_bit/temp_reg_15_]     \
[get_cells slice_16/piso_bit/temp_reg_12_] [get_cells                          \
slice_16/piso_bit/temp_reg_0_] [get_cells slice_16/piso_bit/temp_reg_3_]       \
[get_cells slice_17/piso_bit/temp_reg_14_] [get_cells                          \
slice_17/piso_bit/temp_reg_2_] [get_cells slice_17/piso_bit/temp_reg_6_]       \
[get_cells slice_17/piso_bit/temp_reg_4_] [get_cells                           \
slice_17/piso_bit/temp_reg_13_] [get_cells slice_17/piso_bit/temp_reg_10_]     \
[get_cells slice_17/piso_bit/temp_reg_9_] [get_cells                           \
slice_17/piso_bit/temp_reg_5_] [get_cells slice_17/piso_bit/temp_reg_1_]       \
[get_cells slice_17/piso_bit/temp_reg_7_] [get_cells                           \
slice_17/piso_bit/temp_reg_8_] [get_cells slice_17/piso_bit/temp_reg_11_]      \
[get_cells slice_17/piso_bit/temp_reg_15_] [get_cells                          \
slice_17/piso_bit/temp_reg_12_] [get_cells slice_17/piso_bit/temp_reg_0_]      \
[get_cells slice_17/piso_bit/temp_reg_3_] [get_cells                           \
slice_18/piso_bit/temp_reg_14_] [get_cells slice_18/piso_bit/temp_reg_2_]      \
[get_cells slice_18/piso_bit/temp_reg_6_] [get_cells                           \
slice_18/piso_bit/temp_reg_4_] [get_cells slice_18/piso_bit/temp_reg_13_]      \
[get_cells slice_18/piso_bit/temp_reg_10_] [get_cells                          \
slice_18/piso_bit/temp_reg_9_] [get_cells slice_18/piso_bit/temp_reg_5_]       \
[get_cells slice_18/piso_bit/temp_reg_1_] [get_cells                           \
slice_18/piso_bit/temp_reg_7_] [get_cells slice_18/piso_bit/temp_reg_8_]       \
[get_cells slice_18/piso_bit/temp_reg_11_] [get_cells                          \
slice_18/piso_bit/temp_reg_15_] [get_cells slice_18/piso_bit/temp_reg_12_]     \
[get_cells slice_18/piso_bit/temp_reg_0_] [get_cells                           \
slice_18/piso_bit/temp_reg_3_] [get_cells slice_19/piso_bit/temp_reg_14_]      \
[get_cells slice_19/piso_bit/temp_reg_2_] [get_cells                           \
slice_19/piso_bit/temp_reg_6_] [get_cells slice_19/piso_bit/temp_reg_4_]       \
[get_cells slice_19/piso_bit/temp_reg_13_] [get_cells                          \
slice_19/piso_bit/temp_reg_10_] [get_cells slice_19/piso_bit/temp_reg_9_]      \
[get_cells slice_19/piso_bit/temp_reg_5_] [get_cells                           \
slice_19/piso_bit/temp_reg_1_] [get_cells slice_19/piso_bit/temp_reg_7_]       \
[get_cells slice_19/piso_bit/temp_reg_8_] [get_cells                           \
slice_19/piso_bit/temp_reg_11_] [get_cells slice_19/piso_bit/temp_reg_15_]     \
[get_cells slice_19/piso_bit/temp_reg_12_] [get_cells                          \
slice_19/piso_bit/temp_reg_0_] [get_cells slice_19/piso_bit/temp_reg_3_]       \
[get_cells slice_20/piso_bit/temp_reg_14_] [get_cells                          \
slice_20/piso_bit/temp_reg_2_] [get_cells slice_20/piso_bit/temp_reg_6_]       \
[get_cells slice_20/piso_bit/temp_reg_4_] [get_cells                           \
slice_20/piso_bit/temp_reg_13_] [get_cells slice_20/piso_bit/temp_reg_10_]     \
[get_cells slice_20/piso_bit/temp_reg_9_] [get_cells                           \
slice_20/piso_bit/temp_reg_5_] [get_cells slice_20/piso_bit/temp_reg_1_]       \
[get_cells slice_20/piso_bit/temp_reg_7_] [get_cells                           \
slice_20/piso_bit/temp_reg_8_] [get_cells slice_20/piso_bit/temp_reg_11_]      \
[get_cells slice_20/piso_bit/temp_reg_15_] [get_cells                          \
slice_20/piso_bit/temp_reg_12_] [get_cells slice_20/piso_bit/temp_reg_0_]      \
[get_cells slice_20/piso_bit/temp_reg_3_] [get_cells                           \
slice_21/piso_bit/temp_reg_14_] [get_cells slice_21/piso_bit/temp_reg_2_]      \
[get_cells slice_21/piso_bit/temp_reg_6_] [get_cells                           \
slice_21/piso_bit/temp_reg_4_] [get_cells slice_21/piso_bit/temp_reg_13_]      \
[get_cells slice_21/piso_bit/temp_reg_10_] [get_cells                          \
slice_21/piso_bit/temp_reg_9_] [get_cells slice_21/piso_bit/temp_reg_5_]       \
[get_cells slice_21/piso_bit/temp_reg_1_] [get_cells                           \
slice_21/piso_bit/temp_reg_7_] [get_cells slice_21/piso_bit/temp_reg_8_]       \
[get_cells slice_21/piso_bit/temp_reg_11_] [get_cells                          \
slice_21/piso_bit/temp_reg_15_] [get_cells slice_21/piso_bit/temp_reg_12_]     \
[get_cells slice_21/piso_bit/temp_reg_0_] [get_cells                           \
slice_21/piso_bit/temp_reg_3_] [get_cells slice_22/piso_bit/temp_reg_14_]      \
[get_cells slice_22/piso_bit/temp_reg_2_] [get_cells                           \
slice_22/piso_bit/temp_reg_6_] [get_cells slice_22/piso_bit/temp_reg_4_]       \
[get_cells slice_22/piso_bit/temp_reg_13_] [get_cells                          \
slice_22/piso_bit/temp_reg_10_] [get_cells slice_22/piso_bit/temp_reg_9_]      \
[get_cells slice_22/piso_bit/temp_reg_5_] [get_cells                           \
slice_22/piso_bit/temp_reg_1_] [get_cells slice_22/piso_bit/temp_reg_7_]       \
[get_cells slice_22/piso_bit/temp_reg_8_] [get_cells                           \
slice_22/piso_bit/temp_reg_11_] [get_cells slice_22/piso_bit/temp_reg_15_]     \
[get_cells slice_22/piso_bit/temp_reg_12_] [get_cells                          \
slice_22/piso_bit/temp_reg_0_] [get_cells slice_22/piso_bit/temp_reg_3_]       \
[get_cells slice_23/piso_bit/temp_reg_14_] [get_cells                          \
slice_23/piso_bit/temp_reg_2_] [get_cells slice_23/piso_bit/temp_reg_6_]       \
[get_cells slice_23/piso_bit/temp_reg_4_] [get_cells                           \
slice_23/piso_bit/temp_reg_13_] [get_cells slice_23/piso_bit/temp_reg_10_]     \
[get_cells slice_23/piso_bit/temp_reg_9_] [get_cells                           \
slice_23/piso_bit/temp_reg_5_] [get_cells slice_23/piso_bit/temp_reg_1_]       \
[get_cells slice_23/piso_bit/temp_reg_7_] [get_cells                           \
slice_23/piso_bit/temp_reg_8_] [get_cells slice_23/piso_bit/temp_reg_11_]      \
[get_cells slice_23/piso_bit/temp_reg_15_] [get_cells                          \
slice_23/piso_bit/temp_reg_12_] [get_cells slice_23/piso_bit/temp_reg_0_]      \
[get_cells slice_23/piso_bit/temp_reg_3_] [get_cells                           \
slice_24/piso_bit/temp_reg_14_] [get_cells slice_24/piso_bit/temp_reg_2_]      \
[get_cells slice_24/piso_bit/temp_reg_6_] [get_cells                           \
slice_24/piso_bit/temp_reg_4_] [get_cells slice_24/piso_bit/temp_reg_13_]      \
[get_cells slice_24/piso_bit/temp_reg_10_] [get_cells                          \
slice_24/piso_bit/temp_reg_9_] [get_cells slice_24/piso_bit/temp_reg_5_]       \
[get_cells slice_24/piso_bit/temp_reg_1_] [get_cells                           \
slice_24/piso_bit/temp_reg_7_] [get_cells slice_24/piso_bit/temp_reg_8_]       \
[get_cells slice_24/piso_bit/temp_reg_11_] [get_cells                          \
slice_24/piso_bit/temp_reg_15_] [get_cells slice_24/piso_bit/temp_reg_12_]     \
[get_cells slice_24/piso_bit/temp_reg_0_] [get_cells                           \
slice_24/piso_bit/temp_reg_3_] [get_cells slice_25/piso_bit/temp_reg_14_]      \
[get_cells slice_25/piso_bit/temp_reg_2_] [get_cells                           \
slice_25/piso_bit/temp_reg_6_] [get_cells slice_25/piso_bit/temp_reg_4_]       \
[get_cells slice_25/piso_bit/temp_reg_13_] [get_cells                          \
slice_25/piso_bit/temp_reg_10_] [get_cells slice_25/piso_bit/temp_reg_9_]      \
[get_cells slice_25/piso_bit/temp_reg_5_] [get_cells                           \
slice_25/piso_bit/temp_reg_1_] [get_cells slice_25/piso_bit/temp_reg_7_]       \
[get_cells slice_25/piso_bit/temp_reg_8_] [get_cells                           \
slice_25/piso_bit/temp_reg_11_] [get_cells slice_25/piso_bit/temp_reg_15_]     \
[get_cells slice_25/piso_bit/temp_reg_12_] [get_cells                          \
slice_25/piso_bit/temp_reg_0_] [get_cells slice_25/piso_bit/temp_reg_3_]       \
[get_cells slice_26/piso_bit/temp_reg_14_] [get_cells                          \
slice_26/piso_bit/temp_reg_2_] [get_cells slice_26/piso_bit/temp_reg_6_]       \
[get_cells slice_26/piso_bit/temp_reg_4_] [get_cells                           \
slice_26/piso_bit/temp_reg_13_] [get_cells slice_26/piso_bit/temp_reg_10_]     \
[get_cells slice_26/piso_bit/temp_reg_9_] [get_cells                           \
slice_26/piso_bit/temp_reg_5_] [get_cells slice_26/piso_bit/temp_reg_1_]       \
[get_cells slice_26/piso_bit/temp_reg_7_] [get_cells                           \
slice_26/piso_bit/temp_reg_8_] [get_cells slice_26/piso_bit/temp_reg_11_]      \
[get_cells slice_26/piso_bit/temp_reg_15_] [get_cells                          \
slice_26/piso_bit/temp_reg_12_] [get_cells slice_26/piso_bit/temp_reg_0_]      \
[get_cells slice_26/piso_bit/temp_reg_3_] [get_cells                           \
slice_27/piso_bit/temp_reg_14_] [get_cells slice_27/piso_bit/temp_reg_2_]      \
[get_cells slice_27/piso_bit/temp_reg_6_] [get_cells                           \
slice_27/piso_bit/temp_reg_4_] [get_cells slice_27/piso_bit/temp_reg_13_]      \
[get_cells slice_27/piso_bit/temp_reg_10_] [get_cells                          \
slice_27/piso_bit/temp_reg_9_] [get_cells slice_27/piso_bit/temp_reg_5_]       \
[get_cells slice_27/piso_bit/temp_reg_1_] [get_cells                           \
slice_27/piso_bit/temp_reg_7_] [get_cells slice_27/piso_bit/temp_reg_8_]       \
[get_cells slice_27/piso_bit/temp_reg_11_] [get_cells                          \
slice_27/piso_bit/temp_reg_15_] [get_cells slice_27/piso_bit/temp_reg_12_]     \
[get_cells slice_27/piso_bit/temp_reg_0_] [get_cells                           \
slice_27/piso_bit/temp_reg_3_] [get_cells slice_28/piso_bit/temp_reg_14_]      \
[get_cells slice_28/piso_bit/temp_reg_2_] [get_cells                           \
slice_28/piso_bit/temp_reg_6_] [get_cells slice_28/piso_bit/temp_reg_4_]       \
[get_cells slice_28/piso_bit/temp_reg_13_] [get_cells                          \
slice_28/piso_bit/temp_reg_10_] [get_cells slice_28/piso_bit/temp_reg_9_]      \
[get_cells slice_28/piso_bit/temp_reg_5_] [get_cells                           \
slice_28/piso_bit/temp_reg_1_] [get_cells slice_28/piso_bit/temp_reg_7_]       \
[get_cells slice_28/piso_bit/temp_reg_8_] [get_cells                           \
slice_28/piso_bit/temp_reg_11_] [get_cells slice_28/piso_bit/temp_reg_15_]     \
[get_cells slice_28/piso_bit/temp_reg_12_] [get_cells                          \
slice_28/piso_bit/temp_reg_0_] [get_cells slice_28/piso_bit/temp_reg_3_]       \
[get_cells slice_29/piso_bit/temp_reg_14_] [get_cells                          \
slice_29/piso_bit/temp_reg_2_] [get_cells slice_29/piso_bit/temp_reg_6_]       \
[get_cells slice_29/piso_bit/temp_reg_4_] [get_cells                           \
slice_29/piso_bit/temp_reg_13_] [get_cells slice_29/piso_bit/temp_reg_10_]     \
[get_cells slice_29/piso_bit/temp_reg_9_] [get_cells                           \
slice_29/piso_bit/temp_reg_5_] [get_cells slice_29/piso_bit/temp_reg_1_]       \
[get_cells slice_29/piso_bit/temp_reg_7_] [get_cells                           \
slice_29/piso_bit/temp_reg_8_] [get_cells slice_29/piso_bit/temp_reg_11_]      \
[get_cells slice_29/piso_bit/temp_reg_15_] [get_cells                          \
slice_29/piso_bit/temp_reg_12_] [get_cells slice_29/piso_bit/temp_reg_0_]      \
[get_cells slice_29/piso_bit/temp_reg_3_] [get_cells                           \
slice_30/piso_bit/temp_reg_14_] [get_cells slice_30/piso_bit/temp_reg_2_]      \
[get_cells slice_30/piso_bit/temp_reg_6_] [get_cells                           \
slice_30/piso_bit/temp_reg_4_] [get_cells slice_30/piso_bit/temp_reg_13_]      \
[get_cells slice_30/piso_bit/temp_reg_10_] [get_cells                          \
slice_30/piso_bit/temp_reg_9_] [get_cells slice_30/piso_bit/temp_reg_5_]       \
[get_cells slice_30/piso_bit/temp_reg_1_] [get_cells                           \
slice_30/piso_bit/temp_reg_7_] [get_cells slice_30/piso_bit/temp_reg_8_]       \
[get_cells slice_30/piso_bit/temp_reg_11_] [get_cells                          \
slice_30/piso_bit/temp_reg_15_] [get_cells slice_30/piso_bit/temp_reg_12_]     \
[get_cells slice_30/piso_bit/temp_reg_0_] [get_cells                           \
slice_30/piso_bit/temp_reg_3_] [get_cells slice_31/piso_bit/temp_reg_14_]      \
[get_cells slice_31/piso_bit/temp_reg_2_] [get_cells                           \
slice_31/piso_bit/temp_reg_6_] [get_cells slice_31/piso_bit/temp_reg_4_]       \
[get_cells slice_31/piso_bit/temp_reg_13_] [get_cells                          \
slice_31/piso_bit/temp_reg_10_] [get_cells slice_31/piso_bit/temp_reg_9_]      \
[get_cells slice_31/piso_bit/temp_reg_5_] [get_cells                           \
slice_31/piso_bit/temp_reg_1_] [get_cells slice_31/piso_bit/temp_reg_7_]       \
[get_cells slice_31/piso_bit/temp_reg_8_] [get_cells                           \
slice_31/piso_bit/temp_reg_11_] [get_cells slice_31/piso_bit/temp_reg_15_]     \
[get_cells slice_31/piso_bit/temp_reg_12_] [get_cells                          \
slice_31/piso_bit/temp_reg_0_] [get_cells slice_31/piso_bit/temp_reg_3_]]
set_multicycle_path 2 -setup -from [list [get_pins                             \
{sipo_slice_first/pout[15]}] [get_pins {sipo_slice_first/pout[14]}] [get_pins  \
{sipo_slice_first/pout[13]}] [get_pins {sipo_slice_first/pout[12]}] [get_pins  \
{sipo_slice_first/pout[11]}] [get_pins {sipo_slice_first/pout[10]}] [get_pins  \
{sipo_slice_first/pout[9]}] [get_pins {sipo_slice_first/pout[8]}] [get_pins    \
{sipo_slice_first/pout[7]}] [get_pins {sipo_slice_first/pout[6]}] [get_pins    \
{sipo_slice_first/pout[5]}] [get_pins {sipo_slice_first/pout[4]}] [get_pins    \
{sipo_slice_first/pout[3]}] [get_pins {sipo_slice_first/pout[2]}] [get_pins    \
{sipo_slice_first/pout[1]}] [get_pins {sipo_slice_first/pout[0]}] [get_pins    \
{sipo_slice_last/pout[15]}] [get_pins {sipo_slice_last/pout[14]}] [get_pins    \
{sipo_slice_last/pout[13]}] [get_pins {sipo_slice_last/pout[12]}] [get_pins    \
{sipo_slice_last/pout[11]}] [get_pins {sipo_slice_last/pout[10]}] [get_pins    \
{sipo_slice_last/pout[9]}] [get_pins {sipo_slice_last/pout[8]}] [get_pins      \
{sipo_slice_last/pout[7]}] [get_pins {sipo_slice_last/pout[6]}] [get_pins      \
{sipo_slice_last/pout[5]}] [get_pins {sipo_slice_last/pout[4]}] [get_pins      \
{sipo_slice_last/pout[3]}] [get_pins {sipo_slice_last/pout[2]}] [get_pins      \
{sipo_slice_last/pout[1]}] [get_pins {sipo_slice_last/pout[0]}]]
set_multicycle_path 2 -hold -end -from [list [get_pins                         \
{sipo_slice_first/pout[15]}] [get_pins {sipo_slice_first/pout[14]}] [get_pins  \
{sipo_slice_first/pout[13]}] [get_pins {sipo_slice_first/pout[12]}] [get_pins  \
{sipo_slice_first/pout[11]}] [get_pins {sipo_slice_first/pout[10]}] [get_pins  \
{sipo_slice_first/pout[9]}] [get_pins {sipo_slice_first/pout[8]}] [get_pins    \
{sipo_slice_first/pout[7]}] [get_pins {sipo_slice_first/pout[6]}] [get_pins    \
{sipo_slice_first/pout[5]}] [get_pins {sipo_slice_first/pout[4]}] [get_pins    \
{sipo_slice_first/pout[3]}] [get_pins {sipo_slice_first/pout[2]}] [get_pins    \
{sipo_slice_first/pout[1]}] [get_pins {sipo_slice_first/pout[0]}] [get_pins    \
{sipo_slice_last/pout[15]}] [get_pins {sipo_slice_last/pout[14]}] [get_pins    \
{sipo_slice_last/pout[13]}] [get_pins {sipo_slice_last/pout[12]}] [get_pins    \
{sipo_slice_last/pout[11]}] [get_pins {sipo_slice_last/pout[10]}] [get_pins    \
{sipo_slice_last/pout[9]}] [get_pins {sipo_slice_last/pout[8]}] [get_pins      \
{sipo_slice_last/pout[7]}] [get_pins {sipo_slice_last/pout[6]}] [get_pins      \
{sipo_slice_last/pout[5]}] [get_pins {sipo_slice_last/pout[4]}] [get_pins      \
{sipo_slice_last/pout[3]}] [get_pins {sipo_slice_last/pout[2]}] [get_pins      \
{sipo_slice_last/pout[1]}] [get_pins {sipo_slice_last/pout[0]}]]
set_multicycle_path 2 -setup -from [list [get_pins slice_0/piso_bit/dout]      \
[get_pins slice_1/piso_bit/dout] [get_pins slice_2/piso_bit/dout] [get_pins    \
slice_3/piso_bit/dout] [get_pins slice_4/piso_bit/dout] [get_pins              \
slice_5/piso_bit/dout] [get_pins slice_6/piso_bit/dout] [get_pins              \
slice_7/piso_bit/dout] [get_pins slice_8/piso_bit/dout] [get_pins              \
slice_9/piso_bit/dout] [get_pins slice_10/piso_bit/dout] [get_pins             \
slice_11/piso_bit/dout] [get_pins slice_12/piso_bit/dout] [get_pins            \
slice_13/piso_bit/dout] [get_pins slice_14/piso_bit/dout] [get_pins            \
slice_15/piso_bit/dout] [get_pins slice_16/piso_bit/dout] [get_pins            \
slice_17/piso_bit/dout] [get_pins slice_18/piso_bit/dout] [get_pins            \
slice_19/piso_bit/dout] [get_pins slice_20/piso_bit/dout] [get_pins            \
slice_21/piso_bit/dout] [get_pins slice_22/piso_bit/dout] [get_pins            \
slice_23/piso_bit/dout] [get_pins slice_24/piso_bit/dout] [get_pins            \
slice_25/piso_bit/dout] [get_pins slice_26/piso_bit/dout] [get_pins            \
slice_27/piso_bit/dout] [get_pins slice_28/piso_bit/dout] [get_pins            \
slice_29/piso_bit/dout] [get_pins slice_30/piso_bit/dout] [get_pins            \
slice_31/piso_bit/dout]]
set_multicycle_path 2 -hold -end -from [list [get_pins slice_0/piso_bit/dout]  \
[get_pins slice_1/piso_bit/dout] [get_pins slice_2/piso_bit/dout] [get_pins    \
slice_3/piso_bit/dout] [get_pins slice_4/piso_bit/dout] [get_pins              \
slice_5/piso_bit/dout] [get_pins slice_6/piso_bit/dout] [get_pins              \
slice_7/piso_bit/dout] [get_pins slice_8/piso_bit/dout] [get_pins              \
slice_9/piso_bit/dout] [get_pins slice_10/piso_bit/dout] [get_pins             \
slice_11/piso_bit/dout] [get_pins slice_12/piso_bit/dout] [get_pins            \
slice_13/piso_bit/dout] [get_pins slice_14/piso_bit/dout] [get_pins            \
slice_15/piso_bit/dout] [get_pins slice_16/piso_bit/dout] [get_pins            \
slice_17/piso_bit/dout] [get_pins slice_18/piso_bit/dout] [get_pins            \
slice_19/piso_bit/dout] [get_pins slice_20/piso_bit/dout] [get_pins            \
slice_21/piso_bit/dout] [get_pins slice_22/piso_bit/dout] [get_pins            \
slice_23/piso_bit/dout] [get_pins slice_24/piso_bit/dout] [get_pins            \
slice_25/piso_bit/dout] [get_pins slice_26/piso_bit/dout] [get_pins            \
slice_27/piso_bit/dout] [get_pins slice_28/piso_bit/dout] [get_pins            \
slice_29/piso_bit/dout] [get_pins slice_30/piso_bit/dout] [get_pins            \
slice_31/piso_bit/dout]]
set_multicycle_path 2 -setup -through [list [get_pins slice_0/piso_bit/dout]   \
[get_pins slice_1/piso_bit/dout] [get_pins slice_2/piso_bit/dout] [get_pins    \
slice_3/piso_bit/dout] [get_pins slice_4/piso_bit/dout] [get_pins              \
slice_5/piso_bit/dout] [get_pins slice_6/piso_bit/dout] [get_pins              \
slice_7/piso_bit/dout] [get_pins slice_8/piso_bit/dout] [get_pins              \
slice_9/piso_bit/dout] [get_pins slice_10/piso_bit/dout] [get_pins             \
slice_11/piso_bit/dout] [get_pins slice_12/piso_bit/dout] [get_pins            \
slice_13/piso_bit/dout] [get_pins slice_14/piso_bit/dout] [get_pins            \
slice_15/piso_bit/dout] [get_pins slice_16/piso_bit/dout] [get_pins            \
slice_17/piso_bit/dout] [get_pins slice_18/piso_bit/dout] [get_pins            \
slice_19/piso_bit/dout] [get_pins slice_20/piso_bit/dout] [get_pins            \
slice_21/piso_bit/dout] [get_pins slice_22/piso_bit/dout] [get_pins            \
slice_23/piso_bit/dout] [get_pins slice_24/piso_bit/dout] [get_pins            \
slice_25/piso_bit/dout] [get_pins slice_26/piso_bit/dout] [get_pins            \
slice_27/piso_bit/dout] [get_pins slice_28/piso_bit/dout] [get_pins            \
slice_29/piso_bit/dout] [get_pins slice_30/piso_bit/dout] [get_pins            \
slice_31/piso_bit/dout]]
set_multicycle_path 2 -hold -end -through [list [get_pins                      \
slice_0/piso_bit/dout] [get_pins slice_1/piso_bit/dout] [get_pins              \
slice_2/piso_bit/dout] [get_pins slice_3/piso_bit/dout] [get_pins              \
slice_4/piso_bit/dout] [get_pins slice_5/piso_bit/dout] [get_pins              \
slice_6/piso_bit/dout] [get_pins slice_7/piso_bit/dout] [get_pins              \
slice_8/piso_bit/dout] [get_pins slice_9/piso_bit/dout] [get_pins              \
slice_10/piso_bit/dout] [get_pins slice_11/piso_bit/dout] [get_pins            \
slice_12/piso_bit/dout] [get_pins slice_13/piso_bit/dout] [get_pins            \
slice_14/piso_bit/dout] [get_pins slice_15/piso_bit/dout] [get_pins            \
slice_16/piso_bit/dout] [get_pins slice_17/piso_bit/dout] [get_pins            \
slice_18/piso_bit/dout] [get_pins slice_19/piso_bit/dout] [get_pins            \
slice_20/piso_bit/dout] [get_pins slice_21/piso_bit/dout] [get_pins            \
slice_22/piso_bit/dout] [get_pins slice_23/piso_bit/dout] [get_pins            \
slice_24/piso_bit/dout] [get_pins slice_25/piso_bit/dout] [get_pins            \
slice_26/piso_bit/dout] [get_pins slice_27/piso_bit/dout] [get_pins            \
slice_28/piso_bit/dout] [get_pins slice_29/piso_bit/dout] [get_pins            \
slice_30/piso_bit/dout] [get_pins slice_31/piso_bit/dout]]
set_multicycle_path 2 -setup -through [list [get_pins                          \
{sipo_slice_first/pout[15]}] [get_pins {sipo_slice_first/pout[14]}] [get_pins  \
{sipo_slice_first/pout[13]}] [get_pins {sipo_slice_first/pout[12]}] [get_pins  \
{sipo_slice_first/pout[11]}] [get_pins {sipo_slice_first/pout[10]}] [get_pins  \
{sipo_slice_first/pout[9]}] [get_pins {sipo_slice_first/pout[8]}] [get_pins    \
{sipo_slice_first/pout[7]}] [get_pins {sipo_slice_first/pout[6]}] [get_pins    \
{sipo_slice_first/pout[5]}] [get_pins {sipo_slice_first/pout[4]}] [get_pins    \
{sipo_slice_first/pout[3]}] [get_pins {sipo_slice_first/pout[2]}] [get_pins    \
{sipo_slice_first/pout[1]}] [get_pins {sipo_slice_first/pout[0]}] [get_pins    \
{sipo_slice_last/pout[15]}] [get_pins {sipo_slice_last/pout[14]}] [get_pins    \
{sipo_slice_last/pout[13]}] [get_pins {sipo_slice_last/pout[12]}] [get_pins    \
{sipo_slice_last/pout[11]}] [get_pins {sipo_slice_last/pout[10]}] [get_pins    \
{sipo_slice_last/pout[9]}] [get_pins {sipo_slice_last/pout[8]}] [get_pins      \
{sipo_slice_last/pout[7]}] [get_pins {sipo_slice_last/pout[6]}] [get_pins      \
{sipo_slice_last/pout[5]}] [get_pins {sipo_slice_last/pout[4]}] [get_pins      \
{sipo_slice_last/pout[3]}] [get_pins {sipo_slice_last/pout[2]}] [get_pins      \
{sipo_slice_last/pout[1]}] [get_pins {sipo_slice_last/pout[0]}]]
set_multicycle_path 2 -hold -end -through [list [get_pins                      \
{sipo_slice_first/pout[15]}] [get_pins {sipo_slice_first/pout[14]}] [get_pins  \
{sipo_slice_first/pout[13]}] [get_pins {sipo_slice_first/pout[12]}] [get_pins  \
{sipo_slice_first/pout[11]}] [get_pins {sipo_slice_first/pout[10]}] [get_pins  \
{sipo_slice_first/pout[9]}] [get_pins {sipo_slice_first/pout[8]}] [get_pins    \
{sipo_slice_first/pout[7]}] [get_pins {sipo_slice_first/pout[6]}] [get_pins    \
{sipo_slice_first/pout[5]}] [get_pins {sipo_slice_first/pout[4]}] [get_pins    \
{sipo_slice_first/pout[3]}] [get_pins {sipo_slice_first/pout[2]}] [get_pins    \
{sipo_slice_first/pout[1]}] [get_pins {sipo_slice_first/pout[0]}] [get_pins    \
{sipo_slice_last/pout[15]}] [get_pins {sipo_slice_last/pout[14]}] [get_pins    \
{sipo_slice_last/pout[13]}] [get_pins {sipo_slice_last/pout[12]}] [get_pins    \
{sipo_slice_last/pout[11]}] [get_pins {sipo_slice_last/pout[10]}] [get_pins    \
{sipo_slice_last/pout[9]}] [get_pins {sipo_slice_last/pout[8]}] [get_pins      \
{sipo_slice_last/pout[7]}] [get_pins {sipo_slice_last/pout[6]}] [get_pins      \
{sipo_slice_last/pout[5]}] [get_pins {sipo_slice_last/pout[4]}] [get_pins      \
{sipo_slice_last/pout[3]}] [get_pins {sipo_slice_last/pout[2]}] [get_pins      \
{sipo_slice_last/pout[1]}] [get_pins {sipo_slice_last/pout[0]}]]
set_multicycle_path 3 -setup -to [list [get_pins {slice_0/nibble_0/I1[0]}]     \
[get_pins {slice_0/nibble_0/I1[1]}] [get_pins {slice_0/nibble_0/I1[2]}]        \
[get_pins {slice_0/nibble_0/I1[3]}] [get_pins {slice_0/nibble_0/I2[0]}]        \
[get_pins {slice_0/nibble_0/I2[1]}] [get_pins {slice_0/nibble_0/I2[2]}]        \
[get_pins {slice_0/nibble_0/I2[3]}] [get_pins {slice_0/nibble_1/I1[0]}]        \
[get_pins {slice_0/nibble_1/I1[1]}] [get_pins {slice_0/nibble_1/I1[2]}]        \
[get_pins {slice_0/nibble_1/I1[3]}] [get_pins {slice_0/nibble_1/I2[0]}]        \
[get_pins {slice_0/nibble_1/I2[1]}] [get_pins {slice_0/nibble_1/I2[2]}]        \
[get_pins {slice_0/nibble_1/I2[3]}] [get_pins {slice_1/nibble_0/I1[0]}]        \
[get_pins {slice_1/nibble_0/I1[1]}] [get_pins {slice_1/nibble_0/I1[2]}]        \
[get_pins {slice_1/nibble_0/I1[3]}] [get_pins {slice_1/nibble_0/I2[0]}]        \
[get_pins {slice_1/nibble_0/I2[1]}] [get_pins {slice_1/nibble_0/I2[2]}]        \
[get_pins {slice_1/nibble_0/I2[3]}] [get_pins {slice_1/nibble_1/I1[0]}]        \
[get_pins {slice_1/nibble_1/I1[1]}] [get_pins {slice_1/nibble_1/I1[2]}]        \
[get_pins {slice_1/nibble_1/I1[3]}] [get_pins {slice_1/nibble_1/I2[0]}]        \
[get_pins {slice_1/nibble_1/I2[1]}] [get_pins {slice_1/nibble_1/I2[2]}]        \
[get_pins {slice_1/nibble_1/I2[3]}] [get_pins {slice_2/nibble_0/I1[0]}]        \
[get_pins {slice_2/nibble_0/I1[1]}] [get_pins {slice_2/nibble_0/I1[2]}]        \
[get_pins {slice_2/nibble_0/I1[3]}] [get_pins {slice_2/nibble_0/I2[0]}]        \
[get_pins {slice_2/nibble_0/I2[1]}] [get_pins {slice_2/nibble_0/I2[2]}]        \
[get_pins {slice_2/nibble_0/I2[3]}] [get_pins {slice_2/nibble_1/I1[0]}]        \
[get_pins {slice_2/nibble_1/I1[1]}] [get_pins {slice_2/nibble_1/I1[2]}]        \
[get_pins {slice_2/nibble_1/I1[3]}] [get_pins {slice_2/nibble_1/I2[0]}]        \
[get_pins {slice_2/nibble_1/I2[1]}] [get_pins {slice_2/nibble_1/I2[2]}]        \
[get_pins {slice_2/nibble_1/I2[3]}] [get_pins {slice_3/nibble_0/I1[0]}]        \
[get_pins {slice_3/nibble_0/I1[1]}] [get_pins {slice_3/nibble_0/I1[2]}]        \
[get_pins {slice_3/nibble_0/I1[3]}] [get_pins {slice_3/nibble_0/I2[0]}]        \
[get_pins {slice_3/nibble_0/I2[1]}] [get_pins {slice_3/nibble_0/I2[2]}]        \
[get_pins {slice_3/nibble_0/I2[3]}] [get_pins {slice_3/nibble_1/I1[0]}]        \
[get_pins {slice_3/nibble_1/I1[1]}] [get_pins {slice_3/nibble_1/I1[2]}]        \
[get_pins {slice_3/nibble_1/I1[3]}] [get_pins {slice_3/nibble_1/I2[0]}]        \
[get_pins {slice_3/nibble_1/I2[1]}] [get_pins {slice_3/nibble_1/I2[2]}]        \
[get_pins {slice_3/nibble_1/I2[3]}] [get_pins {slice_4/nibble_0/I1[0]}]        \
[get_pins {slice_4/nibble_0/I1[1]}] [get_pins {slice_4/nibble_0/I1[2]}]        \
[get_pins {slice_4/nibble_0/I1[3]}] [get_pins {slice_4/nibble_0/I2[0]}]        \
[get_pins {slice_4/nibble_0/I2[1]}] [get_pins {slice_4/nibble_0/I2[2]}]        \
[get_pins {slice_4/nibble_0/I2[3]}] [get_pins {slice_4/nibble_1/I1[0]}]        \
[get_pins {slice_4/nibble_1/I1[1]}] [get_pins {slice_4/nibble_1/I1[2]}]        \
[get_pins {slice_4/nibble_1/I1[3]}] [get_pins {slice_4/nibble_1/I2[0]}]        \
[get_pins {slice_4/nibble_1/I2[1]}] [get_pins {slice_4/nibble_1/I2[2]}]        \
[get_pins {slice_4/nibble_1/I2[3]}] [get_pins {slice_5/nibble_0/I1[0]}]        \
[get_pins {slice_5/nibble_0/I1[1]}] [get_pins {slice_5/nibble_0/I1[2]}]        \
[get_pins {slice_5/nibble_0/I1[3]}] [get_pins {slice_5/nibble_0/I2[0]}]        \
[get_pins {slice_5/nibble_0/I2[1]}] [get_pins {slice_5/nibble_0/I2[2]}]        \
[get_pins {slice_5/nibble_0/I2[3]}] [get_pins {slice_5/nibble_1/I1[0]}]        \
[get_pins {slice_5/nibble_1/I1[1]}] [get_pins {slice_5/nibble_1/I1[2]}]        \
[get_pins {slice_5/nibble_1/I1[3]}] [get_pins {slice_5/nibble_1/I2[0]}]        \
[get_pins {slice_5/nibble_1/I2[1]}] [get_pins {slice_5/nibble_1/I2[2]}]        \
[get_pins {slice_5/nibble_1/I2[3]}] [get_pins {slice_6/nibble_0/I1[0]}]        \
[get_pins {slice_6/nibble_0/I1[1]}] [get_pins {slice_6/nibble_0/I1[2]}]        \
[get_pins {slice_6/nibble_0/I1[3]}] [get_pins {slice_6/nibble_0/I2[0]}]        \
[get_pins {slice_6/nibble_0/I2[1]}] [get_pins {slice_6/nibble_0/I2[2]}]        \
[get_pins {slice_6/nibble_0/I2[3]}] [get_pins {slice_6/nibble_1/I1[0]}]        \
[get_pins {slice_6/nibble_1/I1[1]}] [get_pins {slice_6/nibble_1/I1[2]}]        \
[get_pins {slice_6/nibble_1/I1[3]}] [get_pins {slice_6/nibble_1/I2[0]}]        \
[get_pins {slice_6/nibble_1/I2[1]}] [get_pins {slice_6/nibble_1/I2[2]}]        \
[get_pins {slice_6/nibble_1/I2[3]}] [get_pins {slice_7/nibble_0/I1[0]}]        \
[get_pins {slice_7/nibble_0/I1[1]}] [get_pins {slice_7/nibble_0/I1[2]}]        \
[get_pins {slice_7/nibble_0/I1[3]}] [get_pins {slice_7/nibble_0/I2[0]}]        \
[get_pins {slice_7/nibble_0/I2[1]}] [get_pins {slice_7/nibble_0/I2[2]}]        \
[get_pins {slice_7/nibble_0/I2[3]}] [get_pins {slice_7/nibble_1/I1[0]}]        \
[get_pins {slice_7/nibble_1/I1[1]}] [get_pins {slice_7/nibble_1/I1[2]}]        \
[get_pins {slice_7/nibble_1/I1[3]}] [get_pins {slice_7/nibble_1/I2[0]}]        \
[get_pins {slice_7/nibble_1/I2[1]}] [get_pins {slice_7/nibble_1/I2[2]}]        \
[get_pins {slice_7/nibble_1/I2[3]}] [get_pins {slice_8/nibble_0/I1[0]}]        \
[get_pins {slice_8/nibble_0/I1[1]}] [get_pins {slice_8/nibble_0/I1[2]}]        \
[get_pins {slice_8/nibble_0/I1[3]}] [get_pins {slice_8/nibble_0/I2[0]}]        \
[get_pins {slice_8/nibble_0/I2[1]}] [get_pins {slice_8/nibble_0/I2[2]}]        \
[get_pins {slice_8/nibble_0/I2[3]}] [get_pins {slice_8/nibble_1/I1[0]}]        \
[get_pins {slice_8/nibble_1/I1[1]}] [get_pins {slice_8/nibble_1/I1[2]}]        \
[get_pins {slice_8/nibble_1/I1[3]}] [get_pins {slice_8/nibble_1/I2[0]}]        \
[get_pins {slice_8/nibble_1/I2[1]}] [get_pins {slice_8/nibble_1/I2[2]}]        \
[get_pins {slice_8/nibble_1/I2[3]}] [get_pins {slice_9/nibble_0/I1[0]}]        \
[get_pins {slice_9/nibble_0/I1[1]}] [get_pins {slice_9/nibble_0/I1[2]}]        \
[get_pins {slice_9/nibble_0/I1[3]}] [get_pins {slice_9/nibble_0/I2[0]}]        \
[get_pins {slice_9/nibble_0/I2[1]}] [get_pins {slice_9/nibble_0/I2[2]}]        \
[get_pins {slice_9/nibble_0/I2[3]}] [get_pins {slice_9/nibble_1/I1[0]}]        \
[get_pins {slice_9/nibble_1/I1[1]}] [get_pins {slice_9/nibble_1/I1[2]}]        \
[get_pins {slice_9/nibble_1/I1[3]}] [get_pins {slice_9/nibble_1/I2[0]}]        \
[get_pins {slice_9/nibble_1/I2[1]}] [get_pins {slice_9/nibble_1/I2[2]}]        \
[get_pins {slice_9/nibble_1/I2[3]}] [get_pins {slice_10/nibble_0/I1[0]}]       \
[get_pins {slice_10/nibble_0/I1[1]}] [get_pins {slice_10/nibble_0/I1[2]}]      \
[get_pins {slice_10/nibble_0/I1[3]}] [get_pins {slice_10/nibble_0/I2[0]}]      \
[get_pins {slice_10/nibble_0/I2[1]}] [get_pins {slice_10/nibble_0/I2[2]}]      \
[get_pins {slice_10/nibble_0/I2[3]}] [get_pins {slice_10/nibble_1/I1[0]}]      \
[get_pins {slice_10/nibble_1/I1[1]}] [get_pins {slice_10/nibble_1/I1[2]}]      \
[get_pins {slice_10/nibble_1/I1[3]}] [get_pins {slice_10/nibble_1/I2[0]}]      \
[get_pins {slice_10/nibble_1/I2[1]}] [get_pins {slice_10/nibble_1/I2[2]}]      \
[get_pins {slice_10/nibble_1/I2[3]}] [get_pins {slice_11/nibble_0/I1[0]}]      \
[get_pins {slice_11/nibble_0/I1[1]}] [get_pins {slice_11/nibble_0/I1[2]}]      \
[get_pins {slice_11/nibble_0/I1[3]}] [get_pins {slice_11/nibble_0/I2[0]}]      \
[get_pins {slice_11/nibble_0/I2[1]}] [get_pins {slice_11/nibble_0/I2[2]}]      \
[get_pins {slice_11/nibble_0/I2[3]}] [get_pins {slice_11/nibble_1/I1[0]}]      \
[get_pins {slice_11/nibble_1/I1[1]}] [get_pins {slice_11/nibble_1/I1[2]}]      \
[get_pins {slice_11/nibble_1/I1[3]}] [get_pins {slice_11/nibble_1/I2[0]}]      \
[get_pins {slice_11/nibble_1/I2[1]}] [get_pins {slice_11/nibble_1/I2[2]}]      \
[get_pins {slice_11/nibble_1/I2[3]}] [get_pins {slice_12/nibble_0/I1[0]}]      \
[get_pins {slice_12/nibble_0/I1[1]}] [get_pins {slice_12/nibble_0/I1[2]}]      \
[get_pins {slice_12/nibble_0/I1[3]}] [get_pins {slice_12/nibble_0/I2[0]}]      \
[get_pins {slice_12/nibble_0/I2[1]}] [get_pins {slice_12/nibble_0/I2[2]}]      \
[get_pins {slice_12/nibble_0/I2[3]}] [get_pins {slice_12/nibble_1/I1[0]}]      \
[get_pins {slice_12/nibble_1/I1[1]}] [get_pins {slice_12/nibble_1/I1[2]}]      \
[get_pins {slice_12/nibble_1/I1[3]}] [get_pins {slice_12/nibble_1/I2[0]}]      \
[get_pins {slice_12/nibble_1/I2[1]}] [get_pins {slice_12/nibble_1/I2[2]}]      \
[get_pins {slice_12/nibble_1/I2[3]}] [get_pins {slice_13/nibble_0/I1[0]}]      \
[get_pins {slice_13/nibble_0/I1[1]}] [get_pins {slice_13/nibble_0/I1[2]}]      \
[get_pins {slice_13/nibble_0/I1[3]}] [get_pins {slice_13/nibble_0/I2[0]}]      \
[get_pins {slice_13/nibble_0/I2[1]}] [get_pins {slice_13/nibble_0/I2[2]}]      \
[get_pins {slice_13/nibble_0/I2[3]}] [get_pins {slice_13/nibble_1/I1[0]}]      \
[get_pins {slice_13/nibble_1/I1[1]}] [get_pins {slice_13/nibble_1/I1[2]}]      \
[get_pins {slice_13/nibble_1/I1[3]}] [get_pins {slice_13/nibble_1/I2[0]}]      \
[get_pins {slice_13/nibble_1/I2[1]}] [get_pins {slice_13/nibble_1/I2[2]}]      \
[get_pins {slice_13/nibble_1/I2[3]}] [get_pins {slice_14/nibble_0/I1[0]}]      \
[get_pins {slice_14/nibble_0/I1[1]}] [get_pins {slice_14/nibble_0/I1[2]}]      \
[get_pins {slice_14/nibble_0/I1[3]}] [get_pins {slice_14/nibble_0/I2[0]}]      \
[get_pins {slice_14/nibble_0/I2[1]}] [get_pins {slice_14/nibble_0/I2[2]}]      \
[get_pins {slice_14/nibble_0/I2[3]}] [get_pins {slice_14/nibble_1/I1[0]}]      \
[get_pins {slice_14/nibble_1/I1[1]}] [get_pins {slice_14/nibble_1/I1[2]}]      \
[get_pins {slice_14/nibble_1/I1[3]}] [get_pins {slice_14/nibble_1/I2[0]}]      \
[get_pins {slice_14/nibble_1/I2[1]}] [get_pins {slice_14/nibble_1/I2[2]}]      \
[get_pins {slice_14/nibble_1/I2[3]}] [get_pins {slice_15/nibble_0/I1[0]}]      \
[get_pins {slice_15/nibble_0/I1[1]}] [get_pins {slice_15/nibble_0/I1[2]}]      \
[get_pins {slice_15/nibble_0/I1[3]}] [get_pins {slice_15/nibble_0/I2[0]}]      \
[get_pins {slice_15/nibble_0/I2[1]}] [get_pins {slice_15/nibble_0/I2[2]}]      \
[get_pins {slice_15/nibble_0/I2[3]}] [get_pins {slice_15/nibble_1/I1[0]}]      \
[get_pins {slice_15/nibble_1/I1[1]}] [get_pins {slice_15/nibble_1/I1[2]}]      \
[get_pins {slice_15/nibble_1/I1[3]}] [get_pins {slice_15/nibble_1/I2[0]}]      \
[get_pins {slice_15/nibble_1/I2[1]}] [get_pins {slice_15/nibble_1/I2[2]}]      \
[get_pins {slice_15/nibble_1/I2[3]}] [get_pins {slice_16/nibble_0/I1[0]}]      \
[get_pins {slice_16/nibble_0/I1[1]}] [get_pins {slice_16/nibble_0/I1[2]}]      \
[get_pins {slice_16/nibble_0/I1[3]}] [get_pins {slice_16/nibble_0/I2[0]}]      \
[get_pins {slice_16/nibble_0/I2[1]}] [get_pins {slice_16/nibble_0/I2[2]}]      \
[get_pins {slice_16/nibble_0/I2[3]}] [get_pins {slice_16/nibble_1/I1[0]}]      \
[get_pins {slice_16/nibble_1/I1[1]}] [get_pins {slice_16/nibble_1/I1[2]}]      \
[get_pins {slice_16/nibble_1/I1[3]}] [get_pins {slice_16/nibble_1/I2[0]}]      \
[get_pins {slice_16/nibble_1/I2[1]}] [get_pins {slice_16/nibble_1/I2[2]}]      \
[get_pins {slice_16/nibble_1/I2[3]}] [get_pins {slice_17/nibble_0/I1[0]}]      \
[get_pins {slice_17/nibble_0/I1[1]}] [get_pins {slice_17/nibble_0/I1[2]}]      \
[get_pins {slice_17/nibble_0/I1[3]}] [get_pins {slice_17/nibble_0/I2[0]}]      \
[get_pins {slice_17/nibble_0/I2[1]}] [get_pins {slice_17/nibble_0/I2[2]}]      \
[get_pins {slice_17/nibble_0/I2[3]}] [get_pins {slice_17/nibble_1/I1[0]}]      \
[get_pins {slice_17/nibble_1/I1[1]}] [get_pins {slice_17/nibble_1/I1[2]}]      \
[get_pins {slice_17/nibble_1/I1[3]}] [get_pins {slice_17/nibble_1/I2[0]}]      \
[get_pins {slice_17/nibble_1/I2[1]}] [get_pins {slice_17/nibble_1/I2[2]}]      \
[get_pins {slice_17/nibble_1/I2[3]}] [get_pins {slice_18/nibble_0/I1[0]}]      \
[get_pins {slice_18/nibble_0/I1[1]}] [get_pins {slice_18/nibble_0/I1[2]}]      \
[get_pins {slice_18/nibble_0/I1[3]}] [get_pins {slice_18/nibble_0/I2[0]}]      \
[get_pins {slice_18/nibble_0/I2[1]}] [get_pins {slice_18/nibble_0/I2[2]}]      \
[get_pins {slice_18/nibble_0/I2[3]}] [get_pins {slice_18/nibble_1/I1[0]}]      \
[get_pins {slice_18/nibble_1/I1[1]}] [get_pins {slice_18/nibble_1/I1[2]}]      \
[get_pins {slice_18/nibble_1/I1[3]}] [get_pins {slice_18/nibble_1/I2[0]}]      \
[get_pins {slice_18/nibble_1/I2[1]}] [get_pins {slice_18/nibble_1/I2[2]}]      \
[get_pins {slice_18/nibble_1/I2[3]}] [get_pins {slice_19/nibble_0/I1[0]}]      \
[get_pins {slice_19/nibble_0/I1[1]}] [get_pins {slice_19/nibble_0/I1[2]}]      \
[get_pins {slice_19/nibble_0/I1[3]}] [get_pins {slice_19/nibble_0/I2[0]}]      \
[get_pins {slice_19/nibble_0/I2[1]}] [get_pins {slice_19/nibble_0/I2[2]}]      \
[get_pins {slice_19/nibble_0/I2[3]}] [get_pins {slice_19/nibble_1/I1[0]}]      \
[get_pins {slice_19/nibble_1/I1[1]}] [get_pins {slice_19/nibble_1/I1[2]}]      \
[get_pins {slice_19/nibble_1/I1[3]}] [get_pins {slice_19/nibble_1/I2[0]}]      \
[get_pins {slice_19/nibble_1/I2[1]}] [get_pins {slice_19/nibble_1/I2[2]}]      \
[get_pins {slice_19/nibble_1/I2[3]}] [get_pins {slice_20/nibble_0/I1[0]}]      \
[get_pins {slice_20/nibble_0/I1[1]}] [get_pins {slice_20/nibble_0/I1[2]}]      \
[get_pins {slice_20/nibble_0/I1[3]}] [get_pins {slice_20/nibble_0/I2[0]}]      \
[get_pins {slice_20/nibble_0/I2[1]}] [get_pins {slice_20/nibble_0/I2[2]}]      \
[get_pins {slice_20/nibble_0/I2[3]}] [get_pins {slice_20/nibble_1/I1[0]}]      \
[get_pins {slice_20/nibble_1/I1[1]}] [get_pins {slice_20/nibble_1/I1[2]}]      \
[get_pins {slice_20/nibble_1/I1[3]}] [get_pins {slice_20/nibble_1/I2[0]}]      \
[get_pins {slice_20/nibble_1/I2[1]}] [get_pins {slice_20/nibble_1/I2[2]}]      \
[get_pins {slice_20/nibble_1/I2[3]}] [get_pins {slice_21/nibble_0/I1[0]}]      \
[get_pins {slice_21/nibble_0/I1[1]}] [get_pins {slice_21/nibble_0/I1[2]}]      \
[get_pins {slice_21/nibble_0/I1[3]}] [get_pins {slice_21/nibble_0/I2[0]}]      \
[get_pins {slice_21/nibble_0/I2[1]}] [get_pins {slice_21/nibble_0/I2[2]}]      \
[get_pins {slice_21/nibble_0/I2[3]}] [get_pins {slice_21/nibble_1/I1[0]}]      \
[get_pins {slice_21/nibble_1/I1[1]}] [get_pins {slice_21/nibble_1/I1[2]}]      \
[get_pins {slice_21/nibble_1/I1[3]}] [get_pins {slice_21/nibble_1/I2[0]}]      \
[get_pins {slice_21/nibble_1/I2[1]}] [get_pins {slice_21/nibble_1/I2[2]}]      \
[get_pins {slice_21/nibble_1/I2[3]}] [get_pins {slice_22/nibble_0/I1[0]}]      \
[get_pins {slice_22/nibble_0/I1[1]}] [get_pins {slice_22/nibble_0/I1[2]}]      \
[get_pins {slice_22/nibble_0/I1[3]}] [get_pins {slice_22/nibble_0/I2[0]}]      \
[get_pins {slice_22/nibble_0/I2[1]}] [get_pins {slice_22/nibble_0/I2[2]}]      \
[get_pins {slice_22/nibble_0/I2[3]}] [get_pins {slice_22/nibble_1/I1[0]}]      \
[get_pins {slice_22/nibble_1/I1[1]}] [get_pins {slice_22/nibble_1/I1[2]}]      \
[get_pins {slice_22/nibble_1/I1[3]}] [get_pins {slice_22/nibble_1/I2[0]}]      \
[get_pins {slice_22/nibble_1/I2[1]}] [get_pins {slice_22/nibble_1/I2[2]}]      \
[get_pins {slice_22/nibble_1/I2[3]}] [get_pins {slice_23/nibble_0/I1[0]}]      \
[get_pins {slice_23/nibble_0/I1[1]}] [get_pins {slice_23/nibble_0/I1[2]}]      \
[get_pins {slice_23/nibble_0/I1[3]}] [get_pins {slice_23/nibble_0/I2[0]}]      \
[get_pins {slice_23/nibble_0/I2[1]}] [get_pins {slice_23/nibble_0/I2[2]}]      \
[get_pins {slice_23/nibble_0/I2[3]}] [get_pins {slice_23/nibble_1/I1[0]}]      \
[get_pins {slice_23/nibble_1/I1[1]}] [get_pins {slice_23/nibble_1/I1[2]}]      \
[get_pins {slice_23/nibble_1/I1[3]}] [get_pins {slice_23/nibble_1/I2[0]}]      \
[get_pins {slice_23/nibble_1/I2[1]}] [get_pins {slice_23/nibble_1/I2[2]}]      \
[get_pins {slice_23/nibble_1/I2[3]}] [get_pins {slice_24/nibble_0/I1[0]}]      \
[get_pins {slice_24/nibble_0/I1[1]}] [get_pins {slice_24/nibble_0/I1[2]}]      \
[get_pins {slice_24/nibble_0/I1[3]}] [get_pins {slice_24/nibble_0/I2[0]}]      \
[get_pins {slice_24/nibble_0/I2[1]}] [get_pins {slice_24/nibble_0/I2[2]}]      \
[get_pins {slice_24/nibble_0/I2[3]}] [get_pins {slice_24/nibble_1/I1[0]}]      \
[get_pins {slice_24/nibble_1/I1[1]}] [get_pins {slice_24/nibble_1/I1[2]}]      \
[get_pins {slice_24/nibble_1/I1[3]}] [get_pins {slice_24/nibble_1/I2[0]}]      \
[get_pins {slice_24/nibble_1/I2[1]}] [get_pins {slice_24/nibble_1/I2[2]}]      \
[get_pins {slice_24/nibble_1/I2[3]}] [get_pins {slice_25/nibble_0/I1[0]}]      \
[get_pins {slice_25/nibble_0/I1[1]}] [get_pins {slice_25/nibble_0/I1[2]}]      \
[get_pins {slice_25/nibble_0/I1[3]}] [get_pins {slice_25/nibble_0/I2[0]}]      \
[get_pins {slice_25/nibble_0/I2[1]}] [get_pins {slice_25/nibble_0/I2[2]}]      \
[get_pins {slice_25/nibble_0/I2[3]}] [get_pins {slice_25/nibble_1/I1[0]}]      \
[get_pins {slice_25/nibble_1/I1[1]}] [get_pins {slice_25/nibble_1/I1[2]}]      \
[get_pins {slice_25/nibble_1/I1[3]}] [get_pins {slice_25/nibble_1/I2[0]}]      \
[get_pins {slice_25/nibble_1/I2[1]}] [get_pins {slice_25/nibble_1/I2[2]}]      \
[get_pins {slice_25/nibble_1/I2[3]}] [get_pins {slice_26/nibble_0/I1[0]}]      \
[get_pins {slice_26/nibble_0/I1[1]}] [get_pins {slice_26/nibble_0/I1[2]}]      \
[get_pins {slice_26/nibble_0/I1[3]}] [get_pins {slice_26/nibble_0/I2[0]}]      \
[get_pins {slice_26/nibble_0/I2[1]}] [get_pins {slice_26/nibble_0/I2[2]}]      \
[get_pins {slice_26/nibble_0/I2[3]}] [get_pins {slice_26/nibble_1/I1[0]}]      \
[get_pins {slice_26/nibble_1/I1[1]}] [get_pins {slice_26/nibble_1/I1[2]}]      \
[get_pins {slice_26/nibble_1/I1[3]}] [get_pins {slice_26/nibble_1/I2[0]}]      \
[get_pins {slice_26/nibble_1/I2[1]}] [get_pins {slice_26/nibble_1/I2[2]}]      \
[get_pins {slice_26/nibble_1/I2[3]}] [get_pins {slice_27/nibble_0/I1[0]}]      \
[get_pins {slice_27/nibble_0/I1[1]}] [get_pins {slice_27/nibble_0/I1[2]}]      \
[get_pins {slice_27/nibble_0/I1[3]}] [get_pins {slice_27/nibble_0/I2[0]}]      \
[get_pins {slice_27/nibble_0/I2[1]}] [get_pins {slice_27/nibble_0/I2[2]}]      \
[get_pins {slice_27/nibble_0/I2[3]}] [get_pins {slice_27/nibble_1/I1[0]}]      \
[get_pins {slice_27/nibble_1/I1[1]}] [get_pins {slice_27/nibble_1/I1[2]}]      \
[get_pins {slice_27/nibble_1/I1[3]}] [get_pins {slice_27/nibble_1/I2[0]}]      \
[get_pins {slice_27/nibble_1/I2[1]}] [get_pins {slice_27/nibble_1/I2[2]}]      \
[get_pins {slice_27/nibble_1/I2[3]}] [get_pins {slice_28/nibble_0/I1[0]}]      \
[get_pins {slice_28/nibble_0/I1[1]}] [get_pins {slice_28/nibble_0/I1[2]}]      \
[get_pins {slice_28/nibble_0/I1[3]}] [get_pins {slice_28/nibble_0/I2[0]}]      \
[get_pins {slice_28/nibble_0/I2[1]}] [get_pins {slice_28/nibble_0/I2[2]}]      \
[get_pins {slice_28/nibble_0/I2[3]}] [get_pins {slice_28/nibble_1/I1[0]}]      \
[get_pins {slice_28/nibble_1/I1[1]}] [get_pins {slice_28/nibble_1/I1[2]}]      \
[get_pins {slice_28/nibble_1/I1[3]}] [get_pins {slice_28/nibble_1/I2[0]}]      \
[get_pins {slice_28/nibble_1/I2[1]}] [get_pins {slice_28/nibble_1/I2[2]}]      \
[get_pins {slice_28/nibble_1/I2[3]}] [get_pins {slice_29/nibble_0/I1[0]}]      \
[get_pins {slice_29/nibble_0/I1[1]}] [get_pins {slice_29/nibble_0/I1[2]}]      \
[get_pins {slice_29/nibble_0/I1[3]}] [get_pins {slice_29/nibble_0/I2[0]}]      \
[get_pins {slice_29/nibble_0/I2[1]}] [get_pins {slice_29/nibble_0/I2[2]}]      \
[get_pins {slice_29/nibble_0/I2[3]}] [get_pins {slice_29/nibble_1/I1[0]}]      \
[get_pins {slice_29/nibble_1/I1[1]}] [get_pins {slice_29/nibble_1/I1[2]}]      \
[get_pins {slice_29/nibble_1/I1[3]}] [get_pins {slice_29/nibble_1/I2[0]}]      \
[get_pins {slice_29/nibble_1/I2[1]}] [get_pins {slice_29/nibble_1/I2[2]}]      \
[get_pins {slice_29/nibble_1/I2[3]}] [get_pins {slice_30/nibble_0/I1[0]}]      \
[get_pins {slice_30/nibble_0/I1[1]}] [get_pins {slice_30/nibble_0/I1[2]}]      \
[get_pins {slice_30/nibble_0/I1[3]}] [get_pins {slice_30/nibble_0/I2[0]}]      \
[get_pins {slice_30/nibble_0/I2[1]}] [get_pins {slice_30/nibble_0/I2[2]}]      \
[get_pins {slice_30/nibble_0/I2[3]}] [get_pins {slice_30/nibble_1/I1[0]}]      \
[get_pins {slice_30/nibble_1/I1[1]}] [get_pins {slice_30/nibble_1/I1[2]}]      \
[get_pins {slice_30/nibble_1/I1[3]}] [get_pins {slice_30/nibble_1/I2[0]}]      \
[get_pins {slice_30/nibble_1/I2[1]}] [get_pins {slice_30/nibble_1/I2[2]}]      \
[get_pins {slice_30/nibble_1/I2[3]}] [get_pins {slice_31/nibble_0/I1[0]}]      \
[get_pins {slice_31/nibble_0/I1[1]}] [get_pins {slice_31/nibble_0/I1[2]}]      \
[get_pins {slice_31/nibble_0/I1[3]}] [get_pins {slice_31/nibble_0/I2[0]}]      \
[get_pins {slice_31/nibble_0/I2[1]}] [get_pins {slice_31/nibble_0/I2[2]}]      \
[get_pins {slice_31/nibble_0/I2[3]}] [get_pins {slice_31/nibble_1/I1[0]}]      \
[get_pins {slice_31/nibble_1/I1[1]}] [get_pins {slice_31/nibble_1/I1[2]}]      \
[get_pins {slice_31/nibble_1/I1[3]}] [get_pins {slice_31/nibble_1/I2[0]}]      \
[get_pins {slice_31/nibble_1/I2[1]}] [get_pins {slice_31/nibble_1/I2[2]}]      \
[get_pins {slice_31/nibble_1/I2[3]}]]
set_multicycle_path 3 -hold -end -to [list [get_pins {slice_0/nibble_0/I1[0]}] \
[get_pins {slice_0/nibble_0/I1[1]}] [get_pins {slice_0/nibble_0/I1[2]}]        \
[get_pins {slice_0/nibble_0/I1[3]}] [get_pins {slice_0/nibble_0/I2[0]}]        \
[get_pins {slice_0/nibble_0/I2[1]}] [get_pins {slice_0/nibble_0/I2[2]}]        \
[get_pins {slice_0/nibble_0/I2[3]}] [get_pins {slice_0/nibble_1/I1[0]}]        \
[get_pins {slice_0/nibble_1/I1[1]}] [get_pins {slice_0/nibble_1/I1[2]}]        \
[get_pins {slice_0/nibble_1/I1[3]}] [get_pins {slice_0/nibble_1/I2[0]}]        \
[get_pins {slice_0/nibble_1/I2[1]}] [get_pins {slice_0/nibble_1/I2[2]}]        \
[get_pins {slice_0/nibble_1/I2[3]}] [get_pins {slice_1/nibble_0/I1[0]}]        \
[get_pins {slice_1/nibble_0/I1[1]}] [get_pins {slice_1/nibble_0/I1[2]}]        \
[get_pins {slice_1/nibble_0/I1[3]}] [get_pins {slice_1/nibble_0/I2[0]}]        \
[get_pins {slice_1/nibble_0/I2[1]}] [get_pins {slice_1/nibble_0/I2[2]}]        \
[get_pins {slice_1/nibble_0/I2[3]}] [get_pins {slice_1/nibble_1/I1[0]}]        \
[get_pins {slice_1/nibble_1/I1[1]}] [get_pins {slice_1/nibble_1/I1[2]}]        \
[get_pins {slice_1/nibble_1/I1[3]}] [get_pins {slice_1/nibble_1/I2[0]}]        \
[get_pins {slice_1/nibble_1/I2[1]}] [get_pins {slice_1/nibble_1/I2[2]}]        \
[get_pins {slice_1/nibble_1/I2[3]}] [get_pins {slice_2/nibble_0/I1[0]}]        \
[get_pins {slice_2/nibble_0/I1[1]}] [get_pins {slice_2/nibble_0/I1[2]}]        \
[get_pins {slice_2/nibble_0/I1[3]}] [get_pins {slice_2/nibble_0/I2[0]}]        \
[get_pins {slice_2/nibble_0/I2[1]}] [get_pins {slice_2/nibble_0/I2[2]}]        \
[get_pins {slice_2/nibble_0/I2[3]}] [get_pins {slice_2/nibble_1/I1[0]}]        \
[get_pins {slice_2/nibble_1/I1[1]}] [get_pins {slice_2/nibble_1/I1[2]}]        \
[get_pins {slice_2/nibble_1/I1[3]}] [get_pins {slice_2/nibble_1/I2[0]}]        \
[get_pins {slice_2/nibble_1/I2[1]}] [get_pins {slice_2/nibble_1/I2[2]}]        \
[get_pins {slice_2/nibble_1/I2[3]}] [get_pins {slice_3/nibble_0/I1[0]}]        \
[get_pins {slice_3/nibble_0/I1[1]}] [get_pins {slice_3/nibble_0/I1[2]}]        \
[get_pins {slice_3/nibble_0/I1[3]}] [get_pins {slice_3/nibble_0/I2[0]}]        \
[get_pins {slice_3/nibble_0/I2[1]}] [get_pins {slice_3/nibble_0/I2[2]}]        \
[get_pins {slice_3/nibble_0/I2[3]}] [get_pins {slice_3/nibble_1/I1[0]}]        \
[get_pins {slice_3/nibble_1/I1[1]}] [get_pins {slice_3/nibble_1/I1[2]}]        \
[get_pins {slice_3/nibble_1/I1[3]}] [get_pins {slice_3/nibble_1/I2[0]}]        \
[get_pins {slice_3/nibble_1/I2[1]}] [get_pins {slice_3/nibble_1/I2[2]}]        \
[get_pins {slice_3/nibble_1/I2[3]}] [get_pins {slice_4/nibble_0/I1[0]}]        \
[get_pins {slice_4/nibble_0/I1[1]}] [get_pins {slice_4/nibble_0/I1[2]}]        \
[get_pins {slice_4/nibble_0/I1[3]}] [get_pins {slice_4/nibble_0/I2[0]}]        \
[get_pins {slice_4/nibble_0/I2[1]}] [get_pins {slice_4/nibble_0/I2[2]}]        \
[get_pins {slice_4/nibble_0/I2[3]}] [get_pins {slice_4/nibble_1/I1[0]}]        \
[get_pins {slice_4/nibble_1/I1[1]}] [get_pins {slice_4/nibble_1/I1[2]}]        \
[get_pins {slice_4/nibble_1/I1[3]}] [get_pins {slice_4/nibble_1/I2[0]}]        \
[get_pins {slice_4/nibble_1/I2[1]}] [get_pins {slice_4/nibble_1/I2[2]}]        \
[get_pins {slice_4/nibble_1/I2[3]}] [get_pins {slice_5/nibble_0/I1[0]}]        \
[get_pins {slice_5/nibble_0/I1[1]}] [get_pins {slice_5/nibble_0/I1[2]}]        \
[get_pins {slice_5/nibble_0/I1[3]}] [get_pins {slice_5/nibble_0/I2[0]}]        \
[get_pins {slice_5/nibble_0/I2[1]}] [get_pins {slice_5/nibble_0/I2[2]}]        \
[get_pins {slice_5/nibble_0/I2[3]}] [get_pins {slice_5/nibble_1/I1[0]}]        \
[get_pins {slice_5/nibble_1/I1[1]}] [get_pins {slice_5/nibble_1/I1[2]}]        \
[get_pins {slice_5/nibble_1/I1[3]}] [get_pins {slice_5/nibble_1/I2[0]}]        \
[get_pins {slice_5/nibble_1/I2[1]}] [get_pins {slice_5/nibble_1/I2[2]}]        \
[get_pins {slice_5/nibble_1/I2[3]}] [get_pins {slice_6/nibble_0/I1[0]}]        \
[get_pins {slice_6/nibble_0/I1[1]}] [get_pins {slice_6/nibble_0/I1[2]}]        \
[get_pins {slice_6/nibble_0/I1[3]}] [get_pins {slice_6/nibble_0/I2[0]}]        \
[get_pins {slice_6/nibble_0/I2[1]}] [get_pins {slice_6/nibble_0/I2[2]}]        \
[get_pins {slice_6/nibble_0/I2[3]}] [get_pins {slice_6/nibble_1/I1[0]}]        \
[get_pins {slice_6/nibble_1/I1[1]}] [get_pins {slice_6/nibble_1/I1[2]}]        \
[get_pins {slice_6/nibble_1/I1[3]}] [get_pins {slice_6/nibble_1/I2[0]}]        \
[get_pins {slice_6/nibble_1/I2[1]}] [get_pins {slice_6/nibble_1/I2[2]}]        \
[get_pins {slice_6/nibble_1/I2[3]}] [get_pins {slice_7/nibble_0/I1[0]}]        \
[get_pins {slice_7/nibble_0/I1[1]}] [get_pins {slice_7/nibble_0/I1[2]}]        \
[get_pins {slice_7/nibble_0/I1[3]}] [get_pins {slice_7/nibble_0/I2[0]}]        \
[get_pins {slice_7/nibble_0/I2[1]}] [get_pins {slice_7/nibble_0/I2[2]}]        \
[get_pins {slice_7/nibble_0/I2[3]}] [get_pins {slice_7/nibble_1/I1[0]}]        \
[get_pins {slice_7/nibble_1/I1[1]}] [get_pins {slice_7/nibble_1/I1[2]}]        \
[get_pins {slice_7/nibble_1/I1[3]}] [get_pins {slice_7/nibble_1/I2[0]}]        \
[get_pins {slice_7/nibble_1/I2[1]}] [get_pins {slice_7/nibble_1/I2[2]}]        \
[get_pins {slice_7/nibble_1/I2[3]}] [get_pins {slice_8/nibble_0/I1[0]}]        \
[get_pins {slice_8/nibble_0/I1[1]}] [get_pins {slice_8/nibble_0/I1[2]}]        \
[get_pins {slice_8/nibble_0/I1[3]}] [get_pins {slice_8/nibble_0/I2[0]}]        \
[get_pins {slice_8/nibble_0/I2[1]}] [get_pins {slice_8/nibble_0/I2[2]}]        \
[get_pins {slice_8/nibble_0/I2[3]}] [get_pins {slice_8/nibble_1/I1[0]}]        \
[get_pins {slice_8/nibble_1/I1[1]}] [get_pins {slice_8/nibble_1/I1[2]}]        \
[get_pins {slice_8/nibble_1/I1[3]}] [get_pins {slice_8/nibble_1/I2[0]}]        \
[get_pins {slice_8/nibble_1/I2[1]}] [get_pins {slice_8/nibble_1/I2[2]}]        \
[get_pins {slice_8/nibble_1/I2[3]}] [get_pins {slice_9/nibble_0/I1[0]}]        \
[get_pins {slice_9/nibble_0/I1[1]}] [get_pins {slice_9/nibble_0/I1[2]}]        \
[get_pins {slice_9/nibble_0/I1[3]}] [get_pins {slice_9/nibble_0/I2[0]}]        \
[get_pins {slice_9/nibble_0/I2[1]}] [get_pins {slice_9/nibble_0/I2[2]}]        \
[get_pins {slice_9/nibble_0/I2[3]}] [get_pins {slice_9/nibble_1/I1[0]}]        \
[get_pins {slice_9/nibble_1/I1[1]}] [get_pins {slice_9/nibble_1/I1[2]}]        \
[get_pins {slice_9/nibble_1/I1[3]}] [get_pins {slice_9/nibble_1/I2[0]}]        \
[get_pins {slice_9/nibble_1/I2[1]}] [get_pins {slice_9/nibble_1/I2[2]}]        \
[get_pins {slice_9/nibble_1/I2[3]}] [get_pins {slice_10/nibble_0/I1[0]}]       \
[get_pins {slice_10/nibble_0/I1[1]}] [get_pins {slice_10/nibble_0/I1[2]}]      \
[get_pins {slice_10/nibble_0/I1[3]}] [get_pins {slice_10/nibble_0/I2[0]}]      \
[get_pins {slice_10/nibble_0/I2[1]}] [get_pins {slice_10/nibble_0/I2[2]}]      \
[get_pins {slice_10/nibble_0/I2[3]}] [get_pins {slice_10/nibble_1/I1[0]}]      \
[get_pins {slice_10/nibble_1/I1[1]}] [get_pins {slice_10/nibble_1/I1[2]}]      \
[get_pins {slice_10/nibble_1/I1[3]}] [get_pins {slice_10/nibble_1/I2[0]}]      \
[get_pins {slice_10/nibble_1/I2[1]}] [get_pins {slice_10/nibble_1/I2[2]}]      \
[get_pins {slice_10/nibble_1/I2[3]}] [get_pins {slice_11/nibble_0/I1[0]}]      \
[get_pins {slice_11/nibble_0/I1[1]}] [get_pins {slice_11/nibble_0/I1[2]}]      \
[get_pins {slice_11/nibble_0/I1[3]}] [get_pins {slice_11/nibble_0/I2[0]}]      \
[get_pins {slice_11/nibble_0/I2[1]}] [get_pins {slice_11/nibble_0/I2[2]}]      \
[get_pins {slice_11/nibble_0/I2[3]}] [get_pins {slice_11/nibble_1/I1[0]}]      \
[get_pins {slice_11/nibble_1/I1[1]}] [get_pins {slice_11/nibble_1/I1[2]}]      \
[get_pins {slice_11/nibble_1/I1[3]}] [get_pins {slice_11/nibble_1/I2[0]}]      \
[get_pins {slice_11/nibble_1/I2[1]}] [get_pins {slice_11/nibble_1/I2[2]}]      \
[get_pins {slice_11/nibble_1/I2[3]}] [get_pins {slice_12/nibble_0/I1[0]}]      \
[get_pins {slice_12/nibble_0/I1[1]}] [get_pins {slice_12/nibble_0/I1[2]}]      \
[get_pins {slice_12/nibble_0/I1[3]}] [get_pins {slice_12/nibble_0/I2[0]}]      \
[get_pins {slice_12/nibble_0/I2[1]}] [get_pins {slice_12/nibble_0/I2[2]}]      \
[get_pins {slice_12/nibble_0/I2[3]}] [get_pins {slice_12/nibble_1/I1[0]}]      \
[get_pins {slice_12/nibble_1/I1[1]}] [get_pins {slice_12/nibble_1/I1[2]}]      \
[get_pins {slice_12/nibble_1/I1[3]}] [get_pins {slice_12/nibble_1/I2[0]}]      \
[get_pins {slice_12/nibble_1/I2[1]}] [get_pins {slice_12/nibble_1/I2[2]}]      \
[get_pins {slice_12/nibble_1/I2[3]}] [get_pins {slice_13/nibble_0/I1[0]}]      \
[get_pins {slice_13/nibble_0/I1[1]}] [get_pins {slice_13/nibble_0/I1[2]}]      \
[get_pins {slice_13/nibble_0/I1[3]}] [get_pins {slice_13/nibble_0/I2[0]}]      \
[get_pins {slice_13/nibble_0/I2[1]}] [get_pins {slice_13/nibble_0/I2[2]}]      \
[get_pins {slice_13/nibble_0/I2[3]}] [get_pins {slice_13/nibble_1/I1[0]}]      \
[get_pins {slice_13/nibble_1/I1[1]}] [get_pins {slice_13/nibble_1/I1[2]}]      \
[get_pins {slice_13/nibble_1/I1[3]}] [get_pins {slice_13/nibble_1/I2[0]}]      \
[get_pins {slice_13/nibble_1/I2[1]}] [get_pins {slice_13/nibble_1/I2[2]}]      \
[get_pins {slice_13/nibble_1/I2[3]}] [get_pins {slice_14/nibble_0/I1[0]}]      \
[get_pins {slice_14/nibble_0/I1[1]}] [get_pins {slice_14/nibble_0/I1[2]}]      \
[get_pins {slice_14/nibble_0/I1[3]}] [get_pins {slice_14/nibble_0/I2[0]}]      \
[get_pins {slice_14/nibble_0/I2[1]}] [get_pins {slice_14/nibble_0/I2[2]}]      \
[get_pins {slice_14/nibble_0/I2[3]}] [get_pins {slice_14/nibble_1/I1[0]}]      \
[get_pins {slice_14/nibble_1/I1[1]}] [get_pins {slice_14/nibble_1/I1[2]}]      \
[get_pins {slice_14/nibble_1/I1[3]}] [get_pins {slice_14/nibble_1/I2[0]}]      \
[get_pins {slice_14/nibble_1/I2[1]}] [get_pins {slice_14/nibble_1/I2[2]}]      \
[get_pins {slice_14/nibble_1/I2[3]}] [get_pins {slice_15/nibble_0/I1[0]}]      \
[get_pins {slice_15/nibble_0/I1[1]}] [get_pins {slice_15/nibble_0/I1[2]}]      \
[get_pins {slice_15/nibble_0/I1[3]}] [get_pins {slice_15/nibble_0/I2[0]}]      \
[get_pins {slice_15/nibble_0/I2[1]}] [get_pins {slice_15/nibble_0/I2[2]}]      \
[get_pins {slice_15/nibble_0/I2[3]}] [get_pins {slice_15/nibble_1/I1[0]}]      \
[get_pins {slice_15/nibble_1/I1[1]}] [get_pins {slice_15/nibble_1/I1[2]}]      \
[get_pins {slice_15/nibble_1/I1[3]}] [get_pins {slice_15/nibble_1/I2[0]}]      \
[get_pins {slice_15/nibble_1/I2[1]}] [get_pins {slice_15/nibble_1/I2[2]}]      \
[get_pins {slice_15/nibble_1/I2[3]}] [get_pins {slice_16/nibble_0/I1[0]}]      \
[get_pins {slice_16/nibble_0/I1[1]}] [get_pins {slice_16/nibble_0/I1[2]}]      \
[get_pins {slice_16/nibble_0/I1[3]}] [get_pins {slice_16/nibble_0/I2[0]}]      \
[get_pins {slice_16/nibble_0/I2[1]}] [get_pins {slice_16/nibble_0/I2[2]}]      \
[get_pins {slice_16/nibble_0/I2[3]}] [get_pins {slice_16/nibble_1/I1[0]}]      \
[get_pins {slice_16/nibble_1/I1[1]}] [get_pins {slice_16/nibble_1/I1[2]}]      \
[get_pins {slice_16/nibble_1/I1[3]}] [get_pins {slice_16/nibble_1/I2[0]}]      \
[get_pins {slice_16/nibble_1/I2[1]}] [get_pins {slice_16/nibble_1/I2[2]}]      \
[get_pins {slice_16/nibble_1/I2[3]}] [get_pins {slice_17/nibble_0/I1[0]}]      \
[get_pins {slice_17/nibble_0/I1[1]}] [get_pins {slice_17/nibble_0/I1[2]}]      \
[get_pins {slice_17/nibble_0/I1[3]}] [get_pins {slice_17/nibble_0/I2[0]}]      \
[get_pins {slice_17/nibble_0/I2[1]}] [get_pins {slice_17/nibble_0/I2[2]}]      \
[get_pins {slice_17/nibble_0/I2[3]}] [get_pins {slice_17/nibble_1/I1[0]}]      \
[get_pins {slice_17/nibble_1/I1[1]}] [get_pins {slice_17/nibble_1/I1[2]}]      \
[get_pins {slice_17/nibble_1/I1[3]}] [get_pins {slice_17/nibble_1/I2[0]}]      \
[get_pins {slice_17/nibble_1/I2[1]}] [get_pins {slice_17/nibble_1/I2[2]}]      \
[get_pins {slice_17/nibble_1/I2[3]}] [get_pins {slice_18/nibble_0/I1[0]}]      \
[get_pins {slice_18/nibble_0/I1[1]}] [get_pins {slice_18/nibble_0/I1[2]}]      \
[get_pins {slice_18/nibble_0/I1[3]}] [get_pins {slice_18/nibble_0/I2[0]}]      \
[get_pins {slice_18/nibble_0/I2[1]}] [get_pins {slice_18/nibble_0/I2[2]}]      \
[get_pins {slice_18/nibble_0/I2[3]}] [get_pins {slice_18/nibble_1/I1[0]}]      \
[get_pins {slice_18/nibble_1/I1[1]}] [get_pins {slice_18/nibble_1/I1[2]}]      \
[get_pins {slice_18/nibble_1/I1[3]}] [get_pins {slice_18/nibble_1/I2[0]}]      \
[get_pins {slice_18/nibble_1/I2[1]}] [get_pins {slice_18/nibble_1/I2[2]}]      \
[get_pins {slice_18/nibble_1/I2[3]}] [get_pins {slice_19/nibble_0/I1[0]}]      \
[get_pins {slice_19/nibble_0/I1[1]}] [get_pins {slice_19/nibble_0/I1[2]}]      \
[get_pins {slice_19/nibble_0/I1[3]}] [get_pins {slice_19/nibble_0/I2[0]}]      \
[get_pins {slice_19/nibble_0/I2[1]}] [get_pins {slice_19/nibble_0/I2[2]}]      \
[get_pins {slice_19/nibble_0/I2[3]}] [get_pins {slice_19/nibble_1/I1[0]}]      \
[get_pins {slice_19/nibble_1/I1[1]}] [get_pins {slice_19/nibble_1/I1[2]}]      \
[get_pins {slice_19/nibble_1/I1[3]}] [get_pins {slice_19/nibble_1/I2[0]}]      \
[get_pins {slice_19/nibble_1/I2[1]}] [get_pins {slice_19/nibble_1/I2[2]}]      \
[get_pins {slice_19/nibble_1/I2[3]}] [get_pins {slice_20/nibble_0/I1[0]}]      \
[get_pins {slice_20/nibble_0/I1[1]}] [get_pins {slice_20/nibble_0/I1[2]}]      \
[get_pins {slice_20/nibble_0/I1[3]}] [get_pins {slice_20/nibble_0/I2[0]}]      \
[get_pins {slice_20/nibble_0/I2[1]}] [get_pins {slice_20/nibble_0/I2[2]}]      \
[get_pins {slice_20/nibble_0/I2[3]}] [get_pins {slice_20/nibble_1/I1[0]}]      \
[get_pins {slice_20/nibble_1/I1[1]}] [get_pins {slice_20/nibble_1/I1[2]}]      \
[get_pins {slice_20/nibble_1/I1[3]}] [get_pins {slice_20/nibble_1/I2[0]}]      \
[get_pins {slice_20/nibble_1/I2[1]}] [get_pins {slice_20/nibble_1/I2[2]}]      \
[get_pins {slice_20/nibble_1/I2[3]}] [get_pins {slice_21/nibble_0/I1[0]}]      \
[get_pins {slice_21/nibble_0/I1[1]}] [get_pins {slice_21/nibble_0/I1[2]}]      \
[get_pins {slice_21/nibble_0/I1[3]}] [get_pins {slice_21/nibble_0/I2[0]}]      \
[get_pins {slice_21/nibble_0/I2[1]}] [get_pins {slice_21/nibble_0/I2[2]}]      \
[get_pins {slice_21/nibble_0/I2[3]}] [get_pins {slice_21/nibble_1/I1[0]}]      \
[get_pins {slice_21/nibble_1/I1[1]}] [get_pins {slice_21/nibble_1/I1[2]}]      \
[get_pins {slice_21/nibble_1/I1[3]}] [get_pins {slice_21/nibble_1/I2[0]}]      \
[get_pins {slice_21/nibble_1/I2[1]}] [get_pins {slice_21/nibble_1/I2[2]}]      \
[get_pins {slice_21/nibble_1/I2[3]}] [get_pins {slice_22/nibble_0/I1[0]}]      \
[get_pins {slice_22/nibble_0/I1[1]}] [get_pins {slice_22/nibble_0/I1[2]}]      \
[get_pins {slice_22/nibble_0/I1[3]}] [get_pins {slice_22/nibble_0/I2[0]}]      \
[get_pins {slice_22/nibble_0/I2[1]}] [get_pins {slice_22/nibble_0/I2[2]}]      \
[get_pins {slice_22/nibble_0/I2[3]}] [get_pins {slice_22/nibble_1/I1[0]}]      \
[get_pins {slice_22/nibble_1/I1[1]}] [get_pins {slice_22/nibble_1/I1[2]}]      \
[get_pins {slice_22/nibble_1/I1[3]}] [get_pins {slice_22/nibble_1/I2[0]}]      \
[get_pins {slice_22/nibble_1/I2[1]}] [get_pins {slice_22/nibble_1/I2[2]}]      \
[get_pins {slice_22/nibble_1/I2[3]}] [get_pins {slice_23/nibble_0/I1[0]}]      \
[get_pins {slice_23/nibble_0/I1[1]}] [get_pins {slice_23/nibble_0/I1[2]}]      \
[get_pins {slice_23/nibble_0/I1[3]}] [get_pins {slice_23/nibble_0/I2[0]}]      \
[get_pins {slice_23/nibble_0/I2[1]}] [get_pins {slice_23/nibble_0/I2[2]}]      \
[get_pins {slice_23/nibble_0/I2[3]}] [get_pins {slice_23/nibble_1/I1[0]}]      \
[get_pins {slice_23/nibble_1/I1[1]}] [get_pins {slice_23/nibble_1/I1[2]}]      \
[get_pins {slice_23/nibble_1/I1[3]}] [get_pins {slice_23/nibble_1/I2[0]}]      \
[get_pins {slice_23/nibble_1/I2[1]}] [get_pins {slice_23/nibble_1/I2[2]}]      \
[get_pins {slice_23/nibble_1/I2[3]}] [get_pins {slice_24/nibble_0/I1[0]}]      \
[get_pins {slice_24/nibble_0/I1[1]}] [get_pins {slice_24/nibble_0/I1[2]}]      \
[get_pins {slice_24/nibble_0/I1[3]}] [get_pins {slice_24/nibble_0/I2[0]}]      \
[get_pins {slice_24/nibble_0/I2[1]}] [get_pins {slice_24/nibble_0/I2[2]}]      \
[get_pins {slice_24/nibble_0/I2[3]}] [get_pins {slice_24/nibble_1/I1[0]}]      \
[get_pins {slice_24/nibble_1/I1[1]}] [get_pins {slice_24/nibble_1/I1[2]}]      \
[get_pins {slice_24/nibble_1/I1[3]}] [get_pins {slice_24/nibble_1/I2[0]}]      \
[get_pins {slice_24/nibble_1/I2[1]}] [get_pins {slice_24/nibble_1/I2[2]}]      \
[get_pins {slice_24/nibble_1/I2[3]}] [get_pins {slice_25/nibble_0/I1[0]}]      \
[get_pins {slice_25/nibble_0/I1[1]}] [get_pins {slice_25/nibble_0/I1[2]}]      \
[get_pins {slice_25/nibble_0/I1[3]}] [get_pins {slice_25/nibble_0/I2[0]}]      \
[get_pins {slice_25/nibble_0/I2[1]}] [get_pins {slice_25/nibble_0/I2[2]}]      \
[get_pins {slice_25/nibble_0/I2[3]}] [get_pins {slice_25/nibble_1/I1[0]}]      \
[get_pins {slice_25/nibble_1/I1[1]}] [get_pins {slice_25/nibble_1/I1[2]}]      \
[get_pins {slice_25/nibble_1/I1[3]}] [get_pins {slice_25/nibble_1/I2[0]}]      \
[get_pins {slice_25/nibble_1/I2[1]}] [get_pins {slice_25/nibble_1/I2[2]}]      \
[get_pins {slice_25/nibble_1/I2[3]}] [get_pins {slice_26/nibble_0/I1[0]}]      \
[get_pins {slice_26/nibble_0/I1[1]}] [get_pins {slice_26/nibble_0/I1[2]}]      \
[get_pins {slice_26/nibble_0/I1[3]}] [get_pins {slice_26/nibble_0/I2[0]}]      \
[get_pins {slice_26/nibble_0/I2[1]}] [get_pins {slice_26/nibble_0/I2[2]}]      \
[get_pins {slice_26/nibble_0/I2[3]}] [get_pins {slice_26/nibble_1/I1[0]}]      \
[get_pins {slice_26/nibble_1/I1[1]}] [get_pins {slice_26/nibble_1/I1[2]}]      \
[get_pins {slice_26/nibble_1/I1[3]}] [get_pins {slice_26/nibble_1/I2[0]}]      \
[get_pins {slice_26/nibble_1/I2[1]}] [get_pins {slice_26/nibble_1/I2[2]}]      \
[get_pins {slice_26/nibble_1/I2[3]}] [get_pins {slice_27/nibble_0/I1[0]}]      \
[get_pins {slice_27/nibble_0/I1[1]}] [get_pins {slice_27/nibble_0/I1[2]}]      \
[get_pins {slice_27/nibble_0/I1[3]}] [get_pins {slice_27/nibble_0/I2[0]}]      \
[get_pins {slice_27/nibble_0/I2[1]}] [get_pins {slice_27/nibble_0/I2[2]}]      \
[get_pins {slice_27/nibble_0/I2[3]}] [get_pins {slice_27/nibble_1/I1[0]}]      \
[get_pins {slice_27/nibble_1/I1[1]}] [get_pins {slice_27/nibble_1/I1[2]}]      \
[get_pins {slice_27/nibble_1/I1[3]}] [get_pins {slice_27/nibble_1/I2[0]}]      \
[get_pins {slice_27/nibble_1/I2[1]}] [get_pins {slice_27/nibble_1/I2[2]}]      \
[get_pins {slice_27/nibble_1/I2[3]}] [get_pins {slice_28/nibble_0/I1[0]}]      \
[get_pins {slice_28/nibble_0/I1[1]}] [get_pins {slice_28/nibble_0/I1[2]}]      \
[get_pins {slice_28/nibble_0/I1[3]}] [get_pins {slice_28/nibble_0/I2[0]}]      \
[get_pins {slice_28/nibble_0/I2[1]}] [get_pins {slice_28/nibble_0/I2[2]}]      \
[get_pins {slice_28/nibble_0/I2[3]}] [get_pins {slice_28/nibble_1/I1[0]}]      \
[get_pins {slice_28/nibble_1/I1[1]}] [get_pins {slice_28/nibble_1/I1[2]}]      \
[get_pins {slice_28/nibble_1/I1[3]}] [get_pins {slice_28/nibble_1/I2[0]}]      \
[get_pins {slice_28/nibble_1/I2[1]}] [get_pins {slice_28/nibble_1/I2[2]}]      \
[get_pins {slice_28/nibble_1/I2[3]}] [get_pins {slice_29/nibble_0/I1[0]}]      \
[get_pins {slice_29/nibble_0/I1[1]}] [get_pins {slice_29/nibble_0/I1[2]}]      \
[get_pins {slice_29/nibble_0/I1[3]}] [get_pins {slice_29/nibble_0/I2[0]}]      \
[get_pins {slice_29/nibble_0/I2[1]}] [get_pins {slice_29/nibble_0/I2[2]}]      \
[get_pins {slice_29/nibble_0/I2[3]}] [get_pins {slice_29/nibble_1/I1[0]}]      \
[get_pins {slice_29/nibble_1/I1[1]}] [get_pins {slice_29/nibble_1/I1[2]}]      \
[get_pins {slice_29/nibble_1/I1[3]}] [get_pins {slice_29/nibble_1/I2[0]}]      \
[get_pins {slice_29/nibble_1/I2[1]}] [get_pins {slice_29/nibble_1/I2[2]}]      \
[get_pins {slice_29/nibble_1/I2[3]}] [get_pins {slice_30/nibble_0/I1[0]}]      \
[get_pins {slice_30/nibble_0/I1[1]}] [get_pins {slice_30/nibble_0/I1[2]}]      \
[get_pins {slice_30/nibble_0/I1[3]}] [get_pins {slice_30/nibble_0/I2[0]}]      \
[get_pins {slice_30/nibble_0/I2[1]}] [get_pins {slice_30/nibble_0/I2[2]}]      \
[get_pins {slice_30/nibble_0/I2[3]}] [get_pins {slice_30/nibble_1/I1[0]}]      \
[get_pins {slice_30/nibble_1/I1[1]}] [get_pins {slice_30/nibble_1/I1[2]}]      \
[get_pins {slice_30/nibble_1/I1[3]}] [get_pins {slice_30/nibble_1/I2[0]}]      \
[get_pins {slice_30/nibble_1/I2[1]}] [get_pins {slice_30/nibble_1/I2[2]}]      \
[get_pins {slice_30/nibble_1/I2[3]}] [get_pins {slice_31/nibble_0/I1[0]}]      \
[get_pins {slice_31/nibble_0/I1[1]}] [get_pins {slice_31/nibble_0/I1[2]}]      \
[get_pins {slice_31/nibble_0/I1[3]}] [get_pins {slice_31/nibble_0/I2[0]}]      \
[get_pins {slice_31/nibble_0/I2[1]}] [get_pins {slice_31/nibble_0/I2[2]}]      \
[get_pins {slice_31/nibble_0/I2[3]}] [get_pins {slice_31/nibble_1/I1[0]}]      \
[get_pins {slice_31/nibble_1/I1[1]}] [get_pins {slice_31/nibble_1/I1[2]}]      \
[get_pins {slice_31/nibble_1/I1[3]}] [get_pins {slice_31/nibble_1/I2[0]}]      \
[get_pins {slice_31/nibble_1/I2[1]}] [get_pins {slice_31/nibble_1/I2[2]}]      \
[get_pins {slice_31/nibble_1/I2[3]}]]
set_multicycle_path 4 -setup -through [get_pins lreset_sync/reset_sync]
set_multicycle_path 4 -hold -end -through [get_pins lreset_sync/reset_sync]
set_multicycle_path 20 -setup -from [list [get_ports reset] [get_ports         \
data_in_serial] [get_ports data_valid] [get_ports memory_sleep] [get_ports     \
{shut_down_signals[1]}] [get_ports {shut_down_signals[0]}] [get_ports          \
{retention_signals[1]}] [get_ports {retention_signals[0]}]]
set_multicycle_path 20 -hold -end -from [list [get_ports reset] [get_ports     \
data_in_serial] [get_ports data_valid] [get_ports memory_sleep] [get_ports     \
{shut_down_signals[1]}] [get_ports {shut_down_signals[0]}] [get_ports          \
{retention_signals[1]}] [get_ports {retention_signals[0]}]]
set_multicycle_path 20 -setup -from [list [get_ports {isolation_signals[1]}]   \
[get_ports {isolation_signals[0]}]]
set_multicycle_path 20 -hold -end -from [list [get_ports                       \
{isolation_signals[1]}] [get_ports {isolation_signals[0]}]]
set_multicycle_path 20 -setup -from [get_ports scan_enable]
set_multicycle_path 20 -hold -end -from [get_ports scan_enable]
set_false_path   -from [get_ports scan_enable]
set_multicycle_path 20 -setup -from [list [get_ports sipo_scan_in] [get_ports  \
piso_scan_in] [get_ports hv_scan_in] [get_ports lv_scan_in]]
set_multicycle_path 20 -hold -end -from [list [get_ports sipo_scan_in]         \
[get_ports piso_scan_in] [get_ports hv_scan_in] [get_ports lv_scan_in]]
set_false_path   -from [list [get_ports sipo_scan_in] [get_ports piso_scan_in] [get_ports      \
hv_scan_in] [get_ports lv_scan_in]]
set_multicycle_path 2 -setup -to [list [get_pins                               \
piso_slice_first/temp_reg_15_/RSTB] [get_pins piso_slice_first/temp_reg_15_/D] \
[get_pins piso_slice_first/temp_reg_15_/CLK] [get_pins                         \
piso_slice_first/temp_reg_15_/Q] [get_pins piso_slice_first/temp_reg_15_/QN]   \
[get_pins piso_slice_first/temp_reg_14_/RSTB] [get_pins                        \
piso_slice_first/temp_reg_14_/D] [get_pins piso_slice_first/temp_reg_14_/CLK]  \
[get_pins piso_slice_first/temp_reg_14_/Q] [get_pins                           \
piso_slice_first/temp_reg_14_/QN] [get_pins                                    \
piso_slice_first/temp_reg_13_/RSTB] [get_pins piso_slice_first/temp_reg_13_/D] \
[get_pins piso_slice_first/temp_reg_13_/CLK] [get_pins                         \
piso_slice_first/temp_reg_13_/Q] [get_pins piso_slice_first/temp_reg_13_/QN]   \
[get_pins piso_slice_first/temp_reg_12_/RSTB] [get_pins                        \
piso_slice_first/temp_reg_12_/D] [get_pins piso_slice_first/temp_reg_12_/CLK]  \
[get_pins piso_slice_first/temp_reg_12_/Q] [get_pins                           \
piso_slice_first/temp_reg_12_/QN] [get_pins                                    \
piso_slice_first/temp_reg_11_/RSTB] [get_pins piso_slice_first/temp_reg_11_/D] \
[get_pins piso_slice_first/temp_reg_11_/CLK] [get_pins                         \
piso_slice_first/temp_reg_11_/Q] [get_pins piso_slice_first/temp_reg_11_/QN]   \
[get_pins piso_slice_first/temp_reg_10_/RSTB] [get_pins                        \
piso_slice_first/temp_reg_10_/D] [get_pins piso_slice_first/temp_reg_10_/CLK]  \
[get_pins piso_slice_first/temp_reg_10_/Q] [get_pins                           \
piso_slice_first/temp_reg_10_/QN] [get_pins piso_slice_first/temp_reg_9_/RSTB] \
[get_pins piso_slice_first/temp_reg_9_/D] [get_pins                            \
piso_slice_first/temp_reg_9_/CLK] [get_pins piso_slice_first/temp_reg_9_/Q]    \
[get_pins piso_slice_first/temp_reg_9_/QN] [get_pins                           \
piso_slice_first/temp_reg_8_/RSTB] [get_pins piso_slice_first/temp_reg_8_/D]   \
[get_pins piso_slice_first/temp_reg_8_/CLK] [get_pins                          \
piso_slice_first/temp_reg_8_/Q] [get_pins piso_slice_first/temp_reg_8_/QN]     \
[get_pins piso_slice_first/temp_reg_7_/RSTB] [get_pins                         \
piso_slice_first/temp_reg_7_/D] [get_pins piso_slice_first/temp_reg_7_/CLK]    \
[get_pins piso_slice_first/temp_reg_7_/Q] [get_pins                            \
piso_slice_first/temp_reg_7_/QN] [get_pins piso_slice_first/temp_reg_6_/RSTB]  \
[get_pins piso_slice_first/temp_reg_6_/D] [get_pins                            \
piso_slice_first/temp_reg_6_/CLK] [get_pins piso_slice_first/temp_reg_6_/Q]    \
[get_pins piso_slice_first/temp_reg_6_/QN] [get_pins                           \
piso_slice_first/temp_reg_5_/RSTB] [get_pins piso_slice_first/temp_reg_5_/D]   \
[get_pins piso_slice_first/temp_reg_5_/CLK] [get_pins                          \
piso_slice_first/temp_reg_5_/Q] [get_pins piso_slice_first/temp_reg_5_/QN]     \
[get_pins piso_slice_first/temp_reg_4_/RSTB] [get_pins                         \
piso_slice_first/temp_reg_4_/D] [get_pins piso_slice_first/temp_reg_4_/CLK]    \
[get_pins piso_slice_first/temp_reg_4_/Q] [get_pins                            \
piso_slice_first/temp_reg_4_/QN] [get_pins piso_slice_first/temp_reg_3_/RSTB]  \
[get_pins piso_slice_first/temp_reg_3_/D] [get_pins                            \
piso_slice_first/temp_reg_3_/CLK] [get_pins piso_slice_first/temp_reg_3_/Q]    \
[get_pins piso_slice_first/temp_reg_3_/QN] [get_pins                           \
piso_slice_first/temp_reg_2_/RSTB] [get_pins piso_slice_first/temp_reg_2_/D]   \
[get_pins piso_slice_first/temp_reg_2_/CLK] [get_pins                          \
piso_slice_first/temp_reg_2_/Q] [get_pins piso_slice_first/temp_reg_2_/QN]     \
[get_pins piso_slice_first/temp_reg_1_/RSTB] [get_pins                         \
piso_slice_first/temp_reg_1_/D] [get_pins piso_slice_first/temp_reg_1_/CLK]    \
[get_pins piso_slice_first/temp_reg_1_/Q] [get_pins                            \
piso_slice_first/temp_reg_1_/QN] [get_pins piso_slice_first/temp_reg_0_/RSTB]  \
[get_pins piso_slice_first/temp_reg_0_/D] [get_pins                            \
piso_slice_first/temp_reg_0_/CLK] [get_pins piso_slice_first/temp_reg_0_/Q]    \
[get_pins piso_slice_first/temp_reg_0_/QN]]
set_multicycle_path 2 -hold -end -to [list [get_pins                           \
piso_slice_first/temp_reg_15_/RSTB] [get_pins piso_slice_first/temp_reg_15_/D] \
[get_pins piso_slice_first/temp_reg_15_/CLK] [get_pins                         \
piso_slice_first/temp_reg_15_/Q] [get_pins piso_slice_first/temp_reg_15_/QN]   \
[get_pins piso_slice_first/temp_reg_14_/RSTB] [get_pins                        \
piso_slice_first/temp_reg_14_/D] [get_pins piso_slice_first/temp_reg_14_/CLK]  \
[get_pins piso_slice_first/temp_reg_14_/Q] [get_pins                           \
piso_slice_first/temp_reg_14_/QN] [get_pins                                    \
piso_slice_first/temp_reg_13_/RSTB] [get_pins piso_slice_first/temp_reg_13_/D] \
[get_pins piso_slice_first/temp_reg_13_/CLK] [get_pins                         \
piso_slice_first/temp_reg_13_/Q] [get_pins piso_slice_first/temp_reg_13_/QN]   \
[get_pins piso_slice_first/temp_reg_12_/RSTB] [get_pins                        \
piso_slice_first/temp_reg_12_/D] [get_pins piso_slice_first/temp_reg_12_/CLK]  \
[get_pins piso_slice_first/temp_reg_12_/Q] [get_pins                           \
piso_slice_first/temp_reg_12_/QN] [get_pins                                    \
piso_slice_first/temp_reg_11_/RSTB] [get_pins piso_slice_first/temp_reg_11_/D] \
[get_pins piso_slice_first/temp_reg_11_/CLK] [get_pins                         \
piso_slice_first/temp_reg_11_/Q] [get_pins piso_slice_first/temp_reg_11_/QN]   \
[get_pins piso_slice_first/temp_reg_10_/RSTB] [get_pins                        \
piso_slice_first/temp_reg_10_/D] [get_pins piso_slice_first/temp_reg_10_/CLK]  \
[get_pins piso_slice_first/temp_reg_10_/Q] [get_pins                           \
piso_slice_first/temp_reg_10_/QN] [get_pins piso_slice_first/temp_reg_9_/RSTB] \
[get_pins piso_slice_first/temp_reg_9_/D] [get_pins                            \
piso_slice_first/temp_reg_9_/CLK] [get_pins piso_slice_first/temp_reg_9_/Q]    \
[get_pins piso_slice_first/temp_reg_9_/QN] [get_pins                           \
piso_slice_first/temp_reg_8_/RSTB] [get_pins piso_slice_first/temp_reg_8_/D]   \
[get_pins piso_slice_first/temp_reg_8_/CLK] [get_pins                          \
piso_slice_first/temp_reg_8_/Q] [get_pins piso_slice_first/temp_reg_8_/QN]     \
[get_pins piso_slice_first/temp_reg_7_/RSTB] [get_pins                         \
piso_slice_first/temp_reg_7_/D] [get_pins piso_slice_first/temp_reg_7_/CLK]    \
[get_pins piso_slice_first/temp_reg_7_/Q] [get_pins                            \
piso_slice_first/temp_reg_7_/QN] [get_pins piso_slice_first/temp_reg_6_/RSTB]  \
[get_pins piso_slice_first/temp_reg_6_/D] [get_pins                            \
piso_slice_first/temp_reg_6_/CLK] [get_pins piso_slice_first/temp_reg_6_/Q]    \
[get_pins piso_slice_first/temp_reg_6_/QN] [get_pins                           \
piso_slice_first/temp_reg_5_/RSTB] [get_pins piso_slice_first/temp_reg_5_/D]   \
[get_pins piso_slice_first/temp_reg_5_/CLK] [get_pins                          \
piso_slice_first/temp_reg_5_/Q] [get_pins piso_slice_first/temp_reg_5_/QN]     \
[get_pins piso_slice_first/temp_reg_4_/RSTB] [get_pins                         \
piso_slice_first/temp_reg_4_/D] [get_pins piso_slice_first/temp_reg_4_/CLK]    \
[get_pins piso_slice_first/temp_reg_4_/Q] [get_pins                            \
piso_slice_first/temp_reg_4_/QN] [get_pins piso_slice_first/temp_reg_3_/RSTB]  \
[get_pins piso_slice_first/temp_reg_3_/D] [get_pins                            \
piso_slice_first/temp_reg_3_/CLK] [get_pins piso_slice_first/temp_reg_3_/Q]    \
[get_pins piso_slice_first/temp_reg_3_/QN] [get_pins                           \
piso_slice_first/temp_reg_2_/RSTB] [get_pins piso_slice_first/temp_reg_2_/D]   \
[get_pins piso_slice_first/temp_reg_2_/CLK] [get_pins                          \
piso_slice_first/temp_reg_2_/Q] [get_pins piso_slice_first/temp_reg_2_/QN]     \
[get_pins piso_slice_first/temp_reg_1_/RSTB] [get_pins                         \
piso_slice_first/temp_reg_1_/D] [get_pins piso_slice_first/temp_reg_1_/CLK]    \
[get_pins piso_slice_first/temp_reg_1_/Q] [get_pins                            \
piso_slice_first/temp_reg_1_/QN] [get_pins piso_slice_first/temp_reg_0_/RSTB]  \
[get_pins piso_slice_first/temp_reg_0_/D] [get_pins                            \
piso_slice_first/temp_reg_0_/CLK] [get_pins piso_slice_first/temp_reg_0_/Q]    \
[get_pins piso_slice_first/temp_reg_0_/QN]]
set_multicycle_path 3 -setup -from [list [get_pins                             \
slice_0/sipo_bit/wr_tmp_reg/RETN] [get_pins slice_0/sipo_bit/wr_tmp_reg/D]     \
[get_pins slice_0/sipo_bit/wr_tmp_reg/SI] [get_pins                            \
slice_0/sipo_bit/wr_tmp_reg/SE] [get_pins slice_0/sipo_bit/wr_tmp_reg/CLK]     \
[get_pins slice_0/sipo_bit/wr_tmp_reg/RSTB] [get_pins                          \
slice_0/sipo_bit/wr_tmp_reg/Q] [get_pins slice_0/sipo_bit/wr_tmp_reg/QN]       \
[get_pins slice_0/sipo_bit/wr_0_reg/RETN] [get_pins                            \
slice_0/sipo_bit/wr_0_reg/D] [get_pins slice_0/sipo_bit/wr_0_reg/SI] [get_pins \
slice_0/sipo_bit/wr_0_reg/SE] [get_pins slice_0/sipo_bit/wr_0_reg/CLK]         \
[get_pins slice_0/sipo_bit/wr_0_reg/RSTB] [get_pins                            \
slice_0/sipo_bit/wr_0_reg/Q] [get_pins slice_0/sipo_bit/wr_0_reg/QN] [get_pins \
slice_0/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                                \
slice_0/sipo_bit/wr_addr_reg_1_/D] [get_pins                                   \
slice_0/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                  \
slice_0/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                  \
slice_0/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                 \
slice_0/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                                \
slice_0/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                   \
slice_0/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                  \
slice_0/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                                \
slice_0/sipo_bit/wr_addr_reg_3_/D] [get_pins                                   \
slice_0/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_0/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                  \
slice_0/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                 \
slice_0/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                                \
slice_0/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                   \
slice_0/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                  \
slice_0/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                                \
slice_0/sipo_bit/wr_addr_reg_2_/D] [get_pins                                   \
slice_0/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                  \
slice_0/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                  \
slice_0/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                 \
slice_0/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                                \
slice_0/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                   \
slice_0/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                  \
slice_0/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                                \
slice_0/sipo_bit/wr_addr_reg_0_/D] [get_pins                                   \
slice_0/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                  \
slice_0/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                  \
slice_0/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                 \
slice_0/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                                \
slice_0/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                   \
slice_0/sipo_bit/wr_addr_reg_0_/QN] [get_pins slice_0/sipo_bit/wr_1_reg/RETN]  \
[get_pins slice_0/sipo_bit/wr_1_reg/D] [get_pins slice_0/sipo_bit/wr_1_reg/SI] \
[get_pins slice_0/sipo_bit/wr_1_reg/SE] [get_pins                              \
slice_0/sipo_bit/wr_1_reg/CLK] [get_pins slice_0/sipo_bit/wr_1_reg/RSTB]       \
[get_pins slice_0/sipo_bit/wr_1_reg/Q] [get_pins slice_0/sipo_bit/wr_1_reg/QN] \
[get_pins slice_0/sipo_bit/wr_reg/RETN] [get_pins slice_0/sipo_bit/wr_reg/D]   \
[get_pins slice_0/sipo_bit/wr_reg/SI] [get_pins slice_0/sipo_bit/wr_reg/SE]    \
[get_pins slice_0/sipo_bit/wr_reg/CLK] [get_pins slice_0/sipo_bit/wr_reg/RSTB] \
[get_pins slice_0/sipo_bit/wr_reg/Q] [get_pins slice_0/sipo_bit/wr_reg/QN]     \
[get_pins slice_1/sipo_bit/wr_tmp_reg/RETN] [get_pins                          \
slice_1/sipo_bit/wr_tmp_reg/D] [get_pins slice_1/sipo_bit/wr_tmp_reg/SI]       \
[get_pins slice_1/sipo_bit/wr_tmp_reg/SE] [get_pins                            \
slice_1/sipo_bit/wr_tmp_reg/CLK] [get_pins slice_1/sipo_bit/wr_tmp_reg/RSTB]   \
[get_pins slice_1/sipo_bit/wr_tmp_reg/Q] [get_pins                             \
slice_1/sipo_bit/wr_tmp_reg/QN] [get_pins slice_1/sipo_bit/wr_0_reg/RETN]      \
[get_pins slice_1/sipo_bit/wr_0_reg/D] [get_pins slice_1/sipo_bit/wr_0_reg/SI] \
[get_pins slice_1/sipo_bit/wr_0_reg/SE] [get_pins                              \
slice_1/sipo_bit/wr_0_reg/CLK] [get_pins slice_1/sipo_bit/wr_0_reg/RSTB]       \
[get_pins slice_1/sipo_bit/wr_0_reg/Q] [get_pins slice_1/sipo_bit/wr_0_reg/QN] \
[get_pins slice_1/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                      \
slice_1/sipo_bit/wr_addr_reg_1_/D] [get_pins                                   \
slice_1/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                  \
slice_1/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                  \
slice_1/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                 \
slice_1/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                                \
slice_1/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                   \
slice_1/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                  \
slice_1/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                                \
slice_1/sipo_bit/wr_addr_reg_3_/D] [get_pins                                   \
slice_1/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_1/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                  \
slice_1/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                 \
slice_1/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                                \
slice_1/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                   \
slice_1/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                  \
slice_1/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                                \
slice_1/sipo_bit/wr_addr_reg_2_/D] [get_pins                                   \
slice_1/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                  \
slice_1/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                  \
slice_1/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                 \
slice_1/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                                \
slice_1/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                   \
slice_1/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                  \
slice_1/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                                \
slice_1/sipo_bit/wr_addr_reg_0_/D] [get_pins                                   \
slice_1/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                  \
slice_1/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                  \
slice_1/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                 \
slice_1/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                                \
slice_1/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                   \
slice_1/sipo_bit/wr_addr_reg_0_/QN] [get_pins slice_1/sipo_bit/wr_1_reg/RETN]  \
[get_pins slice_1/sipo_bit/wr_1_reg/D] [get_pins slice_1/sipo_bit/wr_1_reg/SI] \
[get_pins slice_1/sipo_bit/wr_1_reg/SE] [get_pins                              \
slice_1/sipo_bit/wr_1_reg/CLK] [get_pins slice_1/sipo_bit/wr_1_reg/RSTB]       \
[get_pins slice_1/sipo_bit/wr_1_reg/Q] [get_pins slice_1/sipo_bit/wr_1_reg/QN] \
[get_pins slice_1/sipo_bit/wr_reg/RETN] [get_pins slice_1/sipo_bit/wr_reg/D]   \
[get_pins slice_1/sipo_bit/wr_reg/SI] [get_pins slice_1/sipo_bit/wr_reg/SE]    \
[get_pins slice_1/sipo_bit/wr_reg/CLK] [get_pins slice_1/sipo_bit/wr_reg/RSTB] \
[get_pins slice_1/sipo_bit/wr_reg/Q] [get_pins slice_1/sipo_bit/wr_reg/QN]     \
[get_pins slice_2/sipo_bit/wr_tmp_reg/RETN] [get_pins                          \
slice_2/sipo_bit/wr_tmp_reg/D] [get_pins slice_2/sipo_bit/wr_tmp_reg/SI]       \
[get_pins slice_2/sipo_bit/wr_tmp_reg/SE] [get_pins                            \
slice_2/sipo_bit/wr_tmp_reg/CLK] [get_pins slice_2/sipo_bit/wr_tmp_reg/RSTB]   \
[get_pins slice_2/sipo_bit/wr_tmp_reg/Q] [get_pins                             \
slice_2/sipo_bit/wr_tmp_reg/QN] [get_pins slice_2/sipo_bit/wr_0_reg/RETN]      \
[get_pins slice_2/sipo_bit/wr_0_reg/D] [get_pins slice_2/sipo_bit/wr_0_reg/SI] \
[get_pins slice_2/sipo_bit/wr_0_reg/SE] [get_pins                              \
slice_2/sipo_bit/wr_0_reg/CLK] [get_pins slice_2/sipo_bit/wr_0_reg/RSTB]       \
[get_pins slice_2/sipo_bit/wr_0_reg/Q] [get_pins slice_2/sipo_bit/wr_0_reg/QN] \
[get_pins slice_2/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                      \
slice_2/sipo_bit/wr_addr_reg_1_/D] [get_pins                                   \
slice_2/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                  \
slice_2/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                  \
slice_2/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                 \
slice_2/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                                \
slice_2/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                   \
slice_2/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                  \
slice_2/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                                \
slice_2/sipo_bit/wr_addr_reg_3_/D] [get_pins                                   \
slice_2/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_2/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                  \
slice_2/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                 \
slice_2/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                                \
slice_2/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                   \
slice_2/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                  \
slice_2/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                                \
slice_2/sipo_bit/wr_addr_reg_2_/D] [get_pins                                   \
slice_2/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                  \
slice_2/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                  \
slice_2/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                 \
slice_2/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                                \
slice_2/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                   \
slice_2/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                  \
slice_2/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                                \
slice_2/sipo_bit/wr_addr_reg_0_/D] [get_pins                                   \
slice_2/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                  \
slice_2/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                  \
slice_2/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                 \
slice_2/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                                \
slice_2/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                   \
slice_2/sipo_bit/wr_addr_reg_0_/QN] [get_pins slice_2/sipo_bit/wr_1_reg/RETN]  \
[get_pins slice_2/sipo_bit/wr_1_reg/D] [get_pins slice_2/sipo_bit/wr_1_reg/SI] \
[get_pins slice_2/sipo_bit/wr_1_reg/SE] [get_pins                              \
slice_2/sipo_bit/wr_1_reg/CLK] [get_pins slice_2/sipo_bit/wr_1_reg/RSTB]       \
[get_pins slice_2/sipo_bit/wr_1_reg/Q] [get_pins slice_2/sipo_bit/wr_1_reg/QN] \
[get_pins slice_2/sipo_bit/wr_reg/RETN] [get_pins slice_2/sipo_bit/wr_reg/D]   \
[get_pins slice_2/sipo_bit/wr_reg/SI] [get_pins slice_2/sipo_bit/wr_reg/SE]    \
[get_pins slice_2/sipo_bit/wr_reg/CLK] [get_pins slice_2/sipo_bit/wr_reg/RSTB] \
[get_pins slice_2/sipo_bit/wr_reg/Q] [get_pins slice_2/sipo_bit/wr_reg/QN]     \
[get_pins slice_3/sipo_bit/wr_tmp_reg/RETN] [get_pins                          \
slice_3/sipo_bit/wr_tmp_reg/D] [get_pins slice_3/sipo_bit/wr_tmp_reg/SI]       \
[get_pins slice_3/sipo_bit/wr_tmp_reg/SE] [get_pins                            \
slice_3/sipo_bit/wr_tmp_reg/CLK] [get_pins slice_3/sipo_bit/wr_tmp_reg/RSTB]   \
[get_pins slice_3/sipo_bit/wr_tmp_reg/Q] [get_pins                             \
slice_3/sipo_bit/wr_tmp_reg/QN] [get_pins slice_3/sipo_bit/wr_0_reg/RETN]      \
[get_pins slice_3/sipo_bit/wr_0_reg/D] [get_pins slice_3/sipo_bit/wr_0_reg/SI] \
[get_pins slice_3/sipo_bit/wr_0_reg/SE] [get_pins                              \
slice_3/sipo_bit/wr_0_reg/CLK] [get_pins slice_3/sipo_bit/wr_0_reg/RSTB]       \
[get_pins slice_3/sipo_bit/wr_0_reg/Q] [get_pins slice_3/sipo_bit/wr_0_reg/QN] \
[get_pins slice_3/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                      \
slice_3/sipo_bit/wr_addr_reg_1_/D] [get_pins                                   \
slice_3/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                  \
slice_3/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                  \
slice_3/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                 \
slice_3/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                                \
slice_3/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                   \
slice_3/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                  \
slice_3/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                                \
slice_3/sipo_bit/wr_addr_reg_3_/D] [get_pins                                   \
slice_3/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_3/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                  \
slice_3/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                 \
slice_3/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                                \
slice_3/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                   \
slice_3/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                  \
slice_3/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                                \
slice_3/sipo_bit/wr_addr_reg_2_/D] [get_pins                                   \
slice_3/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                  \
slice_3/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                  \
slice_3/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                 \
slice_3/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                                \
slice_3/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                   \
slice_3/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                  \
slice_3/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                                \
slice_3/sipo_bit/wr_addr_reg_0_/D] [get_pins                                   \
slice_3/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                  \
slice_3/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                  \
slice_3/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                 \
slice_3/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                                \
slice_3/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                   \
slice_3/sipo_bit/wr_addr_reg_0_/QN] [get_pins slice_3/sipo_bit/wr_1_reg/RETN]  \
[get_pins slice_3/sipo_bit/wr_1_reg/D] [get_pins slice_3/sipo_bit/wr_1_reg/SI] \
[get_pins slice_3/sipo_bit/wr_1_reg/SE] [get_pins                              \
slice_3/sipo_bit/wr_1_reg/CLK] [get_pins slice_3/sipo_bit/wr_1_reg/RSTB]       \
[get_pins slice_3/sipo_bit/wr_1_reg/Q] [get_pins slice_3/sipo_bit/wr_1_reg/QN] \
[get_pins slice_3/sipo_bit/wr_reg/RETN] [get_pins slice_3/sipo_bit/wr_reg/D]   \
[get_pins slice_3/sipo_bit/wr_reg/SI] [get_pins slice_3/sipo_bit/wr_reg/SE]    \
[get_pins slice_3/sipo_bit/wr_reg/CLK] [get_pins slice_3/sipo_bit/wr_reg/RSTB] \
[get_pins slice_3/sipo_bit/wr_reg/Q] [get_pins slice_3/sipo_bit/wr_reg/QN]     \
[get_pins slice_4/sipo_bit/wr_tmp_reg/RETN] [get_pins                          \
slice_4/sipo_bit/wr_tmp_reg/D] [get_pins slice_4/sipo_bit/wr_tmp_reg/SI]       \
[get_pins slice_4/sipo_bit/wr_tmp_reg/SE] [get_pins                            \
slice_4/sipo_bit/wr_tmp_reg/CLK] [get_pins slice_4/sipo_bit/wr_tmp_reg/RSTB]   \
[get_pins slice_4/sipo_bit/wr_tmp_reg/Q] [get_pins                             \
slice_4/sipo_bit/wr_tmp_reg/QN] [get_pins slice_4/sipo_bit/wr_0_reg/RETN]      \
[get_pins slice_4/sipo_bit/wr_0_reg/D] [get_pins slice_4/sipo_bit/wr_0_reg/SI] \
[get_pins slice_4/sipo_bit/wr_0_reg/SE] [get_pins                              \
slice_4/sipo_bit/wr_0_reg/CLK] [get_pins slice_4/sipo_bit/wr_0_reg/RSTB]       \
[get_pins slice_4/sipo_bit/wr_0_reg/Q] [get_pins slice_4/sipo_bit/wr_0_reg/QN] \
[get_pins slice_4/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                      \
slice_4/sipo_bit/wr_addr_reg_1_/D] [get_pins                                   \
slice_4/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                  \
slice_4/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                  \
slice_4/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                 \
slice_4/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                                \
slice_4/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                   \
slice_4/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                  \
slice_4/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                                \
slice_4/sipo_bit/wr_addr_reg_3_/D] [get_pins                                   \
slice_4/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_4/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                  \
slice_4/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                 \
slice_4/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                                \
slice_4/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                   \
slice_4/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                  \
slice_4/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                                \
slice_4/sipo_bit/wr_addr_reg_2_/D] [get_pins                                   \
slice_4/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                  \
slice_4/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                  \
slice_4/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                 \
slice_4/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                                \
slice_4/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                   \
slice_4/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                  \
slice_4/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                                \
slice_4/sipo_bit/wr_addr_reg_0_/D] [get_pins                                   \
slice_4/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                  \
slice_4/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                  \
slice_4/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                 \
slice_4/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                                \
slice_4/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                   \
slice_4/sipo_bit/wr_addr_reg_0_/QN] [get_pins slice_4/sipo_bit/wr_1_reg/RETN]  \
[get_pins slice_4/sipo_bit/wr_1_reg/D] [get_pins slice_4/sipo_bit/wr_1_reg/SI] \
[get_pins slice_4/sipo_bit/wr_1_reg/SE] [get_pins                              \
slice_4/sipo_bit/wr_1_reg/CLK] [get_pins slice_4/sipo_bit/wr_1_reg/RSTB]       \
[get_pins slice_4/sipo_bit/wr_1_reg/Q] [get_pins slice_4/sipo_bit/wr_1_reg/QN] \
[get_pins slice_4/sipo_bit/wr_reg/RETN] [get_pins slice_4/sipo_bit/wr_reg/D]   \
[get_pins slice_4/sipo_bit/wr_reg/SI] [get_pins slice_4/sipo_bit/wr_reg/SE]    \
[get_pins slice_4/sipo_bit/wr_reg/CLK] [get_pins slice_4/sipo_bit/wr_reg/RSTB] \
[get_pins slice_4/sipo_bit/wr_reg/Q] [get_pins slice_4/sipo_bit/wr_reg/QN]     \
[get_pins slice_5/sipo_bit/wr_tmp_reg/RETN] [get_pins                          \
slice_5/sipo_bit/wr_tmp_reg/D] [get_pins slice_5/sipo_bit/wr_tmp_reg/SI]       \
[get_pins slice_5/sipo_bit/wr_tmp_reg/SE] [get_pins                            \
slice_5/sipo_bit/wr_tmp_reg/CLK] [get_pins slice_5/sipo_bit/wr_tmp_reg/RSTB]   \
[get_pins slice_5/sipo_bit/wr_tmp_reg/Q] [get_pins                             \
slice_5/sipo_bit/wr_tmp_reg/QN] [get_pins slice_5/sipo_bit/wr_0_reg/RETN]      \
[get_pins slice_5/sipo_bit/wr_0_reg/D] [get_pins slice_5/sipo_bit/wr_0_reg/SI] \
[get_pins slice_5/sipo_bit/wr_0_reg/SE] [get_pins                              \
slice_5/sipo_bit/wr_0_reg/CLK] [get_pins slice_5/sipo_bit/wr_0_reg/RSTB]       \
[get_pins slice_5/sipo_bit/wr_0_reg/Q] [get_pins slice_5/sipo_bit/wr_0_reg/QN] \
[get_pins slice_5/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                      \
slice_5/sipo_bit/wr_addr_reg_1_/D] [get_pins                                   \
slice_5/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                  \
slice_5/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                  \
slice_5/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                 \
slice_5/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                                \
slice_5/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                   \
slice_5/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                  \
slice_5/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                                \
slice_5/sipo_bit/wr_addr_reg_3_/D] [get_pins                                   \
slice_5/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_5/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                  \
slice_5/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                 \
slice_5/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                                \
slice_5/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                   \
slice_5/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                  \
slice_5/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                                \
slice_5/sipo_bit/wr_addr_reg_2_/D] [get_pins                                   \
slice_5/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                  \
slice_5/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                  \
slice_5/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                 \
slice_5/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                                \
slice_5/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                   \
slice_5/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                  \
slice_5/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                                \
slice_5/sipo_bit/wr_addr_reg_0_/D] [get_pins                                   \
slice_5/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                  \
slice_5/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                  \
slice_5/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                 \
slice_5/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                                \
slice_5/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                   \
slice_5/sipo_bit/wr_addr_reg_0_/QN] [get_pins slice_5/sipo_bit/wr_1_reg/RETN]  \
[get_pins slice_5/sipo_bit/wr_1_reg/D] [get_pins slice_5/sipo_bit/wr_1_reg/SI] \
[get_pins slice_5/sipo_bit/wr_1_reg/SE] [get_pins                              \
slice_5/sipo_bit/wr_1_reg/CLK] [get_pins slice_5/sipo_bit/wr_1_reg/RSTB]       \
[get_pins slice_5/sipo_bit/wr_1_reg/Q] [get_pins slice_5/sipo_bit/wr_1_reg/QN] \
[get_pins slice_5/sipo_bit/wr_reg/RETN] [get_pins slice_5/sipo_bit/wr_reg/D]   \
[get_pins slice_5/sipo_bit/wr_reg/SI] [get_pins slice_5/sipo_bit/wr_reg/SE]    \
[get_pins slice_5/sipo_bit/wr_reg/CLK] [get_pins slice_5/sipo_bit/wr_reg/RSTB] \
[get_pins slice_5/sipo_bit/wr_reg/Q] [get_pins slice_5/sipo_bit/wr_reg/QN]     \
[get_pins slice_6/sipo_bit/wr_tmp_reg/RETN] [get_pins                          \
slice_6/sipo_bit/wr_tmp_reg/D] [get_pins slice_6/sipo_bit/wr_tmp_reg/SI]       \
[get_pins slice_6/sipo_bit/wr_tmp_reg/SE] [get_pins                            \
slice_6/sipo_bit/wr_tmp_reg/CLK] [get_pins slice_6/sipo_bit/wr_tmp_reg/RSTB]   \
[get_pins slice_6/sipo_bit/wr_tmp_reg/Q] [get_pins                             \
slice_6/sipo_bit/wr_tmp_reg/QN] [get_pins slice_6/sipo_bit/wr_0_reg/RETN]      \
[get_pins slice_6/sipo_bit/wr_0_reg/D] [get_pins slice_6/sipo_bit/wr_0_reg/SI] \
[get_pins slice_6/sipo_bit/wr_0_reg/SE] [get_pins                              \
slice_6/sipo_bit/wr_0_reg/CLK] [get_pins slice_6/sipo_bit/wr_0_reg/RSTB]       \
[get_pins slice_6/sipo_bit/wr_0_reg/Q] [get_pins slice_6/sipo_bit/wr_0_reg/QN] \
[get_pins slice_6/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                      \
slice_6/sipo_bit/wr_addr_reg_1_/D] [get_pins                                   \
slice_6/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                  \
slice_6/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                  \
slice_6/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                 \
slice_6/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                                \
slice_6/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                   \
slice_6/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                  \
slice_6/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                                \
slice_6/sipo_bit/wr_addr_reg_3_/D] [get_pins                                   \
slice_6/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_6/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                  \
slice_6/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                 \
slice_6/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                                \
slice_6/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                   \
slice_6/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                  \
slice_6/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                                \
slice_6/sipo_bit/wr_addr_reg_2_/D] [get_pins                                   \
slice_6/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                  \
slice_6/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                  \
slice_6/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                 \
slice_6/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                                \
slice_6/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                   \
slice_6/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                  \
slice_6/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                                \
slice_6/sipo_bit/wr_addr_reg_0_/D] [get_pins                                   \
slice_6/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                  \
slice_6/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                  \
slice_6/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                 \
slice_6/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                                \
slice_6/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                   \
slice_6/sipo_bit/wr_addr_reg_0_/QN] [get_pins slice_6/sipo_bit/wr_1_reg/RETN]  \
[get_pins slice_6/sipo_bit/wr_1_reg/D] [get_pins slice_6/sipo_bit/wr_1_reg/SI] \
[get_pins slice_6/sipo_bit/wr_1_reg/SE] [get_pins                              \
slice_6/sipo_bit/wr_1_reg/CLK] [get_pins slice_6/sipo_bit/wr_1_reg/RSTB]       \
[get_pins slice_6/sipo_bit/wr_1_reg/Q] [get_pins slice_6/sipo_bit/wr_1_reg/QN] \
[get_pins slice_6/sipo_bit/wr_reg/RETN] [get_pins slice_6/sipo_bit/wr_reg/D]   \
[get_pins slice_6/sipo_bit/wr_reg/SI] [get_pins slice_6/sipo_bit/wr_reg/SE]    \
[get_pins slice_6/sipo_bit/wr_reg/CLK] [get_pins slice_6/sipo_bit/wr_reg/RSTB] \
[get_pins slice_6/sipo_bit/wr_reg/Q] [get_pins slice_6/sipo_bit/wr_reg/QN]     \
[get_pins slice_7/sipo_bit/wr_tmp_reg/RETN] [get_pins                          \
slice_7/sipo_bit/wr_tmp_reg/D] [get_pins slice_7/sipo_bit/wr_tmp_reg/SI]       \
[get_pins slice_7/sipo_bit/wr_tmp_reg/SE] [get_pins                            \
slice_7/sipo_bit/wr_tmp_reg/CLK] [get_pins slice_7/sipo_bit/wr_tmp_reg/RSTB]   \
[get_pins slice_7/sipo_bit/wr_tmp_reg/Q] [get_pins                             \
slice_7/sipo_bit/wr_tmp_reg/QN] [get_pins slice_7/sipo_bit/wr_0_reg/RETN]      \
[get_pins slice_7/sipo_bit/wr_0_reg/D] [get_pins slice_7/sipo_bit/wr_0_reg/SI] \
[get_pins slice_7/sipo_bit/wr_0_reg/SE] [get_pins                              \
slice_7/sipo_bit/wr_0_reg/CLK] [get_pins slice_7/sipo_bit/wr_0_reg/RSTB]       \
[get_pins slice_7/sipo_bit/wr_0_reg/Q] [get_pins slice_7/sipo_bit/wr_0_reg/QN] \
[get_pins slice_7/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                      \
slice_7/sipo_bit/wr_addr_reg_1_/D] [get_pins                                   \
slice_7/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                  \
slice_7/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                  \
slice_7/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                 \
slice_7/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                                \
slice_7/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                   \
slice_7/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                  \
slice_7/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                                \
slice_7/sipo_bit/wr_addr_reg_3_/D] [get_pins                                   \
slice_7/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_7/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                  \
slice_7/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                 \
slice_7/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                                \
slice_7/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                   \
slice_7/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                  \
slice_7/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                                \
slice_7/sipo_bit/wr_addr_reg_2_/D] [get_pins                                   \
slice_7/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                  \
slice_7/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                  \
slice_7/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                 \
slice_7/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                                \
slice_7/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                   \
slice_7/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                  \
slice_7/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                                \
slice_7/sipo_bit/wr_addr_reg_0_/D] [get_pins                                   \
slice_7/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                  \
slice_7/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                  \
slice_7/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                 \
slice_7/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                                \
slice_7/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                   \
slice_7/sipo_bit/wr_addr_reg_0_/QN] [get_pins slice_7/sipo_bit/wr_1_reg/RETN]  \
[get_pins slice_7/sipo_bit/wr_1_reg/D] [get_pins slice_7/sipo_bit/wr_1_reg/SI] \
[get_pins slice_7/sipo_bit/wr_1_reg/SE] [get_pins                              \
slice_7/sipo_bit/wr_1_reg/CLK] [get_pins slice_7/sipo_bit/wr_1_reg/RSTB]       \
[get_pins slice_7/sipo_bit/wr_1_reg/Q] [get_pins slice_7/sipo_bit/wr_1_reg/QN] \
[get_pins slice_7/sipo_bit/wr_reg/RETN] [get_pins slice_7/sipo_bit/wr_reg/D]   \
[get_pins slice_7/sipo_bit/wr_reg/SI] [get_pins slice_7/sipo_bit/wr_reg/SE]    \
[get_pins slice_7/sipo_bit/wr_reg/CLK] [get_pins slice_7/sipo_bit/wr_reg/RSTB] \
[get_pins slice_7/sipo_bit/wr_reg/Q] [get_pins slice_7/sipo_bit/wr_reg/QN]     \
[get_pins slice_8/sipo_bit/wr_tmp_reg/RETN] [get_pins                          \
slice_8/sipo_bit/wr_tmp_reg/D] [get_pins slice_8/sipo_bit/wr_tmp_reg/SI]       \
[get_pins slice_8/sipo_bit/wr_tmp_reg/SE] [get_pins                            \
slice_8/sipo_bit/wr_tmp_reg/CLK] [get_pins slice_8/sipo_bit/wr_tmp_reg/RSTB]   \
[get_pins slice_8/sipo_bit/wr_tmp_reg/Q] [get_pins                             \
slice_8/sipo_bit/wr_tmp_reg/QN] [get_pins slice_8/sipo_bit/wr_0_reg/RETN]      \
[get_pins slice_8/sipo_bit/wr_0_reg/D] [get_pins slice_8/sipo_bit/wr_0_reg/SI] \
[get_pins slice_8/sipo_bit/wr_0_reg/SE] [get_pins                              \
slice_8/sipo_bit/wr_0_reg/CLK] [get_pins slice_8/sipo_bit/wr_0_reg/RSTB]       \
[get_pins slice_8/sipo_bit/wr_0_reg/Q] [get_pins slice_8/sipo_bit/wr_0_reg/QN] \
[get_pins slice_8/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                      \
slice_8/sipo_bit/wr_addr_reg_1_/D] [get_pins                                   \
slice_8/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                  \
slice_8/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                  \
slice_8/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                 \
slice_8/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                                \
slice_8/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                   \
slice_8/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                  \
slice_8/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                                \
slice_8/sipo_bit/wr_addr_reg_3_/D] [get_pins                                   \
slice_8/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_8/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                  \
slice_8/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                 \
slice_8/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                                \
slice_8/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                   \
slice_8/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                  \
slice_8/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                                \
slice_8/sipo_bit/wr_addr_reg_2_/D] [get_pins                                   \
slice_8/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                  \
slice_8/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                  \
slice_8/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                 \
slice_8/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                                \
slice_8/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                   \
slice_8/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                  \
slice_8/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                                \
slice_8/sipo_bit/wr_addr_reg_0_/D] [get_pins                                   \
slice_8/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                  \
slice_8/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                  \
slice_8/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                 \
slice_8/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                                \
slice_8/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                   \
slice_8/sipo_bit/wr_addr_reg_0_/QN] [get_pins slice_8/sipo_bit/wr_1_reg/RETN]  \
[get_pins slice_8/sipo_bit/wr_1_reg/D] [get_pins slice_8/sipo_bit/wr_1_reg/SI] \
[get_pins slice_8/sipo_bit/wr_1_reg/SE] [get_pins                              \
slice_8/sipo_bit/wr_1_reg/CLK] [get_pins slice_8/sipo_bit/wr_1_reg/RSTB]       \
[get_pins slice_8/sipo_bit/wr_1_reg/Q] [get_pins slice_8/sipo_bit/wr_1_reg/QN] \
[get_pins slice_8/sipo_bit/wr_reg/RETN] [get_pins slice_8/sipo_bit/wr_reg/D]   \
[get_pins slice_8/sipo_bit/wr_reg/SI] [get_pins slice_8/sipo_bit/wr_reg/SE]    \
[get_pins slice_8/sipo_bit/wr_reg/CLK] [get_pins slice_8/sipo_bit/wr_reg/RSTB] \
[get_pins slice_8/sipo_bit/wr_reg/Q] [get_pins slice_8/sipo_bit/wr_reg/QN]     \
[get_pins slice_9/sipo_bit/wr_tmp_reg/RETN] [get_pins                          \
slice_9/sipo_bit/wr_tmp_reg/D] [get_pins slice_9/sipo_bit/wr_tmp_reg/SI]       \
[get_pins slice_9/sipo_bit/wr_tmp_reg/SE] [get_pins                            \
slice_9/sipo_bit/wr_tmp_reg/CLK] [get_pins slice_9/sipo_bit/wr_tmp_reg/RSTB]   \
[get_pins slice_9/sipo_bit/wr_tmp_reg/Q] [get_pins                             \
slice_9/sipo_bit/wr_tmp_reg/QN] [get_pins slice_9/sipo_bit/wr_0_reg/RETN]      \
[get_pins slice_9/sipo_bit/wr_0_reg/D] [get_pins slice_9/sipo_bit/wr_0_reg/SI] \
[get_pins slice_9/sipo_bit/wr_0_reg/SE] [get_pins                              \
slice_9/sipo_bit/wr_0_reg/CLK] [get_pins slice_9/sipo_bit/wr_0_reg/RSTB]       \
[get_pins slice_9/sipo_bit/wr_0_reg/Q] [get_pins slice_9/sipo_bit/wr_0_reg/QN] \
[get_pins slice_9/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                      \
slice_9/sipo_bit/wr_addr_reg_1_/D] [get_pins                                   \
slice_9/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                  \
slice_9/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                  \
slice_9/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                 \
slice_9/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                                \
slice_9/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                   \
slice_9/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                  \
slice_9/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                                \
slice_9/sipo_bit/wr_addr_reg_3_/D] [get_pins                                   \
slice_9/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_9/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                  \
slice_9/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                 \
slice_9/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                                \
slice_9/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                   \
slice_9/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                  \
slice_9/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                                \
slice_9/sipo_bit/wr_addr_reg_2_/D] [get_pins                                   \
slice_9/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                  \
slice_9/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                  \
slice_9/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                 \
slice_9/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                                \
slice_9/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                   \
slice_9/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                  \
slice_9/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                                \
slice_9/sipo_bit/wr_addr_reg_0_/D] [get_pins                                   \
slice_9/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                  \
slice_9/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                  \
slice_9/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                 \
slice_9/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                                \
slice_9/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                   \
slice_9/sipo_bit/wr_addr_reg_0_/QN] [get_pins slice_9/sipo_bit/wr_1_reg/RETN]  \
[get_pins slice_9/sipo_bit/wr_1_reg/D] [get_pins slice_9/sipo_bit/wr_1_reg/SI] \
[get_pins slice_9/sipo_bit/wr_1_reg/SE] [get_pins                              \
slice_9/sipo_bit/wr_1_reg/CLK] [get_pins slice_9/sipo_bit/wr_1_reg/RSTB]       \
[get_pins slice_9/sipo_bit/wr_1_reg/Q] [get_pins slice_9/sipo_bit/wr_1_reg/QN] \
[get_pins slice_9/sipo_bit/wr_reg/RETN] [get_pins slice_9/sipo_bit/wr_reg/D]   \
[get_pins slice_9/sipo_bit/wr_reg/SI] [get_pins slice_9/sipo_bit/wr_reg/SE]    \
[get_pins slice_9/sipo_bit/wr_reg/CLK] [get_pins slice_9/sipo_bit/wr_reg/RSTB] \
[get_pins slice_9/sipo_bit/wr_reg/Q] [get_pins slice_9/sipo_bit/wr_reg/QN]     \
[get_pins slice_10/sipo_bit/wr_tmp_reg/RETN] [get_pins                         \
slice_10/sipo_bit/wr_tmp_reg/D] [get_pins slice_10/sipo_bit/wr_tmp_reg/SI]     \
[get_pins slice_10/sipo_bit/wr_tmp_reg/SE] [get_pins                           \
slice_10/sipo_bit/wr_tmp_reg/CLK] [get_pins slice_10/sipo_bit/wr_tmp_reg/RSTB] \
[get_pins slice_10/sipo_bit/wr_tmp_reg/Q] [get_pins                            \
slice_10/sipo_bit/wr_tmp_reg/QN] [get_pins slice_10/sipo_bit/wr_0_reg/RETN]    \
[get_pins slice_10/sipo_bit/wr_0_reg/D] [get_pins                              \
slice_10/sipo_bit/wr_0_reg/SI] [get_pins slice_10/sipo_bit/wr_0_reg/SE]        \
[get_pins slice_10/sipo_bit/wr_0_reg/CLK] [get_pins                            \
slice_10/sipo_bit/wr_0_reg/RSTB] [get_pins slice_10/sipo_bit/wr_0_reg/Q]       \
[get_pins slice_10/sipo_bit/wr_0_reg/QN] [get_pins                             \
slice_10/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                               \
slice_10/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_10/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_10/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_10/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_10/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_10/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_10/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_10/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_10/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_10/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_10/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_10/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_10/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_10/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_10/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_10/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_10/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_10/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_10/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_10/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_10/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_10/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_10/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_10/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_10/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_10/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_10/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_10/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_10/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_10/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_10/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_10/sipo_bit/wr_1_reg/RETN] [get_pins slice_10/sipo_bit/wr_1_reg/D]       \
[get_pins slice_10/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_10/sipo_bit/wr_1_reg/SE] [get_pins slice_10/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_10/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_10/sipo_bit/wr_1_reg/Q] [get_pins slice_10/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_10/sipo_bit/wr_reg/RETN] [get_pins slice_10/sipo_bit/wr_reg/D] \
[get_pins slice_10/sipo_bit/wr_reg/SI] [get_pins slice_10/sipo_bit/wr_reg/SE]  \
[get_pins slice_10/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_10/sipo_bit/wr_reg/RSTB] [get_pins slice_10/sipo_bit/wr_reg/Q] [get_pins \
slice_10/sipo_bit/wr_reg/QN] [get_pins slice_11/sipo_bit/wr_tmp_reg/RETN]      \
[get_pins slice_11/sipo_bit/wr_tmp_reg/D] [get_pins                            \
slice_11/sipo_bit/wr_tmp_reg/SI] [get_pins slice_11/sipo_bit/wr_tmp_reg/SE]    \
[get_pins slice_11/sipo_bit/wr_tmp_reg/CLK] [get_pins                          \
slice_11/sipo_bit/wr_tmp_reg/RSTB] [get_pins slice_11/sipo_bit/wr_tmp_reg/Q]   \
[get_pins slice_11/sipo_bit/wr_tmp_reg/QN] [get_pins                           \
slice_11/sipo_bit/wr_0_reg/RETN] [get_pins slice_11/sipo_bit/wr_0_reg/D]       \
[get_pins slice_11/sipo_bit/wr_0_reg/SI] [get_pins                             \
slice_11/sipo_bit/wr_0_reg/SE] [get_pins slice_11/sipo_bit/wr_0_reg/CLK]       \
[get_pins slice_11/sipo_bit/wr_0_reg/RSTB] [get_pins                           \
slice_11/sipo_bit/wr_0_reg/Q] [get_pins slice_11/sipo_bit/wr_0_reg/QN]         \
[get_pins slice_11/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                     \
slice_11/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_11/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_11/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_11/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_11/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_11/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_11/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_11/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_11/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_11/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_11/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_11/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_11/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_11/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_11/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_11/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_11/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_11/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_11/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_11/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_11/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_11/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_11/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_11/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_11/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_11/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_11/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_11/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_11/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_11/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_11/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_11/sipo_bit/wr_1_reg/RETN] [get_pins slice_11/sipo_bit/wr_1_reg/D]       \
[get_pins slice_11/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_11/sipo_bit/wr_1_reg/SE] [get_pins slice_11/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_11/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_11/sipo_bit/wr_1_reg/Q] [get_pins slice_11/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_11/sipo_bit/wr_reg/RETN] [get_pins slice_11/sipo_bit/wr_reg/D] \
[get_pins slice_11/sipo_bit/wr_reg/SI] [get_pins slice_11/sipo_bit/wr_reg/SE]  \
[get_pins slice_11/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_11/sipo_bit/wr_reg/RSTB] [get_pins slice_11/sipo_bit/wr_reg/Q] [get_pins \
slice_11/sipo_bit/wr_reg/QN] [get_pins slice_12/sipo_bit/wr_tmp_reg/RETN]      \
[get_pins slice_12/sipo_bit/wr_tmp_reg/D] [get_pins                            \
slice_12/sipo_bit/wr_tmp_reg/SI] [get_pins slice_12/sipo_bit/wr_tmp_reg/SE]    \
[get_pins slice_12/sipo_bit/wr_tmp_reg/CLK] [get_pins                          \
slice_12/sipo_bit/wr_tmp_reg/RSTB] [get_pins slice_12/sipo_bit/wr_tmp_reg/Q]   \
[get_pins slice_12/sipo_bit/wr_tmp_reg/QN] [get_pins                           \
slice_12/sipo_bit/wr_0_reg/RETN] [get_pins slice_12/sipo_bit/wr_0_reg/D]       \
[get_pins slice_12/sipo_bit/wr_0_reg/SI] [get_pins                             \
slice_12/sipo_bit/wr_0_reg/SE] [get_pins slice_12/sipo_bit/wr_0_reg/CLK]       \
[get_pins slice_12/sipo_bit/wr_0_reg/RSTB] [get_pins                           \
slice_12/sipo_bit/wr_0_reg/Q] [get_pins slice_12/sipo_bit/wr_0_reg/QN]         \
[get_pins slice_12/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                     \
slice_12/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_12/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_12/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_12/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_12/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_12/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_12/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_12/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_12/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_12/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_12/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_12/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_12/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_12/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_12/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_12/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_12/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_12/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_12/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_12/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_12/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_12/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_12/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_12/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_12/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_12/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_12/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_12/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_12/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_12/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_12/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_12/sipo_bit/wr_1_reg/RETN] [get_pins slice_12/sipo_bit/wr_1_reg/D]       \
[get_pins slice_12/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_12/sipo_bit/wr_1_reg/SE] [get_pins slice_12/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_12/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_12/sipo_bit/wr_1_reg/Q] [get_pins slice_12/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_12/sipo_bit/wr_reg/RETN] [get_pins slice_12/sipo_bit/wr_reg/D] \
[get_pins slice_12/sipo_bit/wr_reg/SI] [get_pins slice_12/sipo_bit/wr_reg/SE]  \
[get_pins slice_12/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_12/sipo_bit/wr_reg/RSTB] [get_pins slice_12/sipo_bit/wr_reg/Q] [get_pins \
slice_12/sipo_bit/wr_reg/QN] [get_pins slice_13/sipo_bit/wr_tmp_reg/RETN]      \
[get_pins slice_13/sipo_bit/wr_tmp_reg/D] [get_pins                            \
slice_13/sipo_bit/wr_tmp_reg/SI] [get_pins slice_13/sipo_bit/wr_tmp_reg/SE]    \
[get_pins slice_13/sipo_bit/wr_tmp_reg/CLK] [get_pins                          \
slice_13/sipo_bit/wr_tmp_reg/RSTB] [get_pins slice_13/sipo_bit/wr_tmp_reg/Q]   \
[get_pins slice_13/sipo_bit/wr_tmp_reg/QN] [get_pins                           \
slice_13/sipo_bit/wr_0_reg/RETN] [get_pins slice_13/sipo_bit/wr_0_reg/D]       \
[get_pins slice_13/sipo_bit/wr_0_reg/SI] [get_pins                             \
slice_13/sipo_bit/wr_0_reg/SE] [get_pins slice_13/sipo_bit/wr_0_reg/CLK]       \
[get_pins slice_13/sipo_bit/wr_0_reg/RSTB] [get_pins                           \
slice_13/sipo_bit/wr_0_reg/Q] [get_pins slice_13/sipo_bit/wr_0_reg/QN]         \
[get_pins slice_13/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                     \
slice_13/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_13/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_13/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_13/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_13/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_13/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_13/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_13/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_13/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_13/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_13/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_13/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_13/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_13/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_13/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_13/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_13/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_13/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_13/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_13/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_13/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_13/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_13/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_13/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_13/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_13/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_13/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_13/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_13/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_13/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_13/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_13/sipo_bit/wr_1_reg/RETN] [get_pins slice_13/sipo_bit/wr_1_reg/D]       \
[get_pins slice_13/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_13/sipo_bit/wr_1_reg/SE] [get_pins slice_13/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_13/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_13/sipo_bit/wr_1_reg/Q] [get_pins slice_13/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_13/sipo_bit/wr_reg/RETN] [get_pins slice_13/sipo_bit/wr_reg/D] \
[get_pins slice_13/sipo_bit/wr_reg/SI] [get_pins slice_13/sipo_bit/wr_reg/SE]  \
[get_pins slice_13/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_13/sipo_bit/wr_reg/RSTB] [get_pins slice_13/sipo_bit/wr_reg/Q] [get_pins \
slice_13/sipo_bit/wr_reg/QN] [get_pins slice_14/sipo_bit/wr_tmp_reg/RETN]      \
[get_pins slice_14/sipo_bit/wr_tmp_reg/D] [get_pins                            \
slice_14/sipo_bit/wr_tmp_reg/SI] [get_pins slice_14/sipo_bit/wr_tmp_reg/SE]    \
[get_pins slice_14/sipo_bit/wr_tmp_reg/CLK] [get_pins                          \
slice_14/sipo_bit/wr_tmp_reg/RSTB] [get_pins slice_14/sipo_bit/wr_tmp_reg/Q]   \
[get_pins slice_14/sipo_bit/wr_tmp_reg/QN] [get_pins                           \
slice_14/sipo_bit/wr_0_reg/RETN] [get_pins slice_14/sipo_bit/wr_0_reg/D]       \
[get_pins slice_14/sipo_bit/wr_0_reg/SI] [get_pins                             \
slice_14/sipo_bit/wr_0_reg/SE] [get_pins slice_14/sipo_bit/wr_0_reg/CLK]       \
[get_pins slice_14/sipo_bit/wr_0_reg/RSTB] [get_pins                           \
slice_14/sipo_bit/wr_0_reg/Q] [get_pins slice_14/sipo_bit/wr_0_reg/QN]         \
[get_pins slice_14/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                     \
slice_14/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_14/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_14/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_14/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_14/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_14/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_14/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_14/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_14/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_14/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_14/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_14/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_14/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_14/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_14/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_14/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_14/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_14/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_14/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_14/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_14/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_14/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_14/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_14/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_14/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_14/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_14/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_14/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_14/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_14/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_14/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_14/sipo_bit/wr_1_reg/RETN] [get_pins slice_14/sipo_bit/wr_1_reg/D]       \
[get_pins slice_14/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_14/sipo_bit/wr_1_reg/SE] [get_pins slice_14/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_14/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_14/sipo_bit/wr_1_reg/Q] [get_pins slice_14/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_14/sipo_bit/wr_reg/RETN] [get_pins slice_14/sipo_bit/wr_reg/D] \
[get_pins slice_14/sipo_bit/wr_reg/SI] [get_pins slice_14/sipo_bit/wr_reg/SE]  \
[get_pins slice_14/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_14/sipo_bit/wr_reg/RSTB] [get_pins slice_14/sipo_bit/wr_reg/Q] [get_pins \
slice_14/sipo_bit/wr_reg/QN] [get_pins slice_15/sipo_bit/wr_tmp_reg/RETN]      \
[get_pins slice_15/sipo_bit/wr_tmp_reg/D] [get_pins                            \
slice_15/sipo_bit/wr_tmp_reg/SI] [get_pins slice_15/sipo_bit/wr_tmp_reg/SE]    \
[get_pins slice_15/sipo_bit/wr_tmp_reg/CLK] [get_pins                          \
slice_15/sipo_bit/wr_tmp_reg/RSTB] [get_pins slice_15/sipo_bit/wr_tmp_reg/Q]   \
[get_pins slice_15/sipo_bit/wr_tmp_reg/QN] [get_pins                           \
slice_15/sipo_bit/wr_0_reg/RETN] [get_pins slice_15/sipo_bit/wr_0_reg/D]       \
[get_pins slice_15/sipo_bit/wr_0_reg/SI] [get_pins                             \
slice_15/sipo_bit/wr_0_reg/SE] [get_pins slice_15/sipo_bit/wr_0_reg/CLK]       \
[get_pins slice_15/sipo_bit/wr_0_reg/RSTB] [get_pins                           \
slice_15/sipo_bit/wr_0_reg/Q] [get_pins slice_15/sipo_bit/wr_0_reg/QN]         \
[get_pins slice_15/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                     \
slice_15/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_15/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_15/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_15/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_15/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_15/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_15/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_15/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_15/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_15/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_15/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_15/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_15/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_15/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_15/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_15/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_15/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_15/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_15/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_15/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_15/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_15/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_15/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_15/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_15/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_15/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_15/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_15/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_15/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_15/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_15/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_15/sipo_bit/wr_1_reg/RETN] [get_pins slice_15/sipo_bit/wr_1_reg/D]       \
[get_pins slice_15/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_15/sipo_bit/wr_1_reg/SE] [get_pins slice_15/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_15/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_15/sipo_bit/wr_1_reg/Q] [get_pins slice_15/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_15/sipo_bit/wr_reg/RETN] [get_pins slice_15/sipo_bit/wr_reg/D] \
[get_pins slice_15/sipo_bit/wr_reg/SI] [get_pins slice_15/sipo_bit/wr_reg/SE]  \
[get_pins slice_15/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_15/sipo_bit/wr_reg/RSTB] [get_pins slice_15/sipo_bit/wr_reg/Q] [get_pins \
slice_15/sipo_bit/wr_reg/QN] [get_pins slice_16/sipo_bit/wr_tmp_reg/RETN]      \
[get_pins slice_16/sipo_bit/wr_tmp_reg/D] [get_pins                            \
slice_16/sipo_bit/wr_tmp_reg/SI] [get_pins slice_16/sipo_bit/wr_tmp_reg/SE]    \
[get_pins slice_16/sipo_bit/wr_tmp_reg/CLK] [get_pins                          \
slice_16/sipo_bit/wr_tmp_reg/RSTB] [get_pins slice_16/sipo_bit/wr_tmp_reg/Q]   \
[get_pins slice_16/sipo_bit/wr_tmp_reg/QN] [get_pins                           \
slice_16/sipo_bit/wr_0_reg/RETN] [get_pins slice_16/sipo_bit/wr_0_reg/D]       \
[get_pins slice_16/sipo_bit/wr_0_reg/SI] [get_pins                             \
slice_16/sipo_bit/wr_0_reg/SE] [get_pins slice_16/sipo_bit/wr_0_reg/CLK]       \
[get_pins slice_16/sipo_bit/wr_0_reg/RSTB] [get_pins                           \
slice_16/sipo_bit/wr_0_reg/Q] [get_pins slice_16/sipo_bit/wr_0_reg/QN]         \
[get_pins slice_16/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                     \
slice_16/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_16/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_16/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_16/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_16/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_16/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_16/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_16/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_16/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_16/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_16/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_16/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_16/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_16/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_16/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_16/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_16/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_16/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_16/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_16/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_16/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_16/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_16/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_16/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_16/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_16/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_16/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_16/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_16/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_16/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_16/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_16/sipo_bit/wr_1_reg/RETN] [get_pins slice_16/sipo_bit/wr_1_reg/D]       \
[get_pins slice_16/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_16/sipo_bit/wr_1_reg/SE] [get_pins slice_16/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_16/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_16/sipo_bit/wr_1_reg/Q] [get_pins slice_16/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_16/sipo_bit/wr_reg/RETN] [get_pins slice_16/sipo_bit/wr_reg/D] \
[get_pins slice_16/sipo_bit/wr_reg/SI] [get_pins slice_16/sipo_bit/wr_reg/SE]  \
[get_pins slice_16/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_16/sipo_bit/wr_reg/RSTB] [get_pins slice_16/sipo_bit/wr_reg/Q] [get_pins \
slice_16/sipo_bit/wr_reg/QN] [get_pins slice_17/sipo_bit/wr_tmp_reg/RETN]      \
[get_pins slice_17/sipo_bit/wr_tmp_reg/D] [get_pins                            \
slice_17/sipo_bit/wr_tmp_reg/SI] [get_pins slice_17/sipo_bit/wr_tmp_reg/SE]    \
[get_pins slice_17/sipo_bit/wr_tmp_reg/CLK] [get_pins                          \
slice_17/sipo_bit/wr_tmp_reg/RSTB] [get_pins slice_17/sipo_bit/wr_tmp_reg/Q]   \
[get_pins slice_17/sipo_bit/wr_tmp_reg/QN] [get_pins                           \
slice_17/sipo_bit/wr_0_reg/RETN] [get_pins slice_17/sipo_bit/wr_0_reg/D]       \
[get_pins slice_17/sipo_bit/wr_0_reg/SI] [get_pins                             \
slice_17/sipo_bit/wr_0_reg/SE] [get_pins slice_17/sipo_bit/wr_0_reg/CLK]       \
[get_pins slice_17/sipo_bit/wr_0_reg/RSTB] [get_pins                           \
slice_17/sipo_bit/wr_0_reg/Q] [get_pins slice_17/sipo_bit/wr_0_reg/QN]         \
[get_pins slice_17/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                     \
slice_17/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_17/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_17/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_17/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_17/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_17/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_17/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_17/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_17/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_17/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_17/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_17/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_17/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_17/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_17/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_17/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_17/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_17/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_17/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_17/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_17/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_17/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_17/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_17/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_17/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_17/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_17/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_17/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_17/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_17/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_17/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_17/sipo_bit/wr_1_reg/RETN] [get_pins slice_17/sipo_bit/wr_1_reg/D]       \
[get_pins slice_17/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_17/sipo_bit/wr_1_reg/SE] [get_pins slice_17/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_17/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_17/sipo_bit/wr_1_reg/Q] [get_pins slice_17/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_17/sipo_bit/wr_reg/RETN] [get_pins slice_17/sipo_bit/wr_reg/D] \
[get_pins slice_17/sipo_bit/wr_reg/SI] [get_pins slice_17/sipo_bit/wr_reg/SE]  \
[get_pins slice_17/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_17/sipo_bit/wr_reg/RSTB] [get_pins slice_17/sipo_bit/wr_reg/Q] [get_pins \
slice_17/sipo_bit/wr_reg/QN] [get_pins slice_18/sipo_bit/wr_tmp_reg/RETN]      \
[get_pins slice_18/sipo_bit/wr_tmp_reg/D] [get_pins                            \
slice_18/sipo_bit/wr_tmp_reg/SI] [get_pins slice_18/sipo_bit/wr_tmp_reg/SE]    \
[get_pins slice_18/sipo_bit/wr_tmp_reg/CLK] [get_pins                          \
slice_18/sipo_bit/wr_tmp_reg/RSTB] [get_pins slice_18/sipo_bit/wr_tmp_reg/Q]   \
[get_pins slice_18/sipo_bit/wr_tmp_reg/QN] [get_pins                           \
slice_18/sipo_bit/wr_0_reg/RETN] [get_pins slice_18/sipo_bit/wr_0_reg/D]       \
[get_pins slice_18/sipo_bit/wr_0_reg/SI] [get_pins                             \
slice_18/sipo_bit/wr_0_reg/SE] [get_pins slice_18/sipo_bit/wr_0_reg/CLK]       \
[get_pins slice_18/sipo_bit/wr_0_reg/RSTB] [get_pins                           \
slice_18/sipo_bit/wr_0_reg/Q] [get_pins slice_18/sipo_bit/wr_0_reg/QN]         \
[get_pins slice_18/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                     \
slice_18/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_18/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_18/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_18/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_18/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_18/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_18/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_18/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_18/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_18/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_18/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_18/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_18/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_18/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_18/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_18/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_18/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_18/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_18/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_18/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_18/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_18/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_18/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_18/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_18/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_18/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_18/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_18/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_18/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_18/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_18/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_18/sipo_bit/wr_1_reg/RETN] [get_pins slice_18/sipo_bit/wr_1_reg/D]       \
[get_pins slice_18/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_18/sipo_bit/wr_1_reg/SE] [get_pins slice_18/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_18/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_18/sipo_bit/wr_1_reg/Q] [get_pins slice_18/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_18/sipo_bit/wr_reg/RETN] [get_pins slice_18/sipo_bit/wr_reg/D] \
[get_pins slice_18/sipo_bit/wr_reg/SI] [get_pins slice_18/sipo_bit/wr_reg/SE]  \
[get_pins slice_18/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_18/sipo_bit/wr_reg/RSTB] [get_pins slice_18/sipo_bit/wr_reg/Q] [get_pins \
slice_18/sipo_bit/wr_reg/QN] [get_pins slice_19/sipo_bit/wr_tmp_reg/RETN]      \
[get_pins slice_19/sipo_bit/wr_tmp_reg/D] [get_pins                            \
slice_19/sipo_bit/wr_tmp_reg/SI] [get_pins slice_19/sipo_bit/wr_tmp_reg/SE]    \
[get_pins slice_19/sipo_bit/wr_tmp_reg/CLK] [get_pins                          \
slice_19/sipo_bit/wr_tmp_reg/RSTB] [get_pins slice_19/sipo_bit/wr_tmp_reg/Q]   \
[get_pins slice_19/sipo_bit/wr_tmp_reg/QN] [get_pins                           \
slice_19/sipo_bit/wr_0_reg/RETN] [get_pins slice_19/sipo_bit/wr_0_reg/D]       \
[get_pins slice_19/sipo_bit/wr_0_reg/SI] [get_pins                             \
slice_19/sipo_bit/wr_0_reg/SE] [get_pins slice_19/sipo_bit/wr_0_reg/CLK]       \
[get_pins slice_19/sipo_bit/wr_0_reg/RSTB] [get_pins                           \
slice_19/sipo_bit/wr_0_reg/Q] [get_pins slice_19/sipo_bit/wr_0_reg/QN]         \
[get_pins slice_19/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                     \
slice_19/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_19/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_19/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_19/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_19/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_19/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_19/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_19/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_19/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_19/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_19/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_19/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_19/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_19/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_19/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_19/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_19/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_19/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_19/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_19/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_19/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_19/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_19/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_19/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_19/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_19/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_19/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_19/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_19/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_19/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_19/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_19/sipo_bit/wr_1_reg/RETN] [get_pins slice_19/sipo_bit/wr_1_reg/D]       \
[get_pins slice_19/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_19/sipo_bit/wr_1_reg/SE] [get_pins slice_19/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_19/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_19/sipo_bit/wr_1_reg/Q] [get_pins slice_19/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_19/sipo_bit/wr_reg/RETN] [get_pins slice_19/sipo_bit/wr_reg/D] \
[get_pins slice_19/sipo_bit/wr_reg/SI] [get_pins slice_19/sipo_bit/wr_reg/SE]  \
[get_pins slice_19/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_19/sipo_bit/wr_reg/RSTB] [get_pins slice_19/sipo_bit/wr_reg/Q] [get_pins \
slice_19/sipo_bit/wr_reg/QN] [get_pins slice_20/sipo_bit/wr_tmp_reg/RETN]      \
[get_pins slice_20/sipo_bit/wr_tmp_reg/D] [get_pins                            \
slice_20/sipo_bit/wr_tmp_reg/SI] [get_pins slice_20/sipo_bit/wr_tmp_reg/SE]    \
[get_pins slice_20/sipo_bit/wr_tmp_reg/CLK] [get_pins                          \
slice_20/sipo_bit/wr_tmp_reg/RSTB] [get_pins slice_20/sipo_bit/wr_tmp_reg/Q]   \
[get_pins slice_20/sipo_bit/wr_tmp_reg/QN] [get_pins                           \
slice_20/sipo_bit/wr_0_reg/RETN] [get_pins slice_20/sipo_bit/wr_0_reg/D]       \
[get_pins slice_20/sipo_bit/wr_0_reg/SI] [get_pins                             \
slice_20/sipo_bit/wr_0_reg/SE] [get_pins slice_20/sipo_bit/wr_0_reg/CLK]       \
[get_pins slice_20/sipo_bit/wr_0_reg/RSTB] [get_pins                           \
slice_20/sipo_bit/wr_0_reg/Q] [get_pins slice_20/sipo_bit/wr_0_reg/QN]         \
[get_pins slice_20/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                     \
slice_20/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_20/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_20/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_20/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_20/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_20/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_20/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_20/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_20/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_20/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_20/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_20/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_20/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_20/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_20/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_20/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_20/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_20/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_20/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_20/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_20/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_20/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_20/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_20/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_20/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_20/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_20/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_20/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_20/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_20/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_20/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_20/sipo_bit/wr_1_reg/RETN] [get_pins slice_20/sipo_bit/wr_1_reg/D]       \
[get_pins slice_20/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_20/sipo_bit/wr_1_reg/SE] [get_pins slice_20/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_20/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_20/sipo_bit/wr_1_reg/Q] [get_pins slice_20/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_20/sipo_bit/wr_reg/RETN] [get_pins slice_20/sipo_bit/wr_reg/D] \
[get_pins slice_20/sipo_bit/wr_reg/SI] [get_pins slice_20/sipo_bit/wr_reg/SE]  \
[get_pins slice_20/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_20/sipo_bit/wr_reg/RSTB] [get_pins slice_20/sipo_bit/wr_reg/Q] [get_pins \
slice_20/sipo_bit/wr_reg/QN] [get_pins slice_21/sipo_bit/wr_tmp_reg/RETN]      \
[get_pins slice_21/sipo_bit/wr_tmp_reg/D] [get_pins                            \
slice_21/sipo_bit/wr_tmp_reg/SI] [get_pins slice_21/sipo_bit/wr_tmp_reg/SE]    \
[get_pins slice_21/sipo_bit/wr_tmp_reg/CLK] [get_pins                          \
slice_21/sipo_bit/wr_tmp_reg/RSTB] [get_pins slice_21/sipo_bit/wr_tmp_reg/Q]   \
[get_pins slice_21/sipo_bit/wr_tmp_reg/QN] [get_pins                           \
slice_21/sipo_bit/wr_0_reg/RETN] [get_pins slice_21/sipo_bit/wr_0_reg/D]       \
[get_pins slice_21/sipo_bit/wr_0_reg/SI] [get_pins                             \
slice_21/sipo_bit/wr_0_reg/SE] [get_pins slice_21/sipo_bit/wr_0_reg/CLK]       \
[get_pins slice_21/sipo_bit/wr_0_reg/RSTB] [get_pins                           \
slice_21/sipo_bit/wr_0_reg/Q] [get_pins slice_21/sipo_bit/wr_0_reg/QN]         \
[get_pins slice_21/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                     \
slice_21/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_21/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_21/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_21/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_21/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_21/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_21/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_21/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_21/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_21/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_21/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_21/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_21/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_21/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_21/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_21/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_21/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_21/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_21/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_21/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_21/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_21/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_21/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_21/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_21/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_21/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_21/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_21/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_21/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_21/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_21/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_21/sipo_bit/wr_1_reg/RETN] [get_pins slice_21/sipo_bit/wr_1_reg/D]       \
[get_pins slice_21/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_21/sipo_bit/wr_1_reg/SE] [get_pins slice_21/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_21/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_21/sipo_bit/wr_1_reg/Q] [get_pins slice_21/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_21/sipo_bit/wr_reg/RETN] [get_pins slice_21/sipo_bit/wr_reg/D] \
[get_pins slice_21/sipo_bit/wr_reg/SI] [get_pins slice_21/sipo_bit/wr_reg/SE]  \
[get_pins slice_21/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_21/sipo_bit/wr_reg/RSTB] [get_pins slice_21/sipo_bit/wr_reg/Q] [get_pins \
slice_21/sipo_bit/wr_reg/QN] [get_pins slice_22/sipo_bit/wr_tmp_reg/RETN]      \
[get_pins slice_22/sipo_bit/wr_tmp_reg/D] [get_pins                            \
slice_22/sipo_bit/wr_tmp_reg/SI] [get_pins slice_22/sipo_bit/wr_tmp_reg/SE]    \
[get_pins slice_22/sipo_bit/wr_tmp_reg/CLK] [get_pins                          \
slice_22/sipo_bit/wr_tmp_reg/RSTB] [get_pins slice_22/sipo_bit/wr_tmp_reg/Q]   \
[get_pins slice_22/sipo_bit/wr_tmp_reg/QN] [get_pins                           \
slice_22/sipo_bit/wr_0_reg/RETN] [get_pins slice_22/sipo_bit/wr_0_reg/D]       \
[get_pins slice_22/sipo_bit/wr_0_reg/SI] [get_pins                             \
slice_22/sipo_bit/wr_0_reg/SE] [get_pins slice_22/sipo_bit/wr_0_reg/CLK]       \
[get_pins slice_22/sipo_bit/wr_0_reg/RSTB] [get_pins                           \
slice_22/sipo_bit/wr_0_reg/Q] [get_pins slice_22/sipo_bit/wr_0_reg/QN]         \
[get_pins slice_22/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                     \
slice_22/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_22/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_22/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_22/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_22/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_22/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_22/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_22/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_22/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_22/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_22/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_22/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_22/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_22/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_22/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_22/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_22/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_22/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_22/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_22/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_22/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_22/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_22/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_22/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_22/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_22/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_22/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_22/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_22/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_22/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_22/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_22/sipo_bit/wr_1_reg/RETN] [get_pins slice_22/sipo_bit/wr_1_reg/D]       \
[get_pins slice_22/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_22/sipo_bit/wr_1_reg/SE] [get_pins slice_22/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_22/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_22/sipo_bit/wr_1_reg/Q] [get_pins slice_22/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_22/sipo_bit/wr_reg/RETN] [get_pins slice_22/sipo_bit/wr_reg/D] \
[get_pins slice_22/sipo_bit/wr_reg/SI] [get_pins slice_22/sipo_bit/wr_reg/SE]  \
[get_pins slice_22/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_22/sipo_bit/wr_reg/RSTB] [get_pins slice_22/sipo_bit/wr_reg/Q] [get_pins \
slice_22/sipo_bit/wr_reg/QN] [get_pins slice_23/sipo_bit/wr_tmp_reg/RETN]      \
[get_pins slice_23/sipo_bit/wr_tmp_reg/D] [get_pins                            \
slice_23/sipo_bit/wr_tmp_reg/SI] [get_pins slice_23/sipo_bit/wr_tmp_reg/SE]    \
[get_pins slice_23/sipo_bit/wr_tmp_reg/CLK] [get_pins                          \
slice_23/sipo_bit/wr_tmp_reg/RSTB] [get_pins slice_23/sipo_bit/wr_tmp_reg/Q]   \
[get_pins slice_23/sipo_bit/wr_tmp_reg/QN] [get_pins                           \
slice_23/sipo_bit/wr_0_reg/RETN] [get_pins slice_23/sipo_bit/wr_0_reg/D]       \
[get_pins slice_23/sipo_bit/wr_0_reg/SI] [get_pins                             \
slice_23/sipo_bit/wr_0_reg/SE] [get_pins slice_23/sipo_bit/wr_0_reg/CLK]       \
[get_pins slice_23/sipo_bit/wr_0_reg/RSTB] [get_pins                           \
slice_23/sipo_bit/wr_0_reg/Q] [get_pins slice_23/sipo_bit/wr_0_reg/QN]         \
[get_pins slice_23/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                     \
slice_23/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_23/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_23/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_23/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_23/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_23/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_23/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_23/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_23/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_23/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_23/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_23/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_23/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_23/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_23/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_23/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_23/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_23/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_23/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_23/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_23/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_23/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_23/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_23/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_23/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_23/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_23/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_23/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_23/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_23/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_23/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_23/sipo_bit/wr_1_reg/RETN] [get_pins slice_23/sipo_bit/wr_1_reg/D]       \
[get_pins slice_23/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_23/sipo_bit/wr_1_reg/SE] [get_pins slice_23/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_23/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_23/sipo_bit/wr_1_reg/Q] [get_pins slice_23/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_23/sipo_bit/wr_reg/RETN] [get_pins slice_23/sipo_bit/wr_reg/D] \
[get_pins slice_23/sipo_bit/wr_reg/SI] [get_pins slice_23/sipo_bit/wr_reg/SE]  \
[get_pins slice_23/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_23/sipo_bit/wr_reg/RSTB] [get_pins slice_23/sipo_bit/wr_reg/Q] [get_pins \
slice_23/sipo_bit/wr_reg/QN] [get_pins slice_24/sipo_bit/wr_tmp_reg/RETN]      \
[get_pins slice_24/sipo_bit/wr_tmp_reg/D] [get_pins                            \
slice_24/sipo_bit/wr_tmp_reg/SI] [get_pins slice_24/sipo_bit/wr_tmp_reg/SE]    \
[get_pins slice_24/sipo_bit/wr_tmp_reg/CLK] [get_pins                          \
slice_24/sipo_bit/wr_tmp_reg/RSTB] [get_pins slice_24/sipo_bit/wr_tmp_reg/Q]   \
[get_pins slice_24/sipo_bit/wr_tmp_reg/QN] [get_pins                           \
slice_24/sipo_bit/wr_0_reg/RETN] [get_pins slice_24/sipo_bit/wr_0_reg/D]       \
[get_pins slice_24/sipo_bit/wr_0_reg/SI] [get_pins                             \
slice_24/sipo_bit/wr_0_reg/SE] [get_pins slice_24/sipo_bit/wr_0_reg/CLK]       \
[get_pins slice_24/sipo_bit/wr_0_reg/RSTB] [get_pins                           \
slice_24/sipo_bit/wr_0_reg/Q] [get_pins slice_24/sipo_bit/wr_0_reg/QN]         \
[get_pins slice_24/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                     \
slice_24/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_24/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_24/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_24/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_24/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_24/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_24/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_24/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_24/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_24/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_24/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_24/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_24/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_24/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_24/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_24/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_24/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_24/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_24/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_24/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_24/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_24/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_24/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_24/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_24/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_24/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_24/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_24/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_24/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_24/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_24/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_24/sipo_bit/wr_1_reg/RETN] [get_pins slice_24/sipo_bit/wr_1_reg/D]       \
[get_pins slice_24/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_24/sipo_bit/wr_1_reg/SE] [get_pins slice_24/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_24/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_24/sipo_bit/wr_1_reg/Q] [get_pins slice_24/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_24/sipo_bit/wr_reg/RETN] [get_pins slice_24/sipo_bit/wr_reg/D] \
[get_pins slice_24/sipo_bit/wr_reg/SI] [get_pins slice_24/sipo_bit/wr_reg/SE]  \
[get_pins slice_24/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_24/sipo_bit/wr_reg/RSTB] [get_pins slice_24/sipo_bit/wr_reg/Q] [get_pins \
slice_24/sipo_bit/wr_reg/QN] [get_pins slice_25/sipo_bit/wr_tmp_reg/RETN]      \
[get_pins slice_25/sipo_bit/wr_tmp_reg/D] [get_pins                            \
slice_25/sipo_bit/wr_tmp_reg/SI] [get_pins slice_25/sipo_bit/wr_tmp_reg/SE]    \
[get_pins slice_25/sipo_bit/wr_tmp_reg/CLK] [get_pins                          \
slice_25/sipo_bit/wr_tmp_reg/RSTB] [get_pins slice_25/sipo_bit/wr_tmp_reg/Q]   \
[get_pins slice_25/sipo_bit/wr_tmp_reg/QN] [get_pins                           \
slice_25/sipo_bit/wr_0_reg/RETN] [get_pins slice_25/sipo_bit/wr_0_reg/D]       \
[get_pins slice_25/sipo_bit/wr_0_reg/SI] [get_pins                             \
slice_25/sipo_bit/wr_0_reg/SE] [get_pins slice_25/sipo_bit/wr_0_reg/CLK]       \
[get_pins slice_25/sipo_bit/wr_0_reg/RSTB] [get_pins                           \
slice_25/sipo_bit/wr_0_reg/Q] [get_pins slice_25/sipo_bit/wr_0_reg/QN]         \
[get_pins slice_25/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                     \
slice_25/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_25/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_25/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_25/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_25/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_25/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_25/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_25/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_25/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_25/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_25/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_25/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_25/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_25/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_25/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_25/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_25/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_25/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_25/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_25/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_25/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_25/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_25/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_25/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_25/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_25/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_25/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_25/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_25/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_25/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_25/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_25/sipo_bit/wr_1_reg/RETN] [get_pins slice_25/sipo_bit/wr_1_reg/D]       \
[get_pins slice_25/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_25/sipo_bit/wr_1_reg/SE] [get_pins slice_25/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_25/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_25/sipo_bit/wr_1_reg/Q] [get_pins slice_25/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_25/sipo_bit/wr_reg/RETN] [get_pins slice_25/sipo_bit/wr_reg/D] \
[get_pins slice_25/sipo_bit/wr_reg/SI] [get_pins slice_25/sipo_bit/wr_reg/SE]  \
[get_pins slice_25/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_25/sipo_bit/wr_reg/RSTB] [get_pins slice_25/sipo_bit/wr_reg/Q] [get_pins \
slice_25/sipo_bit/wr_reg/QN] [get_pins slice_26/sipo_bit/wr_tmp_reg/RETN]      \
[get_pins slice_26/sipo_bit/wr_tmp_reg/D] [get_pins                            \
slice_26/sipo_bit/wr_tmp_reg/SI] [get_pins slice_26/sipo_bit/wr_tmp_reg/SE]    \
[get_pins slice_26/sipo_bit/wr_tmp_reg/CLK] [get_pins                          \
slice_26/sipo_bit/wr_tmp_reg/RSTB] [get_pins slice_26/sipo_bit/wr_tmp_reg/Q]   \
[get_pins slice_26/sipo_bit/wr_tmp_reg/QN] [get_pins                           \
slice_26/sipo_bit/wr_0_reg/RETN] [get_pins slice_26/sipo_bit/wr_0_reg/D]       \
[get_pins slice_26/sipo_bit/wr_0_reg/SI] [get_pins                             \
slice_26/sipo_bit/wr_0_reg/SE] [get_pins slice_26/sipo_bit/wr_0_reg/CLK]       \
[get_pins slice_26/sipo_bit/wr_0_reg/RSTB] [get_pins                           \
slice_26/sipo_bit/wr_0_reg/Q] [get_pins slice_26/sipo_bit/wr_0_reg/QN]         \
[get_pins slice_26/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                     \
slice_26/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_26/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_26/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_26/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_26/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_26/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_26/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_26/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_26/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_26/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_26/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_26/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_26/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_26/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_26/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_26/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_26/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_26/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_26/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_26/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_26/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_26/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_26/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_26/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_26/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_26/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_26/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_26/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_26/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_26/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_26/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_26/sipo_bit/wr_1_reg/RETN] [get_pins slice_26/sipo_bit/wr_1_reg/D]       \
[get_pins slice_26/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_26/sipo_bit/wr_1_reg/SE] [get_pins slice_26/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_26/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_26/sipo_bit/wr_1_reg/Q] [get_pins slice_26/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_26/sipo_bit/wr_reg/RETN] [get_pins slice_26/sipo_bit/wr_reg/D] \
[get_pins slice_26/sipo_bit/wr_reg/SI] [get_pins slice_26/sipo_bit/wr_reg/SE]  \
[get_pins slice_26/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_26/sipo_bit/wr_reg/RSTB] [get_pins slice_26/sipo_bit/wr_reg/Q] [get_pins \
slice_26/sipo_bit/wr_reg/QN] [get_pins slice_27/sipo_bit/wr_tmp_reg/RETN]      \
[get_pins slice_27/sipo_bit/wr_tmp_reg/D] [get_pins                            \
slice_27/sipo_bit/wr_tmp_reg/SI] [get_pins slice_27/sipo_bit/wr_tmp_reg/SE]    \
[get_pins slice_27/sipo_bit/wr_tmp_reg/CLK] [get_pins                          \
slice_27/sipo_bit/wr_tmp_reg/RSTB] [get_pins slice_27/sipo_bit/wr_tmp_reg/Q]   \
[get_pins slice_27/sipo_bit/wr_tmp_reg/QN] [get_pins                           \
slice_27/sipo_bit/wr_0_reg/RETN] [get_pins slice_27/sipo_bit/wr_0_reg/D]       \
[get_pins slice_27/sipo_bit/wr_0_reg/SI] [get_pins                             \
slice_27/sipo_bit/wr_0_reg/SE] [get_pins slice_27/sipo_bit/wr_0_reg/CLK]       \
[get_pins slice_27/sipo_bit/wr_0_reg/RSTB] [get_pins                           \
slice_27/sipo_bit/wr_0_reg/Q] [get_pins slice_27/sipo_bit/wr_0_reg/QN]         \
[get_pins slice_27/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                     \
slice_27/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_27/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_27/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_27/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_27/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_27/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_27/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_27/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_27/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_27/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_27/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_27/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_27/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_27/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_27/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_27/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_27/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_27/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_27/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_27/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_27/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_27/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_27/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_27/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_27/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_27/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_27/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_27/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_27/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_27/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_27/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_27/sipo_bit/wr_1_reg/RETN] [get_pins slice_27/sipo_bit/wr_1_reg/D]       \
[get_pins slice_27/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_27/sipo_bit/wr_1_reg/SE] [get_pins slice_27/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_27/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_27/sipo_bit/wr_1_reg/Q] [get_pins slice_27/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_27/sipo_bit/wr_reg/RETN] [get_pins slice_27/sipo_bit/wr_reg/D] \
[get_pins slice_27/sipo_bit/wr_reg/SI] [get_pins slice_27/sipo_bit/wr_reg/SE]  \
[get_pins slice_27/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_27/sipo_bit/wr_reg/RSTB] [get_pins slice_27/sipo_bit/wr_reg/Q] [get_pins \
slice_27/sipo_bit/wr_reg/QN] [get_pins slice_28/sipo_bit/wr_tmp_reg/RETN]      \
[get_pins slice_28/sipo_bit/wr_tmp_reg/D] [get_pins                            \
slice_28/sipo_bit/wr_tmp_reg/SI] [get_pins slice_28/sipo_bit/wr_tmp_reg/SE]    \
[get_pins slice_28/sipo_bit/wr_tmp_reg/CLK] [get_pins                          \
slice_28/sipo_bit/wr_tmp_reg/RSTB] [get_pins slice_28/sipo_bit/wr_tmp_reg/Q]   \
[get_pins slice_28/sipo_bit/wr_tmp_reg/QN] [get_pins                           \
slice_28/sipo_bit/wr_0_reg/RETN] [get_pins slice_28/sipo_bit/wr_0_reg/D]       \
[get_pins slice_28/sipo_bit/wr_0_reg/SI] [get_pins                             \
slice_28/sipo_bit/wr_0_reg/SE] [get_pins slice_28/sipo_bit/wr_0_reg/CLK]       \
[get_pins slice_28/sipo_bit/wr_0_reg/RSTB] [get_pins                           \
slice_28/sipo_bit/wr_0_reg/Q] [get_pins slice_28/sipo_bit/wr_0_reg/QN]         \
[get_pins slice_28/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                     \
slice_28/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_28/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_28/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_28/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_28/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_28/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_28/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_28/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_28/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_28/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_28/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_28/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_28/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_28/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_28/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_28/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_28/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_28/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_28/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_28/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_28/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_28/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_28/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_28/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_28/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_28/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_28/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_28/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_28/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_28/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_28/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_28/sipo_bit/wr_1_reg/RETN] [get_pins slice_28/sipo_bit/wr_1_reg/D]       \
[get_pins slice_28/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_28/sipo_bit/wr_1_reg/SE] [get_pins slice_28/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_28/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_28/sipo_bit/wr_1_reg/Q] [get_pins slice_28/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_28/sipo_bit/wr_reg/RETN] [get_pins slice_28/sipo_bit/wr_reg/D] \
[get_pins slice_28/sipo_bit/wr_reg/SI] [get_pins slice_28/sipo_bit/wr_reg/SE]  \
[get_pins slice_28/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_28/sipo_bit/wr_reg/RSTB] [get_pins slice_28/sipo_bit/wr_reg/Q] [get_pins \
slice_28/sipo_bit/wr_reg/QN] [get_pins slice_29/sipo_bit/wr_tmp_reg/RETN]      \
[get_pins slice_29/sipo_bit/wr_tmp_reg/D] [get_pins                            \
slice_29/sipo_bit/wr_tmp_reg/SI] [get_pins slice_29/sipo_bit/wr_tmp_reg/SE]    \
[get_pins slice_29/sipo_bit/wr_tmp_reg/CLK] [get_pins                          \
slice_29/sipo_bit/wr_tmp_reg/RSTB] [get_pins slice_29/sipo_bit/wr_tmp_reg/Q]   \
[get_pins slice_29/sipo_bit/wr_tmp_reg/QN] [get_pins                           \
slice_29/sipo_bit/wr_0_reg/RETN] [get_pins slice_29/sipo_bit/wr_0_reg/D]       \
[get_pins slice_29/sipo_bit/wr_0_reg/SI] [get_pins                             \
slice_29/sipo_bit/wr_0_reg/SE] [get_pins slice_29/sipo_bit/wr_0_reg/CLK]       \
[get_pins slice_29/sipo_bit/wr_0_reg/RSTB] [get_pins                           \
slice_29/sipo_bit/wr_0_reg/Q] [get_pins slice_29/sipo_bit/wr_0_reg/QN]         \
[get_pins slice_29/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                     \
slice_29/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_29/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_29/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_29/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_29/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_29/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_29/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_29/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_29/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_29/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_29/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_29/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_29/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_29/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_29/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_29/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_29/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_29/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_29/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_29/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_29/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_29/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_29/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_29/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_29/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_29/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_29/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_29/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_29/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_29/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_29/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_29/sipo_bit/wr_1_reg/RETN] [get_pins slice_29/sipo_bit/wr_1_reg/D]       \
[get_pins slice_29/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_29/sipo_bit/wr_1_reg/SE] [get_pins slice_29/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_29/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_29/sipo_bit/wr_1_reg/Q] [get_pins slice_29/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_29/sipo_bit/wr_reg/RETN] [get_pins slice_29/sipo_bit/wr_reg/D] \
[get_pins slice_29/sipo_bit/wr_reg/SI] [get_pins slice_29/sipo_bit/wr_reg/SE]  \
[get_pins slice_29/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_29/sipo_bit/wr_reg/RSTB] [get_pins slice_29/sipo_bit/wr_reg/Q] [get_pins \
slice_29/sipo_bit/wr_reg/QN] [get_pins slice_30/sipo_bit/wr_tmp_reg/RETN]      \
[get_pins slice_30/sipo_bit/wr_tmp_reg/D] [get_pins                            \
slice_30/sipo_bit/wr_tmp_reg/SI] [get_pins slice_30/sipo_bit/wr_tmp_reg/SE]    \
[get_pins slice_30/sipo_bit/wr_tmp_reg/CLK] [get_pins                          \
slice_30/sipo_bit/wr_tmp_reg/RSTB] [get_pins slice_30/sipo_bit/wr_tmp_reg/Q]   \
[get_pins slice_30/sipo_bit/wr_tmp_reg/QN] [get_pins                           \
slice_30/sipo_bit/wr_0_reg/RETN] [get_pins slice_30/sipo_bit/wr_0_reg/D]       \
[get_pins slice_30/sipo_bit/wr_0_reg/SI] [get_pins                             \
slice_30/sipo_bit/wr_0_reg/SE] [get_pins slice_30/sipo_bit/wr_0_reg/CLK]       \
[get_pins slice_30/sipo_bit/wr_0_reg/RSTB] [get_pins                           \
slice_30/sipo_bit/wr_0_reg/Q] [get_pins slice_30/sipo_bit/wr_0_reg/QN]         \
[get_pins slice_30/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                     \
slice_30/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_30/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_30/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_30/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_30/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_30/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_30/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_30/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_30/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_30/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_30/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_30/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_30/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_30/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_30/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_30/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_30/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_30/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_30/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_30/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_30/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_30/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_30/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_30/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_30/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_30/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_30/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_30/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_30/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_30/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_30/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_30/sipo_bit/wr_1_reg/RETN] [get_pins slice_30/sipo_bit/wr_1_reg/D]       \
[get_pins slice_30/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_30/sipo_bit/wr_1_reg/SE] [get_pins slice_30/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_30/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_30/sipo_bit/wr_1_reg/Q] [get_pins slice_30/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_30/sipo_bit/wr_reg/RETN] [get_pins slice_30/sipo_bit/wr_reg/D] \
[get_pins slice_30/sipo_bit/wr_reg/SI] [get_pins slice_30/sipo_bit/wr_reg/SE]  \
[get_pins slice_30/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_30/sipo_bit/wr_reg/RSTB] [get_pins slice_30/sipo_bit/wr_reg/Q] [get_pins \
slice_30/sipo_bit/wr_reg/QN] [get_pins slice_31/sipo_bit/wr_tmp_reg/RETN]      \
[get_pins slice_31/sipo_bit/wr_tmp_reg/D] [get_pins                            \
slice_31/sipo_bit/wr_tmp_reg/SI] [get_pins slice_31/sipo_bit/wr_tmp_reg/SE]    \
[get_pins slice_31/sipo_bit/wr_tmp_reg/CLK] [get_pins                          \
slice_31/sipo_bit/wr_tmp_reg/RSTB] [get_pins slice_31/sipo_bit/wr_tmp_reg/Q]   \
[get_pins slice_31/sipo_bit/wr_tmp_reg/QN] [get_pins                           \
slice_31/sipo_bit/wr_0_reg/RETN] [get_pins slice_31/sipo_bit/wr_0_reg/D]       \
[get_pins slice_31/sipo_bit/wr_0_reg/SI] [get_pins                             \
slice_31/sipo_bit/wr_0_reg/SE] [get_pins slice_31/sipo_bit/wr_0_reg/CLK]       \
[get_pins slice_31/sipo_bit/wr_0_reg/RSTB] [get_pins                           \
slice_31/sipo_bit/wr_0_reg/Q] [get_pins slice_31/sipo_bit/wr_0_reg/QN]         \
[get_pins slice_31/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                     \
slice_31/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_31/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_31/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_31/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_31/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_31/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_31/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_31/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_31/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_31/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_31/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_31/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_31/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_31/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_31/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_31/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_31/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_31/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_31/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_31/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_31/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_31/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_31/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_31/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_31/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_31/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_31/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_31/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_31/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_31/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_31/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_31/sipo_bit/wr_1_reg/RETN] [get_pins slice_31/sipo_bit/wr_1_reg/D]       \
[get_pins slice_31/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_31/sipo_bit/wr_1_reg/SE] [get_pins slice_31/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_31/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_31/sipo_bit/wr_1_reg/Q] [get_pins slice_31/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_31/sipo_bit/wr_reg/RETN] [get_pins slice_31/sipo_bit/wr_reg/D] \
[get_pins slice_31/sipo_bit/wr_reg/SI] [get_pins slice_31/sipo_bit/wr_reg/SE]  \
[get_pins slice_31/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_31/sipo_bit/wr_reg/RSTB] [get_pins slice_31/sipo_bit/wr_reg/Q] [get_pins \
slice_31/sipo_bit/wr_reg/QN]]
set_multicycle_path 3 -hold -end -from [list [get_pins                         \
slice_0/sipo_bit/wr_tmp_reg/RETN] [get_pins slice_0/sipo_bit/wr_tmp_reg/D]     \
[get_pins slice_0/sipo_bit/wr_tmp_reg/SI] [get_pins                            \
slice_0/sipo_bit/wr_tmp_reg/SE] [get_pins slice_0/sipo_bit/wr_tmp_reg/CLK]     \
[get_pins slice_0/sipo_bit/wr_tmp_reg/RSTB] [get_pins                          \
slice_0/sipo_bit/wr_tmp_reg/Q] [get_pins slice_0/sipo_bit/wr_tmp_reg/QN]       \
[get_pins slice_0/sipo_bit/wr_0_reg/RETN] [get_pins                            \
slice_0/sipo_bit/wr_0_reg/D] [get_pins slice_0/sipo_bit/wr_0_reg/SI] [get_pins \
slice_0/sipo_bit/wr_0_reg/SE] [get_pins slice_0/sipo_bit/wr_0_reg/CLK]         \
[get_pins slice_0/sipo_bit/wr_0_reg/RSTB] [get_pins                            \
slice_0/sipo_bit/wr_0_reg/Q] [get_pins slice_0/sipo_bit/wr_0_reg/QN] [get_pins \
slice_0/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                                \
slice_0/sipo_bit/wr_addr_reg_1_/D] [get_pins                                   \
slice_0/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                  \
slice_0/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                  \
slice_0/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                 \
slice_0/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                                \
slice_0/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                   \
slice_0/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                  \
slice_0/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                                \
slice_0/sipo_bit/wr_addr_reg_3_/D] [get_pins                                   \
slice_0/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_0/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                  \
slice_0/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                 \
slice_0/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                                \
slice_0/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                   \
slice_0/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                  \
slice_0/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                                \
slice_0/sipo_bit/wr_addr_reg_2_/D] [get_pins                                   \
slice_0/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                  \
slice_0/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                  \
slice_0/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                 \
slice_0/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                                \
slice_0/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                   \
slice_0/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                  \
slice_0/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                                \
slice_0/sipo_bit/wr_addr_reg_0_/D] [get_pins                                   \
slice_0/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                  \
slice_0/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                  \
slice_0/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                 \
slice_0/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                                \
slice_0/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                   \
slice_0/sipo_bit/wr_addr_reg_0_/QN] [get_pins slice_0/sipo_bit/wr_1_reg/RETN]  \
[get_pins slice_0/sipo_bit/wr_1_reg/D] [get_pins slice_0/sipo_bit/wr_1_reg/SI] \
[get_pins slice_0/sipo_bit/wr_1_reg/SE] [get_pins                              \
slice_0/sipo_bit/wr_1_reg/CLK] [get_pins slice_0/sipo_bit/wr_1_reg/RSTB]       \
[get_pins slice_0/sipo_bit/wr_1_reg/Q] [get_pins slice_0/sipo_bit/wr_1_reg/QN] \
[get_pins slice_0/sipo_bit/wr_reg/RETN] [get_pins slice_0/sipo_bit/wr_reg/D]   \
[get_pins slice_0/sipo_bit/wr_reg/SI] [get_pins slice_0/sipo_bit/wr_reg/SE]    \
[get_pins slice_0/sipo_bit/wr_reg/CLK] [get_pins slice_0/sipo_bit/wr_reg/RSTB] \
[get_pins slice_0/sipo_bit/wr_reg/Q] [get_pins slice_0/sipo_bit/wr_reg/QN]     \
[get_pins slice_1/sipo_bit/wr_tmp_reg/RETN] [get_pins                          \
slice_1/sipo_bit/wr_tmp_reg/D] [get_pins slice_1/sipo_bit/wr_tmp_reg/SI]       \
[get_pins slice_1/sipo_bit/wr_tmp_reg/SE] [get_pins                            \
slice_1/sipo_bit/wr_tmp_reg/CLK] [get_pins slice_1/sipo_bit/wr_tmp_reg/RSTB]   \
[get_pins slice_1/sipo_bit/wr_tmp_reg/Q] [get_pins                             \
slice_1/sipo_bit/wr_tmp_reg/QN] [get_pins slice_1/sipo_bit/wr_0_reg/RETN]      \
[get_pins slice_1/sipo_bit/wr_0_reg/D] [get_pins slice_1/sipo_bit/wr_0_reg/SI] \
[get_pins slice_1/sipo_bit/wr_0_reg/SE] [get_pins                              \
slice_1/sipo_bit/wr_0_reg/CLK] [get_pins slice_1/sipo_bit/wr_0_reg/RSTB]       \
[get_pins slice_1/sipo_bit/wr_0_reg/Q] [get_pins slice_1/sipo_bit/wr_0_reg/QN] \
[get_pins slice_1/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                      \
slice_1/sipo_bit/wr_addr_reg_1_/D] [get_pins                                   \
slice_1/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                  \
slice_1/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                  \
slice_1/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                 \
slice_1/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                                \
slice_1/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                   \
slice_1/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                  \
slice_1/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                                \
slice_1/sipo_bit/wr_addr_reg_3_/D] [get_pins                                   \
slice_1/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_1/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                  \
slice_1/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                 \
slice_1/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                                \
slice_1/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                   \
slice_1/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                  \
slice_1/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                                \
slice_1/sipo_bit/wr_addr_reg_2_/D] [get_pins                                   \
slice_1/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                  \
slice_1/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                  \
slice_1/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                 \
slice_1/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                                \
slice_1/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                   \
slice_1/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                  \
slice_1/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                                \
slice_1/sipo_bit/wr_addr_reg_0_/D] [get_pins                                   \
slice_1/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                  \
slice_1/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                  \
slice_1/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                 \
slice_1/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                                \
slice_1/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                   \
slice_1/sipo_bit/wr_addr_reg_0_/QN] [get_pins slice_1/sipo_bit/wr_1_reg/RETN]  \
[get_pins slice_1/sipo_bit/wr_1_reg/D] [get_pins slice_1/sipo_bit/wr_1_reg/SI] \
[get_pins slice_1/sipo_bit/wr_1_reg/SE] [get_pins                              \
slice_1/sipo_bit/wr_1_reg/CLK] [get_pins slice_1/sipo_bit/wr_1_reg/RSTB]       \
[get_pins slice_1/sipo_bit/wr_1_reg/Q] [get_pins slice_1/sipo_bit/wr_1_reg/QN] \
[get_pins slice_1/sipo_bit/wr_reg/RETN] [get_pins slice_1/sipo_bit/wr_reg/D]   \
[get_pins slice_1/sipo_bit/wr_reg/SI] [get_pins slice_1/sipo_bit/wr_reg/SE]    \
[get_pins slice_1/sipo_bit/wr_reg/CLK] [get_pins slice_1/sipo_bit/wr_reg/RSTB] \
[get_pins slice_1/sipo_bit/wr_reg/Q] [get_pins slice_1/sipo_bit/wr_reg/QN]     \
[get_pins slice_2/sipo_bit/wr_tmp_reg/RETN] [get_pins                          \
slice_2/sipo_bit/wr_tmp_reg/D] [get_pins slice_2/sipo_bit/wr_tmp_reg/SI]       \
[get_pins slice_2/sipo_bit/wr_tmp_reg/SE] [get_pins                            \
slice_2/sipo_bit/wr_tmp_reg/CLK] [get_pins slice_2/sipo_bit/wr_tmp_reg/RSTB]   \
[get_pins slice_2/sipo_bit/wr_tmp_reg/Q] [get_pins                             \
slice_2/sipo_bit/wr_tmp_reg/QN] [get_pins slice_2/sipo_bit/wr_0_reg/RETN]      \
[get_pins slice_2/sipo_bit/wr_0_reg/D] [get_pins slice_2/sipo_bit/wr_0_reg/SI] \
[get_pins slice_2/sipo_bit/wr_0_reg/SE] [get_pins                              \
slice_2/sipo_bit/wr_0_reg/CLK] [get_pins slice_2/sipo_bit/wr_0_reg/RSTB]       \
[get_pins slice_2/sipo_bit/wr_0_reg/Q] [get_pins slice_2/sipo_bit/wr_0_reg/QN] \
[get_pins slice_2/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                      \
slice_2/sipo_bit/wr_addr_reg_1_/D] [get_pins                                   \
slice_2/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                  \
slice_2/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                  \
slice_2/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                 \
slice_2/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                                \
slice_2/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                   \
slice_2/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                  \
slice_2/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                                \
slice_2/sipo_bit/wr_addr_reg_3_/D] [get_pins                                   \
slice_2/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_2/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                  \
slice_2/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                 \
slice_2/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                                \
slice_2/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                   \
slice_2/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                  \
slice_2/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                                \
slice_2/sipo_bit/wr_addr_reg_2_/D] [get_pins                                   \
slice_2/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                  \
slice_2/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                  \
slice_2/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                 \
slice_2/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                                \
slice_2/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                   \
slice_2/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                  \
slice_2/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                                \
slice_2/sipo_bit/wr_addr_reg_0_/D] [get_pins                                   \
slice_2/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                  \
slice_2/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                  \
slice_2/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                 \
slice_2/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                                \
slice_2/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                   \
slice_2/sipo_bit/wr_addr_reg_0_/QN] [get_pins slice_2/sipo_bit/wr_1_reg/RETN]  \
[get_pins slice_2/sipo_bit/wr_1_reg/D] [get_pins slice_2/sipo_bit/wr_1_reg/SI] \
[get_pins slice_2/sipo_bit/wr_1_reg/SE] [get_pins                              \
slice_2/sipo_bit/wr_1_reg/CLK] [get_pins slice_2/sipo_bit/wr_1_reg/RSTB]       \
[get_pins slice_2/sipo_bit/wr_1_reg/Q] [get_pins slice_2/sipo_bit/wr_1_reg/QN] \
[get_pins slice_2/sipo_bit/wr_reg/RETN] [get_pins slice_2/sipo_bit/wr_reg/D]   \
[get_pins slice_2/sipo_bit/wr_reg/SI] [get_pins slice_2/sipo_bit/wr_reg/SE]    \
[get_pins slice_2/sipo_bit/wr_reg/CLK] [get_pins slice_2/sipo_bit/wr_reg/RSTB] \
[get_pins slice_2/sipo_bit/wr_reg/Q] [get_pins slice_2/sipo_bit/wr_reg/QN]     \
[get_pins slice_3/sipo_bit/wr_tmp_reg/RETN] [get_pins                          \
slice_3/sipo_bit/wr_tmp_reg/D] [get_pins slice_3/sipo_bit/wr_tmp_reg/SI]       \
[get_pins slice_3/sipo_bit/wr_tmp_reg/SE] [get_pins                            \
slice_3/sipo_bit/wr_tmp_reg/CLK] [get_pins slice_3/sipo_bit/wr_tmp_reg/RSTB]   \
[get_pins slice_3/sipo_bit/wr_tmp_reg/Q] [get_pins                             \
slice_3/sipo_bit/wr_tmp_reg/QN] [get_pins slice_3/sipo_bit/wr_0_reg/RETN]      \
[get_pins slice_3/sipo_bit/wr_0_reg/D] [get_pins slice_3/sipo_bit/wr_0_reg/SI] \
[get_pins slice_3/sipo_bit/wr_0_reg/SE] [get_pins                              \
slice_3/sipo_bit/wr_0_reg/CLK] [get_pins slice_3/sipo_bit/wr_0_reg/RSTB]       \
[get_pins slice_3/sipo_bit/wr_0_reg/Q] [get_pins slice_3/sipo_bit/wr_0_reg/QN] \
[get_pins slice_3/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                      \
slice_3/sipo_bit/wr_addr_reg_1_/D] [get_pins                                   \
slice_3/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                  \
slice_3/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                  \
slice_3/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                 \
slice_3/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                                \
slice_3/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                   \
slice_3/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                  \
slice_3/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                                \
slice_3/sipo_bit/wr_addr_reg_3_/D] [get_pins                                   \
slice_3/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_3/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                  \
slice_3/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                 \
slice_3/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                                \
slice_3/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                   \
slice_3/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                  \
slice_3/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                                \
slice_3/sipo_bit/wr_addr_reg_2_/D] [get_pins                                   \
slice_3/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                  \
slice_3/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                  \
slice_3/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                 \
slice_3/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                                \
slice_3/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                   \
slice_3/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                  \
slice_3/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                                \
slice_3/sipo_bit/wr_addr_reg_0_/D] [get_pins                                   \
slice_3/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                  \
slice_3/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                  \
slice_3/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                 \
slice_3/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                                \
slice_3/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                   \
slice_3/sipo_bit/wr_addr_reg_0_/QN] [get_pins slice_3/sipo_bit/wr_1_reg/RETN]  \
[get_pins slice_3/sipo_bit/wr_1_reg/D] [get_pins slice_3/sipo_bit/wr_1_reg/SI] \
[get_pins slice_3/sipo_bit/wr_1_reg/SE] [get_pins                              \
slice_3/sipo_bit/wr_1_reg/CLK] [get_pins slice_3/sipo_bit/wr_1_reg/RSTB]       \
[get_pins slice_3/sipo_bit/wr_1_reg/Q] [get_pins slice_3/sipo_bit/wr_1_reg/QN] \
[get_pins slice_3/sipo_bit/wr_reg/RETN] [get_pins slice_3/sipo_bit/wr_reg/D]   \
[get_pins slice_3/sipo_bit/wr_reg/SI] [get_pins slice_3/sipo_bit/wr_reg/SE]    \
[get_pins slice_3/sipo_bit/wr_reg/CLK] [get_pins slice_3/sipo_bit/wr_reg/RSTB] \
[get_pins slice_3/sipo_bit/wr_reg/Q] [get_pins slice_3/sipo_bit/wr_reg/QN]     \
[get_pins slice_4/sipo_bit/wr_tmp_reg/RETN] [get_pins                          \
slice_4/sipo_bit/wr_tmp_reg/D] [get_pins slice_4/sipo_bit/wr_tmp_reg/SI]       \
[get_pins slice_4/sipo_bit/wr_tmp_reg/SE] [get_pins                            \
slice_4/sipo_bit/wr_tmp_reg/CLK] [get_pins slice_4/sipo_bit/wr_tmp_reg/RSTB]   \
[get_pins slice_4/sipo_bit/wr_tmp_reg/Q] [get_pins                             \
slice_4/sipo_bit/wr_tmp_reg/QN] [get_pins slice_4/sipo_bit/wr_0_reg/RETN]      \
[get_pins slice_4/sipo_bit/wr_0_reg/D] [get_pins slice_4/sipo_bit/wr_0_reg/SI] \
[get_pins slice_4/sipo_bit/wr_0_reg/SE] [get_pins                              \
slice_4/sipo_bit/wr_0_reg/CLK] [get_pins slice_4/sipo_bit/wr_0_reg/RSTB]       \
[get_pins slice_4/sipo_bit/wr_0_reg/Q] [get_pins slice_4/sipo_bit/wr_0_reg/QN] \
[get_pins slice_4/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                      \
slice_4/sipo_bit/wr_addr_reg_1_/D] [get_pins                                   \
slice_4/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                  \
slice_4/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                  \
slice_4/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                 \
slice_4/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                                \
slice_4/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                   \
slice_4/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                  \
slice_4/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                                \
slice_4/sipo_bit/wr_addr_reg_3_/D] [get_pins                                   \
slice_4/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_4/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                  \
slice_4/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                 \
slice_4/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                                \
slice_4/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                   \
slice_4/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                  \
slice_4/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                                \
slice_4/sipo_bit/wr_addr_reg_2_/D] [get_pins                                   \
slice_4/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                  \
slice_4/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                  \
slice_4/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                 \
slice_4/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                                \
slice_4/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                   \
slice_4/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                  \
slice_4/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                                \
slice_4/sipo_bit/wr_addr_reg_0_/D] [get_pins                                   \
slice_4/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                  \
slice_4/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                  \
slice_4/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                 \
slice_4/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                                \
slice_4/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                   \
slice_4/sipo_bit/wr_addr_reg_0_/QN] [get_pins slice_4/sipo_bit/wr_1_reg/RETN]  \
[get_pins slice_4/sipo_bit/wr_1_reg/D] [get_pins slice_4/sipo_bit/wr_1_reg/SI] \
[get_pins slice_4/sipo_bit/wr_1_reg/SE] [get_pins                              \
slice_4/sipo_bit/wr_1_reg/CLK] [get_pins slice_4/sipo_bit/wr_1_reg/RSTB]       \
[get_pins slice_4/sipo_bit/wr_1_reg/Q] [get_pins slice_4/sipo_bit/wr_1_reg/QN] \
[get_pins slice_4/sipo_bit/wr_reg/RETN] [get_pins slice_4/sipo_bit/wr_reg/D]   \
[get_pins slice_4/sipo_bit/wr_reg/SI] [get_pins slice_4/sipo_bit/wr_reg/SE]    \
[get_pins slice_4/sipo_bit/wr_reg/CLK] [get_pins slice_4/sipo_bit/wr_reg/RSTB] \
[get_pins slice_4/sipo_bit/wr_reg/Q] [get_pins slice_4/sipo_bit/wr_reg/QN]     \
[get_pins slice_5/sipo_bit/wr_tmp_reg/RETN] [get_pins                          \
slice_5/sipo_bit/wr_tmp_reg/D] [get_pins slice_5/sipo_bit/wr_tmp_reg/SI]       \
[get_pins slice_5/sipo_bit/wr_tmp_reg/SE] [get_pins                            \
slice_5/sipo_bit/wr_tmp_reg/CLK] [get_pins slice_5/sipo_bit/wr_tmp_reg/RSTB]   \
[get_pins slice_5/sipo_bit/wr_tmp_reg/Q] [get_pins                             \
slice_5/sipo_bit/wr_tmp_reg/QN] [get_pins slice_5/sipo_bit/wr_0_reg/RETN]      \
[get_pins slice_5/sipo_bit/wr_0_reg/D] [get_pins slice_5/sipo_bit/wr_0_reg/SI] \
[get_pins slice_5/sipo_bit/wr_0_reg/SE] [get_pins                              \
slice_5/sipo_bit/wr_0_reg/CLK] [get_pins slice_5/sipo_bit/wr_0_reg/RSTB]       \
[get_pins slice_5/sipo_bit/wr_0_reg/Q] [get_pins slice_5/sipo_bit/wr_0_reg/QN] \
[get_pins slice_5/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                      \
slice_5/sipo_bit/wr_addr_reg_1_/D] [get_pins                                   \
slice_5/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                  \
slice_5/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                  \
slice_5/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                 \
slice_5/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                                \
slice_5/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                   \
slice_5/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                  \
slice_5/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                                \
slice_5/sipo_bit/wr_addr_reg_3_/D] [get_pins                                   \
slice_5/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_5/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                  \
slice_5/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                 \
slice_5/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                                \
slice_5/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                   \
slice_5/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                  \
slice_5/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                                \
slice_5/sipo_bit/wr_addr_reg_2_/D] [get_pins                                   \
slice_5/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                  \
slice_5/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                  \
slice_5/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                 \
slice_5/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                                \
slice_5/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                   \
slice_5/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                  \
slice_5/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                                \
slice_5/sipo_bit/wr_addr_reg_0_/D] [get_pins                                   \
slice_5/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                  \
slice_5/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                  \
slice_5/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                 \
slice_5/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                                \
slice_5/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                   \
slice_5/sipo_bit/wr_addr_reg_0_/QN] [get_pins slice_5/sipo_bit/wr_1_reg/RETN]  \
[get_pins slice_5/sipo_bit/wr_1_reg/D] [get_pins slice_5/sipo_bit/wr_1_reg/SI] \
[get_pins slice_5/sipo_bit/wr_1_reg/SE] [get_pins                              \
slice_5/sipo_bit/wr_1_reg/CLK] [get_pins slice_5/sipo_bit/wr_1_reg/RSTB]       \
[get_pins slice_5/sipo_bit/wr_1_reg/Q] [get_pins slice_5/sipo_bit/wr_1_reg/QN] \
[get_pins slice_5/sipo_bit/wr_reg/RETN] [get_pins slice_5/sipo_bit/wr_reg/D]   \
[get_pins slice_5/sipo_bit/wr_reg/SI] [get_pins slice_5/sipo_bit/wr_reg/SE]    \
[get_pins slice_5/sipo_bit/wr_reg/CLK] [get_pins slice_5/sipo_bit/wr_reg/RSTB] \
[get_pins slice_5/sipo_bit/wr_reg/Q] [get_pins slice_5/sipo_bit/wr_reg/QN]     \
[get_pins slice_6/sipo_bit/wr_tmp_reg/RETN] [get_pins                          \
slice_6/sipo_bit/wr_tmp_reg/D] [get_pins slice_6/sipo_bit/wr_tmp_reg/SI]       \
[get_pins slice_6/sipo_bit/wr_tmp_reg/SE] [get_pins                            \
slice_6/sipo_bit/wr_tmp_reg/CLK] [get_pins slice_6/sipo_bit/wr_tmp_reg/RSTB]   \
[get_pins slice_6/sipo_bit/wr_tmp_reg/Q] [get_pins                             \
slice_6/sipo_bit/wr_tmp_reg/QN] [get_pins slice_6/sipo_bit/wr_0_reg/RETN]      \
[get_pins slice_6/sipo_bit/wr_0_reg/D] [get_pins slice_6/sipo_bit/wr_0_reg/SI] \
[get_pins slice_6/sipo_bit/wr_0_reg/SE] [get_pins                              \
slice_6/sipo_bit/wr_0_reg/CLK] [get_pins slice_6/sipo_bit/wr_0_reg/RSTB]       \
[get_pins slice_6/sipo_bit/wr_0_reg/Q] [get_pins slice_6/sipo_bit/wr_0_reg/QN] \
[get_pins slice_6/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                      \
slice_6/sipo_bit/wr_addr_reg_1_/D] [get_pins                                   \
slice_6/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                  \
slice_6/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                  \
slice_6/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                 \
slice_6/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                                \
slice_6/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                   \
slice_6/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                  \
slice_6/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                                \
slice_6/sipo_bit/wr_addr_reg_3_/D] [get_pins                                   \
slice_6/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_6/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                  \
slice_6/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                 \
slice_6/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                                \
slice_6/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                   \
slice_6/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                  \
slice_6/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                                \
slice_6/sipo_bit/wr_addr_reg_2_/D] [get_pins                                   \
slice_6/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                  \
slice_6/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                  \
slice_6/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                 \
slice_6/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                                \
slice_6/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                   \
slice_6/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                  \
slice_6/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                                \
slice_6/sipo_bit/wr_addr_reg_0_/D] [get_pins                                   \
slice_6/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                  \
slice_6/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                  \
slice_6/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                 \
slice_6/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                                \
slice_6/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                   \
slice_6/sipo_bit/wr_addr_reg_0_/QN] [get_pins slice_6/sipo_bit/wr_1_reg/RETN]  \
[get_pins slice_6/sipo_bit/wr_1_reg/D] [get_pins slice_6/sipo_bit/wr_1_reg/SI] \
[get_pins slice_6/sipo_bit/wr_1_reg/SE] [get_pins                              \
slice_6/sipo_bit/wr_1_reg/CLK] [get_pins slice_6/sipo_bit/wr_1_reg/RSTB]       \
[get_pins slice_6/sipo_bit/wr_1_reg/Q] [get_pins slice_6/sipo_bit/wr_1_reg/QN] \
[get_pins slice_6/sipo_bit/wr_reg/RETN] [get_pins slice_6/sipo_bit/wr_reg/D]   \
[get_pins slice_6/sipo_bit/wr_reg/SI] [get_pins slice_6/sipo_bit/wr_reg/SE]    \
[get_pins slice_6/sipo_bit/wr_reg/CLK] [get_pins slice_6/sipo_bit/wr_reg/RSTB] \
[get_pins slice_6/sipo_bit/wr_reg/Q] [get_pins slice_6/sipo_bit/wr_reg/QN]     \
[get_pins slice_7/sipo_bit/wr_tmp_reg/RETN] [get_pins                          \
slice_7/sipo_bit/wr_tmp_reg/D] [get_pins slice_7/sipo_bit/wr_tmp_reg/SI]       \
[get_pins slice_7/sipo_bit/wr_tmp_reg/SE] [get_pins                            \
slice_7/sipo_bit/wr_tmp_reg/CLK] [get_pins slice_7/sipo_bit/wr_tmp_reg/RSTB]   \
[get_pins slice_7/sipo_bit/wr_tmp_reg/Q] [get_pins                             \
slice_7/sipo_bit/wr_tmp_reg/QN] [get_pins slice_7/sipo_bit/wr_0_reg/RETN]      \
[get_pins slice_7/sipo_bit/wr_0_reg/D] [get_pins slice_7/sipo_bit/wr_0_reg/SI] \
[get_pins slice_7/sipo_bit/wr_0_reg/SE] [get_pins                              \
slice_7/sipo_bit/wr_0_reg/CLK] [get_pins slice_7/sipo_bit/wr_0_reg/RSTB]       \
[get_pins slice_7/sipo_bit/wr_0_reg/Q] [get_pins slice_7/sipo_bit/wr_0_reg/QN] \
[get_pins slice_7/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                      \
slice_7/sipo_bit/wr_addr_reg_1_/D] [get_pins                                   \
slice_7/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                  \
slice_7/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                  \
slice_7/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                 \
slice_7/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                                \
slice_7/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                   \
slice_7/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                  \
slice_7/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                                \
slice_7/sipo_bit/wr_addr_reg_3_/D] [get_pins                                   \
slice_7/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_7/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                  \
slice_7/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                 \
slice_7/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                                \
slice_7/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                   \
slice_7/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                  \
slice_7/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                                \
slice_7/sipo_bit/wr_addr_reg_2_/D] [get_pins                                   \
slice_7/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                  \
slice_7/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                  \
slice_7/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                 \
slice_7/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                                \
slice_7/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                   \
slice_7/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                  \
slice_7/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                                \
slice_7/sipo_bit/wr_addr_reg_0_/D] [get_pins                                   \
slice_7/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                  \
slice_7/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                  \
slice_7/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                 \
slice_7/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                                \
slice_7/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                   \
slice_7/sipo_bit/wr_addr_reg_0_/QN] [get_pins slice_7/sipo_bit/wr_1_reg/RETN]  \
[get_pins slice_7/sipo_bit/wr_1_reg/D] [get_pins slice_7/sipo_bit/wr_1_reg/SI] \
[get_pins slice_7/sipo_bit/wr_1_reg/SE] [get_pins                              \
slice_7/sipo_bit/wr_1_reg/CLK] [get_pins slice_7/sipo_bit/wr_1_reg/RSTB]       \
[get_pins slice_7/sipo_bit/wr_1_reg/Q] [get_pins slice_7/sipo_bit/wr_1_reg/QN] \
[get_pins slice_7/sipo_bit/wr_reg/RETN] [get_pins slice_7/sipo_bit/wr_reg/D]   \
[get_pins slice_7/sipo_bit/wr_reg/SI] [get_pins slice_7/sipo_bit/wr_reg/SE]    \
[get_pins slice_7/sipo_bit/wr_reg/CLK] [get_pins slice_7/sipo_bit/wr_reg/RSTB] \
[get_pins slice_7/sipo_bit/wr_reg/Q] [get_pins slice_7/sipo_bit/wr_reg/QN]     \
[get_pins slice_8/sipo_bit/wr_tmp_reg/RETN] [get_pins                          \
slice_8/sipo_bit/wr_tmp_reg/D] [get_pins slice_8/sipo_bit/wr_tmp_reg/SI]       \
[get_pins slice_8/sipo_bit/wr_tmp_reg/SE] [get_pins                            \
slice_8/sipo_bit/wr_tmp_reg/CLK] [get_pins slice_8/sipo_bit/wr_tmp_reg/RSTB]   \
[get_pins slice_8/sipo_bit/wr_tmp_reg/Q] [get_pins                             \
slice_8/sipo_bit/wr_tmp_reg/QN] [get_pins slice_8/sipo_bit/wr_0_reg/RETN]      \
[get_pins slice_8/sipo_bit/wr_0_reg/D] [get_pins slice_8/sipo_bit/wr_0_reg/SI] \
[get_pins slice_8/sipo_bit/wr_0_reg/SE] [get_pins                              \
slice_8/sipo_bit/wr_0_reg/CLK] [get_pins slice_8/sipo_bit/wr_0_reg/RSTB]       \
[get_pins slice_8/sipo_bit/wr_0_reg/Q] [get_pins slice_8/sipo_bit/wr_0_reg/QN] \
[get_pins slice_8/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                      \
slice_8/sipo_bit/wr_addr_reg_1_/D] [get_pins                                   \
slice_8/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                  \
slice_8/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                  \
slice_8/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                 \
slice_8/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                                \
slice_8/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                   \
slice_8/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                  \
slice_8/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                                \
slice_8/sipo_bit/wr_addr_reg_3_/D] [get_pins                                   \
slice_8/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_8/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                  \
slice_8/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                 \
slice_8/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                                \
slice_8/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                   \
slice_8/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                  \
slice_8/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                                \
slice_8/sipo_bit/wr_addr_reg_2_/D] [get_pins                                   \
slice_8/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                  \
slice_8/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                  \
slice_8/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                 \
slice_8/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                                \
slice_8/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                   \
slice_8/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                  \
slice_8/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                                \
slice_8/sipo_bit/wr_addr_reg_0_/D] [get_pins                                   \
slice_8/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                  \
slice_8/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                  \
slice_8/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                 \
slice_8/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                                \
slice_8/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                   \
slice_8/sipo_bit/wr_addr_reg_0_/QN] [get_pins slice_8/sipo_bit/wr_1_reg/RETN]  \
[get_pins slice_8/sipo_bit/wr_1_reg/D] [get_pins slice_8/sipo_bit/wr_1_reg/SI] \
[get_pins slice_8/sipo_bit/wr_1_reg/SE] [get_pins                              \
slice_8/sipo_bit/wr_1_reg/CLK] [get_pins slice_8/sipo_bit/wr_1_reg/RSTB]       \
[get_pins slice_8/sipo_bit/wr_1_reg/Q] [get_pins slice_8/sipo_bit/wr_1_reg/QN] \
[get_pins slice_8/sipo_bit/wr_reg/RETN] [get_pins slice_8/sipo_bit/wr_reg/D]   \
[get_pins slice_8/sipo_bit/wr_reg/SI] [get_pins slice_8/sipo_bit/wr_reg/SE]    \
[get_pins slice_8/sipo_bit/wr_reg/CLK] [get_pins slice_8/sipo_bit/wr_reg/RSTB] \
[get_pins slice_8/sipo_bit/wr_reg/Q] [get_pins slice_8/sipo_bit/wr_reg/QN]     \
[get_pins slice_9/sipo_bit/wr_tmp_reg/RETN] [get_pins                          \
slice_9/sipo_bit/wr_tmp_reg/D] [get_pins slice_9/sipo_bit/wr_tmp_reg/SI]       \
[get_pins slice_9/sipo_bit/wr_tmp_reg/SE] [get_pins                            \
slice_9/sipo_bit/wr_tmp_reg/CLK] [get_pins slice_9/sipo_bit/wr_tmp_reg/RSTB]   \
[get_pins slice_9/sipo_bit/wr_tmp_reg/Q] [get_pins                             \
slice_9/sipo_bit/wr_tmp_reg/QN] [get_pins slice_9/sipo_bit/wr_0_reg/RETN]      \
[get_pins slice_9/sipo_bit/wr_0_reg/D] [get_pins slice_9/sipo_bit/wr_0_reg/SI] \
[get_pins slice_9/sipo_bit/wr_0_reg/SE] [get_pins                              \
slice_9/sipo_bit/wr_0_reg/CLK] [get_pins slice_9/sipo_bit/wr_0_reg/RSTB]       \
[get_pins slice_9/sipo_bit/wr_0_reg/Q] [get_pins slice_9/sipo_bit/wr_0_reg/QN] \
[get_pins slice_9/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                      \
slice_9/sipo_bit/wr_addr_reg_1_/D] [get_pins                                   \
slice_9/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                  \
slice_9/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                  \
slice_9/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                 \
slice_9/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                                \
slice_9/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                   \
slice_9/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                  \
slice_9/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                                \
slice_9/sipo_bit/wr_addr_reg_3_/D] [get_pins                                   \
slice_9/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                  \
slice_9/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                  \
slice_9/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                 \
slice_9/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                                \
slice_9/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                   \
slice_9/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                  \
slice_9/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                                \
slice_9/sipo_bit/wr_addr_reg_2_/D] [get_pins                                   \
slice_9/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                  \
slice_9/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                  \
slice_9/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                 \
slice_9/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                                \
slice_9/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                   \
slice_9/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                  \
slice_9/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                                \
slice_9/sipo_bit/wr_addr_reg_0_/D] [get_pins                                   \
slice_9/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                  \
slice_9/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                  \
slice_9/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                 \
slice_9/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                                \
slice_9/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                   \
slice_9/sipo_bit/wr_addr_reg_0_/QN] [get_pins slice_9/sipo_bit/wr_1_reg/RETN]  \
[get_pins slice_9/sipo_bit/wr_1_reg/D] [get_pins slice_9/sipo_bit/wr_1_reg/SI] \
[get_pins slice_9/sipo_bit/wr_1_reg/SE] [get_pins                              \
slice_9/sipo_bit/wr_1_reg/CLK] [get_pins slice_9/sipo_bit/wr_1_reg/RSTB]       \
[get_pins slice_9/sipo_bit/wr_1_reg/Q] [get_pins slice_9/sipo_bit/wr_1_reg/QN] \
[get_pins slice_9/sipo_bit/wr_reg/RETN] [get_pins slice_9/sipo_bit/wr_reg/D]   \
[get_pins slice_9/sipo_bit/wr_reg/SI] [get_pins slice_9/sipo_bit/wr_reg/SE]    \
[get_pins slice_9/sipo_bit/wr_reg/CLK] [get_pins slice_9/sipo_bit/wr_reg/RSTB] \
[get_pins slice_9/sipo_bit/wr_reg/Q] [get_pins slice_9/sipo_bit/wr_reg/QN]     \
[get_pins slice_10/sipo_bit/wr_tmp_reg/RETN] [get_pins                         \
slice_10/sipo_bit/wr_tmp_reg/D] [get_pins slice_10/sipo_bit/wr_tmp_reg/SI]     \
[get_pins slice_10/sipo_bit/wr_tmp_reg/SE] [get_pins                           \
slice_10/sipo_bit/wr_tmp_reg/CLK] [get_pins slice_10/sipo_bit/wr_tmp_reg/RSTB] \
[get_pins slice_10/sipo_bit/wr_tmp_reg/Q] [get_pins                            \
slice_10/sipo_bit/wr_tmp_reg/QN] [get_pins slice_10/sipo_bit/wr_0_reg/RETN]    \
[get_pins slice_10/sipo_bit/wr_0_reg/D] [get_pins                              \
slice_10/sipo_bit/wr_0_reg/SI] [get_pins slice_10/sipo_bit/wr_0_reg/SE]        \
[get_pins slice_10/sipo_bit/wr_0_reg/CLK] [get_pins                            \
slice_10/sipo_bit/wr_0_reg/RSTB] [get_pins slice_10/sipo_bit/wr_0_reg/Q]       \
[get_pins slice_10/sipo_bit/wr_0_reg/QN] [get_pins                             \
slice_10/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                               \
slice_10/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_10/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_10/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_10/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_10/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_10/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_10/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_10/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_10/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_10/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_10/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_10/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_10/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_10/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_10/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_10/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_10/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_10/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_10/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_10/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_10/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_10/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_10/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_10/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_10/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_10/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_10/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_10/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_10/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_10/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_10/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_10/sipo_bit/wr_1_reg/RETN] [get_pins slice_10/sipo_bit/wr_1_reg/D]       \
[get_pins slice_10/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_10/sipo_bit/wr_1_reg/SE] [get_pins slice_10/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_10/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_10/sipo_bit/wr_1_reg/Q] [get_pins slice_10/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_10/sipo_bit/wr_reg/RETN] [get_pins slice_10/sipo_bit/wr_reg/D] \
[get_pins slice_10/sipo_bit/wr_reg/SI] [get_pins slice_10/sipo_bit/wr_reg/SE]  \
[get_pins slice_10/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_10/sipo_bit/wr_reg/RSTB] [get_pins slice_10/sipo_bit/wr_reg/Q] [get_pins \
slice_10/sipo_bit/wr_reg/QN] [get_pins slice_11/sipo_bit/wr_tmp_reg/RETN]      \
[get_pins slice_11/sipo_bit/wr_tmp_reg/D] [get_pins                            \
slice_11/sipo_bit/wr_tmp_reg/SI] [get_pins slice_11/sipo_bit/wr_tmp_reg/SE]    \
[get_pins slice_11/sipo_bit/wr_tmp_reg/CLK] [get_pins                          \
slice_11/sipo_bit/wr_tmp_reg/RSTB] [get_pins slice_11/sipo_bit/wr_tmp_reg/Q]   \
[get_pins slice_11/sipo_bit/wr_tmp_reg/QN] [get_pins                           \
slice_11/sipo_bit/wr_0_reg/RETN] [get_pins slice_11/sipo_bit/wr_0_reg/D]       \
[get_pins slice_11/sipo_bit/wr_0_reg/SI] [get_pins                             \
slice_11/sipo_bit/wr_0_reg/SE] [get_pins slice_11/sipo_bit/wr_0_reg/CLK]       \
[get_pins slice_11/sipo_bit/wr_0_reg/RSTB] [get_pins                           \
slice_11/sipo_bit/wr_0_reg/Q] [get_pins slice_11/sipo_bit/wr_0_reg/QN]         \
[get_pins slice_11/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                     \
slice_11/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_11/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_11/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_11/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_11/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_11/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_11/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_11/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_11/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_11/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_11/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_11/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_11/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_11/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_11/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_11/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_11/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_11/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_11/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_11/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_11/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_11/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_11/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_11/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_11/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_11/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_11/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_11/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_11/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_11/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_11/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_11/sipo_bit/wr_1_reg/RETN] [get_pins slice_11/sipo_bit/wr_1_reg/D]       \
[get_pins slice_11/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_11/sipo_bit/wr_1_reg/SE] [get_pins slice_11/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_11/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_11/sipo_bit/wr_1_reg/Q] [get_pins slice_11/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_11/sipo_bit/wr_reg/RETN] [get_pins slice_11/sipo_bit/wr_reg/D] \
[get_pins slice_11/sipo_bit/wr_reg/SI] [get_pins slice_11/sipo_bit/wr_reg/SE]  \
[get_pins slice_11/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_11/sipo_bit/wr_reg/RSTB] [get_pins slice_11/sipo_bit/wr_reg/Q] [get_pins \
slice_11/sipo_bit/wr_reg/QN] [get_pins slice_12/sipo_bit/wr_tmp_reg/RETN]      \
[get_pins slice_12/sipo_bit/wr_tmp_reg/D] [get_pins                            \
slice_12/sipo_bit/wr_tmp_reg/SI] [get_pins slice_12/sipo_bit/wr_tmp_reg/SE]    \
[get_pins slice_12/sipo_bit/wr_tmp_reg/CLK] [get_pins                          \
slice_12/sipo_bit/wr_tmp_reg/RSTB] [get_pins slice_12/sipo_bit/wr_tmp_reg/Q]   \
[get_pins slice_12/sipo_bit/wr_tmp_reg/QN] [get_pins                           \
slice_12/sipo_bit/wr_0_reg/RETN] [get_pins slice_12/sipo_bit/wr_0_reg/D]       \
[get_pins slice_12/sipo_bit/wr_0_reg/SI] [get_pins                             \
slice_12/sipo_bit/wr_0_reg/SE] [get_pins slice_12/sipo_bit/wr_0_reg/CLK]       \
[get_pins slice_12/sipo_bit/wr_0_reg/RSTB] [get_pins                           \
slice_12/sipo_bit/wr_0_reg/Q] [get_pins slice_12/sipo_bit/wr_0_reg/QN]         \
[get_pins slice_12/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                     \
slice_12/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_12/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_12/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_12/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_12/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_12/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_12/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_12/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_12/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_12/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_12/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_12/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_12/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_12/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_12/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_12/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_12/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_12/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_12/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_12/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_12/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_12/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_12/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_12/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_12/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_12/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_12/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_12/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_12/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_12/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_12/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_12/sipo_bit/wr_1_reg/RETN] [get_pins slice_12/sipo_bit/wr_1_reg/D]       \
[get_pins slice_12/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_12/sipo_bit/wr_1_reg/SE] [get_pins slice_12/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_12/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_12/sipo_bit/wr_1_reg/Q] [get_pins slice_12/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_12/sipo_bit/wr_reg/RETN] [get_pins slice_12/sipo_bit/wr_reg/D] \
[get_pins slice_12/sipo_bit/wr_reg/SI] [get_pins slice_12/sipo_bit/wr_reg/SE]  \
[get_pins slice_12/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_12/sipo_bit/wr_reg/RSTB] [get_pins slice_12/sipo_bit/wr_reg/Q] [get_pins \
slice_12/sipo_bit/wr_reg/QN] [get_pins slice_13/sipo_bit/wr_tmp_reg/RETN]      \
[get_pins slice_13/sipo_bit/wr_tmp_reg/D] [get_pins                            \
slice_13/sipo_bit/wr_tmp_reg/SI] [get_pins slice_13/sipo_bit/wr_tmp_reg/SE]    \
[get_pins slice_13/sipo_bit/wr_tmp_reg/CLK] [get_pins                          \
slice_13/sipo_bit/wr_tmp_reg/RSTB] [get_pins slice_13/sipo_bit/wr_tmp_reg/Q]   \
[get_pins slice_13/sipo_bit/wr_tmp_reg/QN] [get_pins                           \
slice_13/sipo_bit/wr_0_reg/RETN] [get_pins slice_13/sipo_bit/wr_0_reg/D]       \
[get_pins slice_13/sipo_bit/wr_0_reg/SI] [get_pins                             \
slice_13/sipo_bit/wr_0_reg/SE] [get_pins slice_13/sipo_bit/wr_0_reg/CLK]       \
[get_pins slice_13/sipo_bit/wr_0_reg/RSTB] [get_pins                           \
slice_13/sipo_bit/wr_0_reg/Q] [get_pins slice_13/sipo_bit/wr_0_reg/QN]         \
[get_pins slice_13/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                     \
slice_13/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_13/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_13/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_13/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_13/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_13/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_13/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_13/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_13/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_13/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_13/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_13/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_13/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_13/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_13/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_13/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_13/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_13/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_13/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_13/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_13/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_13/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_13/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_13/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_13/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_13/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_13/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_13/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_13/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_13/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_13/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_13/sipo_bit/wr_1_reg/RETN] [get_pins slice_13/sipo_bit/wr_1_reg/D]       \
[get_pins slice_13/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_13/sipo_bit/wr_1_reg/SE] [get_pins slice_13/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_13/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_13/sipo_bit/wr_1_reg/Q] [get_pins slice_13/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_13/sipo_bit/wr_reg/RETN] [get_pins slice_13/sipo_bit/wr_reg/D] \
[get_pins slice_13/sipo_bit/wr_reg/SI] [get_pins slice_13/sipo_bit/wr_reg/SE]  \
[get_pins slice_13/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_13/sipo_bit/wr_reg/RSTB] [get_pins slice_13/sipo_bit/wr_reg/Q] [get_pins \
slice_13/sipo_bit/wr_reg/QN] [get_pins slice_14/sipo_bit/wr_tmp_reg/RETN]      \
[get_pins slice_14/sipo_bit/wr_tmp_reg/D] [get_pins                            \
slice_14/sipo_bit/wr_tmp_reg/SI] [get_pins slice_14/sipo_bit/wr_tmp_reg/SE]    \
[get_pins slice_14/sipo_bit/wr_tmp_reg/CLK] [get_pins                          \
slice_14/sipo_bit/wr_tmp_reg/RSTB] [get_pins slice_14/sipo_bit/wr_tmp_reg/Q]   \
[get_pins slice_14/sipo_bit/wr_tmp_reg/QN] [get_pins                           \
slice_14/sipo_bit/wr_0_reg/RETN] [get_pins slice_14/sipo_bit/wr_0_reg/D]       \
[get_pins slice_14/sipo_bit/wr_0_reg/SI] [get_pins                             \
slice_14/sipo_bit/wr_0_reg/SE] [get_pins slice_14/sipo_bit/wr_0_reg/CLK]       \
[get_pins slice_14/sipo_bit/wr_0_reg/RSTB] [get_pins                           \
slice_14/sipo_bit/wr_0_reg/Q] [get_pins slice_14/sipo_bit/wr_0_reg/QN]         \
[get_pins slice_14/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                     \
slice_14/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_14/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_14/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_14/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_14/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_14/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_14/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_14/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_14/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_14/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_14/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_14/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_14/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_14/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_14/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_14/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_14/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_14/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_14/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_14/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_14/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_14/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_14/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_14/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_14/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_14/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_14/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_14/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_14/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_14/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_14/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_14/sipo_bit/wr_1_reg/RETN] [get_pins slice_14/sipo_bit/wr_1_reg/D]       \
[get_pins slice_14/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_14/sipo_bit/wr_1_reg/SE] [get_pins slice_14/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_14/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_14/sipo_bit/wr_1_reg/Q] [get_pins slice_14/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_14/sipo_bit/wr_reg/RETN] [get_pins slice_14/sipo_bit/wr_reg/D] \
[get_pins slice_14/sipo_bit/wr_reg/SI] [get_pins slice_14/sipo_bit/wr_reg/SE]  \
[get_pins slice_14/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_14/sipo_bit/wr_reg/RSTB] [get_pins slice_14/sipo_bit/wr_reg/Q] [get_pins \
slice_14/sipo_bit/wr_reg/QN] [get_pins slice_15/sipo_bit/wr_tmp_reg/RETN]      \
[get_pins slice_15/sipo_bit/wr_tmp_reg/D] [get_pins                            \
slice_15/sipo_bit/wr_tmp_reg/SI] [get_pins slice_15/sipo_bit/wr_tmp_reg/SE]    \
[get_pins slice_15/sipo_bit/wr_tmp_reg/CLK] [get_pins                          \
slice_15/sipo_bit/wr_tmp_reg/RSTB] [get_pins slice_15/sipo_bit/wr_tmp_reg/Q]   \
[get_pins slice_15/sipo_bit/wr_tmp_reg/QN] [get_pins                           \
slice_15/sipo_bit/wr_0_reg/RETN] [get_pins slice_15/sipo_bit/wr_0_reg/D]       \
[get_pins slice_15/sipo_bit/wr_0_reg/SI] [get_pins                             \
slice_15/sipo_bit/wr_0_reg/SE] [get_pins slice_15/sipo_bit/wr_0_reg/CLK]       \
[get_pins slice_15/sipo_bit/wr_0_reg/RSTB] [get_pins                           \
slice_15/sipo_bit/wr_0_reg/Q] [get_pins slice_15/sipo_bit/wr_0_reg/QN]         \
[get_pins slice_15/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                     \
slice_15/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_15/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_15/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_15/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_15/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_15/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_15/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_15/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_15/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_15/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_15/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_15/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_15/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_15/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_15/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_15/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_15/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_15/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_15/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_15/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_15/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_15/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_15/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_15/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_15/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_15/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_15/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_15/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_15/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_15/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_15/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_15/sipo_bit/wr_1_reg/RETN] [get_pins slice_15/sipo_bit/wr_1_reg/D]       \
[get_pins slice_15/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_15/sipo_bit/wr_1_reg/SE] [get_pins slice_15/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_15/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_15/sipo_bit/wr_1_reg/Q] [get_pins slice_15/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_15/sipo_bit/wr_reg/RETN] [get_pins slice_15/sipo_bit/wr_reg/D] \
[get_pins slice_15/sipo_bit/wr_reg/SI] [get_pins slice_15/sipo_bit/wr_reg/SE]  \
[get_pins slice_15/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_15/sipo_bit/wr_reg/RSTB] [get_pins slice_15/sipo_bit/wr_reg/Q] [get_pins \
slice_15/sipo_bit/wr_reg/QN] [get_pins slice_16/sipo_bit/wr_tmp_reg/RETN]      \
[get_pins slice_16/sipo_bit/wr_tmp_reg/D] [get_pins                            \
slice_16/sipo_bit/wr_tmp_reg/SI] [get_pins slice_16/sipo_bit/wr_tmp_reg/SE]    \
[get_pins slice_16/sipo_bit/wr_tmp_reg/CLK] [get_pins                          \
slice_16/sipo_bit/wr_tmp_reg/RSTB] [get_pins slice_16/sipo_bit/wr_tmp_reg/Q]   \
[get_pins slice_16/sipo_bit/wr_tmp_reg/QN] [get_pins                           \
slice_16/sipo_bit/wr_0_reg/RETN] [get_pins slice_16/sipo_bit/wr_0_reg/D]       \
[get_pins slice_16/sipo_bit/wr_0_reg/SI] [get_pins                             \
slice_16/sipo_bit/wr_0_reg/SE] [get_pins slice_16/sipo_bit/wr_0_reg/CLK]       \
[get_pins slice_16/sipo_bit/wr_0_reg/RSTB] [get_pins                           \
slice_16/sipo_bit/wr_0_reg/Q] [get_pins slice_16/sipo_bit/wr_0_reg/QN]         \
[get_pins slice_16/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                     \
slice_16/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_16/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_16/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_16/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_16/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_16/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_16/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_16/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_16/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_16/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_16/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_16/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_16/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_16/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_16/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_16/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_16/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_16/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_16/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_16/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_16/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_16/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_16/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_16/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_16/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_16/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_16/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_16/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_16/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_16/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_16/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_16/sipo_bit/wr_1_reg/RETN] [get_pins slice_16/sipo_bit/wr_1_reg/D]       \
[get_pins slice_16/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_16/sipo_bit/wr_1_reg/SE] [get_pins slice_16/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_16/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_16/sipo_bit/wr_1_reg/Q] [get_pins slice_16/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_16/sipo_bit/wr_reg/RETN] [get_pins slice_16/sipo_bit/wr_reg/D] \
[get_pins slice_16/sipo_bit/wr_reg/SI] [get_pins slice_16/sipo_bit/wr_reg/SE]  \
[get_pins slice_16/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_16/sipo_bit/wr_reg/RSTB] [get_pins slice_16/sipo_bit/wr_reg/Q] [get_pins \
slice_16/sipo_bit/wr_reg/QN] [get_pins slice_17/sipo_bit/wr_tmp_reg/RETN]      \
[get_pins slice_17/sipo_bit/wr_tmp_reg/D] [get_pins                            \
slice_17/sipo_bit/wr_tmp_reg/SI] [get_pins slice_17/sipo_bit/wr_tmp_reg/SE]    \
[get_pins slice_17/sipo_bit/wr_tmp_reg/CLK] [get_pins                          \
slice_17/sipo_bit/wr_tmp_reg/RSTB] [get_pins slice_17/sipo_bit/wr_tmp_reg/Q]   \
[get_pins slice_17/sipo_bit/wr_tmp_reg/QN] [get_pins                           \
slice_17/sipo_bit/wr_0_reg/RETN] [get_pins slice_17/sipo_bit/wr_0_reg/D]       \
[get_pins slice_17/sipo_bit/wr_0_reg/SI] [get_pins                             \
slice_17/sipo_bit/wr_0_reg/SE] [get_pins slice_17/sipo_bit/wr_0_reg/CLK]       \
[get_pins slice_17/sipo_bit/wr_0_reg/RSTB] [get_pins                           \
slice_17/sipo_bit/wr_0_reg/Q] [get_pins slice_17/sipo_bit/wr_0_reg/QN]         \
[get_pins slice_17/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                     \
slice_17/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_17/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_17/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_17/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_17/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_17/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_17/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_17/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_17/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_17/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_17/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_17/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_17/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_17/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_17/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_17/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_17/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_17/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_17/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_17/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_17/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_17/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_17/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_17/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_17/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_17/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_17/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_17/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_17/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_17/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_17/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_17/sipo_bit/wr_1_reg/RETN] [get_pins slice_17/sipo_bit/wr_1_reg/D]       \
[get_pins slice_17/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_17/sipo_bit/wr_1_reg/SE] [get_pins slice_17/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_17/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_17/sipo_bit/wr_1_reg/Q] [get_pins slice_17/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_17/sipo_bit/wr_reg/RETN] [get_pins slice_17/sipo_bit/wr_reg/D] \
[get_pins slice_17/sipo_bit/wr_reg/SI] [get_pins slice_17/sipo_bit/wr_reg/SE]  \
[get_pins slice_17/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_17/sipo_bit/wr_reg/RSTB] [get_pins slice_17/sipo_bit/wr_reg/Q] [get_pins \
slice_17/sipo_bit/wr_reg/QN] [get_pins slice_18/sipo_bit/wr_tmp_reg/RETN]      \
[get_pins slice_18/sipo_bit/wr_tmp_reg/D] [get_pins                            \
slice_18/sipo_bit/wr_tmp_reg/SI] [get_pins slice_18/sipo_bit/wr_tmp_reg/SE]    \
[get_pins slice_18/sipo_bit/wr_tmp_reg/CLK] [get_pins                          \
slice_18/sipo_bit/wr_tmp_reg/RSTB] [get_pins slice_18/sipo_bit/wr_tmp_reg/Q]   \
[get_pins slice_18/sipo_bit/wr_tmp_reg/QN] [get_pins                           \
slice_18/sipo_bit/wr_0_reg/RETN] [get_pins slice_18/sipo_bit/wr_0_reg/D]       \
[get_pins slice_18/sipo_bit/wr_0_reg/SI] [get_pins                             \
slice_18/sipo_bit/wr_0_reg/SE] [get_pins slice_18/sipo_bit/wr_0_reg/CLK]       \
[get_pins slice_18/sipo_bit/wr_0_reg/RSTB] [get_pins                           \
slice_18/sipo_bit/wr_0_reg/Q] [get_pins slice_18/sipo_bit/wr_0_reg/QN]         \
[get_pins slice_18/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                     \
slice_18/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_18/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_18/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_18/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_18/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_18/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_18/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_18/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_18/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_18/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_18/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_18/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_18/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_18/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_18/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_18/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_18/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_18/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_18/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_18/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_18/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_18/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_18/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_18/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_18/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_18/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_18/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_18/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_18/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_18/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_18/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_18/sipo_bit/wr_1_reg/RETN] [get_pins slice_18/sipo_bit/wr_1_reg/D]       \
[get_pins slice_18/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_18/sipo_bit/wr_1_reg/SE] [get_pins slice_18/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_18/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_18/sipo_bit/wr_1_reg/Q] [get_pins slice_18/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_18/sipo_bit/wr_reg/RETN] [get_pins slice_18/sipo_bit/wr_reg/D] \
[get_pins slice_18/sipo_bit/wr_reg/SI] [get_pins slice_18/sipo_bit/wr_reg/SE]  \
[get_pins slice_18/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_18/sipo_bit/wr_reg/RSTB] [get_pins slice_18/sipo_bit/wr_reg/Q] [get_pins \
slice_18/sipo_bit/wr_reg/QN] [get_pins slice_19/sipo_bit/wr_tmp_reg/RETN]      \
[get_pins slice_19/sipo_bit/wr_tmp_reg/D] [get_pins                            \
slice_19/sipo_bit/wr_tmp_reg/SI] [get_pins slice_19/sipo_bit/wr_tmp_reg/SE]    \
[get_pins slice_19/sipo_bit/wr_tmp_reg/CLK] [get_pins                          \
slice_19/sipo_bit/wr_tmp_reg/RSTB] [get_pins slice_19/sipo_bit/wr_tmp_reg/Q]   \
[get_pins slice_19/sipo_bit/wr_tmp_reg/QN] [get_pins                           \
slice_19/sipo_bit/wr_0_reg/RETN] [get_pins slice_19/sipo_bit/wr_0_reg/D]       \
[get_pins slice_19/sipo_bit/wr_0_reg/SI] [get_pins                             \
slice_19/sipo_bit/wr_0_reg/SE] [get_pins slice_19/sipo_bit/wr_0_reg/CLK]       \
[get_pins slice_19/sipo_bit/wr_0_reg/RSTB] [get_pins                           \
slice_19/sipo_bit/wr_0_reg/Q] [get_pins slice_19/sipo_bit/wr_0_reg/QN]         \
[get_pins slice_19/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                     \
slice_19/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_19/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_19/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_19/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_19/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_19/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_19/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_19/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_19/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_19/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_19/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_19/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_19/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_19/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_19/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_19/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_19/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_19/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_19/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_19/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_19/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_19/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_19/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_19/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_19/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_19/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_19/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_19/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_19/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_19/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_19/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_19/sipo_bit/wr_1_reg/RETN] [get_pins slice_19/sipo_bit/wr_1_reg/D]       \
[get_pins slice_19/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_19/sipo_bit/wr_1_reg/SE] [get_pins slice_19/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_19/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_19/sipo_bit/wr_1_reg/Q] [get_pins slice_19/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_19/sipo_bit/wr_reg/RETN] [get_pins slice_19/sipo_bit/wr_reg/D] \
[get_pins slice_19/sipo_bit/wr_reg/SI] [get_pins slice_19/sipo_bit/wr_reg/SE]  \
[get_pins slice_19/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_19/sipo_bit/wr_reg/RSTB] [get_pins slice_19/sipo_bit/wr_reg/Q] [get_pins \
slice_19/sipo_bit/wr_reg/QN] [get_pins slice_20/sipo_bit/wr_tmp_reg/RETN]      \
[get_pins slice_20/sipo_bit/wr_tmp_reg/D] [get_pins                            \
slice_20/sipo_bit/wr_tmp_reg/SI] [get_pins slice_20/sipo_bit/wr_tmp_reg/SE]    \
[get_pins slice_20/sipo_bit/wr_tmp_reg/CLK] [get_pins                          \
slice_20/sipo_bit/wr_tmp_reg/RSTB] [get_pins slice_20/sipo_bit/wr_tmp_reg/Q]   \
[get_pins slice_20/sipo_bit/wr_tmp_reg/QN] [get_pins                           \
slice_20/sipo_bit/wr_0_reg/RETN] [get_pins slice_20/sipo_bit/wr_0_reg/D]       \
[get_pins slice_20/sipo_bit/wr_0_reg/SI] [get_pins                             \
slice_20/sipo_bit/wr_0_reg/SE] [get_pins slice_20/sipo_bit/wr_0_reg/CLK]       \
[get_pins slice_20/sipo_bit/wr_0_reg/RSTB] [get_pins                           \
slice_20/sipo_bit/wr_0_reg/Q] [get_pins slice_20/sipo_bit/wr_0_reg/QN]         \
[get_pins slice_20/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                     \
slice_20/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_20/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_20/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_20/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_20/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_20/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_20/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_20/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_20/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_20/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_20/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_20/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_20/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_20/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_20/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_20/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_20/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_20/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_20/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_20/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_20/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_20/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_20/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_20/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_20/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_20/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_20/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_20/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_20/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_20/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_20/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_20/sipo_bit/wr_1_reg/RETN] [get_pins slice_20/sipo_bit/wr_1_reg/D]       \
[get_pins slice_20/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_20/sipo_bit/wr_1_reg/SE] [get_pins slice_20/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_20/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_20/sipo_bit/wr_1_reg/Q] [get_pins slice_20/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_20/sipo_bit/wr_reg/RETN] [get_pins slice_20/sipo_bit/wr_reg/D] \
[get_pins slice_20/sipo_bit/wr_reg/SI] [get_pins slice_20/sipo_bit/wr_reg/SE]  \
[get_pins slice_20/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_20/sipo_bit/wr_reg/RSTB] [get_pins slice_20/sipo_bit/wr_reg/Q] [get_pins \
slice_20/sipo_bit/wr_reg/QN] [get_pins slice_21/sipo_bit/wr_tmp_reg/RETN]      \
[get_pins slice_21/sipo_bit/wr_tmp_reg/D] [get_pins                            \
slice_21/sipo_bit/wr_tmp_reg/SI] [get_pins slice_21/sipo_bit/wr_tmp_reg/SE]    \
[get_pins slice_21/sipo_bit/wr_tmp_reg/CLK] [get_pins                          \
slice_21/sipo_bit/wr_tmp_reg/RSTB] [get_pins slice_21/sipo_bit/wr_tmp_reg/Q]   \
[get_pins slice_21/sipo_bit/wr_tmp_reg/QN] [get_pins                           \
slice_21/sipo_bit/wr_0_reg/RETN] [get_pins slice_21/sipo_bit/wr_0_reg/D]       \
[get_pins slice_21/sipo_bit/wr_0_reg/SI] [get_pins                             \
slice_21/sipo_bit/wr_0_reg/SE] [get_pins slice_21/sipo_bit/wr_0_reg/CLK]       \
[get_pins slice_21/sipo_bit/wr_0_reg/RSTB] [get_pins                           \
slice_21/sipo_bit/wr_0_reg/Q] [get_pins slice_21/sipo_bit/wr_0_reg/QN]         \
[get_pins slice_21/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                     \
slice_21/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_21/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_21/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_21/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_21/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_21/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_21/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_21/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_21/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_21/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_21/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_21/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_21/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_21/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_21/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_21/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_21/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_21/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_21/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_21/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_21/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_21/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_21/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_21/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_21/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_21/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_21/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_21/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_21/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_21/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_21/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_21/sipo_bit/wr_1_reg/RETN] [get_pins slice_21/sipo_bit/wr_1_reg/D]       \
[get_pins slice_21/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_21/sipo_bit/wr_1_reg/SE] [get_pins slice_21/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_21/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_21/sipo_bit/wr_1_reg/Q] [get_pins slice_21/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_21/sipo_bit/wr_reg/RETN] [get_pins slice_21/sipo_bit/wr_reg/D] \
[get_pins slice_21/sipo_bit/wr_reg/SI] [get_pins slice_21/sipo_bit/wr_reg/SE]  \
[get_pins slice_21/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_21/sipo_bit/wr_reg/RSTB] [get_pins slice_21/sipo_bit/wr_reg/Q] [get_pins \
slice_21/sipo_bit/wr_reg/QN] [get_pins slice_22/sipo_bit/wr_tmp_reg/RETN]      \
[get_pins slice_22/sipo_bit/wr_tmp_reg/D] [get_pins                            \
slice_22/sipo_bit/wr_tmp_reg/SI] [get_pins slice_22/sipo_bit/wr_tmp_reg/SE]    \
[get_pins slice_22/sipo_bit/wr_tmp_reg/CLK] [get_pins                          \
slice_22/sipo_bit/wr_tmp_reg/RSTB] [get_pins slice_22/sipo_bit/wr_tmp_reg/Q]   \
[get_pins slice_22/sipo_bit/wr_tmp_reg/QN] [get_pins                           \
slice_22/sipo_bit/wr_0_reg/RETN] [get_pins slice_22/sipo_bit/wr_0_reg/D]       \
[get_pins slice_22/sipo_bit/wr_0_reg/SI] [get_pins                             \
slice_22/sipo_bit/wr_0_reg/SE] [get_pins slice_22/sipo_bit/wr_0_reg/CLK]       \
[get_pins slice_22/sipo_bit/wr_0_reg/RSTB] [get_pins                           \
slice_22/sipo_bit/wr_0_reg/Q] [get_pins slice_22/sipo_bit/wr_0_reg/QN]         \
[get_pins slice_22/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                     \
slice_22/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_22/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_22/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_22/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_22/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_22/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_22/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_22/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_22/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_22/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_22/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_22/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_22/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_22/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_22/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_22/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_22/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_22/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_22/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_22/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_22/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_22/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_22/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_22/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_22/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_22/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_22/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_22/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_22/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_22/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_22/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_22/sipo_bit/wr_1_reg/RETN] [get_pins slice_22/sipo_bit/wr_1_reg/D]       \
[get_pins slice_22/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_22/sipo_bit/wr_1_reg/SE] [get_pins slice_22/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_22/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_22/sipo_bit/wr_1_reg/Q] [get_pins slice_22/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_22/sipo_bit/wr_reg/RETN] [get_pins slice_22/sipo_bit/wr_reg/D] \
[get_pins slice_22/sipo_bit/wr_reg/SI] [get_pins slice_22/sipo_bit/wr_reg/SE]  \
[get_pins slice_22/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_22/sipo_bit/wr_reg/RSTB] [get_pins slice_22/sipo_bit/wr_reg/Q] [get_pins \
slice_22/sipo_bit/wr_reg/QN] [get_pins slice_23/sipo_bit/wr_tmp_reg/RETN]      \
[get_pins slice_23/sipo_bit/wr_tmp_reg/D] [get_pins                            \
slice_23/sipo_bit/wr_tmp_reg/SI] [get_pins slice_23/sipo_bit/wr_tmp_reg/SE]    \
[get_pins slice_23/sipo_bit/wr_tmp_reg/CLK] [get_pins                          \
slice_23/sipo_bit/wr_tmp_reg/RSTB] [get_pins slice_23/sipo_bit/wr_tmp_reg/Q]   \
[get_pins slice_23/sipo_bit/wr_tmp_reg/QN] [get_pins                           \
slice_23/sipo_bit/wr_0_reg/RETN] [get_pins slice_23/sipo_bit/wr_0_reg/D]       \
[get_pins slice_23/sipo_bit/wr_0_reg/SI] [get_pins                             \
slice_23/sipo_bit/wr_0_reg/SE] [get_pins slice_23/sipo_bit/wr_0_reg/CLK]       \
[get_pins slice_23/sipo_bit/wr_0_reg/RSTB] [get_pins                           \
slice_23/sipo_bit/wr_0_reg/Q] [get_pins slice_23/sipo_bit/wr_0_reg/QN]         \
[get_pins slice_23/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                     \
slice_23/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_23/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_23/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_23/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_23/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_23/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_23/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_23/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_23/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_23/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_23/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_23/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_23/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_23/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_23/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_23/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_23/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_23/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_23/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_23/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_23/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_23/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_23/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_23/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_23/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_23/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_23/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_23/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_23/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_23/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_23/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_23/sipo_bit/wr_1_reg/RETN] [get_pins slice_23/sipo_bit/wr_1_reg/D]       \
[get_pins slice_23/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_23/sipo_bit/wr_1_reg/SE] [get_pins slice_23/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_23/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_23/sipo_bit/wr_1_reg/Q] [get_pins slice_23/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_23/sipo_bit/wr_reg/RETN] [get_pins slice_23/sipo_bit/wr_reg/D] \
[get_pins slice_23/sipo_bit/wr_reg/SI] [get_pins slice_23/sipo_bit/wr_reg/SE]  \
[get_pins slice_23/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_23/sipo_bit/wr_reg/RSTB] [get_pins slice_23/sipo_bit/wr_reg/Q] [get_pins \
slice_23/sipo_bit/wr_reg/QN] [get_pins slice_24/sipo_bit/wr_tmp_reg/RETN]      \
[get_pins slice_24/sipo_bit/wr_tmp_reg/D] [get_pins                            \
slice_24/sipo_bit/wr_tmp_reg/SI] [get_pins slice_24/sipo_bit/wr_tmp_reg/SE]    \
[get_pins slice_24/sipo_bit/wr_tmp_reg/CLK] [get_pins                          \
slice_24/sipo_bit/wr_tmp_reg/RSTB] [get_pins slice_24/sipo_bit/wr_tmp_reg/Q]   \
[get_pins slice_24/sipo_bit/wr_tmp_reg/QN] [get_pins                           \
slice_24/sipo_bit/wr_0_reg/RETN] [get_pins slice_24/sipo_bit/wr_0_reg/D]       \
[get_pins slice_24/sipo_bit/wr_0_reg/SI] [get_pins                             \
slice_24/sipo_bit/wr_0_reg/SE] [get_pins slice_24/sipo_bit/wr_0_reg/CLK]       \
[get_pins slice_24/sipo_bit/wr_0_reg/RSTB] [get_pins                           \
slice_24/sipo_bit/wr_0_reg/Q] [get_pins slice_24/sipo_bit/wr_0_reg/QN]         \
[get_pins slice_24/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                     \
slice_24/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_24/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_24/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_24/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_24/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_24/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_24/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_24/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_24/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_24/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_24/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_24/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_24/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_24/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_24/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_24/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_24/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_24/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_24/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_24/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_24/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_24/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_24/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_24/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_24/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_24/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_24/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_24/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_24/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_24/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_24/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_24/sipo_bit/wr_1_reg/RETN] [get_pins slice_24/sipo_bit/wr_1_reg/D]       \
[get_pins slice_24/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_24/sipo_bit/wr_1_reg/SE] [get_pins slice_24/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_24/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_24/sipo_bit/wr_1_reg/Q] [get_pins slice_24/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_24/sipo_bit/wr_reg/RETN] [get_pins slice_24/sipo_bit/wr_reg/D] \
[get_pins slice_24/sipo_bit/wr_reg/SI] [get_pins slice_24/sipo_bit/wr_reg/SE]  \
[get_pins slice_24/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_24/sipo_bit/wr_reg/RSTB] [get_pins slice_24/sipo_bit/wr_reg/Q] [get_pins \
slice_24/sipo_bit/wr_reg/QN] [get_pins slice_25/sipo_bit/wr_tmp_reg/RETN]      \
[get_pins slice_25/sipo_bit/wr_tmp_reg/D] [get_pins                            \
slice_25/sipo_bit/wr_tmp_reg/SI] [get_pins slice_25/sipo_bit/wr_tmp_reg/SE]    \
[get_pins slice_25/sipo_bit/wr_tmp_reg/CLK] [get_pins                          \
slice_25/sipo_bit/wr_tmp_reg/RSTB] [get_pins slice_25/sipo_bit/wr_tmp_reg/Q]   \
[get_pins slice_25/sipo_bit/wr_tmp_reg/QN] [get_pins                           \
slice_25/sipo_bit/wr_0_reg/RETN] [get_pins slice_25/sipo_bit/wr_0_reg/D]       \
[get_pins slice_25/sipo_bit/wr_0_reg/SI] [get_pins                             \
slice_25/sipo_bit/wr_0_reg/SE] [get_pins slice_25/sipo_bit/wr_0_reg/CLK]       \
[get_pins slice_25/sipo_bit/wr_0_reg/RSTB] [get_pins                           \
slice_25/sipo_bit/wr_0_reg/Q] [get_pins slice_25/sipo_bit/wr_0_reg/QN]         \
[get_pins slice_25/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                     \
slice_25/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_25/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_25/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_25/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_25/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_25/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_25/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_25/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_25/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_25/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_25/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_25/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_25/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_25/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_25/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_25/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_25/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_25/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_25/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_25/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_25/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_25/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_25/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_25/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_25/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_25/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_25/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_25/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_25/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_25/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_25/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_25/sipo_bit/wr_1_reg/RETN] [get_pins slice_25/sipo_bit/wr_1_reg/D]       \
[get_pins slice_25/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_25/sipo_bit/wr_1_reg/SE] [get_pins slice_25/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_25/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_25/sipo_bit/wr_1_reg/Q] [get_pins slice_25/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_25/sipo_bit/wr_reg/RETN] [get_pins slice_25/sipo_bit/wr_reg/D] \
[get_pins slice_25/sipo_bit/wr_reg/SI] [get_pins slice_25/sipo_bit/wr_reg/SE]  \
[get_pins slice_25/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_25/sipo_bit/wr_reg/RSTB] [get_pins slice_25/sipo_bit/wr_reg/Q] [get_pins \
slice_25/sipo_bit/wr_reg/QN] [get_pins slice_26/sipo_bit/wr_tmp_reg/RETN]      \
[get_pins slice_26/sipo_bit/wr_tmp_reg/D] [get_pins                            \
slice_26/sipo_bit/wr_tmp_reg/SI] [get_pins slice_26/sipo_bit/wr_tmp_reg/SE]    \
[get_pins slice_26/sipo_bit/wr_tmp_reg/CLK] [get_pins                          \
slice_26/sipo_bit/wr_tmp_reg/RSTB] [get_pins slice_26/sipo_bit/wr_tmp_reg/Q]   \
[get_pins slice_26/sipo_bit/wr_tmp_reg/QN] [get_pins                           \
slice_26/sipo_bit/wr_0_reg/RETN] [get_pins slice_26/sipo_bit/wr_0_reg/D]       \
[get_pins slice_26/sipo_bit/wr_0_reg/SI] [get_pins                             \
slice_26/sipo_bit/wr_0_reg/SE] [get_pins slice_26/sipo_bit/wr_0_reg/CLK]       \
[get_pins slice_26/sipo_bit/wr_0_reg/RSTB] [get_pins                           \
slice_26/sipo_bit/wr_0_reg/Q] [get_pins slice_26/sipo_bit/wr_0_reg/QN]         \
[get_pins slice_26/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                     \
slice_26/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_26/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_26/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_26/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_26/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_26/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_26/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_26/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_26/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_26/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_26/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_26/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_26/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_26/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_26/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_26/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_26/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_26/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_26/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_26/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_26/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_26/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_26/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_26/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_26/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_26/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_26/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_26/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_26/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_26/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_26/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_26/sipo_bit/wr_1_reg/RETN] [get_pins slice_26/sipo_bit/wr_1_reg/D]       \
[get_pins slice_26/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_26/sipo_bit/wr_1_reg/SE] [get_pins slice_26/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_26/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_26/sipo_bit/wr_1_reg/Q] [get_pins slice_26/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_26/sipo_bit/wr_reg/RETN] [get_pins slice_26/sipo_bit/wr_reg/D] \
[get_pins slice_26/sipo_bit/wr_reg/SI] [get_pins slice_26/sipo_bit/wr_reg/SE]  \
[get_pins slice_26/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_26/sipo_bit/wr_reg/RSTB] [get_pins slice_26/sipo_bit/wr_reg/Q] [get_pins \
slice_26/sipo_bit/wr_reg/QN] [get_pins slice_27/sipo_bit/wr_tmp_reg/RETN]      \
[get_pins slice_27/sipo_bit/wr_tmp_reg/D] [get_pins                            \
slice_27/sipo_bit/wr_tmp_reg/SI] [get_pins slice_27/sipo_bit/wr_tmp_reg/SE]    \
[get_pins slice_27/sipo_bit/wr_tmp_reg/CLK] [get_pins                          \
slice_27/sipo_bit/wr_tmp_reg/RSTB] [get_pins slice_27/sipo_bit/wr_tmp_reg/Q]   \
[get_pins slice_27/sipo_bit/wr_tmp_reg/QN] [get_pins                           \
slice_27/sipo_bit/wr_0_reg/RETN] [get_pins slice_27/sipo_bit/wr_0_reg/D]       \
[get_pins slice_27/sipo_bit/wr_0_reg/SI] [get_pins                             \
slice_27/sipo_bit/wr_0_reg/SE] [get_pins slice_27/sipo_bit/wr_0_reg/CLK]       \
[get_pins slice_27/sipo_bit/wr_0_reg/RSTB] [get_pins                           \
slice_27/sipo_bit/wr_0_reg/Q] [get_pins slice_27/sipo_bit/wr_0_reg/QN]         \
[get_pins slice_27/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                     \
slice_27/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_27/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_27/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_27/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_27/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_27/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_27/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_27/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_27/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_27/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_27/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_27/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_27/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_27/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_27/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_27/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_27/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_27/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_27/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_27/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_27/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_27/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_27/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_27/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_27/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_27/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_27/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_27/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_27/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_27/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_27/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_27/sipo_bit/wr_1_reg/RETN] [get_pins slice_27/sipo_bit/wr_1_reg/D]       \
[get_pins slice_27/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_27/sipo_bit/wr_1_reg/SE] [get_pins slice_27/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_27/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_27/sipo_bit/wr_1_reg/Q] [get_pins slice_27/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_27/sipo_bit/wr_reg/RETN] [get_pins slice_27/sipo_bit/wr_reg/D] \
[get_pins slice_27/sipo_bit/wr_reg/SI] [get_pins slice_27/sipo_bit/wr_reg/SE]  \
[get_pins slice_27/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_27/sipo_bit/wr_reg/RSTB] [get_pins slice_27/sipo_bit/wr_reg/Q] [get_pins \
slice_27/sipo_bit/wr_reg/QN] [get_pins slice_28/sipo_bit/wr_tmp_reg/RETN]      \
[get_pins slice_28/sipo_bit/wr_tmp_reg/D] [get_pins                            \
slice_28/sipo_bit/wr_tmp_reg/SI] [get_pins slice_28/sipo_bit/wr_tmp_reg/SE]    \
[get_pins slice_28/sipo_bit/wr_tmp_reg/CLK] [get_pins                          \
slice_28/sipo_bit/wr_tmp_reg/RSTB] [get_pins slice_28/sipo_bit/wr_tmp_reg/Q]   \
[get_pins slice_28/sipo_bit/wr_tmp_reg/QN] [get_pins                           \
slice_28/sipo_bit/wr_0_reg/RETN] [get_pins slice_28/sipo_bit/wr_0_reg/D]       \
[get_pins slice_28/sipo_bit/wr_0_reg/SI] [get_pins                             \
slice_28/sipo_bit/wr_0_reg/SE] [get_pins slice_28/sipo_bit/wr_0_reg/CLK]       \
[get_pins slice_28/sipo_bit/wr_0_reg/RSTB] [get_pins                           \
slice_28/sipo_bit/wr_0_reg/Q] [get_pins slice_28/sipo_bit/wr_0_reg/QN]         \
[get_pins slice_28/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                     \
slice_28/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_28/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_28/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_28/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_28/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_28/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_28/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_28/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_28/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_28/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_28/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_28/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_28/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_28/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_28/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_28/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_28/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_28/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_28/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_28/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_28/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_28/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_28/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_28/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_28/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_28/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_28/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_28/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_28/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_28/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_28/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_28/sipo_bit/wr_1_reg/RETN] [get_pins slice_28/sipo_bit/wr_1_reg/D]       \
[get_pins slice_28/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_28/sipo_bit/wr_1_reg/SE] [get_pins slice_28/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_28/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_28/sipo_bit/wr_1_reg/Q] [get_pins slice_28/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_28/sipo_bit/wr_reg/RETN] [get_pins slice_28/sipo_bit/wr_reg/D] \
[get_pins slice_28/sipo_bit/wr_reg/SI] [get_pins slice_28/sipo_bit/wr_reg/SE]  \
[get_pins slice_28/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_28/sipo_bit/wr_reg/RSTB] [get_pins slice_28/sipo_bit/wr_reg/Q] [get_pins \
slice_28/sipo_bit/wr_reg/QN] [get_pins slice_29/sipo_bit/wr_tmp_reg/RETN]      \
[get_pins slice_29/sipo_bit/wr_tmp_reg/D] [get_pins                            \
slice_29/sipo_bit/wr_tmp_reg/SI] [get_pins slice_29/sipo_bit/wr_tmp_reg/SE]    \
[get_pins slice_29/sipo_bit/wr_tmp_reg/CLK] [get_pins                          \
slice_29/sipo_bit/wr_tmp_reg/RSTB] [get_pins slice_29/sipo_bit/wr_tmp_reg/Q]   \
[get_pins slice_29/sipo_bit/wr_tmp_reg/QN] [get_pins                           \
slice_29/sipo_bit/wr_0_reg/RETN] [get_pins slice_29/sipo_bit/wr_0_reg/D]       \
[get_pins slice_29/sipo_bit/wr_0_reg/SI] [get_pins                             \
slice_29/sipo_bit/wr_0_reg/SE] [get_pins slice_29/sipo_bit/wr_0_reg/CLK]       \
[get_pins slice_29/sipo_bit/wr_0_reg/RSTB] [get_pins                           \
slice_29/sipo_bit/wr_0_reg/Q] [get_pins slice_29/sipo_bit/wr_0_reg/QN]         \
[get_pins slice_29/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                     \
slice_29/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_29/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_29/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_29/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_29/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_29/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_29/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_29/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_29/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_29/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_29/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_29/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_29/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_29/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_29/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_29/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_29/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_29/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_29/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_29/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_29/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_29/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_29/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_29/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_29/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_29/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_29/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_29/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_29/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_29/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_29/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_29/sipo_bit/wr_1_reg/RETN] [get_pins slice_29/sipo_bit/wr_1_reg/D]       \
[get_pins slice_29/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_29/sipo_bit/wr_1_reg/SE] [get_pins slice_29/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_29/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_29/sipo_bit/wr_1_reg/Q] [get_pins slice_29/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_29/sipo_bit/wr_reg/RETN] [get_pins slice_29/sipo_bit/wr_reg/D] \
[get_pins slice_29/sipo_bit/wr_reg/SI] [get_pins slice_29/sipo_bit/wr_reg/SE]  \
[get_pins slice_29/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_29/sipo_bit/wr_reg/RSTB] [get_pins slice_29/sipo_bit/wr_reg/Q] [get_pins \
slice_29/sipo_bit/wr_reg/QN] [get_pins slice_30/sipo_bit/wr_tmp_reg/RETN]      \
[get_pins slice_30/sipo_bit/wr_tmp_reg/D] [get_pins                            \
slice_30/sipo_bit/wr_tmp_reg/SI] [get_pins slice_30/sipo_bit/wr_tmp_reg/SE]    \
[get_pins slice_30/sipo_bit/wr_tmp_reg/CLK] [get_pins                          \
slice_30/sipo_bit/wr_tmp_reg/RSTB] [get_pins slice_30/sipo_bit/wr_tmp_reg/Q]   \
[get_pins slice_30/sipo_bit/wr_tmp_reg/QN] [get_pins                           \
slice_30/sipo_bit/wr_0_reg/RETN] [get_pins slice_30/sipo_bit/wr_0_reg/D]       \
[get_pins slice_30/sipo_bit/wr_0_reg/SI] [get_pins                             \
slice_30/sipo_bit/wr_0_reg/SE] [get_pins slice_30/sipo_bit/wr_0_reg/CLK]       \
[get_pins slice_30/sipo_bit/wr_0_reg/RSTB] [get_pins                           \
slice_30/sipo_bit/wr_0_reg/Q] [get_pins slice_30/sipo_bit/wr_0_reg/QN]         \
[get_pins slice_30/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                     \
slice_30/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_30/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_30/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_30/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_30/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_30/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_30/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_30/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_30/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_30/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_30/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_30/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_30/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_30/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_30/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_30/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_30/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_30/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_30/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_30/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_30/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_30/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_30/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_30/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_30/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_30/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_30/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_30/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_30/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_30/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_30/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_30/sipo_bit/wr_1_reg/RETN] [get_pins slice_30/sipo_bit/wr_1_reg/D]       \
[get_pins slice_30/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_30/sipo_bit/wr_1_reg/SE] [get_pins slice_30/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_30/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_30/sipo_bit/wr_1_reg/Q] [get_pins slice_30/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_30/sipo_bit/wr_reg/RETN] [get_pins slice_30/sipo_bit/wr_reg/D] \
[get_pins slice_30/sipo_bit/wr_reg/SI] [get_pins slice_30/sipo_bit/wr_reg/SE]  \
[get_pins slice_30/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_30/sipo_bit/wr_reg/RSTB] [get_pins slice_30/sipo_bit/wr_reg/Q] [get_pins \
slice_30/sipo_bit/wr_reg/QN] [get_pins slice_31/sipo_bit/wr_tmp_reg/RETN]      \
[get_pins slice_31/sipo_bit/wr_tmp_reg/D] [get_pins                            \
slice_31/sipo_bit/wr_tmp_reg/SI] [get_pins slice_31/sipo_bit/wr_tmp_reg/SE]    \
[get_pins slice_31/sipo_bit/wr_tmp_reg/CLK] [get_pins                          \
slice_31/sipo_bit/wr_tmp_reg/RSTB] [get_pins slice_31/sipo_bit/wr_tmp_reg/Q]   \
[get_pins slice_31/sipo_bit/wr_tmp_reg/QN] [get_pins                           \
slice_31/sipo_bit/wr_0_reg/RETN] [get_pins slice_31/sipo_bit/wr_0_reg/D]       \
[get_pins slice_31/sipo_bit/wr_0_reg/SI] [get_pins                             \
slice_31/sipo_bit/wr_0_reg/SE] [get_pins slice_31/sipo_bit/wr_0_reg/CLK]       \
[get_pins slice_31/sipo_bit/wr_0_reg/RSTB] [get_pins                           \
slice_31/sipo_bit/wr_0_reg/Q] [get_pins slice_31/sipo_bit/wr_0_reg/QN]         \
[get_pins slice_31/sipo_bit/wr_addr_reg_1_/RETN] [get_pins                     \
slice_31/sipo_bit/wr_addr_reg_1_/D] [get_pins                                  \
slice_31/sipo_bit/wr_addr_reg_1_/SI] [get_pins                                 \
slice_31/sipo_bit/wr_addr_reg_1_/SE] [get_pins                                 \
slice_31/sipo_bit/wr_addr_reg_1_/CLK] [get_pins                                \
slice_31/sipo_bit/wr_addr_reg_1_/RSTB] [get_pins                               \
slice_31/sipo_bit/wr_addr_reg_1_/Q] [get_pins                                  \
slice_31/sipo_bit/wr_addr_reg_1_/QN] [get_pins                                 \
slice_31/sipo_bit/wr_addr_reg_3_/RETN] [get_pins                               \
slice_31/sipo_bit/wr_addr_reg_3_/D] [get_pins                                  \
slice_31/sipo_bit/wr_addr_reg_3_/SI] [get_pins                                 \
slice_31/sipo_bit/wr_addr_reg_3_/SE] [get_pins                                 \
slice_31/sipo_bit/wr_addr_reg_3_/CLK] [get_pins                                \
slice_31/sipo_bit/wr_addr_reg_3_/RSTB] [get_pins                               \
slice_31/sipo_bit/wr_addr_reg_3_/Q] [get_pins                                  \
slice_31/sipo_bit/wr_addr_reg_3_/QN] [get_pins                                 \
slice_31/sipo_bit/wr_addr_reg_2_/RETN] [get_pins                               \
slice_31/sipo_bit/wr_addr_reg_2_/D] [get_pins                                  \
slice_31/sipo_bit/wr_addr_reg_2_/SI] [get_pins                                 \
slice_31/sipo_bit/wr_addr_reg_2_/SE] [get_pins                                 \
slice_31/sipo_bit/wr_addr_reg_2_/CLK] [get_pins                                \
slice_31/sipo_bit/wr_addr_reg_2_/RSTB] [get_pins                               \
slice_31/sipo_bit/wr_addr_reg_2_/Q] [get_pins                                  \
slice_31/sipo_bit/wr_addr_reg_2_/QN] [get_pins                                 \
slice_31/sipo_bit/wr_addr_reg_0_/RETN] [get_pins                               \
slice_31/sipo_bit/wr_addr_reg_0_/D] [get_pins                                  \
slice_31/sipo_bit/wr_addr_reg_0_/SI] [get_pins                                 \
slice_31/sipo_bit/wr_addr_reg_0_/SE] [get_pins                                 \
slice_31/sipo_bit/wr_addr_reg_0_/CLK] [get_pins                                \
slice_31/sipo_bit/wr_addr_reg_0_/RSTB] [get_pins                               \
slice_31/sipo_bit/wr_addr_reg_0_/Q] [get_pins                                  \
slice_31/sipo_bit/wr_addr_reg_0_/QN] [get_pins                                 \
slice_31/sipo_bit/wr_1_reg/RETN] [get_pins slice_31/sipo_bit/wr_1_reg/D]       \
[get_pins slice_31/sipo_bit/wr_1_reg/SI] [get_pins                             \
slice_31/sipo_bit/wr_1_reg/SE] [get_pins slice_31/sipo_bit/wr_1_reg/CLK]       \
[get_pins slice_31/sipo_bit/wr_1_reg/RSTB] [get_pins                           \
slice_31/sipo_bit/wr_1_reg/Q] [get_pins slice_31/sipo_bit/wr_1_reg/QN]         \
[get_pins slice_31/sipo_bit/wr_reg/RETN] [get_pins slice_31/sipo_bit/wr_reg/D] \
[get_pins slice_31/sipo_bit/wr_reg/SI] [get_pins slice_31/sipo_bit/wr_reg/SE]  \
[get_pins slice_31/sipo_bit/wr_reg/CLK] [get_pins                              \
slice_31/sipo_bit/wr_reg/RSTB] [get_pins slice_31/sipo_bit/wr_reg/Q] [get_pins \
slice_31/sipo_bit/wr_reg/QN]]
set_input_delay -clock hclk  0.1  [get_ports reset]
set_input_delay -clock hclk  0.1  [get_ports data_in_serial]
set_input_delay -clock hclk  0.1  [get_ports data_valid]
set_input_delay -clock hclk  0.1  [get_ports memory_sleep]
set_input_delay -clock hclk  0.1  [get_ports {shut_down_signals[1]}]
set_input_delay -clock hclk  0.1  [get_ports {shut_down_signals[0]}]
set_input_delay -clock hclk  0.1  [get_ports {retention_signals[1]}]
set_input_delay -clock hclk  0.1  [get_ports {retention_signals[0]}]
set_input_delay -clock hclk  0.1  [get_ports {isolation_signals[1]}]
set_input_delay -clock hclk  0.1  [get_ports {isolation_signals[0]}]
set_input_delay -clock hclk  0.1  [get_ports scan_enable]
set_input_delay -clock hclk  0.1  [get_ports sipo_scan_in]
set_input_delay -clock hclk  0.1  [get_ports piso_scan_in]
set_input_delay -clock hclk  0.1  [get_ports hv_scan_in]
set_input_delay -clock hclk  0.1  [get_ports lv_scan_in]
set_output_delay -clock hclk  0.1  [get_ports sipo_scan_out]
set_output_delay -clock hclk  0.1  [get_ports piso_scan_out]
set_output_delay -clock hclk  0.1  [get_ports hv_scan_out]
set_output_delay -clock hclk  0.1  [get_ports lv_scan_out]
set_output_delay -clock hclk  0.1  [get_ports {sout[1]}]
set_output_delay -clock hclk  0.1  [get_ports {sout[0]}]
set_output_delay -clock hclk  0.1  [get_ports {memory_address[3]}]
set_output_delay -clock hclk  0.1  [get_ports {memory_address[2]}]
set_output_delay -clock hclk  0.1  [get_ports {memory_address[1]}]
set_output_delay -clock hclk  0.1  [get_ports {memory_address[0]}]
set_output_delay -clock hclk  0.1  [get_ports memory_ack]
set_output_delay -clock hclk  0.1  [get_ports {PG_ack_signals[3]}]
set_output_delay -clock hclk  0.1  [get_ports {PG_ack_signals[2]}]
set_output_delay -clock hclk  0.1  [get_ports {PG_ack_signals[1]}]
set_output_delay -clock hclk  0.1  [get_ports {PG_ack_signals[0]}]
set_clock_groups  -asynchronous -name hclk_others_1  -group [get_clocks hclk]
set_voltage 0  -min 0  -object_list TOP.primary.ground
set_voltage 0  -min 0  -object_list PD_SIPO_SLICE.primary.ground
set_voltage 0  -min 0  -object_list PD_PISO_SLICE.primary.ground
set_voltage 0.78  -min 0.78  -object_list piso_sw_out
set_voltage 0.78  -min 0.78  -object_list sipo_sw_out
set_voltage 0  -min 0  -object_list VSS
set_voltage 0.78  -min 0.78  -object_list VDDL
set_voltage 0.85  -min 0.85  -object_list VDDH
set_voltage 0.85  -min 0.85  -object_list VDDM
set_voltage 0  -min 0  -object_list slice_31/TOP.primary.ground
set_voltage 0  -min 0  -object_list slice_31/PD_SIPO.primary.ground
set_voltage 0  -min 0  -object_list slice_31/PD_PISO.primary.ground
set_voltage 0  -min 0  -object_list slice_31/VSS
set_voltage 0.78  -min 0.78  -object_list slice_31/VDDL
set_voltage 0.85  -min 0.85  -object_list slice_31/VDDH
set_voltage 0.85  -min 0.85  -object_list slice_31/VDDM
set_voltage 0.78  -min 0.78  -object_list slice_31/piso_sw_out
set_voltage 0.78  -min 0.78  -object_list slice_31/sipo_sw_out
set_voltage 0  -min 0  -object_list slice_30/TOP.primary.ground
set_voltage 0  -min 0  -object_list slice_30/PD_SIPO.primary.ground
set_voltage 0  -min 0  -object_list slice_30/PD_PISO.primary.ground
set_voltage 0  -min 0  -object_list slice_30/VSS
set_voltage 0.78  -min 0.78  -object_list slice_30/VDDL
set_voltage 0.85  -min 0.85  -object_list slice_30/VDDH
set_voltage 0.85  -min 0.85  -object_list slice_30/VDDM
set_voltage 0.78  -min 0.78  -object_list slice_30/piso_sw_out
set_voltage 0.78  -min 0.78  -object_list slice_30/sipo_sw_out
set_voltage 0  -min 0  -object_list slice_29/TOP.primary.ground
set_voltage 0  -min 0  -object_list slice_29/PD_SIPO.primary.ground
set_voltage 0  -min 0  -object_list slice_29/PD_PISO.primary.ground
set_voltage 0  -min 0  -object_list slice_29/VSS
set_voltage 0.78  -min 0.78  -object_list slice_29/VDDL
set_voltage 0.85  -min 0.85  -object_list slice_29/VDDH
set_voltage 0.85  -min 0.85  -object_list slice_29/VDDM
set_voltage 0.78  -min 0.78  -object_list slice_29/piso_sw_out
set_voltage 0.78  -min 0.78  -object_list slice_29/sipo_sw_out
set_voltage 0  -min 0  -object_list slice_28/TOP.primary.ground
set_voltage 0  -min 0  -object_list slice_28/PD_SIPO.primary.ground
set_voltage 0  -min 0  -object_list slice_28/PD_PISO.primary.ground
set_voltage 0  -min 0  -object_list slice_28/VSS
set_voltage 0.78  -min 0.78  -object_list slice_28/VDDL
set_voltage 0.85  -min 0.85  -object_list slice_28/VDDH
set_voltage 0.85  -min 0.85  -object_list slice_28/VDDM
set_voltage 0.78  -min 0.78  -object_list slice_28/piso_sw_out
set_voltage 0.78  -min 0.78  -object_list slice_28/sipo_sw_out
set_voltage 0  -min 0  -object_list slice_27/TOP.primary.ground
set_voltage 0  -min 0  -object_list slice_27/PD_SIPO.primary.ground
set_voltage 0  -min 0  -object_list slice_27/PD_PISO.primary.ground
set_voltage 0  -min 0  -object_list slice_27/VSS
set_voltage 0.78  -min 0.78  -object_list slice_27/VDDL
set_voltage 0.85  -min 0.85  -object_list slice_27/VDDH
set_voltage 0.85  -min 0.85  -object_list slice_27/VDDM
set_voltage 0.78  -min 0.78  -object_list slice_27/piso_sw_out
set_voltage 0.78  -min 0.78  -object_list slice_27/sipo_sw_out
set_voltage 0  -min 0  -object_list slice_26/TOP.primary.ground
set_voltage 0  -min 0  -object_list slice_26/PD_SIPO.primary.ground
set_voltage 0  -min 0  -object_list slice_26/PD_PISO.primary.ground
set_voltage 0  -min 0  -object_list slice_26/VSS
set_voltage 0.78  -min 0.78  -object_list slice_26/VDDL
set_voltage 0.85  -min 0.85  -object_list slice_26/VDDH
set_voltage 0.85  -min 0.85  -object_list slice_26/VDDM
set_voltage 0.78  -min 0.78  -object_list slice_26/piso_sw_out
set_voltage 0.78  -min 0.78  -object_list slice_26/sipo_sw_out
set_voltage 0  -min 0  -object_list slice_25/TOP.primary.ground
set_voltage 0  -min 0  -object_list slice_25/PD_SIPO.primary.ground
set_voltage 0  -min 0  -object_list slice_25/PD_PISO.primary.ground
set_voltage 0  -min 0  -object_list slice_25/VSS
set_voltage 0.78  -min 0.78  -object_list slice_25/VDDL
set_voltage 0.85  -min 0.85  -object_list slice_25/VDDH
set_voltage 0.85  -min 0.85  -object_list slice_25/VDDM
set_voltage 0.78  -min 0.78  -object_list slice_25/piso_sw_out
set_voltage 0.78  -min 0.78  -object_list slice_25/sipo_sw_out
set_voltage 0  -min 0  -object_list slice_24/TOP.primary.ground
set_voltage 0  -min 0  -object_list slice_24/PD_SIPO.primary.ground
set_voltage 0  -min 0  -object_list slice_24/PD_PISO.primary.ground
set_voltage 0  -min 0  -object_list slice_24/VSS
set_voltage 0.78  -min 0.78  -object_list slice_24/VDDL
set_voltage 0.85  -min 0.85  -object_list slice_24/VDDH
set_voltage 0.85  -min 0.85  -object_list slice_24/VDDM
set_voltage 0.78  -min 0.78  -object_list slice_24/piso_sw_out
set_voltage 0.78  -min 0.78  -object_list slice_24/sipo_sw_out
set_voltage 0  -min 0  -object_list slice_23/TOP.primary.ground
set_voltage 0  -min 0  -object_list slice_23/PD_SIPO.primary.ground
set_voltage 0  -min 0  -object_list slice_23/PD_PISO.primary.ground
set_voltage 0  -min 0  -object_list slice_23/VSS
set_voltage 0.78  -min 0.78  -object_list slice_23/VDDL
set_voltage 0.85  -min 0.85  -object_list slice_23/VDDH
set_voltage 0.85  -min 0.85  -object_list slice_23/VDDM
set_voltage 0.78  -min 0.78  -object_list slice_23/piso_sw_out
set_voltage 0.78  -min 0.78  -object_list slice_23/sipo_sw_out
set_voltage 0  -min 0  -object_list slice_22/TOP.primary.ground
set_voltage 0  -min 0  -object_list slice_22/PD_SIPO.primary.ground
set_voltage 0  -min 0  -object_list slice_22/PD_PISO.primary.ground
set_voltage 0  -min 0  -object_list slice_22/VSS
set_voltage 0.78  -min 0.78  -object_list slice_22/VDDL
set_voltage 0.85  -min 0.85  -object_list slice_22/VDDH
set_voltage 0.85  -min 0.85  -object_list slice_22/VDDM
set_voltage 0.78  -min 0.78  -object_list slice_22/piso_sw_out
set_voltage 0.78  -min 0.78  -object_list slice_22/sipo_sw_out
set_voltage 0  -min 0  -object_list slice_21/TOP.primary.ground
set_voltage 0  -min 0  -object_list slice_21/PD_SIPO.primary.ground
set_voltage 0  -min 0  -object_list slice_21/PD_PISO.primary.ground
set_voltage 0  -min 0  -object_list slice_21/VSS
set_voltage 0.78  -min 0.78  -object_list slice_21/VDDL
set_voltage 0.85  -min 0.85  -object_list slice_21/VDDH
set_voltage 0.85  -min 0.85  -object_list slice_21/VDDM
set_voltage 0.78  -min 0.78  -object_list slice_21/piso_sw_out
set_voltage 0.78  -min 0.78  -object_list slice_21/sipo_sw_out
set_voltage 0  -min 0  -object_list slice_20/TOP.primary.ground
set_voltage 0  -min 0  -object_list slice_20/PD_SIPO.primary.ground
set_voltage 0  -min 0  -object_list slice_20/PD_PISO.primary.ground
set_voltage 0  -min 0  -object_list slice_20/VSS
set_voltage 0.78  -min 0.78  -object_list slice_20/VDDL
set_voltage 0.85  -min 0.85  -object_list slice_20/VDDH
set_voltage 0.85  -min 0.85  -object_list slice_20/VDDM
set_voltage 0.78  -min 0.78  -object_list slice_20/piso_sw_out
set_voltage 0.78  -min 0.78  -object_list slice_20/sipo_sw_out
set_voltage 0  -min 0  -object_list slice_19/TOP.primary.ground
set_voltage 0  -min 0  -object_list slice_19/PD_SIPO.primary.ground
set_voltage 0  -min 0  -object_list slice_19/PD_PISO.primary.ground
set_voltage 0  -min 0  -object_list slice_19/VSS
set_voltage 0.78  -min 0.78  -object_list slice_19/VDDL
set_voltage 0.85  -min 0.85  -object_list slice_19/VDDH
set_voltage 0.85  -min 0.85  -object_list slice_19/VDDM
set_voltage 0.78  -min 0.78  -object_list slice_19/piso_sw_out
set_voltage 0.78  -min 0.78  -object_list slice_19/sipo_sw_out
set_voltage 0  -min 0  -object_list slice_18/TOP.primary.ground
set_voltage 0  -min 0  -object_list slice_18/PD_SIPO.primary.ground
set_voltage 0  -min 0  -object_list slice_18/PD_PISO.primary.ground
set_voltage 0  -min 0  -object_list slice_18/VSS
set_voltage 0.78  -min 0.78  -object_list slice_18/VDDL
set_voltage 0.85  -min 0.85  -object_list slice_18/VDDH
set_voltage 0.85  -min 0.85  -object_list slice_18/VDDM
set_voltage 0.78  -min 0.78  -object_list slice_18/piso_sw_out
set_voltage 0.78  -min 0.78  -object_list slice_18/sipo_sw_out
set_voltage 0  -min 0  -object_list slice_17/TOP.primary.ground
set_voltage 0  -min 0  -object_list slice_17/PD_SIPO.primary.ground
set_voltage 0  -min 0  -object_list slice_17/PD_PISO.primary.ground
set_voltage 0  -min 0  -object_list slice_17/VSS
set_voltage 0.78  -min 0.78  -object_list slice_17/VDDL
set_voltage 0.85  -min 0.85  -object_list slice_17/VDDH
set_voltage 0.85  -min 0.85  -object_list slice_17/VDDM
set_voltage 0.78  -min 0.78  -object_list slice_17/piso_sw_out
set_voltage 0.78  -min 0.78  -object_list slice_17/sipo_sw_out
set_voltage 0  -min 0  -object_list slice_16/TOP.primary.ground
set_voltage 0  -min 0  -object_list slice_16/PD_SIPO.primary.ground
set_voltage 0  -min 0  -object_list slice_16/PD_PISO.primary.ground
set_voltage 0  -min 0  -object_list slice_16/VSS
set_voltage 0.78  -min 0.78  -object_list slice_16/VDDL
set_voltage 0.85  -min 0.85  -object_list slice_16/VDDH
set_voltage 0.85  -min 0.85  -object_list slice_16/VDDM
set_voltage 0.78  -min 0.78  -object_list slice_16/piso_sw_out
set_voltage 0.78  -min 0.78  -object_list slice_16/sipo_sw_out
set_voltage 0  -min 0  -object_list slice_15/TOP.primary.ground
set_voltage 0  -min 0  -object_list slice_15/PD_SIPO.primary.ground
set_voltage 0  -min 0  -object_list slice_15/PD_PISO.primary.ground
set_voltage 0  -min 0  -object_list slice_15/VSS
set_voltage 0.78  -min 0.78  -object_list slice_15/VDDL
set_voltage 0.85  -min 0.85  -object_list slice_15/VDDH
set_voltage 0.85  -min 0.85  -object_list slice_15/VDDM
set_voltage 0.78  -min 0.78  -object_list slice_15/piso_sw_out
set_voltage 0.78  -min 0.78  -object_list slice_15/sipo_sw_out
set_voltage 0  -min 0  -object_list slice_14/TOP.primary.ground
set_voltage 0  -min 0  -object_list slice_14/PD_SIPO.primary.ground
set_voltage 0  -min 0  -object_list slice_14/PD_PISO.primary.ground
set_voltage 0  -min 0  -object_list slice_14/VSS
set_voltage 0.78  -min 0.78  -object_list slice_14/VDDL
set_voltage 0.85  -min 0.85  -object_list slice_14/VDDH
set_voltage 0.85  -min 0.85  -object_list slice_14/VDDM
set_voltage 0.78  -min 0.78  -object_list slice_14/piso_sw_out
set_voltage 0.78  -min 0.78  -object_list slice_14/sipo_sw_out
set_voltage 0  -min 0  -object_list slice_13/TOP.primary.ground
set_voltage 0  -min 0  -object_list slice_13/PD_SIPO.primary.ground
set_voltage 0  -min 0  -object_list slice_13/PD_PISO.primary.ground
set_voltage 0  -min 0  -object_list slice_13/VSS
set_voltage 0.78  -min 0.78  -object_list slice_13/VDDL
set_voltage 0.85  -min 0.85  -object_list slice_13/VDDH
set_voltage 0.85  -min 0.85  -object_list slice_13/VDDM
set_voltage 0.78  -min 0.78  -object_list slice_13/piso_sw_out
set_voltage 0.78  -min 0.78  -object_list slice_13/sipo_sw_out
set_voltage 0  -min 0  -object_list slice_12/TOP.primary.ground
set_voltage 0  -min 0  -object_list slice_12/PD_SIPO.primary.ground
set_voltage 0  -min 0  -object_list slice_12/PD_PISO.primary.ground
set_voltage 0  -min 0  -object_list slice_12/VSS
set_voltage 0.78  -min 0.78  -object_list slice_12/VDDL
set_voltage 0.85  -min 0.85  -object_list slice_12/VDDH
set_voltage 0.85  -min 0.85  -object_list slice_12/VDDM
set_voltage 0.78  -min 0.78  -object_list slice_12/piso_sw_out
set_voltage 0.78  -min 0.78  -object_list slice_12/sipo_sw_out
set_voltage 0  -min 0  -object_list slice_11/TOP.primary.ground
set_voltage 0  -min 0  -object_list slice_11/PD_SIPO.primary.ground
set_voltage 0  -min 0  -object_list slice_11/PD_PISO.primary.ground
set_voltage 0  -min 0  -object_list slice_11/VSS
set_voltage 0.78  -min 0.78  -object_list slice_11/VDDL
set_voltage 0.85  -min 0.85  -object_list slice_11/VDDH
set_voltage 0.85  -min 0.85  -object_list slice_11/VDDM
set_voltage 0.78  -min 0.78  -object_list slice_11/piso_sw_out
set_voltage 0.78  -min 0.78  -object_list slice_11/sipo_sw_out
set_voltage 0  -min 0  -object_list slice_10/TOP.primary.ground
set_voltage 0  -min 0  -object_list slice_10/PD_SIPO.primary.ground
set_voltage 0  -min 0  -object_list slice_10/PD_PISO.primary.ground
set_voltage 0  -min 0  -object_list slice_10/VSS
set_voltage 0.78  -min 0.78  -object_list slice_10/VDDL
set_voltage 0.85  -min 0.85  -object_list slice_10/VDDH
set_voltage 0.85  -min 0.85  -object_list slice_10/VDDM
set_voltage 0.78  -min 0.78  -object_list slice_10/piso_sw_out
set_voltage 0.78  -min 0.78  -object_list slice_10/sipo_sw_out
set_voltage 0  -min 0  -object_list slice_9/TOP.primary.ground
set_voltage 0  -min 0  -object_list slice_9/PD_SIPO.primary.ground
set_voltage 0  -min 0  -object_list slice_9/PD_PISO.primary.ground
set_voltage 0  -min 0  -object_list slice_9/VSS
set_voltage 0.78  -min 0.78  -object_list slice_9/VDDL
set_voltage 0.85  -min 0.85  -object_list slice_9/VDDH
set_voltage 0.85  -min 0.85  -object_list slice_9/VDDM
set_voltage 0.78  -min 0.78  -object_list slice_9/piso_sw_out
set_voltage 0.78  -min 0.78  -object_list slice_9/sipo_sw_out
set_voltage 0  -min 0  -object_list slice_8/TOP.primary.ground
set_voltage 0  -min 0  -object_list slice_8/PD_SIPO.primary.ground
set_voltage 0  -min 0  -object_list slice_8/PD_PISO.primary.ground
set_voltage 0  -min 0  -object_list slice_8/VSS
set_voltage 0.78  -min 0.78  -object_list slice_8/VDDL
set_voltage 0.85  -min 0.85  -object_list slice_8/VDDH
set_voltage 0.85  -min 0.85  -object_list slice_8/VDDM
set_voltage 0.78  -min 0.78  -object_list slice_8/piso_sw_out
set_voltage 0.78  -min 0.78  -object_list slice_8/sipo_sw_out
set_voltage 0  -min 0  -object_list slice_7/TOP.primary.ground
set_voltage 0  -min 0  -object_list slice_7/PD_SIPO.primary.ground
set_voltage 0  -min 0  -object_list slice_7/PD_PISO.primary.ground
set_voltage 0  -min 0  -object_list slice_7/VSS
set_voltage 0.78  -min 0.78  -object_list slice_7/VDDL
set_voltage 0.85  -min 0.85  -object_list slice_7/VDDH
set_voltage 0.85  -min 0.85  -object_list slice_7/VDDM
set_voltage 0.78  -min 0.78  -object_list slice_7/piso_sw_out
set_voltage 0.78  -min 0.78  -object_list slice_7/sipo_sw_out
set_voltage 0  -min 0  -object_list slice_6/TOP.primary.ground
set_voltage 0  -min 0  -object_list slice_6/PD_SIPO.primary.ground
set_voltage 0  -min 0  -object_list slice_6/PD_PISO.primary.ground
set_voltage 0  -min 0  -object_list slice_6/VSS
set_voltage 0.78  -min 0.78  -object_list slice_6/VDDL
set_voltage 0.85  -min 0.85  -object_list slice_6/VDDH
set_voltage 0.85  -min 0.85  -object_list slice_6/VDDM
set_voltage 0.78  -min 0.78  -object_list slice_6/piso_sw_out
set_voltage 0.78  -min 0.78  -object_list slice_6/sipo_sw_out
set_voltage 0  -min 0  -object_list slice_5/TOP.primary.ground
set_voltage 0  -min 0  -object_list slice_5/PD_SIPO.primary.ground
set_voltage 0  -min 0  -object_list slice_5/PD_PISO.primary.ground
set_voltage 0  -min 0  -object_list slice_5/VSS
set_voltage 0.78  -min 0.78  -object_list slice_5/VDDL
set_voltage 0.85  -min 0.85  -object_list slice_5/VDDH
set_voltage 0.85  -min 0.85  -object_list slice_5/VDDM
set_voltage 0.78  -min 0.78  -object_list slice_5/piso_sw_out
set_voltage 0.78  -min 0.78  -object_list slice_5/sipo_sw_out
set_voltage 0  -min 0  -object_list slice_4/TOP.primary.ground
set_voltage 0  -min 0  -object_list slice_4/PD_SIPO.primary.ground
set_voltage 0  -min 0  -object_list slice_4/PD_PISO.primary.ground
set_voltage 0  -min 0  -object_list slice_4/VSS
set_voltage 0.78  -min 0.78  -object_list slice_4/VDDL
set_voltage 0.85  -min 0.85  -object_list slice_4/VDDH
set_voltage 0.85  -min 0.85  -object_list slice_4/VDDM
set_voltage 0.78  -min 0.78  -object_list slice_4/piso_sw_out
set_voltage 0.78  -min 0.78  -object_list slice_4/sipo_sw_out
set_voltage 0  -min 0  -object_list slice_3/TOP.primary.ground
set_voltage 0  -min 0  -object_list slice_3/PD_SIPO.primary.ground
set_voltage 0  -min 0  -object_list slice_3/PD_PISO.primary.ground
set_voltage 0  -min 0  -object_list slice_3/VSS
set_voltage 0.78  -min 0.78  -object_list slice_3/VDDL
set_voltage 0.85  -min 0.85  -object_list slice_3/VDDH
set_voltage 0.85  -min 0.85  -object_list slice_3/VDDM
set_voltage 0.78  -min 0.78  -object_list slice_3/piso_sw_out
set_voltage 0.78  -min 0.78  -object_list slice_3/sipo_sw_out
set_voltage 0  -min 0  -object_list slice_2/TOP.primary.ground
set_voltage 0  -min 0  -object_list slice_2/PD_SIPO.primary.ground
set_voltage 0  -min 0  -object_list slice_2/PD_PISO.primary.ground
set_voltage 0  -min 0  -object_list slice_2/VSS
set_voltage 0.78  -min 0.78  -object_list slice_2/VDDL
set_voltage 0.85  -min 0.85  -object_list slice_2/VDDH
set_voltage 0.85  -min 0.85  -object_list slice_2/VDDM
set_voltage 0.78  -min 0.78  -object_list slice_2/piso_sw_out
set_voltage 0.78  -min 0.78  -object_list slice_2/sipo_sw_out
set_voltage 0  -min 0  -object_list slice_1/TOP.primary.ground
set_voltage 0  -min 0  -object_list slice_1/PD_SIPO.primary.ground
set_voltage 0  -min 0  -object_list slice_1/PD_PISO.primary.ground
set_voltage 0  -min 0  -object_list slice_1/VSS
set_voltage 0.78  -min 0.78  -object_list slice_1/VDDL
set_voltage 0.85  -min 0.85  -object_list slice_1/VDDH
set_voltage 0.85  -min 0.85  -object_list slice_1/VDDM
set_voltage 0.78  -min 0.78  -object_list slice_1/piso_sw_out
set_voltage 0.78  -min 0.78  -object_list slice_1/sipo_sw_out
set_voltage 0  -min 0  -object_list slice_0/TOP.primary.ground
set_voltage 0  -min 0  -object_list slice_0/PD_SIPO.primary.ground
set_voltage 0  -min 0  -object_list slice_0/PD_PISO.primary.ground
set_voltage 0  -min 0  -object_list slice_0/VSS
set_voltage 0.78  -min 0.78  -object_list slice_0/VDDL
set_voltage 0.85  -min 0.85  -object_list slice_0/VDDH
set_voltage 0.85  -min 0.85  -object_list slice_0/VDDM
set_voltage 0.78  -min 0.78  -object_list slice_0/piso_sw_out
set_voltage 0.78  -min 0.78  -object_list slice_0/sipo_sw_out
