{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744332466651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744332466662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 10 19:47:46 2025 " "Processing started: Thu Apr 10 19:47:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744332466662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744332466662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mem_Synth -c Mem_Synth " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mem_Synth -c Mem_Synth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744332466662 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744332469503 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744332469504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.sv" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744332474991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744332474991 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mem_synth.v 1 1 " "Using design file mem_synth.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mem_Synth " "Found entity 1: Mem_Synth" {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744332475564 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1744332475564 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mem_synth.v(175) " "Verilog HDL or VHDL warning at mem_synth.v(175): conditional expression evaluates to a constant" {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 175 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1744332475574 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mem_synth.v(201) " "Verilog HDL or VHDL warning at mem_synth.v(201): conditional expression evaluates to a constant" {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 201 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1744332475574 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mem_synth.v(227) " "Verilog HDL or VHDL warning at mem_synth.v(227): conditional expression evaluates to a constant" {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 227 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1744332475576 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mem_synth.v(253) " "Verilog HDL or VHDL warning at mem_synth.v(253): conditional expression evaluates to a constant" {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 253 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1744332475576 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mem_synth.v(279) " "Verilog HDL or VHDL warning at mem_synth.v(279): conditional expression evaluates to a constant" {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 279 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1744332475576 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mem_synth.v(305) " "Verilog HDL or VHDL warning at mem_synth.v(305): conditional expression evaluates to a constant" {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 305 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1744332475576 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mem_Synth " "Elaborating entity \"Mem_Synth\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744332475577 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rden_reg mem_synth.v(56) " "Verilog HDL or VHDL warning at mem_synth.v(56): object \"rden_reg\" assigned a value but never read" {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744332475659 "|Mem_Synth"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:idut " "Elaborating entity \"mem\" for hierarchy \"mem:idut\"" {  } { { "mem_synth.v" "idut" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744332475717 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bram.data_a 0 mem.sv(9) " "Net \"bram.data_a\" at mem.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "mem.sv" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744332475865 "|Mem_Synth|mem:idut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bram.waddr_a 0 mem.sv(9) " "Net \"bram.waddr_a\" at mem.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "mem.sv" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744332475865 "|Mem_Synth|mem:idut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bram.we_a 0 mem.sv(9) " "Net \"bram.we_a\" at mem.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "mem.sv" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744332475865 "|Mem_Synth|mem:idut"}
