// Seed: 1520528735
module module_0 (
    output wire id_0,
    input wor id_1,
    output wand id_2,
    input wire id_3,
    input tri0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    output supply1 id_7,
    input supply0 id_8
    , id_10
);
  always id_0 = id_10;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    input tri1 id_2,
    output tri id_3,
    input tri1 id_4,
    input tri1 id_5,
    output supply1 id_6,
    input uwire id_7,
    output supply0 id_8,
    output supply0 id_9,
    input wor id_10,
    input wor id_11,
    output supply0 id_12,
    input wor id_13,
    input wor id_14,
    output wire id_15
);
  wire id_17;
  wire id_18;
  module_0(
      id_15, id_2, id_6, id_2, id_2, id_13, id_4, id_12, id_11
  );
endmodule
