
Starting:    C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
Hostname:    DESKTOP-433C5TG
Date:        Sun Sep 15 18:54:17 2019
Version:     N-2018.03M-SP1-1

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log top_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode

auto_infer_blackbox is not supported in current product.
log file: "W:\projects\security-contest\libero\contest\synthesis\top.srr"
Running: synthesis in foreground

Running top_syn|synthesis

Running Flow: compile (Compile) on top_syn|synthesis
# Sun Sep 15 18:54:17 2019

Running Flow: compile_flow (Compile Process) on top_syn|synthesis
# Sun Sep 15 18:54:17 2019

Running: compiler (Compile Input) on top_syn|synthesis
# Sun Sep 15 18:54:17 2019
Copied W:\projects\security-contest\libero\contest\synthesis\synwork\top_comp.srs to W:\projects\security-contest\libero\contest\synthesis\top.srs

compiler completed
# Sun Sep 15 18:54:24 2019

Return Code: 0
Run Time:00h:00m:07s

Running: multi_srs_gen (Multi-srs Generator) on top_syn|synthesis
# Sun Sep 15 18:54:24 2019

multi_srs_gen completed
# Sun Sep 15 18:54:24 2019

Return Code: 0
Run Time:00h:00m:00s
Copied W:\projects\security-contest\libero\contest\synthesis\synwork\top_mult.srs to W:\projects\security-contest\libero\contest\synthesis\top.srs
Complete: Compile Process on top_syn|synthesis

Running: premap (Premap) on top_syn|synthesis
# Sun Sep 15 18:54:24 2019

premap completed with warnings
# Sun Sep 15 18:54:26 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on top_syn|synthesis

Running Flow: map (Map) on top_syn|synthesis
# Sun Sep 15 18:54:26 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on top_syn|synthesis
# Sun Sep 15 18:54:26 2019
Copied W:\projects\security-contest\libero\contest\synthesis\synwork\top_m.srm to W:\projects\security-contest\libero\contest\synthesis\top.srm

fpga_mapper completed with warnings
# Sun Sep 15 18:54:52 2019

Return Code: 1
Run Time:00h:00m:26s
Complete: Map on top_syn|synthesis
Complete: Logic Synthesis on top_syn|synthesis
TCL script complete: "top_syn.tcl"
exit status=0
exit status=0
License checkin: synplifypro_actel
