// Seed: 2325627357
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_3;
  id_4(
      .id_0(1'b0), .id_1(id_3), .id_2(1), .id_3()
  );
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input wor id_2,
    output wor id_3,
    output supply1 id_4,
    input wire id_5,
    output tri1 id_6,
    input wor id_7,
    input tri id_8
    , id_11,
    output supply1 id_9
);
  assign id_11 = id_0 ? id_2 ^ id_1 : id_11 == 1'b0;
  assign id_4  = 1'h0;
  module_0(
      id_11, id_11, id_11
  );
  assign id_11 = 1;
endmodule
