###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID caddy13)
#  Generated on:      Sun Jul 11 16:17:08 2021
#  Design:            deconv_kernel_estimator_top_level
#  Command:           timeDesign -preplace -hold -expandedViews -prefix preplace -outDir reports
###############################################################
Path 1: MET Hold Check with Pin debug_en_d1_reg/CLK 
Endpoint:   debug_en_d1_reg/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: debug_en          (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.019
+ Phase Shift                   0.000
= Required Time                -0.019
  Arrival Time                 10.017
  Slack Time                   10.036
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time           10.017
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |           Cell           |  Slew | Delay | Arrival | Required | 
     |                 |            |                          |       |       |  Time   |   Time   | 
     |-----------------+------------+--------------------------+-------+-------+---------+----------| 
     |                 | debug_en ^ |                          | 0.026 |       |  10.017 |   -0.019 | 
     | debug_en_d1_reg |            | sky130_fd_sc_hd__dfxtp_1 | 0.026 | 0.000 |  10.017 |   -0.019 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |    Instance     |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                 |       |                          |       |       |  Time   |   Time   | 
     |-----------------+-------+--------------------------+-------+-------+---------+----------| 
     |                 | clk ^ |                          | 0.000 |       |   0.000 |   10.036 | 
     | debug_en_d1_reg |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |   10.036 | 
     +-----------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin tf_coeff_radr_reg_2_/CLK 
Endpoint:   tf_coeff_radr_reg_2_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sig_frequency[1]       (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.019
+ Phase Shift                   0.000
= Required Time                -0.019
  Arrival Time                 10.084
  Slack Time                   10.103
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time           10.014
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |       Instance       |        Arc         |           Cell           |  Slew | Delay | Arrival | Required | 
     |                      |                    |                          |       |       |  Time   |   Time   | 
     |----------------------+--------------------+--------------------------+-------+-------+---------+----------| 
     |                      | sig_frequency[1] ^ |                          | 0.022 |       |  10.014 |   -0.089 | 
     | U280                 |                    | sky130_fd_sc_hd__a22o_1  | 0.022 | 0.000 |  10.014 |   -0.089 | 
     | U280                 | A1 ^ -> X ^        | sky130_fd_sc_hd__a22o_1  | 0.025 | 0.070 |  10.084 |   -0.019 | 
     | tf_coeff_radr_reg_2_ |                    | sky130_fd_sc_hd__dfxtp_1 | 0.025 | 0.000 |  10.084 |   -0.019 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                  | clk ^           |                            | 0.000 |       |   0.000 |   10.103 | 
     | clk_gate_tf_coeff_radr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.103 | 
     | clk_gate_tf_coeff_radr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.103 | 
     | tf_coeff_radr_reg_2_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.103 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin tf_coeff_radr_reg_3_/CLK 
Endpoint:   tf_coeff_radr_reg_3_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sig_frequency[2]       (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.019
+ Phase Shift                   0.000
= Required Time                -0.019
  Arrival Time                 10.084
  Slack Time                   10.103
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time           10.014
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |       Instance       |        Arc         |           Cell           |  Slew | Delay | Arrival | Required | 
     |                      |                    |                          |       |       |  Time   |   Time   | 
     |----------------------+--------------------+--------------------------+-------+-------+---------+----------| 
     |                      | sig_frequency[2] ^ |                          | 0.022 |       |  10.014 |   -0.089 | 
     | U279                 |                    | sky130_fd_sc_hd__a22o_1  | 0.022 | 0.000 |  10.014 |   -0.089 | 
     | U279                 | A1 ^ -> X ^        | sky130_fd_sc_hd__a22o_1  | 0.025 | 0.070 |  10.084 |   -0.019 | 
     | tf_coeff_radr_reg_3_ |                    | sky130_fd_sc_hd__dfxtp_1 | 0.025 | 0.000 |  10.084 |   -0.019 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                  | clk ^           |                            | 0.000 |       |   0.000 |   10.103 | 
     | clk_gate_tf_coeff_radr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.103 | 
     | clk_gate_tf_coeff_radr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.103 | 
     | tf_coeff_radr_reg_3_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.103 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin tf_coeff_radr_reg_4_/CLK 
Endpoint:   tf_coeff_radr_reg_4_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sig_frequency[3]       (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.019
+ Phase Shift                   0.000
= Required Time                -0.019
  Arrival Time                 10.084
  Slack Time                   10.103
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time           10.014
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |       Instance       |        Arc         |           Cell           |  Slew | Delay | Arrival | Required | 
     |                      |                    |                          |       |       |  Time   |   Time   | 
     |----------------------+--------------------+--------------------------+-------+-------+---------+----------| 
     |                      | sig_frequency[3] ^ |                          | 0.022 |       |  10.014 |   -0.089 | 
     | U278                 |                    | sky130_fd_sc_hd__a22o_1  | 0.022 | 0.000 |  10.014 |   -0.089 | 
     | U278                 | A1 ^ -> X ^        | sky130_fd_sc_hd__a22o_1  | 0.025 | 0.070 |  10.084 |   -0.019 | 
     | tf_coeff_radr_reg_4_ |                    | sky130_fd_sc_hd__dfxtp_1 | 0.025 | 0.000 |  10.084 |   -0.019 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                  | clk ^           |                            | 0.000 |       |   0.000 |   10.103 | 
     | clk_gate_tf_coeff_radr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.103 | 
     | clk_gate_tf_coeff_radr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.103 | 
     | tf_coeff_radr_reg_4_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.103 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin tf_coeff_radr_reg_5_/CLK 
Endpoint:   tf_coeff_radr_reg_5_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sig_frequency[4]       (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.019
+ Phase Shift                   0.000
= Required Time                -0.019
  Arrival Time                 10.084
  Slack Time                   10.103
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time           10.014
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |       Instance       |        Arc         |           Cell           |  Slew | Delay | Arrival | Required | 
     |                      |                    |                          |       |       |  Time   |   Time   | 
     |----------------------+--------------------+--------------------------+-------+-------+---------+----------| 
     |                      | sig_frequency[4] ^ |                          | 0.022 |       |  10.014 |   -0.089 | 
     | U277                 |                    | sky130_fd_sc_hd__a22o_1  | 0.022 | 0.000 |  10.014 |   -0.089 | 
     | U277                 | A1 ^ -> X ^        | sky130_fd_sc_hd__a22o_1  | 0.025 | 0.070 |  10.084 |   -0.019 | 
     | tf_coeff_radr_reg_5_ |                    | sky130_fd_sc_hd__dfxtp_1 | 0.025 | 0.000 |  10.084 |   -0.019 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                  | clk ^           |                            | 0.000 |       |   0.000 |   10.103 | 
     | clk_gate_tf_coeff_radr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.103 | 
     | clk_gate_tf_coeff_radr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.103 | 
     | tf_coeff_radr_reg_5_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.103 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin tf_coeff_radr_reg_6_/CLK 
Endpoint:   tf_coeff_radr_reg_6_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sig_frequency[5]       (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.019
+ Phase Shift                   0.000
= Required Time                -0.019
  Arrival Time                 10.084
  Slack Time                   10.103
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time           10.014
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |       Instance       |        Arc         |           Cell           |  Slew | Delay | Arrival | Required | 
     |                      |                    |                          |       |       |  Time   |   Time   | 
     |----------------------+--------------------+--------------------------+-------+-------+---------+----------| 
     |                      | sig_frequency[5] ^ |                          | 0.022 |       |  10.014 |   -0.089 | 
     | U276                 |                    | sky130_fd_sc_hd__a22o_1  | 0.022 | 0.000 |  10.014 |   -0.089 | 
     | U276                 | A1 ^ -> X ^        | sky130_fd_sc_hd__a22o_1  | 0.025 | 0.070 |  10.084 |   -0.019 | 
     | tf_coeff_radr_reg_6_ |                    | sky130_fd_sc_hd__dfxtp_1 | 0.025 | 0.000 |  10.084 |   -0.019 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                  | clk ^           |                            | 0.000 |       |   0.000 |   10.103 | 
     | clk_gate_tf_coeff_radr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.103 | 
     | clk_gate_tf_coeff_radr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.103 | 
     | tf_coeff_radr_reg_6_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.103 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin tf_coeff_radr_reg_7_/CLK 
Endpoint:   tf_coeff_radr_reg_7_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sig_frequency[6]       (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.019
+ Phase Shift                   0.000
= Required Time                -0.019
  Arrival Time                 10.084
  Slack Time                   10.103
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time           10.014
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |       Instance       |        Arc         |           Cell           |  Slew | Delay | Arrival | Required | 
     |                      |                    |                          |       |       |  Time   |   Time   | 
     |----------------------+--------------------+--------------------------+-------+-------+---------+----------| 
     |                      | sig_frequency[6] ^ |                          | 0.022 |       |  10.014 |   -0.089 | 
     | U275                 |                    | sky130_fd_sc_hd__a22o_1  | 0.022 | 0.000 |  10.014 |   -0.089 | 
     | U275                 | A1 ^ -> X ^        | sky130_fd_sc_hd__a22o_1  | 0.025 | 0.070 |  10.084 |   -0.019 | 
     | tf_coeff_radr_reg_7_ |                    | sky130_fd_sc_hd__dfxtp_1 | 0.025 | 0.000 |  10.084 |   -0.019 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                  | clk ^           |                            | 0.000 |       |   0.000 |   10.103 | 
     | clk_gate_tf_coeff_radr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.103 | 
     | clk_gate_tf_coeff_radr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.103 | 
     | tf_coeff_radr_reg_7_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.103 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin tf_coeff_radr_reg_8_/CLK 
Endpoint:   tf_coeff_radr_reg_8_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sig_frequency[7]       (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.019
+ Phase Shift                   0.000
= Required Time                -0.019
  Arrival Time                 10.084
  Slack Time                   10.103
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time           10.014
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |       Instance       |        Arc         |           Cell           |  Slew | Delay | Arrival | Required | 
     |                      |                    |                          |       |       |  Time   |   Time   | 
     |----------------------+--------------------+--------------------------+-------+-------+---------+----------| 
     |                      | sig_frequency[7] ^ |                          | 0.022 |       |  10.014 |   -0.089 | 
     | U274                 |                    | sky130_fd_sc_hd__a22o_1  | 0.022 | 0.000 |  10.014 |   -0.089 | 
     | U274                 | A1 ^ -> X ^        | sky130_fd_sc_hd__a22o_1  | 0.025 | 0.070 |  10.084 |   -0.019 | 
     | tf_coeff_radr_reg_8_ |                    | sky130_fd_sc_hd__dfxtp_1 | 0.025 | 0.000 |  10.084 |   -0.019 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                  | clk ^           |                            | 0.000 |       |   0.000 |   10.103 | 
     | clk_gate_tf_coeff_radr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.103 | 
     | clk_gate_tf_coeff_radr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.103 | 
     | tf_coeff_radr_reg_8_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.103 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin tf_coeff_radr_reg_9_/CLK 
Endpoint:   tf_coeff_radr_reg_9_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sig_amplitude[5]       (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.019
+ Phase Shift                   0.000
= Required Time                -0.019
  Arrival Time                 10.084
  Slack Time                   10.103
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time           10.014
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |       Instance       |        Arc         |           Cell           |  Slew | Delay | Arrival | Required | 
     |                      |                    |                          |       |       |  Time   |   Time   | 
     |----------------------+--------------------+--------------------------+-------+-------+---------+----------| 
     |                      | sig_amplitude[5] ^ |                          | 0.022 |       |  10.014 |   -0.089 | 
     | U273                 |                    | sky130_fd_sc_hd__a22o_1  | 0.022 | 0.000 |  10.014 |   -0.089 | 
     | U273                 | A1 ^ -> X ^        | sky130_fd_sc_hd__a22o_1  | 0.025 | 0.070 |  10.084 |   -0.019 | 
     | tf_coeff_radr_reg_9_ |                    | sky130_fd_sc_hd__dfxtp_1 | 0.025 | 0.000 |  10.084 |   -0.019 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                  | clk ^           |                            | 0.000 |       |   0.000 |   10.103 | 
     | clk_gate_tf_coeff_radr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.103 | 
     | clk_gate_tf_coeff_radr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.103 | 
     | tf_coeff_radr_reg_9_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.103 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin tf_coeff_radr_reg_10_/CLK 
Endpoint:   tf_coeff_radr_reg_10_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sig_amplitude[6]        (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.019
+ Phase Shift                   0.000
= Required Time                -0.019
  Arrival Time                 10.084
  Slack Time                   10.103
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time           10.014
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |       Instance        |        Arc         |           Cell           |  Slew | Delay | Arrival | Required | 
     |                       |                    |                          |       |       |  Time   |   Time   | 
     |-----------------------+--------------------+--------------------------+-------+-------+---------+----------| 
     |                       | sig_amplitude[6] ^ |                          | 0.022 |       |  10.014 |   -0.089 | 
     | U272                  |                    | sky130_fd_sc_hd__a22o_1  | 0.022 | 0.000 |  10.014 |   -0.089 | 
     | U272                  | A1 ^ -> X ^        | sky130_fd_sc_hd__a22o_1  | 0.025 | 0.070 |  10.084 |   -0.019 | 
     | tf_coeff_radr_reg_10_ |                    | sky130_fd_sc_hd__dfxtp_1 | 0.025 | 0.000 |  10.084 |   -0.019 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                  | clk ^           |                            | 0.000 |       |   0.000 |   10.103 | 
     | clk_gate_tf_coeff_radr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.103 | 
     | clk_gate_tf_coeff_radr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.103 | 
     | tf_coeff_radr_reg_10_            |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.103 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin tf_coeff_radr_reg_11_/CLK 
Endpoint:   tf_coeff_radr_reg_11_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sig_amplitude[7]        (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.019
+ Phase Shift                   0.000
= Required Time                -0.019
  Arrival Time                 10.084
  Slack Time                   10.103
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time           10.014
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |       Instance        |        Arc         |           Cell           |  Slew | Delay | Arrival | Required | 
     |                       |                    |                          |       |       |  Time   |   Time   | 
     |-----------------------+--------------------+--------------------------+-------+-------+---------+----------| 
     |                       | sig_amplitude[7] ^ |                          | 0.022 |       |  10.014 |   -0.089 | 
     | U271                  |                    | sky130_fd_sc_hd__a22o_1  | 0.022 | 0.000 |  10.014 |   -0.089 | 
     | U271                  | A1 ^ -> X ^        | sky130_fd_sc_hd__a22o_1  | 0.025 | 0.070 |  10.084 |   -0.019 | 
     | tf_coeff_radr_reg_11_ |                    | sky130_fd_sc_hd__dfxtp_1 | 0.025 | 0.000 |  10.084 |   -0.019 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                  | clk ^           |                            | 0.000 |       |   0.000 |   10.103 | 
     | clk_gate_tf_coeff_radr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.103 | 
     | clk_gate_tf_coeff_radr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.103 | 
     | tf_coeff_radr_reg_11_            |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.103 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Clock Gating Hold Check with Pin deserializer_inst/clk_gate_
parallel_data_reg/latch/CLK 
Endpoint:   deserializer_inst/clk_gate_parallel_data_reg/latch/GATE (^) checked 
with  leading edge of 'ideal_clock'
Beginpoint: load_en                                                 (^) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Clock Gating Hold            -0.037
+ Phase Shift                   0.000
= Required Time                -0.037
  Arrival Time                 10.077
  Slack Time                   10.114
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time           10.019
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | load_en ^    |                            | 0.029 |       |  10.019 |   -0.095 | 
     | deserializer_inst/U9                               |              | sky130_fd_sc_hd__nand2b_1  | 0.029 | 0.000 |  10.019 |   -0.095 | 
     | deserializer_inst/U9                               | A_N ^ -> Y ^ | sky130_fd_sc_hd__nand2b_1  | 0.030 | 0.058 |  10.077 |   -0.037 | 
     | deserializer_inst/clk_gate_parallel_data_reg/latch |              | sky130_fd_sc_hd__sdlclkp_1 | 0.030 | 0.000 |  10.077 |   -0.037 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |   10.114 | 
     | deserializer_inst/clk_gate_parallel_data_reg/latch |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.114 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin state_r_reg_0_/CLK 
Endpoint:   state_r_reg_0_/D   (v) checked with  leading edge of 'ideal_clock'
Beginpoint: frequency_adc_done (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.030
+ Phase Shift                   0.000
= Required Time                -0.030
  Arrival Time                 10.084
  Slack Time                   10.114
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.004
     = Beginpoint Arrival Time           10.004
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |    Instance    |         Arc          |           Cell           |  Slew | Delay | Arrival | Required | 
     |                |                      |                          |       |       |  Time   |   Time   | 
     |----------------+----------------------+--------------------------+-------+-------+---------+----------| 
     |                | frequency_adc_done v |                          | 0.007 |       |  10.004 |   -0.110 | 
     | U192           |                      | sky130_fd_sc_hd__nand3_1 | 0.007 | 0.000 |  10.004 |   -0.110 | 
     | U192           | A v -> Y ^           | sky130_fd_sc_hd__nand3_1 | 0.032 | 0.031 |  10.035 |   -0.079 | 
     | U193           |                      | sky130_fd_sc_hd__a31oi_1 | 0.032 | 0.000 |  10.035 |   -0.079 | 
     | U193           | A3 ^ -> Y v          | sky130_fd_sc_hd__a31oi_1 | 0.024 | 0.050 |  10.084 |   -0.030 | 
     | state_r_reg_0_ |                      | sky130_fd_sc_hd__dfxtp_1 | 0.024 | 0.000 |  10.084 |   -0.030 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |    Instance    |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                |       |                          |       |       |  Time   |   Time   | 
     |----------------+-------+--------------------------+-------+-------+---------+----------| 
     |                | clk ^ |                          | 0.000 |       |   0.000 |   10.114 | 
     | state_r_reg_0_ |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |   10.114 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin state_r_reg_2_/CLK 
Endpoint:   state_r_reg_2_/D (v) checked with  leading edge of 'ideal_clock'
Beginpoint: rst_n            (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.028
+ Phase Shift                   0.000
= Required Time                -0.028
  Arrival Time                 10.094
  Slack Time                   10.122
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.034
     = Beginpoint Arrival Time           10.034
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |    Instance    |     Arc     |           Cell           |  Slew | Delay | Arrival | Required | 
     |                |             |                          |       |       |  Time   |   Time   | 
     |----------------+-------------+--------------------------+-------+-------+---------+----------| 
     |                | rst_n v     |                          | 0.047 |       |  10.034 |   -0.088 | 
     | U196           |             | sky130_fd_sc_hd__o21a_1  | 0.047 | 0.000 |  10.034 |   -0.088 | 
     | U196           | B1 v -> X v | sky130_fd_sc_hd__o21a_1  | 0.017 | 0.060 |  10.094 |   -0.028 | 
     | state_r_reg_2_ |             | sky130_fd_sc_hd__dfxtp_1 | 0.017 | 0.000 |  10.094 |   -0.028 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |    Instance    |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                |       |                          |       |       |  Time   |   Time   | 
     |----------------+-------+--------------------------+-------+-------+---------+----------| 
     |                | clk ^ |                          | 0.000 |       |   0.000 |   10.122 | 
     | state_r_reg_2_ |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |   10.122 | 
     +----------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin deserializer_inst/out_valid_reg/CLK 
Endpoint:   deserializer_inst/out_valid_reg/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: load_en                           (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
= Required Time                -0.029
  Arrival Time                 10.116
  Slack Time                   10.146
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time           10.010
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                 |            |                          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+--------------------------+-------+-------+---------+----------| 
     |                                 | load_en v  |                          | 0.015 |       |  10.010 |   -0.135 | 
     | deserializer_inst/U3            |            | sky130_fd_sc_hd__nand2_1 | 0.015 | 0.000 |  10.010 |   -0.135 | 
     | deserializer_inst/U3            | B v -> Y ^ | sky130_fd_sc_hd__nand2_1 | 0.092 | 0.074 |  10.084 |   -0.061 | 
     | deserializer_inst/U51           |            | sky130_fd_sc_hd__nor2b_1 | 0.092 | 0.000 |  10.084 |   -0.061 | 
     | deserializer_inst/U51           | A ^ -> Y v | sky130_fd_sc_hd__nor2b_1 | 0.023 | 0.032 |  10.116 |   -0.029 | 
     | deserializer_inst/out_valid_reg |            | sky130_fd_sc_hd__dfxtp_1 | 0.023 | 0.000 |  10.116 |   -0.029 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                 |       |                          |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                 | clk ^ |                          | 0.000 |       |   0.000 |   10.146 | 
     | deserializer_inst/out_valid_reg |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |   10.146 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin deserializer_inst/count_r_reg_2_/CLK 
Endpoint:   deserializer_inst/count_r_reg_2_/D (v) checked with  leading edge 
of 'ideal_clock'
Beginpoint: load_en                            (v) triggered by  leading edge 
of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
= Required Time                -0.029
  Arrival Time                 10.116
  Slack Time                   10.146
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time           10.010
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                  |            |                          |       |       |  Time   |   Time   | 
     |----------------------------------+------------+--------------------------+-------+-------+---------+----------| 
     |                                  | load_en v  |                          | 0.015 |       |  10.010 |   -0.135 | 
     | deserializer_inst/U3             |            | sky130_fd_sc_hd__nand2_1 | 0.015 | 0.000 |  10.010 |   -0.135 | 
     | deserializer_inst/U3             | B v -> Y ^ | sky130_fd_sc_hd__nand2_1 | 0.092 | 0.074 |  10.084 |   -0.061 | 
     | deserializer_inst/U53            |            | sky130_fd_sc_hd__nor2b_1 | 0.092 | 0.000 |  10.084 |   -0.061 | 
     | deserializer_inst/U53            | A ^ -> Y v | sky130_fd_sc_hd__nor2b_1 | 0.023 | 0.032 |  10.116 |   -0.029 | 
     | deserializer_inst/count_r_reg_2_ |            | sky130_fd_sc_hd__dfxtp_1 | 0.023 | 0.000 |  10.116 |   -0.029 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                  |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                  | clk ^ |                          | 0.000 |       |   0.000 |   10.146 | 
     | deserializer_inst/count_r_reg_2_ |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |   10.146 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin deserializer_inst/count_r_reg_1_/CLK 
Endpoint:   deserializer_inst/count_r_reg_1_/D (v) checked with  leading edge 
of 'ideal_clock'
Beginpoint: load_en                            (v) triggered by  leading edge 
of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
= Required Time                -0.029
  Arrival Time                 10.116
  Slack Time                   10.146
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time           10.010
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                  |            |                          |       |       |  Time   |   Time   | 
     |----------------------------------+------------+--------------------------+-------+-------+---------+----------| 
     |                                  | load_en v  |                          | 0.015 |       |  10.010 |   -0.135 | 
     | deserializer_inst/U3             |            | sky130_fd_sc_hd__nand2_1 | 0.015 | 0.000 |  10.010 |   -0.135 | 
     | deserializer_inst/U3             | B v -> Y ^ | sky130_fd_sc_hd__nand2_1 | 0.092 | 0.074 |  10.084 |   -0.061 | 
     | deserializer_inst/U54            |            | sky130_fd_sc_hd__nor2b_1 | 0.092 | 0.000 |  10.084 |   -0.061 | 
     | deserializer_inst/U54            | A ^ -> Y v | sky130_fd_sc_hd__nor2b_1 | 0.023 | 0.032 |  10.116 |   -0.029 | 
     | deserializer_inst/count_r_reg_1_ |            | sky130_fd_sc_hd__dfxtp_1 | 0.023 | 0.000 |  10.116 |   -0.029 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                  |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                  | clk ^ |                          | 0.000 |       |   0.000 |   10.146 | 
     | deserializer_inst/count_r_reg_1_ |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |   10.146 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin deserializer_inst/count_r_reg_3_/CLK 
Endpoint:   deserializer_inst/count_r_reg_3_/D (v) checked with  leading edge 
of 'ideal_clock'
Beginpoint: load_en                            (v) triggered by  leading edge 
of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
= Required Time                -0.029
  Arrival Time                 10.116
  Slack Time                   10.146
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time           10.010
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                  |            |                          |       |       |  Time   |   Time   | 
     |----------------------------------+------------+--------------------------+-------+-------+---------+----------| 
     |                                  | load_en v  |                          | 0.015 |       |  10.010 |   -0.135 | 
     | deserializer_inst/U3             |            | sky130_fd_sc_hd__nand2_1 | 0.015 | 0.000 |  10.010 |   -0.135 | 
     | deserializer_inst/U3             | B v -> Y ^ | sky130_fd_sc_hd__nand2_1 | 0.092 | 0.074 |  10.084 |   -0.061 | 
     | deserializer_inst/U52            |            | sky130_fd_sc_hd__nor2b_1 | 0.092 | 0.000 |  10.084 |   -0.061 | 
     | deserializer_inst/U52            | A ^ -> Y v | sky130_fd_sc_hd__nor2b_1 | 0.023 | 0.032 |  10.116 |   -0.029 | 
     | deserializer_inst/count_r_reg_3_ |            | sky130_fd_sc_hd__dfxtp_1 | 0.023 | 0.000 |  10.116 |   -0.029 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                  |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                  | clk ^ |                          | 0.000 |       |   0.000 |   10.146 | 
     | deserializer_inst/count_r_reg_3_ |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |   10.146 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin deserializer_inst/count_r_reg_0_/CLK 
Endpoint:   deserializer_inst/count_r_reg_0_/D (v) checked with  leading edge 
of 'ideal_clock'
Beginpoint: load_en                            (v) triggered by  leading edge 
of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
= Required Time                -0.029
  Arrival Time                 10.116
  Slack Time                   10.146
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time           10.010
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                  |            |                          |       |       |  Time   |   Time   | 
     |----------------------------------+------------+--------------------------+-------+-------+---------+----------| 
     |                                  | load_en v  |                          | 0.015 |       |  10.010 |   -0.135 | 
     | deserializer_inst/U3             |            | sky130_fd_sc_hd__nand2_1 | 0.015 | 0.000 |  10.010 |   -0.135 | 
     | deserializer_inst/U3             | B v -> Y ^ | sky130_fd_sc_hd__nand2_1 | 0.092 | 0.074 |  10.084 |   -0.061 | 
     | deserializer_inst/U55            |            | sky130_fd_sc_hd__nor2b_1 | 0.092 | 0.000 |  10.084 |   -0.061 | 
     | deserializer_inst/U55            | A ^ -> Y v | sky130_fd_sc_hd__nor2b_1 | 0.023 | 0.032 |  10.116 |   -0.029 | 
     | deserializer_inst/count_r_reg_0_ |            | sky130_fd_sc_hd__dfxtp_1 | 0.023 | 0.000 |  10.116 |   -0.029 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                  |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                  | clk ^ |                          | 0.000 |       |   0.000 |   10.146 | 
     | deserializer_inst/count_r_reg_0_ |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |   10.146 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin state_r_reg_1_/CLK 
Endpoint:   state_r_reg_1_/D (v) checked with  leading edge of 'ideal_clock'
Beginpoint: rst_n            (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.030
+ Phase Shift                   0.000
= Required Time                -0.030
  Arrival Time                 10.122
  Slack Time                   10.152
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.034
     = Beginpoint Arrival Time           10.034
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |    Instance    |     Arc     |           Cell            |  Slew | Delay | Arrival | Required | 
     |                |             |                           |       |       |  Time   |   Time   | 
     |----------------+-------------+---------------------------+-------+-------+---------+----------| 
     |                | rst_n v     |                           | 0.047 |       |  10.034 |   -0.118 | 
     | U181           |             | sky130_fd_sc_hd__clkinv_1 | 0.047 | 0.000 |  10.034 |   -0.118 | 
     | U181           | A v -> Y ^  | sky130_fd_sc_hd__clkinv_1 | 0.066 | 0.064 |  10.098 |   -0.054 | 
     | U194           |             | sky130_fd_sc_hd__a21oi_1  | 0.066 | 0.000 |  10.098 |   -0.054 | 
     | U194           | B1 ^ -> Y v | sky130_fd_sc_hd__a21oi_1  | 0.024 | 0.025 |  10.122 |   -0.030 | 
     | state_r_reg_1_ |             | sky130_fd_sc_hd__dfxtp_1  | 0.024 | 0.000 |  10.122 |   -0.030 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |    Instance    |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                |       |                          |       |       |  Time   |   Time   | 
     |----------------+-------+--------------------------+-------+-------+---------+----------| 
     |                | clk ^ |                          | 0.000 |       |   0.000 |   10.152 | 
     | state_r_reg_1_ |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |   10.152 | 
     +----------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin nfft_cntr_reg_0_/CLK 
Endpoint:   nfft_cntr_reg_0_/D (v) checked with  leading edge of 'ideal_clock'
Beginpoint: rst_n              (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.030
+ Phase Shift                   0.000
= Required Time                -0.030
  Arrival Time                 10.127
  Slack Time                   10.157
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.034
     = Beginpoint Arrival Time           10.034
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |           Cell           |  Slew | Delay | Arrival | Required | 
     |                  |            |                          |       |       |  Time   |   Time   | 
     |------------------+------------+--------------------------+-------+-------+---------+----------| 
     |                  | rst_n v    |                          | 0.047 |       |  10.034 |   -0.123 | 
     | U4               |            | sky130_fd_sc_hd__and2_1  | 0.047 | 0.000 |  10.034 |   -0.123 | 
     | U4               | B v -> X v | sky130_fd_sc_hd__and2_1  | 0.024 | 0.093 |  10.127 |   -0.030 | 
     | nfft_cntr_reg_0_ |            | sky130_fd_sc_hd__dfxtp_1 | 0.024 | 0.000 |  10.127 |   -0.030 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |           Instance           |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                              |                 |                            |       |       |  Time   |   Time   | 
     |------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                              | clk ^           |                            | 0.000 |       |   0.000 |   10.157 | 
     | clk_gate_nfft_cntr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.157 | 
     | clk_gate_nfft_cntr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.157 | 
     | nfft_cntr_reg_0_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.157 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin nfft_cntr_reg_1_/CLK 
Endpoint:   nfft_cntr_reg_1_/D (v) checked with  leading edge of 'ideal_clock'
Beginpoint: rst_n              (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.030
+ Phase Shift                   0.000
= Required Time                -0.030
  Arrival Time                 10.127
  Slack Time                   10.157
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.034
     = Beginpoint Arrival Time           10.034
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |           Cell           |  Slew | Delay | Arrival | Required | 
     |                  |            |                          |       |       |  Time   |   Time   | 
     |------------------+------------+--------------------------+-------+-------+---------+----------| 
     |                  | rst_n v    |                          | 0.047 |       |  10.034 |   -0.123 | 
     | U5               |            | sky130_fd_sc_hd__and2_1  | 0.047 | 0.000 |  10.034 |   -0.123 | 
     | U5               | B v -> X v | sky130_fd_sc_hd__and2_1  | 0.024 | 0.093 |  10.127 |   -0.030 | 
     | nfft_cntr_reg_1_ |            | sky130_fd_sc_hd__dfxtp_1 | 0.024 | 0.000 |  10.127 |   -0.030 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |           Instance           |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                              |                 |                            |       |       |  Time   |   Time   | 
     |------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                              | clk ^           |                            | 0.000 |       |   0.000 |   10.157 | 
     | clk_gate_nfft_cntr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.157 | 
     | clk_gate_nfft_cntr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.157 | 
     | nfft_cntr_reg_1_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.157 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin nfft_cntr_reg_2_/CLK 
Endpoint:   nfft_cntr_reg_2_/D (v) checked with  leading edge of 'ideal_clock'
Beginpoint: rst_n              (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.030
+ Phase Shift                   0.000
= Required Time                -0.030
  Arrival Time                 10.127
  Slack Time                   10.157
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.034
     = Beginpoint Arrival Time           10.034
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |           Cell           |  Slew | Delay | Arrival | Required | 
     |                  |            |                          |       |       |  Time   |   Time   | 
     |------------------+------------+--------------------------+-------+-------+---------+----------| 
     |                  | rst_n v    |                          | 0.047 |       |  10.034 |   -0.123 | 
     | U6               |            | sky130_fd_sc_hd__and2_1  | 0.047 | 0.000 |  10.034 |   -0.123 | 
     | U6               | B v -> X v | sky130_fd_sc_hd__and2_1  | 0.024 | 0.093 |  10.127 |   -0.030 | 
     | nfft_cntr_reg_2_ |            | sky130_fd_sc_hd__dfxtp_1 | 0.024 | 0.000 |  10.127 |   -0.030 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |           Instance           |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                              |                 |                            |       |       |  Time   |   Time   | 
     |------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                              | clk ^           |                            | 0.000 |       |   0.000 |   10.157 | 
     | clk_gate_nfft_cntr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.157 | 
     | clk_gate_nfft_cntr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.157 | 
     | nfft_cntr_reg_2_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.157 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin nfft_cntr_reg_3_/CLK 
Endpoint:   nfft_cntr_reg_3_/D (v) checked with  leading edge of 'ideal_clock'
Beginpoint: rst_n              (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.030
+ Phase Shift                   0.000
= Required Time                -0.030
  Arrival Time                 10.127
  Slack Time                   10.157
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.034
     = Beginpoint Arrival Time           10.034
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |           Cell           |  Slew | Delay | Arrival | Required | 
     |                  |            |                          |       |       |  Time   |   Time   | 
     |------------------+------------+--------------------------+-------+-------+---------+----------| 
     |                  | rst_n v    |                          | 0.047 |       |  10.034 |   -0.123 | 
     | U7               |            | sky130_fd_sc_hd__and2_1  | 0.047 | 0.000 |  10.034 |   -0.123 | 
     | U7               | B v -> X v | sky130_fd_sc_hd__and2_1  | 0.024 | 0.093 |  10.127 |   -0.030 | 
     | nfft_cntr_reg_3_ |            | sky130_fd_sc_hd__dfxtp_1 | 0.024 | 0.000 |  10.127 |   -0.030 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |           Instance           |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                              |                 |                            |       |       |  Time   |   Time   | 
     |------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                              | clk ^           |                            | 0.000 |       |   0.000 |   10.157 | 
     | clk_gate_nfft_cntr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.157 | 
     | clk_gate_nfft_cntr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.157 | 
     | nfft_cntr_reg_3_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.157 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin nfft_cntr_reg_4_/CLK 
Endpoint:   nfft_cntr_reg_4_/D (v) checked with  leading edge of 'ideal_clock'
Beginpoint: rst_n              (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.030
+ Phase Shift                   0.000
= Required Time                -0.030
  Arrival Time                 10.127
  Slack Time                   10.157
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.034
     = Beginpoint Arrival Time           10.034
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |           Cell           |  Slew | Delay | Arrival | Required | 
     |                  |            |                          |       |       |  Time   |   Time   | 
     |------------------+------------+--------------------------+-------+-------+---------+----------| 
     |                  | rst_n v    |                          | 0.047 |       |  10.034 |   -0.123 | 
     | U8               |            | sky130_fd_sc_hd__and2_1  | 0.047 | 0.000 |  10.034 |   -0.123 | 
     | U8               | B v -> X v | sky130_fd_sc_hd__and2_1  | 0.024 | 0.093 |  10.127 |   -0.030 | 
     | nfft_cntr_reg_4_ |            | sky130_fd_sc_hd__dfxtp_1 | 0.024 | 0.000 |  10.127 |   -0.030 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |           Instance           |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                              |                 |                            |       |       |  Time   |   Time   | 
     |------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                              | clk ^           |                            | 0.000 |       |   0.000 |   10.157 | 
     | clk_gate_nfft_cntr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.157 | 
     | clk_gate_nfft_cntr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.157 | 
     | nfft_cntr_reg_4_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.157 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin nfft_cntr_reg_5_/CLK 
Endpoint:   nfft_cntr_reg_5_/D (v) checked with  leading edge of 'ideal_clock'
Beginpoint: rst_n              (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.030
+ Phase Shift                   0.000
= Required Time                -0.030
  Arrival Time                 10.127
  Slack Time                   10.157
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.034
     = Beginpoint Arrival Time           10.034
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |           Cell           |  Slew | Delay | Arrival | Required | 
     |                  |            |                          |       |       |  Time   |   Time   | 
     |------------------+------------+--------------------------+-------+-------+---------+----------| 
     |                  | rst_n v    |                          | 0.047 |       |  10.034 |   -0.123 | 
     | U9               |            | sky130_fd_sc_hd__and2_1  | 0.047 | 0.000 |  10.034 |   -0.123 | 
     | U9               | B v -> X v | sky130_fd_sc_hd__and2_1  | 0.024 | 0.093 |  10.127 |   -0.030 | 
     | nfft_cntr_reg_5_ |            | sky130_fd_sc_hd__dfxtp_1 | 0.024 | 0.000 |  10.127 |   -0.030 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |           Instance           |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                              |                 |                            |       |       |  Time   |   Time   | 
     |------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                              | clk ^           |                            | 0.000 |       |   0.000 |   10.157 | 
     | clk_gate_nfft_cntr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.157 | 
     | clk_gate_nfft_cntr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.157 | 
     | nfft_cntr_reg_5_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.157 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin nfft_cntr_en_reg/CLK 
Endpoint:   nfft_cntr_en_reg/D (v) checked with  leading edge of 'ideal_clock'
Beginpoint: sram_select[1]     (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.030
+ Phase Shift                   0.000
= Required Time                -0.030
  Arrival Time                 10.140
  Slack Time                   10.170
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.032
     = Beginpoint Arrival Time           10.032
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |     Instance     |       Arc        |           Cell           |  Slew | Delay | Arrival | Required | 
     |                  |                  |                          |       |       |  Time   |   Time   | 
     |------------------+------------------+--------------------------+-------+-------+---------+----------| 
     |                  | sram_select[1] ^ |                          | 0.049 |       |  10.032 |   -0.138 | 
     | U184             |                  | sky130_fd_sc_hd__nor4_1  | 0.049 | 0.000 |  10.032 |   -0.138 | 
     | U184             | A ^ -> Y v       | sky130_fd_sc_hd__nor4_1  | 0.019 | 0.034 |  10.066 |   -0.104 | 
     | U17              |                  | sky130_fd_sc_hd__and2_1  | 0.019 | 0.000 |  10.066 |   -0.104 | 
     | U17              | A v -> X v       | sky130_fd_sc_hd__and2_1  | 0.024 | 0.074 |  10.140 |   -0.030 | 
     | nfft_cntr_en_reg |                  | sky130_fd_sc_hd__dfxtp_1 | 0.024 | 0.000 |  10.140 |   -0.030 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |     Instance     |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                  |       |                          |       |       |  Time   |   Time   | 
     |------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                  | clk ^ |                          | 0.000 |       |   0.000 |   10.170 | 
     | nfft_cntr_en_reg |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |   10.170 | 
     +------------------------------------------------------------------------------------------+ 
Path 28: MET Clock Gating Hold Check with Pin tf_coeff_sram_interface_inst/clk_
gate_rwadr_r_reg/latch/CLK 
Endpoint:   tf_coeff_sram_interface_inst/clk_gate_rwadr_r_reg/latch/GATE (^) 
checked with  leading edge of 'ideal_clock'
Beginpoint: load_en                                                      (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Clock Gating Hold            -0.038
+ Phase Shift                   0.000
= Required Time                -0.038
  Arrival Time                 10.181
  Slack Time                   10.219
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time           10.010
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | load_en v  |                            | 0.015 |       |  10.010 |   -0.209 | 
     | U178                                               |            | sky130_fd_sc_hd__clkinv_1  | 0.015 | 0.000 |  10.010 |   -0.209 | 
     | U178                                               | A v -> Y ^ | sky130_fd_sc_hd__clkinv_1  | 0.036 | 0.034 |  10.044 |   -0.175 | 
     | U179                                               |            | sky130_fd_sc_hd__nor2_1    | 0.036 | 0.000 |  10.044 |   -0.175 | 
     | U179                                               | B ^ -> Y v | sky130_fd_sc_hd__nor2_1    | 0.084 | 0.077 |  10.121 |   -0.098 | 
     | tf_coeff_sram_interface_inst/U55                   |            | sky130_fd_sc_hd__nand3b_1  | 0.084 | 0.000 |  10.121 |   -0.098 | 
     | tf_coeff_sram_interface_inst/U55                   | B v -> Y ^ | sky130_fd_sc_hd__nand3b_1  | 0.041 | 0.060 |  10.181 |   -0.038 | 
     | tf_coeff_sram_interface_inst/clk_gate_rwadr_r_reg/ |            | sky130_fd_sc_hd__sdlclkp_1 | 0.041 | 0.000 |  10.181 |   -0.038 | 
     | latch                                              |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |   10.219 | 
     | tf_coeff_sram_interface_inst/clk_gate_rwadr_r_reg/ |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.219 | 
     | latch                                              |       |                            |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Clock Gating Hold Check with Pin clk_gate_a_coeffs_reg_1_/latch/
CLK 
Endpoint:   clk_gate_a_coeffs_reg_1_/latch/GATE (v) checked with  leading edge 
of 'ideal_clock'
Beginpoint: rst_n                               (v) triggered by  leading edge 
of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Clock Gating Hold            -0.094
+ Phase Shift                   0.000
= Required Time                -0.094
  Arrival Time                 10.127
  Slack Time                   10.220
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.034
     = Beginpoint Arrival Time           10.034
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |            |                            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                | rst_n v    |                            | 0.047 |       |  10.034 |   -0.187 | 
     | U181                           |            | sky130_fd_sc_hd__clkinv_1  | 0.047 | 0.000 |  10.034 |   -0.187 | 
     | U181                           | A v -> Y ^ | sky130_fd_sc_hd__clkinv_1  | 0.066 | 0.064 |  10.098 |   -0.123 | 
     | U187                           |            | sky130_fd_sc_hd__nor3_1    | 0.066 | 0.000 |  10.098 |   -0.123 | 
     | U187                           | C ^ -> Y v | sky130_fd_sc_hd__nor3_1    | 0.026 | 0.029 |  10.127 |   -0.094 | 
     | clk_gate_a_coeffs_reg_1_/latch |            | sky130_fd_sc_hd__sdlclkp_1 | 0.026 | 0.000 |  10.127 |   -0.094 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |       |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^ |                            | 0.000 |       |   0.000 |   10.220 | 
     | clk_gate_a_coeffs_reg_1_/latch |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.220 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 30: MET Clock Gating Hold Check with Pin clk_gate_a_coeffs_reg_0_/latch/
CLK 
Endpoint:   clk_gate_a_coeffs_reg_0_/latch/GATE (v) checked with  leading edge 
of 'ideal_clock'
Beginpoint: rst_n                               (v) triggered by  leading edge 
of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Clock Gating Hold            -0.094
+ Phase Shift                   0.000
= Required Time                -0.094
  Arrival Time                 10.127
  Slack Time                   10.220
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.034
     = Beginpoint Arrival Time           10.034
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |            |                            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                | rst_n v    |                            | 0.047 |       |  10.034 |   -0.187 | 
     | U181                           |            | sky130_fd_sc_hd__clkinv_1  | 0.047 | 0.000 |  10.034 |   -0.187 | 
     | U181                           | A v -> Y ^ | sky130_fd_sc_hd__clkinv_1  | 0.066 | 0.064 |  10.098 |   -0.123 | 
     | U186                           |            | sky130_fd_sc_hd__nor3_1    | 0.066 | 0.000 |  10.098 |   -0.123 | 
     | U186                           | C ^ -> Y v | sky130_fd_sc_hd__nor3_1    | 0.026 | 0.029 |  10.127 |   -0.094 | 
     | clk_gate_a_coeffs_reg_0_/latch |            | sky130_fd_sc_hd__sdlclkp_1 | 0.026 | 0.000 |  10.127 |   -0.094 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |       |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^ |                            | 0.000 |       |   0.000 |   10.220 | 
     | clk_gate_a_coeffs_reg_0_/latch |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.220 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 31: MET Clock Gating Hold Check with Pin clk_gate_b_coeffs_reg_2_/latch/
CLK 
Endpoint:   clk_gate_b_coeffs_reg_2_/latch/GATE (v) checked with  leading edge 
of 'ideal_clock'
Beginpoint: rst_n                               (v) triggered by  leading edge 
of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Clock Gating Hold            -0.094
+ Phase Shift                   0.000
= Required Time                -0.094
  Arrival Time                 10.127
  Slack Time                   10.220
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.034
     = Beginpoint Arrival Time           10.034
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |            |                            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                | rst_n v    |                            | 0.047 |       |  10.034 |   -0.187 | 
     | U181                           |            | sky130_fd_sc_hd__clkinv_1  | 0.047 | 0.000 |  10.034 |   -0.187 | 
     | U181                           | A v -> Y ^ | sky130_fd_sc_hd__clkinv_1  | 0.066 | 0.064 |  10.098 |   -0.123 | 
     | U185                           |            | sky130_fd_sc_hd__nor3_1    | 0.066 | 0.000 |  10.098 |   -0.123 | 
     | U185                           | C ^ -> Y v | sky130_fd_sc_hd__nor3_1    | 0.026 | 0.029 |  10.127 |   -0.094 | 
     | clk_gate_b_coeffs_reg_2_/latch |            | sky130_fd_sc_hd__sdlclkp_1 | 0.026 | 0.000 |  10.127 |   -0.094 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |       |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^ |                            | 0.000 |       |   0.000 |   10.220 | 
     | clk_gate_b_coeffs_reg_2_/latch |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.220 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 32: MET Clock Gating Hold Check with Pin phase_vec_sram_interface_inst/clk_
gate_rwadr_r_reg/latch/CLK 
Endpoint:   phase_vec_sram_interface_inst/clk_gate_rwadr_r_reg/latch/GATE (^) 
checked with  leading edge of 'ideal_clock'
Beginpoint: load_en                                                       (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Clock Gating Hold            -0.038
+ Phase Shift                   0.000
= Required Time                -0.038
  Arrival Time                 10.183
  Slack Time                   10.221
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time           10.010
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | load_en v  |                            | 0.015 |       |  10.010 |   -0.210 | 
     | U178                                               |            | sky130_fd_sc_hd__clkinv_1  | 0.015 | 0.000 |  10.010 |   -0.210 | 
     | U178                                               | A v -> Y ^ | sky130_fd_sc_hd__clkinv_1  | 0.036 | 0.034 |  10.044 |   -0.177 | 
     | U180                                               |            | sky130_fd_sc_hd__nor2_1    | 0.036 | 0.000 |  10.044 |   -0.177 | 
     | U180                                               | B ^ -> Y v | sky130_fd_sc_hd__nor2_1    | 0.084 | 0.077 |  10.122 |   -0.099 | 
     | phase_vec_sram_interface_inst/U44                  |            | sky130_fd_sc_hd__nand3_1   | 0.084 | 0.000 |  10.122 |   -0.099 | 
     | phase_vec_sram_interface_inst/U44                  | B v -> Y ^ | sky130_fd_sc_hd__nand3_1   | 0.046 | 0.061 |  10.183 |   -0.038 | 
     | phase_vec_sram_interface_inst/clk_gate_rwadr_r_reg |            | sky130_fd_sc_hd__sdlclkp_1 | 0.046 | 0.000 |  10.183 |   -0.038 | 
     | /latch                                             |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |   10.221 | 
     | phase_vec_sram_interface_inst/clk_gate_rwadr_r_reg |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.221 | 
     | /latch                                             |       |                            |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Clock Gating Hold Check with Pin clk_gate_a_coeffs_reg_2_/latch/
CLK 
Endpoint:   clk_gate_a_coeffs_reg_2_/latch/GATE (v) checked with  leading edge 
of 'ideal_clock'
Beginpoint: rst_n                               (v) triggered by  leading edge 
of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Clock Gating Hold            -0.093
+ Phase Shift                   0.000
= Required Time                -0.093
  Arrival Time                 10.132
  Slack Time                   10.225
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.034
     = Beginpoint Arrival Time           10.034
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |            |                            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                | rst_n v    |                            | 0.047 |       |  10.034 |   -0.191 | 
     | U181                           |            | sky130_fd_sc_hd__clkinv_1  | 0.047 | 0.000 |  10.034 |   -0.191 | 
     | U181                           | A v -> Y ^ | sky130_fd_sc_hd__clkinv_1  | 0.066 | 0.064 |  10.098 |   -0.127 | 
     | U189                           |            | sky130_fd_sc_hd__nor3_1    | 0.066 | 0.000 |  10.098 |   -0.127 | 
     | U189                           | B ^ -> Y v | sky130_fd_sc_hd__nor3_1    | 0.024 | 0.035 |  10.132 |   -0.093 | 
     | clk_gate_a_coeffs_reg_2_/latch |            | sky130_fd_sc_hd__sdlclkp_1 | 0.024 | 0.000 |  10.132 |   -0.093 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |       |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^ |                            | 0.000 |       |   0.000 |   10.225 | 
     | clk_gate_a_coeffs_reg_2_/latch |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.225 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 34: MET Clock Gating Hold Check with Pin clk_gate_tf_coeff_radr_reg/latch/
CLK 
Endpoint:   clk_gate_tf_coeff_radr_reg/latch/GATE (^) checked with  leading 
edge of 'ideal_clock'
Beginpoint: rst_n                                 (^) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Clock Gating Hold            -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                 10.189
  Slack Time                   10.236
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.057
     = Beginpoint Arrival Time           10.057
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                  | rst_n ^    |                            | 0.085 |       |  10.057 |   -0.179 | 
     | U282                             |            | sky130_fd_sc_hd__clkbuf_1  | 0.085 | 0.000 |  10.057 |   -0.179 | 
     | U282                             | A ^ -> X ^ | sky130_fd_sc_hd__clkbuf_1  | 0.139 | 0.133 |  10.189 |   -0.047 | 
     | clk_gate_tf_coeff_radr_reg/latch |            | sky130_fd_sc_hd__sdlclkp_1 | 0.139 | 0.000 |  10.189 |   -0.047 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                  | clk ^ |                            | 0.000 |       |   0.000 |   10.236 | 
     | clk_gate_tf_coeff_radr_reg/latch |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.236 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_radr_r_reg_0_/CLK 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_radr_r_
reg_0_/D (v) checked with  leading edge of 'ideal_clock'
Beginpoint: debug_en                                                            
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.030
+ Phase Shift                   0.000
= Required Time                -0.030
  Arrival Time                 10.230
  Slack Time                   10.260
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time           10.010
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------------------+-------+-------+---------+----------| 
     |                                                    | debug_en v  |                          | 0.014 |       |  10.010 |   -0.250 | 
     | U158                                               |             | sky130_fd_sc_hd__inv_2   | 0.014 | 0.000 |  10.010 |   -0.250 | 
     | U158                                               | A v -> Y ^  | sky130_fd_sc_hd__inv_2   | 0.045 | 0.040 |  10.050 |   -0.210 | 
     | U159                                               |             | sky130_fd_sc_hd__nor2_2  | 0.045 | 0.000 |  10.050 |   -0.210 | 
     | U159                                               | B ^ -> Y v  | sky130_fd_sc_hd__nor2_2  | 0.076 | 0.073 |  10.123 |   -0.137 | 
     | phase_vec_sram_interface_inst/U46                  |             | sky130_fd_sc_hd__a22o_1  | 0.076 | 0.000 |  10.123 |   -0.137 | 
     | phase_vec_sram_interface_inst/U46                  | A1 v -> X v | sky130_fd_sc_hd__a22o_1  | 0.024 | 0.107 |  10.230 |   -0.030 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |             | sky130_fd_sc_hd__dfxtp_1 | 0.024 | 0.000 |  10.230 |   -0.030 | 
     | genblk1_radr_r_reg_0_                              |             |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |   10.260 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |   10.260 | 
     | genblk1_radr_r_reg_0_                              |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin serializer_inst/serial_data_reg/CLK 
Endpoint:   serializer_inst/serial_data_reg/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sig_amplitude[7]                  (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                 10.245
  Slack Time                   10.265
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time           10.014
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |        Arc         |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                 |                    |                          |       |       |  Time   |   Time   | 
     |---------------------------------+--------------------+--------------------------+-------+-------+---------+----------| 
     |                                 | sig_amplitude[7] ^ |                          | 0.022 |       |  10.014 |   -0.251 | 
     | U264                            |                    | sky130_fd_sc_hd__a22oi_1 | 0.022 | 0.000 |  10.014 |   -0.251 | 
     | U264                            | A2 ^ -> Y v        | sky130_fd_sc_hd__a22oi_1 | 0.038 | 0.045 |  10.059 |   -0.206 | 
     | U267                            |                    | sky130_fd_sc_hd__nand3_1 | 0.038 | 0.000 |  10.059 |   -0.206 | 
     | U267                            | A v -> Y ^         | sky130_fd_sc_hd__nand3_1 | 0.034 | 0.040 |  10.099 |   -0.166 | 
     | serializer_inst/U33             |                    | sky130_fd_sc_hd__a21oi_1 | 0.034 | 0.000 |  10.099 |   -0.166 | 
     | serializer_inst/U33             | A2 ^ -> Y v        | sky130_fd_sc_hd__a21oi_1 | 0.018 | 0.041 |  10.140 |   -0.125 | 
     | serializer_inst/U34             |                    | sky130_fd_sc_hd__a31oi_1 | 0.018 | 0.000 |  10.140 |   -0.125 | 
     | serializer_inst/U34             | B1 v -> Y ^        | sky130_fd_sc_hd__a31oi_1 | 0.040 | 0.038 |  10.178 |   -0.087 | 
     | serializer_inst/U35             |                    | sky130_fd_sc_hd__o22ai_1 | 0.040 | 0.000 |  10.178 |   -0.087 | 
     | serializer_inst/U35             | B2 ^ -> Y v        | sky130_fd_sc_hd__o22ai_1 | 0.023 | 0.029 |  10.206 |   -0.059 | 
     | serializer_inst/U36             |                    | sky130_fd_sc_hd__nor2_1  | 0.023 | 0.000 |  10.206 |   -0.059 | 
     | serializer_inst/U36             | B v -> Y ^         | sky130_fd_sc_hd__nor2_1  | 0.041 | 0.038 |  10.245 |   -0.020 | 
     | serializer_inst/serial_data_reg |                    | sky130_fd_sc_hd__dfxtp_1 | 0.041 | 0.000 |  10.245 |   -0.020 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                 |       |                          |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                 | clk ^ |                          | 0.000 |       |   0.000 |   10.265 | 
     | serializer_inst/serial_data_reg |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |   10.265 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin nfft_cntr_reg_8_/CLK 
Endpoint:   nfft_cntr_reg_8_/D (v) checked with  leading edge of 'ideal_clock'
Beginpoint: rst_n              (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.030
+ Phase Shift                   0.000
= Required Time                -0.030
  Arrival Time                 10.243
  Slack Time                   10.273
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.034
     = Beginpoint Arrival Time           10.034
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |           Cell            |  Slew | Delay | Arrival | Required | 
     |                  |            |                           |       |       |  Time   |   Time   | 
     |------------------+------------+---------------------------+-------+-------+---------+----------| 
     |                  | rst_n v    |                           | 0.047 |       |  10.034 |   -0.240 | 
     | U282             |            | sky130_fd_sc_hd__clkbuf_1 | 0.047 | 0.000 |  10.034 |   -0.240 | 
     | U282             | A v -> X v | sky130_fd_sc_hd__clkbuf_1 | 0.076 | 0.106 |  10.140 |   -0.134 | 
     | U12              |            | sky130_fd_sc_hd__and2_1   | 0.076 | 0.000 |  10.140 |   -0.134 | 
     | U12              | B v -> X v | sky130_fd_sc_hd__and2_1   | 0.024 | 0.104 |  10.243 |   -0.030 | 
     | nfft_cntr_reg_8_ |            | sky130_fd_sc_hd__dfxtp_1  | 0.024 | 0.000 |  10.243 |   -0.030 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |           Instance           |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                              |                 |                            |       |       |  Time   |   Time   | 
     |------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                              | clk ^           |                            | 0.000 |       |   0.000 |   10.273 | 
     | clk_gate_nfft_cntr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.273 | 
     | clk_gate_nfft_cntr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.273 | 
     | nfft_cntr_reg_8_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.273 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin nfft_cntr_reg_9_/CLK 
Endpoint:   nfft_cntr_reg_9_/D (v) checked with  leading edge of 'ideal_clock'
Beginpoint: rst_n              (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.030
+ Phase Shift                   0.000
= Required Time                -0.030
  Arrival Time                 10.243
  Slack Time                   10.273
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.034
     = Beginpoint Arrival Time           10.034
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |           Cell            |  Slew | Delay | Arrival | Required | 
     |                  |            |                           |       |       |  Time   |   Time   | 
     |------------------+------------+---------------------------+-------+-------+---------+----------| 
     |                  | rst_n v    |                           | 0.047 |       |  10.034 |   -0.240 | 
     | U282             |            | sky130_fd_sc_hd__clkbuf_1 | 0.047 | 0.000 |  10.034 |   -0.240 | 
     | U282             | A v -> X v | sky130_fd_sc_hd__clkbuf_1 | 0.076 | 0.106 |  10.140 |   -0.134 | 
     | U13              |            | sky130_fd_sc_hd__and2_1   | 0.076 | 0.000 |  10.140 |   -0.134 | 
     | U13              | B v -> X v | sky130_fd_sc_hd__and2_1   | 0.024 | 0.104 |  10.243 |   -0.030 | 
     | nfft_cntr_reg_9_ |            | sky130_fd_sc_hd__dfxtp_1  | 0.024 | 0.000 |  10.243 |   -0.030 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |           Instance           |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                              |                 |                            |       |       |  Time   |   Time   | 
     |------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                              | clk ^           |                            | 0.000 |       |   0.000 |   10.273 | 
     | clk_gate_nfft_cntr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.273 | 
     | clk_gate_nfft_cntr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.273 | 
     | nfft_cntr_reg_9_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.273 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin nfft_cntr_reg_10_/CLK 
Endpoint:   nfft_cntr_reg_10_/D (v) checked with  leading edge of 'ideal_clock'
Beginpoint: rst_n               (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.030
+ Phase Shift                   0.000
= Required Time                -0.030
  Arrival Time                 10.243
  Slack Time                   10.273
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.034
     = Beginpoint Arrival Time           10.034
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |           Cell            |  Slew | Delay | Arrival | Required | 
     |                   |            |                           |       |       |  Time   |   Time   | 
     |-------------------+------------+---------------------------+-------+-------+---------+----------| 
     |                   | rst_n v    |                           | 0.047 |       |  10.034 |   -0.240 | 
     | U282              |            | sky130_fd_sc_hd__clkbuf_1 | 0.047 | 0.000 |  10.034 |   -0.240 | 
     | U282              | A v -> X v | sky130_fd_sc_hd__clkbuf_1 | 0.076 | 0.106 |  10.140 |   -0.134 | 
     | U14               |            | sky130_fd_sc_hd__and2_1   | 0.076 | 0.000 |  10.140 |   -0.134 | 
     | U14               | B v -> X v | sky130_fd_sc_hd__and2_1   | 0.024 | 0.104 |  10.243 |   -0.030 | 
     | nfft_cntr_reg_10_ |            | sky130_fd_sc_hd__dfxtp_1  | 0.024 | 0.000 |  10.243 |   -0.030 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |           Instance           |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                              |                 |                            |       |       |  Time   |   Time   | 
     |------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                              | clk ^           |                            | 0.000 |       |   0.000 |   10.273 | 
     | clk_gate_nfft_cntr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.273 | 
     | clk_gate_nfft_cntr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.273 | 
     | nfft_cntr_reg_10_            |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.273 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin nfft_cntr_reg_11_/CLK 
Endpoint:   nfft_cntr_reg_11_/D (v) checked with  leading edge of 'ideal_clock'
Beginpoint: rst_n               (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.030
+ Phase Shift                   0.000
= Required Time                -0.030
  Arrival Time                 10.243
  Slack Time                   10.273
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.034
     = Beginpoint Arrival Time           10.034
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |           Cell            |  Slew | Delay | Arrival | Required | 
     |                   |            |                           |       |       |  Time   |   Time   | 
     |-------------------+------------+---------------------------+-------+-------+---------+----------| 
     |                   | rst_n v    |                           | 0.047 |       |  10.034 |   -0.240 | 
     | U282              |            | sky130_fd_sc_hd__clkbuf_1 | 0.047 | 0.000 |  10.034 |   -0.240 | 
     | U282              | A v -> X v | sky130_fd_sc_hd__clkbuf_1 | 0.076 | 0.106 |  10.140 |   -0.134 | 
     | U15               |            | sky130_fd_sc_hd__and2_1   | 0.076 | 0.000 |  10.140 |   -0.134 | 
     | U15               | B v -> X v | sky130_fd_sc_hd__and2_1   | 0.024 | 0.104 |  10.243 |   -0.030 | 
     | nfft_cntr_reg_11_ |            | sky130_fd_sc_hd__dfxtp_1  | 0.024 | 0.000 |  10.243 |   -0.030 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |           Instance           |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                              |                 |                            |       |       |  Time   |   Time   | 
     |------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                              | clk ^           |                            | 0.000 |       |   0.000 |   10.273 | 
     | clk_gate_nfft_cntr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.273 | 
     | clk_gate_nfft_cntr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.273 | 
     | nfft_cntr_reg_11_            |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.273 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin nfft_cntr_en_d1_reg/CLK 
Endpoint:   nfft_cntr_en_d1_reg/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: rst_n                 (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.030
+ Phase Shift                   0.000
= Required Time                -0.030
  Arrival Time                 10.243
  Slack Time                   10.273
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.034
     = Beginpoint Arrival Time           10.034
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |           Cell            |  Slew | Delay | Arrival | Required | 
     |                     |            |                           |       |       |  Time   |   Time   | 
     |---------------------+------------+---------------------------+-------+-------+---------+----------| 
     |                     | rst_n v    |                           | 0.047 |       |  10.034 |   -0.240 | 
     | U282                |            | sky130_fd_sc_hd__clkbuf_1 | 0.047 | 0.000 |  10.034 |   -0.240 | 
     | U282                | A v -> X v | sky130_fd_sc_hd__clkbuf_1 | 0.076 | 0.106 |  10.140 |   -0.134 | 
     | U16                 |            | sky130_fd_sc_hd__and2_1   | 0.076 | 0.000 |  10.140 |   -0.134 | 
     | U16                 | B v -> X v | sky130_fd_sc_hd__and2_1   | 0.024 | 0.104 |  10.243 |   -0.030 | 
     | nfft_cntr_en_d1_reg |            | sky130_fd_sc_hd__dfxtp_1  | 0.024 | 0.000 |  10.243 |   -0.030 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                     |       |                          |       |       |  Time   |   Time   | 
     |---------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                     | clk ^ |                          | 0.000 |       |   0.000 |   10.273 | 
     | nfft_cntr_en_d1_reg |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |   10.273 | 
     +---------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin deserializer_inst/parallel_data_reg_15_/CLK 
Endpoint:   deserializer_inst/parallel_data_reg_15_/D (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: serial_in                                 (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.030
+ Phase Shift                   0.000
= Required Time                -0.030
  Arrival Time                 10.246
  Slack Time                   10.276
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time           10.005
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |           Cell            |  Slew | Delay | Arrival | Required | 
     |                                         |             |                           |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+---------------------------+-------+-------+---------+----------| 
     |                                         | serial_in v |                           | 0.008 |       |  10.005 |   -0.271 | 
     | deserializer_inst/U21                   |             | sky130_fd_sc_hd__clkinv_1 | 0.008 | 0.000 |  10.005 |   -0.271 | 
     | deserializer_inst/U21                   | A v -> Y ^  | sky130_fd_sc_hd__clkinv_1 | 0.163 | 0.117 |  10.122 |   -0.154 | 
     | deserializer_inst/U94                   |             | sky130_fd_sc_hd__o21ai_1  | 0.163 | 0.000 |  10.122 |   -0.154 | 
     | deserializer_inst/U94                   | A1 ^ -> Y v | sky130_fd_sc_hd__o21ai_1  | 0.017 | 0.051 |  10.172 |   -0.103 | 
     | deserializer_inst/U50                   |             | sky130_fd_sc_hd__and2_1   | 0.017 | 0.000 |  10.172 |   -0.103 | 
     | deserializer_inst/U50                   | A v -> X v  | sky130_fd_sc_hd__and2_1   | 0.024 | 0.074 |  10.246 |   -0.030 | 
     | deserializer_inst/parallel_data_reg_15_ |             | sky130_fd_sc_hd__dfxtp_1  | 0.024 | 0.000 |  10.246 |   -0.030 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   10.276 | 
     | deserializer_inst/clk_gate_parallel_data_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.276 | 
     | deserializer_inst/clk_gate_parallel_data_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.276 | 
     | deserializer_inst/parallel_data_reg_15_            |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.276 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin deserializer_inst/parallel_data_reg_3_/CLK 
Endpoint:   deserializer_inst/parallel_data_reg_3_/D (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: serial_in                                (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.030
+ Phase Shift                   0.000
= Required Time                -0.030
  Arrival Time                 10.246
  Slack Time                   10.276
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time           10.005
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |           Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |             |                           |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+---------------------------+-------+-------+---------+----------| 
     |                                        | serial_in v |                           | 0.008 |       |  10.005 |   -0.271 | 
     | deserializer_inst/U21                  |             | sky130_fd_sc_hd__clkinv_1 | 0.008 | 0.000 |  10.005 |   -0.271 | 
     | deserializer_inst/U21                  | A v -> Y ^  | sky130_fd_sc_hd__clkinv_1 | 0.163 | 0.117 |  10.122 |   -0.154 | 
     | deserializer_inst/U57                  |             | sky130_fd_sc_hd__o21ai_1  | 0.163 | 0.000 |  10.122 |   -0.154 | 
     | deserializer_inst/U57                  | A1 ^ -> Y v | sky130_fd_sc_hd__o21ai_1  | 0.017 | 0.051 |  10.172 |   -0.104 | 
     | deserializer_inst/U38                  |             | sky130_fd_sc_hd__and2_1   | 0.017 | 0.000 |  10.172 |   -0.104 | 
     | deserializer_inst/U38                  | A v -> X v  | sky130_fd_sc_hd__and2_1   | 0.024 | 0.074 |  10.246 |   -0.030 | 
     | deserializer_inst/parallel_data_reg_3_ |             | sky130_fd_sc_hd__dfxtp_1  | 0.024 | 0.000 |  10.246 |   -0.030 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   10.276 | 
     | deserializer_inst/clk_gate_parallel_data_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.276 | 
     | deserializer_inst/clk_gate_parallel_data_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.276 | 
     | deserializer_inst/parallel_data_reg_3_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.276 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin deserializer_inst/parallel_data_reg_2_/CLK 
Endpoint:   deserializer_inst/parallel_data_reg_2_/D (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: serial_in                                (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.030
+ Phase Shift                   0.000
= Required Time                -0.030
  Arrival Time                 10.246
  Slack Time                   10.276
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time           10.005
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |           Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |             |                           |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+---------------------------+-------+-------+---------+----------| 
     |                                        | serial_in v |                           | 0.008 |       |  10.005 |   -0.271 | 
     | deserializer_inst/U21                  |             | sky130_fd_sc_hd__clkinv_1 | 0.008 | 0.000 |  10.005 |   -0.271 | 
     | deserializer_inst/U21                  | A v -> Y ^  | sky130_fd_sc_hd__clkinv_1 | 0.163 | 0.117 |  10.122 |   -0.154 | 
     | deserializer_inst/U33                  |             | sky130_fd_sc_hd__o21ai_1  | 0.163 | 0.000 |  10.122 |   -0.154 | 
     | deserializer_inst/U33                  | A1 ^ -> Y v | sky130_fd_sc_hd__o21ai_1  | 0.018 | 0.051 |  10.172 |   -0.104 | 
     | deserializer_inst/U37                  |             | sky130_fd_sc_hd__and2_1   | 0.018 | 0.000 |  10.172 |   -0.104 | 
     | deserializer_inst/U37                  | A v -> X v  | sky130_fd_sc_hd__and2_1   | 0.024 | 0.074 |  10.246 |   -0.030 | 
     | deserializer_inst/parallel_data_reg_2_ |             | sky130_fd_sc_hd__dfxtp_1  | 0.024 | 0.000 |  10.246 |   -0.030 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   10.276 | 
     | deserializer_inst/clk_gate_parallel_data_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.276 | 
     | deserializer_inst/clk_gate_parallel_data_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.276 | 
     | deserializer_inst/parallel_data_reg_2_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.276 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin deserializer_inst/parallel_data_reg_6_/CLK 
Endpoint:   deserializer_inst/parallel_data_reg_6_/D (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: serial_in                                (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.030
+ Phase Shift                   0.000
= Required Time                -0.030
  Arrival Time                 10.246
  Slack Time                   10.276
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time           10.005
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |           Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |             |                           |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+---------------------------+-------+-------+---------+----------| 
     |                                        | serial_in v |                           | 0.008 |       |  10.005 |   -0.271 | 
     | deserializer_inst/U21                  |             | sky130_fd_sc_hd__clkinv_1 | 0.008 | 0.000 |  10.005 |   -0.271 | 
     | deserializer_inst/U21                  | A v -> Y ^  | sky130_fd_sc_hd__clkinv_1 | 0.163 | 0.117 |  10.122 |   -0.154 | 
     | deserializer_inst/U66                  |             | sky130_fd_sc_hd__o21ai_1  | 0.163 | 0.000 |  10.122 |   -0.154 | 
     | deserializer_inst/U66                  | A1 ^ -> Y v | sky130_fd_sc_hd__o21ai_1  | 0.018 | 0.051 |  10.172 |   -0.104 | 
     | deserializer_inst/U41                  |             | sky130_fd_sc_hd__and2_1   | 0.018 | 0.000 |  10.172 |   -0.104 | 
     | deserializer_inst/U41                  | A v -> X v  | sky130_fd_sc_hd__and2_1   | 0.024 | 0.074 |  10.246 |   -0.030 | 
     | deserializer_inst/parallel_data_reg_6_ |             | sky130_fd_sc_hd__dfxtp_1  | 0.024 | 0.000 |  10.246 |   -0.030 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   10.276 | 
     | deserializer_inst/clk_gate_parallel_data_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.276 | 
     | deserializer_inst/clk_gate_parallel_data_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.276 | 
     | deserializer_inst/parallel_data_reg_6_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.276 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin deserializer_inst/parallel_data_reg_7_/CLK 
Endpoint:   deserializer_inst/parallel_data_reg_7_/D (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: serial_in                                (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.030
+ Phase Shift                   0.000
= Required Time                -0.030
  Arrival Time                 10.246
  Slack Time                   10.276
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time           10.005
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |           Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |             |                           |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+---------------------------+-------+-------+---------+----------| 
     |                                        | serial_in v |                           | 0.008 |       |  10.005 |   -0.271 | 
     | deserializer_inst/U21                  |             | sky130_fd_sc_hd__clkinv_1 | 0.008 | 0.000 |  10.005 |   -0.271 | 
     | deserializer_inst/U21                  | A v -> Y ^  | sky130_fd_sc_hd__clkinv_1 | 0.163 | 0.117 |  10.122 |   -0.154 | 
     | deserializer_inst/U69                  |             | sky130_fd_sc_hd__o21ai_1  | 0.163 | 0.000 |  10.122 |   -0.154 | 
     | deserializer_inst/U69                  | A1 ^ -> Y v | sky130_fd_sc_hd__o21ai_1  | 0.017 | 0.051 |  10.172 |   -0.104 | 
     | deserializer_inst/U42                  |             | sky130_fd_sc_hd__and2_1   | 0.017 | 0.000 |  10.172 |   -0.104 | 
     | deserializer_inst/U42                  | A v -> X v  | sky130_fd_sc_hd__and2_1   | 0.024 | 0.074 |  10.246 |   -0.030 | 
     | deserializer_inst/parallel_data_reg_7_ |             | sky130_fd_sc_hd__dfxtp_1  | 0.024 | 0.000 |  10.246 |   -0.030 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   10.276 | 
     | deserializer_inst/clk_gate_parallel_data_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.276 | 
     | deserializer_inst/clk_gate_parallel_data_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.276 | 
     | deserializer_inst/parallel_data_reg_7_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.276 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin deserializer_inst/parallel_data_reg_10_/CLK 
Endpoint:   deserializer_inst/parallel_data_reg_10_/D (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: serial_in                                 (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.030
+ Phase Shift                   0.000
= Required Time                -0.030
  Arrival Time                 10.246
  Slack Time                   10.276
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time           10.005
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |           Cell            |  Slew | Delay | Arrival | Required | 
     |                                         |             |                           |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+---------------------------+-------+-------+---------+----------| 
     |                                         | serial_in v |                           | 0.008 |       |  10.005 |   -0.271 | 
     | deserializer_inst/U21                   |             | sky130_fd_sc_hd__clkinv_1 | 0.008 | 0.000 |  10.005 |   -0.271 | 
     | deserializer_inst/U21                   | A v -> Y ^  | sky130_fd_sc_hd__clkinv_1 | 0.163 | 0.117 |  10.122 |   -0.154 | 
     | deserializer_inst/U79                   |             | sky130_fd_sc_hd__o21ai_1  | 0.163 | 0.000 |  10.122 |   -0.154 | 
     | deserializer_inst/U79                   | A1 ^ -> Y v | sky130_fd_sc_hd__o21ai_1  | 0.018 | 0.051 |  10.172 |   -0.104 | 
     | deserializer_inst/U45                   |             | sky130_fd_sc_hd__and2_1   | 0.018 | 0.000 |  10.172 |   -0.104 | 
     | deserializer_inst/U45                   | A v -> X v  | sky130_fd_sc_hd__and2_1   | 0.024 | 0.074 |  10.246 |   -0.030 | 
     | deserializer_inst/parallel_data_reg_10_ |             | sky130_fd_sc_hd__dfxtp_1  | 0.024 | 0.000 |  10.246 |   -0.030 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   10.276 | 
     | deserializer_inst/clk_gate_parallel_data_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.276 | 
     | deserializer_inst/clk_gate_parallel_data_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.276 | 
     | deserializer_inst/parallel_data_reg_10_            |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.276 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin deserializer_inst/parallel_data_reg_11_/CLK 
Endpoint:   deserializer_inst/parallel_data_reg_11_/D (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: serial_in                                 (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.030
+ Phase Shift                   0.000
= Required Time                -0.030
  Arrival Time                 10.246
  Slack Time                   10.276
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time           10.005
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |           Cell            |  Slew | Delay | Arrival | Required | 
     |                                         |             |                           |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+---------------------------+-------+-------+---------+----------| 
     |                                         | serial_in v |                           | 0.008 |       |  10.005 |   -0.271 | 
     | deserializer_inst/U21                   |             | sky130_fd_sc_hd__clkinv_1 | 0.008 | 0.000 |  10.005 |   -0.271 | 
     | deserializer_inst/U21                   | A v -> Y ^  | sky130_fd_sc_hd__clkinv_1 | 0.163 | 0.117 |  10.122 |   -0.154 | 
     | deserializer_inst/U82                   |             | sky130_fd_sc_hd__o21ai_1  | 0.163 | 0.000 |  10.122 |   -0.154 | 
     | deserializer_inst/U82                   | A1 ^ -> Y v | sky130_fd_sc_hd__o21ai_1  | 0.017 | 0.051 |  10.172 |   -0.104 | 
     | deserializer_inst/U46                   |             | sky130_fd_sc_hd__and2_1   | 0.017 | 0.000 |  10.172 |   -0.104 | 
     | deserializer_inst/U46                   | A v -> X v  | sky130_fd_sc_hd__and2_1   | 0.024 | 0.074 |  10.246 |   -0.030 | 
     | deserializer_inst/parallel_data_reg_11_ |             | sky130_fd_sc_hd__dfxtp_1  | 0.024 | 0.000 |  10.246 |   -0.030 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   10.276 | 
     | deserializer_inst/clk_gate_parallel_data_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.276 | 
     | deserializer_inst/clk_gate_parallel_data_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.276 | 
     | deserializer_inst/parallel_data_reg_11_            |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.276 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin deserializer_inst/parallel_data_reg_14_/CLK 
Endpoint:   deserializer_inst/parallel_data_reg_14_/D (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: serial_in                                 (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.030
+ Phase Shift                   0.000
= Required Time                -0.030
  Arrival Time                 10.246
  Slack Time                   10.276
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time           10.005
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |           Cell            |  Slew | Delay | Arrival | Required | 
     |                                         |             |                           |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+---------------------------+-------+-------+---------+----------| 
     |                                         | serial_in v |                           | 0.008 |       |  10.005 |   -0.271 | 
     | deserializer_inst/U21                   |             | sky130_fd_sc_hd__clkinv_1 | 0.008 | 0.000 |  10.005 |   -0.271 | 
     | deserializer_inst/U21                   | A v -> Y ^  | sky130_fd_sc_hd__clkinv_1 | 0.163 | 0.117 |  10.122 |   -0.154 | 
     | deserializer_inst/U91                   |             | sky130_fd_sc_hd__o21ai_1  | 0.163 | 0.000 |  10.122 |   -0.154 | 
     | deserializer_inst/U91                   | A1 ^ -> Y v | sky130_fd_sc_hd__o21ai_1  | 0.018 | 0.051 |  10.172 |   -0.104 | 
     | deserializer_inst/U49                   |             | sky130_fd_sc_hd__and2_1   | 0.018 | 0.000 |  10.172 |   -0.104 | 
     | deserializer_inst/U49                   | A v -> X v  | sky130_fd_sc_hd__and2_1   | 0.024 | 0.074 |  10.246 |   -0.030 | 
     | deserializer_inst/parallel_data_reg_14_ |             | sky130_fd_sc_hd__dfxtp_1  | 0.024 | 0.000 |  10.246 |   -0.030 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   10.276 | 
     | deserializer_inst/clk_gate_parallel_data_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.276 | 
     | deserializer_inst/clk_gate_parallel_data_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.276 | 
     | deserializer_inst/parallel_data_reg_14_            |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.276 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin deserializer_inst/parallel_data_reg_0_/CLK 
Endpoint:   deserializer_inst/parallel_data_reg_0_/D (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: serial_in                                (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.030
+ Phase Shift                   0.000
= Required Time                -0.030
  Arrival Time                 10.246
  Slack Time                   10.276
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time           10.005
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |           Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |             |                           |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+---------------------------+-------+-------+---------+----------| 
     |                                        | serial_in v |                           | 0.008 |       |  10.005 |   -0.271 | 
     | deserializer_inst/U21                  |             | sky130_fd_sc_hd__clkinv_1 | 0.008 | 0.000 |  10.005 |   -0.271 | 
     | deserializer_inst/U21                  | A v -> Y ^  | sky130_fd_sc_hd__clkinv_1 | 0.163 | 0.117 |  10.122 |   -0.154 | 
     | deserializer_inst/U27                  |             | sky130_fd_sc_hd__o21ai_1  | 0.163 | 0.000 |  10.122 |   -0.154 | 
     | deserializer_inst/U27                  | A1 ^ -> Y v | sky130_fd_sc_hd__o21ai_1  | 0.018 | 0.051 |  10.172 |   -0.104 | 
     | deserializer_inst/U35                  |             | sky130_fd_sc_hd__and2_1   | 0.018 | 0.000 |  10.172 |   -0.104 | 
     | deserializer_inst/U35                  | A v -> X v  | sky130_fd_sc_hd__and2_1   | 0.024 | 0.074 |  10.246 |   -0.030 | 
     | deserializer_inst/parallel_data_reg_0_ |             | sky130_fd_sc_hd__dfxtp_1  | 0.024 | 0.000 |  10.246 |   -0.030 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   10.276 | 
     | deserializer_inst/clk_gate_parallel_data_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.276 | 
     | deserializer_inst/clk_gate_parallel_data_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   10.276 | 
     | deserializer_inst/parallel_data_reg_0_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   10.276 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 

