{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2019,10,27]],"date-time":"2019-10-27T22:03:16Z","timestamp":1572213796399},"publisher-location":"New York, New York, USA","reference-count":63,"publisher":"ACM Press","isbn-type":[{"value":"9781450348928","type":"print"}],"license":[{"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background","start":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T00:00:00Z","timestamp":1498262400000},"delay-in-days":174,"content-version":"vor"}],"funder":[{"name":"National Science Foundation","award":["CCF 13-02641 and CCF 16-19245"]},{"name":"STARnet","award":["a Semiconductor Research Corporation program sponsored by MARCO and DARPA"]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1145\/3079856.3080206","type":"proceedings-article","created":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T19:40:01Z","timestamp":1497555601000},"source":"Crossref","is-referenced-by-count":4,"title":["Chasing Away RAts"],"prefix":"10.1145","author":[{"given":"Matthew D.","family":"Sinclair","sequence":"first","affiliation":[{"name":"University of Illinois at Urbana-Champaign"}]},{"given":"Johnathan","family":"Alsop","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign"}]},{"given":"Sarita V.","family":"Adve","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign"}]}],"member":"320","reference":[{"key":"key-10.1145\/3079856.3080206-1","unstructured":"Sarita Adve and Mark Hill. 1990. Weak Ordering -- A New Definition. In Proceedings of the 17th Annual International Symposium on Computer Architecture.","DOI":"10.1145\/325164.325100","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3079856.3080206-2","unstructured":"Sarita V. Adve. 1993. Designing Memory Consistency Models for Shared-Memory Multiprocessors. Ph.D. Dissertation. University of Wisconsin, Madison."},{"key":"key-10.1145\/3079856.3080206-3","unstructured":"Sarita V. Adve and Hans-J. Boehm. 2010. Memory Models: A Case for Rethinking Parallel Languages and Hardware. Communications of the ACM (August 2010), 90--101.","DOI":"10.1145\/1787234.1787255","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3079856.3080206-4","unstructured":"S. V. Adve and M. D. Hill. 1993. A Unified Formalization of Four Shared-Memory Models. TPDS, Article 6 (June 1993), 613--624 pages.","DOI":"10.1109\/71.242161","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3079856.3080206-5","unstructured":"N. Agarwal, T. Krishna, Li-Shiuan Peh, and N.K. Jha. 2009. GARNET: A Detailed On-chip Network Model Inside a Full-system Simulator. In IEEE International Symposium on Performance Analysis of Systems and Software.","DOI":"10.1109\/ISPASS.2009.4919636","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3079856.3080206-6","unstructured":"Jade Alglave, Luc Maranget, and Michael Tautschnig. 2014. Herding Cats: Modelling, Simulation, Testing, and Data Mining for Weak Memory. ACM Transactions on Programming Languages and Systems 36, 2, Article 7 (July 2014), 7:1--7:74 pages.","DOI":"10.1145\/2627752","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3079856.3080206-7","unstructured":"Johnathan Alsop, Bradford Beckmann, Marc Orr, and David Wood. 2016. Lazy Release Consistency for GPUs. In Proceedings of the 49th International Symposium on Microarchitecture.","DOI":"10.1109\/MICRO.2016.7783729","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3079856.3080206-8","unstructured":"Ali Bakhoda, George L. Yuan, Wilson W. L. Fung, Henry Wong, and Tor M. Aamodt. 2009. Analyzing CUDA Workloads Using a Detailed GPU Simulator. In IEEE International Symposium on Performance Analysis of Systems and Software.","DOI":"10.1109\/ISPASS.2009.4919648","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3079856.3080206-9","unstructured":"Mark Batty, Alastair F. Donaldson, and John Wickerson. 2016. Overhauling SC Atomics in C11 and OpenCL. In Proceedings of the 43rd Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages. 634--648.","DOI":"10.1145\/2837614.2837637","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3079856.3080206-10","unstructured":"Mark Batty, Kayvan Memarian, Kyndylan Nienhuis, Jean Pichon-Pharabod, and Peter Sewell. 2015. The Problem of Programming Language Concurrency Semantics. In Programming Languages and Systems. Lecture Notes in Computer Science, Vol. 9032. 283--307.","DOI":"10.1007\/978-3-662-46669-8_12","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3079856.3080206-11","unstructured":"Hans-J. Boehm. 2012. Can Seqlocks Get Along with Programming Language Memory Models?. In Proceedings of the 2012 ACM SIGPLAN Workshop on Memory Systems Performance and Correctness. 12--20.","DOI":"10.1145\/2247684.2247688","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3079856.3080206-12","unstructured":"Hans-J. Boehm. 2013. N3710: Specifying the absence of \"out of thin air\" results (LWG2265). (2013)."},{"key":"key-10.1145\/3079856.3080206-13","unstructured":"Hans-J. Boehm. 2013. N3786: Prohibiting \"out of thin air\" results in C++14. (2013)."},{"key":"key-10.1145\/3079856.3080206-14","unstructured":"Hans-J. Boehm and Sarita V. Adve. 2008. Foundations of the C++ Concurrency Memory Model. In Proceedings of the 29th ACM SIGPLAN Conference on Programming Language Design and Implementation. 68--78.","DOI":"10.1145\/1375581.1375591","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3079856.3080206-15","unstructured":"Hans-J. Boehm and Brian Demsky. 2014. Outlawing Ghosts: Avoiding Out-of-thin-air Results. In Proceedings of the Workshop on Memory Systems Performance and Correctness. 7:1--7:6.","DOI":"10.1145\/2618128.2618134","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3079856.3080206-16","unstructured":"M. Burtscher, R. Nasre, and K. Pingali. 2012. A Quantitative Study of Irregular Programs on GPUs. In IEEE International Symposium on Workload Characterization. 141--151.","DOI":"10.1109\/IISWC.2012.6402918","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3079856.3080206-17","unstructured":"C++. 2015. C++ Reference: Memory Order. http:\/\/en.cppreference.com\/w\/cpp\/atomic\/memory_order. (2015)."},{"key":"key-10.1145\/3079856.3080206-18","unstructured":"Shuai Che, B.M. Beckmann, S.K. Reinhardt, and K. Skadron. 2013. Pannotia: Understanding Irregular GPGPU Graph Applications. In IEEE International Symposium on Workload Characterization. 185--195.","DOI":"10.1109\/IISWC.2013.6704684","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3079856.3080206-19","unstructured":"Shuai Che, M. Boyer, Jiayuan Meng, D. Tarjan, J.W. Sheaffer, Sang-Ha Lee, and K. Skadron. 2009. Rodinia: A Benchmark Suite for Heterogeneous Computing. In IEEE International Symposium on Workload Characterization. 44--54.","DOI":"10.1109\/IISWC.2009.5306797","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3079856.3080206-20","unstructured":"Shuai Che, J.W. Sheaffer, M. Boyer, L.G. Szafaryn, Liang Wang, and K. Skadron. 2010. A Characterization of the Rodinia Benchmark Suite with Comparison to Contemporary CMP workloads. In IEEE International Symposium on Workload Characterization. 1--11.","DOI":"10.1109\/IISWC.2010.5650274","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3079856.3080206-21","unstructured":"Byn Choi, R. Komuravelli, Hyojin Sung, R. Smolinski, N. Honarmand, S.V. Adve, V.S. Adve, N.P. Carter, and Ching-Tsun Chou. 2011. DeNovo: Rethinking the Memory Hierarchy for Disciplined Parallelism. In Proceedings of the 20th International Conference on Parallel Architectures and Compilation Techniques. https:\/\/doi.org\/10.1109\/PACT.2011.21","DOI":"10.1109\/PACT.2011.21","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3079856.3080206-22","unstructured":"Timothy A. Davis and Yifan Hu. 2011. The University of Florida Sparse Matrix Collection. ACM Transactions on Mathematical Software 38, 1 (2011), 1:1--1:25."},{"key":"key-10.1145\/3079856.3080206-23","unstructured":"M. Desnoyers, P. E. McKenney, A. S. Stern, M. R. Dagenais, and J. Walpole. 2012. User-Level Implementations of Read-Copy Update. IEEE Transactions on Parallel and Distributed Systems 23, 2 (Feb 2012), 375--382.","DOI":"10.1109\/TPDS.2011.159","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3079856.3080206-24","unstructured":"M. Dubois, C., and F. Briggs. 1986. Memory Access Buffering in Multiprocessors. In Proceedings of the 13th Annual International Symposium on Computer Architecture. 434--442.","DOI":"10.1145\/17356.17406","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3079856.3080206-25","unstructured":"Wilson W. L. Fung and Tor M. Aamodt. 2013. Energy Efficient GPU Transactional Memory via Space-time Optimizations. In Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture. 408--420.","DOI":"10.1145\/2540708.2540743","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3079856.3080206-26","unstructured":"Benedict R. Gaster, Derek Hower, and Lee Howes. 2015. HRF-Relaxed: Adapting HRF to the Complexities of Industrial Heterogeneous Memory Models. ACM Transactions on Architecture and Code Optimizations 12 (April 2015), 7:1--7:26."},{"key":"key-10.1145\/3079856.3080206-27","unstructured":"Kourosh Gharachorloo, Sarita V. Adve, Anoop Gupta, John L. Hennessy, and Mark D. Hill. 1992. Programming for Different Memory Consistency Models. Journal of Parallel and Distributed Computing 15 (1992), 399--407.","DOI":"10.1016\/0743-7315(92)90052-O","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3079856.3080206-28","unstructured":"Kourosh Gharachorloo, Daniel Lenoski, James Laudon, Phillip Gibbons, Anoop Gupta, and John Hennessy. 1990. Memory Consistency and Event Ordering in Scalable Shared-memory Multiprocessors. In Proceedings of the 17th Annual International Symposium on Computer Architecture. 15--26.","DOI":"10.1145\/325096.325102","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3079856.3080206-29","unstructured":"James R Goodman. 1989. Cache Consistency and Sequential Consistency. Technical Report."},{"key":"key-10.1145\/3079856.3080206-30","unstructured":"Vincent Gramoli. 2015. More Than You Ever Wanted to Know About Synchronization: Synchrobench, Measuring the Impact of the Synchronization on Concurrent Algorithms. In Proceedings of the 20th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming. 1--10.","DOI":"10.1145\/2688500.2688501","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3079856.3080206-31","unstructured":"J. Hestness, S. Keckler, and David A. Wood. 2015. GPU Computing Pipeline Inefficiencies and Optimization Opportunities in Heterogeneous CPU-GPU Processors. In IEEE International Symposium on Workload Characterization. 87--97.","DOI":"10.1109\/IISWC.2015.15","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3079856.3080206-32","unstructured":"Derek R. Hower, Blake A. Hechtman, Bradford M. Beckmann, Benedict R. Gaster, Mark D. Hill, Steven K. Reinhardt, and David A. Wood. 2014. Heterogeneous-Race-Free Memory Models. In Proceedings of the 19th International Conference on Architectural Support for Programming Languages and Operating Systems. 427--440.","DOI":"10.1145\/2541940.2541981","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3079856.3080206-33","unstructured":"HSA Foundation. 2015. HSA Platform System Architecture Specification. http:\/\/www.hsafoundation.com\/?ddownload=4944. (2015)."},{"key":"key-10.1145\/3079856.3080206-34","unstructured":"IntelPR. 2014. Intel Discloses Newest Microarchitecture and 14 Nanometer Manufacturing Process Technical Details. Intel Newsroom (2014)."},{"key":"key-10.1145\/3079856.3080206-35","unstructured":"Alan Jeffrey and James Riely. 2016. On Thin Air Reads: Towards an Event Structures Model of Relaxed Memory. In Proceedings of the 31st Annual ACM\/IEEE Symposium on Logic in Computer Science. 759--767.","DOI":"10.1145\/2933575.2934536","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3079856.3080206-36","unstructured":"Jeehoon Kang, Chung-Kil Hur, Ori Lahav, Viktor Vafeiadis, and Derek Dreyer. 2017. A Promising Semantics for Relaxed-memory Concurrency. In Proceedings of the 44th ACM SIGPLAN Symposium on Principles of Programming Languages. 175--189.","DOI":"10.1145\/3009837.3009850","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3079856.3080206-37","unstructured":"Rakesh Komuravelli, Matthew D. Sinclair, Johnathan Alsop, Muhammad Huzaifa, Prakalp Srivastava, Maria Kotsifakou, Sarita V. Adve, and Vikram S. Adve. 2015. Stash: Have Your Scratchpad and Cache it Too. In Proceedings of the 42nd Annual International Symposium on Computer Architecture. 707--719.","DOI":"10.1145\/2749469.2750374","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3079856.3080206-38","unstructured":"L. Howes and A. Munshi. 2015. The OpenCL Specification, Version 2.0. Khronos Group. (2015)."},{"key":"key-10.1145\/3079856.3080206-39","unstructured":"Ori Lahav, Nick Giannarakis, and Viktor Vafeiadis. 2016. Taming Release-Acquire Consistency. In Proceedings of the 43rd Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages. 649--662.","DOI":"10.1145\/2837614.2837643","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3079856.3080206-40","unstructured":"Jingwen Leng, Tayler Hetherington, Ahmed ElTantawy, Syed Gilani, Nam Sung Kim, Tor M. Aamodt, and Vijay Janapa Reddi. 2013. GPUWattch: Enabling Energy Optimizations in GPGPUs. In Proceedings of the 40th Annual International Symposium on Computer Architecture.","DOI":"10.1145\/2485922.2485964","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3079856.3080206-41","unstructured":"Sheng Li, Jung-Ho Ahn, R.D. Strong, J.B. Brockman, D.M. Tullsen, and N.P. Jouppi. 2009. McPAT: An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures. In 42nd Annual IEEE\/ACM International Symposium on Microarchitecture. 469--480.","DOI":"10.1145\/1669112.1669172","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3079856.3080206-42","unstructured":"Jeremy Manson, William Pugh, and Sarita V. Adve. 2005. The Java Memory Model. In Proceedings of the 32nd Symposium on Principles of Programming Languages. 378--391.","DOI":"10.1145\/1040305.1040336","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3079856.3080206-43","unstructured":"M. M. K. Martin, D. J. Sorin, B. M. Beckmann, M. R. Marty, M. Xu, A. R. Alameldeen, K. E. Moore, M. D. Hill, and D. A. Wood. 2005. Multifacet's General Execution-driven Multiprocessor Simulator (GEMS) Toolset. SIGARCH Computer Architecture News (2005). https:\/\/doi.org\/10.1145\/1105734.1105747","DOI":"10.1145\/1105734.1105747","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3079856.3080206-44","unstructured":"Paul McKenney. 2015. Some Examples of Kernel-Hacker Informal Correctness Reasoning. In Proceedings of the Dagstuhl Workshop on Compositional Verification Methods for Next-Generation Concurrency. 15."},{"key":"key-10.1145\/3079856.3080206-45","unstructured":"Paul E. McKenney, Torvald Riegel, and Jeff Preshing. 2014. N4036: Towards Implementation and Use of memory_order_consume. (2014)."},{"key":"key-10.1145\/3079856.3080206-46","unstructured":"David S. Miller. 2016. Semantics and Behavior of Atomic and Bitmask Operations. (2016)."},{"key":"key-10.1145\/3079856.3080206-47","unstructured":"NVIDIA. 2010. CUDA SDK 3.1. (2010)."},{"key":"key-10.1145\/3079856.3080206-48","unstructured":"Stephen Olivier, Jun Huan, Jinze Liu, Jan Prins, James Dinan, P. Sadayappan, and Chau-Wen Tseng. 2007. UTS: An Unbalanced Tree Search Benchmark. In Languages and Compilers for Parallel Computing. Lecture Notes in Computer Science, Vol. 4382. 235--250."},{"key":"key-10.1145\/3079856.3080206-49","unstructured":"Jean Pichon-Pharabod and Peter Sewell. 2016. A Concurrency Semantics for Relaxed Atomics That Permits Optimisation and Avoids Thin-air Executions. In Proceedings of the 43rd Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages. 622--633.","DOI":"10.1145\/2837614.2837616","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3079856.3080206-50","unstructured":"Victor Podlozhnyuk. 2007. Histogram calculation in CUDA. (2007), 11 pages."},{"key":"key-10.1145\/3079856.3080206-51","unstructured":"Carl G. Ritson and Scott Owens. 2016. Benchmarking Weak Memory Models. In Proceedings of the 21st ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming. Article 24, 11 pages.","DOI":"10.1145\/2851141.2851150","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3079856.3080206-52","unstructured":"Matthew Sinclair, Henry Duwe, and Karthikeyan Sankaralingam. 2011. Porting CMP Benchmarks to GPUs. Technical Report. Department of Computer Sciences, The University of Wisconsin-Madison."},{"key":"key-10.1145\/3079856.3080206-53","unstructured":"Matthew D. Sinclair, Johnathan Alsop, and Sarita V. Adve. 2015. Efficient GPU Synchronization without Scopes: Saying No to Complex Consistency Models. In Proceedings of the 48th Annual IEEE\/ACM International Symposium on Microarchitecture. 647--659.","DOI":"10.1145\/2830772.2830821","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3079856.3080206-54","unstructured":"Richard Smith. 2017. N4659: Working Draft, Standard for Programming Language C++. (2017)."},{"key":"key-10.1145\/3079856.3080206-55","unstructured":"Tyler Sorensen, Jade Alglave, Ganesh Gopalakrishnan, and Vinod Grover. 2013. ICS: U: Towards Shared Memory Consistency Models for GPUs. In Towards Shared Memory Consistency Models for GPUs. 489--490.","DOI":"10.1145\/2464996.2467280","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3079856.3080206-56","unstructured":"Tyler Sorensen and Alastair F. Donaldson. 2016. Exposing Errors Related to Weak Memory in GPU Applications. In Proceedings of the 37th ACM SIGPLAN Conference on Programming Language Design and Implementation. 100--113.","DOI":"10.1145\/2908080.2908114","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3079856.3080206-57","unstructured":"John A Stratton, Christopher Rodrigues, I-Jui Sung, Nady Obeid, Li-Wen Chang, Nasser Anssari, Geng Daniel Liu, and WMW Hwu. 2012. Parboil: A Revised Benchmark Suite for Scientific and Commercial Throughput Computing. Technical Report. Department of ECE and CS, University of Illinois at Urbana-Champaign."},{"key":"key-10.1145\/3079856.3080206-58","unstructured":"Jeff A. Stuart and John D. Owens. 2011. Efficient Synchronization Primitives for GPUs. CoRR abs\/1110.4623 (2011)."},{"key":"key-10.1145\/3079856.3080206-59","unstructured":"Hyojin Sung and Sarita V. Adve. 2015. DeNovoSync: Efficient Support for Arbitrary Synchronization without Writer-Initiated Invalidations. In Proceedings of the 20th International Conference on Architectural Support for Programming Languages and Operating Systems. 545--559.","DOI":"10.1145\/2694344.2694356","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3079856.3080206-60","unstructured":"Hyojin Sung, Rakesh Komuravelli, and Sarita V. Adve. 2013. DeNovoND: Efficient Hardware Support for Disciplined Non-determinism. In Proceedings of the 18th International Conference on Architectural Support for Programming Languages and Operating Systems. 13--26.","DOI":"10.1145\/2451116.2451119","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3079856.3080206-61","unstructured":"Herb Sutter. 2012. Atomic Weapons: The C++ Memory Model and Modern Hardware. In C++ and Beyond."},{"key":"key-10.1145\/3079856.3080206-62","unstructured":"Viktor Vafeiadis and Chinmay Narayan. 2013. Relaxed Separation Logic: A Program Logic for C11 Concurrency. In Proceedings of the 2013 ACM SIGPLAN International Conference on Object Oriented Programming Systems Languages & Applications. 867--884.","DOI":"10.1145\/2509136.2509532","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3079856.3080206-63","unstructured":"Guowei Zhang, Webb Horn, and Daniel Sanchez. 2015. Exploiting Commutativity to Reduce the Cost of Updates to Shared Data in Cache-coherent Systems. In Proceedings of the 48th International Symposium on Microarchitecture. 13--25.","DOI":"10.1145\/2830772.2830774","doi-asserted-by":"crossref"}],"event":{"name":"the 44th Annual International Symposium","location":"Toronto, ON, Canada","sponsor":["SIGARCH, ACM Special Interest Group on Computer Architecture","IEEE, IEEE Computer Society Technical Committee on Design Automation"],"acronym":"ISCA '17","number":"44","start":{"date-parts":[[2017,6,24]]},"end":{"date-parts":[[2017,6,28]]}},"container-title":["Proceedings of the 44th Annual International Symposium on Computer Architecture - ISCA '17"],"original-title":[],"link":[{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=3080206&ftid=1881813&dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,26]],"date-time":"2019-09-26T03:57:24Z","timestamp":1569470244000},"score":1.0,"subtitle":["Semantics and Evaluation for Relaxed Atomics on Heterogeneous Systems"],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9781450348928"],"references-count":63,"URL":"http:\/\/dx.doi.org\/10.1145\/3079856.3080206","relation":{"cites":[]}}}