{"hands_on_practices": [{"introduction": "To truly grasp the behavior of a sequential circuit like the gated SR latch, there's no substitute for tracing its operation over time. This first practice exercise is designed to build that fundamental skill. You will analyze how the latch's outputs, $Q$ and $\\bar{Q}$, respond to a specific sequence of changes in the Set ($S$), Reset ($R$), and Enable ($E$) inputs, assuming ideal gate performance. This allows us to focus purely on the logical behavior of the latch—how it sets, resets, and holds data based on its control signals [@problem_id:1968401].", "problem": "A gated Set-Reset (SR) latch is constructed using four 2-input NAND gates. The latch has three inputs: Set ($S$), Reset ($R$), and Enable ($E$). It has two outputs, $Q$ and $\\bar{Q}$. For the purpose of this analysis, assume the NAND gates have zero propagation delay.\n\nThe latch is observed over a period of time, starting from an initial state where the output $Q$ is at logic low (0) for all times $t < 0$. The input signals $S$, $R$, and $E$ are all initially at logic low (0). The signals then change state at specific moments in time as follows:\n\n*   At $t = 10 \\text{ ns}$, input $E$ transitions from 0 to 1.\n*   At $t = 20 \\text{ ns}$, input $S$ transitions from 0 to 1.\n*   At $t = 30 \\text{ ns}$, input $S$ transitions from 1 to 0.\n*   At $t = 40 \\text{ ns}$, input $R$ transitions from 0 to 1.\n*   At $t = 50 \\text{ ns}$, input $S$ transitions from 0 to 1.\n*   At $t = 60 \\text{ ns}$, input $R$ transitions from 1 to 0.\n*   At $t = 70 \\text{ ns}$, input $E$ transitions from 1 to 0.\n\nGiven this sequence of events, determine the logic level of the output $Q$ at the time points $t_1 = 25 \\text{ ns}$, $t_2 = 35 \\text{ ns}$, $t_3 = 45 \\text{ ns}$, $t_4 = 55 \\text{ ns}$, $t_5 = 65 \\text{ ns}$, and $t_6 = 75 \\text{ ns}$.\n\nWhich of the following options correctly represents the sequence of $Q$'s logic levels $(Q(t_1), Q(t_2), Q(t_3), Q(t_4), Q(t_5), Q(t_6))$?\n\nA. (1, 1, 0, 1, 1, 1)\n\nB. (1, 1, 0, 0, 1, 1)\n\nC. (1, 1, 0, 1, 1, 0)\n\nD. (1, 0, 0, 1, 0, 0)", "solution": "A gated SR latch built from NAND gates uses two input-gating NANDs and a cross-coupled NAND latch. Let the gated inputs be\n$$S'=\\operatorname{NAND}(S,E), \\quad R'=\\operatorname{NAND}(R,E).$$\nThese drive the basic NAND latch\n$$Q=\\operatorname{NAND}(S',\\bar{Q}), \\quad \\bar{Q}=\\operatorname{NAND}(R',Q).$$\nFor a NAND SR latch, the behaviors are:\n- Set: $S'=0$, $R'=1$ implies $Q=1$.\n- Reset: $S'=1$, $R'=0$ implies $Q=0$.\n- Hold: $S'=1$, $R'=1$ leaves $Q$ unchanged.\n- Invalid: $S'=0$, $R'=0$ forces $Q=\\bar{Q}=1$ (forbidden but stable while applied).\n\nAssuming zero propagation delay and the given initial condition $Q=0$ for all $t<0$ with $S=0$, $R=0$, $E=0$, we evaluate chronologically:\n\nFor $t<10\\,\\text{ns}$: $E=0$ gives $S'=\\operatorname{NAND}(0,0)=1$, $R'=\\operatorname{NAND}(0,0)=1$ (hold), so $Q=0$ remains.\n\nAt $t=10\\,\\text{ns}$: $E$ goes to $1$ with $S=0$, $R=0$, so $S'=\\operatorname{NAND}(0,1)=1$, $R'=\\operatorname{NAND}(0,1)=1$ (hold), thus $Q$ stays $0$.\n\nAt $t=20\\,\\text{ns}$: $S$ goes to $1$ with $E=1$, $R=0$, so $S'=\\operatorname{NAND}(1,1)=0$, $R'=\\operatorname{NAND}(0,1)=1$ (set), hence $Q$ becomes $1$. Therefore $Q(25\\,\\text{ns})=1$.\n\nAt $t=30\\,\\text{ns}$: $S$ returns to $0$ with $E=1$, $R=0$, so $S'=\\operatorname{NAND}(0,1)=1$, $R'=\\operatorname{NAND}(0,1)=1$ (hold), thus $Q$ remains $1$. Therefore $Q(35\\,\\text{ns})=1$.\n\nAt $t=40\\,\\text{ns}$: $R$ goes to $1$ with $E=1$, $S=0$, so $S'=\\operatorname{NAND}(0,1)=1$, $R'=\\operatorname{NAND}(1,1)=0$ (reset), hence $Q$ becomes $0$. Therefore $Q(45\\,\\text{ns})=0$.\n\nAt $t=50\\,\\text{ns}$: $S$ goes to $1$ while $R=1$, $E=1$, so $S'=\\operatorname{NAND}(1,1)=0$, $R'=\\operatorname{NAND}(1,1)=0$ (invalid), which forces $Q=\\bar{Q}=1$ under the NAND-latch equations. Therefore $Q(55\\,\\text{ns})=1$.\n\nAt $t=60\\,\\text{ns}$: $R$ goes to $0$ with $E=1$, $S=1$, so $S'=\\operatorname{NAND}(1,1)=0$, $R'=\\operatorname{NAND}(0,1)=1$ (set), yielding $Q=1$. Therefore $Q(65\\,\\text{ns})=1$.\n\nAt $t=70\\,\\text{ns}$: $E$ goes to $0$ with $S=1$, $R=0$, so $S'=\\operatorname{NAND}(1,0)=1$, $R'=\\operatorname{NAND}(0,0)=1$ (hold), thus $Q$ holds at $1$. Therefore $Q(75\\,\\text{ns})=1$.\n\nCollecting the sampled values,\n$$(Q(t_{1}),Q(t_{2}),Q(t_{3}),Q(t_{4}),Q(t_{5}),Q(t_{6}))=(1,1,0,1,1,1),$$\nwhich corresponds to option A.", "answer": "$$\\boxed{A}$$", "id": "1968401"}, {"introduction": "While the standard operations of an SR latch are well-defined, understanding its behavior in non-standard situations is crucial for robust design. The input condition where both $S$ and $R$ are asserted simultaneously is typically labeled 'forbidden' because its outcome can be problematic. This exercise explores what happens in a NAND-gate-based implementation when this 'forbidden' state is entered within a practical motor control scenario, revealing a deterministic, though often undesirable, result [@problem_id:1968343].", "problem": "A digital logic circuit is used to control the operation of a high-torque motor for an industrial conveyor belt. The control system is based on a Gated Set-Reset (SR) latch. The latch is constructed using four standard 2-input NAND gates.\n\nThe system has three inputs:\n1.  A `START` pushbutton, which corresponds to the latch's $S$ input. When pressed, $S$ is logic `1`; otherwise, it is `0`.\n2.  A `STOP` pushbutton, which corresponds to the latch's $R$ input. When pressed, $R$ is logic `1`; otherwise, it is `0`.\n3.  A `MASTER_ENABLE` switch, which corresponds to the latch's $E$ (Enable) input. When on, $E$ is logic `1`; when off, it is `0`.\n\nThe latch's primary output, $Q$, controls the motor's power relay. A logic `1` at $Q$ turns the motor on, and a logic `0` turns it off. The circuit is designed such that when the `MASTER_ENABLE` is off ($E=0$), the latch maintains its last state regardless of the `START` or `STOP` button presses. When the `MASTER_ENABLE` is on ($E=1$), the buttons control the motor.\n\nInitially, the motor is off ($Q=0$) and the `MASTER_ENABLE` switch is on ($E=1$). An operator then simultaneously presses both the `START` and `STOP` pushbuttons. Determine the logical state of the output $Q$ at this exact moment. Your answer should be the logic level, either `0` or `1`.", "solution": "A gated SR latch implemented with four 2-input NAND gates uses two NAND gates to gate the inputs with the enable and two cross-coupled NAND gates to form the latch. Denote the NAND operation as outputting the logical complement of the conjunction: for inputs $a$ and $b$, the NAND output is $\\overline{ab}$.\n\nLet the outputs of the input-gating NAND gates be\n$$\nX=\\overline{S E}, \\quad Y=\\overline{R E}.\n$$\nThese feed the cross-coupled NAND latch whose equations are\n$$\nQ=\\overline{X \\cdot \\overline{Q}}, \\quad \\overline{Q}=\\overline{Y \\cdot Q}.\n$$\nThe problem states $E=1$ and that both pushbuttons are pressed simultaneously, so $S=1$ and $R=1$. Substituting into the gating stage gives\n$$\nX=\\overline{1\\cdot 1}=0, \\quad Y=\\overline{1\\cdot 1}=0.\n$$\nSubstitute $X=0$ and $Y=0$ into the latch equations:\n$$\nQ=\\overline{0\\cdot \\overline{Q}}=\\overline{0}=1, \\quad \\overline{Q}=\\overline{0\\cdot Q}=\\overline{0}=1.\n$$\nThus, under the simultaneous assertion of $S$ and $R$ with $E=1$, both latch outputs are driven high. Although this is the invalid condition for an SR latch (since $Q$ and $\\overline{Q}$ are equal), the question asks for the logical state of $Q$ at this exact moment, which is $Q=1$. The initial condition $Q=0$ is overridden because both latch inputs are forced low, directly driving the outputs high through the NAND logic irrespective of the prior state.", "answer": "$$\\boxed{1}$$", "id": "1968343"}, {"introduction": "Our analysis so far has assumed ideal circuits where signals propagate instantly. In reality, physical circuits have timing requirements that must be met for reliable operation. This final practice introduces the critical concepts of setup time ($t_{su}$) and hold time ($t_h$), which define the window around an enable signal's edge where data must be stable. By examining a scenario where a timing violation occurs, you will discover the real-world consequences, such as metastability, and appreciate why these specifications are essential in digital system design [@problem_id:1968400].", "problem": "An engineer is analyzing a critical data-latching circuit built around a gated Set-Reset (SR) latch. The latch is controlled by an active-high enable signal, $E$. When $E$ is high (`1`), the latch is transparent, meaning its output $Q$ follows the inputs according to the standard SR latch truth table. When $E$ transitions from high to low (a falling edge), the latch stores the current state and becomes insensitive to further changes in $S$ and $R$. The forbidden input condition $S=R=1$ is guaranteed not to occur while $E$ is high.\n\nThe latch has the following timing specifications:\n- Propagation delay from input to output, $t_{pd}$: 2 ns\n- Setup time, $t_{su}$: 3 ns (The minimum time the $S$ and $R$ inputs must be stable *before* the falling edge of $E$)\n- Hold time, $t_h$: 5 ns (The minimum time the $S$ and $R$ inputs must be stable *after* the falling edge of $E$)\n\nThe circuit is initialized such that at time $t < 0$, the output $Q$ is `0`. The input signals $E$, $S$, and $R$ behave as follows for $t \\ge 0$:\n- The enable signal $E$ is a single pulse, going from `0` to `1` at $t=10$ ns and back from `1` to `0` at $t=30$ ns.\n- The Reset input $R$ is held at `0` for all time.\n- The Set input $S$ is at `0` initially. It transitions from `0` to `1` at $t=32$ ns and stays at `1` thereafter.\n\nBased on this information, what is the behavior of the output $Q$ for $t > 32$ ns?\n\nA. $Q$ remains stable at `0`.\n\nB. $Q$ becomes stable at `1`.\n\nC. $Q$ enters an unpredictable or metastable state.\n\nD. $Q$ oscillates continuously between `0` and `1`.\n\nE. The latch was never enabled, so $Q$'s state is unchanged from its power-on value.", "solution": "We analyze the gated SR latch with active-high enable $E$. While $E=1$, the latch is transparent and $Q$ follows the SR behavior; when $E$ falls from $1$ to $0$, the latch stores the state present at that falling edge, subject to setup and hold time constraints. The timing specifications are propagation delay $t_{pd}=2\\,\\text{ns}$, setup time $t_{su}=3\\,\\text{ns}$, and hold time $t_{h}=5\\,\\text{ns}$. The inputs are $R=0$ for all $t$, $S=0$ until $t=32\\,\\text{ns}$ and then $S=1$ for $t\\geq 32\\,\\text{ns}$. The enable $E$ is high on the interval $(10\\,\\text{ns},30\\,\\text{ns})$ and falls at $t_{f}=30\\,\\text{ns}$. The initial condition is $Q=0$ for $t<0$.\n\nWhile $E=1$ on $(10\\,\\text{ns},30\\,\\text{ns})$, the inputs are $(S,R)=(0,0)$. For an SR latch, $(S,R)=(0,0)$ corresponds to the hold condition, so with $Q$ initialized to $0$, $Q$ remains $0$ during transparency. The propagation delay $t_{pd}=2\\,\\text{ns}$ does not change this qualitative conclusion because there is no input change during the transparent window.\n\nAt the falling edge $t=t_{f}=30\\,\\text{ns}$, the latch samples the inputs and stores the state, provided that the setup and hold constraints are met. The setup-time requirement is that $S$ and $R$ must be stable for at least $t_{su}$ before the edge, i.e.,\n$$\n\\text{stability on }[t_{f}-t_{su},\\,t_{f})=[30\\,\\text{ns}-3\\,\\text{ns},\\,30\\,\\text{ns})=[27\\,\\text{ns},\\,30\\,\\text{ns}).\n$$\nSince $(S,R)=(0,0)$ throughout this interval, the setup condition is satisfied. The hold-time requirement is that $S$ and $R$ must remain stable for at least $t_{h}$ after the edge, i.e.,\n$$\n\\text{stability on }(t_{f},\\,t_{f}+t_{h}]=(30\\,\\text{ns},\\,30\\,\\text{ns}+5\\,\\text{ns}]=(30\\,\\text{ns},\\,35\\,\\text{ns}].\n$$\nHowever, $S$ changes at\n$$\nt_{S\\_change}=32\\,\\text{ns},\n$$\nso the time from the falling edge to the $S$ transition is\n$$\nt_{S\\_change}-t_{f}=32\\,\\text{ns}-30\\,\\text{ns}=2\\,\\text{ns},\n$$\nwhich violates the hold-time requirement because\n$$\n2\\,\\text{ns}<t_{h}=5\\,\\text{ns}.\n$$\nA hold-time violation implies that the state captured at the falling edge is not guaranteed; the latch’s internal nodes may be disturbed while the storage action is completing. This can lead to an unpredictable outcome, including potential metastability, even though $E$ is low after $t_{f}$. The propagation delay $t_{pd}=2\\,\\text{ns}$ does not eliminate this risk because the hold-time specification already accounts for the necessary post-edge input stability to ensure correct latching.\n\nTherefore, for $t>32\\,\\text{ns}$, due to the hold-time violation, the output $Q$ cannot be guaranteed to remain $0$ or become $1$ deterministically; it may enter an unpredictable or metastable state. The correct choice is C.", "answer": "$$\\boxed{C}$$", "id": "1968400"}]}