onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /pipelinedProcessor_testbench/clk
add wave -noupdate /pipelinedProcessor_testbench/reset
add wave -noupdate -childformat {{{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[31]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[30]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[29]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[28]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[27]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[26]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[25]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[24]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[23]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[22]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[21]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[20]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[19]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[18]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[17]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[16]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[15]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[14]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[13]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[12]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[11]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[10]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[9]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[8]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[7]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[6]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[5]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[4]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[3]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[2]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[1]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[0]} -radix decimal}} -expand -subitemconfig {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[31]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[30]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[29]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[28]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[27]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[26]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[25]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[24]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[23]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[22]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[21]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[20]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[19]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[18]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[17]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[16]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[15]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[14]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[13]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[12]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[11]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[10]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[9]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[8]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[7]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[6]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[5]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[4]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[3]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[2]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[1]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut[0]} {-height 15 -radix decimal}} /pipelinedProcessor_testbench/dut/theDataPath/regStuff/theReg/dataOut
add wave -noupdate -radix unsigned /pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/q
add wave -noupdate -radix unsigned -childformat {{{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[63]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[62]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[61]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[60]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[59]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[58]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[57]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[56]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[55]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[54]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[53]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[52]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[51]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[50]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[49]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[48]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[47]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[46]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[45]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[44]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[43]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[42]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[41]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[40]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[39]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[38]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[37]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[36]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[35]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[34]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[33]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[32]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[31]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[30]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[29]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[28]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[27]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[26]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[25]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[24]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[23]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[22]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[21]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[20]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[19]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[18]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[17]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[16]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[15]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[14]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[13]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[12]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[11]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[10]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[9]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[8]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[7]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[6]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[5]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[4]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[3]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[2]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[1]} -radix unsigned} {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[0]} -radix unsigned}} -subitemconfig {{/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[63]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[62]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[61]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[60]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[59]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[58]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[57]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[56]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[55]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[54]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[53]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[52]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[51]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[50]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[49]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[48]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[47]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[46]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[45]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[44]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[43]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[42]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[41]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[40]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[39]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[38]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[37]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[36]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[35]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[34]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[33]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[32]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[31]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[30]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[29]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[28]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[27]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[26]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[25]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[24]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[23]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[22]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[21]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[20]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[19]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[18]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[17]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[16]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[15]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[14]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[13]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[12]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[11]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[10]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[9]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[8]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[7]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[6]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[5]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[4]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[3]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[2]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[1]} {-height 15 -radix unsigned} {/pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d[0]} {-height 15 -radix unsigned}} /pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/PC/d
add wave -noupdate /pipelinedProcessor_testbench/dut/theDataPath/flags
add wave -noupdate /pipelinedProcessor_testbench/dut/theDataPath/thatMem/theDataMemory/mem
add wave -noupdate /pipelinedProcessor_testbench/dut/theDataPath/negative
add wave -noupdate /pipelinedProcessor_testbench/dut/theDataPath/overflow
add wave -noupdate /pipelinedProcessor_testbench/dut/theDataPath/instructionGetter/branchAddress
add wave -noupdate -radix decimal /pipelinedProcessor_testbench/dut/theDataPath/ReadData1
add wave -noupdate -radix decimal /pipelinedProcessor_testbench/dut/theDataPath/ReadData2
add wave -noupdate /pipelinedProcessor_testbench/dut/theDataPath/regStuff/readAddr1
add wave -noupdate /pipelinedProcessor_testbench/dut/theDataPath/regStuff/sendToReadAddr2
add wave -noupdate -radix decimal /pipelinedProcessor_testbench/dut/theDataPath/regA
add wave -noupdate -radix decimal /pipelinedProcessor_testbench/dut/theDataPath/regB
add wave -noupdate -radix decimal /pipelinedProcessor_testbench/dut/theDataPath/result
add wave -noupdate -radix decimal /pipelinedProcessor_testbench/dut/theDataPath/mightSendToReg
add wave -noupdate /pipelinedProcessor_testbench/dut/theDataPath/ALUreg
add wave -noupdate /pipelinedProcessor_testbench/dut/theDataPath/MEMreg
add wave -noupdate /pipelinedProcessor_testbench/dut/theDataPath/regRD
add wave -noupdate -radix decimal /pipelinedProcessor_testbench/dut/theDataPath/regStuff/writeAddr
add wave -noupdate -radix decimal -childformat {{{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[63]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[62]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[61]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[60]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[59]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[58]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[57]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[56]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[55]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[54]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[53]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[52]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[51]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[50]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[49]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[48]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[47]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[46]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[45]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[44]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[43]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[42]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[41]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[40]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[39]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[38]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[37]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[36]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[35]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[34]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[33]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[32]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[31]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[30]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[29]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[28]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[27]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[26]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[25]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[24]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[23]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[22]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[21]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[20]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[19]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[18]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[17]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[16]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[15]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[14]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[13]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[12]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[11]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[10]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[9]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[8]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[7]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[6]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[5]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[4]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[3]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[2]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[1]} -radix decimal} {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[0]} -radix decimal}} -subitemconfig {{/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[63]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[62]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[61]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[60]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[59]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[58]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[57]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[56]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[55]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[54]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[53]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[52]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[51]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[50]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[49]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[48]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[47]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[46]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[45]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[44]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[43]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[42]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[41]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[40]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[39]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[38]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[37]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[36]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[35]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[34]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[33]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[32]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[31]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[30]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[29]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[28]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[27]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[26]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[25]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[24]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[23]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[22]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[21]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[20]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[19]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[18]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[17]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[16]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[15]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[14]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[13]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[12]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[11]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[10]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[9]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[8]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[7]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[6]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[5]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[4]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[3]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[2]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[1]} {-height 15 -radix decimal} {/pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData[0]} {-height 15 -radix decimal}} /pipelinedProcessor_testbench/dut/theDataPath/regStuff/WriteData
add wave -noupdate /pipelinedProcessor_testbench/dut/theControl/uncondBr
add wave -noupdate /pipelinedProcessor_testbench/dut/theControl/brTaken
add wave -noupdate /pipelinedProcessor_testbench/dut/theControl/memWrite
add wave -noupdate /pipelinedProcessor_testbench/dut/theControl/memToReg
add wave -noupdate /pipelinedProcessor_testbench/dut/theControl/ALUSrc
add wave -noupdate /pipelinedProcessor_testbench/dut/theControl/regWrite
add wave -noupdate /pipelinedProcessor_testbench/dut/theControl/reg2Loc
add wave -noupdate /pipelinedProcessor_testbench/dut/theControl/valueToStore
add wave -noupdate /pipelinedProcessor_testbench/dut/theControl/dOrImm
add wave -noupdate /pipelinedProcessor_testbench/dut/theControl/BRMI
add wave -noupdate /pipelinedProcessor_testbench/dut/theControl/saveCond
add wave -noupdate /pipelinedProcessor_testbench/dut/theControl/read_enable
add wave -noupdate /pipelinedProcessor_testbench/dut/theDataPath/firstWallOut
add wave -noupdate /pipelinedProcessor_testbench/dut/theDataPath/secondWallOut
add wave -noupdate /pipelinedProcessor_testbench/dut/theDataPath/thirdWallOut
add wave -noupdate /pipelinedProcessor_testbench/dut/theDataPath/finalWallOut
add wave -noupdate /pipelinedProcessor_testbench/dut/theDataPath/commandsAfterALU
add wave -noupdate /pipelinedProcessor_testbench/dut/theDataPath/thirdWallIn
add wave -noupdate /pipelinedProcessor_testbench/dut/theDataPath/thatMem/theDataMemory/read_data
add wave -noupdate -radix decimal /pipelinedProcessor_testbench/dut/theDataPath/thatMem/theDataMemory/address
add wave -noupdate /pipelinedProcessor_testbench/dut/theDataPath/thatMem/theDataMemory/write_data
add wave -noupdate /pipelinedProcessor_testbench/dut/theDataPath/regStuff/ReadData2
add wave -noupdate /pipelinedProcessor_testbench/dut/theDataPath/regStuff/valueToStore
add wave -noupdate /pipelinedProcessor_testbench/dut/theDataPath/doThatForwarding/currentReg1
add wave -noupdate /pipelinedProcessor_testbench/dut/theDataPath/doThatForwarding/currentReg2
add wave -noupdate /pipelinedProcessor_testbench/dut/theDataPath/doThatForwarding/ALUreg
add wave -noupdate /pipelinedProcessor_testbench/dut/theDataPath/doThatForwarding/MEMreg
add wave -noupdate /pipelinedProcessor_testbench/dut/theDataPath/mult
add wave -noupdate /pipelinedProcessor_testbench/dut/theDataPath/whichMath
add wave -noupdate /pipelinedProcessor_testbench/dut/theDataPath/stallMult
add wave -noupdate /pipelinedProcessor_testbench/dut/theDataPath/theStall
add wave -noupdate /pipelinedProcessor_testbench/dut/theDataPath/valid_outMult
add wave -noupdate /pipelinedProcessor_testbench/dut/theDataPath/stallStartMult
add wave -noupdate /pipelinedProcessor_testbench/dut/theDataPath/stallFullMult
add wave -noupdate /pipelinedProcessor_testbench/dut/theDataPath/doneMult
add wave -noupdate /pipelinedProcessor_testbench/dut/theDataPath/valid_inMult
add wave -noupdate /pipelinedProcessor_testbench/dut/theDataPath/multiResult
add wave -noupdate -expand -group Divider /pipelinedProcessor_testbench/dut/theDataPath/theDivider/valid_out
add wave -noupdate -expand -group Divider /pipelinedProcessor_testbench/dut/theDataPath/theDivider/valid_in
add wave -noupdate -expand -group Divider /pipelinedProcessor_testbench/dut/theDataPath/theDivider/quotient
add wave -noupdate -expand -group Divider /pipelinedProcessor_testbench/dut/theDataPath/theDivider/divisor
add wave -noupdate -expand -group Divider /pipelinedProcessor_testbench/dut/theDataPath/theDivider/dividend
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {95000000 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 250
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {0 ps} {715071 ns}
