Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9b6757b82cf743c185c32c671e1dd26a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_proyecto_behav xil_defaultlib.tb_Top_proyecto xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3289] entity generic 'n' does not match with type 'std_logic_vector' of component generic [C:/Users/alvar/OneDrive/Escritorio/Proyecto_Sokoban_V11/Proyecto_Sokoban/Proyecto_Sokoban.srcs/sources_1/imports/Contador de tiempo/siete_seg_4.vhd:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
