
../repos/sgerbino-table-2fdd8d0/bin/table_validator_test:     file format elf32-littlearm


Disassembly of section .init:

00011b38 <.init>:
   11b38:	push	{r3, lr}
   11b3c:	bl	11de4 <_start@@Base+0x3c>
   11b40:	pop	{r3, pc}

Disassembly of section .plt:

00011b44 <strcmp@plt-0x14>:
   11b44:	push	{lr}		; (str lr, [sp, #-4]!)
   11b48:	ldr	lr, [pc, #4]	; 11b54 <strcmp@plt-0x4>
   11b4c:	add	lr, pc, lr
   11b50:	ldr	pc, [lr, #8]!
   11b54:	andeq	r4, r1, ip, lsr #9

00011b58 <strcmp@plt>:
   11b58:	add	ip, pc, #0, 12
   11b5c:	add	ip, ip, #20, 20	; 0x14000
   11b60:	ldr	pc, [ip, #1196]!	; 0x4ac

00011b64 <printf@plt>:
   11b64:	add	ip, pc, #0, 12
   11b68:	add	ip, ip, #20, 20	; 0x14000
   11b6c:	ldr	pc, [ip, #1188]!	; 0x4a4

00011b70 <free@plt>:
   11b70:	add	ip, pc, #0, 12
   11b74:	add	ip, ip, #20, 20	; 0x14000
   11b78:	ldr	pc, [ip, #1180]!	; 0x49c

00011b7c <time@plt>:
   11b7c:	add	ip, pc, #0, 12
   11b80:	add	ip, ip, #20, 20	; 0x14000
   11b84:	ldr	pc, [ip, #1172]!	; 0x494

00011b88 <realloc@plt>:
   11b88:	add	ip, pc, #0, 12
   11b8c:	add	ip, ip, #20, 20	; 0x14000
   11b90:	ldr	pc, [ip, #1164]!	; 0x48c

00011b94 <strcpy@plt>:
   11b94:	add	ip, pc, #0, 12
   11b98:	add	ip, ip, #20, 20	; 0x14000
   11b9c:	ldr	pc, [ip, #1156]!	; 0x484

00011ba0 <malloc@plt>:
   11ba0:	add	ip, pc, #0, 12
   11ba4:	add	ip, ip, #20, 20	; 0x14000
   11ba8:	ldr	pc, [ip, #1148]!	; 0x47c

00011bac <__libc_start_main@plt>:
   11bac:	add	ip, pc, #0, 12
   11bb0:	add	ip, ip, #20, 20	; 0x14000
   11bb4:	ldr	pc, [ip, #1140]!	; 0x474

00011bb8 <__gmon_start__@plt>:
   11bb8:	add	ip, pc, #0, 12
   11bbc:	add	ip, ip, #20, 20	; 0x14000
   11bc0:	ldr	pc, [ip, #1132]!	; 0x46c

00011bc4 <strlen@plt>:
   11bc4:	add	ip, pc, #0, 12
   11bc8:	add	ip, ip, #20, 20	; 0x14000
   11bcc:	ldr	pc, [ip, #1124]!	; 0x464

00011bd0 <srand@plt>:
   11bd0:	add	ip, pc, #0, 12
   11bd4:	add	ip, ip, #20, 20	; 0x14000
   11bd8:	ldr	pc, [ip, #1116]!	; 0x45c

00011bdc <snprintf@plt>:
   11bdc:	add	ip, pc, #0, 12
   11be0:	add	ip, ip, #20, 20	; 0x14000
   11be4:	ldr	pc, [ip, #1108]!	; 0x454

00011be8 <__isoc99_sscanf@plt>:
   11be8:	add	ip, pc, #0, 12
   11bec:	add	ip, ip, #20, 20	; 0x14000
   11bf0:	ldr	pc, [ip, #1100]!	; 0x44c

00011bf4 <rand@plt>:
   11bf4:	add	ip, pc, #0, 12
   11bf8:	add	ip, ip, #20, 20	; 0x14000
   11bfc:	ldr	pc, [ip, #1092]!	; 0x444

00011c00 <abort@plt>:
   11c00:	add	ip, pc, #0, 12
   11c04:	add	ip, ip, #20, 20	; 0x14000
   11c08:	ldr	pc, [ip, #1084]!	; 0x43c

Disassembly of section .text:

00011c0c <main@@Base>:
   11c0c:	strd	r4, [sp, #-16]!
   11c10:	str	r6, [sp, #8]
   11c14:	str	lr, [sp, #12]
   11c18:	sub	sp, sp, #64	; 0x40
   11c1c:	add	r0, sp, #4
   11c20:	bl	11b7c <time@plt>
   11c24:	bl	11bd0 <srand@plt>
   11c28:	bl	11bf4 <rand@plt>
   11c2c:	mov	r5, r0
   11c30:	add	r0, sp, #4
   11c34:	bl	11b7c <time@plt>
   11c38:	bl	11bd0 <srand@plt>
   11c3c:	bl	11bf4 <rand@plt>
   11c40:	mov	r6, r0
   11c44:	add	r0, sp, #8
   11c48:	bl	12014 <table_init@@Base>
   11c4c:	mov	r1, r5
   11c50:	add	r0, sp, #8
   11c54:	bl	14bfc <table_row_is_valid@@Base>
   11c58:	subs	r4, r0, #0
   11c5c:	bne	11d10 <main@@Base+0x104>
   11c60:	mov	r1, r6
   11c64:	add	r0, sp, #8
   11c68:	bl	14bbc <table_column_is_valid@@Base>
   11c6c:	cmp	r0, #0
   11c70:	bne	11d74 <main@@Base+0x168>
   11c74:	mov	r2, r6
   11c78:	mov	r1, r5
   11c7c:	add	r0, sp, #8
   11c80:	bl	14c3c <table_cell_is_valid@@Base>
   11c84:	cmp	r0, #0
   11c88:	bne	11d58 <main@@Base+0x14c>
   11c8c:	add	r0, sp, #8
   11c90:	bl	137bc <table_add_row@@Base>
   11c94:	mov	r1, r0
   11c98:	mov	r5, r0
   11c9c:	add	r0, sp, #8
   11ca0:	bl	14bfc <table_row_is_valid@@Base>
   11ca4:	cmp	r0, #0
   11ca8:	beq	11d40 <main@@Base+0x134>
   11cac:	mov	r2, #0
   11cb0:	movw	r1, #22728	; 0x58c8
   11cb4:	movt	r1, #1
   11cb8:	add	r0, sp, #8
   11cbc:	bl	12a10 <table_add_column@@Base>
   11cc0:	mov	r1, r0
   11cc4:	mov	r6, r0
   11cc8:	add	r0, sp, #8
   11ccc:	bl	14bbc <table_column_is_valid@@Base>
   11cd0:	cmp	r0, #0
   11cd4:	beq	11d28 <main@@Base+0x11c>
   11cd8:	mov	r2, r6
   11cdc:	mov	r1, r5
   11ce0:	add	r0, sp, #8
   11ce4:	bl	14c3c <table_cell_is_valid@@Base>
   11ce8:	cmp	r0, #0
   11cec:	beq	11d8c <main@@Base+0x180>
   11cf0:	add	r0, sp, #8
   11cf4:	bl	12054 <table_destroy@@Base>
   11cf8:	mov	r0, r4
   11cfc:	add	sp, sp, #64	; 0x40
   11d00:	ldrd	r4, [sp]
   11d04:	ldr	r6, [sp, #8]
   11d08:	add	sp, sp, #12
   11d0c:	pop	{pc}		; (ldr pc, [sp], #4)
   11d10:	movw	r0, #22616	; 0x5858
   11d14:	movt	r0, #1
   11d18:	mov	r1, r5
   11d1c:	mvn	r4, #0
   11d20:	bl	11b64 <printf@plt>
   11d24:	b	11c60 <main@@Base+0x54>
   11d28:	movw	r0, #22732	; 0x58cc
   11d2c:	movt	r0, #1
   11d30:	mov	r1, r6
   11d34:	mvn	r4, #0
   11d38:	bl	11b64 <printf@plt>
   11d3c:	b	11cd8 <main@@Base+0xcc>
   11d40:	movw	r0, #22708	; 0x58b4
   11d44:	movt	r0, #1
   11d48:	mov	r1, r5
   11d4c:	mvn	r4, #0
   11d50:	bl	11b64 <printf@plt>
   11d54:	b	11cac <main@@Base+0xa0>
   11d58:	mov	r2, r6
   11d5c:	mov	r1, r5
   11d60:	movw	r0, #22676	; 0x5894
   11d64:	movt	r0, #1
   11d68:	mvn	r4, #0
   11d6c:	bl	11b64 <printf@plt>
   11d70:	b	11c8c <main@@Base+0x80>
   11d74:	movw	r0, #22644	; 0x5874
   11d78:	movt	r0, #1
   11d7c:	mov	r1, r6
   11d80:	mvn	r4, #0
   11d84:	bl	11b64 <printf@plt>
   11d88:	b	11c74 <main@@Base+0x68>
   11d8c:	mov	r2, r6
   11d90:	mov	r1, r5
   11d94:	movw	r0, #22760	; 0x58e8
   11d98:	movt	r0, #1
   11d9c:	mvn	r4, #0
   11da0:	bl	11b64 <printf@plt>
   11da4:	b	11cf0 <main@@Base+0xe4>

00011da8 <_start@@Base>:
   11da8:	mov	fp, #0
   11dac:	mov	lr, #0
   11db0:	pop	{r1}		; (ldr r1, [sp], #4)
   11db4:	mov	r2, sp
   11db8:	push	{r2}		; (str r2, [sp, #-4]!)
   11dbc:	push	{r0}		; (str r0, [sp, #-4]!)
   11dc0:	ldr	ip, [pc, #16]	; 11dd8 <_start@@Base+0x30>
   11dc4:	push	{ip}		; (str ip, [sp, #-4]!)
   11dc8:	ldr	r0, [pc, #12]	; 11ddc <_start@@Base+0x34>
   11dcc:	ldr	r3, [pc, #12]	; 11de0 <_start@@Base+0x38>
   11dd0:	bl	11bac <__libc_start_main@plt>
   11dd4:	bl	11c00 <abort@plt>
   11dd8:	andeq	r5, r1, r8, asr #16
   11ddc:	andeq	r1, r1, ip, lsl #24
   11de0:	andeq	r5, r1, r8, ror #15
   11de4:	ldr	r3, [pc, #20]	; 11e00 <_start@@Base+0x58>
   11de8:	ldr	r2, [pc, #20]	; 11e04 <_start@@Base+0x5c>
   11dec:	add	r3, pc, r3
   11df0:	ldr	r2, [r3, r2]
   11df4:	cmp	r2, #0
   11df8:	bxeq	lr
   11dfc:	b	11bb8 <__gmon_start__@plt>
   11e00:	andeq	r4, r1, ip, lsl #4
   11e04:	andeq	r0, r0, r8, asr #32
   11e08:	ldr	r0, [pc, #24]	; 11e28 <_start@@Base+0x80>
   11e0c:	ldr	r3, [pc, #24]	; 11e2c <_start@@Base+0x84>
   11e10:	cmp	r3, r0
   11e14:	bxeq	lr
   11e18:	ldr	r3, [pc, #16]	; 11e30 <_start@@Base+0x88>
   11e1c:	cmp	r3, #0
   11e20:	bxeq	lr
   11e24:	bx	r3
   11e28:	andeq	r6, r2, r4, asr r0
   11e2c:	andeq	r6, r2, r4, asr r0
   11e30:	andeq	r0, r0, r0
   11e34:	ldr	r0, [pc, #36]	; 11e60 <_start@@Base+0xb8>
   11e38:	ldr	r1, [pc, #36]	; 11e64 <_start@@Base+0xbc>
   11e3c:	sub	r1, r1, r0
   11e40:	asr	r1, r1, #2
   11e44:	add	r1, r1, r1, lsr #31
   11e48:	asrs	r1, r1, #1
   11e4c:	bxeq	lr
   11e50:	ldr	r3, [pc, #16]	; 11e68 <_start@@Base+0xc0>
   11e54:	cmp	r3, #0
   11e58:	bxeq	lr
   11e5c:	bx	r3
   11e60:	andeq	r6, r2, r4, asr r0
   11e64:	andeq	r6, r2, r4, asr r0
   11e68:	andeq	r0, r0, r0
   11e6c:	push	{r4, lr}
   11e70:	ldr	r4, [pc, #24]	; 11e90 <_start@@Base+0xe8>
   11e74:	ldrb	r3, [r4]
   11e78:	cmp	r3, #0
   11e7c:	popne	{r4, pc}
   11e80:	bl	11e08 <_start@@Base+0x60>
   11e84:	mov	r3, #1
   11e88:	strb	r3, [r4]
   11e8c:	pop	{r4, pc}
   11e90:	andeq	r6, r2, r4, asr r0
   11e94:	b	11e34 <_start@@Base+0x8c>
   11e98:	mvn	r2, #0
   11e9c:	mov	r3, #64	; 0x40
   11ea0:	strd	r4, [sp, #-16]!
   11ea4:	mov	r1, r2
   11ea8:	mov	r4, r0
   11eac:	str	r6, [sp, #8]
   11eb0:	str	lr, [sp, #12]
   11eb4:	bl	12840 <table_notify@@Base>
   11eb8:	mov	r0, r4
   11ebc:	bl	137b4 <table_get_row_length@@Base>
   11ec0:	subs	r6, r0, #0
   11ec4:	ble	11ee4 <_start@@Base+0x13c>
   11ec8:	mov	r5, #0
   11ecc:	mov	r1, r5
   11ed0:	mov	r0, r4
   11ed4:	add	r5, r5, #1
   11ed8:	bl	13734 <table_row_destroy@@Base>
   11edc:	cmp	r6, r5
   11ee0:	bne	11ecc <_start@@Base+0x124>
   11ee4:	ldr	r0, [r4, #16]
   11ee8:	cmp	r0, #0
   11eec:	beq	11ef4 <_start@@Base+0x14c>
   11ef0:	bl	11b70 <free@plt>
   11ef4:	mov	r0, r4
   11ef8:	bl	12978 <table_get_column_length@@Base>
   11efc:	subs	r6, r0, #0
   11f00:	ble	11f20 <_start@@Base+0x178>
   11f04:	mov	r5, #0
   11f08:	mov	r1, r5
   11f0c:	mov	r0, r4
   11f10:	add	r5, r5, #1
   11f14:	bl	1295c <table_column_destroy@@Base>
   11f18:	cmp	r6, r5
   11f1c:	bne	11f08 <_start@@Base+0x160>
   11f20:	ldr	r0, [r4]
   11f24:	cmp	r0, #0
   11f28:	beq	11f30 <_start@@Base+0x188>
   11f2c:	bl	11b70 <free@plt>
   11f30:	ldr	r0, [r4, #36]	; 0x24
   11f34:	cmp	r0, #0
   11f38:	beq	11f40 <_start@@Base+0x198>
   11f3c:	bl	11b70 <free@plt>
   11f40:	ldr	r0, [r4, #40]	; 0x28
   11f44:	cmp	r0, #0
   11f48:	beq	11f50 <_start@@Base+0x1a8>
   11f4c:	bl	11b70 <free@plt>
   11f50:	ldr	r0, [r4, #44]	; 0x2c
   11f54:	cmp	r0, #0
   11f58:	beq	11f70 <_start@@Base+0x1c8>
   11f5c:	ldrd	r4, [sp]
   11f60:	ldr	r6, [sp, #8]
   11f64:	ldr	lr, [sp, #12]
   11f68:	add	sp, sp, #16
   11f6c:	b	11b70 <free@plt>
   11f70:	ldrd	r4, [sp]
   11f74:	ldr	r6, [sp, #8]
   11f78:	add	sp, sp, #12
   11f7c:	pop	{pc}		; (ldr pc, [sp], #4)

00011f80 <table_new@@Base>:
   11f80:	mov	r0, #56	; 0x38
   11f84:	strd	r4, [sp, #-24]!	; 0xffffffe8
   11f88:	mov	r4, #10
   11f8c:	mov	r5, #0
   11f90:	strd	r6, [sp, #8]
   11f94:	mov	r6, #20
   11f98:	mov	r7, #0
   11f9c:	str	r8, [sp, #16]
   11fa0:	str	lr, [sp, #20]
   11fa4:	bl	11ba0 <malloc@plt>
   11fa8:	mov	r2, #0
   11fac:	ldr	r8, [sp, #16]
   11fb0:	strd	r4, [r0, #8]
   11fb4:	strd	r6, [r0, #24]
   11fb8:	strd	r4, [r0, #48]	; 0x30
   11fbc:	ldrd	r4, [sp]
   11fc0:	str	r2, [r0]
   11fc4:	ldrd	r6, [sp, #8]
   11fc8:	add	sp, sp, #20
   11fcc:	str	r2, [r0, #4]
   11fd0:	str	r2, [r0, #16]
   11fd4:	str	r2, [r0, #20]
   11fd8:	str	r2, [r0, #32]
   11fdc:	str	r2, [r0, #36]	; 0x24
   11fe0:	str	r2, [r0, #40]	; 0x28
   11fe4:	str	r2, [r0, #44]	; 0x2c
   11fe8:	pop	{pc}		; (ldr pc, [sp], #4)

00011fec <table_delete@@Base>:
   11fec:	str	r4, [sp, #-8]!
   11ff0:	subs	r4, r0, #0
   11ff4:	str	lr, [sp, #4]
   11ff8:	beq	12000 <table_delete@@Base+0x14>
   11ffc:	bl	11e98 <_start@@Base+0xf0>
   12000:	mov	r0, r4
   12004:	ldr	r4, [sp]
   12008:	ldr	lr, [sp, #4]
   1200c:	add	sp, sp, #8
   12010:	b	11b70 <free@plt>

00012014 <table_init@@Base>:
   12014:	mov	r3, #0
   12018:	mov	r2, #10
   1201c:	mov	r1, #20
   12020:	str	r3, [r0]
   12024:	str	r3, [r0, #4]
   12028:	strd	r2, [r0, #8]
   1202c:	str	r3, [r0, #16]
   12030:	str	r3, [r0, #20]
   12034:	str	r1, [r0, #24]
   12038:	str	r3, [r0, #28]
   1203c:	str	r3, [r0, #32]
   12040:	str	r3, [r0, #36]	; 0x24
   12044:	str	r3, [r0, #40]	; 0x28
   12048:	str	r3, [r0, #44]	; 0x2c
   1204c:	strd	r2, [r0, #48]	; 0x30
   12050:	bx	lr

00012054 <table_destroy@@Base>:
   12054:	cmp	r0, #0
   12058:	beq	12060 <table_destroy@@Base+0xc>
   1205c:	b	11e98 <_start@@Base+0xf0>
   12060:	bx	lr

00012064 <table_dupe@@Base>:
   12064:	strd	r4, [sp, #-28]!	; 0xffffffe4
   12068:	mov	r4, #0
   1206c:	strd	r6, [sp, #8]
   12070:	mov	r6, r0
   12074:	strd	r8, [sp, #16]
   12078:	str	lr, [sp, #24]
   1207c:	sub	sp, sp, #20
   12080:	bl	137b4 <table_get_row_length@@Base>
   12084:	mov	r9, r0
   12088:	mov	r0, r6
   1208c:	bl	12978 <table_get_column_length@@Base>
   12090:	mov	r8, r0
   12094:	mov	r0, #56	; 0x38
   12098:	bl	11ba0 <malloc@plt>
   1209c:	mov	r7, r0
   120a0:	mov	r2, #10
   120a4:	mov	r3, #0
   120a8:	mov	r0, #20
   120ac:	mov	r1, #0
   120b0:	cmp	r8, r4
   120b4:	str	r4, [r7]
   120b8:	str	r4, [r7, #4]
   120bc:	strd	r2, [r7, #8]
   120c0:	str	r4, [r7, #16]
   120c4:	str	r4, [r7, #20]
   120c8:	strd	r0, [r7, #24]
   120cc:	str	r4, [r7, #32]
   120d0:	str	r4, [r7, #36]	; 0x24
   120d4:	str	r4, [r7, #40]	; 0x28
   120d8:	str	r4, [r7, #44]	; 0x2c
   120dc:	strd	r2, [r7, #48]	; 0x30
   120e0:	ble	1211c <table_dupe@@Base+0xb8>
   120e4:	mov	r1, r4
   120e8:	mov	r0, r6
   120ec:	bl	12d14 <table_get_column_name@@Base>
   120f0:	mov	r5, r0
   120f4:	mov	r1, r4
   120f8:	mov	r0, r6
   120fc:	add	r4, r4, #1
   12100:	bl	129fc <table_get_column_data_type@@Base>
   12104:	mov	r2, r0
   12108:	mov	r1, r5
   1210c:	mov	r0, r7
   12110:	bl	12a10 <table_add_column@@Base>
   12114:	cmp	r8, r4
   12118:	bne	120e4 <table_dupe@@Base+0x80>
   1211c:	cmp	r9, #0
   12120:	ble	121f4 <table_dupe@@Base+0x190>
   12124:	mov	r5, #0
   12128:	mov	r0, r7
   1212c:	bl	137bc <table_add_row@@Base>
   12130:	cmp	r8, #0
   12134:	ble	121e8 <table_dupe@@Base+0x184>
   12138:	mov	r4, #0
   1213c:	mov	r1, r4
   12140:	mov	r0, r6
   12144:	bl	129fc <table_get_column_data_type@@Base>
   12148:	cmp	r0, #23
   1214c:	ldrls	pc, [pc, r0, lsl #2]
   12150:	b	121dc <table_dupe@@Base+0x178>
   12154:	andeq	r2, r1, r0, ror #4
   12158:	ldrdeq	r2, [r1], -r4
   1215c:	andeq	r2, r1, ip, lsr #9
   12160:	andeq	r2, r1, r4, lsl #9
   12164:	andeq	r2, r1, ip, asr r4
   12168:	andeq	r2, r1, r4, ror r5
   1216c:	andeq	r2, r1, ip, asr #10
   12170:	andeq	r2, r1, r4, lsr #10
   12174:	strdeq	r2, [r1], -ip
   12178:	andeq	r2, r1, r4, lsr r4
   1217c:	andeq	r2, r1, ip, lsl #8
   12180:	andeq	r2, r1, r4, ror #7
   12184:			; <UNDEFINED> instruction: 0x000123bc
   12188:	muleq	r1, r4, r3
   1218c:	andeq	r2, r1, ip, ror #6
   12190:	andeq	r2, r1, r4, asr #6
   12194:	andeq	r2, r1, r0, lsr #6
   12198:	strdeq	r2, [r1], -ip
   1219c:	ldrdeq	r2, [r1], -r8
   121a0:			; <UNDEFINED> instruction: 0x000122b0
   121a4:	andeq	r2, r1, r8, lsl #5
   121a8:	andeq	r2, r1, r8, lsr r2
   121ac:	andeq	r2, r1, r0, lsl r2
   121b0:			; <UNDEFINED> instruction: 0x000121b4
   121b4:	mov	r2, r4
   121b8:	mov	r1, r5
   121bc:	mov	r0, r6
   121c0:	bl	136e4 <table_get_ptr@@Base>
   121c4:	add	r3, sp, #12
   121c8:	mov	r2, r4
   121cc:	str	r0, [sp, #12]
   121d0:	mov	r1, r5
   121d4:	mov	r0, r7
   121d8:	bl	14b48 <table_set_ptr@@Base>
   121dc:	add	r4, r4, #1
   121e0:	cmp	r8, r4
   121e4:	bne	1213c <table_dupe@@Base+0xd8>
   121e8:	add	r5, r5, #1
   121ec:	cmp	r9, r5
   121f0:	bne	12128 <table_dupe@@Base+0xc4>
   121f4:	mov	r0, r7
   121f8:	add	sp, sp, #20
   121fc:	ldrd	r4, [sp]
   12200:	ldrd	r6, [sp, #8]
   12204:	ldrd	r8, [sp, #16]
   12208:	add	sp, sp, #24
   1220c:	pop	{pc}		; (ldr pc, [sp], #4)
   12210:	mov	r2, r4
   12214:	mov	r1, r5
   12218:	mov	r0, r6
   1221c:	bl	13408 <table_get_bool@@Base>
   12220:	mov	r3, r0
   12224:	mov	r2, r4
   12228:	mov	r1, r5
   1222c:	mov	r0, r7
   12230:	bl	13d34 <table_set_bool@@Base>
   12234:	b	121dc <table_dupe@@Base+0x178>
   12238:	mov	r2, r4
   1223c:	mov	r1, r5
   12240:	mov	r0, r6
   12244:	bl	136c8 <table_get_string@@Base>
   12248:	mov	r3, r0
   1224c:	mov	r2, r4
   12250:	mov	r1, r5
   12254:	mov	r0, r7
   12258:	bl	14974 <table_set_string@@Base>
   1225c:	b	121dc <table_dupe@@Base+0x178>
   12260:	mov	r2, r4
   12264:	mov	r1, r5
   12268:	mov	r0, r6
   1226c:	bl	13428 <table_get_int@@Base>
   12270:	mov	r3, r0
   12274:	mov	r2, r4
   12278:	mov	r1, r5
   1227c:	mov	r0, r7
   12280:	bl	13dcc <table_set_int@@Base>
   12284:	b	121dc <table_dupe@@Base+0x178>
   12288:	mov	r2, r4
   1228c:	mov	r1, r5
   12290:	mov	r0, r6
   12294:	bl	136a8 <table_get_uchar@@Base>
   12298:	mov	r3, r0
   1229c:	mov	r2, r4
   122a0:	mov	r1, r5
   122a4:	mov	r0, r7
   122a8:	bl	14aac <table_set_uchar@@Base>
   122ac:	b	121dc <table_dupe@@Base+0x178>
   122b0:	mov	r2, r4
   122b4:	mov	r1, r5
   122b8:	mov	r0, r6
   122bc:	bl	13688 <table_get_char@@Base>
   122c0:	mov	r3, r0
   122c4:	mov	r2, r4
   122c8:	mov	r1, r5
   122cc:	mov	r0, r7
   122d0:	bl	14a10 <table_set_char@@Base>
   122d4:	b	121dc <table_dupe@@Base+0x178>
   122d8:	mov	r2, r4
   122dc:	mov	r1, r5
   122e0:	mov	r0, r6
   122e4:	bl	13668 <table_get_ldouble@@Base>
   122e8:	mov	r2, r4
   122ec:	mov	r1, r5
   122f0:	mov	r0, r7
   122f4:	bl	148cc <table_set_ldouble@@Base>
   122f8:	b	121dc <table_dupe@@Base+0x178>
   122fc:	mov	r2, r4
   12300:	mov	r1, r5
   12304:	mov	r0, r6
   12308:	bl	13648 <table_get_double@@Base>
   1230c:	mov	r2, r4
   12310:	mov	r1, r5
   12314:	mov	r0, r7
   12318:	bl	14824 <table_set_double@@Base>
   1231c:	b	121dc <table_dupe@@Base+0x178>
   12320:	mov	r2, r4
   12324:	mov	r1, r5
   12328:	mov	r0, r6
   1232c:	bl	13628 <table_get_float@@Base>
   12330:	mov	r2, r4
   12334:	mov	r1, r5
   12338:	mov	r0, r7
   1233c:	bl	14788 <table_set_float@@Base>
   12340:	b	121dc <table_dupe@@Base+0x178>
   12344:	mov	r2, r4
   12348:	mov	r1, r5
   1234c:	mov	r0, r6
   12350:	bl	13608 <table_get_ullong@@Base>
   12354:	mov	r2, r4
   12358:	strd	r0, [sp]
   1235c:	mov	r1, r5
   12360:	mov	r0, r7
   12364:	bl	146e0 <table_set_ullong@@Base>
   12368:	b	121dc <table_dupe@@Base+0x178>
   1236c:	mov	r2, r4
   12370:	mov	r1, r5
   12374:	mov	r0, r6
   12378:	bl	135e8 <table_get_llong@@Base>
   1237c:	mov	r2, r4
   12380:	strd	r0, [sp]
   12384:	mov	r1, r5
   12388:	mov	r0, r7
   1238c:	bl	14638 <table_set_llong@@Base>
   12390:	b	121dc <table_dupe@@Base+0x178>
   12394:	mov	r2, r4
   12398:	mov	r1, r5
   1239c:	mov	r0, r6
   123a0:	bl	135c8 <table_get_ulong@@Base>
   123a4:	mov	r3, r0
   123a8:	mov	r2, r4
   123ac:	mov	r1, r5
   123b0:	mov	r0, r7
   123b4:	bl	1459c <table_set_ulong@@Base>
   123b8:	b	121dc <table_dupe@@Base+0x178>
   123bc:	mov	r2, r4
   123c0:	mov	r1, r5
   123c4:	mov	r0, r6
   123c8:	bl	135a8 <table_get_long@@Base>
   123cc:	mov	r3, r0
   123d0:	mov	r2, r4
   123d4:	mov	r1, r5
   123d8:	mov	r0, r7
   123dc:	bl	14500 <table_set_long@@Base>
   123e0:	b	121dc <table_dupe@@Base+0x178>
   123e4:	mov	r2, r4
   123e8:	mov	r1, r5
   123ec:	mov	r0, r6
   123f0:	bl	13588 <table_get_ushort@@Base>
   123f4:	mov	r3, r0
   123f8:	mov	r2, r4
   123fc:	mov	r1, r5
   12400:	mov	r0, r7
   12404:	bl	14468 <table_set_ushort@@Base>
   12408:	b	121dc <table_dupe@@Base+0x178>
   1240c:	mov	r2, r4
   12410:	mov	r1, r5
   12414:	mov	r0, r6
   12418:	bl	13568 <table_get_short@@Base>
   1241c:	mov	r3, r0
   12420:	mov	r2, r4
   12424:	mov	r1, r5
   12428:	mov	r0, r7
   1242c:	bl	143d0 <table_set_short@@Base>
   12430:	b	121dc <table_dupe@@Base+0x178>
   12434:	mov	r2, r4
   12438:	mov	r1, r5
   1243c:	mov	r0, r6
   12440:	bl	13548 <table_get_uint64@@Base>
   12444:	mov	r2, r4
   12448:	strd	r0, [sp]
   1244c:	mov	r1, r5
   12450:	mov	r0, r7
   12454:	bl	1432c <table_set_uint64@@Base>
   12458:	b	121dc <table_dupe@@Base+0x178>
   1245c:	mov	r2, r4
   12460:	mov	r1, r5
   12464:	mov	r0, r6
   12468:	bl	134a8 <table_get_int16@@Base>
   1246c:	mov	r3, r0
   12470:	mov	r2, r4
   12474:	mov	r1, r5
   12478:	mov	r0, r7
   1247c:	bl	1402c <table_set_int16@@Base>
   12480:	b	121dc <table_dupe@@Base+0x178>
   12484:	mov	r2, r4
   12488:	mov	r1, r5
   1248c:	mov	r0, r6
   12490:	bl	13488 <table_get_uint8@@Base>
   12494:	mov	r3, r0
   12498:	mov	r2, r4
   1249c:	mov	r1, r5
   124a0:	mov	r0, r7
   124a4:	bl	13f94 <table_set_uint8@@Base>
   124a8:	b	121dc <table_dupe@@Base+0x178>
   124ac:	mov	r2, r4
   124b0:	mov	r1, r5
   124b4:	mov	r0, r6
   124b8:	bl	13468 <table_get_int8@@Base>
   124bc:	mov	r3, r0
   124c0:	mov	r2, r4
   124c4:	mov	r1, r5
   124c8:	mov	r0, r7
   124cc:	bl	13efc <table_set_int8@@Base>
   124d0:	b	121dc <table_dupe@@Base+0x178>
   124d4:	mov	r2, r4
   124d8:	mov	r1, r5
   124dc:	mov	r0, r6
   124e0:	bl	13448 <table_get_uint@@Base>
   124e4:	mov	r3, r0
   124e8:	mov	r2, r4
   124ec:	mov	r1, r5
   124f0:	mov	r0, r7
   124f4:	bl	13e64 <table_set_uint@@Base>
   124f8:	b	121dc <table_dupe@@Base+0x178>
   124fc:	mov	r2, r4
   12500:	mov	r1, r5
   12504:	mov	r0, r6
   12508:	bl	13528 <table_get_int64@@Base>
   1250c:	mov	r2, r4
   12510:	strd	r0, [sp]
   12514:	mov	r1, r5
   12518:	mov	r0, r7
   1251c:	bl	1428c <table_set_int64@@Base>
   12520:	b	121dc <table_dupe@@Base+0x178>
   12524:	mov	r2, r4
   12528:	mov	r1, r5
   1252c:	mov	r0, r6
   12530:	bl	13508 <table_get_uint32@@Base>
   12534:	mov	r3, r0
   12538:	mov	r2, r4
   1253c:	mov	r1, r5
   12540:	mov	r0, r7
   12544:	bl	141f4 <table_set_uint32@@Base>
   12548:	b	121dc <table_dupe@@Base+0x178>
   1254c:	mov	r2, r4
   12550:	mov	r1, r5
   12554:	mov	r0, r6
   12558:	bl	134e8 <table_get_int32@@Base>
   1255c:	mov	r3, r0
   12560:	mov	r2, r4
   12564:	mov	r1, r5
   12568:	mov	r0, r7
   1256c:	bl	1415c <table_set_int32@@Base>
   12570:	b	121dc <table_dupe@@Base+0x178>
   12574:	mov	r2, r4
   12578:	mov	r1, r5
   1257c:	mov	r0, r6
   12580:	bl	134c8 <table_get_uint16@@Base>
   12584:	mov	r3, r0
   12588:	mov	r2, r4
   1258c:	mov	r1, r5
   12590:	mov	r0, r7
   12594:	bl	140c4 <table_set_uint16@@Base>
   12598:	b	121dc <table_dupe@@Base+0x178>

0001259c <table_get_major_version@@Base>:
   1259c:	mov	r0, #0
   125a0:	bx	lr

000125a4 <table_get_minor_version@@Base>:
   125a4:	mov	r0, #0
   125a8:	bx	lr

000125ac <table_get_patch_version@@Base>:
   125ac:	mov	r0, #0
   125b0:	bx	lr

000125b4 <table_get_version@@Base>:
   125b4:	movw	r0, #22952	; 0x59a8
   125b8:	movt	r0, #1
   125bc:	bx	lr

000125c0 <table_get_callback_length@@Base>:
   125c0:	ldr	r0, [r0, #32]
   125c4:	bx	lr

000125c8 <table_register_callback@@Base>:
   125c8:	strd	r4, [sp, #-32]!	; 0xffffffe0
   125cc:	ldr	r5, [r0, #32]
   125d0:	strd	r6, [sp, #8]
   125d4:	strd	r8, [sp, #16]
   125d8:	str	sl, [sp, #24]
   125dc:	str	lr, [sp, #28]
   125e0:	cmp	r5, #0
   125e4:	ldr	r7, [r0, #36]	; 0x24
   125e8:	ble	12640 <table_register_callback@@Base+0x78>
   125ec:	sub	lr, r7, #4
   125f0:	mov	ip, #0
   125f4:	b	12604 <table_register_callback@@Base+0x3c>
   125f8:	add	ip, ip, #1
   125fc:	cmp	ip, r5
   12600:	beq	12640 <table_register_callback@@Base+0x78>
   12604:	ldr	r4, [lr, #4]!
   12608:	lsl	r6, ip, #2
   1260c:	cmp	r1, r4
   12610:	bne	125f8 <table_register_callback@@Base+0x30>
   12614:	ldr	r4, [r0, #40]	; 0x28
   12618:	ldr	r4, [r4, ip, lsl #2]
   1261c:	cmp	r2, r4
   12620:	bne	125f8 <table_register_callback@@Base+0x30>
   12624:	cmp	ip, #0
   12628:	beq	12640 <table_register_callback@@Base+0x78>
   1262c:	ldr	r2, [r0, #44]	; 0x2c
   12630:	ldr	r8, [r2, r6]
   12634:	orr	r8, r8, r3
   12638:	str	r8, [r2, r6]
   1263c:	b	12684 <table_register_callback@@Base+0xbc>
   12640:	mov	r8, r3
   12644:	ldr	r3, [r0, #48]	; 0x30
   12648:	mov	r4, r2
   1264c:	mov	r9, r1
   12650:	mov	r6, r0
   12654:	udiv	r2, r5, r3
   12658:	mls	r2, r3, r2, r5
   1265c:	cmp	r2, #0
   12660:	beq	1269c <table_register_callback@@Base+0xd4>
   12664:	str	r9, [r7, r5, lsl #2]
   12668:	ldr	r3, [r6, #40]	; 0x28
   1266c:	str	r4, [r3, r5, lsl #2]
   12670:	ldr	r3, [r6, #44]	; 0x2c
   12674:	str	r8, [r3, r5, lsl #2]
   12678:	ldr	r3, [r6, #32]
   1267c:	add	r3, r3, #1
   12680:	str	r3, [r6, #32]
   12684:	ldrd	r4, [sp]
   12688:	ldrd	r6, [sp, #8]
   1268c:	ldrd	r8, [sp, #16]
   12690:	ldr	sl, [sp, #24]
   12694:	add	sp, sp, #28
   12698:	pop	{pc}		; (ldr pc, [sp], #4)
   1269c:	ldr	r2, [r6, #52]	; 0x34
   126a0:	mov	r0, r7
   126a4:	add	r3, r3, r2
   126a8:	lsl	r1, r3, #2
   126ac:	str	r3, [r6, #52]	; 0x34
   126b0:	bl	11b88 <realloc@plt>
   126b4:	ldr	r1, [r6, #52]	; 0x34
   126b8:	str	r0, [r6, #36]	; 0x24
   126bc:	ldr	r0, [r6, #40]	; 0x28
   126c0:	lsl	r1, r1, #2
   126c4:	bl	11b88 <realloc@plt>
   126c8:	ldr	r1, [r6, #52]	; 0x34
   126cc:	str	r0, [r6, #40]	; 0x28
   126d0:	ldr	r0, [r6, #44]	; 0x2c
   126d4:	lsl	r1, r1, #2
   126d8:	bl	11b88 <realloc@plt>
   126dc:	str	r0, [r6, #44]	; 0x2c
   126e0:	ldr	r5, [r6, #32]
   126e4:	ldr	r7, [r6, #36]	; 0x24
   126e8:	b	12664 <table_register_callback@@Base+0x9c>

000126ec <table_unregister_callback@@Base>:
   126ec:	ldr	ip, [r0, #32]
   126f0:	cmp	ip, #0
   126f4:	bxle	lr
   126f8:	strd	r4, [sp, #-16]!
   126fc:	mov	r3, #0
   12700:	str	r6, [sp, #8]
   12704:	ldr	r6, [r0, #36]	; 0x24
   12708:	str	lr, [sp, #12]
   1270c:	sub	r4, r6, #4
   12710:	b	12720 <table_unregister_callback@@Base+0x34>
   12714:	add	r3, r3, #1
   12718:	cmp	r3, ip
   1271c:	beq	12800 <table_unregister_callback@@Base+0x114>
   12720:	ldr	r5, [r4, #4]!
   12724:	lsl	lr, r3, #2
   12728:	cmp	r1, r5
   1272c:	bne	12714 <table_unregister_callback@@Base+0x28>
   12730:	ldr	r5, [r0, #40]	; 0x28
   12734:	ldr	r5, [r5, r3, lsl #2]
   12738:	cmp	r2, r5
   1273c:	bne	12714 <table_unregister_callback@@Base+0x28>
   12740:	sub	ip, ip, #1
   12744:	cmp	ip, r3
   12748:	ble	12798 <table_unregister_callback@@Base+0xac>
   1274c:	add	r3, r3, #1
   12750:	lsl	r2, r3, #2
   12754:	b	1275c <table_unregister_callback@@Base+0x70>
   12758:	ldr	r6, [r0, #36]	; 0x24
   1275c:	ldr	r1, [r6, r2]
   12760:	str	r1, [r6, lr]
   12764:	ldr	r1, [r0, #40]	; 0x28
   12768:	ldr	ip, [r1, r2]
   1276c:	str	ip, [r1, lr]
   12770:	ldr	r1, [r0, #44]	; 0x2c
   12774:	ldr	ip, [r1, r2]
   12778:	add	r2, r2, #4
   1277c:	str	ip, [r1, lr]
   12780:	lsl	lr, r3, #2
   12784:	ldr	ip, [r0, #32]
   12788:	sub	ip, ip, #1
   1278c:	cmp	ip, r3
   12790:	add	r3, r3, #1
   12794:	bgt	12758 <table_unregister_callback@@Base+0x6c>
   12798:	ldr	r2, [r0, #48]	; 0x30
   1279c:	str	ip, [r0, #32]
   127a0:	udiv	r3, ip, r2
   127a4:	mls	ip, r2, r3, ip
   127a8:	cmp	ip, #0
   127ac:	bne	12800 <table_unregister_callback@@Base+0x114>
   127b0:	mov	r4, r0
   127b4:	ldr	r0, [r0, #36]	; 0x24
   127b8:	ldr	r5, [r4, #52]	; 0x34
   127bc:	sub	r5, r5, r2
   127c0:	cmp	r5, #0
   127c4:	str	r5, [r4, #52]	; 0x34
   127c8:	beq	12810 <table_unregister_callback@@Base+0x124>
   127cc:	lsl	r1, r5, #2
   127d0:	bl	11b88 <realloc@plt>
   127d4:	ldr	r1, [r4, #52]	; 0x34
   127d8:	str	r0, [r4, #36]	; 0x24
   127dc:	ldr	r0, [r4, #40]	; 0x28
   127e0:	lsl	r1, r1, #2
   127e4:	bl	11b88 <realloc@plt>
   127e8:	ldr	r1, [r4, #52]	; 0x34
   127ec:	str	r0, [r4, #40]	; 0x28
   127f0:	ldr	r0, [r4, #44]	; 0x2c
   127f4:	lsl	r1, r1, #2
   127f8:	bl	11b88 <realloc@plt>
   127fc:	str	r0, [r4, #44]	; 0x2c
   12800:	ldrd	r4, [sp]
   12804:	ldr	r6, [sp, #8]
   12808:	add	sp, sp, #12
   1280c:	pop	{pc}		; (ldr pc, [sp], #4)
   12810:	bl	11b70 <free@plt>
   12814:	ldr	r0, [r4, #40]	; 0x28
   12818:	bl	11b70 <free@plt>
   1281c:	ldr	r0, [r4, #44]	; 0x2c
   12820:	bl	11b70 <free@plt>
   12824:	str	r5, [r4, #36]	; 0x24
   12828:	str	r5, [r4, #40]	; 0x28
   1282c:	str	r5, [r4, #44]	; 0x2c
   12830:	ldrd	r4, [sp]
   12834:	ldr	r6, [sp, #8]
   12838:	add	sp, sp, #12
   1283c:	pop	{pc}		; (ldr pc, [sp], #4)

00012840 <table_notify@@Base>:
   12840:	strd	r4, [sp, #-28]!	; 0xffffffe4
   12844:	strd	r6, [sp, #8]
   12848:	str	lr, [sp, #24]
   1284c:	ldr	lr, [r0, #32]
   12850:	strd	r8, [sp, #16]
   12854:	sub	sp, sp, #12
   12858:	cmp	lr, #0
   1285c:	ble	128d0 <table_notify@@Base+0x90>
   12860:	ldr	r7, [r0, #44]	; 0x2c
   12864:	mov	r6, r3
   12868:	mov	r9, r2
   1286c:	mov	r8, r1
   12870:	mov	r5, r0
   12874:	mov	r4, #0
   12878:	ldr	ip, [r7, r4, lsl #2]
   1287c:	mov	r3, r6
   12880:	mov	r2, r9
   12884:	mov	r1, r8
   12888:	mov	r0, r5
   1288c:	tst	r6, ip
   12890:	beq	128c4 <table_notify@@Base+0x84>
   12894:	ldr	ip, [r5, #36]	; 0x24
   12898:	ldr	lr, [r5, #40]	; 0x28
   1289c:	ldr	lr, [lr, r4, lsl #2]
   128a0:	str	lr, [sp]
   128a4:	ldr	r7, [ip, r4, lsl #2]
   128a8:	add	r4, r4, #1
   128ac:	blx	r7
   128b0:	ldr	lr, [r5, #32]
   128b4:	cmp	lr, r4
   128b8:	ble	128d0 <table_notify@@Base+0x90>
   128bc:	ldr	r7, [r5, #44]	; 0x2c
   128c0:	b	12878 <table_notify@@Base+0x38>
   128c4:	add	r4, r4, #1
   128c8:	cmp	r4, lr
   128cc:	blt	12878 <table_notify@@Base+0x38>
   128d0:	add	sp, sp, #12
   128d4:	ldrd	r4, [sp]
   128d8:	ldrd	r6, [sp, #8]
   128dc:	ldrd	r8, [sp, #16]
   128e0:	add	sp, sp, #24
   128e4:	pop	{pc}		; (ldr pc, [sp], #4)

000128e8 <table_column_init@@Base>:
   128e8:	add	r1, r1, r1, lsl #1
   128ec:	strd	r4, [sp, #-32]!	; 0xffffffe0
   128f0:	strd	r6, [sp, #8]
   128f4:	mov	r7, r2
   128f8:	ldr	r6, [r0]
   128fc:	mov	r0, r2
   12900:	lsl	r4, r1, #2
   12904:	strd	r8, [sp, #16]
   12908:	mov	r9, r3
   1290c:	str	sl, [sp, #24]
   12910:	str	lr, [sp, #28]
   12914:	bl	11bc4 <strlen@plt>
   12918:	add	r0, r0, #1
   1291c:	ldr	r8, [sp, #32]
   12920:	add	r5, r6, r4
   12924:	bl	11ba0 <malloc@plt>
   12928:	cmp	r0, #0
   1292c:	str	r0, [r6, r4]
   12930:	beq	1293c <table_column_init@@Base+0x54>
   12934:	mov	r1, r7
   12938:	bl	11b94 <strcpy@plt>
   1293c:	ldrd	r6, [sp, #8]
   12940:	ldr	sl, [sp, #24]
   12944:	str	r9, [r5, #4]
   12948:	str	r8, [r5, #8]
   1294c:	ldrd	r4, [sp]
   12950:	ldrd	r8, [sp, #16]
   12954:	add	sp, sp, #28
   12958:	pop	{pc}		; (ldr pc, [sp], #4)

0001295c <table_column_destroy@@Base>:
   1295c:	ldr	r3, [r0]
   12960:	add	r1, r1, r1, lsl #1
   12964:	ldr	r0, [r3, r1, lsl #2]
   12968:	cmp	r0, #0
   1296c:	beq	12974 <table_column_destroy@@Base+0x18>
   12970:	b	11b70 <free@plt>
   12974:	bx	lr

00012978 <table_get_column_length@@Base>:
   12978:	ldr	r0, [r0, #4]
   1297c:	bx	lr

00012980 <table_get_column@@Base>:
   12980:	strd	r4, [sp, #-24]!	; 0xffffffe8
   12984:	strd	r6, [sp, #8]
   12988:	ldr	r7, [r0, #4]
   1298c:	str	r8, [sp, #16]
   12990:	str	lr, [sp, #20]
   12994:	cmp	r7, #0
   12998:	ble	129e8 <table_get_column@@Base+0x68>
   1299c:	mov	r6, r1
   129a0:	mov	r4, #0
   129a4:	ldr	r5, [r0]
   129a8:	b	129b8 <table_get_column@@Base+0x38>
   129ac:	add	r4, r4, #1
   129b0:	cmp	r7, r4
   129b4:	beq	129f4 <table_get_column@@Base+0x74>
   129b8:	mov	r1, r6
   129bc:	ldr	r0, [r5]
   129c0:	add	r5, r5, #12
   129c4:	bl	11b58 <strcmp@plt>
   129c8:	cmp	r0, #0
   129cc:	bne	129ac <table_get_column@@Base+0x2c>
   129d0:	mov	r0, r4
   129d4:	ldrd	r4, [sp]
   129d8:	ldrd	r6, [sp, #8]
   129dc:	ldr	r8, [sp, #16]
   129e0:	add	sp, sp, #20
   129e4:	pop	{pc}		; (ldr pc, [sp], #4)
   129e8:	beq	129f4 <table_get_column@@Base+0x74>
   129ec:	mov	r4, #0
   129f0:	b	129d0 <table_get_column@@Base+0x50>
   129f4:	mvn	r4, #0
   129f8:	b	129d0 <table_get_column@@Base+0x50>

000129fc <table_get_column_data_type@@Base>:
   129fc:	ldr	r3, [r0]
   12a00:	add	r1, r1, r1, lsl #1
   12a04:	add	r3, r3, r1, lsl #2
   12a08:	ldr	r0, [r3, #4]
   12a0c:	bx	lr

00012a10 <table_add_column@@Base>:
   12a10:	strd	r4, [sp, #-36]!	; 0xffffffdc
   12a14:	mov	r4, r0
   12a18:	ldr	r3, [r0, #8]
   12a1c:	strd	r6, [sp, #8]
   12a20:	strd	sl, [sp, #24]
   12a24:	mov	fp, r1
   12a28:	ldr	r1, [r0, #4]
   12a2c:	strd	r8, [sp, #16]
   12a30:	mov	r9, r2
   12a34:	str	lr, [sp, #32]
   12a38:	sub	sp, sp, #12
   12a3c:	udiv	r5, r1, r3
   12a40:	mls	r5, r3, r5, r1
   12a44:	cmp	r5, #0
   12a48:	beq	12b0c <table_add_column@@Base+0xfc>
   12a4c:	mov	r0, r4
   12a50:	bl	137b4 <table_get_row_length@@Base>
   12a54:	ldr	r6, [r4, #4]
   12a58:	mov	r7, r0
   12a5c:	mov	r0, r9
   12a60:	bl	133d4 <table_get_default_compare_function_for_data_type@@Base>
   12a64:	str	r0, [sp, #4]
   12a68:	mov	r0, fp
   12a6c:	ldr	sl, [r4]
   12a70:	bl	11bc4 <strlen@plt>
   12a74:	add	r5, r6, r6, lsl #1
   12a78:	add	r0, r0, #1
   12a7c:	bl	11ba0 <malloc@plt>
   12a80:	lsl	r5, r5, #2
   12a84:	cmp	r0, #0
   12a88:	add	r8, sl, r5
   12a8c:	str	r0, [sl, r5]
   12a90:	beq	12a9c <table_add_column@@Base+0x8c>
   12a94:	mov	r1, fp
   12a98:	bl	11b94 <strcpy@plt>
   12a9c:	ldr	r3, [sp, #4]
   12aa0:	cmp	r7, #0
   12aa4:	str	r9, [r8, #4]
   12aa8:	str	r3, [r8, #8]
   12aac:	ble	12ad0 <table_add_column@@Base+0xc0>
   12ab0:	mov	r5, #0
   12ab4:	mov	r1, r5
   12ab8:	mov	r2, r6
   12abc:	mov	r0, r4
   12ac0:	add	r5, r5, #1
   12ac4:	bl	14ce0 <table_cell_init@@Base>
   12ac8:	cmp	r7, r5
   12acc:	bne	12ab4 <table_add_column@@Base+0xa4>
   12ad0:	mov	r0, r4
   12ad4:	mov	r3, #8
   12ad8:	ldr	r2, [r4, #4]
   12adc:	mvn	r1, #0
   12ae0:	bl	12840 <table_notify@@Base>
   12ae4:	ldr	r0, [r4, #4]
   12ae8:	add	r3, r0, #1
   12aec:	str	r3, [r4, #4]
   12af0:	add	sp, sp, #12
   12af4:	ldrd	r4, [sp]
   12af8:	ldrd	r6, [sp, #8]
   12afc:	ldrd	r8, [sp, #16]
   12b00:	ldrd	sl, [sp, #24]
   12b04:	add	sp, sp, #32
   12b08:	pop	{pc}		; (ldr pc, [sp], #4)
   12b0c:	ldr	r2, [r4, #12]
   12b10:	ldr	r0, [r0]
   12b14:	add	r3, r3, r2
   12b18:	add	r1, r3, r3, lsl #1
   12b1c:	str	r3, [r4, #12]
   12b20:	lsl	r1, r1, #2
   12b24:	bl	11b88 <realloc@plt>
   12b28:	str	r0, [r4]
   12b2c:	mov	r0, r4
   12b30:	bl	137b4 <table_get_row_length@@Base>
   12b34:	subs	r7, r0, #0
   12b38:	ble	12a4c <table_add_column@@Base+0x3c>
   12b3c:	mov	r1, r5
   12b40:	mov	r0, r4
   12b44:	bl	139a8 <table_get_row_ptr@@Base>
   12b48:	ldr	r1, [r4, #12]
   12b4c:	mov	r6, r0
   12b50:	add	r5, r5, #1
   12b54:	ldr	r0, [r0]
   12b58:	lsl	r1, r1, #2
   12b5c:	bl	11b88 <realloc@plt>
   12b60:	cmp	r7, r5
   12b64:	str	r0, [r6]
   12b68:	bne	12b3c <table_add_column@@Base+0x12c>
   12b6c:	b	12a4c <table_add_column@@Base+0x3c>

00012b70 <table_remove_column@@Base>:
   12b70:	ldr	r3, [r0]
   12b74:	strd	r4, [sp, #-32]!	; 0xffffffe0
   12b78:	mov	r4, r0
   12b7c:	mov	r5, r1
   12b80:	strd	r6, [sp, #8]
   12b84:	add	r6, r1, r1, lsl #1
   12b88:	strd	r8, [sp, #16]
   12b8c:	lsl	r6, r6, #2
   12b90:	str	sl, [sp, #24]
   12b94:	str	lr, [sp, #28]
   12b98:	ldr	r0, [r3, r6]
   12b9c:	cmp	r0, #0
   12ba0:	beq	12ba8 <table_remove_column@@Base+0x38>
   12ba4:	bl	11b70 <free@plt>
   12ba8:	ldr	r7, [r4, #4]
   12bac:	sub	r7, r7, #1
   12bb0:	cmp	r5, r7
   12bb4:	bge	12bf0 <table_remove_column@@Base+0x80>
   12bb8:	mov	r1, r5
   12bbc:	ldr	r3, [r4]
   12bc0:	add	r1, r1, #1
   12bc4:	cmp	r1, r7
   12bc8:	add	r2, r3, r6
   12bcc:	add	r6, r6, #12
   12bd0:	add	r3, r3, r6
   12bd4:	ldr	ip, [r3]
   12bd8:	ldr	r0, [r3, #4]
   12bdc:	ldr	r3, [r3, #8]
   12be0:	str	ip, [r2]
   12be4:	str	r0, [r2, #4]
   12be8:	str	r3, [r2, #8]
   12bec:	bne	12bbc <table_remove_column@@Base+0x4c>
   12bf0:	mov	r0, r4
   12bf4:	bl	137b4 <table_get_row_length@@Base>
   12bf8:	subs	r9, r0, #0
   12bfc:	ble	12c60 <table_remove_column@@Base+0xf0>
   12c00:	lsl	r8, r5, #2
   12c04:	mov	r6, #0
   12c08:	mov	r2, r5
   12c0c:	mov	r1, r6
   12c10:	mov	r0, r4
   12c14:	bl	14d08 <table_cell_destroy@@Base>
   12c18:	mov	r1, r6
   12c1c:	mov	r0, r4
   12c20:	bl	139a8 <table_get_row_ptr@@Base>
   12c24:	cmp	r5, r7
   12c28:	bge	12c54 <table_remove_column@@Base+0xe4>
   12c2c:	mov	r3, r8
   12c30:	mov	r2, r5
   12c34:	ldr	r1, [r0]
   12c38:	add	r2, r2, #1
   12c3c:	cmp	r2, r7
   12c40:	add	ip, r1, r3
   12c44:	add	r3, r3, #4
   12c48:	ldr	r1, [r1, r3]
   12c4c:	str	r1, [ip]
   12c50:	bne	12c34 <table_remove_column@@Base+0xc4>
   12c54:	add	r6, r6, #1
   12c58:	cmp	r9, r6
   12c5c:	bne	12c08 <table_remove_column@@Base+0x98>
   12c60:	ldr	r6, [r4, #4]
   12c64:	ldr	r2, [r4, #8]
   12c68:	sub	r3, r6, #1
   12c6c:	udiv	r6, r3, r2
   12c70:	str	r3, [r4, #4]
   12c74:	mls	r6, r2, r6, r3
   12c78:	cmp	r6, #0
   12c7c:	beq	12cb0 <table_remove_column@@Base+0x140>
   12c80:	mov	r0, r4
   12c84:	mov	r2, r5
   12c88:	mov	r3, #16
   12c8c:	mvn	r1, #0
   12c90:	bl	12840 <table_notify@@Base>
   12c94:	ldrd	r4, [sp]
   12c98:	mov	r0, #0
   12c9c:	ldrd	r6, [sp, #8]
   12ca0:	ldrd	r8, [sp, #16]
   12ca4:	ldr	sl, [sp, #24]
   12ca8:	add	sp, sp, #28
   12cac:	pop	{pc}		; (ldr pc, [sp], #4)
   12cb0:	ldr	r0, [r4]
   12cb4:	ldr	r3, [r4, #12]
   12cb8:	sub	r2, r3, r2
   12cbc:	add	r1, r2, r2, lsl #1
   12cc0:	str	r2, [r4, #12]
   12cc4:	lsl	r1, r1, #2
   12cc8:	bl	11b88 <realloc@plt>
   12ccc:	str	r0, [r4]
   12cd0:	mov	r0, r4
   12cd4:	bl	137b4 <table_get_row_length@@Base>
   12cd8:	subs	r8, r0, #0
   12cdc:	ble	12c80 <table_remove_column@@Base+0x110>
   12ce0:	mov	r1, r6
   12ce4:	mov	r0, r4
   12ce8:	bl	139a8 <table_get_row_ptr@@Base>
   12cec:	ldr	r1, [r4, #12]
   12cf0:	mov	r7, r0
   12cf4:	add	r6, r6, #1
   12cf8:	ldr	r0, [r0]
   12cfc:	lsl	r1, r1, #2
   12d00:	bl	11b88 <realloc@plt>
   12d04:	cmp	r8, r6
   12d08:	str	r0, [r7]
   12d0c:	bne	12ce0 <table_remove_column@@Base+0x170>
   12d10:	b	12c80 <table_remove_column@@Base+0x110>

00012d14 <table_get_column_name@@Base>:
   12d14:	ldr	r3, [r0]
   12d18:	add	r1, r1, r1, lsl #1
   12d1c:	ldr	r0, [r3, r1, lsl #2]
   12d20:	bx	lr

00012d24 <table_get_col_ptr@@Base>:
   12d24:	ldr	r0, [r0]
   12d28:	add	r1, r1, r1, lsl #1
   12d2c:	add	r0, r0, r1, lsl #2
   12d30:	bx	lr

00012d34 <table_get_column_compare_function@@Base>:
   12d34:	ldr	r3, [r0]
   12d38:	add	r1, r1, r1, lsl #1
   12d3c:	add	r3, r3, r1, lsl #2
   12d40:	ldr	r0, [r3, #8]
   12d44:	bx	lr

00012d48 <table_set_column_compare_function@@Base>:
   12d48:	ldr	r3, [r0]
   12d4c:	add	r1, r1, r1, lsl #1
   12d50:	add	r3, r3, r1, lsl #2
   12d54:	str	r2, [r3, #8]
   12d58:	bx	lr

00012d5c <table_compare_ptr@@Base>:
   12d5c:	cmp	r0, r1
   12d60:	bhi	12d70 <table_compare_ptr@@Base+0x14>
   12d64:	mvncc	r0, #0
   12d68:	movcs	r0, #0
   12d6c:	bx	lr
   12d70:	mov	r0, #1
   12d74:	bx	lr

00012d78 <table_compare_string@@Base>:
   12d78:	cmp	r0, #0
   12d7c:	beq	12d8c <table_compare_string@@Base+0x14>
   12d80:	cmp	r1, #0
   12d84:	beq	12d9c <table_compare_string@@Base+0x24>
   12d88:	b	11b58 <strcmp@plt>
   12d8c:	adds	r0, r1, #0
   12d90:	movne	r0, #1
   12d94:	rsb	r0, r0, #0
   12d98:	bx	lr
   12d9c:	mov	r0, #1
   12da0:	bx	lr

00012da4 <table_compare_bool@@Base>:
   12da4:	cmp	r0, #0
   12da8:	beq	12dd8 <table_compare_bool@@Base+0x34>
   12dac:	cmp	r1, #0
   12db0:	beq	12dd0 <table_compare_bool@@Base+0x2c>
   12db4:	ldrb	r2, [r0]
   12db8:	ldrb	r3, [r1]
   12dbc:	cmp	r2, r3
   12dc0:	bhi	12dd0 <table_compare_bool@@Base+0x2c>
   12dc4:	mvncc	r0, #0
   12dc8:	movcs	r0, #0
   12dcc:	bx	lr
   12dd0:	mov	r0, #1
   12dd4:	bx	lr
   12dd8:	adds	r1, r1, #0
   12ddc:	movne	r1, #1
   12de0:	rsb	r0, r1, #0
   12de4:	bx	lr

00012de8 <table_compare_int32@@Base>:
   12de8:	cmp	r0, #0
   12dec:	beq	12e1c <table_compare_int32@@Base+0x34>
   12df0:	cmp	r1, #0
   12df4:	beq	12e14 <table_compare_int32@@Base+0x2c>
   12df8:	ldr	r2, [r0]
   12dfc:	ldr	r3, [r1]
   12e00:	cmp	r2, r3
   12e04:	bgt	12e14 <table_compare_int32@@Base+0x2c>
   12e08:	mvnlt	r0, #0
   12e0c:	movge	r0, #0
   12e10:	bx	lr
   12e14:	mov	r0, #1
   12e18:	bx	lr
   12e1c:	adds	r1, r1, #0
   12e20:	movne	r1, #1
   12e24:	rsb	r0, r1, #0
   12e28:	bx	lr

00012e2c <table_compare_uint32@@Base>:
   12e2c:	cmp	r0, #0
   12e30:	beq	12e60 <table_compare_uint32@@Base+0x34>
   12e34:	cmp	r1, #0
   12e38:	beq	12e58 <table_compare_uint32@@Base+0x2c>
   12e3c:	ldr	r2, [r0]
   12e40:	ldr	r3, [r1]
   12e44:	cmp	r2, r3
   12e48:	bhi	12e58 <table_compare_uint32@@Base+0x2c>
   12e4c:	mvncc	r0, #0
   12e50:	movcs	r0, #0
   12e54:	bx	lr
   12e58:	mov	r0, #1
   12e5c:	bx	lr
   12e60:	adds	r1, r1, #0
   12e64:	movne	r1, #1
   12e68:	rsb	r0, r1, #0
   12e6c:	bx	lr

00012e70 <table_compare_int8@@Base>:
   12e70:	cmp	r0, #0
   12e74:	beq	12ea4 <table_compare_int8@@Base+0x34>
   12e78:	cmp	r1, #0
   12e7c:	beq	12e9c <table_compare_int8@@Base+0x2c>
   12e80:	ldrsb	r2, [r0]
   12e84:	ldrsb	r3, [r1]
   12e88:	cmp	r2, r3
   12e8c:	bgt	12e9c <table_compare_int8@@Base+0x2c>
   12e90:	mvnlt	r0, #0
   12e94:	movge	r0, #0
   12e98:	bx	lr
   12e9c:	mov	r0, #1
   12ea0:	bx	lr
   12ea4:	adds	r1, r1, #0
   12ea8:	movne	r1, #1
   12eac:	rsb	r0, r1, #0
   12eb0:	bx	lr

00012eb4 <table_compare_char@@Base>:
   12eb4:	cmp	r0, #0
   12eb8:	beq	12ee8 <table_compare_char@@Base+0x34>
   12ebc:	cmp	r1, #0
   12ec0:	beq	12ee0 <table_compare_char@@Base+0x2c>
   12ec4:	ldrb	r2, [r0]
   12ec8:	ldrb	r3, [r1]
   12ecc:	cmp	r2, r3
   12ed0:	bhi	12ee0 <table_compare_char@@Base+0x2c>
   12ed4:	mvncc	r0, #0
   12ed8:	movcs	r0, #0
   12edc:	bx	lr
   12ee0:	mov	r0, #1
   12ee4:	bx	lr
   12ee8:	adds	r1, r1, #0
   12eec:	movne	r1, #1
   12ef0:	rsb	r0, r1, #0
   12ef4:	bx	lr

00012ef8 <table_compare_short@@Base>:
   12ef8:	cmp	r0, #0
   12efc:	beq	12f2c <table_compare_short@@Base+0x34>
   12f00:	cmp	r1, #0
   12f04:	beq	12f24 <table_compare_short@@Base+0x2c>
   12f08:	ldrsh	r2, [r0]
   12f0c:	ldrsh	r3, [r1]
   12f10:	cmp	r2, r3
   12f14:	bgt	12f24 <table_compare_short@@Base+0x2c>
   12f18:	mvnlt	r0, #0
   12f1c:	movge	r0, #0
   12f20:	bx	lr
   12f24:	mov	r0, #1
   12f28:	bx	lr
   12f2c:	adds	r1, r1, #0
   12f30:	movne	r1, #1
   12f34:	rsb	r0, r1, #0
   12f38:	bx	lr

00012f3c <table_compare_ushort@@Base>:
   12f3c:	cmp	r0, #0
   12f40:	beq	12f70 <table_compare_ushort@@Base+0x34>
   12f44:	cmp	r1, #0
   12f48:	beq	12f68 <table_compare_ushort@@Base+0x2c>
   12f4c:	ldrh	r2, [r0]
   12f50:	ldrh	r3, [r1]
   12f54:	cmp	r2, r3
   12f58:	bhi	12f68 <table_compare_ushort@@Base+0x2c>
   12f5c:	mvncc	r0, #0
   12f60:	movcs	r0, #0
   12f64:	bx	lr
   12f68:	mov	r0, #1
   12f6c:	bx	lr
   12f70:	adds	r1, r1, #0
   12f74:	movne	r1, #1
   12f78:	rsb	r0, r1, #0
   12f7c:	bx	lr

00012f80 <table_compare_llong@@Base>:
   12f80:	cmp	r0, #0
   12f84:	beq	12fc8 <table_compare_llong@@Base+0x48>
   12f88:	cmp	r1, #0
   12f8c:	beq	12fd8 <table_compare_llong@@Base+0x58>
   12f90:	strd	r4, [sp, #-8]!
   12f94:	ldrd	r2, [r1]
   12f98:	ldrd	r4, [r0]
   12f9c:	cmp	r2, r4
   12fa0:	sbcs	r1, r3, r5
   12fa4:	movlt	r0, #1
   12fa8:	blt	12fbc <table_compare_llong@@Base+0x3c>
   12fac:	cmp	r4, r2
   12fb0:	sbcs	r3, r5, r3
   12fb4:	mvnlt	r0, #0
   12fb8:	movge	r0, #0
   12fbc:	ldrd	r4, [sp]
   12fc0:	add	sp, sp, #8
   12fc4:	bx	lr
   12fc8:	adds	r1, r1, #0
   12fcc:	movne	r1, #1
   12fd0:	rsb	r0, r1, #0
   12fd4:	bx	lr
   12fd8:	mov	r0, #1
   12fdc:	bx	lr

00012fe0 <table_compare_uint64@@Base>:
   12fe0:	cmp	r0, #0
   12fe4:	beq	13020 <table_compare_uint64@@Base+0x40>
   12fe8:	cmp	r1, #0
   12fec:	beq	13030 <table_compare_uint64@@Base+0x50>
   12ff0:	strd	r4, [sp, #-8]!
   12ff4:	ldrd	r2, [r1]
   12ff8:	ldrd	r4, [r0]
   12ffc:	cmp	r5, r3
   13000:	cmpeq	r4, r2
   13004:	movhi	r0, #1
   13008:	bhi	13014 <table_compare_uint64@@Base+0x34>
   1300c:	mvncc	r0, #0
   13010:	movcs	r0, #0
   13014:	ldrd	r4, [sp]
   13018:	add	sp, sp, #8
   1301c:	bx	lr
   13020:	adds	r1, r1, #0
   13024:	movne	r1, #1
   13028:	rsb	r0, r1, #0
   1302c:	bx	lr
   13030:	mov	r0, #1
   13034:	bx	lr

00013038 <table_compare_long@@Base>:
   13038:	cmp	r0, #0
   1303c:	beq	1306c <table_compare_long@@Base+0x34>
   13040:	cmp	r1, #0
   13044:	beq	13064 <table_compare_long@@Base+0x2c>
   13048:	ldr	r2, [r0]
   1304c:	ldr	r3, [r1]
   13050:	cmp	r2, r3
   13054:	bgt	13064 <table_compare_long@@Base+0x2c>
   13058:	mvnlt	r0, #0
   1305c:	movge	r0, #0
   13060:	bx	lr
   13064:	mov	r0, #1
   13068:	bx	lr
   1306c:	adds	r1, r1, #0
   13070:	movne	r1, #1
   13074:	rsb	r0, r1, #0
   13078:	bx	lr

0001307c <table_compare_ullong@@Base>:
   1307c:	cmp	r0, #0
   13080:	beq	130b0 <table_compare_ullong@@Base+0x34>
   13084:	cmp	r1, #0
   13088:	beq	130a8 <table_compare_ullong@@Base+0x2c>
   1308c:	ldr	r2, [r0]
   13090:	ldr	r3, [r1]
   13094:	cmp	r2, r3
   13098:	bhi	130a8 <table_compare_ullong@@Base+0x2c>
   1309c:	mvncc	r0, #0
   130a0:	movcs	r0, #0
   130a4:	bx	lr
   130a8:	mov	r0, #1
   130ac:	bx	lr
   130b0:	adds	r1, r1, #0
   130b4:	movne	r1, #1
   130b8:	rsb	r0, r1, #0
   130bc:	bx	lr

000130c0 <table_compare_float@@Base>:
   130c0:	cmp	r0, #0
   130c4:	beq	130f8 <table_compare_float@@Base+0x38>
   130c8:	cmp	r1, #0
   130cc:	beq	130f0 <table_compare_float@@Base+0x30>
   130d0:	vldr	s14, [r0]
   130d4:	vldr	s15, [r1]
   130d8:	vcmpe.f32	s14, s15
   130dc:	vmrs	APSR_nzcv, fpscr
   130e0:	bgt	130f0 <table_compare_float@@Base+0x30>
   130e4:	mvnmi	r0, #0
   130e8:	movpl	r0, #0
   130ec:	bx	lr
   130f0:	mov	r0, #1
   130f4:	bx	lr
   130f8:	adds	r1, r1, #0
   130fc:	movne	r1, #1
   13100:	rsb	r0, r1, #0
   13104:	bx	lr

00013108 <table_compare_double@@Base>:
   13108:	cmp	r0, #0
   1310c:	beq	13140 <table_compare_double@@Base+0x38>
   13110:	cmp	r1, #0
   13114:	beq	13138 <table_compare_double@@Base+0x30>
   13118:	vldr	d6, [r0]
   1311c:	vldr	d7, [r1]
   13120:	vcmpe.f64	d6, d7
   13124:	vmrs	APSR_nzcv, fpscr
   13128:	bgt	13138 <table_compare_double@@Base+0x30>
   1312c:	mvnmi	r0, #0
   13130:	movpl	r0, #0
   13134:	bx	lr
   13138:	mov	r0, #1
   1313c:	bx	lr
   13140:	adds	r1, r1, #0
   13144:	movne	r1, #1
   13148:	rsb	r0, r1, #0
   1314c:	bx	lr

00013150 <table_compare_ldouble@@Base>:
   13150:	cmp	r0, #0
   13154:	beq	13188 <table_compare_ldouble@@Base+0x38>
   13158:	cmp	r1, #0
   1315c:	beq	13180 <table_compare_ldouble@@Base+0x30>
   13160:	vldr	d6, [r0]
   13164:	vldr	d7, [r1]
   13168:	vcmpe.f64	d6, d7
   1316c:	vmrs	APSR_nzcv, fpscr
   13170:	bgt	13180 <table_compare_ldouble@@Base+0x30>
   13174:	mvnmi	r0, #0
   13178:	movpl	r0, #0
   1317c:	bx	lr
   13180:	mov	r0, #1
   13184:	bx	lr
   13188:	adds	r1, r1, #0
   1318c:	movne	r1, #1
   13190:	rsb	r0, r1, #0
   13194:	bx	lr

00013198 <table_compare_uchar@@Base>:
   13198:	cmp	r0, #0
   1319c:	beq	131cc <table_compare_uchar@@Base+0x34>
   131a0:	cmp	r1, #0
   131a4:	beq	131c4 <table_compare_uchar@@Base+0x2c>
   131a8:	ldrb	r2, [r0]
   131ac:	ldrb	r3, [r1]
   131b0:	cmp	r2, r3
   131b4:	bhi	131c4 <table_compare_uchar@@Base+0x2c>
   131b8:	mvncc	r0, #0
   131bc:	movcs	r0, #0
   131c0:	bx	lr
   131c4:	mov	r0, #1
   131c8:	bx	lr
   131cc:	adds	r1, r1, #0
   131d0:	movne	r1, #1
   131d4:	rsb	r0, r1, #0
   131d8:	bx	lr

000131dc <table_compare_int@@Base>:
   131dc:	cmp	r0, #0
   131e0:	beq	13210 <table_compare_int@@Base+0x34>
   131e4:	cmp	r1, #0
   131e8:	beq	13208 <table_compare_int@@Base+0x2c>
   131ec:	ldr	r2, [r0]
   131f0:	ldr	r3, [r1]
   131f4:	cmp	r2, r3
   131f8:	bgt	13208 <table_compare_int@@Base+0x2c>
   131fc:	mvnlt	r0, #0
   13200:	movge	r0, #0
   13204:	bx	lr
   13208:	mov	r0, #1
   1320c:	bx	lr
   13210:	adds	r1, r1, #0
   13214:	movne	r1, #1
   13218:	rsb	r0, r1, #0
   1321c:	bx	lr

00013220 <table_compare_uint@@Base>:
   13220:	cmp	r0, #0
   13224:	beq	13254 <table_compare_uint@@Base+0x34>
   13228:	cmp	r1, #0
   1322c:	beq	1324c <table_compare_uint@@Base+0x2c>
   13230:	ldr	r2, [r0]
   13234:	ldr	r3, [r1]
   13238:	cmp	r2, r3
   1323c:	bhi	1324c <table_compare_uint@@Base+0x2c>
   13240:	mvncc	r0, #0
   13244:	movcs	r0, #0
   13248:	bx	lr
   1324c:	mov	r0, #1
   13250:	bx	lr
   13254:	adds	r1, r1, #0
   13258:	movne	r1, #1
   1325c:	rsb	r0, r1, #0
   13260:	bx	lr

00013264 <table_compare_uint8@@Base>:
   13264:	cmp	r0, #0
   13268:	beq	13298 <table_compare_uint8@@Base+0x34>
   1326c:	cmp	r1, #0
   13270:	beq	13290 <table_compare_uint8@@Base+0x2c>
   13274:	ldrb	r2, [r0]
   13278:	ldrb	r3, [r1]
   1327c:	cmp	r2, r3
   13280:	bhi	13290 <table_compare_uint8@@Base+0x2c>
   13284:	mvncc	r0, #0
   13288:	movcs	r0, #0
   1328c:	bx	lr
   13290:	mov	r0, #1
   13294:	bx	lr
   13298:	adds	r1, r1, #0
   1329c:	movne	r1, #1
   132a0:	rsb	r0, r1, #0
   132a4:	bx	lr

000132a8 <table_compare_int16@@Base>:
   132a8:	cmp	r0, #0
   132ac:	beq	132dc <table_compare_int16@@Base+0x34>
   132b0:	cmp	r1, #0
   132b4:	beq	132d4 <table_compare_int16@@Base+0x2c>
   132b8:	ldrsh	r2, [r0]
   132bc:	ldrsh	r3, [r1]
   132c0:	cmp	r2, r3
   132c4:	bgt	132d4 <table_compare_int16@@Base+0x2c>
   132c8:	mvnlt	r0, #0
   132cc:	movge	r0, #0
   132d0:	bx	lr
   132d4:	mov	r0, #1
   132d8:	bx	lr
   132dc:	adds	r1, r1, #0
   132e0:	movne	r1, #1
   132e4:	rsb	r0, r1, #0
   132e8:	bx	lr

000132ec <table_compare_uint16@@Base>:
   132ec:	cmp	r0, #0
   132f0:	beq	13320 <table_compare_uint16@@Base+0x34>
   132f4:	cmp	r1, #0
   132f8:	beq	13318 <table_compare_uint16@@Base+0x2c>
   132fc:	ldrh	r2, [r0]
   13300:	ldrh	r3, [r1]
   13304:	cmp	r2, r3
   13308:	bhi	13318 <table_compare_uint16@@Base+0x2c>
   1330c:	mvncc	r0, #0
   13310:	movcs	r0, #0
   13314:	bx	lr
   13318:	mov	r0, #1
   1331c:	bx	lr
   13320:	adds	r1, r1, #0
   13324:	movne	r1, #1
   13328:	rsb	r0, r1, #0
   1332c:	bx	lr

00013330 <table_compare_ulong@@Base>:
   13330:	cmp	r0, #0
   13334:	beq	13364 <table_compare_ulong@@Base+0x34>
   13338:	cmp	r1, #0
   1333c:	beq	1335c <table_compare_ulong@@Base+0x2c>
   13340:	ldr	r2, [r0]
   13344:	ldr	r3, [r1]
   13348:	cmp	r2, r3
   1334c:	bhi	1335c <table_compare_ulong@@Base+0x2c>
   13350:	mvncc	r0, #0
   13354:	movcs	r0, #0
   13358:	bx	lr
   1335c:	mov	r0, #1
   13360:	bx	lr
   13364:	adds	r1, r1, #0
   13368:	movne	r1, #1
   1336c:	rsb	r0, r1, #0
   13370:	bx	lr

00013374 <table_compare_int64@@Base>:
   13374:	cmp	r0, #0
   13378:	beq	133bc <table_compare_int64@@Base+0x48>
   1337c:	cmp	r1, #0
   13380:	beq	133cc <table_compare_int64@@Base+0x58>
   13384:	strd	r4, [sp, #-8]!
   13388:	ldrd	r2, [r1]
   1338c:	ldrd	r4, [r0]
   13390:	cmp	r2, r4
   13394:	sbcs	r1, r3, r5
   13398:	movlt	r0, #1
   1339c:	blt	133b0 <table_compare_int64@@Base+0x3c>
   133a0:	cmp	r4, r2
   133a4:	sbcs	r3, r5, r3
   133a8:	mvnlt	r0, #0
   133ac:	movge	r0, #0
   133b0:	ldrd	r4, [sp]
   133b4:	add	sp, sp, #8
   133b8:	bx	lr
   133bc:	adds	r1, r1, #0
   133c0:	movne	r1, #1
   133c4:	rsb	r0, r1, #0
   133c8:	bx	lr
   133cc:	mov	r0, #1
   133d0:	bx	lr

000133d4 <table_get_default_compare_function_for_data_type@@Base>:
   133d4:	cmp	r0, #23
   133d8:	movwls	r3, #22788	; 0x5904
   133dc:	movtls	r3, #1
   133e0:	ldrls	r0, [r3, r0, lsl #2]
   133e4:	movhi	r0, #0
   133e8:	bx	lr

000133ec <table_get@@Base>:
   133ec:	str	r4, [sp, #-8]!
   133f0:	str	lr, [sp, #4]
   133f4:	bl	157c4 <table_get_cell_ptr@@Base>
   133f8:	ldr	r4, [sp]
   133fc:	add	sp, sp, #4
   13400:	ldr	r0, [r0]
   13404:	pop	{pc}		; (ldr pc, [sp], #4)

00013408 <table_get_bool@@Base>:
   13408:	str	r4, [sp, #-8]!
   1340c:	str	lr, [sp, #4]
   13410:	bl	157c4 <table_get_cell_ptr@@Base>
   13414:	ldr	r3, [r0]
   13418:	ldr	r4, [sp]
   1341c:	add	sp, sp, #4
   13420:	ldrb	r0, [r3]
   13424:	pop	{pc}		; (ldr pc, [sp], #4)

00013428 <table_get_int@@Base>:
   13428:	str	r4, [sp, #-8]!
   1342c:	str	lr, [sp, #4]
   13430:	bl	157c4 <table_get_cell_ptr@@Base>
   13434:	ldr	r3, [r0]
   13438:	ldr	r4, [sp]
   1343c:	add	sp, sp, #4
   13440:	ldr	r0, [r3]
   13444:	pop	{pc}		; (ldr pc, [sp], #4)

00013448 <table_get_uint@@Base>:
   13448:	str	r4, [sp, #-8]!
   1344c:	str	lr, [sp, #4]
   13450:	bl	157c4 <table_get_cell_ptr@@Base>
   13454:	ldr	r3, [r0]
   13458:	ldr	r4, [sp]
   1345c:	add	sp, sp, #4
   13460:	ldr	r0, [r3]
   13464:	pop	{pc}		; (ldr pc, [sp], #4)

00013468 <table_get_int8@@Base>:
   13468:	str	r4, [sp, #-8]!
   1346c:	str	lr, [sp, #4]
   13470:	bl	157c4 <table_get_cell_ptr@@Base>
   13474:	ldr	r3, [r0]
   13478:	ldr	r4, [sp]
   1347c:	add	sp, sp, #4
   13480:	ldrsb	r0, [r3]
   13484:	pop	{pc}		; (ldr pc, [sp], #4)

00013488 <table_get_uint8@@Base>:
   13488:	str	r4, [sp, #-8]!
   1348c:	str	lr, [sp, #4]
   13490:	bl	157c4 <table_get_cell_ptr@@Base>
   13494:	ldr	r3, [r0]
   13498:	ldr	r4, [sp]
   1349c:	add	sp, sp, #4
   134a0:	ldrb	r0, [r3]
   134a4:	pop	{pc}		; (ldr pc, [sp], #4)

000134a8 <table_get_int16@@Base>:
   134a8:	str	r4, [sp, #-8]!
   134ac:	str	lr, [sp, #4]
   134b0:	bl	157c4 <table_get_cell_ptr@@Base>
   134b4:	ldr	r3, [r0]
   134b8:	ldr	r4, [sp]
   134bc:	add	sp, sp, #4
   134c0:	ldrsh	r0, [r3]
   134c4:	pop	{pc}		; (ldr pc, [sp], #4)

000134c8 <table_get_uint16@@Base>:
   134c8:	str	r4, [sp, #-8]!
   134cc:	str	lr, [sp, #4]
   134d0:	bl	157c4 <table_get_cell_ptr@@Base>
   134d4:	ldr	r3, [r0]
   134d8:	ldr	r4, [sp]
   134dc:	add	sp, sp, #4
   134e0:	ldrh	r0, [r3]
   134e4:	pop	{pc}		; (ldr pc, [sp], #4)

000134e8 <table_get_int32@@Base>:
   134e8:	str	r4, [sp, #-8]!
   134ec:	str	lr, [sp, #4]
   134f0:	bl	157c4 <table_get_cell_ptr@@Base>
   134f4:	ldr	r3, [r0]
   134f8:	ldr	r4, [sp]
   134fc:	add	sp, sp, #4
   13500:	ldr	r0, [r3]
   13504:	pop	{pc}		; (ldr pc, [sp], #4)

00013508 <table_get_uint32@@Base>:
   13508:	str	r4, [sp, #-8]!
   1350c:	str	lr, [sp, #4]
   13510:	bl	157c4 <table_get_cell_ptr@@Base>
   13514:	ldr	r3, [r0]
   13518:	ldr	r4, [sp]
   1351c:	add	sp, sp, #4
   13520:	ldr	r0, [r3]
   13524:	pop	{pc}		; (ldr pc, [sp], #4)

00013528 <table_get_int64@@Base>:
   13528:	str	r4, [sp, #-8]!
   1352c:	str	lr, [sp, #4]
   13530:	bl	157c4 <table_get_cell_ptr@@Base>
   13534:	ldr	r3, [r0]
   13538:	ldr	r4, [sp]
   1353c:	add	sp, sp, #4
   13540:	ldrd	r0, [r3]
   13544:	pop	{pc}		; (ldr pc, [sp], #4)

00013548 <table_get_uint64@@Base>:
   13548:	str	r4, [sp, #-8]!
   1354c:	str	lr, [sp, #4]
   13550:	bl	157c4 <table_get_cell_ptr@@Base>
   13554:	ldr	r3, [r0]
   13558:	ldr	r4, [sp]
   1355c:	add	sp, sp, #4
   13560:	ldrd	r0, [r3]
   13564:	pop	{pc}		; (ldr pc, [sp], #4)

00013568 <table_get_short@@Base>:
   13568:	str	r4, [sp, #-8]!
   1356c:	str	lr, [sp, #4]
   13570:	bl	157c4 <table_get_cell_ptr@@Base>
   13574:	ldr	r3, [r0]
   13578:	ldr	r4, [sp]
   1357c:	add	sp, sp, #4
   13580:	ldrsh	r0, [r3]
   13584:	pop	{pc}		; (ldr pc, [sp], #4)

00013588 <table_get_ushort@@Base>:
   13588:	str	r4, [sp, #-8]!
   1358c:	str	lr, [sp, #4]
   13590:	bl	157c4 <table_get_cell_ptr@@Base>
   13594:	ldr	r3, [r0]
   13598:	ldr	r4, [sp]
   1359c:	add	sp, sp, #4
   135a0:	ldrh	r0, [r3]
   135a4:	pop	{pc}		; (ldr pc, [sp], #4)

000135a8 <table_get_long@@Base>:
   135a8:	str	r4, [sp, #-8]!
   135ac:	str	lr, [sp, #4]
   135b0:	bl	157c4 <table_get_cell_ptr@@Base>
   135b4:	ldr	r3, [r0]
   135b8:	ldr	r4, [sp]
   135bc:	add	sp, sp, #4
   135c0:	ldr	r0, [r3]
   135c4:	pop	{pc}		; (ldr pc, [sp], #4)

000135c8 <table_get_ulong@@Base>:
   135c8:	str	r4, [sp, #-8]!
   135cc:	str	lr, [sp, #4]
   135d0:	bl	157c4 <table_get_cell_ptr@@Base>
   135d4:	ldr	r3, [r0]
   135d8:	ldr	r4, [sp]
   135dc:	add	sp, sp, #4
   135e0:	ldr	r0, [r3]
   135e4:	pop	{pc}		; (ldr pc, [sp], #4)

000135e8 <table_get_llong@@Base>:
   135e8:	str	r4, [sp, #-8]!
   135ec:	str	lr, [sp, #4]
   135f0:	bl	157c4 <table_get_cell_ptr@@Base>
   135f4:	ldr	r3, [r0]
   135f8:	ldr	r4, [sp]
   135fc:	add	sp, sp, #4
   13600:	ldrd	r0, [r3]
   13604:	pop	{pc}		; (ldr pc, [sp], #4)

00013608 <table_get_ullong@@Base>:
   13608:	str	r4, [sp, #-8]!
   1360c:	str	lr, [sp, #4]
   13610:	bl	157c4 <table_get_cell_ptr@@Base>
   13614:	ldr	r3, [r0]
   13618:	ldr	r4, [sp]
   1361c:	add	sp, sp, #4
   13620:	ldrd	r0, [r3]
   13624:	pop	{pc}		; (ldr pc, [sp], #4)

00013628 <table_get_float@@Base>:
   13628:	str	r4, [sp, #-8]!
   1362c:	str	lr, [sp, #4]
   13630:	bl	157c4 <table_get_cell_ptr@@Base>
   13634:	ldr	r3, [r0]
   13638:	ldr	r4, [sp]
   1363c:	add	sp, sp, #4
   13640:	vldr	s0, [r3]
   13644:	pop	{pc}		; (ldr pc, [sp], #4)

00013648 <table_get_double@@Base>:
   13648:	str	r4, [sp, #-8]!
   1364c:	str	lr, [sp, #4]
   13650:	bl	157c4 <table_get_cell_ptr@@Base>
   13654:	ldr	r3, [r0]
   13658:	ldr	r4, [sp]
   1365c:	add	sp, sp, #4
   13660:	vldr	d0, [r3]
   13664:	pop	{pc}		; (ldr pc, [sp], #4)

00013668 <table_get_ldouble@@Base>:
   13668:	str	r4, [sp, #-8]!
   1366c:	str	lr, [sp, #4]
   13670:	bl	157c4 <table_get_cell_ptr@@Base>
   13674:	ldr	r3, [r0]
   13678:	ldr	r4, [sp]
   1367c:	add	sp, sp, #4
   13680:	vldr	d0, [r3]
   13684:	pop	{pc}		; (ldr pc, [sp], #4)

00013688 <table_get_char@@Base>:
   13688:	str	r4, [sp, #-8]!
   1368c:	str	lr, [sp, #4]
   13690:	bl	157c4 <table_get_cell_ptr@@Base>
   13694:	ldr	r3, [r0]
   13698:	ldr	r4, [sp]
   1369c:	add	sp, sp, #4
   136a0:	ldrb	r0, [r3]
   136a4:	pop	{pc}		; (ldr pc, [sp], #4)

000136a8 <table_get_uchar@@Base>:
   136a8:	str	r4, [sp, #-8]!
   136ac:	str	lr, [sp, #4]
   136b0:	bl	157c4 <table_get_cell_ptr@@Base>
   136b4:	ldr	r3, [r0]
   136b8:	ldr	r4, [sp]
   136bc:	add	sp, sp, #4
   136c0:	ldrb	r0, [r3]
   136c4:	pop	{pc}		; (ldr pc, [sp], #4)

000136c8 <table_get_string@@Base>:
   136c8:	str	r4, [sp, #-8]!
   136cc:	str	lr, [sp, #4]
   136d0:	bl	157c4 <table_get_cell_ptr@@Base>
   136d4:	ldr	r4, [sp]
   136d8:	add	sp, sp, #4
   136dc:	ldr	r0, [r0]
   136e0:	pop	{pc}		; (ldr pc, [sp], #4)

000136e4 <table_get_ptr@@Base>:
   136e4:	str	r4, [sp, #-8]!
   136e8:	str	lr, [sp, #4]
   136ec:	bl	157c4 <table_get_cell_ptr@@Base>
   136f0:	ldr	r4, [sp]
   136f4:	add	sp, sp, #4
   136f8:	ldr	r0, [r0]
   136fc:	pop	{pc}		; (ldr pc, [sp], #4)

00013700 <table_row_init@@Base>:
   13700:	ldr	r3, [r0, #12]
   13704:	strd	r4, [sp, #-16]!
   13708:	mov	r5, r1
   1370c:	ldr	r4, [r0, #16]
   13710:	str	r6, [sp, #8]
   13714:	str	lr, [sp, #12]
   13718:	lsl	r0, r3, #2
   1371c:	bl	11ba0 <malloc@plt>
   13720:	str	r0, [r4, r5, lsl #2]
   13724:	ldrd	r4, [sp]
   13728:	ldr	r6, [sp, #8]
   1372c:	add	sp, sp, #12
   13730:	pop	{pc}		; (ldr pc, [sp], #4)

00013734 <table_row_destroy@@Base>:
   13734:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13738:	mov	r5, r1
   1373c:	strd	r6, [sp, #8]
   13740:	mov	r6, r0
   13744:	str	r8, [sp, #16]
   13748:	str	lr, [sp, #20]
   1374c:	bl	12978 <table_get_column_length@@Base>
   13750:	subs	r7, r0, #0
   13754:	ldr	r8, [r6, #16]
   13758:	ble	1377c <table_row_destroy@@Base+0x48>
   1375c:	mov	r4, #0
   13760:	mov	r2, r4
   13764:	mov	r1, r5
   13768:	add	r4, r4, #1
   1376c:	mov	r0, r6
   13770:	bl	14d08 <table_cell_destroy@@Base>
   13774:	cmp	r7, r4
   13778:	bne	13760 <table_row_destroy@@Base+0x2c>
   1377c:	ldr	r0, [r8, r5, lsl #2]
   13780:	cmp	r0, #0
   13784:	beq	137a0 <table_row_destroy@@Base+0x6c>
   13788:	ldrd	r4, [sp]
   1378c:	ldrd	r6, [sp, #8]
   13790:	ldr	r8, [sp, #16]
   13794:	ldr	lr, [sp, #20]
   13798:	add	sp, sp, #24
   1379c:	b	11b70 <free@plt>
   137a0:	ldrd	r4, [sp]
   137a4:	ldrd	r6, [sp, #8]
   137a8:	ldr	r8, [sp, #16]
   137ac:	add	sp, sp, #20
   137b0:	pop	{pc}		; (ldr pc, [sp], #4)

000137b4 <table_get_row_length@@Base>:
   137b4:	ldr	r0, [r0, #20]
   137b8:	bx	lr

000137bc <table_add_row@@Base>:
   137bc:	strd	r4, [sp, #-24]!	; 0xffffffe8
   137c0:	mov	r4, r0
   137c4:	ldr	r5, [r0, #20]
   137c8:	ldr	r3, [r0, #24]
   137cc:	strd	r6, [sp, #8]
   137d0:	str	r8, [sp, #16]
   137d4:	str	lr, [sp, #20]
   137d8:	udiv	r2, r5, r3
   137dc:	mls	r2, r3, r2, r5
   137e0:	cmp	r2, #0
   137e4:	beq	13864 <table_add_row@@Base+0xa8>
   137e8:	mov	r0, r4
   137ec:	bl	12978 <table_get_column_length@@Base>
   137f0:	mov	r7, r0
   137f4:	ldr	r0, [r4, #12]
   137f8:	ldr	r6, [r4, #16]
   137fc:	lsl	r0, r0, #2
   13800:	bl	11ba0 <malloc@plt>
   13804:	cmp	r7, #0
   13808:	str	r0, [r6, r5, lsl #2]
   1380c:	ble	13830 <table_add_row@@Base+0x74>
   13810:	mov	r6, #0
   13814:	mov	r2, r6
   13818:	mov	r1, r5
   1381c:	add	r6, r6, #1
   13820:	mov	r0, r4
   13824:	bl	14ce0 <table_cell_init@@Base>
   13828:	cmp	r7, r6
   1382c:	bne	13814 <table_add_row@@Base+0x58>
   13830:	mov	r0, r4
   13834:	mov	r3, #2
   13838:	ldr	r1, [r4, #20]
   1383c:	mvn	r2, #0
   13840:	bl	12840 <table_notify@@Base>
   13844:	ldr	r0, [r4, #20]
   13848:	ldrd	r6, [sp, #8]
   1384c:	ldr	r8, [sp, #16]
   13850:	add	r3, r0, #1
   13854:	str	r3, [r4, #20]
   13858:	ldrd	r4, [sp]
   1385c:	add	sp, sp, #20
   13860:	pop	{pc}		; (ldr pc, [sp], #4)
   13864:	ldr	r2, [r4, #28]
   13868:	ldr	r0, [r0, #16]
   1386c:	add	r3, r3, r2
   13870:	lsl	r1, r3, #2
   13874:	str	r3, [r4, #28]
   13878:	bl	11b88 <realloc@plt>
   1387c:	str	r0, [r4, #16]
   13880:	ldr	r5, [r4, #20]
   13884:	b	137e8 <table_add_row@@Base+0x2c>

00013888 <table_remove_row@@Base>:
   13888:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1388c:	mov	r4, r0
   13890:	mov	r5, r1
   13894:	strd	r6, [sp, #8]
   13898:	str	r8, [sp, #16]
   1389c:	str	lr, [sp, #20]
   138a0:	ldr	r7, [r0, #20]
   138a4:	bl	12978 <table_get_column_length@@Base>
   138a8:	subs	r8, r0, #0
   138ac:	ble	138f4 <table_remove_row@@Base+0x6c>
   138b0:	mov	r6, #0
   138b4:	mov	r1, r6
   138b8:	mov	r0, r4
   138bc:	bl	129fc <table_get_column_data_type@@Base>
   138c0:	cmp	r0, #23
   138c4:	mov	r2, r6
   138c8:	mov	r1, r5
   138cc:	add	r6, r6, #1
   138d0:	mov	r0, r4
   138d4:	beq	138ec <table_remove_row@@Base+0x64>
   138d8:	bl	157c4 <table_get_cell_ptr@@Base>
   138dc:	ldr	r3, [r0]
   138e0:	subs	r0, r3, #0
   138e4:	beq	138ec <table_remove_row@@Base+0x64>
   138e8:	bl	11b70 <free@plt>
   138ec:	cmp	r8, r6
   138f0:	bne	138b4 <table_remove_row@@Base+0x2c>
   138f4:	ldr	r3, [r4, #16]
   138f8:	lsl	r6, r5, #2
   138fc:	ldr	r0, [r3, r5, lsl #2]
   13900:	cmp	r0, #0
   13904:	beq	1390c <table_remove_row@@Base+0x84>
   13908:	bl	11b70 <free@plt>
   1390c:	sub	r3, r7, #1
   13910:	cmp	r5, r3
   13914:	bge	1393c <table_remove_row@@Base+0xb4>
   13918:	mov	r2, r5
   1391c:	ldr	r1, [r4, #16]
   13920:	add	r2, r2, #1
   13924:	cmp	r2, r3
   13928:	add	r0, r1, r6
   1392c:	add	r6, r6, #4
   13930:	ldr	r1, [r1, r6]
   13934:	str	r1, [r0]
   13938:	bne	1391c <table_remove_row@@Base+0x94>
   1393c:	ldr	r3, [r4, #20]
   13940:	ldr	r1, [r4, #24]
   13944:	sub	r3, r3, #1
   13948:	udiv	r2, r3, r1
   1394c:	str	r3, [r4, #20]
   13950:	mls	r3, r1, r2, r3
   13954:	cmp	r3, #0
   13958:	beq	13988 <table_remove_row@@Base+0x100>
   1395c:	mov	r0, r4
   13960:	mov	r1, r5
   13964:	mov	r3, #4
   13968:	mvn	r2, #0
   1396c:	bl	12840 <table_notify@@Base>
   13970:	ldrd	r4, [sp]
   13974:	mov	r0, #0
   13978:	ldrd	r6, [sp, #8]
   1397c:	ldr	r8, [sp, #16]
   13980:	add	sp, sp, #20
   13984:	pop	{pc}		; (ldr pc, [sp], #4)
   13988:	ldr	r0, [r4, #16]
   1398c:	ldr	r3, [r4, #28]
   13990:	sub	r3, r3, r1
   13994:	lsl	r1, r3, #2
   13998:	str	r3, [r4, #28]
   1399c:	bl	11b88 <realloc@plt>
   139a0:	str	r0, [r4, #16]
   139a4:	b	1395c <table_remove_row@@Base+0xd4>

000139a8 <table_get_row_ptr@@Base>:
   139a8:	ldr	r0, [r0, #16]
   139ac:	add	r0, r0, r1, lsl #2
   139b0:	bx	lr

000139b4 <table_set_row_ptr@@Base>:
   139b4:	ldr	r2, [r2]
   139b8:	ldr	r3, [r0, #16]
   139bc:	str	r2, [r3, r1, lsl #2]
   139c0:	bx	lr

000139c4 <table_set@@Base>:
   139c4:	strd	r4, [sp, #-32]!	; 0xffffffe0
   139c8:	mov	r5, r0
   139cc:	ldr	r4, [sp, #32]
   139d0:	strd	r6, [sp, #8]
   139d4:	mov	r6, r2
   139d8:	mov	r7, r3
   139dc:	strd	r8, [sp, #16]
   139e0:	mov	r9, r1
   139e4:	str	sl, [sp, #24]
   139e8:	str	lr, [sp, #28]
   139ec:	bl	157c4 <table_get_cell_ptr@@Base>
   139f0:	mov	r8, r0
   139f4:	mov	r1, r6
   139f8:	mov	r0, r5
   139fc:	bl	12d24 <table_get_col_ptr@@Base>
   13a00:	cmp	r4, #23
   13a04:	ldrls	pc, [pc, r4, lsl #2]
   13a08:	b	13a78 <table_set@@Base+0xb4>
   13a0c:	andeq	r3, r1, r0, lsr ip
   13a10:	andeq	r3, r1, r0, lsr #24
   13a14:	andeq	r3, r1, r0, lsl ip
   13a18:	andeq	r3, r1, r0, lsl #24
   13a1c:	strdeq	r3, [r1], -r0
   13a20:	andeq	r3, r1, ip, asr #23
   13a24:			; <UNDEFINED> instruction: 0x00013bbc
   13a28:	andeq	r3, r1, ip, lsr #23
   13a2c:	andeq	r3, r1, r0, ror ip
   13a30:	andeq	r3, r1, r0, ror #24
   13a34:	andeq	r3, r1, r0, asr ip
   13a38:	andeq	r3, r1, r0, asr #24
   13a3c:	andeq	r3, r1, ip, lsr #25
   13a40:	muleq	r1, ip, ip
   13a44:	andeq	r3, r1, ip, ror #20
   13a48:	muleq	r1, ip, fp
   13a4c:	andeq	r3, r1, r8, ror fp
   13a50:	andeq	r3, r1, r8, ror #22
   13a54:	andeq	r3, r1, ip, lsr fp
   13a58:	andeq	r3, r1, ip, lsr #22
   13a5c:	andeq	r3, r1, ip, lsl fp
   13a60:	andeq	r3, r1, r4, ror #21
   13a64:	andeq	r3, r1, r0, asr #21
   13a68:	muleq	r1, r4, sl
   13a6c:	ldr	r3, [r0, #4]
   13a70:	cmp	r3, #14
   13a74:	beq	13b48 <table_set@@Base+0x184>
   13a78:	mvn	r0, #0
   13a7c:	ldrd	r4, [sp]
   13a80:	ldrd	r6, [sp, #8]
   13a84:	ldrd	r8, [sp, #16]
   13a88:	ldr	sl, [sp, #24]
   13a8c:	add	sp, sp, #28
   13a90:	pop	{pc}		; (ldr pc, [sp], #4)
   13a94:	ldr	r3, [r0, #4]
   13a98:	cmp	r3, #23
   13a9c:	bne	13a78 <table_set@@Base+0xb4>
   13aa0:	str	r7, [r8]
   13aa4:	mov	r0, r5
   13aa8:	mov	r2, r6
   13aac:	mov	r1, r9
   13ab0:	mov	r3, #1
   13ab4:	bl	12840 <table_notify@@Base>
   13ab8:	mov	r0, #0
   13abc:	b	13a7c <table_set@@Base+0xb8>
   13ac0:	ldr	r3, [r0, #4]
   13ac4:	cmp	r3, #22
   13ac8:	bne	13a78 <table_set@@Base+0xb4>
   13acc:	ldr	r0, [r8]
   13ad0:	cmp	r0, #0
   13ad4:	beq	13cec <table_set@@Base+0x328>
   13ad8:	ldrb	r3, [r7]
   13adc:	strb	r3, [r0]
   13ae0:	b	13aa4 <table_set@@Base+0xe0>
   13ae4:	ldr	r3, [r0, #4]
   13ae8:	cmp	r3, #21
   13aec:	bne	13a78 <table_set@@Base+0xb4>
   13af0:	mov	r0, r7
   13af4:	bl	11bc4 <strlen@plt>
   13af8:	add	r1, r0, #1
   13afc:	ldr	r0, [r8]
   13b00:	bl	11b88 <realloc@plt>
   13b04:	cmp	r0, #0
   13b08:	str	r0, [r8]
   13b0c:	beq	13a78 <table_set@@Base+0xb4>
   13b10:	mov	r1, r7
   13b14:	bl	11b94 <strcpy@plt>
   13b18:	b	13aa4 <table_set@@Base+0xe0>
   13b1c:	ldr	r3, [r0, #4]
   13b20:	cmp	r3, #20
   13b24:	bne	13a78 <table_set@@Base+0xb4>
   13b28:	b	13acc <table_set@@Base+0x108>
   13b2c:	ldr	r3, [r0, #4]
   13b30:	cmp	r3, #19
   13b34:	bne	13a78 <table_set@@Base+0xb4>
   13b38:	b	13acc <table_set@@Base+0x108>
   13b3c:	ldr	r3, [r0, #4]
   13b40:	cmp	r3, #18
   13b44:	bne	13a78 <table_set@@Base+0xb4>
   13b48:	ldr	r0, [r8]
   13b4c:	cmp	r0, #0
   13b50:	beq	13d04 <table_set@@Base+0x340>
   13b54:	ldr	r2, [r7]
   13b58:	ldr	r3, [r7, #4]
   13b5c:	str	r2, [r0]
   13b60:	str	r3, [r0, #4]
   13b64:	b	13aa4 <table_set@@Base+0xe0>
   13b68:	ldr	r3, [r0, #4]
   13b6c:	cmp	r3, #17
   13b70:	bne	13a78 <table_set@@Base+0xb4>
   13b74:	b	13b48 <table_set@@Base+0x184>
   13b78:	ldr	r3, [r0, #4]
   13b7c:	cmp	r3, #16
   13b80:	bne	13a78 <table_set@@Base+0xb4>
   13b84:	ldr	r0, [r8]
   13b88:	cmp	r0, #0
   13b8c:	beq	13cbc <table_set@@Base+0x2f8>
   13b90:	ldr	r3, [r7]
   13b94:	str	r3, [r0]
   13b98:	b	13aa4 <table_set@@Base+0xe0>
   13b9c:	ldr	r3, [r0, #4]
   13ba0:	cmp	r3, #15
   13ba4:	bne	13a78 <table_set@@Base+0xb4>
   13ba8:	b	13b48 <table_set@@Base+0x184>
   13bac:	ldr	r3, [r0, #4]
   13bb0:	cmp	r3, #7
   13bb4:	beq	13b84 <table_set@@Base+0x1c0>
   13bb8:	b	13a78 <table_set@@Base+0xb4>
   13bbc:	ldr	r3, [r0, #4]
   13bc0:	cmp	r3, #6
   13bc4:	beq	13b84 <table_set@@Base+0x1c0>
   13bc8:	b	13a78 <table_set@@Base+0xb4>
   13bcc:	ldr	r3, [r0, #4]
   13bd0:	cmp	r3, #5
   13bd4:	bne	13a78 <table_set@@Base+0xb4>
   13bd8:	ldr	r0, [r8]
   13bdc:	cmp	r0, #0
   13be0:	beq	13cd4 <table_set@@Base+0x310>
   13be4:	ldrh	r3, [r7]
   13be8:	strh	r3, [r0]
   13bec:	b	13aa4 <table_set@@Base+0xe0>
   13bf0:	ldr	r3, [r0, #4]
   13bf4:	cmp	r3, #4
   13bf8:	beq	13bd8 <table_set@@Base+0x214>
   13bfc:	b	13a78 <table_set@@Base+0xb4>
   13c00:	ldr	r3, [r0, #4]
   13c04:	cmp	r3, #3
   13c08:	beq	13acc <table_set@@Base+0x108>
   13c0c:	b	13a78 <table_set@@Base+0xb4>
   13c10:	ldr	r3, [r0, #4]
   13c14:	cmp	r3, #2
   13c18:	beq	13acc <table_set@@Base+0x108>
   13c1c:	b	13a78 <table_set@@Base+0xb4>
   13c20:	ldr	r3, [r0, #4]
   13c24:	cmp	r3, #1
   13c28:	beq	13b84 <table_set@@Base+0x1c0>
   13c2c:	b	13a78 <table_set@@Base+0xb4>
   13c30:	ldr	r3, [r0, #4]
   13c34:	cmp	r3, #0
   13c38:	beq	13b84 <table_set@@Base+0x1c0>
   13c3c:	b	13a78 <table_set@@Base+0xb4>
   13c40:	ldr	r3, [r0, #4]
   13c44:	cmp	r3, #11
   13c48:	beq	13bd8 <table_set@@Base+0x214>
   13c4c:	b	13a78 <table_set@@Base+0xb4>
   13c50:	ldr	r3, [r0, #4]
   13c54:	cmp	r3, #10
   13c58:	beq	13bd8 <table_set@@Base+0x214>
   13c5c:	b	13a78 <table_set@@Base+0xb4>
   13c60:	ldr	r3, [r0, #4]
   13c64:	cmp	r3, #9
   13c68:	beq	13b48 <table_set@@Base+0x184>
   13c6c:	b	13a78 <table_set@@Base+0xb4>
   13c70:	ldr	r0, [r0, #4]
   13c74:	cmp	r0, #8
   13c78:	bne	13a78 <table_set@@Base+0xb4>
   13c7c:	ldr	r3, [r8]
   13c80:	cmp	r3, #0
   13c84:	beq	13d1c <table_set@@Base+0x358>
   13c88:	ldr	r1, [r7]
   13c8c:	ldr	r2, [r7, #4]
   13c90:	str	r1, [r3]
   13c94:	str	r2, [r3, #4]
   13c98:	b	13aa4 <table_set@@Base+0xe0>
   13c9c:	ldr	r3, [r0, #4]
   13ca0:	cmp	r3, #13
   13ca4:	bne	13a78 <table_set@@Base+0xb4>
   13ca8:	b	13b84 <table_set@@Base+0x1c0>
   13cac:	ldr	r3, [r0, #4]
   13cb0:	cmp	r3, #12
   13cb4:	bne	13a78 <table_set@@Base+0xb4>
   13cb8:	b	13b84 <table_set@@Base+0x1c0>
   13cbc:	mov	r0, #4
   13cc0:	bl	11ba0 <malloc@plt>
   13cc4:	cmp	r0, #0
   13cc8:	str	r0, [r8]
   13ccc:	bne	13b90 <table_set@@Base+0x1cc>
   13cd0:	b	13a78 <table_set@@Base+0xb4>
   13cd4:	mov	r0, #2
   13cd8:	bl	11ba0 <malloc@plt>
   13cdc:	cmp	r0, #0
   13ce0:	str	r0, [r8]
   13ce4:	bne	13be4 <table_set@@Base+0x220>
   13ce8:	b	13a78 <table_set@@Base+0xb4>
   13cec:	mov	r0, #1
   13cf0:	bl	11ba0 <malloc@plt>
   13cf4:	cmp	r0, #0
   13cf8:	str	r0, [r8]
   13cfc:	bne	13ad8 <table_set@@Base+0x114>
   13d00:	b	13a78 <table_set@@Base+0xb4>
   13d04:	mov	r0, #8
   13d08:	bl	11ba0 <malloc@plt>
   13d0c:	cmp	r0, #0
   13d10:	str	r0, [r8]
   13d14:	bne	13b54 <table_set@@Base+0x190>
   13d18:	b	13a78 <table_set@@Base+0xb4>
   13d1c:	bl	11ba0 <malloc@plt>
   13d20:	cmp	r0, #0
   13d24:	mov	r3, r0
   13d28:	str	r0, [r8]
   13d2c:	bne	13c88 <table_set@@Base+0x2c4>
   13d30:	b	13a78 <table_set@@Base+0xb4>

00013d34 <table_set_bool@@Base>:
   13d34:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13d38:	mov	r5, r2
   13d3c:	mov	r4, r0
   13d40:	strd	r6, [sp, #8]
   13d44:	mov	r7, r3
   13d48:	str	r8, [sp, #16]
   13d4c:	mov	r8, r1
   13d50:	str	lr, [sp, #20]
   13d54:	bl	157c4 <table_get_cell_ptr@@Base>
   13d58:	mov	r6, r0
   13d5c:	mov	r1, r5
   13d60:	mov	r0, r4
   13d64:	bl	12d24 <table_get_col_ptr@@Base>
   13d68:	ldr	r2, [r0, #4]
   13d6c:	cmp	r2, #22
   13d70:	bne	13dc4 <table_set_bool@@Base+0x90>
   13d74:	ldr	r0, [r6]
   13d78:	cmp	r0, #0
   13d7c:	beq	13db0 <table_set_bool@@Base+0x7c>
   13d80:	mov	r2, r5
   13d84:	mov	r1, r8
   13d88:	strb	r7, [r0]
   13d8c:	mov	r3, #1
   13d90:	mov	r0, r4
   13d94:	bl	12840 <table_notify@@Base>
   13d98:	mov	r0, #0
   13d9c:	ldrd	r4, [sp]
   13da0:	ldrd	r6, [sp, #8]
   13da4:	ldr	r8, [sp, #16]
   13da8:	add	sp, sp, #20
   13dac:	pop	{pc}		; (ldr pc, [sp], #4)
   13db0:	mov	r0, #1
   13db4:	bl	11ba0 <malloc@plt>
   13db8:	cmp	r0, #0
   13dbc:	str	r0, [r6]
   13dc0:	bne	13d80 <table_set_bool@@Base+0x4c>
   13dc4:	mvn	r0, #0
   13dc8:	b	13d9c <table_set_bool@@Base+0x68>

00013dcc <table_set_int@@Base>:
   13dcc:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13dd0:	mov	r5, r2
   13dd4:	mov	r4, r0
   13dd8:	strd	r6, [sp, #8]
   13ddc:	mov	r7, r3
   13de0:	str	r8, [sp, #16]
   13de4:	mov	r8, r1
   13de8:	str	lr, [sp, #20]
   13dec:	bl	157c4 <table_get_cell_ptr@@Base>
   13df0:	mov	r6, r0
   13df4:	mov	r1, r5
   13df8:	mov	r0, r4
   13dfc:	bl	12d24 <table_get_col_ptr@@Base>
   13e00:	ldr	r2, [r0, #4]
   13e04:	cmp	r2, #0
   13e08:	bne	13e5c <table_set_int@@Base+0x90>
   13e0c:	ldr	r0, [r6]
   13e10:	cmp	r0, #0
   13e14:	beq	13e48 <table_set_int@@Base+0x7c>
   13e18:	mov	r2, r5
   13e1c:	mov	r1, r8
   13e20:	str	r7, [r0]
   13e24:	mov	r3, #1
   13e28:	mov	r0, r4
   13e2c:	bl	12840 <table_notify@@Base>
   13e30:	mov	r0, #0
   13e34:	ldrd	r4, [sp]
   13e38:	ldrd	r6, [sp, #8]
   13e3c:	ldr	r8, [sp, #16]
   13e40:	add	sp, sp, #20
   13e44:	pop	{pc}		; (ldr pc, [sp], #4)
   13e48:	mov	r0, #4
   13e4c:	bl	11ba0 <malloc@plt>
   13e50:	cmp	r0, #0
   13e54:	str	r0, [r6]
   13e58:	bne	13e18 <table_set_int@@Base+0x4c>
   13e5c:	mvn	r0, #0
   13e60:	b	13e34 <table_set_int@@Base+0x68>

00013e64 <table_set_uint@@Base>:
   13e64:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13e68:	mov	r5, r2
   13e6c:	mov	r4, r0
   13e70:	strd	r6, [sp, #8]
   13e74:	mov	r7, r3
   13e78:	str	r8, [sp, #16]
   13e7c:	mov	r8, r1
   13e80:	str	lr, [sp, #20]
   13e84:	bl	157c4 <table_get_cell_ptr@@Base>
   13e88:	mov	r6, r0
   13e8c:	mov	r1, r5
   13e90:	mov	r0, r4
   13e94:	bl	12d24 <table_get_col_ptr@@Base>
   13e98:	ldr	r2, [r0, #4]
   13e9c:	cmp	r2, #1
   13ea0:	bne	13ef4 <table_set_uint@@Base+0x90>
   13ea4:	ldr	r0, [r6]
   13ea8:	cmp	r0, #0
   13eac:	beq	13ee0 <table_set_uint@@Base+0x7c>
   13eb0:	mov	r2, r5
   13eb4:	mov	r1, r8
   13eb8:	str	r7, [r0]
   13ebc:	mov	r3, #1
   13ec0:	mov	r0, r4
   13ec4:	bl	12840 <table_notify@@Base>
   13ec8:	mov	r0, #0
   13ecc:	ldrd	r4, [sp]
   13ed0:	ldrd	r6, [sp, #8]
   13ed4:	ldr	r8, [sp, #16]
   13ed8:	add	sp, sp, #20
   13edc:	pop	{pc}		; (ldr pc, [sp], #4)
   13ee0:	mov	r0, #4
   13ee4:	bl	11ba0 <malloc@plt>
   13ee8:	cmp	r0, #0
   13eec:	str	r0, [r6]
   13ef0:	bne	13eb0 <table_set_uint@@Base+0x4c>
   13ef4:	mvn	r0, #0
   13ef8:	b	13ecc <table_set_uint@@Base+0x68>

00013efc <table_set_int8@@Base>:
   13efc:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13f00:	mov	r5, r2
   13f04:	mov	r4, r0
   13f08:	strd	r6, [sp, #8]
   13f0c:	mov	r7, r3
   13f10:	str	r8, [sp, #16]
   13f14:	mov	r8, r1
   13f18:	str	lr, [sp, #20]
   13f1c:	bl	157c4 <table_get_cell_ptr@@Base>
   13f20:	mov	r6, r0
   13f24:	mov	r1, r5
   13f28:	mov	r0, r4
   13f2c:	bl	12d24 <table_get_col_ptr@@Base>
   13f30:	ldr	r2, [r0, #4]
   13f34:	cmp	r2, #2
   13f38:	bne	13f8c <table_set_int8@@Base+0x90>
   13f3c:	ldr	r0, [r6]
   13f40:	cmp	r0, #0
   13f44:	beq	13f78 <table_set_int8@@Base+0x7c>
   13f48:	mov	r2, r5
   13f4c:	mov	r1, r8
   13f50:	strb	r7, [r0]
   13f54:	mov	r3, #1
   13f58:	mov	r0, r4
   13f5c:	bl	12840 <table_notify@@Base>
   13f60:	mov	r0, #0
   13f64:	ldrd	r4, [sp]
   13f68:	ldrd	r6, [sp, #8]
   13f6c:	ldr	r8, [sp, #16]
   13f70:	add	sp, sp, #20
   13f74:	pop	{pc}		; (ldr pc, [sp], #4)
   13f78:	mov	r0, #1
   13f7c:	bl	11ba0 <malloc@plt>
   13f80:	cmp	r0, #0
   13f84:	str	r0, [r6]
   13f88:	bne	13f48 <table_set_int8@@Base+0x4c>
   13f8c:	mvn	r0, #0
   13f90:	b	13f64 <table_set_int8@@Base+0x68>

00013f94 <table_set_uint8@@Base>:
   13f94:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13f98:	mov	r5, r2
   13f9c:	mov	r4, r0
   13fa0:	strd	r6, [sp, #8]
   13fa4:	mov	r7, r3
   13fa8:	str	r8, [sp, #16]
   13fac:	mov	r8, r1
   13fb0:	str	lr, [sp, #20]
   13fb4:	bl	157c4 <table_get_cell_ptr@@Base>
   13fb8:	mov	r6, r0
   13fbc:	mov	r1, r5
   13fc0:	mov	r0, r4
   13fc4:	bl	12d24 <table_get_col_ptr@@Base>
   13fc8:	ldr	r2, [r0, #4]
   13fcc:	cmp	r2, #3
   13fd0:	bne	14024 <table_set_uint8@@Base+0x90>
   13fd4:	ldr	r0, [r6]
   13fd8:	cmp	r0, #0
   13fdc:	beq	14010 <table_set_uint8@@Base+0x7c>
   13fe0:	mov	r2, r5
   13fe4:	mov	r1, r8
   13fe8:	strb	r7, [r0]
   13fec:	mov	r3, #1
   13ff0:	mov	r0, r4
   13ff4:	bl	12840 <table_notify@@Base>
   13ff8:	mov	r0, #0
   13ffc:	ldrd	r4, [sp]
   14000:	ldrd	r6, [sp, #8]
   14004:	ldr	r8, [sp, #16]
   14008:	add	sp, sp, #20
   1400c:	pop	{pc}		; (ldr pc, [sp], #4)
   14010:	mov	r0, #1
   14014:	bl	11ba0 <malloc@plt>
   14018:	cmp	r0, #0
   1401c:	str	r0, [r6]
   14020:	bne	13fe0 <table_set_uint8@@Base+0x4c>
   14024:	mvn	r0, #0
   14028:	b	13ffc <table_set_uint8@@Base+0x68>

0001402c <table_set_int16@@Base>:
   1402c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14030:	mov	r5, r2
   14034:	mov	r4, r0
   14038:	strd	r6, [sp, #8]
   1403c:	mov	r7, r3
   14040:	str	r8, [sp, #16]
   14044:	mov	r8, r1
   14048:	str	lr, [sp, #20]
   1404c:	bl	157c4 <table_get_cell_ptr@@Base>
   14050:	mov	r6, r0
   14054:	mov	r1, r5
   14058:	mov	r0, r4
   1405c:	bl	12d24 <table_get_col_ptr@@Base>
   14060:	ldr	r2, [r0, #4]
   14064:	cmp	r2, #4
   14068:	bne	140bc <table_set_int16@@Base+0x90>
   1406c:	ldr	r0, [r6]
   14070:	cmp	r0, #0
   14074:	beq	140a8 <table_set_int16@@Base+0x7c>
   14078:	mov	r2, r5
   1407c:	mov	r1, r8
   14080:	strh	r7, [r0]
   14084:	mov	r3, #1
   14088:	mov	r0, r4
   1408c:	bl	12840 <table_notify@@Base>
   14090:	mov	r0, #0
   14094:	ldrd	r4, [sp]
   14098:	ldrd	r6, [sp, #8]
   1409c:	ldr	r8, [sp, #16]
   140a0:	add	sp, sp, #20
   140a4:	pop	{pc}		; (ldr pc, [sp], #4)
   140a8:	mov	r0, #2
   140ac:	bl	11ba0 <malloc@plt>
   140b0:	cmp	r0, #0
   140b4:	str	r0, [r6]
   140b8:	bne	14078 <table_set_int16@@Base+0x4c>
   140bc:	mvn	r0, #0
   140c0:	b	14094 <table_set_int16@@Base+0x68>

000140c4 <table_set_uint16@@Base>:
   140c4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   140c8:	mov	r5, r2
   140cc:	mov	r4, r0
   140d0:	strd	r6, [sp, #8]
   140d4:	mov	r7, r3
   140d8:	str	r8, [sp, #16]
   140dc:	mov	r8, r1
   140e0:	str	lr, [sp, #20]
   140e4:	bl	157c4 <table_get_cell_ptr@@Base>
   140e8:	mov	r6, r0
   140ec:	mov	r1, r5
   140f0:	mov	r0, r4
   140f4:	bl	12d24 <table_get_col_ptr@@Base>
   140f8:	ldr	r2, [r0, #4]
   140fc:	cmp	r2, #5
   14100:	bne	14154 <table_set_uint16@@Base+0x90>
   14104:	ldr	r0, [r6]
   14108:	cmp	r0, #0
   1410c:	beq	14140 <table_set_uint16@@Base+0x7c>
   14110:	mov	r2, r5
   14114:	mov	r1, r8
   14118:	strh	r7, [r0]
   1411c:	mov	r3, #1
   14120:	mov	r0, r4
   14124:	bl	12840 <table_notify@@Base>
   14128:	mov	r0, #0
   1412c:	ldrd	r4, [sp]
   14130:	ldrd	r6, [sp, #8]
   14134:	ldr	r8, [sp, #16]
   14138:	add	sp, sp, #20
   1413c:	pop	{pc}		; (ldr pc, [sp], #4)
   14140:	mov	r0, #2
   14144:	bl	11ba0 <malloc@plt>
   14148:	cmp	r0, #0
   1414c:	str	r0, [r6]
   14150:	bne	14110 <table_set_uint16@@Base+0x4c>
   14154:	mvn	r0, #0
   14158:	b	1412c <table_set_uint16@@Base+0x68>

0001415c <table_set_int32@@Base>:
   1415c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14160:	mov	r5, r2
   14164:	mov	r4, r0
   14168:	strd	r6, [sp, #8]
   1416c:	mov	r7, r3
   14170:	str	r8, [sp, #16]
   14174:	mov	r8, r1
   14178:	str	lr, [sp, #20]
   1417c:	bl	157c4 <table_get_cell_ptr@@Base>
   14180:	mov	r6, r0
   14184:	mov	r1, r5
   14188:	mov	r0, r4
   1418c:	bl	12d24 <table_get_col_ptr@@Base>
   14190:	ldr	r2, [r0, #4]
   14194:	cmp	r2, #6
   14198:	bne	141ec <table_set_int32@@Base+0x90>
   1419c:	ldr	r0, [r6]
   141a0:	cmp	r0, #0
   141a4:	beq	141d8 <table_set_int32@@Base+0x7c>
   141a8:	mov	r2, r5
   141ac:	mov	r1, r8
   141b0:	str	r7, [r0]
   141b4:	mov	r3, #1
   141b8:	mov	r0, r4
   141bc:	bl	12840 <table_notify@@Base>
   141c0:	mov	r0, #0
   141c4:	ldrd	r4, [sp]
   141c8:	ldrd	r6, [sp, #8]
   141cc:	ldr	r8, [sp, #16]
   141d0:	add	sp, sp, #20
   141d4:	pop	{pc}		; (ldr pc, [sp], #4)
   141d8:	mov	r0, #4
   141dc:	bl	11ba0 <malloc@plt>
   141e0:	cmp	r0, #0
   141e4:	str	r0, [r6]
   141e8:	bne	141a8 <table_set_int32@@Base+0x4c>
   141ec:	mvn	r0, #0
   141f0:	b	141c4 <table_set_int32@@Base+0x68>

000141f4 <table_set_uint32@@Base>:
   141f4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   141f8:	mov	r5, r2
   141fc:	mov	r4, r0
   14200:	strd	r6, [sp, #8]
   14204:	mov	r7, r3
   14208:	str	r8, [sp, #16]
   1420c:	mov	r8, r1
   14210:	str	lr, [sp, #20]
   14214:	bl	157c4 <table_get_cell_ptr@@Base>
   14218:	mov	r6, r0
   1421c:	mov	r1, r5
   14220:	mov	r0, r4
   14224:	bl	12d24 <table_get_col_ptr@@Base>
   14228:	ldr	r2, [r0, #4]
   1422c:	cmp	r2, #7
   14230:	bne	14284 <table_set_uint32@@Base+0x90>
   14234:	ldr	r0, [r6]
   14238:	cmp	r0, #0
   1423c:	beq	14270 <table_set_uint32@@Base+0x7c>
   14240:	mov	r2, r5
   14244:	mov	r1, r8
   14248:	str	r7, [r0]
   1424c:	mov	r3, #1
   14250:	mov	r0, r4
   14254:	bl	12840 <table_notify@@Base>
   14258:	mov	r0, #0
   1425c:	ldrd	r4, [sp]
   14260:	ldrd	r6, [sp, #8]
   14264:	ldr	r8, [sp, #16]
   14268:	add	sp, sp, #20
   1426c:	pop	{pc}		; (ldr pc, [sp], #4)
   14270:	mov	r0, #4
   14274:	bl	11ba0 <malloc@plt>
   14278:	cmp	r0, #0
   1427c:	str	r0, [r6]
   14280:	bne	14240 <table_set_uint32@@Base+0x4c>
   14284:	mvn	r0, #0
   14288:	b	1425c <table_set_uint32@@Base+0x68>

0001428c <table_set_int64@@Base>:
   1428c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14290:	mov	r5, r2
   14294:	mov	r4, r0
   14298:	strd	r6, [sp, #8]
   1429c:	mov	r7, r1
   142a0:	str	r8, [sp, #16]
   142a4:	str	lr, [sp, #20]
   142a8:	bl	157c4 <table_get_cell_ptr@@Base>
   142ac:	mov	r6, r0
   142b0:	mov	r1, r5
   142b4:	mov	r0, r4
   142b8:	bl	12d24 <table_get_col_ptr@@Base>
   142bc:	ldr	r0, [r0, #4]
   142c0:	cmp	r0, #8
   142c4:	bne	14324 <table_set_int64@@Base+0x98>
   142c8:	ldr	ip, [r6]
   142cc:	cmp	ip, #0
   142d0:	beq	14310 <table_set_int64@@Base+0x84>
   142d4:	ldr	r6, [sp, #24]
   142d8:	mov	r0, r4
   142dc:	mov	r2, r5
   142e0:	mov	r1, r7
   142e4:	mov	r3, #1
   142e8:	ldr	lr, [sp, #28]
   142ec:	str	r6, [ip]
   142f0:	str	lr, [ip, #4]
   142f4:	bl	12840 <table_notify@@Base>
   142f8:	mov	r0, #0
   142fc:	ldrd	r4, [sp]
   14300:	ldrd	r6, [sp, #8]
   14304:	ldr	r8, [sp, #16]
   14308:	add	sp, sp, #20
   1430c:	pop	{pc}		; (ldr pc, [sp], #4)
   14310:	bl	11ba0 <malloc@plt>
   14314:	cmp	r0, #0
   14318:	mov	ip, r0
   1431c:	str	r0, [r6]
   14320:	bne	142d4 <table_set_int64@@Base+0x48>
   14324:	mvn	r0, #0
   14328:	b	142fc <table_set_int64@@Base+0x70>

0001432c <table_set_uint64@@Base>:
   1432c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14330:	mov	r5, r2
   14334:	mov	r4, r0
   14338:	strd	r6, [sp, #8]
   1433c:	mov	r7, r1
   14340:	str	r8, [sp, #16]
   14344:	str	lr, [sp, #20]
   14348:	bl	157c4 <table_get_cell_ptr@@Base>
   1434c:	mov	r6, r0
   14350:	mov	r1, r5
   14354:	mov	r0, r4
   14358:	bl	12d24 <table_get_col_ptr@@Base>
   1435c:	ldr	r3, [r0, #4]
   14360:	cmp	r3, #9
   14364:	bne	143c8 <table_set_uint64@@Base+0x9c>
   14368:	ldr	ip, [r6]
   1436c:	cmp	ip, #0
   14370:	beq	143b0 <table_set_uint64@@Base+0x84>
   14374:	ldr	r6, [sp, #24]
   14378:	mov	r0, r4
   1437c:	mov	r2, r5
   14380:	mov	r1, r7
   14384:	mov	r3, #1
   14388:	ldr	lr, [sp, #28]
   1438c:	str	r6, [ip]
   14390:	str	lr, [ip, #4]
   14394:	bl	12840 <table_notify@@Base>
   14398:	mov	r0, #0
   1439c:	ldrd	r4, [sp]
   143a0:	ldrd	r6, [sp, #8]
   143a4:	ldr	r8, [sp, #16]
   143a8:	add	sp, sp, #20
   143ac:	pop	{pc}		; (ldr pc, [sp], #4)
   143b0:	mov	r0, #8
   143b4:	bl	11ba0 <malloc@plt>
   143b8:	cmp	r0, #0
   143bc:	mov	ip, r0
   143c0:	str	r0, [r6]
   143c4:	bne	14374 <table_set_uint64@@Base+0x48>
   143c8:	mvn	r0, #0
   143cc:	b	1439c <table_set_uint64@@Base+0x70>

000143d0 <table_set_short@@Base>:
   143d0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   143d4:	mov	r5, r2
   143d8:	mov	r4, r0
   143dc:	strd	r6, [sp, #8]
   143e0:	mov	r7, r3
   143e4:	str	r8, [sp, #16]
   143e8:	mov	r8, r1
   143ec:	str	lr, [sp, #20]
   143f0:	bl	157c4 <table_get_cell_ptr@@Base>
   143f4:	mov	r6, r0
   143f8:	mov	r1, r5
   143fc:	mov	r0, r4
   14400:	bl	12d24 <table_get_col_ptr@@Base>
   14404:	ldr	r2, [r0, #4]
   14408:	cmp	r2, #10
   1440c:	bne	14460 <table_set_short@@Base+0x90>
   14410:	ldr	r0, [r6]
   14414:	cmp	r0, #0
   14418:	beq	1444c <table_set_short@@Base+0x7c>
   1441c:	mov	r2, r5
   14420:	mov	r1, r8
   14424:	strh	r7, [r0]
   14428:	mov	r3, #1
   1442c:	mov	r0, r4
   14430:	bl	12840 <table_notify@@Base>
   14434:	mov	r0, #0
   14438:	ldrd	r4, [sp]
   1443c:	ldrd	r6, [sp, #8]
   14440:	ldr	r8, [sp, #16]
   14444:	add	sp, sp, #20
   14448:	pop	{pc}		; (ldr pc, [sp], #4)
   1444c:	mov	r0, #2
   14450:	bl	11ba0 <malloc@plt>
   14454:	cmp	r0, #0
   14458:	str	r0, [r6]
   1445c:	bne	1441c <table_set_short@@Base+0x4c>
   14460:	mvn	r0, #0
   14464:	b	14438 <table_set_short@@Base+0x68>

00014468 <table_set_ushort@@Base>:
   14468:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1446c:	mov	r5, r2
   14470:	mov	r4, r0
   14474:	strd	r6, [sp, #8]
   14478:	mov	r7, r3
   1447c:	str	r8, [sp, #16]
   14480:	mov	r8, r1
   14484:	str	lr, [sp, #20]
   14488:	bl	157c4 <table_get_cell_ptr@@Base>
   1448c:	mov	r6, r0
   14490:	mov	r1, r5
   14494:	mov	r0, r4
   14498:	bl	12d24 <table_get_col_ptr@@Base>
   1449c:	ldr	r2, [r0, #4]
   144a0:	cmp	r2, #11
   144a4:	bne	144f8 <table_set_ushort@@Base+0x90>
   144a8:	ldr	r0, [r6]
   144ac:	cmp	r0, #0
   144b0:	beq	144e4 <table_set_ushort@@Base+0x7c>
   144b4:	mov	r2, r5
   144b8:	mov	r1, r8
   144bc:	strh	r7, [r0]
   144c0:	mov	r3, #1
   144c4:	mov	r0, r4
   144c8:	bl	12840 <table_notify@@Base>
   144cc:	mov	r0, #0
   144d0:	ldrd	r4, [sp]
   144d4:	ldrd	r6, [sp, #8]
   144d8:	ldr	r8, [sp, #16]
   144dc:	add	sp, sp, #20
   144e0:	pop	{pc}		; (ldr pc, [sp], #4)
   144e4:	mov	r0, #2
   144e8:	bl	11ba0 <malloc@plt>
   144ec:	cmp	r0, #0
   144f0:	str	r0, [r6]
   144f4:	bne	144b4 <table_set_ushort@@Base+0x4c>
   144f8:	mvn	r0, #0
   144fc:	b	144d0 <table_set_ushort@@Base+0x68>

00014500 <table_set_long@@Base>:
   14500:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14504:	mov	r5, r2
   14508:	mov	r4, r0
   1450c:	strd	r6, [sp, #8]
   14510:	mov	r6, r3
   14514:	mov	r7, r1
   14518:	str	r8, [sp, #16]
   1451c:	str	lr, [sp, #20]
   14520:	bl	157c4 <table_get_cell_ptr@@Base>
   14524:	mov	r8, r0
   14528:	mov	r1, r5
   1452c:	mov	r0, r4
   14530:	bl	12d24 <table_get_col_ptr@@Base>
   14534:	ldr	r3, [r0, #4]
   14538:	cmp	r3, #12
   1453c:	beq	14558 <table_set_long@@Base+0x58>
   14540:	mvn	r0, #0
   14544:	ldrd	r4, [sp]
   14548:	ldrd	r6, [sp, #8]
   1454c:	ldr	r8, [sp, #16]
   14550:	add	sp, sp, #20
   14554:	pop	{pc}		; (ldr pc, [sp], #4)
   14558:	ldr	r0, [r8]
   1455c:	cmp	r0, #0
   14560:	beq	14584 <table_set_long@@Base+0x84>
   14564:	mov	r2, r5
   14568:	mov	r1, r7
   1456c:	str	r6, [r0]
   14570:	mov	r3, #1
   14574:	mov	r0, r4
   14578:	bl	12840 <table_notify@@Base>
   1457c:	mov	r0, #0
   14580:	b	14544 <table_set_long@@Base+0x44>
   14584:	mov	r0, #4
   14588:	bl	11ba0 <malloc@plt>
   1458c:	cmp	r0, #0
   14590:	str	r0, [r8]
   14594:	bne	14564 <table_set_long@@Base+0x64>
   14598:	b	14540 <table_set_long@@Base+0x40>

0001459c <table_set_ulong@@Base>:
   1459c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   145a0:	mov	r5, r2
   145a4:	mov	r4, r0
   145a8:	strd	r6, [sp, #8]
   145ac:	mov	r6, r3
   145b0:	mov	r7, r1
   145b4:	str	r8, [sp, #16]
   145b8:	str	lr, [sp, #20]
   145bc:	bl	157c4 <table_get_cell_ptr@@Base>
   145c0:	mov	r8, r0
   145c4:	mov	r1, r5
   145c8:	mov	r0, r4
   145cc:	bl	12d24 <table_get_col_ptr@@Base>
   145d0:	ldr	r3, [r0, #4]
   145d4:	cmp	r3, #13
   145d8:	beq	145f4 <table_set_ulong@@Base+0x58>
   145dc:	mvn	r0, #0
   145e0:	ldrd	r4, [sp]
   145e4:	ldrd	r6, [sp, #8]
   145e8:	ldr	r8, [sp, #16]
   145ec:	add	sp, sp, #20
   145f0:	pop	{pc}		; (ldr pc, [sp], #4)
   145f4:	ldr	r0, [r8]
   145f8:	cmp	r0, #0
   145fc:	beq	14620 <table_set_ulong@@Base+0x84>
   14600:	mov	r2, r5
   14604:	mov	r1, r7
   14608:	str	r6, [r0]
   1460c:	mov	r3, #1
   14610:	mov	r0, r4
   14614:	bl	12840 <table_notify@@Base>
   14618:	mov	r0, #0
   1461c:	b	145e0 <table_set_ulong@@Base+0x44>
   14620:	mov	r0, #4
   14624:	bl	11ba0 <malloc@plt>
   14628:	cmp	r0, #0
   1462c:	str	r0, [r8]
   14630:	bne	14600 <table_set_ulong@@Base+0x64>
   14634:	b	145dc <table_set_ulong@@Base+0x40>

00014638 <table_set_llong@@Base>:
   14638:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1463c:	mov	r5, r2
   14640:	mov	r4, r0
   14644:	strd	r6, [sp, #8]
   14648:	mov	r6, r1
   1464c:	str	r8, [sp, #16]
   14650:	str	lr, [sp, #20]
   14654:	bl	157c4 <table_get_cell_ptr@@Base>
   14658:	mov	r7, r0
   1465c:	mov	r1, r5
   14660:	mov	r0, r4
   14664:	bl	12d24 <table_get_col_ptr@@Base>
   14668:	ldr	r3, [r0, #4]
   1466c:	cmp	r3, #14
   14670:	beq	1468c <table_set_llong@@Base+0x54>
   14674:	mvn	r0, #0
   14678:	ldrd	r4, [sp]
   1467c:	ldrd	r6, [sp, #8]
   14680:	ldr	r8, [sp, #16]
   14684:	add	sp, sp, #20
   14688:	pop	{pc}		; (ldr pc, [sp], #4)
   1468c:	ldr	ip, [r7]
   14690:	cmp	ip, #0
   14694:	beq	146c4 <table_set_llong@@Base+0x8c>
   14698:	ldr	r7, [sp, #24]
   1469c:	mov	r0, r4
   146a0:	mov	r2, r5
   146a4:	mov	r1, r6
   146a8:	mov	r3, #1
   146ac:	ldr	lr, [sp, #28]
   146b0:	str	r7, [ip]
   146b4:	str	lr, [ip, #4]
   146b8:	bl	12840 <table_notify@@Base>
   146bc:	mov	r0, #0
   146c0:	b	14678 <table_set_llong@@Base+0x40>
   146c4:	mov	r0, #8
   146c8:	bl	11ba0 <malloc@plt>
   146cc:	cmp	r0, #0
   146d0:	mov	ip, r0
   146d4:	str	r0, [r7]
   146d8:	bne	14698 <table_set_llong@@Base+0x60>
   146dc:	b	14674 <table_set_llong@@Base+0x3c>

000146e0 <table_set_ullong@@Base>:
   146e0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   146e4:	mov	r5, r2
   146e8:	mov	r4, r0
   146ec:	strd	r6, [sp, #8]
   146f0:	mov	r6, r1
   146f4:	str	r8, [sp, #16]
   146f8:	str	lr, [sp, #20]
   146fc:	bl	157c4 <table_get_cell_ptr@@Base>
   14700:	mov	r7, r0
   14704:	mov	r1, r5
   14708:	mov	r0, r4
   1470c:	bl	12d24 <table_get_col_ptr@@Base>
   14710:	ldr	r3, [r0, #4]
   14714:	cmp	r3, #15
   14718:	beq	14734 <table_set_ullong@@Base+0x54>
   1471c:	mvn	r0, #0
   14720:	ldrd	r4, [sp]
   14724:	ldrd	r6, [sp, #8]
   14728:	ldr	r8, [sp, #16]
   1472c:	add	sp, sp, #20
   14730:	pop	{pc}		; (ldr pc, [sp], #4)
   14734:	ldr	ip, [r7]
   14738:	cmp	ip, #0
   1473c:	beq	1476c <table_set_ullong@@Base+0x8c>
   14740:	ldr	r7, [sp, #24]
   14744:	mov	r0, r4
   14748:	mov	r2, r5
   1474c:	mov	r1, r6
   14750:	mov	r3, #1
   14754:	ldr	lr, [sp, #28]
   14758:	str	r7, [ip]
   1475c:	str	lr, [ip, #4]
   14760:	bl	12840 <table_notify@@Base>
   14764:	mov	r0, #0
   14768:	b	14720 <table_set_ullong@@Base+0x40>
   1476c:	mov	r0, #8
   14770:	bl	11ba0 <malloc@plt>
   14774:	cmp	r0, #0
   14778:	mov	ip, r0
   1477c:	str	r0, [r7]
   14780:	bne	14740 <table_set_ullong@@Base+0x60>
   14784:	b	1471c <table_set_ullong@@Base+0x3c>

00014788 <table_set_float@@Base>:
   14788:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1478c:	mov	r5, r2
   14790:	mov	r4, r0
   14794:	strd	r6, [sp, #8]
   14798:	mov	r7, r1
   1479c:	vmov	r6, s0
   147a0:	str	r8, [sp, #16]
   147a4:	str	lr, [sp, #20]
   147a8:	bl	157c4 <table_get_cell_ptr@@Base>
   147ac:	mov	r8, r0
   147b0:	mov	r1, r5
   147b4:	mov	r0, r4
   147b8:	bl	12d24 <table_get_col_ptr@@Base>
   147bc:	ldr	r3, [r0, #4]
   147c0:	cmp	r3, #16
   147c4:	beq	147e0 <table_set_float@@Base+0x58>
   147c8:	mvn	r0, #0
   147cc:	ldrd	r4, [sp]
   147d0:	ldrd	r6, [sp, #8]
   147d4:	ldr	r8, [sp, #16]
   147d8:	add	sp, sp, #20
   147dc:	pop	{pc}		; (ldr pc, [sp], #4)
   147e0:	ldr	r0, [r8]
   147e4:	cmp	r0, #0
   147e8:	beq	1480c <table_set_float@@Base+0x84>
   147ec:	mov	r2, r5
   147f0:	mov	r1, r7
   147f4:	str	r6, [r0]
   147f8:	mov	r3, #1
   147fc:	mov	r0, r4
   14800:	bl	12840 <table_notify@@Base>
   14804:	mov	r0, #0
   14808:	b	147cc <table_set_float@@Base+0x44>
   1480c:	mov	r0, #4
   14810:	bl	11ba0 <malloc@plt>
   14814:	cmp	r0, #0
   14818:	str	r0, [r8]
   1481c:	bne	147ec <table_set_float@@Base+0x64>
   14820:	b	147c8 <table_set_float@@Base+0x40>

00014824 <table_set_double@@Base>:
   14824:	strd	r4, [sp, #-20]!	; 0xffffffec
   14828:	mov	r5, r2
   1482c:	mov	r4, r0
   14830:	strd	r6, [sp, #8]
   14834:	mov	r6, r1
   14838:	str	lr, [sp, #16]
   1483c:	sub	sp, sp, #12
   14840:	vstr	d0, [sp]
   14844:	bl	157c4 <table_get_cell_ptr@@Base>
   14848:	mov	r7, r0
   1484c:	mov	r1, r5
   14850:	mov	r0, r4
   14854:	bl	12d24 <table_get_col_ptr@@Base>
   14858:	ldr	r3, [r0, #4]
   1485c:	cmp	r3, #17
   14860:	beq	1487c <table_set_double@@Base+0x58>
   14864:	mvn	r0, #0
   14868:	add	sp, sp, #12
   1486c:	ldrd	r4, [sp]
   14870:	ldrd	r6, [sp, #8]
   14874:	add	sp, sp, #16
   14878:	pop	{pc}		; (ldr pc, [sp], #4)
   1487c:	ldr	ip, [r7]
   14880:	cmp	ip, #0
   14884:	beq	148b0 <table_set_double@@Base+0x8c>
   14888:	ldm	sp, {r7, lr}
   1488c:	mov	r0, r4
   14890:	mov	r2, r5
   14894:	mov	r1, r6
   14898:	mov	r3, #1
   1489c:	str	r7, [ip]
   148a0:	str	lr, [ip, #4]
   148a4:	bl	12840 <table_notify@@Base>
   148a8:	mov	r0, #0
   148ac:	b	14868 <table_set_double@@Base+0x44>
   148b0:	mov	r0, #8
   148b4:	bl	11ba0 <malloc@plt>
   148b8:	cmp	r0, #0
   148bc:	mov	ip, r0
   148c0:	str	r0, [r7]
   148c4:	bne	14888 <table_set_double@@Base+0x64>
   148c8:	b	14864 <table_set_double@@Base+0x40>

000148cc <table_set_ldouble@@Base>:
   148cc:	strd	r4, [sp, #-20]!	; 0xffffffec
   148d0:	mov	r5, r2
   148d4:	mov	r4, r0
   148d8:	strd	r6, [sp, #8]
   148dc:	mov	r6, r1
   148e0:	str	lr, [sp, #16]
   148e4:	sub	sp, sp, #12
   148e8:	vstr	d0, [sp]
   148ec:	bl	157c4 <table_get_cell_ptr@@Base>
   148f0:	mov	r7, r0
   148f4:	mov	r1, r5
   148f8:	mov	r0, r4
   148fc:	bl	12d24 <table_get_col_ptr@@Base>
   14900:	ldr	r3, [r0, #4]
   14904:	cmp	r3, #18
   14908:	beq	14924 <table_set_ldouble@@Base+0x58>
   1490c:	mvn	r0, #0
   14910:	add	sp, sp, #12
   14914:	ldrd	r4, [sp]
   14918:	ldrd	r6, [sp, #8]
   1491c:	add	sp, sp, #16
   14920:	pop	{pc}		; (ldr pc, [sp], #4)
   14924:	ldr	ip, [r7]
   14928:	cmp	ip, #0
   1492c:	beq	14958 <table_set_ldouble@@Base+0x8c>
   14930:	ldm	sp, {r7, lr}
   14934:	mov	r0, r4
   14938:	mov	r2, r5
   1493c:	mov	r1, r6
   14940:	mov	r3, #1
   14944:	str	r7, [ip]
   14948:	str	lr, [ip, #4]
   1494c:	bl	12840 <table_notify@@Base>
   14950:	mov	r0, #0
   14954:	b	14910 <table_set_ldouble@@Base+0x44>
   14958:	mov	r0, #8
   1495c:	bl	11ba0 <malloc@plt>
   14960:	cmp	r0, #0
   14964:	mov	ip, r0
   14968:	str	r0, [r7]
   1496c:	bne	14930 <table_set_ldouble@@Base+0x64>
   14970:	b	1490c <table_set_ldouble@@Base+0x40>

00014974 <table_set_string@@Base>:
   14974:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14978:	mov	r5, r2
   1497c:	mov	r4, r0
   14980:	strd	r6, [sp, #8]
   14984:	mov	r6, r3
   14988:	mov	r7, r1
   1498c:	str	r8, [sp, #16]
   14990:	str	lr, [sp, #20]
   14994:	bl	157c4 <table_get_cell_ptr@@Base>
   14998:	mov	r8, r0
   1499c:	mov	r1, r5
   149a0:	mov	r0, r4
   149a4:	bl	12d24 <table_get_col_ptr@@Base>
   149a8:	ldr	r3, [r0, #4]
   149ac:	cmp	r3, #21
   149b0:	beq	149cc <table_set_string@@Base+0x58>
   149b4:	mvn	r0, #0
   149b8:	ldrd	r4, [sp]
   149bc:	ldrd	r6, [sp, #8]
   149c0:	ldr	r8, [sp, #16]
   149c4:	add	sp, sp, #20
   149c8:	pop	{pc}		; (ldr pc, [sp], #4)
   149cc:	mov	r0, r6
   149d0:	bl	11bc4 <strlen@plt>
   149d4:	add	r1, r0, #1
   149d8:	ldr	r0, [r8]
   149dc:	bl	11b88 <realloc@plt>
   149e0:	cmp	r0, #0
   149e4:	str	r0, [r8]
   149e8:	beq	149b4 <table_set_string@@Base+0x40>
   149ec:	mov	r1, r6
   149f0:	bl	11b94 <strcpy@plt>
   149f4:	mov	r0, r4
   149f8:	mov	r2, r5
   149fc:	mov	r1, r7
   14a00:	mov	r3, #1
   14a04:	bl	12840 <table_notify@@Base>
   14a08:	mov	r0, #0
   14a0c:	b	149b8 <table_set_string@@Base+0x44>

00014a10 <table_set_char@@Base>:
   14a10:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14a14:	mov	r5, r2
   14a18:	mov	r4, r0
   14a1c:	strd	r6, [sp, #8]
   14a20:	mov	r6, r3
   14a24:	mov	r7, r1
   14a28:	str	r8, [sp, #16]
   14a2c:	str	lr, [sp, #20]
   14a30:	bl	157c4 <table_get_cell_ptr@@Base>
   14a34:	mov	r8, r0
   14a38:	mov	r1, r5
   14a3c:	mov	r0, r4
   14a40:	bl	12d24 <table_get_col_ptr@@Base>
   14a44:	ldr	r3, [r0, #4]
   14a48:	cmp	r3, #19
   14a4c:	beq	14a68 <table_set_char@@Base+0x58>
   14a50:	mvn	r0, #0
   14a54:	ldrd	r4, [sp]
   14a58:	ldrd	r6, [sp, #8]
   14a5c:	ldr	r8, [sp, #16]
   14a60:	add	sp, sp, #20
   14a64:	pop	{pc}		; (ldr pc, [sp], #4)
   14a68:	ldr	r0, [r8]
   14a6c:	cmp	r0, #0
   14a70:	beq	14a94 <table_set_char@@Base+0x84>
   14a74:	mov	r2, r5
   14a78:	mov	r1, r7
   14a7c:	strb	r6, [r0]
   14a80:	mov	r3, #1
   14a84:	mov	r0, r4
   14a88:	bl	12840 <table_notify@@Base>
   14a8c:	mov	r0, #0
   14a90:	b	14a54 <table_set_char@@Base+0x44>
   14a94:	mov	r0, #1
   14a98:	bl	11ba0 <malloc@plt>
   14a9c:	cmp	r0, #0
   14aa0:	str	r0, [r8]
   14aa4:	bne	14a74 <table_set_char@@Base+0x64>
   14aa8:	b	14a50 <table_set_char@@Base+0x40>

00014aac <table_set_uchar@@Base>:
   14aac:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14ab0:	mov	r5, r2
   14ab4:	mov	r4, r0
   14ab8:	strd	r6, [sp, #8]
   14abc:	mov	r6, r3
   14ac0:	mov	r7, r1
   14ac4:	str	r8, [sp, #16]
   14ac8:	str	lr, [sp, #20]
   14acc:	bl	157c4 <table_get_cell_ptr@@Base>
   14ad0:	mov	r8, r0
   14ad4:	mov	r1, r5
   14ad8:	mov	r0, r4
   14adc:	bl	12d24 <table_get_col_ptr@@Base>
   14ae0:	ldr	r3, [r0, #4]
   14ae4:	cmp	r3, #20
   14ae8:	beq	14b04 <table_set_uchar@@Base+0x58>
   14aec:	mvn	r0, #0
   14af0:	ldrd	r4, [sp]
   14af4:	ldrd	r6, [sp, #8]
   14af8:	ldr	r8, [sp, #16]
   14afc:	add	sp, sp, #20
   14b00:	pop	{pc}		; (ldr pc, [sp], #4)
   14b04:	ldr	r0, [r8]
   14b08:	cmp	r0, #0
   14b0c:	beq	14b30 <table_set_uchar@@Base+0x84>
   14b10:	mov	r2, r5
   14b14:	mov	r1, r7
   14b18:	strb	r6, [r0]
   14b1c:	mov	r3, #1
   14b20:	mov	r0, r4
   14b24:	bl	12840 <table_notify@@Base>
   14b28:	mov	r0, #0
   14b2c:	b	14af0 <table_set_uchar@@Base+0x44>
   14b30:	mov	r0, #1
   14b34:	bl	11ba0 <malloc@plt>
   14b38:	cmp	r0, #0
   14b3c:	str	r0, [r8]
   14b40:	bne	14b10 <table_set_uchar@@Base+0x64>
   14b44:	b	14aec <table_set_uchar@@Base+0x40>

00014b48 <table_set_ptr@@Base>:
   14b48:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14b4c:	mov	r5, r2
   14b50:	mov	r4, r0
   14b54:	strd	r6, [sp, #8]
   14b58:	mov	r7, r3
   14b5c:	str	r8, [sp, #16]
   14b60:	mov	r8, r1
   14b64:	str	lr, [sp, #20]
   14b68:	bl	157c4 <table_get_cell_ptr@@Base>
   14b6c:	mov	r6, r0
   14b70:	mov	r1, r5
   14b74:	mov	r0, r4
   14b78:	bl	12d24 <table_get_col_ptr@@Base>
   14b7c:	ldr	r2, [r0, #4]
   14b80:	cmp	r2, #23
   14b84:	mvnne	r0, #0
   14b88:	bne	14ba8 <table_set_ptr@@Base+0x60>
   14b8c:	mov	r0, r4
   14b90:	mov	r2, r5
   14b94:	str	r7, [r6]
   14b98:	mov	r1, r8
   14b9c:	mov	r3, #1
   14ba0:	bl	12840 <table_notify@@Base>
   14ba4:	mov	r0, #0
   14ba8:	ldrd	r4, [sp]
   14bac:	ldrd	r6, [sp, #8]
   14bb0:	ldr	r8, [sp, #16]
   14bb4:	add	sp, sp, #20
   14bb8:	pop	{pc}		; (ldr pc, [sp], #4)

00014bbc <table_column_is_valid@@Base>:
   14bbc:	subs	r3, r0, #0
   14bc0:	beq	14bf4 <table_column_is_valid@@Base+0x38>
   14bc4:	str	r4, [sp, #-8]!
   14bc8:	mov	r4, r1
   14bcc:	str	lr, [sp, #4]
   14bd0:	bl	12978 <table_get_column_length@@Base>
   14bd4:	mvn	r3, r4
   14bd8:	cmp	r4, r0
   14bdc:	ldr	r4, [sp]
   14be0:	lsr	r3, r3, #31
   14be4:	add	sp, sp, #4
   14be8:	movge	r3, #0
   14bec:	mov	r0, r3
   14bf0:	pop	{pc}		; (ldr pc, [sp], #4)
   14bf4:	mov	r0, r3
   14bf8:	bx	lr

00014bfc <table_row_is_valid@@Base>:
   14bfc:	subs	r3, r0, #0
   14c00:	beq	14c34 <table_row_is_valid@@Base+0x38>
   14c04:	str	r4, [sp, #-8]!
   14c08:	mov	r4, r1
   14c0c:	str	lr, [sp, #4]
   14c10:	bl	137b4 <table_get_row_length@@Base>
   14c14:	mvn	r3, r4
   14c18:	cmp	r4, r0
   14c1c:	ldr	r4, [sp]
   14c20:	lsr	r3, r3, #31
   14c24:	add	sp, sp, #4
   14c28:	movge	r3, #0
   14c2c:	mov	r0, r3
   14c30:	pop	{pc}		; (ldr pc, [sp], #4)
   14c34:	mov	r0, r3
   14c38:	bx	lr

00014c3c <table_cell_is_valid@@Base>:
   14c3c:	subs	r3, r0, #0
   14c40:	beq	14cac <table_cell_is_valid@@Base+0x70>
   14c44:	strd	r4, [sp, #-16]!
   14c48:	mov	r4, r2
   14c4c:	mov	r5, r1
   14c50:	str	r6, [sp, #8]
   14c54:	mov	r6, r3
   14c58:	str	lr, [sp, #12]
   14c5c:	bl	12978 <table_get_column_length@@Base>
   14c60:	mvn	r3, r4
   14c64:	cmp	r4, r0
   14c68:	lsr	r3, r3, #31
   14c6c:	movge	r3, #0
   14c70:	cmp	r3, #0
   14c74:	mov	r0, r3
   14c78:	moveq	r0, #0
   14c7c:	beq	14c9c <table_cell_is_valid@@Base+0x60>
   14c80:	mov	r0, r6
   14c84:	bl	137b4 <table_get_row_length@@Base>
   14c88:	mvn	r3, r5
   14c8c:	cmp	r5, r0
   14c90:	lsr	r3, r3, #31
   14c94:	movge	r3, #0
   14c98:	mov	r0, r3
   14c9c:	ldrd	r4, [sp]
   14ca0:	ldr	r6, [sp, #8]
   14ca4:	add	sp, sp, #12
   14ca8:	pop	{pc}		; (ldr pc, [sp], #4)
   14cac:	mov	r0, #0
   14cb0:	bx	lr

00014cb4 <table_cell_has_value@@Base>:
   14cb4:	str	r4, [sp, #-8]!
   14cb8:	str	lr, [sp, #4]
   14cbc:	bl	157c4 <table_get_cell_ptr@@Base>
   14cc0:	cmp	r0, #0
   14cc4:	beq	14cd4 <table_cell_has_value@@Base+0x20>
   14cc8:	ldr	r0, [r0]
   14ccc:	adds	r0, r0, #0
   14cd0:	movne	r0, #1
   14cd4:	ldr	r4, [sp]
   14cd8:	add	sp, sp, #4
   14cdc:	pop	{pc}		; (ldr pc, [sp], #4)

00014ce0 <table_cell_init@@Base>:
   14ce0:	str	r4, [sp, #-8]!
   14ce4:	mov	r4, r2
   14ce8:	str	lr, [sp, #4]
   14cec:	bl	139a8 <table_get_row_ptr@@Base>
   14cf0:	ldr	r3, [r0]
   14cf4:	mov	r2, #0
   14cf8:	str	r2, [r3, r4, lsl #2]
   14cfc:	ldr	r4, [sp]
   14d00:	add	sp, sp, #4
   14d04:	pop	{pc}		; (ldr pc, [sp], #4)

00014d08 <table_cell_destroy@@Base>:
   14d08:	strd	r4, [sp, #-16]!
   14d0c:	mov	r4, r2
   14d10:	mov	r5, r0
   14d14:	str	r6, [sp, #8]
   14d18:	mov	r6, r1
   14d1c:	mov	r1, r2
   14d20:	str	lr, [sp, #12]
   14d24:	bl	129fc <table_get_column_data_type@@Base>
   14d28:	cmp	r0, #23
   14d2c:	bne	14d40 <table_cell_destroy@@Base+0x38>
   14d30:	ldrd	r4, [sp]
   14d34:	ldr	r6, [sp, #8]
   14d38:	add	sp, sp, #12
   14d3c:	pop	{pc}		; (ldr pc, [sp], #4)
   14d40:	mov	r1, r6
   14d44:	mov	r0, r5
   14d48:	bl	139a8 <table_get_row_ptr@@Base>
   14d4c:	ldr	r3, [r0]
   14d50:	ldr	r0, [r3, r4, lsl #2]
   14d54:	cmp	r0, #0
   14d58:	beq	14d30 <table_cell_destroy@@Base+0x28>
   14d5c:	ldrd	r4, [sp]
   14d60:	ldr	r6, [sp, #8]
   14d64:	ldr	lr, [sp, #12]
   14d68:	add	sp, sp, #16
   14d6c:	b	11b70 <free@plt>

00014d70 <table_cell_to_buffer@@Base>:
   14d70:	strd	r4, [sp, #-20]!	; 0xffffffec
   14d74:	mov	r4, r2
   14d78:	mov	r5, r3
   14d7c:	strd	r6, [sp, #8]
   14d80:	mov	r7, r1
   14d84:	mov	r1, r2
   14d88:	str	lr, [sp, #16]
   14d8c:	sub	sp, sp, #12
   14d90:	mov	r6, r0
   14d94:	bl	129fc <table_get_column_data_type@@Base>
   14d98:	cmp	r0, #23
   14d9c:	ldrls	pc, [pc, r0, lsl #2]
   14da0:	b	14e2c <table_cell_to_buffer@@Base+0xbc>
   14da4:	andeq	r5, r1, r8, lsr r1
   14da8:	andeq	r5, r1, r4, lsr #2
   14dac:	andeq	r5, r1, r0, lsl r1
   14db0:	strdeq	r5, [r1], -ip
   14db4:	andeq	r5, r1, r8, ror #1
   14db8:	ldrdeq	r5, [r1], -r4
   14dbc:	andeq	r5, r1, r0, asr #1
   14dc0:	muleq	r1, r4, r0
   14dc4:	andeq	r5, r1, r0, lsl #1
   14dc8:	andeq	r5, r1, ip, rrx
   14dcc:	andeq	r5, r1, r0, asr #32
   14dd0:	andeq	r5, r1, r4, lsl r0
   14dd4:	andeq	r4, r1, r8, ror #31
   14dd8:			; <UNDEFINED> instruction: 0x00014fbc
   14ddc:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14de0:	andeq	r4, r1, r4, ror #30
   14de4:	andeq	r4, r1, r4, lsr pc
   14de8:	andeq	r4, r1, r8, lsl #30
   14dec:	ldrdeq	r4, [r1], -ip
   14df0:	andeq	r4, r1, r8, asr #29
   14df4:	andeq	r4, r1, r4, lsl #28
   14df8:	muleq	r1, ip, lr
   14dfc:	andeq	r4, r1, r0, ror lr
   14e00:	andeq	r4, r1, r4, asr #28
   14e04:	mov	r2, r4
   14e08:	mov	r1, r7
   14e0c:	mov	r0, r6
   14e10:	bl	136a8 <table_get_uchar@@Base>
   14e14:	mov	r3, r0
   14e18:	movw	r2, #22940	; 0x599c
   14e1c:	movt	r2, #1
   14e20:	mov	r0, r5
   14e24:	ldr	r1, [sp, #32]
   14e28:	bl	11bdc <snprintf@plt>
   14e2c:	mov	r0, #0
   14e30:	add	sp, sp, #12
   14e34:	ldrd	r4, [sp]
   14e38:	ldrd	r6, [sp, #8]
   14e3c:	add	sp, sp, #16
   14e40:	pop	{pc}		; (ldr pc, [sp], #4)
   14e44:	mov	r2, r4
   14e48:	mov	r1, r7
   14e4c:	mov	r0, r6
   14e50:	bl	136e4 <table_get_ptr@@Base>
   14e54:	mov	r3, r0
   14e58:	movw	r2, #22944	; 0x59a0
   14e5c:	movt	r2, #1
   14e60:	mov	r0, r5
   14e64:	ldr	r1, [sp, #32]
   14e68:	bl	11bdc <snprintf@plt>
   14e6c:	b	14e2c <table_cell_to_buffer@@Base+0xbc>
   14e70:	mov	r2, r4
   14e74:	mov	r1, r7
   14e78:	mov	r0, r6
   14e7c:	bl	13408 <table_get_bool@@Base>
   14e80:	mov	r3, r0
   14e84:	movw	r2, #22884	; 0x5964
   14e88:	movt	r2, #1
   14e8c:	mov	r0, r5
   14e90:	ldr	r1, [sp, #32]
   14e94:	bl	11bdc <snprintf@plt>
   14e98:	b	14e2c <table_cell_to_buffer@@Base+0xbc>
   14e9c:	mov	r2, r4
   14ea0:	mov	r1, r7
   14ea4:	mov	r0, r6
   14ea8:	bl	136c8 <table_get_string@@Base>
   14eac:	mov	r3, r0
   14eb0:	movw	r2, #22924	; 0x598c
   14eb4:	movt	r2, #1
   14eb8:	mov	r0, r5
   14ebc:	ldr	r1, [sp, #32]
   14ec0:	bl	11bdc <snprintf@plt>
   14ec4:	b	14e2c <table_cell_to_buffer@@Base+0xbc>
   14ec8:	mov	r2, r4
   14ecc:	mov	r1, r7
   14ed0:	mov	r0, r6
   14ed4:	bl	13688 <table_get_char@@Base>
   14ed8:	b	14e14 <table_cell_to_buffer@@Base+0xa4>
   14edc:	mov	r2, r4
   14ee0:	mov	r1, r7
   14ee4:	mov	r0, r6
   14ee8:	bl	13668 <table_get_ldouble@@Base>
   14eec:	mov	r0, r5
   14ef0:	movw	r2, #22936	; 0x5998
   14ef4:	movt	r2, #1
   14ef8:	vstr	d0, [sp]
   14efc:	ldr	r1, [sp, #32]
   14f00:	bl	11bdc <snprintf@plt>
   14f04:	b	14e2c <table_cell_to_buffer@@Base+0xbc>
   14f08:	mov	r2, r4
   14f0c:	mov	r1, r7
   14f10:	mov	r0, r6
   14f14:	bl	13648 <table_get_double@@Base>
   14f18:	mov	r0, r5
   14f1c:	movw	r2, #22932	; 0x5994
   14f20:	movt	r2, #1
   14f24:	vstr	d0, [sp]
   14f28:	ldr	r1, [sp, #32]
   14f2c:	bl	11bdc <snprintf@plt>
   14f30:	b	14e2c <table_cell_to_buffer@@Base+0xbc>
   14f34:	mov	r2, r4
   14f38:	mov	r1, r7
   14f3c:	mov	r0, r6
   14f40:	bl	13628 <table_get_float@@Base>
   14f44:	vcvt.f64.f32	d0, s0
   14f48:	mov	r0, r5
   14f4c:	movw	r2, #22928	; 0x5990
   14f50:	movt	r2, #1
   14f54:	ldr	r1, [sp, #32]
   14f58:	vstr	d0, [sp]
   14f5c:	bl	11bdc <snprintf@plt>
   14f60:	b	14e2c <table_cell_to_buffer@@Base+0xbc>
   14f64:	mov	r2, r4
   14f68:	mov	r1, r7
   14f6c:	mov	r0, r6
   14f70:	bl	13608 <table_get_ullong@@Base>
   14f74:	movw	r2, #22900	; 0x5974
   14f78:	movt	r2, #1
   14f7c:	strd	r0, [sp]
   14f80:	mov	r0, r5
   14f84:	ldr	r1, [sp, #32]
   14f88:	bl	11bdc <snprintf@plt>
   14f8c:	b	14e2c <table_cell_to_buffer@@Base+0xbc>
   14f90:	mov	r2, r4
   14f94:	mov	r1, r7
   14f98:	mov	r0, r6
   14f9c:	bl	135e8 <table_get_llong@@Base>
   14fa0:	movw	r2, #22892	; 0x596c
   14fa4:	movt	r2, #1
   14fa8:	strd	r0, [sp]
   14fac:	mov	r0, r5
   14fb0:	ldr	r1, [sp, #32]
   14fb4:	bl	11bdc <snprintf@plt>
   14fb8:	b	14e2c <table_cell_to_buffer@@Base+0xbc>
   14fbc:	mov	r2, r4
   14fc0:	mov	r1, r7
   14fc4:	mov	r0, r6
   14fc8:	bl	135c8 <table_get_ulong@@Base>
   14fcc:	mov	r3, r0
   14fd0:	movw	r2, #22920	; 0x5988
   14fd4:	movt	r2, #1
   14fd8:	mov	r0, r5
   14fdc:	ldr	r1, [sp, #32]
   14fe0:	bl	11bdc <snprintf@plt>
   14fe4:	b	14e2c <table_cell_to_buffer@@Base+0xbc>
   14fe8:	mov	r2, r4
   14fec:	mov	r1, r7
   14ff0:	mov	r0, r6
   14ff4:	bl	135a8 <table_get_long@@Base>
   14ff8:	mov	r3, r0
   14ffc:	movw	r2, #22916	; 0x5984
   15000:	movt	r2, #1
   15004:	mov	r0, r5
   15008:	ldr	r1, [sp, #32]
   1500c:	bl	11bdc <snprintf@plt>
   15010:	b	14e2c <table_cell_to_buffer@@Base+0xbc>
   15014:	mov	r2, r4
   15018:	mov	r1, r7
   1501c:	mov	r0, r6
   15020:	bl	13588 <table_get_ushort@@Base>
   15024:	mov	r3, r0
   15028:	movw	r2, #22912	; 0x5980
   1502c:	movt	r2, #1
   15030:	mov	r0, r5
   15034:	ldr	r1, [sp, #32]
   15038:	bl	11bdc <snprintf@plt>
   1503c:	b	14e2c <table_cell_to_buffer@@Base+0xbc>
   15040:	mov	r2, r4
   15044:	mov	r1, r7
   15048:	mov	r0, r6
   1504c:	bl	13568 <table_get_short@@Base>
   15050:	mov	r3, r0
   15054:	movw	r2, #22908	; 0x597c
   15058:	movt	r2, #1
   1505c:	mov	r0, r5
   15060:	ldr	r1, [sp, #32]
   15064:	bl	11bdc <snprintf@plt>
   15068:	b	14e2c <table_cell_to_buffer@@Base+0xbc>
   1506c:	mov	r2, r4
   15070:	mov	r1, r7
   15074:	mov	r0, r6
   15078:	bl	13548 <table_get_uint64@@Base>
   1507c:	b	14f74 <table_cell_to_buffer@@Base+0x204>
   15080:	mov	r2, r4
   15084:	mov	r1, r7
   15088:	mov	r0, r6
   1508c:	bl	13528 <table_get_int64@@Base>
   15090:	b	14fa0 <table_cell_to_buffer@@Base+0x230>
   15094:	mov	r2, r4
   15098:	mov	r1, r7
   1509c:	mov	r0, r6
   150a0:	bl	13508 <table_get_uint32@@Base>
   150a4:	mov	r3, r0
   150a8:	movw	r2, #22888	; 0x5968
   150ac:	movt	r2, #1
   150b0:	mov	r0, r5
   150b4:	ldr	r1, [sp, #32]
   150b8:	bl	11bdc <snprintf@plt>
   150bc:	b	14e2c <table_cell_to_buffer@@Base+0xbc>
   150c0:	mov	r2, r4
   150c4:	mov	r1, r7
   150c8:	mov	r0, r6
   150cc:	bl	134e8 <table_get_int32@@Base>
   150d0:	b	14e80 <table_cell_to_buffer@@Base+0x110>
   150d4:	mov	r2, r4
   150d8:	mov	r1, r7
   150dc:	mov	r0, r6
   150e0:	bl	134c8 <table_get_uint16@@Base>
   150e4:	b	150a4 <table_cell_to_buffer@@Base+0x334>
   150e8:	mov	r2, r4
   150ec:	mov	r1, r7
   150f0:	mov	r0, r6
   150f4:	bl	134a8 <table_get_int16@@Base>
   150f8:	b	14e80 <table_cell_to_buffer@@Base+0x110>
   150fc:	mov	r2, r4
   15100:	mov	r1, r7
   15104:	mov	r0, r6
   15108:	bl	13488 <table_get_uint8@@Base>
   1510c:	b	150a4 <table_cell_to_buffer@@Base+0x334>
   15110:	mov	r2, r4
   15114:	mov	r1, r7
   15118:	mov	r0, r6
   1511c:	bl	13468 <table_get_int8@@Base>
   15120:	b	14e80 <table_cell_to_buffer@@Base+0x110>
   15124:	mov	r2, r4
   15128:	mov	r1, r7
   1512c:	mov	r0, r6
   15130:	bl	13448 <table_get_uint@@Base>
   15134:	b	150a4 <table_cell_to_buffer@@Base+0x334>
   15138:	mov	r2, r4
   1513c:	mov	r1, r7
   15140:	mov	r0, r6
   15144:	bl	13428 <table_get_int@@Base>
   15148:	b	14e80 <table_cell_to_buffer@@Base+0x110>

0001514c <table_cell_from_buffer@@Base>:
   1514c:	strd	r4, [sp, #-28]!	; 0xffffffe4
   15150:	mov	r4, r2
   15154:	mov	r5, r3
   15158:	strd	r6, [sp, #8]
   1515c:	strd	r8, [sp, #16]
   15160:	mov	r9, r1
   15164:	mov	r1, r2
   15168:	str	lr, [sp, #24]
   1516c:	sub	sp, sp, #268	; 0x10c
   15170:	mov	r8, r0
   15174:	bl	129fc <table_get_column_data_type@@Base>
   15178:	cmp	r0, #23
   1517c:	ldrls	pc, [pc, r0, lsl #2]
   15180:	b	15778 <table_cell_from_buffer@@Base+0x62c>
   15184:	andeq	r5, r1, ip, lsl #14
   15188:	ldrdeq	r5, [r1], -r4
   1518c:	muleq	r1, ip, r6
   15190:	andeq	r5, r1, r4, ror #12
   15194:	andeq	r5, r1, ip, lsr #12
   15198:	strdeq	r5, [r1], -r4
   1519c:			; <UNDEFINED> instruction: 0x000155bc
   151a0:	andeq	r5, r1, r4, lsl #11
   151a4:	andeq	r5, r1, r8, asr #10
   151a8:	andeq	r5, r1, ip, lsl #10
   151ac:	ldrdeq	r5, [r1], -r4
   151b0:	muleq	r1, ip, r4
   151b4:	andeq	r5, r1, r4, ror #8
   151b8:	andeq	r5, r1, ip, lsr #8
   151bc:	strdeq	r5, [r1], -r0
   151c0:			; <UNDEFINED> instruction: 0x000153b4
   151c4:	andeq	r5, r1, r4, asr #6
   151c8:	andeq	r5, r1, ip, lsl #6
   151cc:	andeq	r5, r1, ip, ror r3
   151d0:	andeq	r5, r1, r4, ror #4
   151d4:	ldrdeq	r5, [r1], -r4
   151d8:	muleq	r1, ip, r2
   151dc:	andeq	r5, r1, r0, lsr #4
   151e0:	andeq	r5, r1, r4, ror #3
   151e4:	mov	r0, r5
   151e8:	movw	r1, #22944	; 0x59a0
   151ec:	movt	r1, #1
   151f0:	add	r2, sp, #8
   151f4:	bl	11be8 <__isoc99_sscanf@plt>
   151f8:	cmp	r0, #1
   151fc:	beq	15744 <table_cell_from_buffer@@Base+0x5f8>
   15200:	mvn	r5, #0
   15204:	mov	r0, r5
   15208:	add	sp, sp, #268	; 0x10c
   1520c:	ldrd	r4, [sp]
   15210:	ldrd	r6, [sp, #8]
   15214:	ldrd	r8, [sp, #16]
   15218:	add	sp, sp, #24
   1521c:	pop	{pc}		; (ldr pc, [sp], #4)
   15220:	mov	r0, r5
   15224:	movw	r1, #22884	; 0x5964
   15228:	movt	r1, #1
   1522c:	add	r2, sp, #8
   15230:	bl	11be8 <__isoc99_sscanf@plt>
   15234:	cmp	r0, #1
   15238:	bne	15200 <table_cell_from_buffer@@Base+0xb4>
   1523c:	ldr	r5, [sp, #8]
   15240:	cmp	r5, #0
   15244:	beq	15760 <table_cell_from_buffer@@Base+0x614>
   15248:	mov	r3, r0
   1524c:	mov	r2, r4
   15250:	mov	r1, r9
   15254:	mov	r0, r8
   15258:	bl	13d34 <table_set_bool@@Base>
   1525c:	mov	r5, #0
   15260:	b	15204 <table_cell_from_buffer@@Base+0xb8>
   15264:	mov	r0, r5
   15268:	movw	r1, #22940	; 0x599c
   1526c:	movt	r1, #1
   15270:	add	r2, sp, #8
   15274:	bl	11be8 <__isoc99_sscanf@plt>
   15278:	cmp	r0, #1
   1527c:	bne	15200 <table_cell_from_buffer@@Base+0xb4>
   15280:	mov	r2, r4
   15284:	mov	r1, r9
   15288:	ldrb	r3, [sp, #8]
   1528c:	mov	r0, r8
   15290:	mov	r5, #0
   15294:	bl	14a10 <table_set_char@@Base>
   15298:	b	15204 <table_cell_from_buffer@@Base+0xb8>
   1529c:	mov	r0, r5
   152a0:	add	r2, sp, #8
   152a4:	movw	r1, #22924	; 0x598c
   152a8:	movt	r1, #1
   152ac:	bl	11be8 <__isoc99_sscanf@plt>
   152b0:	cmp	r0, #1
   152b4:	bne	15200 <table_cell_from_buffer@@Base+0xb4>
   152b8:	add	r3, sp, #8
   152bc:	mov	r2, r4
   152c0:	mov	r1, r9
   152c4:	mov	r0, r8
   152c8:	bl	14974 <table_set_string@@Base>
   152cc:	mov	r5, #0
   152d0:	b	15204 <table_cell_from_buffer@@Base+0xb8>
   152d4:	mov	r0, r5
   152d8:	movw	r1, #22940	; 0x599c
   152dc:	movt	r1, #1
   152e0:	add	r2, sp, #8
   152e4:	bl	11be8 <__isoc99_sscanf@plt>
   152e8:	cmp	r0, #1
   152ec:	bne	15200 <table_cell_from_buffer@@Base+0xb4>
   152f0:	mov	r2, r4
   152f4:	mov	r1, r9
   152f8:	ldrb	r3, [sp, #8]
   152fc:	mov	r0, r8
   15300:	mov	r5, #0
   15304:	bl	14aac <table_set_uchar@@Base>
   15308:	b	15204 <table_cell_from_buffer@@Base+0xb8>
   1530c:	mov	r0, r5
   15310:	movw	r1, #22932	; 0x5994
   15314:	movt	r1, #1
   15318:	add	r2, sp, #8
   1531c:	bl	11be8 <__isoc99_sscanf@plt>
   15320:	cmp	r0, #1
   15324:	bne	15200 <table_cell_from_buffer@@Base+0xb4>
   15328:	mov	r2, r4
   1532c:	mov	r1, r9
   15330:	vldr	d0, [sp, #8]
   15334:	mov	r0, r8
   15338:	mov	r5, #0
   1533c:	bl	14824 <table_set_double@@Base>
   15340:	b	15204 <table_cell_from_buffer@@Base+0xb8>
   15344:	mov	r0, r5
   15348:	movw	r1, #22928	; 0x5990
   1534c:	movt	r1, #1
   15350:	add	r2, sp, #8
   15354:	bl	11be8 <__isoc99_sscanf@plt>
   15358:	cmp	r0, #1
   1535c:	bne	15200 <table_cell_from_buffer@@Base+0xb4>
   15360:	mov	r2, r4
   15364:	mov	r1, r9
   15368:	vldr	s0, [sp, #8]
   1536c:	mov	r0, r8
   15370:	mov	r5, #0
   15374:	bl	14788 <table_set_float@@Base>
   15378:	b	15204 <table_cell_from_buffer@@Base+0xb8>
   1537c:	mov	r0, r5
   15380:	movw	r1, #22936	; 0x5998
   15384:	movt	r1, #1
   15388:	add	r2, sp, #8
   1538c:	bl	11be8 <__isoc99_sscanf@plt>
   15390:	cmp	r0, #1
   15394:	bne	15200 <table_cell_from_buffer@@Base+0xb4>
   15398:	mov	r2, r4
   1539c:	mov	r1, r9
   153a0:	vldr	d0, [sp, #8]
   153a4:	mov	r0, r8
   153a8:	mov	r5, #0
   153ac:	bl	148cc <table_set_ldouble@@Base>
   153b0:	b	15204 <table_cell_from_buffer@@Base+0xb8>
   153b4:	mov	r0, r5
   153b8:	add	r2, sp, #8
   153bc:	movw	r1, #22900	; 0x5974
   153c0:	movt	r1, #1
   153c4:	bl	11be8 <__isoc99_sscanf@plt>
   153c8:	cmp	r0, #1
   153cc:	bne	15200 <table_cell_from_buffer@@Base+0xb4>
   153d0:	ldrd	r6, [sp, #8]
   153d4:	mov	r2, r4
   153d8:	mov	r1, r9
   153dc:	mov	r0, r8
   153e0:	mov	r5, #0
   153e4:	strd	r6, [sp]
   153e8:	bl	146e0 <table_set_ullong@@Base>
   153ec:	b	15204 <table_cell_from_buffer@@Base+0xb8>
   153f0:	mov	r0, r5
   153f4:	add	r2, sp, #8
   153f8:	movw	r1, #22892	; 0x596c
   153fc:	movt	r1, #1
   15400:	bl	11be8 <__isoc99_sscanf@plt>
   15404:	cmp	r0, #1
   15408:	bne	15200 <table_cell_from_buffer@@Base+0xb4>
   1540c:	ldrd	r6, [sp, #8]
   15410:	mov	r2, r4
   15414:	mov	r1, r9
   15418:	mov	r0, r8
   1541c:	mov	r5, #0
   15420:	strd	r6, [sp]
   15424:	bl	14638 <table_set_llong@@Base>
   15428:	b	15204 <table_cell_from_buffer@@Base+0xb8>
   1542c:	mov	r0, r5
   15430:	movw	r1, #22920	; 0x5988
   15434:	movt	r1, #1
   15438:	add	r2, sp, #8
   1543c:	bl	11be8 <__isoc99_sscanf@plt>
   15440:	cmp	r0, #1
   15444:	bne	15200 <table_cell_from_buffer@@Base+0xb4>
   15448:	mov	r2, r4
   1544c:	mov	r1, r9
   15450:	ldr	r3, [sp, #8]
   15454:	mov	r0, r8
   15458:	mov	r5, #0
   1545c:	bl	1459c <table_set_ulong@@Base>
   15460:	b	15204 <table_cell_from_buffer@@Base+0xb8>
   15464:	mov	r0, r5
   15468:	movw	r1, #22916	; 0x5984
   1546c:	movt	r1, #1
   15470:	add	r2, sp, #8
   15474:	bl	11be8 <__isoc99_sscanf@plt>
   15478:	cmp	r0, #1
   1547c:	bne	15200 <table_cell_from_buffer@@Base+0xb4>
   15480:	mov	r2, r4
   15484:	mov	r1, r9
   15488:	ldr	r3, [sp, #8]
   1548c:	mov	r0, r8
   15490:	mov	r5, #0
   15494:	bl	14500 <table_set_long@@Base>
   15498:	b	15204 <table_cell_from_buffer@@Base+0xb8>
   1549c:	mov	r0, r5
   154a0:	add	r2, sp, #8
   154a4:	movw	r1, #22912	; 0x5980
   154a8:	movt	r1, #1
   154ac:	bl	11be8 <__isoc99_sscanf@plt>
   154b0:	cmp	r0, #1
   154b4:	bne	15200 <table_cell_from_buffer@@Base+0xb4>
   154b8:	ldrh	r3, [sp, #8]
   154bc:	mov	r2, r4
   154c0:	mov	r1, r9
   154c4:	mov	r0, r8
   154c8:	mov	r5, #0
   154cc:	bl	14468 <table_set_ushort@@Base>
   154d0:	b	15204 <table_cell_from_buffer@@Base+0xb8>
   154d4:	mov	r0, r5
   154d8:	add	r2, sp, #8
   154dc:	movw	r1, #22908	; 0x597c
   154e0:	movt	r1, #1
   154e4:	bl	11be8 <__isoc99_sscanf@plt>
   154e8:	cmp	r0, #1
   154ec:	bne	15200 <table_cell_from_buffer@@Base+0xb4>
   154f0:	ldrsh	r3, [sp, #8]
   154f4:	mov	r2, r4
   154f8:	mov	r1, r9
   154fc:	mov	r0, r8
   15500:	mov	r5, #0
   15504:	bl	143d0 <table_set_short@@Base>
   15508:	b	15204 <table_cell_from_buffer@@Base+0xb8>
   1550c:	mov	r0, r5
   15510:	add	r2, sp, #8
   15514:	movw	r1, #22900	; 0x5974
   15518:	movt	r1, #1
   1551c:	bl	11be8 <__isoc99_sscanf@plt>
   15520:	cmp	r0, #1
   15524:	bne	15200 <table_cell_from_buffer@@Base+0xb4>
   15528:	ldrd	r6, [sp, #8]
   1552c:	mov	r2, r4
   15530:	mov	r1, r9
   15534:	mov	r0, r8
   15538:	mov	r5, #0
   1553c:	strd	r6, [sp]
   15540:	bl	1432c <table_set_uint64@@Base>
   15544:	b	15204 <table_cell_from_buffer@@Base+0xb8>
   15548:	mov	r0, r5
   1554c:	add	r2, sp, #8
   15550:	movw	r1, #22892	; 0x596c
   15554:	movt	r1, #1
   15558:	bl	11be8 <__isoc99_sscanf@plt>
   1555c:	cmp	r0, #1
   15560:	bne	15200 <table_cell_from_buffer@@Base+0xb4>
   15564:	ldrd	r6, [sp, #8]
   15568:	mov	r2, r4
   1556c:	mov	r1, r9
   15570:	mov	r0, r8
   15574:	mov	r5, #0
   15578:	strd	r6, [sp]
   1557c:	bl	1428c <table_set_int64@@Base>
   15580:	b	15204 <table_cell_from_buffer@@Base+0xb8>
   15584:	mov	r0, r5
   15588:	movw	r1, #22888	; 0x5968
   1558c:	movt	r1, #1
   15590:	add	r2, sp, #8
   15594:	bl	11be8 <__isoc99_sscanf@plt>
   15598:	cmp	r0, #1
   1559c:	bne	15200 <table_cell_from_buffer@@Base+0xb4>
   155a0:	mov	r2, r4
   155a4:	mov	r1, r9
   155a8:	ldr	r3, [sp, #8]
   155ac:	mov	r0, r8
   155b0:	mov	r5, #0
   155b4:	bl	141f4 <table_set_uint32@@Base>
   155b8:	b	15204 <table_cell_from_buffer@@Base+0xb8>
   155bc:	mov	r0, r5
   155c0:	movw	r1, #22884	; 0x5964
   155c4:	movt	r1, #1
   155c8:	add	r2, sp, #8
   155cc:	bl	11be8 <__isoc99_sscanf@plt>
   155d0:	cmp	r0, #1
   155d4:	bne	15200 <table_cell_from_buffer@@Base+0xb4>
   155d8:	mov	r2, r4
   155dc:	mov	r1, r9
   155e0:	ldr	r3, [sp, #8]
   155e4:	mov	r0, r8
   155e8:	mov	r5, #0
   155ec:	bl	1415c <table_set_int32@@Base>
   155f0:	b	15204 <table_cell_from_buffer@@Base+0xb8>
   155f4:	mov	r0, r5
   155f8:	add	r2, sp, #8
   155fc:	movw	r1, #22912	; 0x5980
   15600:	movt	r1, #1
   15604:	bl	11be8 <__isoc99_sscanf@plt>
   15608:	cmp	r0, #1
   1560c:	bne	15200 <table_cell_from_buffer@@Base+0xb4>
   15610:	ldrh	r3, [sp, #8]
   15614:	mov	r2, r4
   15618:	mov	r1, r9
   1561c:	mov	r0, r8
   15620:	mov	r5, #0
   15624:	bl	140c4 <table_set_uint16@@Base>
   15628:	b	15204 <table_cell_from_buffer@@Base+0xb8>
   1562c:	mov	r0, r5
   15630:	add	r2, sp, #8
   15634:	movw	r1, #22908	; 0x597c
   15638:	movt	r1, #1
   1563c:	bl	11be8 <__isoc99_sscanf@plt>
   15640:	cmp	r0, #1
   15644:	bne	15200 <table_cell_from_buffer@@Base+0xb4>
   15648:	ldrsh	r3, [sp, #8]
   1564c:	mov	r2, r4
   15650:	mov	r1, r9
   15654:	mov	r0, r8
   15658:	mov	r5, #0
   1565c:	bl	1402c <table_set_int16@@Base>
   15660:	b	15204 <table_cell_from_buffer@@Base+0xb8>
   15664:	mov	r0, r5
   15668:	movw	r1, #22956	; 0x59ac
   1566c:	movt	r1, #1
   15670:	add	r2, sp, #8
   15674:	bl	11be8 <__isoc99_sscanf@plt>
   15678:	cmp	r0, #1
   1567c:	bne	15200 <table_cell_from_buffer@@Base+0xb4>
   15680:	mov	r2, r4
   15684:	mov	r1, r9
   15688:	ldrb	r3, [sp, #8]
   1568c:	mov	r0, r8
   15690:	mov	r5, #0
   15694:	bl	13f94 <table_set_uint8@@Base>
   15698:	b	15204 <table_cell_from_buffer@@Base+0xb8>
   1569c:	mov	r0, r5
   156a0:	add	r2, sp, #8
   156a4:	movw	r1, #22948	; 0x59a4
   156a8:	movt	r1, #1
   156ac:	bl	11be8 <__isoc99_sscanf@plt>
   156b0:	cmp	r0, #1
   156b4:	bne	15200 <table_cell_from_buffer@@Base+0xb4>
   156b8:	ldrsb	r3, [sp, #8]
   156bc:	mov	r2, r4
   156c0:	mov	r1, r9
   156c4:	mov	r0, r8
   156c8:	mov	r5, #0
   156cc:	bl	13efc <table_set_int8@@Base>
   156d0:	b	15204 <table_cell_from_buffer@@Base+0xb8>
   156d4:	mov	r0, r5
   156d8:	movw	r1, #22888	; 0x5968
   156dc:	movt	r1, #1
   156e0:	add	r2, sp, #8
   156e4:	bl	11be8 <__isoc99_sscanf@plt>
   156e8:	cmp	r0, #1
   156ec:	bne	15200 <table_cell_from_buffer@@Base+0xb4>
   156f0:	mov	r2, r4
   156f4:	mov	r1, r9
   156f8:	ldr	r3, [sp, #8]
   156fc:	mov	r0, r8
   15700:	mov	r5, #0
   15704:	bl	13e64 <table_set_uint@@Base>
   15708:	b	15204 <table_cell_from_buffer@@Base+0xb8>
   1570c:	mov	r0, r5
   15710:	movw	r1, #22884	; 0x5964
   15714:	movt	r1, #1
   15718:	add	r2, sp, #8
   1571c:	bl	11be8 <__isoc99_sscanf@plt>
   15720:	cmp	r0, #1
   15724:	bne	15200 <table_cell_from_buffer@@Base+0xb4>
   15728:	mov	r2, r4
   1572c:	mov	r1, r9
   15730:	ldr	r3, [sp, #8]
   15734:	mov	r0, r8
   15738:	mov	r5, #0
   1573c:	bl	13dcc <table_set_int@@Base>
   15740:	b	15204 <table_cell_from_buffer@@Base+0xb8>
   15744:	mov	r2, r4
   15748:	mov	r1, r9
   1574c:	ldr	r3, [sp, #8]
   15750:	mov	r0, r8
   15754:	mov	r5, #0
   15758:	bl	14b48 <table_set_ptr@@Base>
   1575c:	b	15204 <table_cell_from_buffer@@Base+0xb8>
   15760:	mov	r2, r4
   15764:	mov	r1, r9
   15768:	mov	r0, r8
   1576c:	mov	r3, r5
   15770:	bl	13d34 <table_set_bool@@Base>
   15774:	b	15204 <table_cell_from_buffer@@Base+0xb8>
   15778:	mov	r5, #0
   1577c:	b	15204 <table_cell_from_buffer@@Base+0xb8>

00015780 <table_cell_nullify@@Base>:
   15780:	strd	r4, [sp, #-16]!
   15784:	mov	r5, r2
   15788:	str	r6, [sp, #8]
   1578c:	str	lr, [sp, #12]
   15790:	bl	139a8 <table_get_row_ptr@@Base>
   15794:	ldr	r4, [r0]
   15798:	ldr	r0, [r4, r5, lsl #2]
   1579c:	cmp	r0, #0
   157a0:	beq	157b0 <table_cell_nullify@@Base+0x30>
   157a4:	bl	11b70 <free@plt>
   157a8:	mov	r3, #0
   157ac:	str	r3, [r4, r5, lsl #2]
   157b0:	ldrd	r4, [sp]
   157b4:	mov	r0, #0
   157b8:	ldr	r6, [sp, #8]
   157bc:	add	sp, sp, #12
   157c0:	pop	{pc}		; (ldr pc, [sp], #4)

000157c4 <table_get_cell_ptr@@Base>:
   157c4:	str	r4, [sp, #-8]!
   157c8:	mov	r4, r2
   157cc:	str	lr, [sp, #4]
   157d0:	bl	139a8 <table_get_row_ptr@@Base>
   157d4:	ldr	r0, [r0]
   157d8:	add	r0, r0, r4, lsl #2
   157dc:	ldr	r4, [sp]
   157e0:	add	sp, sp, #4
   157e4:	pop	{pc}		; (ldr pc, [sp], #4)

000157e8 <__libc_csu_init@@Base>:
   157e8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   157ec:	mov	r7, r0
   157f0:	ldr	r6, [pc, #72]	; 15840 <__libc_csu_init@@Base+0x58>
   157f4:	ldr	r5, [pc, #72]	; 15844 <__libc_csu_init@@Base+0x5c>
   157f8:	add	r6, pc, r6
   157fc:	add	r5, pc, r5
   15800:	sub	r6, r6, r5
   15804:	mov	r8, r1
   15808:	mov	r9, r2
   1580c:	bl	11b38 <strcmp@plt-0x20>
   15810:	asrs	r6, r6, #2
   15814:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   15818:	mov	r4, #0
   1581c:	add	r4, r4, #1
   15820:	ldr	r3, [r5], #4
   15824:	mov	r2, r9
   15828:	mov	r1, r8
   1582c:	mov	r0, r7
   15830:	blx	r3
   15834:	cmp	r6, r4
   15838:	bne	1581c <__libc_csu_init@@Base+0x34>
   1583c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15840:	andeq	r0, r1, r4, lsl r7
   15844:	andeq	r0, r1, ip, lsl #14

00015848 <__libc_csu_fini@@Base>:
   15848:	bx	lr

Disassembly of section .fini:

0001584c <.fini>:
   1584c:	push	{r3, lr}
   15850:	pop	{r3, pc}
