(edif serial_port
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2012 10 23 22 39 30)
      (program "Xilinx ngc2edif" (version "P.28xd"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure serial_port.ngc serial_port.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library serial_port_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell serial_port
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk
              (direction INPUT)
            )
            (port key1
              (direction INPUT)
            )
            (port key2
              (direction INPUT)
            )
            (port key3
              (direction INPUT)
            )
            (port ram1_en
              (direction OUTPUT)
            )
            (port rdn
              (direction OUTPUT)
            )
            (port wrn
              (direction OUTPUT)
            )
            (port key_clk
              (direction INPUT)
            )
            (port (array (rename databus "databus<7:0>") 8)
              (direction INOUT))
            (port (array (rename input "input<7:0>") 8)
              (direction INPUT))
            (designator "xc3s1200e-4-fg320")
            (property TYPE (string "serial_port") (owner "Xilinx"))
            (property BUS_INFO (string "8:INOUT:databus<7:0>") (owner "Xilinx"))
            (property BUS_INFO (string "8:INPUT:input<7:0>") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "serial_port_serial_port") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1_en_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename rdn_OBUF_renamed_0 "rdn_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename wrn_OBUF_renamed_1 "wrn_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net ram1_en
              (joined
                (portRef ram1_en)
                (portRef O (instanceRef ram1_en_OBUF))
              )
            )
            (net rdn
              (joined
                (portRef rdn)
                (portRef O (instanceRef rdn_OBUF_renamed_0))
              )
            )
            (net rdn_OBUF
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef I (instanceRef rdn_OBUF_renamed_0))
              )
            )
            (net wrn
              (joined
                (portRef wrn)
                (portRef O (instanceRef wrn_OBUF_renamed_1))
              )
            )
            (net wrn_OBUF
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef I (instanceRef ram1_en_OBUF))
                (portRef I (instanceRef wrn_OBUF_renamed_1))
              )
            )
          )
      )
    )
  )

  (design serial_port
    (cellRef serial_port
      (libraryRef serial_port_lib)
    )
    (property PART (string "xc3s1200e-4-fg320") (owner "Xilinx"))
  )
)

