Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 9f8bb4b77aae41e3b05e7a6efd976304 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_test_behav xil_defaultlib.ALU_test xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Bin [C:/Users/mikey/Documents/EE214/VivadoProjects/ALU/ALU.srcs/sources_1/new/Subtractor.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.FS
Compiling module xil_defaultlib.Subtractor
Compiling module xil_defaultlib.My_ALU
Compiling module xil_defaultlib.ALU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_test_behav
