<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="afifo9" module="FIFO_DC" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2013 10 02 00:43:36.892" version="5.5" type="Module" synthesis="synplify" source_format="Verilog">
  <Package>
		<File name="afifo9.lpc" type="lpc" modified="2013 10 02 00:43:34.739"/>
		<File name="afifo9.v" type="top_level_verilog" modified="2013 10 02 00:43:34.848"/>
		<File name="afifo9_tmpl.v" type="template_verilog" modified="2013 10 02 00:43:34.848"/>
		<File name="tb_afifo9_tmpl.v" type="testbench_verilog" modified="2013 10 02 00:43:34.880"/>
  </Package>
</DiamondModule>
