
---------- Begin Simulation Statistics ----------
final_tick                               666346483000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  77679                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701860                       # Number of bytes of host memory used
host_op_rate                                    77912                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8767.27                       # Real time elapsed on the host
host_tick_rate                               76003899                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   681034897                       # Number of instructions simulated
sim_ops                                     683072511                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.666346                       # Number of seconds simulated
sim_ticks                                666346483000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            83.935714                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               85208342                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           101516194                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8677273                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        132509676                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          14453331                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       14580969                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          127638                       # Number of indirect misses.
system.cpu0.branchPred.lookups              171023733                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1082927                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018218                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5529993                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 151202355                       # Number of branches committed
system.cpu0.commit.bw_lim_events             20003312                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058532                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       87078998                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           623641992                       # Number of instructions committed
system.cpu0.commit.committedOps             624661496                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1126518846                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.554506                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.360209                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    836325869     74.24%     74.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    168844210     14.99%     89.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     44357455      3.94%     93.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     33617500      2.98%     96.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     15485048      1.37%     97.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4665231      0.41%     97.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1584514      0.14%     98.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1635707      0.15%     98.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     20003312      1.78%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1126518846                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            13130335                       # Number of function calls committed.
system.cpu0.commit.int_insts                604957505                       # Number of committed integer instructions.
system.cpu0.commit.loads                    190154143                       # Number of loads committed
system.cpu0.commit.membars                    2037608                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037614      0.33%      0.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       347111716     55.57%     55.89% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4400507      0.70%     56.60% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1542070      0.25%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      191172353     30.60%     87.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      78397186     12.55%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        624661496                       # Class of committed instruction
system.cpu0.commit.refs                     269569567                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  623641992                       # Number of Instructions Simulated
system.cpu0.committedOps                    624661496                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.121389                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.121389                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            216092536                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3155872                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            83472823                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             723998308                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               407801689                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                507638127                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5538942                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             10042754                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4249517                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  171023733                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                128773247                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    724767386                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2926766                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           91                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     743315519                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 109                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          611                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               17372638                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.129271                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         407866295                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          99661673                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.561846                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1141320811                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.652170                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.881644                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               604780613     52.99%     52.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               401651926     35.19%     88.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                83226124      7.29%     95.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                39043795      3.42%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 6510613      0.57%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4613547      0.40%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  472455      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1018776      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2962      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1141320811                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      181666471                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5594559                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               161609401                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.530561                       # Inst execution rate
system.cpu0.iew.exec_refs                   318128064                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  97310144                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              167753532                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            220529145                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021156                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2481598                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           100551081                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          711721546                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            220817920                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4286506                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            701925937                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                762065                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              7122978                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5538942                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              9251409                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       201724                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        15008916                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         8161                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        10037                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4277610                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     30375002                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     21135646                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         10037                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       684278                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4910281                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                302933676                       # num instructions consuming a value
system.cpu0.iew.wb_count                    693859471                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.843416                       # average fanout of values written-back
system.cpu0.iew.wb_producers                255499156                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.524464                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     693913462                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               865938309                       # number of integer regfile reads
system.cpu0.int_regfile_writes              441560430                       # number of integer regfile writes
system.cpu0.ipc                              0.471389                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.471389                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038565      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            378500235     53.60%     53.88% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4405809      0.62%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1542571      0.22%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           223022495     31.58%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           96702718     13.69%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             706212444                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2135823                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003024                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 363729     17.03%     17.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    88      0.00%     17.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 307786     14.41%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     31.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1251069     58.58%     90.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               213147      9.98%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             706309647                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2556007346                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    693859420                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        798790875                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 708662504                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                706212444                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059042                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       87059965                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           125931                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           510                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     19977360                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1141320811                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.618768                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.844686                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          637680636     55.87%     55.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          347583496     30.45%     86.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          124743409     10.93%     97.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           21539980      1.89%     99.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            6668262      0.58%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1196252      0.10%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1582579      0.14%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             237168      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              89029      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1141320811                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.533801                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11849082                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         6520891                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           220529145                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          100551081                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    883                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1322987282                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10215849                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              185118321                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            399053705                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7296587                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               414437864                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              11866327                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                18598                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            890592243                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             720066874                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          460323466                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                504498295                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12001695                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5538942                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             31632849                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                61269693                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       890592199                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         94540                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2865                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 16604277                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2856                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1818245017                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1438293335                       # The number of ROB writes
system.cpu0.timesIdled                       12037579                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  850                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            81.420200                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                6658513                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             8177962                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1021106                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          9949394                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            799208                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         952027                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          152819                       # Number of indirect misses.
system.cpu1.branchPred.lookups               12253820                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        10151                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017936                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           581100                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10115169                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2594906                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054472                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        6051337                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57392905                       # Number of instructions committed
system.cpu1.commit.committedOps              58411015                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    228978989                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.255093                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.071172                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    207457851     90.60%     90.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     10170059      4.44%     95.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3870787      1.69%     96.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2053274      0.90%     97.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1347626      0.59%     98.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       872593      0.38%     98.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       456408      0.20%     98.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       155485      0.07%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2594906      1.13%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    228978989                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1443005                       # Number of function calls committed.
system.cpu1.commit.int_insts                 55975088                       # Number of committed integer instructions.
system.cpu1.commit.loads                     14461503                       # Number of loads committed
system.cpu1.commit.membars                    2035990                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035990      3.49%      3.49% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        34548572     59.15%     62.63% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         248003      0.42%     63.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          493477      0.84%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       15479439     26.50%     90.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5605522      9.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         58411015                       # Class of committed instruction
system.cpu1.commit.refs                      21084973                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57392905                       # Number of Instructions Simulated
system.cpu1.committedOps                     58411015                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.023148                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.023148                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            188332315                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               447269                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6302294                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              67519236                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 8869362                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 29773168                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                581382                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               873716                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2560947                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   12253820                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  8823569                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    219126657                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               106831                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      69495255                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2042776                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.053070                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           9969128                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7457721                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.300975                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         230117174                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.306425                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.764523                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               185654694     80.68%     80.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                28704183     12.47%     93.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 9652443      4.19%     97.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3728200      1.62%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1024608      0.45%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  897073      0.39%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  455737      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     226      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           230117174                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         782952                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              617603                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                10897590                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.269587                       # Inst execution rate
system.cpu1.iew.exec_refs                    22266869                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6780775                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              158253476                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             15614778                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018635                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           791364                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6986329                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           64454049                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             15486094                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           681221                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             62247774                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                617513                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2762612                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                581382                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4703646                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        15657                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          623531                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5859                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          294                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          217                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1153275                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       362859                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           294                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        77168                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        540435                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 36383266                       # num instructions consuming a value
system.cpu1.iew.wb_count                     61880398                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.826183                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30059234                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.267996                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      61903761                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                79359783                       # number of integer regfile reads
system.cpu1.int_regfile_writes               43953294                       # number of integer regfile writes
system.cpu1.ipc                              0.248562                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.248562                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036092      3.24%      3.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             37747171     59.98%     63.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              248042      0.39%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               493551      0.78%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            16619506     26.41%     90.81% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5784621      9.19%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              62928995                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1776323                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028227                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 233215     13.13%     13.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  3108      0.17%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 319802     18.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     31.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1078621     60.72%     92.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               141573      7.97%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              62669210                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         357837947                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     61880386                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         70497333                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  61399222                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 62928995                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054827                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        6043033                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            86488                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           355                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2958180                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    230117174                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.273465                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.747536                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          190836037     82.93%     82.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           25770431     11.20%     94.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8258334      3.59%     97.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2062111      0.90%     98.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2267954      0.99%     99.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             399942      0.17%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             321963      0.14%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             150957      0.07%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              49445      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      230117174                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.272538                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6729291                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1105813                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            15614778                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6986329                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    102                       # number of misc regfile reads
system.cpu1.numCycles                       230900126                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1101776607                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              170578288                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             41368646                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               7280382                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                10389354                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1914720                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                12614                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             85391652                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              66651659                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           47680456                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 30338406                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               8748414                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                581382                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             18207123                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 6311810                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        85391640                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22621                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               613                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 14101848                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           613                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   290846162                       # The number of ROB reads
system.cpu1.rob.rob_writes                  130065232                       # The number of ROB writes
system.cpu1.timesIdled                          38911                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2419627                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 8526                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2648684                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               6855964                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6398527                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12741132                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       775592                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       476375                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     37054303                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7428202                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     74085145                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7904577                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 666346483000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4097141                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2804269                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3538271                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              351                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            262                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2300673                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2300669                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4097141                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           165                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     19138942                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19138942                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    588933056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               588933056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              521                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6398592                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6398592    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6398592                       # Request fanout histogram
system.membus.respLayer1.occupancy        33600355799                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         25709054700                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   666346483000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 666346483000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 666346483000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 666346483000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 666346483000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   666346483000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 666346483000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 666346483000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 666346483000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 666346483000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       851321250                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1242877491.422656                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       198500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3207542000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   661238555500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5107927500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 666346483000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    112980627                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       112980627                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    112980627                       # number of overall hits
system.cpu0.icache.overall_hits::total      112980627                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     15792620                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      15792620                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     15792620                       # number of overall misses
system.cpu0.icache.overall_misses::total     15792620                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 266908192496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 266908192496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 266908192496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 266908192496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    128773247                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    128773247                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    128773247                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    128773247                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.122639                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.122639                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.122639                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.122639                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 16900.817755                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 16900.817755                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 16900.817755                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 16900.817755                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2700                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               64                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    42.187500                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     14206715                       # number of writebacks
system.cpu0.icache.writebacks::total         14206715                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1585870                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1585870                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1585870                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1585870                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     14206750                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     14206750                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     14206750                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     14206750                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 238407575496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 238407575496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 238407575496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 238407575496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.110324                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.110324                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.110324                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.110324                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 16781.288859                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 16781.288859                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 16781.288859                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 16781.288859                       # average overall mshr miss latency
system.cpu0.icache.replacements              14206715                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    112980627                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      112980627                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     15792620                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     15792620                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 266908192496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 266908192496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    128773247                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    128773247                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.122639                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.122639                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 16900.817755                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 16900.817755                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1585870                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1585870                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     14206750                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     14206750                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 238407575496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 238407575496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.110324                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.110324                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 16781.288859                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 16781.288859                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 666346483000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999911                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          127187263                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         14206717                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.952615                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999911                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        271753243                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       271753243                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 666346483000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    244200632                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       244200632                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    244200632                       # number of overall hits
system.cpu0.dcache.overall_hits::total      244200632                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     35077807                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      35077807                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     35077807                       # number of overall misses
system.cpu0.dcache.overall_misses::total     35077807                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1000054246849                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1000054246849                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1000054246849                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1000054246849                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    279278439                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    279278439                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    279278439                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    279278439                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.125602                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.125602                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.125602                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.125602                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 28509.600011                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28509.600011                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 28509.600011                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28509.600011                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      9364710                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        33482                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           835644                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            518                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    11.206578                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    64.637066                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     21370142                       # number of writebacks
system.cpu0.dcache.writebacks::total         21370142                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     14103192                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     14103192                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     14103192                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     14103192                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     20974615                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     20974615                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     20974615                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     20974615                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 444614229985                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 444614229985                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 444614229985                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 444614229985                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.075103                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.075103                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.075103                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.075103                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21197.730208                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21197.730208                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21197.730208                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21197.730208                       # average overall mshr miss latency
system.cpu0.dcache.replacements              21370142                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    179189684                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      179189684                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     21693400                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     21693400                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 571658672500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 571658672500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    200883084                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    200883084                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.107990                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.107990                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 26351.732439                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26351.732439                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5583128                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5583128                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     16110272                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     16110272                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 314106230000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 314106230000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.080197                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.080197                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 19497.264230                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19497.264230                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     65010948                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      65010948                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     13384407                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     13384407                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 428395574349                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 428395574349                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     78395355                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     78395355                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.170730                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.170730                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 32007.064217                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32007.064217                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      8520064                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      8520064                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4864343                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4864343                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 130507999985                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 130507999985                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.062049                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.062049                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26829.522504                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26829.522504                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1123                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1123                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          785                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          785                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6375500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6375500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1908                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1908                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.411426                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.411426                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8121.656051                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8121.656051                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          772                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          772                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       479500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       479500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006813                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006813                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 36884.615385                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36884.615385                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1691                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1691                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          154                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          154                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       715500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       715500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1845                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1845                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.083469                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.083469                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4646.103896                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4646.103896                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          154                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          154                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       561500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       561500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.083469                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.083469                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3646.103896                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3646.103896                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       610289                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         610289                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       407929                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       407929                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  33788793000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  33788793000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018218                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018218                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.400630                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.400630                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 82830.083176                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 82830.083176                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       407929                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       407929                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  33380864000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  33380864000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.400630                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.400630                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 81830.083176                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 81830.083176                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 666346483000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.977861                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          266196553                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         21382255                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.449414                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.977861                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999308                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999308                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        581983107                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       581983107                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 666346483000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            13308611                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            18455060                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               46854                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              391593                       # number of demand (read+write) hits
system.l2.demand_hits::total                 32202118                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           13308611                       # number of overall hits
system.l2.overall_hits::.cpu0.data           18455060                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              46854                       # number of overall hits
system.l2.overall_hits::.cpu1.data             391593                       # number of overall hits
system.l2.overall_hits::total                32202118                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            898135                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2914562                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4041                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1010770                       # number of demand (read+write) misses
system.l2.demand_misses::total                4827508                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           898135                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2914562                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4041                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1010770                       # number of overall misses
system.l2.overall_misses::total               4827508                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  73893956000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 229522714990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    354095000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 102491654486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     406262420476                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  73893956000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 229522714990                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    354095000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 102491654486                       # number of overall miss cycles
system.l2.overall_miss_latency::total    406262420476                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        14206746                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        21369622                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           50895                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1402363                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             37029626                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       14206746                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       21369622                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          50895                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1402363                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            37029626                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.063219                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.136388                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.079399                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.720762                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.130369                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.063219                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.136388                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.079399                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.720762                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.130369                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82274.887406                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 78750.328519                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87625.587726                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101399.580999                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84155.721850                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82274.887406                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 78750.328519                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87625.587726                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101399.580999                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84155.721850                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               5863                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        97                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      60.443299                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    850620                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2804270                       # number of writebacks
system.l2.writebacks::total                   2804270                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          52194                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          10608                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               62848                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         52194                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         10608                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              62848                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       898107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2862368                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4023                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1000162                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4764660                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       898107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2862368                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4023                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1000162                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1753417                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6518077                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  64910970000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 197671680494                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    313125500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  91837407989                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 354733183983                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  64910970000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 197671680494                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    313125500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  91837407989                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 129156686711                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 483889870694                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.063217                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.133946                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.079045                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.713198                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.128672                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.063217                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.133946                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.079045                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.713198                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.176023                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72275.319088                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 69058.793451                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77833.830475                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91822.532739                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74450.891351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72275.319088                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 69058.793451                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77833.830475                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91822.532739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 73659.994577                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74238.133531                       # average overall mshr miss latency
system.l2.replacements                       13606155                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6386022                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6386022                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6386022                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6386022                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     30516753                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         30516753                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     30516753                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     30516753                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1753417                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1753417                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 129156686711                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 129156686711                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 73659.994577                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 73659.994577                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   26                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            72                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 86                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1452500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       213500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1666000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           89                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              112                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.808989                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.608696                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.767857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 20173.611111                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data        15250                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 19372.093023                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           72                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            86                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1452500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       282000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1734500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.808989                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.608696                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.767857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20173.611111                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20142.857143                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20168.604651                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.692308                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        61500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       124500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       186000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.692308                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20666.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3636975                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           148706                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3785681                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1623841                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         707452                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2331293                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 116118291994                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  71021788993                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  187140080987                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5260816                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       856158                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6116974                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.308667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.826310                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.381119                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 71508.412458                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100390.965031                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80273.084931                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        25665                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         5842                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            31507                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1598176                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       701610                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2299786                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  98324126997                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  63552638994                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 161876765991                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.303789                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.819487                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.375968                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 61522.715269                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90581.147638                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70387.751726                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      13308611                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         46854                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           13355465                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       898135                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4041                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           902176                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  73893956000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    354095000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  74248051000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     14206746                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        50895                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14257641                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.063219                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.079399                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.063277                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82274.887406                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87625.587726                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82298.854104                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            46                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       898107                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4023                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       902130                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  64910970000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    313125500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  65224095500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.063217                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.079045                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.063273                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72275.319088                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77833.830475                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72300.106969                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     14818085                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       242887                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          15060972                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1290721                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       303318                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1594039                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 113404422996                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  31469865493                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 144874288489                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     16108806                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       546205                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      16655011                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.080125                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.555319                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.095709                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87861.298449                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103752.053927                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90885.033860                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        26529                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         4766                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        31295                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1264192                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       298552                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1562744                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  99347553497                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  28284768995                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 127632322492                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.078478                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.546593                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.093830                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 78585.810935                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94739.840949                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81671.932506                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          162                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               165                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          197                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             203                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2795000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data        40999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2835999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          359                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            9                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           368                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.548747                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.666667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.551630                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14187.817259                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  6833.166667                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 13970.438424                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           38                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           39                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          159                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          164                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3116999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        98000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3214999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.442897                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.555556                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.445652                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19603.767296                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19600                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19603.652439                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 666346483000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 666346483000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999840                       # Cycle average of tags in use
system.l2.tags.total_refs                    75502868                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  13606358                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.549087                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.065259                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.079264                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.454745                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.029124                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.240317                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.131131                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.407270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.063739                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.194605                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000455                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.035005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.298924                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            39                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.609375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.390625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 605069582                       # Number of tag accesses
system.l2.tags.data_accesses                605069582                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 666346483000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      57478784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     183241088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        257472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      64019584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    104462912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          409459840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     57478784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       257472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      57736256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    179473216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       179473216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         898106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2863142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4023                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1000306                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1632233                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6397810                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2804269                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2804269                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         86259604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        274993705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           386394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         96075519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    156769661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             614484882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     86259604                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       386394                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         86645998                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      269339181                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            269339181                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      269339181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        86259604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       274993705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          386394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        96075519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    156769661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            883824063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2034486.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    898106.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2061725.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4023.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    978861.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1605504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003943334750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       122930                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       122931                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12574637                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1917239                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6397810                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2804269                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6397810                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2804269                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 849591                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                769783                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            175746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            275095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            235536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            228958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            858283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            781979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            293656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            272619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            229700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            216374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           207243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           317551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           300612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           726479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           169130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           259258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             91388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            167529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            135596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            119906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            113209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            172642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            178098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            154969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            130646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            121219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           111803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           135984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           140612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            88617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            86227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            86015                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 139501413082                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                27741095000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            243530519332                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     25143.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43893.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3717006                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1375131                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6397810                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2804269                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2928120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  955435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  536229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  400528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  291791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  145973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   91018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   62787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   43245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   29867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  20979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  15977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  10327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   6295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   4182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  55919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  94550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 116503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 125046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 128604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 130536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 133748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 134364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 135962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 140309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 132222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 130622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 129028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 126425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 125458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 126257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2490531                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    194.853200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   121.145962                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.889352                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1415300     56.83%     56.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       487911     19.59%     76.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       201704      8.10%     84.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       100511      4.04%     88.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       109694      4.40%     92.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        25526      1.02%     93.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17712      0.71%     94.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        14242      0.57%     95.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       117931      4.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2490531                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       122931                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.132790                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    284.280526                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       122926    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::94208-98303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        122931                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       122930                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.549687                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.510728                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.196760                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            96664     78.63%     78.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3222      2.62%     81.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12409     10.09%     91.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6199      5.04%     96.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2600      2.12%     98.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1068      0.87%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              431      0.35%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              204      0.17%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               72      0.06%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               35      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               10      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                8      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        122930                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              355086016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                54373824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               130205440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               409459840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            179473216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       532.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       195.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    614.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    269.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  666346467500                       # Total gap between requests
system.mem_ctrls.avgGap                      72412.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     57478784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    131950400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       257472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     62647104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    102752256                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    130205440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 86259604.374620825052                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 198020704.492860674858                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 386393.575367606478                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 94015809.489910677075                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 154202443.655727982521                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 195402006.796515196562                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       898106                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2863142                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4023                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1000306                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1632233                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2804269                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  27954640911                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  87206866114                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    144434290                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  50454511331                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  77770066686                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16316400059999                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31126.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     30458.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35902.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50439.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     47646.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5818414.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7412690880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3939919665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         17324117580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4703830740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     52600276560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     288643197180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      12809094240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       387433126845                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        581.428936                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  30578088337                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  22250540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 613517854663                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10369779000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5511645480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         22290166080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5916019140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     52600276560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     289244112270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      12303060480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       398235059010                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        597.639620                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  28944961741                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  22250540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 615150981259                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                161                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6796758623.456790                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   31639227297.187500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           78     96.30%     96.30% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.23%     97.53% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.23%     98.77% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.23%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        34500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 247314829500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   115809034500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 550537448500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 666346483000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      8771884                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         8771884                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      8771884                       # number of overall hits
system.cpu1.icache.overall_hits::total        8771884                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        51685                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         51685                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        51685                       # number of overall misses
system.cpu1.icache.overall_misses::total        51685                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1024234000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1024234000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1024234000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1024234000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      8823569                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      8823569                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      8823569                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      8823569                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005858                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005858                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005858                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005858                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 19816.852085                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 19816.852085                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 19816.852085                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 19816.852085                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          201                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   100.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        50863                       # number of writebacks
system.cpu1.icache.writebacks::total            50863                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          790                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          790                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          790                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          790                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        50895                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        50895                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        50895                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        50895                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    952290500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    952290500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    952290500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    952290500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005768                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005768                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005768                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005768                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 18710.885156                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18710.885156                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 18710.885156                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 18710.885156                       # average overall mshr miss latency
system.cpu1.icache.replacements                 50863                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      8771884                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        8771884                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        51685                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        51685                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1024234000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1024234000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      8823569                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      8823569                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005858                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005858                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 19816.852085                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 19816.852085                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          790                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          790                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        50895                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        50895                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    952290500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    952290500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005768                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005768                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 18710.885156                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18710.885156                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 666346483000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.982700                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            8788332                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            50863                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           172.784382                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        359027000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.982700                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999459                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999459                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         17698033                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        17698033                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 666346483000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16537673                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16537673                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16537673                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16537673                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3865308                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3865308                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3865308                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3865308                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 321471899525                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 321471899525                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 321471899525                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 321471899525                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20402981                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20402981                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20402981                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20402981                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.189448                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.189448                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.189448                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.189448                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83168.508053                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83168.508053                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83168.508053                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83168.508053                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       883106                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       141406                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            16810                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1563                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    52.534563                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    90.470889                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1402224                       # number of writebacks
system.cpu1.dcache.writebacks::total          1402224                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2880003                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2880003                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2880003                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2880003                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       985305                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       985305                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       985305                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       985305                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  73797645455                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  73797645455                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  73797645455                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  73797645455                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.048292                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.048292                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.048292                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.048292                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 74898.275615                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 74898.275615                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 74898.275615                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 74898.275615                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1402224                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     12616859                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       12616859                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2181032                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2181032                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 152183532500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 152183532500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     14797891                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14797891                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.147388                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.147388                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 69775.928322                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 69775.928322                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1634524                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1634524                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       546508                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       546508                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  35306749000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  35306749000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036931                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036931                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 64604.267458                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 64604.267458                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3920814                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3920814                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1684276                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1684276                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 169288367025                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 169288367025                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5605090                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5605090                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.300490                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.300490                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 100511.060554                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 100511.060554                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1245479                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1245479                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       438797                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       438797                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  38490896455                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  38490896455                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.078285                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.078285                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 87719.142234                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 87719.142234                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          325                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          325                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          146                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          146                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5825500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5825500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.309979                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.309979                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 39900.684932                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 39900.684932                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          142                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          142                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        12500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        12500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008493                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008493                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3125                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3125                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          329                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          329                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       657500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       657500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          441                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          441                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.253968                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.253968                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5870.535714                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5870.535714                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       545500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       545500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.253968                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.253968                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4870.535714                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4870.535714                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       588559                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         588559                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       429377                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       429377                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  36374226000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  36374226000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017936                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017936                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.421811                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.421811                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 84713.959993                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 84713.959993                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       429377                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       429377                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35944849000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35944849000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.421811                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.421811                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 83713.959993                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 83713.959993                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 666346483000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.734101                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18539691                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1414551                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.106414                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        359038500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.734101                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.929191                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.929191                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         44258238                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        44258238                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 666346483000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30913423                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9190292                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     30643904                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10801885                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2881937                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              27                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             376                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           266                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            642                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6140721                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6140720                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14257645                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     16655779                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          368                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          368                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     42620210                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     64122931                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       152653                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4219431                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             111115225                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1818461440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2735345152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6512512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    179493824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4739812928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16513155                       # Total snoops (count)
system.tol2bus.snoopTraffic                 181044224                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         53543288                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.171465                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.399824                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               44838854     83.74%     83.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8228059     15.37%     99.11% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 476375      0.89%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           53543288                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        74072531449                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       32093970044                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       21566428363                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2123139163                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          76372440                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            40542                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1340324102000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 140468                       # Simulator instruction rate (inst/s)
host_mem_usage                                 718460                       # Number of bytes of host memory used
host_op_rate                                   141149                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6565.54                       # Real time elapsed on the host
host_tick_rate                              102653862                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   922250553                       # Number of instructions simulated
sim_ops                                     926721987                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.673978                       # Number of seconds simulated
sim_ticks                                673977619000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.112155                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               16144377                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            18322531                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2870366                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         32561540                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            893650                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1108932                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          215282                       # Number of indirect misses.
system.cpu0.branchPred.lookups               37406113                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       139803                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        184921                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2300421                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  21451658                       # Number of branches committed
system.cpu0.commit.bw_lim_events              6204016                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3054907                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       50620467                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           118191601                       # Number of instructions committed
system.cpu0.commit.committedOps             119547236                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    657097642                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.181932                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.943377                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    615387954     93.65%     93.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     20098322      3.06%     96.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      5234185      0.80%     97.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      6087749      0.93%     98.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1582960      0.24%     98.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       820663      0.12%     98.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1122537      0.17%     98.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       559256      0.09%     99.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      6204016      0.94%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    657097642                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     25007                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1800458                       # Number of function calls committed.
system.cpu0.commit.int_insts                115993675                       # Number of committed integer instructions.
system.cpu0.commit.loads                     37619605                       # Number of loads committed
system.cpu0.commit.membars                    2093574                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2099313      1.76%      1.76% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        69036442     57.75%     59.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        1245264      1.04%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv          599142      0.50%     61.05% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     61.05% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          3826      0.00%     61.05% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt         11479      0.01%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          1913      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         1947      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       37800646     31.62%     92.68% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       8741422      7.31%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         3880      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         1946      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        119547236                       # Class of committed instruction
system.cpu0.commit.refs                      46547894                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  118191601                       # Number of Instructions Simulated
system.cpu0.committedOps                    119547236                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.106003                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.106003                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            509439442                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               576019                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            13315326                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             181428619                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                83535330                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 64760995                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2339901                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1224370                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5235407                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   37406113                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 13806838                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    567858355                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               804867                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles        15913                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     214985450                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                1416                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         2722                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5820512                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.039044                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          94522413                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          17038027                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.224396                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         665311075                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.326815                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.871659                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               542689968     81.57%     81.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                77686042     11.68%     93.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                16722602      2.51%     95.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                12958765      1.95%     97.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12393380      1.86%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1495257      0.22%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  235803      0.04%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   72360      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1056898      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           665311075                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    21518                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   15582                       # number of floating regfile writes
system.cpu0.idleCycles                      292750395                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2466786                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                25122772                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.167262                       # Inst execution rate
system.cpu0.iew.exec_refs                    71294711                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   9580139                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               17691605                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             57332484                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1304343                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           583189                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            10239974                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          169041735                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             61714572                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1541503                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            160247751                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                170276                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            143956796                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2339901                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            143942201                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2381212                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          299012                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         4544                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         3178                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          318                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19712879                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1311696                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          3178                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1033358                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1433428                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                114425816                       # num instructions consuming a value
system.cpu0.iew.wb_count                    146604706                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.778907                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 89127049                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.153022                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     147037114                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               206183958                       # number of integer regfile reads
system.cpu0.int_regfile_writes              112364963                       # number of integer regfile writes
system.cpu0.ipc                              0.123365                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.123365                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2137935      1.32%      1.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             85006113     52.54%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             1818360      1.12%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv               599657      0.37%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 51      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               3826      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt              11479      0.01%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             72      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               1913      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              1947      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            62731459     38.77%     94.14% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            9470328      5.85%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           4075      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          2038      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             161789253                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  25405                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              50806                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        25249                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             25873                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1987210                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.012283                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 477797     24.04%     24.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  2335      0.12%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     52      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     24.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1375308     69.21%     93.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               131714      6.63%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             161613123                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         991303411                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    146579457                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        218512436                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 165059989                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                161789253                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3981746                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       49494583                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           477425                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        926839                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     28547309                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    665311075                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.243178                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.753869                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          575180427     86.45%     86.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           51295653      7.71%     94.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           20853864      3.13%     97.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            8717845      1.31%     98.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5817187      0.87%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1920562      0.29%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1104750      0.17%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             234017      0.04%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             186770      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      665311075                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.168871                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          3356383                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          547843                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            57332484                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           10239974                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  66649                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 19181                       # number of misc regfile writes
system.cpu0.numCycles                       958061470                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   389893963                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              164960761                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             88971130                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2644342                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                87609245                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             128542051                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               162440                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            227065193                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             172990392                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          132730962                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 65381639                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2900620                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2339901                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            133469852                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                43759900                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            21591                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       227043602                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     211549677                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1112906                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 28484621                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1131754                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   820727515                       # The number of ROB reads
system.cpu0.rob.rob_writes                  348555690                       # The number of ROB writes
system.cpu0.timesIdled                        3301352                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                37790                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.334794                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               16114980                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19108341                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2836865                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31343365                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1376698                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1652242                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          275544                       # Number of indirect misses.
system.cpu1.branchPred.lookups               36814826                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       236367                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        162514                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2279730                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  22920210                       # Number of branches committed
system.cpu1.commit.bw_lim_events              5757609                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2499746                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       44293806                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           123024055                       # Number of instructions committed
system.cpu1.commit.committedOps             124102240                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    599045467                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.207167                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.972207                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    552416977     92.22%     92.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     23298884      3.89%     96.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6898129      1.15%     97.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6253602      1.04%     98.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1939008      0.32%     98.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       932790      0.16%     98.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1073838      0.18%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       474630      0.08%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      5757609      0.96%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    599045467                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    100629                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2637004                       # Number of function calls committed.
system.cpu1.commit.int_insts                121047831                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36412076                       # Number of loads committed
system.cpu1.commit.membars                    1657766                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1680977      1.35%      1.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        73626419     59.33%     60.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        1147494      0.92%     61.61% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          516807      0.42%     62.02% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.02% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         15474      0.01%     62.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         46422      0.04%     62.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          7737      0.01%     62.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         7737      0.01%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       36559084     29.46%     91.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      10470830      8.44%     99.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        15506      0.01%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         7753      0.01%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        124102240                       # Class of committed instruction
system.cpu1.commit.refs                      47053173                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  123024055                       # Number of Instructions Simulated
system.cpu1.committedOps                    124102240                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.451425                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.451425                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            418101319                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               563325                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13688312                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             178652656                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               111043743                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 70458134                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2342536                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1065839                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4525787                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   36814826                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15616916                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    479325852                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               948483                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles        63212                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     207689520                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                3939                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         1954                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                5799956                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.035408                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         124176584                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          17491678                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.199754                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         606471519                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.345598                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.884996                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               486093407     80.15%     80.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                77538626     12.79%     92.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16846719      2.78%     95.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11960186      1.97%     97.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11206290      1.85%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1384037      0.23%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  337449      0.06%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  125964      0.02%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  978841      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           606471519                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    85246                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   62002                       # number of floating regfile writes
system.cpu1.idleCycles                      433257008                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2429180                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                26061046                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.153044                       # Inst execution rate
system.cpu1.iew.exec_refs                    68599598                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11230054                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               16018712                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             53623981                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1110073                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           728941                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11791011                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          167377531                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             57369544                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1578468                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            159124551                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                157498                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            129752951                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2342536                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            129741208                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2116306                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          662001                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5789                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2550                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          326                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     17211905                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1149914                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2550                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1078898                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1350282                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                105080358                       # num instructions consuming a value
system.cpu1.iew.wb_count                    146967396                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.783126                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 82291168                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.141352                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     147369438                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               204384617                       # number of integer regfile reads
system.cpu1.int_regfile_writes              110736936                       # number of integer regfile writes
system.cpu1.ipc                              0.118323                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.118323                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1742632      1.08%      1.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             87277550     54.31%     55.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             1591247      0.99%     56.38% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               518619      0.32%     56.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  1      0.00%     56.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              15474      0.01%     56.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              46422      0.03%     56.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     56.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc             36      0.00%     56.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               7737      0.00%     56.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              7737      0.00%     56.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     56.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     56.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     56.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     56.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     56.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     56.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     56.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     56.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     56.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     56.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     56.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     56.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     56.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     56.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     56.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     56.76% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            58325961     36.29%     93.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           11145978      6.94%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          15829      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          7796      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             160703019                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 102453                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             203505                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       100731                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            101443                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1889562                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.011758                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 432410     22.88%     22.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  2724      0.14%     23.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                    152      0.01%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1288431     68.19%     91.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               164424      8.70%     99.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead             1421      0.08%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             160747496                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         929995073                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    146866665                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        210553526                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 164178303                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                160703019                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3199228                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       43275291                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           431459                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        699482                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     25948970                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    606471519                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.264980                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.772361                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          514352729     84.81%     84.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           54611633      9.00%     93.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           20494912      3.38%     97.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            8254047      1.36%     98.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5465976      0.90%     99.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1879274      0.31%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             995649      0.16%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             233139      0.04%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             184160      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      606471519                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.154562                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          2669068                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          487970                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            53623981                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11791011                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 177207                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 77370                       # number of misc regfile writes
system.cpu1.numCycles                      1039728527                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   308138157                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              148701852                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             91015442                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2536379                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               114762135                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             107790175                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               126855                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            223867191                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             171302285                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          129567557                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 70802616                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2190136                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2342536                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            111687948                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                38552115                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            85300                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       223781891                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     158174432                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            926896                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 24454213                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        940392                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   761094354                       # The number of ROB reads
system.cpu1.rob.rob_writes                  344221000                       # The number of ROB writes
system.cpu1.timesIdled                        4560700                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          7631549                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               159551                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             8446158                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              25570206                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     24895781                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      48096759                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2675668                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1580844                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     23475375                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     14855795                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     47009294                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       16436639                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 673977619000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           22983669                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4194697                       # Transaction distribution
system.membus.trans_dist::CleanEvict         19030680                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           143633                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          84873                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1649921                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1643237                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      22983670                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          9285                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     72723665                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               72723665                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1844582592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1844582592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           186831                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          24871382                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                24871382    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            24871382                       # Request fanout histogram
system.membus.respLayer1.occupancy       129878443643                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             19.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         70115285104                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   673977619000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 673977619000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 673977619000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 673977619000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 673977619000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   673977619000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 673977619000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 673977619000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 673977619000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 673977619000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              24508                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        12254                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    15909344.581361                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   26942788.087819                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        12254    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    899127000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          12254                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   479024510500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 194953108500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 673977619000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     10471305                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10471305                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     10471305                       # number of overall hits
system.cpu0.icache.overall_hits::total       10471305                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      3335520                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3335520                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      3335520                       # number of overall misses
system.cpu0.icache.overall_misses::total      3335520                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 224617081684                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 224617081684                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 224617081684                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 224617081684                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     13806825                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13806825                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     13806825                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13806825                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.241585                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.241585                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.241585                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.241585                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 67340.948843                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67340.948843                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 67340.948843                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67340.948843                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       326970                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             3924                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    83.325688                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      3077030                       # number of writebacks
system.cpu0.icache.writebacks::total          3077030                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       257485                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       257485                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       257485                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       257485                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      3078035                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      3078035                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      3078035                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      3078035                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 206167263187                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 206167263187                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 206167263187                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 206167263187                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.222936                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.222936                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.222936                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.222936                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 66980.155582                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 66980.155582                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 66980.155582                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 66980.155582                       # average overall mshr miss latency
system.cpu0.icache.replacements               3077030                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     10471305                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10471305                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      3335520                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3335520                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 224617081684                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 224617081684                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     13806825                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13806825                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.241585                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.241585                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 67340.948843                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67340.948843                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       257485                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       257485                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      3078035                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      3078035                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 206167263187                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 206167263187                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.222936                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.222936                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 66980.155582                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 66980.155582                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 673977619000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.994361                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           13549452                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          3078066                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.401937                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.994361                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999824                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999824                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         30691684                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        30691684                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 673977619000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     40539772                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        40539772                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     40539772                       # number of overall hits
system.cpu0.dcache.overall_hits::total       40539772                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     17898285                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      17898285                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     17898285                       # number of overall misses
system.cpu0.dcache.overall_misses::total     17898285                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1441720218608                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1441720218608                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1441720218608                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1441720218608                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     58438057                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     58438057                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     58438057                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     58438057                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.306278                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.306278                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.306278                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.306278                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 80550.746544                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 80550.746544                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 80550.746544                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 80550.746544                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    160940194                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        39679                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2653201                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            568                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.658877                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    69.857394                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      8284252                       # number of writebacks
system.cpu0.dcache.writebacks::total          8284252                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9449477                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9449477                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9449477                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9449477                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      8448808                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      8448808                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      8448808                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      8448808                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 753528502815                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 753528502815                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 753528502815                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 753528502815                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.144577                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.144577                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.144577                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.144577                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 89187.551997                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89187.551997                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 89187.551997                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89187.551997                       # average overall mshr miss latency
system.cpu0.dcache.replacements               8284133                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     35130886                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       35130886                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     15296685                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     15296685                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1256631991000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1256631991000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     50427571                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     50427571                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.303340                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.303340                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 82150.609168                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 82150.609168                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7906332                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7906332                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      7390353                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      7390353                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 666430192000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 666430192000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.146554                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.146554                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 90175.691472                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90175.691472                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5408886                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5408886                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2601600                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2601600                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 185088227608                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 185088227608                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      8010486                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      8010486                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.324774                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.324774                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 71143.998927                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 71143.998927                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1543145                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1543145                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1058455                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1058455                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  87098310815                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  87098310815                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.132134                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.132134                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 82288.156620                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 82288.156620                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       706494                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       706494                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        59019                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        59019                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   2707361500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   2707361500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       765513                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       765513                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.077097                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.077097                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 45872.710483                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 45872.710483                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        44169                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        44169                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        14850                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        14850                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    185254000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    185254000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.019399                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.019399                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 12475.016835                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12475.016835                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       681093                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       681093                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        50175                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        50175                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    506903000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    506903000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       731268                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       731268                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.068614                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.068614                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10102.700548                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10102.700548                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        49916                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        49916                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    457482000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    457482000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.068260                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.068260                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9165.037263                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9165.037263                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      7757000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      7757000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      7262000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      7262000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       125471                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         125471                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        59450                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        59450                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   1305436894                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   1305436894                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       184921                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       184921                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.321489                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.321489                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 21958.568444                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 21958.568444                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        59448                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        59448                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   1245940894                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   1245940894                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.321478                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.321478                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 20958.499765                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 20958.499765                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 673977619000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.737769                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           50659299                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          8436649                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.004671                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.737769                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.991805                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.991805                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        128676135                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       128676135                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 673977619000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              908325                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1292916                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1033273                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1185779                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4420293                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             908325                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1292916                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1033273                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1185779                       # number of overall hits
system.l2.overall_hits::total                 4420293                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           2169475                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6964795                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           3248325                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6336486                       # number of demand (read+write) misses
system.l2.demand_misses::total               18719081                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          2169475                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6964795                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          3248325                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6336486                       # number of overall misses
system.l2.overall_misses::total              18719081                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 191116242468                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 724083528702                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 278863225960                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 657735763680                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1851798760810                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 191116242468                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 724083528702                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 278863225960                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 657735763680                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1851798760810                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         3077800                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         8257711                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         4281598                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7522265                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             23139374                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        3077800                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        8257711                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        4281598                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7522265                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            23139374                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.704878                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.843429                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.758671                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.842364                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.808971                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.704878                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.843429                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.758671                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.842364                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.808971                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88093.314036                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103963.365570                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85848.314427                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103801.344101                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98925.730425                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88093.314036                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103963.365570                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85848.314427                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103801.344101                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98925.730425                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             165150                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      4295                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      38.451688                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5523114                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4194696                       # number of writebacks
system.l2.writebacks::total                   4194696                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          23559                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         146471                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          27298                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         131438                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              328766                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         23559                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        146471                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         27298                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        131438                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             328766                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      2145916                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      6818324                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      3221027                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6205048                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          18390315                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      2145916                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      6818324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      3221027                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6205048                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6356231                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         24746546                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 168056457526                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 646709744843                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 244775824542                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 587289965839                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1646831992750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 168056457526                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 646709744843                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 244775824542                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 587289965839                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 539233937205                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2186065929955                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.697224                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.825692                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.752296                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.824891                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.794763                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.697224                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.825692                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.752296                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.824891                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.069456                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78314.555428                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94848.784664                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75993.099264                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94647.126958                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89548.873565                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78314.555428                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94848.784664                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75993.099264                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94647.126958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 84835.484614                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88338.224250                       # average overall mshr miss latency
system.l2.replacements                       39230370                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4754921                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4754921                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4754921                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4754921                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     16358209                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         16358209                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     16358209                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     16358209                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6356231                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6356231                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 539233937205                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 539233937205                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 84835.484614                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 84835.484614                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           10717                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            3151                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                13868                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         20185                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         13052                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              33237                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    229792500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    173947000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    403739500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        30902                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        16203                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            47105                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.653194                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.805530                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.705594                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 11384.320040                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 13327.229543                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 12147.290670                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           47                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           21                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              68                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        20138                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        13031                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         33169                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    409200994                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    263227495                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    672428489                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.651673                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.804234                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.704150                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20319.842785                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20200.099378                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20272.799572                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          8180                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data          2867                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total              11047                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         7852                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         5038                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            12890                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data    113129500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     39638500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total    152768000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        16032                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         7905                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          23937                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.489770                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.637318                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.538497                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 14407.730515                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  7867.903930                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 11851.667960                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           43                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            49                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         7809                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         5032                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        12841                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    158658963                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    101966973                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    260625936                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.487088                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.636559                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.536450                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20317.449481                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20263.706876                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20296.389378                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           117810                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           142270                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                260080                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         885291                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         806679                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1691970                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  84174399464                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  74903723970                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  159078123434                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1003101                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       948949                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1952050                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.882554                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.850076                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.866766                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95081.051839                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 92854.436486                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94019.470460                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        25980                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        21225                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            47205                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       859311                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       785454                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1644765                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  73748830977                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  65452899484                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 139201730461                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.856655                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.827709                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.842583                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 85823.212989                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 83331.295638                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84633.203200                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        908325                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1033273                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1941598                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      2169475                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      3248325                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          5417800                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 191116242468                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 278863225960                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 469979468428                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      3077800                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      4281598                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7359398                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.704878                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.758671                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.736174                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88093.314036                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85848.314427                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86747.290123                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        23559                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        27298                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         50857                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      2145916                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      3221027                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      5366943                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 168056457526                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 244775824542                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 412832282068                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.697224                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.752296                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.729264                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78314.555428                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75993.099264                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76921.309220                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1175106                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1043509                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2218615                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      6079504                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      5529807                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        11609311                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 639909129238                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 582832039710                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1222741168948                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      7254610                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      6573316                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13827926                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.838019                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.841251                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.839555                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105256.798785                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105398.260683                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105324.180647                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       120491                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       110213                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       230704                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      5959013                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      5419594                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     11378607                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 572960913866                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 521837066355                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1094797980221                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.821411                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.824484                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.822872                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 96150.304399                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96287.114193                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96215.466464                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         3459                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          913                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              4372                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         4585                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         4801                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            9386                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3928998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1177499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      5106497                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         8044                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         5714                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         13758                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.569990                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.840217                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.682221                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data   856.924318                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data   245.261196                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total   544.054656                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           74                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           27                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          101                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         4511                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         4774                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         9285                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     87327500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     93088998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    180416498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.560791                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.835492                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.674880                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19358.789625                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19499.161709                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19430.963705                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 673977619000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 673977619000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.997559                       # Cycle average of tags in use
system.l2.tags.total_refs                    50210170                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  39234909                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.279732                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.352801                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.395393                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.658130                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        9.122594                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.527335                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     6.941306                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.380513                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.084303                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.150908                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.142541                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.133240                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.108458                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999962                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 393936397                       # Number of tag accesses
system.l2.tags.data_accesses                393936397                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 673977619000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     137338624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     436693120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     206145728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     397504384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    398440128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1576121984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    137338624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    206145728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     343484352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    268460608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       268460608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        2145916                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        6823330                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        3221027                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6211006                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      6225627                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            24626906                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4194697                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4194697                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        203773271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        647934156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        305864352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        589788700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    591177091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2338537571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    203773271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    305864352                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        509637623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      398322734                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            398322734                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      398322734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       203773271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       647934156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       305864352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       589788700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    591177091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2736860305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4066614.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   2145904.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   6571342.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   3221018.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   5965249.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   6200073.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000292946750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       250631                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       250630                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            42785472                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3829827                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    24626907                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4194697                       # Number of write requests accepted
system.mem_ctrls.readBursts                  24626907                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4194697                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 523321                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                128083                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            544389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            443138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1544130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            782921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1037353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3891603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3209110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2867478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1529929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1605733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1319504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2280678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           990923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           954362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           495850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           606485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            188093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            159784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            330976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            260837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            322152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            302886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            209227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            313633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            227118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            295477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           227784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           427714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           395517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           109493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           103273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           192653                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 776713720511                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               120517930000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1228655958011                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32223.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50973.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 15384455                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2671937                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              24626907                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4194697                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6185607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4425526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3267723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2482982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1879987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1416493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1097438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  865231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  676297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  525742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 407159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 335136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 213897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 139056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  89159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  53008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  27971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  12930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 128883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 197526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 232803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 249701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 257606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 261819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 265405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 267713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 270004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 275688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 267718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 265798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 263286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 260841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 259181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 259114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     10113810                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    178.260662                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   116.089085                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   219.374121                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5698711     56.35%     56.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2360966     23.34%     79.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       764870      7.56%     87.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       411916      4.07%     91.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       228708      2.26%     93.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       157250      1.55%     95.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        99344      0.98%     96.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        66486      0.66%     96.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       325559      3.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     10113810                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       250630                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      96.171775                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     78.055617                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     64.530948                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          19166      7.65%      7.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         78938     31.50%     39.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         57011     22.75%     61.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127        34638     13.82%     75.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159        21482      8.57%     84.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191        14742      5.88%     90.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223        10536      4.20%     94.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         7063      2.82%     97.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         3828      1.53%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         1538      0.61%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          859      0.34%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383          421      0.17%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          208      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           93      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479           48      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511           28      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543           14      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        250630                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       250631                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.225543                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.211050                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.719440                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           224315     89.50%     89.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             5277      2.11%     91.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14369      5.73%     97.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4900      1.96%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1273      0.51%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              340      0.14%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              102      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               40      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        250631                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1542629504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                33492544                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               260263488                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1576122048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            268460608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2288.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       386.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2338.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    398.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  673977588000                       # Total gap between requests
system.mem_ctrls.avgGap                      23384.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    137337856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    420565888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    206145152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    381775936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    396804672                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    260263488                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 203772131.489725351334                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 624005717.910938501358                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 305863497.820392787457                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 566451949.200408101082                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 588750517.545004725456                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 386160431.241263508797                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      2145917                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      6823330                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      3221027                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6211006                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      6225627                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4194697                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  79084075628                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 364827393215                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 111439042574                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 331041599015                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 342263847579                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16689104213617                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36853.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53467.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34597.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53299.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     54976.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3978619.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          34913978820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          18557219835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         69853932960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        10330562700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     53203238400.000633                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     301997088210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4494068160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       493350089085.006714                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        731.997733                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9176290893                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  22505600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 642295728107                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          37298631720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          19824689115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        102245671080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        10897209360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     53203238400.000633                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     304454119950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2424988800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       530348548425.006714                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        786.893412                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3764760338                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  22505600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 647707258662                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              31630                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        15816                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9744644.410723                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   39415610.244178                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        15816    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    932426000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          15816                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   519856323000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 154121296000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 673977619000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     11042486                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11042486                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     11042486                       # number of overall hits
system.cpu1.icache.overall_hits::total       11042486                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      4574428                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       4574428                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      4574428                       # number of overall misses
system.cpu1.icache.overall_misses::total      4574428                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 320563763742                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 320563763742                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 320563763742                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 320563763742                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     15616914                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15616914                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     15616914                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15616914                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.292915                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.292915                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.292915                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.292915                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 70077.343821                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 70077.343821                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 70077.343821                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 70077.343821                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs      1244243                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs            12161                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   102.314201                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      4281090                       # number of writebacks
system.cpu1.icache.writebacks::total          4281090                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       292689                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       292689                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       292689                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       292689                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      4281739                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      4281739                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      4281739                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      4281739                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 297292085750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 297292085750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 297292085750                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 297292085750                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.274173                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.274173                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.274173                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.274173                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 69432.556667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 69432.556667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 69432.556667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 69432.556667                       # average overall mshr miss latency
system.cpu1.icache.replacements               4281090                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     11042486                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11042486                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      4574428                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      4574428                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 320563763742                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 320563763742                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15616914                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15616914                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.292915                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.292915                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 70077.343821                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 70077.343821                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       292689                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       292689                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      4281739                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      4281739                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 297292085750                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 297292085750                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.274173                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.274173                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 69432.556667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 69432.556667                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 673977619000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.992777                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15358672                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          4281771                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             3.586991                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.992777                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999774                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999774                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         35515567                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        35515567                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 673977619000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     40216767                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        40216767                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     40216767                       # number of overall hits
system.cpu1.dcache.overall_hits::total       40216767                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     16638213                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      16638213                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     16638213                       # number of overall misses
system.cpu1.dcache.overall_misses::total     16638213                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1322996275555                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1322996275555                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1322996275555                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1322996275555                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     56854980                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     56854980                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     56854980                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     56854980                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.292643                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.292643                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.292643                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.292643                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 79515.527031                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 79515.527031                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 79515.527031                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 79515.527031                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    144176351                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        30062                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2351617                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            443                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.309453                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    67.860045                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7581588                       # number of writebacks
system.cpu1.dcache.writebacks::total          7581588                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      8922080                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      8922080                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      8922080                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      8922080                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      7716133                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7716133                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      7716133                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7716133                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 683194226896                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 683194226896                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 683194226896                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 683194226896                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.135716                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.135716                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.135716                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.135716                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 88541.012304                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88541.012304                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 88541.012304                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88541.012304                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7581588                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33033006                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33033006                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     13938519                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     13938519                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1141615867500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1141615867500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     46971525                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     46971525                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.296744                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.296744                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81903.670505                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81903.670505                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      7234077                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      7234077                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      6704442                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6704442                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 604450151500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 604450151500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.142734                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.142734                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 90156.667997                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90156.667997                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      7183761                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7183761                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2699694                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2699694                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 181380408055                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 181380408055                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9883455                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9883455                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.273153                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.273153                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67185.543271                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67185.543271                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1688003                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1688003                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1011691                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1011691                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  78744075396                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  78744075396                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.102362                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.102362                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 77834.116737                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 77834.116737                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       558458                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       558458                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        78338                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        78338                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   4163879000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   4163879000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       636796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       636796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.123019                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.123019                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 53152.735582                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 53152.735582                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        38505                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        38505                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        39833                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        39833                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   2483608000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   2483608000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.062552                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.062552                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 62350.513393                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 62350.513393                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       540388                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       540388                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        47534                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        47534                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    360571000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    360571000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       587922                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       587922                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.080851                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.080851                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7585.538772                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7585.538772                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        47521                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        47521                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    314062000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    314062000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.080829                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.080829                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6608.909745                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6608.909745                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data     15812000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total     15812000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data     14800000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total     14800000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       114735                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         114735                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        47779                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        47779                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    753250984                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    753250984                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       162514                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       162514                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.293999                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.293999                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 15765.314971                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 15765.314971                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          145                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          145                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        47634                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        47634                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    702863984                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    702863984                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.293107                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.293107                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 14755.510434                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 14755.510434                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 673977619000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.739156                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           49309769                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7736474                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.373675                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.739156                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.991849                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.991849                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        124220869                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       124220869                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 673977619000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          21509267                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8949617                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     18469008                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        35035674                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         10982094                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          155259                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         95930                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         251189                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         1507                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         1507                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2008423                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2008424                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7359773                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     14149494                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        13758                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        13758                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      9232864                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     25170044                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     12844427                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     22984925                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              70232260                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    393909120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1058685696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    548012032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    966645376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2967252224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        50772446                       # Total snoops (count)
system.tol2bus.snoopTraffic                 292769984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         73997284                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.282865                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.495560                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               54646905     73.85%     73.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1               17769527     24.01%     97.86% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1580850      2.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           73997284                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        46729708235                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12727040990                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4630998529                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11669921070                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        6438535061                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             1.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            18014                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
