Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o E:/RTL DESIGN/Sequencedetector/seque_detect_test_isim_beh.exe -prj E:/RTL DESIGN/Sequencedetector/seque_detect_test_beh.prj work.seque_detect_test work.glbl 
ISim P.58f (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/RTL DESIGN/Sequencedetector/seque_detect.v" into library work
Analyzing Verilog file "E:/RTL DESIGN/Sequencedetector/seque_detect_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 159872 KB
Fuse CPU Usage: 389 ms
Compiling module seque_detect
Compiling module seque_detect_test
Compiling module glbl
Time Resolution for simulation is 1ps.
ERROR:Simulator:861 - Failed to link the design
