// Seed: 1607460898
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2, id_3, id_4, id_5;
  wire id_6;
  wire id_7 = id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12#(
        .id_13(1),
        .id_14(id_15[1'b0 : 1'd0]),
        .id_16(1'h0 - 1),
        .id_17(1 ** id_18)
    ),
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50,
    id_51,
    id_52,
    id_53,
    id_54,
    id_55,
    id_56,
    id_57,
    id_58,
    id_59,
    id_60,
    id_61,
    id_62,
    id_63,
    id_64,
    id_65,
    id_66
);
  output wire id_60;
  output wire id_59;
  input wire id_58;
  input wire id_57;
  output wire id_56;
  input wire id_55;
  inout wire id_54;
  input wire id_53;
  inout wire id_52;
  inout wire id_51;
  input wire id_50;
  input wire id_49;
  inout wire id_48;
  output wire id_47;
  inout wire id_46;
  output wire id_45;
  input wire id_44;
  inout wire id_43;
  inout wire id_42;
  inout wire id_41;
  output wire id_40;
  output wire id_39;
  output wire id_38;
  output wire id_37;
  inout wire id_36;
  input wire id_35;
  inout wire id_34;
  inout wire id_33;
  inout wire id_32;
  output wire id_31;
  inout wire id_30;
  inout wire id_29;
  input wire id_28;
  output wire id_27;
  output wire id_26;
  output wire id_25;
  output wire id_24;
  output wire id_23;
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_13 = 1;
  wire id_67;
  module_0(
      id_43
  );
  assign id_51 = 1;
  wire id_68;
  wire id_69;
  wire id_70, id_71, id_72;
  id_73(
      .id_0(id_70), .id_1(id_5)
  );
endmodule
