<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-1615264-B1" country="EP" doc-number="1615264" kind="B1" date="20140108" family-id="32599342" file-reference-id="306730" date-produced="20180826" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146589133" ucid="EP-1615264-B1"><document-id><country>EP</country><doc-number>1615264</doc-number><kind>B1</kind><date>20140108</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-05015323-A" is-representative="NO"><document-id mxw-id="PAPP154851325" load-source="docdb" format="epo"><country>EP</country><doc-number>05015323</doc-number><kind>A</kind><date>20040123</date><lang>EN</lang></document-id><document-id mxw-id="PAPP186989304" load-source="docdb" format="original"><country>EP</country><doc-number>05015323.8</doc-number><date>20040123</date></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140557518" ucid="EP-04250386-A" linkage-type="3" load-source="docdb"><document-id format="epo"><country>EP</country><doc-number>04250386</doc-number><kind>A</kind><date>20040123</date></document-id></priority-claim><priority-claim mxw-id="PPC140549245" ucid="JP-2003014588-A" load-source="docdb"><document-id format="epo"><country>JP</country><doc-number>2003014588</doc-number><kind>A</kind><date>20030123</date></document-id></priority-claim><priority-claim mxw-id="PPC140555962" ucid="JP-2003386398-A" load-source="docdb"><document-id format="epo"><country>JP</country><doc-number>2003386398</doc-number><kind>A</kind><date>20031117</date></document-id></priority-claim></priority-claims><dates-of-public-availability><intention-to-grant-date><date>20130731</date></intention-to-grant-date></dates-of-public-availability><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL1989327696" load-source="docdb">H01L  21/48        20060101AFI20130517BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989327697" load-source="docdb">H01L  21/60        20060101ALI20130517BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989327698" load-source="docdb">H01L  21/98        20060101ALI20130517BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989327699" load-source="docdb">H01L  23/538       20060101ALI20130517BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989327700" load-source="docdb">H05K   1/18        20060101ALI20130517BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989629552" load-source="docdb">H01L  25/07        20060101ALI20051220RMJP        </classification-ipcr><classification-ipcr mxw-id="PCL1989639038" load-source="docdb">H01L  21/768       20060101AFI20060101BMKR        </classification-ipcr><classification-ipcr mxw-id="PCL1989644362" load-source="docdb">H01L  25/065       20060101A I20051008RMEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989647880" load-source="docdb">H01L  25/18        20060101ALI20051220RMJP        </classification-ipcr><classification-ipcr mxw-id="PCL1989650513" load-source="docdb">H01L  23/12        20060101ALI20051220RMJP        </classification-ipcr><classification-ipcr mxw-id="PCL1989652766" load-source="docdb">H05K   3/46        20060101ALI20051220RMJP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-1994267037" load-source="docdb" scheme="CPC">H01L2224/12105     20130101 LA20151130BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1994267672" load-source="docdb" scheme="CPC">H01L2224/04105     20130101 LA20151130BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2012787343" load-source="docdb" scheme="CPC">H01L2924/12042     20130101 LA20151019BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989620942" load-source="docdb" scheme="CPC">H01L2924/01029     20130101 LA20130806BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989621101" load-source="docdb" scheme="CPC">H01L2224/2402      20130101 LA20130806BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989621568" load-source="docdb" scheme="CPC">H01L2224/81815     20130101 LA20130806BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989623846" load-source="docdb" scheme="CPC">H01L2225/06541     20130101 LA20130806BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989625200" load-source="docdb" scheme="CPC">H01L  21/4857      20130101 LI20130806BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989625875" load-source="docdb" scheme="CPC">H01L2924/01033     20130101 LA20130806BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989627024" load-source="docdb" scheme="CPC">H01L2924/01015     20130101 LA20130806BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989628679" load-source="docdb" scheme="CPC">H01L2924/19043     20130101 LA20130806BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989629784" load-source="docdb" scheme="CPC">H01L2224/81205     20130101 LA20130806BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989629862" load-source="docdb" scheme="CPC">H01L2224/24227     20130101 LA20130806BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989631212" load-source="docdb" scheme="CPC">H01L2924/01006     20130101 LA20130806BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989631682" load-source="docdb" scheme="CPC">H01L2924/01023     20130101 LA20130806BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989632102" load-source="docdb" scheme="CPC">H01L2225/06524     20130101 LA20130806BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989632834" load-source="docdb" scheme="CPC">H05K   1/186       20130101 LI20130806BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989633638" load-source="docdb" scheme="CPC">H01L2924/014       20130101 LA20130806BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989633945" load-source="docdb" scheme="CPC">H01L2224/24226     20130101 LA20130806BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989634582" load-source="docdb" scheme="CPC">H01L2224/16225     20130101 LA20130416BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989635620" load-source="docdb" scheme="CPC">H05K2201/0195      20130101 LA20130806BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989635683" load-source="docdb" scheme="CPC">H01L  25/105       20130101 LA20130806BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989636168" load-source="docdb" scheme="CPC">H01L2224/24011     20130101 LA20130806BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989636176" load-source="docdb" scheme="CPC">H01L2224/82039     20130101 LA20130806BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989636969" load-source="docdb" scheme="CPC">H01L2924/30105     20130101 LA20130806BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989637475" load-source="docdb" scheme="CPC">H05K   1/185       20130101 FI20130806BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989637960" load-source="docdb" scheme="CPC">H01L  24/82        20130101 LI20130806BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989639694" load-source="docdb" scheme="CPC">H01L2924/01004     20130101 LA20130806BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989640571" load-source="docdb" scheme="CPC">H01L  24/24        20130101 LI20130806BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989640804" load-source="docdb" scheme="CPC">H01L  25/50        20130101 LI20130806BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989641098" load-source="docdb" scheme="CPC">H01L2924/01005     20130101 LA20130806BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989641434" load-source="docdb" scheme="CPC">H01L2924/01079     20130101 LA20130806BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989642841" load-source="docdb" scheme="CPC">H01L2224/83192     20130101 LA20130806BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989644107" load-source="docdb" scheme="CPC">H05K   3/4644      20130101 LA20130806BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989645065" load-source="docdb" scheme="CPC">H05K2201/10674     20130101 LA20130806BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989645743" load-source="docdb" scheme="CPC">H01L  23/5389      20130101 LI20130806BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989647032" load-source="docdb" scheme="CPC">H01L2224/16237     20130101 LA20130806BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989647681" load-source="docdb" scheme="CPC">H01L2924/19041     20130101 LA20130806BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989648647" load-source="docdb" scheme="CPC">H01L2924/01078     20130101 LA20130806BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989650204" load-source="docdb" scheme="CPC">H01L2224/8121      20130101 LA20130806BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989650512" load-source="docdb" scheme="CPC">H01L2224/13144     20130101 LA20130806BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989651563" load-source="docdb" scheme="CPC">H01L  24/81        20130101 LI20130806BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989652960" load-source="docdb" scheme="CPC">H05K2203/1189      20130101 LA20130806BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132372032" lang="DE" load-source="patent-office">Herstellungsverfahren einer Verpackungsstruktur elektronischer Bauteile</invention-title><invention-title mxw-id="PT132372033" lang="EN" load-source="patent-office">Method of manufacturing an electronic parts packaging structure</invention-title><invention-title mxw-id="PT132372034" lang="FR" load-source="patent-office">Méthode de fabrication d'une structure d'encapsulation d'éléments électroniques</invention-title></technical-data><related-documents><relation type="division"><child-doc ucid="EP-05015323-A"><document-id load-source="patent-office" format="epo"><country>EP</country><doc-number>05015323</doc-number><kind>A</kind><date>20040123</date></document-id></child-doc><parent-doc ucid="EP-04250386.2"><document-id load-source="patent-office" format="epo"><country>EP</country><doc-number>04250386.2</doc-number><date>20040123</date></document-id></parent-doc></relation></related-documents><parties><applicants><applicant mxw-id="PPAR919523497" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>SHINKO ELECTRIC IND CO</last-name><address><country>JP</country></address></addressbook></applicant><applicant mxw-id="PPAR919513545" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>SHINKO ELECTRIC INDUSTRIES CO., LTD.</last-name></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR919526515" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>SUNOHARA MASAHIRO</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR919545752" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>SUNOHARA, MASAHIRO</last-name></addressbook></inventor><inventor mxw-id="PPAR919026497" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>SUNOHARA, MASAHIRO</last-name><address><street>c/o Shinko El. Ind. Co., Ltd. 80, Oshimada-machi</street><city>Nagano-shi Nagano 381-2287</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR919527019" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>MURAYAMA KEI</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR919515358" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>MURAYAMA, KEI</last-name></addressbook></inventor><inventor mxw-id="PPAR919026499" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>MURAYAMA, KEI</last-name><address><street>c/o Shinko El. Ind. Co., Ltd. 80, Oshimada-machi</street><city>Nagano-shi Nagano 381-2287</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR919508350" load-source="docdb" sequence="3" format="epo"><addressbook><last-name>HIGASHI MITSUTOSHI</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR919523283" load-source="docdb" sequence="3" format="intermediate"><addressbook><last-name>HIGASHI, MITSUTOSHI</last-name></addressbook></inventor><inventor mxw-id="PPAR919026498" load-source="patent-office" sequence="3" format="original"><addressbook><last-name>HIGASHI, MITSUTOSHI</last-name><address><street>c/o Shinko El. Ind. Co., Ltd. 80, Oshimada-machi</street><city>Nagano-shi Nagano 381-2287</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR919536447" load-source="docdb" sequence="4" format="epo"><addressbook><last-name>KOYAMA TOSHINORI</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR919516372" load-source="docdb" sequence="4" format="intermediate"><addressbook><last-name>KOYAMA, TOSHINORI</last-name></addressbook></inventor><inventor mxw-id="PPAR919026500" load-source="patent-office" sequence="4" format="original"><addressbook><last-name>KOYAMA, TOSHINORI</last-name><address><street>c/o Shinko El. Ind. Co., Ltd. 80, Oshimada-machi</street><city>Nagano-shi Nagano 381-2287</city><country>JP</country></address></addressbook></inventor></inventors><assignees><assignee mxw-id="PPAR919026502" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>SHINKO ELECTRIC INDUSTRIES CO., LTD.</last-name><iid>100220137</iid><address><street>80 Oshimada-machi</street><city>Nagano-shi, Nagano 381-2287</city><country>JP</country></address></addressbook></assignee></assignees><agents><agent mxw-id="PPAR919026501" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Fenlon, Christine Lesley</last-name><iid>100029810</iid><address><street>Haseltine Lake LLP Lincoln House, 5th Floor 300 High Holborn</street><city>London WC1V 7JH</city><country>GB</country></address></addressbook></agent></agents></parties><international-convention-data><designated-states><ep-contracting-states><country mxw-id="DS549791326" load-source="docdb">DE</country><country mxw-id="DS549926468" load-source="docdb">FR</country></ep-contracting-states></designated-states></international-convention-data></bibliographic-data><description mxw-id="PDES63961545" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><p id="p0001" num="0001">The present invention relates to a method of manufacturing an electronic parts packaging structure, more particularly, a method of manufacturing an electronic parts packaging structure in which a semiconductor chip or the like is mounted on a wiring substrate in the state where the semiconductor chip or the like is buried in an insulation film, and a method of manufacturing the same.</p><p id="p0002" num="0002"><patcit id="pcit0001" dnum="EP0954208A1"><text>EP0954208A1</text></patcit> discloses a method of mounting an IC chip in which the chip is pressed into an insulating thermosetting resin formed on a circuit board, the resin then being hardened to bond the chip and board together.</p><p id="p0003" num="0003">The development of LSI technology as a key technology to implement multimedia devices is proceeding steadily to a higher speed and a larger capacity of data transmission. According to this, a higher density of packaging technology as interfaces between LSI and electronic devices is also proceeding.</p><p id="p0004" num="0004">Based on demands for further density growth, semiconductor devices in which a plurality of semiconductor chips are three-dimensionally stacked<!-- EPO <DP n="2"> --> and mounted on a wiring substrate have been developed. To cite an example, each of Patent Literature 1 (Japanese Unexamined Patent Publication No. <patcit id="pcit0002" dnum="JP2001177045A"><text>2001-177045</text></patcit>) and Patent Literature 2 (Japanese Unexamined Patent Publication No. <patcit id="pcit0003" dnum="JP2000323645A"><text>2000-323645</text></patcit>) discloses a semiconductor device having a structure as follows: a plurality of semiconductor chips are three-dimensionally mounted on a wiring substrate in the state where the semiconductor chips are buried in insulation films, and the plurality of semiconductor chips are mutually connected using multilayered wiring patterns or the like formed with the insulation films interposed therebetween.</p><p id="p0005" num="0005">However, in the above-described Patent Literatures 1 and 2, there is no consideration for the fact that an interlayer insulation film is formed in the state where steps are generated due to the thickness of a semiconductor chip when the interlayer insulation film is formed on the mounted semiconductor chip.</p><p id="p0006" num="0006">Specifically, if steps are generated in the interlayer insulation film on the semiconductor chip, defocus is apt to occur in photolithography when wiring patterns are formed on the interlayer insulation film. Accordingly, it is difficult to form desired wiring patterns with high precision.</p><p id="p0007" num="0007">Furthermore, since steps are also generated in<!-- EPO <DP n="3"> --> the wiring patterns formed on the interlayer insulation film, reliability of bonding may be lowered when a semiconductor chip is flip-chip bonded to the wiring patterns.</p><p id="p0008" num="0008">Accordingly, it is desirable to provide a method of manufacturing an electronic parts packaging structure which has a structure where an electronic parts is buried in an interlayer insulation film on a wiring substrate and in which steps due to the thickness of the electronic parts may be eliminated.</p><p id="p0009" num="0009">According to the present invention, there is provided a method of manufacturing an electronic parts packaging structure according to claim 1, comprising the steps of: forming a first resin film uncured on a wiring substrate including a wiring pattern; followed by burying an electronic part halving a connection terminal on an element formation surface in the first resin film uncured in a state where the connection terminal is directed downward, and joining the connection terminal to the wiring pattern, wherein the surface of the first resin film uncured opposite the wiring substrate and the surface of the electronic part opposite the element formation surface are set at almost the same height; obtaining an insulation film by curing the first resin film uncured by heat treatment, wherein the surface of the electronic part<!-- EPO <DP n="4"> --> opposite the element formation surface on the one hand, and the surface of the insulation film opposite the wiring substrate on the other hand, form a common planar surface; forming a via hole in a predetermined portion of the insulation film on the wiring pattern; and forming an upper wiring pattern connected to the wiring pattern through the via hole, on the insulation film.</p><p id="p0010" num="0010">As described above, in an embodiment of the present invention, without adding any special planarization process, the electronic part is buried in the insulation film to be mounted in the state where steps due to the thickness of the electronic parts are eliminated. This eliminates the possibility that defocus may occur in photolithography when the upper wiring pattern is formed above the electronic parts. Accordingly, the upper wiring pattern can be stably formed with high precision.</p><p id="p0011" num="0011">Moreover, in the case where an upper electronic part is flip-chip mounted on the upper wiring patterns above the electronic part, reliability of the joint between upper electronic parts and the upper wiring patterns can be improved because the upper wiring patterns are placed at almost the same height over the entire wiring substrate.</p><p id="p0012" num="0012">In this case, particularly in the case where a<!-- EPO <DP n="5"> --> thinned semiconductor chip is used as the electronic part, it is preferred that the upper wiring pattern not be placed on the semiconductor chip for preventing a circuit pattern of the semiconductor chip and the upper wiring pattern from being shortcircuited.</p><p id="p0013" num="0013">Further, after the process of forming the resin film uncured, an opening portion may be formed in a predetermined portion of the resin film on the wiring pattern to which the connection terminal of the electronic parts is joined. In this case, the connection terminal of the electronic parts is joined to the wiring pattern while being placed so as to<!-- EPO <DP n="6"> --> correspond to the opening portion of the resin film. In the case of this aspect, the possibility that resin may be interposed between the connection terminal of the electronic parts and the wiring pattern is eliminated. Accordingly, reliability of the electrical connection between the electronic parts and the wiring pattern can be improved.</p><p id="p0014" num="0014">Reference will now be made, by way of example, to the accompanying drawings, in which:
<ul><li><figref idrefs="f0001">FIGS. 1A and 1B</figref> are sectional views showing disadvantageous points in the manufacture of a semiconductor device in which a semiconductor chip is mounted in the state of being buried in an insulation film;</li><li><figref idrefs="f0002 f0003 f0004">FIGS. 2A to 2H</figref> are sectional views showing a first method of manufacturing an electronic parts packaging structure which does not embody the present invention, but is useful for understanding it;</li><li><figref idrefs="f0005 f0006">FIGS. 3A to 3F</figref> are sectional views showing a second method of manufacturing an electronic parts packaging structure which does not embody the present invention;</li><li><figref idrefs="f0007 f0008">FIGS. 4A to 4D</figref> are sectional views showing a method of manufacturing an electronic parts packaging structure of a first embodiment of the present invention in order;</li><li><figref idrefs="f0009 f0010">FIGS. 5A to 5E</figref> are sectional views showing a<!-- EPO <DP n="7"> --> method of manufacturing an electronic parts packaging structure of a second embodiment of the present invention in order; and</li><li><figref idrefs="f0011 f0012 f0013">FIGS. 6A to 6H</figref> are sectional views showing a method of manufacturing an electronic parts packaging structure of a third embodiment of the present invention in order.</li></ul></p><p id="p0015" num="0015">Hereinafter, embodiments of the present invention will be described with reference to the accompanying drawings.</p><p id="p0016" num="0016">Before the present embodiments will be described, disadvantageous points in the manufacture of a semiconductor device in which a semiconductor chip is mounted in the state of being buried in an insulation film will be described. <figref idrefs="f0001">FIGS. 1A and 1B</figref> are sectional views showing the disadvantageous points in the manufacture of a semiconductor device in which a semiconductor chip is mounted in the state of being buried in an insulation film.</p><p id="p0017" num="0017">As shown in <figref idrefs="f0001">FIG. 1A</figref>, first, a first interlayer insulation film 102 is formed on a base substrate 100 including predetermined wiring patterns (not shown), and then a Cu wiring 104 connected to the wiring patterns of the base substrate 100 through via holes (not shown) formed in the first interlayer insulation film 102 is formed on the first interlayer insulation film 102. A semiconductor chip 108 including<!-- EPO <DP n="8"> --> connection terminals 108a is firmly fixed to the Cu wiring 104 with an adhesive layer 106 interposed therebetween in the state where the connection terminals 108a are directed upward.</p><p id="p0018" num="0018">Subsequently, a second interlayer insulation film 110 is formed on the semiconductor chip 108 and the Cu wiring 104. At this time, the second interlayer insulation film 110 is formed in the state where it rises higher on the semiconductor chip 108 than on the Cu wiring 104 due to steps of the semiconductor chip 108.</p><p id="p0019" num="0019">Then, as shown in <figref idrefs="f0001">FIG. 1B</figref>, via holes 112 are formed by etching the second interlayer insulation film 110 on the connection terminals 108a and the like of the semiconductor chip 108 with a laser or the like. Subsequently, after a seed Cu film (not shown) is formed on the inner surfaces of the via holes 112 and on the second interlayer insulation film 110, a resist film (not shown) in which portions where wiring patterns are to be formed are opened is formed by photolithography.</p><p id="p0020" num="0020">Next, after a Cu film pattern is formed in opening portions of the resist film pattern by electroplating in which the seed Cu film is utilized as a plating power-supply layer, the resist film is removed. Subsequently, the seed Cu film is etched using the Cu film pattern as a mask, thus obtaining<!-- EPO <DP n="9"> --> the wiring patterns 114.</p><p id="p0021" num="0021">Since steps are generated on the upper surface of the second interlayer insulation film 110 under the influence of the semiconductor chip 108, defocus is apt to occur in photolithography when the aforementioned resist film pattern is formed. Accordingly, troubles are apt to occur in the resist film pattern formed on the second interlayer insulation film 110. Therefore, it is difficult to form the wiring patterns 114 desired, with high precision.</p><p id="p0022" num="0022">Subsequently, bumps 116a of the semiconductor chip 116 including the bumps 116a are flip-chip bonded to connection portions 114a of the wiring patterns 114. At this time, since the heights of the connection portions 114a of the wiring patterns 114 vary due to the steps of the second interlayer insulation film 110, bonding failures between the bumps 116a of the semiconductor chip 116 and the connection portions 114a of the wiring patterns 114 are apt to occur.</p><p id="p0023" num="0023">Electronic parts packaging structures of embodiments of the present invention and methods of manufacturing the same, described below, can solve the above-described problems.</p><heading id="h0001">(First Example)</heading><p id="p0024" num="0024">Next, a method of manufacturing an electronic<!-- EPO <DP n="10"> --> parts packaging structure of a first example, which does not embody the present invention, will be described. <figref idrefs="f0002 f0003 f0004">FIGS. 2A to 2H</figref> are sectional views showing a method of manufacturing the electronic parts packaging structure of the first example in order. In the method of manufacturing the electronic parts packaging structure of the first example, as shown in <figref idrefs="f0002">FIG. 2A</figref>, first, a base substrate 24 for manufacturing a build-up wiring substrate is prepared. The base substrate 24 is made of insulative material such as resin. Moreover, through-holes 24a are provided in the base substrate 24, and through-hole plating layers 24b connected to first wiring patterns 28 on the base substrate 24 are formed on the inner surfaces of the through-holes 24a. Holes of the through-hole plating layers 24b are filled with resin 24c.</p><p id="p0025" num="0025">Thereafter, a first interlayer insulation film 30 made of resin or the like, which covers the first wiring patterns 28, is formed. Then, predetermined portions of the first interlayer insulation film 30 on the first wiring patterns 28 are etched by a laser, RIE, or the like, thereby forming first via holes 30x.</p><p id="p0026" num="0026">Subsequently, second wiring patterns 28a connected to the first wiring patterns 28 through the first via holes 30x are formed on the first interlayer insulation film 30. The second wiring<!-- EPO <DP n="11"> --> patterns 28a are formed by a similar method to that of forming third wiring patterns to be described later.</p><p id="p0027" num="0027">Next, as shown in <figref idrefs="f0002">FIG. 2B</figref>, a first resin film 32a is formed on the second wiring patterns 28a and the first interlayer insulation film 30. As the first resin film 32a, epoxy series resin, polyimide series resin, polyphenylene ether series resin, or the like is used. Methods of forming the first resin film 32a include a method of laminating a resin film and a method of forming a resin film by spin coating or printing.</p><p id="p0028" num="0028">In general, a resin film is formed by curing uncured resin material by heat treatment. However, one feature of the present example is that a semiconductor chip is buried in a soft resin film in an uncured state. Accordingly, in this step, the first resin film 32a is formed in an uncured state. That is, after resin material as described above is formed, the resin material is baked at 50 to 100 °C in order to be stuck tentatively, thus forming the first resin film 32a uncured.</p><p id="p0029" num="0029">The thickness of the first resin film 32a is not particularly limited because it is set in consideration of the thickness of a semiconductor chip to be buried therein. However, the thickness of the first resin film 32a is preferably set to<!-- EPO <DP n="12"> --> approximately twice the thickness of the semiconductor chip.</p><p id="p0030" num="0030">Subsequently, a semiconductor chip 20 (electronic parts) as shown in <figref idrefs="f0002">FIG. 2C</figref> is prepared. Connection pads 21a (connection terminals) are exposed on the element formation surface of the semiconductor chip 20, and the other part of the semiconductor chip 20 is covered with a passivation film 21b. In order to obtain this semiconductor chip 20, first, a semiconductor wafer which has a thickness of approximately 400 µm and which includes elements, such as transistors, and the connection pads 21a connected to the elements on the element formation surface is prepared. Thereafter, the backside of the semiconductor wafer is ground and thinned to a thickness of approximately 150 µm (preferably, approximately 50 µm) or less, and then the semiconductor wafer is diced, thus obtaining individual semiconductor chips 20.</p><p id="p0031" num="0031">Although the semiconductor chip 20 is taken as an example of an electronic parts, various kinds of electronic parts including capacitor parts can be used.</p><p id="p0032" num="0032">Thereafter, as shown in <figref idrefs="f0002">FIG. 2C</figref>, the semiconductor chip 20 is placed on the first resin film 32a with the element formation surface up (face up), and then the semiconductor chip 20 is pressed,<!-- EPO <DP n="13"> --> thereby excluding the first resin film 32a uncured to bury the semiconductor chip 20 therein. At this time, the semiconductor chip 20 is buried in the first resin film 32a so that the element formation surface of the semiconductor chip 20 and the upper surface of the first resin film 32a may be at almost the same height. This eliminates the occurrence of steps due to the thickness of the semiconductor chip 20 and makes it possible to achieve planarization without specially adding a planarization process.</p><p id="p0033" num="0033">Note that, of course, the height of the element formation surface of the semiconductor chip 20 and that of the upper surface of the first resin film 32a may be different from each other to a degree in which photolithography and the like in subsequent steps are not adversely affected.</p><p id="p0034" num="0034"><figref idrefs="f0002">FIG. 2C</figref> illustrates a mode in which the semiconductor chip 20 having a thickness of approximately 30 µm is buried in the first resin film 32a having a thickness of approximately 60 µm so that the upper surfaces thereof may be at almost the same height. Thus, in the present example, it is preferred that the first resin film 32a is interposed between the backside of the semiconductor chip 20 and the first interlayer insulation film 30 (or the second wiring patterns 28a) below the semiconductor chip 20.</p><p id="p0035" num="0035">This is because the first resin film 32a<!-- EPO <DP n="14"> --> interposed between the backside of the semiconductor chip 20 and the first interlayer insulation film 30 functions as an adhesive layer for adhering the semiconductor chip 20 and the first interlayer insulation film 30. Thus, the present example also has the advantage that the step of forming an adhesive layer on the backside of the semiconductor chip 20 can be omitted, and is convenient from the viewpoint that the cost of manufacture can be reduced.</p><p id="p0036" num="0036">Incidentally, the semiconductor chip 20 may be buried in the first resin film 32a so that the backside of the semiconductor chip 20 may come into contact with the first interlayer insulation film 30 or the first wiring patterns 28a by adjusting the thicknesses of the semiconductor chip 20 and the first resin film 32a. Also in this case, it is preferred that the element formation surface of the semiconductor chip 20 and the upper surface of the first resin film 32a are at almost the same height.</p><p id="p0037" num="0037">Next, as shown in <figref idrefs="f0003">FIG. 2D</figref>, a second resin film 32b uncured which covers the semiconductor chip 20 is formed. The second resin film 32b is formed by using material and a forming method similar to those of the first resin film 32a. The steps of the element formation surface due to the semiconductor chip 20 are planarized by covering the semiconductor chip 20<!-- EPO <DP n="15"> --> with the second resin film 32b.</p><p id="p0038" num="0038">Since the semiconductor chip 20 is buried in the first resin film 32a to be mounted as described above, the second resin film 32b cannot be formed in the state where it locally rises on the semiconductor chip 20, but formed in the state where it is planarized over all.</p><p id="p0039" num="0039">Subsequently, the structure of <figref idrefs="f0003">FIG. 2D</figref> is heat-treated at a temperature of 130 to 200 °C, thereby simultaneously curing the first and second resin films 32a and 32b. At this time, heat treatment may be performed while the first and second resin films 32a and 32b are pressed in a vacuum environment. By executing vacuum pressing, the second resin film 32b is cured in the state where the upper surface thereof is further planarized.</p><p id="p0040" num="0040">In this way, a second interlayer insulation film 32 composed of the first resin film 32a (first insulating film) and the second resin film 32b (second insulation film) is obtained.</p><p id="p0041" num="0041">Next, as shown in <figref idrefs="f0003">FIG. 2E</figref>, predetermined portions of the second interlayer insulation film 32 on the connection pads 21a of the semiconductor chip 20 and on the second wiring patterns 28a are etched by a laser, RIE, or the like, thereby forming second via holes 32x.</p><p id="p0042" num="0042">Thereafter, as shown in <figref idrefs="f0003">FIG. 2F</figref>, a seed Cu film<!-- EPO <DP n="16"> --> 28x is formed on the inner surfaces of the second via holes 32x and on the second interlayer insulation film 32. Then, a resist film 29 which has opening portions 29a corresponding to the third wiring patterns is formed by photolithography. At this time, since the second interlayer insulation film 32 is formed in the state where the upper surface thereof is planarized over all, defocus does not occur in photolithography. Accordingly, the resist film 29 having a predetermined pattern can be stably formed with high precision.</p><p id="p0043" num="0043">Subsequently, again as shown in <figref idrefs="f0003">FIG. 2F</figref>, by using the resist film 29 as a mask, a Cu film pattern 28y is formed by electroplating in which the seed Cu film 28x is utilized as a plating power-supply layer.</p><p id="p0044" num="0044">Then, after the resist film 29 is removed, the seed Cu film 28x is etched by using the Cu film pattern 28y as a mask. Thus, as shown in <figref idrefs="f0004">FIG. 2G</figref>, the third wiring patterns 28b (upper wiring patterns), which are connected to the connection pads 21a of the semiconductor chip 20 and to the second wiring patterns 28a through the second via holes 32x, are formed on the second interlayer insulation film 32.</p><p id="p0045" num="0045">Since the upper surface of the second interlayer insulation film 32, which covers the semiconductor chip 20, is made planar as described above, a focus margin need not be set large in photolithography when<!-- EPO <DP n="17"> --> the third wiring patterns 28b are formed on the second interlayer insulation film 32. Therefore, the resist film 29, which has the opening portions corresponding to the third wiring patterns 28b, can be stably formed with high precision. Accordingly, the third wiring patterns 28b desired can be obtained.</p><p id="p0046" num="0046">Note that the second and third wiring patterns 28a and 28b may be formed by a subtractive process or a fully-additive process other than the aforementioned semi-additive process.</p><p id="p0047" num="0047">Moreover, though not shown in figures, a mode in which a plurality of semiconductor chips 20 are mutually connected in the state where they are buried in respective interlayer insulation films to be multilayered, may be adopted by repeating the process from the step (<figref idrefs="f0002">FIG. 2B</figref>) of forming the first resin film 32a to the step (<figref idrefs="f0004">FIG. 2G</figref>) of forming the third wiring patterns 28b with a predetermined number of times. Also in such a case, each interlayer insulation film is formed in a planarized state. Accordingly, interlayer insulation films having semiconductor chips therein and wiring patterns can be formed in a stacking manner without any trouble.</p><p id="p0048" num="0048">Further, a mode in which semiconductor chips 20 are similarly buried in arbitrary interlayer insulation films among the plurality of interlayer<!-- EPO <DP n="18"> --> insulation films may also be adopted. Furthermore, a mode in which a semiconductor chip 20 is also stacked on the backside of the base substrate 24 in the state where the semiconductor chip 20 is buried in an interlayer insulation film may also be adopted.</p><p id="p0049" num="0049">Next, as shown in <figref idrefs="f0004">FIG. 2H</figref>, a solder resist film 36 having opening portions 36a on connection portions 28z of the third wiring patterns 28b, is formed. Then, the connection portions 28z of the third wiring patterns 28b are plated with Ni/Au.</p><p id="p0050" num="0050">Subsequently, an upper semiconductor chip 20x (upper electronic parts) having bumps 23 is prepared, and the bumps 23 of the upper semiconductor chip 20x are flip-chip bonded to the connection portions 28z of the third wiring patterns 28b.</p><p id="p0051" num="0051">At this time, since the connection portions 28z of the third wiring patterns 28b are placed at almost the same height without variation in height in a region above the semiconductor chip 20 and in a region where the semiconductor chip 20 does not exist, the bumps 23 of the upper semiconductor chip 20x can be joined to the connection portions 28z with high reliability.</p><p id="p0052" num="0052">Note that the following may be adopted: bumps are formed by mounting solder balls, etc. on the opening portions 36a of the solder resist 36, and connection terminals of the upper semiconductor chip<!-- EPO <DP n="19"> --> 20x are joined to these bumps.</p><p id="p0053" num="0053">In this way, a semiconductor device 1 (electronic parts packaging structure) of the first example is completed.</p><p id="p0054" num="0054">In the semiconductor device 1 of the first example, the first and second interlayer insulation films 30 and 32 and the first to third wiring patterns 28 to 28b are formed on the base substrate 24 in a stacking manner. Moreover, the semiconductor chip 20 is mounted in the state of being buried face up in a central portion of the second interlayer insulation film 32.</p><p id="p0055" num="0055">That is, the semiconductor chip 20 is mounted in the state where it is not in contact with the first interlayer insulation film 30 (or the second wiring patterns 28a) below the semiconductor chip 20, and the second interlayer insulation film 32 is interposed between the semiconductor chip 20 and the first interlayer insulation film 30. The second interlayer insulation film 32 interposed between the backside of the semiconductor chip 20 and the first interlayer insulation film 30 also has a function of an adhesive layer for adhering these. As described above, an adhesive layer does not have to be specially provided on the backside of the semiconductor chip 20. Accordingly, the structure of the semiconductor device 1 can be simplified, and the<!-- EPO <DP n="20"> --> reliability thereof can be improved.</p><p id="p0056" num="0056">Moreover, the connection pads 21a of the semiconductor chip 20 are electrically connected through the third wiring patterns 28b to the upper semiconductor chip 20x and the like mounted above the semiconductor chip 20.</p><p id="p0057" num="0057">In the method of manufacturing the semiconductor device 1 of the present example, since the semiconductor chip 20 is mounted in the state of being buried in the first resin film 32a, the second resin film 32b formed on the semiconductor chip 20 is formed in a planar state without being affected by the steps due to the thickness of the semiconductor chip 20. Thus, the third wiring patterns 28b formed on the second interlayer insulation film 32 are stably formed with high precision.</p><p id="p0058" num="0058">Further, in the first example, the third wiring patterns 28b are formed on the second resin film 32b covering the semiconductor chip 20. Accordingly, even in the case where a film providing low reliability of insulation resistance is used as the passivation film 21b of the semiconductor chip 20, the possibility that the third wiring patterns 28b and circuit patterns of the semiconductor chip 20 may be electrically short-circuited is eliminated, thus making it possible to improve the reliability of the semiconductor device 1.<!-- EPO <DP n="21"> --></p><p id="p0059" num="0059">In addition, since the heights at which the connection portions 28z of the third wiring patterns 28b are placed are the same, coplanarity (degree of planarity) for the join between the connection portions 28z of the third wiring patterns 28b and the bumps 23 of the upper semiconductor chip 20x can be reduced. This makes it possible to prevent the occurrence of bonding failures (bridge, open, and the like) between the connection portions 28z of the third wiring patterns 28b and the bumps 23 of the upper semiconductor chip 20x.</p><heading id="h0002">(Second Example)</heading><p id="p0060" num="0060"><figref idrefs="f0005 f0006">FIGS. 3A to 3F</figref> are sectional views showing in order a method of manufacturing an electronic parts packaging structure of a second example which does not embody the present invention. The second example is different from the first example in that third wiring patterns are formed directly on a semiconductor chip 20 without a second resin film being formed after the semiconductor chip is buried in a first resin film to be mounted. In the second embodiment, a detailed description of similar steps to those of the first example will be omitted.</p><p id="p0061" num="0061">In the method of manufacturing the electronic parts packaging structure of the second example, as shown in <figref idrefs="f0005">FIG. 3A</figref>, first, a first resin film 32a uncured is formed on the first interlayer insulation films 30 and the second wiring patterns 28a on a base<!-- EPO <DP n="22"> --> substrate 24 by a similar method to that of the first example.</p><p id="p0062" num="0062">Thereafter, a semiconductor chip 20a (electronic parts) as shown in <figref idrefs="f0005">FIG. 3B</figref> is prepared. This semiconductor chip 20a has connection pads 21a on an element formation surface thereof. On the other part of the element formation surface than the connection pads 21a, a passivation film 21b (surface protection film) having opening portions 21x for exposing the connection pads 21a is provided. As the passivation film 21b according to the second example, one providing high reliability of insulation resistance is used. The material and thickness of such a passivation film 21b are not particularly limited. However, for example, the passivation film 21b is composed of a silicon nitride film having a thickness of approximately 0.5 µm and a polyimide resin film having a thickness of approximately 3 µm or more. Alternatively, the passivation film 21b may be formed by adhering a resin film exposing the connection pads 21a, to the semiconductor chip 20 used in the first example.</p><p id="p0063" num="0063">The use of the semiconductor chip 20a as described above eliminates the possibility that circuit patterns of the semiconductor chip 20a and the third wiring patterns 28b may be electrically short-circuited even if the third wiring patterns 28a<!-- EPO <DP n="23"> --> are formed directly on the semiconductor chip 20a without a second resin film interposed therebetween, unlike the first example.</p><p id="p0064" num="0064">Note that the material and structure of the passivation film of the semiconductor chip are appropriately selected in accordance with reliability specifications for various kinds of electronic parts packaging structures for preventing the circuit patterns of the semiconductor chip 20a and the third wiring patterns 28b from being short-circuited.</p><p id="p0065" num="0065">Next, again as shown in <figref idrefs="f0005">FIG. 3B</figref>, the semiconductor chip 20a is buried in the first resin film 32a to be mounted by a similar method to that of the first example. Thus, the element formation surface of the semiconductor chip 20a and the upper surface of the first resin film 32a come to be at almost the same height. Accordingly, the occurrence of steps due to the thickness of the semiconductor chip 20a is eliminated.</p><p id="p0066" num="0066">Subsequently, as shown in <figref idrefs="f0005">FIG. 3C</figref>, the structure of <figref idrefs="f0005">FIG. 3B</figref> is heat-treated at a temperature of 130 to 200 °C, whereby the first resin film 32a is cured to be a second interlayer insulation film 32. Thereafter, predetermined portions of the second interlayer insulation film 32 on the second wiring patterns 28a are etched by a laser or RIE, thereby forming second via holes 32x.<!-- EPO <DP n="24"> --></p><p id="p0067" num="0067">Then, as shown in <figref idrefs="f0006">FIG. 3D</figref>, the third wiring patterns 28b (upper wiring patterns) are formed on the second interlayer insulation film 32 and the semiconductor chip 20a by a semi-additive process or the like similarly to the first example. The third wiring patterns 28b are connected to the second wiring patterns 28a through the second via holes 32x and connected to the connection pads 21a of the semiconductor chip 20a through the opening portions 21x of the passivation film 21b.</p><p id="p0068" num="0068">In the second example, since the third wiring patterns 28b can be formed directly on the semiconductor chip 20a, the step of forming a second resin film on the semiconductor chip 20a can be omitted. Accordingly, the number of steps in the manufacturing process is reduced compared to the first example, thus making it possible to reduce the cost of manufacture.</p><p id="p0069" num="0069">Next, in the second example, a mode in which fourth wiring patterns are further formed will be illustrated. That is, as shown in <figref idrefs="f0006">FIG. 3E</figref>, a third interlayer insulation film 34, which is made of a resin film or the like and covers the third wiring patterns 28b, is formed. Subsequently, predetermined portions of the third interlayer insulation film 34 on the third wiring patterns 28b are etched by a laser or RIE, thereby forming third via holes 34x.<!-- EPO <DP n="25"> --> Furthermore, fourth wiring patterns 28c connected to the third wiring patterns 28b through the third via holes 34x are formed by a semi-additive process or the like.</p><p id="p0070" num="0070">As described above, in the second example, even in the case where a layer of wiring patterns are additionally formed, the number of steps can be reduced by one compared to the manufacturing method of the first example. Accordingly, when electronic parts packaging structures having smaller sizes and higher performance are manufactured by increasing wiring densities, the cost of manufacture can be reduced more than the first example.</p><p id="p0071" num="0071">Next, as shown in <figref idrefs="f0006">FIG. 3F</figref>, a solder resist film 36 having opening portions 36a on connection portions 28z of the fourth wiring patterns 28c, is formed similarly to the first example. Thereafter, bumps 23 of an upper semiconductor chip 20x are flip-chip bonded to the connection portions 28z of the fourth wiring patterns 28c.</p><p id="p0072" num="0072">In this way, a semiconductor device 1a (electronic parts packaging structure) of the second example is obtained.</p><p id="p0073" num="0073">Also in the second example, modified examples similar to those of the first example can be adopted.</p><p id="p0074" num="0074">In the second example, similar effects to those of the first example are exerted. In addition, since<!-- EPO <DP n="26"> --> wiring patterns can be formed directly on the semiconductor chip 20a, the number of steps in the manufacturing process can be reduced by one compared to the manufacturing process of the first example, thus making it possible to reduce the cost of manufacture.</p><heading id="h0003">(First Embodiment)</heading><p id="p0075" num="0075"><figref idrefs="f0007 f0008">FIGS. 4A to 4D</figref> are sectional views showing a method of manufacturing an electronic parts packaging structure of a first embodiment of the present invention in order. The first embodiment is different from the first example in that a semiconductor chip is buried face down in a resin film to be flip-chip mounted. In the first embodiment, a detailed description of the same steps as those of the first example will be omitted.</p><p id="p0076" num="0076">In the method of manufacturing the electronic parts packaging structure of the first embodiment, as shown in <figref idrefs="f0007">FIG. 4A</figref>, first, a resin film 32a uncured is formed on a first interlayer insulation film 30 and second wiring patterns 28a on a base substrate 24 by a similar method to that of the first example.</p><p id="p0077" num="0077">Thereafter, a semiconductor chip 20b (electronic parts) as shown in <figref idrefs="f0007">FIG. 4B</figref> is prepared. The semiconductor chip 20b has connection pads 21a and bumps 23 connected to the connection pads 21a on an element formation surface, and is thinned to 150 µm<!-- EPO <DP n="27"> --> (preferably, 50 µm) or less. The connection pads 21a and the bumps 23 connected thereto are examples of connection terminals.</p><p id="p0078" num="0078">Subsequently, again as shown in <figref idrefs="f0007">FIG. 4B</figref>, the semiconductor chip 20b is placed on the resin film 32a in the state where the surface of the semiconductor chip 20b on which the bumps 23 are mounted is directed downward (face down), and the semiconductor chip 20 is pressed, thereby burying the semiconductor chip 20b in the resin film 32a. Thus, the semiconductor chip 20b excludes the resin film 32a, and the bumps 23 thereof come into contact with the second wiring patterns 28a. In addition, the backside of the semiconductor chip 20b and the upper surface of the resin film 32a are at almost the same height to be planarized.</p><p id="p0079" num="0079">At this time, the thickness of the semiconductor chip 20b and the thickness of the resin film 32a are appropriately adjusted so that the backside of the semiconductor chip 20b and the upper surface of the resin film 32a may be at almost the same height. For example, in the case where the thickness of the semiconductor chip 20b is approximately 30 µm and the heights of the bumps 23 are approximately 10 µm (total thickness: approximately 40 µm), the resin film 32a is formed so as to have a thickness of approximately 40 µm on the second wiring patterns<!-- EPO <DP n="28"> --> 28a.</p><p id="p0080" num="0080">Next, the bumps 23 of the semiconductor chip 20b and the second wiring patterns 28a are joined. In the case where the bumps 23 of the semiconductor chip 20b are made of Au, wirings having Au films on the surfaces thereof are used as the second wiring patterns 28a, and the bumps 23 of the semiconductor chip 20b and the second wiring patterns 28a are joined by ultrasonic flip-chip mounting.</p><p id="p0081" num="0081">Alternatively, in the case where the bumps 23 of the semiconductor chip 20b are made of solder, Cu wirings or wirings having Au films on the surfaces thereof are used as the second wiring patterns 28a, and the bumps 23 of the semiconductor chip 20b and the second wiring patterns 28a are joined by reflow heating.</p><p id="p0082" num="0082">Note that the portions of the second wiring patterns 28a where the bumps 23 of the semiconductor chip 20b are joined are plated with Ni/Au.</p><p id="p0083" num="0083">Thereafter, the resin film 32a is cured by performing heat treatment at 130 to 200 °C, thus obtaining a second interlayer insulation film 32.</p><p id="p0084" num="0084">This provides a structure in which the semiconductor chip 20b is buried in a planar state in the first interlayer insulation film 32 and in which the bumps 23 thereof are flip-chip bonded to the second wiring patterns 28a, as shown in <figref idrefs="f0007">FIG. 4B</figref>.<!-- EPO <DP n="29"> --></p><p id="p0085" num="0085">In the present embodiment, since the semiconductor chip 20b is buried in the resin film 32a uncured to be flip-chip bonded to the second wiring patterns 28a, the gap under the semiconductor chip 20b does not need to be filled with underfill resin but is filled with the resin film 32 which remains in the gap. Thus, the present embodiment also has the advantage that the step of filling the gap under the semiconductor chip 20b with underfill resin is not particularly required.</p><p id="p0086" num="0086">Next, as shown in <figref idrefs="f0007">FIG. 4C</figref>, predetermined portions of the second interlayer insulation film 32 on the second wiring patterns 28a are etched by a laser or RIE, thereby forming second via holes 32x.</p><p id="p0087" num="0087">Subsequently, third wiring patterns 28b (upper wiring patterns) connected to the second wiring patterns 28a through the second via holes 32x are formed on the second interlayer insulation film 32 by a semi-additive process, which is described in the first example, or the like. Also in the first embodiment, the backside of the semiconductor chip 20b and the upper surface of the second interlayer insulation film 32 are at almost the same height to be planarized. Accordingly, the precision in photolithography when the third wiring patterns 28b are formed can be improved. Thus, the third wiring patterns 28b desired can be stably formed with high<!-- EPO <DP n="30"> --> precision.</p><p id="p0088" num="0088">In the present embodiment, a mode in which a semiconductor chip thinned by grinding the backside thereof is used as the semiconductor chip 20b is exemplified. Accordingly, the third wiring patterns 28b are not formed on the backside of the semiconductor chip 20b for preventing the third wiring patterns 28b and circuit patterns of the semiconductor chip 20b from being electrically short-circuited. Note that, in the case where an insulation film is formed on the backside of the semiconductor chip 20b in advance, the third wiring patterns 28b may be formed on the backside of the semiconductor chip 20b.</p><p id="p0089" num="0089">In the first embodiment, similar to the first example, a mode in which a plurality of semiconductor chips 20b are mutually connected in the state where they are buried in respective interlayer insulation films to be multilayered, may also be adopted by repeating the process from the step (<figref idrefs="f0007">FIG. 4A</figref>) of forming the first resin film 32a to the step (<figref idrefs="f0007">FIG. 4C</figref>) of forming the third wiring patterns 28b with a predetermined number of times.</p><p id="p0090" num="0090">Next, as shown in <figref idrefs="f0008">FIG. 4D</figref>, a solder resist film 36 having opening portions 36a on connection portions 28z of the third wiring patterns 28b is formed. Thereafter, bumps 23 of an upper semiconductor chip<!-- EPO <DP n="31"> --> 20x (upper electronic parts) including the bumps 23 are flip-chip bonded to the connection portions 28z of the third wiring patterns 28b. Also in the first embodiment, since the connection portions 28z of the third wiring patterns 28b do not vary in height to be placed at almost the same height, the bumps 23 of the upper semiconductor chip 20x can be joined to the connection portions 28z with high reliability.</p><p id="p0091" num="0091">In this way, a semiconductor device 1b (electronic parts packaging structure) of the first embodiment is obtained.</p><p id="p0092" num="0092">In the method of manufacturing the electronic parts packaging structure of the first embodiment, the semiconductor chip 20b is buried face down in the resin film 32a uncured, and the bumps 23 of the semiconductor chip 20b are flip-chip bonded to the second wiring patterns 28a.</p><p id="p0093" num="0093">Thus, without adding a special planarization process, the semiconductor chip 20b is buried in the second interlayer insulation film 32 in the state where steps due to the thickness of the semiconductor chip 20b are eliminated, and is flip-chip bonded to the second wiring patterns. Accordingly, similar to the first example, the third wiring patterns 28b can be stably formed with high precision, and the upper semiconductor chip 20x can be flip-chip bonded to the third wiring patterns 28b with high reliability.<!-- EPO <DP n="32"> --></p><p id="p0094" num="0094">Moreover, since the gap under the semiconductor chip 20b does not need to be filled with underfill resin specially, there is the advantage that the cost of manufacture can be reduced.</p><heading id="h0004">(Second Embodiment)</heading><p id="p0095" num="0095"><figref idrefs="f0009 f0010">FIGS. 5A to 5E</figref> are sectional views showing a method of manufacturing an electronic parts packaging structure of a second embodiment of the present invention in order. The second embodiment is different from the first embodiment in that after a semiconductor chip is mounted by a similar method to that of the first embodiment, an insulation film is formed on the semiconductor chip. This enables wiring patterns to be also formed in the region above the semiconductor chip. In the second embodiment, a detailed description of the same steps as those of the first example and first embodiment will be omitted.</p><p id="p0096" num="0096">In the method of manufacturing the electronic parts packaging structure of the second embodiment of the present invention, as shown in <figref idrefs="f0009">FIG. 5A</figref>, first, by a similar method to that of the first embodiment, a semiconductor chip 20b (electronic parts) is buried face down in a first resin film 32a uncured, and bumps 23 of the semiconductor chip 20b are flip-chip bonded to second wiring patterns 28a.</p><p id="p0097" num="0097">Thereafter, as shown in <figref idrefs="f0009">FIG. 5B</figref>, a second resin<!-- EPO <DP n="33"> --> film 32b uncured, which covers the semiconductor chip 20b, is formed. Subsequently, the first and second resin films 32a and 32b are heat-treated at a temperature of 130 to 200 °C while being pressed in a vacuum environment, thereby simultaneously curing the first and second resin films 32a and 32b. Thus, a second interlayer insulation film 32 composed of the first and second resin films 32a and 32b is obtained.</p><p id="p0098" num="0098">Then, as shown in <figref idrefs="f0009">FIG. 5C</figref>, predetermined portions of the second interlayer insulation film 32 on the second wiring patterns 28a are etched by a laser or RIE, thereby forming second via holes 32x.</p><p id="p0099" num="0099">Subsequently, as shown in <figref idrefs="f0010">FIG. 5D</figref>, third wiring patterns 28b (upper wiring patterns) connected to the second wiring patterns 28a through the second via holes 32x are formed on the second interlayer insulation film 32 by a sub-additive process, which is described in the first example, or the like.</p><p id="p0100" num="0100">The semiconductor chip 20b used in the present embodiment is one thinned to 150 µm (preferably, 50 µm) or less by grinding the backside thereof, and a semiconductor (silicon) layer is exposed on the backside of the semiconductor chip 20b. Therefore, in the case where the third wiring patterns 28b are formed directly on the backside of the semiconductor chip 20b, the third wiring patterns 28b and circuit patterns of the semiconductor chip 20b may be<!-- EPO <DP n="34"> --> electrically short-circuited. Accordingly, in the aforementioned first embodiment, the third wiring patterns 28b are not placed on the semiconductor chip 20b.</p><p id="p0101" num="0101">However, in the second embodiment, as shown in <figref idrefs="f0010">FIG. 5D</figref>, the second resin film 32b is provided on the semiconductor chip 20b, and the third wiring patterns 28b are formed on the second resin film 32b. Therefore, the third wiring patterns 28b can also be placed in the region above the semiconductor chip 20b.</p><p id="p0102" num="0102">That is, in the second embodiment, flexibility in designing the third wiring patterns 28b can be increased compared to the first embodiment. Therefore, the wiring density of the electronic parts packaging structure can be increased, thus making it possible to easily cope with the trend toward smaller electronic parts packaging structures and that toward higher-performance ones.</p><p id="p0103" num="0103">Next, as shown in <figref idrefs="f0010">FIG. 5E</figref>, a solder resist film 36 having opening portions 36a on connection portions 28z of the third wiring patterns 28b is formed. Furthermore, bumps 23 of an upper semiconductor chip 20x (upper electronic parts) are flip-chip bonded to the connection portions 28z of the third wiring patterns 28b.</p><p id="p0104" num="0104">In this way, a semiconductor device 1c<!-- EPO <DP n="35"> --> (electronic parts packaging structure) of the second embodiment is obtained.</p><p id="p0105" num="0105">In the second embodiment, similar effects to those of the first embodiment are exerted. In addition, since the backside of the semiconductor chip 20b is covered with the second interlayer insulation film 32 (the second resin film 32b), the third wiring patterns 28b can also be formed above the semiconductor chip 20b, thus making it possible to increase the wiring density.</p><heading id="h0005">(Third Embodiment)</heading><p id="p0106" num="0106"><figref idrefs="f0011 f0012 f0013">FIGS. 6A to 6H</figref> are sectional views showing a method of manufacturing an electronic parts packaging structure of a third embodiment of the present invention in order. In the aforementioned first and second embodiments, bumps of a semiconductor chip are joined to wiring patterns while a resin film is being excluded. Accordingly, a small amount of resin may be interposed between the bumps of the semiconductor chip and the wiring patterns, and there may be cases where sufficient reliability of electrical connection cannot be obtained. In the third embodiment, such a trouble can be eliminated. Note that, in the third embodiment, a detailed description of the same steps as those of the first example and first embodiment will be omitted.</p><p id="p0107" num="0107">In the method of manufacturing the electronic<!-- EPO <DP n="36"> --> parts packaging structure of the third embodiment, as shown in <figref idrefs="f0011">FIG. 6A</figref>, first, by a similar method to that of the first example, a first resin film 32a uncured is formed by, for example, adhering a resin film to a first interlayer insulation film 30 and second wiring patterns 28a on a base substrate 24.</p><p id="p0108" num="0108">Thereafter, as shown in <figref idrefs="f0011">FIG. 6B</figref>, portions of the first resin film 32a on the second wiring patterns 28a to which bumps of a semiconductor chip are connected later are etched by a laser or the like, thereby forming opening portions 33 having depths reaching the second wiring patterns 28a.</p><p id="p0109" num="0109">At this time, the portions of the second wiring patterns 28a to which the bumps 23 of the semiconductor chip 20b are joined are plated with Ni/Au, and Ni/Au layers are exposed in the opening portions 33. Moreover, since the bumps of the semiconductor chip are placed in the opening portions 33 later, the diameters of the opening portions 33 are set equal to or more than the diameters of the bumps 23 of the semiconductor chip 20b.</p><p id="p0110" num="0110">Next, as shown in <figref idrefs="f0011">FIG. 6C</figref>, the semiconductor chip 20b (electronic parts) including connection pads 21a and the bumps 23 connected to the connection pads 21a is prepared. Similar to the first embodiment, the thickness of the semiconductor chip 20b is thinned to approximately 150 µm or less.<!-- EPO <DP n="37"> --></p><p id="p0111" num="0111">Then, the semiconductor chip 20b is placed and pressed on the first resin film 32a so that the bumps 23 of the semiconductor chip 20b may correspond to the portions of the second wiring patterns 28a which are exposed in the opening portions 33 of the first resin film 32a. Thus, the bumps 23 of the semiconductor chip 20b are placed on the second wiring patterns 28a in contact therewith without excluding the first resin film 32a.</p><p id="p0112" num="0112">Subsequently, as shown in <figref idrefs="f0012">FIG. 6D</figref>, similar to the first embodiment, the bumps 23 of the semiconductor chip 20b are joined to the second wiring patterns 28a. As a joining method, ultrasonic flip-chip mounting is employed in the case where the bumps 23 of the semiconductor chip 20b are made of Au, but flip-chip mounting by reflow heating at 200 to 250 °C is employed in the case where the bumps 23 of the semiconductor chip 20b are made of solder.</p><p id="p0113" num="0113">Incidentally, when the bumps 23 of the semiconductor chip 20b are placed in the opening portions 33 of the first resin film 32a, a little gap remains between the semiconductor chip 20b and the side surfaces of the opening portions 33 of the first resin film 32a. In the case where thermosetting resin is used for the first resin film 32a, the side surfaces of the opening portions 33 thereof are cured to a certain degree by heat when the opening portions<!-- EPO <DP n="38"> --> 33 are formed by a laser. Accordingly, the embedding effect by reflowing the first resin film 32a is relatively small. Therefore, in the present embodiment, in the case where the bumps 23 of the semiconductor chip 20b are solder bumps, the bumps 23 are reflowed and cured to be deformed, thereby filling the gap. Thereafter, the first resin film 32a is cured by performing heat treatment in an environment at a temperature of 130 to 200 °C.</p><p id="p0114" num="0114">Incidentally, to cite a modified example, the aforementioned gap may be filled by using, as the first resin film 32a, light-curing resin having characteristics in which the light-curing resin reflows into the opening portions 33 when being cured by irradiation of ultraviolet light. This is because, in the case of light-curing resin, when the opening portions 33 are formed by a laser, the side surfaces thereof are not cured.</p><p id="p0115" num="0115">Moreover, in the case where solder is used for the bumps 23 of the semiconductor chip 20b, it is also possible to simultaneously cure the first resin film 32a by heat treatment when solder is reflowed and cured.</p><p id="p0116" num="0116">Thus, the semiconductor chip 20b is flip-chip bonded to the second wiring patterns 28a in the state where the semiconductor chip 20b is buried in the first resin film 32a. Further, similar to the first<!-- EPO <DP n="39"> --> embodiment, the thickness of the first resin film 32a is adjusted in accordance with the thickness of the semiconductor chip 20b. Accordingly, the backside of the semiconductor chip 20b and the upper surface of the first resin film 32a are at almost the same height, thus eliminating steps due to the semiconductor chip 20b.</p><p id="p0117" num="0117">Incidentally, in an alternative example, which does not embody the present invention, the backside of the semiconductor chip 20b and the upper surface of the first resin film 32a do not necessarily need to be set at the same height. In the case were a second resin film for covering the semiconductor chip 20b is formed as described later, planarization may be completely achieved with the second resin film.</p><p id="p0118" num="0118">In the third embodiment, after the opening portions 33 are formed in the first resin film 32a, the bumps 23 of the semiconductor chip 20b are joined to the second wiring patterns 28a exposed in the opening portions 33. Accordingly, there is no possibility that resin may be interposed at the joint interface between the bumps 23 of the semiconductor chip 20b and the second wiring patterns 28a. Therefore, the bumps 23 of the semiconductor chip 20b are joined to the second wiring patterns 28b with high reliability, thus making it possible to obtain favorable electrical connection.</p><p id="p0119" num="0119">Subsequently, as shown in <figref idrefs="f0012">FIG. 6E</figref>, the second<!-- EPO <DP n="40"> --> resin film 32b is formed on the first resin film 32a and the semiconductor chip 20b. Thus, a second interlayer insulation film 32 composed of the first and second resin films 32a and 32b is obtained.</p><p id="p0120" num="0120">Note that the following may be adopted: before the first resin film 32a is cured, the second resin film 32b uncured is formed on the first resin film 32a, and then the first and second resin films 32a and 32b are simultaneously cured by performing heat treatment.</p><p id="p0121" num="0121">Next, as shown in <figref idrefs="f0012">FIG. 6F</figref>, predetermined portions of the second interlayer insulation film 32 on the second wiring patterns 28a are etched by a laser or RIE, thereby forming second via holes 32x.</p><p id="p0122" num="0122">Subsequently, as shown in <figref idrefs="f0013">FIG. 6H</figref>, third wiring patterns 28b (upper wiring patterns) connected to the second wiring patterns 28a through the second via holes 32x are formed on the second interlayer insulation film 32 by a semi-additive process, which is described in the first example, or the like.</p><p id="p0123" num="0123">Incidentally, to cite a modified example, similar to the first embodiment, a mode in which the second resin film 32b is not formed may be adopted. In this case, a similar structure to that of <figref idrefs="f0007">FIG. 4C</figref> is obtained, and the third wiring patterns 28b are formed on the first resin film 32a except the region on the semiconductor chip 20b.<!-- EPO <DP n="41"> --></p><p id="p0124" num="0124">Moreover, also in the third embodiment, a mode in which a plurality of semiconductor chips 20b are mutually connected in the state where they are buried in respective interlayer insulation films to be multilayered, may be adopted by repeating the process from the step (<figref idrefs="f0011">FIG. 6A</figref>) of forming the first resin film 32a to the step (<figref idrefs="f0013">FIG. 6G</figref>) of forming the third wiring patterns 28b with a predetermined number of times.</p><p id="p0125" num="0125">Subsequently, as shown in <figref idrefs="f0013">FIG. 6H</figref>, after a solder resist film 36 having opening portions 36a on connection portions 28z of the third wiring patterns 28b is formed, the connection portions 28z of the third wiring patterns 28b are plated with Ni/Au. Thereafter, bumps 23 of an upper semiconductor chip 20x (upper electronic parts) are flip-chip bonded to the connection portions 28z of the third wiring patterns 28b. Furthermore, the gap between the upper semiconductor chip 20x and the solder resist film 36 is filled with underfill resin as needed.</p><p id="p0126" num="0126">In this way, a semiconductor device 1d (electronic parts packaging structure) of the third embodiment is obtained.</p><p id="p0127" num="0127">In the third embodiment, similar to other embodiments, without adding a special planarization process, the semiconductor chip 20b is buried in the second interlayer insulation film 32 in the state<!-- EPO <DP n="42"> --> where steps due to the semiconductor chip 20b are eliminated, and is flip-chip bonded to the second wiring patterns 28a. Accordingly, similar to other embodiments, the third wiring patterns 28b can be stably formed with high precision, and the upper semiconductor chip 20x can be flip-chip bonded to the third wiring patterns 28b with high reliability.</p><p id="p0128" num="0128">Moreover, in the present embodiment, there is no need to form a non conductive paste (NCP) or a non conductive film (NCF) before the semiconductor chip 20b is mounted, and there is no need to fill underfill resin after the semiconductor chip 20b is mounted. That is, since the first resin film 32a in which the semiconductor chip 20b is buried performs the role played by NCP or an NCF in previously-proposed techniques, the number of steps in the manufacturing process can be reduced, thereby making it possible to reduce the cost of manufacture.</p><p id="p0129" num="0129">In addition, the opening portions 33 are previously formed in the first resin film 32a in which the semiconductor chip 20b is to be buried, and the bumps 23 of the semiconductor chip 20b are joined to the portions of the second wiring patterns 28a exposed in the opening portions 33. Thus, the bumps 23 of the semiconductor chip 20b are electrically connected to the second wiring patterns 28a with higher reliability than the first or second<!-- EPO <DP n="43"> --> embodiments, and the manufacturing yield of semiconductor devices 1d can be improved.</p></description><claims mxw-id="PCLM56987375" lang="DE" load-source="patent-office"><!-- EPO <DP n="48"> --><claim id="c-de-01-0001" num="0001"><claim-text>Verfahren zur Herstellung einer Aufbau- und Verbindungsstruktur für elektronische Bauteile, das folgende Schritte umfasst:
<claim-text>Herstellen eines ungehärteten ersten Harzfilms (32a) auf einem Schaltungssubstrat (24), das ein Schaltungsmuster (28a) aufweist,</claim-text>
<claim-text>anschließend Einbetten eines elektronischen Bauteils (20b) mit einem Anschluss (23) auf einer Elementherstellungsoberfläche in dem ungehärteten ersten Harzfilm (32a) in einem derartigen Zustand, dass der Anschluss (23) nach unten zeigt, und</claim-text>
<claim-text>Verbinden des Anschlusses (23) mit dem Schaltungsmuster (28a), wobei die dem Schaltungssubstrat gegenüberliegende Oberfläche des ungehärteten ersten Harzfilms (32a) und die der Elementherstellungsoberfläche gegenüberliegende Oberfläche des elektronischen Bauteils (20b) auf nahezu dieselbe Höhe eingestellt werden,</claim-text>
<claim-text>Erhalten eines Isolierfilms (32) durch Härten des ersten Harzfilms (32a) mittels einer Wärmebehandlung, wobei die der Elementherstellungsoberfläche gegenüberliegende Oberfläche des elektronischen Bauteils (20b) einerseits und die dem Schaltungssubstrat gegenüberliegende Oberfläche des Isolierfilms (32) andererseits eine gemeinsame ebene Oberfläche bilden,</claim-text>
<claim-text>Herstellen eines Durchkontaktlochs (32x) in einem festgelegten Bereich des Isolierfilms (32) auf dem Schaltungsmuster (28a) und</claim-text>
<claim-text>Herstellen eines oberen Schaltungsmusters (28b), das mit dem Schaltungsmuster (28a) über das Durchkontaktloch (32x) verbunden ist, auf dem isolierfilm (32).</claim-text></claim-text></claim><claim id="c-de-01-0002" num="0002"><claim-text>Verfahren zur Herstellung einer Aufbau- und Verbindungsstruktur für elektronische Bauteile nach Anspruch 1, bei dem man nach dem Schritt Verbinden des Anschlusses (23) des elektronischen Bauteils (20b) mit dem Schaltungsmuster (28a) in einem weiteren Schritt einen ungehärteten zweiten Harzfilm (32b) herstellt, der das elektronische Bauteil (20b) abdeckt,<br/>
wobei ein Verbund-Isolierfilm (32) durch Härten des ungehärteten ersten Harzfilms (32a) und des ungehärteten zweiten Harzfilms (32b) mittels Wärmebehandlung erhalten wird.<!-- EPO <DP n="49"> --></claim-text></claim><claim id="c-de-01-0003" num="0003"><claim-text>Verfahren nach Anspruch 1 oder 2, wobei der Anschluss (23) des elektronischen Bauteils (20b) eine Lötstelle ist und das Verfahren nach dem Schritt Herstellen des ungehärteten ersten Harzfilms (32a) und vor dem Schritt Verbinden des Anschlusses (23) des elektronischen Bauteils (20b) mit dem Schaltungsmuster (28a) den folgenden Schritt umfasst: Herstellen eines Öffnungsbereichs (33) in einem Bereich des ungehärteten ersten Harzfilms (32a) auf dem Schaltungsmuster (28a), mit dem der Anschluss (23) des elektronischen Bauteils (20b) verbunden wird,<br/>
wobei man in dem Schritt Verbinden des Anschlusses (23) des elektronischen Bauteils (20b) mit dem Schaltungsmuster (28a) den Anschluss (23) des elektronischen Bauteils (20b) derart platziert, dass der Anschluss (23) des elektronischen Bauteils (20b) mit dem Öffnungsbereich (33) des ungehärteten ersten Harzfilms (32a) übereinstimmt, und einen Spalt zwischen dem elektronischen Bauteil (20b) und einem Seitenrand des Öffnungsbereichs (33) des ungehärteten ersten Harzfilms (32a) ausfüllt, indem man den Anschluss (23) mittels Weideraufschmelzen und Härten verformt.</claim-text></claim><claim id="c-de-01-0004" num="0004"><claim-text>Verfahren nach Anspruch 1 oder 2, wobei der ungehärtete erste Harzfilm (32a) ein leicht härtendes Harz ist und das Verfahren nach dem Schritt Herstellen des ungehärteten ersten Harzfilms (32a) und vor dem Schritt Verbinden des Anschlusses (23) des elektronischen Bauteils (20b) mit dem Schaltungsmuster (28a) den folgenden Schritt umfasst:
<claim-text>Herstellen eines Öffnungsbereichs (33) mit einem Laser in einem Bereich des ungehärteten ersten Harzfilms (32a) auf dem Schaltungsmuster (28a), mit dem der Anschluss (23) des elektronischen Bauteils (20b) verbunden werden soll,</claim-text>
<claim-text>wobei man in dem Schritt Verbinden des Anschlusses (23) des elektronischen Bauteils (20b) mit dem Schaltungsmuster (28a) den Anschluss (23) des elektronischen Bauteils (20b) derart platziert, dass der Anschluss (23) des elektronischen Bauteils (20b) mit dem öffnungsbereich (33) des ungehärteten ersten Harzfilms (32a) übereinstimmt, und einen Spalt zwischen dem elektronischen Bauteil (20b) und einem Seitenrand des Öffnungsbereichs (33) des ungehärteten ersten Harzfilms (32a) mittels Weideraufschmelzen des ungehärteten ersten Harzfilms (32a) ausfüllt, wobei man das Wiederaufschmelzen durch Härten mittels Ultraviolettlicht-Bestrahlung erreicht.</claim-text><!-- EPO <DP n="50"> --></claim-text></claim><claim id="c-de-01-0005" num="0005"><claim-text>Verfahren nach Anspruch 1, wobei man in dem Schritt Herstellen des oberen Schaltungsmusters (28b) das Schaltungsmuster (28b) nicht auf dem elektronischen Bauteil (20b) herstellt.</claim-text></claim><claim id="c-de-01-0006" num="0006"><claim-text>Verfahren nach Anspruch 1 oder 2, das zudem folgenden Schritt umfasst: Wiederholen der Schritte von dem Schritt Einbetten des elektronischen Bauteils (20b) in den ungehärteten ersten Harzfilm (32a) bis zu dem Schritt Herstellen des oberen Schaltungsmusters (28b) eine festgelegte Anzahl von Malen.</claim-text></claim><claim id="c-de-01-0007" num="0007"><claim-text>Verfahren nach Anspruch 1 oder 2, das zudem folgenden Schritt umfasst: Flip-Chip-Bonding eines oberen elektronischen Bauteils (20x) an das obere Schaltungsmuster (28b).</claim-text></claim><claim id="c-de-01-0008" num="0008"><claim-text>Verfahren nach Anspruch 1 oder 2, wobei das elektronische Bauteil (20b) ein Halbleiter-Chip mit einer Dicke von etwa 150 µm oder weniger ist.</claim-text></claim></claims><claims mxw-id="PCLM56987376" lang="EN" load-source="patent-office"><!-- EPO <DP n="44"> --><claim id="c-en-01-0001" num="0001"><claim-text>A method of manufacturing an electronic parts packaging structure, comprising the steps of:
<claim-text>forming an uncured first resin film (32a) on a wiring substrate (24) including a wiring pattern (28a);</claim-text>
<claim-text>followed by burying an electronic part (20b) having a connection terminal (23) on an element formation surface in the first resin film uncured (32a) in a state where the connection terminal (23) is directed downward, and joining the connection terminal (23) to the wiring pattern (28a), wherein the surface of the uncured first resin film (32a) opposite the wiring substrate and the surface of the electronic part (20b) opposite the element formation surface are set at almost the same height;</claim-text>
<claim-text>obtaining an insulation film (32) by curing the first resin film (32a) by heat treatment, wherein the surface of the electronic part (20b) opposite the element formation surface on the one hand, and the surface of the insulation film (32) opposite the wiring substrate on the other hand, form a common planar surface;</claim-text>
<claim-text>forming a via hole (32x) in a predetermined portion of the insulation film (32) on the wiring pattern (28a); and</claim-text>
<claim-text>forming an upper wiring pattern (28b) connected<!-- EPO <DP n="45"> --> to the wiring pattern (28a) through the via hole (32x), on the insulation film (32).</claim-text></claim-text></claim><claim id="c-en-01-0002" num="0002"><claim-text>A method of manufacturing an electronic parts packaging structure according to claim 1, comprising the further step of forming an uncured second resin film (32b) covering the electronic part (20b) after the step of joining the connection terminal (23) of the electronic part (20b) to the wiring pattern (28a);<br/>
wherein a composite insulation film (32) is obtained by curing the uncured first resin film (32a) and the uncured second resin film (32b) by heat treatment.</claim-text></claim><claim id="c-en-01-0003" num="0003"><claim-text>The method according to claim 1 or 2,<br/>
wherein the connection terminal (23) of the electronic part (20b) is a solder bump, and, after the step of forming the uncured first resin film (32a) and before the step of joining the connection terminal (23) of the electronic part (20b) to the wiring pattern (28a), the method further comprises the step of forming an opening portion (33) in a portion of the uncured first resin film (32a) on the wiring pattern (28a) to which the connection terminal (23) of the electronic part (20b) is joined,<br/>
wherein the step of joining the connection terminal (23) of the electronic part (20b) to the wiring pattern (28a) includes placing the connection<!-- EPO <DP n="46"> --> terminal (23) of the electronic part (20b) while making the connection terminal (23) of the electronic part (20b) correspond to the opening portion (33) of the uncured first resin film (32a), and filling a gap between the electronic part (20b) and a side surface of the opening portion (33) of the uncured first resin film (32a) by deforming the connection terminal (23) by reflowing and curing.</claim-text></claim><claim id="c-en-01-0004" num="0004"><claim-text>The method according to claim 1 or 2, wherein the uncured first resin film (32a) is a light-curing resin and, after the step of forming the uncured first resin film (32a) and before the step of joining the connection terminal (23) of the electronic part (20b) to the wiring pattern (28a), the method further comprises the step of:
<claim-text>forming an opening portion (33) by a laser in a portion of the uncured first resin film (32a) on the wiring pattern (28a) to which the connection terminal (23) of the electronic part (20b) is to be joined,</claim-text>
<claim-text>wherein the step of joining the connection terminal (23) of the electronic part (20b) to the wiring pattern (28a) includes placing the connection terminal (23) of the electronic part (20b) while making the connection terminal (23) of the electronic part (20b) correspond to the opening portion (33) of the uncured first resin film (32a), and filling a gap between the electronic part (20b) and a side surface<!-- EPO <DP n="47"> --> of the opening portion (33) of the uncured first resin film (32a) by reflowing the first resin film (32a), said reflowing being caused by curing by irradiation of ultraviolet light.</claim-text></claim-text></claim><claim id="c-en-01-0005" num="0005"><claim-text>The method according to claim 1, wherein in the step of forming the upper wiring pattern (28b), the upper wiring pattern (28b) is not formed on the electronic part (20b).</claim-text></claim><claim id="c-en-01-0006" num="0006"><claim-text>The method according to claim 1 or 2, further comprising the step of: repeating the steps from the step of burying the electronic part (20b) in the uncured first resin film (32a) to the step of forming the upper wiring pattern (28b) a predetermined number of times.</claim-text></claim><claim id="c-en-01-0007" num="0007"><claim-text>The method according to claim 1 or 2, further comprising the step of: flip-chip bonding an upper electronic part (20x) to the upper wiring pattern (28b).</claim-text></claim><claim id="c-en-01-0008" num="0008"><claim-text>The method according to claim 1 or 2, wherein the electronic part (20b) is a semiconductor chip having a thickness of approximately 150 µm or less.</claim-text></claim></claims><claims mxw-id="PCLM56987377" lang="FR" load-source="patent-office"><!-- EPO <DP n="51"> --><claim id="c-fr-01-0001" num="0001"><claim-text>Procédé de fabrication d'une structure d'emballage de pièces électroniques, comprenant les étapes de :
<claim-text>former un premier film de résine non durci (32a) sur un substrat de câblage (24) incluant un motif de câblage (28a) ;</claim-text>
<claim-text>suivie du noyage d'une pièce électronique (20b) ayant une borne de connexion (23) sur une surface de formation d'élément dans le premier film de résine non durci (32a) dans un état où la borne de connexion (23) est dirigée vers le bas, et la jonction de la borne de connexion (23) au motif de câblage (28a), où la surface du premier film de résine non durci (32a) opposée au substrat de câblage et la surface de la pièce électronique (20b) opposée à la surface de formation d'élément sont établies presque à la même hauteur ;</claim-text>
<claim-text>obtenir un film d'isolation (32) par le durcissement du premier film de résine (32a) par un traitement thermique, où la surface de la pièce électronique (20b) opposée à la surface de formation d'élément, d'une part, et la surface du film d'isolation (32) opposée au substrat de câblage, d'autre part, forment une surface plane commune ;</claim-text>
<claim-text>former un trou traversant (32x) dans une portion prédéterminée du film d'isolation (32) sur le motif de câblage (28a) ; et</claim-text>
<claim-text>former un motif de câblage supérieur (28b) connecté au motif de câblage (28a) par le trou traversant (32x) sur le film d'isolation (32).</claim-text></claim-text></claim><claim id="c-fr-01-0002" num="0002"><claim-text>Procédé de fabrication d'une structure d'emballage de pièces électroniques selon la revendication 1, comprenant l'étape ultérieure consistant à former un deuxième film de résine non durci (32b) couvrant la pièce électronique (20b) après l'étape de jonction de la borne de connexion (23) de la pièce électronique (20b) au motif de câblage (28a) ;<br/>
<!-- EPO <DP n="52"> -->où un film d'isolation composite (32) est obtenu par le durcissement du premier film de résine non durci (32a) et le deuxième film de résine non durci (32b) par un traitement thermique.</claim-text></claim><claim id="c-fr-01-0003" num="0003"><claim-text>Procédé selon la revendication 1 ou 2, dans lequel la borne de connexion (23) de la pièce électronique (20b) est une protubérance de soudure, et après l'étape de la formation du premier film de résine non durci (32a) et avant l'étape de la jonction de la borne de connexion (23) de la pièce électronique (20b) au motif de câblage (28a), le procédé comprend en outre l'étape consistant à
<claim-text>former une portion d'ouverture (22) dans une portion du premier film de résine non durci (32a) sur le motif de câblage (28a) à laquelle la borne de connexion (23) de la pièce électronique (20b) est jointe,</claim-text>
<claim-text>où l'étape de la jonction de la borne de connexion (23) de la pièce électronique (20b) au motif de câblage (28a) comprend la mise en place de la borne de connexion (23) de la pièce électronique (20b) tout en faisant correspondre la borne de connexion (23) de la pièce électronique (20b) à la portion d'ouverture (33) du premier film de résine non durci (32a), et le remplissage d'un espace entre la pièce électronique (20b) et une surface latérale de la portion d'ouverture (33) du premier film de résine non durci (32a) en déformant la borne de connexion (23) par reflux et durcissement.</claim-text></claim-text></claim><claim id="c-fr-01-0004" num="0004"><claim-text>Procédé selon la revendication 1 ou 2, dans lequel le premier film de résine non durci (32a) est une résine photo-polymérisable et, après l'étape de la formation du premier film de résine non durci (32a) et avant l'étape de jonction de la borne de connexion (23) de la pièce électronique (20b) au motif de câblage (28a), le procédé comprend en outre l'étape consistant à :
<claim-text>former une portion d'ouverture (33) par un laser dans une portion du premier film de résine non durci (32a) sur<!-- EPO <DP n="53"> --> le motif de câblage (28a) à laquelle la borne de connexion (23) de la pièce électronique (20b) doit être jointe,</claim-text>
<claim-text>où l'étape consistant à joindre la borne de connexion (23) de la pièce électronique (20b) au motif de câblage (28a) comprend la mise en place de la borne de connexion (23) de la pièce électronique (20b) tout en faisant correspondre la borne de connexion (23) de la pièce électronique (20b) à la portion d'ouverture (33) du premier film de résine non durci (32a), et le remplissage d'un espace entre la pièce électronique (20b) et une surface latérale de la portion d'ouverture (33) du premier film de résine non durci (32a) par le reflux du premier film de résine (32a), ledit reflux étant provoqué par le durcissement par irradiation de lumière ultra-violette .</claim-text></claim-text></claim><claim id="c-fr-01-0005" num="0005"><claim-text>Procédé selon la revendication 1, dans lequel dans l'étape de formation du motif de câblage supérieur (28b), le motif de câblage supérieur (28b) n'est pas formé sur la pièce électronique (20b).</claim-text></claim><claim id="c-fr-01-0006" num="0006"><claim-text>Procédé selon la revendication 1 ou 2, comprenant en outre l'étape de : répéter les étapes depuis le noyage de la pièce électronique (20b) dans le premier film de résine non durci (32a) à l'étape de la formation du motif de câblage supérieur (28b) un nombre de fois prédéterminé.</claim-text></claim><claim id="c-fr-01-0007" num="0007"><claim-text>Procédé selon la revendication 1 ou 2, comprenant en outre l'étape de : la liaison flip-chip d'une pièce électronique supérieure (20x) au motif de câblage supérieur (28b).</claim-text></claim><claim id="c-fr-01-0008" num="0008"><claim-text>Procédé selon la revendication 1 ou 2, dans lequel la pièce électronique (20b) est une puce à semi-conducteur d'une épaisseur d'approximativement 150 µm ou moins.</claim-text></claim></claims><drawings mxw-id="PDW16672731" load-source="patent-office"><!-- EPO <DP n="54"> --><figure id="f0001" num="1A,1B"><img id="if0001" file="imgf0001.tif" wi="144" he="190" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="55"> --><figure id="f0002" num="2A,2B,2C"><img id="if0002" file="imgf0002.tif" wi="152" he="203" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="56"> --><figure id="f0003" num="2D,2E,2F"><img id="if0003" file="imgf0003.tif" wi="151" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="57"> --><figure id="f0004" num="2G,2H"><img id="if0004" file="imgf0004.tif" wi="158" he="222" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="58"> --><figure id="f0005" num="3A,3B,3C"><img id="if0005" file="imgf0005.tif" wi="153" he="228" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="59"> --><figure id="f0006" num="3D,3E,3F"><img id="if0006" file="imgf0006.tif" wi="138" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="60"> --><figure id="f0007" num="4A,4B,4C"><img id="if0007" file="imgf0007.tif" wi="157" he="223" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="61"> --><figure id="f0008" num="4D"><img id="if0008" file="imgf0008.tif" wi="148" he="104" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="62"> --><figure id="f0009" num="5A,5B,5C"><img id="if0009" file="imgf0009.tif" wi="161" he="226" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="63"> --><figure id="f0010" num="5D,5E"><img id="if0010" file="imgf0010.tif" wi="159" he="196" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="64"> --><figure id="f0011" num="6A,6B,6C"><img id="if0011" file="imgf0011.tif" wi="152" he="225" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="65"> --><figure id="f0012" num="6D,6E,6F"><img id="if0012" file="imgf0012.tif" wi="155" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="66"> --><figure id="f0013" num="6G,6H"><img id="if0013" file="imgf0013.tif" wi="158" he="191" img-content="drawing" img-format="tif"/></figure></drawings><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
