library verilog;
use verilog.vl_types.all;
entity cmp is
    port(
        a               : in     vl_logic_vector(31 downto 0);
        b               : in     vl_logic_vector(31 downto 0);
        op_unsigned     : in     vl_logic;
        zero            : out    vl_logic;
        lt              : out    vl_logic
    );
end cmp;
